-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
-- Date        : Wed Nov 20 14:00:03 2019
-- Host        : imdea-System running 64-bit Ubuntu 18.04.3 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_usp_rf_data_converter_0_0_sim_netlist.vhdl
-- Design      : design_1_usp_rf_data_converter_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xczu28dr-ffvg1517-2-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_address_decoder is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awready_i : out STD_LOGIC;
    \FSM_sequential_access_cs_reg[1]\ : out STD_LOGIC;
    counter_en_reg_reg : out STD_LOGIC;
    \FSM_sequential_access_cs_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_access_cs_reg[1]_0\ : out STD_LOGIC;
    s_axi_wready_i : out STD_LOGIC;
    \FSM_sequential_access_cs_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \bus2ip_addr_reg_reg[16]\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[16]_0\ : out STD_LOGIC;
    \FSM_onehot_state_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0\ : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0\ : out STD_LOGIC;
    dac0_dreq_mon : out STD_LOGIC;
    \FSM_onehot_state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \bus2ip_addr_reg_reg[16]_1\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[16]_2\ : out STD_LOGIC;
    \FSM_onehot_state_reg[0]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \bus2ip_addr_reg_reg[14]\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[14]_0\ : out STD_LOGIC;
    \FSM_onehot_state_reg[0]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \bus2ip_addr_reg_reg[14]_1\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[14]_2\ : out STD_LOGIC;
    \FSM_onehot_state_reg[0]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1\ : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1\ : out STD_LOGIC;
    adc2_drp_we : out STD_LOGIC;
    adc0_dreq_mon : out STD_LOGIC;
    adc1_dreq_mon : out STD_LOGIC;
    \FSM_onehot_state_reg[0]_4\ : out STD_LOGIC;
    \FSM_onehot_state_reg[0]_5\ : out STD_LOGIC;
    \FSM_onehot_state_reg[0]_6\ : out STD_LOGIC;
    \FSM_onehot_state_reg[0]_7\ : out STD_LOGIC;
    \FSM_onehot_state_reg[0]_8\ : out STD_LOGIC;
    \FSM_onehot_state_reg[0]_9\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[13]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \bus2ip_addr_reg_reg[14]_3\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[2]\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[11]\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[2]_0\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[15]\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[14]_4\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[15]_0\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[14]_5\ : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2\ : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[14]_6\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[2]_1\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[2]_2\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[2]_3\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[16]_3\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[2]_4\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[2]_5\ : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[2]_6\ : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_5\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \bus2ip_addr_reg_reg[14]_7\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[14]_8\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[14]_9\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[14]_10\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[14]_11\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[16]_4\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[16]_5\ : out STD_LOGIC;
    master_reset_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    master_reset_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[16]_6\ : out STD_LOGIC;
    s_axi_wdata_0_sp_1 : out STD_LOGIC;
    \s_axi_wdata[0]_0\ : out STD_LOGIC;
    \s_axi_wdata[0]_1\ : out STD_LOGIC;
    \s_axi_wdata[0]_2\ : out STD_LOGIC;
    \s_axi_wdata[0]_3\ : out STD_LOGIC;
    \s_axi_wdata[0]_4\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[13]_0\ : out STD_LOGIC;
    bank15_write : out STD_LOGIC_VECTOR ( 9 downto 0 );
    bank13_write : out STD_LOGIC_VECTOR ( 9 downto 0 );
    bank11_write : out STD_LOGIC_VECTOR ( 9 downto 0 );
    bank9_write : out STD_LOGIC_VECTOR ( 9 downto 0 );
    bank3_write : out STD_LOGIC_VECTOR ( 9 downto 0 );
    bank1_write : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \bus2ip_addr_reg_reg[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    bank0_write : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \bus2ip_addr_reg_reg[16]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[16]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    adc3_restart : out STD_LOGIC;
    adc2_restart : out STD_LOGIC;
    adc1_restart : out STD_LOGIC;
    adc0_restart : out STD_LOGIC;
    dac1_restart : out STD_LOGIC;
    dac0_restart : out STD_LOGIC;
    master_reset : out STD_LOGIC;
    adc3_reset : out STD_LOGIC;
    adc2_reset : out STD_LOGIC;
    adc1_reset : out STD_LOGIC;
    adc0_reset : out STD_LOGIC;
    dac1_reset : out STD_LOGIC;
    dac0_reset : out STD_LOGIC;
    cs_ce_ld_enable_i : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \FSM_sequential_access_cs_reg[0]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_access_cs_reg[0]_2\ : in STD_LOGIC;
    \FSM_sequential_access_cs_reg[0]_3\ : in STD_LOGIC;
    \FSM_sequential_access_cs_reg[0]_4\ : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2\ : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    axi_avalid_reg : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6\ : in STD_LOGIC;
    counter_en_reg : in STD_LOGIC;
    IP2Bus_RdAck : in STD_LOGIC;
    \icount_out_reg[12]\ : in STD_LOGIC;
    \icount_out_reg[11]\ : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    drp_RdAck_r : in STD_LOGIC;
    axi_RdAck : in STD_LOGIC;
    axi_read_req_r_reg : in STD_LOGIC_VECTOR ( 13 downto 0 );
    axi_read_req_r_reg_0 : in STD_LOGIC;
    access_type_reg : in STD_LOGIC;
    access_type_reg_0 : in STD_LOGIC;
    access_type_reg_1 : in STD_LOGIC;
    access_type_reg_2 : in STD_LOGIC;
    access_type_reg_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_sequential_fsm_cs_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_state_reg[4]\ : in STD_LOGIC;
    access_type_reg_4 : in STD_LOGIC;
    dac0_drp_rdy : in STD_LOGIC;
    \FSM_onehot_state_reg[1]\ : in STD_LOGIC;
    \FSM_onehot_state_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_state_reg[1]_1\ : in STD_LOGIC;
    access_type_reg_5 : in STD_LOGIC;
    user_drp_drdy : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_0\ : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[1]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_state_reg[1]_2\ : in STD_LOGIC;
    access_type_reg_6 : in STD_LOGIC;
    \FSM_sequential_access_cs[2]_i_7_0\ : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_1\ : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[1]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_state_reg[1]_3\ : in STD_LOGIC;
    access_type_reg_7 : in STD_LOGIC;
    \FSM_sequential_access_cs[2]_i_7_1\ : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_2\ : in STD_LOGIC;
    \FSM_onehot_state_reg[1]_4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_state_reg[1]_5\ : in STD_LOGIC;
    access_type_reg_8 : in STD_LOGIC;
    s_axi_wready_reg_i_2_0 : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_3\ : in STD_LOGIC;
    \FSM_onehot_state_reg[1]_6\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_state_reg[1]_7\ : in STD_LOGIC;
    access_type_reg_9 : in STD_LOGIC;
    s_axi_wready_reg_i_2_1 : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_4\ : in STD_LOGIC;
    \IP2Bus_Data_reg[0]\ : in STD_LOGIC;
    \IP2Bus_Data_reg[0]_0\ : in STD_LOGIC;
    \IP2Bus_Data[7]_i_8_0\ : in STD_LOGIC;
    dac0_status : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[7]_i_2_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_RdAck_r_reg : in STD_LOGIC;
    \IP2Bus_Data_reg[2]\ : in STD_LOGIC;
    p_44_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_34_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \IP2Bus_Data[2]_i_10_0\ : in STD_LOGIC;
    \IP2Bus_Data[2]_i_10_1\ : in STD_LOGIC;
    \IP2Bus_Data[3]_i_11_0\ : in STD_LOGIC;
    \IP2Bus_Data[3]_i_11_1\ : in STD_LOGIC;
    \IP2Bus_Data_reg[0]_1\ : in STD_LOGIC;
    \IP2Bus_Data[3]_i_4_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IP2Bus_Data[0]_i_16_0\ : in STD_LOGIC;
    \IP2Bus_Data[0]_i_16_1\ : in STD_LOGIC;
    adc3_do_mon : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc2_do_mon : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data[1]_i_6_0\ : in STD_LOGIC;
    \IP2Bus_Data_reg[2]_0\ : in STD_LOGIC;
    \IP2Bus_Data_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_read_req_r_reg_1 : in STD_LOGIC;
    \IP2Bus_Data[15]_i_27_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data_reg[5]\ : in STD_LOGIC;
    \IP2Bus_Data_reg[5]_0\ : in STD_LOGIC;
    \IP2Bus_Data[7]_i_6_0\ : in STD_LOGIC;
    \IP2Bus_Data_reg[4]\ : in STD_LOGIC;
    \IP2Bus_Data_reg[31]\ : in STD_LOGIC;
    adc3_cmn_irq_en : in STD_LOGIC;
    \IP2Bus_Data[15]_i_27_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data[31]_i_7_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data[31]_i_7_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data_reg[31]_0\ : in STD_LOGIC;
    \dac0_fifo_disable_reg[0]\ : in STD_LOGIC;
    adc3_restart_reg : in STD_LOGIC;
    adc3_reset_reg : in STD_LOGIC;
    \adc3_start_stage_reg[0]\ : in STD_LOGIC;
    adc1_do_mon : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data_reg[2]_1\ : in STD_LOGIC;
    \IP2Bus_Data_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data_reg[30]\ : in STD_LOGIC;
    adc2_status : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[1]_i_16_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[0]_i_15_0\ : in STD_LOGIC;
    \IP2Bus_Data[0]_i_15_1\ : in STD_LOGIC;
    adc1_cmn_irq_en : in STD_LOGIC;
    \IP2Bus_Data[15]_i_24_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data[15]_i_5_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc10_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IP2Bus_Data[0]_i_52_0\ : in STD_LOGIC;
    \IP2Bus_Data[0]_i_52_1\ : in STD_LOGIC;
    \IP2Bus_Data_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data_reg[2]_2\ : in STD_LOGIC;
    \IP2Bus_Data_reg[8]\ : in STD_LOGIC;
    \IP2Bus_Data_reg[9]\ : in STD_LOGIC;
    \IP2Bus_Data_reg[10]\ : in STD_LOGIC;
    \IP2Bus_Data_reg[11]_1\ : in STD_LOGIC;
    \IP2Bus_Data[31]_i_8_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data[31]_i_8_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    STATUS_COMMON : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data[15]_i_16_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data[0]_i_9_0\ : in STD_LOGIC;
    adc0_status : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[1]_i_4_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \adc3_sim_level_reg[0]\ : in STD_LOGIC;
    status : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data_reg[30]_0\ : in STD_LOGIC;
    \IP2Bus_Data[31]_i_3_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data[31]_i_3_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data[25]_i_8_0\ : in STD_LOGIC;
    \IP2Bus_Data[15]_i_2_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data_reg[0]_2\ : in STD_LOGIC;
    \adc3_slice3_irq_en_reg[2]\ : in STD_LOGIC;
    \IP2Bus_Data[15]_i_33_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data[11]_i_2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[15]_i_33_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    axi_read_req_r_reg_2 : in STD_LOGIC;
    dac1_done : in STD_LOGIC;
    \IP2Bus_Data[3]_i_2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[0]_i_60_0\ : in STD_LOGIC;
    \IP2Bus_Data[15]_i_40_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data[15]_i_40_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data[31]_i_3_2\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data[31]_i_3_3\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dac0_done : in STD_LOGIC;
    \IP2Bus_Data[0]_i_7_0\ : in STD_LOGIC;
    irq_enables : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \IP2Bus_Data_reg[0]_3\ : in STD_LOGIC;
    \dac1_end_stage_reg[0]\ : in STD_LOGIC;
    \IP2Bus_Data_reg[1]\ : in STD_LOGIC;
    \IP2Bus_Data_reg[4]_0\ : in STD_LOGIC;
    \IP2Bus_Data[5]_i_2_0\ : in STD_LOGIC;
    \IP2Bus_Data[6]_i_2_0\ : in STD_LOGIC;
    \IP2Bus_Data[7]_i_2_1\ : in STD_LOGIC;
    \IP2Bus_Data[31]_i_14_0\ : in STD_LOGIC;
    adc30_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IP2Bus_Data[15]_i_26_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[1]_i_6_1\ : in STD_LOGIC;
    adc31_irq_en : in STD_LOGIC;
    \IP2Bus_Data[0]_i_18_0\ : in STD_LOGIC;
    adc30_irq_en : in STD_LOGIC;
    adc3_cmn_irq_en_reg : in STD_LOGIC;
    adc20_irq_sync : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[2]_i_17_0\ : in STD_LOGIC;
    \IP2Bus_Data[2]_i_36_0\ : in STD_LOGIC;
    adc22_irq_en : in STD_LOGIC;
    \IP2Bus_Data[0]_i_27_0\ : in STD_LOGIC;
    \IP2Bus_Data[3]_i_5_0\ : in STD_LOGIC;
    \IP2Bus_Data[3]_i_20_0\ : in STD_LOGIC;
    adc23_irq_en : in STD_LOGIC;
    \IP2Bus_Data[0]_i_14_0\ : in STD_LOGIC;
    adc20_irq_en : in STD_LOGIC;
    \IP2Bus_Data[1]_i_16_1\ : in STD_LOGIC;
    adc21_irq_en : in STD_LOGIC;
    \IP2Bus_Data[15]_i_52_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \adc3_slice1_irq_en_reg[2]\ : in STD_LOGIC;
    axi_RdAck_r_reg_0 : in STD_LOGIC;
    adc10_irq_en : in STD_LOGIC;
    \IP2Bus_Data[0]_i_20_0\ : in STD_LOGIC;
    \IP2Bus_Data[1]_i_18_0\ : in STD_LOGIC;
    adc11_irq_en : in STD_LOGIC;
    adc10_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data[3]_i_6_0\ : in STD_LOGIC;
    adc13_irq_en : in STD_LOGIC;
    \IP2Bus_Data[2]_i_20_0\ : in STD_LOGIC;
    adc12_irq_en : in STD_LOGIC;
    adc00_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IP2Bus_Data[15]_i_3_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[2]_i_3_0\ : in STD_LOGIC;
    \IP2Bus_Data[2]_i_12_0\ : in STD_LOGIC;
    adc02_irq_en : in STD_LOGIC;
    adc00_irq_en : in STD_LOGIC;
    \IP2Bus_Data[0]_i_2_0\ : in STD_LOGIC;
    adc01_irq_en : in STD_LOGIC;
    \IP2Bus_Data[1]_i_4_1\ : in STD_LOGIC;
    \IP2Bus_Data[3]_i_13_0\ : in STD_LOGIC;
    adc03_irq_en : in STD_LOGIC;
    \IP2Bus_Data[0]_i_24_0\ : in STD_LOGIC;
    dac10_irq_en : in STD_LOGIC;
    \IP2Bus_Data[1]_i_10_0\ : in STD_LOGIC;
    dac11_irq_en : in STD_LOGIC;
    \IP2Bus_Data[2]_i_8_0\ : in STD_LOGIC;
    dac12_irq_en : in STD_LOGIC;
    \IP2Bus_Data[3]_i_9_0\ : in STD_LOGIC;
    dac13_irq_en : in STD_LOGIC;
    dac10_irq_sync : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[15]_i_10_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \adc3_slice0_irq_en_reg[2]\ : in STD_LOGIC;
    \IP2Bus_Data[0]_i_59_0\ : in STD_LOGIC;
    \IP2Bus_Data[1]_i_9_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[1]_i_9_1\ : in STD_LOGIC;
    dac00_irq_sync : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[0]_i_27_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dac0_powerup_state_irq : in STD_LOGIC;
    \IP2Bus_Data[25]_i_7_0\ : in STD_LOGIC;
    \IP2Bus_Data[25]_i_13_0\ : in STD_LOGIC;
    adc3_status : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[1]_i_19_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[1]_i_18_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc1_status : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[15]_i_5_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc11_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IP2Bus_Data[1]_i_10_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc32_irq_en : in STD_LOGIC;
    \IP2Bus_Data[2]_i_33_0\ : in STD_LOGIC;
    \IP2Bus_Data[15]_i_26_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc31_overvol_irq : in STD_LOGIC;
    adc31_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IP2Bus_Data[15]_i_19_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[15]_i_48_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc21_overvol_irq : in STD_LOGIC;
    adc21_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_RdAck_r_reg_1 : in STD_LOGIC;
    axi_RdAck_r_reg_2 : in STD_LOGIC;
    adc11_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data[15]_i_13_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc01_overvol_irq : in STD_LOGIC;
    adc01_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dac11_irq_sync : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[15]_i_35_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dac01_irq_sync : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[15]_i_37_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc3_fifo_disable : in STD_LOGIC_VECTOR ( 0 to 0 );
    \IP2Bus_Data[31]_i_7_2\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data[31]_i_7_3\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data[15]_i_52_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc2_fifo_disable : in STD_LOGIC_VECTOR ( 0 to 0 );
    \IP2Bus_Data[31]_i_5_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data[31]_i_5_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data[15]_i_24_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc1_fifo_disable : in STD_LOGIC_VECTOR ( 0 to 0 );
    dac12_irq_sync : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[15]_i_34_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[30]_i_14_0\ : in STD_LOGIC;
    axi_read_req_r_reg_3 : in STD_LOGIC;
    axi_read_req_r_reg_4 : in STD_LOGIC;
    adc32_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data[15]_i_27_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[15]_i_27_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc33_overvol_irq : in STD_LOGIC;
    \adc3_slice2_irq_en_reg[2]\ : in STD_LOGIC;
    \IP2Bus_Data[14]_i_21_0\ : in STD_LOGIC;
    adc32_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IP2Bus_Data[15]_i_27_4\ : in STD_LOGIC;
    \IP2Bus_Data[3]_i_17_0\ : in STD_LOGIC;
    \adc3_cmn_en_reg[0]\ : in STD_LOGIC;
    \IP2Bus_Data[15]_i_52_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc22_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data[2]_i_37_0\ : in STD_LOGIC;
    \IP2Bus_Data[3]_i_19_0\ : in STD_LOGIC;
    adc22_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IP2Bus_Data[15]_i_19_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[14]_i_34_0\ : in STD_LOGIC;
    \IP2Bus_Data[15]_i_52_3\ : in STD_LOGIC;
    \IP2Bus_Data[15]_i_24_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc12_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    adc13_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    \IP2Bus_Data[15]_i_24_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[2]_i_41_0\ : in STD_LOGIC;
    adc12_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data[3]_i_22_0\ : in STD_LOGIC;
    \IP2Bus_Data[15]_i_24_4\ : in STD_LOGIC;
    \IP2Bus_Data[2]_i_11_0\ : in STD_LOGIC;
    adc02_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data[15]_i_16_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[3]_i_35_0\ : in STD_LOGIC;
    adc02_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IP2Bus_Data[15]_i_3_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc03_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    \IP2Bus_Data[15]_i_16_2\ : in STD_LOGIC;
    \IP2Bus_Data[15]_i_10_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dac13_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    \IP2Bus_Data[15]_i_34_1\ : in STD_LOGIC;
    axi_read_req_r_reg_5 : in STD_LOGIC;
    \IP2Bus_Data[2]_i_29_0\ : in STD_LOGIC;
    axi_read_req_r_reg_6 : in STD_LOGIC;
    \IP2Bus_Data[15]_i_11_0\ : in STD_LOGIC;
    \IP2Bus_Data[15]_i_11_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dac02_irq_sync : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[14]_i_8_0\ : in STD_LOGIC;
    \IP2Bus_Data[15]_i_40_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[8]_i_10_0\ : in STD_LOGIC;
    axi_read_req_r_reg_7 : in STD_LOGIC;
    axi_read_req_r_reg_8 : in STD_LOGIC;
    axi_read_req_r_reg_9 : in STD_LOGIC;
    axi_read_req_r_reg_10 : in STD_LOGIC;
    \IP2Bus_Data[30]_i_14_1\ : in STD_LOGIC;
    axi_read_req_r_reg_11 : in STD_LOGIC;
    adc0_fifo_disable : in STD_LOGIC_VECTOR ( 0 to 0 );
    \IP2Bus_Data[13]_i_50_0\ : in STD_LOGIC;
    dac1_fifo_disable : in STD_LOGIC_VECTOR ( 0 to 0 );
    dac0_fifo_disable : in STD_LOGIC_VECTOR ( 0 to 0 );
    \IP2Bus_Data[30]_i_14_2\ : in STD_LOGIC;
    \IP2Bus_Data[11]_i_10_0\ : in STD_LOGIC;
    dac0_do_mon : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc0_do_mon : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data_reg[5]_1\ : in STD_LOGIC;
    dac1_do_mon : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \IP2Bus_Data[15]_i_6_0\ : in STD_LOGIC;
    \IP2Bus_Data[30]_i_14_3\ : in STD_LOGIC;
    \IP2Bus_Data[4]_i_8_0\ : in STD_LOGIC;
    axi_read_req_r_reg_12 : in STD_LOGIC;
    \IP2Bus_Data[30]_i_14_4\ : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    \IP2Bus_Data[3]_i_6_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[0]_i_2_1\ : in STD_LOGIC;
    \IP2Bus_Data[3]_i_4_1\ : in STD_LOGIC;
    adc33_irq_en : in STD_LOGIC;
    \IP2Bus_Data[2]_i_15_0\ : in STD_LOGIC;
    adc2_cmn_irq_en : in STD_LOGIC;
    adc0_cmn_irq_en : in STD_LOGIC;
    dac1_cmn_irq_en : in STD_LOGIC;
    \IP2Bus_Data[4]_i_6_0\ : in STD_LOGIC;
    \IP2Bus_Data_reg[11]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \adc3_ref_clk_freq_reg[0]\ : in STD_LOGIC;
    \IP2Bus_Data[25]_i_9_0\ : in STD_LOGIC;
    axi_timeout_en_reg : in STD_LOGIC;
    \adc3_sample_rate_reg[0]\ : in STD_LOGIC;
    axi_read_req_r_reg_13 : in STD_LOGIC;
    s_axi_wready_reg_i_2_2 : in STD_LOGIC;
    s_axi_wready_reg_i_2_3 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_address_decoder;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_address_decoder is
  signal Bus2IP_RdCE : STD_LOGIC;
  signal Bus2IP_WrCE : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_6__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_7__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_access_cs[2]_i_3_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_access_cs_reg[1]\ : STD_LOGIC;
  signal \^fsm_sequential_access_cs_reg[1]_0\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_6_n_0\ : STD_LOGIC;
  signal \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\ : STD_LOGIC;
  signal \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_1\ : STD_LOGIC;
  signal \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_2\ : STD_LOGIC;
  signal \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_3\ : STD_LOGIC;
  signal \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_4\ : STD_LOGIC;
  signal \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \GEN_BKEND_CE_REGISTERS[0].wrce_out_i[0]_i_2_n_0\ : STD_LOGIC;
  signal \^gen_bkend_ce_registers[0].wrce_out_i_reg[0]_0\ : STD_LOGIC;
  signal \^gen_bkend_ce_registers[0].wrce_out_i_reg[0]_1\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_12_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_13_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_14_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_15_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_16_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_17_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_18_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_19_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_20_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_21_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_22_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_24_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_25_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_26_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_27_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_28_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_29_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_31_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_33_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_34_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_35_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_36_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_40_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_41_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_42_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_43_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_44_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_45_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_46_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_47_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_48_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_49_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_50_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_51_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_52_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_53_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_54_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_55_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_56_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_57_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_58_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_59_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_60_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_63_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_64_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_66_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_67_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_71_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_72_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_73_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_74_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_75_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_76_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_77_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_78_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_79_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_80_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_81_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_12_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_13_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_14_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_15_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_16_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_17_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_18_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_19_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_20_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_21_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_22_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_23_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_24_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_25_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_26_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_27_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_28_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_29_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_12_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_14_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_15_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_16_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_18_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_19_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_20_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_21_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_22_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_23_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_24_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_25_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_26_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_27_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_28_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_29_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_30_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_31_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_32_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_33_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_34_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_35_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_36_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_37_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_38_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_12_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_13_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_14_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_15_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_16_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_17_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_18_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_19_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_20_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_21_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_22_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_23_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_24_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_25_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_12_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_13_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_14_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_15_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_16_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_17_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_18_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_19_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_20_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_22_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_23_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_24_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_25_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_27_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_28_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_29_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_30_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_31_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_33_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_35_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_37_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_38_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_41_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_42_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_44_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_45_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_46_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_47_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_49_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_50_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_51_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_52_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_54_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_55_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_56_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_57_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_58_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_12_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_13_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_14_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_15_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_16_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_17_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_18_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_19_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_20_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_21_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_22_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_23_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_24_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_25_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_26_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_27_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_28_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_29_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_30_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_31_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_32_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_33_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_34_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_35_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_36_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_37_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_38_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_40_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_41_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_42_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_43_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_44_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_47_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_48_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_49_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_50_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_51_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_52_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_53_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_54_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_55_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_56_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_57_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_12_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_13_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_14_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_15_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_16_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_17_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_19_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_20_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_21_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_22_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_23_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_24_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_25_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_26_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_27_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_28_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_29_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_30_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_32_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_33_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_34_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_35_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_36_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_37_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_38_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_39_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_40_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_41_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_42_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_44_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_45_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_46_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_47_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_48_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_49_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_50_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_51_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_52_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_55_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_56_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_57_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_58_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_59_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_60_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_61_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_62_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_63_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_64_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_65_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_66_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_67_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_68_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_69_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_70_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_72_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_76_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_78_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_79_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_80_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_82_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_85_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_88_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_90_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_91_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_92_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_93_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_94_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_95_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_98_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[16]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[16]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[16]_i_12_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[16]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[16]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[16]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[16]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[16]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[16]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[16]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[16]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[17]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[17]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[17]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[17]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[17]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[17]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[17]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[17]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[17]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[17]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[18]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[18]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[18]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[18]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[18]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[18]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[18]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[18]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[18]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[18]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[19]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[19]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[19]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[19]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[19]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[19]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[19]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[19]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[19]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[19]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_12_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_13_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_14_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_15_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_16_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_17_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_18_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_19_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_20_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_21_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_22_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_23_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_24_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_25_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_26_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_27_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_28_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_29_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_30_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_31_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_32_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_34_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_35_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_36_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_37_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_38_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_39_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_40_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_41_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_42_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_44_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_46_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_47_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_48_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_49_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_50_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_52_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[20]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[20]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[20]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[20]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[20]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[20]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[20]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[20]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[20]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[20]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[21]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[21]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[21]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[21]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[21]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[21]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[21]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[21]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[21]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[21]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[22]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[22]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[22]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[22]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[22]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[22]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[22]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[22]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[22]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[22]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[23]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[23]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[23]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[23]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[23]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[23]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[23]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[23]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[23]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[23]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[24]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[24]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[24]_i_12_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[24]_i_16_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[24]_i_17_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[24]_i_18_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[24]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[24]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[24]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[24]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[24]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[24]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[24]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[24]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[25]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[25]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[25]_i_12_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[25]_i_13_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[25]_i_14_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[25]_i_15_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[25]_i_17_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[25]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[25]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[25]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[25]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[25]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[25]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[25]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[25]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[26]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[26]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[26]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[26]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[26]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[26]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[26]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[26]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[26]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[26]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[27]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[27]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[27]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[27]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[27]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[27]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[27]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[27]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[27]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[27]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[28]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[28]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[28]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[28]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[28]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[28]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[28]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[28]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[28]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[28]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[29]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[29]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[29]_i_12_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[29]_i_13_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[29]_i_14_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[29]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[29]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[29]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[29]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[29]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[29]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[29]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[29]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_12_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_13_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_14_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_15_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_16_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_17_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_18_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_19_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_20_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_21_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_22_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_23_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_24_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_25_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_26_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_27_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_28_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_29_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_31_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_32_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_33_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_34_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_35_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_36_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_37_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_38_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_39_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_40_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_41_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_42_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_43_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_44_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_45_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_46_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_48_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_52_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_53_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_54_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_55_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_56_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_58_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_59_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_60_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_61_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_62_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_63_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_64_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[30]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[30]_i_14_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[30]_i_15_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[30]_i_17_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[30]_i_18_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[30]_i_19_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[30]_i_20_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[30]_i_21_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[30]_i_22_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[30]_i_24_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[30]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[30]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[30]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[30]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[30]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[30]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[30]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_12_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_14_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_15_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_16_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_17_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_18_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_19_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_20_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_21_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_22_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_25_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_29_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_30_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_31_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_32_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_37_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_40_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_41_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_42_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_43_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_44_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_45_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_52_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_53_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_56_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_57_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_61_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_62_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_63_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_64_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_68_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_71_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_72_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_73_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_75_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_12_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_13_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_15_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_16_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_17_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_18_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_19_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_20_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_21_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_22_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_23_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_24_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_25_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_26_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_27_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_29_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_30_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_31_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_32_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_33_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_34_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_35_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_36_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_37_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_38_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_39_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_40_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_41_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_42_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_43_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_44_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_45_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_46_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_47_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_48_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_49_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_50_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_52_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_53_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_54_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_55_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_56_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_58_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_61_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_63_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_64_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_65_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_66_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_67_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_68_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_72_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_12_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_13_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_14_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_15_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_16_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_17_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_18_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_19_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_20_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_21_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_22_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_23_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_24_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_25_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_27_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_28_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_29_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_30_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_31_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_32_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_33_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_34_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_35_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_36_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_37_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_38_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_39_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_40_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_41_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_43_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_44_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_45_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_12_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_13_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_14_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_15_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_16_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_17_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_18_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_19_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_20_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_21_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_22_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_23_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_24_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_25_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_26_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_12_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_13_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_14_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_15_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_16_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_17_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_18_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_19_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_20_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_21_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_22_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_23_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_24_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_25_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_26_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_13_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_14_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_16_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_17_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_18_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_19_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_20_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_21_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_22_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_23_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_24_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_25_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_26_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_27_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_29_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_30_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_31_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_33_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_34_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_35_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_36_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_37_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_38_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_39_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_13_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_14_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_15_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_16_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_17_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_18_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_19_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_20_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_21_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_22_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_23_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_24_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_25_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_26_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_27_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_28_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_29_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_30_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_31_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_32_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_12_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_13_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_14_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_15_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_16_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_17_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_18_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_19_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_20_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_21_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_22_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_23_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_24_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_25_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_26_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_27_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_28_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_29_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_30_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_8_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_9_n_0\ : STD_LOGIC;
  signal IP2Bus_WrAck : STD_LOGIC;
  signal IP2Bus_WrAck0 : STD_LOGIC;
  signal adc00_irq_en_i_2_n_0 : STD_LOGIC;
  signal adc10_irq_en_i_2_n_0 : STD_LOGIC;
  signal adc20_irq_en_i_2_n_0 : STD_LOGIC;
  signal adc30_irq_en_i_2_n_0 : STD_LOGIC;
  signal adc_disable : STD_LOGIC;
  signal axi_RdAck_r_i_10_n_0 : STD_LOGIC;
  signal axi_RdAck_r_i_3_n_0 : STD_LOGIC;
  signal axi_RdAck_r_i_4_n_0 : STD_LOGIC;
  signal axi_RdAck_r_i_5_n_0 : STD_LOGIC;
  signal axi_RdAck_r_i_6_n_0 : STD_LOGIC;
  signal axi_RdAck_r_i_8_n_0 : STD_LOGIC;
  signal \axi_read_req_r_i_2__1_n_0\ : STD_LOGIC;
  signal \axi_read_req_r_i_2__7_n_0\ : STD_LOGIC;
  signal axi_wrce : STD_LOGIC;
  signal bank0_read : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal bank11_read : STD_LOGIC_VECTOR ( 193 downto 3 );
  signal bank13_read : STD_LOGIC_VECTOR ( 193 downto 2 );
  signal bank15_read : STD_LOGIC_VECTOR ( 193 downto 0 );
  signal bank1_read : STD_LOGIC_VECTOR ( 193 downto 0 );
  signal bank3_read : STD_LOGIC_VECTOR ( 193 downto 3 );
  signal bank9_read : STD_LOGIC_VECTOR ( 193 downto 0 );
  signal \^bus2ip_addr_reg_reg[11]\ : STD_LOGIC;
  signal \^bus2ip_addr_reg_reg[14]\ : STD_LOGIC;
  signal \^bus2ip_addr_reg_reg[14]_0\ : STD_LOGIC;
  signal \^bus2ip_addr_reg_reg[14]_1\ : STD_LOGIC;
  signal \^bus2ip_addr_reg_reg[14]_10\ : STD_LOGIC;
  signal \^bus2ip_addr_reg_reg[14]_11\ : STD_LOGIC;
  signal \^bus2ip_addr_reg_reg[14]_2\ : STD_LOGIC;
  signal \^bus2ip_addr_reg_reg[14]_3\ : STD_LOGIC;
  signal \^bus2ip_addr_reg_reg[14]_4\ : STD_LOGIC;
  signal \^bus2ip_addr_reg_reg[14]_5\ : STD_LOGIC;
  signal \^bus2ip_addr_reg_reg[14]_6\ : STD_LOGIC;
  signal \^bus2ip_addr_reg_reg[14]_7\ : STD_LOGIC;
  signal \^bus2ip_addr_reg_reg[14]_8\ : STD_LOGIC;
  signal \^bus2ip_addr_reg_reg[14]_9\ : STD_LOGIC;
  signal \^bus2ip_addr_reg_reg[15]\ : STD_LOGIC;
  signal \^bus2ip_addr_reg_reg[15]_0\ : STD_LOGIC;
  signal \^bus2ip_addr_reg_reg[16]\ : STD_LOGIC;
  signal \^bus2ip_addr_reg_reg[16]_0\ : STD_LOGIC;
  signal \^bus2ip_addr_reg_reg[16]_1\ : STD_LOGIC;
  signal \^bus2ip_addr_reg_reg[16]_2\ : STD_LOGIC;
  signal \^bus2ip_addr_reg_reg[16]_3\ : STD_LOGIC;
  signal \^bus2ip_addr_reg_reg[16]_4\ : STD_LOGIC;
  signal \^bus2ip_addr_reg_reg[16]_5\ : STD_LOGIC;
  signal \^bus2ip_addr_reg_reg[16]_6\ : STD_LOGIC;
  signal \^bus2ip_addr_reg_reg[2]\ : STD_LOGIC;
  signal \^bus2ip_addr_reg_reg[2]_0\ : STD_LOGIC;
  signal \^bus2ip_addr_reg_reg[2]_1\ : STD_LOGIC;
  signal \^bus2ip_addr_reg_reg[2]_2\ : STD_LOGIC;
  signal \^bus2ip_addr_reg_reg[2]_3\ : STD_LOGIC;
  signal \^bus2ip_addr_reg_reg[2]_4\ : STD_LOGIC;
  signal \^bus2ip_addr_reg_reg[2]_6\ : STD_LOGIC;
  signal cs_ce_clr : STD_LOGIC;
  signal dac00_irq_en_i_2_n_0 : STD_LOGIC;
  signal dac0_irq_en_i_3_n_0 : STD_LOGIC;
  signal dac10_irq_en_i_2_n_0 : STD_LOGIC;
  signal dac_disable : STD_LOGIC;
  signal drp_WrAck : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \icount_out[11]_i_3_n_0\ : STD_LOGIC;
  signal rdce_expnd_i : STD_LOGIC;
  signal \^s_axi_awready_i\ : STD_LOGIC;
  signal s_axi_wdata_0_sn_1 : STD_LOGIC;
  signal s_axi_wready_reg_i_4_n_0 : STD_LOGIC;
  signal s_axi_wready_reg_i_7_n_0 : STD_LOGIC;
  signal wrce_expnd_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[4]_i_6__0\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_5\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_6\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \IP2Bus_Data[0]_i_21\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \IP2Bus_Data[0]_i_29\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \IP2Bus_Data[0]_i_30\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \IP2Bus_Data[0]_i_31\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \IP2Bus_Data[0]_i_33\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \IP2Bus_Data[0]_i_36\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \IP2Bus_Data[0]_i_38\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \IP2Bus_Data[0]_i_44\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \IP2Bus_Data[0]_i_50\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \IP2Bus_Data[0]_i_61\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \IP2Bus_Data[0]_i_62\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \IP2Bus_Data[0]_i_63\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \IP2Bus_Data[0]_i_65\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \IP2Bus_Data[0]_i_66\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \IP2Bus_Data[0]_i_69\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \IP2Bus_Data[0]_i_70\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \IP2Bus_Data[0]_i_81\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \IP2Bus_Data[10]_i_16\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \IP2Bus_Data[10]_i_20\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \IP2Bus_Data[10]_i_27\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \IP2Bus_Data[10]_i_29\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \IP2Bus_Data[10]_i_7\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \IP2Bus_Data[10]_i_9\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \IP2Bus_Data[11]_i_21\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \IP2Bus_Data[11]_i_27\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \IP2Bus_Data[11]_i_28\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \IP2Bus_Data[11]_i_33\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \IP2Bus_Data[11]_i_38\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \IP2Bus_Data[11]_i_9\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \IP2Bus_Data[12]_i_20\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \IP2Bus_Data[12]_i_25\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \IP2Bus_Data[12]_i_7\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \IP2Bus_Data[13]_i_26\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \IP2Bus_Data[13]_i_30\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \IP2Bus_Data[13]_i_44\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \IP2Bus_Data[13]_i_46\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \IP2Bus_Data[13]_i_47\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \IP2Bus_Data[13]_i_49\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \IP2Bus_Data[13]_i_51\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \IP2Bus_Data[13]_i_52\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \IP2Bus_Data[13]_i_54\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \IP2Bus_Data[13]_i_55\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \IP2Bus_Data[13]_i_57\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \IP2Bus_Data[13]_i_58\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \IP2Bus_Data[13]_i_7\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \IP2Bus_Data[13]_i_8\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \IP2Bus_Data[14]_i_30\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \IP2Bus_Data[14]_i_31\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \IP2Bus_Data[14]_i_38\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \IP2Bus_Data[14]_i_42\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \IP2Bus_Data[14]_i_47\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \IP2Bus_Data[14]_i_52\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \IP2Bus_Data[14]_i_7\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \IP2Bus_Data[14]_i_9\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_14\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_26\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_28\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_41\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_42\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_43\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_46\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_50\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_54\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_56\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_59\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_60\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_61\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_75\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_8\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_81\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_84\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_85\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_9\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_92\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_98\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \IP2Bus_Data[16]_i_3\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \IP2Bus_Data[16]_i_7\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \IP2Bus_Data[17]_i_4\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \IP2Bus_Data[18]_i_3\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \IP2Bus_Data[19]_i_5\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \IP2Bus_Data[1]_i_11\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \IP2Bus_Data[1]_i_22\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \IP2Bus_Data[1]_i_25\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \IP2Bus_Data[1]_i_31\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \IP2Bus_Data[1]_i_33\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \IP2Bus_Data[1]_i_40\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \IP2Bus_Data[1]_i_48\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \IP2Bus_Data[1]_i_49\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \IP2Bus_Data[20]_i_3\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \IP2Bus_Data[21]_i_3\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \IP2Bus_Data[22]_i_5\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \IP2Bus_Data[23]_i_3\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \IP2Bus_Data[24]_i_5\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \IP2Bus_Data[25]_i_13\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \IP2Bus_Data[25]_i_16\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \IP2Bus_Data[25]_i_5\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \IP2Bus_Data[25]_i_8\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \IP2Bus_Data[26]_i_4\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \IP2Bus_Data[28]_i_5\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \IP2Bus_Data[29]_i_14\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \IP2Bus_Data[29]_i_3\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \IP2Bus_Data[2]_i_16\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \IP2Bus_Data[2]_i_19\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \IP2Bus_Data[2]_i_31\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \IP2Bus_Data[2]_i_50\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \IP2Bus_Data[2]_i_52\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \IP2Bus_Data[2]_i_6\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \IP2Bus_Data[2]_i_7\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \IP2Bus_Data[30]_i_5\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \IP2Bus_Data[31]_i_12\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \IP2Bus_Data[31]_i_29\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \IP2Bus_Data[31]_i_32\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \IP2Bus_Data[31]_i_37\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \IP2Bus_Data[31]_i_43\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \IP2Bus_Data[31]_i_44\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \IP2Bus_Data[31]_i_45\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \IP2Bus_Data[31]_i_52\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \IP2Bus_Data[31]_i_56\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \IP2Bus_Data[31]_i_61\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \IP2Bus_Data[31]_i_62\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \IP2Bus_Data[31]_i_63\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \IP2Bus_Data[31]_i_73\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \IP2Bus_Data[3]_i_10\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \IP2Bus_Data[3]_i_21\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \IP2Bus_Data[3]_i_25\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \IP2Bus_Data[3]_i_32\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \IP2Bus_Data[3]_i_49\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \IP2Bus_Data[3]_i_52\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \IP2Bus_Data[3]_i_7\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \IP2Bus_Data[3]_i_8\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \IP2Bus_Data[4]_i_11\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \IP2Bus_Data[4]_i_25\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \IP2Bus_Data[4]_i_41\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \IP2Bus_Data[4]_i_42\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \IP2Bus_Data[5]_i_11\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \IP2Bus_Data[5]_i_16\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \IP2Bus_Data[5]_i_24\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \IP2Bus_Data[6]_i_11\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \IP2Bus_Data[6]_i_15\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \IP2Bus_Data[6]_i_24\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \IP2Bus_Data[6]_i_25\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \IP2Bus_Data[7]_i_22\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \IP2Bus_Data[7]_i_23\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \IP2Bus_Data[7]_i_26\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \IP2Bus_Data[7]_i_37\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \IP2Bus_Data[7]_i_38\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \IP2Bus_Data[7]_i_9\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \IP2Bus_Data[8]_i_17\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \IP2Bus_Data[8]_i_20\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \IP2Bus_Data[8]_i_23\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \IP2Bus_Data[8]_i_30\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \IP2Bus_Data[9]_i_17\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \IP2Bus_Data[9]_i_20\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \IP2Bus_Data[9]_i_22\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \IP2Bus_Data[9]_i_27\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \IP2Bus_Data[9]_i_7\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of adc00_irq_en_i_1 : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of adc00_irq_en_i_2 : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \adc0_cmn_en[15]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \adc0_end_stage[3]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \adc0_fifo_disable[0]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \adc0_ref_clk_freq[31]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of adc0_reset_i_1 : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of adc0_restart_i_1 : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \adc0_sample_rate[31]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \adc0_sim_level[1]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \adc0_slice0_irq_en[15]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \adc0_slice1_irq_en[15]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \adc0_slice2_irq_en[15]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \adc0_slice3_irq_en[15]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of adc10_irq_en_i_1 : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of adc10_irq_en_i_2 : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \adc1_cmn_en[15]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \adc1_end_stage[3]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \adc1_fifo_disable[0]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \adc1_ref_clk_freq[31]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of adc1_reset_i_1 : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of adc1_restart_i_1 : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \adc1_sample_rate[31]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \adc1_sim_level[1]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \adc1_slice0_irq_en[15]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \adc1_slice1_irq_en[15]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \adc1_slice2_irq_en[15]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \adc1_slice3_irq_en[15]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of adc20_irq_en_i_1 : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of adc20_irq_en_i_2 : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \adc2_cmn_en[15]_i_1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \adc2_end_stage[3]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \adc2_fifo_disable[0]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \adc2_ref_clk_freq[31]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of adc2_reset_i_1 : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of adc2_restart_i_1 : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \adc2_sample_rate[31]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \adc2_sim_level[1]_i_1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \adc2_slice0_irq_en[15]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \adc2_slice1_irq_en[15]_i_1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \adc2_slice2_irq_en[15]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \adc2_slice3_irq_en[15]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of adc30_irq_en_i_1 : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \adc3_cmn_en[15]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \adc3_end_stage[3]_i_2\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \adc3_fifo_disable[0]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \adc3_ref_clk_freq[31]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of adc3_reset_i_1 : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of adc3_restart_i_1 : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \adc3_sample_rate[31]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \adc3_sim_level[1]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \adc3_slice0_irq_en[15]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \adc3_slice1_irq_en[15]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \adc3_slice2_irq_en[15]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \adc3_slice3_irq_en[15]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of axi_read_req_r_i_1 : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \axi_read_req_r_i_2__5\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of dac00_irq_en_i_1 : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of dac00_irq_en_i_2 : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \dac0_cmn_en[15]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \dac0_end_stage[3]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \dac0_fifo_disable[0]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of dac0_irq_en_i_1 : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of dac0_irq_en_i_3 : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \dac0_ref_clk_freq[31]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of dac0_reset_i_1 : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of dac0_restart_i_1 : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \dac0_sample_rate[31]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \dac0_sim_level[1]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \dac0_slice0_irq_en[15]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \dac0_slice1_irq_en[15]_i_1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \dac0_slice2_irq_en[15]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \dac0_start_stage[3]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of dac10_irq_en_i_1 : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of dac10_irq_en_i_2 : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \dac1_cmn_en[15]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \dac1_end_stage[3]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \dac1_fifo_disable[0]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \dac1_ref_clk_freq[31]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of dac1_reset_i_1 : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of dac1_restart_i_1 : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \dac1_sample_rate[31]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \dac1_sim_level[1]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \dac1_slice0_irq_en[15]_i_1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \dac1_slice1_irq_en[15]_i_1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \dac1_slice2_irq_en[15]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \dac1_slice3_irq_en[15]_i_1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \dac1_start_stage[3]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of s_axi_awready_reg_i_2 : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of s_axi_wready_reg_i_1 : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \startup_delay[15]_i_1\ : label is "soft_lutpair252";
begin
  \FSM_sequential_access_cs_reg[1]\ <= \^fsm_sequential_access_cs_reg[1]\;
  \FSM_sequential_access_cs_reg[1]_0\ <= \^fsm_sequential_access_cs_reg[1]_0\;
  \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0\ <= \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\;
  \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1\ <= \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_1\;
  \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2\ <= \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_2\;
  \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3\ <= \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_3\;
  \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4\ <= \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_4\;
  \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_5\(1 downto 0) <= \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_5\(1 downto 0);
  \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0\ <= \^gen_bkend_ce_registers[0].wrce_out_i_reg[0]_0\;
  \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1\ <= \^gen_bkend_ce_registers[0].wrce_out_i_reg[0]_1\;
  \bus2ip_addr_reg_reg[11]\ <= \^bus2ip_addr_reg_reg[11]\;
  \bus2ip_addr_reg_reg[14]\ <= \^bus2ip_addr_reg_reg[14]\;
  \bus2ip_addr_reg_reg[14]_0\ <= \^bus2ip_addr_reg_reg[14]_0\;
  \bus2ip_addr_reg_reg[14]_1\ <= \^bus2ip_addr_reg_reg[14]_1\;
  \bus2ip_addr_reg_reg[14]_10\ <= \^bus2ip_addr_reg_reg[14]_10\;
  \bus2ip_addr_reg_reg[14]_11\ <= \^bus2ip_addr_reg_reg[14]_11\;
  \bus2ip_addr_reg_reg[14]_2\ <= \^bus2ip_addr_reg_reg[14]_2\;
  \bus2ip_addr_reg_reg[14]_3\ <= \^bus2ip_addr_reg_reg[14]_3\;
  \bus2ip_addr_reg_reg[14]_4\ <= \^bus2ip_addr_reg_reg[14]_4\;
  \bus2ip_addr_reg_reg[14]_5\ <= \^bus2ip_addr_reg_reg[14]_5\;
  \bus2ip_addr_reg_reg[14]_6\ <= \^bus2ip_addr_reg_reg[14]_6\;
  \bus2ip_addr_reg_reg[14]_7\ <= \^bus2ip_addr_reg_reg[14]_7\;
  \bus2ip_addr_reg_reg[14]_8\ <= \^bus2ip_addr_reg_reg[14]_8\;
  \bus2ip_addr_reg_reg[14]_9\ <= \^bus2ip_addr_reg_reg[14]_9\;
  \bus2ip_addr_reg_reg[15]\ <= \^bus2ip_addr_reg_reg[15]\;
  \bus2ip_addr_reg_reg[15]_0\ <= \^bus2ip_addr_reg_reg[15]_0\;
  \bus2ip_addr_reg_reg[16]\ <= \^bus2ip_addr_reg_reg[16]\;
  \bus2ip_addr_reg_reg[16]_0\ <= \^bus2ip_addr_reg_reg[16]_0\;
  \bus2ip_addr_reg_reg[16]_1\ <= \^bus2ip_addr_reg_reg[16]_1\;
  \bus2ip_addr_reg_reg[16]_2\ <= \^bus2ip_addr_reg_reg[16]_2\;
  \bus2ip_addr_reg_reg[16]_3\ <= \^bus2ip_addr_reg_reg[16]_3\;
  \bus2ip_addr_reg_reg[16]_4\ <= \^bus2ip_addr_reg_reg[16]_4\;
  \bus2ip_addr_reg_reg[16]_5\ <= \^bus2ip_addr_reg_reg[16]_5\;
  \bus2ip_addr_reg_reg[16]_6\ <= \^bus2ip_addr_reg_reg[16]_6\;
  \bus2ip_addr_reg_reg[2]\ <= \^bus2ip_addr_reg_reg[2]\;
  \bus2ip_addr_reg_reg[2]_0\ <= \^bus2ip_addr_reg_reg[2]_0\;
  \bus2ip_addr_reg_reg[2]_1\ <= \^bus2ip_addr_reg_reg[2]_1\;
  \bus2ip_addr_reg_reg[2]_2\ <= \^bus2ip_addr_reg_reg[2]_2\;
  \bus2ip_addr_reg_reg[2]_3\ <= \^bus2ip_addr_reg_reg[2]_3\;
  \bus2ip_addr_reg_reg[2]_4\ <= \^bus2ip_addr_reg_reg[2]_4\;
  \bus2ip_addr_reg_reg[2]_6\ <= \^bus2ip_addr_reg_reg[2]_6\;
  s_axi_awready_i <= \^s_axi_awready_i\;
  s_axi_wdata_0_sp_1 <= s_axi_wdata_0_sn_1;
\FSM_onehot_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDC00DC00DC00"
    )
        port map (
      I0 => dac_disable,
      I1 => \^bus2ip_addr_reg_reg[16]\,
      I2 => \^bus2ip_addr_reg_reg[16]_0\,
      I3 => \FSM_sequential_fsm_cs_reg[1]\(0),
      I4 => \FSM_onehot_state_reg[1]\,
      I5 => \FSM_sequential_fsm_cs_reg[1]\(1),
      O => D(0)
    );
\FSM_onehot_state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F200F200FFFFF200"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[0].wrce_out_i_reg[0]_0\,
      I1 => dac_disable,
      I2 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I3 => \FSM_onehot_state_reg[1]_0\(0),
      I4 => \FSM_onehot_state_reg[1]_0\(1),
      I5 => \FSM_onehot_state_reg[1]_1\,
      O => \FSM_onehot_state_reg[0]\(0)
    );
\FSM_onehot_state[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DC00DC00FFFFDC00"
    )
        port map (
      I0 => adc_disable,
      I1 => \^bus2ip_addr_reg_reg[16]_1\,
      I2 => \^bus2ip_addr_reg_reg[16]_2\,
      I3 => \FSM_sequential_fsm_cs_reg[1]_0\(0),
      I4 => \FSM_sequential_fsm_cs_reg[1]_0\(1),
      I5 => \FSM_onehot_state_reg[1]_2\,
      O => \FSM_onehot_state_reg[0]_0\(0)
    );
\FSM_onehot_state[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F200F200FFFFF200"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[14]\,
      I1 => adc_disable,
      I2 => \^bus2ip_addr_reg_reg[14]_0\,
      I3 => \FSM_sequential_fsm_cs_reg[1]_1\(0),
      I4 => \FSM_sequential_fsm_cs_reg[1]_1\(1),
      I5 => \FSM_onehot_state_reg[1]_3\,
      O => \FSM_onehot_state_reg[0]_1\(0)
    );
\FSM_onehot_state[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F400F400FFFFF400"
    )
        port map (
      I0 => adc_disable,
      I1 => \^bus2ip_addr_reg_reg[14]_1\,
      I2 => \^bus2ip_addr_reg_reg[14]_2\,
      I3 => \FSM_onehot_state_reg[1]_4\(0),
      I4 => \FSM_onehot_state_reg[1]_4\(1),
      I5 => \FSM_onehot_state_reg[1]_5\,
      O => \FSM_onehot_state_reg[0]_2\(0)
    );
\FSM_onehot_state[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F200F200FFFFF200"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[0].wrce_out_i_reg[0]_1\,
      I1 => adc_disable,
      I2 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_1\,
      I3 => \FSM_onehot_state_reg[1]_6\(0),
      I4 => \FSM_onehot_state_reg[1]_6\(1),
      I5 => \FSM_onehot_state_reg[1]_7\,
      O => \FSM_onehot_state_reg[0]_3\(0)
    );
\FSM_onehot_state[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4000"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I1 => \^gen_bkend_ce_registers[0].wrce_out_i_reg[0]_0\,
      I2 => dac_disable,
      I3 => \FSM_onehot_state_reg[1]_0\(0),
      I4 => \FSM_onehot_state_reg[4]_0\,
      O => \FSM_onehot_state_reg[0]\(1)
    );
\FSM_onehot_state[4]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4000"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[16]_1\,
      I1 => \^bus2ip_addr_reg_reg[16]_2\,
      I2 => adc_disable,
      I3 => \FSM_sequential_fsm_cs_reg[1]_0\(0),
      I4 => \FSM_onehot_state_reg[4]_1\,
      O => \FSM_onehot_state_reg[0]_0\(1)
    );
\FSM_onehot_state[4]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4000"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[14]_0\,
      I1 => \^bus2ip_addr_reg_reg[14]\,
      I2 => adc_disable,
      I3 => \FSM_sequential_fsm_cs_reg[1]_1\(0),
      I4 => \FSM_onehot_state_reg[4]_2\,
      O => \FSM_onehot_state_reg[0]_1\(1)
    );
\FSM_onehot_state[4]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4000"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[14]_2\,
      I1 => \^bus2ip_addr_reg_reg[14]_1\,
      I2 => adc_disable,
      I3 => \FSM_onehot_state_reg[1]_4\(0),
      I4 => \FSM_onehot_state_reg[4]_3\,
      O => \FSM_onehot_state_reg[0]_2\(1)
    );
\FSM_onehot_state[4]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4000"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_1\,
      I1 => \^gen_bkend_ce_registers[0].wrce_out_i_reg[0]_1\,
      I2 => adc_disable,
      I3 => \FSM_onehot_state_reg[1]_6\(0),
      I4 => \FSM_onehot_state_reg[4]_4\,
      O => \FSM_onehot_state_reg[0]_3\(1)
    );
\FSM_onehot_state[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC00A000A000A000"
    )
        port map (
      I0 => access_type_reg_1,
      I1 => access_type_reg_2,
      I2 => access_type_reg_3(1),
      I3 => \FSM_onehot_state[4]_i_7__0_n_0\,
      I4 => access_type_reg_3(0),
      I5 => access_type_reg,
      O => adc_disable
    );
\FSM_onehot_state[4]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4000"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[16]\,
      I1 => \^bus2ip_addr_reg_reg[16]_0\,
      I2 => dac_disable,
      I3 => \FSM_sequential_fsm_cs_reg[1]\(0),
      I4 => \FSM_onehot_state_reg[4]\,
      O => D(1)
    );
\FSM_onehot_state[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5600000000000000"
    )
        port map (
      I0 => axi_read_req_r_reg(12),
      I1 => axi_read_req_r_reg(10),
      I2 => axi_read_req_r_reg(11),
      I3 => \FSM_onehot_state[4]_i_6__0_n_0\,
      I4 => access_type_reg,
      I5 => access_type_reg_0,
      O => dac_disable
    );
\FSM_onehot_state[4]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => axi_read_req_r_reg(13),
      I1 => axi_read_req_r_reg(9),
      I2 => Bus2IP_WrCE,
      O => \FSM_onehot_state[4]_i_6__0_n_0\
    );
\FSM_onehot_state[4]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01000000A8000000"
    )
        port map (
      I0 => axi_read_req_r_reg(12),
      I1 => axi_read_req_r_reg(10),
      I2 => axi_read_req_r_reg(11),
      I3 => Bus2IP_WrCE,
      I4 => axi_read_req_r_reg(9),
      I5 => axi_read_req_r_reg(13),
      O => \FSM_onehot_state[4]_i_7__0_n_0\
    );
\FSM_sequential_access_cs[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFCFCE"
    )
        port map (
      I0 => \FSM_sequential_access_cs[2]_i_3_n_0\,
      I1 => \FSM_sequential_access_cs_reg[0]_1\,
      I2 => Q(1),
      I3 => \FSM_sequential_access_cs_reg[0]_2\,
      I4 => \FSM_sequential_access_cs_reg[0]_3\,
      I5 => \FSM_sequential_access_cs_reg[0]_4\,
      O => E(0)
    );
\FSM_sequential_access_cs[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[16]_2\,
      I1 => adc_disable,
      I2 => \FSM_sequential_fsm_cs_reg[1]_0\(0),
      I3 => access_type_reg_6,
      I4 => \FSM_sequential_access_cs[2]_i_7_0\,
      I5 => \FSM_onehot_state_reg[1]_2\,
      O => drp_WrAck(4)
    );
\FSM_sequential_access_cs[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BFABAAAA"
    )
        port map (
      I0 => IP2Bus_WrAck0,
      I1 => axi_read_req_r_reg(9),
      I2 => axi_read_req_r_reg(13),
      I3 => axi_read_req_r_reg_0,
      I4 => Bus2IP_WrCE,
      I5 => Q(0),
      O => \FSM_sequential_access_cs[2]_i_3_n_0\
    );
\FSM_sequential_access_cs[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => drp_WrAck(1),
      I1 => drp_WrAck(0),
      I2 => drp_WrAck(6),
      I3 => drp_WrAck(7),
      I4 => drp_WrAck(4),
      I5 => drp_WrAck(5),
      O => IP2Bus_WrAck0
    );
\FSM_sequential_access_cs[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80808080FF808080"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[16]_0\,
      I1 => dac_disable,
      I2 => \FSM_sequential_fsm_cs_reg[1]\(0),
      I3 => access_type_reg_4,
      I4 => dac0_drp_rdy,
      I5 => \FSM_onehot_state_reg[1]\,
      O => drp_WrAck(0)
    );
\GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDFDFDFDDD"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => \^fsm_sequential_access_cs_reg[1]_0\,
      I2 => \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_4_n_0\,
      I3 => \FSM_sequential_access_cs_reg[0]_2\,
      I4 => IP2Bus_WrAck,
      I5 => Q(1),
      O => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAAAEAEAAAAA"
    )
        port map (
      I0 => \^fsm_sequential_access_cs_reg[1]\,
      I1 => s_axi_wvalid,
      I2 => \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_6_n_0\,
      I3 => \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6\,
      I4 => \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2\,
      I5 => axi_avalid_reg,
      O => rdce_expnd_i
    );
\GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      O => \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_4_n_0\
    );
\GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => s_axi_arvalid,
      O => \^fsm_sequential_access_cs_reg[1]\
    );
\GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      O => \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_6_n_0\
    );
\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => cs_ce_ld_enable_i,
      D => rdce_expnd_i,
      Q => Bus2IP_RdCE,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[0].wrce_out_i[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBAAA"
    )
        port map (
      I0 => \^s_axi_awready_i\,
      I1 => \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2\,
      I2 => s_axi_wvalid,
      I3 => \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_6_n_0\,
      I4 => \GEN_BKEND_CE_REGISTERS[0].wrce_out_i[0]_i_2_n_0\,
      O => wrce_expnd_i
    );
\GEN_BKEND_CE_REGISTERS[0].wrce_out_i[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400400004004004"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2\,
      I1 => axi_avalid_reg,
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      I5 => s_axi_arvalid,
      O => \GEN_BKEND_CE_REGISTERS[0].wrce_out_i[0]_i_2_n_0\
    );
\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => cs_ce_ld_enable_i,
      D => wrce_expnd_i,
      Q => Bus2IP_WrCE,
      R => cs_ce_clr
    );
\IP2Bus_Data[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54FF54FF54FF5454"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_2_n_0\,
      I1 => \IP2Bus_Data[0]_i_3_n_0\,
      I2 => \IP2Bus_Data[0]_i_4_n_0\,
      I3 => \IP2Bus_Data[0]_i_5_n_0\,
      I4 => \IP2Bus_Data[0]_i_6_n_0\,
      I5 => \IP2Bus_Data[0]_i_7_n_0\,
      O => \bus2ip_addr_reg_reg[13]\(0)
    );
\IP2Bus_Data[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEFEAEAAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_13_n_0\,
      I1 => adc0_status(1),
      I2 => bank9_read(3),
      I3 => \IP2Bus_Data[0]_i_33_n_0\,
      I4 => \IP2Bus_Data[1]_i_4_0\(0),
      I5 => \IP2Bus_Data[31]_i_61_n_0\,
      O => \IP2Bus_Data[0]_i_10_n_0\
    );
\IP2Bus_Data[0]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4544FFFF"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_34_n_0\,
      I1 => bank9_read(138),
      I2 => \IP2Bus_Data[0]_i_35_n_0\,
      I3 => \IP2Bus_Data[0]_i_36_n_0\,
      I4 => \IP2Bus_Data[31]_i_62_n_0\,
      O => \IP2Bus_Data[0]_i_11_n_0\
    );
\IP2Bus_Data[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_61_n_0\,
      I1 => \IP2Bus_Data[31]_i_62_n_0\,
      I2 => \^bus2ip_addr_reg_reg[2]_4\,
      I3 => adc00_irq_en,
      I4 => \IP2Bus_Data[0]_i_2_0\,
      O => \IP2Bus_Data[0]_i_12_n_0\
    );
\IP2Bus_Data[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEAFAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_20_n_0\,
      I1 => adc2_status(1),
      I2 => bank13_read(14),
      I3 => \IP2Bus_Data[1]_i_16_0\(0),
      I4 => bank13_read(64),
      I5 => bank13_read(3),
      O => \IP2Bus_Data[0]_i_13_n_0\
    );
\IP2Bus_Data[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040444455555555"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_49_n_0\,
      I1 => \IP2Bus_Data[0]_i_40_n_0\,
      I2 => \IP2Bus_Data[31]_i_53_n_0\,
      I3 => \IP2Bus_Data[0]_i_41_n_0\,
      I4 => \IP2Bus_Data[0]_i_42_n_0\,
      I5 => \IP2Bus_Data[0]_i_43_n_0\,
      O => \IP2Bus_Data[0]_i_14_n_0\
    );
\IP2Bus_Data[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF080000FFFFFFFF"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[15]\,
      I1 => \adc3_start_stage_reg[0]\,
      I2 => \IP2Bus_Data_reg[3]\(0),
      I3 => \IP2Bus_Data[0]_i_44_n_0\,
      I4 => \IP2Bus_Data[0]_i_45_n_0\,
      I5 => \IP2Bus_Data_reg[2]_1\,
      O => \IP2Bus_Data[0]_i_15_n_0\
    );
\IP2Bus_Data[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => axi_read_req_r_reg(13),
      I1 => axi_read_req_r_reg(12),
      I2 => axi_read_req_r_reg(10),
      I3 => axi_read_req_r_reg(11),
      I4 => axi_read_req_r_reg(9),
      I5 => \IP2Bus_Data[0]_i_46_n_0\,
      O => \IP2Bus_Data[0]_i_16_n_0\
    );
\IP2Bus_Data[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000888"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[11]\,
      I1 => axi_read_req_r_reg_1,
      I2 => axi_read_req_r_reg(0),
      I3 => axi_read_req_r_reg(1),
      I4 => axi_read_req_r_reg(3),
      I5 => axi_read_req_r_reg(6),
      O => \IP2Bus_Data[0]_i_17_n_0\
    );
\IP2Bus_Data[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD0FFFFFFD00000"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_47_n_0\,
      I1 => \IP2Bus_Data[0]_i_48_n_0\,
      I2 => \IP2Bus_Data[0]_i_49_n_0\,
      I3 => \IP2Bus_Data[0]_i_50_n_0\,
      I4 => \IP2Bus_Data[15]_i_61_n_0\,
      I5 => \IP2Bus_Data[0]_i_51_n_0\,
      O => \IP2Bus_Data[0]_i_18_n_0\
    );
\IP2Bus_Data[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_38_n_0\,
      I1 => adc3_do_mon(0),
      I2 => \IP2Bus_Data[15]_i_70_n_0\,
      I3 => adc2_do_mon(0),
      O => \IP2Bus_Data[0]_i_19_n_0\
    );
\IP2Bus_Data[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45454445FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_8_n_0\,
      I1 => \IP2Bus_Data[0]_i_9_n_0\,
      I2 => \IP2Bus_Data[0]_i_10_n_0\,
      I3 => \IP2Bus_Data[0]_i_11_n_0\,
      I4 => \IP2Bus_Data[0]_i_12_n_0\,
      I5 => \IP2Bus_Data[31]_i_4_n_0\,
      O => \IP2Bus_Data[0]_i_2_n_0\
    );
\IP2Bus_Data[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45455545FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_52_n_0\,
      I1 => \IP2Bus_Data[0]_i_53_n_0\,
      I2 => \IP2Bus_Data[31]_i_16_n_0\,
      I3 => \IP2Bus_Data[0]_i_54_n_0\,
      I4 => \IP2Bus_Data[0]_i_55_n_0\,
      I5 => \IP2Bus_Data_reg[2]\,
      O => \IP2Bus_Data[0]_i_20_n_0\
    );
\IP2Bus_Data[0]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \IP2Bus_Data[4]_i_7_n_0\,
      I1 => \IP2Bus_Data[11]_i_8_n_0\,
      O => \IP2Bus_Data[0]_i_21_n_0\
    );
\IP2Bus_Data[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F77377733773777"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_56_n_0\,
      I1 => \IP2Bus_Data_reg[0]\,
      I2 => adc3_reset_reg,
      I3 => \axi_read_req_r_i_2__1_n_0\,
      I4 => adc3_restart_reg,
      I5 => \dac1_end_stage_reg[0]\,
      O => \IP2Bus_Data[0]_i_22_n_0\
    );
\IP2Bus_Data[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBBBFFBF"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_57_n_0\,
      I1 => \IP2Bus_Data[3]_i_31_n_0\,
      I2 => \IP2Bus_Data[0]_i_58_n_0\,
      I3 => \IP2Bus_Data[0]_i_59_n_0\,
      I4 => \IP2Bus_Data[3]_i_32_n_0\,
      I5 => \IP2Bus_Data[0]_i_60_n_0\,
      O => \IP2Bus_Data[0]_i_24_n_0\
    );
\IP2Bus_Data[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000301133333011"
    )
        port map (
      I0 => p_44_in(0),
      I1 => \IP2Bus_Data[31]_i_31_n_0\,
      I2 => dac0_done,
      I3 => bank1_read(1),
      I4 => bank1_read(0),
      I5 => \IP2Bus_Data[0]_i_7_0\,
      O => \IP2Bus_Data[0]_i_25_n_0\
    );
\IP2Bus_Data[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEABAFAAAEAAAEA"
    )
        port map (
      I0 => \IP2Bus_Data[4]_i_13_n_0\,
      I1 => \IP2Bus_Data[7]_i_8_0\,
      I2 => \^bus2ip_addr_reg_reg[14]_3\,
      I3 => dac0_status(0),
      I4 => \IP2Bus_Data[7]_i_2_0\(0),
      I5 => axi_RdAck_r_reg,
      O => \IP2Bus_Data[0]_i_26_n_0\
    );
\IP2Bus_Data[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF004040"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_63_n_0\,
      I1 => p_34_in(0),
      I2 => \IP2Bus_Data[0]_i_64_n_0\,
      I3 => \IP2Bus_Data[1]_i_9_0\(0),
      I4 => bank1_read(64),
      I5 => \IP2Bus_Data[0]_i_66_n_0\,
      O => \IP2Bus_Data[0]_i_27_n_0\
    );
\IP2Bus_Data[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A20080FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[4]_i_13_n_0\,
      I1 => bank1_read(138),
      I2 => \IP2Bus_Data[15]_i_40_0\(0),
      I3 => \IP2Bus_Data[11]_i_28_n_0\,
      I4 => \IP2Bus_Data[0]_i_67_n_0\,
      I5 => \IP2Bus_Data[31]_i_31_n_0\,
      O => \IP2Bus_Data[0]_i_28_n_0\
    );
\IP2Bus_Data[0]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FF31FF"
    )
        port map (
      I0 => \adc3_start_stage_reg[0]\,
      I1 => adc3_reset_reg,
      I2 => adc3_restart_reg,
      I3 => \^bus2ip_addr_reg_reg[14]_5\,
      I4 => \IP2Bus_Data[0]_i_9_0\,
      O => \IP2Bus_Data[0]_i_29_n_0\
    );
\IP2Bus_Data[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0054555500540054"
    )
        port map (
      I0 => \IP2Bus_Data_reg[31]\,
      I1 => \IP2Bus_Data[0]_i_13_n_0\,
      I2 => \IP2Bus_Data[0]_i_14_n_0\,
      I3 => \IP2Bus_Data[0]_i_15_n_0\,
      I4 => \IP2Bus_Data[13]_i_17_n_0\,
      I5 => adc1_do_mon(0),
      O => \IP2Bus_Data[0]_i_3_n_0\
    );
\IP2Bus_Data[0]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[14]_5\,
      I1 => adc3_reset_reg,
      O => bank9_read(0)
    );
\IP2Bus_Data[0]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => axi_read_req_r_reg(6),
      I1 => axi_read_req_r_reg(3),
      I2 => axi_read_req_r_reg(1),
      I3 => axi_read_req_r_reg_1,
      I4 => \^bus2ip_addr_reg_reg[14]_5\,
      O => \IP2Bus_Data[0]_i_31_n_0\
    );
\IP2Bus_Data[0]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[14]_5\,
      I1 => axi_read_req_r_reg(0),
      I2 => axi_read_req_r_reg_1,
      I3 => axi_read_req_r_reg(1),
      I4 => axi_read_req_r_reg(3),
      I5 => axi_read_req_r_reg(6),
      O => bank9_read(3)
    );
\IP2Bus_Data[0]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => axi_RdAck_r_reg,
      I1 => \adc3_sim_level_reg[0]\,
      I2 => \^bus2ip_addr_reg_reg[14]_5\,
      O => \IP2Bus_Data[0]_i_33_n_0\
    );
\IP2Bus_Data[0]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD5D5FFD5"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_46_n_0\,
      I1 => \^bus2ip_addr_reg_reg[14]_5\,
      I2 => \adc3_slice3_irq_en_reg[2]\,
      I3 => bank9_read(138),
      I4 => STATUS_COMMON(0),
      I5 => \IP2Bus_Data[31]_i_63_n_0\,
      O => \IP2Bus_Data[0]_i_34_n_0\
    );
\IP2Bus_Data[0]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000007F7"
    )
        port map (
      I0 => bank9_read(193),
      I1 => \IP2Bus_Data[31]_i_8_1\(0),
      I2 => bank9_read(192),
      I3 => \IP2Bus_Data[31]_i_8_0\(0),
      I4 => bank9_read(140),
      I5 => bank9_read(139),
      O => \IP2Bus_Data[0]_i_35_n_0\
    );
\IP2Bus_Data[0]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_16_0\(0),
      I1 => bank9_read(139),
      I2 => adc0_fifo_disable(0),
      I3 => bank9_read(140),
      O => \IP2Bus_Data[0]_i_36_n_0\
    );
\IP2Bus_Data[0]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[15]\,
      I1 => axi_read_req_r_reg_6,
      I2 => axi_read_req_r_reg(6),
      I3 => axi_read_req_r_reg(3),
      I4 => axi_read_req_r_reg(0),
      I5 => axi_read_req_r_reg(1),
      O => bank13_read(14)
    );
\IP2Bus_Data[0]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[15]\,
      I1 => \adc3_sim_level_reg[0]\,
      O => bank13_read(64)
    );
\IP2Bus_Data[0]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[15]\,
      I1 => axi_read_req_r_reg(0),
      I2 => axi_read_req_r_reg_1,
      I3 => axi_read_req_r_reg(1),
      I4 => axi_read_req_r_reg(3),
      I5 => axi_read_req_r_reg(6),
      O => bank13_read(3)
    );
\IP2Bus_Data[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFA80000"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_16_n_0\,
      I1 => \IP2Bus_Data[0]_i_17_n_0\,
      I2 => \IP2Bus_Data[0]_i_18_n_0\,
      I3 => \IP2Bus_Data[0]_i_19_n_0\,
      I4 => \IP2Bus_Data_reg[0]_1\,
      I5 => \IP2Bus_Data[0]_i_20_n_0\,
      O => \IP2Bus_Data[0]_i_4_n_0\
    );
\IP2Bus_Data[0]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555545"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_71_n_0\,
      I1 => \IP2Bus_Data[15]_i_92_n_0\,
      I2 => \IP2Bus_Data[31]_i_73_n_0\,
      I3 => bank13_read(139),
      I4 => bank13_read(138),
      I5 => bank13_read(137),
      O => \IP2Bus_Data[0]_i_40_n_0\
    );
\IP2Bus_Data[0]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4744477747774777"
    )
        port map (
      I0 => adc2_fifo_disable(0),
      I1 => bank13_read(140),
      I2 => \IP2Bus_Data[31]_i_7_3\(0),
      I3 => bank13_read(192),
      I4 => \IP2Bus_Data[31]_i_7_2\(0),
      I5 => bank13_read(193),
      O => \IP2Bus_Data[0]_i_41_n_0\
    );
\IP2Bus_Data[0]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF15FFBFFFFFFFFF"
    )
        port map (
      I0 => bank13_read(138),
      I1 => \IP2Bus_Data[15]_i_52_1\(0),
      I2 => bank13_read(139),
      I3 => bank13_read(137),
      I4 => \IP2Bus_Data[15]_i_52_0\(0),
      I5 => \IP2Bus_Data[31]_i_73_n_0\,
      O => \IP2Bus_Data[0]_i_42_n_0\
    );
\IP2Bus_Data[0]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF8F"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_14_0\,
      I1 => \^bus2ip_addr_reg_reg[2]_1\,
      I2 => adc20_irq_en,
      I3 => \IP2Bus_Data[3]_i_52_n_0\,
      O => \IP2Bus_Data[0]_i_43_n_0\
    );
\IP2Bus_Data[0]_i_44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => axi_read_req_r_reg(6),
      I1 => axi_read_req_r_reg(3),
      I2 => axi_read_req_r_reg(1),
      I3 => axi_read_req_r_reg_1,
      I4 => \^bus2ip_addr_reg_reg[15]\,
      O => \IP2Bus_Data[0]_i_44_n_0\
    );
\IP2Bus_Data[0]_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0BFFFBFF"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_15_0\,
      I1 => adc3_restart_reg,
      I2 => adc3_reset_reg,
      I3 => \^bus2ip_addr_reg_reg[15]\,
      I4 => \IP2Bus_Data[0]_i_15_1\,
      O => \IP2Bus_Data[0]_i_45_n_0\
    );
\IP2Bus_Data[0]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333F05500000000"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_4_0\(0),
      I1 => \IP2Bus_Data[0]_i_16_0\,
      I2 => \IP2Bus_Data[0]_i_16_1\,
      I3 => bank15_read(1),
      I4 => bank15_read(0),
      I5 => \IP2Bus_Data[0]_i_17_n_0\,
      O => \IP2Bus_Data[0]_i_46_n_0\
    );
\IP2Bus_Data[0]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0074FF74"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_7_0\(0),
      I1 => bank15_read(192),
      I2 => \IP2Bus_Data[0]_i_71_n_0\,
      I3 => bank15_read(140),
      I4 => adc3_fifo_disable(0),
      I5 => \IP2Bus_Data[13]_i_37_n_0\,
      O => \IP2Bus_Data[0]_i_47_n_0\
    );
\IP2Bus_Data[0]_i_48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CAC0"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_27_1\(0),
      I1 => \IP2Bus_Data[15]_i_27_0\(0),
      I2 => bank15_read(138),
      I3 => bank15_read(139),
      I4 => \IP2Bus_Data[13]_i_54_n_0\,
      O => \IP2Bus_Data[0]_i_48_n_0\
    );
\IP2Bus_Data[0]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222222222220"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_62_n_0\,
      I1 => \IP2Bus_Data[15]_i_63_n_0\,
      I2 => bank15_read(140),
      I3 => bank15_read(192),
      I4 => bank15_read(193),
      I5 => \IP2Bus_Data[13]_i_37_n_0\,
      O => \IP2Bus_Data[0]_i_49_n_0\
    );
\IP2Bus_Data[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFBFBFBF"
    )
        port map (
      I0 => \IP2Bus_Data[4]_i_8_n_0\,
      I1 => \IP2Bus_Data[0]_i_21_n_0\,
      I2 => irq_enables(0),
      I3 => \IP2Bus_Data_reg[0]_3\,
      I4 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_2\,
      I5 => \IP2Bus_Data[0]_i_22_n_0\,
      O => \IP2Bus_Data[0]_i_5_n_0\
    );
\IP2Bus_Data[0]_i_50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4444C000"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_18_0\,
      I1 => adc30_irq_en,
      I2 => adc3_cmn_irq_en_reg,
      I3 => \^bus2ip_addr_reg_reg[11]\,
      I4 => \^bus2ip_addr_reg_reg[2]_0\,
      O => \IP2Bus_Data[0]_i_50_n_0\
    );
\IP2Bus_Data[0]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808080808C808080"
    )
        port map (
      I0 => adc3_status(1),
      I1 => \^bus2ip_addr_reg_reg[11]\,
      I2 => \IP2Bus_Data[7]_i_8_0\,
      I3 => \IP2Bus_Data[1]_i_19_0\(0),
      I4 => \adc3_sim_level_reg[0]\,
      I5 => axi_RdAck_r_reg,
      O => \IP2Bus_Data[0]_i_51_n_0\
    );
\IP2Bus_Data[0]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45444444FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_72_n_0\,
      I1 => \IP2Bus_Data[0]_i_73_n_0\,
      I2 => \IP2Bus_Data[3]_i_6_1\(0),
      I3 => \^bus2ip_addr_reg_reg[15]_0\,
      I4 => \adc3_start_stage_reg[0]\,
      I5 => \IP2Bus_Data_reg[31]\,
      O => \IP2Bus_Data[0]_i_52_n_0\
    );
\IP2Bus_Data[0]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAAAAAEAAAEAA"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_74_n_0\,
      I1 => \IP2Bus_Data[31]_i_44_n_0\,
      I2 => \IP2Bus_Data[3]_i_25_n_0\,
      I3 => adc10_irq_en,
      I4 => \IP2Bus_Data[0]_i_20_0\,
      I5 => \^bus2ip_addr_reg_reg[2]_2\,
      O => \IP2Bus_Data[0]_i_53_n_0\
    );
\IP2Bus_Data[0]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000D00"
    )
        port map (
      I0 => bank11_read(138),
      I1 => \IP2Bus_Data[15]_i_24_0\(0),
      I2 => \IP2Bus_Data[13]_i_44_n_0\,
      I3 => \IP2Bus_Data[15]_i_60_n_0\,
      I4 => \IP2Bus_Data[31]_i_44_n_0\,
      I5 => \IP2Bus_Data[3]_i_25_n_0\,
      O => \IP2Bus_Data[0]_i_54_n_0\
    );
\IP2Bus_Data[0]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101015151510151"
    )
        port map (
      I0 => bank11_read(138),
      I1 => \IP2Bus_Data[0]_i_75_n_0\,
      I2 => \IP2Bus_Data[13]_i_58_n_0\,
      I3 => adc1_fifo_disable(0),
      I4 => bank11_read(139),
      I5 => \IP2Bus_Data[15]_i_24_1\(0),
      O => \IP2Bus_Data[0]_i_55_n_0\
    );
\IP2Bus_Data[0]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAAAAAA8BAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[25]_i_14_n_0\,
      I1 => axi_read_req_r_reg(6),
      I2 => axi_read_req_r_reg(3),
      I3 => axi_read_req_r_reg_4,
      I4 => \axi_read_req_r_i_2__1_n_0\,
      I5 => \IP2Bus_Data[15]_i_2_0\(0),
      O => \IP2Bus_Data[0]_i_56_n_0\
    );
\IP2Bus_Data[0]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAA000004000000"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_8_0\,
      I1 => \IP2Bus_Data[1]_i_10_1\(0),
      I2 => axi_RdAck_r_reg,
      I3 => \adc3_sim_level_reg[0]\,
      I4 => axi_RdAck_r_i_8_n_0,
      I5 => status(1),
      O => \IP2Bus_Data[0]_i_57_n_0\
    );
\IP2Bus_Data[0]_i_58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A3FFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_24_0\,
      I1 => adc3_cmn_irq_en_reg,
      I2 => \IP2Bus_Data[0]_i_27_0\,
      I3 => axi_RdAck_r_i_8_n_0,
      I4 => dac10_irq_en,
      O => \IP2Bus_Data[0]_i_58_n_0\
    );
\IP2Bus_Data[0]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F000202"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_76_n_0\,
      I1 => \IP2Bus_Data[0]_i_77_n_0\,
      I2 => \IP2Bus_Data[7]_i_22_n_0\,
      I3 => \IP2Bus_Data[15]_i_33_0\(0),
      I4 => bank3_read(138),
      I5 => \IP2Bus_Data[0]_i_78_n_0\,
      O => \IP2Bus_Data[0]_i_59_n_0\
    );
\IP2Bus_Data[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54444444"
    )
        port map (
      I0 => \IP2Bus_Data_reg[0]_0\,
      I1 => \IP2Bus_Data[0]_i_24_n_0\,
      I2 => \^bus2ip_addr_reg_reg[16]\,
      I3 => dac0_do_mon(0),
      I4 => \IP2Bus_Data_reg[0]_2\,
      O => \IP2Bus_Data[0]_i_6_n_0\
    );
\IP2Bus_Data[0]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFFEFFFEF"
    )
        port map (
      I0 => axi_read_req_r_reg(13),
      I1 => axi_read_req_r_reg(9),
      I2 => axi_read_req_r_reg_2,
      I3 => \IP2Bus_Data_reg[0]_2\,
      I4 => \IP2Bus_Data[0]_i_79_n_0\,
      I5 => \IP2Bus_Data[0]_i_80_n_0\,
      O => \IP2Bus_Data[0]_i_60_n_0\
    );
\IP2Bus_Data[0]_i_61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[14]_3\,
      I1 => adc3_restart_reg,
      O => bank1_read(1)
    );
\IP2Bus_Data[0]_i_62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[14]_3\,
      I1 => adc3_reset_reg,
      O => bank1_read(0)
    );
\IP2Bus_Data[0]_i_63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFFFFFF"
    )
        port map (
      I0 => axi_read_req_r_reg(6),
      I1 => axi_read_req_r_reg(3),
      I2 => axi_read_req_r_reg(1),
      I3 => axi_read_req_r_reg_1,
      I4 => \^bus2ip_addr_reg_reg[14]_3\,
      O => \IP2Bus_Data[0]_i_63_n_0\
    );
\IP2Bus_Data[0]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF777F777F777"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_27_0\,
      I1 => \^bus2ip_addr_reg_reg[14]_3\,
      I2 => \IP2Bus_Data[0]_i_27_1\(0),
      I3 => dac00_irq_sync(0),
      I4 => \IP2Bus_Data[0]_i_27_1\(1),
      I5 => dac00_irq_sync(1),
      O => \IP2Bus_Data[0]_i_64_n_0\
    );
\IP2Bus_Data[0]_i_65\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[14]_3\,
      I1 => \adc3_sim_level_reg[0]\,
      O => bank1_read(64)
    );
\IP2Bus_Data[0]_i_66\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => axi_RdAck_r_reg,
      I1 => \IP2Bus_Data[7]_i_8_0\,
      I2 => \^bus2ip_addr_reg_reg[14]_3\,
      O => \IP2Bus_Data[0]_i_66_n_0\
    );
\IP2Bus_Data[0]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEAEAEA"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_51_n_0\,
      I1 => \IP2Bus_Data[31]_i_3_2\(0),
      I2 => bank1_read(192),
      I3 => \IP2Bus_Data[31]_i_3_3\(0),
      I4 => bank1_read(193),
      I5 => \IP2Bus_Data[0]_i_81_n_0\,
      O => \IP2Bus_Data[0]_i_67_n_0\
    );
\IP2Bus_Data[0]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_read_req_r_reg(10),
      I1 => axi_read_req_r_reg(12),
      I2 => axi_read_req_r_reg(11),
      I3 => \axi_read_req_r_i_2__7_n_0\,
      I4 => axi_read_req_r_reg_6,
      I5 => axi_read_req_r_reg_5,
      O => bank13_read(140)
    );
\IP2Bus_Data[0]_i_69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[11]\,
      I1 => adc3_restart_reg,
      O => bank15_read(1)
    );
\IP2Bus_Data[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABABAAABAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[0]\,
      I1 => \IP2Bus_Data[0]_i_25_n_0\,
      I2 => \IP2Bus_Data_reg[0]_0\,
      I3 => \IP2Bus_Data[0]_i_26_n_0\,
      I4 => \IP2Bus_Data[0]_i_27_n_0\,
      I5 => \IP2Bus_Data[0]_i_28_n_0\,
      O => \IP2Bus_Data[0]_i_7_n_0\
    );
\IP2Bus_Data[0]_i_70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[11]\,
      I1 => adc3_reset_reg,
      O => bank15_read(0)
    );
\IP2Bus_Data[0]_i_71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => bank15_read(193),
      I1 => \IP2Bus_Data[31]_i_7_1\(0),
      O => \IP2Bus_Data[0]_i_71_n_0\
    );
\IP2Bus_Data[0]_i_72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80808C80"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_52_0\,
      I1 => \^bus2ip_addr_reg_reg[15]_0\,
      I2 => adc3_reset_reg,
      I3 => adc3_restart_reg,
      I4 => \IP2Bus_Data[0]_i_52_1\,
      O => \IP2Bus_Data[0]_i_72_n_0\
    );
\IP2Bus_Data[0]_i_73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => axi_read_req_r_reg(6),
      I1 => axi_read_req_r_reg(3),
      I2 => axi_read_req_r_reg(1),
      I3 => axi_read_req_r_reg_1,
      I4 => \^bus2ip_addr_reg_reg[15]_0\,
      O => \IP2Bus_Data[0]_i_73_n_0\
    );
\IP2Bus_Data[0]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0E0A000004000"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_8_0\,
      I1 => \adc3_sim_level_reg[0]\,
      I2 => \^bus2ip_addr_reg_reg[15]_0\,
      I3 => \IP2Bus_Data[1]_i_18_1\(0),
      I4 => axi_RdAck_r_reg,
      I5 => adc1_status(1),
      O => \IP2Bus_Data[0]_i_74_n_0\
    );
\IP2Bus_Data[0]_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_5_0\(0),
      I1 => bank11_read(192),
      I2 => bank11_read(193),
      I3 => \IP2Bus_Data[31]_i_5_1\(0),
      O => \IP2Bus_Data[0]_i_75_n_0\
    );
\IP2Bus_Data[0]_i_76\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBBBBB"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_33_1\(0),
      I1 => bank3_read(139),
      I2 => dac1_fifo_disable(0),
      I3 => \dac0_fifo_disable_reg[0]\,
      I4 => axi_RdAck_r_i_8_n_0,
      O => \IP2Bus_Data[0]_i_76_n_0\
    );
\IP2Bus_Data[0]_i_77\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000007F7"
    )
        port map (
      I0 => bank3_read(193),
      I1 => \IP2Bus_Data[31]_i_3_1\(0),
      I2 => bank3_read(192),
      I3 => \IP2Bus_Data[31]_i_3_0\(0),
      I4 => \IP2Bus_Data[2]_i_45_n_0\,
      O => \IP2Bus_Data[0]_i_77_n_0\
    );
\IP2Bus_Data[0]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFE0000"
    )
        port map (
      I0 => axi_RdAck_r_reg_0,
      I1 => \adc3_slice1_irq_en_reg[2]\,
      I2 => \adc3_slice0_irq_en_reg[2]\,
      I3 => \IP2Bus_Data[0]_i_59_0\,
      I4 => axi_RdAck_r_i_8_n_0,
      I5 => \IP2Bus_Data[24]_i_16_n_0\,
      O => \IP2Bus_Data[0]_i_78_n_0\
    );
\IP2Bus_Data[0]_i_79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0035FFFF"
    )
        port map (
      I0 => \adc3_start_stage_reg[0]\,
      I1 => dac1_done,
      I2 => adc3_restart_reg,
      I3 => adc3_reset_reg,
      I4 => axi_RdAck_r_i_8_n_0,
      O => \IP2Bus_Data[0]_i_79_n_0\
    );
\IP2Bus_Data[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8080FF80"
    )
        port map (
      I0 => adc0_do_mon(0),
      I1 => \^bus2ip_addr_reg_reg[16]_1\,
      I2 => \IP2Bus_Data_reg[5]_1\,
      I3 => dac1_do_mon(0),
      I4 => \^bus2ip_addr_reg_reg[16]_6\,
      I5 => \IP2Bus_Data_reg[2]\,
      O => \IP2Bus_Data[0]_i_8_n_0\
    );
\IP2Bus_Data[0]_i_80\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5C005FFF"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_60_0\,
      I1 => adc3_restart_reg,
      I2 => adc3_reset_reg,
      I3 => axi_RdAck_r_i_8_n_0,
      I4 => \IP2Bus_Data[3]_i_2_0\(0),
      O => \IP2Bus_Data[0]_i_80_n_0\
    );
\IP2Bus_Data[0]_i_81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF0808"
    )
        port map (
      I0 => \dac0_fifo_disable_reg[0]\,
      I1 => \^bus2ip_addr_reg_reg[14]_3\,
      I2 => dac0_fifo_disable(0),
      I3 => \IP2Bus_Data[15]_i_40_1\(0),
      I4 => bank1_read(139),
      O => \IP2Bus_Data[0]_i_81_n_0\
    );
\IP2Bus_Data[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15001515FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_29_n_0\,
      I1 => \IP2Bus_Data[0]_i_2_1\,
      I2 => bank9_read(0),
      I3 => \IP2Bus_Data[0]_i_31_n_0\,
      I4 => \IP2Bus_Data_reg[3]_0\(0),
      I5 => \IP2Bus_Data_reg[2]_2\,
      O => \IP2Bus_Data[0]_i_9_n_0\
    );
\IP2Bus_Data[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBABAABBBB"
    )
        port map (
      I0 => \IP2Bus_Data[10]_i_2_n_0\,
      I1 => \IP2Bus_Data[10]_i_3_n_0\,
      I2 => \IP2Bus_Data[10]_i_4_n_0\,
      I3 => \IP2Bus_Data[10]_i_5_n_0\,
      I4 => \IP2Bus_Data_reg[2]\,
      I5 => \IP2Bus_Data[10]_i_6_n_0\,
      O => \bus2ip_addr_reg_reg[13]\(10)
    );
\IP2Bus_Data[10]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020200020"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_11_n_0\,
      I1 => \IP2Bus_Data[10]_i_21_n_0\,
      I2 => \IP2Bus_Data_reg[0]_0\,
      I3 => bank1_read(138),
      I4 => \IP2Bus_Data[15]_i_40_0\(10),
      I5 => \IP2Bus_Data[10]_i_22_n_0\,
      O => \IP2Bus_Data[10]_i_10_n_0\
    );
\IP2Bus_Data[10]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8080FF80"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[16]_1\,
      I1 => adc0_do_mon(10),
      I2 => \IP2Bus_Data_reg[5]_1\,
      I3 => dac1_do_mon(9),
      I4 => \^bus2ip_addr_reg_reg[16]_6\,
      I5 => \IP2Bus_Data_reg[2]\,
      O => \IP2Bus_Data[10]_i_12_n_0\
    );
\IP2Bus_Data[10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF800F8"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_16_0\(10),
      I1 => bank9_read(139),
      I2 => \IP2Bus_Data[10]_i_23_n_0\,
      I3 => bank9_read(138),
      I4 => STATUS_COMMON(10),
      I5 => \IP2Bus_Data[7]_i_4_n_0\,
      O => \IP2Bus_Data[10]_i_13_n_0\
    );
\IP2Bus_Data[10]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF008F8F"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_24_1\(10),
      I1 => bank11_read(139),
      I2 => \IP2Bus_Data[10]_i_24_n_0\,
      I3 => \IP2Bus_Data[15]_i_24_0\(10),
      I4 => bank11_read(138),
      O => \IP2Bus_Data[10]_i_14_n_0\
    );
\IP2Bus_Data[10]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47774444"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_52_0\(10),
      I1 => bank13_read(138),
      I2 => \IP2Bus_Data[15]_i_52_1\(10),
      I3 => bank13_read(139),
      I4 => \IP2Bus_Data[10]_i_25_n_0\,
      O => \IP2Bus_Data[10]_i_15_n_0\
    );
\IP2Bus_Data[10]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \IP2Bus_Data_reg[31]\,
      I1 => \IP2Bus_Data[13]_i_17_n_0\,
      I2 => adc1_do_mon(10),
      O => \IP2Bus_Data[10]_i_16_n_0\
    );
\IP2Bus_Data[10]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_38_n_0\,
      I1 => adc3_do_mon(10),
      I2 => \IP2Bus_Data[15]_i_70_n_0\,
      I3 => adc2_do_mon(10),
      O => \IP2Bus_Data[10]_i_17_n_0\
    );
\IP2Bus_Data[10]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022202220002022"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_31_n_0\,
      I1 => \IP2Bus_Data[0]_i_17_n_0\,
      I2 => \IP2Bus_Data[15]_i_27_0\(10),
      I3 => bank15_read(138),
      I4 => \IP2Bus_Data[10]_i_26_n_0\,
      I5 => \IP2Bus_Data[10]_i_27_n_0\,
      O => \IP2Bus_Data[10]_i_18_n_0\
    );
\IP2Bus_Data[10]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0070FF70"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_33_1\(10),
      I1 => bank3_read(139),
      I2 => \IP2Bus_Data[10]_i_28_n_0\,
      I3 => bank3_read(138),
      I4 => \IP2Bus_Data[15]_i_33_0\(10),
      I5 => \IP2Bus_Data[8]_i_22_n_0\,
      O => \IP2Bus_Data[10]_i_19_n_0\
    );
\IP2Bus_Data[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBB8B8BBB8"
    )
        port map (
      I0 => \IP2Bus_Data[10]_i_7_n_0\,
      I1 => \IP2Bus_Data_reg[0]\,
      I2 => \IP2Bus_Data[10]_i_8_n_0\,
      I3 => p_44_in(6),
      I4 => \IP2Bus_Data[10]_i_9_n_0\,
      I5 => \IP2Bus_Data[10]_i_10_n_0\,
      O => \IP2Bus_Data[10]_i_2_n_0\
    );
\IP2Bus_Data[10]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_10_0\,
      I1 => \^bus2ip_addr_reg_reg[16]\,
      I2 => dac0_do_mon(10),
      I3 => \IP2Bus_Data_reg[0]_2\,
      O => \IP2Bus_Data[10]_i_20_n_0\
    );
\IP2Bus_Data[10]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BABFBFBF"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_51_n_0\,
      I1 => \IP2Bus_Data[31]_i_3_2\(10),
      I2 => bank1_read(192),
      I3 => \IP2Bus_Data[31]_i_3_3\(10),
      I4 => bank1_read(193),
      I5 => \IP2Bus_Data[10]_i_29_n_0\,
      O => \IP2Bus_Data[10]_i_21_n_0\
    );
\IP2Bus_Data[10]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_28_n_0\,
      I1 => \IP2Bus_Data[31]_i_31_n_0\,
      O => \IP2Bus_Data[10]_i_22_n_0\
    );
\IP2Bus_Data[10]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F808"
    )
        port map (
      I0 => bank9_read(193),
      I1 => \IP2Bus_Data[31]_i_8_1\(10),
      I2 => bank9_read(192),
      I3 => \IP2Bus_Data[31]_i_8_0\(10),
      I4 => bank9_read(140),
      I5 => bank9_read(139),
      O => \IP2Bus_Data[10]_i_23_n_0\
    );
\IP2Bus_Data[10]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF07F7"
    )
        port map (
      I0 => bank11_read(193),
      I1 => \IP2Bus_Data[31]_i_5_1\(10),
      I2 => bank11_read(192),
      I3 => \IP2Bus_Data[31]_i_5_0\(10),
      I4 => \IP2Bus_Data[13]_i_58_n_0\,
      O => \IP2Bus_Data[10]_i_24_n_0\
    );
\IP2Bus_Data[10]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF07F7"
    )
        port map (
      I0 => bank13_read(193),
      I1 => \IP2Bus_Data[31]_i_7_2\(10),
      I2 => bank13_read(192),
      I3 => \IP2Bus_Data[31]_i_7_3\(10),
      I4 => \IP2Bus_Data[13]_i_57_n_0\,
      O => \IP2Bus_Data[10]_i_25_n_0\
    );
\IP2Bus_Data[10]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF07F7"
    )
        port map (
      I0 => bank15_read(193),
      I1 => \IP2Bus_Data[31]_i_7_1\(10),
      I2 => bank15_read(192),
      I3 => \IP2Bus_Data[31]_i_7_0\(10),
      I4 => \IP2Bus_Data[13]_i_55_n_0\,
      O => \IP2Bus_Data[10]_i_26_n_0\
    );
\IP2Bus_Data[10]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => bank15_read(139),
      I1 => \IP2Bus_Data[15]_i_27_1\(10),
      O => \IP2Bus_Data[10]_i_27_n_0\
    );
\IP2Bus_Data[10]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF07F7"
    )
        port map (
      I0 => bank3_read(193),
      I1 => \IP2Bus_Data[31]_i_3_1\(10),
      I2 => bank3_read(192),
      I3 => \IP2Bus_Data[31]_i_3_0\(10),
      I4 => \IP2Bus_Data[2]_i_45_n_0\,
      O => \IP2Bus_Data[10]_i_28_n_0\
    );
\IP2Bus_Data[10]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => bank1_read(138),
      I1 => \IP2Bus_Data[15]_i_40_1\(10),
      I2 => bank1_read(139),
      O => \IP2Bus_Data[10]_i_29_n_0\
    );
\IP2Bus_Data[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000B0B0BFFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_12_n_0\,
      I1 => \IP2Bus_Data_reg[10]\,
      I2 => \IP2Bus_Data[10]_i_12_n_0\,
      I3 => \IP2Bus_Data[13]_i_22_n_0\,
      I4 => \IP2Bus_Data[10]_i_13_n_0\,
      I5 => \IP2Bus_Data[31]_i_4_n_0\,
      O => \IP2Bus_Data[10]_i_3_n_0\
    );
\IP2Bus_Data[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F007F7F00000000"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_18_n_0\,
      I1 => \IP2Bus_Data[31]_i_16_n_0\,
      I2 => \IP2Bus_Data[10]_i_14_n_0\,
      I3 => \IP2Bus_Data[11]_i_24_n_0\,
      I4 => \IP2Bus_Data_reg[11]_2\(2),
      I5 => \IP2Bus_Data_reg[31]\,
      O => \IP2Bus_Data[10]_i_4_n_0\
    );
\IP2Bus_Data[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08AA0808FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data_reg[2]_1\,
      I1 => \IP2Bus_Data_reg[11]_0\(2),
      I2 => \IP2Bus_Data[11]_i_22_n_0\,
      I3 => \IP2Bus_Data[10]_i_15_n_0\,
      I4 => \IP2Bus_Data[13]_i_16_n_0\,
      I5 => \IP2Bus_Data[10]_i_16_n_0\,
      O => \IP2Bus_Data[10]_i_5_n_0\
    );
\IP2Bus_Data[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A888A8A8A888A88"
    )
        port map (
      I0 => \IP2Bus_Data_reg[0]_1\,
      I1 => \IP2Bus_Data[10]_i_17_n_0\,
      I2 => \IP2Bus_Data_reg[2]_0\,
      I3 => \IP2Bus_Data[10]_i_18_n_0\,
      I4 => \IP2Bus_Data[11]_i_19_n_0\,
      I5 => \IP2Bus_Data_reg[11]\(2),
      O => \IP2Bus_Data[10]_i_6_n_0\
    );
\IP2Bus_Data[10]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_8_n_0\,
      I1 => bank0_read(8),
      I2 => bank0_read(2),
      I3 => \IP2Bus_Data[15]_i_2_0\(10),
      O => \IP2Bus_Data[10]_i_7_n_0\
    );
\IP2Bus_Data[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BABAFFBA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[0]_2\,
      I1 => \IP2Bus_Data[11]_i_25_n_0\,
      I2 => \IP2Bus_Data[11]_i_2_0\(2),
      I3 => \IP2Bus_Data[13]_i_25_n_0\,
      I4 => \IP2Bus_Data[10]_i_19_n_0\,
      I5 => \IP2Bus_Data[10]_i_20_n_0\,
      O => \IP2Bus_Data[10]_i_8_n_0\
    );
\IP2Bus_Data[10]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data_reg[0]_0\,
      I1 => adc3_restart_reg,
      I2 => adc3_reset_reg,
      I3 => \^bus2ip_addr_reg_reg[14]_3\,
      I4 => \adc3_start_stage_reg[0]\,
      O => \IP2Bus_Data[10]_i_9_n_0\
    );
\IP2Bus_Data[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBABBBBBBBABB"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_2_n_0\,
      I1 => \IP2Bus_Data[11]_i_3_n_0\,
      I2 => \IP2Bus_Data[11]_i_4_n_0\,
      I3 => \IP2Bus_Data_reg[2]\,
      I4 => \IP2Bus_Data[11]_i_6_n_0\,
      I5 => \IP2Bus_Data[11]_i_7_n_0\,
      O => \bus2ip_addr_reg_reg[13]\(11)
    );
\IP2Bus_Data[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BABAFFBA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[0]_2\,
      I1 => \IP2Bus_Data[11]_i_25_n_0\,
      I2 => \IP2Bus_Data[11]_i_2_0\(3),
      I3 => \IP2Bus_Data[13]_i_25_n_0\,
      I4 => \IP2Bus_Data[11]_i_26_n_0\,
      I5 => \IP2Bus_Data[11]_i_27_n_0\,
      O => \IP2Bus_Data[11]_i_10_n_0\
    );
\IP2Bus_Data[11]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444F444444444"
    )
        port map (
      I0 => \IP2Bus_Data[10]_i_9_n_0\,
      I1 => p_44_in(7),
      I2 => \IP2Bus_Data[31]_i_31_n_0\,
      I3 => \IP2Bus_Data[11]_i_28_n_0\,
      I4 => \IP2Bus_Data[11]_i_29_n_0\,
      I5 => \IP2Bus_Data[13]_i_11_n_0\,
      O => \IP2Bus_Data[11]_i_11_n_0\
    );
\IP2Bus_Data[11]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFFFFFFFFFF"
    )
        port map (
      I0 => axi_read_req_r_reg(6),
      I1 => axi_read_req_r_reg(3),
      I2 => axi_read_req_r_reg_1,
      I3 => axi_read_req_r_reg(1),
      I4 => axi_read_req_r_reg(0),
      I5 => \^bus2ip_addr_reg_reg[14]_5\,
      O => \IP2Bus_Data[11]_i_12_n_0\
    );
\IP2Bus_Data[11]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8080FF80"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[16]_1\,
      I1 => adc0_do_mon(11),
      I2 => \IP2Bus_Data_reg[5]_1\,
      I3 => dac1_do_mon(10),
      I4 => \^bus2ip_addr_reg_reg[16]_6\,
      I5 => \IP2Bus_Data_reg[2]\,
      O => \IP2Bus_Data[11]_i_14_n_0\
    );
\IP2Bus_Data[11]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF800F8"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_16_0\(11),
      I1 => bank9_read(139),
      I2 => \IP2Bus_Data[11]_i_30_n_0\,
      I3 => bank9_read(138),
      I4 => STATUS_COMMON(11),
      I5 => \IP2Bus_Data[7]_i_4_n_0\,
      O => \IP2Bus_Data[11]_i_15_n_0\
    );
\IP2Bus_Data[11]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_38_n_0\,
      I1 => adc3_do_mon(11),
      I2 => \IP2Bus_Data[15]_i_70_n_0\,
      I3 => adc2_do_mon(11),
      O => \IP2Bus_Data[11]_i_16_n_0\
    );
\IP2Bus_Data[11]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022202220002022"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_31_n_0\,
      I1 => \IP2Bus_Data[0]_i_17_n_0\,
      I2 => \IP2Bus_Data[15]_i_27_0\(11),
      I3 => bank15_read(138),
      I4 => \IP2Bus_Data[11]_i_32_n_0\,
      I5 => \IP2Bus_Data[11]_i_33_n_0\,
      O => \IP2Bus_Data[11]_i_18_n_0\
    );
\IP2Bus_Data[11]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFFFFFFFFFF"
    )
        port map (
      I0 => axi_read_req_r_reg(6),
      I1 => axi_read_req_r_reg(3),
      I2 => axi_read_req_r_reg_1,
      I3 => axi_read_req_r_reg(1),
      I4 => axi_read_req_r_reg(0),
      I5 => \^bus2ip_addr_reg_reg[11]\,
      O => \IP2Bus_Data[11]_i_19_n_0\
    );
\IP2Bus_Data[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF80FF80FF8000"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_8_n_0\,
      I1 => \IP2Bus_Data[15]_i_2_0\(11),
      I2 => bank0_read(2),
      I3 => \IP2Bus_Data_reg[0]\,
      I4 => \IP2Bus_Data[11]_i_10_n_0\,
      I5 => \IP2Bus_Data[11]_i_11_n_0\,
      O => \IP2Bus_Data[11]_i_2_n_0\
    );
\IP2Bus_Data[11]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF7070"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_52_1\(11),
      I1 => bank13_read(139),
      I2 => \IP2Bus_Data[11]_i_34_n_0\,
      I3 => \IP2Bus_Data[15]_i_52_0\(11),
      I4 => bank13_read(138),
      O => \IP2Bus_Data[11]_i_20_n_0\
    );
\IP2Bus_Data[11]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => \IP2Bus_Data_reg[31]\,
      I1 => adc1_do_mon(11),
      I2 => \IP2Bus_Data[13]_i_17_n_0\,
      O => \IP2Bus_Data[11]_i_21_n_0\
    );
\IP2Bus_Data[11]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFFFFFFFFFF"
    )
        port map (
      I0 => axi_read_req_r_reg(6),
      I1 => axi_read_req_r_reg(3),
      I2 => axi_read_req_r_reg_1,
      I3 => axi_read_req_r_reg(1),
      I4 => axi_read_req_r_reg(0),
      I5 => \^bus2ip_addr_reg_reg[15]\,
      O => \IP2Bus_Data[11]_i_22_n_0\
    );
\IP2Bus_Data[11]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF008F8F"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_24_1\(11),
      I1 => bank11_read(139),
      I2 => \IP2Bus_Data[11]_i_35_n_0\,
      I3 => \IP2Bus_Data[15]_i_24_0\(11),
      I4 => bank11_read(138),
      O => \IP2Bus_Data[11]_i_23_n_0\
    );
\IP2Bus_Data[11]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFFFFFFFFFF"
    )
        port map (
      I0 => axi_read_req_r_reg(6),
      I1 => axi_read_req_r_reg(3),
      I2 => axi_read_req_r_reg_1,
      I3 => axi_read_req_r_reg(1),
      I4 => axi_read_req_r_reg(0),
      I5 => \^bus2ip_addr_reg_reg[15]_0\,
      O => \IP2Bus_Data[11]_i_24_n_0\
    );
\IP2Bus_Data[11]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFFFFFFFFFF"
    )
        port map (
      I0 => axi_read_req_r_reg(6),
      I1 => axi_read_req_r_reg(3),
      I2 => axi_read_req_r_reg_1,
      I3 => axi_read_req_r_reg(1),
      I4 => axi_read_req_r_reg(0),
      I5 => axi_RdAck_r_i_8_n_0,
      O => \IP2Bus_Data[11]_i_25_n_0\
    );
\IP2Bus_Data[11]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0070FF70"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_33_1\(11),
      I1 => bank3_read(139),
      I2 => \IP2Bus_Data[11]_i_36_n_0\,
      I3 => bank3_read(138),
      I4 => \IP2Bus_Data[15]_i_33_0\(11),
      I5 => \IP2Bus_Data[8]_i_22_n_0\,
      O => \IP2Bus_Data[11]_i_26_n_0\
    );
\IP2Bus_Data[11]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[16]\,
      I1 => dac0_do_mon(11),
      I2 => \IP2Bus_Data_reg[0]_2\,
      I3 => \IP2Bus_Data[11]_i_10_0\,
      O => \IP2Bus_Data[11]_i_27_n_0\
    );
\IP2Bus_Data[11]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FE00"
    )
        port map (
      I0 => \adc3_slice3_irq_en_reg[2]\,
      I1 => axi_RdAck_r_reg_1,
      I2 => \adc3_slice2_irq_en_reg[2]\,
      I3 => \^bus2ip_addr_reg_reg[14]_3\,
      I4 => axi_RdAck_r_reg_2,
      O => \IP2Bus_Data[11]_i_28_n_0\
    );
\IP2Bus_Data[11]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF70FFFFFF70FF"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_40_1\(11),
      I1 => bank1_read(139),
      I2 => \IP2Bus_Data[11]_i_37_n_0\,
      I3 => \IP2Bus_Data_reg[0]_0\,
      I4 => bank1_read(138),
      I5 => \IP2Bus_Data[15]_i_40_0\(11),
      O => \IP2Bus_Data[11]_i_29_n_0\
    );
\IP2Bus_Data[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000B0B0BFFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_12_n_0\,
      I1 => \IP2Bus_Data_reg[11]_1\,
      I2 => \IP2Bus_Data[11]_i_14_n_0\,
      I3 => \IP2Bus_Data[13]_i_22_n_0\,
      I4 => \IP2Bus_Data[11]_i_15_n_0\,
      I5 => \IP2Bus_Data[31]_i_4_n_0\,
      O => \IP2Bus_Data[11]_i_3_n_0\
    );
\IP2Bus_Data[11]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F808"
    )
        port map (
      I0 => bank9_read(193),
      I1 => \IP2Bus_Data[31]_i_8_1\(11),
      I2 => bank9_read(192),
      I3 => \IP2Bus_Data[31]_i_8_0\(11),
      I4 => bank9_read(140),
      I5 => bank9_read(139),
      O => \IP2Bus_Data[11]_i_30_n_0\
    );
\IP2Bus_Data[11]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000E000"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_37_n_0\,
      I1 => \IP2Bus_Data[11]_i_38_n_0\,
      I2 => \IP2Bus_Data[15]_i_61_n_0\,
      I3 => \IP2Bus_Data[15]_i_62_n_0\,
      I4 => \IP2Bus_Data[15]_i_63_n_0\,
      I5 => \IP2Bus_Data[13]_i_54_n_0\,
      O => \IP2Bus_Data[11]_i_31_n_0\
    );
\IP2Bus_Data[11]_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF07F7"
    )
        port map (
      I0 => bank15_read(193),
      I1 => \IP2Bus_Data[31]_i_7_1\(11),
      I2 => bank15_read(192),
      I3 => \IP2Bus_Data[31]_i_7_0\(11),
      I4 => \IP2Bus_Data[13]_i_55_n_0\,
      O => \IP2Bus_Data[11]_i_32_n_0\
    );
\IP2Bus_Data[11]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => bank15_read(139),
      I1 => \IP2Bus_Data[15]_i_27_1\(11),
      O => \IP2Bus_Data[11]_i_33_n_0\
    );
\IP2Bus_Data[11]_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF07F7"
    )
        port map (
      I0 => bank13_read(193),
      I1 => \IP2Bus_Data[31]_i_7_2\(11),
      I2 => bank13_read(192),
      I3 => \IP2Bus_Data[31]_i_7_3\(11),
      I4 => \IP2Bus_Data[13]_i_57_n_0\,
      O => \IP2Bus_Data[11]_i_34_n_0\
    );
\IP2Bus_Data[11]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF07F7"
    )
        port map (
      I0 => bank11_read(193),
      I1 => \IP2Bus_Data[31]_i_5_1\(11),
      I2 => bank11_read(192),
      I3 => \IP2Bus_Data[31]_i_5_0\(11),
      I4 => \IP2Bus_Data[13]_i_58_n_0\,
      O => \IP2Bus_Data[11]_i_35_n_0\
    );
\IP2Bus_Data[11]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF07F7"
    )
        port map (
      I0 => bank3_read(193),
      I1 => \IP2Bus_Data[31]_i_3_1\(11),
      I2 => bank3_read(192),
      I3 => \IP2Bus_Data[31]_i_3_0\(11),
      I4 => \IP2Bus_Data[2]_i_45_n_0\,
      O => \IP2Bus_Data[11]_i_36_n_0\
    );
\IP2Bus_Data[11]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF07F7"
    )
        port map (
      I0 => bank1_read(193),
      I1 => \IP2Bus_Data[31]_i_3_3\(11),
      I2 => bank1_read(192),
      I3 => \IP2Bus_Data[31]_i_3_2\(11),
      I4 => bank1_read(140),
      I5 => bank1_read(139),
      O => \IP2Bus_Data[11]_i_37_n_0\
    );
\IP2Bus_Data[11]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \dac0_fifo_disable_reg[0]\,
      I1 => \^bus2ip_addr_reg_reg[11]\,
      I2 => bank15_read(192),
      I3 => bank15_read(193),
      O => \IP2Bus_Data[11]_i_38_n_0\
    );
\IP2Bus_Data[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A888A8A8A888A88"
    )
        port map (
      I0 => \IP2Bus_Data_reg[0]_1\,
      I1 => \IP2Bus_Data[11]_i_16_n_0\,
      I2 => \IP2Bus_Data_reg[2]_0\,
      I3 => \IP2Bus_Data[11]_i_18_n_0\,
      I4 => \IP2Bus_Data[11]_i_19_n_0\,
      I5 => \IP2Bus_Data_reg[11]\(3),
      O => \IP2Bus_Data[11]_i_4_n_0\
    );
\IP2Bus_Data[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F0F4F0FFF0F4F0"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_20_n_0\,
      I1 => \IP2Bus_Data[13]_i_16_n_0\,
      I2 => \IP2Bus_Data[11]_i_21_n_0\,
      I3 => \IP2Bus_Data_reg[2]_1\,
      I4 => \IP2Bus_Data_reg[11]_0\(3),
      I5 => \IP2Bus_Data[11]_i_22_n_0\,
      O => \IP2Bus_Data[11]_i_6_n_0\
    );
\IP2Bus_Data[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F007F7F00000000"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_18_n_0\,
      I1 => \IP2Bus_Data[31]_i_16_n_0\,
      I2 => \IP2Bus_Data[11]_i_23_n_0\,
      I3 => \IP2Bus_Data[11]_i_24_n_0\,
      I4 => \IP2Bus_Data_reg[11]_2\(3),
      I5 => \IP2Bus_Data_reg[31]\,
      O => \IP2Bus_Data[11]_i_7_n_0\
    );
\IP2Bus_Data[11]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => axi_read_req_r_reg(6),
      I1 => axi_read_req_r_reg(3),
      I2 => axi_read_req_r_reg(1),
      I3 => axi_read_req_r_reg_1,
      I4 => \axi_read_req_r_i_2__1_n_0\,
      O => \IP2Bus_Data[11]_i_8_n_0\
    );
\IP2Bus_Data[11]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \axi_read_req_r_i_2__1_n_0\,
      I1 => \adc3_start_stage_reg[0]\,
      O => bank0_read(2)
    );
\IP2Bus_Data[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBFBBBBAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_2_n_0\,
      I1 => \IP2Bus_Data[12]_i_3_n_0\,
      I2 => \IP2Bus_Data[12]_i_4_n_0\,
      I3 => \IP2Bus_Data[12]_i_5_n_0\,
      I4 => \IP2Bus_Data[12]_i_6_n_0\,
      I5 => \IP2Bus_Data_reg[5]\,
      O => \bus2ip_addr_reg_reg[13]\(12)
    );
\IP2Bus_Data[12]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFEEFFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_19_n_0\,
      I1 => \IP2Bus_Data[31]_i_37_n_0\,
      I2 => \IP2Bus_Data[15]_i_40_0\(12),
      I3 => bank1_read(138),
      I4 => bank1_read(137),
      I5 => \IP2Bus_Data[15]_i_12_n_0\,
      O => \IP2Bus_Data[12]_i_10_n_0\
    );
\IP2Bus_Data[12]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BABFBFBF"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_46_n_0\,
      I1 => \IP2Bus_Data[31]_i_8_0\(12),
      I2 => bank9_read(192),
      I3 => \IP2Bus_Data[31]_i_8_1\(12),
      I4 => bank9_read(193),
      I5 => \IP2Bus_Data[12]_i_20_n_0\,
      O => \IP2Bus_Data[12]_i_11_n_0\
    );
\IP2Bus_Data[12]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4444444"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[16]_6\,
      I1 => dac1_do_mon(11),
      I2 => \^bus2ip_addr_reg_reg[16]_1\,
      I3 => adc0_do_mon(12),
      I4 => \IP2Bus_Data_reg[5]_1\,
      O => \IP2Bus_Data[12]_i_12_n_0\
    );
\IP2Bus_Data[12]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D888DDDD"
    )
        port map (
      I0 => bank15_read(138),
      I1 => \IP2Bus_Data[15]_i_27_0\(12),
      I2 => bank15_read(139),
      I3 => \IP2Bus_Data[15]_i_27_1\(12),
      I4 => \IP2Bus_Data[12]_i_21_n_0\,
      I5 => \IP2Bus_Data[13]_i_31_n_0\,
      O => \IP2Bus_Data[12]_i_13_n_0\
    );
\IP2Bus_Data[12]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_70_n_0\,
      I1 => adc2_do_mon(12),
      I2 => \IP2Bus_Data[15]_i_6_0\,
      I3 => adc3_do_mon(12),
      O => \IP2Bus_Data[12]_i_14_n_0\
    );
\IP2Bus_Data[12]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C000000000000B0"
    )
        port map (
      I0 => Bus2IP_RdCE,
      I1 => axi_read_req_r_reg(9),
      I2 => axi_read_req_r_reg(13),
      I3 => axi_read_req_r_reg(12),
      I4 => axi_read_req_r_reg(10),
      I5 => axi_read_req_r_reg(11),
      O => \IP2Bus_Data[12]_i_15_n_0\
    );
\IP2Bus_Data[12]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8B8B8"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_24_0\(12),
      I1 => bank11_read(138),
      I2 => \IP2Bus_Data[12]_i_22_n_0\,
      I3 => \IP2Bus_Data[15]_i_24_1\(12),
      I4 => bank11_read(139),
      O => \IP2Bus_Data[12]_i_16_n_0\
    );
\IP2Bus_Data[12]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8B8B8"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_52_0\(12),
      I1 => bank13_read(138),
      I2 => \IP2Bus_Data[12]_i_23_n_0\,
      I3 => \IP2Bus_Data[15]_i_52_1\(12),
      I4 => bank13_read(139),
      O => \IP2Bus_Data[12]_i_17_n_0\
    );
\IP2Bus_Data[12]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47774444"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_33_0\(12),
      I1 => bank3_read(138),
      I2 => \IP2Bus_Data[15]_i_33_1\(12),
      I3 => bank3_read(139),
      I4 => \IP2Bus_Data[12]_i_24_n_0\,
      O => \IP2Bus_Data[12]_i_18_n_0\
    );
\IP2Bus_Data[12]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BABFBFBF"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_51_n_0\,
      I1 => \IP2Bus_Data[31]_i_3_2\(12),
      I2 => bank1_read(192),
      I3 => \IP2Bus_Data[31]_i_3_3\(12),
      I4 => bank1_read(193),
      I5 => \IP2Bus_Data[12]_i_25_n_0\,
      O => \IP2Bus_Data[12]_i_19_n_0\
    );
\IP2Bus_Data[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B88BBBB8B888B88"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_7_n_0\,
      I1 => \IP2Bus_Data_reg[0]\,
      I2 => \IP2Bus_Data[12]_i_8_n_0\,
      I3 => \IP2Bus_Data[12]_i_9_n_0\,
      I4 => \IP2Bus_Data[12]_i_10_n_0\,
      I5 => \IP2Bus_Data[13]_i_11_n_0\,
      O => \IP2Bus_Data[12]_i_2_n_0\
    );
\IP2Bus_Data[12]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => bank9_read(138),
      I1 => \IP2Bus_Data[15]_i_16_0\(12),
      I2 => bank9_read(139),
      O => \IP2Bus_Data[12]_i_20_n_0\
    );
\IP2Bus_Data[12]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF07F7"
    )
        port map (
      I0 => bank15_read(193),
      I1 => \IP2Bus_Data[31]_i_7_1\(12),
      I2 => bank15_read(192),
      I3 => \IP2Bus_Data[31]_i_7_0\(12),
      I4 => \IP2Bus_Data[13]_i_55_n_0\,
      O => \IP2Bus_Data[12]_i_21_n_0\
    );
\IP2Bus_Data[12]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => bank11_read(193),
      I1 => \IP2Bus_Data[31]_i_5_1\(12),
      I2 => bank11_read(192),
      I3 => \IP2Bus_Data[31]_i_5_0\(12),
      I4 => \IP2Bus_Data[13]_i_58_n_0\,
      O => \IP2Bus_Data[12]_i_22_n_0\
    );
\IP2Bus_Data[12]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => bank13_read(193),
      I1 => \IP2Bus_Data[31]_i_7_2\(12),
      I2 => bank13_read(192),
      I3 => \IP2Bus_Data[31]_i_7_3\(12),
      I4 => \IP2Bus_Data[13]_i_57_n_0\,
      O => \IP2Bus_Data[12]_i_23_n_0\
    );
\IP2Bus_Data[12]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF07F7"
    )
        port map (
      I0 => bank3_read(193),
      I1 => \IP2Bus_Data[31]_i_3_1\(12),
      I2 => bank3_read(192),
      I3 => \IP2Bus_Data[31]_i_3_0\(12),
      I4 => \IP2Bus_Data[2]_i_45_n_0\,
      O => \IP2Bus_Data[12]_i_24_n_0\
    );
\IP2Bus_Data[12]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => bank1_read(138),
      I1 => \IP2Bus_Data[15]_i_40_1\(12),
      I2 => bank1_read(139),
      O => \IP2Bus_Data[12]_i_25_n_0\
    );
\IP2Bus_Data[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFAEFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_11_n_0\,
      I1 => bank9_read(138),
      I2 => STATUS_COMMON(12),
      I3 => \IP2Bus_Data[7]_i_4_n_0\,
      I4 => \IP2Bus_Data[13]_i_22_n_0\,
      I5 => \IP2Bus_Data[12]_i_12_n_0\,
      O => \IP2Bus_Data[12]_i_3_n_0\
    );
\IP2Bus_Data[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000DDDDDDDDDDD"
    )
        port map (
      I0 => \IP2Bus_Data_reg[2]\,
      I1 => \IP2Bus_Data_reg[0]_1\,
      I2 => \IP2Bus_Data[12]_i_13_n_0\,
      I3 => \IP2Bus_Data[13]_i_13_n_0\,
      I4 => \IP2Bus_Data[12]_i_14_n_0\,
      I5 => \IP2Bus_Data[12]_i_15_n_0\,
      O => \IP2Bus_Data[12]_i_4_n_0\
    );
\IP2Bus_Data[12]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"70F0"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_18_n_0\,
      I1 => \IP2Bus_Data[31]_i_16_n_0\,
      I2 => \IP2Bus_Data_reg[31]\,
      I3 => \IP2Bus_Data[12]_i_16_n_0\,
      O => \IP2Bus_Data[12]_i_5_n_0\
    );
\IP2Bus_Data[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF8080FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[12]_i_17_n_0\,
      I1 => \IP2Bus_Data[13]_i_16_n_0\,
      I2 => \IP2Bus_Data_reg[2]_1\,
      I3 => \IP2Bus_Data[13]_i_17_n_0\,
      I4 => adc1_do_mon(12),
      I5 => \IP2Bus_Data_reg[30]\,
      O => \IP2Bus_Data[12]_i_6_n_0\
    );
\IP2Bus_Data[12]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_8_n_0\,
      I1 => \IP2Bus_Data[15]_i_2_0\(12),
      I2 => bank0_read(2),
      O => \IP2Bus_Data[12]_i_7_n_0\
    );
\IP2Bus_Data[12]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[0]_0\,
      I1 => \^bus2ip_addr_reg_reg[16]\,
      I2 => dac0_do_mon(12),
      I3 => \IP2Bus_Data_reg[0]_2\,
      O => \IP2Bus_Data[12]_i_8_n_0\
    );
\IP2Bus_Data[12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEEEAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[0]_2\,
      I1 => \IP2Bus_Data[15]_i_36_n_0\,
      I2 => axi_RdAck_r_i_8_n_0,
      I3 => \adc3_slice3_irq_en_reg[2]\,
      I4 => \IP2Bus_Data[12]_i_18_n_0\,
      I5 => \IP2Bus_Data[13]_i_25_n_0\,
      O => \IP2Bus_Data[12]_i_9_n_0\
    );
\IP2Bus_Data[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEEFAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_2_n_0\,
      I1 => \IP2Bus_Data[13]_i_3_n_0\,
      I2 => \IP2Bus_Data[13]_i_4_n_0\,
      I3 => \IP2Bus_Data[13]_i_5_n_0\,
      I4 => \IP2Bus_Data[13]_i_6_n_0\,
      I5 => \IP2Bus_Data_reg[5]\,
      O => \bus2ip_addr_reg_reg[13]\(13)
    );
\IP2Bus_Data[13]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFDFFFDFD"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_12_n_0\,
      I1 => bank1_read(137),
      I2 => \IP2Bus_Data[31]_i_37_n_0\,
      I3 => \IP2Bus_Data[15]_i_40_0\(13),
      I4 => bank1_read(138),
      I5 => \IP2Bus_Data[13]_i_27_n_0\,
      O => \IP2Bus_Data[13]_i_10_n_0\
    );
\IP2Bus_Data[13]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040400040404040"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_28_n_0\,
      I1 => \IP2Bus_Data[13]_i_29_n_0\,
      I2 => \IP2Bus_Data[13]_i_30_n_0\,
      I3 => \IP2Bus_Data[31]_i_37_n_0\,
      I4 => \IP2Bus_Data[29]_i_13_n_0\,
      I5 => \IP2Bus_Data[29]_i_14_n_0\,
      O => \IP2Bus_Data[13]_i_11_n_0\
    );
\IP2Bus_Data[13]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEBFAEBFAEBFAE"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_31_n_0\,
      I1 => bank15_read(138),
      I2 => \IP2Bus_Data[15]_i_27_0\(13),
      I3 => \IP2Bus_Data[13]_i_33_n_0\,
      I4 => bank15_read(139),
      I5 => \IP2Bus_Data[15]_i_27_1\(13),
      O => \IP2Bus_Data[13]_i_12_n_0\
    );
\IP2Bus_Data[13]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444440"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_35_n_0\,
      I1 => \IP2Bus_Data[15]_i_61_n_0\,
      I2 => bank15_read(140),
      I3 => bank15_read(192),
      I4 => bank15_read(193),
      I5 => \IP2Bus_Data[13]_i_37_n_0\,
      O => \IP2Bus_Data[13]_i_13_n_0\
    );
\IP2Bus_Data[13]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_70_n_0\,
      I1 => adc2_do_mon(13),
      I2 => \IP2Bus_Data[13]_i_38_n_0\,
      I3 => adc3_do_mon(13),
      O => \IP2Bus_Data[13]_i_14_n_0\
    );
\IP2Bus_Data[13]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B888BBBB"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_52_0\(13),
      I1 => bank13_read(138),
      I2 => \IP2Bus_Data[15]_i_52_1\(13),
      I3 => bank13_read(139),
      I4 => \IP2Bus_Data[13]_i_41_n_0\,
      O => \IP2Bus_Data[13]_i_15_n_0\
    );
\IP2Bus_Data[13]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_52_n_0\,
      I1 => \IP2Bus_Data[15]_i_20_n_0\,
      I2 => \IP2Bus_Data[13]_i_42_n_0\,
      I3 => bank13_read(137),
      O => \IP2Bus_Data[13]_i_16_n_0\
    );
\IP2Bus_Data[13]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFFFFFFF"
    )
        port map (
      I0 => axi_read_req_r_reg(13),
      I1 => axi_read_req_r_reg(9),
      I2 => Bus2IP_RdCE,
      I3 => axi_read_req_r_reg(12),
      I4 => axi_read_req_r_reg(11),
      I5 => axi_read_req_r_reg(10),
      O => \IP2Bus_Data[13]_i_17_n_0\
    );
\IP2Bus_Data[13]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000D0000"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_18_n_0\,
      I1 => \IP2Bus_Data[15]_i_59_n_0\,
      I2 => \IP2Bus_Data[3]_i_25_n_0\,
      I3 => \IP2Bus_Data[31]_i_44_n_0\,
      I4 => \IP2Bus_Data[15]_i_60_n_0\,
      I5 => \IP2Bus_Data[13]_i_44_n_0\,
      O => \IP2Bus_Data[13]_i_18_n_0\
    );
\IP2Bus_Data[13]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF7070"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_24_1\(13),
      I1 => bank11_read(139),
      I2 => \IP2Bus_Data[13]_i_45_n_0\,
      I3 => \IP2Bus_Data[15]_i_24_0\(13),
      I4 => bank11_read(138),
      O => \IP2Bus_Data[13]_i_19_n_0\
    );
\IP2Bus_Data[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B88BBBB8B888B88"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_7_n_0\,
      I1 => \IP2Bus_Data_reg[0]\,
      I2 => \IP2Bus_Data[13]_i_8_n_0\,
      I3 => \IP2Bus_Data[13]_i_9_n_0\,
      I4 => \IP2Bus_Data[13]_i_10_n_0\,
      I5 => \IP2Bus_Data[13]_i_11_n_0\,
      O => \IP2Bus_Data[13]_i_2_n_0\
    );
\IP2Bus_Data[13]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BABFBFBF"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_46_n_0\,
      I1 => \IP2Bus_Data[31]_i_8_0\(13),
      I2 => bank9_read(192),
      I3 => \IP2Bus_Data[31]_i_8_1\(13),
      I4 => bank9_read(193),
      I5 => \IP2Bus_Data[13]_i_47_n_0\,
      O => \IP2Bus_Data[13]_i_20_n_0\
    );
\IP2Bus_Data[13]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => axi_read_req_r_reg(12),
      I1 => axi_read_req_r_reg(11),
      I2 => axi_read_req_r_reg(10),
      I3 => \axi_read_req_r_i_2__7_n_0\,
      I4 => \IP2Bus_Data[30]_i_14_1\,
      I5 => axi_read_req_r_reg_4,
      O => bank9_read(138)
    );
\IP2Bus_Data[13]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAA20000"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_29_n_0\,
      I1 => \IP2Bus_Data[13]_i_49_n_0\,
      I2 => bank9_read(138),
      I3 => bank9_read(139),
      I4 => \IP2Bus_Data[15]_i_46_n_0\,
      I5 => bank9_read(137),
      O => \IP2Bus_Data[13]_i_22_n_0\
    );
\IP2Bus_Data[13]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4444444"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[16]_6\,
      I1 => dac1_do_mon(12),
      I2 => \^bus2ip_addr_reg_reg[16]_1\,
      I3 => adc0_do_mon(13),
      I4 => \IP2Bus_Data_reg[5]_1\,
      O => \IP2Bus_Data[13]_i_23_n_0\
    );
\IP2Bus_Data[13]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF7070"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_33_1\(13),
      I1 => bank3_read(139),
      I2 => \IP2Bus_Data[13]_i_50_n_0\,
      I3 => \IP2Bus_Data[15]_i_33_0\(13),
      I4 => bank3_read(138),
      O => \IP2Bus_Data[13]_i_24_n_0\
    );
\IP2Bus_Data[13]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFD000000000000"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_40_n_0\,
      I1 => bank3_read(193),
      I2 => bank3_read(192),
      I3 => bank3_read(140),
      I4 => \IP2Bus_Data[24]_i_7_n_0\,
      I5 => \IP2Bus_Data[14]_i_30_n_0\,
      O => \IP2Bus_Data[13]_i_25_n_0\
    );
\IP2Bus_Data[13]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[14]_3\,
      I1 => \adc3_slice3_irq_en_reg[2]\,
      O => bank1_read(137)
    );
\IP2Bus_Data[13]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BABFBFBF"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_51_n_0\,
      I1 => \IP2Bus_Data[31]_i_3_2\(13),
      I2 => bank1_read(192),
      I3 => \IP2Bus_Data[31]_i_3_3\(13),
      I4 => bank1_read(193),
      I5 => \IP2Bus_Data[13]_i_52_n_0\,
      O => \IP2Bus_Data[13]_i_27_n_0\
    );
\IP2Bus_Data[13]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00FF00FE00"
    )
        port map (
      I0 => axi_RdAck_r_reg,
      I1 => \IP2Bus_Data[7]_i_8_0\,
      I2 => \adc3_sim_level_reg[0]\,
      I3 => \^bus2ip_addr_reg_reg[14]_3\,
      I4 => \IP2Bus_Data[0]_i_27_0\,
      I5 => adc3_cmn_irq_en_reg,
      O => \IP2Bus_Data[13]_i_28_n_0\
    );
\IP2Bus_Data[13]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFFFFFF"
    )
        port map (
      I0 => axi_read_req_r_reg(6),
      I1 => axi_read_req_r_reg(3),
      I2 => axi_read_req_r_reg(1),
      I3 => axi_read_req_r_reg_6,
      I4 => \^bus2ip_addr_reg_reg[14]_3\,
      O => \IP2Bus_Data[13]_i_29_n_0\
    );
\IP2Bus_Data[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA200000"
    )
        port map (
      I0 => \IP2Bus_Data_reg[2]\,
      I1 => \IP2Bus_Data[13]_i_12_n_0\,
      I2 => \IP2Bus_Data[13]_i_13_n_0\,
      I3 => \IP2Bus_Data[13]_i_14_n_0\,
      I4 => \IP2Bus_Data_reg[0]_1\,
      O => \IP2Bus_Data[13]_i_3_n_0\
    );
\IP2Bus_Data[13]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => axi_read_req_r_reg_1,
      I1 => axi_read_req_r_reg(1),
      I2 => axi_read_req_r_reg(3),
      I3 => axi_read_req_r_reg(6),
      I4 => \^bus2ip_addr_reg_reg[14]_3\,
      O => \IP2Bus_Data[13]_i_30_n_0\
    );
\IP2Bus_Data[13]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_28_n_0\,
      I1 => \IP2Bus_Data[13]_i_54_n_0\,
      O => \IP2Bus_Data[13]_i_31_n_0\
    );
\IP2Bus_Data[13]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => Bus2IP_RdCE,
      I1 => axi_read_req_r_reg_9,
      I2 => axi_read_req_r_reg_8,
      I3 => axi_read_req_r_reg(3),
      I4 => axi_read_req_r_reg(6),
      I5 => axi_read_req_r_reg_4,
      O => bank15_read(138)
    );
\IP2Bus_Data[13]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F7FFF7"
    )
        port map (
      I0 => bank15_read(193),
      I1 => \IP2Bus_Data[31]_i_7_1\(13),
      I2 => \IP2Bus_Data[13]_i_55_n_0\,
      I3 => bank15_read(192),
      I4 => \IP2Bus_Data[31]_i_7_0\(13),
      O => \IP2Bus_Data[13]_i_33_n_0\
    );
\IP2Bus_Data[13]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => Bus2IP_RdCE,
      I1 => axi_read_req_r_reg_9,
      I2 => axi_read_req_r_reg_8,
      I3 => axi_read_req_r_reg(3),
      I4 => axi_read_req_r_reg(6),
      I5 => \IP2Bus_Data[8]_i_10_0\,
      O => bank15_read(139)
    );
\IP2Bus_Data[13]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF55FF55FF55FD55"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_56_n_0\,
      I1 => \adc3_slice1_irq_en_reg[2]\,
      I2 => axi_RdAck_r_reg_0,
      I3 => \^bus2ip_addr_reg_reg[11]\,
      I4 => \IP2Bus_Data[0]_i_27_0\,
      I5 => adc3_cmn_irq_en_reg,
      O => \IP2Bus_Data[13]_i_35_n_0\
    );
\IP2Bus_Data[13]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => Bus2IP_RdCE,
      I1 => axi_read_req_r_reg(13),
      I2 => axi_read_req_r_reg_0,
      I3 => axi_read_req_r_reg_8,
      I4 => axi_read_req_r_reg_6,
      I5 => axi_read_req_r_reg_5,
      O => bank15_read(140)
    );
\IP2Bus_Data[13]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_5\(1),
      I1 => bank15_read(135),
      I2 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_4\,
      I3 => bank15_read(139),
      I4 => bank15_read(137),
      I5 => bank15_read(138),
      O => \IP2Bus_Data[13]_i_37_n_0\
    );
\IP2Bus_Data[13]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFFFFFFFFF"
    )
        port map (
      I0 => Bus2IP_RdCE,
      I1 => axi_read_req_r_reg(10),
      I2 => axi_read_req_r_reg(11),
      I3 => axi_read_req_r_reg(12),
      I4 => axi_read_req_r_reg(13),
      I5 => axi_read_req_r_reg(9),
      O => \IP2Bus_Data[13]_i_38_n_0\
    );
\IP2Bus_Data[13]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_read_req_r_reg(10),
      I1 => axi_read_req_r_reg(12),
      I2 => axi_read_req_r_reg(11),
      I3 => \axi_read_req_r_i_2__7_n_0\,
      I4 => \IP2Bus_Data[30]_i_14_1\,
      I5 => axi_read_req_r_reg_4,
      O => bank13_read(138)
    );
\IP2Bus_Data[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007F7F007F"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_15_n_0\,
      I1 => \IP2Bus_Data[13]_i_16_n_0\,
      I2 => \IP2Bus_Data_reg[2]_1\,
      I3 => adc1_do_mon(13),
      I4 => \IP2Bus_Data[13]_i_17_n_0\,
      I5 => \IP2Bus_Data_reg[31]\,
      O => \IP2Bus_Data[13]_i_4_n_0\
    );
\IP2Bus_Data[13]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_read_req_r_reg(10),
      I1 => axi_read_req_r_reg(12),
      I2 => axi_read_req_r_reg(11),
      I3 => \axi_read_req_r_i_2__7_n_0\,
      I4 => \IP2Bus_Data[30]_i_14_1\,
      I5 => \IP2Bus_Data[8]_i_10_0\,
      O => bank13_read(139)
    );
\IP2Bus_Data[13]_i_41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F7FFF7"
    )
        port map (
      I0 => bank13_read(193),
      I1 => \IP2Bus_Data[31]_i_7_2\(13),
      I2 => \IP2Bus_Data[13]_i_57_n_0\,
      I3 => bank13_read(192),
      I4 => \IP2Bus_Data[31]_i_7_3\(13),
      O => \IP2Bus_Data[13]_i_41_n_0\
    );
\IP2Bus_Data[13]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000007FFFFFFFF"
    )
        port map (
      I0 => \dac0_fifo_disable_reg[0]\,
      I1 => \^bus2ip_addr_reg_reg[15]\,
      I2 => bank13_read(192),
      I3 => bank13_read(193),
      I4 => \IP2Bus_Data[31]_i_72_n_0\,
      I5 => \IP2Bus_Data[31]_i_73_n_0\,
      O => \IP2Bus_Data[13]_i_42_n_0\
    );
\IP2Bus_Data[13]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => axi_read_req_r_reg(10),
      I1 => axi_read_req_r_reg_10,
      I2 => \axi_read_req_r_i_2__7_n_0\,
      I3 => \IP2Bus_Data[30]_i_14_4\,
      I4 => \IP2Bus_Data[30]_i_14_1\,
      I5 => axi_read_req_r_reg(1),
      O => bank13_read(137)
    );
\IP2Bus_Data[13]_i_44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0F0E0"
    )
        port map (
      I0 => axi_RdAck_r_reg_2,
      I1 => \adc3_slice2_irq_en_reg[2]\,
      I2 => \^bus2ip_addr_reg_reg[15]_0\,
      I3 => axi_RdAck_r_reg_1,
      I4 => \adc3_slice3_irq_en_reg[2]\,
      O => \IP2Bus_Data[13]_i_44_n_0\
    );
\IP2Bus_Data[13]_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF07F7"
    )
        port map (
      I0 => bank11_read(193),
      I1 => \IP2Bus_Data[31]_i_5_1\(13),
      I2 => bank11_read(192),
      I3 => \IP2Bus_Data[31]_i_5_0\(13),
      I4 => \IP2Bus_Data[13]_i_58_n_0\,
      O => \IP2Bus_Data[13]_i_45_n_0\
    );
\IP2Bus_Data[13]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => bank9_read(140),
      I1 => bank9_read(139),
      O => \IP2Bus_Data[13]_i_46_n_0\
    );
\IP2Bus_Data[13]_i_47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => bank9_read(138),
      I1 => \IP2Bus_Data[15]_i_16_0\(13),
      I2 => bank9_read(139),
      O => \IP2Bus_Data[13]_i_47_n_0\
    );
\IP2Bus_Data[13]_i_49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => bank9_read(140),
      I1 => bank9_read(192),
      I2 => bank9_read(193),
      O => \IP2Bus_Data[13]_i_49_n_0\
    );
\IP2Bus_Data[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7FFF0FFF0F"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_18_n_0\,
      I1 => \IP2Bus_Data[31]_i_16_n_0\,
      I2 => \IP2Bus_Data_reg[2]\,
      I3 => \IP2Bus_Data_reg[0]_1\,
      I4 => \IP2Bus_Data[13]_i_19_n_0\,
      I5 => \IP2Bus_Data_reg[31]\,
      O => \IP2Bus_Data[13]_i_5_n_0\
    );
\IP2Bus_Data[13]_i_50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF07F7"
    )
        port map (
      I0 => bank3_read(193),
      I1 => \IP2Bus_Data[31]_i_3_1\(13),
      I2 => bank3_read(192),
      I3 => \IP2Bus_Data[31]_i_3_0\(13),
      I4 => \IP2Bus_Data[2]_i_45_n_0\,
      O => \IP2Bus_Data[13]_i_50_n_0\
    );
\IP2Bus_Data[13]_i_51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \dac0_fifo_disable_reg[0]\,
      I1 => \^bus2ip_addr_reg_reg[14]_3\,
      I2 => bank1_read(139),
      O => \IP2Bus_Data[13]_i_51_n_0\
    );
\IP2Bus_Data[13]_i_52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => bank1_read(138),
      I1 => \IP2Bus_Data[15]_i_40_1\(13),
      I2 => bank1_read(139),
      O => \IP2Bus_Data[13]_i_52_n_0\
    );
\IP2Bus_Data[13]_i_54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FE00"
    )
        port map (
      I0 => \adc3_slice3_irq_en_reg[2]\,
      I1 => axi_RdAck_r_reg_1,
      I2 => \adc3_slice2_irq_en_reg[2]\,
      I3 => \^bus2ip_addr_reg_reg[11]\,
      I4 => axi_RdAck_r_reg_2,
      O => \IP2Bus_Data[13]_i_54_n_0\
    );
\IP2Bus_Data[13]_i_55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \dac0_fifo_disable_reg[0]\,
      I1 => \adc3_cmn_en_reg[0]\,
      I2 => \^bus2ip_addr_reg_reg[11]\,
      O => \IP2Bus_Data[13]_i_55_n_0\
    );
\IP2Bus_Data[13]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[8]_i_10_0\,
      I1 => axi_read_req_r_reg_4,
      I2 => axi_read_req_r_reg_7,
      I3 => axi_read_req_r_reg_8,
      I4 => axi_read_req_r_reg_9,
      I5 => Bus2IP_RdCE,
      O => \IP2Bus_Data[13]_i_56_n_0\
    );
\IP2Bus_Data[13]_i_57\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \dac0_fifo_disable_reg[0]\,
      I1 => \^bus2ip_addr_reg_reg[15]\,
      I2 => bank13_read(139),
      O => \IP2Bus_Data[13]_i_57_n_0\
    );
\IP2Bus_Data[13]_i_58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \dac0_fifo_disable_reg[0]\,
      I1 => \^bus2ip_addr_reg_reg[15]_0\,
      I2 => bank11_read(139),
      O => \IP2Bus_Data[13]_i_58_n_0\
    );
\IP2Bus_Data[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00510000"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_20_n_0\,
      I1 => bank9_read(138),
      I2 => STATUS_COMMON(13),
      I3 => \IP2Bus_Data[7]_i_4_n_0\,
      I4 => \IP2Bus_Data[13]_i_22_n_0\,
      I5 => \IP2Bus_Data[13]_i_23_n_0\,
      O => \IP2Bus_Data[13]_i_6_n_0\
    );
\IP2Bus_Data[13]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_8_n_0\,
      I1 => bank0_read(8),
      I2 => bank0_read(2),
      I3 => \IP2Bus_Data[15]_i_2_0\(13),
      O => \IP2Bus_Data[13]_i_7_n_0\
    );
\IP2Bus_Data[13]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[0]_0\,
      I1 => \^bus2ip_addr_reg_reg[16]\,
      I2 => dac0_do_mon(13),
      I3 => \IP2Bus_Data_reg[0]_2\,
      O => \IP2Bus_Data[13]_i_8_n_0\
    );
\IP2Bus_Data[13]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEEEAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[0]_2\,
      I1 => \IP2Bus_Data[15]_i_36_n_0\,
      I2 => axi_RdAck_r_i_8_n_0,
      I3 => \adc3_slice3_irq_en_reg[2]\,
      I4 => \IP2Bus_Data[13]_i_24_n_0\,
      I5 => \IP2Bus_Data[13]_i_25_n_0\,
      O => \IP2Bus_Data[13]_i_9_n_0\
    );
\IP2Bus_Data[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBFBBBBAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[14]_i_2_n_0\,
      I1 => \IP2Bus_Data[14]_i_3_n_0\,
      I2 => \IP2Bus_Data[14]_i_4_n_0\,
      I3 => \IP2Bus_Data[14]_i_5_n_0\,
      I4 => \IP2Bus_Data[14]_i_6_n_0\,
      I5 => \IP2Bus_Data_reg[5]\,
      O => \bus2ip_addr_reg_reg[13]\(14)
    );
\IP2Bus_Data[14]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AAA8A888888888"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_36_n_0\,
      I1 => \IP2Bus_Data[14]_i_27_n_0\,
      I2 => \IP2Bus_Data[14]_i_28_n_0\,
      I3 => \IP2Bus_Data[14]_i_29_n_0\,
      I4 => \IP2Bus_Data[14]_i_30_n_0\,
      I5 => \IP2Bus_Data[15]_i_32_n_0\,
      O => \IP2Bus_Data[14]_i_11_n_0\
    );
\IP2Bus_Data[14]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0F1DFF1D"
    )
        port map (
      I0 => \IP2Bus_Data[14]_i_31_n_0\,
      I1 => bank9_read(131),
      I2 => \IP2Bus_Data[15]_i_3_0\(2),
      I3 => \^bus2ip_addr_reg_reg[16]_3\,
      I4 => adc00_irq_sync(1),
      I5 => \IP2Bus_Data[15]_i_41_n_0\,
      O => \IP2Bus_Data[14]_i_12_n_0\
    );
\IP2Bus_Data[14]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7444777744444444"
    )
        port map (
      I0 => \IP2Bus_Data[14]_i_32_n_0\,
      I1 => \IP2Bus_Data[15]_i_46_n_0\,
      I2 => \IP2Bus_Data[15]_i_16_1\(2),
      I3 => adc02_irq_sync(1),
      I4 => \^bus2ip_addr_reg_reg[16]_4\,
      I5 => \IP2Bus_Data[14]_i_33_n_0\,
      O => \IP2Bus_Data[14]_i_13_n_0\
    );
\IP2Bus_Data[14]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDDDFFFDFFFDFFF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_25_n_0\,
      I1 => bank9_read(140),
      I2 => \IP2Bus_Data[31]_i_8_0\(14),
      I3 => bank9_read(192),
      I4 => \IP2Bus_Data[31]_i_8_1\(14),
      I5 => bank9_read(193),
      O => \IP2Bus_Data[14]_i_14_n_0\
    );
\IP2Bus_Data[14]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4444444"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[16]_6\,
      I1 => dac1_do_mon(13),
      I2 => \^bus2ip_addr_reg_reg[16]_1\,
      I3 => adc0_do_mon(14),
      I4 => \IP2Bus_Data_reg[5]_1\,
      O => \IP2Bus_Data[14]_i_15_n_0\
    );
\IP2Bus_Data[14]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110101055555555"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_20_n_0\,
      I1 => \IP2Bus_Data[15]_i_50_n_0\,
      I2 => \IP2Bus_Data[14]_i_34_n_0\,
      I3 => \IP2Bus_Data[31]_i_53_n_0\,
      I4 => \IP2Bus_Data[14]_i_35_n_0\,
      I5 => \IP2Bus_Data[14]_i_36_n_0\,
      O => \IP2Bus_Data[14]_i_16_n_0\
    );
\IP2Bus_Data[14]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFBFBFAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_25_n_0\,
      I1 => bank11_read(133),
      I2 => \IP2Bus_Data[15]_i_5_1\(2),
      I3 => adc11_irq_sync(1),
      I4 => \^bus2ip_addr_reg_reg[2]_3\,
      I5 => \IP2Bus_Data[31]_i_45_n_0\,
      O => \IP2Bus_Data[14]_i_17_n_0\
    );
\IP2Bus_Data[14]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022202220220000"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_16_n_0\,
      I1 => \IP2Bus_Data[31]_i_44_n_0\,
      I2 => adc10_irq_sync(1),
      I3 => \^bus2ip_addr_reg_reg[14]_4\,
      I4 => \IP2Bus_Data[15]_i_5_0\(2),
      I5 => \IP2Bus_Data[31]_i_45_n_0\,
      O => \IP2Bus_Data[14]_i_18_n_0\
    );
\IP2Bus_Data[14]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA2A2AAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[14]_i_37_n_0\,
      I1 => bank11_read(193),
      I2 => \IP2Bus_Data[31]_i_5_1\(14),
      I3 => \IP2Bus_Data[31]_i_5_0\(14),
      I4 => bank11_read(192),
      I5 => \IP2Bus_Data[30]_i_14_n_0\,
      O => \IP2Bus_Data[14]_i_19_n_0\
    );
\IP2Bus_Data[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB8B8"
    )
        port map (
      I0 => \IP2Bus_Data[14]_i_7_n_0\,
      I1 => \IP2Bus_Data_reg[0]\,
      I2 => \IP2Bus_Data[14]_i_8_n_0\,
      I3 => \IP2Bus_Data[14]_i_9_n_0\,
      I4 => \IP2Bus_Data_reg[0]_2\,
      I5 => \IP2Bus_Data[14]_i_11_n_0\,
      O => \IP2Bus_Data[14]_i_2_n_0\
    );
\IP2Bus_Data[14]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAFBFFFBFAFBFAA"
    )
        port map (
      I0 => \IP2Bus_Data[14]_i_38_n_0\,
      I1 => adc30_irq_sync(1),
      I2 => \IP2Bus_Data[15]_i_26_0\(2),
      I3 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_3\,
      I4 => bank15_read(131),
      I5 => \IP2Bus_Data[14]_i_40_n_0\,
      O => \IP2Bus_Data[14]_i_20_n_0\
    );
\IP2Bus_Data[14]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20AA2020AAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_57_n_0\,
      I1 => \IP2Bus_Data[14]_i_41_n_0\,
      I2 => \IP2Bus_Data[14]_i_42_n_0\,
      I3 => \IP2Bus_Data[14]_i_43_n_0\,
      I4 => \IP2Bus_Data[31]_i_56_n_0\,
      I5 => \IP2Bus_Data[14]_i_44_n_0\,
      O => \IP2Bus_Data[14]_i_21_n_0\
    );
\IP2Bus_Data[14]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_70_n_0\,
      I1 => adc2_do_mon(14),
      I2 => \IP2Bus_Data[15]_i_6_0\,
      I3 => adc3_do_mon(14),
      O => \IP2Bus_Data[14]_i_22_n_0\
    );
\IP2Bus_Data[14]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000C840C840"
    )
        port map (
      I0 => bank1_read(135),
      I1 => \IP2Bus_Data[15]_i_85_n_0\,
      I2 => \IP2Bus_Data[14]_i_8_0\,
      I3 => \IP2Bus_Data[15]_i_11_1\(0),
      I4 => dac02_irq_sync(0),
      I5 => bank1_read(134),
      O => \IP2Bus_Data[14]_i_23_n_0\
    );
\IP2Bus_Data[14]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100010001000"
    )
        port map (
      I0 => \IP2Bus_Data[8]_i_24_n_0\,
      I1 => bank1_read(140),
      I2 => \IP2Bus_Data[31]_i_3_2\(14),
      I3 => bank1_read(192),
      I4 => \IP2Bus_Data[31]_i_3_3\(14),
      I5 => bank1_read(193),
      O => \IP2Bus_Data[14]_i_24_n_0\
    );
\IP2Bus_Data[14]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABFBFFFFABFB"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_37_n_0\,
      I1 => \IP2Bus_Data[14]_i_47_n_0\,
      I2 => bank1_read(138),
      I3 => \IP2Bus_Data[15]_i_40_0\(14),
      I4 => bank1_read(137),
      I5 => \IP2Bus_Data[15]_i_40_2\(0),
      O => \IP2Bus_Data[14]_i_25_n_0\
    );
\IP2Bus_Data[14]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF753075FF"
    )
        port map (
      I0 => \IP2Bus_Data[14]_i_48_n_0\,
      I1 => dac00_irq_sync(0),
      I2 => bank1_read(130),
      I3 => \IP2Bus_Data[13]_i_30_n_0\,
      I4 => \IP2Bus_Data[0]_i_27_1\(0),
      I5 => \IP2Bus_Data[13]_i_28_n_0\,
      O => \IP2Bus_Data[14]_i_26_n_0\
    );
\IP2Bus_Data[14]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CF008A8A"
    )
        port map (
      I0 => \IP2Bus_Data[14]_i_49_n_0\,
      I1 => dac10_irq_sync(0),
      I2 => bank3_read(130),
      I3 => \IP2Bus_Data[15]_i_10_0\(0),
      I4 => \IP2Bus_Data[24]_i_17_n_0\,
      I5 => \IP2Bus_Data[15]_i_80_n_0\,
      O => \IP2Bus_Data[14]_i_27_n_0\
    );
\IP2Bus_Data[14]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E222FFFFE222E222"
    )
        port map (
      I0 => \IP2Bus_Data[14]_i_50_n_0\,
      I1 => bank3_read(134),
      I2 => dac12_irq_sync(0),
      I3 => \IP2Bus_Data[15]_i_34_0\(0),
      I4 => \IP2Bus_Data[14]_i_51_n_0\,
      I5 => \IP2Bus_Data[31]_i_40_n_0\,
      O => \IP2Bus_Data[14]_i_28_n_0\
    );
\IP2Bus_Data[14]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4744477747774777"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_10_1\(0),
      I1 => bank3_read(137),
      I2 => \IP2Bus_Data[15]_i_33_0\(14),
      I3 => bank3_read(138),
      I4 => \IP2Bus_Data[15]_i_33_1\(14),
      I5 => bank3_read(139),
      O => \IP2Bus_Data[14]_i_29_n_0\
    );
\IP2Bus_Data[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF8A88"
    )
        port map (
      I0 => \IP2Bus_Data[14]_i_12_n_0\,
      I1 => \IP2Bus_Data[15]_i_14_n_0\,
      I2 => \IP2Bus_Data[14]_i_13_n_0\,
      I3 => \IP2Bus_Data[14]_i_14_n_0\,
      I4 => \IP2Bus_Data[7]_i_4_n_0\,
      I5 => \IP2Bus_Data[14]_i_15_n_0\,
      O => \IP2Bus_Data[14]_i_3_n_0\
    );
\IP2Bus_Data[14]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => \adc3_slice2_irq_en_reg[2]\,
      I1 => axi_RdAck_r_reg_1,
      I2 => axi_RdAck_r_reg_2,
      I3 => axi_RdAck_r_i_8_n_0,
      O => \IP2Bus_Data[14]_i_30_n_0\
    );
\IP2Bus_Data[14]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_13_0\(2),
      I1 => \^bus2ip_addr_reg_reg[2]_6\,
      I2 => adc01_irq_sync(1),
      O => \IP2Bus_Data[14]_i_31_n_0\
    );
\IP2Bus_Data[14]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4744477747774777"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_3_1\(2),
      I1 => bank9_read(137),
      I2 => STATUS_COMMON(14),
      I3 => bank9_read(138),
      I4 => \IP2Bus_Data[15]_i_16_0\(14),
      I5 => bank9_read(139),
      O => \IP2Bus_Data[14]_i_32_n_0\
    );
\IP2Bus_Data[14]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF404040"
    )
        port map (
      I0 => \IP2Bus_Data[14]_i_52_n_0\,
      I1 => \IP2Bus_Data[15]_i_3_1\(2),
      I2 => adc03_irq_sync(0),
      I3 => bank9_read(135),
      I4 => \IP2Bus_Data[15]_i_16_1\(2),
      I5 => \^bus2ip_addr_reg_reg[16]_4\,
      O => \IP2Bus_Data[14]_i_33_n_0\
    );
\IP2Bus_Data[14]_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[14]_i_53_n_0\,
      I1 => \IP2Bus_Data[15]_i_94_n_0\,
      I2 => \IP2Bus_Data[15]_i_19_1\(2),
      I3 => bank13_read(137),
      I4 => \IP2Bus_Data[14]_i_54_n_0\,
      O => \IP2Bus_Data[14]_i_34_n_0\
    );
\IP2Bus_Data[14]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F808F808F808"
    )
        port map (
      I0 => bank13_read(193),
      I1 => \IP2Bus_Data[31]_i_7_2\(14),
      I2 => bank13_read(192),
      I3 => \IP2Bus_Data[31]_i_7_3\(14),
      I4 => \^bus2ip_addr_reg_reg[15]\,
      I5 => \dac0_fifo_disable_reg[0]\,
      O => \IP2Bus_Data[14]_i_35_n_0\
    );
\IP2Bus_Data[14]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFFFBFFFBFF"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_49_n_0\,
      I1 => \IP2Bus_Data[3]_i_52_n_0\,
      I2 => \IP2Bus_Data[15]_i_91_n_0\,
      I3 => \IP2Bus_Data[14]_i_55_n_0\,
      I4 => adc20_irq_sync(0),
      I5 => \^bus2ip_addr_reg_reg[14]_6\,
      O => \IP2Bus_Data[14]_i_36_n_0\
    );
\IP2Bus_Data[14]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"757F7570757F757F"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_24_2\(2),
      I1 => adc12_irq_sync(1),
      I2 => \^bus2ip_addr_reg_reg[14]_7\,
      I3 => bank11_read(135),
      I4 => \IP2Bus_Data[14]_i_56_n_0\,
      I5 => \IP2Bus_Data[14]_i_57_n_0\,
      O => \IP2Bus_Data[14]_i_37_n_0\
    );
\IP2Bus_Data[14]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_63_n_0\,
      I1 => \IP2Bus_Data[15]_i_62_n_0\,
      I2 => \IP2Bus_Data[15]_i_61_n_0\,
      O => \IP2Bus_Data[14]_i_38_n_0\
    );
\IP2Bus_Data[14]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => Bus2IP_RdCE,
      I1 => axi_read_req_r_reg_9,
      I2 => axi_read_req_r_reg_8,
      I3 => axi_read_req_r_reg(6),
      I4 => axi_read_req_r_reg(3),
      I5 => \IP2Bus_Data[8]_i_10_0\,
      O => bank15_read(131)
    );
\IP2Bus_Data[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0455555504040404"
    )
        port map (
      I0 => \IP2Bus_Data_reg[31]\,
      I1 => \IP2Bus_Data_reg[2]_1\,
      I2 => \IP2Bus_Data[14]_i_16_n_0\,
      I3 => adc1_do_mon(14),
      I4 => \^bus2ip_addr_reg_reg[14]_0\,
      I5 => \IP2Bus_Data_reg[5]_0\,
      O => \IP2Bus_Data[14]_i_4_n_0\
    );
\IP2Bus_Data[14]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5D"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_26_1\(2),
      I1 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_5\(0),
      I2 => adc31_irq_sync(1),
      O => \IP2Bus_Data[14]_i_40_n_0\
    );
\IP2Bus_Data[14]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF47774777"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_27_0\(14),
      I1 => bank15_read(138),
      I2 => \IP2Bus_Data[15]_i_27_1\(14),
      I3 => bank15_read(139),
      I4 => \IP2Bus_Data[15]_i_27_3\(2),
      I5 => bank15_read(137),
      O => \IP2Bus_Data[14]_i_41_n_0\
    );
\IP2Bus_Data[14]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F1F"
    )
        port map (
      I0 => axi_RdAck_r_reg_1,
      I1 => \adc3_slice2_irq_en_reg[2]\,
      I2 => \^bus2ip_addr_reg_reg[11]\,
      I3 => axi_RdAck_r_reg_2,
      O => \IP2Bus_Data[14]_i_42_n_0\
    );
\IP2Bus_Data[14]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF07F707F707F7"
    )
        port map (
      I0 => bank15_read(193),
      I1 => \IP2Bus_Data[31]_i_7_1\(14),
      I2 => bank15_read(192),
      I3 => \IP2Bus_Data[31]_i_7_0\(14),
      I4 => \^bus2ip_addr_reg_reg[11]\,
      I5 => \dac0_fifo_disable_reg[0]\,
      O => \IP2Bus_Data[14]_i_43_n_0\
    );
\IP2Bus_Data[14]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF37F737F7"
    )
        port map (
      I0 => \IP2Bus_Data[14]_i_21_0\,
      I1 => \IP2Bus_Data[15]_i_98_n_0\,
      I2 => bank15_read(135),
      I3 => \IP2Bus_Data[15]_i_27_2\(2),
      I4 => adc32_irq_sync(1),
      I5 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_4\,
      O => \IP2Bus_Data[14]_i_44_n_0\
    );
\IP2Bus_Data[14]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => axi_read_req_r_reg(12),
      I1 => axi_read_req_r_reg(11),
      I2 => axi_read_req_r_reg(10),
      I3 => \axi_read_req_r_i_2__7_n_0\,
      I4 => axi_read_req_r_reg_6,
      I5 => axi_read_req_r_reg_5,
      O => bank1_read(140)
    );
\IP2Bus_Data[14]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => bank1_read(139),
      I1 => \IP2Bus_Data[15]_i_40_1\(14),
      O => \IP2Bus_Data[14]_i_47_n_0\
    );
\IP2Bus_Data[14]_i_48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88C00000"
    )
        port map (
      I0 => dac01_irq_sync(0),
      I1 => \IP2Bus_Data[15]_i_37_0\(0),
      I2 => \adc3_slice1_irq_en_reg[2]\,
      I3 => axi_RdAck_r_reg_0,
      I4 => \^bus2ip_addr_reg_reg[14]_3\,
      O => \IP2Bus_Data[14]_i_48_n_0\
    );
\IP2Bus_Data[14]_i_49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CA000000"
    )
        port map (
      I0 => \adc3_slice1_irq_en_reg[2]\,
      I1 => dac11_irq_sync(0),
      I2 => axi_RdAck_r_reg_0,
      I3 => axi_RdAck_r_i_8_n_0,
      I4 => \IP2Bus_Data[15]_i_35_0\(0),
      O => \IP2Bus_Data[14]_i_49_n_0\
    );
\IP2Bus_Data[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B000B0B0FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[14]_i_17_n_0\,
      I1 => \IP2Bus_Data[14]_i_18_n_0\,
      I2 => \IP2Bus_Data_reg[31]\,
      I3 => \IP2Bus_Data[14]_i_19_n_0\,
      I4 => \IP2Bus_Data[15]_i_25_n_0\,
      I5 => \IP2Bus_Data_reg[2]\,
      O => \IP2Bus_Data[14]_i_5_n_0\
    );
\IP2Bus_Data[14]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8000800F0000000"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_10_1\(0),
      I1 => dac13_irq_sync(0),
      I2 => \adc3_slice2_irq_en_reg[2]\,
      I3 => axi_RdAck_r_i_8_n_0,
      I4 => \IP2Bus_Data[15]_i_34_0\(0),
      I5 => axi_RdAck_r_reg_1,
      O => \IP2Bus_Data[14]_i_50_n_0\
    );
\IP2Bus_Data[14]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF07F707F707F7"
    )
        port map (
      I0 => bank3_read(193),
      I1 => \IP2Bus_Data[31]_i_3_1\(14),
      I2 => bank3_read(192),
      I3 => \IP2Bus_Data[31]_i_3_0\(14),
      I4 => axi_RdAck_r_i_8_n_0,
      I5 => \dac0_fifo_disable_reg[0]\,
      O => \IP2Bus_Data[14]_i_51_n_0\
    );
\IP2Bus_Data[14]_i_52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \adc3_slice2_irq_en_reg[2]\,
      I1 => axi_RdAck_r_reg_1,
      I2 => \^bus2ip_addr_reg_reg[14]_5\,
      O => \IP2Bus_Data[14]_i_52_n_0\
    );
\IP2Bus_Data[14]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F300E222F300C000"
    )
        port map (
      I0 => \IP2Bus_Data[14]_i_34_0\,
      I1 => \^bus2ip_addr_reg_reg[14]_10\,
      I2 => adc22_irq_sync(1),
      I3 => \IP2Bus_Data[15]_i_52_2\(2),
      I4 => bank13_read(135),
      I5 => \^bus2ip_addr_reg_reg[14]_11\,
      O => \IP2Bus_Data[14]_i_53_n_0\
    );
\IP2Bus_Data[14]_i_54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF808"
    )
        port map (
      I0 => bank13_read(139),
      I1 => \IP2Bus_Data[15]_i_52_1\(14),
      I2 => bank13_read(138),
      I3 => \IP2Bus_Data[15]_i_52_0\(14),
      I4 => bank13_read(137),
      O => \IP2Bus_Data[14]_i_54_n_0\
    );
\IP2Bus_Data[14]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABA8A8A8ABA8"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_19_0\(2),
      I1 => bank13_read(131),
      I2 => \^bus2ip_addr_reg_reg[14]_6\,
      I3 => \IP2Bus_Data[15]_i_48_0\(2),
      I4 => \^bus2ip_addr_reg_reg[14]_8\,
      I5 => adc21_irq_sync(1),
      O => \IP2Bus_Data[14]_i_55_n_0\
    );
\IP2Bus_Data[14]_i_56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C0E0E0"
    )
        port map (
      I0 => \adc3_slice3_irq_en_reg[2]\,
      I1 => axi_RdAck_r_reg_1,
      I2 => \^bus2ip_addr_reg_reg[15]_0\,
      I3 => adc13_irq_sync(0),
      I4 => \IP2Bus_Data[15]_i_24_3\(2),
      O => \IP2Bus_Data[14]_i_56_n_0\
    );
\IP2Bus_Data[14]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF8FFF0FFF8"
    )
        port map (
      I0 => bank11_read(139),
      I1 => \IP2Bus_Data[15]_i_24_1\(14),
      I2 => bank11_read(137),
      I3 => \^bus2ip_addr_reg_reg[14]_9\,
      I4 => bank11_read(138),
      I5 => \IP2Bus_Data[15]_i_24_0\(14),
      O => \IP2Bus_Data[14]_i_57_n_0\
    );
\IP2Bus_Data[14]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => Bus2IP_RdCE,
      I1 => axi_read_req_r_reg_9,
      I2 => axi_read_req_r_reg_8,
      I3 => \IP2Bus_Data[30]_i_14_4\,
      I4 => \IP2Bus_Data[30]_i_14_1\,
      I5 => axi_read_req_r_reg(1),
      O => bank15_read(137)
    );
\IP2Bus_Data[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF0DFFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[14]_i_20_n_0\,
      I1 => \IP2Bus_Data[14]_i_21_n_0\,
      I2 => \IP2Bus_Data[15]_i_28_n_0\,
      I3 => \IP2Bus_Data[14]_i_22_n_0\,
      I4 => \IP2Bus_Data[15]_i_30_n_0\,
      I5 => \IP2Bus_Data_reg[0]_1\,
      O => \IP2Bus_Data[14]_i_6_n_0\
    );
\IP2Bus_Data[14]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_8_n_0\,
      I1 => bank0_read(8),
      I2 => bank0_read(2),
      I3 => \IP2Bus_Data[15]_i_2_0\(14),
      O => \IP2Bus_Data[14]_i_7_n_0\
    );
\IP2Bus_Data[14]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88808888AAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_12_n_0\,
      I1 => \IP2Bus_Data[4]_i_13_n_0\,
      I2 => \IP2Bus_Data[14]_i_23_n_0\,
      I3 => \IP2Bus_Data[14]_i_24_n_0\,
      I4 => \IP2Bus_Data[14]_i_25_n_0\,
      I5 => \IP2Bus_Data[14]_i_26_n_0\,
      O => \IP2Bus_Data[14]_i_8_n_0\
    );
\IP2Bus_Data[14]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[0]_0\,
      I1 => \^bus2ip_addr_reg_reg[16]\,
      I2 => dac0_do_mon(14),
      I3 => \IP2Bus_Data_reg[0]_2\,
      O => \IP2Bus_Data[14]_i_9_n_0\
    );
\IP2Bus_Data[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBFBBBBAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_2_n_0\,
      I1 => \IP2Bus_Data[15]_i_3_n_0\,
      I2 => \IP2Bus_Data[15]_i_4_n_0\,
      I3 => \IP2Bus_Data[15]_i_5_n_0\,
      I4 => \IP2Bus_Data[15]_i_6_n_0\,
      I5 => \IP2Bus_Data_reg[5]\,
      O => \bus2ip_addr_reg_reg[13]\(15)
    );
\IP2Bus_Data[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEAEAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[0]_2\,
      I1 => \IP2Bus_Data[15]_i_32_n_0\,
      I2 => \IP2Bus_Data[15]_i_33_n_0\,
      I3 => \IP2Bus_Data[15]_i_34_n_0\,
      I4 => \IP2Bus_Data[15]_i_35_n_0\,
      I5 => \IP2Bus_Data[15]_i_36_n_0\,
      O => \IP2Bus_Data[15]_i_10_n_0\
    );
\IP2Bus_Data[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002AAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_37_n_0\,
      I1 => \IP2Bus_Data[15]_i_38_n_0\,
      I2 => \IP2Bus_Data[30]_i_19_n_0\,
      I3 => \IP2Bus_Data[15]_i_39_n_0\,
      I4 => \IP2Bus_Data[15]_i_40_n_0\,
      I5 => \IP2Bus_Data[4]_i_13_n_0\,
      O => \IP2Bus_Data[15]_i_11_n_0\
    );
\IP2Bus_Data[15]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_31_n_0\,
      I1 => axi_read_req_r_reg(9),
      I2 => axi_read_req_r_reg(13),
      I3 => axi_read_req_r_reg(11),
      I4 => axi_read_req_r_reg(10),
      I5 => axi_read_req_r_reg(12),
      O => \IP2Bus_Data[15]_i_12_n_0\
    );
\IP2Bus_Data[15]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEFAFEFFFEFFFE"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_41_n_0\,
      I1 => \IP2Bus_Data[15]_i_42_n_0\,
      I2 => \^bus2ip_addr_reg_reg[16]_3\,
      I3 => bank9_read(131),
      I4 => adc00_irq_sync(2),
      I5 => \IP2Bus_Data[15]_i_3_0\(3),
      O => \IP2Bus_Data[15]_i_13_n_0\
    );
\IP2Bus_Data[15]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002FFFF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_25_n_0\,
      I1 => bank9_read(140),
      I2 => bank9_read(192),
      I3 => bank9_read(193),
      I4 => \IP2Bus_Data[31]_i_29_n_0\,
      O => \IP2Bus_Data[15]_i_14_n_0\
    );
\IP2Bus_Data[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022200020002000"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_25_n_0\,
      I1 => bank9_read(140),
      I2 => \IP2Bus_Data[31]_i_8_0\(15),
      I3 => bank9_read(192),
      I4 => \IP2Bus_Data[31]_i_8_1\(15),
      I5 => bank9_read(193),
      O => \IP2Bus_Data[15]_i_15_n_0\
    );
\IP2Bus_Data[15]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAEAAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_44_n_0\,
      I1 => \IP2Bus_Data[15]_i_45_n_0\,
      I2 => \IP2Bus_Data[15]_i_46_n_0\,
      I3 => \IP2Bus_Data[15]_i_3_1\(3),
      I4 => bank9_read(137),
      I5 => \IP2Bus_Data[15]_i_47_n_0\,
      O => \IP2Bus_Data[15]_i_16_n_0\
    );
\IP2Bus_Data[15]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4444444"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[16]_6\,
      I1 => dac1_do_mon(14),
      I2 => \^bus2ip_addr_reg_reg[16]_1\,
      I3 => adc0_do_mon(15),
      I4 => \IP2Bus_Data_reg[5]_1\,
      O => \IP2Bus_Data[15]_i_17_n_0\
    );
\IP2Bus_Data[15]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0E0EEE0EEEE"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_48_n_0\,
      I1 => \IP2Bus_Data[15]_i_49_n_0\,
      I2 => \IP2Bus_Data[15]_i_50_n_0\,
      I3 => \IP2Bus_Data[15]_i_51_n_0\,
      I4 => \IP2Bus_Data[31]_i_53_n_0\,
      I5 => \IP2Bus_Data[15]_i_52_n_0\,
      O => \IP2Bus_Data[15]_i_19_n_0\
    );
\IP2Bus_Data[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B88BBBB8B888B88"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_8_n_0\,
      I1 => \IP2Bus_Data_reg[0]\,
      I2 => \IP2Bus_Data[15]_i_9_n_0\,
      I3 => \IP2Bus_Data[15]_i_10_n_0\,
      I4 => \IP2Bus_Data[15]_i_11_n_0\,
      I5 => \IP2Bus_Data[15]_i_12_n_0\,
      O => \IP2Bus_Data[15]_i_2_n_0\
    );
\IP2Bus_Data[15]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000888"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[15]\,
      I1 => axi_read_req_r_reg_1,
      I2 => axi_read_req_r_reg(0),
      I3 => axi_read_req_r_reg(1),
      I4 => axi_read_req_r_reg(3),
      I5 => axi_read_req_r_reg(6),
      O => \IP2Bus_Data[15]_i_20_n_0\
    );
\IP2Bus_Data[15]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8FFFFFFF"
    )
        port map (
      I0 => adc1_do_mon(15),
      I1 => Bus2IP_RdCE,
      I2 => \IP2Bus_Data[4]_i_6_0\,
      I3 => axi_read_req_r_reg(12),
      I4 => axi_read_req_r_reg(11),
      I5 => axi_read_req_r_reg(10),
      O => \IP2Bus_Data[15]_i_21_n_0\
    );
\IP2Bus_Data[15]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F5F7FFF0F0F0F0"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_5_1\(3),
      I1 => adc11_irq_sync(2),
      I2 => \IP2Bus_Data[3]_i_25_n_0\,
      I3 => \^bus2ip_addr_reg_reg[2]_3\,
      I4 => bank11_read(133),
      I5 => \IP2Bus_Data[31]_i_45_n_0\,
      O => \IP2Bus_Data[15]_i_22_n_0\
    );
\IP2Bus_Data[15]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E000E0E00000000"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_45_n_0\,
      I1 => \IP2Bus_Data[15]_i_5_0\(3),
      I2 => \IP2Bus_Data[31]_i_44_n_0\,
      I3 => adc10_irq_sync(2),
      I4 => \^bus2ip_addr_reg_reg[14]_4\,
      I5 => \IP2Bus_Data[31]_i_16_n_0\,
      O => \IP2Bus_Data[15]_i_23_n_0\
    );
\IP2Bus_Data[15]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07770000"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_55_n_0\,
      I1 => \IP2Bus_Data[15]_i_56_n_0\,
      I2 => \IP2Bus_Data[30]_i_14_n_0\,
      I3 => \IP2Bus_Data[15]_i_57_n_0\,
      I4 => \IP2Bus_Data[15]_i_58_n_0\,
      O => \IP2Bus_Data[15]_i_24_n_0\
    );
\IP2Bus_Data[15]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000A200000000"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_16_n_0\,
      I1 => \IP2Bus_Data[31]_i_18_n_0\,
      I2 => \IP2Bus_Data[15]_i_59_n_0\,
      I3 => \IP2Bus_Data[3]_i_25_n_0\,
      I4 => \IP2Bus_Data[31]_i_44_n_0\,
      I5 => \IP2Bus_Data[15]_i_60_n_0\,
      O => \IP2Bus_Data[15]_i_25_n_0\
    );
\IP2Bus_Data[15]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF7F"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_61_n_0\,
      I1 => \IP2Bus_Data[15]_i_62_n_0\,
      I2 => \IP2Bus_Data[15]_i_63_n_0\,
      I3 => \IP2Bus_Data[15]_i_64_n_0\,
      I4 => \IP2Bus_Data[15]_i_65_n_0\,
      O => \IP2Bus_Data[15]_i_26_n_0\
    );
\IP2Bus_Data[15]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA20AA2020"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_13_n_0\,
      I1 => \IP2Bus_Data[15]_i_66_n_0\,
      I2 => \IP2Bus_Data[15]_i_67_n_0\,
      I3 => \IP2Bus_Data[15]_i_68_n_0\,
      I4 => \IP2Bus_Data[31]_i_56_n_0\,
      I5 => \IP2Bus_Data[15]_i_69_n_0\,
      O => \IP2Bus_Data[15]_i_27_n_0\
    );
\IP2Bus_Data[15]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF0E0"
    )
        port map (
      I0 => adc3_restart_reg,
      I1 => adc3_reset_reg,
      I2 => \^bus2ip_addr_reg_reg[11]\,
      I3 => \adc3_start_stage_reg[0]\,
      I4 => \IP2Bus_Data_reg[2]_0\,
      O => \IP2Bus_Data[15]_i_28_n_0\
    );
\IP2Bus_Data[15]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_70_n_0\,
      I1 => adc2_do_mon(15),
      I2 => \IP2Bus_Data[15]_i_6_0\,
      I3 => adc3_do_mon(15),
      O => \IP2Bus_Data[15]_i_29_n_0\
    );
\IP2Bus_Data[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF888A"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_13_n_0\,
      I1 => \IP2Bus_Data[15]_i_14_n_0\,
      I2 => \IP2Bus_Data[15]_i_15_n_0\,
      I3 => \IP2Bus_Data[15]_i_16_n_0\,
      I4 => \IP2Bus_Data[7]_i_4_n_0\,
      I5 => \IP2Bus_Data[15]_i_17_n_0\,
      O => \IP2Bus_Data[15]_i_3_n_0\
    );
\IP2Bus_Data[15]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7FFEFFFF7FFEFF"
    )
        port map (
      I0 => axi_read_req_r_reg(11),
      I1 => axi_read_req_r_reg(10),
      I2 => axi_read_req_r_reg(12),
      I3 => axi_read_req_r_reg(13),
      I4 => axi_read_req_r_reg(9),
      I5 => Bus2IP_RdCE,
      O => \IP2Bus_Data[15]_i_30_n_0\
    );
\IP2Bus_Data[15]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \axi_read_req_r_i_2__1_n_0\,
      I1 => axi_read_req_r_reg_1,
      I2 => axi_read_req_r_reg(6),
      I3 => axi_read_req_r_reg(3),
      I4 => axi_read_req_r_reg(1),
      I5 => axi_read_req_r_reg(0),
      O => bank0_read(8)
    );
\IP2Bus_Data[15]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA80AAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[24]_i_7_n_0\,
      I1 => \dac0_fifo_disable_reg[0]\,
      I2 => axi_RdAck_r_i_8_n_0,
      I3 => bank3_read(192),
      I4 => bank3_read(193),
      I5 => \IP2Bus_Data[31]_i_40_n_0\,
      O => \IP2Bus_Data[15]_i_32_n_0\
    );
\IP2Bus_Data[15]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEFFAEFFAEFFBFFF"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_72_n_0\,
      I1 => bank3_read(137),
      I2 => \IP2Bus_Data[15]_i_10_1\(1),
      I3 => \IP2Bus_Data[14]_i_30_n_0\,
      I4 => bank3_read(139),
      I5 => bank3_read(138),
      O => \IP2Bus_Data[15]_i_33_n_0\
    );
\IP2Bus_Data[15]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAFFFFEAAAEAAA"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_76_n_0\,
      I1 => bank3_read(134),
      I2 => dac12_irq_sync(1),
      I3 => \IP2Bus_Data[15]_i_34_0\(1),
      I4 => \IP2Bus_Data[15]_i_78_n_0\,
      I5 => \IP2Bus_Data[31]_i_40_n_0\,
      O => \IP2Bus_Data[15]_i_34_n_0\
    );
\IP2Bus_Data[15]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3232023202020202"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_79_n_0\,
      I1 => \IP2Bus_Data[15]_i_80_n_0\,
      I2 => \IP2Bus_Data[24]_i_17_n_0\,
      I3 => bank3_read(130),
      I4 => dac10_irq_sync(1),
      I5 => \IP2Bus_Data[15]_i_10_0\(1),
      O => \IP2Bus_Data[15]_i_35_n_0\
    );
\IP2Bus_Data[15]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => axi_read_req_r_reg(12),
      I1 => axi_read_req_r_reg(10),
      I2 => axi_read_req_r_reg(11),
      I3 => axi_read_req_r_reg(9),
      I4 => axi_read_req_r_reg(13),
      I5 => \IP2Bus_Data[3]_i_31_n_0\,
      O => \IP2Bus_Data[15]_i_36_n_0\
    );
\IP2Bus_Data[15]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF555533F3"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_82_n_0\,
      I1 => \IP2Bus_Data[0]_i_27_1\(1),
      I2 => bank1_read(130),
      I3 => dac00_irq_sync(1),
      I4 => \IP2Bus_Data[13]_i_30_n_0\,
      I5 => \IP2Bus_Data[13]_i_28_n_0\,
      O => \IP2Bus_Data[15]_i_37_n_0\
    );
\IP2Bus_Data[15]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F808F808F808"
    )
        port map (
      I0 => bank1_read(193),
      I1 => \IP2Bus_Data[31]_i_3_3\(15),
      I2 => bank1_read(192),
      I3 => \IP2Bus_Data[31]_i_3_2\(15),
      I4 => \^bus2ip_addr_reg_reg[14]_3\,
      I5 => \dac0_fifo_disable_reg[0]\,
      O => \IP2Bus_Data[15]_i_38_n_0\
    );
\IP2Bus_Data[15]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000C840C840"
    )
        port map (
      I0 => bank1_read(135),
      I1 => \IP2Bus_Data[15]_i_85_n_0\,
      I2 => \IP2Bus_Data[15]_i_11_0\,
      I3 => \IP2Bus_Data[15]_i_11_1\(1),
      I4 => dac02_irq_sync(1),
      I5 => bank1_read(134),
      O => \IP2Bus_Data[15]_i_39_n_0\
    );
\IP2Bus_Data[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44405555"
    )
        port map (
      I0 => \IP2Bus_Data_reg[31]\,
      I1 => \IP2Bus_Data_reg[2]_1\,
      I2 => \IP2Bus_Data[15]_i_19_n_0\,
      I3 => \IP2Bus_Data[15]_i_20_n_0\,
      I4 => \IP2Bus_Data[15]_i_21_n_0\,
      O => \IP2Bus_Data[15]_i_4_n_0\
    );
\IP2Bus_Data[15]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055555540"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_37_n_0\,
      I1 => \adc3_slice3_irq_en_reg[2]\,
      I2 => \^bus2ip_addr_reg_reg[14]_3\,
      I3 => bank1_read(138),
      I4 => bank1_read(139),
      I5 => \IP2Bus_Data[15]_i_88_n_0\,
      O => \IP2Bus_Data[15]_i_40_n_0\
    );
\IP2Bus_Data[15]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_63_n_0\,
      I1 => \IP2Bus_Data[31]_i_61_n_0\,
      I2 => \IP2Bus_Data[31]_i_62_n_0\,
      O => \IP2Bus_Data[15]_i_41_n_0\
    );
\IP2Bus_Data[15]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5D"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_13_0\(3),
      I1 => \^bus2ip_addr_reg_reg[2]_6\,
      I2 => adc01_irq_sync(2),
      O => \IP2Bus_Data[15]_i_42_n_0\
    );
\IP2Bus_Data[15]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[14]_5\,
      I1 => \adc3_slice0_irq_en_reg[2]\,
      O => bank9_read(131)
    );
\IP2Bus_Data[15]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F300E222F300C000"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_16_2\,
      I1 => \^bus2ip_addr_reg_reg[16]_4\,
      I2 => adc02_irq_sync(2),
      I3 => \IP2Bus_Data[15]_i_16_1\(3),
      I4 => bank9_read(135),
      I5 => \^bus2ip_addr_reg_reg[16]_5\,
      O => \IP2Bus_Data[15]_i_44_n_0\
    );
\IP2Bus_Data[15]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8800000080000000"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[14]_5\,
      I1 => axi_read_req_r_reg_1,
      I2 => axi_read_req_r_reg(0),
      I3 => axi_read_req_r_reg(6),
      I4 => axi_read_req_r_reg(3),
      I5 => axi_read_req_r_reg(1),
      O => \IP2Bus_Data[15]_i_45_n_0\
    );
\IP2Bus_Data[15]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3337"
    )
        port map (
      I0 => \adc3_slice2_irq_en_reg[2]\,
      I1 => \^bus2ip_addr_reg_reg[14]_5\,
      I2 => axi_RdAck_r_reg_2,
      I3 => axi_RdAck_r_reg_1,
      O => \IP2Bus_Data[15]_i_46_n_0\
    );
\IP2Bus_Data[15]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF808F808F808"
    )
        port map (
      I0 => bank9_read(139),
      I1 => \IP2Bus_Data[15]_i_16_0\(15),
      I2 => bank9_read(138),
      I3 => STATUS_COMMON(15),
      I4 => \^bus2ip_addr_reg_reg[14]_5\,
      I5 => \adc3_slice3_irq_en_reg[2]\,
      O => \IP2Bus_Data[15]_i_47_n_0\
    );
\IP2Bus_Data[15]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77775FFF77775000"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_19_0\(3),
      I1 => adc20_irq_sync(1),
      I2 => \adc3_slice0_irq_en_reg[2]\,
      I3 => \^bus2ip_addr_reg_reg[15]\,
      I4 => \^bus2ip_addr_reg_reg[14]_6\,
      I5 => \IP2Bus_Data[15]_i_90_n_0\,
      O => \IP2Bus_Data[15]_i_48_n_0\
    );
\IP2Bus_Data[15]_i_49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_91_n_0\,
      I1 => \IP2Bus_Data[3]_i_52_n_0\,
      I2 => \IP2Bus_Data[3]_i_49_n_0\,
      O => \IP2Bus_Data[15]_i_49_n_0\
    );
\IP2Bus_Data[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B000B0B0FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_22_n_0\,
      I1 => \IP2Bus_Data[15]_i_23_n_0\,
      I2 => \IP2Bus_Data_reg[31]\,
      I3 => \IP2Bus_Data[15]_i_24_n_0\,
      I4 => \IP2Bus_Data[15]_i_25_n_0\,
      I5 => \IP2Bus_Data_reg[2]\,
      O => \IP2Bus_Data[15]_i_5_n_0\
    );
\IP2Bus_Data[15]_i_50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAABA"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_49_n_0\,
      I1 => \IP2Bus_Data[31]_i_72_n_0\,
      I2 => \IP2Bus_Data[31]_i_73_n_0\,
      I3 => \IP2Bus_Data[15]_i_92_n_0\,
      I4 => \IP2Bus_Data[31]_i_71_n_0\,
      O => \IP2Bus_Data[15]_i_50_n_0\
    );
\IP2Bus_Data[15]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF07F707F707F7"
    )
        port map (
      I0 => bank13_read(193),
      I1 => \IP2Bus_Data[31]_i_7_2\(15),
      I2 => bank13_read(192),
      I3 => \IP2Bus_Data[31]_i_7_3\(15),
      I4 => \^bus2ip_addr_reg_reg[15]\,
      I5 => \dac0_fifo_disable_reg[0]\,
      O => \IP2Bus_Data[15]_i_51_n_0\
    );
\IP2Bus_Data[15]_i_52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_93_n_0\,
      I1 => \IP2Bus_Data[15]_i_94_n_0\,
      I2 => \IP2Bus_Data[15]_i_19_1\(3),
      I3 => bank13_read(137),
      I4 => \IP2Bus_Data[15]_i_95_n_0\,
      O => \IP2Bus_Data[15]_i_52_n_0\
    );
\IP2Bus_Data[15]_i_54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[15]_0\,
      I1 => \adc3_slice1_irq_en_reg[2]\,
      O => bank11_read(133)
    );
\IP2Bus_Data[15]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_24_3\(3),
      I1 => bank11_read(137),
      I2 => \IP2Bus_Data[15]_i_24_0\(15),
      I3 => bank11_read(138),
      I4 => \IP2Bus_Data[15]_i_24_1\(15),
      I5 => bank11_read(139),
      O => \IP2Bus_Data[15]_i_55_n_0\
    );
\IP2Bus_Data[15]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3337"
    )
        port map (
      I0 => axi_RdAck_r_reg_1,
      I1 => \^bus2ip_addr_reg_reg[15]_0\,
      I2 => axi_RdAck_r_reg_2,
      I3 => \adc3_slice2_irq_en_reg[2]\,
      O => \IP2Bus_Data[15]_i_56_n_0\
    );
\IP2Bus_Data[15]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_5_0\(15),
      I1 => bank11_read(192),
      I2 => bank11_read(193),
      I3 => \IP2Bus_Data[31]_i_5_1\(15),
      O => \IP2Bus_Data[15]_i_57_n_0\
    );
\IP2Bus_Data[15]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CFF0CFF2EEE3FFF"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_24_4\,
      I1 => \^bus2ip_addr_reg_reg[14]_7\,
      I2 => adc12_irq_sync(2),
      I3 => \IP2Bus_Data[15]_i_24_2\(3),
      I4 => \^bus2ip_addr_reg_reg[14]_9\,
      I5 => bank11_read(135),
      O => \IP2Bus_Data[15]_i_58_n_0\
    );
\IP2Bus_Data[15]_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \dac0_fifo_disable_reg[0]\,
      I1 => \^bus2ip_addr_reg_reg[15]_0\,
      I2 => bank11_read(192),
      I3 => bank11_read(193),
      O => \IP2Bus_Data[15]_i_59_n_0\
    );
\IP2Bus_Data[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF0DFFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_26_n_0\,
      I1 => \IP2Bus_Data[15]_i_27_n_0\,
      I2 => \IP2Bus_Data[15]_i_28_n_0\,
      I3 => \IP2Bus_Data[15]_i_29_n_0\,
      I4 => \IP2Bus_Data[15]_i_30_n_0\,
      I5 => \IP2Bus_Data_reg[0]_1\,
      O => \IP2Bus_Data[15]_i_6_n_0\
    );
\IP2Bus_Data[15]_i_60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000F010F"
    )
        port map (
      I0 => axi_RdAck_r_reg_0,
      I1 => \adc3_slice1_irq_en_reg[2]\,
      I2 => \^bus2ip_addr_reg_reg[14]_4\,
      I3 => \^bus2ip_addr_reg_reg[15]_0\,
      I4 => \adc3_slice0_irq_en_reg[2]\,
      O => \IP2Bus_Data[15]_i_60_n_0\
    );
\IP2Bus_Data[15]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3337"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_8_0\,
      I1 => \^bus2ip_addr_reg_reg[11]\,
      I2 => axi_RdAck_r_reg,
      I3 => \adc3_sim_level_reg[0]\,
      O => \IP2Bus_Data[15]_i_61_n_0\
    );
\IP2Bus_Data[15]_i_62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFFFFFF"
    )
        port map (
      I0 => axi_read_req_r_reg(6),
      I1 => axi_read_req_r_reg(3),
      I2 => axi_read_req_r_reg(1),
      I3 => axi_read_req_r_reg_1,
      I4 => \^bus2ip_addr_reg_reg[11]\,
      O => \IP2Bus_Data[15]_i_62_n_0\
    );
\IP2Bus_Data[15]_i_63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF0FEF0"
    )
        port map (
      I0 => axi_RdAck_r_reg_0,
      I1 => \adc3_slice1_irq_en_reg[2]\,
      I2 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_3\,
      I3 => \^bus2ip_addr_reg_reg[11]\,
      I4 => \adc3_slice0_irq_en_reg[2]\,
      O => \IP2Bus_Data[15]_i_63_n_0\
    );
\IP2Bus_Data[15]_i_64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5500FFC0"
    )
        port map (
      I0 => adc30_irq_sync(2),
      I1 => \adc3_slice0_irq_en_reg[2]\,
      I2 => \^bus2ip_addr_reg_reg[11]\,
      I3 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_3\,
      I4 => \IP2Bus_Data[15]_i_26_0\(3),
      O => \IP2Bus_Data[15]_i_64_n_0\
    );
\IP2Bus_Data[15]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100011551155"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_3\,
      I1 => \adc3_slice0_irq_en_reg[2]\,
      I2 => axi_RdAck_r_reg_0,
      I3 => \^bus2ip_addr_reg_reg[11]\,
      I4 => adc31_irq_sync(2),
      I5 => \IP2Bus_Data[15]_i_26_1\(3),
      O => \IP2Bus_Data[15]_i_65_n_0\
    );
\IP2Bus_Data[15]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFF5F5F1F1F5F5F"
    )
        port map (
      I0 => bank15_read(138),
      I1 => \adc3_cmn_en_reg[0]\,
      I2 => \IP2Bus_Data[14]_i_42_n_0\,
      I3 => \IP2Bus_Data[15]_i_27_3\(3),
      I4 => \^bus2ip_addr_reg_reg[11]\,
      I5 => \adc3_slice3_irq_en_reg[2]\,
      O => \IP2Bus_Data[15]_i_66_n_0\
    );
\IP2Bus_Data[15]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF000F808F000"
    )
        port map (
      I0 => \adc3_cmn_en_reg[0]\,
      I1 => \IP2Bus_Data[15]_i_27_1\(15),
      I2 => bank15_read(138),
      I3 => \IP2Bus_Data[15]_i_27_0\(15),
      I4 => \^bus2ip_addr_reg_reg[11]\,
      I5 => \adc3_slice3_irq_en_reg[2]\,
      O => \IP2Bus_Data[15]_i_67_n_0\
    );
\IP2Bus_Data[15]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF07F707F707F7"
    )
        port map (
      I0 => bank15_read(193),
      I1 => \IP2Bus_Data[31]_i_7_1\(15),
      I2 => bank15_read(192),
      I3 => \IP2Bus_Data[31]_i_7_0\(15),
      I4 => \^bus2ip_addr_reg_reg[11]\,
      I5 => \dac0_fifo_disable_reg[0]\,
      O => \IP2Bus_Data[15]_i_68_n_0\
    );
\IP2Bus_Data[15]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88B88800003000"
    )
        port map (
      I0 => adc32_irq_sync(2),
      I1 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_4\,
      I2 => \IP2Bus_Data[15]_i_27_4\,
      I3 => \IP2Bus_Data[15]_i_98_n_0\,
      I4 => bank15_read(135),
      I5 => \IP2Bus_Data[15]_i_27_2\(3),
      O => \IP2Bus_Data[15]_i_69_n_0\
    );
\IP2Bus_Data[15]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => axi_read_req_r_reg(13),
      I1 => axi_read_req_r_reg(9),
      I2 => Bus2IP_RdCE,
      I3 => axi_read_req_r_reg(12),
      I4 => axi_read_req_r_reg(11),
      I5 => axi_read_req_r_reg(10),
      O => \IP2Bus_Data[15]_i_70_n_0\
    );
\IP2Bus_Data[15]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000007F707F707F7"
    )
        port map (
      I0 => bank3_read(139),
      I1 => \IP2Bus_Data[15]_i_33_1\(15),
      I2 => bank3_read(138),
      I3 => \IP2Bus_Data[15]_i_33_0\(15),
      I4 => axi_RdAck_r_i_8_n_0,
      I5 => \adc3_slice3_irq_en_reg[2]\,
      O => \IP2Bus_Data[15]_i_72_n_0\
    );
\IP2Bus_Data[15]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \axi_read_req_r_i_2__7_n_0\,
      I1 => axi_read_req_r_reg_2,
      I2 => \IP2Bus_Data[30]_i_14_4\,
      I3 => axi_read_req_r_reg(6),
      I4 => axi_read_req_r_reg(3),
      I5 => axi_read_req_r_reg(1),
      O => bank3_read(137)
    );
\IP2Bus_Data[15]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \axi_read_req_r_i_2__7_n_0\,
      I1 => axi_read_req_r_reg_2,
      I2 => axi_read_req_r_reg(3),
      I3 => axi_read_req_r_reg(6),
      I4 => \IP2Bus_Data[30]_i_14_4\,
      I5 => axi_read_req_r_reg(1),
      O => bank3_read(139)
    );
\IP2Bus_Data[15]_i_75\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \axi_read_req_r_i_2__7_n_0\,
      I1 => axi_read_req_r_reg_2,
      I2 => axi_read_req_r_reg(3),
      I3 => axi_read_req_r_reg(6),
      I4 => axi_read_req_r_reg_4,
      O => bank3_read(138)
    );
\IP2Bus_Data[15]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000220030000000"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_34_1\,
      I1 => axi_RdAck_r_reg_2,
      I2 => \IP2Bus_Data[15]_i_34_0\(1),
      I3 => axi_RdAck_r_i_8_n_0,
      I4 => \adc3_slice2_irq_en_reg[2]\,
      I5 => axi_RdAck_r_reg_1,
      O => \IP2Bus_Data[15]_i_76_n_0\
    );
\IP2Bus_Data[15]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \axi_read_req_r_i_2__7_n_0\,
      I1 => axi_read_req_r_reg_2,
      I2 => axi_read_req_r_reg_6,
      I3 => axi_read_req_r_reg(3),
      I4 => axi_read_req_r_reg(6),
      I5 => axi_read_req_r_reg_13,
      O => bank3_read(134)
    );
\IP2Bus_Data[15]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF07F707F707F7"
    )
        port map (
      I0 => bank3_read(193),
      I1 => \IP2Bus_Data[31]_i_3_1\(15),
      I2 => bank3_read(192),
      I3 => \IP2Bus_Data[31]_i_3_0\(15),
      I4 => axi_RdAck_r_i_8_n_0,
      I5 => \dac0_fifo_disable_reg[0]\,
      O => \IP2Bus_Data[15]_i_78_n_0\
    );
\IP2Bus_Data[15]_i_79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CA000000"
    )
        port map (
      I0 => \adc3_slice1_irq_en_reg[2]\,
      I1 => dac11_irq_sync(1),
      I2 => axi_RdAck_r_reg_0,
      I3 => axi_RdAck_r_i_8_n_0,
      I4 => \IP2Bus_Data[15]_i_35_0\(1),
      O => \IP2Bus_Data[15]_i_79_n_0\
    );
\IP2Bus_Data[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_8_n_0\,
      I1 => bank0_read(8),
      I2 => bank0_read(2),
      I3 => \IP2Bus_Data[15]_i_2_0\(15),
      O => \IP2Bus_Data[15]_i_8_n_0\
    );
\IP2Bus_Data[15]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00FF00FE00"
    )
        port map (
      I0 => \adc3_sim_level_reg[0]\,
      I1 => axi_RdAck_r_reg,
      I2 => \IP2Bus_Data[7]_i_8_0\,
      I3 => axi_RdAck_r_i_8_n_0,
      I4 => \IP2Bus_Data[0]_i_27_0\,
      I5 => adc3_cmn_irq_en_reg,
      O => \IP2Bus_Data[15]_i_80_n_0\
    );
\IP2Bus_Data[15]_i_81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \axi_read_req_r_i_2__7_n_0\,
      I1 => axi_read_req_r_reg_2,
      I2 => axi_read_req_r_reg(6),
      I3 => axi_read_req_r_reg(3),
      I4 => axi_read_req_r_reg_4,
      O => bank3_read(130)
    );
\IP2Bus_Data[15]_i_82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88C00000"
    )
        port map (
      I0 => dac01_irq_sync(1),
      I1 => \IP2Bus_Data[15]_i_37_0\(1),
      I2 => \adc3_slice1_irq_en_reg[2]\,
      I3 => axi_RdAck_r_reg_0,
      I4 => \^bus2ip_addr_reg_reg[14]_3\,
      O => \IP2Bus_Data[15]_i_82_n_0\
    );
\IP2Bus_Data[15]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[14]_3\,
      I1 => axi_read_req_r_reg(6),
      I2 => axi_read_req_r_reg(3),
      I3 => axi_read_req_r_reg(0),
      I4 => axi_read_req_r_reg(1),
      I5 => axi_read_req_r_reg_1,
      O => bank1_read(130)
    );
\IP2Bus_Data[15]_i_84\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[14]_3\,
      I1 => \adc3_slice2_irq_en_reg[2]\,
      O => bank1_read(135)
    );
\IP2Bus_Data[15]_i_85\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => axi_RdAck_r_reg_1,
      I1 => \adc3_slice2_irq_en_reg[2]\,
      I2 => \^bus2ip_addr_reg_reg[14]_3\,
      O => \IP2Bus_Data[15]_i_85_n_0\
    );
\IP2Bus_Data[15]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[14]_3\,
      I1 => axi_read_req_r_reg_6,
      I2 => axi_read_req_r_reg(3),
      I3 => axi_read_req_r_reg(6),
      I4 => axi_read_req_r_reg(0),
      I5 => axi_read_req_r_reg(1),
      O => bank1_read(134)
    );
\IP2Bus_Data[15]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"407F4040407F7F7F"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_40_2\(1),
      I1 => \adc3_slice3_irq_en_reg[2]\,
      I2 => \^bus2ip_addr_reg_reg[14]_3\,
      I3 => \IP2Bus_Data[15]_i_40_0\(15),
      I4 => bank1_read(138),
      I5 => \IP2Bus_Data[15]_i_40_1\(15),
      O => \IP2Bus_Data[15]_i_88_n_0\
    );
\IP2Bus_Data[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[0]_0\,
      I1 => \^bus2ip_addr_reg_reg[16]\,
      I2 => dac0_do_mon(15),
      I3 => \IP2Bus_Data_reg[0]_2\,
      O => \IP2Bus_Data[15]_i_9_n_0\
    );
\IP2Bus_Data[15]_i_90\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5D"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_48_0\(3),
      I1 => \^bus2ip_addr_reg_reg[14]_8\,
      I2 => adc21_irq_sync(2),
      O => \IP2Bus_Data[15]_i_90_n_0\
    );
\IP2Bus_Data[15]_i_91\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000F010F"
    )
        port map (
      I0 => axi_RdAck_r_reg_0,
      I1 => \adc3_slice1_irq_en_reg[2]\,
      I2 => \^bus2ip_addr_reg_reg[14]_6\,
      I3 => \^bus2ip_addr_reg_reg[15]\,
      I4 => \adc3_slice0_irq_en_reg[2]\,
      O => \IP2Bus_Data[15]_i_91_n_0\
    );
\IP2Bus_Data[15]_i_92\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \dac0_fifo_disable_reg[0]\,
      I1 => \^bus2ip_addr_reg_reg[15]\,
      I2 => bank13_read(192),
      I3 => bank13_read(193),
      O => \IP2Bus_Data[15]_i_92_n_0\
    );
\IP2Bus_Data[15]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F300E222F300C000"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_52_3\,
      I1 => \^bus2ip_addr_reg_reg[14]_10\,
      I2 => adc22_irq_sync(2),
      I3 => \IP2Bus_Data[15]_i_52_2\(3),
      I4 => bank13_read(135),
      I5 => \^bus2ip_addr_reg_reg[14]_11\,
      O => \IP2Bus_Data[15]_i_93_n_0\
    );
\IP2Bus_Data[15]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFEFEFEFF"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[14]_11\,
      I1 => \^bus2ip_addr_reg_reg[14]_10\,
      I2 => bank13_read(135),
      I3 => bank13_read(139),
      I4 => bank13_read(138),
      I5 => bank13_read(137),
      O => \IP2Bus_Data[15]_i_94_n_0\
    );
\IP2Bus_Data[15]_i_95\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF808"
    )
        port map (
      I0 => bank13_read(139),
      I1 => \IP2Bus_Data[15]_i_52_1\(15),
      I2 => bank13_read(138),
      I3 => \IP2Bus_Data[15]_i_52_0\(15),
      I4 => bank13_read(137),
      O => \IP2Bus_Data[15]_i_95_n_0\
    );
\IP2Bus_Data[15]_i_98\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => axi_RdAck_r_reg_1,
      I1 => \adc3_slice2_irq_en_reg[2]\,
      I2 => \^bus2ip_addr_reg_reg[11]\,
      O => \IP2Bus_Data[15]_i_98_n_0\
    );
\IP2Bus_Data[15]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => Bus2IP_RdCE,
      I1 => axi_read_req_r_reg(13),
      I2 => axi_read_req_r_reg_0,
      I3 => axi_read_req_r_reg_8,
      I4 => axi_read_req_r_reg_6,
      I5 => \IP2Bus_Data[2]_i_29_0\,
      O => bank15_read(135)
    );
\IP2Bus_Data[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAABAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[16]_i_2_n_0\,
      I1 => \IP2Bus_Data[16]_i_3_n_0\,
      I2 => \IP2Bus_Data[16]_i_4_n_0\,
      I3 => \IP2Bus_Data[16]_i_5_n_0\,
      I4 => \IP2Bus_Data[16]_i_6_n_0\,
      I5 => \IP2Bus_Data[31]_i_4_n_0\,
      O => \bus2ip_addr_reg_reg[13]\(16)
    );
\IP2Bus_Data[16]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F77"
    )
        port map (
      I0 => bank13_read(193),
      I1 => \IP2Bus_Data[31]_i_7_2\(16),
      I2 => \IP2Bus_Data[31]_i_7_3\(16),
      I3 => bank13_read(192),
      O => \IP2Bus_Data[16]_i_10_n_0\
    );
\IP2Bus_Data[16]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F77"
    )
        port map (
      I0 => bank11_read(193),
      I1 => \IP2Bus_Data[31]_i_5_1\(16),
      I2 => \IP2Bus_Data[31]_i_5_0\(16),
      I3 => bank11_read(192),
      O => \IP2Bus_Data[16]_i_11_n_0\
    );
\IP2Bus_Data[16]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAFFBFBF"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_4_n_0\,
      I1 => bank9_read(193),
      I2 => \IP2Bus_Data[31]_i_8_1\(16),
      I3 => \IP2Bus_Data[31]_i_8_0\(16),
      I4 => bank9_read(192),
      I5 => \IP2Bus_Data[30]_i_24_n_0\,
      O => \IP2Bus_Data[16]_i_12_n_0\
    );
\IP2Bus_Data[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFFEAEAAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[16]_i_7_n_0\,
      I1 => \IP2Bus_Data[16]_i_8_n_0\,
      I2 => \IP2Bus_Data[30]_i_9_n_0\,
      I3 => \IP2Bus_Data[16]_i_9_n_0\,
      I4 => \IP2Bus_Data[24]_i_7_n_0\,
      I5 => \IP2Bus_Data_reg[30]_0\,
      O => \IP2Bus_Data[16]_i_2_n_0\
    );
\IP2Bus_Data[16]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \IP2Bus_Data_reg[30]\,
      I1 => \IP2Bus_Data[16]_i_10_n_0\,
      I2 => \IP2Bus_Data_reg[5]_0\,
      I3 => \IP2Bus_Data[31]_i_19_n_0\,
      O => \IP2Bus_Data[16]_i_3_n_0\
    );
\IP2Bus_Data[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBF0000FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_15_n_0\,
      I1 => \IP2Bus_Data[31]_i_16_n_0\,
      I2 => \IP2Bus_Data[30]_i_14_n_0\,
      I3 => \IP2Bus_Data[16]_i_11_n_0\,
      I4 => \IP2Bus_Data_reg[31]\,
      I5 => \IP2Bus_Data_reg[2]\,
      O => \IP2Bus_Data[16]_i_4_n_0\
    );
\IP2Bus_Data[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202A2A2AAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[0]_1\,
      I1 => \IP2Bus_Data[31]_i_7_0\(16),
      I2 => bank15_read(192),
      I3 => bank15_read(193),
      I4 => \IP2Bus_Data[31]_i_7_1\(16),
      I5 => \IP2Bus_Data[31]_i_21_n_0\,
      O => \IP2Bus_Data[16]_i_5_n_0\
    );
\IP2Bus_Data[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAA80000"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_25_n_0\,
      I1 => bank9_read(193),
      I2 => bank9_read(192),
      I3 => bank9_read(140),
      I4 => \IP2Bus_Data[31]_i_29_n_0\,
      I5 => \IP2Bus_Data[16]_i_12_n_0\,
      O => \IP2Bus_Data[16]_i_6_n_0\
    );
\IP2Bus_Data[16]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \IP2Bus_Data_reg[0]\,
      I1 => adc3_reset_reg,
      I2 => \axi_read_req_r_i_2__1_n_0\,
      O => \IP2Bus_Data[16]_i_7_n_0\
    );
\IP2Bus_Data[16]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022200020002000"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_31_n_0\,
      I1 => \IP2Bus_Data[31]_i_32_n_0\,
      I2 => \IP2Bus_Data[31]_i_3_2\(16),
      I3 => bank1_read(192),
      I4 => \IP2Bus_Data[31]_i_3_3\(16),
      I5 => bank1_read(193),
      O => \IP2Bus_Data[16]_i_8_n_0\
    );
\IP2Bus_Data[16]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABFBFBFFFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_41_n_0\,
      I1 => \IP2Bus_Data[31]_i_3_0\(16),
      I2 => bank3_read(192),
      I3 => bank3_read(193),
      I4 => \IP2Bus_Data[31]_i_3_1\(16),
      I5 => \IP2Bus_Data[31]_i_40_n_0\,
      O => \IP2Bus_Data[16]_i_9_n_0\
    );
\IP2Bus_Data[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBFBBBBAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[17]_i_2_n_0\,
      I1 => \IP2Bus_Data[17]_i_3_n_0\,
      I2 => \IP2Bus_Data[17]_i_4_n_0\,
      I3 => \IP2Bus_Data[17]_i_5_n_0\,
      I4 => \IP2Bus_Data[17]_i_6_n_0\,
      I5 => \IP2Bus_Data[31]_i_4_n_0\,
      O => \bus2ip_addr_reg_reg[13]\(17)
    );
\IP2Bus_Data[17]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F77"
    )
        port map (
      I0 => bank13_read(193),
      I1 => \IP2Bus_Data[31]_i_7_2\(17),
      I2 => \IP2Bus_Data[31]_i_7_3\(17),
      I3 => bank13_read(192),
      O => \IP2Bus_Data[17]_i_10_n_0\
    );
\IP2Bus_Data[17]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F77"
    )
        port map (
      I0 => bank11_read(193),
      I1 => \IP2Bus_Data[31]_i_5_1\(17),
      I2 => \IP2Bus_Data[31]_i_5_0\(17),
      I3 => bank11_read(192),
      O => \IP2Bus_Data[17]_i_11_n_0\
    );
\IP2Bus_Data[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA080808"
    )
        port map (
      I0 => \IP2Bus_Data_reg[30]_0\,
      I1 => \IP2Bus_Data[24]_i_7_n_0\,
      I2 => \IP2Bus_Data[17]_i_7_n_0\,
      I3 => \IP2Bus_Data[30]_i_9_n_0\,
      I4 => \IP2Bus_Data[17]_i_8_n_0\,
      O => \IP2Bus_Data[17]_i_2_n_0\
    );
\IP2Bus_Data[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5557FFFFFFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_25_n_0\,
      I1 => bank9_read(193),
      I2 => bank9_read(192),
      I3 => bank9_read(140),
      I4 => \IP2Bus_Data[31]_i_29_n_0\,
      I5 => \IP2Bus_Data[17]_i_9_n_0\,
      O => \IP2Bus_Data[17]_i_3_n_0\
    );
\IP2Bus_Data[17]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \IP2Bus_Data_reg[30]\,
      I1 => \IP2Bus_Data[17]_i_10_n_0\,
      I2 => \IP2Bus_Data_reg[5]_0\,
      I3 => \IP2Bus_Data[31]_i_19_n_0\,
      O => \IP2Bus_Data[17]_i_4_n_0\
    );
\IP2Bus_Data[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBF0000FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_15_n_0\,
      I1 => \IP2Bus_Data[31]_i_16_n_0\,
      I2 => \IP2Bus_Data[30]_i_14_n_0\,
      I3 => \IP2Bus_Data[17]_i_11_n_0\,
      I4 => \IP2Bus_Data_reg[31]\,
      I5 => \IP2Bus_Data_reg[2]\,
      O => \IP2Bus_Data[17]_i_5_n_0\
    );
\IP2Bus_Data[17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0880000FFFFFFFF"
    )
        port map (
      I0 => bank15_read(193),
      I1 => \IP2Bus_Data[31]_i_7_1\(17),
      I2 => \IP2Bus_Data[31]_i_7_0\(17),
      I3 => bank15_read(192),
      I4 => \IP2Bus_Data[31]_i_21_n_0\,
      I5 => \IP2Bus_Data_reg[0]_1\,
      O => \IP2Bus_Data[17]_i_6_n_0\
    );
\IP2Bus_Data[17]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABFBFBFFFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_41_n_0\,
      I1 => \IP2Bus_Data[31]_i_3_0\(17),
      I2 => bank3_read(192),
      I3 => bank3_read(193),
      I4 => \IP2Bus_Data[31]_i_3_1\(17),
      I5 => \IP2Bus_Data[31]_i_40_n_0\,
      O => \IP2Bus_Data[17]_i_7_n_0\
    );
\IP2Bus_Data[17]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022200020002000"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_31_n_0\,
      I1 => \IP2Bus_Data[31]_i_32_n_0\,
      I2 => \IP2Bus_Data[31]_i_3_2\(17),
      I3 => bank1_read(192),
      I4 => \IP2Bus_Data[31]_i_3_3\(17),
      I5 => bank1_read(193),
      O => \IP2Bus_Data[17]_i_8_n_0\
    );
\IP2Bus_Data[17]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000045404040"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_4_n_0\,
      I1 => \IP2Bus_Data[31]_i_8_0\(17),
      I2 => bank9_read(192),
      I3 => bank9_read(193),
      I4 => \IP2Bus_Data[31]_i_8_1\(17),
      I5 => \IP2Bus_Data[30]_i_24_n_0\,
      O => \IP2Bus_Data[17]_i_9_n_0\
    );
\IP2Bus_Data[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAABAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[18]_i_2_n_0\,
      I1 => \IP2Bus_Data[18]_i_3_n_0\,
      I2 => \IP2Bus_Data[18]_i_4_n_0\,
      I3 => \IP2Bus_Data[18]_i_5_n_0\,
      I4 => \IP2Bus_Data[18]_i_6_n_0\,
      I5 => \IP2Bus_Data[31]_i_4_n_0\,
      O => \bus2ip_addr_reg_reg[13]\(18)
    );
\IP2Bus_Data[18]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F77"
    )
        port map (
      I0 => bank11_read(193),
      I1 => \IP2Bus_Data[31]_i_5_1\(18),
      I2 => \IP2Bus_Data[31]_i_5_0\(18),
      I3 => bank11_read(192),
      O => \IP2Bus_Data[18]_i_10_n_0\
    );
\IP2Bus_Data[18]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBABFBFBF"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_4_n_0\,
      I1 => \IP2Bus_Data[31]_i_8_0\(18),
      I2 => bank9_read(192),
      I3 => bank9_read(193),
      I4 => \IP2Bus_Data[31]_i_8_1\(18),
      I5 => \IP2Bus_Data[30]_i_24_n_0\,
      O => \IP2Bus_Data[18]_i_11_n_0\
    );
\IP2Bus_Data[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA080808"
    )
        port map (
      I0 => \IP2Bus_Data_reg[30]_0\,
      I1 => \IP2Bus_Data[24]_i_7_n_0\,
      I2 => \IP2Bus_Data[18]_i_7_n_0\,
      I3 => \IP2Bus_Data[30]_i_9_n_0\,
      I4 => \IP2Bus_Data[18]_i_8_n_0\,
      O => \IP2Bus_Data[18]_i_2_n_0\
    );
\IP2Bus_Data[18]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \IP2Bus_Data_reg[30]\,
      I1 => \IP2Bus_Data[18]_i_9_n_0\,
      I2 => \IP2Bus_Data_reg[5]_0\,
      I3 => \IP2Bus_Data[31]_i_19_n_0\,
      O => \IP2Bus_Data[18]_i_3_n_0\
    );
\IP2Bus_Data[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBF0000FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_15_n_0\,
      I1 => \IP2Bus_Data[31]_i_16_n_0\,
      I2 => \IP2Bus_Data[30]_i_14_n_0\,
      I3 => \IP2Bus_Data[18]_i_10_n_0\,
      I4 => \IP2Bus_Data_reg[31]\,
      I5 => \IP2Bus_Data_reg[2]\,
      O => \IP2Bus_Data[18]_i_4_n_0\
    );
\IP2Bus_Data[18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA2A2AAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[0]_1\,
      I1 => bank15_read(193),
      I2 => \IP2Bus_Data[31]_i_7_1\(18),
      I3 => \IP2Bus_Data[31]_i_7_0\(18),
      I4 => bank15_read(192),
      I5 => \IP2Bus_Data[31]_i_21_n_0\,
      O => \IP2Bus_Data[18]_i_5_n_0\
    );
\IP2Bus_Data[18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAA80000"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_25_n_0\,
      I1 => bank9_read(193),
      I2 => bank9_read(192),
      I3 => bank9_read(140),
      I4 => \IP2Bus_Data[31]_i_29_n_0\,
      I5 => \IP2Bus_Data[18]_i_11_n_0\,
      O => \IP2Bus_Data[18]_i_6_n_0\
    );
\IP2Bus_Data[18]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABFBFBFFFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_41_n_0\,
      I1 => \IP2Bus_Data[31]_i_3_0\(18),
      I2 => bank3_read(192),
      I3 => bank3_read(193),
      I4 => \IP2Bus_Data[31]_i_3_1\(18),
      I5 => \IP2Bus_Data[31]_i_40_n_0\,
      O => \IP2Bus_Data[18]_i_7_n_0\
    );
\IP2Bus_Data[18]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022200020002000"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_31_n_0\,
      I1 => \IP2Bus_Data[31]_i_32_n_0\,
      I2 => \IP2Bus_Data[31]_i_3_2\(18),
      I3 => bank1_read(192),
      I4 => \IP2Bus_Data[31]_i_3_3\(18),
      I5 => bank1_read(193),
      O => \IP2Bus_Data[18]_i_8_n_0\
    );
\IP2Bus_Data[18]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F77"
    )
        port map (
      I0 => bank13_read(193),
      I1 => \IP2Bus_Data[31]_i_7_2\(18),
      I2 => \IP2Bus_Data[31]_i_7_3\(18),
      I3 => bank13_read(192),
      O => \IP2Bus_Data[18]_i_9_n_0\
    );
\IP2Bus_Data[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAABAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[19]_i_2_n_0\,
      I1 => \IP2Bus_Data[19]_i_3_n_0\,
      I2 => \IP2Bus_Data[19]_i_4_n_0\,
      I3 => \IP2Bus_Data[19]_i_5_n_0\,
      I4 => \IP2Bus_Data[19]_i_6_n_0\,
      I5 => \IP2Bus_Data[31]_i_4_n_0\,
      O => \bus2ip_addr_reg_reg[13]\(19)
    );
\IP2Bus_Data[19]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_7_3\(19),
      I1 => bank13_read(192),
      I2 => bank13_read(193),
      I3 => \IP2Bus_Data[31]_i_7_2\(19),
      O => \IP2Bus_Data[19]_i_10_n_0\
    );
\IP2Bus_Data[19]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBABFBFBF"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_4_n_0\,
      I1 => \IP2Bus_Data[31]_i_8_0\(19),
      I2 => bank9_read(192),
      I3 => bank9_read(193),
      I4 => \IP2Bus_Data[31]_i_8_1\(19),
      I5 => \IP2Bus_Data[30]_i_24_n_0\,
      O => \IP2Bus_Data[19]_i_11_n_0\
    );
\IP2Bus_Data[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA080808"
    )
        port map (
      I0 => \IP2Bus_Data_reg[30]_0\,
      I1 => \IP2Bus_Data[24]_i_7_n_0\,
      I2 => \IP2Bus_Data[19]_i_7_n_0\,
      I3 => \IP2Bus_Data[30]_i_9_n_0\,
      I4 => \IP2Bus_Data[19]_i_8_n_0\,
      O => \IP2Bus_Data[19]_i_2_n_0\
    );
\IP2Bus_Data[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA2A2AAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[0]_1\,
      I1 => bank15_read(193),
      I2 => \IP2Bus_Data[31]_i_7_1\(19),
      I3 => \IP2Bus_Data[31]_i_7_0\(19),
      I4 => bank15_read(192),
      I5 => \IP2Bus_Data[31]_i_21_n_0\,
      O => \IP2Bus_Data[19]_i_3_n_0\
    );
\IP2Bus_Data[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBF0000FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_15_n_0\,
      I1 => \IP2Bus_Data[31]_i_16_n_0\,
      I2 => \IP2Bus_Data[30]_i_14_n_0\,
      I3 => \IP2Bus_Data[19]_i_9_n_0\,
      I4 => \IP2Bus_Data_reg[31]\,
      I5 => \IP2Bus_Data_reg[2]\,
      O => \IP2Bus_Data[19]_i_4_n_0\
    );
\IP2Bus_Data[19]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA2"
    )
        port map (
      I0 => \IP2Bus_Data_reg[30]\,
      I1 => \IP2Bus_Data[19]_i_10_n_0\,
      I2 => \IP2Bus_Data_reg[5]_0\,
      I3 => \IP2Bus_Data[31]_i_19_n_0\,
      O => \IP2Bus_Data[19]_i_5_n_0\
    );
\IP2Bus_Data[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAA80000"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_25_n_0\,
      I1 => bank9_read(193),
      I2 => bank9_read(192),
      I3 => bank9_read(140),
      I4 => \IP2Bus_Data[31]_i_29_n_0\,
      I5 => \IP2Bus_Data[19]_i_11_n_0\,
      O => \IP2Bus_Data[19]_i_6_n_0\
    );
\IP2Bus_Data[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABFBFBFFFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_41_n_0\,
      I1 => \IP2Bus_Data[31]_i_3_0\(19),
      I2 => bank3_read(192),
      I3 => bank3_read(193),
      I4 => \IP2Bus_Data[31]_i_3_1\(19),
      I5 => \IP2Bus_Data[31]_i_40_n_0\,
      O => \IP2Bus_Data[19]_i_7_n_0\
    );
\IP2Bus_Data[19]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022200020002000"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_31_n_0\,
      I1 => \IP2Bus_Data[31]_i_32_n_0\,
      I2 => \IP2Bus_Data[31]_i_3_2\(19),
      I3 => bank1_read(192),
      I4 => \IP2Bus_Data[31]_i_3_3\(19),
      I5 => bank1_read(193),
      O => \IP2Bus_Data[19]_i_8_n_0\
    );
\IP2Bus_Data[19]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F77"
    )
        port map (
      I0 => bank11_read(193),
      I1 => \IP2Bus_Data[31]_i_5_1\(19),
      I2 => \IP2Bus_Data[31]_i_5_0\(19),
      I3 => bank11_read(192),
      O => \IP2Bus_Data[19]_i_9_n_0\
    );
\IP2Bus_Data[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEFEEEFEEEEEE"
    )
        port map (
      I0 => \IP2Bus_Data[1]_i_2_n_0\,
      I1 => \IP2Bus_Data[1]_i_3_n_0\,
      I2 => \IP2Bus_Data[1]_i_4_n_0\,
      I3 => \IP2Bus_Data[31]_i_4_n_0\,
      I4 => \IP2Bus_Data[1]_i_5_n_0\,
      I5 => \IP2Bus_Data[1]_i_6_n_0\,
      O => \bus2ip_addr_reg_reg[13]\(1)
    );
\IP2Bus_Data[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000004447FFFF"
    )
        port map (
      I0 => \IP2Bus_Data[1]_i_26_n_0\,
      I1 => \IP2Bus_Data[3]_i_32_n_0\,
      I2 => \IP2Bus_Data[1]_i_27_n_0\,
      I3 => \IP2Bus_Data[1]_i_28_n_0\,
      I4 => \IP2Bus_Data[15]_i_36_n_0\,
      I5 => \IP2Bus_Data[1]_i_29_n_0\,
      O => \IP2Bus_Data[1]_i_10_n_0\
    );
\IP2Bus_Data[1]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[0]_0\,
      I1 => \^bus2ip_addr_reg_reg[16]\,
      I2 => dac0_do_mon(1),
      I3 => \IP2Bus_Data_reg[0]_2\,
      O => \IP2Bus_Data[1]_i_11_n_0\
    );
\IP2Bus_Data[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00DC0000FFDC0000"
    )
        port map (
      I0 => \IP2Bus_Data[1]_i_4_0\(1),
      I1 => axi_RdAck_r_reg,
      I2 => \adc3_sim_level_reg[0]\,
      I3 => \IP2Bus_Data[7]_i_8_0\,
      I4 => \^bus2ip_addr_reg_reg[14]_5\,
      I5 => adc0_status(0),
      O => \IP2Bus_Data[1]_i_12_n_0\
    );
\IP2Bus_Data[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0070FF70"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_16_0\(1),
      I1 => bank9_read(139),
      I2 => \IP2Bus_Data[1]_i_30_n_0\,
      I3 => bank9_read(138),
      I4 => STATUS_COMMON(1),
      I5 => \IP2Bus_Data[1]_i_31_n_0\,
      O => \IP2Bus_Data[1]_i_13_n_0\
    );
\IP2Bus_Data[1]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABABABA"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_61_n_0\,
      I1 => \IP2Bus_Data[31]_i_62_n_0\,
      I2 => adc01_irq_en,
      I3 => \^bus2ip_addr_reg_reg[2]_4\,
      I4 => \IP2Bus_Data[1]_i_4_1\,
      O => \IP2Bus_Data[1]_i_14_n_0\
    );
\IP2Bus_Data[1]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_12_n_0\,
      I1 => \IP2Bus_Data_reg[3]_0\(1),
      I2 => \IP2Bus_Data_reg[2]_2\,
      I3 => \IP2Bus_Data[1]_i_32_n_0\,
      O => \IP2Bus_Data[1]_i_15_n_0\
    );
\IP2Bus_Data[1]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEEFAAAAEEEF"
    )
        port map (
      I0 => bank13_read(2),
      I1 => \IP2Bus_Data[1]_i_34_n_0\,
      I2 => \IP2Bus_Data[13]_i_42_n_0\,
      I3 => \IP2Bus_Data[1]_i_35_n_0\,
      I4 => \IP2Bus_Data[3]_i_49_n_0\,
      I5 => \IP2Bus_Data[1]_i_36_n_0\,
      O => \IP2Bus_Data[1]_i_16_n_0\
    );
\IP2Bus_Data[1]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCC08FFFFFFFF"
    )
        port map (
      I0 => \adc3_start_stage_reg[0]\,
      I1 => \^bus2ip_addr_reg_reg[15]\,
      I2 => \IP2Bus_Data_reg[3]\(1),
      I3 => adc3_restart_reg,
      I4 => adc3_reset_reg,
      I5 => \IP2Bus_Data_reg[2]_1\,
      O => \IP2Bus_Data[1]_i_17_n_0\
    );
\IP2Bus_Data[1]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000075557575"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_16_n_0\,
      I1 => \IP2Bus_Data[1]_i_37_n_0\,
      I2 => \IP2Bus_Data[1]_i_38_n_0\,
      I3 => \IP2Bus_Data[1]_i_39_n_0\,
      I4 => \IP2Bus_Data[13]_i_18_n_0\,
      I5 => \IP2Bus_Data[1]_i_40_n_0\,
      O => \IP2Bus_Data[1]_i_18_n_0\
    );
\IP2Bus_Data[1]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4FFFFFFF4F0000"
    )
        port map (
      I0 => \IP2Bus_Data[1]_i_6_1\,
      I1 => \^bus2ip_addr_reg_reg[2]_0\,
      I2 => adc31_irq_en,
      I3 => \IP2Bus_Data[15]_i_62_n_0\,
      I4 => \IP2Bus_Data[15]_i_61_n_0\,
      I5 => \IP2Bus_Data[1]_i_41_n_0\,
      O => \IP2Bus_Data[1]_i_19_n_0\
    );
\IP2Bus_Data[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45FF454545454545"
    )
        port map (
      I0 => \IP2Bus_Data[1]_i_7_n_0\,
      I1 => \IP2Bus_Data_reg[1]\,
      I2 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_2\,
      I3 => \IP2Bus_Data[1]_i_8_n_0\,
      I4 => bank0_read(2),
      I5 => \IP2Bus_Data[15]_i_2_0\(1),
      O => \IP2Bus_Data[1]_i_2_n_0\
    );
\IP2Bus_Data[1]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2220000A222"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_31_n_0\,
      I1 => \IP2Bus_Data[1]_i_42_n_0\,
      I2 => bank15_read(139),
      I3 => \IP2Bus_Data[15]_i_27_1\(1),
      I4 => bank15_read(138),
      I5 => \IP2Bus_Data[15]_i_27_0\(1),
      O => \IP2Bus_Data[1]_i_20_n_0\
    );
\IP2Bus_Data[1]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_38_n_0\,
      I1 => adc3_do_mon(1),
      I2 => adc2_do_mon(1),
      I3 => \IP2Bus_Data[15]_i_70_n_0\,
      I4 => \IP2Bus_Data[1]_i_6_0\,
      I5 => \IP2Bus_Data[11]_i_19_n_0\,
      O => \IP2Bus_Data[1]_i_21_n_0\
    );
\IP2Bus_Data[1]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFFFF"
    )
        port map (
      I0 => \axi_read_req_r_i_2__1_n_0\,
      I1 => \IP2Bus_Data[4]_i_8_0\,
      I2 => \IP2Bus_Data[30]_i_14_3\,
      I3 => axi_read_req_r_reg(4),
      I4 => axi_read_req_r_reg(5),
      O => \IP2Bus_Data[1]_i_22_n_0\
    );
\IP2Bus_Data[1]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF7070"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_40_1\(1),
      I1 => bank1_read(139),
      I2 => \IP2Bus_Data[1]_i_44_n_0\,
      I3 => \IP2Bus_Data[15]_i_40_0\(1),
      I4 => bank1_read(138),
      O => \IP2Bus_Data[1]_i_23_n_0\
    );
\IP2Bus_Data[1]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FBFFFB"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_63_n_0\,
      I1 => p_34_in(1),
      I2 => \IP2Bus_Data[1]_i_9_1\,
      I3 => bank1_read(64),
      I4 => \IP2Bus_Data[1]_i_9_0\(1),
      I5 => \IP2Bus_Data[0]_i_66_n_0\,
      O => \IP2Bus_Data[1]_i_24_n_0\
    );
\IP2Bus_Data[1]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F002200"
    )
        port map (
      I0 => axi_RdAck_r_reg,
      I1 => \IP2Bus_Data[7]_i_2_0\(1),
      I2 => dac0_status(1),
      I3 => \^bus2ip_addr_reg_reg[14]_3\,
      I4 => \IP2Bus_Data[7]_i_8_0\,
      O => \IP2Bus_Data[1]_i_25_n_0\
    );
\IP2Bus_Data[1]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808080808C808080"
    )
        port map (
      I0 => status(0),
      I1 => axi_RdAck_r_i_8_n_0,
      I2 => \IP2Bus_Data[7]_i_8_0\,
      I3 => \IP2Bus_Data[1]_i_10_1\(1),
      I4 => \adc3_sim_level_reg[0]\,
      I5 => axi_RdAck_r_reg,
      O => \IP2Bus_Data[1]_i_26_n_0\
    );
\IP2Bus_Data[1]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5C000000"
    )
        port map (
      I0 => \IP2Bus_Data[1]_i_10_0\,
      I1 => adc3_cmn_irq_en_reg,
      I2 => \IP2Bus_Data[0]_i_27_0\,
      I3 => axi_RdAck_r_i_8_n_0,
      I4 => dac11_irq_en,
      O => \IP2Bus_Data[1]_i_27_n_0\
    );
\IP2Bus_Data[1]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1101110110001101"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_22_n_0\,
      I1 => \IP2Bus_Data[1]_i_46_n_0\,
      I2 => bank3_read(138),
      I3 => \IP2Bus_Data[15]_i_33_0\(1),
      I4 => \IP2Bus_Data[1]_i_47_n_0\,
      I5 => \IP2Bus_Data[1]_i_48_n_0\,
      O => \IP2Bus_Data[1]_i_28_n_0\
    );
\IP2Bus_Data[1]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAABAAA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[0]_2\,
      I1 => \IP2Bus_Data[11]_i_25_n_0\,
      I2 => \IP2Bus_Data[3]_i_2_0\(1),
      I3 => axi_read_req_r_reg_2,
      I4 => axi_read_req_r_reg(9),
      I5 => axi_read_req_r_reg(13),
      O => \IP2Bus_Data[1]_i_29_n_0\
    );
\IP2Bus_Data[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5510551055105555"
    )
        port map (
      I0 => \IP2Bus_Data_reg[0]\,
      I1 => \IP2Bus_Data[10]_i_9_n_0\,
      I2 => p_44_in(1),
      I3 => \IP2Bus_Data[1]_i_9_n_0\,
      I4 => \IP2Bus_Data[1]_i_10_n_0\,
      I5 => \IP2Bus_Data[1]_i_11_n_0\,
      O => \IP2Bus_Data[1]_i_3_n_0\
    );
\IP2Bus_Data[1]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF07F7"
    )
        port map (
      I0 => bank9_read(193),
      I1 => \IP2Bus_Data[31]_i_8_1\(1),
      I2 => bank9_read(192),
      I3 => \IP2Bus_Data[31]_i_8_0\(1),
      I4 => bank9_read(140),
      I5 => bank9_read(139),
      O => \IP2Bus_Data[1]_i_30_n_0\
    );
\IP2Bus_Data[1]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_63_n_0\,
      I1 => \IP2Bus_Data[31]_i_62_n_0\,
      O => \IP2Bus_Data[1]_i_31_n_0\
    );
\IP2Bus_Data[1]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8080FF80"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[16]_1\,
      I1 => adc0_do_mon(1),
      I2 => \IP2Bus_Data_reg[5]_1\,
      I3 => dac1_do_mon(1),
      I4 => \^bus2ip_addr_reg_reg[16]_6\,
      I5 => \IP2Bus_Data_reg[2]\,
      O => \IP2Bus_Data[1]_i_32_n_0\
    );
\IP2Bus_Data[1]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[15]\,
      I1 => \adc3_start_stage_reg[0]\,
      O => bank13_read(2)
    );
\IP2Bus_Data[1]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => \IP2Bus_Data[1]_i_16_1\,
      I1 => \^bus2ip_addr_reg_reg[2]_1\,
      I2 => adc21_irq_en,
      I3 => \IP2Bus_Data[3]_i_52_n_0\,
      O => \IP2Bus_Data[1]_i_34_n_0\
    );
\IP2Bus_Data[1]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF0FFF4F4"
    )
        port map (
      I0 => \IP2Bus_Data[1]_i_49_n_0\,
      I1 => \IP2Bus_Data[1]_i_50_n_0\,
      I2 => bank13_read(137),
      I3 => \IP2Bus_Data[15]_i_52_0\(1),
      I4 => bank13_read(138),
      I5 => \IP2Bus_Data[31]_i_71_n_0\,
      O => \IP2Bus_Data[1]_i_35_n_0\
    );
\IP2Bus_Data[1]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808C808080808080"
    )
        port map (
      I0 => adc2_status(0),
      I1 => \^bus2ip_addr_reg_reg[15]\,
      I2 => \IP2Bus_Data[7]_i_8_0\,
      I3 => axi_RdAck_r_reg,
      I4 => \IP2Bus_Data[1]_i_16_0\(1),
      I5 => \adc3_sim_level_reg[0]\,
      O => \IP2Bus_Data[1]_i_36_n_0\
    );
\IP2Bus_Data[1]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080C080008000800"
    )
        port map (
      I0 => \IP2Bus_Data[1]_i_18_0\,
      I1 => adc11_irq_en,
      I2 => \IP2Bus_Data[3]_i_25_n_0\,
      I3 => \^bus2ip_addr_reg_reg[2]_2\,
      I4 => \^bus2ip_addr_reg_reg[15]_0\,
      I5 => adc3_cmn_irq_en_reg,
      O => \IP2Bus_Data[1]_i_37_n_0\
    );
\IP2Bus_Data[1]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FFF35FF3FFF3FFF"
    )
        port map (
      I0 => \IP2Bus_Data[1]_i_18_1\(1),
      I1 => adc1_status(0),
      I2 => \IP2Bus_Data[7]_i_8_0\,
      I3 => \^bus2ip_addr_reg_reg[15]_0\,
      I4 => axi_RdAck_r_reg,
      I5 => \adc3_sim_level_reg[0]\,
      O => \IP2Bus_Data[1]_i_38_n_0\
    );
\IP2Bus_Data[1]_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF7070"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_24_1\(1),
      I1 => bank11_read(139),
      I2 => \IP2Bus_Data[1]_i_52_n_0\,
      I3 => \IP2Bus_Data[15]_i_24_0\(1),
      I4 => bank11_read(138),
      O => \IP2Bus_Data[1]_i_39_n_0\
    );
\IP2Bus_Data[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEEFFFE"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_4_n_0\,
      I1 => \IP2Bus_Data[1]_i_12_n_0\,
      I2 => \IP2Bus_Data[1]_i_13_n_0\,
      I3 => \IP2Bus_Data[4]_i_16_n_0\,
      I4 => \IP2Bus_Data[1]_i_14_n_0\,
      I5 => \IP2Bus_Data[1]_i_15_n_0\,
      O => \IP2Bus_Data[1]_i_4_n_0\
    );
\IP2Bus_Data[1]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_24_n_0\,
      I1 => \IP2Bus_Data[3]_i_6_1\(1),
      I2 => \IP2Bus_Data_reg[31]\,
      O => \IP2Bus_Data[1]_i_40_n_0\
    );
\IP2Bus_Data[1]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFFDFDFFFFF"
    )
        port map (
      I0 => \adc3_sim_level_reg[0]\,
      I1 => axi_RdAck_r_reg,
      I2 => \IP2Bus_Data[1]_i_19_0\(1),
      I3 => adc3_status(0),
      I4 => \^bus2ip_addr_reg_reg[11]\,
      I5 => \IP2Bus_Data[7]_i_8_0\,
      O => \IP2Bus_Data[1]_i_41_n_0\
    );
\IP2Bus_Data[1]_i_42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF07F7"
    )
        port map (
      I0 => bank15_read(193),
      I1 => \IP2Bus_Data[31]_i_7_1\(1),
      I2 => bank15_read(192),
      I3 => \IP2Bus_Data[31]_i_7_0\(1),
      I4 => \IP2Bus_Data[13]_i_55_n_0\,
      O => \IP2Bus_Data[1]_i_42_n_0\
    );
\IP2Bus_Data[1]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF07F7"
    )
        port map (
      I0 => bank1_read(193),
      I1 => \IP2Bus_Data[31]_i_3_3\(1),
      I2 => bank1_read(192),
      I3 => \IP2Bus_Data[31]_i_3_2\(1),
      I4 => bank1_read(140),
      I5 => bank1_read(139),
      O => \IP2Bus_Data[1]_i_44_n_0\
    );
\IP2Bus_Data[1]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_64_n_0\,
      I1 => \IP2Bus_Data[2]_i_46_n_0\,
      I2 => bank3_read(134),
      I3 => bank3_read(193),
      I4 => bank3_read(192),
      I5 => bank3_read(140),
      O => \IP2Bus_Data[1]_i_46_n_0\
    );
\IP2Bus_Data[1]_i_47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF07F7"
    )
        port map (
      I0 => bank3_read(193),
      I1 => \IP2Bus_Data[31]_i_3_1\(1),
      I2 => bank3_read(192),
      I3 => \IP2Bus_Data[31]_i_3_0\(1),
      I4 => \IP2Bus_Data[2]_i_45_n_0\,
      O => \IP2Bus_Data[1]_i_47_n_0\
    );
\IP2Bus_Data[1]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => bank3_read(139),
      I1 => \IP2Bus_Data[15]_i_33_1\(1),
      O => \IP2Bus_Data[1]_i_48_n_0\
    );
\IP2Bus_Data[1]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => bank13_read(139),
      I1 => \IP2Bus_Data[15]_i_52_1\(1),
      O => \IP2Bus_Data[1]_i_49_n_0\
    );
\IP2Bus_Data[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BABAFFBA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[31]\,
      I1 => \IP2Bus_Data[13]_i_17_n_0\,
      I2 => adc1_do_mon(1),
      I3 => \IP2Bus_Data[1]_i_16_n_0\,
      I4 => \IP2Bus_Data[1]_i_17_n_0\,
      I5 => \IP2Bus_Data[1]_i_18_n_0\,
      O => \IP2Bus_Data[1]_i_5_n_0\
    );
\IP2Bus_Data[1]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF07F7"
    )
        port map (
      I0 => bank13_read(193),
      I1 => \IP2Bus_Data[31]_i_7_2\(1),
      I2 => bank13_read(192),
      I3 => \IP2Bus_Data[31]_i_7_3\(1),
      I4 => bank13_read(140),
      I5 => bank13_read(139),
      O => \IP2Bus_Data[1]_i_50_n_0\
    );
\IP2Bus_Data[1]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF07F7"
    )
        port map (
      I0 => bank11_read(193),
      I1 => \IP2Bus_Data[31]_i_5_1\(1),
      I2 => bank11_read(192),
      I3 => \IP2Bus_Data[31]_i_5_0\(1),
      I4 => bank11_read(140),
      I5 => bank11_read(139),
      O => \IP2Bus_Data[1]_i_52_n_0\
    );
\IP2Bus_Data[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0D0000FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[1]_i_19_n_0\,
      I1 => \IP2Bus_Data[1]_i_20_n_0\,
      I2 => \IP2Bus_Data[15]_i_28_n_0\,
      I3 => \IP2Bus_Data[1]_i_21_n_0\,
      I4 => \IP2Bus_Data_reg[0]_1\,
      I5 => \IP2Bus_Data_reg[2]\,
      O => \IP2Bus_Data[1]_i_6_n_0\
    );
\IP2Bus_Data[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFABFFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[1]_i_8_n_0\,
      I1 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_2\,
      I2 => irq_enables(1),
      I3 => \IP2Bus_Data[1]_i_22_n_0\,
      I4 => \IP2Bus_Data[31]_i_43_n_0\,
      I5 => \IP2Bus_Data[4]_i_7_n_0\,
      O => \IP2Bus_Data[1]_i_7_n_0\
    );
\IP2Bus_Data[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => axi_read_req_r_reg(12),
      I1 => axi_read_req_r_reg(10),
      I2 => axi_read_req_r_reg(11),
      I3 => axi_read_req_r_reg(9),
      I4 => axi_read_req_r_reg(13),
      I5 => \IP2Bus_Data[11]_i_8_n_0\,
      O => \IP2Bus_Data[1]_i_8_n_0\
    );
\IP2Bus_Data[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808080808AA"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_12_n_0\,
      I1 => \IP2Bus_Data[8]_i_9_n_0\,
      I2 => \IP2Bus_Data[1]_i_23_n_0\,
      I3 => \IP2Bus_Data[1]_i_24_n_0\,
      I4 => \IP2Bus_Data[1]_i_25_n_0\,
      I5 => \IP2Bus_Data[4]_i_13_n_0\,
      O => \IP2Bus_Data[1]_i_9_n_0\
    );
\IP2Bus_Data[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAABAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[20]_i_2_n_0\,
      I1 => \IP2Bus_Data[20]_i_3_n_0\,
      I2 => \IP2Bus_Data[20]_i_4_n_0\,
      I3 => \IP2Bus_Data[20]_i_5_n_0\,
      I4 => \IP2Bus_Data[20]_i_6_n_0\,
      I5 => \IP2Bus_Data[31]_i_4_n_0\,
      O => \bus2ip_addr_reg_reg[13]\(20)
    );
\IP2Bus_Data[20]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F77"
    )
        port map (
      I0 => bank11_read(193),
      I1 => \IP2Bus_Data[31]_i_5_1\(20),
      I2 => \IP2Bus_Data[31]_i_5_0\(20),
      I3 => bank11_read(192),
      O => \IP2Bus_Data[20]_i_10_n_0\
    );
\IP2Bus_Data[20]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBABFBFBF"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_4_n_0\,
      I1 => \IP2Bus_Data[31]_i_8_0\(20),
      I2 => bank9_read(192),
      I3 => bank9_read(193),
      I4 => \IP2Bus_Data[31]_i_8_1\(20),
      I5 => \IP2Bus_Data[30]_i_24_n_0\,
      O => \IP2Bus_Data[20]_i_11_n_0\
    );
\IP2Bus_Data[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA080808"
    )
        port map (
      I0 => \IP2Bus_Data_reg[30]_0\,
      I1 => \IP2Bus_Data[24]_i_7_n_0\,
      I2 => \IP2Bus_Data[20]_i_7_n_0\,
      I3 => \IP2Bus_Data[30]_i_9_n_0\,
      I4 => \IP2Bus_Data[20]_i_8_n_0\,
      O => \IP2Bus_Data[20]_i_2_n_0\
    );
\IP2Bus_Data[20]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \IP2Bus_Data_reg[30]\,
      I1 => \IP2Bus_Data[20]_i_9_n_0\,
      I2 => \IP2Bus_Data_reg[5]_0\,
      I3 => \IP2Bus_Data[31]_i_19_n_0\,
      O => \IP2Bus_Data[20]_i_3_n_0\
    );
\IP2Bus_Data[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBF0000FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_15_n_0\,
      I1 => \IP2Bus_Data[31]_i_16_n_0\,
      I2 => \IP2Bus_Data[30]_i_14_n_0\,
      I3 => \IP2Bus_Data[20]_i_10_n_0\,
      I4 => \IP2Bus_Data_reg[31]\,
      I5 => \IP2Bus_Data_reg[2]\,
      O => \IP2Bus_Data[20]_i_4_n_0\
    );
\IP2Bus_Data[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA2A2AAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[0]_1\,
      I1 => bank15_read(193),
      I2 => \IP2Bus_Data[31]_i_7_1\(20),
      I3 => \IP2Bus_Data[31]_i_7_0\(20),
      I4 => bank15_read(192),
      I5 => \IP2Bus_Data[31]_i_21_n_0\,
      O => \IP2Bus_Data[20]_i_5_n_0\
    );
\IP2Bus_Data[20]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAA80000"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_25_n_0\,
      I1 => bank9_read(193),
      I2 => bank9_read(192),
      I3 => bank9_read(140),
      I4 => \IP2Bus_Data[31]_i_29_n_0\,
      I5 => \IP2Bus_Data[20]_i_11_n_0\,
      O => \IP2Bus_Data[20]_i_6_n_0\
    );
\IP2Bus_Data[20]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABFBFBFFFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_41_n_0\,
      I1 => \IP2Bus_Data[31]_i_3_0\(20),
      I2 => bank3_read(192),
      I3 => bank3_read(193),
      I4 => \IP2Bus_Data[31]_i_3_1\(20),
      I5 => \IP2Bus_Data[31]_i_40_n_0\,
      O => \IP2Bus_Data[20]_i_7_n_0\
    );
\IP2Bus_Data[20]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022200020002000"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_31_n_0\,
      I1 => \IP2Bus_Data[31]_i_32_n_0\,
      I2 => \IP2Bus_Data[31]_i_3_2\(20),
      I3 => bank1_read(192),
      I4 => \IP2Bus_Data[31]_i_3_3\(20),
      I5 => bank1_read(193),
      O => \IP2Bus_Data[20]_i_8_n_0\
    );
\IP2Bus_Data[20]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_7_3\(20),
      I1 => bank13_read(192),
      I2 => bank13_read(193),
      I3 => \IP2Bus_Data[31]_i_7_2\(20),
      O => \IP2Bus_Data[20]_i_9_n_0\
    );
\IP2Bus_Data[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAABAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[21]_i_2_n_0\,
      I1 => \IP2Bus_Data[21]_i_3_n_0\,
      I2 => \IP2Bus_Data[21]_i_4_n_0\,
      I3 => \IP2Bus_Data[21]_i_5_n_0\,
      I4 => \IP2Bus_Data[21]_i_6_n_0\,
      I5 => \IP2Bus_Data[31]_i_4_n_0\,
      O => \bus2ip_addr_reg_reg[13]\(21)
    );
\IP2Bus_Data[21]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F77"
    )
        port map (
      I0 => bank11_read(193),
      I1 => \IP2Bus_Data[31]_i_5_1\(21),
      I2 => \IP2Bus_Data[31]_i_5_0\(21),
      I3 => bank11_read(192),
      O => \IP2Bus_Data[21]_i_10_n_0\
    );
\IP2Bus_Data[21]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBABFBFBF"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_4_n_0\,
      I1 => \IP2Bus_Data[31]_i_8_0\(21),
      I2 => bank9_read(192),
      I3 => bank9_read(193),
      I4 => \IP2Bus_Data[31]_i_8_1\(21),
      I5 => \IP2Bus_Data[30]_i_24_n_0\,
      O => \IP2Bus_Data[21]_i_11_n_0\
    );
\IP2Bus_Data[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA080808"
    )
        port map (
      I0 => \IP2Bus_Data_reg[30]_0\,
      I1 => \IP2Bus_Data[24]_i_7_n_0\,
      I2 => \IP2Bus_Data[21]_i_7_n_0\,
      I3 => \IP2Bus_Data[30]_i_9_n_0\,
      I4 => \IP2Bus_Data[21]_i_8_n_0\,
      O => \IP2Bus_Data[21]_i_2_n_0\
    );
\IP2Bus_Data[21]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \IP2Bus_Data_reg[30]\,
      I1 => \IP2Bus_Data[21]_i_9_n_0\,
      I2 => \IP2Bus_Data_reg[5]_0\,
      I3 => \IP2Bus_Data[31]_i_19_n_0\,
      O => \IP2Bus_Data[21]_i_3_n_0\
    );
\IP2Bus_Data[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBF0000FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_15_n_0\,
      I1 => \IP2Bus_Data[31]_i_16_n_0\,
      I2 => \IP2Bus_Data[30]_i_14_n_0\,
      I3 => \IP2Bus_Data[21]_i_10_n_0\,
      I4 => \IP2Bus_Data_reg[31]\,
      I5 => \IP2Bus_Data_reg[2]\,
      O => \IP2Bus_Data[21]_i_4_n_0\
    );
\IP2Bus_Data[21]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA2A2AAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[0]_1\,
      I1 => bank15_read(193),
      I2 => \IP2Bus_Data[31]_i_7_1\(21),
      I3 => \IP2Bus_Data[31]_i_7_0\(21),
      I4 => bank15_read(192),
      I5 => \IP2Bus_Data[31]_i_21_n_0\,
      O => \IP2Bus_Data[21]_i_5_n_0\
    );
\IP2Bus_Data[21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAA80000"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_25_n_0\,
      I1 => bank9_read(193),
      I2 => bank9_read(192),
      I3 => bank9_read(140),
      I4 => \IP2Bus_Data[31]_i_29_n_0\,
      I5 => \IP2Bus_Data[21]_i_11_n_0\,
      O => \IP2Bus_Data[21]_i_6_n_0\
    );
\IP2Bus_Data[21]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABFBFBFFFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_41_n_0\,
      I1 => \IP2Bus_Data[31]_i_3_0\(21),
      I2 => bank3_read(192),
      I3 => bank3_read(193),
      I4 => \IP2Bus_Data[31]_i_3_1\(21),
      I5 => \IP2Bus_Data[31]_i_40_n_0\,
      O => \IP2Bus_Data[21]_i_7_n_0\
    );
\IP2Bus_Data[21]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022200020002000"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_31_n_0\,
      I1 => \IP2Bus_Data[31]_i_32_n_0\,
      I2 => \IP2Bus_Data[31]_i_3_2\(21),
      I3 => bank1_read(192),
      I4 => \IP2Bus_Data[31]_i_3_3\(21),
      I5 => bank1_read(193),
      O => \IP2Bus_Data[21]_i_8_n_0\
    );
\IP2Bus_Data[21]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_7_3\(21),
      I1 => bank13_read(192),
      I2 => bank13_read(193),
      I3 => \IP2Bus_Data[31]_i_7_2\(21),
      O => \IP2Bus_Data[21]_i_9_n_0\
    );
\IP2Bus_Data[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAABAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[22]_i_2_n_0\,
      I1 => \IP2Bus_Data[22]_i_3_n_0\,
      I2 => \IP2Bus_Data[22]_i_4_n_0\,
      I3 => \IP2Bus_Data[22]_i_5_n_0\,
      I4 => \IP2Bus_Data[22]_i_6_n_0\,
      I5 => \IP2Bus_Data[31]_i_4_n_0\,
      O => \bus2ip_addr_reg_reg[13]\(22)
    );
\IP2Bus_Data[22]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_7_3\(22),
      I1 => bank13_read(192),
      I2 => bank13_read(193),
      I3 => \IP2Bus_Data[31]_i_7_2\(22),
      O => \IP2Bus_Data[22]_i_10_n_0\
    );
\IP2Bus_Data[22]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBABFBFBF"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_4_n_0\,
      I1 => \IP2Bus_Data[31]_i_8_0\(22),
      I2 => bank9_read(192),
      I3 => bank9_read(193),
      I4 => \IP2Bus_Data[31]_i_8_1\(22),
      I5 => \IP2Bus_Data[30]_i_24_n_0\,
      O => \IP2Bus_Data[22]_i_11_n_0\
    );
\IP2Bus_Data[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA080808"
    )
        port map (
      I0 => \IP2Bus_Data_reg[30]_0\,
      I1 => \IP2Bus_Data[24]_i_7_n_0\,
      I2 => \IP2Bus_Data[22]_i_7_n_0\,
      I3 => \IP2Bus_Data[30]_i_9_n_0\,
      I4 => \IP2Bus_Data[22]_i_8_n_0\,
      O => \IP2Bus_Data[22]_i_2_n_0\
    );
\IP2Bus_Data[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA2A2AAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[0]_1\,
      I1 => bank15_read(193),
      I2 => \IP2Bus_Data[31]_i_7_1\(22),
      I3 => \IP2Bus_Data[31]_i_7_0\(22),
      I4 => bank15_read(192),
      I5 => \IP2Bus_Data[31]_i_21_n_0\,
      O => \IP2Bus_Data[22]_i_3_n_0\
    );
\IP2Bus_Data[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBF0000FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_15_n_0\,
      I1 => \IP2Bus_Data[31]_i_16_n_0\,
      I2 => \IP2Bus_Data[30]_i_14_n_0\,
      I3 => \IP2Bus_Data[22]_i_9_n_0\,
      I4 => \IP2Bus_Data_reg[31]\,
      I5 => \IP2Bus_Data_reg[2]\,
      O => \IP2Bus_Data[22]_i_4_n_0\
    );
\IP2Bus_Data[22]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA2"
    )
        port map (
      I0 => \IP2Bus_Data_reg[30]\,
      I1 => \IP2Bus_Data[22]_i_10_n_0\,
      I2 => \IP2Bus_Data_reg[5]_0\,
      I3 => \IP2Bus_Data[31]_i_19_n_0\,
      O => \IP2Bus_Data[22]_i_5_n_0\
    );
\IP2Bus_Data[22]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAA80000"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_25_n_0\,
      I1 => bank9_read(193),
      I2 => bank9_read(192),
      I3 => bank9_read(140),
      I4 => \IP2Bus_Data[31]_i_29_n_0\,
      I5 => \IP2Bus_Data[22]_i_11_n_0\,
      O => \IP2Bus_Data[22]_i_6_n_0\
    );
\IP2Bus_Data[22]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABFBFBFFFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_41_n_0\,
      I1 => \IP2Bus_Data[31]_i_3_0\(22),
      I2 => bank3_read(192),
      I3 => bank3_read(193),
      I4 => \IP2Bus_Data[31]_i_3_1\(22),
      I5 => \IP2Bus_Data[31]_i_40_n_0\,
      O => \IP2Bus_Data[22]_i_7_n_0\
    );
\IP2Bus_Data[22]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022200020002000"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_31_n_0\,
      I1 => \IP2Bus_Data[31]_i_32_n_0\,
      I2 => \IP2Bus_Data[31]_i_3_2\(22),
      I3 => bank1_read(192),
      I4 => \IP2Bus_Data[31]_i_3_3\(22),
      I5 => bank1_read(193),
      O => \IP2Bus_Data[22]_i_8_n_0\
    );
\IP2Bus_Data[22]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F77"
    )
        port map (
      I0 => bank11_read(193),
      I1 => \IP2Bus_Data[31]_i_5_1\(22),
      I2 => \IP2Bus_Data[31]_i_5_0\(22),
      I3 => bank11_read(192),
      O => \IP2Bus_Data[22]_i_9_n_0\
    );
\IP2Bus_Data[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAABAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[23]_i_2_n_0\,
      I1 => \IP2Bus_Data[23]_i_3_n_0\,
      I2 => \IP2Bus_Data[23]_i_4_n_0\,
      I3 => \IP2Bus_Data[23]_i_5_n_0\,
      I4 => \IP2Bus_Data[23]_i_6_n_0\,
      I5 => \IP2Bus_Data[31]_i_4_n_0\,
      O => \bus2ip_addr_reg_reg[13]\(23)
    );
\IP2Bus_Data[23]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F77"
    )
        port map (
      I0 => bank11_read(193),
      I1 => \IP2Bus_Data[31]_i_5_1\(23),
      I2 => \IP2Bus_Data[31]_i_5_0\(23),
      I3 => bank11_read(192),
      O => \IP2Bus_Data[23]_i_10_n_0\
    );
\IP2Bus_Data[23]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBABFBFBF"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_4_n_0\,
      I1 => \IP2Bus_Data[31]_i_8_0\(23),
      I2 => bank9_read(192),
      I3 => bank9_read(193),
      I4 => \IP2Bus_Data[31]_i_8_1\(23),
      I5 => \IP2Bus_Data[30]_i_24_n_0\,
      O => \IP2Bus_Data[23]_i_11_n_0\
    );
\IP2Bus_Data[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA080808"
    )
        port map (
      I0 => \IP2Bus_Data_reg[30]_0\,
      I1 => \IP2Bus_Data[24]_i_7_n_0\,
      I2 => \IP2Bus_Data[23]_i_7_n_0\,
      I3 => \IP2Bus_Data[30]_i_9_n_0\,
      I4 => \IP2Bus_Data[23]_i_8_n_0\,
      O => \IP2Bus_Data[23]_i_2_n_0\
    );
\IP2Bus_Data[23]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \IP2Bus_Data_reg[30]\,
      I1 => \IP2Bus_Data[23]_i_9_n_0\,
      I2 => \IP2Bus_Data_reg[5]_0\,
      I3 => \IP2Bus_Data[31]_i_19_n_0\,
      O => \IP2Bus_Data[23]_i_3_n_0\
    );
\IP2Bus_Data[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBF0000FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_15_n_0\,
      I1 => \IP2Bus_Data[31]_i_16_n_0\,
      I2 => \IP2Bus_Data[30]_i_14_n_0\,
      I3 => \IP2Bus_Data[23]_i_10_n_0\,
      I4 => \IP2Bus_Data_reg[31]\,
      I5 => \IP2Bus_Data_reg[2]\,
      O => \IP2Bus_Data[23]_i_4_n_0\
    );
\IP2Bus_Data[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA2A2AAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[0]_1\,
      I1 => bank15_read(193),
      I2 => \IP2Bus_Data[31]_i_7_1\(23),
      I3 => \IP2Bus_Data[31]_i_7_0\(23),
      I4 => bank15_read(192),
      I5 => \IP2Bus_Data[31]_i_21_n_0\,
      O => \IP2Bus_Data[23]_i_5_n_0\
    );
\IP2Bus_Data[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAA80000"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_25_n_0\,
      I1 => bank9_read(193),
      I2 => bank9_read(192),
      I3 => bank9_read(140),
      I4 => \IP2Bus_Data[31]_i_29_n_0\,
      I5 => \IP2Bus_Data[23]_i_11_n_0\,
      O => \IP2Bus_Data[23]_i_6_n_0\
    );
\IP2Bus_Data[23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABFBFBFFFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_41_n_0\,
      I1 => \IP2Bus_Data[31]_i_3_0\(23),
      I2 => bank3_read(192),
      I3 => bank3_read(193),
      I4 => \IP2Bus_Data[31]_i_3_1\(23),
      I5 => \IP2Bus_Data[31]_i_40_n_0\,
      O => \IP2Bus_Data[23]_i_7_n_0\
    );
\IP2Bus_Data[23]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022200020002000"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_31_n_0\,
      I1 => \IP2Bus_Data[31]_i_32_n_0\,
      I2 => \IP2Bus_Data[31]_i_3_2\(23),
      I3 => bank1_read(192),
      I4 => \IP2Bus_Data[31]_i_3_3\(23),
      I5 => bank1_read(193),
      O => \IP2Bus_Data[23]_i_8_n_0\
    );
\IP2Bus_Data[23]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_7_3\(23),
      I1 => bank13_read(192),
      I2 => bank13_read(193),
      I3 => \IP2Bus_Data[31]_i_7_2\(23),
      O => \IP2Bus_Data[23]_i_9_n_0\
    );
\IP2Bus_Data[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAABAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[24]_i_2_n_0\,
      I1 => \IP2Bus_Data[24]_i_3_n_0\,
      I2 => \IP2Bus_Data[24]_i_4_n_0\,
      I3 => \IP2Bus_Data[24]_i_5_n_0\,
      I4 => \IP2Bus_Data[24]_i_6_n_0\,
      I5 => \IP2Bus_Data[31]_i_4_n_0\,
      O => \bus2ip_addr_reg_reg[13]\(24)
    );
\IP2Bus_Data[24]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F77"
    )
        port map (
      I0 => bank11_read(193),
      I1 => \IP2Bus_Data[31]_i_5_1\(24),
      I2 => \IP2Bus_Data[31]_i_5_0\(24),
      I3 => bank11_read(192),
      O => \IP2Bus_Data[24]_i_10_n_0\
    );
\IP2Bus_Data[24]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_7_3\(24),
      I1 => bank13_read(192),
      I2 => bank13_read(193),
      I3 => \IP2Bus_Data[31]_i_7_2\(24),
      O => \IP2Bus_Data[24]_i_11_n_0\
    );
\IP2Bus_Data[24]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBABFBFBF"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_4_n_0\,
      I1 => \IP2Bus_Data[31]_i_8_0\(24),
      I2 => bank9_read(192),
      I3 => bank9_read(193),
      I4 => \IP2Bus_Data[31]_i_8_1\(24),
      I5 => \IP2Bus_Data[30]_i_24_n_0\,
      O => \IP2Bus_Data[24]_i_12_n_0\
    );
\IP2Bus_Data[24]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \axi_read_req_r_i_2__7_n_0\,
      I1 => axi_read_req_r_reg_2,
      I2 => \IP2Bus_Data[4]_i_8_0\,
      I3 => axi_read_req_r_reg_3,
      I4 => axi_read_req_r_reg(4),
      I5 => axi_read_req_r_reg(5),
      O => bank3_read(64)
    );
\IP2Bus_Data[24]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \axi_read_req_r_i_2__7_n_0\,
      I1 => axi_read_req_r_reg_2,
      I2 => axi_read_req_r_reg_6,
      I3 => axi_read_req_r_reg_12,
      I4 => axi_read_req_r_reg(0),
      I5 => axi_read_req_r_reg(1),
      O => bank3_read(14)
    );
\IP2Bus_Data[24]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \axi_read_req_r_i_2__7_n_0\,
      I1 => axi_read_req_r_reg_2,
      I2 => \IP2Bus_Data[30]_i_14_4\,
      I3 => axi_read_req_r_reg(1),
      I4 => axi_read_req_r_reg(3),
      I5 => axi_read_req_r_reg(6),
      O => bank3_read(3)
    );
\IP2Bus_Data[24]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => axi_read_req_r_reg(6),
      I1 => \IP2Bus_Data[30]_i_14_3\,
      I2 => axi_read_req_r_reg_1,
      I3 => axi_read_req_r_reg_2,
      I4 => \axi_read_req_r_i_2__7_n_0\,
      O => \IP2Bus_Data[24]_i_16_n_0\
    );
\IP2Bus_Data[24]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => axi_read_req_r_reg_1,
      I1 => axi_read_req_r_reg(1),
      I2 => axi_read_req_r_reg_7,
      I3 => axi_read_req_r_reg_2,
      I4 => \axi_read_req_r_i_2__7_n_0\,
      O => \IP2Bus_Data[24]_i_17_n_0\
    );
\IP2Bus_Data[24]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => axi_read_req_r_reg(6),
      I1 => \IP2Bus_Data[30]_i_14_3\,
      I2 => axi_read_req_r_reg_6,
      I3 => axi_read_req_r_reg_2,
      I4 => \axi_read_req_r_i_2__7_n_0\,
      O => \IP2Bus_Data[24]_i_18_n_0\
    );
\IP2Bus_Data[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA080808"
    )
        port map (
      I0 => \IP2Bus_Data_reg[30]_0\,
      I1 => \IP2Bus_Data[24]_i_7_n_0\,
      I2 => \IP2Bus_Data[24]_i_8_n_0\,
      I3 => \IP2Bus_Data[30]_i_9_n_0\,
      I4 => \IP2Bus_Data[24]_i_9_n_0\,
      O => \IP2Bus_Data[24]_i_2_n_0\
    );
\IP2Bus_Data[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA2A2AAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[0]_1\,
      I1 => bank15_read(193),
      I2 => \IP2Bus_Data[31]_i_7_1\(24),
      I3 => \IP2Bus_Data[31]_i_7_0\(24),
      I4 => bank15_read(192),
      I5 => \IP2Bus_Data[31]_i_21_n_0\,
      O => \IP2Bus_Data[24]_i_3_n_0\
    );
\IP2Bus_Data[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBF0000FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_15_n_0\,
      I1 => \IP2Bus_Data[31]_i_16_n_0\,
      I2 => \IP2Bus_Data[30]_i_14_n_0\,
      I3 => \IP2Bus_Data[24]_i_10_n_0\,
      I4 => \IP2Bus_Data_reg[31]\,
      I5 => \IP2Bus_Data_reg[2]\,
      O => \IP2Bus_Data[24]_i_4_n_0\
    );
\IP2Bus_Data[24]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA2"
    )
        port map (
      I0 => \IP2Bus_Data_reg[30]\,
      I1 => \IP2Bus_Data[24]_i_11_n_0\,
      I2 => \IP2Bus_Data_reg[5]_0\,
      I3 => \IP2Bus_Data[31]_i_19_n_0\,
      O => \IP2Bus_Data[24]_i_5_n_0\
    );
\IP2Bus_Data[24]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAA80000"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_25_n_0\,
      I1 => bank9_read(193),
      I2 => bank9_read(192),
      I3 => bank9_read(140),
      I4 => \IP2Bus_Data[31]_i_29_n_0\,
      I5 => \IP2Bus_Data[24]_i_12_n_0\,
      O => \IP2Bus_Data[24]_i_6_n_0\
    );
\IP2Bus_Data[24]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => bank3_read(64),
      I1 => bank3_read(14),
      I2 => bank3_read(3),
      I3 => \IP2Bus_Data[24]_i_16_n_0\,
      I4 => \IP2Bus_Data[24]_i_17_n_0\,
      I5 => \IP2Bus_Data[24]_i_18_n_0\,
      O => \IP2Bus_Data[24]_i_7_n_0\
    );
\IP2Bus_Data[24]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABFBFBFFFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_41_n_0\,
      I1 => \IP2Bus_Data[31]_i_3_0\(24),
      I2 => bank3_read(192),
      I3 => bank3_read(193),
      I4 => \IP2Bus_Data[31]_i_3_1\(24),
      I5 => \IP2Bus_Data[31]_i_40_n_0\,
      O => \IP2Bus_Data[24]_i_8_n_0\
    );
\IP2Bus_Data[24]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022200020002000"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_31_n_0\,
      I1 => \IP2Bus_Data[31]_i_32_n_0\,
      I2 => \IP2Bus_Data[31]_i_3_2\(24),
      I3 => bank1_read(192),
      I4 => \IP2Bus_Data[31]_i_3_3\(24),
      I5 => bank1_read(193),
      O => \IP2Bus_Data[24]_i_9_n_0\
    );
\IP2Bus_Data[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAABAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[25]_i_2_n_0\,
      I1 => \IP2Bus_Data[25]_i_3_n_0\,
      I2 => \IP2Bus_Data[25]_i_4_n_0\,
      I3 => \IP2Bus_Data[25]_i_5_n_0\,
      I4 => \IP2Bus_Data[25]_i_6_n_0\,
      I5 => \IP2Bus_Data[31]_i_4_n_0\,
      O => \bus2ip_addr_reg_reg[13]\(25)
    );
\IP2Bus_Data[25]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F77"
    )
        port map (
      I0 => bank11_read(193),
      I1 => \IP2Bus_Data[31]_i_5_1\(25),
      I2 => \IP2Bus_Data[31]_i_5_0\(25),
      I3 => bank11_read(192),
      O => \IP2Bus_Data[25]_i_10_n_0\
    );
\IP2Bus_Data[25]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_7_3\(25),
      I1 => bank13_read(192),
      I2 => bank13_read(193),
      I3 => \IP2Bus_Data[31]_i_7_2\(25),
      O => \IP2Bus_Data[25]_i_11_n_0\
    );
\IP2Bus_Data[25]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBABFBFBF"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_4_n_0\,
      I1 => \IP2Bus_Data[31]_i_8_0\(25),
      I2 => bank9_read(192),
      I3 => bank9_read(193),
      I4 => \IP2Bus_Data[31]_i_8_1\(25),
      I5 => \IP2Bus_Data[30]_i_24_n_0\,
      O => \IP2Bus_Data[25]_i_12_n_0\
    );
\IP2Bus_Data[25]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bank0_read(33),
      I1 => \IP2Bus_Data[31]_i_68_n_0\,
      O => \IP2Bus_Data[25]_i_13_n_0\
    );
\IP2Bus_Data[25]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7FFFFF7F7FF"
    )
        port map (
      I0 => \axi_read_req_r_i_2__1_n_0\,
      I1 => axi_read_req_r_reg_1,
      I2 => axi_read_req_r_reg(6),
      I3 => axi_read_req_r_reg(3),
      I4 => axi_read_req_r_reg(1),
      I5 => axi_read_req_r_reg(0),
      O => \IP2Bus_Data[25]_i_14_n_0\
    );
\IP2Bus_Data[25]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA2AAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[4]_i_23_n_0\,
      I1 => \axi_read_req_r_i_2__1_n_0\,
      I2 => \IP2Bus_Data[25]_i_7_0\,
      I3 => axi_read_req_r_reg(0),
      I4 => axi_read_req_r_reg(1),
      I5 => axi_read_req_r_reg(2),
      O => \IP2Bus_Data[25]_i_15_n_0\
    );
\IP2Bus_Data[25]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \axi_read_req_r_i_2__1_n_0\,
      I1 => adc3_reset_reg,
      O => bank0_read(0)
    );
\IP2Bus_Data[25]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800080"
    )
        port map (
      I0 => \IP2Bus_Data[24]_i_7_n_0\,
      I1 => \IP2Bus_Data[31]_i_3_1\(25),
      I2 => bank3_read(193),
      I3 => bank3_read(192),
      I4 => \IP2Bus_Data[31]_i_3_0\(25),
      O => \IP2Bus_Data[25]_i_17_n_0\
    );
\IP2Bus_Data[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFF4F4F44444444"
    )
        port map (
      I0 => \IP2Bus_Data[25]_i_7_n_0\,
      I1 => \IP2Bus_Data_reg[0]\,
      I2 => \IP2Bus_Data[25]_i_8_n_0\,
      I3 => \IP2Bus_Data[25]_i_9_n_0\,
      I4 => \IP2Bus_Data[30]_i_9_n_0\,
      I5 => \IP2Bus_Data_reg[30]_0\,
      O => \IP2Bus_Data[25]_i_2_n_0\
    );
\IP2Bus_Data[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA2A2AAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[0]_1\,
      I1 => bank15_read(193),
      I2 => \IP2Bus_Data[31]_i_7_1\(25),
      I3 => \IP2Bus_Data[31]_i_7_0\(25),
      I4 => bank15_read(192),
      I5 => \IP2Bus_Data[31]_i_21_n_0\,
      O => \IP2Bus_Data[25]_i_3_n_0\
    );
\IP2Bus_Data[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBF0000FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_15_n_0\,
      I1 => \IP2Bus_Data[31]_i_16_n_0\,
      I2 => \IP2Bus_Data[30]_i_14_n_0\,
      I3 => \IP2Bus_Data[25]_i_10_n_0\,
      I4 => \IP2Bus_Data_reg[31]\,
      I5 => \IP2Bus_Data_reg[2]\,
      O => \IP2Bus_Data[25]_i_4_n_0\
    );
\IP2Bus_Data[25]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \IP2Bus_Data_reg[30]\,
      I1 => \IP2Bus_Data[25]_i_11_n_0\,
      I2 => \IP2Bus_Data_reg[5]_0\,
      I3 => \IP2Bus_Data[31]_i_19_n_0\,
      O => \IP2Bus_Data[25]_i_5_n_0\
    );
\IP2Bus_Data[25]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAA80000"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_25_n_0\,
      I1 => bank9_read(193),
      I2 => bank9_read(192),
      I3 => bank9_read(140),
      I4 => \IP2Bus_Data[31]_i_29_n_0\,
      I5 => \IP2Bus_Data[25]_i_12_n_0\,
      O => \IP2Bus_Data[25]_i_6_n_0\
    );
\IP2Bus_Data[25]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BFBF0FBF"
    )
        port map (
      I0 => \IP2Bus_Data[25]_i_13_n_0\,
      I1 => \IP2Bus_Data[4]_i_7_n_0\,
      I2 => \IP2Bus_Data[11]_i_8_n_0\,
      I3 => \IP2Bus_Data[25]_i_14_n_0\,
      I4 => \IP2Bus_Data[25]_i_15_n_0\,
      I5 => bank0_read(0),
      O => \IP2Bus_Data[25]_i_7_n_0\
    );
\IP2Bus_Data[25]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_41_n_0\,
      I1 => \IP2Bus_Data[31]_i_40_n_0\,
      I2 => \IP2Bus_Data[25]_i_17_n_0\,
      O => \IP2Bus_Data[25]_i_8_n_0\
    );
\IP2Bus_Data[25]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDFDDFFFDFFFDFFF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_31_n_0\,
      I1 => \IP2Bus_Data[31]_i_32_n_0\,
      I2 => bank1_read(192),
      I3 => \IP2Bus_Data[31]_i_3_2\(25),
      I4 => \IP2Bus_Data[31]_i_3_3\(25),
      I5 => bank1_read(193),
      O => \IP2Bus_Data[25]_i_9_n_0\
    );
\IP2Bus_Data[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBFBBBBAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[26]_i_2_n_0\,
      I1 => \IP2Bus_Data[26]_i_3_n_0\,
      I2 => \IP2Bus_Data[26]_i_4_n_0\,
      I3 => \IP2Bus_Data[26]_i_5_n_0\,
      I4 => \IP2Bus_Data[26]_i_6_n_0\,
      I5 => \IP2Bus_Data[31]_i_4_n_0\,
      O => \bus2ip_addr_reg_reg[13]\(26)
    );
\IP2Bus_Data[26]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_7_3\(26),
      I1 => bank13_read(192),
      I2 => bank13_read(193),
      I3 => \IP2Bus_Data[31]_i_7_2\(26),
      O => \IP2Bus_Data[26]_i_10_n_0\
    );
\IP2Bus_Data[26]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F77"
    )
        port map (
      I0 => bank11_read(193),
      I1 => \IP2Bus_Data[31]_i_5_1\(26),
      I2 => \IP2Bus_Data[31]_i_5_0\(26),
      I3 => bank11_read(192),
      O => \IP2Bus_Data[26]_i_11_n_0\
    );
\IP2Bus_Data[26]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080808AA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[30]_0\,
      I1 => \IP2Bus_Data[31]_i_12_n_0\,
      I2 => \IP2Bus_Data[26]_i_7_n_0\,
      I3 => \IP2Bus_Data[29]_i_8_n_0\,
      I4 => \IP2Bus_Data[26]_i_8_n_0\,
      O => \IP2Bus_Data[26]_i_2_n_0\
    );
\IP2Bus_Data[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5557FFFFFFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_25_n_0\,
      I1 => bank9_read(193),
      I2 => bank9_read(192),
      I3 => bank9_read(140),
      I4 => \IP2Bus_Data[31]_i_29_n_0\,
      I5 => \IP2Bus_Data[26]_i_9_n_0\,
      O => \IP2Bus_Data[26]_i_3_n_0\
    );
\IP2Bus_Data[26]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \IP2Bus_Data_reg[30]\,
      I1 => \IP2Bus_Data[26]_i_10_n_0\,
      I2 => \IP2Bus_Data_reg[5]_0\,
      I3 => \IP2Bus_Data[31]_i_19_n_0\,
      O => \IP2Bus_Data[26]_i_4_n_0\
    );
\IP2Bus_Data[26]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBF0000FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_15_n_0\,
      I1 => \IP2Bus_Data[31]_i_16_n_0\,
      I2 => \IP2Bus_Data[30]_i_14_n_0\,
      I3 => \IP2Bus_Data[26]_i_11_n_0\,
      I4 => \IP2Bus_Data_reg[31]\,
      I5 => \IP2Bus_Data_reg[2]\,
      O => \IP2Bus_Data[26]_i_5_n_0\
    );
\IP2Bus_Data[26]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0880000FFFFFFFF"
    )
        port map (
      I0 => bank15_read(193),
      I1 => \IP2Bus_Data[31]_i_7_1\(26),
      I2 => \IP2Bus_Data[31]_i_7_0\(26),
      I3 => bank15_read(192),
      I4 => \IP2Bus_Data[31]_i_21_n_0\,
      I5 => \IP2Bus_Data_reg[0]_1\,
      O => \IP2Bus_Data[26]_i_6_n_0\
    );
\IP2Bus_Data[26]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"557FFF7F"
    )
        port map (
      I0 => \IP2Bus_Data[24]_i_7_n_0\,
      I1 => \IP2Bus_Data[31]_i_3_1\(26),
      I2 => bank3_read(193),
      I3 => bank3_read(192),
      I4 => \IP2Bus_Data[31]_i_3_0\(26),
      O => \IP2Bus_Data[26]_i_7_n_0\
    );
\IP2Bus_Data[26]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F77"
    )
        port map (
      I0 => bank1_read(193),
      I1 => \IP2Bus_Data[31]_i_3_3\(26),
      I2 => \IP2Bus_Data[31]_i_3_2\(26),
      I3 => bank1_read(192),
      O => \IP2Bus_Data[26]_i_8_n_0\
    );
\IP2Bus_Data[26]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000045404040"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_4_n_0\,
      I1 => \IP2Bus_Data[31]_i_8_0\(26),
      I2 => bank9_read(192),
      I3 => bank9_read(193),
      I4 => \IP2Bus_Data[31]_i_8_1\(26),
      I5 => \IP2Bus_Data[30]_i_24_n_0\,
      O => \IP2Bus_Data[26]_i_9_n_0\
    );
\IP2Bus_Data[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAABAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[27]_i_2_n_0\,
      I1 => \IP2Bus_Data[27]_i_3_n_0\,
      I2 => \IP2Bus_Data[27]_i_4_n_0\,
      I3 => \IP2Bus_Data[27]_i_5_n_0\,
      I4 => \IP2Bus_Data[27]_i_6_n_0\,
      I5 => \IP2Bus_Data[31]_i_4_n_0\,
      O => \bus2ip_addr_reg_reg[13]\(27)
    );
\IP2Bus_Data[27]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_7_3\(27),
      I1 => bank13_read(192),
      I2 => bank13_read(193),
      I3 => \IP2Bus_Data[31]_i_7_2\(27),
      O => \IP2Bus_Data[27]_i_10_n_0\
    );
\IP2Bus_Data[27]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBABFBFBF"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_4_n_0\,
      I1 => \IP2Bus_Data[31]_i_8_0\(27),
      I2 => bank9_read(192),
      I3 => bank9_read(193),
      I4 => \IP2Bus_Data[31]_i_8_1\(27),
      I5 => \IP2Bus_Data[30]_i_24_n_0\,
      O => \IP2Bus_Data[27]_i_11_n_0\
    );
\IP2Bus_Data[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080808AA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[30]_0\,
      I1 => \IP2Bus_Data[31]_i_12_n_0\,
      I2 => \IP2Bus_Data[27]_i_7_n_0\,
      I3 => \IP2Bus_Data[29]_i_8_n_0\,
      I4 => \IP2Bus_Data[27]_i_8_n_0\,
      O => \IP2Bus_Data[27]_i_2_n_0\
    );
\IP2Bus_Data[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA2A2AAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[0]_1\,
      I1 => bank15_read(193),
      I2 => \IP2Bus_Data[31]_i_7_1\(27),
      I3 => \IP2Bus_Data[31]_i_7_0\(27),
      I4 => bank15_read(192),
      I5 => \IP2Bus_Data[31]_i_21_n_0\,
      O => \IP2Bus_Data[27]_i_3_n_0\
    );
\IP2Bus_Data[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBF0000FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_15_n_0\,
      I1 => \IP2Bus_Data[31]_i_16_n_0\,
      I2 => \IP2Bus_Data[30]_i_14_n_0\,
      I3 => \IP2Bus_Data[27]_i_9_n_0\,
      I4 => \IP2Bus_Data_reg[31]\,
      I5 => \IP2Bus_Data_reg[2]\,
      O => \IP2Bus_Data[27]_i_4_n_0\
    );
\IP2Bus_Data[27]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA2"
    )
        port map (
      I0 => \IP2Bus_Data_reg[30]\,
      I1 => \IP2Bus_Data[27]_i_10_n_0\,
      I2 => \IP2Bus_Data_reg[5]_0\,
      I3 => \IP2Bus_Data[31]_i_19_n_0\,
      O => \IP2Bus_Data[27]_i_5_n_0\
    );
\IP2Bus_Data[27]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAA80000"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_25_n_0\,
      I1 => bank9_read(193),
      I2 => bank9_read(192),
      I3 => bank9_read(140),
      I4 => \IP2Bus_Data[31]_i_29_n_0\,
      I5 => \IP2Bus_Data[27]_i_11_n_0\,
      O => \IP2Bus_Data[27]_i_6_n_0\
    );
\IP2Bus_Data[27]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"557FFF7F"
    )
        port map (
      I0 => \IP2Bus_Data[24]_i_7_n_0\,
      I1 => \IP2Bus_Data[31]_i_3_1\(27),
      I2 => bank3_read(193),
      I3 => bank3_read(192),
      I4 => \IP2Bus_Data[31]_i_3_0\(27),
      O => \IP2Bus_Data[27]_i_7_n_0\
    );
\IP2Bus_Data[27]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F77"
    )
        port map (
      I0 => bank1_read(193),
      I1 => \IP2Bus_Data[31]_i_3_3\(27),
      I2 => \IP2Bus_Data[31]_i_3_2\(27),
      I3 => bank1_read(192),
      O => \IP2Bus_Data[27]_i_8_n_0\
    );
\IP2Bus_Data[27]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F77"
    )
        port map (
      I0 => bank11_read(193),
      I1 => \IP2Bus_Data[31]_i_5_1\(27),
      I2 => \IP2Bus_Data[31]_i_5_0\(27),
      I3 => bank11_read(192),
      O => \IP2Bus_Data[27]_i_9_n_0\
    );
\IP2Bus_Data[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAABAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[28]_i_2_n_0\,
      I1 => \IP2Bus_Data[28]_i_3_n_0\,
      I2 => \IP2Bus_Data[28]_i_4_n_0\,
      I3 => \IP2Bus_Data[28]_i_5_n_0\,
      I4 => \IP2Bus_Data[28]_i_6_n_0\,
      I5 => \IP2Bus_Data[31]_i_4_n_0\,
      O => \bus2ip_addr_reg_reg[13]\(28)
    );
\IP2Bus_Data[28]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_7_3\(28),
      I1 => bank13_read(192),
      I2 => bank13_read(193),
      I3 => \IP2Bus_Data[31]_i_7_2\(28),
      O => \IP2Bus_Data[28]_i_10_n_0\
    );
\IP2Bus_Data[28]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBABFBFBF"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_4_n_0\,
      I1 => \IP2Bus_Data[31]_i_8_0\(28),
      I2 => bank9_read(192),
      I3 => bank9_read(193),
      I4 => \IP2Bus_Data[31]_i_8_1\(28),
      I5 => \IP2Bus_Data[30]_i_24_n_0\,
      O => \IP2Bus_Data[28]_i_11_n_0\
    );
\IP2Bus_Data[28]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080808AA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[30]_0\,
      I1 => \IP2Bus_Data[31]_i_12_n_0\,
      I2 => \IP2Bus_Data[28]_i_7_n_0\,
      I3 => \IP2Bus_Data[29]_i_8_n_0\,
      I4 => \IP2Bus_Data[28]_i_8_n_0\,
      O => \IP2Bus_Data[28]_i_2_n_0\
    );
\IP2Bus_Data[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA2A2AAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[0]_1\,
      I1 => bank15_read(193),
      I2 => \IP2Bus_Data[31]_i_7_1\(28),
      I3 => \IP2Bus_Data[31]_i_7_0\(28),
      I4 => bank15_read(192),
      I5 => \IP2Bus_Data[31]_i_21_n_0\,
      O => \IP2Bus_Data[28]_i_3_n_0\
    );
\IP2Bus_Data[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBF0000FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_15_n_0\,
      I1 => \IP2Bus_Data[31]_i_16_n_0\,
      I2 => \IP2Bus_Data[30]_i_14_n_0\,
      I3 => \IP2Bus_Data[28]_i_9_n_0\,
      I4 => \IP2Bus_Data_reg[31]\,
      I5 => \IP2Bus_Data_reg[2]\,
      O => \IP2Bus_Data[28]_i_4_n_0\
    );
\IP2Bus_Data[28]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA2"
    )
        port map (
      I0 => \IP2Bus_Data_reg[30]\,
      I1 => \IP2Bus_Data[28]_i_10_n_0\,
      I2 => \IP2Bus_Data_reg[5]_0\,
      I3 => \IP2Bus_Data[31]_i_19_n_0\,
      O => \IP2Bus_Data[28]_i_5_n_0\
    );
\IP2Bus_Data[28]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAA80000"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_25_n_0\,
      I1 => bank9_read(193),
      I2 => bank9_read(192),
      I3 => bank9_read(140),
      I4 => \IP2Bus_Data[31]_i_29_n_0\,
      I5 => \IP2Bus_Data[28]_i_11_n_0\,
      O => \IP2Bus_Data[28]_i_6_n_0\
    );
\IP2Bus_Data[28]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"557FFF7F"
    )
        port map (
      I0 => \IP2Bus_Data[24]_i_7_n_0\,
      I1 => \IP2Bus_Data[31]_i_3_1\(28),
      I2 => bank3_read(193),
      I3 => bank3_read(192),
      I4 => \IP2Bus_Data[31]_i_3_0\(28),
      O => \IP2Bus_Data[28]_i_7_n_0\
    );
\IP2Bus_Data[28]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F77"
    )
        port map (
      I0 => bank1_read(193),
      I1 => \IP2Bus_Data[31]_i_3_3\(28),
      I2 => \IP2Bus_Data[31]_i_3_2\(28),
      I3 => bank1_read(192),
      O => \IP2Bus_Data[28]_i_8_n_0\
    );
\IP2Bus_Data[28]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F77"
    )
        port map (
      I0 => bank11_read(193),
      I1 => \IP2Bus_Data[31]_i_5_1\(28),
      I2 => \IP2Bus_Data[31]_i_5_0\(28),
      I3 => bank11_read(192),
      O => \IP2Bus_Data[28]_i_9_n_0\
    );
\IP2Bus_Data[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAABAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[29]_i_2_n_0\,
      I1 => \IP2Bus_Data[29]_i_3_n_0\,
      I2 => \IP2Bus_Data[29]_i_4_n_0\,
      I3 => \IP2Bus_Data[29]_i_5_n_0\,
      I4 => \IP2Bus_Data[29]_i_6_n_0\,
      I5 => \IP2Bus_Data[31]_i_4_n_0\,
      O => \bus2ip_addr_reg_reg[13]\(29)
    );
\IP2Bus_Data[29]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_7_3\(29),
      I1 => bank13_read(192),
      I2 => bank13_read(193),
      I3 => \IP2Bus_Data[31]_i_7_2\(29),
      O => \IP2Bus_Data[29]_i_10_n_0\
    );
\IP2Bus_Data[29]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F77"
    )
        port map (
      I0 => bank11_read(193),
      I1 => \IP2Bus_Data[31]_i_5_1\(29),
      I2 => \IP2Bus_Data[31]_i_5_0\(29),
      I3 => bank11_read(192),
      O => \IP2Bus_Data[29]_i_11_n_0\
    );
\IP2Bus_Data[29]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBABFBFBF"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_4_n_0\,
      I1 => \IP2Bus_Data[31]_i_8_0\(29),
      I2 => bank9_read(192),
      I3 => bank9_read(193),
      I4 => \IP2Bus_Data[31]_i_8_1\(29),
      I5 => \IP2Bus_Data[30]_i_24_n_0\,
      O => \IP2Bus_Data[29]_i_12_n_0\
    );
\IP2Bus_Data[29]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080800000000000"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[14]_3\,
      I1 => axi_read_req_r_reg(3),
      I2 => axi_read_req_r_reg(6),
      I3 => axi_read_req_r_reg(0),
      I4 => axi_read_req_r_reg(1),
      I5 => axi_read_req_r_reg_1,
      O => \IP2Bus_Data[29]_i_13_n_0\
    );
\IP2Bus_Data[29]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0111"
    )
        port map (
      I0 => bank1_read(192),
      I1 => bank1_read(193),
      I2 => \dac0_fifo_disable_reg[0]\,
      I3 => \^bus2ip_addr_reg_reg[14]_3\,
      O => \IP2Bus_Data[29]_i_14_n_0\
    );
\IP2Bus_Data[29]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080808AA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[30]_0\,
      I1 => \IP2Bus_Data[31]_i_12_n_0\,
      I2 => \IP2Bus_Data[29]_i_7_n_0\,
      I3 => \IP2Bus_Data[29]_i_8_n_0\,
      I4 => \IP2Bus_Data[29]_i_9_n_0\,
      O => \IP2Bus_Data[29]_i_2_n_0\
    );
\IP2Bus_Data[29]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \IP2Bus_Data_reg[30]\,
      I1 => \IP2Bus_Data[29]_i_10_n_0\,
      I2 => \IP2Bus_Data_reg[5]_0\,
      I3 => \IP2Bus_Data[31]_i_19_n_0\,
      O => \IP2Bus_Data[29]_i_3_n_0\
    );
\IP2Bus_Data[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBF0000FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_15_n_0\,
      I1 => \IP2Bus_Data[31]_i_16_n_0\,
      I2 => \IP2Bus_Data[30]_i_14_n_0\,
      I3 => \IP2Bus_Data[29]_i_11_n_0\,
      I4 => \IP2Bus_Data_reg[31]\,
      I5 => \IP2Bus_Data_reg[2]\,
      O => \IP2Bus_Data[29]_i_4_n_0\
    );
\IP2Bus_Data[29]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA2A2AAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[0]_1\,
      I1 => bank15_read(193),
      I2 => \IP2Bus_Data[31]_i_7_1\(29),
      I3 => \IP2Bus_Data[31]_i_7_0\(29),
      I4 => bank15_read(192),
      I5 => \IP2Bus_Data[31]_i_21_n_0\,
      O => \IP2Bus_Data[29]_i_5_n_0\
    );
\IP2Bus_Data[29]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAA80000"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_25_n_0\,
      I1 => bank9_read(193),
      I2 => bank9_read(192),
      I3 => bank9_read(140),
      I4 => \IP2Bus_Data[31]_i_29_n_0\,
      I5 => \IP2Bus_Data[29]_i_12_n_0\,
      O => \IP2Bus_Data[29]_i_6_n_0\
    );
\IP2Bus_Data[29]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"557FFF7F"
    )
        port map (
      I0 => \IP2Bus_Data[24]_i_7_n_0\,
      I1 => \IP2Bus_Data[31]_i_3_1\(29),
      I2 => bank3_read(193),
      I3 => bank3_read(192),
      I4 => \IP2Bus_Data[31]_i_3_0\(29),
      O => \IP2Bus_Data[29]_i_7_n_0\
    );
\IP2Bus_Data[29]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[4]_i_13_n_0\,
      I1 => \IP2Bus_Data[31]_i_37_n_0\,
      I2 => \IP2Bus_Data[29]_i_13_n_0\,
      I3 => \IP2Bus_Data[29]_i_14_n_0\,
      I4 => \IP2Bus_Data[31]_i_32_n_0\,
      I5 => \IP2Bus_Data[31]_i_31_n_0\,
      O => \IP2Bus_Data[29]_i_8_n_0\
    );
\IP2Bus_Data[29]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F77"
    )
        port map (
      I0 => bank1_read(193),
      I1 => \IP2Bus_Data[31]_i_3_3\(29),
      I2 => \IP2Bus_Data[31]_i_3_2\(29),
      I3 => bank1_read(192),
      O => \IP2Bus_Data[29]_i_9_n_0\
    );
\IP2Bus_Data[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABABABAAABABA"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_2_n_0\,
      I1 => \IP2Bus_Data[2]_i_3_n_0\,
      I2 => \IP2Bus_Data[31]_i_4_n_0\,
      I3 => \IP2Bus_Data[2]_i_4_n_0\,
      I4 => \IP2Bus_Data_reg[2]\,
      I5 => \IP2Bus_Data[2]_i_5_n_0\,
      O => \bus2ip_addr_reg_reg[13]\(2)
    );
\IP2Bus_Data[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFF4F4F44444444"
    )
        port map (
      I0 => \IP2Bus_Data[10]_i_9_n_0\,
      I1 => p_44_in(2),
      I2 => \IP2Bus_Data[2]_i_25_n_0\,
      I3 => \IP2Bus_Data[2]_i_26_n_0\,
      I4 => \IP2Bus_Data[8]_i_9_n_0\,
      I5 => \IP2Bus_Data[15]_i_12_n_0\,
      O => \IP2Bus_Data[2]_i_10_n_0\
    );
\IP2Bus_Data[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000B0000"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_27_n_0\,
      I1 => \IP2Bus_Data[15]_i_46_n_0\,
      I2 => \IP2Bus_Data[2]_i_28_n_0\,
      I3 => \IP2Bus_Data[2]_i_29_n_0\,
      I4 => \IP2Bus_Data[31]_i_29_n_0\,
      I5 => \IP2Bus_Data[3]_i_36_n_0\,
      O => \IP2Bus_Data[2]_i_11_n_0\
    );
\IP2Bus_Data[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEAEFBFBEAAA"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_61_n_0\,
      I1 => \IP2Bus_Data[31]_i_62_n_0\,
      I2 => \^bus2ip_addr_reg_reg[16]_3\,
      I3 => \IP2Bus_Data[2]_i_3_0\,
      I4 => \IP2Bus_Data[2]_i_31_n_0\,
      I5 => \IP2Bus_Data[2]_i_32_n_0\,
      O => \IP2Bus_Data[2]_i_12_n_0\
    );
\IP2Bus_Data[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8080FF80"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[16]_1\,
      I1 => adc0_do_mon(2),
      I2 => \IP2Bus_Data_reg[5]_1\,
      I3 => dac1_do_mon(2),
      I4 => \^bus2ip_addr_reg_reg[16]_6\,
      I5 => \IP2Bus_Data_reg[2]\,
      O => \IP2Bus_Data[2]_i_13_n_0\
    );
\IP2Bus_Data[2]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_70_n_0\,
      I1 => adc2_do_mon(2),
      I2 => \IP2Bus_Data[13]_i_38_n_0\,
      I3 => adc3_do_mon(2),
      O => \IP2Bus_Data[2]_i_14_n_0\
    );
\IP2Bus_Data[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0222022222220222"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_33_n_0\,
      I1 => \IP2Bus_Data[3]_i_43_n_0\,
      I2 => \IP2Bus_Data[2]_i_34_n_0\,
      I3 => \IP2Bus_Data[31]_i_57_n_0\,
      I4 => \IP2Bus_Data[31]_i_56_n_0\,
      I5 => \IP2Bus_Data[2]_i_35_n_0\,
      O => \IP2Bus_Data[2]_i_15_n_0\
    );
\IP2Bus_Data[2]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[31]\,
      I1 => \IP2Bus_Data[13]_i_17_n_0\,
      I2 => adc1_do_mon(2),
      O => \IP2Bus_Data[2]_i_16_n_0\
    );
\IP2Bus_Data[2]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0222022222220222"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_36_n_0\,
      I1 => \IP2Bus_Data[3]_i_48_n_0\,
      I2 => \IP2Bus_Data[2]_i_37_n_0\,
      I3 => \IP2Bus_Data[31]_i_52_n_0\,
      I4 => \IP2Bus_Data[3]_i_45_n_0\,
      I5 => \IP2Bus_Data[2]_i_38_n_0\,
      O => \IP2Bus_Data[2]_i_17_n_0\
    );
\IP2Bus_Data[2]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_22_n_0\,
      I1 => \IP2Bus_Data_reg[3]\(2),
      O => \IP2Bus_Data[2]_i_18_n_0\
    );
\IP2Bus_Data[2]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_24_n_0\,
      I1 => \IP2Bus_Data[3]_i_6_1\(2),
      I2 => \IP2Bus_Data_reg[31]\,
      O => \IP2Bus_Data[2]_i_19_n_0\
    );
\IP2Bus_Data[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB8B8B8B88"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_6_n_0\,
      I1 => \IP2Bus_Data_reg[0]\,
      I2 => \IP2Bus_Data[2]_i_7_n_0\,
      I3 => \IP2Bus_Data[2]_i_8_n_0\,
      I4 => \IP2Bus_Data[2]_i_9_n_0\,
      I5 => \IP2Bus_Data[2]_i_10_n_0\,
      O => \IP2Bus_Data[2]_i_2_n_0\
    );
\IP2Bus_Data[2]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBABBBABBFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_26_n_0\,
      I1 => \IP2Bus_Data[3]_i_25_n_0\,
      I2 => \IP2Bus_Data[2]_i_39_n_0\,
      I3 => \IP2Bus_Data[2]_i_40_n_0\,
      I4 => \IP2Bus_Data[2]_i_41_n_0\,
      I5 => \IP2Bus_Data[31]_i_15_n_0\,
      O => \IP2Bus_Data[2]_i_20_n_0\
    );
\IP2Bus_Data[2]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000AAABAAAB"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_42_n_0\,
      I1 => \IP2Bus_Data[2]_i_43_n_0\,
      I2 => \IP2Bus_Data[2]_i_44_n_0\,
      I3 => \IP2Bus_Data[2]_i_45_n_0\,
      I4 => \IP2Bus_Data[15]_i_33_0\(2),
      I5 => bank3_read(138),
      O => \IP2Bus_Data[2]_i_21_n_0\
    );
\IP2Bus_Data[2]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \IP2Bus_Data[24]_i_16_n_0\,
      I1 => \IP2Bus_Data[24]_i_17_n_0\,
      I2 => \IP2Bus_Data[24]_i_18_n_0\,
      I3 => \IP2Bus_Data[2]_i_46_n_0\,
      I4 => bank3_read(134),
      I5 => bank3_read(137),
      O => \IP2Bus_Data[2]_i_22_n_0\
    );
\IP2Bus_Data[2]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5C000000"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_8_0\,
      I1 => adc3_cmn_irq_en_reg,
      I2 => \IP2Bus_Data[0]_i_27_0\,
      I3 => axi_RdAck_r_i_8_n_0,
      I4 => dac12_irq_en,
      O => \IP2Bus_Data[2]_i_23_n_0\
    );
\IP2Bus_Data[2]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_8_0\,
      I1 => axi_RdAck_r_i_8_n_0,
      I2 => status(1),
      O => \IP2Bus_Data[2]_i_24_n_0\
    );
\IP2Bus_Data[2]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFBFBFB"
    )
        port map (
      I0 => \IP2Bus_Data[4]_i_41_n_0\,
      I1 => p_34_in(2),
      I2 => \IP2Bus_Data[0]_i_63_n_0\,
      I3 => \IP2Bus_Data[2]_i_10_0\,
      I4 => \^bus2ip_addr_reg_reg[2]\,
      I5 => \IP2Bus_Data[2]_i_10_1\,
      O => \IP2Bus_Data[2]_i_25_n_0\
    );
\IP2Bus_Data[2]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF7070"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_40_1\(2),
      I1 => bank1_read(139),
      I2 => \IP2Bus_Data[2]_i_48_n_0\,
      I3 => \IP2Bus_Data[15]_i_40_0\(2),
      I4 => bank1_read(138),
      O => \IP2Bus_Data[2]_i_26_n_0\
    );
\IP2Bus_Data[2]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4744477747774777"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_3_1\(0),
      I1 => bank9_read(137),
      I2 => STATUS_COMMON(2),
      I3 => bank9_read(138),
      I4 => \IP2Bus_Data[15]_i_16_0\(2),
      I5 => bank9_read(139),
      O => \IP2Bus_Data[2]_i_27_n_0\
    );
\IP2Bus_Data[2]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022200020002000"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_25_n_0\,
      I1 => bank9_read(140),
      I2 => \IP2Bus_Data[31]_i_8_0\(2),
      I3 => bank9_read(192),
      I4 => \IP2Bus_Data[31]_i_8_1\(2),
      I5 => bank9_read(193),
      O => \IP2Bus_Data[2]_i_28_n_0\
    );
\IP2Bus_Data[2]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F300E222F300C000"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_11_0\,
      I1 => \^bus2ip_addr_reg_reg[16]_4\,
      I2 => adc02_overvol_irq,
      I3 => \IP2Bus_Data[15]_i_16_1\(0),
      I4 => bank9_read(135),
      I5 => \^bus2ip_addr_reg_reg[16]_5\,
      O => \IP2Bus_Data[2]_i_29_n_0\
    );
\IP2Bus_Data[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F755F7F7"
    )
        port map (
      I0 => \IP2Bus_Data_reg[2]_2\,
      I1 => \IP2Bus_Data_reg[3]_0\(2),
      I2 => \IP2Bus_Data[11]_i_12_n_0\,
      I3 => \IP2Bus_Data[2]_i_11_n_0\,
      I4 => \IP2Bus_Data[2]_i_12_n_0\,
      I5 => \IP2Bus_Data[2]_i_13_n_0\,
      O => \IP2Bus_Data[2]_i_3_n_0\
    );
\IP2Bus_Data[2]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[2]_4\,
      I1 => \IP2Bus_Data[2]_i_12_0\,
      I2 => adc02_irq_en,
      I3 => \IP2Bus_Data[31]_i_62_n_0\,
      O => \IP2Bus_Data[2]_i_31_n_0\
    );
\IP2Bus_Data[2]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCF00CF"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_3_0\(0),
      I1 => \IP2Bus_Data[15]_i_13_0\(0),
      I2 => bank9_read(133),
      I3 => \^bus2ip_addr_reg_reg[2]_6\,
      I4 => adc01_overvol_irq,
      I5 => bank9_read(131),
      O => \IP2Bus_Data[2]_i_32_n_0\
    );
\IP2Bus_Data[2]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"707F202FFFFFFFFF"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_3\,
      I1 => \IP2Bus_Data[2]_i_15_0\,
      I2 => \IP2Bus_Data[15]_i_62_n_0\,
      I3 => \IP2Bus_Data[2]_i_52_n_0\,
      I4 => \IP2Bus_Data[2]_i_53_n_0\,
      I5 => \IP2Bus_Data[15]_i_61_n_0\,
      O => \IP2Bus_Data[2]_i_33_n_0\
    );
\IP2Bus_Data[2]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F3F3F55555500"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_54_n_0\,
      I1 => adc32_overvol_irq,
      I2 => \IP2Bus_Data[15]_i_27_2\(0),
      I3 => \IP2Bus_Data[2]_i_55_n_0\,
      I4 => \IP2Bus_Data[15]_i_98_n_0\,
      I5 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_4\,
      O => \IP2Bus_Data[2]_i_34_n_0\
    );
\IP2Bus_Data[2]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF07F707F707F7"
    )
        port map (
      I0 => bank15_read(193),
      I1 => \IP2Bus_Data[31]_i_7_1\(2),
      I2 => bank15_read(192),
      I3 => \IP2Bus_Data[31]_i_7_0\(2),
      I4 => \^bus2ip_addr_reg_reg[11]\,
      I5 => \dac0_fifo_disable_reg[0]\,
      O => \IP2Bus_Data[2]_i_35_n_0\
    );
\IP2Bus_Data[2]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFBBBBFABABBBB"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_49_n_0\,
      I1 => \IP2Bus_Data[2]_i_56_n_0\,
      I2 => \^bus2ip_addr_reg_reg[14]_6\,
      I3 => \IP2Bus_Data[2]_i_17_0\,
      I4 => \IP2Bus_Data[3]_i_52_n_0\,
      I5 => \IP2Bus_Data[2]_i_58_n_0\,
      O => \IP2Bus_Data[2]_i_36_n_0\
    );
\IP2Bus_Data[2]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FF70FF70"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_52_2\(0),
      I1 => adc22_overvol_irq,
      I2 => \^bus2ip_addr_reg_reg[14]_10\,
      I3 => \IP2Bus_Data[2]_i_59_n_0\,
      I4 => \IP2Bus_Data[2]_i_60_n_0\,
      I5 => \IP2Bus_Data[31]_i_73_n_0\,
      O => \IP2Bus_Data[2]_i_37_n_0\
    );
\IP2Bus_Data[2]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_7_3\(2),
      I1 => bank13_read(192),
      I2 => bank13_read(193),
      I3 => \IP2Bus_Data[31]_i_7_2\(2),
      O => \IP2Bus_Data[2]_i_38_n_0\
    );
\IP2Bus_Data[2]_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0080"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_20_0\,
      I1 => adc3_cmn_irq_en_reg,
      I2 => \^bus2ip_addr_reg_reg[15]_0\,
      I3 => adc12_irq_en,
      I4 => \^bus2ip_addr_reg_reg[2]_2\,
      O => \IP2Bus_Data[2]_i_39_n_0\
    );
\IP2Bus_Data[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A888A8A8A888A88"
    )
        port map (
      I0 => \IP2Bus_Data_reg[0]_1\,
      I1 => \IP2Bus_Data[2]_i_14_n_0\,
      I2 => \IP2Bus_Data_reg[2]_0\,
      I3 => \IP2Bus_Data[2]_i_15_n_0\,
      I4 => \IP2Bus_Data[11]_i_19_n_0\,
      I5 => \IP2Bus_Data[3]_i_4_0\(1),
      O => \IP2Bus_Data[2]_i_4_n_0\
    );
\IP2Bus_Data[2]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFC0C0404"
    )
        port map (
      I0 => bank11_read(131),
      I1 => \IP2Bus_Data[2]_i_61_n_0\,
      I2 => \^bus2ip_addr_reg_reg[14]_4\,
      I3 => adc10_overvol_irq,
      I4 => \IP2Bus_Data[15]_i_5_0\(0),
      I5 => \IP2Bus_Data[31]_i_44_n_0\,
      O => \IP2Bus_Data[2]_i_40_n_0\
    );
\IP2Bus_Data[2]_i_41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF44F4"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_62_n_0\,
      I1 => \IP2Bus_Data[30]_i_14_n_0\,
      I2 => \IP2Bus_Data[15]_i_56_n_0\,
      I3 => \IP2Bus_Data[2]_i_63_n_0\,
      I4 => \IP2Bus_Data[2]_i_64_n_0\,
      O => \IP2Bus_Data[2]_i_41_n_0\
    );
\IP2Bus_Data[2]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \IP2Bus_Data[8]_i_10_0\,
      I1 => axi_read_req_r_reg(6),
      I2 => axi_read_req_r_reg(3),
      I3 => axi_read_req_r_reg_2,
      I4 => \axi_read_req_r_i_2__7_n_0\,
      I5 => \IP2Bus_Data[15]_i_33_1\(2),
      O => \IP2Bus_Data[2]_i_42_n_0\
    );
\IP2Bus_Data[2]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF3FFFFFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_3_1\(2),
      I1 => \axi_read_req_r_i_2__7_n_0\,
      I2 => axi_read_req_r_reg_2,
      I3 => \IP2Bus_Data[30]_i_14_3\,
      I4 => axi_read_req_r_reg(0),
      I5 => \IP2Bus_Data[30]_i_14_0\,
      O => \IP2Bus_Data[2]_i_43_n_0\
    );
\IP2Bus_Data[2]_i_44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \IP2Bus_Data[30]_i_14_0\,
      I1 => axi_read_req_r_reg_3,
      I2 => axi_read_req_r_reg_2,
      I3 => \axi_read_req_r_i_2__7_n_0\,
      I4 => \IP2Bus_Data[31]_i_3_0\(2),
      O => \IP2Bus_Data[2]_i_44_n_0\
    );
\IP2Bus_Data[2]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800000000000000"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_50_0\,
      I1 => axi_read_req_r_reg_6,
      I2 => \IP2Bus_Data[8]_i_10_0\,
      I3 => \IP2Bus_Data[30]_i_14_1\,
      I4 => axi_read_req_r_reg_2,
      I5 => \axi_read_req_r_i_2__7_n_0\,
      O => \IP2Bus_Data[2]_i_45_n_0\
    );
\IP2Bus_Data[2]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0777FFFFFFFFFFFF"
    )
        port map (
      I0 => axi_read_req_r_reg_5,
      I1 => axi_read_req_r_reg_1,
      I2 => \IP2Bus_Data[2]_i_29_0\,
      I3 => axi_read_req_r_reg_6,
      I4 => axi_read_req_r_reg_2,
      I5 => \axi_read_req_r_i_2__7_n_0\,
      O => \IP2Bus_Data[2]_i_46_n_0\
    );
\IP2Bus_Data[2]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF07F7"
    )
        port map (
      I0 => bank1_read(193),
      I1 => \IP2Bus_Data[31]_i_3_3\(2),
      I2 => bank1_read(192),
      I3 => \IP2Bus_Data[31]_i_3_2\(2),
      I4 => bank1_read(140),
      I5 => bank1_read(139),
      O => \IP2Bus_Data[2]_i_48_n_0\
    );
\IP2Bus_Data[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEE0000EAEEEAEE"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_16_n_0\,
      I1 => \IP2Bus_Data_reg[2]_1\,
      I2 => \IP2Bus_Data[2]_i_17_n_0\,
      I3 => \IP2Bus_Data[2]_i_18_n_0\,
      I4 => \IP2Bus_Data[2]_i_19_n_0\,
      I5 => \IP2Bus_Data[2]_i_20_n_0\,
      O => \IP2Bus_Data[2]_i_5_n_0\
    );
\IP2Bus_Data[2]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[14]_5\,
      I1 => \adc3_slice1_irq_en_reg[2]\,
      O => bank9_read(133)
    );
\IP2Bus_Data[2]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"55D5"
    )
        port map (
      I0 => adc32_irq_en,
      I1 => \^bus2ip_addr_reg_reg[11]\,
      I2 => \IP2Bus_Data[0]_i_27_0\,
      I3 => \IP2Bus_Data[2]_i_33_0\,
      O => \IP2Bus_Data[2]_i_52_n_0\
    );
\IP2Bus_Data[2]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCF00CF"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_26_0\(0),
      I1 => \IP2Bus_Data[15]_i_26_1\(0),
      I2 => bank15_read(133),
      I3 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_5\(0),
      I4 => adc31_overvol_irq,
      I5 => bank15_read(131),
      O => \IP2Bus_Data[2]_i_53_n_0\
    );
\IP2Bus_Data[2]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80000000800000"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_27_3\(0),
      I1 => adc33_overvol_irq,
      I2 => axi_RdAck_r_reg_1,
      I3 => \adc3_slice2_irq_en_reg[2]\,
      I4 => \^bus2ip_addr_reg_reg[11]\,
      I5 => \IP2Bus_Data[15]_i_27_2\(0),
      O => \IP2Bus_Data[2]_i_54_n_0\
    );
\IP2Bus_Data[2]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4744477747774777"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_27_3\(0),
      I1 => bank15_read(137),
      I2 => \IP2Bus_Data[15]_i_27_0\(2),
      I3 => bank15_read(138),
      I4 => \IP2Bus_Data[15]_i_27_1\(2),
      I5 => bank15_read(139),
      O => \IP2Bus_Data[2]_i_55_n_0\
    );
\IP2Bus_Data[2]_i_56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"773FFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_36_0\,
      I1 => adc22_irq_en,
      I2 => adc3_cmn_irq_en_reg,
      I3 => \IP2Bus_Data[0]_i_27_0\,
      I4 => \^bus2ip_addr_reg_reg[15]\,
      O => \IP2Bus_Data[2]_i_56_n_0\
    );
\IP2Bus_Data[2]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCF00CF"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_19_0\(0),
      I1 => \IP2Bus_Data[15]_i_48_0\(0),
      I2 => bank13_read(133),
      I3 => \^bus2ip_addr_reg_reg[14]_8\,
      I4 => adc21_overvol_irq,
      I5 => bank13_read(131),
      O => \IP2Bus_Data[2]_i_58_n_0\
    );
\IP2Bus_Data[2]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00FF0DFFFDFF"
    )
        port map (
      I0 => axi_RdAck_r_reg_1,
      I1 => \IP2Bus_Data[2]_i_37_0\,
      I2 => \adc3_slice2_irq_en_reg[2]\,
      I3 => \^bus2ip_addr_reg_reg[15]\,
      I4 => \IP2Bus_Data[15]_i_52_2\(0),
      I5 => axi_RdAck_r_reg_2,
      O => \IP2Bus_Data[2]_i_59_n_0\
    );
\IP2Bus_Data[2]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_8_n_0\,
      I1 => \IP2Bus_Data[15]_i_2_0\(2),
      I2 => bank0_read(2),
      O => \IP2Bus_Data[2]_i_6_n_0\
    );
\IP2Bus_Data[2]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4744477747774777"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_19_1\(0),
      I1 => bank13_read(137),
      I2 => \IP2Bus_Data[15]_i_52_0\(2),
      I3 => bank13_read(138),
      I4 => \IP2Bus_Data[15]_i_52_1\(2),
      I5 => bank13_read(139),
      O => \IP2Bus_Data[2]_i_60_n_0\
    );
\IP2Bus_Data[2]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF733FFFFF777"
    )
        port map (
      I0 => axi_RdAck_r_reg_0,
      I1 => \^bus2ip_addr_reg_reg[15]_0\,
      I2 => adc11_overvol_irq,
      I3 => \IP2Bus_Data[15]_i_5_1\(0),
      I4 => \adc3_slice0_irq_en_reg[2]\,
      I5 => \adc3_slice1_irq_en_reg[2]\,
      O => \IP2Bus_Data[2]_i_61_n_0\
    );
\IP2Bus_Data[2]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_5_0\(2),
      I1 => bank11_read(192),
      I2 => bank11_read(193),
      I3 => \IP2Bus_Data[31]_i_5_1\(2),
      O => \IP2Bus_Data[2]_i_62_n_0\
    );
\IP2Bus_Data[2]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4744477747774777"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_24_3\(0),
      I1 => bank11_read(137),
      I2 => \IP2Bus_Data[15]_i_24_0\(2),
      I3 => bank11_read(138),
      I4 => \IP2Bus_Data[15]_i_24_1\(2),
      I5 => bank11_read(139),
      O => \IP2Bus_Data[2]_i_63_n_0\
    );
\IP2Bus_Data[2]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F300F300E222C000"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_41_0\,
      I1 => \^bus2ip_addr_reg_reg[14]_7\,
      I2 => adc12_overvol_irq,
      I3 => \IP2Bus_Data[15]_i_24_2\(0),
      I4 => \^bus2ip_addr_reg_reg[14]_9\,
      I5 => bank11_read(135),
      O => \IP2Bus_Data[2]_i_64_n_0\
    );
\IP2Bus_Data[2]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => Bus2IP_RdCE,
      I1 => axi_read_req_r_reg_9,
      I2 => axi_read_req_r_reg_8,
      I3 => axi_read_req_r_reg_6,
      I4 => \IP2Bus_Data[25]_i_9_0\,
      I5 => axi_read_req_r_reg(6),
      O => bank15_read(133)
    );
\IP2Bus_Data[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_10_0\,
      I1 => \^bus2ip_addr_reg_reg[16]\,
      I2 => dac0_do_mon(2),
      I3 => \IP2Bus_Data_reg[0]_2\,
      O => \IP2Bus_Data[2]_i_7_n_0\
    );
\IP2Bus_Data[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00F2000000F200"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_21_n_0\,
      I1 => \IP2Bus_Data[2]_i_22_n_0\,
      I2 => \IP2Bus_Data[2]_i_23_n_0\,
      I3 => \IP2Bus_Data[3]_i_31_n_0\,
      I4 => \IP2Bus_Data[3]_i_32_n_0\,
      I5 => \IP2Bus_Data[2]_i_24_n_0\,
      O => \IP2Bus_Data[2]_i_8_n_0\
    );
\IP2Bus_Data[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[0]_2\,
      I1 => adc3_reset_reg,
      I2 => adc3_restart_reg,
      I3 => \adc3_start_stage_reg[0]\,
      I4 => axi_RdAck_r_i_8_n_0,
      I5 => \IP2Bus_Data[3]_i_2_0\(2),
      O => \IP2Bus_Data[2]_i_9_n_0\
    );
\IP2Bus_Data[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAABAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[30]_i_2_n_0\,
      I1 => \IP2Bus_Data[30]_i_3_n_0\,
      I2 => \IP2Bus_Data[30]_i_4_n_0\,
      I3 => \IP2Bus_Data[30]_i_5_n_0\,
      I4 => \IP2Bus_Data[30]_i_6_n_0\,
      I5 => \IP2Bus_Data[31]_i_4_n_0\,
      O => \bus2ip_addr_reg_reg[13]\(30)
    );
\IP2Bus_Data[30]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2202200020002000"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_31_n_0\,
      I1 => \IP2Bus_Data[31]_i_32_n_0\,
      I2 => bank1_read(192),
      I3 => \IP2Bus_Data[31]_i_3_2\(30),
      I4 => \IP2Bus_Data[31]_i_3_3\(30),
      I5 => bank1_read(193),
      O => \IP2Bus_Data[30]_i_10_n_0\
    );
\IP2Bus_Data[30]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => Bus2IP_RdCE,
      I1 => axi_read_req_r_reg(13),
      I2 => axi_read_req_r_reg_0,
      I3 => axi_read_req_r_reg_8,
      I4 => \IP2Bus_Data[25]_i_9_0\,
      I5 => \IP2Bus_Data[30]_i_14_0\,
      O => bank15_read(193)
    );
\IP2Bus_Data[30]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => Bus2IP_RdCE,
      I1 => axi_read_req_r_reg(13),
      I2 => axi_read_req_r_reg_0,
      I3 => axi_read_req_r_reg_8,
      I4 => axi_read_req_r_reg_3,
      I5 => \IP2Bus_Data[30]_i_14_0\,
      O => bank15_read(192)
    );
\IP2Bus_Data[30]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => bank11_read(138),
      I1 => \IP2Bus_Data[30]_i_20_n_0\,
      I2 => \^bus2ip_addr_reg_reg[14]_9\,
      I3 => \IP2Bus_Data[30]_i_21_n_0\,
      I4 => \IP2Bus_Data[30]_i_22_n_0\,
      I5 => bank11_read(140),
      O => \IP2Bus_Data[30]_i_14_n_0\
    );
\IP2Bus_Data[30]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F77"
    )
        port map (
      I0 => bank11_read(193),
      I1 => \IP2Bus_Data[31]_i_5_1\(30),
      I2 => \IP2Bus_Data[31]_i_5_0\(30),
      I3 => bank11_read(192),
      O => \IP2Bus_Data[30]_i_15_n_0\
    );
\IP2Bus_Data[30]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_7_3\(30),
      I1 => bank13_read(192),
      I2 => bank13_read(193),
      I3 => \IP2Bus_Data[31]_i_7_2\(30),
      O => \IP2Bus_Data[30]_i_17_n_0\
    );
\IP2Bus_Data[30]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAABFFFBF"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_4_n_0\,
      I1 => bank9_read(193),
      I2 => \IP2Bus_Data[31]_i_8_1\(30),
      I3 => bank9_read(192),
      I4 => \IP2Bus_Data[31]_i_8_0\(30),
      I5 => \IP2Bus_Data[30]_i_24_n_0\,
      O => \IP2Bus_Data[30]_i_18_n_0\
    );
\IP2Bus_Data[30]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000007"
    )
        port map (
      I0 => \adc3_slice3_irq_en_reg[2]\,
      I1 => \^bus2ip_addr_reg_reg[14]_3\,
      I2 => bank1_read(138),
      I3 => bank1_read(139),
      I4 => \IP2Bus_Data[31]_i_37_n_0\,
      I5 => \IP2Bus_Data[29]_i_14_n_0\,
      O => \IP2Bus_Data[30]_i_19_n_0\
    );
\IP2Bus_Data[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA080808"
    )
        port map (
      I0 => \IP2Bus_Data_reg[30]_0\,
      I1 => \IP2Bus_Data[31]_i_12_n_0\,
      I2 => \IP2Bus_Data[30]_i_8_n_0\,
      I3 => \IP2Bus_Data[30]_i_9_n_0\,
      I4 => \IP2Bus_Data[30]_i_10_n_0\,
      O => \IP2Bus_Data[30]_i_2_n_0\
    );
\IP2Bus_Data[30]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \IP2Bus_Data[30]_i_14_1\,
      I1 => \IP2Bus_Data[30]_i_14_4\,
      I2 => \axi_read_req_r_i_2__7_n_0\,
      I3 => axi_read_req_r_reg_10,
      I4 => axi_read_req_r_reg(10),
      O => \IP2Bus_Data[30]_i_20_n_0\
    );
\IP2Bus_Data[30]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E0000000"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_29_0\,
      I1 => \IP2Bus_Data[30]_i_14_2\,
      I2 => axi_read_req_r_reg_6,
      I3 => \axi_read_req_r_i_2__7_n_0\,
      I4 => axi_read_req_r_reg_10,
      I5 => axi_read_req_r_reg(10),
      O => \IP2Bus_Data[30]_i_21_n_0\
    );
\IP2Bus_Data[30]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \IP2Bus_Data[30]_i_14_0\,
      I1 => \IP2Bus_Data[30]_i_14_3\,
      I2 => \axi_read_req_r_i_2__7_n_0\,
      I3 => axi_read_req_r_reg_10,
      I4 => axi_read_req_r_reg(10),
      O => \IP2Bus_Data[30]_i_22_n_0\
    );
\IP2Bus_Data[30]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => axi_read_req_r_reg(10),
      I1 => axi_read_req_r_reg(12),
      I2 => axi_read_req_r_reg(11),
      I3 => \axi_read_req_r_i_2__7_n_0\,
      I4 => axi_read_req_r_reg_6,
      I5 => axi_read_req_r_reg_5,
      O => bank11_read(140)
    );
\IP2Bus_Data[30]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEFFFFFFFFEFFF"
    )
        port map (
      I0 => bank9_read(140),
      I1 => axi_read_req_r_reg(13),
      I2 => axi_read_req_r_reg(9),
      I3 => axi_read_req_r_reg(11),
      I4 => axi_read_req_r_reg(10),
      I5 => axi_read_req_r_reg(12),
      O => \IP2Bus_Data[30]_i_24_n_0\
    );
\IP2Bus_Data[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA2A2AAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[0]_1\,
      I1 => bank15_read(193),
      I2 => \IP2Bus_Data[31]_i_7_1\(30),
      I3 => \IP2Bus_Data[31]_i_7_0\(30),
      I4 => bank15_read(192),
      I5 => \IP2Bus_Data[31]_i_21_n_0\,
      O => \IP2Bus_Data[30]_i_3_n_0\
    );
\IP2Bus_Data[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBF0000FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_15_n_0\,
      I1 => \IP2Bus_Data[31]_i_16_n_0\,
      I2 => \IP2Bus_Data[30]_i_14_n_0\,
      I3 => \IP2Bus_Data[30]_i_15_n_0\,
      I4 => \IP2Bus_Data_reg[31]\,
      I5 => \IP2Bus_Data_reg[2]\,
      O => \IP2Bus_Data[30]_i_4_n_0\
    );
\IP2Bus_Data[30]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[30]\,
      I1 => \IP2Bus_Data_reg[5]_0\,
      I2 => \IP2Bus_Data[31]_i_19_n_0\,
      I3 => \IP2Bus_Data[30]_i_17_n_0\,
      O => \IP2Bus_Data[30]_i_5_n_0\
    );
\IP2Bus_Data[30]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAA80000"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_25_n_0\,
      I1 => bank9_read(193),
      I2 => bank9_read(192),
      I3 => bank9_read(140),
      I4 => \IP2Bus_Data[31]_i_29_n_0\,
      I5 => \IP2Bus_Data[30]_i_18_n_0\,
      O => \IP2Bus_Data[30]_i_6_n_0\
    );
\IP2Bus_Data[30]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"557FFF7F"
    )
        port map (
      I0 => \IP2Bus_Data[24]_i_7_n_0\,
      I1 => \IP2Bus_Data[31]_i_3_1\(30),
      I2 => bank3_read(193),
      I3 => bank3_read(192),
      I4 => \IP2Bus_Data[31]_i_3_0\(30),
      O => \IP2Bus_Data[30]_i_8_n_0\
    );
\IP2Bus_Data[30]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \IP2Bus_Data[4]_i_13_n_0\,
      I1 => \IP2Bus_Data[30]_i_19_n_0\,
      O => \IP2Bus_Data[30]_i_9_n_0\
    );
\IP2Bus_Data[31]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF8FFFFFFFF"
    )
        port map (
      I0 => \adc3_slice3_irq_en_reg[2]\,
      I1 => \^bus2ip_addr_reg_reg[14]_3\,
      I2 => bank1_read(138),
      I3 => bank1_read(139),
      I4 => \IP2Bus_Data[31]_i_37_n_0\,
      I5 => \IP2Bus_Data[4]_i_13_n_0\,
      O => \IP2Bus_Data[31]_i_10_n_0\
    );
\IP2Bus_Data[31]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"557FFF7F"
    )
        port map (
      I0 => \IP2Bus_Data[24]_i_7_n_0\,
      I1 => \IP2Bus_Data[31]_i_3_1\(31),
      I2 => bank3_read(193),
      I3 => bank3_read(192),
      I4 => \IP2Bus_Data[31]_i_3_0\(31),
      O => \IP2Bus_Data[31]_i_11_n_0\
    );
\IP2Bus_Data[31]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_40_n_0\,
      I1 => \IP2Bus_Data[31]_i_41_n_0\,
      O => \IP2Bus_Data[31]_i_12_n_0\
    );
\IP2Bus_Data[31]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \IP2Bus_Data[4]_i_7_n_0\,
      I1 => \IP2Bus_Data[31]_i_42_n_0\,
      I2 => \IP2Bus_Data[31]_i_43_n_0\,
      O => \IP2Bus_Data[31]_i_14_n_0\
    );
\IP2Bus_Data[31]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEFEFEF"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_25_n_0\,
      I1 => \IP2Bus_Data[31]_i_44_n_0\,
      I2 => \IP2Bus_Data[31]_i_45_n_0\,
      I3 => \adc3_slice1_irq_en_reg[2]\,
      I4 => \^bus2ip_addr_reg_reg[15]_0\,
      I5 => \^bus2ip_addr_reg_reg[2]_3\,
      O => \IP2Bus_Data[31]_i_15_n_0\
    );
\IP2Bus_Data[31]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF777"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[15]_0\,
      I1 => axi_read_req_r_reg_1,
      I2 => axi_read_req_r_reg(0),
      I3 => axi_read_req_r_reg(1),
      I4 => axi_read_req_r_reg(3),
      I5 => axi_read_req_r_reg(6),
      O => \IP2Bus_Data[31]_i_16_n_0\
    );
\IP2Bus_Data[31]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2A2A3F000000"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_5_0\(31),
      I1 => \^bus2ip_addr_reg_reg[15]_0\,
      I2 => \dac0_fifo_disable_reg[0]\,
      I3 => bank11_read(193),
      I4 => \IP2Bus_Data[31]_i_5_1\(31),
      I5 => bank11_read(192),
      O => \IP2Bus_Data[31]_i_17_n_0\
    );
\IP2Bus_Data[31]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => bank11_read(135),
      I1 => \^bus2ip_addr_reg_reg[14]_7\,
      I2 => \^bus2ip_addr_reg_reg[14]_9\,
      I3 => bank11_read(139),
      I4 => bank11_read(137),
      I5 => bank11_read(138),
      O => \IP2Bus_Data[31]_i_18_n_0\
    );
\IP2Bus_Data[31]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDDDFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_52_n_0\,
      I1 => \IP2Bus_Data[15]_i_20_n_0\,
      I2 => \^bus2ip_addr_reg_reg[15]\,
      I3 => \dac0_fifo_disable_reg[0]\,
      I4 => \IP2Bus_Data[31]_i_53_n_0\,
      O => \IP2Bus_Data[31]_i_19_n_0\
    );
\IP2Bus_Data[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEAEAEAEAA"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_3_n_0\,
      I1 => \IP2Bus_Data[31]_i_4_n_0\,
      I2 => \IP2Bus_Data[31]_i_5_n_0\,
      I3 => \IP2Bus_Data_reg[31]\,
      I4 => \IP2Bus_Data[31]_i_7_n_0\,
      I5 => \IP2Bus_Data[31]_i_8_n_0\,
      O => \bus2ip_addr_reg_reg[13]\(31)
    );
\IP2Bus_Data[31]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_7_3\(31),
      I1 => bank13_read(192),
      I2 => bank13_read(193),
      I3 => \IP2Bus_Data[31]_i_7_2\(31),
      O => \IP2Bus_Data[31]_i_20_n_0\
    );
\IP2Bus_Data[31]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002A0000"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_56_n_0\,
      I1 => \dac0_fifo_disable_reg[0]\,
      I2 => \^bus2ip_addr_reg_reg[11]\,
      I3 => \IP2Bus_Data[15]_i_28_n_0\,
      I4 => \IP2Bus_Data[31]_i_57_n_0\,
      O => \IP2Bus_Data[31]_i_21_n_0\
    );
\IP2Bus_Data[31]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF07F7"
    )
        port map (
      I0 => bank15_read(193),
      I1 => \IP2Bus_Data[31]_i_7_1\(31),
      I2 => bank15_read(192),
      I3 => \IP2Bus_Data[31]_i_7_0\(31),
      I4 => \IP2Bus_Data_reg[5]_0\,
      O => \IP2Bus_Data[31]_i_22_n_0\
    );
\IP2Bus_Data[31]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[16]_5\,
      I1 => \^bus2ip_addr_reg_reg[16]_4\,
      I2 => bank9_read(135),
      I3 => bank9_read(139),
      I4 => bank9_read(137),
      I5 => bank9_read(138),
      O => \IP2Bus_Data[31]_i_25_n_0\
    );
\IP2Bus_Data[31]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => axi_read_req_r_reg(12),
      I1 => axi_read_req_r_reg(11),
      I2 => axi_read_req_r_reg(10),
      I3 => \axi_read_req_r_i_2__7_n_0\,
      I4 => \IP2Bus_Data[25]_i_9_0\,
      I5 => \IP2Bus_Data[30]_i_14_0\,
      O => bank9_read(193)
    );
\IP2Bus_Data[31]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => axi_read_req_r_reg(12),
      I1 => axi_read_req_r_reg(11),
      I2 => axi_read_req_r_reg(10),
      I3 => \axi_read_req_r_i_2__7_n_0\,
      I4 => axi_read_req_r_reg_3,
      I5 => \IP2Bus_Data[30]_i_14_0\,
      O => bank9_read(192)
    );
\IP2Bus_Data[31]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[14]_5\,
      I1 => \dac0_fifo_disable_reg[0]\,
      O => bank9_read(140)
    );
\IP2Bus_Data[31]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_61_n_0\,
      I1 => \IP2Bus_Data[31]_i_62_n_0\,
      I2 => \IP2Bus_Data[31]_i_63_n_0\,
      O => \IP2Bus_Data[31]_i_29_n_0\
    );
\IP2Bus_Data[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001F11"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_9_n_0\,
      I1 => \IP2Bus_Data[31]_i_10_n_0\,
      I2 => \IP2Bus_Data[31]_i_11_n_0\,
      I3 => \IP2Bus_Data[31]_i_12_n_0\,
      I4 => \IP2Bus_Data_reg[0]\,
      I5 => \IP2Bus_Data[31]_i_14_n_0\,
      O => \IP2Bus_Data[31]_i_3_n_0\
    );
\IP2Bus_Data[31]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEFFFEFFFEFFF"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_4_n_0\,
      I1 => bank9_read(140),
      I2 => \IP2Bus_Data[31]_i_8_0\(31),
      I3 => bank9_read(192),
      I4 => \IP2Bus_Data[31]_i_8_1\(31),
      I5 => bank9_read(193),
      O => \IP2Bus_Data[31]_i_30_n_0\
    );
\IP2Bus_Data[31]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF777"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[14]_3\,
      I1 => axi_read_req_r_reg_1,
      I2 => axi_read_req_r_reg(0),
      I3 => axi_read_req_r_reg(1),
      I4 => axi_read_req_r_reg(3),
      I5 => axi_read_req_r_reg(6),
      O => \IP2Bus_Data[31]_i_31_n_0\
    );
\IP2Bus_Data[31]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \dac0_fifo_disable_reg[0]\,
      I1 => \^bus2ip_addr_reg_reg[14]_3\,
      I2 => \IP2Bus_Data_reg[0]_0\,
      O => \IP2Bus_Data[31]_i_32_n_0\
    );
\IP2Bus_Data[31]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => axi_read_req_r_reg(12),
      I1 => axi_read_req_r_reg(11),
      I2 => axi_read_req_r_reg(10),
      I3 => \axi_read_req_r_i_2__7_n_0\,
      I4 => \IP2Bus_Data[25]_i_9_0\,
      I5 => \IP2Bus_Data[30]_i_14_0\,
      O => bank1_read(193)
    );
\IP2Bus_Data[31]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => axi_read_req_r_reg(12),
      I1 => axi_read_req_r_reg(11),
      I2 => axi_read_req_r_reg(10),
      I3 => \axi_read_req_r_i_2__7_n_0\,
      I4 => axi_read_req_r_reg_3,
      I5 => \IP2Bus_Data[30]_i_14_0\,
      O => bank1_read(192)
    );
\IP2Bus_Data[31]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => axi_read_req_r_reg(12),
      I1 => axi_read_req_r_reg(11),
      I2 => axi_read_req_r_reg(10),
      I3 => \axi_read_req_r_i_2__7_n_0\,
      I4 => \IP2Bus_Data[30]_i_14_1\,
      I5 => axi_read_req_r_reg_4,
      O => bank1_read(138)
    );
\IP2Bus_Data[31]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => axi_read_req_r_reg(12),
      I1 => axi_read_req_r_reg(11),
      I2 => axi_read_req_r_reg(10),
      I3 => \axi_read_req_r_i_2__7_n_0\,
      I4 => \IP2Bus_Data[30]_i_14_1\,
      I5 => \IP2Bus_Data[8]_i_10_0\,
      O => bank1_read(139)
    );
\IP2Bus_Data[31]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCC8"
    )
        port map (
      I0 => axi_RdAck_r_reg_2,
      I1 => \^bus2ip_addr_reg_reg[14]_3\,
      I2 => \adc3_slice2_irq_en_reg[2]\,
      I3 => axi_RdAck_r_reg_1,
      O => \IP2Bus_Data[31]_i_37_n_0\
    );
\IP2Bus_Data[31]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \axi_read_req_r_i_2__7_n_0\,
      I1 => axi_read_req_r_reg_2,
      I2 => axi_read_req_r_reg(3),
      I3 => axi_read_req_r_reg(1),
      I4 => axi_read_req_r_reg(0),
      I5 => \IP2Bus_Data[30]_i_14_0\,
      O => bank3_read(193)
    );
\IP2Bus_Data[31]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \axi_read_req_r_i_2__7_n_0\,
      I1 => axi_read_req_r_reg_2,
      I2 => axi_read_req_r_reg(3),
      I3 => axi_read_req_r_reg(1),
      I4 => axi_read_req_r_reg(0),
      I5 => \IP2Bus_Data[30]_i_14_0\,
      O => bank3_read(192)
    );
\IP2Bus_Data[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030320C30303204"
    )
        port map (
      I0 => axi_read_req_r_reg(9),
      I1 => axi_read_req_r_reg(13),
      I2 => axi_read_req_r_reg(12),
      I3 => axi_read_req_r_reg(11),
      I4 => axi_read_req_r_reg(10),
      I5 => Bus2IP_RdCE,
      O => \IP2Bus_Data[31]_i_4_n_0\
    );
\IP2Bus_Data[31]_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005557"
    )
        port map (
      I0 => axi_RdAck_r_i_8_n_0,
      I1 => axi_RdAck_r_reg_2,
      I2 => axi_RdAck_r_reg_1,
      I3 => \adc3_slice2_irq_en_reg[2]\,
      I4 => \IP2Bus_Data[31]_i_64_n_0\,
      O => \IP2Bus_Data[31]_i_40_n_0\
    );
\IP2Bus_Data[31]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF1FFFFFFFF"
    )
        port map (
      I0 => bank3_read(193),
      I1 => bank3_read(192),
      I2 => \IP2Bus_Data[25]_i_8_0\,
      I3 => \IP2Bus_Data_reg[0]_0\,
      I4 => bank3_read(140),
      I5 => \IP2Bus_Data[3]_i_31_n_0\,
      O => \IP2Bus_Data[31]_i_41_n_0\
    );
\IP2Bus_Data[31]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFBFFFFFFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[1]_i_22_n_0\,
      I1 => irq_enables(6),
      I2 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_2\,
      I3 => \IP2Bus_Data[31]_i_14_0\,
      I4 => \IP2Bus_Data_reg[0]\,
      I5 => \IP2Bus_Data[11]_i_8_n_0\,
      O => \IP2Bus_Data[31]_i_42_n_0\
    );
\IP2Bus_Data[31]_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => bank0_read(33),
      I1 => \IP2Bus_Data[4]_i_25_n_0\,
      I2 => \IP2Bus_Data[31]_i_68_n_0\,
      O => \IP2Bus_Data[31]_i_43_n_0\
    );
\IP2Bus_Data[31]_i_44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => axi_read_req_r_reg(6),
      I1 => axi_read_req_r_reg(3),
      I2 => axi_read_req_r_reg(1),
      I3 => axi_read_req_r_reg_1,
      I4 => \^bus2ip_addr_reg_reg[15]_0\,
      O => \IP2Bus_Data[31]_i_44_n_0\
    );
\IP2Bus_Data[31]_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => axi_read_req_r_reg_1,
      I1 => axi_read_req_r_reg(1),
      I2 => axi_read_req_r_reg(3),
      I3 => axi_read_req_r_reg(6),
      I4 => \^bus2ip_addr_reg_reg[15]_0\,
      O => \IP2Bus_Data[31]_i_45_n_0\
    );
\IP2Bus_Data[31]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => axi_read_req_r_reg(10),
      I1 => axi_read_req_r_reg(12),
      I2 => axi_read_req_r_reg(11),
      I3 => \axi_read_req_r_i_2__7_n_0\,
      I4 => \IP2Bus_Data[25]_i_9_0\,
      I5 => \IP2Bus_Data[30]_i_14_0\,
      O => bank11_read(193)
    );
\IP2Bus_Data[31]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => axi_read_req_r_reg(10),
      I1 => axi_read_req_r_reg(12),
      I2 => axi_read_req_r_reg(11),
      I3 => \axi_read_req_r_i_2__7_n_0\,
      I4 => axi_read_req_r_reg_3,
      I5 => \IP2Bus_Data[30]_i_14_0\,
      O => bank11_read(192)
    );
\IP2Bus_Data[31]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => axi_read_req_r_reg(10),
      I1 => axi_read_req_r_reg(12),
      I2 => axi_read_req_r_reg(11),
      I3 => \axi_read_req_r_i_2__7_n_0\,
      I4 => axi_read_req_r_reg_6,
      I5 => \IP2Bus_Data[2]_i_29_0\,
      O => bank11_read(135)
    );
\IP2Bus_Data[31]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => axi_read_req_r_reg(10),
      I1 => axi_read_req_r_reg(12),
      I2 => axi_read_req_r_reg(11),
      I3 => \axi_read_req_r_i_2__7_n_0\,
      I4 => \IP2Bus_Data[30]_i_14_1\,
      I5 => \IP2Bus_Data[8]_i_10_0\,
      O => bank11_read(139)
    );
\IP2Bus_Data[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF0000FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_15_n_0\,
      I1 => \IP2Bus_Data[31]_i_16_n_0\,
      I2 => \IP2Bus_Data[31]_i_17_n_0\,
      I3 => \IP2Bus_Data[31]_i_18_n_0\,
      I4 => \IP2Bus_Data_reg[31]\,
      I5 => \IP2Bus_Data_reg[2]\,
      O => \IP2Bus_Data[31]_i_5_n_0\
    );
\IP2Bus_Data[31]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => axi_read_req_r_reg(10),
      I1 => axi_read_req_r_reg_10,
      I2 => \axi_read_req_r_i_2__7_n_0\,
      I3 => \IP2Bus_Data[30]_i_14_4\,
      I4 => \IP2Bus_Data[30]_i_14_1\,
      I5 => axi_read_req_r_reg(1),
      O => bank11_read(137)
    );
\IP2Bus_Data[31]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => axi_read_req_r_reg(10),
      I1 => axi_read_req_r_reg(12),
      I2 => axi_read_req_r_reg(11),
      I3 => \axi_read_req_r_i_2__7_n_0\,
      I4 => \IP2Bus_Data[30]_i_14_1\,
      I5 => axi_read_req_r_reg_4,
      O => bank11_read(138)
    );
\IP2Bus_Data[31]_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_49_n_0\,
      I1 => \IP2Bus_Data[31]_i_71_n_0\,
      O => \IP2Bus_Data[31]_i_52_n_0\
    );
\IP2Bus_Data[31]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444044404440"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_72_n_0\,
      I1 => \IP2Bus_Data[31]_i_73_n_0\,
      I2 => bank13_read(193),
      I3 => bank13_read(192),
      I4 => \^bus2ip_addr_reg_reg[15]\,
      I5 => \dac0_fifo_disable_reg[0]\,
      O => \IP2Bus_Data[31]_i_53_n_0\
    );
\IP2Bus_Data[31]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_read_req_r_reg(10),
      I1 => axi_read_req_r_reg(12),
      I2 => axi_read_req_r_reg(11),
      I3 => \axi_read_req_r_i_2__7_n_0\,
      I4 => axi_read_req_r_reg_3,
      I5 => \IP2Bus_Data[30]_i_14_0\,
      O => bank13_read(192)
    );
\IP2Bus_Data[31]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_read_req_r_reg(10),
      I1 => axi_read_req_r_reg(12),
      I2 => axi_read_req_r_reg(11),
      I3 => \axi_read_req_r_i_2__7_n_0\,
      I4 => \IP2Bus_Data[25]_i_9_0\,
      I5 => \IP2Bus_Data[30]_i_14_0\,
      O => bank13_read(193)
    );
\IP2Bus_Data[31]_i_56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FEEE"
    )
        port map (
      I0 => bank15_read(193),
      I1 => bank15_read(192),
      I2 => \^bus2ip_addr_reg_reg[11]\,
      I3 => \dac0_fifo_disable_reg[0]\,
      I4 => \IP2Bus_Data[13]_i_37_n_0\,
      O => \IP2Bus_Data[31]_i_56_n_0\
    );
\IP2Bus_Data[31]_i_57\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_61_n_0\,
      I1 => \IP2Bus_Data[15]_i_62_n_0\,
      I2 => \IP2Bus_Data[15]_i_63_n_0\,
      O => \IP2Bus_Data[31]_i_57_n_0\
    );
\IP2Bus_Data[31]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => axi_read_req_r_reg(12),
      I1 => axi_read_req_r_reg(11),
      I2 => axi_read_req_r_reg(10),
      I3 => \axi_read_req_r_i_2__7_n_0\,
      I4 => axi_read_req_r_reg_6,
      I5 => \IP2Bus_Data[2]_i_29_0\,
      O => bank9_read(135)
    );
\IP2Bus_Data[31]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => axi_read_req_r_reg(12),
      I1 => axi_read_req_r_reg_11,
      I2 => \axi_read_req_r_i_2__7_n_0\,
      I3 => \IP2Bus_Data[30]_i_14_4\,
      I4 => \IP2Bus_Data[30]_i_14_1\,
      I5 => axi_read_req_r_reg(1),
      O => bank9_read(137)
    );
\IP2Bus_Data[31]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCC8"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_8_0\,
      I1 => \^bus2ip_addr_reg_reg[14]_5\,
      I2 => axi_RdAck_r_reg,
      I3 => \adc3_sim_level_reg[0]\,
      O => \IP2Bus_Data[31]_i_61_n_0\
    );
\IP2Bus_Data[31]_i_62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFFFFFF"
    )
        port map (
      I0 => axi_read_req_r_reg(6),
      I1 => axi_read_req_r_reg(3),
      I2 => axi_read_req_r_reg(1),
      I3 => axi_read_req_r_reg_1,
      I4 => \^bus2ip_addr_reg_reg[14]_5\,
      O => \IP2Bus_Data[31]_i_62_n_0\
    );
\IP2Bus_Data[31]_i_63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAFAFAEA"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[16]_3\,
      I1 => \adc3_slice0_irq_en_reg[2]\,
      I2 => \^bus2ip_addr_reg_reg[14]_5\,
      I3 => axi_RdAck_r_reg_0,
      I4 => \adc3_slice1_irq_en_reg[2]\,
      O => \IP2Bus_Data[31]_i_63_n_0\
    );
\IP2Bus_Data[31]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080000080000000"
    )
        port map (
      I0 => \axi_read_req_r_i_2__7_n_0\,
      I1 => axi_read_req_r_reg_2,
      I2 => axi_read_req_r_reg_1,
      I3 => axi_read_req_r_reg(0),
      I4 => \IP2Bus_Data[30]_i_14_1\,
      I5 => axi_read_req_r_reg(1),
      O => \IP2Bus_Data[31]_i_64_n_0\
    );
\IP2Bus_Data[31]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \axi_read_req_r_i_2__7_n_0\,
      I1 => axi_read_req_r_reg_2,
      I2 => axi_read_req_r_reg_6,
      I3 => \IP2Bus_Data[30]_i_14_1\,
      I4 => axi_read_req_r_reg(1),
      I5 => axi_read_req_r_reg(0),
      O => bank3_read(140)
    );
\IP2Bus_Data[31]_i_67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \axi_read_req_r_i_2__1_n_0\,
      I1 => \IP2Bus_Data[4]_i_8_0\,
      I2 => axi_read_req_r_reg(5),
      I3 => axi_read_req_r_reg(4),
      I4 => \IP2Bus_Data[25]_i_9_0\,
      O => bank0_read(33)
    );
\IP2Bus_Data[31]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000EA000000"
    )
        port map (
      I0 => axi_read_req_r_reg(2),
      I1 => axi_read_req_r_reg(1),
      I2 => axi_read_req_r_reg(0),
      I3 => \IP2Bus_Data[25]_i_7_0\,
      I4 => \axi_read_req_r_i_2__1_n_0\,
      I5 => \IP2Bus_Data[25]_i_13_0\,
      O => \IP2Bus_Data[31]_i_68_n_0\
    );
\IP2Bus_Data[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"004000F0444400F0"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_19_n_0\,
      I1 => \IP2Bus_Data[31]_i_20_n_0\,
      I2 => \IP2Bus_Data[31]_i_21_n_0\,
      I3 => \IP2Bus_Data[31]_i_22_n_0\,
      I4 => \IP2Bus_Data_reg[31]_0\,
      I5 => \IP2Bus_Data_reg[5]_0\,
      O => \IP2Bus_Data[31]_i_7_n_0\
    );
\IP2Bus_Data[31]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEF0F0F0F0"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_27_0\,
      I1 => adc3_cmn_irq_en_reg,
      I2 => \IP2Bus_Data[31]_i_75_n_0\,
      I3 => \adc3_slice1_irq_en_reg[2]\,
      I4 => axi_RdAck_r_reg_0,
      I5 => \^bus2ip_addr_reg_reg[15]\,
      O => \IP2Bus_Data[31]_i_71_n_0\
    );
\IP2Bus_Data[31]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080800000000000"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[15]\,
      I1 => axi_read_req_r_reg(3),
      I2 => axi_read_req_r_reg(6),
      I3 => axi_read_req_r_reg(0),
      I4 => axi_read_req_r_reg(1),
      I5 => axi_read_req_r_reg_1,
      O => \IP2Bus_Data[31]_i_72_n_0\
    );
\IP2Bus_Data[31]_i_73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3337"
    )
        port map (
      I0 => \adc3_slice2_irq_en_reg[2]\,
      I1 => \^bus2ip_addr_reg_reg[15]\,
      I2 => axi_RdAck_r_reg_2,
      I3 => axi_RdAck_r_reg_1,
      O => \IP2Bus_Data[31]_i_73_n_0\
    );
\IP2Bus_Data[31]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000000000000000"
    )
        port map (
      I0 => \IP2Bus_Data[8]_i_10_0\,
      I1 => axi_read_req_r_reg_4,
      I2 => axi_read_req_r_reg_7,
      I3 => \axi_read_req_r_i_2__7_n_0\,
      I4 => axi_read_req_r_reg_10,
      I5 => axi_read_req_r_reg(10),
      O => \IP2Bus_Data[31]_i_75_n_0\
    );
\IP2Bus_Data[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAA80000"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_25_n_0\,
      I1 => bank9_read(193),
      I2 => bank9_read(192),
      I3 => bank9_read(140),
      I4 => \IP2Bus_Data[31]_i_29_n_0\,
      I5 => \IP2Bus_Data[31]_i_30_n_0\,
      O => \IP2Bus_Data[31]_i_8_n_0\
    );
\IP2Bus_Data[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDFFFFFFFDFFF"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_31_n_0\,
      I1 => \IP2Bus_Data[31]_i_32_n_0\,
      I2 => \IP2Bus_Data[31]_i_3_3\(31),
      I3 => bank1_read(193),
      I4 => bank1_read(192),
      I5 => \IP2Bus_Data[31]_i_3_2\(31),
      O => \IP2Bus_Data[31]_i_9_n_0\
    );
\IP2Bus_Data[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBABBBBBBBABB"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_2_n_0\,
      I1 => \IP2Bus_Data[3]_i_3_n_0\,
      I2 => \IP2Bus_Data[3]_i_4_n_0\,
      I3 => \IP2Bus_Data_reg[2]\,
      I4 => \IP2Bus_Data[3]_i_5_n_0\,
      I5 => \IP2Bus_Data[3]_i_6_n_0\,
      O => \bus2ip_addr_reg_reg[13]\(3)
    );
\IP2Bus_Data[3]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[0]_2\,
      I1 => \IP2Bus_Data[11]_i_25_n_0\,
      I2 => \IP2Bus_Data[3]_i_2_0\(3),
      O => \IP2Bus_Data[3]_i_10_n_0\
    );
\IP2Bus_Data[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7500FFFF75007500"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_33_n_0\,
      I1 => \IP2Bus_Data[3]_i_34_n_0\,
      I2 => \IP2Bus_Data[8]_i_9_n_0\,
      I3 => \IP2Bus_Data[15]_i_12_n_0\,
      I4 => \IP2Bus_Data[10]_i_9_n_0\,
      I5 => p_44_in(3),
      O => \IP2Bus_Data[3]_i_11_n_0\
    );
\IP2Bus_Data[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8080FF80"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[16]_1\,
      I1 => adc0_do_mon(3),
      I2 => \IP2Bus_Data_reg[5]_1\,
      I3 => dac1_do_mon(3),
      I4 => \^bus2ip_addr_reg_reg[16]_6\,
      I5 => \IP2Bus_Data_reg[2]\,
      O => \IP2Bus_Data[3]_i_12_n_0\
    );
\IP2Bus_Data[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D000D0D0D000D00"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_29_n_0\,
      I1 => \IP2Bus_Data[3]_i_35_n_0\,
      I2 => \IP2Bus_Data[3]_i_36_n_0\,
      I3 => \IP2Bus_Data[31]_i_61_n_0\,
      I4 => \IP2Bus_Data[3]_i_37_n_0\,
      I5 => \IP2Bus_Data[3]_i_38_n_0\,
      O => \IP2Bus_Data[3]_i_13_n_0\
    );
\IP2Bus_Data[3]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_70_n_0\,
      I1 => adc2_do_mon(3),
      I2 => \IP2Bus_Data[13]_i_38_n_0\,
      I3 => adc3_do_mon(3),
      O => \IP2Bus_Data[3]_i_15_n_0\
    );
\IP2Bus_Data[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5D0000FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_4_1\,
      I1 => adc33_irq_en,
      I2 => \^bus2ip_addr_reg_reg[2]_0\,
      I3 => \IP2Bus_Data[15]_i_62_n_0\,
      I4 => \IP2Bus_Data[3]_i_39_n_0\,
      I5 => \IP2Bus_Data[15]_i_61_n_0\,
      O => \IP2Bus_Data[3]_i_16_n_0\
    );
\IP2Bus_Data[3]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF04000404"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_40_n_0\,
      I1 => \IP2Bus_Data[31]_i_57_n_0\,
      I2 => \IP2Bus_Data[3]_i_41_n_0\,
      I3 => \IP2Bus_Data[3]_i_42_n_0\,
      I4 => \IP2Bus_Data[14]_i_42_n_0\,
      I5 => \IP2Bus_Data[3]_i_43_n_0\,
      O => \IP2Bus_Data[3]_i_17_n_0\
    );
\IP2Bus_Data[3]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_19_n_0\,
      I1 => \IP2Bus_Data[3]_i_4_0\(2),
      O => \IP2Bus_Data[3]_i_18_n_0\
    );
\IP2Bus_Data[3]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000B000"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_44_n_0\,
      I1 => \IP2Bus_Data[3]_i_45_n_0\,
      I2 => \IP2Bus_Data[31]_i_52_n_0\,
      I3 => \IP2Bus_Data[3]_i_46_n_0\,
      I4 => \IP2Bus_Data[3]_i_47_n_0\,
      I5 => \IP2Bus_Data[3]_i_48_n_0\,
      O => \IP2Bus_Data[3]_i_19_n_0\
    );
\IP2Bus_Data[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB8B8B8B88"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_7_n_0\,
      I1 => \IP2Bus_Data_reg[0]\,
      I2 => \IP2Bus_Data[3]_i_8_n_0\,
      I3 => \IP2Bus_Data[3]_i_9_n_0\,
      I4 => \IP2Bus_Data[3]_i_10_n_0\,
      I5 => \IP2Bus_Data[3]_i_11_n_0\,
      O => \IP2Bus_Data[3]_i_2_n_0\
    );
\IP2Bus_Data[3]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFBBBBFABABBBB"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_49_n_0\,
      I1 => \IP2Bus_Data[3]_i_50_n_0\,
      I2 => \^bus2ip_addr_reg_reg[14]_6\,
      I3 => \IP2Bus_Data[3]_i_5_0\,
      I4 => \IP2Bus_Data[3]_i_52_n_0\,
      I5 => \IP2Bus_Data[3]_i_53_n_0\,
      O => \IP2Bus_Data[3]_i_20_n_0\
    );
\IP2Bus_Data[3]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[31]\,
      I1 => \IP2Bus_Data[13]_i_17_n_0\,
      I2 => adc1_do_mon(3),
      O => \IP2Bus_Data[3]_i_21_n_0\
    );
\IP2Bus_Data[3]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFEE"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_15_n_0\,
      I1 => \IP2Bus_Data[3]_i_54_n_0\,
      I2 => \IP2Bus_Data[3]_i_55_n_0\,
      I3 => \IP2Bus_Data[15]_i_56_n_0\,
      I4 => \IP2Bus_Data[3]_i_56_n_0\,
      O => \IP2Bus_Data[3]_i_22_n_0\
    );
\IP2Bus_Data[3]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFC0C0404"
    )
        port map (
      I0 => bank11_read(131),
      I1 => \IP2Bus_Data[3]_i_58_n_0\,
      I2 => \^bus2ip_addr_reg_reg[14]_4\,
      I3 => adc10_irq_sync(0),
      I4 => \IP2Bus_Data[15]_i_5_0\(1),
      I5 => \IP2Bus_Data[31]_i_44_n_0\,
      O => \IP2Bus_Data[3]_i_23_n_0\
    );
\IP2Bus_Data[3]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0080"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_6_0\,
      I1 => adc3_cmn_irq_en_reg,
      I2 => \^bus2ip_addr_reg_reg[15]_0\,
      I3 => adc13_irq_en,
      I4 => \^bus2ip_addr_reg_reg[2]_2\,
      O => \IP2Bus_Data[3]_i_24_n_0\
    );
\IP2Bus_Data[3]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCC8"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_8_0\,
      I1 => \^bus2ip_addr_reg_reg[15]_0\,
      I2 => axi_RdAck_r_reg,
      I3 => \adc3_sim_level_reg[0]\,
      O => \IP2Bus_Data[3]_i_25_n_0\
    );
\IP2Bus_Data[3]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"70FF"
    )
        port map (
      I0 => bank11_read(3),
      I1 => adc1_status(1),
      I2 => \IP2Bus_Data[3]_i_25_n_0\,
      I3 => \IP2Bus_Data[31]_i_16_n_0\,
      O => \IP2Bus_Data[3]_i_26_n_0\
    );
\IP2Bus_Data[3]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_24_n_0\,
      I1 => \IP2Bus_Data[3]_i_6_1\(3),
      I2 => \IP2Bus_Data_reg[31]\,
      O => \IP2Bus_Data[3]_i_27_n_0\
    );
\IP2Bus_Data[3]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5C000000"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_9_0\,
      I1 => adc3_cmn_irq_en_reg,
      I2 => \IP2Bus_Data[0]_i_27_0\,
      I3 => axi_RdAck_r_i_8_n_0,
      I4 => dac13_irq_en,
      O => \IP2Bus_Data[3]_i_29_n_0\
    );
\IP2Bus_Data[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10115555FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_12_n_0\,
      I1 => \IP2Bus_Data[3]_i_13_n_0\,
      I2 => \IP2Bus_Data[11]_i_12_n_0\,
      I3 => \IP2Bus_Data_reg[3]_0\(3),
      I4 => \IP2Bus_Data_reg[2]_2\,
      I5 => \IP2Bus_Data[31]_i_4_n_0\,
      O => \IP2Bus_Data[3]_i_3_n_0\
    );
\IP2Bus_Data[3]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222233030303"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_33_0\(3),
      I1 => \IP2Bus_Data[2]_i_22_n_0\,
      I2 => \IP2Bus_Data[3]_i_61_n_0\,
      I3 => bank3_read(139),
      I4 => \IP2Bus_Data[15]_i_33_1\(3),
      I5 => bank3_read(138),
      O => \IP2Bus_Data[3]_i_30_n_0\
    );
\IP2Bus_Data[3]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF777"
    )
        port map (
      I0 => axi_RdAck_r_i_8_n_0,
      I1 => axi_read_req_r_reg_1,
      I2 => axi_read_req_r_reg(0),
      I3 => axi_read_req_r_reg(1),
      I4 => axi_read_req_r_reg(3),
      I5 => axi_read_req_r_reg(6),
      O => \IP2Bus_Data[3]_i_31_n_0\
    );
\IP2Bus_Data[3]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCC8"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_8_0\,
      I1 => axi_RdAck_r_i_8_n_0,
      I2 => axi_RdAck_r_reg,
      I3 => \adc3_sim_level_reg[0]\,
      O => \IP2Bus_Data[3]_i_32_n_0\
    );
\IP2Bus_Data[3]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFBFBFB"
    )
        port map (
      I0 => \IP2Bus_Data[4]_i_41_n_0\,
      I1 => p_34_in(3),
      I2 => \IP2Bus_Data[0]_i_63_n_0\,
      I3 => \IP2Bus_Data[3]_i_11_0\,
      I4 => \^bus2ip_addr_reg_reg[2]\,
      I5 => \IP2Bus_Data[3]_i_11_1\,
      O => \IP2Bus_Data[3]_i_33_n_0\
    );
\IP2Bus_Data[3]_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF7070"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_40_1\(3),
      I1 => bank1_read(139),
      I2 => \IP2Bus_Data[3]_i_63_n_0\,
      I3 => \IP2Bus_Data[15]_i_40_0\(3),
      I4 => bank1_read(138),
      O => \IP2Bus_Data[3]_i_34_n_0\
    );
\IP2Bus_Data[3]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF44F4"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_64_n_0\,
      I1 => \IP2Bus_Data[15]_i_46_n_0\,
      I2 => \IP2Bus_Data[31]_i_25_n_0\,
      I3 => \IP2Bus_Data[3]_i_65_n_0\,
      I4 => \IP2Bus_Data[3]_i_66_n_0\,
      O => \IP2Bus_Data[3]_i_35_n_0\
    );
\IP2Bus_Data[3]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFEAAAAFFFEAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_13_n_0\,
      I1 => \adc3_sim_level_reg[0]\,
      I2 => axi_RdAck_r_reg,
      I3 => \IP2Bus_Data[7]_i_8_0\,
      I4 => \^bus2ip_addr_reg_reg[14]_5\,
      I5 => adc0_status(1),
      O => \IP2Bus_Data[3]_i_36_n_0\
    );
\IP2Bus_Data[3]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A2"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_13_0\,
      I1 => adc03_irq_en,
      I2 => \^bus2ip_addr_reg_reg[2]_4\,
      I3 => \IP2Bus_Data[31]_i_62_n_0\,
      O => \IP2Bus_Data[3]_i_37_n_0\
    );
\IP2Bus_Data[3]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCF0FCF0F4F0F4F"
    )
        port map (
      I0 => bank9_read(131),
      I1 => \IP2Bus_Data[3]_i_67_n_0\,
      I2 => \IP2Bus_Data[31]_i_62_n_0\,
      I3 => \^bus2ip_addr_reg_reg[16]_3\,
      I4 => adc00_irq_sync(0),
      I5 => \IP2Bus_Data[15]_i_3_0\(1),
      O => \IP2Bus_Data[3]_i_38_n_0\
    );
\IP2Bus_Data[3]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCF0FCF0F4F0F4F"
    )
        port map (
      I0 => bank15_read(131),
      I1 => \IP2Bus_Data[3]_i_68_n_0\,
      I2 => \IP2Bus_Data[15]_i_62_n_0\,
      I3 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_3\,
      I4 => adc30_irq_sync(0),
      I5 => \IP2Bus_Data[15]_i_26_0\(1),
      O => \IP2Bus_Data[3]_i_39_n_0\
    );
\IP2Bus_Data[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888A888A8A8A8A"
    )
        port map (
      I0 => \IP2Bus_Data_reg[0]_1\,
      I1 => \IP2Bus_Data[3]_i_15_n_0\,
      I2 => \IP2Bus_Data_reg[2]_0\,
      I3 => \IP2Bus_Data[3]_i_16_n_0\,
      I4 => \IP2Bus_Data[3]_i_17_n_0\,
      I5 => \IP2Bus_Data[3]_i_18_n_0\,
      O => \IP2Bus_Data[3]_i_4_n_0\
    );
\IP2Bus_Data[3]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100010001000"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_37_n_0\,
      I1 => bank15_read(140),
      I2 => \IP2Bus_Data[31]_i_7_0\(3),
      I3 => bank15_read(192),
      I4 => \IP2Bus_Data[31]_i_7_1\(3),
      I5 => bank15_read(193),
      O => \IP2Bus_Data[3]_i_40_n_0\
    );
\IP2Bus_Data[3]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B88800003000"
    )
        port map (
      I0 => adc32_irq_sync(0),
      I1 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_4\,
      I2 => \IP2Bus_Data[15]_i_98_n_0\,
      I3 => \IP2Bus_Data[3]_i_17_0\,
      I4 => bank15_read(135),
      I5 => \IP2Bus_Data[15]_i_27_2\(1),
      O => \IP2Bus_Data[3]_i_41_n_0\
    );
\IP2Bus_Data[3]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4744477747774777"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_27_3\(1),
      I1 => bank15_read(137),
      I2 => \IP2Bus_Data[15]_i_27_0\(3),
      I3 => bank15_read(138),
      I4 => \IP2Bus_Data[15]_i_27_1\(3),
      I5 => bank15_read(139),
      O => \IP2Bus_Data[3]_i_42_n_0\
    );
\IP2Bus_Data[3]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDCCCCFFFCCCCC"
    )
        port map (
      I0 => adc3_status(1),
      I1 => \IP2Bus_Data[0]_i_17_n_0\,
      I2 => \adc3_sim_level_reg[0]\,
      I3 => axi_RdAck_r_reg,
      I4 => \^bus2ip_addr_reg_reg[11]\,
      I5 => \IP2Bus_Data[7]_i_8_0\,
      O => \IP2Bus_Data[3]_i_43_n_0\
    );
\IP2Bus_Data[3]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4777"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_7_3\(3),
      I1 => bank13_read(192),
      I2 => bank13_read(193),
      I3 => \IP2Bus_Data[31]_i_7_2\(3),
      O => \IP2Bus_Data[3]_i_44_n_0\
    );
\IP2Bus_Data[3]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E000E000E0"
    )
        port map (
      I0 => bank13_read(192),
      I1 => bank13_read(193),
      I2 => \IP2Bus_Data[31]_i_73_n_0\,
      I3 => \IP2Bus_Data[31]_i_72_n_0\,
      I4 => \dac0_fifo_disable_reg[0]\,
      I5 => \^bus2ip_addr_reg_reg[15]\,
      O => \IP2Bus_Data[3]_i_45_n_0\
    );
\IP2Bus_Data[3]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CFF2EEE0CFF3FFF"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_19_0\,
      I1 => \^bus2ip_addr_reg_reg[14]_10\,
      I2 => adc22_irq_sync(0),
      I3 => \IP2Bus_Data[15]_i_52_2\(1),
      I4 => bank13_read(135),
      I5 => \^bus2ip_addr_reg_reg[14]_11\,
      O => \IP2Bus_Data[3]_i_46_n_0\
    );
\IP2Bus_Data[3]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A200A200A2008000"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_72_n_0\,
      I1 => bank13_read(137),
      I2 => \IP2Bus_Data[15]_i_19_1\(1),
      I3 => \IP2Bus_Data[31]_i_73_n_0\,
      I4 => bank13_read(139),
      I5 => bank13_read(138),
      O => \IP2Bus_Data[3]_i_47_n_0\
    );
\IP2Bus_Data[3]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_20_n_0\,
      I1 => bank13_read(3),
      I2 => adc2_status(1),
      I3 => \IP2Bus_Data[3]_i_49_n_0\,
      O => \IP2Bus_Data[3]_i_48_n_0\
    );
\IP2Bus_Data[3]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCC8"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_8_0\,
      I1 => \^bus2ip_addr_reg_reg[15]\,
      I2 => axi_RdAck_r_reg,
      I3 => \adc3_sim_level_reg[0]\,
      O => \IP2Bus_Data[3]_i_49_n_0\
    );
\IP2Bus_Data[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2F220000"
    )
        port map (
      I0 => \IP2Bus_Data_reg[3]\(3),
      I1 => \IP2Bus_Data[11]_i_22_n_0\,
      I2 => \IP2Bus_Data[3]_i_19_n_0\,
      I3 => \IP2Bus_Data[3]_i_20_n_0\,
      I4 => \IP2Bus_Data_reg[2]_1\,
      I5 => \IP2Bus_Data[3]_i_21_n_0\,
      O => \IP2Bus_Data[3]_i_5_n_0\
    );
\IP2Bus_Data[3]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_20_0\,
      I1 => \^bus2ip_addr_reg_reg[2]_1\,
      I2 => adc23_irq_en,
      I3 => \IP2Bus_Data[3]_i_52_n_0\,
      O => \IP2Bus_Data[3]_i_50_n_0\
    );
\IP2Bus_Data[3]_i_52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFFFFFF"
    )
        port map (
      I0 => axi_read_req_r_reg(6),
      I1 => axi_read_req_r_reg(3),
      I2 => axi_read_req_r_reg(1),
      I3 => axi_read_req_r_reg_1,
      I4 => \^bus2ip_addr_reg_reg[15]\,
      O => \IP2Bus_Data[3]_i_52_n_0\
    );
\IP2Bus_Data[3]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCF00CF"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_19_0\(1),
      I1 => \IP2Bus_Data[15]_i_48_0\(1),
      I2 => bank13_read(133),
      I3 => \^bus2ip_addr_reg_reg[14]_8\,
      I4 => adc21_irq_sync(0),
      I5 => bank13_read(131),
      O => \IP2Bus_Data[3]_i_53_n_0\
    );
\IP2Bus_Data[3]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F300F300E222C000"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_22_0\,
      I1 => \^bus2ip_addr_reg_reg[14]_7\,
      I2 => adc12_irq_sync(0),
      I3 => \IP2Bus_Data[15]_i_24_2\(1),
      I4 => \^bus2ip_addr_reg_reg[14]_9\,
      I5 => bank11_read(135),
      O => \IP2Bus_Data[3]_i_54_n_0\
    );
\IP2Bus_Data[3]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4744477747774777"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_24_3\(1),
      I1 => bank11_read(137),
      I2 => \IP2Bus_Data[15]_i_24_0\(3),
      I3 => bank11_read(138),
      I4 => \IP2Bus_Data[15]_i_24_1\(3),
      I5 => bank11_read(139),
      O => \IP2Bus_Data[3]_i_55_n_0\
    );
\IP2Bus_Data[3]_i_56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800080"
    )
        port map (
      I0 => \IP2Bus_Data[30]_i_14_n_0\,
      I1 => \IP2Bus_Data[31]_i_5_1\(3),
      I2 => bank11_read(193),
      I3 => bank11_read(192),
      I4 => \IP2Bus_Data[31]_i_5_0\(3),
      O => \IP2Bus_Data[3]_i_56_n_0\
    );
\IP2Bus_Data[3]_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[15]_0\,
      I1 => \adc3_slice0_irq_en_reg[2]\,
      O => bank11_read(131)
    );
\IP2Bus_Data[3]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFCFEFCFAA0FAF0F"
    )
        port map (
      I0 => \adc3_slice0_irq_en_reg[2]\,
      I1 => adc11_irq_sync(0),
      I2 => \^bus2ip_addr_reg_reg[2]_3\,
      I3 => \^bus2ip_addr_reg_reg[15]_0\,
      I4 => \adc3_slice1_irq_en_reg[2]\,
      I5 => \IP2Bus_Data[15]_i_5_1\(1),
      O => \IP2Bus_Data[3]_i_58_n_0\
    );
\IP2Bus_Data[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF55F7"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_22_n_0\,
      I1 => \IP2Bus_Data[3]_i_23_n_0\,
      I2 => \IP2Bus_Data[3]_i_24_n_0\,
      I3 => \IP2Bus_Data[3]_i_25_n_0\,
      I4 => \IP2Bus_Data[3]_i_26_n_0\,
      I5 => \IP2Bus_Data[3]_i_27_n_0\,
      O => \IP2Bus_Data[3]_i_6_n_0\
    );
\IP2Bus_Data[3]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[15]_0\,
      I1 => axi_read_req_r_reg(0),
      I2 => axi_read_req_r_reg_1,
      I3 => axi_read_req_r_reg(1),
      I4 => axi_read_req_r_reg(3),
      I5 => axi_read_req_r_reg(6),
      O => bank11_read(3)
    );
\IP2Bus_Data[3]_i_61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF07F7"
    )
        port map (
      I0 => bank3_read(193),
      I1 => \IP2Bus_Data[31]_i_3_1\(3),
      I2 => bank3_read(192),
      I3 => \IP2Bus_Data[31]_i_3_0\(3),
      I4 => \IP2Bus_Data[2]_i_45_n_0\,
      O => \IP2Bus_Data[3]_i_61_n_0\
    );
\IP2Bus_Data[3]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF07F7"
    )
        port map (
      I0 => bank1_read(193),
      I1 => \IP2Bus_Data[31]_i_3_3\(3),
      I2 => bank1_read(192),
      I3 => \IP2Bus_Data[31]_i_3_2\(3),
      I4 => bank1_read(140),
      I5 => bank1_read(139),
      O => \IP2Bus_Data[3]_i_63_n_0\
    );
\IP2Bus_Data[3]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4744477747774777"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_3_1\(1),
      I1 => bank9_read(137),
      I2 => STATUS_COMMON(3),
      I3 => bank9_read(138),
      I4 => \IP2Bus_Data[15]_i_16_0\(3),
      I5 => bank9_read(139),
      O => \IP2Bus_Data[3]_i_64_n_0\
    );
\IP2Bus_Data[3]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF07F707F707F7"
    )
        port map (
      I0 => bank9_read(193),
      I1 => \IP2Bus_Data[31]_i_8_1\(3),
      I2 => bank9_read(192),
      I3 => \IP2Bus_Data[31]_i_8_0\(3),
      I4 => \^bus2ip_addr_reg_reg[14]_5\,
      I5 => \dac0_fifo_disable_reg[0]\,
      O => \IP2Bus_Data[3]_i_65_n_0\
    );
\IP2Bus_Data[3]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F300E222F300C000"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_35_0\,
      I1 => \^bus2ip_addr_reg_reg[16]_4\,
      I2 => adc02_irq_sync(0),
      I3 => \IP2Bus_Data[15]_i_16_1\(1),
      I4 => bank9_read(135),
      I5 => \^bus2ip_addr_reg_reg[16]_5\,
      O => \IP2Bus_Data[3]_i_66_n_0\
    );
\IP2Bus_Data[3]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEFFFCFCFCFFF"
    )
        port map (
      I0 => adc01_irq_sync(0),
      I1 => \adc3_slice0_irq_en_reg[2]\,
      I2 => \^bus2ip_addr_reg_reg[14]_5\,
      I3 => axi_RdAck_r_reg_0,
      I4 => \adc3_slice1_irq_en_reg[2]\,
      I5 => \IP2Bus_Data[15]_i_13_0\(1),
      O => \IP2Bus_Data[3]_i_67_n_0\
    );
\IP2Bus_Data[3]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEFFFCFCFCFFF"
    )
        port map (
      I0 => adc31_irq_sync(0),
      I1 => \adc3_slice0_irq_en_reg[2]\,
      I2 => \^bus2ip_addr_reg_reg[11]\,
      I3 => axi_RdAck_r_reg_0,
      I4 => \adc3_slice1_irq_en_reg[2]\,
      I5 => \IP2Bus_Data[15]_i_26_1\(1),
      O => \IP2Bus_Data[3]_i_68_n_0\
    );
\IP2Bus_Data[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_8_n_0\,
      I1 => \IP2Bus_Data[15]_i_2_0\(3),
      I2 => bank0_read(2),
      O => \IP2Bus_Data[3]_i_7_n_0\
    );
\IP2Bus_Data[3]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_read_req_r_reg(10),
      I1 => axi_read_req_r_reg(12),
      I2 => axi_read_req_r_reg(11),
      I3 => \axi_read_req_r_i_2__7_n_0\,
      I4 => axi_read_req_r_reg_6,
      I5 => \IP2Bus_Data[2]_i_29_0\,
      O => bank13_read(135)
    );
\IP2Bus_Data[3]_i_72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF808"
    )
        port map (
      I0 => bank13_read(139),
      I1 => \IP2Bus_Data[15]_i_52_1\(3),
      I2 => bank13_read(138),
      I3 => \IP2Bus_Data[15]_i_52_0\(3),
      I4 => bank13_read(137),
      O => \IP2Bus_Data[3]_i_72_n_0\
    );
\IP2Bus_Data[3]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_read_req_r_reg(10),
      I1 => axi_read_req_r_reg_10,
      I2 => \axi_read_req_r_i_2__7_n_0\,
      I3 => axi_read_req_r_reg_6,
      I4 => \IP2Bus_Data[25]_i_9_0\,
      I5 => axi_read_req_r_reg(6),
      O => bank13_read(133)
    );
\IP2Bus_Data[3]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_read_req_r_reg(10),
      I1 => axi_read_req_r_reg(12),
      I2 => axi_read_req_r_reg(11),
      I3 => \axi_read_req_r_i_2__7_n_0\,
      I4 => axi_read_req_r_reg_7,
      I5 => \IP2Bus_Data[8]_i_10_0\,
      O => bank13_read(131)
    );
\IP2Bus_Data[3]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => axi_read_req_r_reg(12),
      I1 => axi_read_req_r_reg_11,
      I2 => \axi_read_req_r_i_2__7_n_0\,
      I3 => \IP2Bus_Data[8]_i_10_0\,
      I4 => axi_read_req_r_reg(3),
      I5 => axi_read_req_r_reg(6),
      O => \bus2ip_addr_reg_reg[16]_7\(0)
    );
\IP2Bus_Data[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_10_0\,
      I1 => \^bus2ip_addr_reg_reg[16]\,
      I2 => dac0_do_mon(3),
      I3 => \IP2Bus_Data_reg[0]_2\,
      O => \IP2Bus_Data[3]_i_8_n_0\
    );
\IP2Bus_Data[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0E000E000E000E0"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_29_n_0\,
      I1 => \IP2Bus_Data[3]_i_30_n_0\,
      I2 => \IP2Bus_Data[3]_i_31_n_0\,
      I3 => \IP2Bus_Data[3]_i_32_n_0\,
      I4 => status(1),
      I5 => bank3_read(3),
      O => \IP2Bus_Data[3]_i_9_n_0\
    );
\IP2Bus_Data[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFEEEEEEEE"
    )
        port map (
      I0 => \IP2Bus_Data[4]_i_2_n_0\,
      I1 => \IP2Bus_Data[4]_i_3_n_0\,
      I2 => \IP2Bus_Data_reg[4]\,
      I3 => \IP2Bus_Data[4]_i_5_n_0\,
      I4 => \IP2Bus_Data[4]_i_6_n_0\,
      I5 => \IP2Bus_Data_reg[5]\,
      O => \bus2ip_addr_reg_reg[13]\(4)
    );
\IP2Bus_Data[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBBAAAAAEAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[0]_2\,
      I1 => \IP2Bus_Data[24]_i_7_n_0\,
      I2 => \IP2Bus_Data[4]_i_27_n_0\,
      I3 => \IP2Bus_Data[4]_i_28_n_0\,
      I4 => \IP2Bus_Data[15]_i_36_n_0\,
      I5 => \IP2Bus_Data[4]_i_29_n_0\,
      O => \IP2Bus_Data[4]_i_10_n_0\
    );
\IP2Bus_Data[4]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[0]_0\,
      I1 => \^bus2ip_addr_reg_reg[16]\,
      I2 => dac0_do_mon(4),
      I3 => \IP2Bus_Data_reg[0]_2\,
      O => \IP2Bus_Data[4]_i_11_n_0\
    );
\IP2Bus_Data[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A280A280A280A2"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_24_n_0\,
      I1 => bank1_read(138),
      I2 => \IP2Bus_Data[15]_i_40_0\(4),
      I3 => \IP2Bus_Data[4]_i_30_n_0\,
      I4 => bank1_read(139),
      I5 => \IP2Bus_Data[15]_i_40_1\(4),
      O => \IP2Bus_Data[4]_i_12_n_0\
    );
\IP2Bus_Data[4]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000002AA"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_30_n_0\,
      I1 => \adc3_slice1_irq_en_reg[2]\,
      I2 => axi_RdAck_r_reg_0,
      I3 => \^bus2ip_addr_reg_reg[14]_3\,
      I4 => \IP2Bus_Data[13]_i_28_n_0\,
      O => \IP2Bus_Data[4]_i_13_n_0\
    );
\IP2Bus_Data[4]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1011FFFF"
    )
        port map (
      I0 => \IP2Bus_Data[4]_i_13_n_0\,
      I1 => \IP2Bus_Data[4]_i_31_n_0\,
      I2 => \IP2Bus_Data[7]_i_26_n_0\,
      I3 => \IP2Bus_Data[7]_i_2_0\(2),
      I4 => \IP2Bus_Data[15]_i_12_n_0\,
      O => \IP2Bus_Data[4]_i_14_n_0\
    );
\IP2Bus_Data[4]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[2]_4\,
      I1 => adc0_cmn_irq_en,
      I2 => \^bus2ip_addr_reg_reg[14]_5\,
      I3 => adc3_cmn_irq_en_reg,
      I4 => \IP2Bus_Data[31]_i_61_n_0\,
      O => \IP2Bus_Data[4]_i_15_n_0\
    );
\IP2Bus_Data[4]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF10FF10FF10FF"
    )
        port map (
      I0 => bank9_read(139),
      I1 => bank9_read(138),
      I2 => \IP2Bus_Data[13]_i_49_n_0\,
      I3 => \IP2Bus_Data[15]_i_46_n_0\,
      I4 => \^bus2ip_addr_reg_reg[14]_5\,
      I5 => \adc3_slice3_irq_en_reg[2]\,
      O => \IP2Bus_Data[4]_i_16_n_0\
    );
\IP2Bus_Data[4]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF008F8F"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_16_0\(4),
      I1 => bank9_read(139),
      I2 => \IP2Bus_Data[4]_i_32_n_0\,
      I3 => STATUS_COMMON(4),
      I4 => bank9_read(138),
      O => \IP2Bus_Data[4]_i_17_n_0\
    );
\IP2Bus_Data[4]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \IP2Bus_Data_reg[5]_1\,
      I1 => adc0_do_mon(4),
      I2 => \^bus2ip_addr_reg_reg[16]_1\,
      O => \IP2Bus_Data[4]_i_18_n_0\
    );
\IP2Bus_Data[4]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF51FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[4]_i_33_n_0\,
      I1 => \IP2Bus_Data[31]_i_57_n_0\,
      I2 => \IP2Bus_Data[4]_i_34_n_0\,
      I3 => \IP2Bus_Data[4]_i_35_n_0\,
      I4 => \IP2Bus_Data[15]_i_30_n_0\,
      I5 => \IP2Bus_Data_reg[0]_1\,
      O => \IP2Bus_Data[4]_i_19_n_0\
    );
\IP2Bus_Data[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055557F55"
    )
        port map (
      I0 => \IP2Bus_Data[4]_i_7_n_0\,
      I1 => \IP2Bus_Data_reg[4]_0\,
      I2 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_2\,
      I3 => irq_enables(2),
      I4 => \IP2Bus_Data[4]_i_8_n_0\,
      I5 => \IP2Bus_Data[4]_i_9_n_0\,
      O => \IP2Bus_Data[4]_i_2_n_0\
    );
\IP2Bus_Data[4]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08C8080808080808"
    )
        port map (
      I0 => \IP2Bus_Data[4]_i_36_n_0\,
      I1 => \IP2Bus_Data[31]_i_16_n_0\,
      I2 => \IP2Bus_Data[31]_i_15_n_0\,
      I3 => \IP2Bus_Data[3]_i_25_n_0\,
      I4 => adc1_cmn_irq_en,
      I5 => \IP2Bus_Data[4]_i_37_n_0\,
      O => \IP2Bus_Data[4]_i_20_n_0\
    );
\IP2Bus_Data[4]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8FFFFFFF"
    )
        port map (
      I0 => adc1_do_mon(4),
      I1 => Bus2IP_RdCE,
      I2 => \IP2Bus_Data[4]_i_6_0\,
      I3 => axi_read_req_r_reg(12),
      I4 => axi_read_req_r_reg(11),
      I5 => axi_read_req_r_reg(10),
      O => \IP2Bus_Data[4]_i_21_n_0\
    );
\IP2Bus_Data[4]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAA8AAA8AA20"
    )
        port map (
      I0 => \IP2Bus_Data_reg[2]_1\,
      I1 => \IP2Bus_Data[31]_i_52_n_0\,
      I2 => \IP2Bus_Data[4]_i_38_n_0\,
      I3 => \IP2Bus_Data[15]_i_20_n_0\,
      I4 => \IP2Bus_Data[4]_i_39_n_0\,
      I5 => \IP2Bus_Data[13]_i_42_n_0\,
      O => \IP2Bus_Data[4]_i_22_n_0\
    );
\IP2Bus_Data[4]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3FFF7F7F"
    )
        port map (
      I0 => axi_read_req_r_reg_6,
      I1 => \axi_read_req_r_i_2__1_n_0\,
      I2 => axi_read_req_r_reg_12,
      I3 => axi_read_req_r_reg_1,
      I4 => axi_read_req_r_reg(1),
      O => \IP2Bus_Data[4]_i_23_n_0\
    );
\IP2Bus_Data[4]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBFFFFFF"
    )
        port map (
      I0 => axi_read_req_r_reg(2),
      I1 => axi_read_req_r_reg(1),
      I2 => axi_read_req_r_reg(0),
      I3 => \IP2Bus_Data[25]_i_7_0\,
      I4 => \axi_read_req_r_i_2__1_n_0\,
      O => \IP2Bus_Data[4]_i_24_n_0\
    );
\IP2Bus_Data[4]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
        port map (
      I0 => axi_read_req_r_reg(5),
      I1 => axi_read_req_r_reg(4),
      I2 => \IP2Bus_Data[30]_i_14_3\,
      I3 => \IP2Bus_Data[4]_i_8_0\,
      I4 => \axi_read_req_r_i_2__1_n_0\,
      O => \IP2Bus_Data[4]_i_25_n_0\
    );
\IP2Bus_Data[4]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \axi_read_req_r_i_2__1_n_0\,
      I1 => axi_read_req_r_reg(3),
      I2 => axi_read_req_r_reg(6),
      I3 => axi_read_req_r_reg(0),
      I4 => axi_read_req_r_reg(1),
      I5 => axi_read_req_r_reg_1,
      O => bank0_read(10)
    );
\IP2Bus_Data[4]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00070000"
    )
        port map (
      I0 => \dac0_fifo_disable_reg[0]\,
      I1 => axi_RdAck_r_i_8_n_0,
      I2 => bank3_read(192),
      I3 => bank3_read(193),
      I4 => \IP2Bus_Data[31]_i_40_n_0\,
      I5 => \IP2Bus_Data[7]_i_22_n_0\,
      O => \IP2Bus_Data[4]_i_27_n_0\
    );
\IP2Bus_Data[4]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF008F8F"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_33_1\(4),
      I1 => bank3_read(139),
      I2 => \IP2Bus_Data[4]_i_40_n_0\,
      I3 => \IP2Bus_Data[15]_i_33_0\(4),
      I4 => bank3_read(138),
      O => \IP2Bus_Data[4]_i_28_n_0\
    );
\IP2Bus_Data[4]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_27_0\,
      I1 => axi_RdAck_r_i_8_n_0,
      I2 => dac1_cmn_irq_en,
      I3 => adc3_cmn_irq_en_reg,
      I4 => \IP2Bus_Data[3]_i_32_n_0\,
      O => \IP2Bus_Data[4]_i_29_n_0\
    );
\IP2Bus_Data[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040455045555"
    )
        port map (
      I0 => \IP2Bus_Data_reg[0]\,
      I1 => \IP2Bus_Data[4]_i_10_n_0\,
      I2 => \IP2Bus_Data[4]_i_11_n_0\,
      I3 => \IP2Bus_Data[4]_i_12_n_0\,
      I4 => \IP2Bus_Data[4]_i_13_n_0\,
      I5 => \IP2Bus_Data[4]_i_14_n_0\,
      O => \IP2Bus_Data[4]_i_3_n_0\
    );
\IP2Bus_Data[4]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF07F7"
    )
        port map (
      I0 => bank1_read(193),
      I1 => \IP2Bus_Data[31]_i_3_3\(4),
      I2 => bank1_read(192),
      I3 => \IP2Bus_Data[31]_i_3_2\(4),
      I4 => bank1_read(140),
      I5 => bank1_read(139),
      O => \IP2Bus_Data[4]_i_30_n_0\
    );
\IP2Bus_Data[4]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5500400000004000"
    )
        port map (
      I0 => \IP2Bus_Data[4]_i_41_n_0\,
      I1 => \^bus2ip_addr_reg_reg[14]_3\,
      I2 => adc3_cmn_irq_en_reg,
      I3 => p_34_in(4),
      I4 => \^bus2ip_addr_reg_reg[2]\,
      I5 => dac0_powerup_state_irq,
      O => \IP2Bus_Data[4]_i_31_n_0\
    );
\IP2Bus_Data[4]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF07F7"
    )
        port map (
      I0 => bank9_read(193),
      I1 => \IP2Bus_Data[31]_i_8_1\(4),
      I2 => bank9_read(192),
      I3 => \IP2Bus_Data[31]_i_8_0\(4),
      I4 => bank9_read(140),
      I5 => bank9_read(139),
      O => \IP2Bus_Data[4]_i_32_n_0\
    );
\IP2Bus_Data[4]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFFFBFFFBFB"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_28_n_0\,
      I1 => \IP2Bus_Data[15]_i_61_n_0\,
      I2 => \^bus2ip_addr_reg_reg[2]_0\,
      I3 => adc3_cmn_irq_en,
      I4 => bank15_read(129),
      I5 => \IP2Bus_Data[15]_i_63_n_0\,
      O => \IP2Bus_Data[4]_i_33_n_0\
    );
\IP2Bus_Data[4]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF800F8"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_27_1\(4),
      I1 => bank15_read(139),
      I2 => \IP2Bus_Data[4]_i_43_n_0\,
      I3 => bank15_read(138),
      I4 => \IP2Bus_Data[15]_i_27_0\(4),
      I5 => \IP2Bus_Data[13]_i_54_n_0\,
      O => \IP2Bus_Data[4]_i_34_n_0\
    );
\IP2Bus_Data[4]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_70_n_0\,
      I1 => adc2_do_mon(4),
      I2 => \IP2Bus_Data[15]_i_6_0\,
      I3 => adc3_do_mon(4),
      O => \IP2Bus_Data[4]_i_35_n_0\
    );
\IP2Bus_Data[4]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF800F8"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_24_1\(4),
      I1 => bank11_read(139),
      I2 => \IP2Bus_Data[4]_i_44_n_0\,
      I3 => bank11_read(138),
      I4 => \IP2Bus_Data[15]_i_24_0\(4),
      I5 => \IP2Bus_Data[13]_i_44_n_0\,
      O => \IP2Bus_Data[4]_i_36_n_0\
    );
\IP2Bus_Data[4]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => axi_read_req_r_reg(6),
      I1 => axi_read_req_r_reg(3),
      I2 => axi_read_req_r_reg(1),
      I3 => axi_read_req_r_reg(0),
      I4 => axi_read_req_r_reg_1,
      I5 => \^bus2ip_addr_reg_reg[15]_0\,
      O => \IP2Bus_Data[4]_i_37_n_0\
    );
\IP2Bus_Data[4]_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_49_n_0\,
      I1 => adc3_cmn_irq_en_reg,
      I2 => \^bus2ip_addr_reg_reg[15]\,
      I3 => \^bus2ip_addr_reg_reg[2]_1\,
      I4 => adc2_cmn_irq_en,
      O => \IP2Bus_Data[4]_i_38_n_0\
    );
\IP2Bus_Data[4]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0070FF70"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_52_1\(4),
      I1 => bank13_read(139),
      I2 => \IP2Bus_Data[4]_i_45_n_0\,
      I3 => bank13_read(138),
      I4 => \IP2Bus_Data[15]_i_52_0\(4),
      I5 => bank13_read(137),
      O => \IP2Bus_Data[4]_i_39_n_0\
    );
\IP2Bus_Data[4]_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF07F7"
    )
        port map (
      I0 => bank3_read(193),
      I1 => \IP2Bus_Data[31]_i_3_1\(4),
      I2 => bank3_read(192),
      I3 => \IP2Bus_Data[31]_i_3_0\(4),
      I4 => \IP2Bus_Data[2]_i_45_n_0\,
      O => \IP2Bus_Data[4]_i_40_n_0\
    );
\IP2Bus_Data[4]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCC8"
    )
        port map (
      I0 => \adc3_sim_level_reg[0]\,
      I1 => \^bus2ip_addr_reg_reg[14]_3\,
      I2 => \IP2Bus_Data[7]_i_8_0\,
      I3 => axi_RdAck_r_reg,
      O => \IP2Bus_Data[4]_i_41_n_0\
    );
\IP2Bus_Data[4]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[11]\,
      I1 => adc3_cmn_irq_en_reg,
      O => bank15_read(129)
    );
\IP2Bus_Data[4]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F808"
    )
        port map (
      I0 => bank15_read(193),
      I1 => \IP2Bus_Data[31]_i_7_1\(4),
      I2 => bank15_read(192),
      I3 => \IP2Bus_Data[31]_i_7_0\(4),
      I4 => bank15_read(140),
      I5 => bank15_read(139),
      O => \IP2Bus_Data[4]_i_43_n_0\
    );
\IP2Bus_Data[4]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F808"
    )
        port map (
      I0 => bank11_read(193),
      I1 => \IP2Bus_Data[31]_i_5_1\(4),
      I2 => bank11_read(192),
      I3 => \IP2Bus_Data[31]_i_5_0\(4),
      I4 => bank11_read(140),
      I5 => bank11_read(139),
      O => \IP2Bus_Data[4]_i_44_n_0\
    );
\IP2Bus_Data[4]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF07F7"
    )
        port map (
      I0 => bank13_read(193),
      I1 => \IP2Bus_Data[31]_i_7_2\(4),
      I2 => bank13_read(192),
      I3 => \IP2Bus_Data[31]_i_7_3\(4),
      I4 => bank13_read(140),
      I5 => bank13_read(139),
      O => \IP2Bus_Data[4]_i_45_n_0\
    );
\IP2Bus_Data[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBABFBFB"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_4_n_0\,
      I1 => \IP2Bus_Data[4]_i_15_n_0\,
      I2 => \IP2Bus_Data[31]_i_29_n_0\,
      I3 => \IP2Bus_Data[4]_i_16_n_0\,
      I4 => \IP2Bus_Data[4]_i_17_n_0\,
      I5 => \IP2Bus_Data[4]_i_18_n_0\,
      O => \IP2Bus_Data[4]_i_5_n_0\
    );
\IP2Bus_Data[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80808A8000000000"
    )
        port map (
      I0 => \IP2Bus_Data[4]_i_19_n_0\,
      I1 => \IP2Bus_Data[4]_i_20_n_0\,
      I2 => \IP2Bus_Data_reg[31]\,
      I3 => \IP2Bus_Data[4]_i_21_n_0\,
      I4 => \IP2Bus_Data[4]_i_22_n_0\,
      I5 => \IP2Bus_Data_reg[2]\,
      O => \IP2Bus_Data[4]_i_6_n_0\
    );
\IP2Bus_Data[4]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \IP2Bus_Data[25]_i_14_n_0\,
      I1 => \IP2Bus_Data[4]_i_23_n_0\,
      I2 => \IP2Bus_Data[4]_i_24_n_0\,
      O => \IP2Bus_Data[4]_i_7_n_0\
    );
\IP2Bus_Data[4]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \IP2Bus_Data[4]_i_25_n_0\,
      I1 => \IP2Bus_Data[25]_i_13_n_0\,
      O => \IP2Bus_Data[4]_i_8_n_0\
    );
\IP2Bus_Data[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABBBABBBABBB"
    )
        port map (
      I0 => \IP2Bus_Data[1]_i_8_n_0\,
      I1 => \IP2Bus_Data[4]_i_7_n_0\,
      I2 => \IP2Bus_Data[15]_i_2_0\(4),
      I3 => bank0_read(2),
      I4 => bank0_read(10),
      I5 => \IP2Bus_Data[25]_i_14_n_0\,
      O => \IP2Bus_Data[4]_i_9_n_0\
    );
\IP2Bus_Data[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFEEAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[5]_i_2_n_0\,
      I1 => \IP2Bus_Data[5]_i_3_n_0\,
      I2 => \IP2Bus_Data[7]_i_4_n_0\,
      I3 => \IP2Bus_Data[5]_i_4_n_0\,
      I4 => \IP2Bus_Data[5]_i_5_n_0\,
      I5 => \IP2Bus_Data_reg[5]\,
      O => \bus2ip_addr_reg_reg[13]\(5)
    );
\IP2Bus_Data[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004500"
    )
        port map (
      I0 => bank13_read(137),
      I1 => \IP2Bus_Data[15]_i_52_0\(5),
      I2 => bank13_read(138),
      I3 => \IP2Bus_Data[31]_i_52_n_0\,
      I4 => \IP2Bus_Data[5]_i_18_n_0\,
      I5 => \IP2Bus_Data[13]_i_42_n_0\,
      O => \IP2Bus_Data[5]_i_10_n_0\
    );
\IP2Bus_Data[5]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[31]\,
      I1 => \^bus2ip_addr_reg_reg[14]_0\,
      I2 => adc1_do_mon(5),
      I3 => \IP2Bus_Data_reg[5]_0\,
      O => \IP2Bus_Data[5]_i_11_n_0\
    );
\IP2Bus_Data[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEAAAEAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[0]_1\,
      I1 => \IP2Bus_Data[13]_i_18_n_0\,
      I2 => \IP2Bus_Data[5]_i_19_n_0\,
      I3 => bank11_read(138),
      I4 => \IP2Bus_Data[15]_i_24_0\(5),
      I5 => \IP2Bus_Data[7]_i_31_n_0\,
      O => \IP2Bus_Data[5]_i_12_n_0\
    );
\IP2Bus_Data[5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAA2AAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_6_0\,
      I1 => \IP2Bus_Data[11]_i_31_n_0\,
      I2 => \IP2Bus_Data[5]_i_20_n_0\,
      I3 => \IP2Bus_Data[15]_i_28_n_0\,
      I4 => \IP2Bus_Data[5]_i_21_n_0\,
      I5 => \IP2Bus_Data[12]_i_15_n_0\,
      O => \IP2Bus_Data[5]_i_13_n_0\
    );
\IP2Bus_Data[5]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF7070"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_40_1\(5),
      I1 => bank1_read(139),
      I2 => \IP2Bus_Data[5]_i_22_n_0\,
      I3 => \IP2Bus_Data[15]_i_40_0\(5),
      I4 => bank1_read(138),
      O => \IP2Bus_Data[5]_i_14_n_0\
    );
\IP2Bus_Data[5]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF7070"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_33_1\(5),
      I1 => bank3_read(139),
      I2 => \IP2Bus_Data[5]_i_23_n_0\,
      I3 => \IP2Bus_Data[15]_i_33_0\(5),
      I4 => bank3_read(138),
      O => \IP2Bus_Data[5]_i_15_n_0\
    );
\IP2Bus_Data[5]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[0]_0\,
      I1 => \^bus2ip_addr_reg_reg[16]\,
      I2 => dac0_do_mon(5),
      I3 => \IP2Bus_Data_reg[0]_2\,
      O => \IP2Bus_Data[5]_i_16_n_0\
    );
\IP2Bus_Data[5]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF777F"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_8_n_0\,
      I1 => \IP2Bus_Data_reg[0]\,
      I2 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_2\,
      I3 => irq_enables(3),
      I4 => \IP2Bus_Data[1]_i_22_n_0\,
      O => \IP2Bus_Data[5]_i_17_n_0\
    );
\IP2Bus_Data[5]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BABFBFBF"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_57_n_0\,
      I1 => \IP2Bus_Data[31]_i_7_3\(5),
      I2 => bank13_read(192),
      I3 => \IP2Bus_Data[31]_i_7_2\(5),
      I4 => bank13_read(193),
      I5 => \IP2Bus_Data[5]_i_24_n_0\,
      O => \IP2Bus_Data[5]_i_18_n_0\
    );
\IP2Bus_Data[5]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BABFBFBF"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_58_n_0\,
      I1 => \IP2Bus_Data[31]_i_5_0\(5),
      I2 => bank11_read(192),
      I3 => \IP2Bus_Data[31]_i_5_1\(5),
      I4 => bank11_read(193),
      I5 => \IP2Bus_Data[5]_i_25_n_0\,
      O => \IP2Bus_Data[5]_i_19_n_0\
    );
\IP2Bus_Data[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0D0DFF0D"
    )
        port map (
      I0 => \IP2Bus_Data[5]_i_6_n_0\,
      I1 => \IP2Bus_Data[5]_i_7_n_0\,
      I2 => \IP2Bus_Data_reg[0]\,
      I3 => \IP2Bus_Data[15]_i_2_0\(5),
      I4 => \IP2Bus_Data[7]_i_9_n_0\,
      I5 => \IP2Bus_Data[5]_i_8_n_0\,
      O => \IP2Bus_Data[5]_i_2_n_0\
    );
\IP2Bus_Data[5]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47774444"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_27_0\(5),
      I1 => bank15_read(138),
      I2 => \IP2Bus_Data[15]_i_27_1\(5),
      I3 => bank15_read(139),
      I4 => \IP2Bus_Data[5]_i_26_n_0\,
      O => \IP2Bus_Data[5]_i_20_n_0\
    );
\IP2Bus_Data[5]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_70_n_0\,
      I1 => adc2_do_mon(5),
      I2 => \IP2Bus_Data[15]_i_6_0\,
      I3 => adc3_do_mon(5),
      O => \IP2Bus_Data[5]_i_21_n_0\
    );
\IP2Bus_Data[5]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF07F7"
    )
        port map (
      I0 => bank1_read(193),
      I1 => \IP2Bus_Data[31]_i_3_3\(5),
      I2 => bank1_read(192),
      I3 => \IP2Bus_Data[31]_i_3_2\(5),
      I4 => bank1_read(140),
      I5 => bank1_read(139),
      O => \IP2Bus_Data[5]_i_22_n_0\
    );
\IP2Bus_Data[5]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF07F7"
    )
        port map (
      I0 => bank3_read(193),
      I1 => \IP2Bus_Data[31]_i_3_1\(5),
      I2 => bank3_read(192),
      I3 => \IP2Bus_Data[31]_i_3_0\(5),
      I4 => \IP2Bus_Data[2]_i_45_n_0\,
      O => \IP2Bus_Data[5]_i_23_n_0\
    );
\IP2Bus_Data[5]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => bank13_read(138),
      I1 => \IP2Bus_Data[15]_i_52_1\(5),
      I2 => bank13_read(139),
      O => \IP2Bus_Data[5]_i_24_n_0\
    );
\IP2Bus_Data[5]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => bank11_read(138),
      I1 => \IP2Bus_Data[15]_i_24_1\(5),
      I2 => bank11_read(139),
      O => \IP2Bus_Data[5]_i_25_n_0\
    );
\IP2Bus_Data[5]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF07F7"
    )
        port map (
      I0 => bank15_read(193),
      I1 => \IP2Bus_Data[31]_i_7_1\(5),
      I2 => bank15_read(192),
      I3 => \IP2Bus_Data[31]_i_7_0\(5),
      I4 => bank15_read(140),
      I5 => bank15_read(139),
      O => \IP2Bus_Data[5]_i_26_n_0\
    );
\IP2Bus_Data[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[16]_1\,
      I1 => adc0_do_mon(5),
      I2 => \IP2Bus_Data_reg[5]_1\,
      I3 => \^bus2ip_addr_reg_reg[16]_6\,
      I4 => dac1_do_mon(4),
      O => \IP2Bus_Data[5]_i_3_n_0\
    );
\IP2Bus_Data[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A280A280A280A2"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_22_n_0\,
      I1 => bank9_read(138),
      I2 => STATUS_COMMON(5),
      I3 => \IP2Bus_Data[5]_i_9_n_0\,
      I4 => bank9_read(139),
      I5 => \IP2Bus_Data[15]_i_16_0\(5),
      O => \IP2Bus_Data[5]_i_4_n_0\
    );
\IP2Bus_Data[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF00F8"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_16_n_0\,
      I1 => \IP2Bus_Data[5]_i_10_n_0\,
      I2 => \IP2Bus_Data_reg[5]_0\,
      I3 => \IP2Bus_Data[5]_i_11_n_0\,
      I4 => \IP2Bus_Data[5]_i_12_n_0\,
      I5 => \IP2Bus_Data[5]_i_13_n_0\,
      O => \IP2Bus_Data[5]_i_5_n_0\
    );
\IP2Bus_Data[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFDFDFFFFF0FFF"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_24_n_0\,
      I1 => \IP2Bus_Data[5]_i_14_n_0\,
      I2 => \IP2Bus_Data[15]_i_12_n_0\,
      I3 => \IP2Bus_Data[7]_i_2_0\(3),
      I4 => \IP2Bus_Data[7]_i_26_n_0\,
      I5 => \IP2Bus_Data[4]_i_13_n_0\,
      O => \IP2Bus_Data[5]_i_6_n_0\
    );
\IP2Bus_Data[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF0020"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_36_n_0\,
      I1 => \IP2Bus_Data[5]_i_15_n_0\,
      I2 => \IP2Bus_Data[15]_i_32_n_0\,
      I3 => \IP2Bus_Data[7]_i_22_n_0\,
      I4 => \IP2Bus_Data_reg[0]_2\,
      I5 => \IP2Bus_Data[5]_i_16_n_0\,
      O => \IP2Bus_Data[5]_i_7_n_0\
    );
\IP2Bus_Data[5]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000D0"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_2\,
      I1 => \IP2Bus_Data[5]_i_2_0\,
      I2 => \IP2Bus_Data[4]_i_7_n_0\,
      I3 => \IP2Bus_Data[31]_i_43_n_0\,
      I4 => \IP2Bus_Data[5]_i_17_n_0\,
      O => \IP2Bus_Data[5]_i_8_n_0\
    );
\IP2Bus_Data[5]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF07F7"
    )
        port map (
      I0 => bank9_read(193),
      I1 => \IP2Bus_Data[31]_i_8_1\(5),
      I2 => bank9_read(192),
      I3 => \IP2Bus_Data[31]_i_8_0\(5),
      I4 => \IP2Bus_Data[13]_i_46_n_0\,
      O => \IP2Bus_Data[5]_i_9_n_0\
    );
\IP2Bus_Data[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFEEAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[6]_i_2_n_0\,
      I1 => \IP2Bus_Data[6]_i_3_n_0\,
      I2 => \IP2Bus_Data[7]_i_4_n_0\,
      I3 => \IP2Bus_Data[6]_i_4_n_0\,
      I4 => \IP2Bus_Data[6]_i_5_n_0\,
      I5 => \IP2Bus_Data_reg[5]\,
      O => \bus2ip_addr_reg_reg[13]\(6)
    );
\IP2Bus_Data[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004500"
    )
        port map (
      I0 => bank13_read(137),
      I1 => \IP2Bus_Data[15]_i_52_0\(6),
      I2 => bank13_read(138),
      I3 => \IP2Bus_Data[31]_i_52_n_0\,
      I4 => \IP2Bus_Data[6]_i_18_n_0\,
      I5 => \IP2Bus_Data[13]_i_42_n_0\,
      O => \IP2Bus_Data[6]_i_10_n_0\
    );
\IP2Bus_Data[6]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[31]\,
      I1 => \^bus2ip_addr_reg_reg[14]_0\,
      I2 => adc1_do_mon(6),
      I3 => \IP2Bus_Data_reg[5]_0\,
      O => \IP2Bus_Data[6]_i_11_n_0\
    );
\IP2Bus_Data[6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEAAAEAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[0]_1\,
      I1 => \IP2Bus_Data[13]_i_18_n_0\,
      I2 => \IP2Bus_Data[6]_i_19_n_0\,
      I3 => bank11_read(138),
      I4 => \IP2Bus_Data[15]_i_24_0\(6),
      I5 => \IP2Bus_Data[7]_i_31_n_0\,
      O => \IP2Bus_Data[6]_i_12_n_0\
    );
\IP2Bus_Data[6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAA2AAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_6_0\,
      I1 => \IP2Bus_Data[11]_i_31_n_0\,
      I2 => \IP2Bus_Data[6]_i_20_n_0\,
      I3 => \IP2Bus_Data[15]_i_28_n_0\,
      I4 => \IP2Bus_Data[6]_i_21_n_0\,
      I5 => \IP2Bus_Data[12]_i_15_n_0\,
      O => \IP2Bus_Data[6]_i_13_n_0\
    );
\IP2Bus_Data[6]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF7070"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_33_1\(6),
      I1 => bank3_read(139),
      I2 => \IP2Bus_Data[6]_i_22_n_0\,
      I3 => \IP2Bus_Data[15]_i_33_0\(6),
      I4 => bank3_read(138),
      O => \IP2Bus_Data[6]_i_14_n_0\
    );
\IP2Bus_Data[6]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[0]_0\,
      I1 => \^bus2ip_addr_reg_reg[16]\,
      I2 => dac0_do_mon(6),
      I3 => \IP2Bus_Data_reg[0]_2\,
      O => \IP2Bus_Data[6]_i_15_n_0\
    );
\IP2Bus_Data[6]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF7070"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_40_1\(6),
      I1 => bank1_read(139),
      I2 => \IP2Bus_Data[6]_i_23_n_0\,
      I3 => \IP2Bus_Data[15]_i_40_0\(6),
      I4 => bank1_read(138),
      O => \IP2Bus_Data[6]_i_16_n_0\
    );
\IP2Bus_Data[6]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF777F"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_8_n_0\,
      I1 => \IP2Bus_Data_reg[0]\,
      I2 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_2\,
      I3 => irq_enables(4),
      I4 => \IP2Bus_Data[1]_i_22_n_0\,
      O => \IP2Bus_Data[6]_i_17_n_0\
    );
\IP2Bus_Data[6]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BABFBFBF"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_57_n_0\,
      I1 => \IP2Bus_Data[31]_i_7_3\(6),
      I2 => bank13_read(192),
      I3 => \IP2Bus_Data[31]_i_7_2\(6),
      I4 => bank13_read(193),
      I5 => \IP2Bus_Data[6]_i_24_n_0\,
      O => \IP2Bus_Data[6]_i_18_n_0\
    );
\IP2Bus_Data[6]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BABFBFBF"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_58_n_0\,
      I1 => \IP2Bus_Data[31]_i_5_0\(6),
      I2 => bank11_read(192),
      I3 => \IP2Bus_Data[31]_i_5_1\(6),
      I4 => bank11_read(193),
      I5 => \IP2Bus_Data[6]_i_25_n_0\,
      O => \IP2Bus_Data[6]_i_19_n_0\
    );
\IP2Bus_Data[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0D0DFF0D"
    )
        port map (
      I0 => \IP2Bus_Data[6]_i_6_n_0\,
      I1 => \IP2Bus_Data[6]_i_7_n_0\,
      I2 => \IP2Bus_Data_reg[0]\,
      I3 => \IP2Bus_Data[15]_i_2_0\(6),
      I4 => \IP2Bus_Data[7]_i_9_n_0\,
      I5 => \IP2Bus_Data[6]_i_8_n_0\,
      O => \IP2Bus_Data[6]_i_2_n_0\
    );
\IP2Bus_Data[6]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47774444"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_27_0\(6),
      I1 => bank15_read(138),
      I2 => \IP2Bus_Data[15]_i_27_1\(6),
      I3 => bank15_read(139),
      I4 => \IP2Bus_Data[6]_i_26_n_0\,
      O => \IP2Bus_Data[6]_i_20_n_0\
    );
\IP2Bus_Data[6]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_70_n_0\,
      I1 => adc2_do_mon(6),
      I2 => \IP2Bus_Data[15]_i_6_0\,
      I3 => adc3_do_mon(6),
      O => \IP2Bus_Data[6]_i_21_n_0\
    );
\IP2Bus_Data[6]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF07F7"
    )
        port map (
      I0 => bank3_read(193),
      I1 => \IP2Bus_Data[31]_i_3_1\(6),
      I2 => bank3_read(192),
      I3 => \IP2Bus_Data[31]_i_3_0\(6),
      I4 => \IP2Bus_Data[2]_i_45_n_0\,
      O => \IP2Bus_Data[6]_i_22_n_0\
    );
\IP2Bus_Data[6]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF07F7"
    )
        port map (
      I0 => bank1_read(193),
      I1 => \IP2Bus_Data[31]_i_3_3\(6),
      I2 => bank1_read(192),
      I3 => \IP2Bus_Data[31]_i_3_2\(6),
      I4 => bank1_read(140),
      I5 => bank1_read(139),
      O => \IP2Bus_Data[6]_i_23_n_0\
    );
\IP2Bus_Data[6]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => bank13_read(138),
      I1 => \IP2Bus_Data[15]_i_52_1\(6),
      I2 => bank13_read(139),
      O => \IP2Bus_Data[6]_i_24_n_0\
    );
\IP2Bus_Data[6]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => bank11_read(138),
      I1 => \IP2Bus_Data[15]_i_24_1\(6),
      I2 => bank11_read(139),
      O => \IP2Bus_Data[6]_i_25_n_0\
    );
\IP2Bus_Data[6]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF07F7"
    )
        port map (
      I0 => bank15_read(193),
      I1 => \IP2Bus_Data[31]_i_7_1\(6),
      I2 => bank15_read(192),
      I3 => \IP2Bus_Data[31]_i_7_0\(6),
      I4 => bank15_read(140),
      I5 => bank15_read(139),
      O => \IP2Bus_Data[6]_i_26_n_0\
    );
\IP2Bus_Data[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[16]_1\,
      I1 => adc0_do_mon(6),
      I2 => \IP2Bus_Data_reg[5]_1\,
      I3 => \^bus2ip_addr_reg_reg[16]_6\,
      I4 => dac1_do_mon(5),
      O => \IP2Bus_Data[6]_i_3_n_0\
    );
\IP2Bus_Data[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A280A280A280A2"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_22_n_0\,
      I1 => bank9_read(138),
      I2 => STATUS_COMMON(6),
      I3 => \IP2Bus_Data[6]_i_9_n_0\,
      I4 => bank9_read(139),
      I5 => \IP2Bus_Data[15]_i_16_0\(6),
      O => \IP2Bus_Data[6]_i_4_n_0\
    );
\IP2Bus_Data[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF00F8"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_16_n_0\,
      I1 => \IP2Bus_Data[6]_i_10_n_0\,
      I2 => \IP2Bus_Data_reg[5]_0\,
      I3 => \IP2Bus_Data[6]_i_11_n_0\,
      I4 => \IP2Bus_Data[6]_i_12_n_0\,
      I5 => \IP2Bus_Data[6]_i_13_n_0\,
      O => \IP2Bus_Data[6]_i_5_n_0\
    );
\IP2Bus_Data[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000FFDF"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_36_n_0\,
      I1 => \IP2Bus_Data[6]_i_14_n_0\,
      I2 => \IP2Bus_Data[15]_i_32_n_0\,
      I3 => \IP2Bus_Data[7]_i_22_n_0\,
      I4 => \IP2Bus_Data_reg[0]_2\,
      I5 => \IP2Bus_Data[6]_i_15_n_0\,
      O => \IP2Bus_Data[6]_i_6_n_0\
    );
\IP2Bus_Data[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202020200000F000"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_24_n_0\,
      I1 => \IP2Bus_Data[6]_i_16_n_0\,
      I2 => \IP2Bus_Data[15]_i_12_n_0\,
      I3 => \IP2Bus_Data[7]_i_2_0\(4),
      I4 => \IP2Bus_Data[7]_i_26_n_0\,
      I5 => \IP2Bus_Data[4]_i_13_n_0\,
      O => \IP2Bus_Data[6]_i_7_n_0\
    );
\IP2Bus_Data[6]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000D0"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_2\,
      I1 => \IP2Bus_Data[6]_i_2_0\,
      I2 => \IP2Bus_Data[4]_i_7_n_0\,
      I3 => \IP2Bus_Data[31]_i_43_n_0\,
      I4 => \IP2Bus_Data[6]_i_17_n_0\,
      O => \IP2Bus_Data[6]_i_8_n_0\
    );
\IP2Bus_Data[6]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF07F7"
    )
        port map (
      I0 => bank9_read(193),
      I1 => \IP2Bus_Data[31]_i_8_1\(6),
      I2 => bank9_read(192),
      I3 => \IP2Bus_Data[31]_i_8_0\(6),
      I4 => \IP2Bus_Data[13]_i_46_n_0\,
      O => \IP2Bus_Data[6]_i_9_n_0\
    );
\IP2Bus_Data[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFEEAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_2_n_0\,
      I1 => \IP2Bus_Data[7]_i_3_n_0\,
      I2 => \IP2Bus_Data[7]_i_4_n_0\,
      I3 => \IP2Bus_Data[7]_i_5_n_0\,
      I4 => \IP2Bus_Data[7]_i_6_n_0\,
      I5 => \IP2Bus_Data_reg[5]\,
      O => \bus2ip_addr_reg_reg[13]\(7)
    );
\IP2Bus_Data[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000D0"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_2\,
      I1 => \IP2Bus_Data[7]_i_2_1\,
      I2 => \IP2Bus_Data[4]_i_7_n_0\,
      I3 => \IP2Bus_Data[31]_i_43_n_0\,
      I4 => \IP2Bus_Data[7]_i_27_n_0\,
      O => \IP2Bus_Data[7]_i_10_n_0\
    );
\IP2Bus_Data[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFFFFFFFF"
    )
        port map (
      I0 => axi_read_req_r_reg(12),
      I1 => axi_read_req_r_reg(10),
      I2 => axi_read_req_r_reg(11),
      I3 => axi_read_req_r_reg(13),
      I4 => axi_read_req_r_reg(9),
      I5 => Bus2IP_RdCE,
      O => \^bus2ip_addr_reg_reg[16]_6\
    );
\IP2Bus_Data[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000888"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[14]_5\,
      I1 => axi_read_req_r_reg_1,
      I2 => axi_read_req_r_reg(0),
      I3 => axi_read_req_r_reg(1),
      I4 => axi_read_req_r_reg(3),
      I5 => axi_read_req_r_reg(6),
      O => \IP2Bus_Data[7]_i_13_n_0\
    );
\IP2Bus_Data[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF07F7"
    )
        port map (
      I0 => bank9_read(193),
      I1 => \IP2Bus_Data[31]_i_8_1\(7),
      I2 => bank9_read(192),
      I3 => \IP2Bus_Data[31]_i_8_0\(7),
      I4 => \IP2Bus_Data[13]_i_46_n_0\,
      O => \IP2Bus_Data[7]_i_14_n_0\
    );
\IP2Bus_Data[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => axi_read_req_r_reg(12),
      I1 => axi_read_req_r_reg(11),
      I2 => axi_read_req_r_reg(10),
      I3 => \axi_read_req_r_i_2__7_n_0\,
      I4 => \IP2Bus_Data[30]_i_14_1\,
      I5 => \IP2Bus_Data[8]_i_10_0\,
      O => bank9_read(139)
    );
\IP2Bus_Data[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => axi_read_req_r_reg(9),
      I1 => axi_read_req_r_reg(13),
      I2 => axi_read_req_r_reg(12),
      I3 => axi_read_req_r_reg(11),
      I4 => axi_read_req_r_reg(10),
      I5 => \IP2Bus_Data[15]_i_20_n_0\,
      O => \IP2Bus_Data[7]_i_16_n_0\
    );
\IP2Bus_Data[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004500"
    )
        port map (
      I0 => bank13_read(137),
      I1 => \IP2Bus_Data[15]_i_52_0\(7),
      I2 => bank13_read(138),
      I3 => \IP2Bus_Data[31]_i_52_n_0\,
      I4 => \IP2Bus_Data[7]_i_29_n_0\,
      I5 => \IP2Bus_Data[13]_i_42_n_0\,
      O => \IP2Bus_Data[7]_i_17_n_0\
    );
\IP2Bus_Data[7]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[31]\,
      I1 => \^bus2ip_addr_reg_reg[14]_0\,
      I2 => adc1_do_mon(7),
      I3 => \IP2Bus_Data_reg[5]_0\,
      O => \IP2Bus_Data[7]_i_18_n_0\
    );
\IP2Bus_Data[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEAAAEAAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[0]_1\,
      I1 => \IP2Bus_Data[13]_i_18_n_0\,
      I2 => \IP2Bus_Data[7]_i_30_n_0\,
      I3 => bank11_read(138),
      I4 => \IP2Bus_Data[15]_i_24_0\(7),
      I5 => \IP2Bus_Data[7]_i_31_n_0\,
      O => \IP2Bus_Data[7]_i_19_n_0\
    );
\IP2Bus_Data[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0D0DFF0D"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_7_n_0\,
      I1 => \IP2Bus_Data[7]_i_8_n_0\,
      I2 => \IP2Bus_Data_reg[0]\,
      I3 => \IP2Bus_Data[15]_i_2_0\(7),
      I4 => \IP2Bus_Data[7]_i_9_n_0\,
      I5 => \IP2Bus_Data[7]_i_10_n_0\,
      O => \IP2Bus_Data[7]_i_2_n_0\
    );
\IP2Bus_Data[7]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAA2AAAAAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_6_0\,
      I1 => \IP2Bus_Data[11]_i_31_n_0\,
      I2 => \IP2Bus_Data[7]_i_33_n_0\,
      I3 => \IP2Bus_Data[15]_i_28_n_0\,
      I4 => \IP2Bus_Data[7]_i_34_n_0\,
      I5 => \IP2Bus_Data[12]_i_15_n_0\,
      O => \IP2Bus_Data[7]_i_20_n_0\
    );
\IP2Bus_Data[7]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF7070"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_33_1\(7),
      I1 => bank3_read(139),
      I2 => \IP2Bus_Data[7]_i_35_n_0\,
      I3 => \IP2Bus_Data[15]_i_33_0\(7),
      I4 => bank3_read(138),
      O => \IP2Bus_Data[7]_i_21_n_0\
    );
\IP2Bus_Data[7]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCC8"
    )
        port map (
      I0 => \adc3_slice3_irq_en_reg[2]\,
      I1 => axi_RdAck_r_i_8_n_0,
      I2 => axi_RdAck_r_reg_2,
      I3 => axi_RdAck_r_reg_1,
      I4 => \adc3_slice2_irq_en_reg[2]\,
      O => \IP2Bus_Data[7]_i_22_n_0\
    );
\IP2Bus_Data[7]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[0]_0\,
      I1 => \^bus2ip_addr_reg_reg[16]\,
      I2 => dac0_do_mon(7),
      I3 => \IP2Bus_Data_reg[0]_2\,
      O => \IP2Bus_Data[7]_i_23_n_0\
    );
\IP2Bus_Data[7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000EF00EF00EF"
    )
        port map (
      I0 => bank1_read(139),
      I1 => bank1_read(138),
      I2 => \IP2Bus_Data[29]_i_14_n_0\,
      I3 => \IP2Bus_Data[31]_i_37_n_0\,
      I4 => \^bus2ip_addr_reg_reg[14]_3\,
      I5 => \adc3_slice3_irq_en_reg[2]\,
      O => \IP2Bus_Data[7]_i_24_n_0\
    );
\IP2Bus_Data[7]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF7070"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_40_1\(7),
      I1 => bank1_read(139),
      I2 => \IP2Bus_Data[7]_i_36_n_0\,
      I3 => \IP2Bus_Data[15]_i_40_0\(7),
      I4 => bank1_read(138),
      O => \IP2Bus_Data[7]_i_25_n_0\
    );
\IP2Bus_Data[7]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_8_0\,
      I1 => axi_RdAck_r_reg,
      I2 => \^bus2ip_addr_reg_reg[14]_3\,
      O => \IP2Bus_Data[7]_i_26_n_0\
    );
\IP2Bus_Data[7]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF777F"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_8_n_0\,
      I1 => \IP2Bus_Data_reg[0]\,
      I2 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_2\,
      I3 => irq_enables(5),
      I4 => \IP2Bus_Data[1]_i_22_n_0\,
      O => \IP2Bus_Data[7]_i_27_n_0\
    );
\IP2Bus_Data[7]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BABFBFBF"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_57_n_0\,
      I1 => \IP2Bus_Data[31]_i_7_3\(7),
      I2 => bank13_read(192),
      I3 => \IP2Bus_Data[31]_i_7_2\(7),
      I4 => bank13_read(193),
      I5 => \IP2Bus_Data[7]_i_37_n_0\,
      O => \IP2Bus_Data[7]_i_29_n_0\
    );
\IP2Bus_Data[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[16]_1\,
      I1 => adc0_do_mon(7),
      I2 => \IP2Bus_Data_reg[5]_1\,
      I3 => \^bus2ip_addr_reg_reg[16]_6\,
      I4 => dac1_do_mon(6),
      O => \IP2Bus_Data[7]_i_3_n_0\
    );
\IP2Bus_Data[7]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BABFBFBF"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_58_n_0\,
      I1 => \IP2Bus_Data[31]_i_5_0\(7),
      I2 => bank11_read(192),
      I3 => \IP2Bus_Data[31]_i_5_1\(7),
      I4 => bank11_read(193),
      I5 => \IP2Bus_Data[7]_i_38_n_0\,
      O => \IP2Bus_Data[7]_i_30_n_0\
    );
\IP2Bus_Data[7]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => \IP2Bus_Data[31]_i_16_n_0\,
      I1 => axi_read_req_r_reg(9),
      I2 => axi_read_req_r_reg(13),
      I3 => axi_read_req_r_reg(12),
      I4 => axi_read_req_r_reg(11),
      I5 => axi_read_req_r_reg(10),
      O => \IP2Bus_Data[7]_i_31_n_0\
    );
\IP2Bus_Data[7]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF7070"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_27_1\(7),
      I1 => bank15_read(139),
      I2 => \IP2Bus_Data[7]_i_39_n_0\,
      I3 => \IP2Bus_Data[15]_i_27_0\(7),
      I4 => bank15_read(138),
      O => \IP2Bus_Data[7]_i_33_n_0\
    );
\IP2Bus_Data[7]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_70_n_0\,
      I1 => adc2_do_mon(7),
      I2 => \IP2Bus_Data[15]_i_6_0\,
      I3 => adc3_do_mon(7),
      O => \IP2Bus_Data[7]_i_34_n_0\
    );
\IP2Bus_Data[7]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF07F7"
    )
        port map (
      I0 => bank3_read(193),
      I1 => \IP2Bus_Data[31]_i_3_1\(7),
      I2 => bank3_read(192),
      I3 => \IP2Bus_Data[31]_i_3_0\(7),
      I4 => \IP2Bus_Data[2]_i_45_n_0\,
      O => \IP2Bus_Data[7]_i_35_n_0\
    );
\IP2Bus_Data[7]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF07F7"
    )
        port map (
      I0 => bank1_read(193),
      I1 => \IP2Bus_Data[31]_i_3_3\(7),
      I2 => bank1_read(192),
      I3 => \IP2Bus_Data[31]_i_3_2\(7),
      I4 => bank1_read(140),
      I5 => bank1_read(139),
      O => \IP2Bus_Data[7]_i_36_n_0\
    );
\IP2Bus_Data[7]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => bank13_read(138),
      I1 => \IP2Bus_Data[15]_i_52_1\(7),
      I2 => bank13_read(139),
      O => \IP2Bus_Data[7]_i_37_n_0\
    );
\IP2Bus_Data[7]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => bank11_read(138),
      I1 => \IP2Bus_Data[15]_i_24_1\(7),
      I2 => bank11_read(139),
      O => \IP2Bus_Data[7]_i_38_n_0\
    );
\IP2Bus_Data[7]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF07F7"
    )
        port map (
      I0 => bank15_read(193),
      I1 => \IP2Bus_Data[31]_i_7_1\(7),
      I2 => bank15_read(192),
      I3 => \IP2Bus_Data[31]_i_7_0\(7),
      I4 => bank15_read(140),
      I5 => bank15_read(139),
      O => \IP2Bus_Data[7]_i_39_n_0\
    );
\IP2Bus_Data[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_13_n_0\,
      I1 => axi_read_req_r_reg(13),
      I2 => axi_read_req_r_reg(9),
      I3 => axi_read_req_r_reg(11),
      I4 => axi_read_req_r_reg(10),
      I5 => axi_read_req_r_reg(12),
      O => \IP2Bus_Data[7]_i_4_n_0\
    );
\IP2Bus_Data[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2220000A222"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_22_n_0\,
      I1 => \IP2Bus_Data[7]_i_14_n_0\,
      I2 => bank9_read(139),
      I3 => \IP2Bus_Data[15]_i_16_0\(7),
      I4 => bank9_read(138),
      I5 => STATUS_COMMON(7),
      O => \IP2Bus_Data[7]_i_5_n_0\
    );
\IP2Bus_Data[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF00F8"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_16_n_0\,
      I1 => \IP2Bus_Data[7]_i_17_n_0\,
      I2 => \IP2Bus_Data_reg[5]_0\,
      I3 => \IP2Bus_Data[7]_i_18_n_0\,
      I4 => \IP2Bus_Data[7]_i_19_n_0\,
      I5 => \IP2Bus_Data[7]_i_20_n_0\,
      O => \IP2Bus_Data[7]_i_6_n_0\
    );
\IP2Bus_Data[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000FFDF"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_36_n_0\,
      I1 => \IP2Bus_Data[7]_i_21_n_0\,
      I2 => \IP2Bus_Data[15]_i_32_n_0\,
      I3 => \IP2Bus_Data[7]_i_22_n_0\,
      I4 => \IP2Bus_Data_reg[0]_2\,
      I5 => \IP2Bus_Data[7]_i_23_n_0\,
      O => \IP2Bus_Data[7]_i_7_n_0\
    );
\IP2Bus_Data[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202020200000F000"
    )
        port map (
      I0 => \IP2Bus_Data[7]_i_24_n_0\,
      I1 => \IP2Bus_Data[7]_i_25_n_0\,
      I2 => \IP2Bus_Data[15]_i_12_n_0\,
      I3 => \IP2Bus_Data[7]_i_2_0\(5),
      I4 => \IP2Bus_Data[7]_i_26_n_0\,
      I5 => \IP2Bus_Data[4]_i_13_n_0\,
      O => \IP2Bus_Data[7]_i_8_n_0\
    );
\IP2Bus_Data[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_8_n_0\,
      I1 => \IP2Bus_Data_reg[0]\,
      I2 => bank0_read(2),
      O => \IP2Bus_Data[7]_i_9_n_0\
    );
\IP2Bus_Data[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBABAABBBB"
    )
        port map (
      I0 => \IP2Bus_Data[8]_i_2_n_0\,
      I1 => \IP2Bus_Data[8]_i_3_n_0\,
      I2 => \IP2Bus_Data[8]_i_4_n_0\,
      I3 => \IP2Bus_Data[8]_i_5_n_0\,
      I4 => \IP2Bus_Data_reg[2]\,
      I5 => \IP2Bus_Data[8]_i_6_n_0\,
      O => \bus2ip_addr_reg_reg[13]\(8)
    );
\IP2Bus_Data[8]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF7070FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_40_1\(8),
      I1 => bank1_read(139),
      I2 => \IP2Bus_Data[8]_i_25_n_0\,
      I3 => \IP2Bus_Data[15]_i_40_0\(8),
      I4 => bank1_read(138),
      I5 => \IP2Bus_Data[15]_i_12_n_0\,
      O => \IP2Bus_Data[8]_i_10_n_0\
    );
\IP2Bus_Data[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => adc3_restart_reg,
      I1 => adc3_reset_reg,
      I2 => \^bus2ip_addr_reg_reg[14]_3\,
      I3 => \adc3_start_stage_reg[0]\,
      I4 => p_44_in(4),
      I5 => \IP2Bus_Data_reg[0]_0\,
      O => \IP2Bus_Data[8]_i_11_n_0\
    );
\IP2Bus_Data[8]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8080FF80"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[16]_1\,
      I1 => adc0_do_mon(8),
      I2 => \IP2Bus_Data_reg[5]_1\,
      I3 => dac1_do_mon(7),
      I4 => \^bus2ip_addr_reg_reg[16]_6\,
      I5 => \IP2Bus_Data_reg[2]\,
      O => \IP2Bus_Data[8]_i_13_n_0\
    );
\IP2Bus_Data[8]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF800F8"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_16_0\(8),
      I1 => bank9_read(139),
      I2 => \IP2Bus_Data[8]_i_26_n_0\,
      I3 => bank9_read(138),
      I4 => STATUS_COMMON(8),
      I5 => \IP2Bus_Data[7]_i_4_n_0\,
      O => \IP2Bus_Data[8]_i_14_n_0\
    );
\IP2Bus_Data[8]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF008F8F"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_24_1\(8),
      I1 => bank11_read(139),
      I2 => \IP2Bus_Data[8]_i_27_n_0\,
      I3 => \IP2Bus_Data[15]_i_24_0\(8),
      I4 => bank11_read(138),
      O => \IP2Bus_Data[8]_i_15_n_0\
    );
\IP2Bus_Data[8]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47774444"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_52_0\(8),
      I1 => bank13_read(138),
      I2 => \IP2Bus_Data[15]_i_52_1\(8),
      I3 => bank13_read(139),
      I4 => \IP2Bus_Data[8]_i_28_n_0\,
      O => \IP2Bus_Data[8]_i_16_n_0\
    );
\IP2Bus_Data[8]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \IP2Bus_Data_reg[31]\,
      I1 => \IP2Bus_Data[13]_i_17_n_0\,
      I2 => adc1_do_mon(8),
      O => \IP2Bus_Data[8]_i_17_n_0\
    );
\IP2Bus_Data[8]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_38_n_0\,
      I1 => adc3_do_mon(8),
      I2 => \IP2Bus_Data[15]_i_70_n_0\,
      I3 => adc2_do_mon(8),
      O => \IP2Bus_Data[8]_i_18_n_0\
    );
\IP2Bus_Data[8]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022202220002022"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_31_n_0\,
      I1 => \IP2Bus_Data[0]_i_17_n_0\,
      I2 => \IP2Bus_Data[15]_i_27_0\(8),
      I3 => bank15_read(138),
      I4 => \IP2Bus_Data[8]_i_29_n_0\,
      I5 => \IP2Bus_Data[8]_i_30_n_0\,
      O => \IP2Bus_Data[8]_i_19_n_0\
    );
\IP2Bus_Data[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBB8B8BBB8"
    )
        port map (
      I0 => \IP2Bus_Data[8]_i_7_n_0\,
      I1 => \IP2Bus_Data_reg[0]\,
      I2 => \IP2Bus_Data[8]_i_8_n_0\,
      I3 => \IP2Bus_Data[8]_i_9_n_0\,
      I4 => \IP2Bus_Data[8]_i_10_n_0\,
      I5 => \IP2Bus_Data[8]_i_11_n_0\,
      O => \IP2Bus_Data[8]_i_2_n_0\
    );
\IP2Bus_Data[8]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[0]_2\,
      I1 => \IP2Bus_Data[11]_i_25_n_0\,
      I2 => \IP2Bus_Data[11]_i_2_0\(0),
      O => \IP2Bus_Data[8]_i_20_n_0\
    );
\IP2Bus_Data[8]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47774444"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_33_0\(8),
      I1 => bank3_read(138),
      I2 => \IP2Bus_Data[15]_i_33_1\(8),
      I3 => bank3_read(139),
      I4 => \IP2Bus_Data[8]_i_31_n_0\,
      O => \IP2Bus_Data[8]_i_21_n_0\
    );
\IP2Bus_Data[8]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0911000000000000"
    )
        port map (
      I0 => axi_read_req_r_reg(6),
      I1 => axi_read_req_r_reg(3),
      I2 => axi_read_req_r_reg(1),
      I3 => axi_read_req_r_reg(0),
      I4 => axi_read_req_r_reg_1,
      I5 => axi_RdAck_r_i_8_n_0,
      O => \IP2Bus_Data[8]_i_22_n_0\
    );
\IP2Bus_Data[8]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_10_0\,
      I1 => \^bus2ip_addr_reg_reg[16]\,
      I2 => dac0_do_mon(8),
      I3 => \IP2Bus_Data_reg[0]_2\,
      O => \IP2Bus_Data[8]_i_23_n_0\
    );
\IP2Bus_Data[8]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF00FFFEFF00"
    )
        port map (
      I0 => axi_RdAck_r_reg_1,
      I1 => \adc3_slice2_irq_en_reg[2]\,
      I2 => axi_RdAck_r_reg_2,
      I3 => \IP2Bus_Data[8]_i_32_n_0\,
      I4 => \^bus2ip_addr_reg_reg[14]_3\,
      I5 => \adc3_slice3_irq_en_reg[2]\,
      O => \IP2Bus_Data[8]_i_24_n_0\
    );
\IP2Bus_Data[8]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF07F7"
    )
        port map (
      I0 => bank1_read(193),
      I1 => \IP2Bus_Data[31]_i_3_3\(8),
      I2 => bank1_read(192),
      I3 => \IP2Bus_Data[31]_i_3_2\(8),
      I4 => \IP2Bus_Data[13]_i_51_n_0\,
      O => \IP2Bus_Data[8]_i_25_n_0\
    );
\IP2Bus_Data[8]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F808"
    )
        port map (
      I0 => bank9_read(193),
      I1 => \IP2Bus_Data[31]_i_8_1\(8),
      I2 => bank9_read(192),
      I3 => \IP2Bus_Data[31]_i_8_0\(8),
      I4 => bank9_read(140),
      I5 => bank9_read(139),
      O => \IP2Bus_Data[8]_i_26_n_0\
    );
\IP2Bus_Data[8]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF07F7"
    )
        port map (
      I0 => bank11_read(193),
      I1 => \IP2Bus_Data[31]_i_5_1\(8),
      I2 => bank11_read(192),
      I3 => \IP2Bus_Data[31]_i_5_0\(8),
      I4 => \IP2Bus_Data[13]_i_58_n_0\,
      O => \IP2Bus_Data[8]_i_27_n_0\
    );
\IP2Bus_Data[8]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF07F7"
    )
        port map (
      I0 => bank13_read(193),
      I1 => \IP2Bus_Data[31]_i_7_2\(8),
      I2 => bank13_read(192),
      I3 => \IP2Bus_Data[31]_i_7_3\(8),
      I4 => \IP2Bus_Data[13]_i_57_n_0\,
      O => \IP2Bus_Data[8]_i_28_n_0\
    );
\IP2Bus_Data[8]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF07F7"
    )
        port map (
      I0 => bank15_read(193),
      I1 => \IP2Bus_Data[31]_i_7_1\(8),
      I2 => bank15_read(192),
      I3 => \IP2Bus_Data[31]_i_7_0\(8),
      I4 => \IP2Bus_Data[13]_i_55_n_0\,
      O => \IP2Bus_Data[8]_i_29_n_0\
    );
\IP2Bus_Data[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000B0B0BFFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_12_n_0\,
      I1 => \IP2Bus_Data_reg[8]\,
      I2 => \IP2Bus_Data[8]_i_13_n_0\,
      I3 => \IP2Bus_Data[13]_i_22_n_0\,
      I4 => \IP2Bus_Data[8]_i_14_n_0\,
      I5 => \IP2Bus_Data[31]_i_4_n_0\,
      O => \IP2Bus_Data[8]_i_3_n_0\
    );
\IP2Bus_Data[8]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => bank15_read(139),
      I1 => \IP2Bus_Data[15]_i_27_1\(8),
      O => \IP2Bus_Data[8]_i_30_n_0\
    );
\IP2Bus_Data[8]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF07F7"
    )
        port map (
      I0 => bank3_read(193),
      I1 => \IP2Bus_Data[31]_i_3_1\(8),
      I2 => bank3_read(192),
      I3 => \IP2Bus_Data[31]_i_3_0\(8),
      I4 => \IP2Bus_Data[2]_i_45_n_0\,
      O => \IP2Bus_Data[8]_i_31_n_0\
    );
\IP2Bus_Data[8]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E0000000"
    )
        port map (
      I0 => \IP2Bus_Data[8]_i_10_0\,
      I1 => axi_read_req_r_reg_4,
      I2 => \IP2Bus_Data[30]_i_14_1\,
      I3 => \axi_read_req_r_i_2__7_n_0\,
      I4 => axi_read_req_r_reg_11,
      I5 => axi_read_req_r_reg(12),
      O => \IP2Bus_Data[8]_i_32_n_0\
    );
\IP2Bus_Data[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F007F7F00000000"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_18_n_0\,
      I1 => \IP2Bus_Data[31]_i_16_n_0\,
      I2 => \IP2Bus_Data[8]_i_15_n_0\,
      I3 => \IP2Bus_Data[11]_i_24_n_0\,
      I4 => \IP2Bus_Data_reg[11]_2\(0),
      I5 => \IP2Bus_Data_reg[31]\,
      O => \IP2Bus_Data[8]_i_4_n_0\
    );
\IP2Bus_Data[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08AA0808FFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data_reg[2]_1\,
      I1 => \IP2Bus_Data_reg[11]_0\(0),
      I2 => \IP2Bus_Data[11]_i_22_n_0\,
      I3 => \IP2Bus_Data[8]_i_16_n_0\,
      I4 => \IP2Bus_Data[13]_i_16_n_0\,
      I5 => \IP2Bus_Data[8]_i_17_n_0\,
      O => \IP2Bus_Data[8]_i_5_n_0\
    );
\IP2Bus_Data[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A888A8A8A888A88"
    )
        port map (
      I0 => \IP2Bus_Data_reg[0]_1\,
      I1 => \IP2Bus_Data[8]_i_18_n_0\,
      I2 => \IP2Bus_Data_reg[2]_0\,
      I3 => \IP2Bus_Data[8]_i_19_n_0\,
      I4 => \IP2Bus_Data[11]_i_19_n_0\,
      I5 => \IP2Bus_Data_reg[11]\(0),
      O => \IP2Bus_Data[8]_i_6_n_0\
    );
\IP2Bus_Data[8]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_8_n_0\,
      I1 => \IP2Bus_Data[15]_i_2_0\(8),
      I2 => bank0_read(2),
      O => \IP2Bus_Data[8]_i_7_n_0\
    );
\IP2Bus_Data[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAEAAAA"
    )
        port map (
      I0 => \IP2Bus_Data[8]_i_20_n_0\,
      I1 => \IP2Bus_Data[15]_i_32_n_0\,
      I2 => \IP2Bus_Data[8]_i_21_n_0\,
      I3 => \IP2Bus_Data[8]_i_22_n_0\,
      I4 => \IP2Bus_Data[14]_i_30_n_0\,
      I5 => \IP2Bus_Data[8]_i_23_n_0\,
      O => \IP2Bus_Data[8]_i_8_n_0\
    );
\IP2Bus_Data[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000D000"
    )
        port map (
      I0 => \IP2Bus_Data[29]_i_14_n_0\,
      I1 => \IP2Bus_Data[8]_i_24_n_0\,
      I2 => \IP2Bus_Data[13]_i_30_n_0\,
      I3 => \IP2Bus_Data[13]_i_29_n_0\,
      I4 => \IP2Bus_Data[13]_i_28_n_0\,
      I5 => \IP2Bus_Data[11]_i_28_n_0\,
      O => \IP2Bus_Data[8]_i_9_n_0\
    );
\IP2Bus_Data[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBABBBBBBBABB"
    )
        port map (
      I0 => \IP2Bus_Data[9]_i_2_n_0\,
      I1 => \IP2Bus_Data[9]_i_3_n_0\,
      I2 => \IP2Bus_Data[9]_i_4_n_0\,
      I3 => \IP2Bus_Data_reg[2]\,
      I4 => \IP2Bus_Data[9]_i_5_n_0\,
      I5 => \IP2Bus_Data[9]_i_6_n_0\,
      O => \bus2ip_addr_reg_reg[13]\(9)
    );
\IP2Bus_Data[9]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => adc3_restart_reg,
      I1 => adc3_reset_reg,
      I2 => \^bus2ip_addr_reg_reg[14]_3\,
      I3 => \adc3_start_stage_reg[0]\,
      I4 => p_44_in(5),
      I5 => \IP2Bus_Data_reg[0]_0\,
      O => \IP2Bus_Data[9]_i_10_n_0\
    );
\IP2Bus_Data[9]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8080FF80"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[16]_1\,
      I1 => adc0_do_mon(9),
      I2 => \IP2Bus_Data_reg[5]_1\,
      I3 => dac1_do_mon(8),
      I4 => \^bus2ip_addr_reg_reg[16]_6\,
      I5 => \IP2Bus_Data_reg[2]\,
      O => \IP2Bus_Data[9]_i_12_n_0\
    );
\IP2Bus_Data[9]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF800F8"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_16_0\(9),
      I1 => bank9_read(139),
      I2 => \IP2Bus_Data[9]_i_25_n_0\,
      I3 => bank9_read(138),
      I4 => STATUS_COMMON(9),
      I5 => \IP2Bus_Data[7]_i_4_n_0\,
      O => \IP2Bus_Data[9]_i_13_n_0\
    );
\IP2Bus_Data[9]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_38_n_0\,
      I1 => adc3_do_mon(9),
      I2 => \IP2Bus_Data[15]_i_70_n_0\,
      I3 => adc2_do_mon(9),
      O => \IP2Bus_Data[9]_i_14_n_0\
    );
\IP2Bus_Data[9]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2022202220002022"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_31_n_0\,
      I1 => \IP2Bus_Data[0]_i_17_n_0\,
      I2 => \IP2Bus_Data[15]_i_27_0\(9),
      I3 => bank15_read(138),
      I4 => \IP2Bus_Data[9]_i_26_n_0\,
      I5 => \IP2Bus_Data[9]_i_27_n_0\,
      O => \IP2Bus_Data[9]_i_15_n_0\
    );
\IP2Bus_Data[9]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47774444"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_52_0\(9),
      I1 => bank13_read(138),
      I2 => \IP2Bus_Data[15]_i_52_1\(9),
      I3 => bank13_read(139),
      I4 => \IP2Bus_Data[9]_i_28_n_0\,
      O => \IP2Bus_Data[9]_i_16_n_0\
    );
\IP2Bus_Data[9]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => \IP2Bus_Data_reg[31]\,
      I1 => adc1_do_mon(9),
      I2 => \IP2Bus_Data[13]_i_17_n_0\,
      O => \IP2Bus_Data[9]_i_17_n_0\
    );
\IP2Bus_Data[9]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF008F8F"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_24_1\(9),
      I1 => bank11_read(139),
      I2 => \IP2Bus_Data[9]_i_29_n_0\,
      I3 => \IP2Bus_Data[15]_i_24_0\(9),
      I4 => bank11_read(138),
      O => \IP2Bus_Data[9]_i_18_n_0\
    );
\IP2Bus_Data[9]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \IP2Bus_Data_reg[0]_2\,
      I1 => \IP2Bus_Data[11]_i_25_n_0\,
      I2 => \IP2Bus_Data[11]_i_2_0\(1),
      O => \IP2Bus_Data[9]_i_19_n_0\
    );
\IP2Bus_Data[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7F7F7F7F7F70"
    )
        port map (
      I0 => \IP2Bus_Data[25]_i_7_n_0\,
      I1 => \IP2Bus_Data[9]_i_7_n_0\,
      I2 => \IP2Bus_Data_reg[0]\,
      I3 => \IP2Bus_Data[9]_i_8_n_0\,
      I4 => \IP2Bus_Data[9]_i_9_n_0\,
      I5 => \IP2Bus_Data[9]_i_10_n_0\,
      O => \IP2Bus_Data[9]_i_2_n_0\
    );
\IP2Bus_Data[9]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \IP2Bus_Data[9]_i_30_n_0\,
      I1 => bank3_read(139),
      I2 => \IP2Bus_Data[15]_i_33_1\(9),
      I3 => bank3_read(138),
      O => \IP2Bus_Data[9]_i_20_n_0\
    );
\IP2Bus_Data[9]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4F4F4FFFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_33_0\(9),
      I1 => bank3_read(138),
      I2 => \IP2Bus_Data[14]_i_30_n_0\,
      I3 => \adc3_slice3_irq_en_reg[2]\,
      I4 => axi_RdAck_r_i_8_n_0,
      I5 => \IP2Bus_Data[3]_i_31_n_0\,
      O => \IP2Bus_Data[9]_i_21_n_0\
    );
\IP2Bus_Data[9]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_10_0\,
      I1 => \^bus2ip_addr_reg_reg[16]\,
      I2 => dac0_do_mon(9),
      I3 => \IP2Bus_Data_reg[0]_2\,
      O => \IP2Bus_Data[9]_i_22_n_0\
    );
\IP2Bus_Data[9]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF07F7"
    )
        port map (
      I0 => bank1_read(193),
      I1 => \IP2Bus_Data[31]_i_3_3\(9),
      I2 => bank1_read(192),
      I3 => \IP2Bus_Data[31]_i_3_2\(9),
      I4 => \IP2Bus_Data[13]_i_51_n_0\,
      O => \IP2Bus_Data[9]_i_23_n_0\
    );
\IP2Bus_Data[9]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => bank1_read(139),
      I1 => \IP2Bus_Data[15]_i_40_1\(9),
      O => \IP2Bus_Data[9]_i_24_n_0\
    );
\IP2Bus_Data[9]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F808"
    )
        port map (
      I0 => bank9_read(193),
      I1 => \IP2Bus_Data[31]_i_8_1\(9),
      I2 => bank9_read(192),
      I3 => \IP2Bus_Data[31]_i_8_0\(9),
      I4 => bank9_read(140),
      I5 => bank9_read(139),
      O => \IP2Bus_Data[9]_i_25_n_0\
    );
\IP2Bus_Data[9]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF07F7"
    )
        port map (
      I0 => bank15_read(193),
      I1 => \IP2Bus_Data[31]_i_7_1\(9),
      I2 => bank15_read(192),
      I3 => \IP2Bus_Data[31]_i_7_0\(9),
      I4 => \IP2Bus_Data[13]_i_55_n_0\,
      O => \IP2Bus_Data[9]_i_26_n_0\
    );
\IP2Bus_Data[9]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => bank15_read(139),
      I1 => \IP2Bus_Data[15]_i_27_1\(9),
      O => \IP2Bus_Data[9]_i_27_n_0\
    );
\IP2Bus_Data[9]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF07F7"
    )
        port map (
      I0 => bank13_read(193),
      I1 => \IP2Bus_Data[31]_i_7_2\(9),
      I2 => bank13_read(192),
      I3 => \IP2Bus_Data[31]_i_7_3\(9),
      I4 => \IP2Bus_Data[13]_i_57_n_0\,
      O => \IP2Bus_Data[9]_i_28_n_0\
    );
\IP2Bus_Data[9]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF07F7"
    )
        port map (
      I0 => bank11_read(193),
      I1 => \IP2Bus_Data[31]_i_5_1\(9),
      I2 => bank11_read(192),
      I3 => \IP2Bus_Data[31]_i_5_0\(9),
      I4 => \IP2Bus_Data[13]_i_58_n_0\,
      O => \IP2Bus_Data[9]_i_29_n_0\
    );
\IP2Bus_Data[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000B0B0BFFFFFFFF"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_12_n_0\,
      I1 => \IP2Bus_Data_reg[9]\,
      I2 => \IP2Bus_Data[9]_i_12_n_0\,
      I3 => \IP2Bus_Data[13]_i_22_n_0\,
      I4 => \IP2Bus_Data[9]_i_13_n_0\,
      I5 => \IP2Bus_Data[31]_i_4_n_0\,
      O => \IP2Bus_Data[9]_i_3_n_0\
    );
\IP2Bus_Data[9]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF07F7"
    )
        port map (
      I0 => bank3_read(193),
      I1 => \IP2Bus_Data[31]_i_3_1\(9),
      I2 => bank3_read(192),
      I3 => \IP2Bus_Data[31]_i_3_0\(9),
      I4 => \IP2Bus_Data[2]_i_45_n_0\,
      O => \IP2Bus_Data[9]_i_30_n_0\
    );
\IP2Bus_Data[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A888A8A8A888A88"
    )
        port map (
      I0 => \IP2Bus_Data_reg[0]_1\,
      I1 => \IP2Bus_Data[9]_i_14_n_0\,
      I2 => \IP2Bus_Data_reg[2]_0\,
      I3 => \IP2Bus_Data[9]_i_15_n_0\,
      I4 => \IP2Bus_Data[11]_i_19_n_0\,
      I5 => \IP2Bus_Data_reg[11]\(1),
      O => \IP2Bus_Data[9]_i_4_n_0\
    );
\IP2Bus_Data[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F0F4F0FFF0F4F0"
    )
        port map (
      I0 => \IP2Bus_Data[9]_i_16_n_0\,
      I1 => \IP2Bus_Data[13]_i_16_n_0\,
      I2 => \IP2Bus_Data[9]_i_17_n_0\,
      I3 => \IP2Bus_Data_reg[2]_1\,
      I4 => \IP2Bus_Data_reg[11]_0\(1),
      I5 => \IP2Bus_Data[11]_i_22_n_0\,
      O => \IP2Bus_Data[9]_i_5_n_0\
    );
\IP2Bus_Data[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F007F7F00000000"
    )
        port map (
      I0 => \IP2Bus_Data[13]_i_18_n_0\,
      I1 => \IP2Bus_Data[31]_i_16_n_0\,
      I2 => \IP2Bus_Data[9]_i_18_n_0\,
      I3 => \IP2Bus_Data[11]_i_24_n_0\,
      I4 => \IP2Bus_Data_reg[11]_2\(1),
      I5 => \IP2Bus_Data_reg[31]\,
      O => \IP2Bus_Data[9]_i_6_n_0\
    );
\IP2Bus_Data[9]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_2_0\(9),
      I1 => bank0_read(2),
      I2 => \IP2Bus_Data[4]_i_7_n_0\,
      I3 => \IP2Bus_Data[11]_i_8_n_0\,
      O => \IP2Bus_Data[9]_i_7_n_0\
    );
\IP2Bus_Data[9]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AAAE"
    )
        port map (
      I0 => \IP2Bus_Data[9]_i_19_n_0\,
      I1 => \IP2Bus_Data[15]_i_32_n_0\,
      I2 => \IP2Bus_Data[9]_i_20_n_0\,
      I3 => \IP2Bus_Data[9]_i_21_n_0\,
      I4 => \IP2Bus_Data[9]_i_22_n_0\,
      O => \IP2Bus_Data[9]_i_8_n_0\
    );
\IP2Bus_Data[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8808880880008808"
    )
        port map (
      I0 => \IP2Bus_Data[8]_i_9_n_0\,
      I1 => \IP2Bus_Data[15]_i_12_n_0\,
      I2 => bank1_read(138),
      I3 => \IP2Bus_Data[15]_i_40_0\(9),
      I4 => \IP2Bus_Data[9]_i_23_n_0\,
      I5 => \IP2Bus_Data[9]_i_24_n_0\,
      O => \IP2Bus_Data[9]_i_9_n_0\
    );
access_type_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33FF0200"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[16]_0\,
      I1 => \^bus2ip_addr_reg_reg[16]\,
      I2 => dac_disable,
      I3 => \FSM_sequential_fsm_cs_reg[1]\(0),
      I4 => access_type_reg_4,
      O => \FSM_onehot_state_reg[0]_4\
    );
\access_type_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55FF0400"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\,
      I1 => \^gen_bkend_ce_registers[0].wrce_out_i_reg[0]_0\,
      I2 => dac_disable,
      I3 => \FSM_onehot_state_reg[1]_0\(0),
      I4 => access_type_reg_5,
      O => \FSM_onehot_state_reg[0]_5\
    );
\access_type_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33FF0200"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[16]_2\,
      I1 => \^bus2ip_addr_reg_reg[16]_1\,
      I2 => adc_disable,
      I3 => \FSM_sequential_fsm_cs_reg[1]_0\(0),
      I4 => access_type_reg_6,
      O => \FSM_onehot_state_reg[0]_6\
    );
\access_type_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55FF0400"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[14]_0\,
      I1 => \^bus2ip_addr_reg_reg[14]\,
      I2 => adc_disable,
      I3 => \FSM_sequential_fsm_cs_reg[1]_1\(0),
      I4 => access_type_reg_7,
      O => \FSM_onehot_state_reg[0]_7\
    );
\access_type_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55FF0400"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[14]_2\,
      I1 => \^bus2ip_addr_reg_reg[14]_1\,
      I2 => adc_disable,
      I3 => \FSM_onehot_state_reg[1]_4\(0),
      I4 => access_type_reg_8,
      O => \FSM_onehot_state_reg[0]_8\
    );
\access_type_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55FF0400"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_1\,
      I1 => \^gen_bkend_ce_registers[0].wrce_out_i_reg[0]_1\,
      I2 => adc_disable,
      I3 => \FSM_onehot_state_reg[1]_6\(0),
      I4 => access_type_reg_9,
      O => \FSM_onehot_state_reg[0]_9\
    );
adc00_irq_en_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc00_irq_en_i_2_n_0,
      I1 => adc3_cmn_irq_en_reg,
      O => bank9_write(2)
    );
adc00_irq_en_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => axi_read_req_r_reg(10),
      I1 => axi_read_req_r_reg(11),
      I2 => dac0_irq_en_i_3_n_0,
      I3 => axi_read_req_r_reg(12),
      O => adc00_irq_en_i_2_n_0
    );
\adc0_cmn_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc00_irq_en_i_2_n_0,
      I1 => \adc3_cmn_en_reg[0]\,
      O => bank9_write(7)
    );
adc0_dreq_mon_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3F2A"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[16]_2\,
      I1 => \FSM_sequential_fsm_cs_reg[1]_0\(2),
      I2 => \FSM_sequential_fsm_cs_reg[1]_0\(3),
      I3 => \^bus2ip_addr_reg_reg[16]_1\,
      O => adc0_dreq_mon
    );
adc0_dreq_mon_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => axi_read_req_r_reg(12),
      I1 => axi_read_req_r_reg(10),
      I2 => axi_read_req_r_reg(11),
      I3 => Bus2IP_WrCE,
      I4 => axi_read_req_r_reg(9),
      I5 => axi_read_req_r_reg(13),
      O => \^bus2ip_addr_reg_reg[16]_2\
    );
adc0_dreq_mon_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => axi_read_req_r_reg(12),
      I1 => axi_read_req_r_reg(10),
      I2 => axi_read_req_r_reg(11),
      I3 => Bus2IP_RdCE,
      I4 => axi_read_req_r_reg(9),
      I5 => axi_read_req_r_reg(13),
      O => \^bus2ip_addr_reg_reg[16]_1\
    );
\adc0_end_stage[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc00_irq_en_i_2_n_0,
      I1 => \adc3_start_stage_reg[0]\,
      O => bank9_write(0)
    );
\adc0_fifo_disable[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => adc00_irq_en_i_2_n_0,
      I2 => \dac0_fifo_disable_reg[0]\,
      I3 => adc0_fifo_disable(0),
      O => \s_axi_wdata[0]_1\
    );
\adc0_ref_clk_freq[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc00_irq_en_i_2_n_0,
      I1 => \adc3_ref_clk_freq_reg[0]\,
      O => bank9_write(8)
    );
adc0_reset_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => adc3_reset_reg,
      I1 => adc00_irq_en_i_2_n_0,
      I2 => s_axi_wdata(0),
      O => adc0_reset
    );
adc0_restart_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => adc3_restart_reg,
      I1 => adc00_irq_en_i_2_n_0,
      I2 => s_axi_wdata(0),
      O => adc0_restart
    );
\adc0_sample_rate[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc00_irq_en_i_2_n_0,
      I1 => \adc3_sample_rate_reg[0]\,
      O => bank9_write(9)
    );
\adc0_sim_level[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc00_irq_en_i_2_n_0,
      I1 => \adc3_sim_level_reg[0]\,
      O => bank9_write(1)
    );
\adc0_slice0_irq_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc00_irq_en_i_2_n_0,
      I1 => \adc3_slice0_irq_en_reg[2]\,
      O => bank9_write(3)
    );
\adc0_slice1_irq_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc00_irq_en_i_2_n_0,
      I1 => \adc3_slice1_irq_en_reg[2]\,
      O => bank9_write(4)
    );
\adc0_slice2_irq_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc00_irq_en_i_2_n_0,
      I1 => \adc3_slice2_irq_en_reg[2]\,
      O => bank9_write(5)
    );
\adc0_slice3_irq_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc00_irq_en_i_2_n_0,
      I1 => \adc3_slice3_irq_en_reg[2]\,
      O => bank9_write(6)
    );
adc10_irq_en_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc10_irq_en_i_2_n_0,
      I1 => adc3_cmn_irq_en_reg,
      O => bank11_write(2)
    );
adc10_irq_en_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => axi_read_req_r_reg(11),
      I1 => axi_read_req_r_reg(12),
      I2 => dac0_irq_en_i_3_n_0,
      I3 => axi_read_req_r_reg(10),
      O => adc10_irq_en_i_2_n_0
    );
\adc1_cmn_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc10_irq_en_i_2_n_0,
      I1 => \adc3_cmn_en_reg[0]\,
      O => bank11_write(7)
    );
adc1_dreq_mon_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3F2A"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[14]_0\,
      I1 => \FSM_sequential_fsm_cs_reg[1]_1\(2),
      I2 => \FSM_sequential_fsm_cs_reg[1]_1\(3),
      I3 => \^bus2ip_addr_reg_reg[14]\,
      O => adc1_dreq_mon
    );
adc1_dreq_mon_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => axi_read_req_r_reg(10),
      I1 => axi_read_req_r_reg(11),
      I2 => axi_read_req_r_reg(12),
      I3 => Bus2IP_RdCE,
      I4 => axi_read_req_r_reg(9),
      I5 => axi_read_req_r_reg(13),
      O => \^bus2ip_addr_reg_reg[14]_0\
    );
adc1_dreq_mon_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => axi_read_req_r_reg(10),
      I1 => axi_read_req_r_reg(11),
      I2 => axi_read_req_r_reg(12),
      I3 => Bus2IP_WrCE,
      I4 => axi_read_req_r_reg(9),
      I5 => axi_read_req_r_reg(13),
      O => \^bus2ip_addr_reg_reg[14]\
    );
\adc1_end_stage[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc10_irq_en_i_2_n_0,
      I1 => \adc3_start_stage_reg[0]\,
      O => bank11_write(0)
    );
\adc1_fifo_disable[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => adc10_irq_en_i_2_n_0,
      I2 => \dac0_fifo_disable_reg[0]\,
      I3 => adc1_fifo_disable(0),
      O => \s_axi_wdata[0]_2\
    );
\adc1_ref_clk_freq[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc10_irq_en_i_2_n_0,
      I1 => \adc3_ref_clk_freq_reg[0]\,
      O => bank11_write(8)
    );
adc1_reset_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => adc3_reset_reg,
      I1 => adc10_irq_en_i_2_n_0,
      I2 => s_axi_wdata(0),
      O => adc1_reset
    );
adc1_restart_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => adc3_restart_reg,
      I1 => adc10_irq_en_i_2_n_0,
      I2 => s_axi_wdata(0),
      O => adc1_restart
    );
\adc1_sample_rate[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc10_irq_en_i_2_n_0,
      I1 => \adc3_sample_rate_reg[0]\,
      O => bank11_write(9)
    );
\adc1_sim_level[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc10_irq_en_i_2_n_0,
      I1 => \adc3_sim_level_reg[0]\,
      O => bank11_write(1)
    );
\adc1_slice0_irq_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc10_irq_en_i_2_n_0,
      I1 => \adc3_slice0_irq_en_reg[2]\,
      O => bank11_write(3)
    );
\adc1_slice1_irq_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc10_irq_en_i_2_n_0,
      I1 => \adc3_slice1_irq_en_reg[2]\,
      O => bank11_write(4)
    );
\adc1_slice2_irq_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc10_irq_en_i_2_n_0,
      I1 => \adc3_slice2_irq_en_reg[2]\,
      O => bank11_write(5)
    );
\adc1_slice3_irq_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc10_irq_en_i_2_n_0,
      I1 => \adc3_slice3_irq_en_reg[2]\,
      O => bank11_write(6)
    );
adc20_irq_en_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc20_irq_en_i_2_n_0,
      I1 => adc3_cmn_irq_en_reg,
      O => bank13_write(2)
    );
adc20_irq_en_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => axi_read_req_r_reg(11),
      I1 => axi_read_req_r_reg(12),
      I2 => dac0_irq_en_i_3_n_0,
      I3 => axi_read_req_r_reg(10),
      O => adc20_irq_en_i_2_n_0
    );
\adc2_cmn_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc20_irq_en_i_2_n_0,
      I1 => \adc3_cmn_en_reg[0]\,
      O => bank13_write(7)
    );
adc2_dreq_mon_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => axi_read_req_r_reg(10),
      I1 => axi_read_req_r_reg(11),
      I2 => axi_read_req_r_reg(12),
      I3 => Bus2IP_WrCE,
      I4 => axi_read_req_r_reg(9),
      I5 => axi_read_req_r_reg(13),
      O => \^bus2ip_addr_reg_reg[14]_1\
    );
adc2_dreq_mon_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => axi_read_req_r_reg(10),
      I1 => axi_read_req_r_reg(11),
      I2 => axi_read_req_r_reg(12),
      I3 => Bus2IP_RdCE,
      I4 => axi_read_req_r_reg(9),
      I5 => axi_read_req_r_reg(13),
      O => \^bus2ip_addr_reg_reg[14]_2\
    );
adc2_dwe_mon_INST_0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[14]_1\,
      I1 => \FSM_onehot_state_reg[1]_4\(1),
      O => adc2_drp_we
    );
\adc2_end_stage[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc20_irq_en_i_2_n_0,
      I1 => \adc3_start_stage_reg[0]\,
      O => bank13_write(0)
    );
\adc2_fifo_disable[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => adc20_irq_en_i_2_n_0,
      I2 => \dac0_fifo_disable_reg[0]\,
      I3 => adc2_fifo_disable(0),
      O => \s_axi_wdata[0]_3\
    );
\adc2_ref_clk_freq[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc20_irq_en_i_2_n_0,
      I1 => \adc3_ref_clk_freq_reg[0]\,
      O => bank13_write(8)
    );
adc2_reset_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => adc3_reset_reg,
      I1 => adc20_irq_en_i_2_n_0,
      I2 => s_axi_wdata(0),
      O => adc2_reset
    );
adc2_restart_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => adc3_restart_reg,
      I1 => adc20_irq_en_i_2_n_0,
      I2 => s_axi_wdata(0),
      O => adc2_restart
    );
\adc2_sample_rate[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc20_irq_en_i_2_n_0,
      I1 => \adc3_sample_rate_reg[0]\,
      O => bank13_write(9)
    );
\adc2_sim_level[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc20_irq_en_i_2_n_0,
      I1 => \adc3_sim_level_reg[0]\,
      O => bank13_write(1)
    );
\adc2_slice0_irq_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc20_irq_en_i_2_n_0,
      I1 => \adc3_slice0_irq_en_reg[2]\,
      O => bank13_write(3)
    );
\adc2_slice1_irq_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc20_irq_en_i_2_n_0,
      I1 => \adc3_slice1_irq_en_reg[2]\,
      O => bank13_write(4)
    );
\adc2_slice2_irq_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc20_irq_en_i_2_n_0,
      I1 => \adc3_slice2_irq_en_reg[2]\,
      O => bank13_write(5)
    );
\adc2_slice3_irq_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc20_irq_en_i_2_n_0,
      I1 => \adc3_slice3_irq_en_reg[2]\,
      O => bank13_write(6)
    );
adc30_irq_en_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc30_irq_en_i_2_n_0,
      I1 => adc3_cmn_irq_en_reg,
      O => bank15_write(2)
    );
adc30_irq_en_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => axi_read_req_r_reg(8),
      I1 => axi_read_req_r_reg(7),
      I2 => axi_read_req_r_reg(9),
      I3 => axi_read_req_r_reg_0,
      I4 => axi_read_req_r_reg(13),
      I5 => Bus2IP_WrCE,
      O => adc30_irq_en_i_2_n_0
    );
\adc3_cmn_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc30_irq_en_i_2_n_0,
      I1 => \adc3_cmn_en_reg[0]\,
      O => bank15_write(7)
    );
adc3_dreq_mon_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => Bus2IP_WrCE,
      I1 => axi_read_req_r_reg(9),
      I2 => axi_read_req_r_reg(13),
      I3 => axi_read_req_r_reg(12),
      I4 => axi_read_req_r_reg(10),
      I5 => axi_read_req_r_reg(11),
      O => \^gen_bkend_ce_registers[0].wrce_out_i_reg[0]_1\
    );
adc3_dreq_mon_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => Bus2IP_RdCE,
      I1 => axi_read_req_r_reg(9),
      I2 => axi_read_req_r_reg(13),
      I3 => axi_read_req_r_reg(12),
      I4 => axi_read_req_r_reg(10),
      I5 => axi_read_req_r_reg(11),
      O => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_1\
    );
\adc3_end_stage[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc30_irq_en_i_2_n_0,
      I1 => \adc3_start_stage_reg[0]\,
      O => bank15_write(0)
    );
\adc3_fifo_disable[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => adc30_irq_en_i_2_n_0,
      I2 => \dac0_fifo_disable_reg[0]\,
      I3 => adc3_fifo_disable(0),
      O => \s_axi_wdata[0]_4\
    );
\adc3_ref_clk_freq[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc30_irq_en_i_2_n_0,
      I1 => \adc3_ref_clk_freq_reg[0]\,
      O => bank15_write(8)
    );
adc3_reset_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => adc3_reset_reg,
      I1 => adc30_irq_en_i_2_n_0,
      I2 => s_axi_wdata(0),
      O => adc3_reset
    );
adc3_restart_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => adc3_restart_reg,
      I1 => adc30_irq_en_i_2_n_0,
      I2 => s_axi_wdata(0),
      O => adc3_restart
    );
\adc3_sample_rate[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc30_irq_en_i_2_n_0,
      I1 => \adc3_sample_rate_reg[0]\,
      O => bank15_write(9)
    );
\adc3_sim_level[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc30_irq_en_i_2_n_0,
      I1 => \adc3_sim_level_reg[0]\,
      O => bank15_write(1)
    );
\adc3_slice0_irq_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc30_irq_en_i_2_n_0,
      I1 => \adc3_slice0_irq_en_reg[2]\,
      O => bank15_write(3)
    );
\adc3_slice1_irq_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc30_irq_en_i_2_n_0,
      I1 => \adc3_slice1_irq_en_reg[2]\,
      O => bank15_write(4)
    );
\adc3_slice2_irq_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc30_irq_en_i_2_n_0,
      I1 => \adc3_slice2_irq_en_reg[2]\,
      O => bank15_write(5)
    );
\adc3_slice3_irq_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc30_irq_en_i_2_n_0,
      I1 => \adc3_slice3_irq_en_reg[2]\,
      O => bank15_write(6)
    );
axi_RdAck_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEE8FFFFFFFF"
    )
        port map (
      I0 => axi_read_req_r_reg(9),
      I1 => axi_read_req_r_reg(13),
      I2 => axi_read_req_r_reg(11),
      I3 => axi_read_req_r_reg(10),
      I4 => axi_read_req_r_reg(12),
      I5 => Bus2IP_RdCE,
      O => \bus2ip_addr_reg_reg[13]_0\
    );
axi_RdAck_r_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFC0FFC0"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[15]\,
      I1 => \^bus2ip_addr_reg_reg[15]_0\,
      I2 => axi_RdAck_r_reg_1,
      I3 => \^bus2ip_addr_reg_reg[14]_6\,
      I4 => \^bus2ip_addr_reg_reg[14]_5\,
      I5 => axi_RdAck_r_reg,
      O => axi_RdAck_r_i_10_n_0
    );
axi_RdAck_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => axi_RdAck_r_i_3_n_0,
      I1 => \^bus2ip_addr_reg_reg[2]_3\,
      I2 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_4\,
      I3 => \^bus2ip_addr_reg_reg[14]_4\,
      I4 => axi_RdAck_r_i_4_n_0,
      I5 => axi_RdAck_r_i_5_n_0,
      O => \bus2ip_addr_reg_reg[2]_5\
    );
axi_RdAck_r_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"020202AA"
    )
        port map (
      I0 => axi_RdAck_r_i_6_n_0,
      I1 => axi_RdAck_r_reg_1,
      I2 => axi_RdAck_r_reg_2,
      I3 => \^bus2ip_addr_reg_reg[15]\,
      I4 => \^bus2ip_addr_reg_reg[14]_5\,
      O => axi_RdAck_r_i_3_n_0
    );
axi_RdAck_r_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEA"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_3\,
      I1 => \^bus2ip_addr_reg_reg[15]_0\,
      I2 => axi_RdAck_r_reg,
      I3 => \^bus2ip_addr_reg_reg[2]_6\,
      I4 => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_2\,
      O => axi_RdAck_r_i_4_n_0
    );
axi_RdAck_r_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF8FFC8"
    )
        port map (
      I0 => axi_RdAck_r_i_8_n_0,
      I1 => axi_RdAck_r_reg,
      I2 => \^bus2ip_addr_reg_reg[11]\,
      I3 => \^bus2ip_addr_reg_reg[14]_7\,
      I4 => axi_RdAck_r_reg_0,
      I5 => axi_RdAck_r_i_10_n_0,
      O => axi_RdAck_r_i_5_n_0
    );
axi_RdAck_r_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000700070007"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[11]\,
      I1 => axi_RdAck_r_reg_1,
      I2 => \^bus2ip_addr_reg_reg[14]_8\,
      I3 => \^bus2ip_addr_reg_reg[16]_3\,
      I4 => \^bus2ip_addr_reg_reg[14]_3\,
      I5 => axi_RdAck_r_reg,
      O => axi_RdAck_r_i_6_n_0
    );
axi_RdAck_r_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => axi_read_req_r_reg_2,
      I1 => Bus2IP_RdCE,
      I2 => axi_read_req_r_reg(9),
      I3 => axi_read_req_r_reg(7),
      I4 => axi_read_req_r_reg(8),
      I5 => axi_read_req_r_reg(13),
      O => axi_RdAck_r_i_8_n_0
    );
axi_read_req_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \axi_read_req_r_i_2__1_n_0\,
      I1 => \adc3_sim_level_reg[0]\,
      O => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_2\
    );
\axi_read_req_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[11]\,
      I1 => axi_read_req_r_reg_1,
      I2 => axi_read_req_r_reg(0),
      I3 => axi_read_req_r_reg(1),
      I4 => axi_read_req_r_reg(3),
      I5 => axi_read_req_r_reg(6),
      O => \^bus2ip_addr_reg_reg[2]_0\
    );
\axi_read_req_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[15]\,
      I1 => axi_read_req_r_reg_1,
      I2 => axi_read_req_r_reg(0),
      I3 => axi_read_req_r_reg(1),
      I4 => axi_read_req_r_reg(3),
      I5 => axi_read_req_r_reg(6),
      O => \^bus2ip_addr_reg_reg[2]_1\
    );
\axi_read_req_r_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => Bus2IP_RdCE,
      I1 => axi_read_req_r_reg(13),
      I2 => axi_read_req_r_reg_0,
      I3 => axi_read_req_r_reg_8,
      I4 => axi_read_req_r_reg_1,
      I5 => axi_read_req_r_reg_5,
      O => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_5\(1)
    );
\axi_read_req_r_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_read_req_r_reg(10),
      I1 => axi_read_req_r_reg(12),
      I2 => axi_read_req_r_reg(11),
      I3 => \axi_read_req_r_i_2__7_n_0\,
      I4 => axi_read_req_r_reg_1,
      I5 => axi_read_req_r_reg_5,
      O => \^bus2ip_addr_reg_reg[14]_11\
    );
\axi_read_req_r_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => axi_read_req_r_reg(10),
      I1 => axi_read_req_r_reg(12),
      I2 => axi_read_req_r_reg(11),
      I3 => \axi_read_req_r_i_2__7_n_0\,
      I4 => axi_read_req_r_reg_1,
      I5 => axi_read_req_r_reg_5,
      O => \^bus2ip_addr_reg_reg[14]_9\
    );
\axi_read_req_r_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => axi_read_req_r_reg(12),
      I1 => axi_read_req_r_reg(11),
      I2 => axi_read_req_r_reg(10),
      I3 => \axi_read_req_r_i_2__7_n_0\,
      I4 => axi_read_req_r_reg_1,
      I5 => axi_read_req_r_reg_5,
      O => \^bus2ip_addr_reg_reg[16]_5\
    );
\axi_read_req_r_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => Bus2IP_RdCE,
      I1 => axi_read_req_r_reg_9,
      I2 => axi_read_req_r_reg_8,
      I3 => axi_read_req_r_reg(6),
      I4 => axi_read_req_r_reg(3),
      I5 => axi_read_req_r_reg_4,
      O => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_3\
    );
\axi_read_req_r_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_read_req_r_reg(10),
      I1 => axi_read_req_r_reg(12),
      I2 => axi_read_req_r_reg(11),
      I3 => \axi_read_req_r_i_2__7_n_0\,
      I4 => axi_read_req_r_reg_7,
      I5 => axi_read_req_r_reg_4,
      O => \^bus2ip_addr_reg_reg[14]_6\
    );
\axi_read_req_r_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => axi_read_req_r_reg(10),
      I1 => axi_read_req_r_reg(12),
      I2 => axi_read_req_r_reg(11),
      I3 => \axi_read_req_r_i_2__7_n_0\,
      I4 => axi_read_req_r_reg_7,
      I5 => axi_read_req_r_reg_4,
      O => \^bus2ip_addr_reg_reg[14]_4\
    );
\axi_read_req_r_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => axi_read_req_r_reg(12),
      I1 => axi_read_req_r_reg(11),
      I2 => axi_read_req_r_reg(10),
      I3 => \axi_read_req_r_i_2__7_n_0\,
      I4 => axi_read_req_r_reg_7,
      I5 => axi_read_req_r_reg_4,
      O => \^bus2ip_addr_reg_reg[16]_3\
    );
\axi_read_req_r_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => axi_read_req_r_reg(12),
      I1 => axi_read_req_r_reg_11,
      I2 => \axi_read_req_r_i_2__7_n_0\,
      I3 => axi_read_req_r_reg_6,
      I4 => axi_read_req_r_reg_12,
      I5 => axi_read_req_r_reg_13,
      O => \bus2ip_addr_reg_reg[16]_8\(0)
    );
\axi_read_req_r_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => Bus2IP_RdCE,
      I1 => axi_read_req_r_reg_9,
      I2 => axi_read_req_r_reg_8,
      I3 => axi_read_req_r_reg_6,
      I4 => axi_read_req_r_reg_7,
      I5 => axi_read_req_r_reg_13,
      O => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_4\
    );
\axi_read_req_r_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[15]_0\,
      I1 => axi_read_req_r_reg_1,
      I2 => axi_read_req_r_reg(0),
      I3 => axi_read_req_r_reg(1),
      I4 => axi_read_req_r_reg(3),
      I5 => axi_read_req_r_reg(6),
      O => \^bus2ip_addr_reg_reg[2]_2\
    );
\axi_read_req_r_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_read_req_r_reg(10),
      I1 => axi_read_req_r_reg_10,
      I2 => \axi_read_req_r_i_2__7_n_0\,
      I3 => axi_read_req_r_reg_6,
      I4 => axi_read_req_r_reg_7,
      I5 => axi_read_req_r_reg_13,
      O => \^bus2ip_addr_reg_reg[14]_10\
    );
\axi_read_req_r_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => axi_read_req_r_reg(10),
      I1 => axi_read_req_r_reg_10,
      I2 => \axi_read_req_r_i_2__7_n_0\,
      I3 => axi_read_req_r_reg_6,
      I4 => axi_read_req_r_reg_7,
      I5 => axi_read_req_r_reg_13,
      O => \^bus2ip_addr_reg_reg[14]_7\
    );
\axi_read_req_r_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_read_req_r_reg(12),
      I1 => axi_read_req_r_reg_11,
      I2 => \axi_read_req_r_i_2__7_n_0\,
      I3 => axi_read_req_r_reg_6,
      I4 => axi_read_req_r_reg_7,
      I5 => axi_read_req_r_reg_13,
      O => \^bus2ip_addr_reg_reg[16]_4\
    );
\axi_read_req_r_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[14]_5\,
      I1 => axi_read_req_r_reg_1,
      I2 => axi_read_req_r_reg(0),
      I3 => axi_read_req_r_reg(1),
      I4 => axi_read_req_r_reg(3),
      I5 => axi_read_req_r_reg(6),
      O => \^bus2ip_addr_reg_reg[2]_4\
    );
\axi_read_req_r_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \axi_read_req_r_i_2__7_n_0\,
      I1 => axi_read_req_r_reg_2,
      I2 => axi_read_req_r_reg_1,
      I3 => axi_read_req_r_reg_3,
      I4 => axi_read_req_r_reg(6),
      O => \bus2ip_addr_reg_reg[9]\(0)
    );
\axi_read_req_r_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[14]_3\,
      I1 => axi_read_req_r_reg_1,
      I2 => axi_read_req_r_reg(0),
      I3 => axi_read_req_r_reg(1),
      I4 => axi_read_req_r_reg(3),
      I5 => axi_read_req_r_reg(6),
      O => \^bus2ip_addr_reg_reg[2]\
    );
\axi_read_req_r_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => Bus2IP_RdCE,
      I1 => axi_read_req_r_reg_9,
      I2 => axi_read_req_r_reg_8,
      I3 => axi_read_req_r_reg_6,
      I4 => axi_read_req_r_reg_3,
      I5 => axi_read_req_r_reg(6),
      O => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_5\(0)
    );
\axi_read_req_r_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_read_req_r_reg(10),
      I1 => axi_read_req_r_reg_10,
      I2 => \axi_read_req_r_i_2__7_n_0\,
      I3 => axi_read_req_r_reg_6,
      I4 => axi_read_req_r_reg_3,
      I5 => axi_read_req_r_reg(6),
      O => \^bus2ip_addr_reg_reg[14]_8\
    );
\axi_read_req_r_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[15]_0\,
      I1 => axi_read_req_r_reg_6,
      I2 => axi_read_req_r_reg(0),
      I3 => axi_read_req_r_reg(1),
      I4 => axi_read_req_r_reg(3),
      I5 => axi_read_req_r_reg(6),
      O => \^bus2ip_addr_reg_reg[2]_3\
    );
\axi_read_req_r_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[14]_5\,
      I1 => axi_read_req_r_reg_6,
      I2 => axi_read_req_r_reg(0),
      I3 => axi_read_req_r_reg(1),
      I4 => axi_read_req_r_reg(3),
      I5 => axi_read_req_r_reg(6),
      O => \^bus2ip_addr_reg_reg[2]_6\
    );
axi_read_req_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => axi_read_req_r_reg(8),
      I1 => axi_read_req_r_reg(7),
      I2 => axi_read_req_r_reg(9),
      I3 => axi_read_req_r_reg_0,
      I4 => axi_read_req_r_reg(13),
      I5 => Bus2IP_RdCE,
      O => \^bus2ip_addr_reg_reg[11]\
    );
\axi_read_req_r_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => axi_read_req_r_reg_0,
      I1 => Bus2IP_RdCE,
      I2 => axi_read_req_r_reg(9),
      I3 => axi_read_req_r_reg(7),
      I4 => axi_read_req_r_reg(8),
      I5 => axi_read_req_r_reg(13),
      O => \axi_read_req_r_i_2__1_n_0\
    );
\axi_read_req_r_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \axi_read_req_r_i_2__7_n_0\,
      I1 => axi_read_req_r_reg(11),
      I2 => axi_read_req_r_reg(12),
      I3 => axi_read_req_r_reg(10),
      O => \^bus2ip_addr_reg_reg[15]\
    );
\axi_read_req_r_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \axi_read_req_r_i_2__7_n_0\,
      I1 => axi_read_req_r_reg(11),
      I2 => axi_read_req_r_reg(12),
      I3 => axi_read_req_r_reg(10),
      O => \^bus2ip_addr_reg_reg[15]_0\
    );
\axi_read_req_r_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \axi_read_req_r_i_2__7_n_0\,
      I1 => axi_read_req_r_reg(10),
      I2 => axi_read_req_r_reg(11),
      I3 => axi_read_req_r_reg(12),
      O => \^bus2ip_addr_reg_reg[14]_5\
    );
\axi_read_req_r_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \axi_read_req_r_i_2__7_n_0\,
      I1 => axi_read_req_r_reg(10),
      I2 => axi_read_req_r_reg(11),
      I3 => axi_read_req_r_reg(12),
      O => \^bus2ip_addr_reg_reg[14]_3\
    );
\axi_read_req_r_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => axi_read_req_r_reg(13),
      I1 => axi_read_req_r_reg(8),
      I2 => axi_read_req_r_reg(7),
      I3 => axi_read_req_r_reg(9),
      I4 => Bus2IP_RdCE,
      O => \axi_read_req_r_i_2__7_n_0\
    );
dac00_irq_en_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dac00_irq_en_i_2_n_0,
      I1 => adc3_cmn_irq_en_reg,
      O => bank1_write(2)
    );
dac00_irq_en_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => axi_read_req_r_reg(10),
      I1 => axi_read_req_r_reg(11),
      I2 => dac0_irq_en_i_3_n_0,
      I3 => axi_read_req_r_reg(12),
      O => dac00_irq_en_i_2_n_0
    );
\dac0_cmn_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dac00_irq_en_i_2_n_0,
      I1 => \adc3_cmn_en_reg[0]\,
      O => bank1_write(7)
    );
dac0_dreq_mon_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3F2A"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[16]_0\,
      I1 => \FSM_sequential_fsm_cs_reg[1]\(2),
      I2 => \FSM_sequential_fsm_cs_reg[1]\(3),
      I3 => \^bus2ip_addr_reg_reg[16]\,
      O => dac0_dreq_mon
    );
dac0_dreq_mon_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => axi_read_req_r_reg(12),
      I1 => axi_read_req_r_reg(10),
      I2 => axi_read_req_r_reg(11),
      I3 => Bus2IP_WrCE,
      I4 => axi_read_req_r_reg(9),
      I5 => axi_read_req_r_reg(13),
      O => \^bus2ip_addr_reg_reg[16]_0\
    );
dac0_dreq_mon_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => axi_read_req_r_reg(12),
      I1 => axi_read_req_r_reg(10),
      I2 => axi_read_req_r_reg(11),
      I3 => Bus2IP_RdCE,
      I4 => axi_read_req_r_reg(9),
      I5 => axi_read_req_r_reg(13),
      O => \^bus2ip_addr_reg_reg[16]\
    );
\dac0_end_stage[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \adc3_start_stage_reg[0]\,
      I1 => dac00_irq_en_i_2_n_0,
      I2 => \dac1_end_stage_reg[0]\,
      O => master_reset_reg_0(0)
    );
\dac0_fifo_disable[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => dac00_irq_en_i_2_n_0,
      I2 => \dac0_fifo_disable_reg[0]\,
      I3 => dac0_fifo_disable(0),
      O => s_axi_wdata_0_sn_1
    );
dac0_irq_en_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => axi_timeout_en_reg,
      I1 => axi_read_req_r_reg(12),
      I2 => axi_read_req_r_reg(10),
      I3 => axi_read_req_r_reg(11),
      I4 => dac0_irq_en_i_3_n_0,
      O => bank0_write(1)
    );
dac0_irq_en_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => axi_read_req_r_reg(13),
      I1 => axi_read_req_r_reg(8),
      I2 => axi_read_req_r_reg(7),
      I3 => axi_read_req_r_reg(9),
      I4 => Bus2IP_WrCE,
      O => dac0_irq_en_i_3_n_0
    );
\dac0_ref_clk_freq[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dac00_irq_en_i_2_n_0,
      I1 => \adc3_ref_clk_freq_reg[0]\,
      O => bank1_write(8)
    );
dac0_reset_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => adc3_reset_reg,
      I1 => dac00_irq_en_i_2_n_0,
      I2 => s_axi_wdata(0),
      O => dac0_reset
    );
dac0_restart_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => adc3_restart_reg,
      I1 => dac00_irq_en_i_2_n_0,
      I2 => s_axi_wdata(0),
      O => dac0_restart
    );
\dac0_sample_rate[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dac00_irq_en_i_2_n_0,
      I1 => \adc3_sample_rate_reg[0]\,
      O => bank1_write(9)
    );
\dac0_sim_level[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dac00_irq_en_i_2_n_0,
      I1 => \adc3_sim_level_reg[0]\,
      O => bank1_write(1)
    );
\dac0_slice0_irq_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dac00_irq_en_i_2_n_0,
      I1 => \adc3_slice0_irq_en_reg[2]\,
      O => bank1_write(3)
    );
\dac0_slice1_irq_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dac00_irq_en_i_2_n_0,
      I1 => \adc3_slice1_irq_en_reg[2]\,
      O => bank1_write(4)
    );
\dac0_slice2_irq_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dac00_irq_en_i_2_n_0,
      I1 => \adc3_slice2_irq_en_reg[2]\,
      O => bank1_write(5)
    );
\dac0_slice3_irq_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dac00_irq_en_i_2_n_0,
      I1 => \adc3_slice3_irq_en_reg[2]\,
      O => bank1_write(6)
    );
\dac0_start_stage[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dac00_irq_en_i_2_n_0,
      I1 => \adc3_start_stage_reg[0]\,
      O => bank1_write(0)
    );
dac10_irq_en_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dac10_irq_en_i_2_n_0,
      I1 => adc3_cmn_irq_en_reg,
      O => bank3_write(2)
    );
dac10_irq_en_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => axi_read_req_r_reg(11),
      I1 => axi_read_req_r_reg(10),
      I2 => axi_read_req_r_reg(12),
      I3 => dac0_irq_en_i_3_n_0,
      O => dac10_irq_en_i_2_n_0
    );
\dac1_cmn_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dac10_irq_en_i_2_n_0,
      I1 => \adc3_cmn_en_reg[0]\,
      O => bank3_write(7)
    );
dac1_dreq_mon_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => Bus2IP_WrCE,
      I1 => axi_read_req_r_reg(9),
      I2 => axi_read_req_r_reg(13),
      I3 => axi_read_req_r_reg(11),
      I4 => axi_read_req_r_reg(10),
      I5 => axi_read_req_r_reg(12),
      O => \^gen_bkend_ce_registers[0].wrce_out_i_reg[0]_0\
    );
dac1_dreq_mon_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => Bus2IP_RdCE,
      I1 => axi_read_req_r_reg(9),
      I2 => axi_read_req_r_reg(13),
      I3 => axi_read_req_r_reg(11),
      I4 => axi_read_req_r_reg(10),
      I5 => axi_read_req_r_reg(12),
      O => \^gen_bkend_ce_registers[0].rdce_out_i_reg[0]_0\
    );
\dac1_end_stage[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \adc3_start_stage_reg[0]\,
      I1 => dac10_irq_en_i_2_n_0,
      I2 => \dac1_end_stage_reg[0]\,
      O => master_reset_reg(0)
    );
\dac1_fifo_disable[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => dac10_irq_en_i_2_n_0,
      I2 => \dac0_fifo_disable_reg[0]\,
      I3 => dac1_fifo_disable(0),
      O => \s_axi_wdata[0]_0\
    );
\dac1_ref_clk_freq[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dac10_irq_en_i_2_n_0,
      I1 => \adc3_ref_clk_freq_reg[0]\,
      O => bank3_write(8)
    );
dac1_reset_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => adc3_reset_reg,
      I1 => dac10_irq_en_i_2_n_0,
      I2 => s_axi_wdata(0),
      O => dac1_reset
    );
dac1_restart_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => adc3_restart_reg,
      I1 => dac10_irq_en_i_2_n_0,
      I2 => s_axi_wdata(0),
      O => dac1_restart
    );
\dac1_sample_rate[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dac10_irq_en_i_2_n_0,
      I1 => \adc3_sample_rate_reg[0]\,
      O => bank3_write(9)
    );
\dac1_sim_level[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dac10_irq_en_i_2_n_0,
      I1 => \adc3_sim_level_reg[0]\,
      O => bank3_write(1)
    );
\dac1_slice0_irq_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dac10_irq_en_i_2_n_0,
      I1 => \adc3_slice0_irq_en_reg[2]\,
      O => bank3_write(3)
    );
\dac1_slice1_irq_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dac10_irq_en_i_2_n_0,
      I1 => \adc3_slice1_irq_en_reg[2]\,
      O => bank3_write(4)
    );
\dac1_slice2_irq_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dac10_irq_en_i_2_n_0,
      I1 => \adc3_slice2_irq_en_reg[2]\,
      O => bank3_write(5)
    );
\dac1_slice3_irq_en[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dac10_irq_en_i_2_n_0,
      I1 => \adc3_slice3_irq_en_reg[2]\,
      O => bank3_write(6)
    );
\dac1_start_stage[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dac10_irq_en_i_2_n_0,
      I1 => \adc3_start_stage_reg[0]\,
      O => bank3_write(0)
    );
icount_out0_carry_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444404040"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => \FSM_sequential_access_cs_reg[0]_2\,
      I3 => Bus2IP_WrCE,
      I4 => \icount_out_reg[11]\,
      I5 => IP2Bus_WrAck0,
      O => \FSM_sequential_access_cs_reg[0]_0\
    );
\icount_out[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAA0200"
    )
        port map (
      I0 => counter_en_reg,
      I1 => Q(1),
      I2 => \FSM_sequential_access_cs_reg[0]_2\,
      I3 => \icount_out[11]_i_3_n_0\,
      I4 => \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6\,
      I5 => cs_ce_ld_enable_i,
      O => counter_en_reg_reg
    );
\icount_out[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0700FFFF07000700"
    )
        port map (
      I0 => Bus2IP_WrCE,
      I1 => \icount_out_reg[11]\,
      I2 => IP2Bus_WrAck0,
      I3 => Q(2),
      I4 => IP2Bus_RdAck,
      I5 => Q(0),
      O => \icount_out[11]_i_3_n_0\
    );
\icount_out[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222F200000000"
    )
        port map (
      I0 => Q(0),
      I1 => IP2Bus_RdAck,
      I2 => Q(2),
      I3 => IP2Bus_WrAck0,
      I4 => axi_wrce,
      I5 => \icount_out_reg[12]\,
      O => \FSM_sequential_access_cs_reg[0]\
    );
\icount_out[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111700000000"
    )
        port map (
      I0 => axi_read_req_r_reg(9),
      I1 => axi_read_req_r_reg(13),
      I2 => axi_read_req_r_reg(11),
      I3 => axi_read_req_r_reg(10),
      I4 => axi_read_req_r_reg(12),
      I5 => Bus2IP_WrCE,
      O => axi_wrce
    );
master_reset_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => dac0_irq_en_i_3_n_0,
      I1 => axi_read_req_r_reg(11),
      I2 => axi_read_req_r_reg(10),
      I3 => axi_read_req_r_reg(12),
      I4 => adc3_restart_reg,
      I5 => s_axi_wdata(0),
      O => master_reset
    );
s_axi_awready_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => s_axi_awvalid,
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      O => \^s_axi_awready_i\
    );
\s_axi_rdata_reg[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055540000"
    )
        port map (
      I0 => Q(1),
      I1 => \FSM_sequential_access_cs_reg[0]_2\,
      I2 => drp_RdAck_r,
      I3 => axi_RdAck,
      I4 => Q(0),
      I5 => Q(2),
      O => \^fsm_sequential_access_cs_reg[1]_0\
    );
s_axi_wready_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00540000"
    )
        port map (
      I0 => Q(1),
      I1 => IP2Bus_WrAck,
      I2 => \FSM_sequential_access_cs_reg[0]_2\,
      I3 => Q(0),
      I4 => Q(2),
      O => s_axi_wready_i
    );
s_axi_wready_reg_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[0].wrce_out_i_reg[0]_0\,
      I1 => dac_disable,
      I2 => \FSM_onehot_state_reg[1]_0\(0),
      I3 => access_type_reg_5,
      I4 => user_drp_drdy,
      I5 => \FSM_onehot_state_reg[1]_1\,
      O => drp_WrAck(1)
    );
s_axi_wready_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF8"
    )
        port map (
      I0 => Bus2IP_WrCE,
      I1 => \icount_out_reg[11]\,
      I2 => s_axi_wready_reg_i_4_n_0,
      I3 => drp_WrAck(7),
      I4 => drp_WrAck(6),
      I5 => s_axi_wready_reg_i_7_n_0,
      O => IP2Bus_WrAck
    );
s_axi_wready_reg_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEAAA"
    )
        port map (
      I0 => s_axi_wready_reg_i_2_2,
      I1 => \FSM_sequential_fsm_cs_reg[1]_0\(0),
      I2 => adc_disable,
      I3 => \^bus2ip_addr_reg_reg[16]_2\,
      I4 => drp_WrAck(5),
      O => s_axi_wready_reg_i_4_n_0
    );
s_axi_wready_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[0].wrce_out_i_reg[0]_1\,
      I1 => adc_disable,
      I2 => \FSM_onehot_state_reg[1]_6\(0),
      I3 => access_type_reg_9,
      I4 => s_axi_wready_reg_i_2_1,
      I5 => \FSM_onehot_state_reg[1]_7\,
      O => drp_WrAck(7)
    );
s_axi_wready_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[14]_1\,
      I1 => adc_disable,
      I2 => \FSM_onehot_state_reg[1]_4\(0),
      I3 => access_type_reg_8,
      I4 => s_axi_wready_reg_i_2_0,
      I5 => \FSM_onehot_state_reg[1]_5\,
      O => drp_WrAck(6)
    );
s_axi_wready_reg_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEAAA"
    )
        port map (
      I0 => s_axi_wready_reg_i_2_3,
      I1 => \FSM_sequential_fsm_cs_reg[1]\(0),
      I2 => dac_disable,
      I3 => \^bus2ip_addr_reg_reg[16]_0\,
      I4 => drp_WrAck(1),
      O => s_axi_wready_reg_i_7_n_0
    );
s_axi_wready_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[14]\,
      I1 => adc_disable,
      I2 => \FSM_sequential_fsm_cs_reg[1]_1\(0),
      I3 => access_type_reg_7,
      I4 => \FSM_sequential_access_cs[2]_i_7_1\,
      I5 => \FSM_onehot_state_reg[1]_3\,
      O => drp_WrAck(5)
    );
\startup_delay[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \adc3_start_stage_reg[0]\,
      I1 => axi_read_req_r_reg(12),
      I2 => axi_read_req_r_reg(10),
      I3 => axi_read_req_r_reg(11),
      I4 => dac0_irq_en_i_3_n_0,
      O => bank0_write(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_bgt_fsm is
  port (
    drp_req_reg_0 : out STD_LOGIC;
    dac_bgt_req : out STD_LOGIC;
    \mem_data_dac0_reg[19]\ : out STD_LOGIC;
    trim_code : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \syncstages_ff_reg[3]\ : out STD_LOGIC;
    \trim_code_reg[3]_0\ : out STD_LOGIC;
    \trim_code_reg[1]_0\ : out STD_LOGIC;
    \trim_code_reg[0]_0\ : out STD_LOGIC;
    \trim_code_reg[5]_0\ : out STD_LOGIC;
    \trim_code_reg[4]_0\ : out STD_LOGIC;
    drp_addr : out STD_LOGIC_VECTOR ( 2 downto 0 );
    drp_di : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drp_den : out STD_LOGIC;
    drp_wen : out STD_LOGIC;
    dac0_por_req : in STD_LOGIC;
    mem_data_dac0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    wait_event_reg : in STD_LOGIC;
    \timer_125ns_count_reg[0]_0\ : in STD_LOGIC;
    wait_event_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \drpdi_por_reg[9]\ : in STD_LOGIC;
    \drpdi_por_reg[9]_0\ : in STD_LOGIC;
    dac0_bgt_reset_i : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    dac_bgt_gnt : in STD_LOGIC;
    dac0_do_mon : in STD_LOGIC_VECTOR ( 7 downto 0 );
    bgt_sm_start_dac : in STD_LOGIC;
    dac_drp_rdy_bgt : in STD_LOGIC;
    dac0_sm_reset_i_0 : in STD_LOGIC;
    p_5_in : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_bgt_fsm;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_bgt_fsm is
  signal \FSM_sequential_bgt_sm_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_bgt_sm_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_bgt_sm_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_bgt_sm_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_bgt_sm_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_bgt_sm_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_bgt_sm_state[4]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_bgt_sm_state[4]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_bgt_sm_state[4]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_bgt_sm_state[4]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_bgt_sm_state[4]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_bgt_sm_state[4]_i_8_n_0\ : STD_LOGIC;
  signal bgt_sm_done_dac : STD_LOGIC;
  signal \bgt_sm_state__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^dac_bgt_req\ : STD_LOGIC;
  signal \done_i_1__3_n_0\ : STD_LOGIC;
  signal drp_addr0_in : STD_LOGIC_VECTOR ( 10 downto 5 );
  signal \drp_addr[10]_i_1_n_0\ : STD_LOGIC;
  signal \drp_den_i_1__0_n_0\ : STD_LOGIC;
  signal drp_den_i_2_n_0 : STD_LOGIC;
  signal \drp_di[0]_i_1_n_0\ : STD_LOGIC;
  signal \drp_di[10]_i_1_n_0\ : STD_LOGIC;
  signal \drp_di[11]_i_1_n_0\ : STD_LOGIC;
  signal \drp_di[12]_i_1_n_0\ : STD_LOGIC;
  signal \drp_di[13]_i_1_n_0\ : STD_LOGIC;
  signal \drp_di[14]_i_1_n_0\ : STD_LOGIC;
  signal \drp_di[15]_i_1_n_0\ : STD_LOGIC;
  signal \drp_di[15]_i_2_n_0\ : STD_LOGIC;
  signal \drp_di[1]_i_1_n_0\ : STD_LOGIC;
  signal \drp_di[2]_i_1_n_0\ : STD_LOGIC;
  signal \drp_di[3]_i_1_n_0\ : STD_LOGIC;
  signal \drp_di[4]_i_1_n_0\ : STD_LOGIC;
  signal \drp_di[5]_i_1_n_0\ : STD_LOGIC;
  signal \drp_di[6]_i_1_n_0\ : STD_LOGIC;
  signal \drp_di[7]_i_1_n_0\ : STD_LOGIC;
  signal \drp_di[8]_i_1_n_0\ : STD_LOGIC;
  signal \drp_di[9]_i_1_n_0\ : STD_LOGIC;
  signal drp_gnt_r : STD_LOGIC;
  signal drp_req_i_1_n_0 : STD_LOGIC;
  signal drp_req_i_2_n_0 : STD_LOGIC;
  signal drp_wen_i_1_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_1_in : STD_LOGIC;
  signal rdata_ctrl : STD_LOGIC_VECTOR ( 15 downto 9 );
  signal \rdata_ctrl[15]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_ctrl[15]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_status[0]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_status[0]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_status_reg_n_0_[0]\ : STD_LOGIC;
  signal sm_count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \sm_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \sm_count[1]_i_3_n_0\ : STD_LOGIC;
  signal \sm_count[1]_i_4_n_0\ : STD_LOGIC;
  signal \sm_count[1]_i_5_n_0\ : STD_LOGIC;
  signal \sm_count[1]_i_6_n_0\ : STD_LOGIC;
  signal \sm_count[1]_i_7_n_0\ : STD_LOGIC;
  signal \sm_count[1]_i_8_n_0\ : STD_LOGIC;
  signal \sm_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \sm_count_reg_n_0_[1]\ : STD_LOGIC;
  signal status_i_1_n_0 : STD_LOGIC;
  signal status_i_2_n_0 : STD_LOGIC;
  signal status_reg_n_0 : STD_LOGIC;
  signal timer_125ns_count : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal timer_125ns_count0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \timer_125ns_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \timer_125ns_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \timer_125ns_count[3]_i_1_n_0\ : STD_LOGIC;
  signal \timer_125ns_count[3]_i_2_n_0\ : STD_LOGIC;
  signal timer_125ns_start_i_1_n_0 : STD_LOGIC;
  signal timer_125ns_start_i_2_n_0 : STD_LOGIC;
  signal timer_125ns_start_i_3_n_0 : STD_LOGIC;
  signal timer_125ns_start_i_4_n_0 : STD_LOGIC;
  signal timer_125ns_start_reg_n_0 : STD_LOGIC;
  signal \^trim_code\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \trim_code[5]_i_1_n_0\ : STD_LOGIC;
  signal vbg_ctrl : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \vbg_ctrl[0]_i_1_n_0\ : STD_LOGIC;
  signal \vbg_ctrl[4]_i_2_n_0\ : STD_LOGIC;
  signal \vbg_ctrl[6]_i_1_n_0\ : STD_LOGIC;
  signal \vbg_ctrl[6]_i_3_n_0\ : STD_LOGIC;
  signal \vbg_ctrl[6]_i_4_n_0\ : STD_LOGIC;
  signal \vbg_ctrl[8]_i_1_n_0\ : STD_LOGIC;
  signal \vbg_ctrl[8]_i_3_n_0\ : STD_LOGIC;
  signal \vbg_ctrl_reg_n_0_[0]\ : STD_LOGIC;
  signal \vbg_ctrl_reg_n_0_[8]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_bgt_sm_state[2]_i_2\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \FSM_sequential_bgt_sm_state[4]_i_4\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \FSM_sequential_bgt_sm_state[4]_i_7\ : label is "soft_lutpair1";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_bgt_sm_state_reg[0]\ : label is "wait_for_vbg_status:01101,read_vbg_status_2:01100,read_vbg_status_1:01011,write_vbg_ctrl_2:00011,write_vbg_ctrl_1:00010,write_vbg_ctrl_10:01111,request_drp:00001,write_vbg_ctrl_8:01010,idle:00000,write_vbg_ctrl_7:01001,write_vbg_ctrl_5:00110,wait_for_125_ns_1:10000,wait_for_125_ns_2:01000,write_vbg_ctrl_6:00111,write_vbg_ctrl_4:00101,write_vbg_ctrl_3:00100,write_vbg_ctrl_9:01110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_bgt_sm_state_reg[1]\ : label is "wait_for_vbg_status:01101,read_vbg_status_2:01100,read_vbg_status_1:01011,write_vbg_ctrl_2:00011,write_vbg_ctrl_1:00010,write_vbg_ctrl_10:01111,request_drp:00001,write_vbg_ctrl_8:01010,idle:00000,write_vbg_ctrl_7:01001,write_vbg_ctrl_5:00110,wait_for_125_ns_1:10000,wait_for_125_ns_2:01000,write_vbg_ctrl_6:00111,write_vbg_ctrl_4:00101,write_vbg_ctrl_3:00100,write_vbg_ctrl_9:01110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_bgt_sm_state_reg[2]\ : label is "wait_for_vbg_status:01101,read_vbg_status_2:01100,read_vbg_status_1:01011,write_vbg_ctrl_2:00011,write_vbg_ctrl_1:00010,write_vbg_ctrl_10:01111,request_drp:00001,write_vbg_ctrl_8:01010,idle:00000,write_vbg_ctrl_7:01001,write_vbg_ctrl_5:00110,wait_for_125_ns_1:10000,wait_for_125_ns_2:01000,write_vbg_ctrl_6:00111,write_vbg_ctrl_4:00101,write_vbg_ctrl_3:00100,write_vbg_ctrl_9:01110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_bgt_sm_state_reg[3]\ : label is "wait_for_vbg_status:01101,read_vbg_status_2:01100,read_vbg_status_1:01011,write_vbg_ctrl_2:00011,write_vbg_ctrl_1:00010,write_vbg_ctrl_10:01111,request_drp:00001,write_vbg_ctrl_8:01010,idle:00000,write_vbg_ctrl_7:01001,write_vbg_ctrl_5:00110,wait_for_125_ns_1:10000,wait_for_125_ns_2:01000,write_vbg_ctrl_6:00111,write_vbg_ctrl_4:00101,write_vbg_ctrl_3:00100,write_vbg_ctrl_9:01110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_bgt_sm_state_reg[4]\ : label is "wait_for_vbg_status:01101,read_vbg_status_2:01100,read_vbg_status_1:01011,write_vbg_ctrl_2:00011,write_vbg_ctrl_1:00010,write_vbg_ctrl_10:01111,request_drp:00001,write_vbg_ctrl_8:01010,idle:00000,write_vbg_ctrl_7:01001,write_vbg_ctrl_5:00110,wait_for_125_ns_1:10000,wait_for_125_ns_2:01000,write_vbg_ctrl_6:00111,write_vbg_ctrl_4:00101,write_vbg_ctrl_3:00100,write_vbg_ctrl_9:01110";
  attribute SOFT_HLUTNM of \drp_addr[5]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \drp_addr[6]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of drp_den_i_2 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \drp_di[0]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \drp_di[10]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \drp_di[11]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \drp_di[12]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \drp_di[13]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \drp_di[14]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \drp_di[15]_i_2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \drp_di[1]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \drp_di[2]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \drp_di[3]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \drp_di[4]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \drp_di[5]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \drp_di[6]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \drp_di[8]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \drp_di[9]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of drp_req_i_1 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of drp_wen_i_1 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \drpdi_por[10]_i_5\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \drpdi_por[5]_i_3\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \rdata_ctrl[15]_i_2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \rdata_status[0]_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \sm_count[1]_i_2\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \sm_count[1]_i_3\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \sm_count[1]_i_4\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \sm_count[1]_i_5\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \sm_count[1]_i_6\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \sm_count[1]_i_7\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of status_i_1 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of status_i_2 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \timer_125ns_count[1]_i_3\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \timer_125ns_count[2]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \timer_125ns_count[3]_i_2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of timer_125ns_start_i_2 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of timer_125ns_start_i_4 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \vbg_ctrl[1]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \vbg_ctrl[2]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \vbg_ctrl[4]_i_2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \vbg_ctrl[5]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \vbg_ctrl[6]_i_2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \vbg_ctrl[6]_i_3\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \vbg_ctrl[8]_i_2\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \vbg_ctrl[8]_i_3\ : label is "soft_lutpair2";
begin
  dac_bgt_req <= \^dac_bgt_req\;
  trim_code(5 downto 0) <= \^trim_code\(5 downto 0);
\FSM_sequential_bgt_sm_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055015700550155"
    )
        port map (
      I0 => \bgt_sm_state__0\(0),
      I1 => \bgt_sm_state__0\(1),
      I2 => \bgt_sm_state__0\(2),
      I3 => \bgt_sm_state__0\(4),
      I4 => \bgt_sm_state__0\(3),
      I5 => \sm_count_reg_n_0_[1]\,
      O => \FSM_sequential_bgt_sm_state[0]_i_1_n_0\
    );
\FSM_sequential_bgt_sm_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000ABFF00"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(2),
      I2 => \sm_count_reg_n_0_[1]\,
      I3 => \bgt_sm_state__0\(1),
      I4 => \bgt_sm_state__0\(0),
      I5 => \bgt_sm_state__0\(4),
      O => \FSM_sequential_bgt_sm_state[1]_i_1_n_0\
    );
\FSM_sequential_bgt_sm_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044BAFF00"
    )
        port map (
      I0 => \bgt_sm_state__0\(1),
      I1 => \bgt_sm_state__0\(3),
      I2 => \FSM_sequential_bgt_sm_state[2]_i_2_n_0\,
      I3 => \bgt_sm_state__0\(2),
      I4 => \bgt_sm_state__0\(0),
      I5 => \bgt_sm_state__0\(4),
      O => \FSM_sequential_bgt_sm_state[2]_i_1_n_0\
    );
\FSM_sequential_bgt_sm_state[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sm_count_reg_n_0_[0]\,
      I1 => \sm_count_reg_n_0_[1]\,
      O => \FSM_sequential_bgt_sm_state[2]_i_2_n_0\
    );
\FSM_sequential_bgt_sm_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003C00F000F000C8"
    )
        port map (
      I0 => \sm_count_reg_n_0_[1]\,
      I1 => \bgt_sm_state__0\(0),
      I2 => \bgt_sm_state__0\(3),
      I3 => \bgt_sm_state__0\(4),
      I4 => \bgt_sm_state__0\(2),
      I5 => \bgt_sm_state__0\(1),
      O => \FSM_sequential_bgt_sm_state[3]_i_1_n_0\
    );
\FSM_sequential_bgt_sm_state[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF09080100"
    )
        port map (
      I0 => \bgt_sm_state__0\(0),
      I1 => \bgt_sm_state__0\(3),
      I2 => \bgt_sm_state__0\(4),
      I3 => bgt_sm_start_dac,
      I4 => \FSM_sequential_bgt_sm_state[4]_i_4_n_0\,
      I5 => \FSM_sequential_bgt_sm_state[4]_i_5_n_0\,
      O => \FSM_sequential_bgt_sm_state[4]_i_2_n_0\
    );
\FSM_sequential_bgt_sm_state[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100040001000"
    )
        port map (
      I0 => \bgt_sm_state__0\(4),
      I1 => \bgt_sm_state__0\(3),
      I2 => \bgt_sm_state__0\(0),
      I3 => \bgt_sm_state__0\(2),
      I4 => \bgt_sm_state__0\(1),
      I5 => status_reg_n_0,
      O => \FSM_sequential_bgt_sm_state[4]_i_3_n_0\
    );
\FSM_sequential_bgt_sm_state[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \bgt_sm_state__0\(1),
      I1 => \bgt_sm_state__0\(2),
      O => \FSM_sequential_bgt_sm_state[4]_i_4_n_0\
    );
\FSM_sequential_bgt_sm_state[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEEEFE"
    )
        port map (
      I0 => \FSM_sequential_bgt_sm_state[4]_i_6_n_0\,
      I1 => \FSM_sequential_bgt_sm_state[4]_i_7_n_0\,
      I2 => \FSM_sequential_bgt_sm_state[4]_i_8_n_0\,
      I3 => timer_125ns_count(3),
      I4 => timer_125ns_count(1),
      I5 => timer_125ns_count(2),
      O => \FSM_sequential_bgt_sm_state[4]_i_5_n_0\
    );
\FSM_sequential_bgt_sm_state[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2200220022302200"
    )
        port map (
      I0 => dac_drp_rdy_bgt,
      I1 => \bgt_sm_state__0\(4),
      I2 => \bgt_sm_state__0\(0),
      I3 => \sm_count[1]_i_7_n_0\,
      I4 => dac_bgt_gnt,
      I5 => drp_gnt_r,
      O => \FSM_sequential_bgt_sm_state[4]_i_6_n_0\
    );
\FSM_sequential_bgt_sm_state[4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000D4"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(1),
      I2 => \bgt_sm_state__0\(2),
      I3 => \bgt_sm_state__0\(0),
      I4 => \bgt_sm_state__0\(4),
      O => \FSM_sequential_bgt_sm_state[4]_i_7_n_0\
    );
\FSM_sequential_bgt_sm_state[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000101000"
    )
        port map (
      I0 => \bgt_sm_state__0\(1),
      I1 => \bgt_sm_state__0\(2),
      I2 => timer_125ns_count(0),
      I3 => \bgt_sm_state__0\(3),
      I4 => \bgt_sm_state__0\(4),
      I5 => \bgt_sm_state__0\(0),
      O => \FSM_sequential_bgt_sm_state[4]_i_8_n_0\
    );
\FSM_sequential_bgt_sm_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_sequential_bgt_sm_state[4]_i_2_n_0\,
      D => \FSM_sequential_bgt_sm_state[0]_i_1_n_0\,
      Q => \bgt_sm_state__0\(0),
      R => dac0_bgt_reset_i
    );
\FSM_sequential_bgt_sm_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_sequential_bgt_sm_state[4]_i_2_n_0\,
      D => \FSM_sequential_bgt_sm_state[1]_i_1_n_0\,
      Q => \bgt_sm_state__0\(1),
      R => dac0_bgt_reset_i
    );
\FSM_sequential_bgt_sm_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_sequential_bgt_sm_state[4]_i_2_n_0\,
      D => \FSM_sequential_bgt_sm_state[2]_i_1_n_0\,
      Q => \bgt_sm_state__0\(2),
      R => dac0_bgt_reset_i
    );
\FSM_sequential_bgt_sm_state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_sequential_bgt_sm_state[4]_i_2_n_0\,
      D => \FSM_sequential_bgt_sm_state[3]_i_1_n_0\,
      Q => \bgt_sm_state__0\(3),
      R => dac0_bgt_reset_i
    );
\FSM_sequential_bgt_sm_state_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_sequential_bgt_sm_state[4]_i_2_n_0\,
      D => \FSM_sequential_bgt_sm_state[4]_i_3_n_0\,
      Q => \bgt_sm_state__0\(4),
      R => dac0_bgt_reset_i
    );
\FSM_sequential_fsm_cs[1]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^dac_bgt_req\,
      I1 => dac0_por_req,
      O => drp_req_reg_0
    );
\done_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => status_reg_n_0,
      I1 => \vbg_ctrl[6]_i_3_n_0\,
      I2 => \bgt_sm_state__0\(1),
      I3 => \bgt_sm_state__0\(2),
      I4 => dac_drp_rdy_bgt,
      I5 => bgt_sm_done_dac,
      O => \done_i_1__3_n_0\
    );
done_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \done_i_1__3_n_0\,
      Q => bgt_sm_done_dac,
      R => dac0_bgt_reset_i
    );
\drp_addr[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00220083"
    )
        port map (
      I0 => \bgt_sm_state__0\(1),
      I1 => \bgt_sm_state__0\(0),
      I2 => \bgt_sm_state__0\(3),
      I3 => \bgt_sm_state__0\(4),
      I4 => \bgt_sm_state__0\(2),
      O => \drp_addr[10]_i_1_n_0\
    );
\drp_addr[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8C"
    )
        port map (
      I0 => \bgt_sm_state__0\(2),
      I1 => \bgt_sm_state__0\(1),
      I2 => \bgt_sm_state__0\(3),
      O => drp_addr0_in(5)
    );
\drp_addr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(2),
      O => drp_addr0_in(6)
    );
\drp_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_addr[10]_i_1_n_0\,
      D => \bgt_sm_state__0\(1),
      Q => drp_addr(2),
      R => dac0_bgt_reset_i
    );
\drp_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_addr[10]_i_1_n_0\,
      D => drp_addr0_in(5),
      Q => drp_addr(0),
      R => dac0_bgt_reset_i
    );
\drp_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_addr[10]_i_1_n_0\,
      D => drp_addr0_in(6),
      Q => drp_addr(1),
      R => dac0_bgt_reset_i
    );
\drp_den_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B0E0E0F"
    )
        port map (
      I0 => \bgt_sm_state__0\(1),
      I1 => \bgt_sm_state__0\(2),
      I2 => \bgt_sm_state__0\(4),
      I3 => \bgt_sm_state__0\(3),
      I4 => \bgt_sm_state__0\(0),
      O => \drp_den_i_1__0_n_0\
    );
drp_den_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"308E"
    )
        port map (
      I0 => \bgt_sm_state__0\(1),
      I1 => \bgt_sm_state__0\(2),
      I2 => \bgt_sm_state__0\(3),
      I3 => \bgt_sm_state__0\(0),
      O => drp_den_i_2_n_0
    );
drp_den_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_den_i_1__0_n_0\,
      D => drp_den_i_2_n_0,
      Q => drp_den,
      R => dac0_bgt_reset_i
    );
\drp_di[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(2),
      I2 => \vbg_ctrl_reg_n_0_[0]\,
      O => \drp_di[0]_i_1_n_0\
    );
\drp_di[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(2),
      I2 => rdata_ctrl(10),
      O => \drp_di[10]_i_1_n_0\
    );
\drp_di[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(2),
      I2 => rdata_ctrl(11),
      O => \drp_di[11]_i_1_n_0\
    );
\drp_di[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(2),
      I2 => rdata_ctrl(12),
      O => \drp_di[12]_i_1_n_0\
    );
\drp_di[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(2),
      I2 => rdata_ctrl(13),
      O => \drp_di[13]_i_1_n_0\
    );
\drp_di[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(2),
      I2 => rdata_ctrl(14),
      O => \drp_di[14]_i_1_n_0\
    );
\drp_di[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0100080D"
    )
        port map (
      I0 => \bgt_sm_state__0\(1),
      I1 => \bgt_sm_state__0\(2),
      I2 => \bgt_sm_state__0\(4),
      I3 => \bgt_sm_state__0\(3),
      I4 => \bgt_sm_state__0\(0),
      O => \drp_di[15]_i_1_n_0\
    );
\drp_di[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(2),
      I2 => rdata_ctrl(15),
      O => \drp_di[15]_i_2_n_0\
    );
\drp_di[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(2),
      I2 => p_0_in(0),
      O => \drp_di[1]_i_1_n_0\
    );
\drp_di[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(2),
      I2 => p_0_in(1),
      O => \drp_di[2]_i_1_n_0\
    );
\drp_di[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(2),
      I2 => p_0_in(2),
      O => \drp_di[3]_i_1_n_0\
    );
\drp_di[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(2),
      I2 => p_0_in(3),
      O => \drp_di[4]_i_1_n_0\
    );
\drp_di[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(2),
      I2 => p_0_in(4),
      O => \drp_di[5]_i_1_n_0\
    );
\drp_di[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(2),
      I2 => p_0_in(5),
      O => \drp_di[6]_i_1_n_0\
    );
\drp_di[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(1),
      O => \drp_di[7]_i_1_n_0\
    );
\drp_di[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E6"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(2),
      I2 => \vbg_ctrl_reg_n_0_[8]\,
      O => \drp_di[8]_i_1_n_0\
    );
\drp_di[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(2),
      I2 => rdata_ctrl(9),
      O => \drp_di[9]_i_1_n_0\
    );
\drp_di_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_di[15]_i_1_n_0\,
      D => \drp_di[0]_i_1_n_0\,
      Q => drp_di(0),
      R => dac0_bgt_reset_i
    );
\drp_di_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_di[15]_i_1_n_0\,
      D => \drp_di[10]_i_1_n_0\,
      Q => drp_di(10),
      R => dac0_bgt_reset_i
    );
\drp_di_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_di[15]_i_1_n_0\,
      D => \drp_di[11]_i_1_n_0\,
      Q => drp_di(11),
      R => dac0_bgt_reset_i
    );
\drp_di_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_di[15]_i_1_n_0\,
      D => \drp_di[12]_i_1_n_0\,
      Q => drp_di(12),
      R => dac0_bgt_reset_i
    );
\drp_di_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_di[15]_i_1_n_0\,
      D => \drp_di[13]_i_1_n_0\,
      Q => drp_di(13),
      R => dac0_bgt_reset_i
    );
\drp_di_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_di[15]_i_1_n_0\,
      D => \drp_di[14]_i_1_n_0\,
      Q => drp_di(14),
      R => dac0_bgt_reset_i
    );
\drp_di_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_di[15]_i_1_n_0\,
      D => \drp_di[15]_i_2_n_0\,
      Q => drp_di(15),
      R => dac0_bgt_reset_i
    );
\drp_di_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_di[15]_i_1_n_0\,
      D => \drp_di[1]_i_1_n_0\,
      Q => drp_di(1),
      R => dac0_bgt_reset_i
    );
\drp_di_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_di[15]_i_1_n_0\,
      D => \drp_di[2]_i_1_n_0\,
      Q => drp_di(2),
      R => dac0_bgt_reset_i
    );
\drp_di_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_di[15]_i_1_n_0\,
      D => \drp_di[3]_i_1_n_0\,
      Q => drp_di(3),
      R => dac0_bgt_reset_i
    );
\drp_di_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_di[15]_i_1_n_0\,
      D => \drp_di[4]_i_1_n_0\,
      Q => drp_di(4),
      R => dac0_bgt_reset_i
    );
\drp_di_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_di[15]_i_1_n_0\,
      D => \drp_di[5]_i_1_n_0\,
      Q => drp_di(5),
      R => dac0_bgt_reset_i
    );
\drp_di_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_di[15]_i_1_n_0\,
      D => \drp_di[6]_i_1_n_0\,
      Q => drp_di(6),
      R => dac0_bgt_reset_i
    );
\drp_di_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_di[15]_i_1_n_0\,
      D => \drp_di[7]_i_1_n_0\,
      Q => drp_di(7),
      R => dac0_bgt_reset_i
    );
\drp_di_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_di[15]_i_1_n_0\,
      D => \drp_di[8]_i_1_n_0\,
      Q => drp_di(8),
      R => dac0_bgt_reset_i
    );
\drp_di_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_di[15]_i_1_n_0\,
      D => \drp_di[9]_i_1_n_0\,
      Q => drp_di(9),
      R => dac0_bgt_reset_i
    );
drp_gnt_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dac_bgt_gnt,
      Q => drp_gnt_r,
      R => dac0_bgt_reset_i
    );
drp_req_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \bgt_sm_state__0\(2),
      I1 => \bgt_sm_state__0\(4),
      I2 => drp_req_i_2_n_0,
      I3 => \^dac_bgt_req\,
      O => drp_req_i_1_n_0
    );
drp_req_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008000A300000000"
    )
        port map (
      I0 => dac_drp_rdy_bgt,
      I1 => \bgt_sm_state__0\(1),
      I2 => \bgt_sm_state__0\(2),
      I3 => \bgt_sm_state__0\(4),
      I4 => \bgt_sm_state__0\(3),
      I5 => \bgt_sm_state__0\(0),
      O => drp_req_i_2_n_0
    );
drp_req_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => drp_req_i_1_n_0,
      Q => \^dac_bgt_req\,
      R => dac0_bgt_reset_i
    );
drp_wen_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"118C"
    )
        port map (
      I0 => \bgt_sm_state__0\(1),
      I1 => \bgt_sm_state__0\(2),
      I2 => \bgt_sm_state__0\(3),
      I3 => \bgt_sm_state__0\(0),
      O => drp_wen_i_1_n_0
    );
drp_wen_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drp_den_i_1__0_n_0\,
      D => drp_wen_i_1_n_0,
      Q => drp_wen,
      R => dac0_bgt_reset_i
    );
\drpdi_por[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^trim_code\(4),
      I1 => \^trim_code\(3),
      O => \trim_code_reg[4]_0\
    );
\drpdi_por[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFFAA00"
    )
        port map (
      I0 => \^trim_code\(0),
      I1 => \^trim_code\(3),
      I2 => \^trim_code\(5),
      I3 => \drpdi_por_reg[9]\,
      I4 => \^trim_code\(4),
      O => \trim_code_reg[0]_0\
    );
\drpdi_por[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFFAA00"
    )
        port map (
      I0 => \^trim_code\(1),
      I1 => \^trim_code\(4),
      I2 => \^trim_code\(3),
      I3 => \drpdi_por_reg[9]\,
      I4 => \^trim_code\(5),
      O => \trim_code_reg[1]_0\
    );
\drpdi_por[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8000"
    )
        port map (
      I0 => \drpdi_por_reg[9]\,
      I1 => \^trim_code\(5),
      I2 => \^trim_code\(3),
      I3 => \^trim_code\(4),
      I4 => \^trim_code\(2),
      O => \trim_code_reg[5]_0\
    );
\drpdi_por[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4505"
    )
        port map (
      I0 => mem_data_dac0(0),
      I1 => \^trim_code\(5),
      I2 => \^trim_code\(3),
      I3 => \^trim_code\(4),
      O => \mem_data_dac0_reg[19]\
    );
\drpdi_por[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000191900FF"
    )
        port map (
      I0 => \^trim_code\(3),
      I1 => \^trim_code\(4),
      I2 => \^trim_code\(5),
      I3 => Q(0),
      I4 => \drpdi_por_reg[9]\,
      I5 => \drpdi_por_reg[9]_0\,
      O => \trim_code_reg[3]_0\
    );
\rdata_ctrl[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => dac0_bgt_reset_i,
      I1 => \bgt_sm_state__0\(2),
      I2 => \bgt_sm_state__0\(1),
      I3 => dac_drp_rdy_bgt,
      I4 => \rdata_ctrl[15]_i_2_n_0\,
      O => \rdata_ctrl[15]_i_1_n_0\
    );
\rdata_ctrl[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \bgt_sm_state__0\(4),
      I1 => \bgt_sm_state__0\(3),
      I2 => \bgt_sm_state__0\(0),
      O => \rdata_ctrl[15]_i_2_n_0\
    );
\rdata_ctrl_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata_ctrl[15]_i_1_n_0\,
      D => dac0_do_mon(2),
      Q => rdata_ctrl(10),
      R => '0'
    );
\rdata_ctrl_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata_ctrl[15]_i_1_n_0\,
      D => dac0_do_mon(3),
      Q => rdata_ctrl(11),
      R => '0'
    );
\rdata_ctrl_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata_ctrl[15]_i_1_n_0\,
      D => dac0_do_mon(4),
      Q => rdata_ctrl(12),
      R => '0'
    );
\rdata_ctrl_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata_ctrl[15]_i_1_n_0\,
      D => dac0_do_mon(5),
      Q => rdata_ctrl(13),
      R => '0'
    );
\rdata_ctrl_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata_ctrl[15]_i_1_n_0\,
      D => dac0_do_mon(6),
      Q => rdata_ctrl(14),
      R => '0'
    );
\rdata_ctrl_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata_ctrl[15]_i_1_n_0\,
      D => dac0_do_mon(7),
      Q => rdata_ctrl(15),
      R => '0'
    );
\rdata_ctrl_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdata_ctrl[15]_i_1_n_0\,
      D => dac0_do_mon(1),
      Q => rdata_ctrl(9),
      R => '0'
    );
\rdata_status[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => dac0_do_mon(0),
      I1 => \rdata_status[0]_i_2_n_0\,
      I2 => dac0_bgt_reset_i,
      I3 => dac_drp_rdy_bgt,
      I4 => \bgt_sm_state__0\(0),
      I5 => \rdata_status_reg_n_0_[0]\,
      O => \rdata_status[0]_i_1_n_0\
    );
\rdata_status[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \bgt_sm_state__0\(1),
      I1 => \bgt_sm_state__0\(2),
      I2 => \bgt_sm_state__0\(4),
      I3 => \bgt_sm_state__0\(3),
      O => \rdata_status[0]_i_2_n_0\
    );
\rdata_status_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \rdata_status[0]_i_1_n_0\,
      Q => \rdata_status_reg_n_0_[0]\,
      R => '0'
    );
\sm_count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000101FC0C"
    )
        port map (
      I0 => \sm_count[1]_i_7_n_0\,
      I1 => \bgt_sm_state__0\(3),
      I2 => \bgt_sm_state__0\(0),
      I3 => \rdata_status_reg_n_0_[0]\,
      I4 => \bgt_sm_state__0\(4),
      I5 => \sm_count_reg_n_0_[0]\,
      O => sm_count(0)
    );
\sm_count[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00FFFFFF40"
    )
        port map (
      I0 => \sm_count[1]_i_3_n_0\,
      I1 => timer_125ns_count(0),
      I2 => \sm_count[1]_i_4_n_0\,
      I3 => \sm_count[1]_i_5_n_0\,
      I4 => \sm_count[1]_i_6_n_0\,
      I5 => \sm_count[1]_i_7_n_0\,
      O => \sm_count[1]_i_1_n_0\
    );
\sm_count[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \sm_count[1]_i_8_n_0\,
      I1 => \sm_count_reg_n_0_[0]\,
      I2 => \sm_count_reg_n_0_[1]\,
      O => sm_count(1)
    );
\sm_count[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => timer_125ns_count(2),
      I1 => timer_125ns_count(1),
      I2 => timer_125ns_count(3),
      O => \sm_count[1]_i_3_n_0\
    );
\sm_count[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(4),
      I2 => \bgt_sm_state__0\(0),
      O => \sm_count[1]_i_4_n_0\
    );
\sm_count[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \bgt_sm_state__0\(1),
      I1 => \bgt_sm_state__0\(2),
      I2 => \bgt_sm_state__0\(0),
      I3 => \bgt_sm_state__0\(3),
      I4 => \bgt_sm_state__0\(4),
      O => \sm_count[1]_i_5_n_0\
    );
\sm_count[1]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \bgt_sm_state__0\(4),
      I1 => \bgt_sm_state__0\(3),
      I2 => \bgt_sm_state__0\(0),
      O => \sm_count[1]_i_6_n_0\
    );
\sm_count[1]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \bgt_sm_state__0\(1),
      I1 => \bgt_sm_state__0\(2),
      O => \sm_count[1]_i_7_n_0\
    );
\sm_count[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"454045404540454A"
    )
        port map (
      I0 => \bgt_sm_state__0\(4),
      I1 => \rdata_status_reg_n_0_[0]\,
      I2 => \bgt_sm_state__0\(0),
      I3 => \bgt_sm_state__0\(3),
      I4 => \bgt_sm_state__0\(2),
      I5 => \bgt_sm_state__0\(1),
      O => \sm_count[1]_i_8_n_0\
    );
\sm_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \sm_count[1]_i_1_n_0\,
      D => sm_count(0),
      Q => \sm_count_reg_n_0_[0]\,
      R => dac0_bgt_reset_i
    );
\sm_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \sm_count[1]_i_1_n_0\,
      D => sm_count(1),
      Q => \sm_count_reg_n_0_[1]\,
      R => dac0_bgt_reset_i
    );
status_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4000"
    )
        port map (
      I0 => \bgt_sm_state__0\(4),
      I1 => \bgt_sm_state__0\(3),
      I2 => \rdata_status_reg_n_0_[0]\,
      I3 => status_i_2_n_0,
      I4 => status_reg_n_0,
      O => status_i_1_n_0
    );
status_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004001"
    )
        port map (
      I0 => \bgt_sm_state__0\(4),
      I1 => \bgt_sm_state__0\(3),
      I2 => \bgt_sm_state__0\(0),
      I3 => \bgt_sm_state__0\(2),
      I4 => \bgt_sm_state__0\(1),
      O => status_i_2_n_0
    );
status_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => status_i_1_n_0,
      Q => status_reg_n_0,
      R => dac0_bgt_reset_i
    );
\timer_125ns_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => timer_125ns_count(0),
      O => timer_125ns_count0(0)
    );
\timer_125ns_count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => timer_125ns_start_reg_n_0,
      I1 => dac0_sm_reset_i_0,
      I2 => \timer_125ns_count_reg[0]_0\,
      I3 => p_5_in,
      O => \timer_125ns_count[1]_i_1_n_0\
    );
\timer_125ns_count[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => timer_125ns_count(3),
      I1 => timer_125ns_count(1),
      I2 => timer_125ns_count(2),
      I3 => timer_125ns_count(0),
      O => p_1_in
    );
\timer_125ns_count[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => timer_125ns_count(1),
      I1 => timer_125ns_count(0),
      O => timer_125ns_count0(1)
    );
\timer_125ns_count[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA9"
    )
        port map (
      I0 => timer_125ns_count(2),
      I1 => timer_125ns_count(1),
      I2 => timer_125ns_count(0),
      I3 => timer_125ns_start_reg_n_0,
      O => \timer_125ns_count[2]_i_1_n_0\
    );
\timer_125ns_count[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => timer_125ns_count(0),
      I1 => timer_125ns_count(2),
      I2 => timer_125ns_count(1),
      I3 => timer_125ns_count(3),
      I4 => timer_125ns_start_reg_n_0,
      O => \timer_125ns_count[3]_i_1_n_0\
    );
\timer_125ns_count[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAA9"
    )
        port map (
      I0 => timer_125ns_count(3),
      I1 => timer_125ns_count(1),
      I2 => timer_125ns_count(2),
      I3 => timer_125ns_count(0),
      I4 => timer_125ns_start_reg_n_0,
      O => \timer_125ns_count[3]_i_2_n_0\
    );
\timer_125ns_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => timer_125ns_count0(0),
      Q => timer_125ns_count(0),
      R => \timer_125ns_count[1]_i_1_n_0\
    );
\timer_125ns_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => timer_125ns_count0(1),
      Q => timer_125ns_count(1),
      R => \timer_125ns_count[1]_i_1_n_0\
    );
\timer_125ns_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \timer_125ns_count[3]_i_1_n_0\,
      D => \timer_125ns_count[2]_i_1_n_0\,
      Q => timer_125ns_count(2),
      R => dac0_bgt_reset_i
    );
\timer_125ns_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \timer_125ns_count[3]_i_1_n_0\,
      D => \timer_125ns_count[3]_i_2_n_0\,
      Q => timer_125ns_count(3),
      R => dac0_bgt_reset_i
    );
timer_125ns_start_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404040FF40404000"
    )
        port map (
      I0 => \bgt_sm_state__0\(4),
      I1 => dac_drp_rdy_bgt,
      I2 => \bgt_sm_state__0\(2),
      I3 => timer_125ns_start_i_2_n_0,
      I4 => timer_125ns_start_i_3_n_0,
      I5 => timer_125ns_start_reg_n_0,
      O => timer_125ns_start_i_1_n_0
    );
timer_125ns_start_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000015"
    )
        port map (
      I0 => \bgt_sm_state__0\(0),
      I1 => \bgt_sm_state__0\(4),
      I2 => \bgt_sm_state__0\(3),
      I3 => \bgt_sm_state__0\(2),
      I4 => \bgt_sm_state__0\(1),
      O => timer_125ns_start_i_2_n_0
    );
timer_125ns_start_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80808080C0808080"
    )
        port map (
      I0 => \rdata_ctrl[15]_i_2_n_0\,
      I1 => dac_drp_rdy_bgt,
      I2 => \bgt_sm_state__0\(2),
      I3 => \bgt_sm_state__0\(1),
      I4 => timer_125ns_start_i_4_n_0,
      I5 => status_reg_n_0,
      O => timer_125ns_start_i_3_n_0
    );
timer_125ns_start_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bgt_sm_state__0\(0),
      I1 => \bgt_sm_state__0\(4),
      O => timer_125ns_start_i_4_n_0
    );
timer_125ns_start_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => timer_125ns_start_i_1_n_0,
      Q => timer_125ns_start_reg_n_0,
      R => dac0_bgt_reset_i
    );
\trim_code[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \vbg_ctrl[6]_i_3_n_0\,
      I1 => status_reg_n_0,
      I2 => dac0_bgt_reset_i,
      I3 => \bgt_sm_state__0\(1),
      I4 => \bgt_sm_state__0\(2),
      I5 => dac_drp_rdy_bgt,
      O => \trim_code[5]_i_1_n_0\
    );
\trim_code_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \trim_code[5]_i_1_n_0\,
      D => p_0_in(0),
      Q => \^trim_code\(0),
      R => '0'
    );
\trim_code_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \trim_code[5]_i_1_n_0\,
      D => p_0_in(1),
      Q => \^trim_code\(1),
      R => '0'
    );
\trim_code_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \trim_code[5]_i_1_n_0\,
      D => p_0_in(2),
      Q => \^trim_code\(2),
      R => '0'
    );
\trim_code_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \trim_code[5]_i_1_n_0\,
      D => p_0_in(3),
      Q => \^trim_code\(3),
      R => '0'
    );
\trim_code_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \trim_code[5]_i_1_n_0\,
      D => p_0_in(4),
      Q => \^trim_code\(4),
      R => '0'
    );
\trim_code_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \trim_code[5]_i_1_n_0\,
      D => p_0_in(5),
      Q => \^trim_code\(5),
      R => '0'
    );
\vbg_ctrl[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F0FF44440400"
    )
        port map (
      I0 => \rdata_status_reg_n_0_[0]\,
      I1 => \vbg_ctrl[4]_i_2_n_0\,
      I2 => dac0_bgt_reset_i,
      I3 => \sm_count[1]_i_5_n_0\,
      I4 => \vbg_ctrl[8]_i_3_n_0\,
      I5 => \vbg_ctrl_reg_n_0_[0]\,
      O => \vbg_ctrl[0]_i_1_n_0\
    );
\vbg_ctrl[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0220"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(4),
      I2 => \vbg_ctrl_reg_n_0_[0]\,
      I3 => p_0_in(0),
      O => vbg_ctrl(1)
    );
\vbg_ctrl[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07000800"
    )
        port map (
      I0 => \vbg_ctrl_reg_n_0_[0]\,
      I1 => p_0_in(0),
      I2 => \bgt_sm_state__0\(4),
      I3 => \bgt_sm_state__0\(3),
      I4 => p_0_in(1),
      O => vbg_ctrl(2)
    );
\vbg_ctrl[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F000000800000"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \vbg_ctrl_reg_n_0_[0]\,
      I2 => p_0_in(1),
      I3 => \bgt_sm_state__0\(4),
      I4 => \bgt_sm_state__0\(3),
      I5 => p_0_in(2),
      O => vbg_ctrl(3)
    );
\vbg_ctrl[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \vbg_ctrl_reg_n_0_[0]\,
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => \vbg_ctrl[4]_i_2_n_0\,
      I5 => p_0_in(3),
      O => vbg_ctrl(4)
    );
\vbg_ctrl[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bgt_sm_state__0\(3),
      I1 => \bgt_sm_state__0\(4),
      O => \vbg_ctrl[4]_i_2_n_0\
    );
\vbg_ctrl[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2010"
    )
        port map (
      I0 => \vbg_ctrl[6]_i_4_n_0\,
      I1 => \bgt_sm_state__0\(4),
      I2 => \bgt_sm_state__0\(3),
      I3 => p_0_in(4),
      O => vbg_ctrl(5)
    );
\vbg_ctrl[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000004040000FF00"
    )
        port map (
      I0 => \bgt_sm_state__0\(1),
      I1 => \vbg_ctrl[6]_i_3_n_0\,
      I2 => \rdata_status_reg_n_0_[0]\,
      I3 => \sm_count[1]_i_6_n_0\,
      I4 => dac0_bgt_reset_i,
      I5 => \bgt_sm_state__0\(2),
      O => \vbg_ctrl[6]_i_1_n_0\
    );
\vbg_ctrl[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B000400"
    )
        port map (
      I0 => \vbg_ctrl[6]_i_4_n_0\,
      I1 => p_0_in(4),
      I2 => \bgt_sm_state__0\(4),
      I3 => \bgt_sm_state__0\(3),
      I4 => p_0_in(5),
      O => vbg_ctrl(6)
    );
\vbg_ctrl[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \bgt_sm_state__0\(4),
      I1 => \bgt_sm_state__0\(3),
      I2 => \bgt_sm_state__0\(0),
      O => \vbg_ctrl[6]_i_3_n_0\
    );
\vbg_ctrl[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(0),
      I2 => \vbg_ctrl_reg_n_0_[0]\,
      I3 => p_0_in(1),
      I4 => p_0_in(3),
      O => \vbg_ctrl[6]_i_4_n_0\
    );
\vbg_ctrl[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFBFAAAA0080"
    )
        port map (
      I0 => drp_addr0_in(10),
      I1 => \sm_count[1]_i_5_n_0\,
      I2 => \rdata_status_reg_n_0_[0]\,
      I3 => dac0_bgt_reset_i,
      I4 => \vbg_ctrl[8]_i_3_n_0\,
      I5 => \vbg_ctrl_reg_n_0_[8]\,
      O => \vbg_ctrl[8]_i_1_n_0\
    );
\vbg_ctrl[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bgt_sm_state__0\(1),
      I1 => \bgt_sm_state__0\(4),
      O => drp_addr0_in(10)
    );
\vbg_ctrl[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \bgt_sm_state__0\(2),
      I1 => dac0_bgt_reset_i,
      I2 => \bgt_sm_state__0\(0),
      I3 => \bgt_sm_state__0\(3),
      I4 => \bgt_sm_state__0\(4),
      O => \vbg_ctrl[8]_i_3_n_0\
    );
\vbg_ctrl_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \vbg_ctrl[0]_i_1_n_0\,
      Q => \vbg_ctrl_reg_n_0_[0]\,
      R => '0'
    );
\vbg_ctrl_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \vbg_ctrl[6]_i_1_n_0\,
      D => vbg_ctrl(1),
      Q => p_0_in(0),
      R => '0'
    );
\vbg_ctrl_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \vbg_ctrl[6]_i_1_n_0\,
      D => vbg_ctrl(2),
      Q => p_0_in(1),
      R => '0'
    );
\vbg_ctrl_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \vbg_ctrl[6]_i_1_n_0\,
      D => vbg_ctrl(3),
      Q => p_0_in(2),
      R => '0'
    );
\vbg_ctrl_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \vbg_ctrl[6]_i_1_n_0\,
      D => vbg_ctrl(4),
      Q => p_0_in(3),
      R => '0'
    );
\vbg_ctrl_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \vbg_ctrl[6]_i_1_n_0\,
      D => vbg_ctrl(5),
      Q => p_0_in(4),
      R => '0'
    );
\vbg_ctrl_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \vbg_ctrl[6]_i_1_n_0\,
      D => vbg_ctrl(6),
      Q => p_0_in(5),
      R => '0'
    );
\vbg_ctrl_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \vbg_ctrl[8]_i_1_n_0\,
      Q => \vbg_ctrl_reg_n_0_[8]\,
      R => '0'
    );
wait_event_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0C0C0AFAFCFCF"
    )
        port map (
      I0 => wait_event_reg,
      I1 => \timer_125ns_count_reg[0]_0\,
      I2 => mem_data_dac0(2),
      I3 => bgt_sm_done_dac,
      I4 => mem_data_dac0(1),
      I5 => wait_event_reg_0,
      O => \syncstages_ff_reg[3]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl is
  port (
    clk_dac0 : out STD_LOGIC;
    clk_dac0_i : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^lopt\ : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of dac0_bufg_gt : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of dac0_bufg_gt : label is "MLO";
begin
  \^lopt\ <= lopt_2;
  \^lopt_1\ <= lopt_3;
  lopt <= \<const1>\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
dac0_bufg_gt: unisim.vcomponents.BUFG_GT
    generic map(
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => \^lopt\,
      CEMASK => '1',
      CLR => \^lopt_1\,
      CLRMASK => '1',
      DIV(2 downto 0) => B"000",
      I => clk_dac0_i,
      O => clk_dac0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_counter_f is
  port (
    s_axi_awvalid_0 : out STD_LOGIC;
    cs_ce_ld_enable_i : out STD_LOGIC;
    \FSM_sequential_access_cs_reg[1]\ : out STD_LOGIC;
    IP2Bus_RdAck : out STD_LOGIC;
    \bus2ip_addr_reg_reg[16]\ : out STD_LOGIC;
    timeout_i : out STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    \icount_out[12]_i_2\ : in STD_LOGIC;
    counter_en_reg : in STD_LOGIC;
    icount_out0_carry_0 : in STD_LOGIC;
    icount_out0_carry_1 : in STD_LOGIC;
    axi_RdAck : in STD_LOGIC;
    drp_RdAck_r : in STD_LOGIC;
    s_axi_wready_reg_i_2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \icount_out_reg[12]_0\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \icount_out_reg[11]_0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_counter_f;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_counter_f is
  signal \^cs_ce_ld_enable_i\ : STD_LOGIC;
  signal \icount_out0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \icount_out0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \icount_out0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \icount_out0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \icount_out0_carry__0_n_12\ : STD_LOGIC;
  signal \icount_out0_carry__0_n_13\ : STD_LOGIC;
  signal \icount_out0_carry__0_n_14\ : STD_LOGIC;
  signal \icount_out0_carry__0_n_15\ : STD_LOGIC;
  signal \icount_out0_carry__0_n_5\ : STD_LOGIC;
  signal \icount_out0_carry__0_n_6\ : STD_LOGIC;
  signal \icount_out0_carry__0_n_7\ : STD_LOGIC;
  signal icount_out0_carry_i_10_n_0 : STD_LOGIC;
  signal icount_out0_carry_i_11_n_0 : STD_LOGIC;
  signal icount_out0_carry_i_12_n_0 : STD_LOGIC;
  signal icount_out0_carry_i_1_n_0 : STD_LOGIC;
  signal icount_out0_carry_i_2_n_0 : STD_LOGIC;
  signal icount_out0_carry_i_3_n_0 : STD_LOGIC;
  signal icount_out0_carry_i_4_n_0 : STD_LOGIC;
  signal icount_out0_carry_i_5_n_0 : STD_LOGIC;
  signal icount_out0_carry_i_6_n_0 : STD_LOGIC;
  signal icount_out0_carry_i_7_n_0 : STD_LOGIC;
  signal icount_out0_carry_i_8_n_0 : STD_LOGIC;
  signal icount_out0_carry_i_9_n_0 : STD_LOGIC;
  signal icount_out0_carry_n_0 : STD_LOGIC;
  signal icount_out0_carry_n_1 : STD_LOGIC;
  signal icount_out0_carry_n_10 : STD_LOGIC;
  signal icount_out0_carry_n_11 : STD_LOGIC;
  signal icount_out0_carry_n_12 : STD_LOGIC;
  signal icount_out0_carry_n_13 : STD_LOGIC;
  signal icount_out0_carry_n_14 : STD_LOGIC;
  signal icount_out0_carry_n_15 : STD_LOGIC;
  signal icount_out0_carry_n_2 : STD_LOGIC;
  signal icount_out0_carry_n_3 : STD_LOGIC;
  signal icount_out0_carry_n_4 : STD_LOGIC;
  signal icount_out0_carry_n_5 : STD_LOGIC;
  signal icount_out0_carry_n_6 : STD_LOGIC;
  signal icount_out0_carry_n_7 : STD_LOGIC;
  signal icount_out0_carry_n_8 : STD_LOGIC;
  signal icount_out0_carry_n_9 : STD_LOGIC;
  signal \icount_out[12]_i_1_n_0\ : STD_LOGIC;
  signal \icount_out_reg_n_0_[0]\ : STD_LOGIC;
  signal \icount_out_reg_n_0_[10]\ : STD_LOGIC;
  signal \icount_out_reg_n_0_[11]\ : STD_LOGIC;
  signal \icount_out_reg_n_0_[1]\ : STD_LOGIC;
  signal \icount_out_reg_n_0_[2]\ : STD_LOGIC;
  signal \icount_out_reg_n_0_[3]\ : STD_LOGIC;
  signal \icount_out_reg_n_0_[4]\ : STD_LOGIC;
  signal \icount_out_reg_n_0_[5]\ : STD_LOGIC;
  signal \icount_out_reg_n_0_[6]\ : STD_LOGIC;
  signal \icount_out_reg_n_0_[7]\ : STD_LOGIC;
  signal \icount_out_reg_n_0_[8]\ : STD_LOGIC;
  signal \icount_out_reg_n_0_[9]\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^s_axi_awvalid_0\ : STD_LOGIC;
  signal \^timeout_i\ : STD_LOGIC;
  signal \NLW_icount_out0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_icount_out0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_2\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_7\ : label is "soft_lutpair231";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of icount_out0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \icount_out0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of icount_out0_carry_i_10 : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of icount_out0_carry_i_12 : label is "soft_lutpair231";
begin
  cs_ce_ld_enable_i <= \^cs_ce_ld_enable_i\;
  s_axi_awvalid_0 <= \^s_axi_awvalid_0\;
  timeout_i <= \^timeout_i\;
\FSM_sequential_access_cs[2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => axi_RdAck,
      I1 => drp_RdAck_r,
      O => IP2Bus_RdAck
    );
\GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08080300"
    )
        port map (
      I0 => s_axi_wvalid,
      I1 => Q(0),
      I2 => Q(2),
      I3 => s_axi_arvalid,
      I4 => Q(1),
      O => \^cs_ce_ld_enable_i\
    );
\GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"30C1"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      O => \^s_axi_awvalid_0\
    );
icount_out0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => \icount_out_reg_n_0_[0]\,
      CI_TOP => '0',
      CO(7) => icount_out0_carry_n_0,
      CO(6) => icount_out0_carry_n_1,
      CO(5) => icount_out0_carry_n_2,
      CO(4) => icount_out0_carry_n_3,
      CO(3) => icount_out0_carry_n_4,
      CO(2) => icount_out0_carry_n_5,
      CO(1) => icount_out0_carry_n_6,
      CO(0) => icount_out0_carry_n_7,
      DI(7) => \icount_out_reg_n_0_[7]\,
      DI(6) => \icount_out_reg_n_0_[6]\,
      DI(5) => \icount_out_reg_n_0_[5]\,
      DI(4) => \icount_out_reg_n_0_[4]\,
      DI(3) => \icount_out_reg_n_0_[3]\,
      DI(2) => \icount_out_reg_n_0_[2]\,
      DI(1) => \icount_out_reg_n_0_[1]\,
      DI(0) => icount_out0_carry_i_1_n_0,
      O(7) => icount_out0_carry_n_8,
      O(6) => icount_out0_carry_n_9,
      O(5) => icount_out0_carry_n_10,
      O(4) => icount_out0_carry_n_11,
      O(3) => icount_out0_carry_n_12,
      O(2) => icount_out0_carry_n_13,
      O(1) => icount_out0_carry_n_14,
      O(0) => icount_out0_carry_n_15,
      S(7) => icount_out0_carry_i_2_n_0,
      S(6) => icount_out0_carry_i_3_n_0,
      S(5) => icount_out0_carry_i_4_n_0,
      S(4) => icount_out0_carry_i_5_n_0,
      S(3) => icount_out0_carry_i_6_n_0,
      S(2) => icount_out0_carry_i_7_n_0,
      S(1) => icount_out0_carry_i_8_n_0,
      S(0) => icount_out0_carry_i_9_n_0
    );
\icount_out0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => icount_out0_carry_n_0,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_icount_out0_carry__0_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \icount_out0_carry__0_n_5\,
      CO(1) => \icount_out0_carry__0_n_6\,
      CO(0) => \icount_out0_carry__0_n_7\,
      DI(7 downto 3) => B"00000",
      DI(2) => \icount_out_reg_n_0_[10]\,
      DI(1) => \icount_out_reg_n_0_[9]\,
      DI(0) => \icount_out_reg_n_0_[8]\,
      O(7 downto 4) => \NLW_icount_out0_carry__0_O_UNCONNECTED\(7 downto 4),
      O(3) => \icount_out0_carry__0_n_12\,
      O(2) => \icount_out0_carry__0_n_13\,
      O(1) => \icount_out0_carry__0_n_14\,
      O(0) => \icount_out0_carry__0_n_15\,
      S(7 downto 4) => B"0000",
      S(3) => \icount_out0_carry__0_i_1_n_0\,
      S(2) => \icount_out0_carry__0_i_2_n_0\,
      S(1) => \icount_out0_carry__0_i_3_n_0\,
      S(0) => \icount_out0_carry__0_i_4_n_0\
    );
\icount_out0_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icount_out_reg_n_0_[11]\,
      O => \icount_out0_carry__0_i_1_n_0\
    );
\icount_out0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \icount_out_reg_n_0_[10]\,
      I1 => \icount_out_reg_n_0_[11]\,
      O => \icount_out0_carry__0_i_2_n_0\
    );
\icount_out0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \icount_out_reg_n_0_[9]\,
      I1 => \icount_out_reg_n_0_[10]\,
      O => \icount_out0_carry__0_i_3_n_0\
    );
\icount_out0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \icount_out_reg_n_0_[8]\,
      I1 => \icount_out_reg_n_0_[9]\,
      O => \icount_out0_carry__0_i_4_n_0\
    );
icount_out0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icount_out_reg_n_0_[1]\,
      O => icount_out0_carry_i_1_n_0
    );
icount_out0_carry_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => Q(1),
      O => icount_out0_carry_i_10_n_0
    );
icount_out0_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BFBABFBF"
    )
        port map (
      I0 => Q(2),
      I1 => s_axi_wvalid,
      I2 => Q(1),
      I3 => Q(0),
      I4 => s_axi_arvalid,
      I5 => counter_en_reg,
      O => icount_out0_carry_i_11_n_0
    );
icount_out0_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => s_axi_awvalid,
      I2 => Q(2),
      I3 => Q(0),
      O => icount_out0_carry_i_12_n_0
    );
icount_out0_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \icount_out_reg_n_0_[7]\,
      I1 => \icount_out_reg_n_0_[8]\,
      O => icount_out0_carry_i_2_n_0
    );
icount_out0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \icount_out_reg_n_0_[6]\,
      I1 => \icount_out_reg_n_0_[7]\,
      O => icount_out0_carry_i_3_n_0
    );
icount_out0_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \icount_out_reg_n_0_[5]\,
      I1 => \icount_out_reg_n_0_[6]\,
      O => icount_out0_carry_i_4_n_0
    );
icount_out0_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \icount_out_reg_n_0_[4]\,
      I1 => \icount_out_reg_n_0_[5]\,
      O => icount_out0_carry_i_5_n_0
    );
icount_out0_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \icount_out_reg_n_0_[3]\,
      I1 => \icount_out_reg_n_0_[4]\,
      O => icount_out0_carry_i_6_n_0
    );
icount_out0_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \icount_out_reg_n_0_[2]\,
      I1 => \icount_out_reg_n_0_[3]\,
      O => icount_out0_carry_i_7_n_0
    );
icount_out0_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \icount_out_reg_n_0_[1]\,
      I1 => \icount_out_reg_n_0_[2]\,
      O => icount_out0_carry_i_8_n_0
    );
icount_out0_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \icount_out_reg_n_0_[1]\,
      I1 => icount_out0_carry_i_10_n_0,
      I2 => icount_out0_carry_i_11_n_0,
      I3 => icount_out0_carry_i_12_n_0,
      I4 => icount_out0_carry_0,
      I5 => icount_out0_carry_1,
      O => icount_out0_carry_i_9_n_0
    );
\icount_out[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A040004FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => s_axi_arvalid,
      I2 => Q(2),
      I3 => Q(0),
      I4 => s_axi_wvalid,
      I5 => \icount_out_reg_n_0_[0]\,
      O => p_1_in(0)
    );
\icount_out[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0A040004"
    )
        port map (
      I0 => Q(1),
      I1 => s_axi_arvalid,
      I2 => Q(2),
      I3 => Q(0),
      I4 => s_axi_wvalid,
      I5 => \icount_out0_carry__0_n_14\,
      O => p_1_in(10)
    );
\icount_out[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF3DFD00000000"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => Q(0),
      I2 => Q(1),
      I3 => s_axi_wvalid,
      I4 => Q(2),
      I5 => \icount_out0_carry__0_n_13\,
      O => p_1_in(11)
    );
\icount_out[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEAA02AA"
    )
        port map (
      I0 => \^timeout_i\,
      I1 => \^s_axi_awvalid_0\,
      I2 => \icount_out_reg[12]_0\,
      I3 => counter_en_reg,
      I4 => p_1_in(12),
      I5 => \^cs_ce_ld_enable_i\,
      O => \icount_out[12]_i_1_n_0\
    );
\icount_out[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF3DFD00000000"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => Q(0),
      I2 => Q(1),
      I3 => s_axi_wvalid,
      I4 => Q(2),
      I5 => \icount_out0_carry__0_n_12\,
      O => p_1_in(12)
    );
\icount_out[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      I1 => \icount_out[12]_i_2\,
      O => \FSM_sequential_access_cs_reg[1]\
    );
\icount_out[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0A040004"
    )
        port map (
      I0 => Q(1),
      I1 => s_axi_arvalid,
      I2 => Q(2),
      I3 => Q(0),
      I4 => s_axi_wvalid,
      I5 => icount_out0_carry_n_15,
      O => p_1_in(1)
    );
\icount_out[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0A040004"
    )
        port map (
      I0 => Q(1),
      I1 => s_axi_arvalid,
      I2 => Q(2),
      I3 => Q(0),
      I4 => s_axi_wvalid,
      I5 => icount_out0_carry_n_14,
      O => p_1_in(2)
    );
\icount_out[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0A040004"
    )
        port map (
      I0 => Q(1),
      I1 => s_axi_arvalid,
      I2 => Q(2),
      I3 => Q(0),
      I4 => s_axi_wvalid,
      I5 => icount_out0_carry_n_13,
      O => p_1_in(3)
    );
\icount_out[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0A040004"
    )
        port map (
      I0 => Q(1),
      I1 => s_axi_arvalid,
      I2 => Q(2),
      I3 => Q(0),
      I4 => s_axi_wvalid,
      I5 => icount_out0_carry_n_12,
      O => p_1_in(4)
    );
\icount_out[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0A040004"
    )
        port map (
      I0 => Q(1),
      I1 => s_axi_arvalid,
      I2 => Q(2),
      I3 => Q(0),
      I4 => s_axi_wvalid,
      I5 => icount_out0_carry_n_11,
      O => p_1_in(5)
    );
\icount_out[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0A040004"
    )
        port map (
      I0 => Q(1),
      I1 => s_axi_arvalid,
      I2 => Q(2),
      I3 => Q(0),
      I4 => s_axi_wvalid,
      I5 => icount_out0_carry_n_10,
      O => p_1_in(6)
    );
\icount_out[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0A040004"
    )
        port map (
      I0 => Q(1),
      I1 => s_axi_arvalid,
      I2 => Q(2),
      I3 => Q(0),
      I4 => s_axi_wvalid,
      I5 => icount_out0_carry_n_9,
      O => p_1_in(7)
    );
\icount_out[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0A040004"
    )
        port map (
      I0 => Q(1),
      I1 => s_axi_arvalid,
      I2 => Q(2),
      I3 => Q(0),
      I4 => s_axi_wvalid,
      I5 => icount_out0_carry_n_8,
      O => p_1_in(8)
    );
\icount_out[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0A040004"
    )
        port map (
      I0 => Q(1),
      I1 => s_axi_arvalid,
      I2 => Q(2),
      I3 => Q(0),
      I4 => s_axi_wvalid,
      I5 => \icount_out0_carry__0_n_15\,
      O => p_1_in(9)
    );
\icount_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \icount_out_reg[11]_0\,
      D => p_1_in(0),
      Q => \icount_out_reg_n_0_[0]\,
      R => '0'
    );
\icount_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \icount_out_reg[11]_0\,
      D => p_1_in(10),
      Q => \icount_out_reg_n_0_[10]\,
      R => '0'
    );
\icount_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \icount_out_reg[11]_0\,
      D => p_1_in(11),
      Q => \icount_out_reg_n_0_[11]\,
      R => '0'
    );
\icount_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \icount_out[12]_i_1_n_0\,
      Q => \^timeout_i\,
      R => '0'
    );
\icount_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \icount_out_reg[11]_0\,
      D => p_1_in(1),
      Q => \icount_out_reg_n_0_[1]\,
      R => '0'
    );
\icount_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \icount_out_reg[11]_0\,
      D => p_1_in(2),
      Q => \icount_out_reg_n_0_[2]\,
      R => '0'
    );
\icount_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \icount_out_reg[11]_0\,
      D => p_1_in(3),
      Q => \icount_out_reg_n_0_[3]\,
      R => '0'
    );
\icount_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \icount_out_reg[11]_0\,
      D => p_1_in(4),
      Q => \icount_out_reg_n_0_[4]\,
      R => '0'
    );
\icount_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \icount_out_reg[11]_0\,
      D => p_1_in(5),
      Q => \icount_out_reg_n_0_[5]\,
      R => '0'
    );
\icount_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \icount_out_reg[11]_0\,
      D => p_1_in(6),
      Q => \icount_out_reg_n_0_[6]\,
      R => '0'
    );
\icount_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \icount_out_reg[11]_0\,
      D => p_1_in(7),
      Q => \icount_out_reg_n_0_[7]\,
      R => '0'
    );
\icount_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \icount_out_reg[11]_0\,
      D => p_1_in(8),
      Q => \icount_out_reg_n_0_[8]\,
      R => '0'
    );
\icount_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \icount_out_reg[11]_0\,
      D => p_1_in(9),
      Q => \icount_out_reg_n_0_[9]\,
      R => '0'
    );
s_axi_wready_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000101FF"
    )
        port map (
      I0 => s_axi_wready_reg_i_2(3),
      I1 => s_axi_wready_reg_i_2(1),
      I2 => s_axi_wready_reg_i_2(2),
      I3 => s_axi_wready_reg_i_2(4),
      I4 => s_axi_wready_reg_i_2(0),
      O => \bus2ip_addr_reg_reg[16]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_device_rom is
  port (
    \drp_di_reg[15]\ : out STD_LOGIC;
    \data_reg[24]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \drp_di_reg[14]\ : out STD_LOGIC;
    \drp_di_reg[13]\ : out STD_LOGIC;
    \drp_di_reg[12]\ : out STD_LOGIC;
    \drp_di_reg[11]\ : out STD_LOGIC;
    \drp_di_reg[10]\ : out STD_LOGIC;
    \drp_di_reg[9]\ : out STD_LOGIC;
    \drp_di_reg[8]\ : out STD_LOGIC;
    \drp_di_reg[7]\ : out STD_LOGIC;
    \drp_di_reg[6]\ : out STD_LOGIC;
    \drp_di_reg[5]\ : out STD_LOGIC;
    \drp_di_reg[4]\ : out STD_LOGIC;
    \drp_di_reg[3]\ : out STD_LOGIC;
    \data_reg[26]_0\ : out STD_LOGIC;
    \data_reg[1]_0\ : out STD_LOGIC;
    \drp_di_reg[2]\ : out STD_LOGIC;
    \drp_di_reg[0]\ : out STD_LOGIC;
    \data_reg[26]_1\ : out STD_LOGIC;
    \data_reg[26]_2\ : out STD_LOGIC;
    \data_reg[26]_3\ : out STD_LOGIC;
    \data_reg[26]_4\ : out STD_LOGIC;
    \data_reg[26]_5\ : out STD_LOGIC;
    \data_reg[26]_6\ : out STD_LOGIC;
    \data_reg[26]_7\ : out STD_LOGIC;
    \drp_addr_reg[10]\ : out STD_LOGIC;
    \data_reg[24]_1\ : out STD_LOGIC;
    \data_reg[25]_0\ : out STD_LOGIC;
    \data_reg[24]_2\ : out STD_LOGIC;
    \data_reg[24]_3\ : out STD_LOGIC;
    \data_reg[24]_4\ : out STD_LOGIC;
    \data_reg[24]_5\ : out STD_LOGIC;
    \data_reg[24]_6\ : out STD_LOGIC;
    \data_reg[24]_7\ : out STD_LOGIC;
    \data_reg[24]_8\ : out STD_LOGIC;
    \data_reg[24]_9\ : out STD_LOGIC;
    \data_reg[24]_10\ : out STD_LOGIC;
    \data_reg[24]_11\ : out STD_LOGIC;
    \data_reg[24]_12\ : out STD_LOGIC;
    \data_reg[24]_13\ : out STD_LOGIC;
    \data_reg[24]_14\ : out STD_LOGIC;
    \data_reg[24]_15\ : out STD_LOGIC;
    \data_reg[24]_16\ : out STD_LOGIC;
    \data_reg[24]_17\ : out STD_LOGIC;
    \data_reg[26]_8\ : out STD_LOGIC;
    adc0_daddr_mon : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_reg[25]_1\ : out STD_LOGIC;
    \data_reg[23]_0\ : out STD_LOGIC;
    \FSM_onehot_state_reg[1]\ : out STD_LOGIC;
    \data_reg[23]_1\ : out STD_LOGIC;
    adc1_daddr_mon : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_state_reg[1]_0\ : out STD_LOGIC;
    \FSM_onehot_state_reg[1]_1\ : out STD_LOGIC;
    adc2_daddr_mon : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_reg[23]_2\ : out STD_LOGIC;
    \data_reg[24]_18\ : out STD_LOGIC;
    adc3_daddr_mon : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_reg[26]_9\ : out STD_LOGIC;
    \data_reg[23]_3\ : out STD_LOGIC;
    \data_reg[26]_10\ : out STD_LOGIC;
    \FSM_onehot_state_reg[1]_2\ : out STD_LOGIC;
    dac1_daddr_mon : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    dac0_drpaddr_tc : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_sequential_tc_sm_state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    dac1_drpen_tc : out STD_LOGIC;
    dac1_drpdi_tc : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_reg[24]_19\ : out STD_LOGIC;
    \data_reg[24]_20\ : out STD_LOGIC;
    \data_reg[24]_21\ : out STD_LOGIC;
    adc1_drpdi_tc : out STD_LOGIC_VECTOR ( 13 downto 0 );
    adc1_drpen_tc : out STD_LOGIC;
    adc0_drpdi_tc : out STD_LOGIC_VECTOR ( 13 downto 0 );
    adc0_drpaddr_tc : out STD_LOGIC_VECTOR ( 2 downto 0 );
    adc3_drpdi_tc : out STD_LOGIC_VECTOR ( 13 downto 0 );
    adc3_drpaddr_tc : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    adc0_drpen_tc : out STD_LOGIC;
    adc2_drpen_tc : out STD_LOGIC;
    adc3_drpen_tc : out STD_LOGIC;
    \dac0_di_mon[15]_INST_0\ : in STD_LOGIC;
    \dac0_di_mon[15]_INST_0_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dac0_di_mon[15]_INST_0_1\ : in STD_LOGIC;
    \dac0_daddr_mon[10]_INST_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \data_reg[12]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \rdata_reg[15]\ : in STD_LOGIC;
    \rdata_reg[15]_0\ : in STD_LOGIC;
    adc0_drpaddr_por : in STD_LOGIC_VECTOR ( 0 to 0 );
    \adc0_daddr_mon[10]_INST_0\ : in STD_LOGIC;
    adc0_den_mon_INST_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dac1_den_mon_INST_0 : in STD_LOGIC;
    adc0_den_mon_INST_0_0 : in STD_LOGIC;
    adc0_den_mon_INST_0_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rdata_reg[15]_1\ : in STD_LOGIC;
    adc1_drpaddr_por : in STD_LOGIC_VECTOR ( 0 to 0 );
    \adc1_daddr_mon[10]_INST_0\ : in STD_LOGIC;
    \rdata_reg[15]_2\ : in STD_LOGIC;
    adc1_den_mon_INST_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc1_den_mon_INST_0_0 : in STD_LOGIC;
    adc1_den_mon_INST_0_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc2_den_mon_INST_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc2_den_mon_INST_0_0 : in STD_LOGIC;
    adc2_den_mon_INST_0_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rdata_reg[15]_3\ : in STD_LOGIC;
    \rdata_reg[15]_4\ : in STD_LOGIC;
    adc2_drpaddr_por : in STD_LOGIC_VECTOR ( 0 to 0 );
    \adc2_daddr_mon[10]_INST_0\ : in STD_LOGIC;
    \rdata_reg[15]_5\ : in STD_LOGIC;
    \rdata_reg[15]_6\ : in STD_LOGIC;
    adc3_drpaddr_por : in STD_LOGIC_VECTOR ( 0 to 0 );
    \adc3_daddr_mon[10]_INST_0\ : in STD_LOGIC;
    \rdata_reg[15]_7\ : in STD_LOGIC;
    dac1_drpaddr_por : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dac1_daddr_mon[10]_INST_0\ : in STD_LOGIC;
    dac1_den_mon_INST_0_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dac1_den_mon_INST_0_1 : in STD_LOGIC;
    dac1_den_mon_INST_0_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rdata_reg[15]_8\ : in STD_LOGIC;
    \data_index_reg[0]\ : in STD_LOGIC;
    \data_index_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_tc_sm_state_reg[0]_0\ : in STD_LOGIC;
    dac1_drprdy_tc : in STD_LOGIC;
    dac0_drprdy_tc : in STD_LOGIC;
    \FSM_sequential_tc_sm_state_reg[2]\ : in STD_LOGIC;
    tc_enable : in STD_LOGIC_VECTOR ( 5 downto 0 );
    adc3_drprdy_tc : in STD_LOGIC;
    adc2_drprdy_tc : in STD_LOGIC;
    adc1_drprdy_tc : in STD_LOGIC;
    adc0_drprdy_tc : in STD_LOGIC;
    \data_reg[26]_11\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    \data_reg[25]_2\ : in STD_LOGIC;
    \data_reg[4]_0\ : in STD_LOGIC;
    \data_reg[3]_0\ : in STD_LOGIC;
    \data_reg[1]_1\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_device_rom;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_device_rom is
  signal \FSM_sequential_tc_sm_state[2]_i_12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tc_sm_state[2]_i_13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tc_sm_state[2]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tc_sm_state[2]_i_9_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \adc3_daddr_mon[6]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \data[12]_i_1_n_0\ : STD_LOGIC;
  signal \data[9]_i_1_n_0\ : STD_LOGIC;
  signal \^data_reg[1]_0\ : STD_LOGIC;
  signal \^data_reg[24]_0\ : STD_LOGIC;
  signal \^data_reg[25]_0\ : STD_LOGIC;
  signal \^data_reg[25]_1\ : STD_LOGIC;
  signal \^data_reg[26]_10\ : STD_LOGIC;
  signal \^data_reg[26]_8\ : STD_LOGIC;
  signal \data_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_reg_n_0_[14]\ : STD_LOGIC;
  signal \data_reg_n_0_[15]\ : STD_LOGIC;
  signal \data_reg_n_0_[16]\ : STD_LOGIC;
  signal \data_reg_n_0_[17]\ : STD_LOGIC;
  signal \data_reg_n_0_[18]\ : STD_LOGIC;
  signal \data_reg_n_0_[19]\ : STD_LOGIC;
  signal \data_reg_n_0_[20]\ : STD_LOGIC;
  signal \data_reg_n_0_[21]\ : STD_LOGIC;
  signal \data_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_reg_n_0_[9]\ : STD_LOGIC;
  signal p_0_in0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_tc_sm_state[2]_i_9\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \adc0_daddr_mon[0]_INST_0_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \adc0_daddr_mon[2]_INST_0_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \adc0_daddr_mon[5]_INST_0_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \adc0_daddr_mon[6]_INST_0_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \adc0_di_mon[0]_INST_0_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \adc0_di_mon[10]_INST_0_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \adc0_di_mon[11]_INST_0_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \adc0_di_mon[12]_INST_0_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \adc0_di_mon[13]_INST_0_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \adc0_di_mon[14]_INST_0_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \adc0_di_mon[15]_INST_0_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \adc0_di_mon[3]_INST_0_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \adc0_di_mon[4]_INST_0_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \adc0_di_mon[5]_INST_0_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \adc0_di_mon[6]_INST_0_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \adc0_di_mon[7]_INST_0_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \adc0_di_mon[8]_INST_0_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \adc0_di_mon[9]_INST_0_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of adc0_dwe_mon_INST_0_i_2 : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \adc1_di_mon[0]_INST_0_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \adc1_di_mon[10]_INST_0_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \adc1_di_mon[11]_INST_0_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \adc1_di_mon[12]_INST_0_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \adc1_di_mon[13]_INST_0_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \adc1_di_mon[14]_INST_0_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \adc1_di_mon[15]_INST_0_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \adc1_di_mon[3]_INST_0_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \adc1_di_mon[4]_INST_0_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \adc1_di_mon[5]_INST_0_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \adc1_di_mon[6]_INST_0_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \adc1_di_mon[7]_INST_0_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \adc1_di_mon[8]_INST_0_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \adc1_di_mon[9]_INST_0_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of adc1_dwe_mon_INST_0_i_2 : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \adc2_daddr_mon[0]_INST_0_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \adc2_daddr_mon[2]_INST_0_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \adc2_daddr_mon[5]_INST_0_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \adc2_daddr_mon[6]_INST_0_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \adc2_di_mon[0]_INST_0_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \adc2_di_mon[10]_INST_0_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \adc2_di_mon[11]_INST_0_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \adc2_di_mon[12]_INST_0_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \adc2_di_mon[13]_INST_0_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \adc2_di_mon[14]_INST_0_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \adc2_di_mon[15]_INST_0_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \adc2_di_mon[3]_INST_0_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \adc2_di_mon[4]_INST_0_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \adc2_di_mon[5]_INST_0_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \adc2_di_mon[6]_INST_0_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \adc2_di_mon[7]_INST_0_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \adc2_di_mon[8]_INST_0_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \adc2_di_mon[9]_INST_0_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of adc2_dwe_mon_INST_0_i_2 : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \adc3_daddr_mon[0]_INST_0_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \adc3_daddr_mon[2]_INST_0_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \adc3_daddr_mon[5]_INST_0_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \adc3_daddr_mon[6]_INST_0_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of adc3_den_mon_INST_0_i_1 : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \adc3_di_mon[0]_INST_0_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \adc3_di_mon[10]_INST_0_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \adc3_di_mon[11]_INST_0_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \adc3_di_mon[12]_INST_0_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \adc3_di_mon[13]_INST_0_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \adc3_di_mon[14]_INST_0_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \adc3_di_mon[15]_INST_0_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \adc3_di_mon[2]_INST_0_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \adc3_di_mon[3]_INST_0_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \adc3_di_mon[4]_INST_0_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \adc3_di_mon[5]_INST_0_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \adc3_di_mon[6]_INST_0_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \adc3_di_mon[7]_INST_0_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \adc3_di_mon[8]_INST_0_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \adc3_di_mon[9]_INST_0_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \dac0_daddr_mon[10]_INST_0_i_4\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \dac0_daddr_mon[2]_INST_0_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \dac0_daddr_mon[4]_INST_0_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \dac1_daddr_mon[0]_INST_0_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \dac1_daddr_mon[2]_INST_0_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \dac1_daddr_mon[5]_INST_0_i_2\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \dac1_daddr_mon[6]_INST_0_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \dac1_di_mon[0]_INST_0_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \dac1_di_mon[10]_INST_0_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \dac1_di_mon[11]_INST_0_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \dac1_di_mon[12]_INST_0_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \dac1_di_mon[13]_INST_0_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \dac1_di_mon[14]_INST_0_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \dac1_di_mon[15]_INST_0_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \dac1_di_mon[3]_INST_0_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \dac1_di_mon[4]_INST_0_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \dac1_di_mon[5]_INST_0_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \dac1_di_mon[6]_INST_0_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \dac1_di_mon[7]_INST_0_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \dac1_di_mon[8]_INST_0_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \dac1_di_mon[9]_INST_0_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of dac1_dwe_mon_INST_0_i_2 : label is "soft_lutpair178";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \data_reg[1]_0\ <= \^data_reg[1]_0\;
  \data_reg[24]_0\ <= \^data_reg[24]_0\;
  \data_reg[25]_0\ <= \^data_reg[25]_0\;
  \data_reg[25]_1\ <= \^data_reg[25]_1\;
  \data_reg[26]_10\ <= \^data_reg[26]_10\;
  \data_reg[26]_8\ <= \^data_reg[26]_8\;
\FSM_sequential_tc_sm_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57AA57BB"
    )
        port map (
      I0 => \data_index_reg[0]_0\(0),
      I1 => \data_index_reg[0]_0\(2),
      I2 => \FSM_sequential_tc_sm_state[2]_i_9_n_0\,
      I3 => \data_index_reg[0]_0\(1),
      I4 => \FSM_sequential_tc_sm_state_reg[2]\,
      O => D(0)
    );
\FSM_sequential_tc_sm_state[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => adc3_drprdy_tc,
      I1 => adc2_drprdy_tc,
      I2 => \^data_reg[25]_0\,
      I3 => adc1_drprdy_tc,
      I4 => \^q\(0),
      I5 => adc0_drprdy_tc,
      O => \FSM_sequential_tc_sm_state[2]_i_12_n_0\
    );
\FSM_sequential_tc_sm_state[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tc_enable(3),
      I1 => tc_enable(2),
      I2 => \^data_reg[25]_0\,
      I3 => tc_enable(1),
      I4 => \^q\(0),
      I5 => tc_enable(0),
      O => \FSM_sequential_tc_sm_state[2]_i_13_n_0\
    );
\FSM_sequential_tc_sm_state[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5757F757"
    )
        port map (
      I0 => \data_index_reg[0]_0\(0),
      I1 => \FSM_sequential_tc_sm_state_reg[0]_0\,
      I2 => \data_index_reg[0]_0\(2),
      I3 => \FSM_sequential_tc_sm_state[2]_i_6_n_0\,
      I4 => \data_index_reg[0]_0\(1),
      O => \FSM_sequential_tc_sm_state_reg[0]\(0)
    );
\FSM_sequential_tc_sm_state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A2A2F1A1A2A2F"
    )
        port map (
      I0 => \data_index_reg[0]_0\(2),
      I1 => \data_index_reg[0]\,
      I2 => \data_index_reg[0]_0\(0),
      I3 => \FSM_sequential_tc_sm_state_reg[2]\,
      I4 => \data_index_reg[0]_0\(1),
      I5 => \FSM_sequential_tc_sm_state[2]_i_9_n_0\,
      O => D(1)
    );
\FSM_sequential_tc_sm_state[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACAFAFA3A0A0A0A"
    )
        port map (
      I0 => \FSM_sequential_tc_sm_state[2]_i_12_n_0\,
      I1 => \^data_reg[25]_0\,
      I2 => \^q\(1),
      I3 => dac1_drprdy_tc,
      I4 => \^q\(0),
      I5 => dac0_drprdy_tc,
      O => \FSM_sequential_tc_sm_state[2]_i_6_n_0\
    );
\FSM_sequential_tc_sm_state[2]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => tc_enable(5),
      I1 => \^q\(0),
      I2 => tc_enable(4),
      I3 => \^q\(1),
      I4 => \FSM_sequential_tc_sm_state[2]_i_13_n_0\,
      O => \FSM_sequential_tc_sm_state[2]_i_9_n_0\
    );
\adc0_daddr_mon[0]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^data_reg[25]_0\,
      I2 => \data_reg_n_0_[15]\,
      I3 => \^q\(0),
      O => adc0_drpaddr_tc(0)
    );
\adc0_daddr_mon[10]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF080008000800"
    )
        port map (
      I0 => \^data_reg[25]_1\,
      I1 => p_0_in0,
      I2 => \^q\(0),
      I3 => \rdata_reg[15]\,
      I4 => adc0_drpaddr_por(0),
      I5 => \adc0_daddr_mon[10]_INST_0\,
      O => \data_reg[23]_0\
    );
\adc0_daddr_mon[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF080008000800"
    )
        port map (
      I0 => \^data_reg[25]_1\,
      I1 => \data_reg_n_0_[16]\,
      I2 => \^q\(0),
      I3 => \rdata_reg[15]\,
      I4 => \dac0_daddr_mon[10]_INST_0\(1),
      I5 => \rdata_reg[15]_0\,
      O => adc0_daddr_mon(0)
    );
\adc0_daddr_mon[2]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^data_reg[25]_0\,
      I2 => \data_reg_n_0_[17]\,
      I3 => \^q\(0),
      O => adc0_drpaddr_tc(1)
    );
\adc0_daddr_mon[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF080008000800"
    )
        port map (
      I0 => \^data_reg[25]_1\,
      I1 => \data_reg_n_0_[18]\,
      I2 => \^q\(0),
      I3 => \rdata_reg[15]\,
      I4 => \dac0_daddr_mon[10]_INST_0\(2),
      I5 => \rdata_reg[15]_0\,
      O => adc0_daddr_mon(1)
    );
\adc0_daddr_mon[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF080008000800"
    )
        port map (
      I0 => \^data_reg[25]_1\,
      I1 => \data_reg_n_0_[19]\,
      I2 => \^q\(0),
      I3 => \rdata_reg[15]\,
      I4 => \dac0_daddr_mon[10]_INST_0\(3),
      I5 => \rdata_reg[15]_0\,
      O => adc0_daddr_mon(2)
    );
\adc0_daddr_mon[5]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^data_reg[25]_0\,
      I2 => \data_reg_n_0_[20]\,
      I3 => \^q\(0),
      O => adc0_drpaddr_tc(2)
    );
\adc0_daddr_mon[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF080008000800"
    )
        port map (
      I0 => \^data_reg[25]_1\,
      I1 => \data_reg_n_0_[21]\,
      I2 => \^q\(0),
      I3 => \rdata_reg[15]\,
      I4 => \dac0_daddr_mon[10]_INST_0\(5),
      I5 => \rdata_reg[15]_0\,
      O => adc0_daddr_mon(3)
    );
\adc0_daddr_mon[6]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^data_reg[25]_0\,
      I1 => \^q\(1),
      O => \^data_reg[25]_1\
    );
adc0_den_mon_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA000000300000"
    )
        port map (
      I0 => adc0_den_mon_INST_0(0),
      I1 => \^data_reg[26]_8\,
      I2 => dac1_den_mon_INST_0,
      I3 => \^data_reg[25]_0\,
      I4 => adc0_den_mon_INST_0_0,
      I5 => adc0_den_mon_INST_0_1(0),
      O => \FSM_onehot_state_reg[1]\
    );
\adc0_di_mon[0]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^data_reg[25]_0\,
      I2 => \data_reg_n_0_[0]\,
      I3 => \^q\(0),
      O => adc0_drpdi_tc(0)
    );
\adc0_di_mon[10]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^data_reg[25]_0\,
      I2 => \data_reg_n_0_[9]\,
      I3 => \^q\(0),
      O => adc0_drpdi_tc(8)
    );
\adc0_di_mon[11]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^data_reg[25]_0\,
      I2 => \data_reg_n_0_[10]\,
      I3 => \^q\(0),
      O => adc0_drpdi_tc(9)
    );
\adc0_di_mon[12]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^data_reg[25]_0\,
      I2 => \data_reg_n_0_[11]\,
      I3 => \^q\(0),
      O => adc0_drpdi_tc(10)
    );
\adc0_di_mon[13]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^data_reg[25]_0\,
      I2 => \data_reg_n_0_[12]\,
      I3 => \^q\(0),
      O => adc0_drpdi_tc(11)
    );
\adc0_di_mon[14]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^data_reg[25]_0\,
      I2 => \data_reg_n_0_[13]\,
      I3 => \^q\(0),
      O => adc0_drpdi_tc(12)
    );
\adc0_di_mon[15]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^data_reg[25]_0\,
      I2 => \data_reg_n_0_[14]\,
      I3 => \^q\(0),
      O => adc0_drpdi_tc(13)
    );
\adc0_di_mon[3]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^data_reg[25]_0\,
      I2 => \data_reg_n_0_[2]\,
      I3 => \^q\(0),
      O => adc0_drpdi_tc(1)
    );
\adc0_di_mon[4]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^data_reg[25]_0\,
      I2 => \data_reg_n_0_[3]\,
      I3 => \^q\(0),
      O => adc0_drpdi_tc(2)
    );
\adc0_di_mon[5]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^data_reg[25]_0\,
      I2 => \data_reg_n_0_[4]\,
      I3 => \^q\(0),
      O => adc0_drpdi_tc(3)
    );
\adc0_di_mon[6]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^data_reg[25]_0\,
      I2 => \data_reg_n_0_[5]\,
      I3 => \^q\(0),
      O => adc0_drpdi_tc(4)
    );
\adc0_di_mon[7]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^data_reg[25]_0\,
      I2 => \data_reg_n_0_[6]\,
      I3 => \^q\(0),
      O => adc0_drpdi_tc(5)
    );
\adc0_di_mon[8]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^data_reg[25]_0\,
      I2 => \data_reg_n_0_[7]\,
      I3 => \^q\(0),
      O => adc0_drpdi_tc(6)
    );
\adc0_di_mon[9]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^data_reg[25]_0\,
      I2 => \data_reg_n_0_[8]\,
      I3 => \^q\(0),
      O => adc0_drpdi_tc(7)
    );
adc0_dwe_mon_INST_0_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => dac1_den_mon_INST_0,
      I3 => \^data_reg[25]_0\,
      O => adc0_drpen_tc
    );
\adc1_daddr_mon[10]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080008000"
    )
        port map (
      I0 => \^data_reg[25]_1\,
      I1 => p_0_in0,
      I2 => \^q\(0),
      I3 => \rdata_reg[15]_1\,
      I4 => adc1_drpaddr_por(0),
      I5 => \adc1_daddr_mon[10]_INST_0\,
      O => \data_reg[23]_1\
    );
\adc1_daddr_mon[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080008000"
    )
        port map (
      I0 => \^data_reg[25]_1\,
      I1 => \data_reg_n_0_[16]\,
      I2 => \^q\(0),
      I3 => \rdata_reg[15]_1\,
      I4 => \dac0_daddr_mon[10]_INST_0\(1),
      I5 => \rdata_reg[15]_2\,
      O => adc1_daddr_mon(0)
    );
\adc1_daddr_mon[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080008000"
    )
        port map (
      I0 => \^data_reg[25]_1\,
      I1 => \data_reg_n_0_[18]\,
      I2 => \^q\(0),
      I3 => \rdata_reg[15]_1\,
      I4 => \dac0_daddr_mon[10]_INST_0\(2),
      I5 => \rdata_reg[15]_2\,
      O => adc1_daddr_mon(1)
    );
\adc1_daddr_mon[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080008000"
    )
        port map (
      I0 => \^data_reg[25]_1\,
      I1 => \data_reg_n_0_[19]\,
      I2 => \^q\(0),
      I3 => \rdata_reg[15]_1\,
      I4 => \dac0_daddr_mon[10]_INST_0\(3),
      I5 => \rdata_reg[15]_2\,
      O => adc1_daddr_mon(2)
    );
\adc1_daddr_mon[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080008000"
    )
        port map (
      I0 => \^data_reg[25]_1\,
      I1 => \data_reg_n_0_[21]\,
      I2 => \^q\(0),
      I3 => \rdata_reg[15]_1\,
      I4 => \dac0_daddr_mon[10]_INST_0\(5),
      I5 => \rdata_reg[15]_2\,
      O => adc1_daddr_mon(3)
    );
adc1_den_mon_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0000C0000000"
    )
        port map (
      I0 => adc1_den_mon_INST_0(0),
      I1 => \^data_reg[25]_1\,
      I2 => \^q\(0),
      I3 => dac1_den_mon_INST_0,
      I4 => adc1_den_mon_INST_0_0,
      I5 => adc1_den_mon_INST_0_1(0),
      O => \FSM_onehot_state_reg[1]_0\
    );
\adc1_di_mon[0]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^data_reg[25]_0\,
      I2 => \data_reg_n_0_[0]\,
      I3 => \^q\(0),
      O => adc1_drpdi_tc(0)
    );
\adc1_di_mon[10]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^data_reg[25]_0\,
      I2 => \data_reg_n_0_[9]\,
      I3 => \^q\(0),
      O => adc1_drpdi_tc(8)
    );
\adc1_di_mon[11]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^data_reg[25]_0\,
      I2 => \data_reg_n_0_[10]\,
      I3 => \^q\(0),
      O => adc1_drpdi_tc(9)
    );
\adc1_di_mon[12]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^data_reg[25]_0\,
      I2 => \data_reg_n_0_[11]\,
      I3 => \^q\(0),
      O => adc1_drpdi_tc(10)
    );
\adc1_di_mon[13]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^data_reg[25]_0\,
      I2 => \data_reg_n_0_[12]\,
      I3 => \^q\(0),
      O => adc1_drpdi_tc(11)
    );
\adc1_di_mon[14]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^data_reg[25]_0\,
      I2 => \data_reg_n_0_[13]\,
      I3 => \^q\(0),
      O => adc1_drpdi_tc(12)
    );
\adc1_di_mon[15]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^data_reg[25]_0\,
      I2 => \data_reg_n_0_[14]\,
      I3 => \^q\(0),
      O => adc1_drpdi_tc(13)
    );
\adc1_di_mon[3]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^data_reg[25]_0\,
      I2 => \data_reg_n_0_[2]\,
      I3 => \^q\(0),
      O => adc1_drpdi_tc(1)
    );
\adc1_di_mon[4]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^data_reg[25]_0\,
      I2 => \data_reg_n_0_[3]\,
      I3 => \^q\(0),
      O => adc1_drpdi_tc(2)
    );
\adc1_di_mon[5]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^data_reg[25]_0\,
      I2 => \data_reg_n_0_[4]\,
      I3 => \^q\(0),
      O => adc1_drpdi_tc(3)
    );
\adc1_di_mon[6]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^data_reg[25]_0\,
      I2 => \data_reg_n_0_[5]\,
      I3 => \^q\(0),
      O => adc1_drpdi_tc(4)
    );
\adc1_di_mon[7]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^data_reg[25]_0\,
      I2 => \data_reg_n_0_[6]\,
      I3 => \^q\(0),
      O => adc1_drpdi_tc(5)
    );
\adc1_di_mon[8]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^data_reg[25]_0\,
      I2 => \data_reg_n_0_[7]\,
      I3 => \^q\(0),
      O => adc1_drpdi_tc(6)
    );
\adc1_di_mon[9]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^data_reg[25]_0\,
      I2 => \data_reg_n_0_[8]\,
      I3 => \^q\(0),
      O => adc1_drpdi_tc(7)
    );
adc1_dwe_mon_INST_0_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^data_reg[25]_0\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => dac1_den_mon_INST_0,
      O => adc1_drpen_tc
    );
\adc2_daddr_mon[0]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \data_reg_n_0_[15]\,
      I3 => \^data_reg[25]_0\,
      O => \data_reg[24]_1\
    );
\adc2_daddr_mon[10]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF400040004000"
    )
        port map (
      I0 => \^data_reg[26]_8\,
      I1 => p_0_in0,
      I2 => \^data_reg[25]_0\,
      I3 => \rdata_reg[15]_3\,
      I4 => adc2_drpaddr_por(0),
      I5 => \adc2_daddr_mon[10]_INST_0\,
      O => \data_reg[23]_2\
    );
\adc2_daddr_mon[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF400040004000"
    )
        port map (
      I0 => \^data_reg[26]_8\,
      I1 => \data_reg_n_0_[16]\,
      I2 => \^data_reg[25]_0\,
      I3 => \rdata_reg[15]_3\,
      I4 => \dac0_daddr_mon[10]_INST_0\(1),
      I5 => \rdata_reg[15]_4\,
      O => adc2_daddr_mon(0)
    );
\adc2_daddr_mon[2]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \data_reg_n_0_[17]\,
      I3 => \^data_reg[25]_0\,
      O => \data_reg[24]_2\
    );
\adc2_daddr_mon[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF400040004000"
    )
        port map (
      I0 => \^data_reg[26]_8\,
      I1 => \data_reg_n_0_[18]\,
      I2 => \^data_reg[25]_0\,
      I3 => \rdata_reg[15]_3\,
      I4 => \dac0_daddr_mon[10]_INST_0\(2),
      I5 => \rdata_reg[15]_4\,
      O => adc2_daddr_mon(1)
    );
\adc2_daddr_mon[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF400040004000"
    )
        port map (
      I0 => \^data_reg[26]_8\,
      I1 => \data_reg_n_0_[19]\,
      I2 => \^data_reg[25]_0\,
      I3 => \rdata_reg[15]_3\,
      I4 => \dac0_daddr_mon[10]_INST_0\(3),
      I5 => \rdata_reg[15]_4\,
      O => adc2_daddr_mon(2)
    );
\adc2_daddr_mon[5]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \data_reg_n_0_[20]\,
      I3 => \^data_reg[25]_0\,
      O => \data_reg[24]_3\
    );
\adc2_daddr_mon[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF400040004000"
    )
        port map (
      I0 => \^data_reg[26]_8\,
      I1 => \data_reg_n_0_[21]\,
      I2 => \^data_reg[25]_0\,
      I3 => \rdata_reg[15]_3\,
      I4 => \dac0_daddr_mon[10]_INST_0\(5),
      I5 => \rdata_reg[15]_4\,
      O => adc2_daddr_mon(3)
    );
\adc2_daddr_mon[6]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \^data_reg[26]_8\
    );
adc2_den_mon_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA000030000000"
    )
        port map (
      I0 => adc2_den_mon_INST_0(0),
      I1 => \^data_reg[26]_8\,
      I2 => \^data_reg[25]_0\,
      I3 => dac1_den_mon_INST_0,
      I4 => adc2_den_mon_INST_0_0,
      I5 => adc2_den_mon_INST_0_1(0),
      O => \FSM_onehot_state_reg[1]_1\
    );
\adc2_di_mon[0]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \data_reg_n_0_[0]\,
      I3 => \^data_reg[25]_0\,
      O => \data_reg[24]_4\
    );
\adc2_di_mon[10]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \data_reg_n_0_[9]\,
      I3 => \^data_reg[25]_0\,
      O => \data_reg[24]_12\
    );
\adc2_di_mon[11]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \data_reg_n_0_[10]\,
      I3 => \^data_reg[25]_0\,
      O => \data_reg[24]_13\
    );
\adc2_di_mon[12]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \data_reg_n_0_[11]\,
      I3 => \^data_reg[25]_0\,
      O => \data_reg[24]_14\
    );
\adc2_di_mon[13]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \data_reg_n_0_[12]\,
      I3 => \^data_reg[25]_0\,
      O => \data_reg[24]_15\
    );
\adc2_di_mon[14]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \data_reg_n_0_[13]\,
      I3 => \^data_reg[25]_0\,
      O => \data_reg[24]_16\
    );
\adc2_di_mon[15]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \data_reg_n_0_[14]\,
      I3 => \^data_reg[25]_0\,
      O => \data_reg[24]_17\
    );
\adc2_di_mon[3]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \data_reg_n_0_[2]\,
      I3 => \^data_reg[25]_0\,
      O => \data_reg[24]_5\
    );
\adc2_di_mon[4]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \data_reg_n_0_[3]\,
      I3 => \^data_reg[25]_0\,
      O => \data_reg[24]_6\
    );
\adc2_di_mon[5]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \data_reg_n_0_[4]\,
      I3 => \^data_reg[25]_0\,
      O => \data_reg[24]_7\
    );
\adc2_di_mon[6]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \data_reg_n_0_[5]\,
      I3 => \^data_reg[25]_0\,
      O => \data_reg[24]_8\
    );
\adc2_di_mon[7]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \data_reg_n_0_[6]\,
      I3 => \^data_reg[25]_0\,
      O => \data_reg[24]_9\
    );
\adc2_di_mon[8]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \data_reg_n_0_[7]\,
      I3 => \^data_reg[25]_0\,
      O => \data_reg[24]_10\
    );
\adc2_di_mon[9]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \data_reg_n_0_[8]\,
      I3 => \^data_reg[25]_0\,
      O => \data_reg[24]_11\
    );
adc2_dwe_mon_INST_0_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^data_reg[25]_0\,
      I3 => dac1_den_mon_INST_0,
      O => adc2_drpen_tc
    );
\adc3_daddr_mon[0]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \data_reg_n_0_[15]\,
      I2 => \^data_reg[25]_0\,
      I3 => \^q\(0),
      O => adc3_drpaddr_tc(0)
    );
\adc3_daddr_mon[10]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF040004000400"
    )
        port map (
      I0 => \^q\(1),
      I1 => p_0_in0,
      I2 => \adc3_daddr_mon[6]_INST_0_i_1_n_0\,
      I3 => \rdata_reg[15]_5\,
      I4 => adc3_drpaddr_por(0),
      I5 => \adc3_daddr_mon[10]_INST_0\,
      O => \data_reg[26]_9\
    );
\adc3_daddr_mon[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF040004000400"
    )
        port map (
      I0 => \^q\(1),
      I1 => \data_reg_n_0_[16]\,
      I2 => \adc3_daddr_mon[6]_INST_0_i_1_n_0\,
      I3 => \rdata_reg[15]_5\,
      I4 => \dac0_daddr_mon[10]_INST_0\(1),
      I5 => \rdata_reg[15]_6\,
      O => adc3_daddr_mon(0)
    );
\adc3_daddr_mon[2]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \data_reg_n_0_[17]\,
      I2 => \^data_reg[25]_0\,
      I3 => \^q\(0),
      O => adc3_drpaddr_tc(1)
    );
\adc3_daddr_mon[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF040004000400"
    )
        port map (
      I0 => \^q\(1),
      I1 => \data_reg_n_0_[18]\,
      I2 => \adc3_daddr_mon[6]_INST_0_i_1_n_0\,
      I3 => \rdata_reg[15]_5\,
      I4 => \dac0_daddr_mon[10]_INST_0\(2),
      I5 => \rdata_reg[15]_6\,
      O => adc3_daddr_mon(1)
    );
\adc3_daddr_mon[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF040004000400"
    )
        port map (
      I0 => \^q\(1),
      I1 => \data_reg_n_0_[19]\,
      I2 => \adc3_daddr_mon[6]_INST_0_i_1_n_0\,
      I3 => \rdata_reg[15]_5\,
      I4 => \dac0_daddr_mon[10]_INST_0\(3),
      I5 => \rdata_reg[15]_6\,
      O => adc3_daddr_mon(2)
    );
\adc3_daddr_mon[5]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \data_reg_n_0_[20]\,
      I2 => \^data_reg[25]_0\,
      I3 => \^q\(0),
      O => adc3_drpaddr_tc(2)
    );
\adc3_daddr_mon[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF040004000400"
    )
        port map (
      I0 => \^q\(1),
      I1 => \data_reg_n_0_[21]\,
      I2 => \adc3_daddr_mon[6]_INST_0_i_1_n_0\,
      I3 => \rdata_reg[15]_5\,
      I4 => \dac0_daddr_mon[10]_INST_0\(5),
      I5 => \rdata_reg[15]_6\,
      O => adc3_daddr_mon(3)
    );
\adc3_daddr_mon[6]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^data_reg[25]_0\,
      O => \adc3_daddr_mon[6]_INST_0_i_1_n_0\
    );
adc3_den_mon_INST_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => dac1_den_mon_INST_0,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^data_reg[25]_0\,
      O => adc3_drpen_tc
    );
\adc3_di_mon[0]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \data_reg_n_0_[0]\,
      I2 => \^data_reg[25]_0\,
      I3 => \^q\(0),
      O => adc3_drpdi_tc(0)
    );
\adc3_di_mon[10]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \data_reg_n_0_[9]\,
      I2 => \^data_reg[25]_0\,
      I3 => \^q\(0),
      O => adc3_drpdi_tc(8)
    );
\adc3_di_mon[11]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \data_reg_n_0_[10]\,
      I2 => \^data_reg[25]_0\,
      I3 => \^q\(0),
      O => adc3_drpdi_tc(9)
    );
\adc3_di_mon[12]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \data_reg_n_0_[11]\,
      I2 => \^data_reg[25]_0\,
      I3 => \^q\(0),
      O => adc3_drpdi_tc(10)
    );
\adc3_di_mon[13]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \data_reg_n_0_[12]\,
      I2 => \^data_reg[25]_0\,
      I3 => \^q\(0),
      O => adc3_drpdi_tc(11)
    );
\adc3_di_mon[14]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \data_reg_n_0_[13]\,
      I2 => \^data_reg[25]_0\,
      I3 => \^q\(0),
      O => adc3_drpdi_tc(12)
    );
\adc3_di_mon[15]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \data_reg_n_0_[14]\,
      I2 => \^data_reg[25]_0\,
      I3 => \^q\(0),
      O => adc3_drpdi_tc(13)
    );
\adc3_di_mon[2]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \rdata_reg[15]_5\,
      I1 => \^q\(0),
      I2 => \^data_reg[25]_0\,
      I3 => \^data_reg[1]_0\,
      I4 => \^q\(1),
      O => \data_reg[24]_18\
    );
\adc3_di_mon[3]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \data_reg_n_0_[2]\,
      I2 => \^data_reg[25]_0\,
      I3 => \^q\(0),
      O => adc3_drpdi_tc(1)
    );
\adc3_di_mon[4]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \data_reg_n_0_[3]\,
      I2 => \^data_reg[25]_0\,
      I3 => \^q\(0),
      O => adc3_drpdi_tc(2)
    );
\adc3_di_mon[5]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \data_reg_n_0_[4]\,
      I2 => \^data_reg[25]_0\,
      I3 => \^q\(0),
      O => adc3_drpdi_tc(3)
    );
\adc3_di_mon[6]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \data_reg_n_0_[5]\,
      I2 => \^data_reg[25]_0\,
      I3 => \^q\(0),
      O => adc3_drpdi_tc(4)
    );
\adc3_di_mon[7]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \data_reg_n_0_[6]\,
      I2 => \^data_reg[25]_0\,
      I3 => \^q\(0),
      O => adc3_drpdi_tc(5)
    );
\adc3_di_mon[8]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \data_reg_n_0_[7]\,
      I2 => \^data_reg[25]_0\,
      I3 => \^q\(0),
      O => adc3_drpdi_tc(6)
    );
\adc3_di_mon[9]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \data_reg_n_0_[8]\,
      I2 => \^data_reg[25]_0\,
      I3 => \^q\(0),
      O => adc3_drpdi_tc(7)
    );
\dac0_daddr_mon[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000FFFF40004000"
    )
        port map (
      I0 => \dac0_di_mon[15]_INST_0_1\,
      I1 => \^data_reg[24]_0\,
      I2 => \^q\(1),
      I3 => \data_reg_n_0_[15]\,
      I4 => \dac0_di_mon[15]_INST_0\,
      I5 => \dac0_daddr_mon[10]_INST_0\(0),
      O => \data_reg[26]_1\
    );
\dac0_daddr_mon[10]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F44444444444444"
    )
        port map (
      I0 => \dac0_di_mon[15]_INST_0\,
      I1 => \dac0_daddr_mon[10]_INST_0\(8),
      I2 => \dac0_di_mon[15]_INST_0_1\,
      I3 => \^data_reg[24]_0\,
      I4 => \^q\(1),
      I5 => p_0_in0,
      O => \drp_addr_reg[10]\
    );
\dac0_daddr_mon[10]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^data_reg[25]_0\,
      O => \^data_reg[24]_0\
    );
\dac0_daddr_mon[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000FFFF40004000"
    )
        port map (
      I0 => \dac0_di_mon[15]_INST_0_1\,
      I1 => \^data_reg[24]_0\,
      I2 => \^q\(1),
      I3 => \data_reg_n_0_[16]\,
      I4 => \dac0_di_mon[15]_INST_0\,
      I5 => \dac0_daddr_mon[10]_INST_0\(1),
      O => \data_reg[26]_2\
    );
\dac0_daddr_mon[2]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^data_reg[25]_0\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \data_reg_n_0_[17]\,
      O => dac0_drpaddr_tc(0)
    );
\dac0_daddr_mon[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000FFFF40004000"
    )
        port map (
      I0 => \dac0_di_mon[15]_INST_0_1\,
      I1 => \^data_reg[24]_0\,
      I2 => \^q\(1),
      I3 => \data_reg_n_0_[18]\,
      I4 => \dac0_di_mon[15]_INST_0\,
      I5 => \dac0_daddr_mon[10]_INST_0\(2),
      O => \data_reg[26]_3\
    );
\dac0_daddr_mon[4]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^data_reg[25]_0\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \data_reg_n_0_[19]\,
      O => dac0_drpaddr_tc(1)
    );
\dac0_daddr_mon[5]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000FFFF40004000"
    )
        port map (
      I0 => \dac0_di_mon[15]_INST_0_1\,
      I1 => \^data_reg[24]_0\,
      I2 => \^q\(1),
      I3 => \data_reg_n_0_[20]\,
      I4 => \dac0_di_mon[15]_INST_0\,
      I5 => \dac0_daddr_mon[10]_INST_0\(4),
      O => \data_reg[26]_4\
    );
\dac0_daddr_mon[6]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40004000FFFF4000"
    )
        port map (
      I0 => \dac0_di_mon[15]_INST_0_1\,
      I1 => \^data_reg[24]_0\,
      I2 => \^q\(1),
      I3 => \data_reg_n_0_[21]\,
      I4 => \dac0_daddr_mon[10]_INST_0\(5),
      I5 => \dac0_di_mon[15]_INST_0\,
      O => \data_reg[26]_5\
    );
\dac0_daddr_mon[8]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000FFFF40004000"
    )
        port map (
      I0 => \dac0_di_mon[15]_INST_0_1\,
      I1 => \^data_reg[24]_0\,
      I2 => \^q\(1),
      I3 => p_0_in0,
      I4 => \dac0_di_mon[15]_INST_0\,
      I5 => \dac0_daddr_mon[10]_INST_0\(6),
      O => \data_reg[26]_6\
    );
\dac0_daddr_mon[9]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000FFFF40004000"
    )
        port map (
      I0 => \dac0_di_mon[15]_INST_0_1\,
      I1 => \^data_reg[24]_0\,
      I2 => \^q\(1),
      I3 => p_0_in0,
      I4 => \dac0_di_mon[15]_INST_0\,
      I5 => \dac0_daddr_mon[10]_INST_0\(7),
      O => \data_reg[26]_7\
    );
\dac0_di_mon[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F44444444444444"
    )
        port map (
      I0 => \dac0_di_mon[15]_INST_0\,
      I1 => \dac0_di_mon[15]_INST_0_0\(0),
      I2 => \dac0_di_mon[15]_INST_0_1\,
      I3 => \^data_reg[24]_0\,
      I4 => \^q\(1),
      I5 => \data_reg_n_0_[0]\,
      O => \drp_di_reg[0]\
    );
\dac0_di_mon[10]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F44444444444444"
    )
        port map (
      I0 => \dac0_di_mon[15]_INST_0\,
      I1 => \dac0_di_mon[15]_INST_0_0\(10),
      I2 => \dac0_di_mon[15]_INST_0_1\,
      I3 => \^data_reg[24]_0\,
      I4 => \^q\(1),
      I5 => \data_reg_n_0_[9]\,
      O => \drp_di_reg[10]\
    );
\dac0_di_mon[11]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F44444444444444"
    )
        port map (
      I0 => \dac0_di_mon[15]_INST_0\,
      I1 => \dac0_di_mon[15]_INST_0_0\(11),
      I2 => \dac0_di_mon[15]_INST_0_1\,
      I3 => \^data_reg[24]_0\,
      I4 => \^q\(1),
      I5 => \data_reg_n_0_[10]\,
      O => \drp_di_reg[11]\
    );
\dac0_di_mon[12]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F44444444444444"
    )
        port map (
      I0 => \dac0_di_mon[15]_INST_0\,
      I1 => \dac0_di_mon[15]_INST_0_0\(12),
      I2 => \dac0_di_mon[15]_INST_0_1\,
      I3 => \^data_reg[24]_0\,
      I4 => \^q\(1),
      I5 => \data_reg_n_0_[11]\,
      O => \drp_di_reg[12]\
    );
\dac0_di_mon[13]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F44444444444444"
    )
        port map (
      I0 => \dac0_di_mon[15]_INST_0\,
      I1 => \dac0_di_mon[15]_INST_0_0\(13),
      I2 => \dac0_di_mon[15]_INST_0_1\,
      I3 => \^data_reg[24]_0\,
      I4 => \^q\(1),
      I5 => \data_reg_n_0_[12]\,
      O => \drp_di_reg[13]\
    );
\dac0_di_mon[14]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F44444444444444"
    )
        port map (
      I0 => \dac0_di_mon[15]_INST_0\,
      I1 => \dac0_di_mon[15]_INST_0_0\(14),
      I2 => \dac0_di_mon[15]_INST_0_1\,
      I3 => \^data_reg[24]_0\,
      I4 => \^q\(1),
      I5 => \data_reg_n_0_[13]\,
      O => \drp_di_reg[14]\
    );
\dac0_di_mon[15]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F44444444444444"
    )
        port map (
      I0 => \dac0_di_mon[15]_INST_0\,
      I1 => \dac0_di_mon[15]_INST_0_0\(15),
      I2 => \dac0_di_mon[15]_INST_0_1\,
      I3 => \^data_reg[24]_0\,
      I4 => \^q\(1),
      I5 => \data_reg_n_0_[14]\,
      O => \drp_di_reg[15]\
    );
\dac0_di_mon[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000FFFF40004000"
    )
        port map (
      I0 => \dac0_di_mon[15]_INST_0_1\,
      I1 => \^data_reg[24]_0\,
      I2 => \^q\(1),
      I3 => \^data_reg[1]_0\,
      I4 => \dac0_di_mon[15]_INST_0\,
      I5 => \dac0_di_mon[15]_INST_0_0\(1),
      O => \data_reg[26]_0\
    );
\dac0_di_mon[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F44444444444444"
    )
        port map (
      I0 => \dac0_di_mon[15]_INST_0\,
      I1 => \dac0_di_mon[15]_INST_0_0\(2),
      I2 => \dac0_di_mon[15]_INST_0_1\,
      I3 => \^data_reg[24]_0\,
      I4 => \^q\(1),
      I5 => \^data_reg[1]_0\,
      O => \drp_di_reg[2]\
    );
\dac0_di_mon[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F44444444444444"
    )
        port map (
      I0 => \dac0_di_mon[15]_INST_0\,
      I1 => \dac0_di_mon[15]_INST_0_0\(3),
      I2 => \dac0_di_mon[15]_INST_0_1\,
      I3 => \^data_reg[24]_0\,
      I4 => \^q\(1),
      I5 => \data_reg_n_0_[2]\,
      O => \drp_di_reg[3]\
    );
\dac0_di_mon[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F44444444444444"
    )
        port map (
      I0 => \dac0_di_mon[15]_INST_0\,
      I1 => \dac0_di_mon[15]_INST_0_0\(4),
      I2 => \dac0_di_mon[15]_INST_0_1\,
      I3 => \^data_reg[24]_0\,
      I4 => \^q\(1),
      I5 => \data_reg_n_0_[3]\,
      O => \drp_di_reg[4]\
    );
\dac0_di_mon[5]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F44444444444444"
    )
        port map (
      I0 => \dac0_di_mon[15]_INST_0\,
      I1 => \dac0_di_mon[15]_INST_0_0\(5),
      I2 => \dac0_di_mon[15]_INST_0_1\,
      I3 => \^data_reg[24]_0\,
      I4 => \^q\(1),
      I5 => \data_reg_n_0_[4]\,
      O => \drp_di_reg[5]\
    );
\dac0_di_mon[6]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F44444444444444"
    )
        port map (
      I0 => \dac0_di_mon[15]_INST_0\,
      I1 => \dac0_di_mon[15]_INST_0_0\(6),
      I2 => \dac0_di_mon[15]_INST_0_1\,
      I3 => \^data_reg[24]_0\,
      I4 => \^q\(1),
      I5 => \data_reg_n_0_[5]\,
      O => \drp_di_reg[6]\
    );
\dac0_di_mon[7]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F44444444444444"
    )
        port map (
      I0 => \dac0_di_mon[15]_INST_0\,
      I1 => \dac0_di_mon[15]_INST_0_0\(7),
      I2 => \dac0_di_mon[15]_INST_0_1\,
      I3 => \^data_reg[24]_0\,
      I4 => \^q\(1),
      I5 => \data_reg_n_0_[6]\,
      O => \drp_di_reg[7]\
    );
\dac0_di_mon[8]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F44444444444444"
    )
        port map (
      I0 => \dac0_di_mon[15]_INST_0\,
      I1 => \dac0_di_mon[15]_INST_0_0\(8),
      I2 => \dac0_di_mon[15]_INST_0_1\,
      I3 => \^data_reg[24]_0\,
      I4 => \^q\(1),
      I5 => \data_reg_n_0_[7]\,
      O => \drp_di_reg[8]\
    );
\dac0_di_mon[9]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F44444444444444"
    )
        port map (
      I0 => \dac0_di_mon[15]_INST_0\,
      I1 => \dac0_di_mon[15]_INST_0_0\(9),
      I2 => \dac0_di_mon[15]_INST_0_1\,
      I3 => \^data_reg[24]_0\,
      I4 => \^q\(1),
      I5 => \data_reg_n_0_[8]\,
      O => \drp_di_reg[9]\
    );
\dac1_daddr_mon[0]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(0),
      I1 => \data_reg_n_0_[15]\,
      O => \data_reg[24]_21\
    );
\dac1_daddr_mon[10]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080008000"
    )
        port map (
      I0 => \^data_reg[26]_10\,
      I1 => p_0_in0,
      I2 => \^q\(0),
      I3 => \rdata_reg[15]_7\,
      I4 => dac1_drpaddr_por(0),
      I5 => \dac1_daddr_mon[10]_INST_0\,
      O => \data_reg[23]_3\
    );
\dac1_daddr_mon[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080008000"
    )
        port map (
      I0 => \^data_reg[26]_10\,
      I1 => \data_reg_n_0_[16]\,
      I2 => \^q\(0),
      I3 => \rdata_reg[15]_7\,
      I4 => \dac0_daddr_mon[10]_INST_0\(1),
      I5 => \rdata_reg[15]_8\,
      O => dac1_daddr_mon(0)
    );
\dac1_daddr_mon[2]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(0),
      I1 => \data_reg_n_0_[17]\,
      O => \data_reg[24]_20\
    );
\dac1_daddr_mon[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080008000"
    )
        port map (
      I0 => \^data_reg[26]_10\,
      I1 => \data_reg_n_0_[18]\,
      I2 => \^q\(0),
      I3 => \rdata_reg[15]_7\,
      I4 => \dac0_daddr_mon[10]_INST_0\(2),
      I5 => \rdata_reg[15]_8\,
      O => dac1_daddr_mon(1)
    );
\dac1_daddr_mon[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080008000"
    )
        port map (
      I0 => \^data_reg[26]_10\,
      I1 => \data_reg_n_0_[19]\,
      I2 => \^q\(0),
      I3 => \rdata_reg[15]_7\,
      I4 => \dac0_daddr_mon[10]_INST_0\(3),
      I5 => \rdata_reg[15]_8\,
      O => dac1_daddr_mon(2)
    );
\dac1_daddr_mon[5]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(0),
      I1 => \data_reg_n_0_[20]\,
      O => \data_reg[24]_19\
    );
\dac1_daddr_mon[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080008000"
    )
        port map (
      I0 => \^data_reg[26]_10\,
      I1 => \data_reg_n_0_[21]\,
      I2 => \^q\(0),
      I3 => \rdata_reg[15]_7\,
      I4 => \dac0_daddr_mon[10]_INST_0\(5),
      I5 => \rdata_reg[15]_8\,
      O => dac1_daddr_mon(3)
    );
\dac1_daddr_mon[6]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^data_reg[25]_0\,
      O => \^data_reg[26]_10\
    );
dac1_den_mon_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0000C0000000"
    )
        port map (
      I0 => dac1_den_mon_INST_0_0(0),
      I1 => \^data_reg[26]_10\,
      I2 => \^q\(0),
      I3 => dac1_den_mon_INST_0,
      I4 => dac1_den_mon_INST_0_1,
      I5 => dac1_den_mon_INST_0_2(0),
      O => \FSM_onehot_state_reg[1]_2\
    );
\dac1_di_mon[0]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^data_reg[25]_0\,
      I1 => \^q\(1),
      I2 => \data_reg_n_0_[0]\,
      I3 => \^q\(0),
      O => dac1_drpdi_tc(0)
    );
\dac1_di_mon[10]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^data_reg[25]_0\,
      I1 => \^q\(1),
      I2 => \data_reg_n_0_[9]\,
      I3 => \^q\(0),
      O => dac1_drpdi_tc(8)
    );
\dac1_di_mon[11]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^data_reg[25]_0\,
      I1 => \^q\(1),
      I2 => \data_reg_n_0_[10]\,
      I3 => \^q\(0),
      O => dac1_drpdi_tc(9)
    );
\dac1_di_mon[12]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^data_reg[25]_0\,
      I1 => \^q\(1),
      I2 => \data_reg_n_0_[11]\,
      I3 => \^q\(0),
      O => dac1_drpdi_tc(10)
    );
\dac1_di_mon[13]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^data_reg[25]_0\,
      I1 => \^q\(1),
      I2 => \data_reg_n_0_[12]\,
      I3 => \^q\(0),
      O => dac1_drpdi_tc(11)
    );
\dac1_di_mon[14]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^data_reg[25]_0\,
      I1 => \^q\(1),
      I2 => \data_reg_n_0_[13]\,
      I3 => \^q\(0),
      O => dac1_drpdi_tc(12)
    );
\dac1_di_mon[15]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^data_reg[25]_0\,
      I1 => \^q\(1),
      I2 => \data_reg_n_0_[14]\,
      I3 => \^q\(0),
      O => dac1_drpdi_tc(13)
    );
\dac1_di_mon[3]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^data_reg[25]_0\,
      I1 => \^q\(1),
      I2 => \data_reg_n_0_[2]\,
      I3 => \^q\(0),
      O => dac1_drpdi_tc(1)
    );
\dac1_di_mon[4]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^data_reg[25]_0\,
      I1 => \^q\(1),
      I2 => \data_reg_n_0_[3]\,
      I3 => \^q\(0),
      O => dac1_drpdi_tc(2)
    );
\dac1_di_mon[5]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^data_reg[25]_0\,
      I1 => \^q\(1),
      I2 => \data_reg_n_0_[4]\,
      I3 => \^q\(0),
      O => dac1_drpdi_tc(3)
    );
\dac1_di_mon[6]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^data_reg[25]_0\,
      I1 => \^q\(1),
      I2 => \data_reg_n_0_[5]\,
      I3 => \^q\(0),
      O => dac1_drpdi_tc(4)
    );
\dac1_di_mon[7]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^data_reg[25]_0\,
      I1 => \^q\(1),
      I2 => \data_reg_n_0_[6]\,
      I3 => \^q\(0),
      O => dac1_drpdi_tc(5)
    );
\dac1_di_mon[8]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^data_reg[25]_0\,
      I1 => \^q\(1),
      I2 => \data_reg_n_0_[7]\,
      I3 => \^q\(0),
      O => dac1_drpdi_tc(6)
    );
\dac1_di_mon[9]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^data_reg[25]_0\,
      I1 => \^q\(1),
      I2 => \data_reg_n_0_[8]\,
      I3 => \^q\(0),
      O => dac1_drpdi_tc(7)
    );
dac1_dwe_mon_INST_0_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^data_reg[25]_0\,
      I2 => \^q\(0),
      I3 => dac1_den_mon_INST_0,
      O => dac1_drpen_tc
    );
\data[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \data_reg[12]_0\(1),
      I1 => \data_reg[12]_0\(4),
      I2 => \data_reg[12]_0\(3),
      I3 => \data_reg[12]_0\(0),
      I4 => \data_reg[12]_0\(2),
      O => \data[12]_i_1_n_0\
    );
\data[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \data_reg[12]_0\(0),
      I1 => \data_reg[12]_0\(3),
      O => \data[9]_i_1_n_0\
    );
\data_index[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF4400C00000FF"
    )
        port map (
      I0 => \FSM_sequential_tc_sm_state[2]_i_9_n_0\,
      I1 => \data_index_reg[0]\,
      I2 => \FSM_sequential_tc_sm_state[2]_i_6_n_0\,
      I3 => \data_index_reg[0]_0\(0),
      I4 => \data_index_reg[0]_0\(2),
      I5 => \data_index_reg[0]_0\(1),
      O => E(0)
    );
\data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[26]_11\(0),
      Q => \data_reg_n_0_[0]\,
      R => '0'
    );
\data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[26]_11\(6),
      Q => \data_reg_n_0_[10]\,
      R => '0'
    );
\data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[26]_11\(7),
      Q => \data_reg_n_0_[11]\,
      R => '0'
    );
\data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data[12]_i_1_n_0\,
      Q => \data_reg_n_0_[12]\,
      R => '0'
    );
\data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[26]_11\(8),
      Q => \data_reg_n_0_[13]\,
      R => '0'
    );
\data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[26]_11\(9),
      Q => \data_reg_n_0_[14]\,
      R => '0'
    );
\data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[26]_11\(10),
      Q => \data_reg_n_0_[15]\,
      R => '0'
    );
\data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[26]_11\(11),
      Q => \data_reg_n_0_[16]\,
      R => '0'
    );
\data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[26]_11\(12),
      Q => \data_reg_n_0_[17]\,
      R => '0'
    );
\data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[26]_11\(13),
      Q => \data_reg_n_0_[18]\,
      R => '0'
    );
\data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[26]_11\(14),
      Q => \data_reg_n_0_[19]\,
      R => '0'
    );
\data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[1]_1\,
      Q => \^data_reg[1]_0\,
      R => \data_reg[12]_0\(2)
    );
\data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[26]_11\(15),
      Q => \data_reg_n_0_[20]\,
      R => '0'
    );
\data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[26]_11\(16),
      Q => \data_reg_n_0_[21]\,
      R => '0'
    );
\data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[26]_11\(17),
      Q => p_0_in0,
      R => '0'
    );
\data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[26]_11\(18),
      Q => \^q\(0),
      R => '0'
    );
\data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[25]_2\,
      Q => \^data_reg[25]_0\,
      R => \data_reg[12]_0\(2)
    );
\data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[26]_11\(19),
      Q => \^q\(1),
      R => '0'
    );
\data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[26]_11\(1),
      Q => \data_reg_n_0_[2]\,
      R => '0'
    );
\data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[3]_0\,
      Q => \data_reg_n_0_[3]\,
      R => \data_reg[12]_0\(2)
    );
\data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[4]_0\,
      Q => \data_reg_n_0_[4]\,
      R => \data_reg[12]_0\(2)
    );
\data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[26]_11\(2),
      Q => \data_reg_n_0_[5]\,
      R => '0'
    );
\data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[26]_11\(3),
      Q => \data_reg_n_0_[6]\,
      R => '0'
    );
\data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[26]_11\(4),
      Q => \data_reg_n_0_[7]\,
      R => '0'
    );
\data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_reg[26]_11\(5),
      Q => \data_reg_n_0_[8]\,
      R => '0'
    );
\data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data[9]_i_1_n_0\,
      Q => \data_reg_n_0_[9]\,
      R => \data_reg[12]_0\(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_arbiter is
  port (
    user_drp_drdy_reg_0 : out STD_LOGIC;
    adc0_drprdy_tc : out STD_LOGIC;
    adc0_por_gnt : out STD_LOGIC;
    adc0_drprdy_por : out STD_LOGIC;
    access_type_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_fsm_cs_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    user_drp_drdy_reg_1 : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[0]_0\ : out STD_LOGIC;
    adc0_di_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc0_daddr_mon : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \FSM_sequential_fsm_cs_reg[2]_1\ : out STD_LOGIC;
    drpwe_por_reg : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[0]_1\ : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_2\ : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_3\ : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[1]_0\ : out STD_LOGIC;
    tile_config_drp_arb_gnt_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    adc0_reset_i : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    drp_RdAck_r_reg : in STD_LOGIC;
    \FSM_onehot_state_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    drp_RdAck_r_reg_0 : in STD_LOGIC;
    drp_RdAck_r_reg_1 : in STD_LOGIC;
    drp_RdAck_r_reg_2 : in STD_LOGIC;
    \rdata_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \rdata_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc0_drpdi_tc : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \adc0_di_mon[1]_INST_0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \adc0_di_mon[1]_INST_0_1\ : in STD_LOGIC;
    \adc0_di_mon[1]_INST_0_2\ : in STD_LOGIC;
    adc0_drpaddr_por : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rdata_reg[15]_1\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    adc0_drpaddr_tc : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rdata_reg[15]_2\ : in STD_LOGIC;
    adc0_drpwe_por : in STD_LOGIC;
    adc0_drp_we : in STD_LOGIC;
    adc0_drpen_tc : in STD_LOGIC;
    \drp_drdy_r_reg[0]_0\ : in STD_LOGIC;
    adc0_drpen_por : in STD_LOGIC;
    user_drp_drdy_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    user_drp_drdy_reg_3 : in STD_LOGIC;
    dummy_read_gnt_held_reg_0 : in STD_LOGIC;
    dummy_read_req_reg_0 : in STD_LOGIC;
    dummy_read_req_reg_1 : in STD_LOGIC;
    bank10_write : in STD_LOGIC;
    tc_req_adc0 : in STD_LOGIC;
    adc0_dreq_mon : in STD_LOGIC;
    adc0_por_req : in STD_LOGIC;
    tc_enable : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tile_config_drp_arb_gnt : in STD_LOGIC;
    \FSM_sequential_tc_sm_state[2]_i_5\ : in STD_LOGIC;
    \rdata_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_arbiter;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_arbiter is
  signal \FSM_sequential_fsm_cs[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[2]_i_2_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_fsm_cs_reg[0]_0\ : STD_LOGIC;
  signal \^fsm_sequential_fsm_cs_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_sequential_fsm_cs_reg[2]_1\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \adc0_di_mon[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \^adc0_drprdy_por\ : STD_LOGIC;
  signal drp_drdy_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^drpwe_por_reg\ : STD_LOGIC;
  signal dummy_read_den : STD_LOGIC;
  signal dummy_read_den0 : STD_LOGIC;
  signal dummy_read_gnt : STD_LOGIC;
  signal dummy_read_gnt_held : STD_LOGIC;
  signal dummy_read_gnt_held_i_1_n_0 : STD_LOGIC;
  signal dummy_read_gnt_held_i_2_n_0 : STD_LOGIC;
  signal dummy_read_gnt_r : STD_LOGIC;
  signal dummy_read_req : STD_LOGIC;
  signal dummy_read_req_i_1_n_0 : STD_LOGIC;
  signal dummy_read_req_i_2_n_0 : STD_LOGIC;
  signal fsm_cs : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal por_drp_arb_gnt_i : STD_LOGIC;
  signal por_drp_drdy_i_1_n_0 : STD_LOGIC;
  signal por_drp_drdy_i_2_n_0 : STD_LOGIC;
  signal tc_gnt_adc0 : STD_LOGIC;
  signal tile_config_drp_arb_gnt_i : STD_LOGIC;
  signal tile_config_drp_drdy_i_1_n_0 : STD_LOGIC;
  signal user_drp_drdy_i_1_n_0 : STD_LOGIC;
  signal \^user_drp_drdy_reg_0\ : STD_LOGIC;
  signal write_access : STD_LOGIC;
  signal write_access_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_cs[0]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_cs[1]_i_2\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_cs[2]_i_2\ : label is "soft_lutpair29";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_cs_reg[0]\ : label is "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_cs_reg[1]\ : label is "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_cs_reg[2]\ : label is "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000";
  attribute SOFT_HLUTNM of \adc0_daddr_mon[10]_INST_0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \adc0_daddr_mon[10]_INST_0_i_2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \adc0_daddr_mon[6]_INST_0_i_2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \adc0_daddr_mon[6]_INST_0_i_3\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \adc0_daddr_mon[7]_INST_0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \adc0_daddr_mon[8]_INST_0\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \adc0_daddr_mon[9]_INST_0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of adc0_den_mon_INST_0_i_2 : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of adc0_dgnt_mon_INST_0 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \drp_drdy_r[0]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of dummy_read_den_i_1 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of dummy_read_gnt_held_i_2 : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of dummy_read_gnt_r_i_1 : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of por_drp_arb_gnt_i_1 : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of s_axi_wready_reg_i_8 : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of tile_config_drp_arb_gnt_i_1 : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of write_access_i_1 : label is "soft_lutpair30";
begin
  \FSM_sequential_fsm_cs_reg[0]_0\ <= \^fsm_sequential_fsm_cs_reg[0]_0\;
  \FSM_sequential_fsm_cs_reg[1]_0\ <= \^fsm_sequential_fsm_cs_reg[1]_0\;
  \FSM_sequential_fsm_cs_reg[2]_1\ <= \^fsm_sequential_fsm_cs_reg[2]_1\;
  Q(0) <= \^q\(0);
  adc0_drprdy_por <= \^adc0_drprdy_por\;
  drpwe_por_reg <= \^drpwe_por_reg\;
  user_drp_drdy_reg_0 <= \^user_drp_drdy_reg_0\;
\FSM_onehot_state[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08000800FFFF0800"
    )
        port map (
      I0 => \^q\(0),
      I1 => fsm_cs(1),
      I2 => fsm_cs(0),
      I3 => \FSM_onehot_state_reg[2]\(0),
      I4 => \FSM_onehot_state_reg[2]\(1),
      I5 => \^user_drp_drdy_reg_0\,
      O => \FSM_sequential_fsm_cs_reg[2]_0\(0)
    );
\FSM_sequential_fsm_cs[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^q\(0),
      I1 => fsm_cs(1),
      I2 => dummy_read_req,
      O => \FSM_sequential_fsm_cs[0]_i_1_n_0\
    );
\FSM_sequential_fsm_cs[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000BAAA3020"
    )
        port map (
      I0 => tc_req_adc0,
      I1 => dummy_read_req,
      I2 => \FSM_sequential_fsm_cs[1]_i_2_n_0\,
      I3 => adc0_dreq_mon,
      I4 => \^fsm_sequential_fsm_cs_reg[1]_0\,
      I5 => \^q\(0),
      O => \FSM_sequential_fsm_cs[1]_i_1_n_0\
    );
\FSM_sequential_fsm_cs[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F01"
    )
        port map (
      I0 => adc0_por_req,
      I1 => fsm_cs(1),
      I2 => fsm_cs(0),
      I3 => tc_req_adc0,
      O => \FSM_sequential_fsm_cs[1]_i_2_n_0\
    );
\FSM_sequential_fsm_cs[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F888CCA8A8A8A8"
    )
        port map (
      I0 => \FSM_sequential_fsm_cs[2]_i_2_n_0\,
      I1 => adc0_por_req,
      I2 => adc0_dreq_mon,
      I3 => fsm_cs(0),
      I4 => fsm_cs(1),
      I5 => \^q\(0),
      O => \FSM_sequential_fsm_cs[2]_i_1_n_0\
    );
\FSM_sequential_fsm_cs[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => dummy_read_req,
      I1 => tc_req_adc0,
      I2 => fsm_cs(1),
      I3 => fsm_cs(0),
      O => \FSM_sequential_fsm_cs[2]_i_2_n_0\
    );
\FSM_sequential_fsm_cs_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_fsm_cs[0]_i_1_n_0\,
      Q => fsm_cs(0),
      R => adc0_reset_i
    );
\FSM_sequential_fsm_cs_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_fsm_cs[1]_i_1_n_0\,
      Q => fsm_cs(1),
      R => adc0_reset_i
    );
\FSM_sequential_fsm_cs_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_fsm_cs[2]_i_1_n_0\,
      Q => \^q\(0),
      R => adc0_reset_i
    );
\FSM_sequential_tc_sm_state[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => tc_gnt_adc0,
      I1 => tc_enable(0),
      I2 => tc_enable(2),
      I3 => tile_config_drp_arb_gnt,
      I4 => tc_enable(1),
      I5 => \FSM_sequential_tc_sm_state[2]_i_5\,
      O => tile_config_drp_arb_gnt_reg_0
    );
\adc0_daddr_mon[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => adc0_drpaddr_por(0),
      I1 => \rdata_reg[15]_1\(0),
      I2 => adc0_drpaddr_tc(0),
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => adc0_daddr_mon(0)
    );
\adc0_daddr_mon[10]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFA002"
    )
        port map (
      I0 => \rdata_reg[15]_1\(6),
      I1 => fsm_cs(0),
      I2 => \^q\(0),
      I3 => fsm_cs(1),
      I4 => \rdata_reg[15]_2\,
      O => adc0_daddr_mon(6)
    );
\adc0_daddr_mon[10]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(0),
      I1 => fsm_cs(0),
      I2 => fsm_cs(1),
      O => \FSM_sequential_fsm_cs_reg[2]_2\
    );
\adc0_daddr_mon[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => adc0_drpaddr_por(0),
      I1 => \rdata_reg[15]_1\(1),
      I2 => adc0_drpaddr_tc(1),
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => adc0_daddr_mon(1)
    );
\adc0_daddr_mon[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => adc0_drpaddr_por(0),
      I1 => \rdata_reg[15]_1\(2),
      I2 => adc0_drpaddr_tc(2),
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => adc0_daddr_mon(2)
    );
\adc0_daddr_mon[6]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^q\(0),
      I1 => fsm_cs(0),
      I2 => fsm_cs(1),
      O => \FSM_sequential_fsm_cs_reg[2]_3\
    );
\adc0_daddr_mon[6]_INST_0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C1"
    )
        port map (
      I0 => fsm_cs(0),
      I1 => \^q\(0),
      I2 => fsm_cs(1),
      O => \FSM_sequential_fsm_cs_reg[0]_1\
    );
\adc0_daddr_mon[7]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8900"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => \^q\(0),
      I2 => fsm_cs(0),
      I3 => \rdata_reg[15]_1\(3),
      O => adc0_daddr_mon(3)
    );
\adc0_daddr_mon[8]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFA002"
    )
        port map (
      I0 => \rdata_reg[15]_1\(4),
      I1 => fsm_cs(0),
      I2 => \^q\(0),
      I3 => fsm_cs(1),
      I4 => \rdata_reg[15]_2\,
      O => adc0_daddr_mon(4)
    );
\adc0_daddr_mon[9]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFA002"
    )
        port map (
      I0 => \rdata_reg[15]_1\(5),
      I1 => fsm_cs(0),
      I2 => \^q\(0),
      I3 => fsm_cs(1),
      I4 => \rdata_reg[15]_2\,
      O => adc0_daddr_mon(5)
    );
adc0_den_mon_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABEAABAAAAEAAAA"
    )
        port map (
      I0 => \drp_drdy_r_reg[0]_0\,
      I1 => \^q\(0),
      I2 => fsm_cs(0),
      I3 => fsm_cs(1),
      I4 => adc0_drpen_por,
      I5 => dummy_read_den,
      O => \^fsm_sequential_fsm_cs_reg[2]_1\
    );
adc0_den_mon_INST_0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => fsm_cs(0),
      O => \^fsm_sequential_fsm_cs_reg[1]_0\
    );
adc0_dgnt_mon_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => fsm_cs(0),
      I1 => fsm_cs(1),
      I2 => \^q\(0),
      O => \^fsm_sequential_fsm_cs_reg[0]_0\
    );
\adc0_di_mon[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => \rdata_reg[15]\(0),
      I1 => \rdata_reg[15]_0\(0),
      I2 => adc0_drpdi_tc(0),
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => adc0_di_mon(0)
    );
\adc0_di_mon[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => \rdata_reg[15]\(10),
      I1 => \rdata_reg[15]_0\(10),
      I2 => adc0_drpdi_tc(8),
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => adc0_di_mon(10)
    );
\adc0_di_mon[11]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => \rdata_reg[15]\(11),
      I1 => \rdata_reg[15]_0\(11),
      I2 => adc0_drpdi_tc(9),
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => adc0_di_mon(11)
    );
\adc0_di_mon[12]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => \rdata_reg[15]\(12),
      I1 => \rdata_reg[15]_0\(12),
      I2 => adc0_drpdi_tc(10),
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => adc0_di_mon(12)
    );
\adc0_di_mon[13]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => \rdata_reg[15]\(13),
      I1 => \rdata_reg[15]_0\(13),
      I2 => adc0_drpdi_tc(11),
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => adc0_di_mon(13)
    );
\adc0_di_mon[14]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => \rdata_reg[15]\(14),
      I1 => \rdata_reg[15]_0\(14),
      I2 => adc0_drpdi_tc(12),
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => adc0_di_mon(14)
    );
\adc0_di_mon[15]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => \rdata_reg[15]\(15),
      I1 => \rdata_reg[15]_0\(15),
      I2 => adc0_drpdi_tc(13),
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => adc0_di_mon(15)
    );
\adc0_di_mon[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB1A11000"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => fsm_cs(0),
      I2 => \^q\(0),
      I3 => \rdata_reg[15]\(1),
      I4 => \rdata_reg[15]_0\(1),
      I5 => \adc0_di_mon[2]_INST_0_i_1_n_0\,
      O => adc0_di_mon(1)
    );
\adc0_di_mon[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB1A11000"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => fsm_cs(0),
      I2 => \^q\(0),
      I3 => \rdata_reg[15]\(2),
      I4 => \rdata_reg[15]_0\(2),
      I5 => \adc0_di_mon[2]_INST_0_i_1_n_0\,
      O => adc0_di_mon(2)
    );
\adc0_di_mon[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => fsm_cs(0),
      I2 => \^q\(0),
      I3 => \adc0_di_mon[1]_INST_0_0\(0),
      I4 => \adc0_di_mon[1]_INST_0_1\,
      I5 => \adc0_di_mon[1]_INST_0_2\,
      O => \adc0_di_mon[2]_INST_0_i_1_n_0\
    );
\adc0_di_mon[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => \rdata_reg[15]\(3),
      I1 => \rdata_reg[15]_0\(3),
      I2 => adc0_drpdi_tc(1),
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => adc0_di_mon(3)
    );
\adc0_di_mon[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => \rdata_reg[15]\(4),
      I1 => \rdata_reg[15]_0\(4),
      I2 => adc0_drpdi_tc(2),
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => adc0_di_mon(4)
    );
\adc0_di_mon[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => \rdata_reg[15]\(5),
      I1 => \rdata_reg[15]_0\(5),
      I2 => adc0_drpdi_tc(3),
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => adc0_di_mon(5)
    );
\adc0_di_mon[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => \rdata_reg[15]\(6),
      I1 => \rdata_reg[15]_0\(6),
      I2 => adc0_drpdi_tc(4),
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => adc0_di_mon(6)
    );
\adc0_di_mon[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => \rdata_reg[15]\(7),
      I1 => \rdata_reg[15]_0\(7),
      I2 => adc0_drpdi_tc(5),
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => adc0_di_mon(7)
    );
\adc0_di_mon[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => \rdata_reg[15]\(8),
      I1 => \rdata_reg[15]_0\(8),
      I2 => adc0_drpdi_tc(6),
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => adc0_di_mon(8)
    );
\adc0_di_mon[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => \rdata_reg[15]\(9),
      I1 => \rdata_reg[15]_0\(9),
      I2 => adc0_drpdi_tc(7),
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => adc0_di_mon(9)
    );
adc0_dwe_mon_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CA00F000CA0000"
    )
        port map (
      I0 => adc0_drpwe_por,
      I1 => adc0_drp_we,
      I2 => fsm_cs(1),
      I3 => fsm_cs(0),
      I4 => \^q\(0),
      I5 => adc0_drpen_tc,
      O => \^drpwe_por_reg\
    );
drp_RdAck_r_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808FF080808"
    )
        port map (
      I0 => \^fsm_sequential_fsm_cs_reg[0]_0\,
      I1 => \^user_drp_drdy_reg_0\,
      I2 => drp_RdAck_r_reg,
      I3 => drp_RdAck_r_reg_0,
      I4 => drp_RdAck_r_reg_1,
      I5 => drp_RdAck_r_reg_2,
      O => user_drp_drdy_reg_1
    );
\drp_drdy_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_sequential_fsm_cs_reg[2]_1\,
      I1 => \^drpwe_por_reg\,
      O => p_1_out(0)
    );
\drp_drdy_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_out(0),
      Q => drp_drdy_r(0),
      R => adc0_reset_i
    );
\drp_drdy_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => drp_drdy_r(0),
      Q => drp_drdy_r(1),
      R => adc0_reset_i
    );
\drp_drdy_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => drp_drdy_r(1),
      Q => drp_drdy_r(2),
      R => adc0_reset_i
    );
\drp_drdy_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => drp_drdy_r(2),
      Q => drp_drdy_r(3),
      R => adc0_reset_i
    );
dummy_read_den_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => dummy_read_gnt_r,
      I1 => \^q\(0),
      I2 => fsm_cs(1),
      I3 => fsm_cs(0),
      O => dummy_read_den0
    );
dummy_read_den_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dummy_read_den0,
      Q => dummy_read_den,
      R => adc0_reset_i
    );
dummy_read_gnt_held_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A808A80BABF8A80"
    )
        port map (
      I0 => dummy_read_gnt_held,
      I1 => drp_drdy_r(3),
      I2 => write_access,
      I3 => dummy_read_gnt_held_reg_0,
      I4 => dummy_read_gnt_held_i_2_n_0,
      I5 => \^q\(0),
      O => dummy_read_gnt_held_i_1_n_0
    );
dummy_read_gnt_held_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fsm_cs(0),
      I1 => fsm_cs(1),
      O => dummy_read_gnt_held_i_2_n_0
    );
dummy_read_gnt_held_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dummy_read_gnt_held_i_1_n_0,
      Q => dummy_read_gnt_held,
      R => adc0_reset_i
    );
dummy_read_gnt_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => fsm_cs(0),
      I2 => \^q\(0),
      O => dummy_read_gnt
    );
dummy_read_gnt_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dummy_read_gnt,
      Q => dummy_read_gnt_r,
      R => adc0_reset_i
    );
dummy_read_req_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAAAAAAAAAA"
    )
        port map (
      I0 => dummy_read_req_i_2_n_0,
      I1 => dummy_read_req_reg_0,
      I2 => \^fsm_sequential_fsm_cs_reg[0]_0\,
      I3 => dummy_read_req_reg_1,
      I4 => bank10_write,
      I5 => \FSM_onehot_state_reg[2]\(0),
      O => dummy_read_req_i_1_n_0
    );
dummy_read_req_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF57F70000"
    )
        port map (
      I0 => dummy_read_gnt_held,
      I1 => dummy_read_gnt_held_reg_0,
      I2 => write_access,
      I3 => drp_drdy_r(3),
      I4 => dummy_read_req,
      I5 => adc0_reset_i,
      O => dummy_read_req_i_2_n_0
    );
dummy_read_req_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dummy_read_req_i_1_n_0,
      Q => dummy_read_req,
      R => '0'
    );
por_drp_arb_gnt_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => fsm_cs(0),
      I2 => \^q\(0),
      O => por_drp_arb_gnt_i
    );
por_drp_arb_gnt_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => por_drp_arb_gnt_i,
      Q => adc0_por_gnt,
      R => adc0_reset_i
    );
por_drp_drdy_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540000000000000"
    )
        port map (
      I0 => adc0_reset_i,
      I1 => drp_drdy_r(3),
      I2 => write_access,
      I3 => dummy_read_gnt_held_reg_0,
      I4 => \^q\(0),
      I5 => por_drp_drdy_i_2_n_0,
      O => por_drp_drdy_i_1_n_0
    );
por_drp_drdy_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fsm_cs(0),
      I1 => fsm_cs(1),
      O => por_drp_drdy_i_2_n_0
    );
por_drp_drdy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => por_drp_drdy_i_1_n_0,
      Q => \^adc0_drprdy_por\,
      R => '0'
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^adc0_drprdy_por\,
      I1 => \rdata_reg[0]\(0),
      O => E(0)
    );
s_axi_wready_reg_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => drp_RdAck_r_reg,
      I1 => \^user_drp_drdy_reg_0\,
      I2 => \^q\(0),
      I3 => fsm_cs(1),
      I4 => fsm_cs(0),
      O => access_type_reg
    );
tile_config_drp_arb_gnt_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => fsm_cs(0),
      I1 => fsm_cs(1),
      I2 => \^q\(0),
      O => tile_config_drp_arb_gnt_i
    );
tile_config_drp_arb_gnt_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_drp_arb_gnt_i,
      Q => tc_gnt_adc0,
      R => adc0_reset_i
    );
tile_config_drp_drdy_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => user_drp_drdy_reg_2(0),
      I1 => user_drp_drdy_reg_3,
      I2 => drp_drdy_r(3),
      I3 => write_access,
      I4 => dummy_read_gnt_held_reg_0,
      I5 => tile_config_drp_arb_gnt_i,
      O => tile_config_drp_drdy_i_1_n_0
    );
tile_config_drp_drdy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_drp_drdy_i_1_n_0,
      Q => adc0_drprdy_tc,
      R => '0'
    );
user_drp_drdy_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => user_drp_drdy_reg_2(0),
      I1 => user_drp_drdy_reg_3,
      I2 => drp_drdy_r(3),
      I3 => write_access,
      I4 => dummy_read_gnt_held_reg_0,
      I5 => \^fsm_sequential_fsm_cs_reg[0]_0\,
      O => user_drp_drdy_i_1_n_0
    );
user_drp_drdy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => user_drp_drdy_i_1_n_0,
      Q => \^user_drp_drdy_reg_0\,
      R => '0'
    );
write_access_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^drpwe_por_reg\,
      I1 => \^fsm_sequential_fsm_cs_reg[2]_1\,
      I2 => write_access,
      O => write_access_i_1_n_0
    );
write_access_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => write_access_i_1_n_0,
      Q => write_access,
      R => adc0_reset_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_arbiter_27 is
  port (
    user_drp_drdy_reg_0 : out STD_LOGIC;
    tile_config_drp_arb_gnt_reg_0 : out STD_LOGIC;
    adc1_drprdy_tc : out STD_LOGIC;
    adc1_por_gnt : out STD_LOGIC;
    adc1_drprdy_por : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    adc1_daddr_mon : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \FSM_sequential_fsm_cs_reg[0]_0\ : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_1\ : out STD_LOGIC;
    adc1_di_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \FSM_sequential_fsm_cs_reg[2]_2\ : out STD_LOGIC;
    drpwe_por_reg : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_3\ : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[0]_1\ : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[1]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_2_in : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \FSM_onehot_state_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rdata_reg[15]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \rdata_reg[15]_0\ : in STD_LOGIC;
    \rdata_reg[15]_1\ : in STD_LOGIC;
    \rdata_reg[15]_2\ : in STD_LOGIC;
    \rdata_reg[15]_3\ : in STD_LOGIC;
    \rdata_reg[15]_4\ : in STD_LOGIC;
    \rdata_reg[15]_5\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \rdata_reg[15]_6\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc1_drpdi_tc : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \adc1_di_mon[1]_INST_0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \adc1_di_mon[1]_INST_0_1\ : in STD_LOGIC;
    adc1_drpwe_por : in STD_LOGIC;
    adc1_drp_we : in STD_LOGIC;
    adc1_drpen_tc : in STD_LOGIC;
    \drp_drdy_r_reg[0]_0\ : in STD_LOGIC;
    adc1_drpen_por : in STD_LOGIC;
    adc1_drpaddr_por : in STD_LOGIC_VECTOR ( 0 to 0 );
    user_drp_drdy_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    user_drp_drdy_reg_2 : in STD_LOGIC;
    dummy_read_gnt_held_reg_0 : in STD_LOGIC;
    dummy_read_req_reg_0 : in STD_LOGIC;
    dummy_read_req_reg_1 : in STD_LOGIC;
    bank12_write : in STD_LOGIC;
    tc_req_adc1 : in STD_LOGIC;
    adc1_dreq_mon : in STD_LOGIC;
    adc1_por_req : in STD_LOGIC;
    \rdata_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_arbiter_27 : entity is "design_1_usp_rf_data_converter_0_0_drp_arbiter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_arbiter_27;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_arbiter_27 is
  signal \FSM_sequential_fsm_cs[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_fsm_cs_reg[0]_0\ : STD_LOGIC;
  signal \^fsm_sequential_fsm_cs_reg[0]_1\ : STD_LOGIC;
  signal \^fsm_sequential_fsm_cs_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_sequential_fsm_cs_reg[2]_1\ : STD_LOGIC;
  signal \^fsm_sequential_fsm_cs_reg[2]_2\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \adc1_daddr_mon[5]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \adc1_di_mon[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \^adc1_drprdy_por\ : STD_LOGIC;
  signal drp_drdy_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^drpwe_por_reg\ : STD_LOGIC;
  signal dummy_read_den : STD_LOGIC;
  signal dummy_read_den0 : STD_LOGIC;
  signal dummy_read_gnt : STD_LOGIC;
  signal dummy_read_gnt_held : STD_LOGIC;
  signal \dummy_read_gnt_held_i_1__0_n_0\ : STD_LOGIC;
  signal \dummy_read_gnt_held_i_2__0_n_0\ : STD_LOGIC;
  signal dummy_read_gnt_r : STD_LOGIC;
  signal dummy_read_req : STD_LOGIC;
  signal \dummy_read_req_i_1__0_n_0\ : STD_LOGIC;
  signal \dummy_read_req_i_2__0_n_0\ : STD_LOGIC;
  signal fsm_cs : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal por_drp_arb_gnt_i : STD_LOGIC;
  signal \por_drp_drdy_i_1__0_n_0\ : STD_LOGIC;
  signal \por_drp_drdy_i_2__0_n_0\ : STD_LOGIC;
  signal tile_config_drp_arb_gnt_i : STD_LOGIC;
  signal \tile_config_drp_drdy_i_1__0_n_0\ : STD_LOGIC;
  signal \user_drp_drdy_i_1__0_n_0\ : STD_LOGIC;
  signal \^user_drp_drdy_reg_0\ : STD_LOGIC;
  signal write_access : STD_LOGIC;
  signal \write_access_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_cs[0]_i_1__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_cs[1]_i_2__0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_cs[2]_i_2__0\ : label is "soft_lutpair39";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_cs_reg[0]\ : label is "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_cs_reg[1]\ : label is "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_cs_reg[2]\ : label is "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000";
  attribute SOFT_HLUTNM of \adc1_daddr_mon[10]_INST_0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \adc1_daddr_mon[10]_INST_0_i_2\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \adc1_daddr_mon[5]_INST_0_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \adc1_daddr_mon[6]_INST_0_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \adc1_daddr_mon[6]_INST_0_i_2\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \adc1_daddr_mon[7]_INST_0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \adc1_daddr_mon[8]_INST_0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \adc1_daddr_mon[9]_INST_0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of adc1_den_mon_INST_0_i_2 : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of adc1_dgnt_mon_INST_0 : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \drp_drdy_r[0]_i_1__0\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \dummy_read_den_i_1__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \dummy_read_gnt_held_i_2__0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \dummy_read_gnt_r_i_1__0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \por_drp_arb_gnt_i_1__0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \tile_config_drp_arb_gnt_i_1__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \write_access_i_1__0\ : label is "soft_lutpair40";
begin
  \FSM_sequential_fsm_cs_reg[0]_0\ <= \^fsm_sequential_fsm_cs_reg[0]_0\;
  \FSM_sequential_fsm_cs_reg[0]_1\ <= \^fsm_sequential_fsm_cs_reg[0]_1\;
  \FSM_sequential_fsm_cs_reg[1]_0\ <= \^fsm_sequential_fsm_cs_reg[1]_0\;
  \FSM_sequential_fsm_cs_reg[2]_1\ <= \^fsm_sequential_fsm_cs_reg[2]_1\;
  \FSM_sequential_fsm_cs_reg[2]_2\ <= \^fsm_sequential_fsm_cs_reg[2]_2\;
  Q(0) <= \^q\(0);
  adc1_drprdy_por <= \^adc1_drprdy_por\;
  drpwe_por_reg <= \^drpwe_por_reg\;
  user_drp_drdy_reg_0 <= \^user_drp_drdy_reg_0\;
\FSM_onehot_state[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08000800FFFF0800"
    )
        port map (
      I0 => \^q\(0),
      I1 => fsm_cs(1),
      I2 => fsm_cs(0),
      I3 => \FSM_onehot_state_reg[2]\(0),
      I4 => \FSM_onehot_state_reg[2]\(1),
      I5 => \^user_drp_drdy_reg_0\,
      O => \FSM_sequential_fsm_cs_reg[2]_0\(0)
    );
\FSM_sequential_fsm_cs[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^q\(0),
      I1 => fsm_cs(1),
      I2 => dummy_read_req,
      O => \FSM_sequential_fsm_cs[0]_i_1__0_n_0\
    );
\FSM_sequential_fsm_cs[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000BAAA3020"
    )
        port map (
      I0 => tc_req_adc1,
      I1 => dummy_read_req,
      I2 => \FSM_sequential_fsm_cs[1]_i_2__0_n_0\,
      I3 => adc1_dreq_mon,
      I4 => \^fsm_sequential_fsm_cs_reg[1]_0\,
      I5 => \^q\(0),
      O => \FSM_sequential_fsm_cs[1]_i_1__0_n_0\
    );
\FSM_sequential_fsm_cs[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F01"
    )
        port map (
      I0 => adc1_por_req,
      I1 => fsm_cs(1),
      I2 => fsm_cs(0),
      I3 => tc_req_adc1,
      O => \FSM_sequential_fsm_cs[1]_i_2__0_n_0\
    );
\FSM_sequential_fsm_cs[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F888CCA8A8A8A8"
    )
        port map (
      I0 => \FSM_sequential_fsm_cs[2]_i_2__0_n_0\,
      I1 => adc1_por_req,
      I2 => adc1_dreq_mon,
      I3 => fsm_cs(0),
      I4 => fsm_cs(1),
      I5 => \^q\(0),
      O => \FSM_sequential_fsm_cs[2]_i_1__0_n_0\
    );
\FSM_sequential_fsm_cs[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => dummy_read_req,
      I1 => tc_req_adc1,
      I2 => fsm_cs(1),
      I3 => fsm_cs(0),
      O => \FSM_sequential_fsm_cs[2]_i_2__0_n_0\
    );
\FSM_sequential_fsm_cs_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_fsm_cs[0]_i_1__0_n_0\,
      Q => fsm_cs(0),
      R => p_2_in
    );
\FSM_sequential_fsm_cs_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_fsm_cs[1]_i_1__0_n_0\,
      Q => fsm_cs(1),
      R => p_2_in
    );
\FSM_sequential_fsm_cs_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_fsm_cs[2]_i_1__0_n_0\,
      Q => \^q\(0),
      R => p_2_in
    );
\adc1_daddr_mon[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAFFEAEAEAEAEA"
    )
        port map (
      I0 => \adc1_daddr_mon[5]_INST_0_i_1_n_0\,
      I1 => \^fsm_sequential_fsm_cs_reg[0]_0\,
      I2 => \rdata_reg[15]\(0),
      I3 => \rdata_reg[15]_1\,
      I4 => \rdata_reg[15]_4\,
      I5 => \^fsm_sequential_fsm_cs_reg[2]_1\,
      O => adc1_daddr_mon(0)
    );
\adc1_daddr_mon[10]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFA002"
    )
        port map (
      I0 => \rdata_reg[15]\(6),
      I1 => fsm_cs(0),
      I2 => \^q\(0),
      I3 => fsm_cs(1),
      I4 => \rdata_reg[15]_0\,
      O => adc1_daddr_mon(6)
    );
\adc1_daddr_mon[10]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(0),
      I1 => fsm_cs(0),
      I2 => fsm_cs(1),
      O => \FSM_sequential_fsm_cs_reg[2]_3\
    );
\adc1_daddr_mon[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAFFEAEAEAEAEA"
    )
        port map (
      I0 => \adc1_daddr_mon[5]_INST_0_i_1_n_0\,
      I1 => \^fsm_sequential_fsm_cs_reg[0]_0\,
      I2 => \rdata_reg[15]\(1),
      I3 => \rdata_reg[15]_1\,
      I4 => \rdata_reg[15]_3\,
      I5 => \^fsm_sequential_fsm_cs_reg[2]_1\,
      O => adc1_daddr_mon(1)
    );
\adc1_daddr_mon[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAFFEAEAEAEAEA"
    )
        port map (
      I0 => \adc1_daddr_mon[5]_INST_0_i_1_n_0\,
      I1 => \^fsm_sequential_fsm_cs_reg[0]_0\,
      I2 => \rdata_reg[15]\(2),
      I3 => \rdata_reg[15]_1\,
      I4 => \rdata_reg[15]_2\,
      I5 => \^fsm_sequential_fsm_cs_reg[2]_1\,
      O => adc1_daddr_mon(2)
    );
\adc1_daddr_mon[5]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => fsm_cs(0),
      I2 => \^q\(0),
      I3 => adc1_drpaddr_por(0),
      O => \adc1_daddr_mon[5]_INST_0_i_1_n_0\
    );
\adc1_daddr_mon[6]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^q\(0),
      I1 => fsm_cs(0),
      I2 => fsm_cs(1),
      O => \^fsm_sequential_fsm_cs_reg[2]_1\
    );
\adc1_daddr_mon[6]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C1"
    )
        port map (
      I0 => fsm_cs(0),
      I1 => \^q\(0),
      I2 => fsm_cs(1),
      O => \^fsm_sequential_fsm_cs_reg[0]_0\
    );
\adc1_daddr_mon[7]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8900"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => \^q\(0),
      I2 => fsm_cs(0),
      I3 => \rdata_reg[15]\(3),
      O => adc1_daddr_mon(3)
    );
\adc1_daddr_mon[8]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFA002"
    )
        port map (
      I0 => \rdata_reg[15]\(4),
      I1 => fsm_cs(0),
      I2 => \^q\(0),
      I3 => fsm_cs(1),
      I4 => \rdata_reg[15]_0\,
      O => adc1_daddr_mon(4)
    );
\adc1_daddr_mon[9]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFA002"
    )
        port map (
      I0 => \rdata_reg[15]\(5),
      I1 => fsm_cs(0),
      I2 => \^q\(0),
      I3 => fsm_cs(1),
      I4 => \rdata_reg[15]_0\,
      O => adc1_daddr_mon(5)
    );
adc1_den_mon_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABEAABAAAAEAAAA"
    )
        port map (
      I0 => \drp_drdy_r_reg[0]_0\,
      I1 => \^q\(0),
      I2 => fsm_cs(0),
      I3 => fsm_cs(1),
      I4 => adc1_drpen_por,
      I5 => dummy_read_den,
      O => \^fsm_sequential_fsm_cs_reg[2]_2\
    );
adc1_den_mon_INST_0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => fsm_cs(0),
      O => \^fsm_sequential_fsm_cs_reg[1]_0\
    );
adc1_dgnt_mon_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => fsm_cs(0),
      I1 => fsm_cs(1),
      I2 => \^q\(0),
      O => \^fsm_sequential_fsm_cs_reg[0]_1\
    );
\adc1_di_mon[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => \rdata_reg[15]_5\(0),
      I1 => \rdata_reg[15]_6\(0),
      I2 => adc1_drpdi_tc(0),
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => adc1_di_mon(0)
    );
\adc1_di_mon[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => \rdata_reg[15]_5\(10),
      I1 => \rdata_reg[15]_6\(10),
      I2 => adc1_drpdi_tc(8),
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => adc1_di_mon(10)
    );
\adc1_di_mon[11]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => \rdata_reg[15]_5\(11),
      I1 => \rdata_reg[15]_6\(11),
      I2 => adc1_drpdi_tc(9),
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => adc1_di_mon(11)
    );
\adc1_di_mon[12]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => \rdata_reg[15]_5\(12),
      I1 => \rdata_reg[15]_6\(12),
      I2 => adc1_drpdi_tc(10),
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => adc1_di_mon(12)
    );
\adc1_di_mon[13]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => \rdata_reg[15]_5\(13),
      I1 => \rdata_reg[15]_6\(13),
      I2 => adc1_drpdi_tc(11),
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => adc1_di_mon(13)
    );
\adc1_di_mon[14]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => \rdata_reg[15]_5\(14),
      I1 => \rdata_reg[15]_6\(14),
      I2 => adc1_drpdi_tc(12),
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => adc1_di_mon(14)
    );
\adc1_di_mon[15]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => \rdata_reg[15]_5\(15),
      I1 => \rdata_reg[15]_6\(15),
      I2 => adc1_drpdi_tc(13),
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => adc1_di_mon(15)
    );
\adc1_di_mon[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB1A11000"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => fsm_cs(0),
      I2 => \^q\(0),
      I3 => \rdata_reg[15]_5\(1),
      I4 => \rdata_reg[15]_6\(1),
      I5 => \adc1_di_mon[2]_INST_0_i_1_n_0\,
      O => adc1_di_mon(1)
    );
\adc1_di_mon[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB1A11000"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => fsm_cs(0),
      I2 => \^q\(0),
      I3 => \rdata_reg[15]_5\(2),
      I4 => \rdata_reg[15]_6\(2),
      I5 => \adc1_di_mon[2]_INST_0_i_1_n_0\,
      O => adc1_di_mon(2)
    );
\adc1_di_mon[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => fsm_cs(0),
      I2 => \^q\(0),
      I3 => \adc1_di_mon[1]_INST_0_0\(0),
      I4 => \adc1_di_mon[1]_INST_0_1\,
      I5 => \rdata_reg[15]_1\,
      O => \adc1_di_mon[2]_INST_0_i_1_n_0\
    );
\adc1_di_mon[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => \rdata_reg[15]_5\(3),
      I1 => \rdata_reg[15]_6\(3),
      I2 => adc1_drpdi_tc(1),
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => adc1_di_mon(3)
    );
\adc1_di_mon[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => \rdata_reg[15]_5\(4),
      I1 => \rdata_reg[15]_6\(4),
      I2 => adc1_drpdi_tc(2),
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => adc1_di_mon(4)
    );
\adc1_di_mon[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => \rdata_reg[15]_5\(5),
      I1 => \rdata_reg[15]_6\(5),
      I2 => adc1_drpdi_tc(3),
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => adc1_di_mon(5)
    );
\adc1_di_mon[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => \rdata_reg[15]_5\(6),
      I1 => \rdata_reg[15]_6\(6),
      I2 => adc1_drpdi_tc(4),
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => adc1_di_mon(6)
    );
\adc1_di_mon[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => \rdata_reg[15]_5\(7),
      I1 => \rdata_reg[15]_6\(7),
      I2 => adc1_drpdi_tc(5),
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => adc1_di_mon(7)
    );
\adc1_di_mon[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => \rdata_reg[15]_5\(8),
      I1 => \rdata_reg[15]_6\(8),
      I2 => adc1_drpdi_tc(6),
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => adc1_di_mon(8)
    );
\adc1_di_mon[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => \rdata_reg[15]_5\(9),
      I1 => \rdata_reg[15]_6\(9),
      I2 => adc1_drpdi_tc(7),
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => adc1_di_mon(9)
    );
adc1_dwe_mon_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CA00F000CA0000"
    )
        port map (
      I0 => adc1_drpwe_por,
      I1 => adc1_drp_we,
      I2 => fsm_cs(1),
      I3 => fsm_cs(0),
      I4 => \^q\(0),
      I5 => adc1_drpen_tc,
      O => \^drpwe_por_reg\
    );
\drp_drdy_r[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_sequential_fsm_cs_reg[2]_2\,
      I1 => \^drpwe_por_reg\,
      O => p_1_out(0)
    );
\drp_drdy_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_out(0),
      Q => drp_drdy_r(0),
      R => p_2_in
    );
\drp_drdy_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => drp_drdy_r(0),
      Q => drp_drdy_r(1),
      R => p_2_in
    );
\drp_drdy_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => drp_drdy_r(1),
      Q => drp_drdy_r(2),
      R => p_2_in
    );
\drp_drdy_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => drp_drdy_r(2),
      Q => drp_drdy_r(3),
      R => p_2_in
    );
\dummy_read_den_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => dummy_read_gnt_r,
      I1 => \^q\(0),
      I2 => fsm_cs(1),
      I3 => fsm_cs(0),
      O => dummy_read_den0
    );
dummy_read_den_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dummy_read_den0,
      Q => dummy_read_den,
      R => p_2_in
    );
\dummy_read_gnt_held_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A808A80BABF8A80"
    )
        port map (
      I0 => dummy_read_gnt_held,
      I1 => drp_drdy_r(3),
      I2 => write_access,
      I3 => dummy_read_gnt_held_reg_0,
      I4 => \dummy_read_gnt_held_i_2__0_n_0\,
      I5 => \^q\(0),
      O => \dummy_read_gnt_held_i_1__0_n_0\
    );
\dummy_read_gnt_held_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fsm_cs(0),
      I1 => fsm_cs(1),
      O => \dummy_read_gnt_held_i_2__0_n_0\
    );
dummy_read_gnt_held_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \dummy_read_gnt_held_i_1__0_n_0\,
      Q => dummy_read_gnt_held,
      R => p_2_in
    );
\dummy_read_gnt_r_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => fsm_cs(0),
      I2 => \^q\(0),
      O => dummy_read_gnt
    );
dummy_read_gnt_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dummy_read_gnt,
      Q => dummy_read_gnt_r,
      R => p_2_in
    );
\dummy_read_req_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAAAAAAAAAA"
    )
        port map (
      I0 => \dummy_read_req_i_2__0_n_0\,
      I1 => dummy_read_req_reg_0,
      I2 => \^fsm_sequential_fsm_cs_reg[0]_1\,
      I3 => dummy_read_req_reg_1,
      I4 => bank12_write,
      I5 => \FSM_onehot_state_reg[2]\(0),
      O => \dummy_read_req_i_1__0_n_0\
    );
\dummy_read_req_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF57F70000"
    )
        port map (
      I0 => dummy_read_gnt_held,
      I1 => dummy_read_gnt_held_reg_0,
      I2 => write_access,
      I3 => drp_drdy_r(3),
      I4 => dummy_read_req,
      I5 => p_2_in,
      O => \dummy_read_req_i_2__0_n_0\
    );
dummy_read_req_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \dummy_read_req_i_1__0_n_0\,
      Q => dummy_read_req,
      R => '0'
    );
\por_drp_arb_gnt_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => fsm_cs(0),
      I2 => \^q\(0),
      O => por_drp_arb_gnt_i
    );
por_drp_arb_gnt_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => por_drp_arb_gnt_i,
      Q => adc1_por_gnt,
      R => p_2_in
    );
\por_drp_drdy_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540000000000000"
    )
        port map (
      I0 => p_2_in,
      I1 => drp_drdy_r(3),
      I2 => write_access,
      I3 => dummy_read_gnt_held_reg_0,
      I4 => \^q\(0),
      I5 => \por_drp_drdy_i_2__0_n_0\,
      O => \por_drp_drdy_i_1__0_n_0\
    );
\por_drp_drdy_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fsm_cs(0),
      I1 => fsm_cs(1),
      O => \por_drp_drdy_i_2__0_n_0\
    );
por_drp_drdy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \por_drp_drdy_i_1__0_n_0\,
      Q => \^adc1_drprdy_por\,
      R => '0'
    );
\rdata[15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^adc1_drprdy_por\,
      I1 => \rdata_reg[0]\(0),
      O => E(0)
    );
\tile_config_drp_arb_gnt_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => fsm_cs(0),
      I1 => fsm_cs(1),
      I2 => \^q\(0),
      O => tile_config_drp_arb_gnt_i
    );
tile_config_drp_arb_gnt_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_drp_arb_gnt_i,
      Q => tile_config_drp_arb_gnt_reg_0,
      R => p_2_in
    );
\tile_config_drp_drdy_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => user_drp_drdy_reg_1(0),
      I1 => user_drp_drdy_reg_2,
      I2 => drp_drdy_r(3),
      I3 => write_access,
      I4 => dummy_read_gnt_held_reg_0,
      I5 => tile_config_drp_arb_gnt_i,
      O => \tile_config_drp_drdy_i_1__0_n_0\
    );
tile_config_drp_drdy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \tile_config_drp_drdy_i_1__0_n_0\,
      Q => adc1_drprdy_tc,
      R => '0'
    );
\user_drp_drdy_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => user_drp_drdy_reg_1(0),
      I1 => user_drp_drdy_reg_2,
      I2 => drp_drdy_r(3),
      I3 => write_access,
      I4 => dummy_read_gnt_held_reg_0,
      I5 => \^fsm_sequential_fsm_cs_reg[0]_1\,
      O => \user_drp_drdy_i_1__0_n_0\
    );
user_drp_drdy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \user_drp_drdy_i_1__0_n_0\,
      Q => \^user_drp_drdy_reg_0\,
      R => '0'
    );
\write_access_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^drpwe_por_reg\,
      I1 => \^fsm_sequential_fsm_cs_reg[2]_2\,
      I2 => write_access,
      O => \write_access_i_1__0_n_0\
    );
write_access_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \write_access_i_1__0_n_0\,
      Q => write_access,
      R => p_2_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_arbiter_28 is
  port (
    user_drp_drdy_reg_0 : out STD_LOGIC;
    tile_config_drp_arb_gnt : out STD_LOGIC;
    adc2_drprdy_tc : out STD_LOGIC;
    adc2_por_gnt : out STD_LOGIC;
    adc2_drprdy_por : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    user_drp_drdy_reg_1 : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[0]_0\ : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_1\ : out STD_LOGIC;
    drpwe_por_reg : out STD_LOGIC;
    adc2_daddr_mon : out STD_LOGIC_VECTOR ( 6 downto 0 );
    adc2_di_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \FSM_sequential_fsm_cs_reg[0]_1\ : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_2\ : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_3\ : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[1]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_3_in : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \FSM_onehot_state_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    drp_RdAck_r_reg : in STD_LOGIC;
    drp_RdAck_r_reg_0 : in STD_LOGIC;
    drp_RdAck_r_reg_1 : in STD_LOGIC;
    drp_RdAck_r_reg_2 : in STD_LOGIC;
    adc2_drpwe_por : in STD_LOGIC;
    adc2_drp_we : in STD_LOGIC;
    adc2_drpen_tc : in STD_LOGIC;
    \drp_drdy_r_reg[0]_0\ : in STD_LOGIC;
    adc2_drpen_por : in STD_LOGIC;
    adc2_drpaddr_por : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rdata_reg[15]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \rdata_reg[15]_0\ : in STD_LOGIC;
    \rdata_reg[15]_1\ : in STD_LOGIC;
    \rdata_reg[15]_2\ : in STD_LOGIC;
    \rdata_reg[15]_3\ : in STD_LOGIC;
    \rdata_reg[15]_4\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \rdata_reg[15]_5\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \rdata_reg[15]_6\ : in STD_LOGIC;
    tile_index : in STD_LOGIC_VECTOR ( 0 to 0 );
    \adc2_di_mon[1]_INST_0_0\ : in STD_LOGIC;
    \adc2_di_mon[1]_INST_0_1\ : in STD_LOGIC;
    \rdata_reg[15]_7\ : in STD_LOGIC;
    \rdata_reg[15]_8\ : in STD_LOGIC;
    \rdata_reg[15]_9\ : in STD_LOGIC;
    \rdata_reg[15]_10\ : in STD_LOGIC;
    \rdata_reg[15]_11\ : in STD_LOGIC;
    \rdata_reg[15]_12\ : in STD_LOGIC;
    \rdata_reg[15]_13\ : in STD_LOGIC;
    \rdata_reg[15]_14\ : in STD_LOGIC;
    \rdata_reg[15]_15\ : in STD_LOGIC;
    \rdata_reg[15]_16\ : in STD_LOGIC;
    \rdata_reg[15]_17\ : in STD_LOGIC;
    \rdata_reg[15]_18\ : in STD_LOGIC;
    \rdata_reg[15]_19\ : in STD_LOGIC;
    user_drp_drdy_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    user_drp_drdy_reg_3 : in STD_LOGIC;
    dummy_read_gnt_held_reg_0 : in STD_LOGIC;
    dummy_read_req_reg_0 : in STD_LOGIC;
    dummy_read_req_reg_1 : in STD_LOGIC;
    bank14_write : in STD_LOGIC;
    tc_req_adc2 : in STD_LOGIC;
    adc2_dreq_mon : in STD_LOGIC;
    adc2_por_req : in STD_LOGIC;
    \rdata_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_arbiter_28 : entity is "design_1_usp_rf_data_converter_0_0_drp_arbiter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_arbiter_28;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_arbiter_28 is
  signal \FSM_sequential_fsm_cs[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_fsm_cs_reg[0]_0\ : STD_LOGIC;
  signal \^fsm_sequential_fsm_cs_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_sequential_fsm_cs_reg[2]_1\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \adc2_di_mon[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \^adc2_drprdy_por\ : STD_LOGIC;
  signal drp_drdy_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^drpwe_por_reg\ : STD_LOGIC;
  signal dummy_read_den : STD_LOGIC;
  signal dummy_read_den0 : STD_LOGIC;
  signal dummy_read_gnt : STD_LOGIC;
  signal dummy_read_gnt_held : STD_LOGIC;
  signal \dummy_read_gnt_held_i_1__1_n_0\ : STD_LOGIC;
  signal \dummy_read_gnt_held_i_2__1_n_0\ : STD_LOGIC;
  signal dummy_read_gnt_r : STD_LOGIC;
  signal dummy_read_req : STD_LOGIC;
  signal \dummy_read_req_i_1__1_n_0\ : STD_LOGIC;
  signal \dummy_read_req_i_2__1_n_0\ : STD_LOGIC;
  signal fsm_cs : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal por_drp_arb_gnt_i : STD_LOGIC;
  signal \por_drp_drdy_i_1__1_n_0\ : STD_LOGIC;
  signal \por_drp_drdy_i_2__1_n_0\ : STD_LOGIC;
  signal tile_config_drp_arb_gnt_i : STD_LOGIC;
  signal \tile_config_drp_drdy_i_1__1_n_0\ : STD_LOGIC;
  signal \user_drp_drdy_i_1__1_n_0\ : STD_LOGIC;
  signal \^user_drp_drdy_reg_0\ : STD_LOGIC;
  signal write_access : STD_LOGIC;
  signal \write_access_i_1__1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_cs[0]_i_1__1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_cs[1]_i_2__1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_cs[2]_i_2__1\ : label is "soft_lutpair47";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_cs_reg[0]\ : label is "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_cs_reg[1]\ : label is "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_cs_reg[2]\ : label is "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000";
  attribute SOFT_HLUTNM of \adc2_daddr_mon[10]_INST_0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \adc2_daddr_mon[10]_INST_0_i_2\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \adc2_daddr_mon[6]_INST_0_i_2\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \adc2_daddr_mon[6]_INST_0_i_3\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \adc2_daddr_mon[7]_INST_0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \adc2_daddr_mon[8]_INST_0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \adc2_daddr_mon[9]_INST_0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of adc2_den_mon_INST_0_i_2 : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of adc2_dgnt_mon_INST_0 : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \drp_drdy_r[0]_i_1__1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \dummy_read_den_i_1__1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \dummy_read_gnt_held_i_2__1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \dummy_read_gnt_r_i_1__1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \por_drp_arb_gnt_i_1__1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \por_drp_drdy_i_2__1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \tile_config_drp_arb_gnt_i_1__1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \write_access_i_1__1\ : label is "soft_lutpair50";
begin
  \FSM_sequential_fsm_cs_reg[0]_0\ <= \^fsm_sequential_fsm_cs_reg[0]_0\;
  \FSM_sequential_fsm_cs_reg[1]_0\ <= \^fsm_sequential_fsm_cs_reg[1]_0\;
  \FSM_sequential_fsm_cs_reg[2]_1\ <= \^fsm_sequential_fsm_cs_reg[2]_1\;
  Q(0) <= \^q\(0);
  adc2_drprdy_por <= \^adc2_drprdy_por\;
  drpwe_por_reg <= \^drpwe_por_reg\;
  user_drp_drdy_reg_0 <= \^user_drp_drdy_reg_0\;
\FSM_onehot_state[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08000800FFFF0800"
    )
        port map (
      I0 => \^q\(0),
      I1 => fsm_cs(1),
      I2 => fsm_cs(0),
      I3 => \FSM_onehot_state_reg[2]\(0),
      I4 => \FSM_onehot_state_reg[2]\(1),
      I5 => \^user_drp_drdy_reg_0\,
      O => \FSM_sequential_fsm_cs_reg[2]_0\(0)
    );
\FSM_sequential_fsm_cs[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^q\(0),
      I1 => fsm_cs(1),
      I2 => dummy_read_req,
      O => \FSM_sequential_fsm_cs[0]_i_1__1_n_0\
    );
\FSM_sequential_fsm_cs[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000BAAA3020"
    )
        port map (
      I0 => tc_req_adc2,
      I1 => dummy_read_req,
      I2 => \FSM_sequential_fsm_cs[1]_i_2__1_n_0\,
      I3 => adc2_dreq_mon,
      I4 => \^fsm_sequential_fsm_cs_reg[1]_0\,
      I5 => \^q\(0),
      O => \FSM_sequential_fsm_cs[1]_i_1__1_n_0\
    );
\FSM_sequential_fsm_cs[1]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F01"
    )
        port map (
      I0 => adc2_por_req,
      I1 => fsm_cs(1),
      I2 => fsm_cs(0),
      I3 => tc_req_adc2,
      O => \FSM_sequential_fsm_cs[1]_i_2__1_n_0\
    );
\FSM_sequential_fsm_cs[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F888CCA8A8A8A8"
    )
        port map (
      I0 => \FSM_sequential_fsm_cs[2]_i_2__1_n_0\,
      I1 => adc2_por_req,
      I2 => adc2_dreq_mon,
      I3 => fsm_cs(0),
      I4 => fsm_cs(1),
      I5 => \^q\(0),
      O => \FSM_sequential_fsm_cs[2]_i_1__1_n_0\
    );
\FSM_sequential_fsm_cs[2]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => dummy_read_req,
      I1 => tc_req_adc2,
      I2 => fsm_cs(1),
      I3 => fsm_cs(0),
      O => \FSM_sequential_fsm_cs[2]_i_2__1_n_0\
    );
\FSM_sequential_fsm_cs_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_fsm_cs[0]_i_1__1_n_0\,
      Q => fsm_cs(0),
      R => p_3_in
    );
\FSM_sequential_fsm_cs_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_fsm_cs[1]_i_1__1_n_0\,
      Q => fsm_cs(1),
      R => p_3_in
    );
\FSM_sequential_fsm_cs_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_fsm_cs[2]_i_1__1_n_0\,
      Q => \^q\(0),
      R => p_3_in
    );
\adc2_daddr_mon[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => adc2_drpaddr_por(0),
      I1 => \rdata_reg[15]\(0),
      I2 => \rdata_reg[15]_0\,
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => adc2_daddr_mon(0)
    );
\adc2_daddr_mon[10]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFA002"
    )
        port map (
      I0 => \rdata_reg[15]\(6),
      I1 => fsm_cs(0),
      I2 => \^q\(0),
      I3 => fsm_cs(1),
      I4 => \rdata_reg[15]_3\,
      O => adc2_daddr_mon(6)
    );
\adc2_daddr_mon[10]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(0),
      I1 => fsm_cs(0),
      I2 => fsm_cs(1),
      O => \FSM_sequential_fsm_cs_reg[2]_2\
    );
\adc2_daddr_mon[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => adc2_drpaddr_por(0),
      I1 => \rdata_reg[15]\(1),
      I2 => \rdata_reg[15]_1\,
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => adc2_daddr_mon(1)
    );
\adc2_daddr_mon[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => adc2_drpaddr_por(0),
      I1 => \rdata_reg[15]\(2),
      I2 => \rdata_reg[15]_2\,
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => adc2_daddr_mon(2)
    );
\adc2_daddr_mon[6]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^q\(0),
      I1 => fsm_cs(0),
      I2 => fsm_cs(1),
      O => \FSM_sequential_fsm_cs_reg[2]_3\
    );
\adc2_daddr_mon[6]_INST_0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C1"
    )
        port map (
      I0 => fsm_cs(0),
      I1 => \^q\(0),
      I2 => fsm_cs(1),
      O => \FSM_sequential_fsm_cs_reg[0]_1\
    );
\adc2_daddr_mon[7]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8900"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => \^q\(0),
      I2 => fsm_cs(0),
      I3 => \rdata_reg[15]\(3),
      O => adc2_daddr_mon(3)
    );
\adc2_daddr_mon[8]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFA002"
    )
        port map (
      I0 => \rdata_reg[15]\(4),
      I1 => fsm_cs(0),
      I2 => \^q\(0),
      I3 => fsm_cs(1),
      I4 => \rdata_reg[15]_3\,
      O => adc2_daddr_mon(4)
    );
\adc2_daddr_mon[9]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFA002"
    )
        port map (
      I0 => \rdata_reg[15]\(5),
      I1 => fsm_cs(0),
      I2 => \^q\(0),
      I3 => fsm_cs(1),
      I4 => \rdata_reg[15]_3\,
      O => adc2_daddr_mon(5)
    );
adc2_den_mon_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABEAABAAAAEAAAA"
    )
        port map (
      I0 => \drp_drdy_r_reg[0]_0\,
      I1 => \^q\(0),
      I2 => fsm_cs(0),
      I3 => fsm_cs(1),
      I4 => adc2_drpen_por,
      I5 => dummy_read_den,
      O => \^fsm_sequential_fsm_cs_reg[2]_1\
    );
adc2_den_mon_INST_0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => fsm_cs(0),
      O => \^fsm_sequential_fsm_cs_reg[1]_0\
    );
adc2_dgnt_mon_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => fsm_cs(0),
      I1 => fsm_cs(1),
      I2 => \^q\(0),
      O => \^fsm_sequential_fsm_cs_reg[0]_0\
    );
\adc2_di_mon[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => \rdata_reg[15]_4\(0),
      I1 => \rdata_reg[15]_5\(0),
      I2 => \rdata_reg[15]_6\,
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => adc2_di_mon(0)
    );
\adc2_di_mon[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => \rdata_reg[15]_4\(10),
      I1 => \rdata_reg[15]_5\(10),
      I2 => \rdata_reg[15]_14\,
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => adc2_di_mon(10)
    );
\adc2_di_mon[11]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => \rdata_reg[15]_4\(11),
      I1 => \rdata_reg[15]_5\(11),
      I2 => \rdata_reg[15]_15\,
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => adc2_di_mon(11)
    );
\adc2_di_mon[12]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => \rdata_reg[15]_4\(12),
      I1 => \rdata_reg[15]_5\(12),
      I2 => \rdata_reg[15]_16\,
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => adc2_di_mon(12)
    );
\adc2_di_mon[13]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => \rdata_reg[15]_4\(13),
      I1 => \rdata_reg[15]_5\(13),
      I2 => \rdata_reg[15]_17\,
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => adc2_di_mon(13)
    );
\adc2_di_mon[14]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => \rdata_reg[15]_4\(14),
      I1 => \rdata_reg[15]_5\(14),
      I2 => \rdata_reg[15]_18\,
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => adc2_di_mon(14)
    );
\adc2_di_mon[15]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => \rdata_reg[15]_4\(15),
      I1 => \rdata_reg[15]_5\(15),
      I2 => \rdata_reg[15]_19\,
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => adc2_di_mon(15)
    );
\adc2_di_mon[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB1A11000"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => fsm_cs(0),
      I2 => \^q\(0),
      I3 => \rdata_reg[15]_4\(1),
      I4 => \rdata_reg[15]_5\(1),
      I5 => \adc2_di_mon[2]_INST_0_i_1_n_0\,
      O => adc2_di_mon(1)
    );
\adc2_di_mon[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB1A11000"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => fsm_cs(0),
      I2 => \^q\(0),
      I3 => \rdata_reg[15]_4\(2),
      I4 => \rdata_reg[15]_5\(2),
      I5 => \adc2_di_mon[2]_INST_0_i_1_n_0\,
      O => adc2_di_mon(2)
    );
\adc2_di_mon[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => fsm_cs(0),
      I2 => \^q\(0),
      I3 => tile_index(0),
      I4 => \adc2_di_mon[1]_INST_0_0\,
      I5 => \adc2_di_mon[1]_INST_0_1\,
      O => \adc2_di_mon[2]_INST_0_i_1_n_0\
    );
\adc2_di_mon[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => \rdata_reg[15]_4\(3),
      I1 => \rdata_reg[15]_5\(3),
      I2 => \rdata_reg[15]_7\,
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => adc2_di_mon(3)
    );
\adc2_di_mon[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => \rdata_reg[15]_4\(4),
      I1 => \rdata_reg[15]_5\(4),
      I2 => \rdata_reg[15]_8\,
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => adc2_di_mon(4)
    );
\adc2_di_mon[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => \rdata_reg[15]_4\(5),
      I1 => \rdata_reg[15]_5\(5),
      I2 => \rdata_reg[15]_9\,
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => adc2_di_mon(5)
    );
\adc2_di_mon[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => \rdata_reg[15]_4\(6),
      I1 => \rdata_reg[15]_5\(6),
      I2 => \rdata_reg[15]_10\,
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => adc2_di_mon(6)
    );
\adc2_di_mon[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => \rdata_reg[15]_4\(7),
      I1 => \rdata_reg[15]_5\(7),
      I2 => \rdata_reg[15]_11\,
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => adc2_di_mon(7)
    );
\adc2_di_mon[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => \rdata_reg[15]_4\(8),
      I1 => \rdata_reg[15]_5\(8),
      I2 => \rdata_reg[15]_12\,
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => adc2_di_mon(8)
    );
\adc2_di_mon[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => \rdata_reg[15]_4\(9),
      I1 => \rdata_reg[15]_5\(9),
      I2 => \rdata_reg[15]_13\,
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => adc2_di_mon(9)
    );
adc2_dwe_mon_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CA00F000CA0000"
    )
        port map (
      I0 => adc2_drpwe_por,
      I1 => adc2_drp_we,
      I2 => fsm_cs(1),
      I3 => fsm_cs(0),
      I4 => \^q\(0),
      I5 => adc2_drpen_tc,
      O => \^drpwe_por_reg\
    );
drp_RdAck_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808FF080808"
    )
        port map (
      I0 => \^fsm_sequential_fsm_cs_reg[0]_0\,
      I1 => \^user_drp_drdy_reg_0\,
      I2 => drp_RdAck_r_reg,
      I3 => drp_RdAck_r_reg_0,
      I4 => drp_RdAck_r_reg_1,
      I5 => drp_RdAck_r_reg_2,
      O => user_drp_drdy_reg_1
    );
\drp_drdy_r[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_sequential_fsm_cs_reg[2]_1\,
      I1 => \^drpwe_por_reg\,
      O => p_1_out(0)
    );
\drp_drdy_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_out(0),
      Q => drp_drdy_r(0),
      R => p_3_in
    );
\drp_drdy_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => drp_drdy_r(0),
      Q => drp_drdy_r(1),
      R => p_3_in
    );
\drp_drdy_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => drp_drdy_r(1),
      Q => drp_drdy_r(2),
      R => p_3_in
    );
\drp_drdy_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => drp_drdy_r(2),
      Q => drp_drdy_r(3),
      R => p_3_in
    );
\dummy_read_den_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => dummy_read_gnt_r,
      I1 => \^q\(0),
      I2 => fsm_cs(1),
      I3 => fsm_cs(0),
      O => dummy_read_den0
    );
dummy_read_den_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dummy_read_den0,
      Q => dummy_read_den,
      R => p_3_in
    );
\dummy_read_gnt_held_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A808A80BABF8A80"
    )
        port map (
      I0 => dummy_read_gnt_held,
      I1 => drp_drdy_r(3),
      I2 => write_access,
      I3 => dummy_read_gnt_held_reg_0,
      I4 => \dummy_read_gnt_held_i_2__1_n_0\,
      I5 => \^q\(0),
      O => \dummy_read_gnt_held_i_1__1_n_0\
    );
\dummy_read_gnt_held_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fsm_cs(0),
      I1 => fsm_cs(1),
      O => \dummy_read_gnt_held_i_2__1_n_0\
    );
dummy_read_gnt_held_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \dummy_read_gnt_held_i_1__1_n_0\,
      Q => dummy_read_gnt_held,
      R => p_3_in
    );
\dummy_read_gnt_r_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => fsm_cs(0),
      I2 => \^q\(0),
      O => dummy_read_gnt
    );
dummy_read_gnt_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dummy_read_gnt,
      Q => dummy_read_gnt_r,
      R => p_3_in
    );
\dummy_read_req_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEAAAAAAA"
    )
        port map (
      I0 => \dummy_read_req_i_2__1_n_0\,
      I1 => dummy_read_req_reg_0,
      I2 => \^fsm_sequential_fsm_cs_reg[0]_0\,
      I3 => dummy_read_req_reg_1,
      I4 => \FSM_onehot_state_reg[2]\(0),
      I5 => bank14_write,
      O => \dummy_read_req_i_1__1_n_0\
    );
\dummy_read_req_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF57F70000"
    )
        port map (
      I0 => dummy_read_gnt_held,
      I1 => dummy_read_gnt_held_reg_0,
      I2 => write_access,
      I3 => drp_drdy_r(3),
      I4 => dummy_read_req,
      I5 => p_3_in,
      O => \dummy_read_req_i_2__1_n_0\
    );
dummy_read_req_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \dummy_read_req_i_1__1_n_0\,
      Q => dummy_read_req,
      R => '0'
    );
\por_drp_arb_gnt_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => fsm_cs(0),
      I2 => \^q\(0),
      O => por_drp_arb_gnt_i
    );
por_drp_arb_gnt_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => por_drp_arb_gnt_i,
      Q => adc2_por_gnt,
      R => p_3_in
    );
\por_drp_drdy_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540000000000000"
    )
        port map (
      I0 => p_3_in,
      I1 => drp_drdy_r(3),
      I2 => write_access,
      I3 => dummy_read_gnt_held_reg_0,
      I4 => \^q\(0),
      I5 => \por_drp_drdy_i_2__1_n_0\,
      O => \por_drp_drdy_i_1__1_n_0\
    );
\por_drp_drdy_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fsm_cs(0),
      I1 => fsm_cs(1),
      O => \por_drp_drdy_i_2__1_n_0\
    );
por_drp_drdy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \por_drp_drdy_i_1__1_n_0\,
      Q => \^adc2_drprdy_por\,
      R => '0'
    );
\rdata[15]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^adc2_drprdy_por\,
      I1 => \rdata_reg[0]\(0),
      O => E(0)
    );
\tile_config_drp_arb_gnt_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => fsm_cs(0),
      I1 => fsm_cs(1),
      I2 => \^q\(0),
      O => tile_config_drp_arb_gnt_i
    );
tile_config_drp_arb_gnt_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_drp_arb_gnt_i,
      Q => tile_config_drp_arb_gnt,
      R => p_3_in
    );
\tile_config_drp_drdy_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => user_drp_drdy_reg_2(0),
      I1 => user_drp_drdy_reg_3,
      I2 => drp_drdy_r(3),
      I3 => write_access,
      I4 => dummy_read_gnt_held_reg_0,
      I5 => tile_config_drp_arb_gnt_i,
      O => \tile_config_drp_drdy_i_1__1_n_0\
    );
tile_config_drp_drdy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \tile_config_drp_drdy_i_1__1_n_0\,
      Q => adc2_drprdy_tc,
      R => '0'
    );
\user_drp_drdy_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => user_drp_drdy_reg_2(0),
      I1 => user_drp_drdy_reg_3,
      I2 => drp_drdy_r(3),
      I3 => write_access,
      I4 => dummy_read_gnt_held_reg_0,
      I5 => \^fsm_sequential_fsm_cs_reg[0]_0\,
      O => \user_drp_drdy_i_1__1_n_0\
    );
user_drp_drdy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \user_drp_drdy_i_1__1_n_0\,
      Q => \^user_drp_drdy_reg_0\,
      R => '0'
    );
\write_access_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^drpwe_por_reg\,
      I1 => \^fsm_sequential_fsm_cs_reg[2]_1\,
      I2 => write_access,
      O => \write_access_i_1__1_n_0\
    );
write_access_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \write_access_i_1__1_n_0\,
      Q => write_access,
      R => p_3_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_arbiter_29 is
  port (
    user_drp_drdy_reg_0 : out STD_LOGIC;
    tc_gnt_adc3 : out STD_LOGIC;
    adc3_drprdy_tc : out STD_LOGIC;
    adc3_por_gnt : out STD_LOGIC;
    adc3_drprdy_por : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    adc3_di_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc3_daddr_mon : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \FSM_sequential_fsm_cs_reg[2]_1\ : out STD_LOGIC;
    drpwe_por_reg : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[0]_0\ : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_2\ : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_3\ : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[0]_1\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_4_in : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \FSM_onehot_state_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \rdata_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc3_drpdi_tc : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \rdata_reg[15]_0\ : in STD_LOGIC;
    adc3_drpaddr_por : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rdata_reg[15]_1\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    adc3_drpaddr_tc : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rdata_reg[15]_2\ : in STD_LOGIC;
    adc3_drpwe_por : in STD_LOGIC;
    adc3_drp_we : in STD_LOGIC;
    adc3_drpen_tc : in STD_LOGIC;
    adc3_drpen_por : in STD_LOGIC;
    user_drp_drdy_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    user_drp_drdy_reg_2 : in STD_LOGIC;
    dummy_read_gnt_held_reg_0 : in STD_LOGIC;
    dummy_read_req_reg_0 : in STD_LOGIC;
    dummy_read_req_reg_1 : in STD_LOGIC;
    bank16_write : in STD_LOGIC;
    tc_req_adc3 : in STD_LOGIC;
    adc3_dreq_mon : in STD_LOGIC;
    adc3_por_req : in STD_LOGIC;
    \rdata_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_arbiter_29 : entity is "design_1_usp_rf_data_converter_0_0_drp_arbiter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_arbiter_29;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_arbiter_29 is
  signal \FSM_sequential_fsm_cs[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_fsm_cs_reg[0]_1\ : STD_LOGIC;
  signal \^fsm_sequential_fsm_cs_reg[2]_1\ : STD_LOGIC;
  signal adc3_den_mon_INST_0_i_2_n_0 : STD_LOGIC;
  signal \^adc3_drprdy_por\ : STD_LOGIC;
  signal drp_drdy_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^drpwe_por_reg\ : STD_LOGIC;
  signal dummy_read_den : STD_LOGIC;
  signal dummy_read_den0 : STD_LOGIC;
  signal dummy_read_gnt : STD_LOGIC;
  signal dummy_read_gnt_held : STD_LOGIC;
  signal \dummy_read_gnt_held_i_1__2_n_0\ : STD_LOGIC;
  signal \dummy_read_gnt_held_i_2__2_n_0\ : STD_LOGIC;
  signal dummy_read_gnt_r : STD_LOGIC;
  signal dummy_read_req : STD_LOGIC;
  signal \dummy_read_req_i_1__2_n_0\ : STD_LOGIC;
  signal \dummy_read_req_i_2__2_n_0\ : STD_LOGIC;
  signal fsm_cs : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal por_drp_arb_gnt_i : STD_LOGIC;
  signal \por_drp_drdy_i_1__2_n_0\ : STD_LOGIC;
  signal \por_drp_drdy_i_2__2_n_0\ : STD_LOGIC;
  signal tile_config_drp_arb_gnt_i : STD_LOGIC;
  signal \tile_config_drp_drdy_i_1__2_n_0\ : STD_LOGIC;
  signal \user_drp_drdy_i_1__2_n_0\ : STD_LOGIC;
  signal \^user_drp_drdy_reg_0\ : STD_LOGIC;
  signal write_access : STD_LOGIC;
  signal \write_access_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_cs[0]_i_1__2\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_cs[1]_i_2__2\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_cs[2]_i_2__2\ : label is "soft_lutpair59";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_cs_reg[0]\ : label is "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_cs_reg[1]\ : label is "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_cs_reg[2]\ : label is "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000";
  attribute SOFT_HLUTNM of \adc3_daddr_mon[10]_INST_0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \adc3_daddr_mon[10]_INST_0_i_2\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \adc3_daddr_mon[6]_INST_0_i_2\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \adc3_daddr_mon[6]_INST_0_i_3\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \adc3_daddr_mon[7]_INST_0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \adc3_daddr_mon[8]_INST_0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \adc3_daddr_mon[9]_INST_0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of adc3_den_mon_INST_0_i_2 : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of adc3_dgnt_mon_INST_0 : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \drp_drdy_r[0]_i_1__2\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \dummy_read_den_i_1__2\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \dummy_read_gnt_held_i_2__2\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \dummy_read_gnt_r_i_1__2\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \por_drp_arb_gnt_i_1__2\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \por_drp_drdy_i_2__2\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \tile_config_drp_arb_gnt_i_1__2\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \write_access_i_1__2\ : label is "soft_lutpair60";
begin
  \FSM_sequential_fsm_cs_reg[0]_1\ <= \^fsm_sequential_fsm_cs_reg[0]_1\;
  \FSM_sequential_fsm_cs_reg[2]_1\ <= \^fsm_sequential_fsm_cs_reg[2]_1\;
  adc3_drprdy_por <= \^adc3_drprdy_por\;
  drpwe_por_reg <= \^drpwe_por_reg\;
  user_drp_drdy_reg_0 <= \^user_drp_drdy_reg_0\;
\FSM_onehot_state[2]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08000800FFFF0800"
    )
        port map (
      I0 => fsm_cs(2),
      I1 => fsm_cs(1),
      I2 => fsm_cs(0),
      I3 => \FSM_onehot_state_reg[2]\(0),
      I4 => \FSM_onehot_state_reg[2]\(1),
      I5 => \^user_drp_drdy_reg_0\,
      O => \FSM_sequential_fsm_cs_reg[2]_0\(0)
    );
\FSM_sequential_fsm_cs[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => fsm_cs(2),
      I1 => fsm_cs(1),
      I2 => dummy_read_req,
      O => \FSM_sequential_fsm_cs[0]_i_1__2_n_0\
    );
\FSM_sequential_fsm_cs[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000BAAA3020"
    )
        port map (
      I0 => tc_req_adc3,
      I1 => dummy_read_req,
      I2 => \FSM_sequential_fsm_cs[1]_i_2__2_n_0\,
      I3 => adc3_dreq_mon,
      I4 => \FSM_sequential_fsm_cs[1]_i_3_n_0\,
      I5 => fsm_cs(2),
      O => \FSM_sequential_fsm_cs[1]_i_1__2_n_0\
    );
\FSM_sequential_fsm_cs[1]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F01"
    )
        port map (
      I0 => adc3_por_req,
      I1 => fsm_cs(1),
      I2 => fsm_cs(0),
      I3 => tc_req_adc3,
      O => \FSM_sequential_fsm_cs[1]_i_2__2_n_0\
    );
\FSM_sequential_fsm_cs[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => fsm_cs(0),
      O => \FSM_sequential_fsm_cs[1]_i_3_n_0\
    );
\FSM_sequential_fsm_cs[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F888CCA8A8A8A8"
    )
        port map (
      I0 => \FSM_sequential_fsm_cs[2]_i_2__2_n_0\,
      I1 => adc3_por_req,
      I2 => adc3_dreq_mon,
      I3 => fsm_cs(0),
      I4 => fsm_cs(1),
      I5 => fsm_cs(2),
      O => \FSM_sequential_fsm_cs[2]_i_1__2_n_0\
    );
\FSM_sequential_fsm_cs[2]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => dummy_read_req,
      I1 => tc_req_adc3,
      I2 => fsm_cs(1),
      I3 => fsm_cs(0),
      O => \FSM_sequential_fsm_cs[2]_i_2__2_n_0\
    );
\FSM_sequential_fsm_cs_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_fsm_cs[0]_i_1__2_n_0\,
      Q => fsm_cs(0),
      R => p_4_in
    );
\FSM_sequential_fsm_cs_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_fsm_cs[1]_i_1__2_n_0\,
      Q => fsm_cs(1),
      R => p_4_in
    );
\FSM_sequential_fsm_cs_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_fsm_cs[2]_i_1__2_n_0\,
      Q => fsm_cs(2),
      R => p_4_in
    );
\adc3_daddr_mon[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => adc3_drpaddr_por(0),
      I1 => \rdata_reg[15]_1\(0),
      I2 => adc3_drpaddr_tc(0),
      I3 => fsm_cs(2),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => adc3_daddr_mon(0)
    );
\adc3_daddr_mon[10]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFA002"
    )
        port map (
      I0 => \rdata_reg[15]_1\(6),
      I1 => fsm_cs(0),
      I2 => fsm_cs(2),
      I3 => fsm_cs(1),
      I4 => \rdata_reg[15]_2\,
      O => adc3_daddr_mon(6)
    );
\adc3_daddr_mon[10]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => fsm_cs(2),
      I1 => fsm_cs(0),
      I2 => fsm_cs(1),
      O => \FSM_sequential_fsm_cs_reg[2]_2\
    );
\adc3_daddr_mon[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => adc3_drpaddr_por(0),
      I1 => \rdata_reg[15]_1\(1),
      I2 => adc3_drpaddr_tc(1),
      I3 => fsm_cs(2),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => adc3_daddr_mon(1)
    );
\adc3_daddr_mon[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => adc3_drpaddr_por(0),
      I1 => \rdata_reg[15]_1\(2),
      I2 => adc3_drpaddr_tc(2),
      I3 => fsm_cs(2),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => adc3_daddr_mon(2)
    );
\adc3_daddr_mon[6]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => fsm_cs(2),
      I1 => fsm_cs(0),
      I2 => fsm_cs(1),
      O => \FSM_sequential_fsm_cs_reg[2]_3\
    );
\adc3_daddr_mon[6]_INST_0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C1"
    )
        port map (
      I0 => fsm_cs(0),
      I1 => fsm_cs(2),
      I2 => fsm_cs(1),
      O => \FSM_sequential_fsm_cs_reg[0]_0\
    );
\adc3_daddr_mon[7]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8900"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => fsm_cs(2),
      I2 => fsm_cs(0),
      I3 => \rdata_reg[15]_1\(3),
      O => adc3_daddr_mon(3)
    );
\adc3_daddr_mon[8]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFA002"
    )
        port map (
      I0 => \rdata_reg[15]_1\(4),
      I1 => fsm_cs(0),
      I2 => fsm_cs(2),
      I3 => fsm_cs(1),
      I4 => \rdata_reg[15]_2\,
      O => adc3_daddr_mon(4)
    );
\adc3_daddr_mon[9]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFA002"
    )
        port map (
      I0 => \rdata_reg[15]_1\(5),
      I1 => fsm_cs(0),
      I2 => fsm_cs(2),
      I3 => fsm_cs(1),
      I4 => \rdata_reg[15]_2\,
      O => adc3_daddr_mon(5)
    );
adc3_den_mon_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0C080400"
    )
        port map (
      I0 => fsm_cs(2),
      I1 => fsm_cs(1),
      I2 => fsm_cs(0),
      I3 => adc3_drpen_tc,
      I4 => \FSM_onehot_state_reg[2]\(0),
      I5 => adc3_den_mon_INST_0_i_2_n_0,
      O => \^fsm_sequential_fsm_cs_reg[2]_1\
    );
adc3_den_mon_INST_0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000C0A00"
    )
        port map (
      I0 => dummy_read_den,
      I1 => adc3_drpen_por,
      I2 => fsm_cs(1),
      I3 => fsm_cs(0),
      I4 => fsm_cs(2),
      O => adc3_den_mon_INST_0_i_2_n_0
    );
adc3_dgnt_mon_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => fsm_cs(0),
      I1 => fsm_cs(1),
      I2 => fsm_cs(2),
      O => \^fsm_sequential_fsm_cs_reg[0]_1\
    );
\adc3_di_mon[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => Q(0),
      I1 => \rdata_reg[15]\(0),
      I2 => adc3_drpdi_tc(0),
      I3 => fsm_cs(2),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => adc3_di_mon(0)
    );
\adc3_di_mon[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => Q(10),
      I1 => \rdata_reg[15]\(10),
      I2 => adc3_drpdi_tc(8),
      I3 => fsm_cs(2),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => adc3_di_mon(10)
    );
\adc3_di_mon[11]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => Q(11),
      I1 => \rdata_reg[15]\(11),
      I2 => adc3_drpdi_tc(9),
      I3 => fsm_cs(2),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => adc3_di_mon(11)
    );
\adc3_di_mon[12]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => Q(12),
      I1 => \rdata_reg[15]\(12),
      I2 => adc3_drpdi_tc(10),
      I3 => fsm_cs(2),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => adc3_di_mon(12)
    );
\adc3_di_mon[13]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => Q(13),
      I1 => \rdata_reg[15]\(13),
      I2 => adc3_drpdi_tc(11),
      I3 => fsm_cs(2),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => adc3_di_mon(13)
    );
\adc3_di_mon[14]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => Q(14),
      I1 => \rdata_reg[15]\(14),
      I2 => adc3_drpdi_tc(12),
      I3 => fsm_cs(2),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => adc3_di_mon(14)
    );
\adc3_di_mon[15]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => Q(15),
      I1 => \rdata_reg[15]\(15),
      I2 => adc3_drpdi_tc(13),
      I3 => fsm_cs(2),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => adc3_di_mon(15)
    );
\adc3_di_mon[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB1A11000"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => fsm_cs(0),
      I2 => fsm_cs(2),
      I3 => Q(1),
      I4 => \rdata_reg[15]\(1),
      I5 => \rdata_reg[15]_0\,
      O => adc3_di_mon(1)
    );
\adc3_di_mon[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB1A11000"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => fsm_cs(0),
      I2 => fsm_cs(2),
      I3 => Q(2),
      I4 => \rdata_reg[15]\(2),
      I5 => \rdata_reg[15]_0\,
      O => adc3_di_mon(2)
    );
\adc3_di_mon[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => Q(3),
      I1 => \rdata_reg[15]\(3),
      I2 => adc3_drpdi_tc(1),
      I3 => fsm_cs(2),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => adc3_di_mon(3)
    );
\adc3_di_mon[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => Q(4),
      I1 => \rdata_reg[15]\(4),
      I2 => adc3_drpdi_tc(2),
      I3 => fsm_cs(2),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => adc3_di_mon(4)
    );
\adc3_di_mon[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => Q(5),
      I1 => \rdata_reg[15]\(5),
      I2 => adc3_drpdi_tc(3),
      I3 => fsm_cs(2),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => adc3_di_mon(5)
    );
\adc3_di_mon[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => Q(6),
      I1 => \rdata_reg[15]\(6),
      I2 => adc3_drpdi_tc(4),
      I3 => fsm_cs(2),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => adc3_di_mon(6)
    );
\adc3_di_mon[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => Q(7),
      I1 => \rdata_reg[15]\(7),
      I2 => adc3_drpdi_tc(5),
      I3 => fsm_cs(2),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => adc3_di_mon(7)
    );
\adc3_di_mon[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => Q(8),
      I1 => \rdata_reg[15]\(8),
      I2 => adc3_drpdi_tc(6),
      I3 => fsm_cs(2),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => adc3_di_mon(8)
    );
\adc3_di_mon[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => Q(9),
      I1 => \rdata_reg[15]\(9),
      I2 => adc3_drpdi_tc(7),
      I3 => fsm_cs(2),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => adc3_di_mon(9)
    );
adc3_dwe_mon_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CA00F000CA0000"
    )
        port map (
      I0 => adc3_drpwe_por,
      I1 => adc3_drp_we,
      I2 => fsm_cs(1),
      I3 => fsm_cs(0),
      I4 => fsm_cs(2),
      I5 => adc3_drpen_tc,
      O => \^drpwe_por_reg\
    );
\drp_drdy_r[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_sequential_fsm_cs_reg[2]_1\,
      I1 => \^drpwe_por_reg\,
      O => p_1_out(0)
    );
\drp_drdy_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_out(0),
      Q => drp_drdy_r(0),
      R => p_4_in
    );
\drp_drdy_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => drp_drdy_r(0),
      Q => drp_drdy_r(1),
      R => p_4_in
    );
\drp_drdy_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => drp_drdy_r(1),
      Q => drp_drdy_r(2),
      R => p_4_in
    );
\drp_drdy_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => drp_drdy_r(2),
      Q => drp_drdy_r(3),
      R => p_4_in
    );
\dummy_read_den_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => dummy_read_gnt_r,
      I1 => fsm_cs(2),
      I2 => fsm_cs(1),
      I3 => fsm_cs(0),
      O => dummy_read_den0
    );
dummy_read_den_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dummy_read_den0,
      Q => dummy_read_den,
      R => p_4_in
    );
\dummy_read_gnt_held_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A808A80BABF8A80"
    )
        port map (
      I0 => dummy_read_gnt_held,
      I1 => drp_drdy_r(3),
      I2 => write_access,
      I3 => dummy_read_gnt_held_reg_0,
      I4 => \dummy_read_gnt_held_i_2__2_n_0\,
      I5 => fsm_cs(2),
      O => \dummy_read_gnt_held_i_1__2_n_0\
    );
\dummy_read_gnt_held_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fsm_cs(0),
      I1 => fsm_cs(1),
      O => \dummy_read_gnt_held_i_2__2_n_0\
    );
dummy_read_gnt_held_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \dummy_read_gnt_held_i_1__2_n_0\,
      Q => dummy_read_gnt_held,
      R => p_4_in
    );
\dummy_read_gnt_r_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => fsm_cs(0),
      I2 => fsm_cs(2),
      O => dummy_read_gnt
    );
dummy_read_gnt_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dummy_read_gnt,
      Q => dummy_read_gnt_r,
      R => p_4_in
    );
\dummy_read_req_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAAAAAAAAAA"
    )
        port map (
      I0 => \dummy_read_req_i_2__2_n_0\,
      I1 => dummy_read_req_reg_0,
      I2 => \^fsm_sequential_fsm_cs_reg[0]_1\,
      I3 => dummy_read_req_reg_1,
      I4 => bank16_write,
      I5 => \FSM_onehot_state_reg[2]\(0),
      O => \dummy_read_req_i_1__2_n_0\
    );
\dummy_read_req_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF57F70000"
    )
        port map (
      I0 => dummy_read_gnt_held,
      I1 => dummy_read_gnt_held_reg_0,
      I2 => write_access,
      I3 => drp_drdy_r(3),
      I4 => dummy_read_req,
      I5 => p_4_in,
      O => \dummy_read_req_i_2__2_n_0\
    );
dummy_read_req_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \dummy_read_req_i_1__2_n_0\,
      Q => dummy_read_req,
      R => '0'
    );
\por_drp_arb_gnt_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => fsm_cs(0),
      I2 => fsm_cs(2),
      O => por_drp_arb_gnt_i
    );
por_drp_arb_gnt_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => por_drp_arb_gnt_i,
      Q => adc3_por_gnt,
      R => p_4_in
    );
\por_drp_drdy_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540000000000000"
    )
        port map (
      I0 => p_4_in,
      I1 => drp_drdy_r(3),
      I2 => write_access,
      I3 => dummy_read_gnt_held_reg_0,
      I4 => fsm_cs(2),
      I5 => \por_drp_drdy_i_2__2_n_0\,
      O => \por_drp_drdy_i_1__2_n_0\
    );
\por_drp_drdy_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fsm_cs(0),
      I1 => fsm_cs(1),
      O => \por_drp_drdy_i_2__2_n_0\
    );
por_drp_drdy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \por_drp_drdy_i_1__2_n_0\,
      Q => \^adc3_drprdy_por\,
      R => '0'
    );
\rdata[15]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^adc3_drprdy_por\,
      I1 => \rdata_reg[0]\(0),
      O => E(0)
    );
\tile_config_drp_arb_gnt_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => fsm_cs(0),
      I1 => fsm_cs(1),
      I2 => fsm_cs(2),
      O => tile_config_drp_arb_gnt_i
    );
tile_config_drp_arb_gnt_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_drp_arb_gnt_i,
      Q => tc_gnt_adc3,
      R => p_4_in
    );
\tile_config_drp_drdy_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => user_drp_drdy_reg_1(0),
      I1 => user_drp_drdy_reg_2,
      I2 => drp_drdy_r(3),
      I3 => write_access,
      I4 => dummy_read_gnt_held_reg_0,
      I5 => tile_config_drp_arb_gnt_i,
      O => \tile_config_drp_drdy_i_1__2_n_0\
    );
tile_config_drp_drdy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \tile_config_drp_drdy_i_1__2_n_0\,
      Q => adc3_drprdy_tc,
      R => '0'
    );
\user_drp_drdy_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => user_drp_drdy_reg_1(0),
      I1 => user_drp_drdy_reg_2,
      I2 => drp_drdy_r(3),
      I3 => write_access,
      I4 => dummy_read_gnt_held_reg_0,
      I5 => \^fsm_sequential_fsm_cs_reg[0]_1\,
      O => \user_drp_drdy_i_1__2_n_0\
    );
user_drp_drdy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \user_drp_drdy_i_1__2_n_0\,
      Q => \^user_drp_drdy_reg_0\,
      R => '0'
    );
\write_access_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^drpwe_por_reg\,
      I1 => \^fsm_sequential_fsm_cs_reg[2]_1\,
      I2 => write_access,
      O => \write_access_i_1__2_n_0\
    );
write_access_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \write_access_i_1__2_n_0\,
      Q => write_access,
      R => p_4_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_arbiter_30 is
  port (
    dac0_por_gnt : out STD_LOGIC;
    dac_bgt_gnt : out STD_LOGIC;
    user_drp_drdy_reg_0 : out STD_LOGIC;
    dac0_dgnt_mon : out STD_LOGIC;
    dac0_drprdy_tc : out STD_LOGIC;
    dac0_drprdy_por : out STD_LOGIC;
    dac_drp_rdy_bgt : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    dac0_den_mon : out STD_LOGIC;
    dac0_di_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac0_daddr_mon : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \FSM_sequential_fsm_cs_reg[2]_0\ : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[1]_0\ : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[0]_1\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    access_type_reg : out STD_LOGIC;
    access_type_reg_0 : out STD_LOGIC;
    tile_config_drp_arb_gnt_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    por_drp_drdy_reg_0 : out STD_LOGIC;
    p_5_in : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    drp_wen : in STD_LOGIC;
    vout00_n : in STD_LOGIC;
    vout00_n_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drp_di : in STD_LOGIC_VECTOR ( 15 downto 0 );
    vout00_n_1 : in STD_LOGIC;
    vout00_n_2 : in STD_LOGIC;
    vout00_n_3 : in STD_LOGIC;
    vout00_n_4 : in STD_LOGIC;
    vout00_n_5 : in STD_LOGIC;
    vout00_n_6 : in STD_LOGIC;
    vout00_n_7 : in STD_LOGIC;
    vout00_n_8 : in STD_LOGIC;
    vout00_n_9 : in STD_LOGIC;
    vout00_n_10 : in STD_LOGIC;
    vout00_n_11 : in STD_LOGIC;
    vout00_n_12 : in STD_LOGIC;
    vout00_n_13 : in STD_LOGIC;
    vout00_n_14 : in STD_LOGIC;
    vout00_n_15 : in STD_LOGIC;
    vout00_n_16 : in STD_LOGIC;
    vout00_n_17 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    drp_addr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    vout00_n_18 : in STD_LOGIC;
    vout00_n_19 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dac0_drpaddr_tc : in STD_LOGIC_VECTOR ( 1 downto 0 );
    vout00_n_20 : in STD_LOGIC;
    vout00_n_21 : in STD_LOGIC;
    vout00_n_22 : in STD_LOGIC;
    vout00_n_23 : in STD_LOGIC;
    vout00_n_24 : in STD_LOGIC;
    vout00_n_25 : in STD_LOGIC;
    dac_bgt_req : in STD_LOGIC;
    tc_req_dac0 : in STD_LOGIC;
    dac0_por_req : in STD_LOGIC;
    \FSM_onehot_state_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    bank2_write : in STD_LOGIC;
    dac0_drpwe_por : in STD_LOGIC;
    dac0_drpen_por : in STD_LOGIC;
    drp_den : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[1]_1\ : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[1]_2\ : in STD_LOGIC;
    dummy_read_req_reg_0 : in STD_LOGIC;
    dummy_read_req_reg_1 : in STD_LOGIC;
    dummy_read_gnt_held_reg_0 : in STD_LOGIC;
    dac0_dwe_mon_INST_0_0 : in STD_LOGIC;
    drp_wen_0 : in STD_LOGIC;
    dac0_dwe_mon_INST_0_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    drp_RdAck_r_reg : in STD_LOGIC;
    tc_enable : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tile_config_drp_arb_gnt : in STD_LOGIC;
    no_pll_restart_reg : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_arbiter_30 : entity is "design_1_usp_rf_data_converter_0_0_drp_arbiter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_arbiter_30;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_arbiter_30 is
  signal \FSM_sequential_fsm_cs[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[2]_i_2__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[2]_i_3_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_fsm_cs_reg[0]_0\ : STD_LOGIC;
  signal \^fsm_sequential_fsm_cs_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_sequential_fsm_cs_reg[2]_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal bgt_drp_arb_gnt_i : STD_LOGIC;
  signal \^dac0_den_mon\ : STD_LOGIC;
  signal dac0_den_mon_INST_0_i_1_n_0 : STD_LOGIC;
  signal dac0_den_mon_INST_0_i_2_n_0 : STD_LOGIC;
  signal \^dac0_dgnt_mon\ : STD_LOGIC;
  signal \^dac0_drprdy_por\ : STD_LOGIC;
  signal dac0_dwe_mon_INST_0_i_1_n_0 : STD_LOGIC;
  signal drp_drdy_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal dummy_read_den : STD_LOGIC;
  signal dummy_read_den0 : STD_LOGIC;
  signal dummy_read_gnt_held : STD_LOGIC;
  signal \dummy_read_gnt_held_i_1__3_n_0\ : STD_LOGIC;
  signal \dummy_read_gnt_held_i_2__3_n_0\ : STD_LOGIC;
  signal dummy_read_gnt_r : STD_LOGIC;
  signal \dummy_read_gnt_r_i_1__4_n_0\ : STD_LOGIC;
  signal dummy_read_req : STD_LOGIC;
  signal \dummy_read_req_i_1__3_n_0\ : STD_LOGIC;
  signal \dummy_read_req_i_2__3_n_0\ : STD_LOGIC;
  signal dummy_read_req_i_4_n_0 : STD_LOGIC;
  signal fsm_cs : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal por_drp_arb_gnt_i : STD_LOGIC;
  signal tc_gnt_dac0 : STD_LOGIC;
  signal tile_config_drp_arb_gnt_i : STD_LOGIC;
  signal \user_drp_drdy_i_1__4_n_0\ : STD_LOGIC;
  signal \^user_drp_drdy_reg_0\ : STD_LOGIC;
  signal write_access : STD_LOGIC;
  signal \write_access_i_1__3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_cs[1]_i_3__0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_cs[2]_i_2__3\ : label is "soft_lutpair68";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_cs_reg[0]\ : label is "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_cs_reg[1]\ : label is "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_cs_reg[2]\ : label is "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000";
  attribute SOFT_HLUTNM of bgt_drp_arb_gnt_i_1 : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \dac0_daddr_mon[10]_INST_0_i_2\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \dac0_daddr_mon[10]_INST_0_i_3\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \dac0_daddr_mon[7]_INST_0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of dac0_den_mon_INST_0 : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of dac0_dgnt_mon_INST_0 : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of drp_RdAck_r_i_2 : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \dummy_read_den_i_1__3\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \dummy_read_gnt_held_i_2__3\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of dummy_read_req_i_4 : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \mem_addr[5]_i_4\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \por_drp_arb_gnt_i_1__3\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \rdata[15]_i_1__3\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of s_axi_wready_reg_i_10 : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \tile_config_drp_arb_gnt_i_1__3\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \write_access_i_1__3\ : label is "soft_lutpair69";
begin
  \FSM_sequential_fsm_cs_reg[0]_0\ <= \^fsm_sequential_fsm_cs_reg[0]_0\;
  \FSM_sequential_fsm_cs_reg[1]_0\ <= \^fsm_sequential_fsm_cs_reg[1]_0\;
  \FSM_sequential_fsm_cs_reg[2]_0\ <= \^fsm_sequential_fsm_cs_reg[2]_0\;
  Q(0) <= \^q\(0);
  dac0_den_mon <= \^dac0_den_mon\;
  dac0_dgnt_mon <= \^dac0_dgnt_mon\;
  dac0_drprdy_por <= \^dac0_drprdy_por\;
  user_drp_drdy_reg_0 <= \^user_drp_drdy_reg_0\;
\FSM_onehot_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20002000FFFF2000"
    )
        port map (
      I0 => \^q\(0),
      I1 => fsm_cs(0),
      I2 => fsm_cs(1),
      I3 => \FSM_onehot_state_reg[2]\(0),
      I4 => \FSM_onehot_state_reg[2]\(1),
      I5 => \^user_drp_drdy_reg_0\,
      O => D(0)
    );
\FSM_sequential_fsm_cs[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAEAAAEAAAEAAAE"
    )
        port map (
      I0 => \FSM_sequential_fsm_cs[0]_i_2_n_0\,
      I1 => dummy_read_req,
      I2 => fsm_cs(1),
      I3 => \^q\(0),
      I4 => dac_bgt_req,
      I5 => fsm_cs(0),
      O => \FSM_sequential_fsm_cs[0]_i_1__3_n_0\
    );
\FSM_sequential_fsm_cs[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \^q\(0),
      I1 => dac_bgt_req,
      I2 => tc_req_dac0,
      I3 => dac0_por_req,
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => \FSM_sequential_fsm_cs[0]_i_2_n_0\
    );
\FSM_sequential_fsm_cs[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C4F4C0F0FFFFC0F0"
    )
        port map (
      I0 => \FSM_sequential_fsm_cs_reg[1]_1\,
      I1 => \FSM_sequential_fsm_cs[2]_i_2__3_n_0\,
      I2 => tc_req_dac0,
      I3 => \^fsm_sequential_fsm_cs_reg[2]_0\,
      I4 => \FSM_sequential_fsm_cs_reg[1]_2\,
      I5 => \^fsm_sequential_fsm_cs_reg[1]_0\,
      O => \FSM_sequential_fsm_cs[1]_i_1__3_n_0\
    );
\FSM_sequential_fsm_cs[1]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => fsm_cs(0),
      I2 => \^q\(0),
      O => \^fsm_sequential_fsm_cs_reg[1]_0\
    );
\FSM_sequential_fsm_cs[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55540000"
    )
        port map (
      I0 => tc_req_dac0,
      I1 => dac_bgt_req,
      I2 => dac0_por_req,
      I3 => \FSM_sequential_fsm_cs_reg[1]_2\,
      I4 => \FSM_sequential_fsm_cs[2]_i_2__3_n_0\,
      I5 => \FSM_sequential_fsm_cs[2]_i_3_n_0\,
      O => \FSM_sequential_fsm_cs[2]_i_1__3_n_0\
    );
\FSM_sequential_fsm_cs[2]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => dummy_read_req,
      I1 => fsm_cs(0),
      I2 => fsm_cs(1),
      I3 => \^q\(0),
      O => \FSM_sequential_fsm_cs[2]_i_2__3_n_0\
    );
\FSM_sequential_fsm_cs[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00AC000000AC00"
    )
        port map (
      I0 => \FSM_sequential_fsm_cs_reg[1]_2\,
      I1 => dac0_por_req,
      I2 => fsm_cs(1),
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => dac_bgt_req,
      O => \FSM_sequential_fsm_cs[2]_i_3_n_0\
    );
\FSM_sequential_fsm_cs_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_fsm_cs[0]_i_1__3_n_0\,
      Q => fsm_cs(0),
      R => p_5_in
    );
\FSM_sequential_fsm_cs_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_fsm_cs[1]_i_1__3_n_0\,
      Q => fsm_cs(1),
      R => p_5_in
    );
\FSM_sequential_fsm_cs_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_fsm_cs[2]_i_1__3_n_0\,
      Q => \^q\(0),
      R => p_5_in
    );
\FSM_sequential_tc_sm_state[2]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tc_gnt_dac0,
      I1 => tc_enable(0),
      I2 => tile_config_drp_arb_gnt,
      I3 => tc_enable(1),
      O => tile_config_drp_arb_gnt_reg_0
    );
bgt_drp_arb_gnt_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => fsm_cs(0),
      I1 => fsm_cs(1),
      I2 => \^q\(0),
      O => bgt_drp_arb_gnt_i
    );
bgt_drp_arb_gnt_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bgt_drp_arb_gnt_i,
      Q => dac_bgt_gnt,
      R => p_5_in
    );
bgt_drp_drdy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bgt_drp_arb_gnt_i,
      Q => dac_drp_rdy_bgt,
      R => \user_drp_drdy_i_1__4_n_0\
    );
\dac0_daddr_mon[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABA8A8A8ABA8A"
    )
        port map (
      I0 => vout00_n_16,
      I1 => fsm_cs(1),
      I2 => \^q\(0),
      I3 => vout00_n_17(0),
      I4 => fsm_cs(0),
      I5 => drp_addr(0),
      O => dac0_daddr_mon(0)
    );
\dac0_daddr_mon[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => vout00_n_25,
      I1 => fsm_cs(1),
      I2 => \^q\(0),
      I3 => drp_addr(2),
      I4 => fsm_cs(0),
      I5 => vout00_n_17(8),
      O => dac0_daddr_mon(10)
    );
\dac0_daddr_mon[10]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => fsm_cs(0),
      I1 => \^q\(0),
      I2 => fsm_cs(1),
      O => \FSM_sequential_fsm_cs_reg[0]_1\
    );
\dac0_daddr_mon[10]_INST_0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \^q\(0),
      I1 => fsm_cs(1),
      I2 => fsm_cs(0),
      O => \^fsm_sequential_fsm_cs_reg[2]_0\
    );
\dac0_daddr_mon[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABA8A8A8ABA8A"
    )
        port map (
      I0 => vout00_n_18,
      I1 => fsm_cs(1),
      I2 => \^q\(0),
      I3 => vout00_n_17(1),
      I4 => fsm_cs(0),
      I5 => drp_addr(2),
      O => dac0_daddr_mon(1)
    );
\dac0_daddr_mon[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A000A000AFCAA0CA"
    )
        port map (
      I0 => vout00_n_19(0),
      I1 => dac0_drpaddr_tc(0),
      I2 => fsm_cs(1),
      I3 => \^q\(0),
      I4 => vout00_n_17(2),
      I5 => fsm_cs(0),
      O => dac0_daddr_mon(2)
    );
\dac0_daddr_mon[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => vout00_n_20,
      I1 => fsm_cs(1),
      I2 => \^q\(0),
      I3 => drp_addr(2),
      I4 => fsm_cs(0),
      I5 => vout00_n_17(3),
      O => dac0_daddr_mon(3)
    );
\dac0_daddr_mon[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A000A000AFCAA0CA"
    )
        port map (
      I0 => vout00_n_19(1),
      I1 => dac0_drpaddr_tc(1),
      I2 => fsm_cs(1),
      I3 => \^q\(0),
      I4 => vout00_n_17(5),
      I5 => fsm_cs(0),
      O => dac0_daddr_mon(4)
    );
\dac0_daddr_mon[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => vout00_n_21,
      I1 => fsm_cs(1),
      I2 => \^q\(0),
      I3 => drp_addr(0),
      I4 => fsm_cs(0),
      I5 => vout00_n_17(4),
      O => dac0_daddr_mon(5)
    );
\dac0_daddr_mon[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABA8A8A8ABA8A"
    )
        port map (
      I0 => vout00_n_22,
      I1 => fsm_cs(1),
      I2 => \^q\(0),
      I3 => vout00_n_17(5),
      I4 => fsm_cs(0),
      I5 => drp_addr(1),
      O => dac0_daddr_mon(6)
    );
\dac0_daddr_mon[7]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8082"
    )
        port map (
      I0 => vout00_n_19(4),
      I1 => fsm_cs(1),
      I2 => \^q\(0),
      I3 => fsm_cs(0),
      O => dac0_daddr_mon(7)
    );
\dac0_daddr_mon[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => vout00_n_23,
      I1 => fsm_cs(1),
      I2 => \^q\(0),
      I3 => drp_addr(2),
      I4 => fsm_cs(0),
      I5 => vout00_n_17(6),
      O => dac0_daddr_mon(8)
    );
\dac0_daddr_mon[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => vout00_n_24,
      I1 => fsm_cs(1),
      I2 => \^q\(0),
      I3 => drp_addr(2),
      I4 => fsm_cs(0),
      I5 => vout00_n_17(7),
      O => dac0_daddr_mon(9)
    );
dac0_den_mon_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005D55"
    )
        port map (
      I0 => dac0_den_mon_INST_0_i_1_n_0,
      I1 => dummy_read_den,
      I2 => fsm_cs(1),
      I3 => fsm_cs(0),
      I4 => dac0_den_mon_INST_0_i_2_n_0,
      O => \^dac0_den_mon\
    );
dac0_den_mon_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4555555555555555"
    )
        port map (
      I0 => \^q\(0),
      I1 => fsm_cs(0),
      I2 => fsm_cs(1),
      I3 => dac0_dwe_mon_INST_0_0,
      I4 => drp_wen_0,
      I5 => dac0_dwe_mon_INST_0_1(0),
      O => dac0_den_mon_INST_0_i_1_n_0
    );
dac0_den_mon_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F000F030305050"
    )
        port map (
      I0 => dac0_drpen_por,
      I1 => \FSM_onehot_state_reg[2]\(0),
      I2 => \^q\(0),
      I3 => drp_den,
      I4 => fsm_cs(1),
      I5 => fsm_cs(0),
      O => dac0_den_mon_INST_0_i_2_n_0
    );
dac0_dgnt_mon_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^q\(0),
      I1 => fsm_cs(0),
      I2 => fsm_cs(1),
      O => \^dac0_dgnt_mon\
    );
\dac0_di_mon[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABA8A8A8ABA8A"
    )
        port map (
      I0 => vout00_n_15,
      I1 => fsm_cs(1),
      I2 => \^q\(0),
      I3 => vout00_n_0(0),
      I4 => fsm_cs(0),
      I5 => drp_di(0),
      O => dac0_di_mon(0)
    );
\dac0_di_mon[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABA8A8A8ABA8A"
    )
        port map (
      I0 => vout00_n_5,
      I1 => fsm_cs(1),
      I2 => \^q\(0),
      I3 => vout00_n_0(10),
      I4 => fsm_cs(0),
      I5 => drp_di(10),
      O => dac0_di_mon(10)
    );
\dac0_di_mon[11]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABA8A8A8ABA8A"
    )
        port map (
      I0 => vout00_n_4,
      I1 => fsm_cs(1),
      I2 => \^q\(0),
      I3 => vout00_n_0(11),
      I4 => fsm_cs(0),
      I5 => drp_di(11),
      O => dac0_di_mon(11)
    );
\dac0_di_mon[12]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABA8A8A8ABA8A"
    )
        port map (
      I0 => vout00_n_3,
      I1 => fsm_cs(1),
      I2 => \^q\(0),
      I3 => vout00_n_0(12),
      I4 => fsm_cs(0),
      I5 => drp_di(12),
      O => dac0_di_mon(12)
    );
\dac0_di_mon[13]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABA8A8A8ABA8A"
    )
        port map (
      I0 => vout00_n_2,
      I1 => fsm_cs(1),
      I2 => \^q\(0),
      I3 => vout00_n_0(13),
      I4 => fsm_cs(0),
      I5 => drp_di(13),
      O => dac0_di_mon(13)
    );
\dac0_di_mon[14]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABA8A8A8ABA8A"
    )
        port map (
      I0 => vout00_n_1,
      I1 => fsm_cs(1),
      I2 => \^q\(0),
      I3 => vout00_n_0(14),
      I4 => fsm_cs(0),
      I5 => drp_di(14),
      O => dac0_di_mon(14)
    );
\dac0_di_mon[15]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABA8A8A8ABA8A"
    )
        port map (
      I0 => vout00_n,
      I1 => fsm_cs(1),
      I2 => \^q\(0),
      I3 => vout00_n_0(15),
      I4 => fsm_cs(0),
      I5 => drp_di(15),
      O => dac0_di_mon(15)
    );
\dac0_di_mon[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABA8A8A8ABA8A"
    )
        port map (
      I0 => vout00_n_13,
      I1 => fsm_cs(1),
      I2 => \^q\(0),
      I3 => vout00_n_0(1),
      I4 => fsm_cs(0),
      I5 => drp_di(1),
      O => dac0_di_mon(1)
    );
\dac0_di_mon[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABA8A8A8ABA8A"
    )
        port map (
      I0 => vout00_n_14,
      I1 => fsm_cs(1),
      I2 => \^q\(0),
      I3 => vout00_n_0(2),
      I4 => fsm_cs(0),
      I5 => drp_di(2),
      O => dac0_di_mon(2)
    );
\dac0_di_mon[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABA8A8A8ABA8A"
    )
        port map (
      I0 => vout00_n_12,
      I1 => fsm_cs(1),
      I2 => \^q\(0),
      I3 => vout00_n_0(3),
      I4 => fsm_cs(0),
      I5 => drp_di(3),
      O => dac0_di_mon(3)
    );
\dac0_di_mon[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABA8A8A8ABA8A"
    )
        port map (
      I0 => vout00_n_11,
      I1 => fsm_cs(1),
      I2 => \^q\(0),
      I3 => vout00_n_0(4),
      I4 => fsm_cs(0),
      I5 => drp_di(4),
      O => dac0_di_mon(4)
    );
\dac0_di_mon[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABA8A8A8ABA8A"
    )
        port map (
      I0 => vout00_n_10,
      I1 => fsm_cs(1),
      I2 => \^q\(0),
      I3 => vout00_n_0(5),
      I4 => fsm_cs(0),
      I5 => drp_di(5),
      O => dac0_di_mon(5)
    );
\dac0_di_mon[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABA8A8A8ABA8A"
    )
        port map (
      I0 => vout00_n_9,
      I1 => fsm_cs(1),
      I2 => \^q\(0),
      I3 => vout00_n_0(6),
      I4 => fsm_cs(0),
      I5 => drp_di(6),
      O => dac0_di_mon(6)
    );
\dac0_di_mon[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABA8A8A8ABA8A"
    )
        port map (
      I0 => vout00_n_8,
      I1 => fsm_cs(1),
      I2 => \^q\(0),
      I3 => vout00_n_0(7),
      I4 => fsm_cs(0),
      I5 => drp_di(7),
      O => dac0_di_mon(7)
    );
\dac0_di_mon[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABA8A8A8ABA8A"
    )
        port map (
      I0 => vout00_n_7,
      I1 => fsm_cs(1),
      I2 => \^q\(0),
      I3 => vout00_n_0(8),
      I4 => fsm_cs(0),
      I5 => drp_di(8),
      O => dac0_di_mon(8)
    );
\dac0_di_mon[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABA8A8A8ABA8A"
    )
        port map (
      I0 => vout00_n_6,
      I1 => fsm_cs(1),
      I2 => \^q\(0),
      I3 => vout00_n_0(9),
      I4 => fsm_cs(0),
      I5 => drp_di(9),
      O => dac0_di_mon(9)
    );
dac0_dwe_mon_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005D55FFFF"
    )
        port map (
      I0 => dac0_dwe_mon_INST_0_i_1_n_0,
      I1 => fsm_cs(0),
      I2 => fsm_cs(1),
      I3 => drp_wen,
      I4 => \^q\(0),
      I5 => dac0_den_mon_INST_0_i_1_n_0,
      O => \^fsm_sequential_fsm_cs_reg[0]_0\
    );
dac0_dwe_mon_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF70FF7F"
    )
        port map (
      I0 => \FSM_onehot_state_reg[2]\(0),
      I1 => bank2_write,
      I2 => fsm_cs(1),
      I3 => fsm_cs(0),
      I4 => dac0_drpwe_por,
      O => dac0_dwe_mon_INST_0_i_1_n_0
    );
drp_RdAck_r_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => drp_RdAck_r_reg,
      I1 => \^user_drp_drdy_reg_0\,
      I2 => \^q\(0),
      I3 => fsm_cs(0),
      I4 => fsm_cs(1),
      O => access_type_reg
    );
\drp_drdy_r[0]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^fsm_sequential_fsm_cs_reg[0]_0\,
      I1 => dac0_den_mon_INST_0_i_2_n_0,
      O => p_1_out(0)
    );
\drp_drdy_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_out(0),
      Q => drp_drdy_r(0),
      R => p_5_in
    );
\drp_drdy_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => drp_drdy_r(0),
      Q => drp_drdy_r(1),
      R => p_5_in
    );
\drp_drdy_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => drp_drdy_r(1),
      Q => drp_drdy_r(2),
      R => p_5_in
    );
\drp_drdy_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => drp_drdy_r(2),
      Q => drp_drdy_r(3),
      R => p_5_in
    );
\dummy_read_den_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^q\(0),
      I1 => fsm_cs(0),
      I2 => fsm_cs(1),
      I3 => dummy_read_gnt_r,
      O => dummy_read_den0
    );
dummy_read_den_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dummy_read_den0,
      Q => dummy_read_den,
      R => p_5_in
    );
\dummy_read_gnt_held_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A808A80BABF8A80"
    )
        port map (
      I0 => dummy_read_gnt_held,
      I1 => drp_drdy_r(3),
      I2 => write_access,
      I3 => dummy_read_gnt_held_reg_0,
      I4 => \dummy_read_gnt_held_i_2__3_n_0\,
      I5 => \^q\(0),
      O => \dummy_read_gnt_held_i_1__3_n_0\
    );
\dummy_read_gnt_held_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fsm_cs(0),
      I1 => fsm_cs(1),
      O => \dummy_read_gnt_held_i_2__3_n_0\
    );
dummy_read_gnt_held_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \dummy_read_gnt_held_i_1__3_n_0\,
      Q => dummy_read_gnt_held,
      R => p_5_in
    );
\dummy_read_gnt_r_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => fsm_cs(0),
      I2 => \^q\(0),
      O => \dummy_read_gnt_r_i_1__4_n_0\
    );
dummy_read_gnt_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \dummy_read_gnt_r_i_1__4_n_0\,
      Q => dummy_read_gnt_r,
      R => p_5_in
    );
\dummy_read_req_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44F4F4F4"
    )
        port map (
      I0 => \dummy_read_req_i_2__3_n_0\,
      I1 => dummy_read_req_reg_0,
      I2 => dummy_read_req,
      I3 => dummy_read_req_i_4_n_0,
      I4 => dummy_read_gnt_held,
      I5 => p_5_in,
      O => \dummy_read_req_i_1__3_n_0\
    );
\dummy_read_req_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFFFFFFFFFF"
    )
        port map (
      I0 => \FSM_onehot_state_reg[2]\(0),
      I1 => fsm_cs(0),
      I2 => fsm_cs(1),
      I3 => dummy_read_req_reg_1,
      I4 => vout00_n_19(3),
      I5 => vout00_n_19(2),
      O => \dummy_read_req_i_2__3_n_0\
    );
dummy_read_req_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => drp_drdy_r(3),
      I1 => write_access,
      I2 => dummy_read_gnt_held_reg_0,
      O => dummy_read_req_i_4_n_0
    );
dummy_read_req_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \dummy_read_req_i_1__3_n_0\,
      Q => dummy_read_req,
      R => '0'
    );
\mem_addr[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^dac0_drprdy_por\,
      I1 => no_pll_restart_reg(1),
      O => por_drp_drdy_reg_0
    );
\por_drp_arb_gnt_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => \^q\(0),
      I2 => fsm_cs(0),
      O => por_drp_arb_gnt_i
    );
por_drp_arb_gnt_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => por_drp_arb_gnt_i,
      Q => dac0_por_gnt,
      R => p_5_in
    );
por_drp_drdy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => por_drp_arb_gnt_i,
      Q => \^dac0_drprdy_por\,
      R => \user_drp_drdy_i_1__4_n_0\
    );
\rdata[15]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^dac0_drprdy_por\,
      I1 => no_pll_restart_reg(0),
      O => E(0)
    );
s_axi_wready_reg_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => drp_RdAck_r_reg,
      I1 => \^user_drp_drdy_reg_0\,
      I2 => \^q\(0),
      I3 => fsm_cs(0),
      I4 => fsm_cs(1),
      O => access_type_reg_0
    );
\tile_config_drp_arb_gnt_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => fsm_cs(0),
      I1 => fsm_cs(1),
      I2 => \^q\(0),
      O => tile_config_drp_arb_gnt_i
    );
tile_config_drp_arb_gnt_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_drp_arb_gnt_i,
      Q => tc_gnt_dac0,
      R => p_5_in
    );
tile_config_drp_drdy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_drp_arb_gnt_i,
      Q => dac0_drprdy_tc,
      R => \user_drp_drdy_i_1__4_n_0\
    );
\user_drp_drdy_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => p_5_in,
      I1 => dummy_read_gnt_held_reg_0,
      I2 => write_access,
      I3 => drp_drdy_r(3),
      O => \user_drp_drdy_i_1__4_n_0\
    );
user_drp_drdy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^dac0_dgnt_mon\,
      Q => \^user_drp_drdy_reg_0\,
      R => \user_drp_drdy_i_1__4_n_0\
    );
\write_access_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^fsm_sequential_fsm_cs_reg[0]_0\,
      I1 => \^dac0_den_mon\,
      I2 => write_access,
      O => \write_access_i_1__3_n_0\
    );
write_access_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \write_access_i_1__3_n_0\,
      Q => write_access,
      R => p_5_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_arbiter_31 is
  port (
    user_drp_drdy : out STD_LOGIC;
    tile_config_drp_arb_gnt : out STD_LOGIC;
    dac1_drprdy_tc : out STD_LOGIC;
    dac1_por_gnt : out STD_LOGIC;
    dac1_drprdy_por : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \drp_addr_reg[0]\ : out STD_LOGIC;
    access_type_reg : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[0]_0\ : out STD_LOGIC;
    dac1_daddr_mon : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \FSM_sequential_fsm_cs_reg[2]_1\ : out STD_LOGIC;
    drpwe_por_reg : out STD_LOGIC;
    dac1_di_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \FSM_sequential_fsm_cs_reg[0]_1\ : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_2\ : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_3\ : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[1]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_6_in : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \FSM_onehot_state_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rdata_reg[15]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    drp_RdAck_r_reg : in STD_LOGIC;
    drp_RdAck_r_reg_0 : in STD_LOGIC;
    drp_RdAck_r_reg_1 : in STD_LOGIC;
    drp_RdAck_r_reg_2 : in STD_LOGIC;
    \rdata_reg[15]_0\ : in STD_LOGIC;
    dac1_drpwe_por : in STD_LOGIC;
    dac1_drp_we : in STD_LOGIC;
    dac1_drpen_tc : in STD_LOGIC;
    \drp_drdy_r_reg[0]_0\ : in STD_LOGIC;
    dac1_drpen_por : in STD_LOGIC;
    \rdata_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \rdata_reg[15]_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dac1_drpdi_tc : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \dac1_di_mon[1]_INST_0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dac1_di_mon[1]_INST_0_1\ : in STD_LOGIC;
    \rdata_reg[15]_3\ : in STD_LOGIC;
    \rdata_reg[15]_4\ : in STD_LOGIC;
    \rdata_reg[15]_5\ : in STD_LOGIC;
    \rdata_reg[15]_6\ : in STD_LOGIC;
    dac1_drpaddr_por : in STD_LOGIC_VECTOR ( 0 to 0 );
    user_drp_drdy_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    user_drp_drdy_reg_1 : in STD_LOGIC;
    dummy_read_gnt_held_reg_0 : in STD_LOGIC;
    dummy_read_req_reg_0 : in STD_LOGIC;
    bank4_write : in STD_LOGIC;
    tc_req_dac1 : in STD_LOGIC;
    dac1_dreq_mon : in STD_LOGIC;
    dac1_por_req : in STD_LOGIC;
    \rdata_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_arbiter_31 : entity is "design_1_usp_rf_data_converter_0_0_drp_arbiter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_arbiter_31;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_arbiter_31 is
  signal \FSM_sequential_fsm_cs[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[1]_i_2__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_cs[2]_i_2__4_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_fsm_cs_reg[0]_0\ : STD_LOGIC;
  signal \^fsm_sequential_fsm_cs_reg[0]_1\ : STD_LOGIC;
  signal \^fsm_sequential_fsm_cs_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_sequential_fsm_cs_reg[2]_1\ : STD_LOGIC;
  signal \^fsm_sequential_fsm_cs_reg[2]_2\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \dac1_daddr_mon[5]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dac1_di_mon[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \^dac1_drprdy_por\ : STD_LOGIC;
  signal \^drp_addr_reg[0]\ : STD_LOGIC;
  signal drp_drdy_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^drpwe_por_reg\ : STD_LOGIC;
  signal dummy_read_den : STD_LOGIC;
  signal dummy_read_den0 : STD_LOGIC;
  signal dummy_read_gnt : STD_LOGIC;
  signal dummy_read_gnt_held : STD_LOGIC;
  signal \dummy_read_gnt_held_i_1__4_n_0\ : STD_LOGIC;
  signal \dummy_read_gnt_held_i_2__4_n_0\ : STD_LOGIC;
  signal dummy_read_gnt_r : STD_LOGIC;
  signal dummy_read_req : STD_LOGIC;
  signal \dummy_read_req_i_1__4_n_0\ : STD_LOGIC;
  signal \dummy_read_req_i_2__4_n_0\ : STD_LOGIC;
  signal fsm_cs : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal por_drp_arb_gnt_i : STD_LOGIC;
  signal \por_drp_drdy_i_1__3_n_0\ : STD_LOGIC;
  signal \por_drp_drdy_i_2__3_n_0\ : STD_LOGIC;
  signal tile_config_drp_arb_gnt_i : STD_LOGIC;
  signal \tile_config_drp_drdy_i_1__3_n_0\ : STD_LOGIC;
  signal \^user_drp_drdy\ : STD_LOGIC;
  signal \user_drp_drdy_i_1__3_n_0\ : STD_LOGIC;
  signal write_access : STD_LOGIC;
  signal \write_access_i_1__4_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_cs[0]_i_1__4\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_cs[1]_i_2__4\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_cs[2]_i_2__4\ : label is "soft_lutpair76";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_cs_reg[0]\ : label is "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_cs_reg[1]\ : label is "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_cs_reg[2]\ : label is "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000";
  attribute SOFT_HLUTNM of \dac1_daddr_mon[10]_INST_0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \dac1_daddr_mon[10]_INST_0_i_2\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \dac1_daddr_mon[5]_INST_0_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \dac1_daddr_mon[6]_INST_0_i_2\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \dac1_daddr_mon[6]_INST_0_i_3\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \dac1_daddr_mon[7]_INST_0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \dac1_daddr_mon[8]_INST_0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \dac1_daddr_mon[9]_INST_0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of dac1_den_mon_INST_0_i_2 : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of dac1_dgnt_mon_INST_0 : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \drp_drdy_r[0]_i_1__4\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \dummy_read_den_i_1__4\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \dummy_read_gnt_held_i_2__4\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \dummy_read_gnt_r_i_1__3\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \por_drp_arb_gnt_i_1__4\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \tile_config_drp_arb_gnt_i_1__4\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \write_access_i_1__4\ : label is "soft_lutpair80";
begin
  \FSM_sequential_fsm_cs_reg[0]_0\ <= \^fsm_sequential_fsm_cs_reg[0]_0\;
  \FSM_sequential_fsm_cs_reg[0]_1\ <= \^fsm_sequential_fsm_cs_reg[0]_1\;
  \FSM_sequential_fsm_cs_reg[1]_0\ <= \^fsm_sequential_fsm_cs_reg[1]_0\;
  \FSM_sequential_fsm_cs_reg[2]_1\ <= \^fsm_sequential_fsm_cs_reg[2]_1\;
  \FSM_sequential_fsm_cs_reg[2]_2\ <= \^fsm_sequential_fsm_cs_reg[2]_2\;
  Q(0) <= \^q\(0);
  dac1_drprdy_por <= \^dac1_drprdy_por\;
  \drp_addr_reg[0]\ <= \^drp_addr_reg[0]\;
  drpwe_por_reg <= \^drpwe_por_reg\;
  user_drp_drdy <= \^user_drp_drdy\;
\FSM_onehot_state[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08000800FFFF0800"
    )
        port map (
      I0 => \^q\(0),
      I1 => fsm_cs(1),
      I2 => fsm_cs(0),
      I3 => \FSM_onehot_state_reg[2]\(0),
      I4 => \FSM_onehot_state_reg[2]\(1),
      I5 => \^user_drp_drdy\,
      O => \FSM_sequential_fsm_cs_reg[2]_0\(0)
    );
\FSM_sequential_fsm_cs[0]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^q\(0),
      I1 => fsm_cs(1),
      I2 => dummy_read_req,
      O => \FSM_sequential_fsm_cs[0]_i_1__4_n_0\
    );
\FSM_sequential_fsm_cs[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000BAAA3020"
    )
        port map (
      I0 => tc_req_dac1,
      I1 => dummy_read_req,
      I2 => \FSM_sequential_fsm_cs[1]_i_2__4_n_0\,
      I3 => dac1_dreq_mon,
      I4 => \^fsm_sequential_fsm_cs_reg[1]_0\,
      I5 => \^q\(0),
      O => \FSM_sequential_fsm_cs[1]_i_1__4_n_0\
    );
\FSM_sequential_fsm_cs[1]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F01"
    )
        port map (
      I0 => dac1_por_req,
      I1 => fsm_cs(1),
      I2 => fsm_cs(0),
      I3 => tc_req_dac1,
      O => \FSM_sequential_fsm_cs[1]_i_2__4_n_0\
    );
\FSM_sequential_fsm_cs[2]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F888CCA8A8A8A8"
    )
        port map (
      I0 => \FSM_sequential_fsm_cs[2]_i_2__4_n_0\,
      I1 => dac1_por_req,
      I2 => dac1_dreq_mon,
      I3 => fsm_cs(0),
      I4 => fsm_cs(1),
      I5 => \^q\(0),
      O => \FSM_sequential_fsm_cs[2]_i_1__4_n_0\
    );
\FSM_sequential_fsm_cs[2]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => dummy_read_req,
      I1 => tc_req_dac1,
      I2 => fsm_cs(1),
      I3 => fsm_cs(0),
      O => \FSM_sequential_fsm_cs[2]_i_2__4_n_0\
    );
\FSM_sequential_fsm_cs_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_fsm_cs[0]_i_1__4_n_0\,
      Q => fsm_cs(0),
      R => p_6_in
    );
\FSM_sequential_fsm_cs_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_fsm_cs[1]_i_1__4_n_0\,
      Q => fsm_cs(1),
      R => p_6_in
    );
\FSM_sequential_fsm_cs_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_fsm_cs[2]_i_1__4_n_0\,
      Q => \^q\(0),
      R => p_6_in
    );
\dac1_daddr_mon[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAFFEAEAEAEAEA"
    )
        port map (
      I0 => \dac1_daddr_mon[5]_INST_0_i_1_n_0\,
      I1 => \^fsm_sequential_fsm_cs_reg[0]_1\,
      I2 => \rdata_reg[15]\(0),
      I3 => \rdata_reg[15]_3\,
      I4 => \rdata_reg[15]_4\,
      I5 => \^fsm_sequential_fsm_cs_reg[2]_2\,
      O => dac1_daddr_mon(0)
    );
\dac1_daddr_mon[10]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFA002"
    )
        port map (
      I0 => \rdata_reg[15]\(7),
      I1 => fsm_cs(0),
      I2 => \^q\(0),
      I3 => fsm_cs(1),
      I4 => \rdata_reg[15]_0\,
      O => dac1_daddr_mon(6)
    );
\dac1_daddr_mon[10]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(0),
      I1 => fsm_cs(0),
      I2 => fsm_cs(1),
      O => \FSM_sequential_fsm_cs_reg[2]_3\
    );
\dac1_daddr_mon[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAFFEAEAEAEAEA"
    )
        port map (
      I0 => \dac1_daddr_mon[5]_INST_0_i_1_n_0\,
      I1 => \^fsm_sequential_fsm_cs_reg[0]_1\,
      I2 => \rdata_reg[15]\(2),
      I3 => \rdata_reg[15]_3\,
      I4 => \rdata_reg[15]_5\,
      I5 => \^fsm_sequential_fsm_cs_reg[2]_2\,
      O => dac1_daddr_mon(1)
    );
\dac1_daddr_mon[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAFFEAEAEAEAEA"
    )
        port map (
      I0 => \dac1_daddr_mon[5]_INST_0_i_1_n_0\,
      I1 => \^fsm_sequential_fsm_cs_reg[0]_1\,
      I2 => \rdata_reg[15]\(3),
      I3 => \rdata_reg[15]_3\,
      I4 => \rdata_reg[15]_6\,
      I5 => \^fsm_sequential_fsm_cs_reg[2]_2\,
      O => dac1_daddr_mon(2)
    );
\dac1_daddr_mon[5]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => fsm_cs(0),
      I2 => \^q\(0),
      I3 => dac1_drpaddr_por(0),
      O => \dac1_daddr_mon[5]_INST_0_i_1_n_0\
    );
\dac1_daddr_mon[6]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^q\(0),
      I1 => fsm_cs(0),
      I2 => fsm_cs(1),
      O => \^fsm_sequential_fsm_cs_reg[2]_2\
    );
\dac1_daddr_mon[6]_INST_0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C1"
    )
        port map (
      I0 => fsm_cs(0),
      I1 => \^q\(0),
      I2 => fsm_cs(1),
      O => \^fsm_sequential_fsm_cs_reg[0]_1\
    );
\dac1_daddr_mon[7]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8900"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => \^q\(0),
      I2 => fsm_cs(0),
      I3 => \rdata_reg[15]\(4),
      O => dac1_daddr_mon(3)
    );
\dac1_daddr_mon[8]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFA002"
    )
        port map (
      I0 => \rdata_reg[15]\(5),
      I1 => fsm_cs(0),
      I2 => \^q\(0),
      I3 => fsm_cs(1),
      I4 => \rdata_reg[15]_0\,
      O => dac1_daddr_mon(4)
    );
\dac1_daddr_mon[9]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFA002"
    )
        port map (
      I0 => \rdata_reg[15]\(6),
      I1 => fsm_cs(0),
      I2 => \^q\(0),
      I3 => fsm_cs(1),
      I4 => \rdata_reg[15]_0\,
      O => dac1_daddr_mon(5)
    );
dac1_den_mon_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABEAABAAAAEAAAA"
    )
        port map (
      I0 => \drp_drdy_r_reg[0]_0\,
      I1 => \^q\(0),
      I2 => fsm_cs(0),
      I3 => fsm_cs(1),
      I4 => dac1_drpen_por,
      I5 => dummy_read_den,
      O => \^fsm_sequential_fsm_cs_reg[2]_1\
    );
dac1_den_mon_INST_0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => fsm_cs(0),
      O => \^fsm_sequential_fsm_cs_reg[1]_0\
    );
dac1_dgnt_mon_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => fsm_cs(0),
      I1 => fsm_cs(1),
      I2 => \^q\(0),
      O => \^fsm_sequential_fsm_cs_reg[0]_0\
    );
\dac1_di_mon[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => \rdata_reg[15]_1\(0),
      I1 => \rdata_reg[15]_2\(0),
      I2 => dac1_drpdi_tc(0),
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => dac1_di_mon(0)
    );
\dac1_di_mon[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => \rdata_reg[15]_1\(10),
      I1 => \rdata_reg[15]_2\(10),
      I2 => dac1_drpdi_tc(8),
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => dac1_di_mon(10)
    );
\dac1_di_mon[11]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => \rdata_reg[15]_1\(11),
      I1 => \rdata_reg[15]_2\(11),
      I2 => dac1_drpdi_tc(9),
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => dac1_di_mon(11)
    );
\dac1_di_mon[12]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => \rdata_reg[15]_1\(12),
      I1 => \rdata_reg[15]_2\(12),
      I2 => dac1_drpdi_tc(10),
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => dac1_di_mon(12)
    );
\dac1_di_mon[13]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => \rdata_reg[15]_1\(13),
      I1 => \rdata_reg[15]_2\(13),
      I2 => dac1_drpdi_tc(11),
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => dac1_di_mon(13)
    );
\dac1_di_mon[14]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => \rdata_reg[15]_1\(14),
      I1 => \rdata_reg[15]_2\(14),
      I2 => dac1_drpdi_tc(12),
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => dac1_di_mon(14)
    );
\dac1_di_mon[15]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => \rdata_reg[15]_1\(15),
      I1 => \rdata_reg[15]_2\(15),
      I2 => dac1_drpdi_tc(13),
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => dac1_di_mon(15)
    );
\dac1_di_mon[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB1A11000"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => fsm_cs(0),
      I2 => \^q\(0),
      I3 => \rdata_reg[15]_1\(1),
      I4 => \rdata_reg[15]_2\(1),
      I5 => \dac1_di_mon[2]_INST_0_i_1_n_0\,
      O => dac1_di_mon(1)
    );
\dac1_di_mon[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB1A11000"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => fsm_cs(0),
      I2 => \^q\(0),
      I3 => \rdata_reg[15]_1\(2),
      I4 => \rdata_reg[15]_2\(2),
      I5 => \dac1_di_mon[2]_INST_0_i_1_n_0\,
      O => dac1_di_mon(2)
    );
\dac1_di_mon[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => fsm_cs(0),
      I2 => \^q\(0),
      I3 => \dac1_di_mon[1]_INST_0_0\(0),
      I4 => \dac1_di_mon[1]_INST_0_1\,
      I5 => \rdata_reg[15]_3\,
      O => \dac1_di_mon[2]_INST_0_i_1_n_0\
    );
\dac1_di_mon[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => \rdata_reg[15]_1\(3),
      I1 => \rdata_reg[15]_2\(3),
      I2 => dac1_drpdi_tc(1),
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => dac1_di_mon(3)
    );
\dac1_di_mon[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => \rdata_reg[15]_1\(4),
      I1 => \rdata_reg[15]_2\(4),
      I2 => dac1_drpdi_tc(2),
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => dac1_di_mon(4)
    );
\dac1_di_mon[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => \rdata_reg[15]_1\(5),
      I1 => \rdata_reg[15]_2\(5),
      I2 => dac1_drpdi_tc(3),
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => dac1_di_mon(5)
    );
\dac1_di_mon[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => \rdata_reg[15]_1\(6),
      I1 => \rdata_reg[15]_2\(6),
      I2 => dac1_drpdi_tc(4),
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => dac1_di_mon(6)
    );
\dac1_di_mon[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => \rdata_reg[15]_1\(7),
      I1 => \rdata_reg[15]_2\(7),
      I2 => dac1_drpdi_tc(5),
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => dac1_di_mon(7)
    );
\dac1_di_mon[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => \rdata_reg[15]_1\(8),
      I1 => \rdata_reg[15]_2\(8),
      I2 => dac1_drpdi_tc(6),
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => dac1_di_mon(8)
    );
\dac1_di_mon[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CCF00000AACC"
    )
        port map (
      I0 => \rdata_reg[15]_1\(9),
      I1 => \rdata_reg[15]_2\(9),
      I2 => dac1_drpdi_tc(7),
      I3 => \^q\(0),
      I4 => fsm_cs(0),
      I5 => fsm_cs(1),
      O => dac1_di_mon(9)
    );
dac1_dwe_mon_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CA00F000CA0000"
    )
        port map (
      I0 => dac1_drpwe_por,
      I1 => dac1_drp_we,
      I2 => fsm_cs(1),
      I3 => fsm_cs(0),
      I4 => \^q\(0),
      I5 => dac1_drpen_tc,
      O => \^drpwe_por_reg\
    );
drp_RdAck_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF40"
    )
        port map (
      I0 => drp_RdAck_r_reg,
      I1 => \^user_drp_drdy\,
      I2 => \^fsm_sequential_fsm_cs_reg[0]_0\,
      I3 => drp_RdAck_r_reg_0,
      I4 => drp_RdAck_r_reg_1,
      I5 => drp_RdAck_r_reg_2,
      O => access_type_reg
    );
\drp_drdy_r[0]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_sequential_fsm_cs_reg[2]_1\,
      I1 => \^drpwe_por_reg\,
      O => p_1_out(0)
    );
\drp_drdy_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_out(0),
      Q => drp_drdy_r(0),
      R => p_6_in
    );
\drp_drdy_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => drp_drdy_r(0),
      Q => drp_drdy_r(1),
      R => p_6_in
    );
\drp_drdy_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => drp_drdy_r(1),
      Q => drp_drdy_r(2),
      R => p_6_in
    );
\drp_drdy_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => drp_drdy_r(2),
      Q => drp_drdy_r(3),
      R => p_6_in
    );
\dummy_read_den_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => dummy_read_gnt_r,
      I1 => \^q\(0),
      I2 => fsm_cs(1),
      I3 => fsm_cs(0),
      O => dummy_read_den0
    );
dummy_read_den_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dummy_read_den0,
      Q => dummy_read_den,
      R => p_6_in
    );
\dummy_read_gnt_held_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A808A80BABF8A80"
    )
        port map (
      I0 => dummy_read_gnt_held,
      I1 => drp_drdy_r(3),
      I2 => write_access,
      I3 => dummy_read_gnt_held_reg_0,
      I4 => \dummy_read_gnt_held_i_2__4_n_0\,
      I5 => \^q\(0),
      O => \dummy_read_gnt_held_i_1__4_n_0\
    );
\dummy_read_gnt_held_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fsm_cs(0),
      I1 => fsm_cs(1),
      O => \dummy_read_gnt_held_i_2__4_n_0\
    );
dummy_read_gnt_held_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \dummy_read_gnt_held_i_1__4_n_0\,
      Q => dummy_read_gnt_held,
      R => p_6_in
    );
\dummy_read_gnt_r_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => fsm_cs(0),
      I2 => \^q\(0),
      O => dummy_read_gnt
    );
dummy_read_gnt_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dummy_read_gnt,
      Q => dummy_read_gnt_r,
      R => p_6_in
    );
\dummy_read_req_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAAAAAAAAAA"
    )
        port map (
      I0 => \dummy_read_req_i_2__4_n_0\,
      I1 => dummy_read_req_reg_0,
      I2 => \^fsm_sequential_fsm_cs_reg[0]_0\,
      I3 => \^drp_addr_reg[0]\,
      I4 => bank4_write,
      I5 => \FSM_onehot_state_reg[2]\(0),
      O => \dummy_read_req_i_1__4_n_0\
    );
\dummy_read_req_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF57F70000"
    )
        port map (
      I0 => dummy_read_gnt_held,
      I1 => dummy_read_gnt_held_reg_0,
      I2 => write_access,
      I3 => drp_drdy_r(3),
      I4 => dummy_read_req,
      I5 => p_6_in,
      O => \dummy_read_req_i_2__4_n_0\
    );
\dummy_read_req_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \rdata_reg[15]\(0),
      I1 => \rdata_reg[15]\(1),
      O => \^drp_addr_reg[0]\
    );
dummy_read_req_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \dummy_read_req_i_1__4_n_0\,
      Q => dummy_read_req,
      R => '0'
    );
\por_drp_arb_gnt_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => fsm_cs(1),
      I1 => fsm_cs(0),
      I2 => \^q\(0),
      O => por_drp_arb_gnt_i
    );
por_drp_arb_gnt_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => por_drp_arb_gnt_i,
      Q => dac1_por_gnt,
      R => p_6_in
    );
\por_drp_drdy_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540000000000000"
    )
        port map (
      I0 => p_6_in,
      I1 => drp_drdy_r(3),
      I2 => write_access,
      I3 => dummy_read_gnt_held_reg_0,
      I4 => \^q\(0),
      I5 => \por_drp_drdy_i_2__3_n_0\,
      O => \por_drp_drdy_i_1__3_n_0\
    );
\por_drp_drdy_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fsm_cs(0),
      I1 => fsm_cs(1),
      O => \por_drp_drdy_i_2__3_n_0\
    );
por_drp_drdy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \por_drp_drdy_i_1__3_n_0\,
      Q => \^dac1_drprdy_por\,
      R => '0'
    );
\rdata[15]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^dac1_drprdy_por\,
      I1 => \rdata_reg[0]\(0),
      O => E(0)
    );
\tile_config_drp_arb_gnt_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => fsm_cs(0),
      I1 => fsm_cs(1),
      I2 => \^q\(0),
      O => tile_config_drp_arb_gnt_i
    );
tile_config_drp_arb_gnt_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_drp_arb_gnt_i,
      Q => tile_config_drp_arb_gnt,
      R => p_6_in
    );
\tile_config_drp_drdy_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => user_drp_drdy_reg_0(0),
      I1 => user_drp_drdy_reg_1,
      I2 => drp_drdy_r(3),
      I3 => write_access,
      I4 => dummy_read_gnt_held_reg_0,
      I5 => tile_config_drp_arb_gnt_i,
      O => \tile_config_drp_drdy_i_1__3_n_0\
    );
tile_config_drp_drdy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \tile_config_drp_drdy_i_1__3_n_0\,
      Q => dac1_drprdy_tc,
      R => '0'
    );
\user_drp_drdy_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => user_drp_drdy_reg_0(0),
      I1 => user_drp_drdy_reg_1,
      I2 => drp_drdy_r(3),
      I3 => write_access,
      I4 => dummy_read_gnt_held_reg_0,
      I5 => \^fsm_sequential_fsm_cs_reg[0]_0\,
      O => \user_drp_drdy_i_1__3_n_0\
    );
user_drp_drdy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \user_drp_drdy_i_1__3_n_0\,
      Q => \^user_drp_drdy\,
      R => '0'
    );
\write_access_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^drpwe_por_reg\,
      I1 => \^fsm_sequential_fsm_cs_reg[2]_1\,
      I2 => write_access,
      O => \write_access_i_1__4_n_0\
    );
write_access_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \write_access_i_1__4_n_0\,
      Q => write_access,
      R => p_6_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_control is
  port (
    access_type_reg_0 : out STD_LOGIC;
    \FSM_onehot_state_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \FSM_onehot_state_reg[4]_1\ : out STD_LOGIC;
    adc0_drp_we : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    access_type_reg_1 : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    bank10_write : in STD_LOGIC;
    bank10_read : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_0\ : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_1\ : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_control;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_control is
  signal \FSM_onehot_state[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_state_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^access_type_reg_0\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[4]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
begin
  \FSM_onehot_state_reg[4]_0\(4 downto 0) <= \^fsm_onehot_state_reg[4]_0\(4 downto 0);
  access_type_reg_0 <= \^access_type_reg_0\;
\FSM_onehot_state[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10101010FFFFFF10"
    )
        port map (
      I0 => bank10_write,
      I1 => bank10_read,
      I2 => \^fsm_onehot_state_reg[4]_0\(0),
      I3 => \^fsm_onehot_state_reg[4]_0\(3),
      I4 => \^fsm_onehot_state_reg[4]_0\(4),
      I5 => \FSM_onehot_state_reg[3]_0\,
      O => \FSM_onehot_state[0]_i_1__1_n_0\
    );
\FSM_onehot_state[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F888888"
    )
        port map (
      I0 => \FSM_onehot_state_reg[3]_0\,
      I1 => \^fsm_onehot_state_reg[4]_0\(3),
      I2 => \^access_type_reg_0\,
      I3 => \FSM_onehot_state_reg[3]_1\,
      I4 => \^fsm_onehot_state_reg[4]_0\(2),
      O => \FSM_onehot_state[3]_i_1__1_n_0\
    );
\FSM_onehot_state[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[4]_0\(3),
      I1 => \^fsm_onehot_state_reg[4]_0\(4),
      I2 => \^fsm_onehot_state_reg[4]_0\(2),
      I3 => \^fsm_onehot_state_reg[4]_0\(1),
      I4 => \^fsm_onehot_state_reg[4]_0\(0),
      O => \FSM_onehot_state[4]_i_1__0_n_0\
    );
\FSM_onehot_state[4]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => \FSM_onehot_state_reg[3]_0\,
      I1 => \^fsm_onehot_state_reg[4]_0\(4),
      I2 => \^access_type_reg_0\,
      I3 => \FSM_onehot_state_reg[3]_1\,
      I4 => \^fsm_onehot_state_reg[4]_0\(2),
      O => \FSM_onehot_state_reg[4]_1\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_1__0_n_0\,
      D => \FSM_onehot_state[0]_i_1__1_n_0\,
      Q => \^fsm_onehot_state_reg[4]_0\(0),
      S => SR(0)
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_1__0_n_0\,
      D => \FSM_onehot_state_reg[4]_2\(0),
      Q => \^fsm_onehot_state_reg[4]_0\(1),
      R => SR(0)
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_1__0_n_0\,
      D => \FSM_onehot_state_reg[4]_2\(1),
      Q => \^fsm_onehot_state_reg[4]_0\(2),
      R => SR(0)
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_1__0_n_0\,
      D => \FSM_onehot_state[3]_i_1__1_n_0\,
      Q => \^fsm_onehot_state_reg[4]_0\(3),
      R => SR(0)
    );
\FSM_onehot_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_1__0_n_0\,
      D => \FSM_onehot_state_reg[4]_2\(2),
      Q => \^fsm_onehot_state_reg[4]_0\(4),
      R => SR(0)
    );
access_type_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => access_type_reg_1,
      Q => \^access_type_reg_0\,
      R => SR(0)
    );
adc0_dwe_mon_INST_0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[4]_0\(1),
      I1 => bank10_write,
      O => adc0_drp_we
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_control_0 is
  port (
    access_type_reg_0 : out STD_LOGIC;
    \FSM_onehot_state_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \FSM_onehot_state_reg[4]_1\ : out STD_LOGIC;
    adc1_drp_we : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    access_type_reg_1 : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    bank12_read : in STD_LOGIC;
    bank12_write : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_0\ : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_1\ : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_control_0 : entity is "design_1_usp_rf_data_converter_0_0_drp_control";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_control_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_control_0 is
  signal \FSM_onehot_state[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_state_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^access_type_reg_0\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[4]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
begin
  \FSM_onehot_state_reg[4]_0\(4 downto 0) <= \^fsm_onehot_state_reg[4]_0\(4 downto 0);
  access_type_reg_0 <= \^access_type_reg_0\;
\FSM_onehot_state[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10101010FFFFFF10"
    )
        port map (
      I0 => bank12_read,
      I1 => bank12_write,
      I2 => \^fsm_onehot_state_reg[4]_0\(0),
      I3 => \^fsm_onehot_state_reg[4]_0\(3),
      I4 => \^fsm_onehot_state_reg[4]_0\(4),
      I5 => \FSM_onehot_state_reg[3]_0\,
      O => \FSM_onehot_state[0]_i_1__2_n_0\
    );
\FSM_onehot_state[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F888888"
    )
        port map (
      I0 => \FSM_onehot_state_reg[3]_0\,
      I1 => \^fsm_onehot_state_reg[4]_0\(3),
      I2 => \^access_type_reg_0\,
      I3 => \FSM_onehot_state_reg[3]_1\,
      I4 => \^fsm_onehot_state_reg[4]_0\(2),
      O => \FSM_onehot_state[3]_i_1__2_n_0\
    );
\FSM_onehot_state[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[4]_0\(3),
      I1 => \^fsm_onehot_state_reg[4]_0\(4),
      I2 => \^fsm_onehot_state_reg[4]_0\(2),
      I3 => \^fsm_onehot_state_reg[4]_0\(1),
      I4 => \^fsm_onehot_state_reg[4]_0\(0),
      O => \FSM_onehot_state[4]_i_1__1_n_0\
    );
\FSM_onehot_state[4]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => \FSM_onehot_state_reg[3]_0\,
      I1 => \^fsm_onehot_state_reg[4]_0\(4),
      I2 => \^access_type_reg_0\,
      I3 => \FSM_onehot_state_reg[3]_1\,
      I4 => \^fsm_onehot_state_reg[4]_0\(2),
      O => \FSM_onehot_state_reg[4]_1\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_1__1_n_0\,
      D => \FSM_onehot_state[0]_i_1__2_n_0\,
      Q => \^fsm_onehot_state_reg[4]_0\(0),
      S => SR(0)
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_1__1_n_0\,
      D => \FSM_onehot_state_reg[4]_2\(0),
      Q => \^fsm_onehot_state_reg[4]_0\(1),
      R => SR(0)
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_1__1_n_0\,
      D => \FSM_onehot_state_reg[4]_2\(1),
      Q => \^fsm_onehot_state_reg[4]_0\(2),
      R => SR(0)
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_1__1_n_0\,
      D => \FSM_onehot_state[3]_i_1__2_n_0\,
      Q => \^fsm_onehot_state_reg[4]_0\(3),
      R => SR(0)
    );
\FSM_onehot_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_1__1_n_0\,
      D => \FSM_onehot_state_reg[4]_2\(2),
      Q => \^fsm_onehot_state_reg[4]_0\(4),
      R => SR(0)
    );
access_type_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => access_type_reg_1,
      Q => \^access_type_reg_0\,
      R => SR(0)
    );
adc1_dwe_mon_INST_0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[4]_0\(1),
      I1 => bank12_write,
      O => adc1_drp_we
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_control_1 is
  port (
    access_type_reg_0 : out STD_LOGIC;
    \FSM_onehot_state_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_state_reg[4]_0\ : out STD_LOGIC;
    adc2_dreq_mon : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    access_type_reg_1 : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    bank14_read : in STD_LOGIC;
    bank14_write : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_0\ : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_1\ : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_control_1 : entity is "design_1_usp_rf_data_converter_0_0_drp_control";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_control_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_control_1 is
  signal \FSM_onehot_state[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_state_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \FSM_onehot_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \^access_type_reg_0\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[4]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
begin
  \FSM_onehot_state_reg[2]_0\(2 downto 0) <= \^fsm_onehot_state_reg[2]_0\(2 downto 0);
  access_type_reg_0 <= \^access_type_reg_0\;
\FSM_onehot_state[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03000300FFFFABAA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => bank14_read,
      I2 => bank14_write,
      I3 => \^fsm_onehot_state_reg[2]_0\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => \FSM_onehot_state_reg[3]_0\,
      O => \FSM_onehot_state[0]_i_1__3_n_0\
    );
\FSM_onehot_state[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F888888"
    )
        port map (
      I0 => \FSM_onehot_state_reg[3]_0\,
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => \^access_type_reg_0\,
      I3 => \FSM_onehot_state_reg[3]_1\,
      I4 => \^fsm_onehot_state_reg[2]_0\(2),
      O => \FSM_onehot_state[3]_i_1__3_n_0\
    );
\FSM_onehot_state[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[2]_0\(0),
      I1 => \FSM_onehot_state_reg_n_0_[4]\,
      I2 => \^fsm_onehot_state_reg[2]_0\(2),
      I3 => \^fsm_onehot_state_reg[2]_0\(1),
      I4 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \FSM_onehot_state[4]_i_1__2_n_0\
    );
\FSM_onehot_state[4]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \FSM_onehot_state_reg[3]_0\,
      I2 => \^access_type_reg_0\,
      I3 => \FSM_onehot_state_reg[3]_1\,
      I4 => \^fsm_onehot_state_reg[2]_0\(2),
      O => \FSM_onehot_state_reg[4]_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_1__2_n_0\,
      D => \FSM_onehot_state[0]_i_1__3_n_0\,
      Q => \^fsm_onehot_state_reg[2]_0\(0),
      S => SR(0)
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_1__2_n_0\,
      D => \FSM_onehot_state_reg[4]_1\(0),
      Q => \^fsm_onehot_state_reg[2]_0\(1),
      R => SR(0)
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_1__2_n_0\,
      D => \FSM_onehot_state_reg[4]_1\(1),
      Q => \^fsm_onehot_state_reg[2]_0\(2),
      R => SR(0)
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_1__2_n_0\,
      D => \FSM_onehot_state[3]_i_1__3_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[3]\,
      R => SR(0)
    );
\FSM_onehot_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_1__2_n_0\,
      D => \FSM_onehot_state_reg[4]_1\(2),
      Q => \FSM_onehot_state_reg_n_0_[4]\,
      R => SR(0)
    );
access_type_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => access_type_reg_1,
      Q => \^access_type_reg_0\,
      R => SR(0)
    );
adc2_dreq_mon_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7770"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => bank14_write,
      I3 => bank14_read,
      O => adc2_dreq_mon
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_control_2 is
  port (
    access_type_reg_0 : out STD_LOGIC;
    \drp_addr_reg[8]\ : out STD_LOGIC;
    \drp_addr_reg[0]\ : out STD_LOGIC;
    \drp_addr_reg[7]\ : out STD_LOGIC;
    \FSM_onehot_state_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_state_reg[4]_0\ : out STD_LOGIC;
    adc3_drp_we : out STD_LOGIC;
    adc3_dreq_mon : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    access_type_reg_1 : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    bank16_read : in STD_LOGIC;
    bank16_write : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_0\ : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_1\ : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_control_2 : entity is "design_1_usp_rf_data_converter_0_0_drp_control";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_control_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_control_2 is
  signal \FSM_onehot_state[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_8__0_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_state_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \FSM_onehot_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \^access_type_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[4]_i_7\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \FSM_onehot_state[4]_i_8__0\ : label is "soft_lutpair403";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[4]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
  attribute SOFT_HLUTNM of adc3_dreq_mon_INST_0 : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of adc3_dwe_mon_INST_0_i_1 : label is "soft_lutpair402";
begin
  \FSM_onehot_state_reg[2]_0\(2 downto 0) <= \^fsm_onehot_state_reg[2]_0\(2 downto 0);
  access_type_reg_0 <= \^access_type_reg_0\;
\FSM_onehot_state[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03000300FFFFABAA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => bank16_read,
      I2 => bank16_write,
      I3 => \^fsm_onehot_state_reg[2]_0\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => \FSM_onehot_state_reg[3]_0\,
      O => \FSM_onehot_state[0]_i_1__4_n_0\
    );
\FSM_onehot_state[3]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F888888"
    )
        port map (
      I0 => \FSM_onehot_state_reg[3]_0\,
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => \^access_type_reg_0\,
      I3 => \FSM_onehot_state_reg[3]_1\,
      I4 => \^fsm_onehot_state_reg[2]_0\(2),
      O => \FSM_onehot_state[3]_i_1__4_n_0\
    );
\FSM_onehot_state[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[2]_0\(0),
      I1 => \FSM_onehot_state_reg_n_0_[4]\,
      I2 => \^fsm_onehot_state_reg[2]_0\(2),
      I3 => \^fsm_onehot_state_reg[2]_0\(1),
      I4 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \FSM_onehot_state[4]_i_1__3_n_0\
    );
\FSM_onehot_state[4]_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \FSM_onehot_state_reg[3]_0\,
      I2 => \^access_type_reg_0\,
      I3 => \FSM_onehot_state_reg[3]_1\,
      I4 => \^fsm_onehot_state_reg[2]_0\(2),
      O => \FSM_onehot_state_reg[4]_0\
    );
\FSM_onehot_state[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"033300003CC40000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      I2 => Q(1),
      I3 => Q(2),
      I4 => \FSM_onehot_state[4]_i_8__0_n_0\,
      I5 => Q(3),
      O => \drp_addr_reg[0]\
    );
\FSM_onehot_state[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => Q(7),
      I1 => Q(4),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(9),
      I5 => Q(8),
      O => \drp_addr_reg[8]\
    );
\FSM_onehot_state[4]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => Q(6),
      I1 => Q(5),
      I2 => Q(3),
      O => \drp_addr_reg[7]\
    );
\FSM_onehot_state[4]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(5),
      I1 => Q(6),
      O => \FSM_onehot_state[4]_i_8__0_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_1__3_n_0\,
      D => \FSM_onehot_state[0]_i_1__4_n_0\,
      Q => \^fsm_onehot_state_reg[2]_0\(0),
      S => SR(0)
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_1__3_n_0\,
      D => \FSM_onehot_state_reg[4]_1\(0),
      Q => \^fsm_onehot_state_reg[2]_0\(1),
      R => SR(0)
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_1__3_n_0\,
      D => \FSM_onehot_state_reg[4]_1\(1),
      Q => \^fsm_onehot_state_reg[2]_0\(2),
      R => SR(0)
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_1__3_n_0\,
      D => \FSM_onehot_state[3]_i_1__4_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[3]\,
      R => SR(0)
    );
\FSM_onehot_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_1__3_n_0\,
      D => \FSM_onehot_state_reg[4]_1\(2),
      Q => \FSM_onehot_state_reg_n_0_[4]\,
      R => SR(0)
    );
access_type_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => access_type_reg_1,
      Q => \^access_type_reg_0\,
      R => SR(0)
    );
adc3_dreq_mon_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7770"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => bank16_write,
      I3 => bank16_read,
      O => adc3_dreq_mon
    );
adc3_dwe_mon_INST_0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[2]_0\(1),
      I1 => bank16_write,
      O => adc3_drp_we
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_control_3 is
  port (
    access_type_reg_0 : out STD_LOGIC;
    \drp_addr_reg[3]\ : out STD_LOGIC;
    \FSM_onehot_state_reg[4]_0\ : out STD_LOGIC;
    \FSM_onehot_state_reg[4]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    access_type_reg_1 : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dummy_read_req_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[0]_0\ : in STD_LOGIC;
    dac0_drp_rdy : in STD_LOGIC;
    bank2_write : in STD_LOGIC;
    bank2_read : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_control_3 : entity is "design_1_usp_rf_data_converter_0_0_drp_control";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_control_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_control_3 is
  signal \FSM_onehot_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_state_reg[4]_1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^access_type_reg_0\ : STD_LOGIC;
  signal dac0_drp_we : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[4]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
begin
  \FSM_onehot_state_reg[4]_1\(4 downto 0) <= \^fsm_onehot_state_reg[4]_1\(4 downto 0);
  access_type_reg_0 <= \^access_type_reg_0\;
\FSM_onehot_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF1010FF101010"
    )
        port map (
      I0 => bank2_write,
      I1 => bank2_read,
      I2 => \^fsm_onehot_state_reg[4]_1\(0),
      I3 => \^fsm_onehot_state_reg[4]_1\(3),
      I4 => \FSM_onehot_state_reg[0]_0\,
      I5 => \^fsm_onehot_state_reg[4]_1\(4),
      O => \FSM_onehot_state[0]_i_1_n_0\
    );
\FSM_onehot_state[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F444444"
    )
        port map (
      I0 => \FSM_onehot_state_reg[0]_0\,
      I1 => \^fsm_onehot_state_reg[4]_1\(3),
      I2 => \^access_type_reg_0\,
      I3 => dac0_drp_rdy,
      I4 => \^fsm_onehot_state_reg[4]_1\(2),
      O => \FSM_onehot_state[3]_i_1_n_0\
    );
\FSM_onehot_state[4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[4]_1\(3),
      I1 => \^fsm_onehot_state_reg[4]_1\(4),
      I2 => \^fsm_onehot_state_reg[4]_1\(2),
      I3 => \^fsm_onehot_state_reg[4]_1\(1),
      I4 => \^fsm_onehot_state_reg[4]_1\(0),
      O => \FSM_onehot_state[4]_i_2__0_n_0\
    );
\FSM_onehot_state[4]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4444444"
    )
        port map (
      I0 => \FSM_onehot_state_reg[0]_0\,
      I1 => \^fsm_onehot_state_reg[4]_1\(4),
      I2 => \^access_type_reg_0\,
      I3 => dac0_drp_rdy,
      I4 => \^fsm_onehot_state_reg[4]_1\(2),
      O => \FSM_onehot_state_reg[4]_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_2__0_n_0\,
      D => \FSM_onehot_state[0]_i_1_n_0\,
      Q => \^fsm_onehot_state_reg[4]_1\(0),
      S => SR(0)
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_2__0_n_0\,
      D => D(0),
      Q => \^fsm_onehot_state_reg[4]_1\(1),
      R => SR(0)
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_2__0_n_0\,
      D => D(1),
      Q => \^fsm_onehot_state_reg[4]_1\(2),
      R => SR(0)
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_2__0_n_0\,
      D => \FSM_onehot_state[3]_i_1_n_0\,
      Q => \^fsm_onehot_state_reg[4]_1\(3),
      R => SR(0)
    );
\FSM_onehot_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_2__0_n_0\,
      D => D(2),
      Q => \^fsm_onehot_state_reg[4]_1\(4),
      R => SR(0)
    );
access_type_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => access_type_reg_1,
      Q => \^access_type_reg_0\,
      R => SR(0)
    );
dummy_read_req_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => dac0_drp_we,
      I3 => Q(0),
      I4 => Q(3),
      I5 => dummy_read_req_reg(0),
      O => \drp_addr_reg[3]\
    );
dummy_read_req_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[4]_1\(1),
      I1 => bank2_write,
      O => dac0_drp_we
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_control_4 is
  port (
    access_type_reg_0 : out STD_LOGIC;
    \drp_addr_reg[0]\ : out STD_LOGIC;
    \FSM_onehot_state_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_state_reg[4]_0\ : out STD_LOGIC;
    dac1_drp_we : out STD_LOGIC;
    dac1_dreq_mon : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    access_type_reg_1 : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    bank4_read : in STD_LOGIC;
    bank4_write : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_0\ : in STD_LOGIC;
    user_drp_drdy : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_control_4 : entity is "design_1_usp_rf_data_converter_0_0_drp_control";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_control_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_control_4 is
  signal \FSM_onehot_state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_9_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_state_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \FSM_onehot_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \^access_type_reg_0\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[4]\ : label is "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of dac1_dreq_mon_INST_0 : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of dac1_dwe_mon_INST_0_i_1 : label is "soft_lutpair404";
begin
  \FSM_onehot_state_reg[2]_0\(2 downto 0) <= \^fsm_onehot_state_reg[2]_0\(2 downto 0);
  access_type_reg_0 <= \^access_type_reg_0\;
\FSM_onehot_state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03000300FFFFABAA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => bank4_read,
      I2 => bank4_write,
      I3 => \^fsm_onehot_state_reg[2]_0\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => \FSM_onehot_state_reg[3]_0\,
      O => \FSM_onehot_state[0]_i_1__0_n_0\
    );
\FSM_onehot_state[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F888888"
    )
        port map (
      I0 => \FSM_onehot_state_reg[3]_0\,
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => \^access_type_reg_0\,
      I3 => user_drp_drdy,
      I4 => \^fsm_onehot_state_reg[2]_0\(2),
      O => \FSM_onehot_state[3]_i_1__0_n_0\
    );
\FSM_onehot_state[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[2]_0\(0),
      I1 => \FSM_onehot_state_reg_n_0_[4]\,
      I2 => \^fsm_onehot_state_reg[2]_0\(2),
      I3 => \^fsm_onehot_state_reg[2]_0\(1),
      I4 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \FSM_onehot_state[4]_i_1_n_0\
    );
\FSM_onehot_state[4]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \FSM_onehot_state_reg[3]_0\,
      I2 => \^access_type_reg_0\,
      I3 => user_drp_drdy,
      I4 => \^fsm_onehot_state_reg[2]_0\(2),
      O => \FSM_onehot_state_reg[4]_0\
    );
\FSM_onehot_state[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000883F300000"
    )
        port map (
      I0 => \FSM_onehot_state[4]_i_9_n_0\,
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(4),
      I5 => Q(2),
      O => \drp_addr_reg[0]\
    );
\FSM_onehot_state[4]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => Q(3),
      I3 => Q(5),
      O => \FSM_onehot_state[4]_i_9_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_1_n_0\,
      D => \FSM_onehot_state[0]_i_1__0_n_0\,
      Q => \^fsm_onehot_state_reg[2]_0\(0),
      S => SR(0)
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_1_n_0\,
      D => \FSM_onehot_state_reg[4]_1\(0),
      Q => \^fsm_onehot_state_reg[2]_0\(1),
      R => SR(0)
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_1_n_0\,
      D => \FSM_onehot_state_reg[4]_1\(1),
      Q => \^fsm_onehot_state_reg[2]_0\(2),
      R => SR(0)
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_1_n_0\,
      D => \FSM_onehot_state[3]_i_1__0_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[3]\,
      R => SR(0)
    );
\FSM_onehot_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_state[4]_i_1_n_0\,
      D => \FSM_onehot_state_reg[4]_1\(2),
      Q => \FSM_onehot_state_reg_n_0_[4]\,
      R => SR(0)
    );
access_type_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => access_type_reg_1,
      Q => \^access_type_reg_0\,
      R => SR(0)
    );
dac1_dreq_mon_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7770"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => bank4_write,
      I3 => bank4_read,
      O => dac1_dreq_mon
    );
dac1_dwe_mon_INST_0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[2]_0\(1),
      I1 => bank4_write,
      O => dac1_drp_we
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack is
  port (
    read_ack_tog : out STD_LOGIC;
    read_ack_tog_r : out STD_LOGIC;
    read_ack_tog_reg_0 : out STD_LOGIC;
    read_ack_tog_reg_1 : in STD_LOGIC;
    axi_read_req_r_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack is
  signal axi_read_req_r : STD_LOGIC;
  signal axi_read_req_tog : STD_LOGIC;
  signal \axi_read_req_tog_i_1__21_n_0\ : STD_LOGIC;
  signal \^read_ack_tog\ : STD_LOGIC;
  signal \^read_ack_tog_r\ : STD_LOGIC;
begin
  read_ack_tog <= \^read_ack_tog\;
  read_ack_tog_r <= \^read_ack_tog_r\;
axi_read_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_r_reg_0(0),
      Q => axi_read_req_r,
      R => read_ack_tog_reg_1
    );
\axi_read_req_tog_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => axi_read_req_r,
      I1 => axi_read_req_r_reg_0(0),
      I2 => axi_read_req_tog,
      O => \axi_read_req_tog_i_1__21_n_0\
    );
axi_read_req_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_read_req_tog_i_1__21_n_0\,
      Q => axi_read_req_tog,
      R => read_ack_tog_reg_1
    );
axi_timeout_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => \^read_ack_tog\,
      I1 => \^read_ack_tog_r\,
      I2 => s_axi_aresetn,
      O => read_ack_tog_reg_0
    );
read_ack_tog_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^read_ack_tog\,
      Q => \^read_ack_tog_r\,
      R => read_ack_tog_reg_1
    );
read_ack_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_tog,
      Q => \^read_ack_tog\,
      R => read_ack_tog_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_10 is
  port (
    read_ack_tog_reg_0 : out STD_LOGIC;
    read_ack_tog_r_reg_0 : out STD_LOGIC;
    read_ack_tog_reg_1 : in STD_LOGIC;
    axi_read_req_r_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_10 : entity is "design_1_usp_rf_data_converter_0_0_irq_req_ack";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_10 is
  signal axi_read_req_r : STD_LOGIC;
  signal \axi_read_req_tog_i_1__4_n_0\ : STD_LOGIC;
  signal axi_read_req_tog_reg_n_0 : STD_LOGIC;
  signal \^read_ack_tog_reg_0\ : STD_LOGIC;
begin
  read_ack_tog_reg_0 <= \^read_ack_tog_reg_0\;
axi_read_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_r_reg_0(0),
      Q => axi_read_req_r,
      R => read_ack_tog_reg_1
    );
\axi_read_req_tog_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => axi_read_req_r,
      I1 => axi_read_req_r_reg_0(0),
      I2 => axi_read_req_tog_reg_n_0,
      O => \axi_read_req_tog_i_1__4_n_0\
    );
axi_read_req_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_read_req_tog_i_1__4_n_0\,
      Q => axi_read_req_tog_reg_n_0,
      R => read_ack_tog_reg_1
    );
read_ack_tog_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^read_ack_tog_reg_0\,
      Q => read_ack_tog_r_reg_0,
      R => read_ack_tog_reg_1
    );
read_ack_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_tog_reg_n_0,
      Q => \^read_ack_tog_reg_0\,
      R => read_ack_tog_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_11 is
  port (
    read_ack_tog_0 : out STD_LOGIC;
    read_ack_tog_r_1 : out STD_LOGIC;
    adc00_overvol_out_reg : out STD_LOGIC;
    read_ack_tog_r_reg_0 : in STD_LOGIC;
    axi_read_req_r_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    adc00_overvol_irq : in STD_LOGIC;
    adc00_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aresetn : in STD_LOGIC;
    adc00_overvol_out_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_11 : entity is "design_1_usp_rf_data_converter_0_0_irq_req_ack";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_11 is
  signal axi_read_req_r : STD_LOGIC;
  signal axi_read_req_tog : STD_LOGIC;
  signal \axi_read_req_tog_i_1__5_n_0\ : STD_LOGIC;
  signal \^read_ack_tog_0\ : STD_LOGIC;
  signal \^read_ack_tog_r_1\ : STD_LOGIC;
begin
  read_ack_tog_0 <= \^read_ack_tog_0\;
  read_ack_tog_r_1 <= \^read_ack_tog_r_1\;
adc00_overvol_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00000E000000000"
    )
        port map (
      I0 => adc00_overvol_irq,
      I1 => adc00_irq_sync(0),
      I2 => s_axi_aresetn,
      I3 => \^read_ack_tog_r_1\,
      I4 => \^read_ack_tog_0\,
      I5 => adc00_overvol_out_reg_0,
      O => adc00_overvol_out_reg
    );
axi_read_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_r_reg_0(0),
      Q => axi_read_req_r,
      R => read_ack_tog_r_reg_0
    );
\axi_read_req_tog_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => axi_read_req_r,
      I1 => axi_read_req_r_reg_0(0),
      I2 => axi_read_req_tog,
      O => \axi_read_req_tog_i_1__5_n_0\
    );
axi_read_req_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_read_req_tog_i_1__5_n_0\,
      Q => axi_read_req_tog,
      R => read_ack_tog_r_reg_0
    );
read_ack_tog_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^read_ack_tog_0\,
      Q => \^read_ack_tog_r_1\,
      R => read_ack_tog_r_reg_0
    );
read_ack_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_tog,
      Q => \^read_ack_tog_0\,
      R => read_ack_tog_r_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_12 is
  port (
    read_ack_tog_reg_0 : out STD_LOGIC;
    read_ack_tog_r_reg_0 : out STD_LOGIC;
    adc01_overvol_out_reg : out STD_LOGIC;
    read_ack_tog_r_reg_1 : in STD_LOGIC;
    axi_read_req_r_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    adc01_overvol_irq : in STD_LOGIC;
    adc01_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aresetn : in STD_LOGIC;
    adc01_overvol_out_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_12 : entity is "design_1_usp_rf_data_converter_0_0_irq_req_ack";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_12 is
  signal axi_read_req_r : STD_LOGIC;
  signal \axi_read_req_tog_i_1__6_n_0\ : STD_LOGIC;
  signal axi_read_req_tog_reg_n_0 : STD_LOGIC;
  signal \^read_ack_tog_r_reg_0\ : STD_LOGIC;
  signal \^read_ack_tog_reg_0\ : STD_LOGIC;
begin
  read_ack_tog_r_reg_0 <= \^read_ack_tog_r_reg_0\;
  read_ack_tog_reg_0 <= \^read_ack_tog_reg_0\;
adc01_overvol_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00000E000000000"
    )
        port map (
      I0 => adc01_overvol_irq,
      I1 => adc01_irq_sync(0),
      I2 => s_axi_aresetn,
      I3 => \^read_ack_tog_r_reg_0\,
      I4 => \^read_ack_tog_reg_0\,
      I5 => adc01_overvol_out_reg_0,
      O => adc01_overvol_out_reg
    );
axi_read_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_r_reg_0(0),
      Q => axi_read_req_r,
      R => read_ack_tog_r_reg_1
    );
\axi_read_req_tog_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => axi_read_req_r,
      I1 => axi_read_req_r_reg_0(0),
      I2 => axi_read_req_tog_reg_n_0,
      O => \axi_read_req_tog_i_1__6_n_0\
    );
axi_read_req_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_read_req_tog_i_1__6_n_0\,
      Q => axi_read_req_tog_reg_n_0,
      R => read_ack_tog_r_reg_1
    );
read_ack_tog_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^read_ack_tog_reg_0\,
      Q => \^read_ack_tog_r_reg_0\,
      R => read_ack_tog_r_reg_1
    );
read_ack_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_tog_reg_n_0,
      Q => \^read_ack_tog_reg_0\,
      R => read_ack_tog_r_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_13 is
  port (
    adc02_overvol_out_reg : out STD_LOGIC;
    adc02_overvol_ack : out STD_LOGIC;
    read_ack_tog_r_reg_0 : in STD_LOGIC;
    axi_read_req_r_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    adc02_overvol_irq : in STD_LOGIC;
    adc02_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aresetn : in STD_LOGIC;
    adc02_overvol_out_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_13 : entity is "design_1_usp_rf_data_converter_0_0_irq_req_ack";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_13 is
  signal axi_read_req_r : STD_LOGIC;
  signal \axi_read_req_tog_i_1__7_n_0\ : STD_LOGIC;
  signal axi_read_req_tog_reg_n_0 : STD_LOGIC;
  signal read_ack_tog_r_reg_n_0 : STD_LOGIC;
  signal read_ack_tog_reg_n_0 : STD_LOGIC;
begin
adc02_overvol_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00000E000000000"
    )
        port map (
      I0 => adc02_overvol_irq,
      I1 => adc02_irq_sync(0),
      I2 => s_axi_aresetn,
      I3 => read_ack_tog_r_reg_n_0,
      I4 => read_ack_tog_reg_n_0,
      I5 => adc02_overvol_out_reg_0,
      O => adc02_overvol_out_reg
    );
axi_RdAck_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => read_ack_tog_reg_n_0,
      I1 => read_ack_tog_r_reg_n_0,
      O => adc02_overvol_ack
    );
axi_read_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_r_reg_0(0),
      Q => axi_read_req_r,
      R => read_ack_tog_r_reg_0
    );
\axi_read_req_tog_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => axi_read_req_r,
      I1 => axi_read_req_r_reg_0(0),
      I2 => axi_read_req_tog_reg_n_0,
      O => \axi_read_req_tog_i_1__7_n_0\
    );
axi_read_req_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_read_req_tog_i_1__7_n_0\,
      Q => axi_read_req_tog_reg_n_0,
      R => read_ack_tog_r_reg_0
    );
read_ack_tog_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => read_ack_tog_reg_n_0,
      Q => read_ack_tog_r_reg_n_0,
      R => read_ack_tog_r_reg_0
    );
read_ack_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_tog_reg_n_0,
      Q => read_ack_tog_reg_n_0,
      R => read_ack_tog_r_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_14 is
  port (
    read_ack_tog_r_reg_0 : out STD_LOGIC;
    adc03_overvol_out_reg : out STD_LOGIC;
    read_ack_tog_r_reg_1 : in STD_LOGIC;
    axi_read_req_r_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    axi_RdAck_i_7 : in STD_LOGIC;
    axi_RdAck_i_7_0 : in STD_LOGIC;
    adc03_overvol_irq : in STD_LOGIC;
    adc03_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aresetn : in STD_LOGIC;
    adc03_overvol_out_reg_0 : in STD_LOGIC;
    axi_read_req_tog_reg_0 : in STD_LOGIC;
    axi_read_req_tog_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_14 : entity is "design_1_usp_rf_data_converter_0_0_irq_req_ack";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_14 is
  signal axi_read_req_r : STD_LOGIC;
  signal \axi_read_req_tog_i_1__8_n_0\ : STD_LOGIC;
  signal axi_read_req_tog_reg_n_0 : STD_LOGIC;
  signal read_ack_tog_r_reg_n_0 : STD_LOGIC;
  signal read_ack_tog_reg_n_0 : STD_LOGIC;
begin
adc03_overvol_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00000E000000000"
    )
        port map (
      I0 => adc03_overvol_irq,
      I1 => adc03_irq_sync(0),
      I2 => s_axi_aresetn,
      I3 => read_ack_tog_r_reg_n_0,
      I4 => read_ack_tog_reg_n_0,
      I5 => adc03_overvol_out_reg_0,
      O => adc03_overvol_out_reg
    );
axi_RdAck_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => read_ack_tog_r_reg_n_0,
      I1 => read_ack_tog_reg_n_0,
      I2 => axi_RdAck_i_7,
      I3 => axi_RdAck_i_7_0,
      O => read_ack_tog_r_reg_0
    );
axi_read_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_r_reg_0(0),
      Q => axi_read_req_r,
      R => read_ack_tog_r_reg_1
    );
\axi_read_req_tog_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF40"
    )
        port map (
      I0 => axi_read_req_r,
      I1 => axi_read_req_tog_reg_0,
      I2 => axi_read_req_tog_reg_1,
      I3 => axi_read_req_tog_reg_n_0,
      O => \axi_read_req_tog_i_1__8_n_0\
    );
axi_read_req_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_read_req_tog_i_1__8_n_0\,
      Q => axi_read_req_tog_reg_n_0,
      R => read_ack_tog_r_reg_1
    );
read_ack_tog_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => read_ack_tog_reg_n_0,
      Q => read_ack_tog_r_reg_n_0,
      R => read_ack_tog_r_reg_1
    );
read_ack_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_tog_reg_n_0,
      Q => read_ack_tog_reg_n_0,
      R => read_ack_tog_r_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_15 is
  port (
    read_ack_tog_r_reg_0 : out STD_LOGIC;
    adc10_overvol_out_reg : out STD_LOGIC;
    read_ack_tog_r_reg_1 : in STD_LOGIC;
    axi_read_req_r_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    axi_RdAck_reg : in STD_LOGIC;
    axi_RdAck_reg_0 : in STD_LOGIC;
    axi_RdAck_reg_1 : in STD_LOGIC;
    axi_RdAck_reg_2 : in STD_LOGIC;
    adc10_overvol_irq : in STD_LOGIC;
    adc10_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aresetn : in STD_LOGIC;
    adc10_overvol_out_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_15 : entity is "design_1_usp_rf_data_converter_0_0_irq_req_ack";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_15 is
  signal axi_read_req_r : STD_LOGIC;
  signal \axi_read_req_tog_i_1__9_n_0\ : STD_LOGIC;
  signal axi_read_req_tog_reg_n_0 : STD_LOGIC;
  signal read_ack_tog_r_reg_n_0 : STD_LOGIC;
  signal read_ack_tog_reg_n_0 : STD_LOGIC;
begin
adc10_overvol_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00000E000000000"
    )
        port map (
      I0 => adc10_overvol_irq,
      I1 => adc10_irq_sync(0),
      I2 => s_axi_aresetn,
      I3 => read_ack_tog_r_reg_n_0,
      I4 => read_ack_tog_reg_n_0,
      I5 => adc10_overvol_out_reg_0,
      O => adc10_overvol_out_reg
    );
axi_RdAck_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => axi_RdAck_reg,
      I1 => read_ack_tog_r_reg_n_0,
      I2 => read_ack_tog_reg_n_0,
      I3 => axi_RdAck_reg_0,
      I4 => axi_RdAck_reg_1,
      I5 => axi_RdAck_reg_2,
      O => read_ack_tog_r_reg_0
    );
axi_read_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_r_reg_0(0),
      Q => axi_read_req_r,
      R => read_ack_tog_r_reg_1
    );
\axi_read_req_tog_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => axi_read_req_r,
      I1 => axi_read_req_r_reg_0(0),
      I2 => axi_read_req_tog_reg_n_0,
      O => \axi_read_req_tog_i_1__9_n_0\
    );
axi_read_req_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_read_req_tog_i_1__9_n_0\,
      Q => axi_read_req_tog_reg_n_0,
      R => read_ack_tog_r_reg_1
    );
read_ack_tog_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => read_ack_tog_reg_n_0,
      Q => read_ack_tog_r_reg_n_0,
      R => read_ack_tog_r_reg_1
    );
read_ack_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_tog_reg_n_0,
      Q => read_ack_tog_reg_n_0,
      R => read_ack_tog_r_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_16 is
  port (
    axi_RdAck_r_reg : out STD_LOGIC;
    adc11_overvol_out_reg : out STD_LOGIC;
    read_ack_tog_r_reg_0 : in STD_LOGIC;
    axi_read_req_r_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    axi_RdAck_r : in STD_LOGIC;
    axi_RdAck_i_7 : in STD_LOGIC;
    axi_RdAck_i_7_0 : in STD_LOGIC;
    adc02_overvol_ack : in STD_LOGIC;
    adc11_overvol_irq : in STD_LOGIC;
    adc11_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aresetn : in STD_LOGIC;
    adc11_overvol_out_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_16 : entity is "design_1_usp_rf_data_converter_0_0_irq_req_ack";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_16 is
  signal axi_read_req_r : STD_LOGIC;
  signal \axi_read_req_tog_i_1__10_n_0\ : STD_LOGIC;
  signal axi_read_req_tog_reg_n_0 : STD_LOGIC;
  signal read_ack_tog_r_reg_n_0 : STD_LOGIC;
  signal read_ack_tog_reg_n_0 : STD_LOGIC;
begin
adc11_overvol_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00000E000000000"
    )
        port map (
      I0 => adc11_overvol_irq,
      I1 => adc11_irq_sync(0),
      I2 => s_axi_aresetn,
      I3 => read_ack_tog_r_reg_n_0,
      I4 => read_ack_tog_reg_n_0,
      I5 => adc11_overvol_out_reg_0,
      O => adc11_overvol_out_reg
    );
axi_RdAck_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBEFFFFFFFFFFBE"
    )
        port map (
      I0 => axi_RdAck_r,
      I1 => axi_RdAck_i_7,
      I2 => axi_RdAck_i_7_0,
      I3 => adc02_overvol_ack,
      I4 => read_ack_tog_reg_n_0,
      I5 => read_ack_tog_r_reg_n_0,
      O => axi_RdAck_r_reg
    );
axi_read_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_r_reg_0(0),
      Q => axi_read_req_r,
      R => read_ack_tog_r_reg_0
    );
\axi_read_req_tog_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => axi_read_req_r,
      I1 => axi_read_req_r_reg_0(0),
      I2 => axi_read_req_tog_reg_n_0,
      O => \axi_read_req_tog_i_1__10_n_0\
    );
axi_read_req_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_read_req_tog_i_1__10_n_0\,
      Q => axi_read_req_tog_reg_n_0,
      R => read_ack_tog_r_reg_0
    );
read_ack_tog_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => read_ack_tog_reg_n_0,
      Q => read_ack_tog_r_reg_n_0,
      R => read_ack_tog_r_reg_0
    );
read_ack_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_tog_reg_n_0,
      Q => read_ack_tog_reg_n_0,
      R => read_ack_tog_r_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_17 is
  port (
    read_ack_tog_reg_0 : out STD_LOGIC;
    adc12_overvol_out_reg : out STD_LOGIC;
    read_ack_tog_r_reg_0 : in STD_LOGIC;
    axi_read_req_r_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    axi_RdAck_i_3 : in STD_LOGIC;
    axi_RdAck_i_3_0 : in STD_LOGIC;
    axi_RdAck_i_3_1 : in STD_LOGIC;
    adc12_overvol_irq : in STD_LOGIC;
    adc12_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aresetn : in STD_LOGIC;
    adc12_overvol_out_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_17 : entity is "design_1_usp_rf_data_converter_0_0_irq_req_ack";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_17 is
  signal axi_read_req_r : STD_LOGIC;
  signal \axi_read_req_tog_i_1__11_n_0\ : STD_LOGIC;
  signal axi_read_req_tog_reg_n_0 : STD_LOGIC;
  signal read_ack_tog_r_reg_n_0 : STD_LOGIC;
  signal read_ack_tog_reg_n_0 : STD_LOGIC;
begin
adc12_overvol_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00000E000000000"
    )
        port map (
      I0 => adc12_overvol_irq,
      I1 => adc12_irq_sync(0),
      I2 => s_axi_aresetn,
      I3 => read_ack_tog_r_reg_n_0,
      I4 => read_ack_tog_reg_n_0,
      I5 => adc12_overvol_out_reg_0,
      O => adc12_overvol_out_reg
    );
axi_RdAck_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => axi_RdAck_i_3,
      I1 => axi_RdAck_i_3_0,
      I2 => read_ack_tog_reg_n_0,
      I3 => read_ack_tog_r_reg_n_0,
      I4 => axi_RdAck_i_3_1,
      O => read_ack_tog_reg_0
    );
axi_read_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_r_reg_0(0),
      Q => axi_read_req_r,
      R => read_ack_tog_r_reg_0
    );
\axi_read_req_tog_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => axi_read_req_r,
      I1 => axi_read_req_r_reg_0(0),
      I2 => axi_read_req_tog_reg_n_0,
      O => \axi_read_req_tog_i_1__11_n_0\
    );
axi_read_req_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_read_req_tog_i_1__11_n_0\,
      Q => axi_read_req_tog_reg_n_0,
      R => read_ack_tog_r_reg_0
    );
read_ack_tog_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => read_ack_tog_reg_n_0,
      Q => read_ack_tog_r_reg_n_0,
      R => read_ack_tog_r_reg_0
    );
read_ack_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_tog_reg_n_0,
      Q => read_ack_tog_reg_n_0,
      R => read_ack_tog_r_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_18 is
  port (
    read_ack_tog_reg_0 : out STD_LOGIC;
    adc13_overvol_out_reg : out STD_LOGIC;
    read_ack_tog_r_reg_0 : in STD_LOGIC;
    axi_read_req_r_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    read_ack_tog : in STD_LOGIC;
    read_ack_tog_r : in STD_LOGIC;
    axi_RdAck_i_2 : in STD_LOGIC;
    adc13_overvol_irq : in STD_LOGIC;
    adc13_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aresetn : in STD_LOGIC;
    adc13_overvol_out_reg_0 : in STD_LOGIC;
    axi_read_req_tog_reg_0 : in STD_LOGIC;
    axi_read_req_tog_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_18 : entity is "design_1_usp_rf_data_converter_0_0_irq_req_ack";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_18 is
  signal axi_read_req_r : STD_LOGIC;
  signal \axi_read_req_tog_i_1__12_n_0\ : STD_LOGIC;
  signal axi_read_req_tog_reg_n_0 : STD_LOGIC;
  signal read_ack_tog_r_reg_n_0 : STD_LOGIC;
  signal read_ack_tog_reg_n_0 : STD_LOGIC;
begin
adc13_overvol_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00000E000000000"
    )
        port map (
      I0 => adc13_overvol_irq,
      I1 => adc13_irq_sync(0),
      I2 => s_axi_aresetn,
      I3 => read_ack_tog_r_reg_n_0,
      I4 => read_ack_tog_reg_n_0,
      I5 => adc13_overvol_out_reg_0,
      O => adc13_overvol_out_reg
    );
axi_RdAck_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => read_ack_tog,
      I1 => read_ack_tog_r,
      I2 => read_ack_tog_reg_n_0,
      I3 => read_ack_tog_r_reg_n_0,
      I4 => axi_RdAck_i_2,
      O => read_ack_tog_reg_0
    );
axi_read_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_r_reg_0(0),
      Q => axi_read_req_r,
      R => read_ack_tog_r_reg_0
    );
\axi_read_req_tog_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF40"
    )
        port map (
      I0 => axi_read_req_r,
      I1 => axi_read_req_tog_reg_0,
      I2 => axi_read_req_tog_reg_1,
      I3 => axi_read_req_tog_reg_n_0,
      O => \axi_read_req_tog_i_1__12_n_0\
    );
axi_read_req_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_read_req_tog_i_1__12_n_0\,
      Q => axi_read_req_tog_reg_n_0,
      R => read_ack_tog_r_reg_0
    );
read_ack_tog_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => read_ack_tog_reg_n_0,
      Q => read_ack_tog_r_reg_n_0,
      R => read_ack_tog_r_reg_0
    );
read_ack_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_tog_reg_n_0,
      Q => read_ack_tog_reg_n_0,
      R => read_ack_tog_r_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_19 is
  port (
    read_ack_tog_reg_0 : out STD_LOGIC;
    read_ack_tog_r_reg_0 : out STD_LOGIC;
    adc20_overvol_out_reg : out STD_LOGIC;
    read_ack_tog_r_reg_1 : in STD_LOGIC;
    axi_read_req_r_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    adc20_overvol_irq : in STD_LOGIC;
    adc20_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aresetn : in STD_LOGIC;
    adc20_overvol_out_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_19 : entity is "design_1_usp_rf_data_converter_0_0_irq_req_ack";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_19;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_19 is
  signal axi_read_req_r : STD_LOGIC;
  signal \axi_read_req_tog_i_1__13_n_0\ : STD_LOGIC;
  signal axi_read_req_tog_reg_n_0 : STD_LOGIC;
  signal \^read_ack_tog_r_reg_0\ : STD_LOGIC;
  signal \^read_ack_tog_reg_0\ : STD_LOGIC;
begin
  read_ack_tog_r_reg_0 <= \^read_ack_tog_r_reg_0\;
  read_ack_tog_reg_0 <= \^read_ack_tog_reg_0\;
adc20_overvol_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00000E000000000"
    )
        port map (
      I0 => adc20_overvol_irq,
      I1 => adc20_irq_sync(0),
      I2 => s_axi_aresetn,
      I3 => \^read_ack_tog_r_reg_0\,
      I4 => \^read_ack_tog_reg_0\,
      I5 => adc20_overvol_out_reg_0,
      O => adc20_overvol_out_reg
    );
axi_read_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_r_reg_0(0),
      Q => axi_read_req_r,
      R => read_ack_tog_r_reg_1
    );
\axi_read_req_tog_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => axi_read_req_r,
      I1 => axi_read_req_r_reg_0(0),
      I2 => axi_read_req_tog_reg_n_0,
      O => \axi_read_req_tog_i_1__13_n_0\
    );
axi_read_req_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_read_req_tog_i_1__13_n_0\,
      Q => axi_read_req_tog_reg_n_0,
      R => read_ack_tog_r_reg_1
    );
read_ack_tog_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^read_ack_tog_reg_0\,
      Q => \^read_ack_tog_r_reg_0\,
      R => read_ack_tog_r_reg_1
    );
read_ack_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_tog_reg_n_0,
      Q => \^read_ack_tog_reg_0\,
      R => read_ack_tog_r_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_20 is
  port (
    read_ack_tog_r_reg_0 : out STD_LOGIC;
    adc21_overvol_out_reg : out STD_LOGIC;
    read_ack_tog_r_reg_1 : in STD_LOGIC;
    axi_read_req_r_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    axi_RdAck_i_6 : in STD_LOGIC;
    axi_RdAck_i_6_0 : in STD_LOGIC;
    adc21_overvol_irq : in STD_LOGIC;
    adc21_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aresetn : in STD_LOGIC;
    adc21_overvol_out_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_20 : entity is "design_1_usp_rf_data_converter_0_0_irq_req_ack";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_20;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_20 is
  signal axi_read_req_r : STD_LOGIC;
  signal \axi_read_req_tog_i_1__14_n_0\ : STD_LOGIC;
  signal axi_read_req_tog_reg_n_0 : STD_LOGIC;
  signal read_ack_tog_r_reg_n_0 : STD_LOGIC;
  signal read_ack_tog_reg_n_0 : STD_LOGIC;
begin
adc21_overvol_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00000E000000000"
    )
        port map (
      I0 => adc21_overvol_irq,
      I1 => adc21_irq_sync(0),
      I2 => s_axi_aresetn,
      I3 => read_ack_tog_r_reg_n_0,
      I4 => read_ack_tog_reg_n_0,
      I5 => adc21_overvol_out_reg_0,
      O => adc21_overvol_out_reg
    );
axi_RdAck_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => read_ack_tog_r_reg_n_0,
      I1 => read_ack_tog_reg_n_0,
      I2 => axi_RdAck_i_6,
      I3 => axi_RdAck_i_6_0,
      O => read_ack_tog_r_reg_0
    );
axi_read_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_r_reg_0(0),
      Q => axi_read_req_r,
      R => read_ack_tog_r_reg_1
    );
\axi_read_req_tog_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => axi_read_req_r,
      I1 => axi_read_req_r_reg_0(0),
      I2 => axi_read_req_tog_reg_n_0,
      O => \axi_read_req_tog_i_1__14_n_0\
    );
axi_read_req_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_read_req_tog_i_1__14_n_0\,
      Q => axi_read_req_tog_reg_n_0,
      R => read_ack_tog_r_reg_1
    );
read_ack_tog_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => read_ack_tog_reg_n_0,
      Q => read_ack_tog_r_reg_n_0,
      R => read_ack_tog_r_reg_1
    );
read_ack_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_tog_reg_n_0,
      Q => read_ack_tog_reg_n_0,
      R => read_ack_tog_r_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_21 is
  port (
    read_ack_tog_r_reg_0 : out STD_LOGIC;
    adc22_overvol_out_reg : out STD_LOGIC;
    read_ack_tog_r_reg_1 : in STD_LOGIC;
    axi_read_req_r_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    axi_RdAck_i_5 : in STD_LOGIC;
    axi_RdAck_i_5_0 : in STD_LOGIC;
    adc22_overvol_irq : in STD_LOGIC;
    adc22_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aresetn : in STD_LOGIC;
    adc22_overvol_out_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_21 : entity is "design_1_usp_rf_data_converter_0_0_irq_req_ack";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_21;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_21 is
  signal axi_read_req_r : STD_LOGIC;
  signal \axi_read_req_tog_i_1__15_n_0\ : STD_LOGIC;
  signal axi_read_req_tog_reg_n_0 : STD_LOGIC;
  signal read_ack_tog_r_reg_n_0 : STD_LOGIC;
  signal read_ack_tog_reg_n_0 : STD_LOGIC;
begin
adc22_overvol_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00000E000000000"
    )
        port map (
      I0 => adc22_overvol_irq,
      I1 => adc22_irq_sync(0),
      I2 => s_axi_aresetn,
      I3 => read_ack_tog_r_reg_n_0,
      I4 => read_ack_tog_reg_n_0,
      I5 => adc22_overvol_out_reg_0,
      O => adc22_overvol_out_reg
    );
axi_RdAck_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => read_ack_tog_r_reg_n_0,
      I1 => read_ack_tog_reg_n_0,
      I2 => axi_RdAck_i_5,
      I3 => axi_RdAck_i_5_0,
      O => read_ack_tog_r_reg_0
    );
axi_read_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_r_reg_0(0),
      Q => axi_read_req_r,
      R => read_ack_tog_r_reg_1
    );
\axi_read_req_tog_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => axi_read_req_r,
      I1 => axi_read_req_r_reg_0(0),
      I2 => axi_read_req_tog_reg_n_0,
      O => \axi_read_req_tog_i_1__15_n_0\
    );
axi_read_req_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_read_req_tog_i_1__15_n_0\,
      Q => axi_read_req_tog_reg_n_0,
      R => read_ack_tog_r_reg_1
    );
read_ack_tog_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => read_ack_tog_reg_n_0,
      Q => read_ack_tog_r_reg_n_0,
      R => read_ack_tog_r_reg_1
    );
read_ack_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_tog_reg_n_0,
      Q => read_ack_tog_reg_n_0,
      R => read_ack_tog_r_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_22 is
  port (
    read_ack_tog_r_reg_0 : out STD_LOGIC;
    adc23_overvol_out_reg : out STD_LOGIC;
    read_ack_tog_r_reg_1 : in STD_LOGIC;
    axi_read_req_r_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    axi_RdAck_i_3 : in STD_LOGIC;
    axi_RdAck_i_3_0 : in STD_LOGIC;
    axi_RdAck_i_3_1 : in STD_LOGIC;
    axi_RdAck_i_3_2 : in STD_LOGIC;
    adc23_overvol_irq : in STD_LOGIC;
    adc23_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aresetn : in STD_LOGIC;
    adc23_overvol_out_reg_0 : in STD_LOGIC;
    axi_read_req_tog_reg_0 : in STD_LOGIC;
    axi_read_req_tog_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_22 : entity is "design_1_usp_rf_data_converter_0_0_irq_req_ack";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_22;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_22 is
  signal axi_read_req_r : STD_LOGIC;
  signal \axi_read_req_tog_i_1__16_n_0\ : STD_LOGIC;
  signal axi_read_req_tog_reg_n_0 : STD_LOGIC;
  signal read_ack_tog_r_reg_n_0 : STD_LOGIC;
  signal read_ack_tog_reg_n_0 : STD_LOGIC;
begin
adc23_overvol_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00000E000000000"
    )
        port map (
      I0 => adc23_overvol_irq,
      I1 => adc23_irq_sync(0),
      I2 => s_axi_aresetn,
      I3 => read_ack_tog_r_reg_n_0,
      I4 => read_ack_tog_reg_n_0,
      I5 => adc23_overvol_out_reg_0,
      O => adc23_overvol_out_reg
    );
axi_RdAck_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => axi_RdAck_i_3,
      I1 => axi_RdAck_i_3_0,
      I2 => read_ack_tog_r_reg_n_0,
      I3 => read_ack_tog_reg_n_0,
      I4 => axi_RdAck_i_3_1,
      I5 => axi_RdAck_i_3_2,
      O => read_ack_tog_r_reg_0
    );
axi_read_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_r_reg_0(0),
      Q => axi_read_req_r,
      R => read_ack_tog_r_reg_1
    );
\axi_read_req_tog_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF40"
    )
        port map (
      I0 => axi_read_req_r,
      I1 => axi_read_req_tog_reg_0,
      I2 => axi_read_req_tog_reg_1,
      I3 => axi_read_req_tog_reg_n_0,
      O => \axi_read_req_tog_i_1__16_n_0\
    );
axi_read_req_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_read_req_tog_i_1__16_n_0\,
      Q => axi_read_req_tog_reg_n_0,
      R => read_ack_tog_r_reg_1
    );
read_ack_tog_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => read_ack_tog_reg_n_0,
      Q => read_ack_tog_r_reg_n_0,
      R => read_ack_tog_r_reg_1
    );
read_ack_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_tog_reg_n_0,
      Q => read_ack_tog_reg_n_0,
      R => read_ack_tog_r_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_23 is
  port (
    read_ack_tog_reg_0 : out STD_LOGIC;
    read_ack_tog_r_reg_0 : out STD_LOGIC;
    adc30_overvol_out_reg : out STD_LOGIC;
    read_ack_tog_r_reg_1 : in STD_LOGIC;
    axi_read_req_r_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    adc30_overvol_irq : in STD_LOGIC;
    adc30_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aresetn : in STD_LOGIC;
    adc30_overvol_out_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_23 : entity is "design_1_usp_rf_data_converter_0_0_irq_req_ack";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_23;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_23 is
  signal axi_read_req_r : STD_LOGIC;
  signal \axi_read_req_tog_i_1__17_n_0\ : STD_LOGIC;
  signal axi_read_req_tog_reg_n_0 : STD_LOGIC;
  signal \^read_ack_tog_r_reg_0\ : STD_LOGIC;
  signal \^read_ack_tog_reg_0\ : STD_LOGIC;
begin
  read_ack_tog_r_reg_0 <= \^read_ack_tog_r_reg_0\;
  read_ack_tog_reg_0 <= \^read_ack_tog_reg_0\;
adc30_overvol_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00000E000000000"
    )
        port map (
      I0 => adc30_overvol_irq,
      I1 => adc30_irq_sync(0),
      I2 => s_axi_aresetn,
      I3 => \^read_ack_tog_r_reg_0\,
      I4 => \^read_ack_tog_reg_0\,
      I5 => adc30_overvol_out_reg_0,
      O => adc30_overvol_out_reg
    );
axi_read_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_r_reg_0(0),
      Q => axi_read_req_r,
      R => read_ack_tog_r_reg_1
    );
\axi_read_req_tog_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => axi_read_req_r,
      I1 => axi_read_req_r_reg_0(0),
      I2 => axi_read_req_tog_reg_n_0,
      O => \axi_read_req_tog_i_1__17_n_0\
    );
axi_read_req_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_read_req_tog_i_1__17_n_0\,
      Q => axi_read_req_tog_reg_n_0,
      R => read_ack_tog_r_reg_1
    );
read_ack_tog_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^read_ack_tog_reg_0\,
      Q => \^read_ack_tog_r_reg_0\,
      R => read_ack_tog_r_reg_1
    );
read_ack_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_tog_reg_n_0,
      Q => \^read_ack_tog_reg_0\,
      R => read_ack_tog_r_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_24 is
  port (
    read_ack_tog_r_reg_0 : out STD_LOGIC;
    adc31_overvol_out_reg : out STD_LOGIC;
    read_ack_tog_r_reg_1 : in STD_LOGIC;
    axi_read_req_r_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    axi_RdAck_i_2 : in STD_LOGIC;
    axi_RdAck_i_2_0 : in STD_LOGIC;
    adc31_overvol_irq : in STD_LOGIC;
    adc31_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aresetn : in STD_LOGIC;
    adc31_overvol_out_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_24 : entity is "design_1_usp_rf_data_converter_0_0_irq_req_ack";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_24;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_24 is
  signal axi_read_req_r : STD_LOGIC;
  signal \axi_read_req_tog_i_1__18_n_0\ : STD_LOGIC;
  signal axi_read_req_tog_reg_n_0 : STD_LOGIC;
  signal read_ack_tog_r_reg_n_0 : STD_LOGIC;
  signal read_ack_tog_reg_n_0 : STD_LOGIC;
begin
adc31_overvol_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00000E000000000"
    )
        port map (
      I0 => adc31_overvol_irq,
      I1 => adc31_irq_sync(0),
      I2 => s_axi_aresetn,
      I3 => read_ack_tog_r_reg_n_0,
      I4 => read_ack_tog_reg_n_0,
      I5 => adc31_overvol_out_reg_0,
      O => adc31_overvol_out_reg
    );
axi_RdAck_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => read_ack_tog_r_reg_n_0,
      I1 => read_ack_tog_reg_n_0,
      I2 => axi_RdAck_i_2,
      I3 => axi_RdAck_i_2_0,
      O => read_ack_tog_r_reg_0
    );
axi_read_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_r_reg_0(0),
      Q => axi_read_req_r,
      R => read_ack_tog_r_reg_1
    );
\axi_read_req_tog_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => axi_read_req_r,
      I1 => axi_read_req_r_reg_0(0),
      I2 => axi_read_req_tog_reg_n_0,
      O => \axi_read_req_tog_i_1__18_n_0\
    );
axi_read_req_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_read_req_tog_i_1__18_n_0\,
      Q => axi_read_req_tog_reg_n_0,
      R => read_ack_tog_r_reg_1
    );
read_ack_tog_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => read_ack_tog_reg_n_0,
      Q => read_ack_tog_r_reg_n_0,
      R => read_ack_tog_r_reg_1
    );
read_ack_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_tog_reg_n_0,
      Q => read_ack_tog_reg_n_0,
      R => read_ack_tog_r_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_25 is
  port (
    adc32_overvol_out_reg : out STD_LOGIC;
    read_ack_tog_r_reg_0 : in STD_LOGIC;
    axi_read_req_r_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    adc32_overvol_irq : in STD_LOGIC;
    adc32_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aresetn : in STD_LOGIC;
    adc32_overvol_out_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_25 : entity is "design_1_usp_rf_data_converter_0_0_irq_req_ack";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_25;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_25 is
  signal axi_read_req_r : STD_LOGIC;
  signal \axi_read_req_tog_i_1__19_n_0\ : STD_LOGIC;
  signal axi_read_req_tog_reg_n_0 : STD_LOGIC;
  signal read_ack_tog_r_reg_n_0 : STD_LOGIC;
  signal read_ack_tog_reg_n_0 : STD_LOGIC;
begin
adc32_overvol_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00000E000000000"
    )
        port map (
      I0 => adc32_overvol_irq,
      I1 => adc32_irq_sync(0),
      I2 => s_axi_aresetn,
      I3 => read_ack_tog_r_reg_n_0,
      I4 => read_ack_tog_reg_n_0,
      I5 => adc32_overvol_out_reg_0,
      O => adc32_overvol_out_reg
    );
axi_read_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_r_reg_0(0),
      Q => axi_read_req_r,
      R => read_ack_tog_r_reg_0
    );
\axi_read_req_tog_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => axi_read_req_r,
      I1 => axi_read_req_r_reg_0(0),
      I2 => axi_read_req_tog_reg_n_0,
      O => \axi_read_req_tog_i_1__19_n_0\
    );
axi_read_req_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_read_req_tog_i_1__19_n_0\,
      Q => axi_read_req_tog_reg_n_0,
      R => read_ack_tog_r_reg_0
    );
read_ack_tog_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => read_ack_tog_reg_n_0,
      Q => read_ack_tog_r_reg_n_0,
      R => read_ack_tog_r_reg_0
    );
read_ack_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_tog_reg_n_0,
      Q => read_ack_tog_reg_n_0,
      R => read_ack_tog_r_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_26 is
  port (
    s_axi_aresetn_0 : out STD_LOGIC;
    read_ack_tog_r_reg_0 : out STD_LOGIC;
    adc33_overvol_out_reg : out STD_LOGIC;
    axi_read_req_r_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    axi_RdAck_reg : in STD_LOGIC;
    read_ack_tog_r_1 : in STD_LOGIC;
    read_ack_tog_0 : in STD_LOGIC;
    axi_RdAck_reg_0 : in STD_LOGIC;
    adc33_overvol_irq : in STD_LOGIC;
    adc33_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc33_overvol_out_reg_0 : in STD_LOGIC;
    axi_read_req_tog_reg_0 : in STD_LOGIC;
    axi_read_req_tog_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_26 : entity is "design_1_usp_rf_data_converter_0_0_irq_req_ack";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_26;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_26 is
  signal axi_read_req_r : STD_LOGIC;
  signal \axi_read_req_tog_i_1__20_n_0\ : STD_LOGIC;
  signal axi_read_req_tog_reg_n_0 : STD_LOGIC;
  signal read_ack_tog_r_reg_n_0 : STD_LOGIC;
  signal read_ack_tog_reg_n_0 : STD_LOGIC;
  signal \^s_axi_aresetn_0\ : STD_LOGIC;
begin
  s_axi_aresetn_0 <= \^s_axi_aresetn_0\;
adc33_overvol_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00000E000000000"
    )
        port map (
      I0 => adc33_overvol_irq,
      I1 => adc33_irq_sync(0),
      I2 => s_axi_aresetn,
      I3 => read_ack_tog_r_reg_n_0,
      I4 => read_ack_tog_reg_n_0,
      I5 => adc33_overvol_out_reg_0,
      O => adc33_overvol_out_reg
    );
axi_RdAck_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => axi_RdAck_reg,
      I1 => read_ack_tog_r_reg_n_0,
      I2 => read_ack_tog_reg_n_0,
      I3 => read_ack_tog_r_1,
      I4 => read_ack_tog_0,
      I5 => axi_RdAck_reg_0,
      O => read_ack_tog_r_reg_0
    );
axi_read_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_r_reg_0(0),
      Q => axi_read_req_r,
      R => \^s_axi_aresetn_0\
    );
\axi_read_req_tog_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF40"
    )
        port map (
      I0 => axi_read_req_r,
      I1 => axi_read_req_tog_reg_0,
      I2 => axi_read_req_tog_reg_1,
      I3 => axi_read_req_tog_reg_n_0,
      O => \axi_read_req_tog_i_1__20_n_0\
    );
axi_read_req_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_read_req_tog_i_1__20_n_0\,
      Q => axi_read_req_tog_reg_n_0,
      R => \^s_axi_aresetn_0\
    );
read_ack_tog_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => read_ack_tog_reg_n_0,
      Q => read_ack_tog_r_reg_n_0,
      R => \^s_axi_aresetn_0\
    );
read_ack_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_tog_reg_n_0,
      Q => read_ack_tog_reg_n_0,
      R => \^s_axi_aresetn_0\
    );
s_axi_awready_reg_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_aresetn,
      O => \^s_axi_aresetn_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_5 is
  port (
    read_ack_tog : out STD_LOGIC;
    read_ack_tog_r : out STD_LOGIC;
    read_ack_tog_reg_0 : in STD_LOGIC;
    axi_read_req_r_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_5 : entity is "design_1_usp_rf_data_converter_0_0_irq_req_ack";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_5 is
  signal axi_read_req_r : STD_LOGIC;
  signal axi_read_req_tog : STD_LOGIC;
  signal axi_read_req_tog_i_1_n_0 : STD_LOGIC;
  signal \^read_ack_tog\ : STD_LOGIC;
begin
  read_ack_tog <= \^read_ack_tog\;
axi_read_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_r_reg_0(0),
      Q => axi_read_req_r,
      R => read_ack_tog_reg_0
    );
axi_read_req_tog_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => axi_read_req_r,
      I1 => axi_read_req_r_reg_0(0),
      I2 => axi_read_req_tog,
      O => axi_read_req_tog_i_1_n_0
    );
axi_read_req_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_tog_i_1_n_0,
      Q => axi_read_req_tog,
      R => read_ack_tog_reg_0
    );
read_ack_tog_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^read_ack_tog\,
      Q => read_ack_tog_r,
      R => read_ack_tog_reg_0
    );
read_ack_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_tog,
      Q => \^read_ack_tog\,
      R => read_ack_tog_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_6 is
  port (
    read_ack_tog_reg_0 : out STD_LOGIC;
    read_ack_tog_r_reg_0 : out STD_LOGIC;
    read_ack_tog_reg_1 : in STD_LOGIC;
    axi_read_req_r_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_6 : entity is "design_1_usp_rf_data_converter_0_0_irq_req_ack";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_6 is
  signal axi_read_req_r : STD_LOGIC;
  signal \axi_read_req_tog_i_1__0_n_0\ : STD_LOGIC;
  signal axi_read_req_tog_reg_n_0 : STD_LOGIC;
  signal \^read_ack_tog_reg_0\ : STD_LOGIC;
begin
  read_ack_tog_reg_0 <= \^read_ack_tog_reg_0\;
axi_read_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_r_reg_0(0),
      Q => axi_read_req_r,
      R => read_ack_tog_reg_1
    );
\axi_read_req_tog_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => axi_read_req_r,
      I1 => axi_read_req_r_reg_0(0),
      I2 => axi_read_req_tog_reg_n_0,
      O => \axi_read_req_tog_i_1__0_n_0\
    );
axi_read_req_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_read_req_tog_i_1__0_n_0\,
      Q => axi_read_req_tog_reg_n_0,
      R => read_ack_tog_reg_1
    );
read_ack_tog_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^read_ack_tog_reg_0\,
      Q => read_ack_tog_r_reg_0,
      R => read_ack_tog_reg_1
    );
read_ack_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_tog_reg_n_0,
      Q => \^read_ack_tog_reg_0\,
      R => read_ack_tog_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_7 is
  port (
    read_ack_tog_reg_0 : out STD_LOGIC;
    read_ack_tog_r_reg_0 : out STD_LOGIC;
    read_ack_tog_reg_1 : in STD_LOGIC;
    axi_read_req_r_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_7 : entity is "design_1_usp_rf_data_converter_0_0_irq_req_ack";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_7 is
  signal axi_read_req_r : STD_LOGIC;
  signal \axi_read_req_tog_i_1__1_n_0\ : STD_LOGIC;
  signal axi_read_req_tog_reg_n_0 : STD_LOGIC;
  signal \^read_ack_tog_reg_0\ : STD_LOGIC;
begin
  read_ack_tog_reg_0 <= \^read_ack_tog_reg_0\;
axi_read_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_r_reg_0(0),
      Q => axi_read_req_r,
      R => read_ack_tog_reg_1
    );
\axi_read_req_tog_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => axi_read_req_r,
      I1 => axi_read_req_r_reg_0(0),
      I2 => axi_read_req_tog_reg_n_0,
      O => \axi_read_req_tog_i_1__1_n_0\
    );
axi_read_req_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_read_req_tog_i_1__1_n_0\,
      Q => axi_read_req_tog_reg_n_0,
      R => read_ack_tog_reg_1
    );
read_ack_tog_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^read_ack_tog_reg_0\,
      Q => read_ack_tog_r_reg_0,
      R => read_ack_tog_reg_1
    );
read_ack_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_tog_reg_n_0,
      Q => \^read_ack_tog_reg_0\,
      R => read_ack_tog_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_8 is
  port (
    read_ack_tog_reg_0 : out STD_LOGIC;
    read_ack_tog_r_reg_0 : out STD_LOGIC;
    read_ack_tog_reg_1 : in STD_LOGIC;
    axi_read_req_r_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_8 : entity is "design_1_usp_rf_data_converter_0_0_irq_req_ack";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_8 is
  signal axi_read_req_r : STD_LOGIC;
  signal \axi_read_req_tog_i_1__2_n_0\ : STD_LOGIC;
  signal axi_read_req_tog_reg_n_0 : STD_LOGIC;
  signal \^read_ack_tog_reg_0\ : STD_LOGIC;
begin
  read_ack_tog_reg_0 <= \^read_ack_tog_reg_0\;
axi_read_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_r_reg_0(0),
      Q => axi_read_req_r,
      R => read_ack_tog_reg_1
    );
\axi_read_req_tog_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => axi_read_req_r,
      I1 => axi_read_req_r_reg_0(0),
      I2 => axi_read_req_tog_reg_n_0,
      O => \axi_read_req_tog_i_1__2_n_0\
    );
axi_read_req_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_read_req_tog_i_1__2_n_0\,
      Q => axi_read_req_tog_reg_n_0,
      R => read_ack_tog_reg_1
    );
read_ack_tog_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^read_ack_tog_reg_0\,
      Q => read_ack_tog_r_reg_0,
      R => read_ack_tog_reg_1
    );
read_ack_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_tog_reg_n_0,
      Q => \^read_ack_tog_reg_0\,
      R => read_ack_tog_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_9 is
  port (
    read_ack_tog_reg_0 : out STD_LOGIC;
    read_ack_tog_r_reg_0 : out STD_LOGIC;
    s_axi_aresetn_0 : out STD_LOGIC;
    read_ack_tog_reg_1 : in STD_LOGIC;
    axi_read_req_r_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    dac0_powerup_state_out_reg : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    dac0_powerup_state_out_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_9 : entity is "design_1_usp_rf_data_converter_0_0_irq_req_ack";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_9 is
  signal axi_read_req_r : STD_LOGIC;
  signal \axi_read_req_tog_i_1__3_n_0\ : STD_LOGIC;
  signal axi_read_req_tog_reg_n_0 : STD_LOGIC;
  signal \^read_ack_tog_r_reg_0\ : STD_LOGIC;
  signal \^read_ack_tog_reg_0\ : STD_LOGIC;
begin
  read_ack_tog_r_reg_0 <= \^read_ack_tog_r_reg_0\;
  read_ack_tog_reg_0 <= \^read_ack_tog_reg_0\;
axi_read_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_r_reg_0(0),
      Q => axi_read_req_r,
      R => read_ack_tog_reg_1
    );
\axi_read_req_tog_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => axi_read_req_r,
      I1 => axi_read_req_r_reg_0(0),
      I2 => axi_read_req_tog_reg_n_0,
      O => \axi_read_req_tog_i_1__3_n_0\
    );
axi_read_req_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_read_req_tog_i_1__3_n_0\,
      Q => axi_read_req_tog_reg_n_0,
      R => read_ack_tog_reg_1
    );
dac0_powerup_state_out_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000008"
    )
        port map (
      I0 => dac0_powerup_state_out_reg,
      I1 => s_axi_aresetn,
      I2 => dac0_powerup_state_out_reg_0,
      I3 => \^read_ack_tog_r_reg_0\,
      I4 => \^read_ack_tog_reg_0\,
      O => s_axi_aresetn_0
    );
read_ack_tog_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^read_ack_tog_reg_0\,
      Q => \^read_ack_tog_r_reg_0\,
      R => read_ack_tog_reg_1
    );
read_ack_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_tog_reg_n_0,
      Q => \^read_ack_tog_reg_0\,
      R => read_ack_tog_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_por_fsm_disabled is
  port (
    adc0_drpen_por : out STD_LOGIC;
    adc0_reset_i : out STD_LOGIC;
    adc0_drpwe_por : out STD_LOGIC;
    adc0_por_req : out STD_LOGIC;
    done_reg_0 : out STD_LOGIC;
    adc0_powerup_state : out STD_LOGIC;
    \FSM_onehot_por_sm_state_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    adc0_drpaddr_por : out STD_LOGIC_VECTOR ( 0 to 0 );
    \drpdi_por_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc0_status : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    adc0_por_gnt : in STD_LOGIC;
    STATUS_COMMON : in STD_LOGIC_VECTOR ( 0 to 0 );
    \por_timer_count_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \clock_en_count_reg[0]_0\ : in STD_LOGIC;
    tile_config_done : in STD_LOGIC;
    adc0_drprdy_por : in STD_LOGIC;
    done_reg_1 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc0_do_mon : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_por_fsm_disabled;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_por_fsm_disabled is
  signal \FSM_onehot_por_sm_state[11]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[11]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[11]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_por_sm_state_reg[6]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_onehot_por_sm_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[10]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[11]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[7]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[8]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[9]\ : STD_LOGIC;
  signal \^adc0_drpaddr_por\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^adc0_por_req\ : STD_LOGIC;
  signal \^adc0_reset_i\ : STD_LOGIC;
  signal \clock_en_count[5]_i_1_n_0\ : STD_LOGIC;
  signal clock_en_count_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal clock_en_i_1_n_0 : STD_LOGIC;
  signal clock_en_i_2_n_0 : STD_LOGIC;
  signal clock_en_reg_n_0 : STD_LOGIC;
  signal done_i_1_n_0 : STD_LOGIC;
  signal \^done_reg_0\ : STD_LOGIC;
  signal \drpaddr_por[10]_i_1_n_0\ : STD_LOGIC;
  signal \drpdi_por[15]_i_1_n_0\ : STD_LOGIC;
  signal drpen_por_i_1_n_0 : STD_LOGIC;
  signal drpen_por_i_2_n_0 : STD_LOGIC;
  signal enable_clock_en_i_1_n_0 : STD_LOGIC;
  signal enable_clock_en_reg_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal por_gnt_r : STD_LOGIC;
  signal por_req_i_1_n_0 : STD_LOGIC;
  signal por_sm_state : STD_LOGIC;
  signal \por_timer_count[0]_i_10_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_11_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_12_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_13__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_14_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_15_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_16_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_17_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_18_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_19_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_20_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_21_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_22_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_23_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_24_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_3_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_4_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_5_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_6_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_7_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_8_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_9_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_10_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_11_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_12_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_13_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_14_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_15_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_16_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_2_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_3_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_4_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_5_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_6_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_7_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_8_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_9_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_10_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_11_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_12_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_13_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_14_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_15_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_16_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_17_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_2_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_3_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_4_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_5_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_6_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_7_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_8_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_9_n_0\ : STD_LOGIC;
  signal por_timer_count_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \por_timer_count_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2_n_13\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2_n_14\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2_n_15\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal por_timer_start_i_1_n_0 : STD_LOGIC;
  signal por_timer_start_reg_n_0 : STD_LOGIC;
  signal rdata : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \status[1]_i_1_n_0\ : STD_LOGIC;
  signal \status[3]_i_2_n_0\ : STD_LOGIC;
  signal \NLW_por_timer_count_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[11]_i_3\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[2]_i_1\ : label is "soft_lutpair88";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[0]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[10]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[11]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[1]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[2]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[3]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[4]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[5]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[6]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[7]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[8]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[9]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute SOFT_HLUTNM of adc0_powerup_state_INST_0 : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \clock_en_count[0]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \clock_en_count[1]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \clock_en_count[2]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \clock_en_count[3]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \clock_en_count[4]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of clock_en_i_2 : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of done_i_1 : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \drpaddr_por[10]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \drpdi_por[15]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of drpen_por_i_2 : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \status[1]_i_1\ : label is "soft_lutpair88";
begin
  \FSM_onehot_por_sm_state_reg[6]_0\(0) <= \^fsm_onehot_por_sm_state_reg[6]_0\(0);
  adc0_drpaddr_por(0) <= \^adc0_drpaddr_por\(0);
  adc0_por_req <= \^adc0_por_req\;
  adc0_reset_i <= \^adc0_reset_i\;
  done_reg_0 <= \^done_reg_0\;
\FSM_onehot_por_sm_state[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFEFEFEEE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state[11]_i_2_n_0\,
      I1 => \FSM_onehot_por_sm_state[11]_i_3_n_0\,
      I2 => adc0_drprdy_por,
      I3 => \^fsm_onehot_por_sm_state_reg[6]_0\(0),
      I4 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      I5 => \FSM_onehot_por_sm_state_reg_n_0_[8]\,
      O => por_sm_state
    );
\FSM_onehot_por_sm_state[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F88888888888888"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      I1 => done_reg_1,
      I2 => \por_timer_count[0]_i_4_n_0\,
      I3 => \FSM_onehot_por_sm_state_reg_n_0_[3]\,
      I4 => por_timer_count_reg(0),
      I5 => \por_timer_count[0]_i_3_n_0\,
      O => \FSM_onehot_por_sm_state[11]_i_2_n_0\
    );
\FSM_onehot_por_sm_state[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEAEE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state[11]_i_4_n_0\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I2 => p_0_in,
      I3 => done_reg_1,
      I4 => drpen_por_i_2_n_0,
      O => \FSM_onehot_por_sm_state[11]_i_3_n_0\
    );
\FSM_onehot_por_sm_state[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF404040"
    )
        port map (
      I0 => por_gnt_r,
      I1 => adc0_por_gnt,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      I3 => tile_config_done,
      I4 => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      I5 => \FSM_onehot_por_sm_state_reg_n_0_[0]\,
      O => \FSM_onehot_por_sm_state[11]_i_4_n_0\
    );
\FSM_onehot_por_sm_state[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I2 => p_0_in,
      O => \FSM_onehot_por_sm_state[2]_i_1_n_0\
    );
\FSM_onehot_por_sm_state[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[3]\,
      I1 => p_0_in,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      O => \FSM_onehot_por_sm_state[4]_i_1_n_0\
    );
\FSM_onehot_por_sm_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => '0',
      Q => \FSM_onehot_por_sm_state_reg_n_0_[0]\,
      S => \^adc0_reset_i\
    );
\FSM_onehot_por_sm_state_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      R => \^adc0_reset_i\
    );
\FSM_onehot_por_sm_state_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      R => \^adc0_reset_i\
    );
\FSM_onehot_por_sm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[0]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      R => \^adc0_reset_i\
    );
\FSM_onehot_por_sm_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state[2]_i_1_n_0\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      R => \^adc0_reset_i\
    );
\FSM_onehot_por_sm_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[3]\,
      R => \^adc0_reset_i\
    );
\FSM_onehot_por_sm_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state[4]_i_1_n_0\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      R => \^adc0_reset_i\
    );
\FSM_onehot_por_sm_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      R => \^adc0_reset_i\
    );
\FSM_onehot_por_sm_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      Q => \^fsm_onehot_por_sm_state_reg[6]_0\(0),
      R => \^adc0_reset_i\
    );
\FSM_onehot_por_sm_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \^fsm_onehot_por_sm_state_reg[6]_0\(0),
      Q => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      R => \^adc0_reset_i\
    );
\FSM_onehot_por_sm_state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[8]\,
      R => \^adc0_reset_i\
    );
\FSM_onehot_por_sm_state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[8]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      R => \^adc0_reset_i\
    );
adc0_powerup_state_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^done_reg_0\,
      I1 => STATUS_COMMON(0),
      O => adc0_powerup_state
    );
\clock_en_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => clock_en_count_reg(0),
      O => \p_0_in__0\(0)
    );
\clock_en_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => clock_en_count_reg(0),
      I1 => clock_en_count_reg(1),
      O => \p_0_in__0\(1)
    );
\clock_en_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => clock_en_count_reg(0),
      I1 => clock_en_count_reg(1),
      I2 => clock_en_count_reg(2),
      O => \p_0_in__0\(2)
    );
\clock_en_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => clock_en_count_reg(3),
      I1 => clock_en_count_reg(0),
      I2 => clock_en_count_reg(1),
      I3 => clock_en_count_reg(2),
      O => \p_0_in__0\(3)
    );
\clock_en_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => clock_en_count_reg(4),
      I1 => clock_en_count_reg(2),
      I2 => clock_en_count_reg(1),
      I3 => clock_en_count_reg(0),
      I4 => clock_en_count_reg(3),
      O => \p_0_in__0\(4)
    );
\clock_en_count[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \clock_en_count_reg[0]_0\,
      I1 => Q(0),
      I2 => enable_clock_en_reg_n_0,
      O => \clock_en_count[5]_i_1_n_0\
    );
\clock_en_count[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => clock_en_count_reg(5),
      I1 => clock_en_count_reg(3),
      I2 => clock_en_count_reg(0),
      I3 => clock_en_count_reg(1),
      I4 => clock_en_count_reg(2),
      I5 => clock_en_count_reg(4),
      O => \p_0_in__0\(5)
    );
\clock_en_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => clock_en_count_reg(0),
      R => \clock_en_count[5]_i_1_n_0\
    );
\clock_en_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => clock_en_count_reg(1),
      R => \clock_en_count[5]_i_1_n_0\
    );
\clock_en_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => clock_en_count_reg(2),
      R => \clock_en_count[5]_i_1_n_0\
    );
\clock_en_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => clock_en_count_reg(3),
      R => \clock_en_count[5]_i_1_n_0\
    );
\clock_en_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(4),
      Q => clock_en_count_reg(4),
      R => \clock_en_count[5]_i_1_n_0\
    );
\clock_en_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(5),
      Q => clock_en_count_reg(5),
      R => \clock_en_count[5]_i_1_n_0\
    );
clock_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDDDDDDDDDDDDDDD"
    )
        port map (
      I0 => enable_clock_en_reg_n_0,
      I1 => \^adc0_reset_i\,
      I2 => clock_en_count_reg(4),
      I3 => clock_en_i_2_n_0,
      I4 => clock_en_count_reg(3),
      I5 => clock_en_count_reg(5),
      O => clock_en_i_1_n_0
    );
clock_en_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => clock_en_count_reg(2),
      I1 => clock_en_count_reg(1),
      I2 => clock_en_count_reg(0),
      O => clock_en_i_2_n_0
    );
clock_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => clock_en_i_1_n_0,
      Q => clock_en_reg_n_0,
      R => '0'
    );
done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => done_reg_1,
      I1 => p_0_in,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I3 => \^done_reg_0\,
      O => done_i_1_n_0
    );
done_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => done_i_1_n_0,
      Q => \^done_reg_0\,
      R => \^adc0_reset_i\
    );
\drpaddr_por[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFC"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      I3 => \^adc0_drpaddr_por\(0),
      O => \drpaddr_por[10]_i_1_n_0\
    );
\drpaddr_por_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \drpaddr_por[10]_i_1_n_0\,
      Q => \^adc0_drpaddr_por\(0),
      R => \^adc0_reset_i\
    );
\drpdi_por[15]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in,
      O => \drpdi_por[15]_i_1_n_0\
    );
\drpdi_por_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(0),
      Q => \drpdi_por_reg[15]_0\(0),
      R => \^adc0_reset_i\
    );
\drpdi_por_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(10),
      Q => \drpdi_por_reg[15]_0\(10),
      R => \^adc0_reset_i\
    );
\drpdi_por_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(11),
      Q => \drpdi_por_reg[15]_0\(11),
      R => \^adc0_reset_i\
    );
\drpdi_por_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(12),
      Q => \drpdi_por_reg[15]_0\(12),
      R => \^adc0_reset_i\
    );
\drpdi_por_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(13),
      Q => \drpdi_por_reg[15]_0\(13),
      R => \^adc0_reset_i\
    );
\drpdi_por_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(14),
      Q => \drpdi_por_reg[15]_0\(14),
      R => \^adc0_reset_i\
    );
\drpdi_por_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => \drpdi_por[15]_i_1_n_0\,
      Q => \drpdi_por_reg[15]_0\(15),
      R => \^adc0_reset_i\
    );
\drpdi_por_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(1),
      Q => \drpdi_por_reg[15]_0\(1),
      R => \^adc0_reset_i\
    );
\drpdi_por_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(2),
      Q => \drpdi_por_reg[15]_0\(2),
      R => \^adc0_reset_i\
    );
\drpdi_por_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(3),
      Q => \drpdi_por_reg[15]_0\(3),
      R => \^adc0_reset_i\
    );
\drpdi_por_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(4),
      Q => \drpdi_por_reg[15]_0\(4),
      R => \^adc0_reset_i\
    );
\drpdi_por_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(5),
      Q => \drpdi_por_reg[15]_0\(5),
      R => \^adc0_reset_i\
    );
\drpdi_por_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(6),
      Q => \drpdi_por_reg[15]_0\(6),
      R => \^adc0_reset_i\
    );
\drpdi_por_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(7),
      Q => \drpdi_por_reg[15]_0\(7),
      R => \^adc0_reset_i\
    );
\drpdi_por_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(8),
      Q => \drpdi_por_reg[15]_0\(8),
      R => \^adc0_reset_i\
    );
\drpdi_por_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(9),
      Q => \drpdi_por_reg[15]_0\(9),
      R => \^adc0_reset_i\
    );
drpen_por_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      I3 => \^fsm_onehot_por_sm_state_reg[6]_0\(0),
      I4 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      I5 => \FSM_onehot_por_sm_state_reg_n_0_[8]\,
      O => drpen_por_i_1_n_0
    );
drpen_por_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      O => drpen_por_i_2_n_0
    );
drpen_por_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => drpen_por_i_1_n_0,
      D => drpen_por_i_2_n_0,
      Q => adc0_drpen_por,
      R => \^adc0_reset_i\
    );
drpwe_por_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => drpen_por_i_1_n_0,
      D => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      Q => adc0_drpwe_por,
      R => \^adc0_reset_i\
    );
enable_clock_en_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => done_reg_1,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_por_sm_state[11]_i_2_n_0\,
      I3 => enable_clock_en_reg_n_0,
      O => enable_clock_en_i_1_n_0
    );
enable_clock_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => enable_clock_en_i_1_n_0,
      Q => enable_clock_en_reg_n_0,
      R => \^adc0_reset_i\
    );
por_gnt_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc0_por_gnt,
      Q => por_gnt_r,
      R => \^adc0_reset_i\
    );
por_req_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      I2 => adc0_drprdy_por,
      I3 => \^adc0_por_req\,
      O => por_req_i_1_n_0
    );
por_req_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => por_req_i_1_n_0,
      Q => \^adc0_por_req\,
      R => \^adc0_reset_i\
    );
\por_timer_count[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBAAAA"
    )
        port map (
      I0 => por_timer_start_reg_n_0,
      I1 => \por_timer_count[0]_i_3_n_0\,
      I2 => \por_timer_count[0]_i_4_n_0\,
      I3 => por_timer_count_reg(0),
      I4 => clock_en_reg_n_0,
      O => \por_timer_count[0]_i_1_n_0\
    );
\por_timer_count[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \por_timer_count_reg[7]_0\(0),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => por_timer_start_reg_n_0,
      I3 => por_timer_count_reg(2),
      O => \por_timer_count[0]_i_10_n_0\
    );
\por_timer_count[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \por_timer_count_reg[7]_0\(0),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => por_timer_start_reg_n_0,
      I3 => por_timer_count_reg(1),
      O => \por_timer_count[0]_i_11_n_0\
    );
\por_timer_count[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \por_timer_count_reg[7]_0\(0),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => por_timer_start_reg_n_0,
      I3 => por_timer_count_reg(0),
      O => \por_timer_count[0]_i_12_n_0\
    );
\por_timer_count[0]_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0355"
    )
        port map (
      I0 => por_timer_count_reg(7),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => \por_timer_count_reg[7]_0\(0),
      I3 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_13__0_n_0\
    );
\por_timer_count[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(6),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_14_n_0\
    );
\por_timer_count[0]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(5),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_15_n_0\
    );
\por_timer_count[0]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => por_timer_count_reg(4),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_16_n_0\
    );
\por_timer_count[0]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(3),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_17_n_0\
    );
\por_timer_count[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0355"
    )
        port map (
      I0 => por_timer_count_reg(2),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => \por_timer_count_reg[7]_0\(0),
      I3 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_18_n_0\
    );
\por_timer_count[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0355"
    )
        port map (
      I0 => por_timer_count_reg(1),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => \por_timer_count_reg[7]_0\(0),
      I3 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_19_n_0\
    );
\por_timer_count[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0355"
    )
        port map (
      I0 => por_timer_count_reg(0),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => \por_timer_count_reg[7]_0\(0),
      I3 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_20_n_0\
    );
\por_timer_count[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => por_timer_count_reg(22),
      I1 => por_timer_count_reg(20),
      I2 => por_timer_count_reg(23),
      I3 => por_timer_count_reg(21),
      O => \por_timer_count[0]_i_21_n_0\
    );
\por_timer_count[0]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => por_timer_count_reg(9),
      I1 => por_timer_count_reg(10),
      I2 => por_timer_count_reg(11),
      I3 => por_timer_count_reg(8),
      I4 => \por_timer_count[0]_i_24_n_0\,
      O => \por_timer_count[0]_i_22_n_0\
    );
\por_timer_count[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => por_timer_count_reg(4),
      I1 => por_timer_count_reg(7),
      I2 => por_timer_count_reg(3),
      I3 => por_timer_count_reg(1),
      O => \por_timer_count[0]_i_23_n_0\
    );
\por_timer_count[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => por_timer_count_reg(15),
      I1 => por_timer_count_reg(12),
      I2 => por_timer_count_reg(14),
      I3 => por_timer_count_reg(13),
      O => \por_timer_count[0]_i_24_n_0\
    );
\por_timer_count[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \por_timer_count[0]_i_21_n_0\,
      I1 => por_timer_count_reg(19),
      I2 => por_timer_count_reg(16),
      I3 => por_timer_count_reg(18),
      I4 => por_timer_count_reg(17),
      I5 => \por_timer_count[0]_i_22_n_0\,
      O => \por_timer_count[0]_i_3_n_0\
    );
\por_timer_count[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => por_timer_count_reg(5),
      I1 => por_timer_count_reg(6),
      I2 => por_timer_count_reg(2),
      I3 => \por_timer_count[0]_i_23_n_0\,
      O => \por_timer_count[0]_i_4_n_0\
    );
\por_timer_count[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \por_timer_count_reg[7]_0\(0),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => por_timer_start_reg_n_0,
      I3 => por_timer_count_reg(7),
      O => \por_timer_count[0]_i_5_n_0\
    );
\por_timer_count[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(6),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_6_n_0\
    );
\por_timer_count[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(5),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_7_n_0\
    );
\por_timer_count[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => por_timer_start_reg_n_0,
      I1 => por_timer_count_reg(4),
      O => \por_timer_count[0]_i_8_n_0\
    );
\por_timer_count[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(3),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_9_n_0\
    );
\por_timer_count[16]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(22),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_10_n_0\
    );
\por_timer_count[16]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(21),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_11_n_0\
    );
\por_timer_count[16]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(20),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_12_n_0\
    );
\por_timer_count[16]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(19),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_13_n_0\
    );
\por_timer_count[16]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(18),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_14_n_0\
    );
\por_timer_count[16]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(17),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_15_n_0\
    );
\por_timer_count[16]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(16),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_16_n_0\
    );
\por_timer_count[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(22),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_2_n_0\
    );
\por_timer_count[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(21),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_3_n_0\
    );
\por_timer_count[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(20),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_4_n_0\
    );
\por_timer_count[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(19),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_5_n_0\
    );
\por_timer_count[16]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(18),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_6_n_0\
    );
\por_timer_count[16]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(17),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_7_n_0\
    );
\por_timer_count[16]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(16),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_8_n_0\
    );
\por_timer_count[16]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_start_reg_n_0,
      I1 => por_timer_count_reg(23),
      O => \por_timer_count[16]_i_9_n_0\
    );
\por_timer_count[8]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0355"
    )
        port map (
      I0 => por_timer_count_reg(15),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => \por_timer_count_reg[7]_0\(0),
      I3 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_10_n_0\
    );
\por_timer_count[8]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(14),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_11_n_0\
    );
\por_timer_count[8]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(13),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_12_n_0\
    );
\por_timer_count[8]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0355"
    )
        port map (
      I0 => por_timer_count_reg(12),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => \por_timer_count_reg[7]_0\(0),
      I3 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_13_n_0\
    );
\por_timer_count[8]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0355"
    )
        port map (
      I0 => por_timer_count_reg(11),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => \por_timer_count_reg[7]_0\(0),
      I3 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_14_n_0\
    );
\por_timer_count[8]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(10),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_15_n_0\
    );
\por_timer_count[8]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(9),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_16_n_0\
    );
\por_timer_count[8]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(8),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_17_n_0\
    );
\por_timer_count[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \por_timer_count_reg[7]_0\(0),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => por_timer_start_reg_n_0,
      I3 => por_timer_count_reg(15),
      O => \por_timer_count[8]_i_2_n_0\
    );
\por_timer_count[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(14),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_3_n_0\
    );
\por_timer_count[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(13),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_4_n_0\
    );
\por_timer_count[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \por_timer_count_reg[7]_0\(0),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => por_timer_start_reg_n_0,
      I3 => por_timer_count_reg(12),
      O => \por_timer_count[8]_i_5_n_0\
    );
\por_timer_count[8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \por_timer_count_reg[7]_0\(0),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => por_timer_start_reg_n_0,
      I3 => por_timer_count_reg(11),
      O => \por_timer_count[8]_i_6_n_0\
    );
\por_timer_count[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(10),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_7_n_0\
    );
\por_timer_count[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(9),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_8_n_0\
    );
\por_timer_count[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(8),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_9_n_0\
    );
\por_timer_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1_n_0\,
      D => \por_timer_count_reg[0]_i_2_n_15\,
      Q => por_timer_count_reg(0),
      R => \^adc0_reset_i\
    );
\por_timer_count_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \por_timer_count_reg[0]_i_2_n_0\,
      CO(6) => \por_timer_count_reg[0]_i_2_n_1\,
      CO(5) => \por_timer_count_reg[0]_i_2_n_2\,
      CO(4) => \por_timer_count_reg[0]_i_2_n_3\,
      CO(3) => \por_timer_count_reg[0]_i_2_n_4\,
      CO(2) => \por_timer_count_reg[0]_i_2_n_5\,
      CO(1) => \por_timer_count_reg[0]_i_2_n_6\,
      CO(0) => \por_timer_count_reg[0]_i_2_n_7\,
      DI(7) => \por_timer_count[0]_i_5_n_0\,
      DI(6) => \por_timer_count[0]_i_6_n_0\,
      DI(5) => \por_timer_count[0]_i_7_n_0\,
      DI(4) => \por_timer_count[0]_i_8_n_0\,
      DI(3) => \por_timer_count[0]_i_9_n_0\,
      DI(2) => \por_timer_count[0]_i_10_n_0\,
      DI(1) => \por_timer_count[0]_i_11_n_0\,
      DI(0) => \por_timer_count[0]_i_12_n_0\,
      O(7) => \por_timer_count_reg[0]_i_2_n_8\,
      O(6) => \por_timer_count_reg[0]_i_2_n_9\,
      O(5) => \por_timer_count_reg[0]_i_2_n_10\,
      O(4) => \por_timer_count_reg[0]_i_2_n_11\,
      O(3) => \por_timer_count_reg[0]_i_2_n_12\,
      O(2) => \por_timer_count_reg[0]_i_2_n_13\,
      O(1) => \por_timer_count_reg[0]_i_2_n_14\,
      O(0) => \por_timer_count_reg[0]_i_2_n_15\,
      S(7) => \por_timer_count[0]_i_13__0_n_0\,
      S(6) => \por_timer_count[0]_i_14_n_0\,
      S(5) => \por_timer_count[0]_i_15_n_0\,
      S(4) => \por_timer_count[0]_i_16_n_0\,
      S(3) => \por_timer_count[0]_i_17_n_0\,
      S(2) => \por_timer_count[0]_i_18_n_0\,
      S(1) => \por_timer_count[0]_i_19_n_0\,
      S(0) => \por_timer_count[0]_i_20_n_0\
    );
\por_timer_count_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1_n_0\,
      D => \por_timer_count_reg[8]_i_1_n_13\,
      Q => por_timer_count_reg(10),
      R => \^adc0_reset_i\
    );
\por_timer_count_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1_n_0\,
      D => \por_timer_count_reg[8]_i_1_n_12\,
      Q => por_timer_count_reg(11),
      R => \^adc0_reset_i\
    );
\por_timer_count_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1_n_0\,
      D => \por_timer_count_reg[8]_i_1_n_11\,
      Q => por_timer_count_reg(12),
      R => \^adc0_reset_i\
    );
\por_timer_count_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1_n_0\,
      D => \por_timer_count_reg[8]_i_1_n_10\,
      Q => por_timer_count_reg(13),
      R => \^adc0_reset_i\
    );
\por_timer_count_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1_n_0\,
      D => \por_timer_count_reg[8]_i_1_n_9\,
      Q => por_timer_count_reg(14),
      R => \^adc0_reset_i\
    );
\por_timer_count_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1_n_0\,
      D => \por_timer_count_reg[8]_i_1_n_8\,
      Q => por_timer_count_reg(15),
      R => \^adc0_reset_i\
    );
\por_timer_count_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1_n_0\,
      D => \por_timer_count_reg[16]_i_1_n_15\,
      Q => por_timer_count_reg(16),
      R => \^adc0_reset_i\
    );
\por_timer_count_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \por_timer_count_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_por_timer_count_reg[16]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \por_timer_count_reg[16]_i_1_n_1\,
      CO(5) => \por_timer_count_reg[16]_i_1_n_2\,
      CO(4) => \por_timer_count_reg[16]_i_1_n_3\,
      CO(3) => \por_timer_count_reg[16]_i_1_n_4\,
      CO(2) => \por_timer_count_reg[16]_i_1_n_5\,
      CO(1) => \por_timer_count_reg[16]_i_1_n_6\,
      CO(0) => \por_timer_count_reg[16]_i_1_n_7\,
      DI(7) => '0',
      DI(6) => \por_timer_count[16]_i_2_n_0\,
      DI(5) => \por_timer_count[16]_i_3_n_0\,
      DI(4) => \por_timer_count[16]_i_4_n_0\,
      DI(3) => \por_timer_count[16]_i_5_n_0\,
      DI(2) => \por_timer_count[16]_i_6_n_0\,
      DI(1) => \por_timer_count[16]_i_7_n_0\,
      DI(0) => \por_timer_count[16]_i_8_n_0\,
      O(7) => \por_timer_count_reg[16]_i_1_n_8\,
      O(6) => \por_timer_count_reg[16]_i_1_n_9\,
      O(5) => \por_timer_count_reg[16]_i_1_n_10\,
      O(4) => \por_timer_count_reg[16]_i_1_n_11\,
      O(3) => \por_timer_count_reg[16]_i_1_n_12\,
      O(2) => \por_timer_count_reg[16]_i_1_n_13\,
      O(1) => \por_timer_count_reg[16]_i_1_n_14\,
      O(0) => \por_timer_count_reg[16]_i_1_n_15\,
      S(7) => \por_timer_count[16]_i_9_n_0\,
      S(6) => \por_timer_count[16]_i_10_n_0\,
      S(5) => \por_timer_count[16]_i_11_n_0\,
      S(4) => \por_timer_count[16]_i_12_n_0\,
      S(3) => \por_timer_count[16]_i_13_n_0\,
      S(2) => \por_timer_count[16]_i_14_n_0\,
      S(1) => \por_timer_count[16]_i_15_n_0\,
      S(0) => \por_timer_count[16]_i_16_n_0\
    );
\por_timer_count_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1_n_0\,
      D => \por_timer_count_reg[16]_i_1_n_14\,
      Q => por_timer_count_reg(17),
      R => \^adc0_reset_i\
    );
\por_timer_count_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1_n_0\,
      D => \por_timer_count_reg[16]_i_1_n_13\,
      Q => por_timer_count_reg(18),
      R => \^adc0_reset_i\
    );
\por_timer_count_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1_n_0\,
      D => \por_timer_count_reg[16]_i_1_n_12\,
      Q => por_timer_count_reg(19),
      R => \^adc0_reset_i\
    );
\por_timer_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1_n_0\,
      D => \por_timer_count_reg[0]_i_2_n_14\,
      Q => por_timer_count_reg(1),
      R => \^adc0_reset_i\
    );
\por_timer_count_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1_n_0\,
      D => \por_timer_count_reg[16]_i_1_n_11\,
      Q => por_timer_count_reg(20),
      R => \^adc0_reset_i\
    );
\por_timer_count_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1_n_0\,
      D => \por_timer_count_reg[16]_i_1_n_10\,
      Q => por_timer_count_reg(21),
      R => \^adc0_reset_i\
    );
\por_timer_count_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1_n_0\,
      D => \por_timer_count_reg[16]_i_1_n_9\,
      Q => por_timer_count_reg(22),
      R => \^adc0_reset_i\
    );
\por_timer_count_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1_n_0\,
      D => \por_timer_count_reg[16]_i_1_n_8\,
      Q => por_timer_count_reg(23),
      R => \^adc0_reset_i\
    );
\por_timer_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1_n_0\,
      D => \por_timer_count_reg[0]_i_2_n_13\,
      Q => por_timer_count_reg(2),
      R => \^adc0_reset_i\
    );
\por_timer_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1_n_0\,
      D => \por_timer_count_reg[0]_i_2_n_12\,
      Q => por_timer_count_reg(3),
      R => \^adc0_reset_i\
    );
\por_timer_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1_n_0\,
      D => \por_timer_count_reg[0]_i_2_n_11\,
      Q => por_timer_count_reg(4),
      R => \^adc0_reset_i\
    );
\por_timer_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1_n_0\,
      D => \por_timer_count_reg[0]_i_2_n_10\,
      Q => por_timer_count_reg(5),
      R => \^adc0_reset_i\
    );
\por_timer_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1_n_0\,
      D => \por_timer_count_reg[0]_i_2_n_9\,
      Q => por_timer_count_reg(6),
      R => \^adc0_reset_i\
    );
\por_timer_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1_n_0\,
      D => \por_timer_count_reg[0]_i_2_n_8\,
      Q => por_timer_count_reg(7),
      R => \^adc0_reset_i\
    );
\por_timer_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1_n_0\,
      D => \por_timer_count_reg[8]_i_1_n_15\,
      Q => por_timer_count_reg(8),
      R => \^adc0_reset_i\
    );
\por_timer_count_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \por_timer_count_reg[0]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \por_timer_count_reg[8]_i_1_n_0\,
      CO(6) => \por_timer_count_reg[8]_i_1_n_1\,
      CO(5) => \por_timer_count_reg[8]_i_1_n_2\,
      CO(4) => \por_timer_count_reg[8]_i_1_n_3\,
      CO(3) => \por_timer_count_reg[8]_i_1_n_4\,
      CO(2) => \por_timer_count_reg[8]_i_1_n_5\,
      CO(1) => \por_timer_count_reg[8]_i_1_n_6\,
      CO(0) => \por_timer_count_reg[8]_i_1_n_7\,
      DI(7) => \por_timer_count[8]_i_2_n_0\,
      DI(6) => \por_timer_count[8]_i_3_n_0\,
      DI(5) => \por_timer_count[8]_i_4_n_0\,
      DI(4) => \por_timer_count[8]_i_5_n_0\,
      DI(3) => \por_timer_count[8]_i_6_n_0\,
      DI(2) => \por_timer_count[8]_i_7_n_0\,
      DI(1) => \por_timer_count[8]_i_8_n_0\,
      DI(0) => \por_timer_count[8]_i_9_n_0\,
      O(7) => \por_timer_count_reg[8]_i_1_n_8\,
      O(6) => \por_timer_count_reg[8]_i_1_n_9\,
      O(5) => \por_timer_count_reg[8]_i_1_n_10\,
      O(4) => \por_timer_count_reg[8]_i_1_n_11\,
      O(3) => \por_timer_count_reg[8]_i_1_n_12\,
      O(2) => \por_timer_count_reg[8]_i_1_n_13\,
      O(1) => \por_timer_count_reg[8]_i_1_n_14\,
      O(0) => \por_timer_count_reg[8]_i_1_n_15\,
      S(7) => \por_timer_count[8]_i_10_n_0\,
      S(6) => \por_timer_count[8]_i_11_n_0\,
      S(5) => \por_timer_count[8]_i_12_n_0\,
      S(4) => \por_timer_count[8]_i_13_n_0\,
      S(3) => \por_timer_count[8]_i_14_n_0\,
      S(2) => \por_timer_count[8]_i_15_n_0\,
      S(1) => \por_timer_count[8]_i_16_n_0\,
      S(0) => \por_timer_count[8]_i_17_n_0\
    );
\por_timer_count_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1_n_0\,
      D => \por_timer_count_reg[8]_i_1_n_14\,
      Q => por_timer_count_reg(9),
      R => \^adc0_reset_i\
    );
por_timer_start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5C0"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      I2 => done_reg_1,
      I3 => por_timer_start_reg_n_0,
      O => por_timer_start_i_1_n_0
    );
por_timer_start_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => por_timer_start_i_1_n_0,
      Q => por_timer_start_reg_n_0,
      R => \^adc0_reset_i\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => adc0_do_mon(0),
      Q => rdata(0),
      R => \^adc0_reset_i\
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => adc0_do_mon(10),
      Q => rdata(10),
      R => \^adc0_reset_i\
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => adc0_do_mon(11),
      Q => rdata(11),
      R => \^adc0_reset_i\
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => adc0_do_mon(12),
      Q => rdata(12),
      R => \^adc0_reset_i\
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => adc0_do_mon(13),
      Q => rdata(13),
      R => \^adc0_reset_i\
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => adc0_do_mon(14),
      Q => rdata(14),
      R => \^adc0_reset_i\
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => adc0_do_mon(15),
      Q => p_0_in,
      R => \^adc0_reset_i\
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => adc0_do_mon(1),
      Q => rdata(1),
      R => \^adc0_reset_i\
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => adc0_do_mon(2),
      Q => rdata(2),
      R => \^adc0_reset_i\
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => adc0_do_mon(3),
      Q => rdata(3),
      R => \^adc0_reset_i\
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => adc0_do_mon(4),
      Q => rdata(4),
      R => \^adc0_reset_i\
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => adc0_do_mon(5),
      Q => rdata(5),
      R => \^adc0_reset_i\
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => adc0_do_mon(6),
      Q => rdata(6),
      R => \^adc0_reset_i\
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => adc0_do_mon(7),
      Q => rdata(7),
      R => \^adc0_reset_i\
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => adc0_do_mon(8),
      Q => rdata(8),
      R => \^adc0_reset_i\
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => adc0_do_mon(9),
      Q => rdata(9),
      R => \^adc0_reset_i\
    );
\status[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      O => \status[1]_i_1_n_0\
    );
\status[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(0),
      I1 => \clock_en_count_reg[0]_0\,
      O => \^adc0_reset_i\
    );
\status[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8F8FFF8"
    )
        port map (
      I0 => tile_config_done,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I4 => p_0_in,
      I5 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      O => \status[3]_i_2_n_0\
    );
\status_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status[3]_i_2_n_0\,
      D => \status[1]_i_1_n_0\,
      Q => adc0_status(0),
      R => \^adc0_reset_i\
    );
\status_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status[3]_i_2_n_0\,
      D => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      Q => adc0_status(1),
      R => \^adc0_reset_i\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_por_fsm_disabled_32 is
  port (
    adc1_drpen_por : out STD_LOGIC;
    p_2_in : out STD_LOGIC;
    adc1_drpwe_por : out STD_LOGIC;
    adc1_por_req : out STD_LOGIC;
    done_reg_0 : out STD_LOGIC;
    adc1_powerup_state : out STD_LOGIC;
    \FSM_onehot_por_sm_state_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    adc1_drpaddr_por : out STD_LOGIC_VECTOR ( 0 to 0 );
    \drpdi_por_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc1_status : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    adc1_por_gnt : in STD_LOGIC;
    adc1_powerup_state_INST_0_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \por_timer_count_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \clock_en_count_reg[0]_0\ : in STD_LOGIC;
    tile_config_done : in STD_LOGIC;
    adc1_drprdy_por : in STD_LOGIC;
    done_reg_1 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc1_do_mon : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_por_fsm_disabled_32 : entity is "design_1_usp_rf_data_converter_0_0_por_fsm_disabled";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_por_fsm_disabled_32;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_por_fsm_disabled_32 is
  signal \FSM_onehot_por_sm_state[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[11]_i_3__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[11]_i_4__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_por_sm_state_reg[6]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_onehot_por_sm_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[10]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[11]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[7]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[8]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[9]\ : STD_LOGIC;
  signal \^adc1_drpaddr_por\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^adc1_por_req\ : STD_LOGIC;
  signal \clock_en_count[5]_i_1__0_n_0\ : STD_LOGIC;
  signal clock_en_count_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \clock_en_i_1__0_n_0\ : STD_LOGIC;
  signal \clock_en_i_2__0_n_0\ : STD_LOGIC;
  signal clock_en_reg_n_0 : STD_LOGIC;
  signal \done_i_1__0_n_0\ : STD_LOGIC;
  signal \^done_reg_0\ : STD_LOGIC;
  signal \drpaddr_por[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \drpdi_por[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \drpen_por_i_1__0_n_0\ : STD_LOGIC;
  signal \drpen_por_i_2__0_n_0\ : STD_LOGIC;
  signal \enable_clock_en_i_1__0_n_0\ : STD_LOGIC;
  signal enable_clock_en_reg_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^p_2_in\ : STD_LOGIC;
  signal por_gnt_r : STD_LOGIC;
  signal \por_req_i_1__0_n_0\ : STD_LOGIC;
  signal por_sm_state : STD_LOGIC;
  signal \por_timer_count[0]_i_10__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_11__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_12__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_13__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_14__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_15__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_16__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_17__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_18__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_19__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_20__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_21__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_22__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_23__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_24__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_8__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_9__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_10__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_11__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_12__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_13__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_14__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_15__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_16__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_4__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_5__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_6__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_7__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_8__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_9__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_10__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_11__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_12__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_13__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_14__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_15__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_16__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_17__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_5__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_6__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_7__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_8__0_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_9__0_n_0\ : STD_LOGIC;
  signal por_timer_count_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \por_timer_count_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__0_n_1\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__0_n_10\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__0_n_11\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__0_n_12\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__0_n_13\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__0_n_14\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__0_n_15\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__0_n_4\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__0_n_5\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__0_n_6\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__0_n_7\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__0_n_8\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__0_n_9\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__0_n_10\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__0_n_11\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__0_n_12\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__0_n_13\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__0_n_14\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__0_n_15\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__0_n_8\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__0_n_9\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__0_n_10\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__0_n_11\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__0_n_12\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__0_n_13\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__0_n_14\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__0_n_15\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__0_n_8\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__0_n_9\ : STD_LOGIC;
  signal \por_timer_start_i_1__0_n_0\ : STD_LOGIC;
  signal por_timer_start_reg_n_0 : STD_LOGIC;
  signal rdata : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \status[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \status[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \NLW_por_timer_count_reg[16]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[11]_i_3__0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[2]_i_1__0\ : label is "soft_lutpair95";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[0]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[10]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[11]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[1]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[2]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[3]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[4]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[5]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[6]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[7]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[8]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[9]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute SOFT_HLUTNM of adc1_powerup_state_INST_0 : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \clock_en_count[0]_i_1__0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \clock_en_count[1]_i_1__0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \clock_en_count[2]_i_1__0\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \clock_en_count[3]_i_1__0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \clock_en_count[4]_i_1__0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \clock_en_i_2__0\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \done_i_1__0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \drpaddr_por[10]_i_1__0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \drpdi_por[15]_i_1__0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \drpen_por_i_2__0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \status[1]_i_1__0\ : label is "soft_lutpair95";
begin
  \FSM_onehot_por_sm_state_reg[6]_0\(0) <= \^fsm_onehot_por_sm_state_reg[6]_0\(0);
  adc1_drpaddr_por(0) <= \^adc1_drpaddr_por\(0);
  adc1_por_req <= \^adc1_por_req\;
  done_reg_0 <= \^done_reg_0\;
  p_2_in <= \^p_2_in\;
\FSM_onehot_por_sm_state[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFEFEFEEE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state[11]_i_2__0_n_0\,
      I1 => \FSM_onehot_por_sm_state[11]_i_3__0_n_0\,
      I2 => adc1_drprdy_por,
      I3 => \^fsm_onehot_por_sm_state_reg[6]_0\(0),
      I4 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      I5 => \FSM_onehot_por_sm_state_reg_n_0_[8]\,
      O => por_sm_state
    );
\FSM_onehot_por_sm_state[11]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F88888888888888"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      I1 => done_reg_1,
      I2 => \por_timer_count[0]_i_4__0_n_0\,
      I3 => \FSM_onehot_por_sm_state_reg_n_0_[3]\,
      I4 => por_timer_count_reg(0),
      I5 => \por_timer_count[0]_i_3__0_n_0\,
      O => \FSM_onehot_por_sm_state[11]_i_2__0_n_0\
    );
\FSM_onehot_por_sm_state[11]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEAEE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state[11]_i_4__0_n_0\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I2 => p_0_in,
      I3 => done_reg_1,
      I4 => \drpen_por_i_2__0_n_0\,
      O => \FSM_onehot_por_sm_state[11]_i_3__0_n_0\
    );
\FSM_onehot_por_sm_state[11]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF404040"
    )
        port map (
      I0 => por_gnt_r,
      I1 => adc1_por_gnt,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      I3 => tile_config_done,
      I4 => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      I5 => \FSM_onehot_por_sm_state_reg_n_0_[0]\,
      O => \FSM_onehot_por_sm_state[11]_i_4__0_n_0\
    );
\FSM_onehot_por_sm_state[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I2 => p_0_in,
      O => \FSM_onehot_por_sm_state[2]_i_1__0_n_0\
    );
\FSM_onehot_por_sm_state[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[3]\,
      I1 => p_0_in,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      O => \FSM_onehot_por_sm_state[4]_i_1__0_n_0\
    );
\FSM_onehot_por_sm_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => '0',
      Q => \FSM_onehot_por_sm_state_reg_n_0_[0]\,
      S => \^p_2_in\
    );
\FSM_onehot_por_sm_state_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      R => \^p_2_in\
    );
\FSM_onehot_por_sm_state_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      R => \^p_2_in\
    );
\FSM_onehot_por_sm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[0]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      R => \^p_2_in\
    );
\FSM_onehot_por_sm_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state[2]_i_1__0_n_0\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      R => \^p_2_in\
    );
\FSM_onehot_por_sm_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[3]\,
      R => \^p_2_in\
    );
\FSM_onehot_por_sm_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state[4]_i_1__0_n_0\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      R => \^p_2_in\
    );
\FSM_onehot_por_sm_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      R => \^p_2_in\
    );
\FSM_onehot_por_sm_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      Q => \^fsm_onehot_por_sm_state_reg[6]_0\(0),
      R => \^p_2_in\
    );
\FSM_onehot_por_sm_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \^fsm_onehot_por_sm_state_reg[6]_0\(0),
      Q => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      R => \^p_2_in\
    );
\FSM_onehot_por_sm_state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[8]\,
      R => \^p_2_in\
    );
\FSM_onehot_por_sm_state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[8]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      R => \^p_2_in\
    );
adc1_powerup_state_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^done_reg_0\,
      I1 => adc1_powerup_state_INST_0_0(0),
      O => adc1_powerup_state
    );
\clock_en_count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => clock_en_count_reg(0),
      O => \p_0_in__0\(0)
    );
\clock_en_count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => clock_en_count_reg(0),
      I1 => clock_en_count_reg(1),
      O => \p_0_in__0\(1)
    );
\clock_en_count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => clock_en_count_reg(0),
      I1 => clock_en_count_reg(1),
      I2 => clock_en_count_reg(2),
      O => \p_0_in__0\(2)
    );
\clock_en_count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => clock_en_count_reg(3),
      I1 => clock_en_count_reg(0),
      I2 => clock_en_count_reg(1),
      I3 => clock_en_count_reg(2),
      O => \p_0_in__0\(3)
    );
\clock_en_count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => clock_en_count_reg(4),
      I1 => clock_en_count_reg(2),
      I2 => clock_en_count_reg(1),
      I3 => clock_en_count_reg(0),
      I4 => clock_en_count_reg(3),
      O => \p_0_in__0\(4)
    );
\clock_en_count[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \clock_en_count_reg[0]_0\,
      I1 => Q(0),
      I2 => enable_clock_en_reg_n_0,
      O => \clock_en_count[5]_i_1__0_n_0\
    );
\clock_en_count[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => clock_en_count_reg(5),
      I1 => clock_en_count_reg(3),
      I2 => clock_en_count_reg(0),
      I3 => clock_en_count_reg(1),
      I4 => clock_en_count_reg(2),
      I5 => clock_en_count_reg(4),
      O => \p_0_in__0\(5)
    );
\clock_en_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => clock_en_count_reg(0),
      R => \clock_en_count[5]_i_1__0_n_0\
    );
\clock_en_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => clock_en_count_reg(1),
      R => \clock_en_count[5]_i_1__0_n_0\
    );
\clock_en_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => clock_en_count_reg(2),
      R => \clock_en_count[5]_i_1__0_n_0\
    );
\clock_en_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => clock_en_count_reg(3),
      R => \clock_en_count[5]_i_1__0_n_0\
    );
\clock_en_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(4),
      Q => clock_en_count_reg(4),
      R => \clock_en_count[5]_i_1__0_n_0\
    );
\clock_en_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(5),
      Q => clock_en_count_reg(5),
      R => \clock_en_count[5]_i_1__0_n_0\
    );
\clock_en_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDDDDDDDDDDDDDDD"
    )
        port map (
      I0 => enable_clock_en_reg_n_0,
      I1 => \^p_2_in\,
      I2 => clock_en_count_reg(4),
      I3 => \clock_en_i_2__0_n_0\,
      I4 => clock_en_count_reg(3),
      I5 => clock_en_count_reg(5),
      O => \clock_en_i_1__0_n_0\
    );
\clock_en_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => clock_en_count_reg(2),
      I1 => clock_en_count_reg(1),
      I2 => clock_en_count_reg(0),
      O => \clock_en_i_2__0_n_0\
    );
clock_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \clock_en_i_1__0_n_0\,
      Q => clock_en_reg_n_0,
      R => '0'
    );
\done_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => done_reg_1,
      I1 => p_0_in,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I3 => \^done_reg_0\,
      O => \done_i_1__0_n_0\
    );
done_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \done_i_1__0_n_0\,
      Q => \^done_reg_0\,
      R => \^p_2_in\
    );
\drpaddr_por[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFC"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      I3 => \^adc1_drpaddr_por\(0),
      O => \drpaddr_por[10]_i_1__0_n_0\
    );
\drpaddr_por_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \drpaddr_por[10]_i_1__0_n_0\,
      Q => \^adc1_drpaddr_por\(0),
      R => \^p_2_in\
    );
\drpdi_por[15]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in,
      O => \drpdi_por[15]_i_1__0_n_0\
    );
\drpdi_por_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(0),
      Q => \drpdi_por_reg[15]_0\(0),
      R => \^p_2_in\
    );
\drpdi_por_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(10),
      Q => \drpdi_por_reg[15]_0\(10),
      R => \^p_2_in\
    );
\drpdi_por_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(11),
      Q => \drpdi_por_reg[15]_0\(11),
      R => \^p_2_in\
    );
\drpdi_por_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(12),
      Q => \drpdi_por_reg[15]_0\(12),
      R => \^p_2_in\
    );
\drpdi_por_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(13),
      Q => \drpdi_por_reg[15]_0\(13),
      R => \^p_2_in\
    );
\drpdi_por_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(14),
      Q => \drpdi_por_reg[15]_0\(14),
      R => \^p_2_in\
    );
\drpdi_por_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => \drpdi_por[15]_i_1__0_n_0\,
      Q => \drpdi_por_reg[15]_0\(15),
      R => \^p_2_in\
    );
\drpdi_por_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(1),
      Q => \drpdi_por_reg[15]_0\(1),
      R => \^p_2_in\
    );
\drpdi_por_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(2),
      Q => \drpdi_por_reg[15]_0\(2),
      R => \^p_2_in\
    );
\drpdi_por_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(3),
      Q => \drpdi_por_reg[15]_0\(3),
      R => \^p_2_in\
    );
\drpdi_por_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(4),
      Q => \drpdi_por_reg[15]_0\(4),
      R => \^p_2_in\
    );
\drpdi_por_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(5),
      Q => \drpdi_por_reg[15]_0\(5),
      R => \^p_2_in\
    );
\drpdi_por_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(6),
      Q => \drpdi_por_reg[15]_0\(6),
      R => \^p_2_in\
    );
\drpdi_por_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(7),
      Q => \drpdi_por_reg[15]_0\(7),
      R => \^p_2_in\
    );
\drpdi_por_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(8),
      Q => \drpdi_por_reg[15]_0\(8),
      R => \^p_2_in\
    );
\drpdi_por_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(9),
      Q => \drpdi_por_reg[15]_0\(9),
      R => \^p_2_in\
    );
\drpen_por_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      I3 => \^fsm_onehot_por_sm_state_reg[6]_0\(0),
      I4 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      I5 => \FSM_onehot_por_sm_state_reg_n_0_[8]\,
      O => \drpen_por_i_1__0_n_0\
    );
\drpen_por_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      O => \drpen_por_i_2__0_n_0\
    );
drpen_por_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpen_por_i_1__0_n_0\,
      D => \drpen_por_i_2__0_n_0\,
      Q => adc1_drpen_por,
      R => \^p_2_in\
    );
drpwe_por_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpen_por_i_1__0_n_0\,
      D => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      Q => adc1_drpwe_por,
      R => \^p_2_in\
    );
\enable_clock_en_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => done_reg_1,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_por_sm_state[11]_i_2__0_n_0\,
      I3 => enable_clock_en_reg_n_0,
      O => \enable_clock_en_i_1__0_n_0\
    );
enable_clock_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \enable_clock_en_i_1__0_n_0\,
      Q => enable_clock_en_reg_n_0,
      R => \^p_2_in\
    );
por_gnt_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc1_por_gnt,
      Q => por_gnt_r,
      R => \^p_2_in\
    );
\por_req_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      I2 => adc1_drprdy_por,
      I3 => \^adc1_por_req\,
      O => \por_req_i_1__0_n_0\
    );
por_req_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \por_req_i_1__0_n_0\,
      Q => \^adc1_por_req\,
      R => \^p_2_in\
    );
\por_timer_count[0]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \por_timer_count_reg[7]_0\(0),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => por_timer_start_reg_n_0,
      I3 => por_timer_count_reg(2),
      O => \por_timer_count[0]_i_10__0_n_0\
    );
\por_timer_count[0]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \por_timer_count_reg[7]_0\(0),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => por_timer_start_reg_n_0,
      I3 => por_timer_count_reg(1),
      O => \por_timer_count[0]_i_11__0_n_0\
    );
\por_timer_count[0]_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \por_timer_count_reg[7]_0\(0),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => por_timer_start_reg_n_0,
      I3 => por_timer_count_reg(0),
      O => \por_timer_count[0]_i_12__0_n_0\
    );
\por_timer_count[0]_i_13__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0355"
    )
        port map (
      I0 => por_timer_count_reg(7),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => \por_timer_count_reg[7]_0\(0),
      I3 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_13__1_n_0\
    );
\por_timer_count[0]_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(6),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_14__0_n_0\
    );
\por_timer_count[0]_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(5),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_15__0_n_0\
    );
\por_timer_count[0]_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => por_timer_count_reg(4),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_16__0_n_0\
    );
\por_timer_count[0]_i_17__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(3),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_17__0_n_0\
    );
\por_timer_count[0]_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0355"
    )
        port map (
      I0 => por_timer_count_reg(2),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => \por_timer_count_reg[7]_0\(0),
      I3 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_18__0_n_0\
    );
\por_timer_count[0]_i_19__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0355"
    )
        port map (
      I0 => por_timer_count_reg(1),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => \por_timer_count_reg[7]_0\(0),
      I3 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_19__0_n_0\
    );
\por_timer_count[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBAAAA"
    )
        port map (
      I0 => por_timer_start_reg_n_0,
      I1 => \por_timer_count[0]_i_3__0_n_0\,
      I2 => \por_timer_count[0]_i_4__0_n_0\,
      I3 => por_timer_count_reg(0),
      I4 => clock_en_reg_n_0,
      O => \por_timer_count[0]_i_1__0_n_0\
    );
\por_timer_count[0]_i_20__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0355"
    )
        port map (
      I0 => por_timer_count_reg(0),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => \por_timer_count_reg[7]_0\(0),
      I3 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_20__0_n_0\
    );
\por_timer_count[0]_i_21__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => por_timer_count_reg(22),
      I1 => por_timer_count_reg(20),
      I2 => por_timer_count_reg(23),
      I3 => por_timer_count_reg(21),
      O => \por_timer_count[0]_i_21__0_n_0\
    );
\por_timer_count[0]_i_22__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => por_timer_count_reg(9),
      I1 => por_timer_count_reg(10),
      I2 => por_timer_count_reg(11),
      I3 => por_timer_count_reg(8),
      I4 => \por_timer_count[0]_i_24__0_n_0\,
      O => \por_timer_count[0]_i_22__0_n_0\
    );
\por_timer_count[0]_i_23__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => por_timer_count_reg(4),
      I1 => por_timer_count_reg(7),
      I2 => por_timer_count_reg(3),
      I3 => por_timer_count_reg(1),
      O => \por_timer_count[0]_i_23__0_n_0\
    );
\por_timer_count[0]_i_24__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => por_timer_count_reg(15),
      I1 => por_timer_count_reg(12),
      I2 => por_timer_count_reg(14),
      I3 => por_timer_count_reg(13),
      O => \por_timer_count[0]_i_24__0_n_0\
    );
\por_timer_count[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \por_timer_count[0]_i_21__0_n_0\,
      I1 => por_timer_count_reg(19),
      I2 => por_timer_count_reg(16),
      I3 => por_timer_count_reg(18),
      I4 => por_timer_count_reg(17),
      I5 => \por_timer_count[0]_i_22__0_n_0\,
      O => \por_timer_count[0]_i_3__0_n_0\
    );
\por_timer_count[0]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => por_timer_count_reg(5),
      I1 => por_timer_count_reg(6),
      I2 => por_timer_count_reg(2),
      I3 => \por_timer_count[0]_i_23__0_n_0\,
      O => \por_timer_count[0]_i_4__0_n_0\
    );
\por_timer_count[0]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \por_timer_count_reg[7]_0\(0),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => por_timer_start_reg_n_0,
      I3 => por_timer_count_reg(7),
      O => \por_timer_count[0]_i_5__0_n_0\
    );
\por_timer_count[0]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(6),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_6__0_n_0\
    );
\por_timer_count[0]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(5),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_7__0_n_0\
    );
\por_timer_count[0]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => por_timer_start_reg_n_0,
      I1 => por_timer_count_reg(4),
      O => \por_timer_count[0]_i_8__0_n_0\
    );
\por_timer_count[0]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(3),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_9__0_n_0\
    );
\por_timer_count[16]_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(22),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_10__0_n_0\
    );
\por_timer_count[16]_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(21),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_11__0_n_0\
    );
\por_timer_count[16]_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(20),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_12__0_n_0\
    );
\por_timer_count[16]_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(19),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_13__0_n_0\
    );
\por_timer_count[16]_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(18),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_14__0_n_0\
    );
\por_timer_count[16]_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(17),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_15__0_n_0\
    );
\por_timer_count[16]_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(16),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_16__0_n_0\
    );
\por_timer_count[16]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(22),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_2__0_n_0\
    );
\por_timer_count[16]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(21),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_3__0_n_0\
    );
\por_timer_count[16]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(20),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_4__0_n_0\
    );
\por_timer_count[16]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(19),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_5__0_n_0\
    );
\por_timer_count[16]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(18),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_6__0_n_0\
    );
\por_timer_count[16]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(17),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_7__0_n_0\
    );
\por_timer_count[16]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(16),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_8__0_n_0\
    );
\por_timer_count[16]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_start_reg_n_0,
      I1 => por_timer_count_reg(23),
      O => \por_timer_count[16]_i_9__0_n_0\
    );
\por_timer_count[8]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0355"
    )
        port map (
      I0 => por_timer_count_reg(15),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => \por_timer_count_reg[7]_0\(0),
      I3 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_10__0_n_0\
    );
\por_timer_count[8]_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(14),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_11__0_n_0\
    );
\por_timer_count[8]_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(13),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_12__0_n_0\
    );
\por_timer_count[8]_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0355"
    )
        port map (
      I0 => por_timer_count_reg(12),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => \por_timer_count_reg[7]_0\(0),
      I3 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_13__0_n_0\
    );
\por_timer_count[8]_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0355"
    )
        port map (
      I0 => por_timer_count_reg(11),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => \por_timer_count_reg[7]_0\(0),
      I3 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_14__0_n_0\
    );
\por_timer_count[8]_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(10),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_15__0_n_0\
    );
\por_timer_count[8]_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(9),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_16__0_n_0\
    );
\por_timer_count[8]_i_17__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(8),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_17__0_n_0\
    );
\por_timer_count[8]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \por_timer_count_reg[7]_0\(0),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => por_timer_start_reg_n_0,
      I3 => por_timer_count_reg(15),
      O => \por_timer_count[8]_i_2__0_n_0\
    );
\por_timer_count[8]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(14),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_3__0_n_0\
    );
\por_timer_count[8]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(13),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_4__0_n_0\
    );
\por_timer_count[8]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \por_timer_count_reg[7]_0\(0),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => por_timer_start_reg_n_0,
      I3 => por_timer_count_reg(12),
      O => \por_timer_count[8]_i_5__0_n_0\
    );
\por_timer_count[8]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \por_timer_count_reg[7]_0\(0),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => por_timer_start_reg_n_0,
      I3 => por_timer_count_reg(11),
      O => \por_timer_count[8]_i_6__0_n_0\
    );
\por_timer_count[8]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(10),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_7__0_n_0\
    );
\por_timer_count[8]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(9),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_8__0_n_0\
    );
\por_timer_count[8]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(8),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_9__0_n_0\
    );
\por_timer_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__0_n_0\,
      D => \por_timer_count_reg[0]_i_2__0_n_15\,
      Q => por_timer_count_reg(0),
      R => \^p_2_in\
    );
\por_timer_count_reg[0]_i_2__0\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \por_timer_count_reg[0]_i_2__0_n_0\,
      CO(6) => \por_timer_count_reg[0]_i_2__0_n_1\,
      CO(5) => \por_timer_count_reg[0]_i_2__0_n_2\,
      CO(4) => \por_timer_count_reg[0]_i_2__0_n_3\,
      CO(3) => \por_timer_count_reg[0]_i_2__0_n_4\,
      CO(2) => \por_timer_count_reg[0]_i_2__0_n_5\,
      CO(1) => \por_timer_count_reg[0]_i_2__0_n_6\,
      CO(0) => \por_timer_count_reg[0]_i_2__0_n_7\,
      DI(7) => \por_timer_count[0]_i_5__0_n_0\,
      DI(6) => \por_timer_count[0]_i_6__0_n_0\,
      DI(5) => \por_timer_count[0]_i_7__0_n_0\,
      DI(4) => \por_timer_count[0]_i_8__0_n_0\,
      DI(3) => \por_timer_count[0]_i_9__0_n_0\,
      DI(2) => \por_timer_count[0]_i_10__0_n_0\,
      DI(1) => \por_timer_count[0]_i_11__0_n_0\,
      DI(0) => \por_timer_count[0]_i_12__0_n_0\,
      O(7) => \por_timer_count_reg[0]_i_2__0_n_8\,
      O(6) => \por_timer_count_reg[0]_i_2__0_n_9\,
      O(5) => \por_timer_count_reg[0]_i_2__0_n_10\,
      O(4) => \por_timer_count_reg[0]_i_2__0_n_11\,
      O(3) => \por_timer_count_reg[0]_i_2__0_n_12\,
      O(2) => \por_timer_count_reg[0]_i_2__0_n_13\,
      O(1) => \por_timer_count_reg[0]_i_2__0_n_14\,
      O(0) => \por_timer_count_reg[0]_i_2__0_n_15\,
      S(7) => \por_timer_count[0]_i_13__1_n_0\,
      S(6) => \por_timer_count[0]_i_14__0_n_0\,
      S(5) => \por_timer_count[0]_i_15__0_n_0\,
      S(4) => \por_timer_count[0]_i_16__0_n_0\,
      S(3) => \por_timer_count[0]_i_17__0_n_0\,
      S(2) => \por_timer_count[0]_i_18__0_n_0\,
      S(1) => \por_timer_count[0]_i_19__0_n_0\,
      S(0) => \por_timer_count[0]_i_20__0_n_0\
    );
\por_timer_count_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__0_n_0\,
      D => \por_timer_count_reg[8]_i_1__0_n_13\,
      Q => por_timer_count_reg(10),
      R => \^p_2_in\
    );
\por_timer_count_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__0_n_0\,
      D => \por_timer_count_reg[8]_i_1__0_n_12\,
      Q => por_timer_count_reg(11),
      R => \^p_2_in\
    );
\por_timer_count_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__0_n_0\,
      D => \por_timer_count_reg[8]_i_1__0_n_11\,
      Q => por_timer_count_reg(12),
      R => \^p_2_in\
    );
\por_timer_count_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__0_n_0\,
      D => \por_timer_count_reg[8]_i_1__0_n_10\,
      Q => por_timer_count_reg(13),
      R => \^p_2_in\
    );
\por_timer_count_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__0_n_0\,
      D => \por_timer_count_reg[8]_i_1__0_n_9\,
      Q => por_timer_count_reg(14),
      R => \^p_2_in\
    );
\por_timer_count_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__0_n_0\,
      D => \por_timer_count_reg[8]_i_1__0_n_8\,
      Q => por_timer_count_reg(15),
      R => \^p_2_in\
    );
\por_timer_count_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__0_n_0\,
      D => \por_timer_count_reg[16]_i_1__0_n_15\,
      Q => por_timer_count_reg(16),
      R => \^p_2_in\
    );
\por_timer_count_reg[16]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \por_timer_count_reg[8]_i_1__0_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_por_timer_count_reg[16]_i_1__0_CO_UNCONNECTED\(7),
      CO(6) => \por_timer_count_reg[16]_i_1__0_n_1\,
      CO(5) => \por_timer_count_reg[16]_i_1__0_n_2\,
      CO(4) => \por_timer_count_reg[16]_i_1__0_n_3\,
      CO(3) => \por_timer_count_reg[16]_i_1__0_n_4\,
      CO(2) => \por_timer_count_reg[16]_i_1__0_n_5\,
      CO(1) => \por_timer_count_reg[16]_i_1__0_n_6\,
      CO(0) => \por_timer_count_reg[16]_i_1__0_n_7\,
      DI(7) => '0',
      DI(6) => \por_timer_count[16]_i_2__0_n_0\,
      DI(5) => \por_timer_count[16]_i_3__0_n_0\,
      DI(4) => \por_timer_count[16]_i_4__0_n_0\,
      DI(3) => \por_timer_count[16]_i_5__0_n_0\,
      DI(2) => \por_timer_count[16]_i_6__0_n_0\,
      DI(1) => \por_timer_count[16]_i_7__0_n_0\,
      DI(0) => \por_timer_count[16]_i_8__0_n_0\,
      O(7) => \por_timer_count_reg[16]_i_1__0_n_8\,
      O(6) => \por_timer_count_reg[16]_i_1__0_n_9\,
      O(5) => \por_timer_count_reg[16]_i_1__0_n_10\,
      O(4) => \por_timer_count_reg[16]_i_1__0_n_11\,
      O(3) => \por_timer_count_reg[16]_i_1__0_n_12\,
      O(2) => \por_timer_count_reg[16]_i_1__0_n_13\,
      O(1) => \por_timer_count_reg[16]_i_1__0_n_14\,
      O(0) => \por_timer_count_reg[16]_i_1__0_n_15\,
      S(7) => \por_timer_count[16]_i_9__0_n_0\,
      S(6) => \por_timer_count[16]_i_10__0_n_0\,
      S(5) => \por_timer_count[16]_i_11__0_n_0\,
      S(4) => \por_timer_count[16]_i_12__0_n_0\,
      S(3) => \por_timer_count[16]_i_13__0_n_0\,
      S(2) => \por_timer_count[16]_i_14__0_n_0\,
      S(1) => \por_timer_count[16]_i_15__0_n_0\,
      S(0) => \por_timer_count[16]_i_16__0_n_0\
    );
\por_timer_count_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__0_n_0\,
      D => \por_timer_count_reg[16]_i_1__0_n_14\,
      Q => por_timer_count_reg(17),
      R => \^p_2_in\
    );
\por_timer_count_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__0_n_0\,
      D => \por_timer_count_reg[16]_i_1__0_n_13\,
      Q => por_timer_count_reg(18),
      R => \^p_2_in\
    );
\por_timer_count_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__0_n_0\,
      D => \por_timer_count_reg[16]_i_1__0_n_12\,
      Q => por_timer_count_reg(19),
      R => \^p_2_in\
    );
\por_timer_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__0_n_0\,
      D => \por_timer_count_reg[0]_i_2__0_n_14\,
      Q => por_timer_count_reg(1),
      R => \^p_2_in\
    );
\por_timer_count_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__0_n_0\,
      D => \por_timer_count_reg[16]_i_1__0_n_11\,
      Q => por_timer_count_reg(20),
      R => \^p_2_in\
    );
\por_timer_count_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__0_n_0\,
      D => \por_timer_count_reg[16]_i_1__0_n_10\,
      Q => por_timer_count_reg(21),
      R => \^p_2_in\
    );
\por_timer_count_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__0_n_0\,
      D => \por_timer_count_reg[16]_i_1__0_n_9\,
      Q => por_timer_count_reg(22),
      R => \^p_2_in\
    );
\por_timer_count_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__0_n_0\,
      D => \por_timer_count_reg[16]_i_1__0_n_8\,
      Q => por_timer_count_reg(23),
      R => \^p_2_in\
    );
\por_timer_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__0_n_0\,
      D => \por_timer_count_reg[0]_i_2__0_n_13\,
      Q => por_timer_count_reg(2),
      R => \^p_2_in\
    );
\por_timer_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__0_n_0\,
      D => \por_timer_count_reg[0]_i_2__0_n_12\,
      Q => por_timer_count_reg(3),
      R => \^p_2_in\
    );
\por_timer_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__0_n_0\,
      D => \por_timer_count_reg[0]_i_2__0_n_11\,
      Q => por_timer_count_reg(4),
      R => \^p_2_in\
    );
\por_timer_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__0_n_0\,
      D => \por_timer_count_reg[0]_i_2__0_n_10\,
      Q => por_timer_count_reg(5),
      R => \^p_2_in\
    );
\por_timer_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__0_n_0\,
      D => \por_timer_count_reg[0]_i_2__0_n_9\,
      Q => por_timer_count_reg(6),
      R => \^p_2_in\
    );
\por_timer_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__0_n_0\,
      D => \por_timer_count_reg[0]_i_2__0_n_8\,
      Q => por_timer_count_reg(7),
      R => \^p_2_in\
    );
\por_timer_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__0_n_0\,
      D => \por_timer_count_reg[8]_i_1__0_n_15\,
      Q => por_timer_count_reg(8),
      R => \^p_2_in\
    );
\por_timer_count_reg[8]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \por_timer_count_reg[0]_i_2__0_n_0\,
      CI_TOP => '0',
      CO(7) => \por_timer_count_reg[8]_i_1__0_n_0\,
      CO(6) => \por_timer_count_reg[8]_i_1__0_n_1\,
      CO(5) => \por_timer_count_reg[8]_i_1__0_n_2\,
      CO(4) => \por_timer_count_reg[8]_i_1__0_n_3\,
      CO(3) => \por_timer_count_reg[8]_i_1__0_n_4\,
      CO(2) => \por_timer_count_reg[8]_i_1__0_n_5\,
      CO(1) => \por_timer_count_reg[8]_i_1__0_n_6\,
      CO(0) => \por_timer_count_reg[8]_i_1__0_n_7\,
      DI(7) => \por_timer_count[8]_i_2__0_n_0\,
      DI(6) => \por_timer_count[8]_i_3__0_n_0\,
      DI(5) => \por_timer_count[8]_i_4__0_n_0\,
      DI(4) => \por_timer_count[8]_i_5__0_n_0\,
      DI(3) => \por_timer_count[8]_i_6__0_n_0\,
      DI(2) => \por_timer_count[8]_i_7__0_n_0\,
      DI(1) => \por_timer_count[8]_i_8__0_n_0\,
      DI(0) => \por_timer_count[8]_i_9__0_n_0\,
      O(7) => \por_timer_count_reg[8]_i_1__0_n_8\,
      O(6) => \por_timer_count_reg[8]_i_1__0_n_9\,
      O(5) => \por_timer_count_reg[8]_i_1__0_n_10\,
      O(4) => \por_timer_count_reg[8]_i_1__0_n_11\,
      O(3) => \por_timer_count_reg[8]_i_1__0_n_12\,
      O(2) => \por_timer_count_reg[8]_i_1__0_n_13\,
      O(1) => \por_timer_count_reg[8]_i_1__0_n_14\,
      O(0) => \por_timer_count_reg[8]_i_1__0_n_15\,
      S(7) => \por_timer_count[8]_i_10__0_n_0\,
      S(6) => \por_timer_count[8]_i_11__0_n_0\,
      S(5) => \por_timer_count[8]_i_12__0_n_0\,
      S(4) => \por_timer_count[8]_i_13__0_n_0\,
      S(3) => \por_timer_count[8]_i_14__0_n_0\,
      S(2) => \por_timer_count[8]_i_15__0_n_0\,
      S(1) => \por_timer_count[8]_i_16__0_n_0\,
      S(0) => \por_timer_count[8]_i_17__0_n_0\
    );
\por_timer_count_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__0_n_0\,
      D => \por_timer_count_reg[8]_i_1__0_n_14\,
      Q => por_timer_count_reg(9),
      R => \^p_2_in\
    );
\por_timer_start_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5C0"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      I2 => done_reg_1,
      I3 => por_timer_start_reg_n_0,
      O => \por_timer_start_i_1__0_n_0\
    );
por_timer_start_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \por_timer_start_i_1__0_n_0\,
      Q => por_timer_start_reg_n_0,
      R => \^p_2_in\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => adc1_do_mon(0),
      Q => rdata(0),
      R => \^p_2_in\
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => adc1_do_mon(10),
      Q => rdata(10),
      R => \^p_2_in\
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => adc1_do_mon(11),
      Q => rdata(11),
      R => \^p_2_in\
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => adc1_do_mon(12),
      Q => rdata(12),
      R => \^p_2_in\
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => adc1_do_mon(13),
      Q => rdata(13),
      R => \^p_2_in\
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => adc1_do_mon(14),
      Q => rdata(14),
      R => \^p_2_in\
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => adc1_do_mon(15),
      Q => p_0_in,
      R => \^p_2_in\
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => adc1_do_mon(1),
      Q => rdata(1),
      R => \^p_2_in\
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => adc1_do_mon(2),
      Q => rdata(2),
      R => \^p_2_in\
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => adc1_do_mon(3),
      Q => rdata(3),
      R => \^p_2_in\
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => adc1_do_mon(4),
      Q => rdata(4),
      R => \^p_2_in\
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => adc1_do_mon(5),
      Q => rdata(5),
      R => \^p_2_in\
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => adc1_do_mon(6),
      Q => rdata(6),
      R => \^p_2_in\
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => adc1_do_mon(7),
      Q => rdata(7),
      R => \^p_2_in\
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => adc1_do_mon(8),
      Q => rdata(8),
      R => \^p_2_in\
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => adc1_do_mon(9),
      Q => rdata(9),
      R => \^p_2_in\
    );
\status[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      O => \status[1]_i_1__0_n_0\
    );
\status[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(0),
      I1 => \clock_en_count_reg[0]_0\,
      O => \^p_2_in\
    );
\status[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8F8FFF8"
    )
        port map (
      I0 => tile_config_done,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I4 => p_0_in,
      I5 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      O => \status[3]_i_2__0_n_0\
    );
\status_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status[3]_i_2__0_n_0\,
      D => \status[1]_i_1__0_n_0\,
      Q => adc1_status(0),
      R => \^p_2_in\
    );
\status_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status[3]_i_2__0_n_0\,
      D => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      Q => adc1_status(1),
      R => \^p_2_in\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_por_fsm_disabled_33 is
  port (
    adc2_drpen_por : out STD_LOGIC;
    p_3_in : out STD_LOGIC;
    adc2_drpwe_por : out STD_LOGIC;
    adc2_por_req : out STD_LOGIC;
    done_reg_0 : out STD_LOGIC;
    adc2_powerup_state : out STD_LOGIC;
    \FSM_onehot_por_sm_state_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    adc2_drpaddr_por : out STD_LOGIC_VECTOR ( 0 to 0 );
    \drpdi_por_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc2_status : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    adc2_por_gnt : in STD_LOGIC;
    adc2_powerup_state_INST_0_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \por_timer_count_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \clock_en_count_reg[0]_0\ : in STD_LOGIC;
    tile_config_done : in STD_LOGIC;
    adc2_drprdy_por : in STD_LOGIC;
    done_reg_1 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc2_do_mon : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_por_fsm_disabled_33 : entity is "design_1_usp_rf_data_converter_0_0_por_fsm_disabled";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_por_fsm_disabled_33;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_por_fsm_disabled_33 is
  signal \FSM_onehot_por_sm_state[11]_i_2__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[11]_i_3__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[11]_i_4__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_por_sm_state_reg[6]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_onehot_por_sm_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[10]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[11]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[7]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[8]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[9]\ : STD_LOGIC;
  signal \^adc2_drpaddr_por\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^adc2_por_req\ : STD_LOGIC;
  signal \clock_en_count[5]_i_1__1_n_0\ : STD_LOGIC;
  signal clock_en_count_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \clock_en_i_1__1_n_0\ : STD_LOGIC;
  signal \clock_en_i_2__1_n_0\ : STD_LOGIC;
  signal clock_en_reg_n_0 : STD_LOGIC;
  signal \done_i_1__1_n_0\ : STD_LOGIC;
  signal \^done_reg_0\ : STD_LOGIC;
  signal \drpaddr_por[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \drpdi_por[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \drpen_por_i_1__1_n_0\ : STD_LOGIC;
  signal \drpen_por_i_2__1_n_0\ : STD_LOGIC;
  signal \enable_clock_en_i_1__1_n_0\ : STD_LOGIC;
  signal enable_clock_en_reg_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^p_3_in\ : STD_LOGIC;
  signal por_gnt_r : STD_LOGIC;
  signal \por_req_i_1__1_n_0\ : STD_LOGIC;
  signal por_sm_state : STD_LOGIC;
  signal \por_timer_count[0]_i_10__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_11__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_12__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_13__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_14__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_15__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_16__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_17__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_18__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_19__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_20__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_21__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_22__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_23__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_24__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_4__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_5__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_6__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_7__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_8__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_9__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_10__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_11__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_12__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_13__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_14__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_15__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_16__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_2__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_3__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_4__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_5__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_6__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_7__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_8__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_9__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_10__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_11__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_12__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_13__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_14__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_15__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_16__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_17__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_3__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_4__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_5__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_6__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_7__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_8__1_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_9__1_n_0\ : STD_LOGIC;
  signal por_timer_count_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \por_timer_count_reg[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__1_n_1\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__1_n_10\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__1_n_11\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__1_n_12\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__1_n_13\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__1_n_14\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__1_n_15\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__1_n_2\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__1_n_3\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__1_n_4\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__1_n_5\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__1_n_6\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__1_n_7\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__1_n_8\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__1_n_9\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__1_n_1\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__1_n_10\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__1_n_11\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__1_n_12\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__1_n_13\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__1_n_14\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__1_n_15\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__1_n_2\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__1_n_3\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__1_n_4\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__1_n_5\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__1_n_6\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__1_n_7\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__1_n_8\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__1_n_9\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__1_n_1\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__1_n_10\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__1_n_11\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__1_n_12\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__1_n_13\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__1_n_14\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__1_n_15\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__1_n_2\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__1_n_3\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__1_n_4\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__1_n_5\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__1_n_6\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__1_n_7\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__1_n_8\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__1_n_9\ : STD_LOGIC;
  signal \por_timer_start_i_1__1_n_0\ : STD_LOGIC;
  signal por_timer_start_reg_n_0 : STD_LOGIC;
  signal rdata : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \status[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \status[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \NLW_por_timer_count_reg[16]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[11]_i_3__1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[2]_i_1__1\ : label is "soft_lutpair102";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[0]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[10]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[11]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[1]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[2]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[3]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[4]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[5]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[6]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[7]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[8]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[9]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute SOFT_HLUTNM of adc2_powerup_state_INST_0 : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \clock_en_count[0]_i_1__1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \clock_en_count[1]_i_1__1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \clock_en_count[2]_i_1__1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \clock_en_count[3]_i_1__1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \clock_en_count[4]_i_1__1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \clock_en_i_2__1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \done_i_1__1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \drpaddr_por[10]_i_1__1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \drpdi_por[15]_i_1__1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \drpen_por_i_2__1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \status[1]_i_1__1\ : label is "soft_lutpair102";
begin
  \FSM_onehot_por_sm_state_reg[6]_0\(0) <= \^fsm_onehot_por_sm_state_reg[6]_0\(0);
  adc2_drpaddr_por(0) <= \^adc2_drpaddr_por\(0);
  adc2_por_req <= \^adc2_por_req\;
  done_reg_0 <= \^done_reg_0\;
  p_3_in <= \^p_3_in\;
\FSM_onehot_por_sm_state[11]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFEFEFEEE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state[11]_i_2__1_n_0\,
      I1 => \FSM_onehot_por_sm_state[11]_i_3__1_n_0\,
      I2 => adc2_drprdy_por,
      I3 => \^fsm_onehot_por_sm_state_reg[6]_0\(0),
      I4 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      I5 => \FSM_onehot_por_sm_state_reg_n_0_[8]\,
      O => por_sm_state
    );
\FSM_onehot_por_sm_state[11]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F88888888888888"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      I1 => done_reg_1,
      I2 => \por_timer_count[0]_i_4__1_n_0\,
      I3 => \FSM_onehot_por_sm_state_reg_n_0_[3]\,
      I4 => por_timer_count_reg(0),
      I5 => \por_timer_count[0]_i_3__1_n_0\,
      O => \FSM_onehot_por_sm_state[11]_i_2__1_n_0\
    );
\FSM_onehot_por_sm_state[11]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEAEE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state[11]_i_4__1_n_0\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I2 => p_0_in,
      I3 => done_reg_1,
      I4 => \drpen_por_i_2__1_n_0\,
      O => \FSM_onehot_por_sm_state[11]_i_3__1_n_0\
    );
\FSM_onehot_por_sm_state[11]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF404040"
    )
        port map (
      I0 => por_gnt_r,
      I1 => adc2_por_gnt,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      I3 => tile_config_done,
      I4 => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      I5 => \FSM_onehot_por_sm_state_reg_n_0_[0]\,
      O => \FSM_onehot_por_sm_state[11]_i_4__1_n_0\
    );
\FSM_onehot_por_sm_state[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I2 => p_0_in,
      O => \FSM_onehot_por_sm_state[2]_i_1__1_n_0\
    );
\FSM_onehot_por_sm_state[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[3]\,
      I1 => p_0_in,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      O => \FSM_onehot_por_sm_state[4]_i_1__1_n_0\
    );
\FSM_onehot_por_sm_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => '0',
      Q => \FSM_onehot_por_sm_state_reg_n_0_[0]\,
      S => \^p_3_in\
    );
\FSM_onehot_por_sm_state_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      R => \^p_3_in\
    );
\FSM_onehot_por_sm_state_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      R => \^p_3_in\
    );
\FSM_onehot_por_sm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[0]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      R => \^p_3_in\
    );
\FSM_onehot_por_sm_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state[2]_i_1__1_n_0\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      R => \^p_3_in\
    );
\FSM_onehot_por_sm_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[3]\,
      R => \^p_3_in\
    );
\FSM_onehot_por_sm_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state[4]_i_1__1_n_0\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      R => \^p_3_in\
    );
\FSM_onehot_por_sm_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      R => \^p_3_in\
    );
\FSM_onehot_por_sm_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      Q => \^fsm_onehot_por_sm_state_reg[6]_0\(0),
      R => \^p_3_in\
    );
\FSM_onehot_por_sm_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \^fsm_onehot_por_sm_state_reg[6]_0\(0),
      Q => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      R => \^p_3_in\
    );
\FSM_onehot_por_sm_state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[8]\,
      R => \^p_3_in\
    );
\FSM_onehot_por_sm_state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[8]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      R => \^p_3_in\
    );
adc2_powerup_state_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^done_reg_0\,
      I1 => adc2_powerup_state_INST_0_0(0),
      O => adc2_powerup_state
    );
\clock_en_count[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => clock_en_count_reg(0),
      O => \p_0_in__0\(0)
    );
\clock_en_count[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => clock_en_count_reg(0),
      I1 => clock_en_count_reg(1),
      O => \p_0_in__0\(1)
    );
\clock_en_count[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => clock_en_count_reg(0),
      I1 => clock_en_count_reg(1),
      I2 => clock_en_count_reg(2),
      O => \p_0_in__0\(2)
    );
\clock_en_count[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => clock_en_count_reg(3),
      I1 => clock_en_count_reg(0),
      I2 => clock_en_count_reg(1),
      I3 => clock_en_count_reg(2),
      O => \p_0_in__0\(3)
    );
\clock_en_count[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => clock_en_count_reg(4),
      I1 => clock_en_count_reg(2),
      I2 => clock_en_count_reg(1),
      I3 => clock_en_count_reg(0),
      I4 => clock_en_count_reg(3),
      O => \p_0_in__0\(4)
    );
\clock_en_count[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \clock_en_count_reg[0]_0\,
      I1 => Q(0),
      I2 => enable_clock_en_reg_n_0,
      O => \clock_en_count[5]_i_1__1_n_0\
    );
\clock_en_count[5]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => clock_en_count_reg(5),
      I1 => clock_en_count_reg(3),
      I2 => clock_en_count_reg(0),
      I3 => clock_en_count_reg(1),
      I4 => clock_en_count_reg(2),
      I5 => clock_en_count_reg(4),
      O => \p_0_in__0\(5)
    );
\clock_en_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => clock_en_count_reg(0),
      R => \clock_en_count[5]_i_1__1_n_0\
    );
\clock_en_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => clock_en_count_reg(1),
      R => \clock_en_count[5]_i_1__1_n_0\
    );
\clock_en_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => clock_en_count_reg(2),
      R => \clock_en_count[5]_i_1__1_n_0\
    );
\clock_en_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => clock_en_count_reg(3),
      R => \clock_en_count[5]_i_1__1_n_0\
    );
\clock_en_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(4),
      Q => clock_en_count_reg(4),
      R => \clock_en_count[5]_i_1__1_n_0\
    );
\clock_en_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(5),
      Q => clock_en_count_reg(5),
      R => \clock_en_count[5]_i_1__1_n_0\
    );
\clock_en_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDDDDDDDDDDDDDDD"
    )
        port map (
      I0 => enable_clock_en_reg_n_0,
      I1 => \^p_3_in\,
      I2 => clock_en_count_reg(4),
      I3 => \clock_en_i_2__1_n_0\,
      I4 => clock_en_count_reg(3),
      I5 => clock_en_count_reg(5),
      O => \clock_en_i_1__1_n_0\
    );
\clock_en_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => clock_en_count_reg(2),
      I1 => clock_en_count_reg(1),
      I2 => clock_en_count_reg(0),
      O => \clock_en_i_2__1_n_0\
    );
clock_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \clock_en_i_1__1_n_0\,
      Q => clock_en_reg_n_0,
      R => '0'
    );
\done_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => done_reg_1,
      I1 => p_0_in,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I3 => \^done_reg_0\,
      O => \done_i_1__1_n_0\
    );
done_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \done_i_1__1_n_0\,
      Q => \^done_reg_0\,
      R => \^p_3_in\
    );
\drpaddr_por[10]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFC"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      I3 => \^adc2_drpaddr_por\(0),
      O => \drpaddr_por[10]_i_1__1_n_0\
    );
\drpaddr_por_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \drpaddr_por[10]_i_1__1_n_0\,
      Q => \^adc2_drpaddr_por\(0),
      R => \^p_3_in\
    );
\drpdi_por[15]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in,
      O => \drpdi_por[15]_i_1__1_n_0\
    );
\drpdi_por_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(0),
      Q => \drpdi_por_reg[15]_0\(0),
      R => \^p_3_in\
    );
\drpdi_por_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(10),
      Q => \drpdi_por_reg[15]_0\(10),
      R => \^p_3_in\
    );
\drpdi_por_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(11),
      Q => \drpdi_por_reg[15]_0\(11),
      R => \^p_3_in\
    );
\drpdi_por_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(12),
      Q => \drpdi_por_reg[15]_0\(12),
      R => \^p_3_in\
    );
\drpdi_por_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(13),
      Q => \drpdi_por_reg[15]_0\(13),
      R => \^p_3_in\
    );
\drpdi_por_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(14),
      Q => \drpdi_por_reg[15]_0\(14),
      R => \^p_3_in\
    );
\drpdi_por_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => \drpdi_por[15]_i_1__1_n_0\,
      Q => \drpdi_por_reg[15]_0\(15),
      R => \^p_3_in\
    );
\drpdi_por_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(1),
      Q => \drpdi_por_reg[15]_0\(1),
      R => \^p_3_in\
    );
\drpdi_por_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(2),
      Q => \drpdi_por_reg[15]_0\(2),
      R => \^p_3_in\
    );
\drpdi_por_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(3),
      Q => \drpdi_por_reg[15]_0\(3),
      R => \^p_3_in\
    );
\drpdi_por_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(4),
      Q => \drpdi_por_reg[15]_0\(4),
      R => \^p_3_in\
    );
\drpdi_por_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(5),
      Q => \drpdi_por_reg[15]_0\(5),
      R => \^p_3_in\
    );
\drpdi_por_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(6),
      Q => \drpdi_por_reg[15]_0\(6),
      R => \^p_3_in\
    );
\drpdi_por_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(7),
      Q => \drpdi_por_reg[15]_0\(7),
      R => \^p_3_in\
    );
\drpdi_por_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(8),
      Q => \drpdi_por_reg[15]_0\(8),
      R => \^p_3_in\
    );
\drpdi_por_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(9),
      Q => \drpdi_por_reg[15]_0\(9),
      R => \^p_3_in\
    );
\drpen_por_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      I3 => \^fsm_onehot_por_sm_state_reg[6]_0\(0),
      I4 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      I5 => \FSM_onehot_por_sm_state_reg_n_0_[8]\,
      O => \drpen_por_i_1__1_n_0\
    );
\drpen_por_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      O => \drpen_por_i_2__1_n_0\
    );
drpen_por_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpen_por_i_1__1_n_0\,
      D => \drpen_por_i_2__1_n_0\,
      Q => adc2_drpen_por,
      R => \^p_3_in\
    );
drpwe_por_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpen_por_i_1__1_n_0\,
      D => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      Q => adc2_drpwe_por,
      R => \^p_3_in\
    );
\enable_clock_en_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => done_reg_1,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_por_sm_state[11]_i_2__1_n_0\,
      I3 => enable_clock_en_reg_n_0,
      O => \enable_clock_en_i_1__1_n_0\
    );
enable_clock_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \enable_clock_en_i_1__1_n_0\,
      Q => enable_clock_en_reg_n_0,
      R => \^p_3_in\
    );
por_gnt_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc2_por_gnt,
      Q => por_gnt_r,
      R => \^p_3_in\
    );
\por_req_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      I2 => adc2_drprdy_por,
      I3 => \^adc2_por_req\,
      O => \por_req_i_1__1_n_0\
    );
por_req_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \por_req_i_1__1_n_0\,
      Q => \^adc2_por_req\,
      R => \^p_3_in\
    );
\por_timer_count[0]_i_10__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \por_timer_count_reg[7]_0\(0),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => por_timer_start_reg_n_0,
      I3 => por_timer_count_reg(2),
      O => \por_timer_count[0]_i_10__1_n_0\
    );
\por_timer_count[0]_i_11__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \por_timer_count_reg[7]_0\(0),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => por_timer_start_reg_n_0,
      I3 => por_timer_count_reg(1),
      O => \por_timer_count[0]_i_11__1_n_0\
    );
\por_timer_count[0]_i_12__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \por_timer_count_reg[7]_0\(0),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => por_timer_start_reg_n_0,
      I3 => por_timer_count_reg(0),
      O => \por_timer_count[0]_i_12__1_n_0\
    );
\por_timer_count[0]_i_13__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0355"
    )
        port map (
      I0 => por_timer_count_reg(7),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => \por_timer_count_reg[7]_0\(0),
      I3 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_13__2_n_0\
    );
\por_timer_count[0]_i_14__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(6),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_14__1_n_0\
    );
\por_timer_count[0]_i_15__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(5),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_15__1_n_0\
    );
\por_timer_count[0]_i_16__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => por_timer_count_reg(4),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_16__1_n_0\
    );
\por_timer_count[0]_i_17__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(3),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_17__1_n_0\
    );
\por_timer_count[0]_i_18__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0355"
    )
        port map (
      I0 => por_timer_count_reg(2),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => \por_timer_count_reg[7]_0\(0),
      I3 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_18__1_n_0\
    );
\por_timer_count[0]_i_19__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0355"
    )
        port map (
      I0 => por_timer_count_reg(1),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => \por_timer_count_reg[7]_0\(0),
      I3 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_19__1_n_0\
    );
\por_timer_count[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBAAAA"
    )
        port map (
      I0 => por_timer_start_reg_n_0,
      I1 => \por_timer_count[0]_i_3__1_n_0\,
      I2 => \por_timer_count[0]_i_4__1_n_0\,
      I3 => por_timer_count_reg(0),
      I4 => clock_en_reg_n_0,
      O => \por_timer_count[0]_i_1__1_n_0\
    );
\por_timer_count[0]_i_20__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0355"
    )
        port map (
      I0 => por_timer_count_reg(0),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => \por_timer_count_reg[7]_0\(0),
      I3 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_20__1_n_0\
    );
\por_timer_count[0]_i_21__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => por_timer_count_reg(22),
      I1 => por_timer_count_reg(20),
      I2 => por_timer_count_reg(23),
      I3 => por_timer_count_reg(21),
      O => \por_timer_count[0]_i_21__1_n_0\
    );
\por_timer_count[0]_i_22__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => por_timer_count_reg(9),
      I1 => por_timer_count_reg(10),
      I2 => por_timer_count_reg(11),
      I3 => por_timer_count_reg(8),
      I4 => \por_timer_count[0]_i_24__1_n_0\,
      O => \por_timer_count[0]_i_22__1_n_0\
    );
\por_timer_count[0]_i_23__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => por_timer_count_reg(4),
      I1 => por_timer_count_reg(7),
      I2 => por_timer_count_reg(3),
      I3 => por_timer_count_reg(1),
      O => \por_timer_count[0]_i_23__1_n_0\
    );
\por_timer_count[0]_i_24__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => por_timer_count_reg(15),
      I1 => por_timer_count_reg(12),
      I2 => por_timer_count_reg(14),
      I3 => por_timer_count_reg(13),
      O => \por_timer_count[0]_i_24__1_n_0\
    );
\por_timer_count[0]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \por_timer_count[0]_i_21__1_n_0\,
      I1 => por_timer_count_reg(19),
      I2 => por_timer_count_reg(16),
      I3 => por_timer_count_reg(18),
      I4 => por_timer_count_reg(17),
      I5 => \por_timer_count[0]_i_22__1_n_0\,
      O => \por_timer_count[0]_i_3__1_n_0\
    );
\por_timer_count[0]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => por_timer_count_reg(5),
      I1 => por_timer_count_reg(6),
      I2 => por_timer_count_reg(2),
      I3 => \por_timer_count[0]_i_23__1_n_0\,
      O => \por_timer_count[0]_i_4__1_n_0\
    );
\por_timer_count[0]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \por_timer_count_reg[7]_0\(0),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => por_timer_start_reg_n_0,
      I3 => por_timer_count_reg(7),
      O => \por_timer_count[0]_i_5__1_n_0\
    );
\por_timer_count[0]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(6),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_6__1_n_0\
    );
\por_timer_count[0]_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(5),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_7__1_n_0\
    );
\por_timer_count[0]_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => por_timer_start_reg_n_0,
      I1 => por_timer_count_reg(4),
      O => \por_timer_count[0]_i_8__1_n_0\
    );
\por_timer_count[0]_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(3),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_9__1_n_0\
    );
\por_timer_count[16]_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(22),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_10__1_n_0\
    );
\por_timer_count[16]_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(21),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_11__1_n_0\
    );
\por_timer_count[16]_i_12__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(20),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_12__1_n_0\
    );
\por_timer_count[16]_i_13__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(19),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_13__1_n_0\
    );
\por_timer_count[16]_i_14__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(18),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_14__1_n_0\
    );
\por_timer_count[16]_i_15__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(17),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_15__1_n_0\
    );
\por_timer_count[16]_i_16__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(16),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_16__1_n_0\
    );
\por_timer_count[16]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(22),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_2__1_n_0\
    );
\por_timer_count[16]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(21),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_3__1_n_0\
    );
\por_timer_count[16]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(20),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_4__1_n_0\
    );
\por_timer_count[16]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(19),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_5__1_n_0\
    );
\por_timer_count[16]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(18),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_6__1_n_0\
    );
\por_timer_count[16]_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(17),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_7__1_n_0\
    );
\por_timer_count[16]_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(16),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_8__1_n_0\
    );
\por_timer_count[16]_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_start_reg_n_0,
      I1 => por_timer_count_reg(23),
      O => \por_timer_count[16]_i_9__1_n_0\
    );
\por_timer_count[8]_i_10__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0355"
    )
        port map (
      I0 => por_timer_count_reg(15),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => \por_timer_count_reg[7]_0\(0),
      I3 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_10__1_n_0\
    );
\por_timer_count[8]_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(14),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_11__1_n_0\
    );
\por_timer_count[8]_i_12__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(13),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_12__1_n_0\
    );
\por_timer_count[8]_i_13__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0355"
    )
        port map (
      I0 => por_timer_count_reg(12),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => \por_timer_count_reg[7]_0\(0),
      I3 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_13__1_n_0\
    );
\por_timer_count[8]_i_14__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0355"
    )
        port map (
      I0 => por_timer_count_reg(11),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => \por_timer_count_reg[7]_0\(0),
      I3 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_14__1_n_0\
    );
\por_timer_count[8]_i_15__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(10),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_15__1_n_0\
    );
\por_timer_count[8]_i_16__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(9),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_16__1_n_0\
    );
\por_timer_count[8]_i_17__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(8),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_17__1_n_0\
    );
\por_timer_count[8]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \por_timer_count_reg[7]_0\(0),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => por_timer_start_reg_n_0,
      I3 => por_timer_count_reg(15),
      O => \por_timer_count[8]_i_2__1_n_0\
    );
\por_timer_count[8]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(14),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_3__1_n_0\
    );
\por_timer_count[8]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(13),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_4__1_n_0\
    );
\por_timer_count[8]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \por_timer_count_reg[7]_0\(0),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => por_timer_start_reg_n_0,
      I3 => por_timer_count_reg(12),
      O => \por_timer_count[8]_i_5__1_n_0\
    );
\por_timer_count[8]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \por_timer_count_reg[7]_0\(0),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => por_timer_start_reg_n_0,
      I3 => por_timer_count_reg(11),
      O => \por_timer_count[8]_i_6__1_n_0\
    );
\por_timer_count[8]_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(10),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_7__1_n_0\
    );
\por_timer_count[8]_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(9),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_8__1_n_0\
    );
\por_timer_count[8]_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(8),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_9__1_n_0\
    );
\por_timer_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__1_n_0\,
      D => \por_timer_count_reg[0]_i_2__1_n_15\,
      Q => por_timer_count_reg(0),
      R => \^p_3_in\
    );
\por_timer_count_reg[0]_i_2__1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \por_timer_count_reg[0]_i_2__1_n_0\,
      CO(6) => \por_timer_count_reg[0]_i_2__1_n_1\,
      CO(5) => \por_timer_count_reg[0]_i_2__1_n_2\,
      CO(4) => \por_timer_count_reg[0]_i_2__1_n_3\,
      CO(3) => \por_timer_count_reg[0]_i_2__1_n_4\,
      CO(2) => \por_timer_count_reg[0]_i_2__1_n_5\,
      CO(1) => \por_timer_count_reg[0]_i_2__1_n_6\,
      CO(0) => \por_timer_count_reg[0]_i_2__1_n_7\,
      DI(7) => \por_timer_count[0]_i_5__1_n_0\,
      DI(6) => \por_timer_count[0]_i_6__1_n_0\,
      DI(5) => \por_timer_count[0]_i_7__1_n_0\,
      DI(4) => \por_timer_count[0]_i_8__1_n_0\,
      DI(3) => \por_timer_count[0]_i_9__1_n_0\,
      DI(2) => \por_timer_count[0]_i_10__1_n_0\,
      DI(1) => \por_timer_count[0]_i_11__1_n_0\,
      DI(0) => \por_timer_count[0]_i_12__1_n_0\,
      O(7) => \por_timer_count_reg[0]_i_2__1_n_8\,
      O(6) => \por_timer_count_reg[0]_i_2__1_n_9\,
      O(5) => \por_timer_count_reg[0]_i_2__1_n_10\,
      O(4) => \por_timer_count_reg[0]_i_2__1_n_11\,
      O(3) => \por_timer_count_reg[0]_i_2__1_n_12\,
      O(2) => \por_timer_count_reg[0]_i_2__1_n_13\,
      O(1) => \por_timer_count_reg[0]_i_2__1_n_14\,
      O(0) => \por_timer_count_reg[0]_i_2__1_n_15\,
      S(7) => \por_timer_count[0]_i_13__2_n_0\,
      S(6) => \por_timer_count[0]_i_14__1_n_0\,
      S(5) => \por_timer_count[0]_i_15__1_n_0\,
      S(4) => \por_timer_count[0]_i_16__1_n_0\,
      S(3) => \por_timer_count[0]_i_17__1_n_0\,
      S(2) => \por_timer_count[0]_i_18__1_n_0\,
      S(1) => \por_timer_count[0]_i_19__1_n_0\,
      S(0) => \por_timer_count[0]_i_20__1_n_0\
    );
\por_timer_count_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__1_n_0\,
      D => \por_timer_count_reg[8]_i_1__1_n_13\,
      Q => por_timer_count_reg(10),
      R => \^p_3_in\
    );
\por_timer_count_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__1_n_0\,
      D => \por_timer_count_reg[8]_i_1__1_n_12\,
      Q => por_timer_count_reg(11),
      R => \^p_3_in\
    );
\por_timer_count_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__1_n_0\,
      D => \por_timer_count_reg[8]_i_1__1_n_11\,
      Q => por_timer_count_reg(12),
      R => \^p_3_in\
    );
\por_timer_count_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__1_n_0\,
      D => \por_timer_count_reg[8]_i_1__1_n_10\,
      Q => por_timer_count_reg(13),
      R => \^p_3_in\
    );
\por_timer_count_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__1_n_0\,
      D => \por_timer_count_reg[8]_i_1__1_n_9\,
      Q => por_timer_count_reg(14),
      R => \^p_3_in\
    );
\por_timer_count_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__1_n_0\,
      D => \por_timer_count_reg[8]_i_1__1_n_8\,
      Q => por_timer_count_reg(15),
      R => \^p_3_in\
    );
\por_timer_count_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__1_n_0\,
      D => \por_timer_count_reg[16]_i_1__1_n_15\,
      Q => por_timer_count_reg(16),
      R => \^p_3_in\
    );
\por_timer_count_reg[16]_i_1__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \por_timer_count_reg[8]_i_1__1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_por_timer_count_reg[16]_i_1__1_CO_UNCONNECTED\(7),
      CO(6) => \por_timer_count_reg[16]_i_1__1_n_1\,
      CO(5) => \por_timer_count_reg[16]_i_1__1_n_2\,
      CO(4) => \por_timer_count_reg[16]_i_1__1_n_3\,
      CO(3) => \por_timer_count_reg[16]_i_1__1_n_4\,
      CO(2) => \por_timer_count_reg[16]_i_1__1_n_5\,
      CO(1) => \por_timer_count_reg[16]_i_1__1_n_6\,
      CO(0) => \por_timer_count_reg[16]_i_1__1_n_7\,
      DI(7) => '0',
      DI(6) => \por_timer_count[16]_i_2__1_n_0\,
      DI(5) => \por_timer_count[16]_i_3__1_n_0\,
      DI(4) => \por_timer_count[16]_i_4__1_n_0\,
      DI(3) => \por_timer_count[16]_i_5__1_n_0\,
      DI(2) => \por_timer_count[16]_i_6__1_n_0\,
      DI(1) => \por_timer_count[16]_i_7__1_n_0\,
      DI(0) => \por_timer_count[16]_i_8__1_n_0\,
      O(7) => \por_timer_count_reg[16]_i_1__1_n_8\,
      O(6) => \por_timer_count_reg[16]_i_1__1_n_9\,
      O(5) => \por_timer_count_reg[16]_i_1__1_n_10\,
      O(4) => \por_timer_count_reg[16]_i_1__1_n_11\,
      O(3) => \por_timer_count_reg[16]_i_1__1_n_12\,
      O(2) => \por_timer_count_reg[16]_i_1__1_n_13\,
      O(1) => \por_timer_count_reg[16]_i_1__1_n_14\,
      O(0) => \por_timer_count_reg[16]_i_1__1_n_15\,
      S(7) => \por_timer_count[16]_i_9__1_n_0\,
      S(6) => \por_timer_count[16]_i_10__1_n_0\,
      S(5) => \por_timer_count[16]_i_11__1_n_0\,
      S(4) => \por_timer_count[16]_i_12__1_n_0\,
      S(3) => \por_timer_count[16]_i_13__1_n_0\,
      S(2) => \por_timer_count[16]_i_14__1_n_0\,
      S(1) => \por_timer_count[16]_i_15__1_n_0\,
      S(0) => \por_timer_count[16]_i_16__1_n_0\
    );
\por_timer_count_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__1_n_0\,
      D => \por_timer_count_reg[16]_i_1__1_n_14\,
      Q => por_timer_count_reg(17),
      R => \^p_3_in\
    );
\por_timer_count_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__1_n_0\,
      D => \por_timer_count_reg[16]_i_1__1_n_13\,
      Q => por_timer_count_reg(18),
      R => \^p_3_in\
    );
\por_timer_count_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__1_n_0\,
      D => \por_timer_count_reg[16]_i_1__1_n_12\,
      Q => por_timer_count_reg(19),
      R => \^p_3_in\
    );
\por_timer_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__1_n_0\,
      D => \por_timer_count_reg[0]_i_2__1_n_14\,
      Q => por_timer_count_reg(1),
      R => \^p_3_in\
    );
\por_timer_count_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__1_n_0\,
      D => \por_timer_count_reg[16]_i_1__1_n_11\,
      Q => por_timer_count_reg(20),
      R => \^p_3_in\
    );
\por_timer_count_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__1_n_0\,
      D => \por_timer_count_reg[16]_i_1__1_n_10\,
      Q => por_timer_count_reg(21),
      R => \^p_3_in\
    );
\por_timer_count_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__1_n_0\,
      D => \por_timer_count_reg[16]_i_1__1_n_9\,
      Q => por_timer_count_reg(22),
      R => \^p_3_in\
    );
\por_timer_count_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__1_n_0\,
      D => \por_timer_count_reg[16]_i_1__1_n_8\,
      Q => por_timer_count_reg(23),
      R => \^p_3_in\
    );
\por_timer_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__1_n_0\,
      D => \por_timer_count_reg[0]_i_2__1_n_13\,
      Q => por_timer_count_reg(2),
      R => \^p_3_in\
    );
\por_timer_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__1_n_0\,
      D => \por_timer_count_reg[0]_i_2__1_n_12\,
      Q => por_timer_count_reg(3),
      R => \^p_3_in\
    );
\por_timer_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__1_n_0\,
      D => \por_timer_count_reg[0]_i_2__1_n_11\,
      Q => por_timer_count_reg(4),
      R => \^p_3_in\
    );
\por_timer_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__1_n_0\,
      D => \por_timer_count_reg[0]_i_2__1_n_10\,
      Q => por_timer_count_reg(5),
      R => \^p_3_in\
    );
\por_timer_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__1_n_0\,
      D => \por_timer_count_reg[0]_i_2__1_n_9\,
      Q => por_timer_count_reg(6),
      R => \^p_3_in\
    );
\por_timer_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__1_n_0\,
      D => \por_timer_count_reg[0]_i_2__1_n_8\,
      Q => por_timer_count_reg(7),
      R => \^p_3_in\
    );
\por_timer_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__1_n_0\,
      D => \por_timer_count_reg[8]_i_1__1_n_15\,
      Q => por_timer_count_reg(8),
      R => \^p_3_in\
    );
\por_timer_count_reg[8]_i_1__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \por_timer_count_reg[0]_i_2__1_n_0\,
      CI_TOP => '0',
      CO(7) => \por_timer_count_reg[8]_i_1__1_n_0\,
      CO(6) => \por_timer_count_reg[8]_i_1__1_n_1\,
      CO(5) => \por_timer_count_reg[8]_i_1__1_n_2\,
      CO(4) => \por_timer_count_reg[8]_i_1__1_n_3\,
      CO(3) => \por_timer_count_reg[8]_i_1__1_n_4\,
      CO(2) => \por_timer_count_reg[8]_i_1__1_n_5\,
      CO(1) => \por_timer_count_reg[8]_i_1__1_n_6\,
      CO(0) => \por_timer_count_reg[8]_i_1__1_n_7\,
      DI(7) => \por_timer_count[8]_i_2__1_n_0\,
      DI(6) => \por_timer_count[8]_i_3__1_n_0\,
      DI(5) => \por_timer_count[8]_i_4__1_n_0\,
      DI(4) => \por_timer_count[8]_i_5__1_n_0\,
      DI(3) => \por_timer_count[8]_i_6__1_n_0\,
      DI(2) => \por_timer_count[8]_i_7__1_n_0\,
      DI(1) => \por_timer_count[8]_i_8__1_n_0\,
      DI(0) => \por_timer_count[8]_i_9__1_n_0\,
      O(7) => \por_timer_count_reg[8]_i_1__1_n_8\,
      O(6) => \por_timer_count_reg[8]_i_1__1_n_9\,
      O(5) => \por_timer_count_reg[8]_i_1__1_n_10\,
      O(4) => \por_timer_count_reg[8]_i_1__1_n_11\,
      O(3) => \por_timer_count_reg[8]_i_1__1_n_12\,
      O(2) => \por_timer_count_reg[8]_i_1__1_n_13\,
      O(1) => \por_timer_count_reg[8]_i_1__1_n_14\,
      O(0) => \por_timer_count_reg[8]_i_1__1_n_15\,
      S(7) => \por_timer_count[8]_i_10__1_n_0\,
      S(6) => \por_timer_count[8]_i_11__1_n_0\,
      S(5) => \por_timer_count[8]_i_12__1_n_0\,
      S(4) => \por_timer_count[8]_i_13__1_n_0\,
      S(3) => \por_timer_count[8]_i_14__1_n_0\,
      S(2) => \por_timer_count[8]_i_15__1_n_0\,
      S(1) => \por_timer_count[8]_i_16__1_n_0\,
      S(0) => \por_timer_count[8]_i_17__1_n_0\
    );
\por_timer_count_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__1_n_0\,
      D => \por_timer_count_reg[8]_i_1__1_n_14\,
      Q => por_timer_count_reg(9),
      R => \^p_3_in\
    );
\por_timer_start_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5C0"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      I2 => done_reg_1,
      I3 => por_timer_start_reg_n_0,
      O => \por_timer_start_i_1__1_n_0\
    );
por_timer_start_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \por_timer_start_i_1__1_n_0\,
      Q => por_timer_start_reg_n_0,
      R => \^p_3_in\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => adc2_do_mon(0),
      Q => rdata(0),
      R => \^p_3_in\
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => adc2_do_mon(10),
      Q => rdata(10),
      R => \^p_3_in\
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => adc2_do_mon(11),
      Q => rdata(11),
      R => \^p_3_in\
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => adc2_do_mon(12),
      Q => rdata(12),
      R => \^p_3_in\
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => adc2_do_mon(13),
      Q => rdata(13),
      R => \^p_3_in\
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => adc2_do_mon(14),
      Q => rdata(14),
      R => \^p_3_in\
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => adc2_do_mon(15),
      Q => p_0_in,
      R => \^p_3_in\
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => adc2_do_mon(1),
      Q => rdata(1),
      R => \^p_3_in\
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => adc2_do_mon(2),
      Q => rdata(2),
      R => \^p_3_in\
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => adc2_do_mon(3),
      Q => rdata(3),
      R => \^p_3_in\
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => adc2_do_mon(4),
      Q => rdata(4),
      R => \^p_3_in\
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => adc2_do_mon(5),
      Q => rdata(5),
      R => \^p_3_in\
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => adc2_do_mon(6),
      Q => rdata(6),
      R => \^p_3_in\
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => adc2_do_mon(7),
      Q => rdata(7),
      R => \^p_3_in\
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => adc2_do_mon(8),
      Q => rdata(8),
      R => \^p_3_in\
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => adc2_do_mon(9),
      Q => rdata(9),
      R => \^p_3_in\
    );
\status[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      O => \status[1]_i_1__1_n_0\
    );
\status[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(0),
      I1 => \clock_en_count_reg[0]_0\,
      O => \^p_3_in\
    );
\status[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8F8FFF8"
    )
        port map (
      I0 => tile_config_done,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I4 => p_0_in,
      I5 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      O => \status[3]_i_2__1_n_0\
    );
\status_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status[3]_i_2__1_n_0\,
      D => \status[1]_i_1__1_n_0\,
      Q => adc2_status(0),
      R => \^p_3_in\
    );
\status_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status[3]_i_2__1_n_0\,
      D => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      Q => adc2_status(1),
      R => \^p_3_in\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_por_fsm_disabled_34 is
  port (
    adc3_drpen_por : out STD_LOGIC;
    p_4_in : out STD_LOGIC;
    adc3_drpwe_por : out STD_LOGIC;
    adc3_por_req : out STD_LOGIC;
    done_reg_0 : out STD_LOGIC;
    adc3_powerup_state : out STD_LOGIC;
    \FSM_onehot_por_sm_state_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    adc3_drpaddr_por : out STD_LOGIC_VECTOR ( 0 to 0 );
    \drpdi_por_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc3_status : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    adc3_por_gnt : in STD_LOGIC;
    adc3_powerup_state_INST_0_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \por_timer_count_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \clock_en_count_reg[0]_0\ : in STD_LOGIC;
    tile_config_done : in STD_LOGIC;
    adc3_drprdy_por : in STD_LOGIC;
    done_reg_1 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc3_do_mon : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_por_fsm_disabled_34 : entity is "design_1_usp_rf_data_converter_0_0_por_fsm_disabled";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_por_fsm_disabled_34;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_por_fsm_disabled_34 is
  signal \FSM_onehot_por_sm_state[11]_i_2__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[11]_i_3__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[11]_i_4__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_por_sm_state_reg[6]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_onehot_por_sm_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[10]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[11]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[7]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[8]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[9]\ : STD_LOGIC;
  signal \^adc3_drpaddr_por\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^adc3_por_req\ : STD_LOGIC;
  signal \clock_en_count[5]_i_1__2_n_0\ : STD_LOGIC;
  signal clock_en_count_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \clock_en_i_1__2_n_0\ : STD_LOGIC;
  signal \clock_en_i_2__2_n_0\ : STD_LOGIC;
  signal clock_en_reg_n_0 : STD_LOGIC;
  signal \done_i_1__2_n_0\ : STD_LOGIC;
  signal \^done_reg_0\ : STD_LOGIC;
  signal \drpaddr_por[10]_i_1__2_n_0\ : STD_LOGIC;
  signal \drpdi_por[15]_i_1__2_n_0\ : STD_LOGIC;
  signal \drpen_por_i_1__2_n_0\ : STD_LOGIC;
  signal \drpen_por_i_2__2_n_0\ : STD_LOGIC;
  signal \enable_clock_en_i_1__2_n_0\ : STD_LOGIC;
  signal enable_clock_en_reg_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^p_4_in\ : STD_LOGIC;
  signal por_gnt_r : STD_LOGIC;
  signal \por_req_i_1__2_n_0\ : STD_LOGIC;
  signal por_sm_state : STD_LOGIC;
  signal \por_timer_count[0]_i_10__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_11__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_12__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_13__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_14__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_15__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_16__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_17__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_18__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_19__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_20__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_21__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_22__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_23__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_24__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_3__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_4__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_5__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_6__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_7__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_8__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_9__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_10__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_11__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_12__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_13__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_14__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_15__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_16__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_2__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_3__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_4__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_5__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_6__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_7__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_8__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_9__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_10__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_11__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_12__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_13__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_14__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_15__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_16__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_17__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_2__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_3__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_4__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_5__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_6__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_7__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_8__2_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_9__2_n_0\ : STD_LOGIC;
  signal por_timer_count_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \por_timer_count_reg[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__2_n_1\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__2_n_10\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__2_n_11\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__2_n_12\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__2_n_13\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__2_n_14\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__2_n_15\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__2_n_2\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__2_n_3\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__2_n_4\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__2_n_5\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__2_n_6\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__2_n_7\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__2_n_8\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__2_n_9\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__2_n_1\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__2_n_10\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__2_n_11\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__2_n_12\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__2_n_13\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__2_n_14\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__2_n_15\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__2_n_2\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__2_n_3\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__2_n_4\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__2_n_5\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__2_n_6\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__2_n_7\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__2_n_8\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__2_n_9\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__2_n_1\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__2_n_10\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__2_n_11\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__2_n_12\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__2_n_13\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__2_n_14\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__2_n_15\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__2_n_2\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__2_n_3\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__2_n_4\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__2_n_5\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__2_n_6\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__2_n_7\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__2_n_8\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__2_n_9\ : STD_LOGIC;
  signal \por_timer_start_i_1__2_n_0\ : STD_LOGIC;
  signal por_timer_start_reg_n_0 : STD_LOGIC;
  signal rdata : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \status[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \status[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \NLW_por_timer_count_reg[16]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[11]_i_3__2\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[2]_i_1__2\ : label is "soft_lutpair109";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[0]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[10]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[11]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[1]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[2]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[3]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[4]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[5]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[6]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[7]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[8]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[9]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute SOFT_HLUTNM of adc3_powerup_state_INST_0 : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \clock_en_count[0]_i_1__2\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \clock_en_count[1]_i_1__2\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \clock_en_count[2]_i_1__2\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \clock_en_count[3]_i_1__2\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \clock_en_count[4]_i_1__2\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \clock_en_i_2__2\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \done_i_1__2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \drpaddr_por[10]_i_1__2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \drpdi_por[15]_i_1__2\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \drpen_por_i_2__2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \status[1]_i_1__2\ : label is "soft_lutpair109";
begin
  \FSM_onehot_por_sm_state_reg[6]_0\(0) <= \^fsm_onehot_por_sm_state_reg[6]_0\(0);
  adc3_drpaddr_por(0) <= \^adc3_drpaddr_por\(0);
  adc3_por_req <= \^adc3_por_req\;
  done_reg_0 <= \^done_reg_0\;
  p_4_in <= \^p_4_in\;
\FSM_onehot_por_sm_state[11]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFEFEFEEE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state[11]_i_2__2_n_0\,
      I1 => \FSM_onehot_por_sm_state[11]_i_3__2_n_0\,
      I2 => adc3_drprdy_por,
      I3 => \^fsm_onehot_por_sm_state_reg[6]_0\(0),
      I4 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      I5 => \FSM_onehot_por_sm_state_reg_n_0_[8]\,
      O => por_sm_state
    );
\FSM_onehot_por_sm_state[11]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F88888888888888"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      I1 => done_reg_1,
      I2 => \por_timer_count[0]_i_4__2_n_0\,
      I3 => \FSM_onehot_por_sm_state_reg_n_0_[3]\,
      I4 => por_timer_count_reg(0),
      I5 => \por_timer_count[0]_i_3__2_n_0\,
      O => \FSM_onehot_por_sm_state[11]_i_2__2_n_0\
    );
\FSM_onehot_por_sm_state[11]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEAEE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state[11]_i_4__2_n_0\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I2 => p_0_in,
      I3 => done_reg_1,
      I4 => \drpen_por_i_2__2_n_0\,
      O => \FSM_onehot_por_sm_state[11]_i_3__2_n_0\
    );
\FSM_onehot_por_sm_state[11]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF404040"
    )
        port map (
      I0 => por_gnt_r,
      I1 => adc3_por_gnt,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      I3 => tile_config_done,
      I4 => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      I5 => \FSM_onehot_por_sm_state_reg_n_0_[0]\,
      O => \FSM_onehot_por_sm_state[11]_i_4__2_n_0\
    );
\FSM_onehot_por_sm_state[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I2 => p_0_in,
      O => \FSM_onehot_por_sm_state[2]_i_1__2_n_0\
    );
\FSM_onehot_por_sm_state[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[3]\,
      I1 => p_0_in,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      O => \FSM_onehot_por_sm_state[4]_i_1__2_n_0\
    );
\FSM_onehot_por_sm_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => '0',
      Q => \FSM_onehot_por_sm_state_reg_n_0_[0]\,
      S => \^p_4_in\
    );
\FSM_onehot_por_sm_state_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      R => \^p_4_in\
    );
\FSM_onehot_por_sm_state_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      R => \^p_4_in\
    );
\FSM_onehot_por_sm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[0]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      R => \^p_4_in\
    );
\FSM_onehot_por_sm_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state[2]_i_1__2_n_0\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      R => \^p_4_in\
    );
\FSM_onehot_por_sm_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[3]\,
      R => \^p_4_in\
    );
\FSM_onehot_por_sm_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state[4]_i_1__2_n_0\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      R => \^p_4_in\
    );
\FSM_onehot_por_sm_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      R => \^p_4_in\
    );
\FSM_onehot_por_sm_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      Q => \^fsm_onehot_por_sm_state_reg[6]_0\(0),
      R => \^p_4_in\
    );
\FSM_onehot_por_sm_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \^fsm_onehot_por_sm_state_reg[6]_0\(0),
      Q => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      R => \^p_4_in\
    );
\FSM_onehot_por_sm_state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[8]\,
      R => \^p_4_in\
    );
\FSM_onehot_por_sm_state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[8]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      R => \^p_4_in\
    );
adc3_powerup_state_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^done_reg_0\,
      I1 => adc3_powerup_state_INST_0_0(0),
      O => adc3_powerup_state
    );
\clock_en_count[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => clock_en_count_reg(0),
      O => \p_0_in__0\(0)
    );
\clock_en_count[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => clock_en_count_reg(0),
      I1 => clock_en_count_reg(1),
      O => \p_0_in__0\(1)
    );
\clock_en_count[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => clock_en_count_reg(0),
      I1 => clock_en_count_reg(1),
      I2 => clock_en_count_reg(2),
      O => \p_0_in__0\(2)
    );
\clock_en_count[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => clock_en_count_reg(3),
      I1 => clock_en_count_reg(0),
      I2 => clock_en_count_reg(1),
      I3 => clock_en_count_reg(2),
      O => \p_0_in__0\(3)
    );
\clock_en_count[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => clock_en_count_reg(4),
      I1 => clock_en_count_reg(2),
      I2 => clock_en_count_reg(1),
      I3 => clock_en_count_reg(0),
      I4 => clock_en_count_reg(3),
      O => \p_0_in__0\(4)
    );
\clock_en_count[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \clock_en_count_reg[0]_0\,
      I1 => Q(0),
      I2 => enable_clock_en_reg_n_0,
      O => \clock_en_count[5]_i_1__2_n_0\
    );
\clock_en_count[5]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => clock_en_count_reg(5),
      I1 => clock_en_count_reg(3),
      I2 => clock_en_count_reg(0),
      I3 => clock_en_count_reg(1),
      I4 => clock_en_count_reg(2),
      I5 => clock_en_count_reg(4),
      O => \p_0_in__0\(5)
    );
\clock_en_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => clock_en_count_reg(0),
      R => \clock_en_count[5]_i_1__2_n_0\
    );
\clock_en_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => clock_en_count_reg(1),
      R => \clock_en_count[5]_i_1__2_n_0\
    );
\clock_en_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => clock_en_count_reg(2),
      R => \clock_en_count[5]_i_1__2_n_0\
    );
\clock_en_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => clock_en_count_reg(3),
      R => \clock_en_count[5]_i_1__2_n_0\
    );
\clock_en_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(4),
      Q => clock_en_count_reg(4),
      R => \clock_en_count[5]_i_1__2_n_0\
    );
\clock_en_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(5),
      Q => clock_en_count_reg(5),
      R => \clock_en_count[5]_i_1__2_n_0\
    );
\clock_en_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDDDDDDDDDDDDDDD"
    )
        port map (
      I0 => enable_clock_en_reg_n_0,
      I1 => \^p_4_in\,
      I2 => clock_en_count_reg(4),
      I3 => \clock_en_i_2__2_n_0\,
      I4 => clock_en_count_reg(3),
      I5 => clock_en_count_reg(5),
      O => \clock_en_i_1__2_n_0\
    );
\clock_en_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => clock_en_count_reg(2),
      I1 => clock_en_count_reg(1),
      I2 => clock_en_count_reg(0),
      O => \clock_en_i_2__2_n_0\
    );
clock_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \clock_en_i_1__2_n_0\,
      Q => clock_en_reg_n_0,
      R => '0'
    );
\done_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => done_reg_1,
      I1 => p_0_in,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I3 => \^done_reg_0\,
      O => \done_i_1__2_n_0\
    );
done_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \done_i_1__2_n_0\,
      Q => \^done_reg_0\,
      R => \^p_4_in\
    );
\drpaddr_por[10]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFC"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      I3 => \^adc3_drpaddr_por\(0),
      O => \drpaddr_por[10]_i_1__2_n_0\
    );
\drpaddr_por_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \drpaddr_por[10]_i_1__2_n_0\,
      Q => \^adc3_drpaddr_por\(0),
      R => \^p_4_in\
    );
\drpdi_por[15]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in,
      O => \drpdi_por[15]_i_1__2_n_0\
    );
\drpdi_por_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(0),
      Q => \drpdi_por_reg[15]_0\(0),
      R => \^p_4_in\
    );
\drpdi_por_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(10),
      Q => \drpdi_por_reg[15]_0\(10),
      R => \^p_4_in\
    );
\drpdi_por_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(11),
      Q => \drpdi_por_reg[15]_0\(11),
      R => \^p_4_in\
    );
\drpdi_por_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(12),
      Q => \drpdi_por_reg[15]_0\(12),
      R => \^p_4_in\
    );
\drpdi_por_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(13),
      Q => \drpdi_por_reg[15]_0\(13),
      R => \^p_4_in\
    );
\drpdi_por_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(14),
      Q => \drpdi_por_reg[15]_0\(14),
      R => \^p_4_in\
    );
\drpdi_por_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => \drpdi_por[15]_i_1__2_n_0\,
      Q => \drpdi_por_reg[15]_0\(15),
      R => \^p_4_in\
    );
\drpdi_por_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(1),
      Q => \drpdi_por_reg[15]_0\(1),
      R => \^p_4_in\
    );
\drpdi_por_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(2),
      Q => \drpdi_por_reg[15]_0\(2),
      R => \^p_4_in\
    );
\drpdi_por_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(3),
      Q => \drpdi_por_reg[15]_0\(3),
      R => \^p_4_in\
    );
\drpdi_por_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(4),
      Q => \drpdi_por_reg[15]_0\(4),
      R => \^p_4_in\
    );
\drpdi_por_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(5),
      Q => \drpdi_por_reg[15]_0\(5),
      R => \^p_4_in\
    );
\drpdi_por_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(6),
      Q => \drpdi_por_reg[15]_0\(6),
      R => \^p_4_in\
    );
\drpdi_por_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(7),
      Q => \drpdi_por_reg[15]_0\(7),
      R => \^p_4_in\
    );
\drpdi_por_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(8),
      Q => \drpdi_por_reg[15]_0\(8),
      R => \^p_4_in\
    );
\drpdi_por_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(9),
      Q => \drpdi_por_reg[15]_0\(9),
      R => \^p_4_in\
    );
\drpen_por_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      I3 => \^fsm_onehot_por_sm_state_reg[6]_0\(0),
      I4 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      I5 => \FSM_onehot_por_sm_state_reg_n_0_[8]\,
      O => \drpen_por_i_1__2_n_0\
    );
\drpen_por_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      O => \drpen_por_i_2__2_n_0\
    );
drpen_por_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpen_por_i_1__2_n_0\,
      D => \drpen_por_i_2__2_n_0\,
      Q => adc3_drpen_por,
      R => \^p_4_in\
    );
drpwe_por_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpen_por_i_1__2_n_0\,
      D => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      Q => adc3_drpwe_por,
      R => \^p_4_in\
    );
\enable_clock_en_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => done_reg_1,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_por_sm_state[11]_i_2__2_n_0\,
      I3 => enable_clock_en_reg_n_0,
      O => \enable_clock_en_i_1__2_n_0\
    );
enable_clock_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \enable_clock_en_i_1__2_n_0\,
      Q => enable_clock_en_reg_n_0,
      R => \^p_4_in\
    );
por_gnt_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc3_por_gnt,
      Q => por_gnt_r,
      R => \^p_4_in\
    );
\por_req_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      I2 => adc3_drprdy_por,
      I3 => \^adc3_por_req\,
      O => \por_req_i_1__2_n_0\
    );
por_req_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \por_req_i_1__2_n_0\,
      Q => \^adc3_por_req\,
      R => \^p_4_in\
    );
\por_timer_count[0]_i_10__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \por_timer_count_reg[7]_0\(0),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => por_timer_start_reg_n_0,
      I3 => por_timer_count_reg(2),
      O => \por_timer_count[0]_i_10__2_n_0\
    );
\por_timer_count[0]_i_11__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \por_timer_count_reg[7]_0\(0),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => por_timer_start_reg_n_0,
      I3 => por_timer_count_reg(1),
      O => \por_timer_count[0]_i_11__2_n_0\
    );
\por_timer_count[0]_i_12__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \por_timer_count_reg[7]_0\(0),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => por_timer_start_reg_n_0,
      I3 => por_timer_count_reg(0),
      O => \por_timer_count[0]_i_12__2_n_0\
    );
\por_timer_count[0]_i_13__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0355"
    )
        port map (
      I0 => por_timer_count_reg(7),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => \por_timer_count_reg[7]_0\(0),
      I3 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_13__3_n_0\
    );
\por_timer_count[0]_i_14__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(6),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_14__2_n_0\
    );
\por_timer_count[0]_i_15__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(5),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_15__2_n_0\
    );
\por_timer_count[0]_i_16__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => por_timer_count_reg(4),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_16__2_n_0\
    );
\por_timer_count[0]_i_17__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(3),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_17__2_n_0\
    );
\por_timer_count[0]_i_18__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0355"
    )
        port map (
      I0 => por_timer_count_reg(2),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => \por_timer_count_reg[7]_0\(0),
      I3 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_18__2_n_0\
    );
\por_timer_count[0]_i_19__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0355"
    )
        port map (
      I0 => por_timer_count_reg(1),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => \por_timer_count_reg[7]_0\(0),
      I3 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_19__2_n_0\
    );
\por_timer_count[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBAAAA"
    )
        port map (
      I0 => por_timer_start_reg_n_0,
      I1 => \por_timer_count[0]_i_3__2_n_0\,
      I2 => \por_timer_count[0]_i_4__2_n_0\,
      I3 => por_timer_count_reg(0),
      I4 => clock_en_reg_n_0,
      O => \por_timer_count[0]_i_1__2_n_0\
    );
\por_timer_count[0]_i_20__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0355"
    )
        port map (
      I0 => por_timer_count_reg(0),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => \por_timer_count_reg[7]_0\(0),
      I3 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_20__2_n_0\
    );
\por_timer_count[0]_i_21__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => por_timer_count_reg(22),
      I1 => por_timer_count_reg(20),
      I2 => por_timer_count_reg(23),
      I3 => por_timer_count_reg(21),
      O => \por_timer_count[0]_i_21__2_n_0\
    );
\por_timer_count[0]_i_22__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => por_timer_count_reg(9),
      I1 => por_timer_count_reg(10),
      I2 => por_timer_count_reg(11),
      I3 => por_timer_count_reg(8),
      I4 => \por_timer_count[0]_i_24__2_n_0\,
      O => \por_timer_count[0]_i_22__2_n_0\
    );
\por_timer_count[0]_i_23__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => por_timer_count_reg(4),
      I1 => por_timer_count_reg(7),
      I2 => por_timer_count_reg(3),
      I3 => por_timer_count_reg(1),
      O => \por_timer_count[0]_i_23__2_n_0\
    );
\por_timer_count[0]_i_24__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => por_timer_count_reg(15),
      I1 => por_timer_count_reg(12),
      I2 => por_timer_count_reg(14),
      I3 => por_timer_count_reg(13),
      O => \por_timer_count[0]_i_24__2_n_0\
    );
\por_timer_count[0]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \por_timer_count[0]_i_21__2_n_0\,
      I1 => por_timer_count_reg(19),
      I2 => por_timer_count_reg(16),
      I3 => por_timer_count_reg(18),
      I4 => por_timer_count_reg(17),
      I5 => \por_timer_count[0]_i_22__2_n_0\,
      O => \por_timer_count[0]_i_3__2_n_0\
    );
\por_timer_count[0]_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => por_timer_count_reg(5),
      I1 => por_timer_count_reg(6),
      I2 => por_timer_count_reg(2),
      I3 => \por_timer_count[0]_i_23__2_n_0\,
      O => \por_timer_count[0]_i_4__2_n_0\
    );
\por_timer_count[0]_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \por_timer_count_reg[7]_0\(0),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => por_timer_start_reg_n_0,
      I3 => por_timer_count_reg(7),
      O => \por_timer_count[0]_i_5__2_n_0\
    );
\por_timer_count[0]_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(6),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_6__2_n_0\
    );
\por_timer_count[0]_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(5),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_7__2_n_0\
    );
\por_timer_count[0]_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => por_timer_start_reg_n_0,
      I1 => por_timer_count_reg(4),
      O => \por_timer_count[0]_i_8__2_n_0\
    );
\por_timer_count[0]_i_9__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(3),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_9__2_n_0\
    );
\por_timer_count[16]_i_10__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(22),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_10__2_n_0\
    );
\por_timer_count[16]_i_11__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(21),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_11__2_n_0\
    );
\por_timer_count[16]_i_12__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(20),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_12__2_n_0\
    );
\por_timer_count[16]_i_13__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(19),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_13__2_n_0\
    );
\por_timer_count[16]_i_14__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(18),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_14__2_n_0\
    );
\por_timer_count[16]_i_15__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(17),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_15__2_n_0\
    );
\por_timer_count[16]_i_16__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(16),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_16__2_n_0\
    );
\por_timer_count[16]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(22),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_2__2_n_0\
    );
\por_timer_count[16]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(21),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_3__2_n_0\
    );
\por_timer_count[16]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(20),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_4__2_n_0\
    );
\por_timer_count[16]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(19),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_5__2_n_0\
    );
\por_timer_count[16]_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(18),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_6__2_n_0\
    );
\por_timer_count[16]_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(17),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_7__2_n_0\
    );
\por_timer_count[16]_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(16),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_8__2_n_0\
    );
\por_timer_count[16]_i_9__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_start_reg_n_0,
      I1 => por_timer_count_reg(23),
      O => \por_timer_count[16]_i_9__2_n_0\
    );
\por_timer_count[8]_i_10__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0355"
    )
        port map (
      I0 => por_timer_count_reg(15),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => \por_timer_count_reg[7]_0\(0),
      I3 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_10__2_n_0\
    );
\por_timer_count[8]_i_11__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(14),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_11__2_n_0\
    );
\por_timer_count[8]_i_12__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(13),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_12__2_n_0\
    );
\por_timer_count[8]_i_13__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0355"
    )
        port map (
      I0 => por_timer_count_reg(12),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => \por_timer_count_reg[7]_0\(0),
      I3 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_13__2_n_0\
    );
\por_timer_count[8]_i_14__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0355"
    )
        port map (
      I0 => por_timer_count_reg(11),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => \por_timer_count_reg[7]_0\(0),
      I3 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_14__2_n_0\
    );
\por_timer_count[8]_i_15__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(10),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_15__2_n_0\
    );
\por_timer_count[8]_i_16__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(9),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_16__2_n_0\
    );
\por_timer_count[8]_i_17__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(8),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_17__2_n_0\
    );
\por_timer_count[8]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \por_timer_count_reg[7]_0\(0),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => por_timer_start_reg_n_0,
      I3 => por_timer_count_reg(15),
      O => \por_timer_count[8]_i_2__2_n_0\
    );
\por_timer_count[8]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(14),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_3__2_n_0\
    );
\por_timer_count[8]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(13),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_4__2_n_0\
    );
\por_timer_count[8]_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \por_timer_count_reg[7]_0\(0),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => por_timer_start_reg_n_0,
      I3 => por_timer_count_reg(12),
      O => \por_timer_count[8]_i_5__2_n_0\
    );
\por_timer_count[8]_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \por_timer_count_reg[7]_0\(0),
      I1 => \por_timer_count_reg[7]_0\(1),
      I2 => por_timer_start_reg_n_0,
      I3 => por_timer_count_reg(11),
      O => \por_timer_count[8]_i_6__2_n_0\
    );
\por_timer_count[8]_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(10),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_7__2_n_0\
    );
\por_timer_count[8]_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(9),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_8__2_n_0\
    );
\por_timer_count[8]_i_9__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(8),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_9__2_n_0\
    );
\por_timer_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__2_n_0\,
      D => \por_timer_count_reg[0]_i_2__2_n_15\,
      Q => por_timer_count_reg(0),
      R => \^p_4_in\
    );
\por_timer_count_reg[0]_i_2__2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \por_timer_count_reg[0]_i_2__2_n_0\,
      CO(6) => \por_timer_count_reg[0]_i_2__2_n_1\,
      CO(5) => \por_timer_count_reg[0]_i_2__2_n_2\,
      CO(4) => \por_timer_count_reg[0]_i_2__2_n_3\,
      CO(3) => \por_timer_count_reg[0]_i_2__2_n_4\,
      CO(2) => \por_timer_count_reg[0]_i_2__2_n_5\,
      CO(1) => \por_timer_count_reg[0]_i_2__2_n_6\,
      CO(0) => \por_timer_count_reg[0]_i_2__2_n_7\,
      DI(7) => \por_timer_count[0]_i_5__2_n_0\,
      DI(6) => \por_timer_count[0]_i_6__2_n_0\,
      DI(5) => \por_timer_count[0]_i_7__2_n_0\,
      DI(4) => \por_timer_count[0]_i_8__2_n_0\,
      DI(3) => \por_timer_count[0]_i_9__2_n_0\,
      DI(2) => \por_timer_count[0]_i_10__2_n_0\,
      DI(1) => \por_timer_count[0]_i_11__2_n_0\,
      DI(0) => \por_timer_count[0]_i_12__2_n_0\,
      O(7) => \por_timer_count_reg[0]_i_2__2_n_8\,
      O(6) => \por_timer_count_reg[0]_i_2__2_n_9\,
      O(5) => \por_timer_count_reg[0]_i_2__2_n_10\,
      O(4) => \por_timer_count_reg[0]_i_2__2_n_11\,
      O(3) => \por_timer_count_reg[0]_i_2__2_n_12\,
      O(2) => \por_timer_count_reg[0]_i_2__2_n_13\,
      O(1) => \por_timer_count_reg[0]_i_2__2_n_14\,
      O(0) => \por_timer_count_reg[0]_i_2__2_n_15\,
      S(7) => \por_timer_count[0]_i_13__3_n_0\,
      S(6) => \por_timer_count[0]_i_14__2_n_0\,
      S(5) => \por_timer_count[0]_i_15__2_n_0\,
      S(4) => \por_timer_count[0]_i_16__2_n_0\,
      S(3) => \por_timer_count[0]_i_17__2_n_0\,
      S(2) => \por_timer_count[0]_i_18__2_n_0\,
      S(1) => \por_timer_count[0]_i_19__2_n_0\,
      S(0) => \por_timer_count[0]_i_20__2_n_0\
    );
\por_timer_count_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__2_n_0\,
      D => \por_timer_count_reg[8]_i_1__2_n_13\,
      Q => por_timer_count_reg(10),
      R => \^p_4_in\
    );
\por_timer_count_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__2_n_0\,
      D => \por_timer_count_reg[8]_i_1__2_n_12\,
      Q => por_timer_count_reg(11),
      R => \^p_4_in\
    );
\por_timer_count_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__2_n_0\,
      D => \por_timer_count_reg[8]_i_1__2_n_11\,
      Q => por_timer_count_reg(12),
      R => \^p_4_in\
    );
\por_timer_count_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__2_n_0\,
      D => \por_timer_count_reg[8]_i_1__2_n_10\,
      Q => por_timer_count_reg(13),
      R => \^p_4_in\
    );
\por_timer_count_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__2_n_0\,
      D => \por_timer_count_reg[8]_i_1__2_n_9\,
      Q => por_timer_count_reg(14),
      R => \^p_4_in\
    );
\por_timer_count_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__2_n_0\,
      D => \por_timer_count_reg[8]_i_1__2_n_8\,
      Q => por_timer_count_reg(15),
      R => \^p_4_in\
    );
\por_timer_count_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__2_n_0\,
      D => \por_timer_count_reg[16]_i_1__2_n_15\,
      Q => por_timer_count_reg(16),
      R => \^p_4_in\
    );
\por_timer_count_reg[16]_i_1__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \por_timer_count_reg[8]_i_1__2_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_por_timer_count_reg[16]_i_1__2_CO_UNCONNECTED\(7),
      CO(6) => \por_timer_count_reg[16]_i_1__2_n_1\,
      CO(5) => \por_timer_count_reg[16]_i_1__2_n_2\,
      CO(4) => \por_timer_count_reg[16]_i_1__2_n_3\,
      CO(3) => \por_timer_count_reg[16]_i_1__2_n_4\,
      CO(2) => \por_timer_count_reg[16]_i_1__2_n_5\,
      CO(1) => \por_timer_count_reg[16]_i_1__2_n_6\,
      CO(0) => \por_timer_count_reg[16]_i_1__2_n_7\,
      DI(7) => '0',
      DI(6) => \por_timer_count[16]_i_2__2_n_0\,
      DI(5) => \por_timer_count[16]_i_3__2_n_0\,
      DI(4) => \por_timer_count[16]_i_4__2_n_0\,
      DI(3) => \por_timer_count[16]_i_5__2_n_0\,
      DI(2) => \por_timer_count[16]_i_6__2_n_0\,
      DI(1) => \por_timer_count[16]_i_7__2_n_0\,
      DI(0) => \por_timer_count[16]_i_8__2_n_0\,
      O(7) => \por_timer_count_reg[16]_i_1__2_n_8\,
      O(6) => \por_timer_count_reg[16]_i_1__2_n_9\,
      O(5) => \por_timer_count_reg[16]_i_1__2_n_10\,
      O(4) => \por_timer_count_reg[16]_i_1__2_n_11\,
      O(3) => \por_timer_count_reg[16]_i_1__2_n_12\,
      O(2) => \por_timer_count_reg[16]_i_1__2_n_13\,
      O(1) => \por_timer_count_reg[16]_i_1__2_n_14\,
      O(0) => \por_timer_count_reg[16]_i_1__2_n_15\,
      S(7) => \por_timer_count[16]_i_9__2_n_0\,
      S(6) => \por_timer_count[16]_i_10__2_n_0\,
      S(5) => \por_timer_count[16]_i_11__2_n_0\,
      S(4) => \por_timer_count[16]_i_12__2_n_0\,
      S(3) => \por_timer_count[16]_i_13__2_n_0\,
      S(2) => \por_timer_count[16]_i_14__2_n_0\,
      S(1) => \por_timer_count[16]_i_15__2_n_0\,
      S(0) => \por_timer_count[16]_i_16__2_n_0\
    );
\por_timer_count_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__2_n_0\,
      D => \por_timer_count_reg[16]_i_1__2_n_14\,
      Q => por_timer_count_reg(17),
      R => \^p_4_in\
    );
\por_timer_count_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__2_n_0\,
      D => \por_timer_count_reg[16]_i_1__2_n_13\,
      Q => por_timer_count_reg(18),
      R => \^p_4_in\
    );
\por_timer_count_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__2_n_0\,
      D => \por_timer_count_reg[16]_i_1__2_n_12\,
      Q => por_timer_count_reg(19),
      R => \^p_4_in\
    );
\por_timer_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__2_n_0\,
      D => \por_timer_count_reg[0]_i_2__2_n_14\,
      Q => por_timer_count_reg(1),
      R => \^p_4_in\
    );
\por_timer_count_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__2_n_0\,
      D => \por_timer_count_reg[16]_i_1__2_n_11\,
      Q => por_timer_count_reg(20),
      R => \^p_4_in\
    );
\por_timer_count_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__2_n_0\,
      D => \por_timer_count_reg[16]_i_1__2_n_10\,
      Q => por_timer_count_reg(21),
      R => \^p_4_in\
    );
\por_timer_count_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__2_n_0\,
      D => \por_timer_count_reg[16]_i_1__2_n_9\,
      Q => por_timer_count_reg(22),
      R => \^p_4_in\
    );
\por_timer_count_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__2_n_0\,
      D => \por_timer_count_reg[16]_i_1__2_n_8\,
      Q => por_timer_count_reg(23),
      R => \^p_4_in\
    );
\por_timer_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__2_n_0\,
      D => \por_timer_count_reg[0]_i_2__2_n_13\,
      Q => por_timer_count_reg(2),
      R => \^p_4_in\
    );
\por_timer_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__2_n_0\,
      D => \por_timer_count_reg[0]_i_2__2_n_12\,
      Q => por_timer_count_reg(3),
      R => \^p_4_in\
    );
\por_timer_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__2_n_0\,
      D => \por_timer_count_reg[0]_i_2__2_n_11\,
      Q => por_timer_count_reg(4),
      R => \^p_4_in\
    );
\por_timer_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__2_n_0\,
      D => \por_timer_count_reg[0]_i_2__2_n_10\,
      Q => por_timer_count_reg(5),
      R => \^p_4_in\
    );
\por_timer_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__2_n_0\,
      D => \por_timer_count_reg[0]_i_2__2_n_9\,
      Q => por_timer_count_reg(6),
      R => \^p_4_in\
    );
\por_timer_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__2_n_0\,
      D => \por_timer_count_reg[0]_i_2__2_n_8\,
      Q => por_timer_count_reg(7),
      R => \^p_4_in\
    );
\por_timer_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__2_n_0\,
      D => \por_timer_count_reg[8]_i_1__2_n_15\,
      Q => por_timer_count_reg(8),
      R => \^p_4_in\
    );
\por_timer_count_reg[8]_i_1__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \por_timer_count_reg[0]_i_2__2_n_0\,
      CI_TOP => '0',
      CO(7) => \por_timer_count_reg[8]_i_1__2_n_0\,
      CO(6) => \por_timer_count_reg[8]_i_1__2_n_1\,
      CO(5) => \por_timer_count_reg[8]_i_1__2_n_2\,
      CO(4) => \por_timer_count_reg[8]_i_1__2_n_3\,
      CO(3) => \por_timer_count_reg[8]_i_1__2_n_4\,
      CO(2) => \por_timer_count_reg[8]_i_1__2_n_5\,
      CO(1) => \por_timer_count_reg[8]_i_1__2_n_6\,
      CO(0) => \por_timer_count_reg[8]_i_1__2_n_7\,
      DI(7) => \por_timer_count[8]_i_2__2_n_0\,
      DI(6) => \por_timer_count[8]_i_3__2_n_0\,
      DI(5) => \por_timer_count[8]_i_4__2_n_0\,
      DI(4) => \por_timer_count[8]_i_5__2_n_0\,
      DI(3) => \por_timer_count[8]_i_6__2_n_0\,
      DI(2) => \por_timer_count[8]_i_7__2_n_0\,
      DI(1) => \por_timer_count[8]_i_8__2_n_0\,
      DI(0) => \por_timer_count[8]_i_9__2_n_0\,
      O(7) => \por_timer_count_reg[8]_i_1__2_n_8\,
      O(6) => \por_timer_count_reg[8]_i_1__2_n_9\,
      O(5) => \por_timer_count_reg[8]_i_1__2_n_10\,
      O(4) => \por_timer_count_reg[8]_i_1__2_n_11\,
      O(3) => \por_timer_count_reg[8]_i_1__2_n_12\,
      O(2) => \por_timer_count_reg[8]_i_1__2_n_13\,
      O(1) => \por_timer_count_reg[8]_i_1__2_n_14\,
      O(0) => \por_timer_count_reg[8]_i_1__2_n_15\,
      S(7) => \por_timer_count[8]_i_10__2_n_0\,
      S(6) => \por_timer_count[8]_i_11__2_n_0\,
      S(5) => \por_timer_count[8]_i_12__2_n_0\,
      S(4) => \por_timer_count[8]_i_13__2_n_0\,
      S(3) => \por_timer_count[8]_i_14__2_n_0\,
      S(2) => \por_timer_count[8]_i_15__2_n_0\,
      S(1) => \por_timer_count[8]_i_16__2_n_0\,
      S(0) => \por_timer_count[8]_i_17__2_n_0\
    );
\por_timer_count_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__2_n_0\,
      D => \por_timer_count_reg[8]_i_1__2_n_14\,
      Q => por_timer_count_reg(9),
      R => \^p_4_in\
    );
\por_timer_start_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5C0"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      I2 => done_reg_1,
      I3 => por_timer_start_reg_n_0,
      O => \por_timer_start_i_1__2_n_0\
    );
por_timer_start_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \por_timer_start_i_1__2_n_0\,
      Q => por_timer_start_reg_n_0,
      R => \^p_4_in\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => adc3_do_mon(0),
      Q => rdata(0),
      R => \^p_4_in\
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => adc3_do_mon(10),
      Q => rdata(10),
      R => \^p_4_in\
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => adc3_do_mon(11),
      Q => rdata(11),
      R => \^p_4_in\
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => adc3_do_mon(12),
      Q => rdata(12),
      R => \^p_4_in\
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => adc3_do_mon(13),
      Q => rdata(13),
      R => \^p_4_in\
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => adc3_do_mon(14),
      Q => rdata(14),
      R => \^p_4_in\
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => adc3_do_mon(15),
      Q => p_0_in,
      R => \^p_4_in\
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => adc3_do_mon(1),
      Q => rdata(1),
      R => \^p_4_in\
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => adc3_do_mon(2),
      Q => rdata(2),
      R => \^p_4_in\
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => adc3_do_mon(3),
      Q => rdata(3),
      R => \^p_4_in\
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => adc3_do_mon(4),
      Q => rdata(4),
      R => \^p_4_in\
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => adc3_do_mon(5),
      Q => rdata(5),
      R => \^p_4_in\
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => adc3_do_mon(6),
      Q => rdata(6),
      R => \^p_4_in\
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => adc3_do_mon(7),
      Q => rdata(7),
      R => \^p_4_in\
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => adc3_do_mon(8),
      Q => rdata(8),
      R => \^p_4_in\
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => adc3_do_mon(9),
      Q => rdata(9),
      R => \^p_4_in\
    );
\status[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      O => \status[1]_i_1__2_n_0\
    );
\status[3]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(0),
      I1 => \clock_en_count_reg[0]_0\,
      O => \^p_4_in\
    );
\status[3]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8F8FFF8"
    )
        port map (
      I0 => tile_config_done,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I4 => p_0_in,
      I5 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      O => \status[3]_i_2__2_n_0\
    );
\status_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status[3]_i_2__2_n_0\,
      D => \status[1]_i_1__2_n_0\,
      Q => adc3_status(0),
      R => \^p_4_in\
    );
\status_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status[3]_i_2__2_n_0\,
      D => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      Q => adc3_status(1),
      R => \^p_4_in\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_por_fsm_disabled__parameterized0\ is
  port (
    dac1_drpen_por : out STD_LOGIC;
    p_6_in : out STD_LOGIC;
    dac1_drpwe_por : out STD_LOGIC;
    dac1_por_req : out STD_LOGIC;
    done_reg_0 : out STD_LOGIC;
    dac1_powerup_state : out STD_LOGIC;
    \FSM_onehot_por_sm_state_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    dac1_drpaddr_por : out STD_LOGIC_VECTOR ( 0 to 0 );
    \drpdi_por_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    status : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    dac1_por_gnt : in STD_LOGIC;
    dac1_powerup_state_INST_0_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \por_timer_count_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \clock_en_count_reg[0]_0\ : in STD_LOGIC;
    tile_config_done : in STD_LOGIC;
    dac1_drprdy_por : in STD_LOGIC;
    done_reg_1 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    dac1_do_mon : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_por_fsm_disabled__parameterized0\ : entity is "design_1_usp_rf_data_converter_0_0_por_fsm_disabled";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_por_fsm_disabled__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_por_fsm_disabled__parameterized0\ is
  signal \FSM_onehot_por_sm_state[11]_i_2__3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[11]_i_3__3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[11]_i_4__3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_por_sm_state_reg[6]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_onehot_por_sm_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[10]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[11]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[7]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[8]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[9]\ : STD_LOGIC;
  signal \clock_en_count[5]_i_1__4_n_0\ : STD_LOGIC;
  signal clock_en_count_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \clock_en_i_1__4_n_0\ : STD_LOGIC;
  signal \clock_en_i_2__4_n_0\ : STD_LOGIC;
  signal clock_en_reg_n_0 : STD_LOGIC;
  signal \^dac1_drpaddr_por\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^dac1_por_req\ : STD_LOGIC;
  signal \done_i_1__4_n_0\ : STD_LOGIC;
  signal \^done_reg_0\ : STD_LOGIC;
  signal \drpaddr_por[10]_i_1__4_n_0\ : STD_LOGIC;
  signal \drpdi_por[15]_i_1__4_n_0\ : STD_LOGIC;
  signal \drpen_por_i_1__4_n_0\ : STD_LOGIC;
  signal \drpen_por_i_2__3_n_0\ : STD_LOGIC;
  signal \enable_clock_en_i_1__4_n_0\ : STD_LOGIC;
  signal enable_clock_en_reg_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^p_6_in\ : STD_LOGIC;
  signal por_gnt_r : STD_LOGIC;
  signal \por_req_i_1__4_n_0\ : STD_LOGIC;
  signal por_sm_state : STD_LOGIC;
  signal \por_timer_count[0]_i_10__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_11__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_12__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_13__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_14__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_15__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_16__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_17__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_18__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_19__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_20__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_21__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_22__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_23__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_24__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_3__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_4__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_5__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_6__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_7__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_8__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_9__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_10__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_11__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_12__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_13__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_14__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_15__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_16__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_2__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_3__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_4__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_5__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_6__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_7__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_8__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_9__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_10__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_11__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_12__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_13__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_14__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_15__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_16__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_17__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_2__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_3__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_4__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_5__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_6__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_7__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_8__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_9__4_n_0\ : STD_LOGIC;
  signal por_timer_count_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \por_timer_count_reg[0]_i_2__4_n_0\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__4_n_1\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__4_n_10\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__4_n_11\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__4_n_12\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__4_n_13\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__4_n_14\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__4_n_15\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__4_n_2\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__4_n_3\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__4_n_4\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__4_n_5\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__4_n_6\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__4_n_7\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__4_n_8\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__4_n_9\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__4_n_1\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__4_n_10\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__4_n_11\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__4_n_12\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__4_n_13\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__4_n_14\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__4_n_15\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__4_n_2\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__4_n_3\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__4_n_4\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__4_n_5\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__4_n_6\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__4_n_7\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__4_n_8\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__4_n_9\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__4_n_0\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__4_n_1\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__4_n_10\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__4_n_11\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__4_n_12\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__4_n_13\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__4_n_14\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__4_n_15\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__4_n_2\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__4_n_3\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__4_n_4\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__4_n_5\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__4_n_6\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__4_n_7\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__4_n_8\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__4_n_9\ : STD_LOGIC;
  signal \por_timer_start_i_1__4_n_0\ : STD_LOGIC;
  signal por_timer_start_reg_n_0 : STD_LOGIC;
  signal rdata : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \status[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \status[3]_i_2__3_n_0\ : STD_LOGIC;
  signal \NLW_por_timer_count_reg[16]_i_1__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[11]_i_3__3\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[2]_i_1__4\ : label is "soft_lutpair159";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[0]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[10]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[11]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[1]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[2]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[3]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[4]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[5]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[6]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[7]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[8]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[9]\ : label is "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000";
  attribute SOFT_HLUTNM of \clock_en_count[0]_i_1__4\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \clock_en_count[1]_i_1__4\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \clock_en_count[2]_i_1__4\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \clock_en_count[3]_i_1__4\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \clock_en_count[4]_i_1__4\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \clock_en_i_2__4\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of dac1_powerup_state_INST_0 : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \done_i_1__4\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \drpaddr_por[10]_i_1__4\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \drpdi_por[15]_i_1__4\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \drpen_por_i_2__3\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \status[1]_i_1__3\ : label is "soft_lutpair159";
begin
  \FSM_onehot_por_sm_state_reg[6]_0\(0) <= \^fsm_onehot_por_sm_state_reg[6]_0\(0);
  dac1_drpaddr_por(0) <= \^dac1_drpaddr_por\(0);
  dac1_por_req <= \^dac1_por_req\;
  done_reg_0 <= \^done_reg_0\;
  p_6_in <= \^p_6_in\;
\FSM_onehot_por_sm_state[11]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFEFEFEEE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state[11]_i_2__3_n_0\,
      I1 => \FSM_onehot_por_sm_state[11]_i_3__3_n_0\,
      I2 => dac1_drprdy_por,
      I3 => \^fsm_onehot_por_sm_state_reg[6]_0\(0),
      I4 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      I5 => \FSM_onehot_por_sm_state_reg_n_0_[8]\,
      O => por_sm_state
    );
\FSM_onehot_por_sm_state[11]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F88888888888888"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      I1 => done_reg_1,
      I2 => \por_timer_count[0]_i_4__4_n_0\,
      I3 => \FSM_onehot_por_sm_state_reg_n_0_[3]\,
      I4 => por_timer_count_reg(0),
      I5 => \por_timer_count[0]_i_3__4_n_0\,
      O => \FSM_onehot_por_sm_state[11]_i_2__3_n_0\
    );
\FSM_onehot_por_sm_state[11]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEAEE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state[11]_i_4__3_n_0\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I2 => p_0_in,
      I3 => done_reg_1,
      I4 => \drpen_por_i_2__3_n_0\,
      O => \FSM_onehot_por_sm_state[11]_i_3__3_n_0\
    );
\FSM_onehot_por_sm_state[11]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF404040"
    )
        port map (
      I0 => por_gnt_r,
      I1 => dac1_por_gnt,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      I3 => tile_config_done,
      I4 => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      I5 => \FSM_onehot_por_sm_state_reg_n_0_[0]\,
      O => \FSM_onehot_por_sm_state[11]_i_4__3_n_0\
    );
\FSM_onehot_por_sm_state[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I2 => p_0_in,
      O => \FSM_onehot_por_sm_state[2]_i_1__4_n_0\
    );
\FSM_onehot_por_sm_state[4]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[3]\,
      I1 => p_0_in,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      O => \FSM_onehot_por_sm_state[4]_i_1__4_n_0\
    );
\FSM_onehot_por_sm_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => '0',
      Q => \FSM_onehot_por_sm_state_reg_n_0_[0]\,
      S => \^p_6_in\
    );
\FSM_onehot_por_sm_state_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      R => \^p_6_in\
    );
\FSM_onehot_por_sm_state_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      R => \^p_6_in\
    );
\FSM_onehot_por_sm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[0]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      R => \^p_6_in\
    );
\FSM_onehot_por_sm_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state[2]_i_1__4_n_0\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      R => \^p_6_in\
    );
\FSM_onehot_por_sm_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[3]\,
      R => \^p_6_in\
    );
\FSM_onehot_por_sm_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state[4]_i_1__4_n_0\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      R => \^p_6_in\
    );
\FSM_onehot_por_sm_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      R => \^p_6_in\
    );
\FSM_onehot_por_sm_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      Q => \^fsm_onehot_por_sm_state_reg[6]_0\(0),
      R => \^p_6_in\
    );
\FSM_onehot_por_sm_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \^fsm_onehot_por_sm_state_reg[6]_0\(0),
      Q => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      R => \^p_6_in\
    );
\FSM_onehot_por_sm_state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[8]\,
      R => \^p_6_in\
    );
\FSM_onehot_por_sm_state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[8]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      R => \^p_6_in\
    );
\clock_en_count[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => clock_en_count_reg(0),
      O => \p_0_in__0\(0)
    );
\clock_en_count[1]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => clock_en_count_reg(0),
      I1 => clock_en_count_reg(1),
      O => \p_0_in__0\(1)
    );
\clock_en_count[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => clock_en_count_reg(0),
      I1 => clock_en_count_reg(1),
      I2 => clock_en_count_reg(2),
      O => \p_0_in__0\(2)
    );
\clock_en_count[3]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => clock_en_count_reg(3),
      I1 => clock_en_count_reg(0),
      I2 => clock_en_count_reg(1),
      I3 => clock_en_count_reg(2),
      O => \p_0_in__0\(3)
    );
\clock_en_count[4]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => clock_en_count_reg(4),
      I1 => clock_en_count_reg(2),
      I2 => clock_en_count_reg(1),
      I3 => clock_en_count_reg(0),
      I4 => clock_en_count_reg(3),
      O => \p_0_in__0\(4)
    );
\clock_en_count[5]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \clock_en_count_reg[0]_0\,
      I1 => Q(0),
      I2 => enable_clock_en_reg_n_0,
      O => \clock_en_count[5]_i_1__4_n_0\
    );
\clock_en_count[5]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => clock_en_count_reg(5),
      I1 => clock_en_count_reg(3),
      I2 => clock_en_count_reg(0),
      I3 => clock_en_count_reg(1),
      I4 => clock_en_count_reg(2),
      I5 => clock_en_count_reg(4),
      O => \p_0_in__0\(5)
    );
\clock_en_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => clock_en_count_reg(0),
      R => \clock_en_count[5]_i_1__4_n_0\
    );
\clock_en_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => clock_en_count_reg(1),
      R => \clock_en_count[5]_i_1__4_n_0\
    );
\clock_en_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => clock_en_count_reg(2),
      R => \clock_en_count[5]_i_1__4_n_0\
    );
\clock_en_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => clock_en_count_reg(3),
      R => \clock_en_count[5]_i_1__4_n_0\
    );
\clock_en_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(4),
      Q => clock_en_count_reg(4),
      R => \clock_en_count[5]_i_1__4_n_0\
    );
\clock_en_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(5),
      Q => clock_en_count_reg(5),
      R => \clock_en_count[5]_i_1__4_n_0\
    );
\clock_en_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDDDDDDDDDDDDDDD"
    )
        port map (
      I0 => enable_clock_en_reg_n_0,
      I1 => \^p_6_in\,
      I2 => clock_en_count_reg(4),
      I3 => \clock_en_i_2__4_n_0\,
      I4 => clock_en_count_reg(3),
      I5 => clock_en_count_reg(5),
      O => \clock_en_i_1__4_n_0\
    );
\clock_en_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => clock_en_count_reg(2),
      I1 => clock_en_count_reg(1),
      I2 => clock_en_count_reg(0),
      O => \clock_en_i_2__4_n_0\
    );
clock_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \clock_en_i_1__4_n_0\,
      Q => clock_en_reg_n_0,
      R => '0'
    );
dac1_powerup_state_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^done_reg_0\,
      I1 => dac1_powerup_state_INST_0_0(0),
      O => dac1_powerup_state
    );
\done_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => done_reg_1,
      I1 => p_0_in,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I3 => \^done_reg_0\,
      O => \done_i_1__4_n_0\
    );
done_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \done_i_1__4_n_0\,
      Q => \^done_reg_0\,
      R => \^p_6_in\
    );
\drpaddr_por[10]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFC"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      I3 => \^dac1_drpaddr_por\(0),
      O => \drpaddr_por[10]_i_1__4_n_0\
    );
\drpaddr_por_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \drpaddr_por[10]_i_1__4_n_0\,
      Q => \^dac1_drpaddr_por\(0),
      R => \^p_6_in\
    );
\drpdi_por[15]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in,
      O => \drpdi_por[15]_i_1__4_n_0\
    );
\drpdi_por_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(0),
      Q => \drpdi_por_reg[15]_0\(0),
      R => \^p_6_in\
    );
\drpdi_por_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(10),
      Q => \drpdi_por_reg[15]_0\(10),
      R => \^p_6_in\
    );
\drpdi_por_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(11),
      Q => \drpdi_por_reg[15]_0\(11),
      R => \^p_6_in\
    );
\drpdi_por_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(12),
      Q => \drpdi_por_reg[15]_0\(12),
      R => \^p_6_in\
    );
\drpdi_por_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(13),
      Q => \drpdi_por_reg[15]_0\(13),
      R => \^p_6_in\
    );
\drpdi_por_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(14),
      Q => \drpdi_por_reg[15]_0\(14),
      R => \^p_6_in\
    );
\drpdi_por_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => \drpdi_por[15]_i_1__4_n_0\,
      Q => \drpdi_por_reg[15]_0\(15),
      R => \^p_6_in\
    );
\drpdi_por_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(1),
      Q => \drpdi_por_reg[15]_0\(1),
      R => \^p_6_in\
    );
\drpdi_por_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(2),
      Q => \drpdi_por_reg[15]_0\(2),
      R => \^p_6_in\
    );
\drpdi_por_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(3),
      Q => \drpdi_por_reg[15]_0\(3),
      R => \^p_6_in\
    );
\drpdi_por_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(4),
      Q => \drpdi_por_reg[15]_0\(4),
      R => \^p_6_in\
    );
\drpdi_por_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(5),
      Q => \drpdi_por_reg[15]_0\(5),
      R => \^p_6_in\
    );
\drpdi_por_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(6),
      Q => \drpdi_por_reg[15]_0\(6),
      R => \^p_6_in\
    );
\drpdi_por_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(7),
      Q => \drpdi_por_reg[15]_0\(7),
      R => \^p_6_in\
    );
\drpdi_por_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(8),
      Q => \drpdi_por_reg[15]_0\(8),
      R => \^p_6_in\
    );
\drpdi_por_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      D => rdata(9),
      Q => \drpdi_por_reg[15]_0\(9),
      R => \^p_6_in\
    );
\drpen_por_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      I3 => \^fsm_onehot_por_sm_state_reg[6]_0\(0),
      I4 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      I5 => \FSM_onehot_por_sm_state_reg_n_0_[8]\,
      O => \drpen_por_i_1__4_n_0\
    );
\drpen_por_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[7]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      O => \drpen_por_i_2__3_n_0\
    );
drpen_por_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpen_por_i_1__4_n_0\,
      D => \drpen_por_i_2__3_n_0\,
      Q => dac1_drpen_por,
      R => \^p_6_in\
    );
drpwe_por_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpen_por_i_1__4_n_0\,
      D => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      Q => dac1_drpwe_por,
      R => \^p_6_in\
    );
\enable_clock_en_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => done_reg_1,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_por_sm_state[11]_i_2__3_n_0\,
      I3 => enable_clock_en_reg_n_0,
      O => \enable_clock_en_i_1__4_n_0\
    );
enable_clock_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \enable_clock_en_i_1__4_n_0\,
      Q => enable_clock_en_reg_n_0,
      R => \^p_6_in\
    );
por_gnt_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dac1_por_gnt,
      Q => por_gnt_r,
      R => \^p_6_in\
    );
\por_req_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      I2 => dac1_drprdy_por,
      I3 => \^dac1_por_req\,
      O => \por_req_i_1__4_n_0\
    );
por_req_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \por_req_i_1__4_n_0\,
      Q => \^dac1_por_req\,
      R => \^p_6_in\
    );
\por_timer_count[0]_i_10__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \por_timer_count_reg[7]_0\(0),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(2),
      O => \por_timer_count[0]_i_10__4_n_0\
    );
\por_timer_count[0]_i_11__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \por_timer_count_reg[7]_0\(0),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(1),
      O => \por_timer_count[0]_i_11__4_n_0\
    );
\por_timer_count[0]_i_12__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \por_timer_count_reg[7]_0\(0),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(0),
      O => \por_timer_count[0]_i_12__4_n_0\
    );
\por_timer_count[0]_i_13__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => por_timer_count_reg(7),
      I1 => \por_timer_count_reg[7]_0\(0),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_13__4_n_0\
    );
\por_timer_count[0]_i_14__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(6),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_14__4_n_0\
    );
\por_timer_count[0]_i_15__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(5),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_15__4_n_0\
    );
\por_timer_count[0]_i_16__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => por_timer_count_reg(4),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_16__4_n_0\
    );
\por_timer_count[0]_i_17__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(3),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_17__4_n_0\
    );
\por_timer_count[0]_i_18__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => por_timer_count_reg(2),
      I1 => \por_timer_count_reg[7]_0\(0),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_18__4_n_0\
    );
\por_timer_count[0]_i_19__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => por_timer_count_reg(1),
      I1 => \por_timer_count_reg[7]_0\(0),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_19__4_n_0\
    );
\por_timer_count[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBAAAA"
    )
        port map (
      I0 => por_timer_start_reg_n_0,
      I1 => \por_timer_count[0]_i_3__4_n_0\,
      I2 => \por_timer_count[0]_i_4__4_n_0\,
      I3 => por_timer_count_reg(0),
      I4 => clock_en_reg_n_0,
      O => \por_timer_count[0]_i_1__4_n_0\
    );
\por_timer_count[0]_i_20__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => por_timer_count_reg(0),
      I1 => \por_timer_count_reg[7]_0\(0),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_20__4_n_0\
    );
\por_timer_count[0]_i_21__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => por_timer_count_reg(22),
      I1 => por_timer_count_reg(20),
      I2 => por_timer_count_reg(23),
      I3 => por_timer_count_reg(21),
      O => \por_timer_count[0]_i_21__3_n_0\
    );
\por_timer_count[0]_i_22__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => por_timer_count_reg(9),
      I1 => por_timer_count_reg(10),
      I2 => por_timer_count_reg(11),
      I3 => por_timer_count_reg(8),
      I4 => \por_timer_count[0]_i_24__4_n_0\,
      O => \por_timer_count[0]_i_22__4_n_0\
    );
\por_timer_count[0]_i_23__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => por_timer_count_reg(4),
      I1 => por_timer_count_reg(7),
      I2 => por_timer_count_reg(3),
      I3 => por_timer_count_reg(1),
      O => \por_timer_count[0]_i_23__4_n_0\
    );
\por_timer_count[0]_i_24__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => por_timer_count_reg(15),
      I1 => por_timer_count_reg(12),
      I2 => por_timer_count_reg(14),
      I3 => por_timer_count_reg(13),
      O => \por_timer_count[0]_i_24__4_n_0\
    );
\por_timer_count[0]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \por_timer_count[0]_i_21__3_n_0\,
      I1 => por_timer_count_reg(19),
      I2 => por_timer_count_reg(16),
      I3 => por_timer_count_reg(18),
      I4 => por_timer_count_reg(17),
      I5 => \por_timer_count[0]_i_22__4_n_0\,
      O => \por_timer_count[0]_i_3__4_n_0\
    );
\por_timer_count[0]_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => por_timer_count_reg(5),
      I1 => por_timer_count_reg(6),
      I2 => por_timer_count_reg(2),
      I3 => \por_timer_count[0]_i_23__4_n_0\,
      O => \por_timer_count[0]_i_4__4_n_0\
    );
\por_timer_count[0]_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \por_timer_count_reg[7]_0\(0),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(7),
      O => \por_timer_count[0]_i_5__4_n_0\
    );
\por_timer_count[0]_i_6__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(6),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_6__4_n_0\
    );
\por_timer_count[0]_i_7__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(5),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_7__4_n_0\
    );
\por_timer_count[0]_i_8__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => por_timer_start_reg_n_0,
      I1 => por_timer_count_reg(4),
      O => \por_timer_count[0]_i_8__4_n_0\
    );
\por_timer_count[0]_i_9__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(3),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_9__4_n_0\
    );
\por_timer_count[16]_i_10__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(22),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_10__4_n_0\
    );
\por_timer_count[16]_i_11__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(21),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_11__4_n_0\
    );
\por_timer_count[16]_i_12__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(20),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_12__4_n_0\
    );
\por_timer_count[16]_i_13__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(19),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_13__4_n_0\
    );
\por_timer_count[16]_i_14__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(18),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_14__4_n_0\
    );
\por_timer_count[16]_i_15__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(17),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_15__4_n_0\
    );
\por_timer_count[16]_i_16__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(16),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_16__4_n_0\
    );
\por_timer_count[16]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(22),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_2__4_n_0\
    );
\por_timer_count[16]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(21),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_3__4_n_0\
    );
\por_timer_count[16]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(20),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_4__4_n_0\
    );
\por_timer_count[16]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(19),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_5__4_n_0\
    );
\por_timer_count[16]_i_6__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(18),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_6__4_n_0\
    );
\por_timer_count[16]_i_7__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(17),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_7__4_n_0\
    );
\por_timer_count[16]_i_8__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(16),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_8__4_n_0\
    );
\por_timer_count[16]_i_9__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_start_reg_n_0,
      I1 => por_timer_count_reg(23),
      O => \por_timer_count[16]_i_9__4_n_0\
    );
\por_timer_count[8]_i_10__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => por_timer_count_reg(15),
      I1 => \por_timer_count_reg[7]_0\(0),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_10__4_n_0\
    );
\por_timer_count[8]_i_11__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(14),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_11__4_n_0\
    );
\por_timer_count[8]_i_12__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(13),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_12__4_n_0\
    );
\por_timer_count[8]_i_13__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => por_timer_count_reg(12),
      I1 => \por_timer_count_reg[7]_0\(0),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_13__4_n_0\
    );
\por_timer_count[8]_i_14__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => por_timer_count_reg(11),
      I1 => \por_timer_count_reg[7]_0\(0),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_14__4_n_0\
    );
\por_timer_count[8]_i_15__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(10),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_15__4_n_0\
    );
\por_timer_count[8]_i_16__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(9),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_16__4_n_0\
    );
\por_timer_count[8]_i_17__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_count_reg(8),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_17__4_n_0\
    );
\por_timer_count[8]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \por_timer_count_reg[7]_0\(0),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(15),
      O => \por_timer_count[8]_i_2__4_n_0\
    );
\por_timer_count[8]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(14),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_3__4_n_0\
    );
\por_timer_count[8]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(13),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_4__4_n_0\
    );
\por_timer_count[8]_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \por_timer_count_reg[7]_0\(0),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(12),
      O => \por_timer_count[8]_i_5__4_n_0\
    );
\por_timer_count[8]_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \por_timer_count_reg[7]_0\(0),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(11),
      O => \por_timer_count[8]_i_6__4_n_0\
    );
\por_timer_count[8]_i_7__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(10),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_7__4_n_0\
    );
\por_timer_count[8]_i_8__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(9),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_8__4_n_0\
    );
\por_timer_count[8]_i_9__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => por_timer_count_reg(8),
      I1 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_9__4_n_0\
    );
\por_timer_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__4_n_0\,
      D => \por_timer_count_reg[0]_i_2__4_n_15\,
      Q => por_timer_count_reg(0),
      R => \^p_6_in\
    );
\por_timer_count_reg[0]_i_2__4\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \por_timer_count_reg[0]_i_2__4_n_0\,
      CO(6) => \por_timer_count_reg[0]_i_2__4_n_1\,
      CO(5) => \por_timer_count_reg[0]_i_2__4_n_2\,
      CO(4) => \por_timer_count_reg[0]_i_2__4_n_3\,
      CO(3) => \por_timer_count_reg[0]_i_2__4_n_4\,
      CO(2) => \por_timer_count_reg[0]_i_2__4_n_5\,
      CO(1) => \por_timer_count_reg[0]_i_2__4_n_6\,
      CO(0) => \por_timer_count_reg[0]_i_2__4_n_7\,
      DI(7) => \por_timer_count[0]_i_5__4_n_0\,
      DI(6) => \por_timer_count[0]_i_6__4_n_0\,
      DI(5) => \por_timer_count[0]_i_7__4_n_0\,
      DI(4) => \por_timer_count[0]_i_8__4_n_0\,
      DI(3) => \por_timer_count[0]_i_9__4_n_0\,
      DI(2) => \por_timer_count[0]_i_10__4_n_0\,
      DI(1) => \por_timer_count[0]_i_11__4_n_0\,
      DI(0) => \por_timer_count[0]_i_12__4_n_0\,
      O(7) => \por_timer_count_reg[0]_i_2__4_n_8\,
      O(6) => \por_timer_count_reg[0]_i_2__4_n_9\,
      O(5) => \por_timer_count_reg[0]_i_2__4_n_10\,
      O(4) => \por_timer_count_reg[0]_i_2__4_n_11\,
      O(3) => \por_timer_count_reg[0]_i_2__4_n_12\,
      O(2) => \por_timer_count_reg[0]_i_2__4_n_13\,
      O(1) => \por_timer_count_reg[0]_i_2__4_n_14\,
      O(0) => \por_timer_count_reg[0]_i_2__4_n_15\,
      S(7) => \por_timer_count[0]_i_13__4_n_0\,
      S(6) => \por_timer_count[0]_i_14__4_n_0\,
      S(5) => \por_timer_count[0]_i_15__4_n_0\,
      S(4) => \por_timer_count[0]_i_16__4_n_0\,
      S(3) => \por_timer_count[0]_i_17__4_n_0\,
      S(2) => \por_timer_count[0]_i_18__4_n_0\,
      S(1) => \por_timer_count[0]_i_19__4_n_0\,
      S(0) => \por_timer_count[0]_i_20__4_n_0\
    );
\por_timer_count_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__4_n_0\,
      D => \por_timer_count_reg[8]_i_1__4_n_13\,
      Q => por_timer_count_reg(10),
      R => \^p_6_in\
    );
\por_timer_count_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__4_n_0\,
      D => \por_timer_count_reg[8]_i_1__4_n_12\,
      Q => por_timer_count_reg(11),
      R => \^p_6_in\
    );
\por_timer_count_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__4_n_0\,
      D => \por_timer_count_reg[8]_i_1__4_n_11\,
      Q => por_timer_count_reg(12),
      R => \^p_6_in\
    );
\por_timer_count_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__4_n_0\,
      D => \por_timer_count_reg[8]_i_1__4_n_10\,
      Q => por_timer_count_reg(13),
      R => \^p_6_in\
    );
\por_timer_count_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__4_n_0\,
      D => \por_timer_count_reg[8]_i_1__4_n_9\,
      Q => por_timer_count_reg(14),
      R => \^p_6_in\
    );
\por_timer_count_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__4_n_0\,
      D => \por_timer_count_reg[8]_i_1__4_n_8\,
      Q => por_timer_count_reg(15),
      R => \^p_6_in\
    );
\por_timer_count_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__4_n_0\,
      D => \por_timer_count_reg[16]_i_1__4_n_15\,
      Q => por_timer_count_reg(16),
      R => \^p_6_in\
    );
\por_timer_count_reg[16]_i_1__4\: unisim.vcomponents.CARRY8
     port map (
      CI => \por_timer_count_reg[8]_i_1__4_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_por_timer_count_reg[16]_i_1__4_CO_UNCONNECTED\(7),
      CO(6) => \por_timer_count_reg[16]_i_1__4_n_1\,
      CO(5) => \por_timer_count_reg[16]_i_1__4_n_2\,
      CO(4) => \por_timer_count_reg[16]_i_1__4_n_3\,
      CO(3) => \por_timer_count_reg[16]_i_1__4_n_4\,
      CO(2) => \por_timer_count_reg[16]_i_1__4_n_5\,
      CO(1) => \por_timer_count_reg[16]_i_1__4_n_6\,
      CO(0) => \por_timer_count_reg[16]_i_1__4_n_7\,
      DI(7) => '0',
      DI(6) => \por_timer_count[16]_i_2__4_n_0\,
      DI(5) => \por_timer_count[16]_i_3__4_n_0\,
      DI(4) => \por_timer_count[16]_i_4__4_n_0\,
      DI(3) => \por_timer_count[16]_i_5__4_n_0\,
      DI(2) => \por_timer_count[16]_i_6__4_n_0\,
      DI(1) => \por_timer_count[16]_i_7__4_n_0\,
      DI(0) => \por_timer_count[16]_i_8__4_n_0\,
      O(7) => \por_timer_count_reg[16]_i_1__4_n_8\,
      O(6) => \por_timer_count_reg[16]_i_1__4_n_9\,
      O(5) => \por_timer_count_reg[16]_i_1__4_n_10\,
      O(4) => \por_timer_count_reg[16]_i_1__4_n_11\,
      O(3) => \por_timer_count_reg[16]_i_1__4_n_12\,
      O(2) => \por_timer_count_reg[16]_i_1__4_n_13\,
      O(1) => \por_timer_count_reg[16]_i_1__4_n_14\,
      O(0) => \por_timer_count_reg[16]_i_1__4_n_15\,
      S(7) => \por_timer_count[16]_i_9__4_n_0\,
      S(6) => \por_timer_count[16]_i_10__4_n_0\,
      S(5) => \por_timer_count[16]_i_11__4_n_0\,
      S(4) => \por_timer_count[16]_i_12__4_n_0\,
      S(3) => \por_timer_count[16]_i_13__4_n_0\,
      S(2) => \por_timer_count[16]_i_14__4_n_0\,
      S(1) => \por_timer_count[16]_i_15__4_n_0\,
      S(0) => \por_timer_count[16]_i_16__4_n_0\
    );
\por_timer_count_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__4_n_0\,
      D => \por_timer_count_reg[16]_i_1__4_n_14\,
      Q => por_timer_count_reg(17),
      R => \^p_6_in\
    );
\por_timer_count_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__4_n_0\,
      D => \por_timer_count_reg[16]_i_1__4_n_13\,
      Q => por_timer_count_reg(18),
      R => \^p_6_in\
    );
\por_timer_count_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__4_n_0\,
      D => \por_timer_count_reg[16]_i_1__4_n_12\,
      Q => por_timer_count_reg(19),
      R => \^p_6_in\
    );
\por_timer_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__4_n_0\,
      D => \por_timer_count_reg[0]_i_2__4_n_14\,
      Q => por_timer_count_reg(1),
      R => \^p_6_in\
    );
\por_timer_count_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__4_n_0\,
      D => \por_timer_count_reg[16]_i_1__4_n_11\,
      Q => por_timer_count_reg(20),
      R => \^p_6_in\
    );
\por_timer_count_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__4_n_0\,
      D => \por_timer_count_reg[16]_i_1__4_n_10\,
      Q => por_timer_count_reg(21),
      R => \^p_6_in\
    );
\por_timer_count_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__4_n_0\,
      D => \por_timer_count_reg[16]_i_1__4_n_9\,
      Q => por_timer_count_reg(22),
      R => \^p_6_in\
    );
\por_timer_count_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__4_n_0\,
      D => \por_timer_count_reg[16]_i_1__4_n_8\,
      Q => por_timer_count_reg(23),
      R => \^p_6_in\
    );
\por_timer_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__4_n_0\,
      D => \por_timer_count_reg[0]_i_2__4_n_13\,
      Q => por_timer_count_reg(2),
      R => \^p_6_in\
    );
\por_timer_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__4_n_0\,
      D => \por_timer_count_reg[0]_i_2__4_n_12\,
      Q => por_timer_count_reg(3),
      R => \^p_6_in\
    );
\por_timer_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__4_n_0\,
      D => \por_timer_count_reg[0]_i_2__4_n_11\,
      Q => por_timer_count_reg(4),
      R => \^p_6_in\
    );
\por_timer_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__4_n_0\,
      D => \por_timer_count_reg[0]_i_2__4_n_10\,
      Q => por_timer_count_reg(5),
      R => \^p_6_in\
    );
\por_timer_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__4_n_0\,
      D => \por_timer_count_reg[0]_i_2__4_n_9\,
      Q => por_timer_count_reg(6),
      R => \^p_6_in\
    );
\por_timer_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__4_n_0\,
      D => \por_timer_count_reg[0]_i_2__4_n_8\,
      Q => por_timer_count_reg(7),
      R => \^p_6_in\
    );
\por_timer_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__4_n_0\,
      D => \por_timer_count_reg[8]_i_1__4_n_15\,
      Q => por_timer_count_reg(8),
      R => \^p_6_in\
    );
\por_timer_count_reg[8]_i_1__4\: unisim.vcomponents.CARRY8
     port map (
      CI => \por_timer_count_reg[0]_i_2__4_n_0\,
      CI_TOP => '0',
      CO(7) => \por_timer_count_reg[8]_i_1__4_n_0\,
      CO(6) => \por_timer_count_reg[8]_i_1__4_n_1\,
      CO(5) => \por_timer_count_reg[8]_i_1__4_n_2\,
      CO(4) => \por_timer_count_reg[8]_i_1__4_n_3\,
      CO(3) => \por_timer_count_reg[8]_i_1__4_n_4\,
      CO(2) => \por_timer_count_reg[8]_i_1__4_n_5\,
      CO(1) => \por_timer_count_reg[8]_i_1__4_n_6\,
      CO(0) => \por_timer_count_reg[8]_i_1__4_n_7\,
      DI(7) => \por_timer_count[8]_i_2__4_n_0\,
      DI(6) => \por_timer_count[8]_i_3__4_n_0\,
      DI(5) => \por_timer_count[8]_i_4__4_n_0\,
      DI(4) => \por_timer_count[8]_i_5__4_n_0\,
      DI(3) => \por_timer_count[8]_i_6__4_n_0\,
      DI(2) => \por_timer_count[8]_i_7__4_n_0\,
      DI(1) => \por_timer_count[8]_i_8__4_n_0\,
      DI(0) => \por_timer_count[8]_i_9__4_n_0\,
      O(7) => \por_timer_count_reg[8]_i_1__4_n_8\,
      O(6) => \por_timer_count_reg[8]_i_1__4_n_9\,
      O(5) => \por_timer_count_reg[8]_i_1__4_n_10\,
      O(4) => \por_timer_count_reg[8]_i_1__4_n_11\,
      O(3) => \por_timer_count_reg[8]_i_1__4_n_12\,
      O(2) => \por_timer_count_reg[8]_i_1__4_n_13\,
      O(1) => \por_timer_count_reg[8]_i_1__4_n_14\,
      O(0) => \por_timer_count_reg[8]_i_1__4_n_15\,
      S(7) => \por_timer_count[8]_i_10__4_n_0\,
      S(6) => \por_timer_count[8]_i_11__4_n_0\,
      S(5) => \por_timer_count[8]_i_12__4_n_0\,
      S(4) => \por_timer_count[8]_i_13__4_n_0\,
      S(3) => \por_timer_count[8]_i_14__4_n_0\,
      S(2) => \por_timer_count[8]_i_15__4_n_0\,
      S(1) => \por_timer_count[8]_i_16__4_n_0\,
      S(0) => \por_timer_count[8]_i_17__4_n_0\
    );
\por_timer_count_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__4_n_0\,
      D => \por_timer_count_reg[8]_i_1__4_n_14\,
      Q => por_timer_count_reg(9),
      R => \^p_6_in\
    );
\por_timer_start_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5C0"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      I2 => done_reg_1,
      I3 => por_timer_start_reg_n_0,
      O => \por_timer_start_i_1__4_n_0\
    );
por_timer_start_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \por_timer_start_i_1__4_n_0\,
      Q => por_timer_start_reg_n_0,
      R => \^p_6_in\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => dac1_do_mon(0),
      Q => rdata(0),
      R => \^p_6_in\
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => dac1_do_mon(10),
      Q => rdata(10),
      R => \^p_6_in\
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => dac1_do_mon(11),
      Q => rdata(11),
      R => \^p_6_in\
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => dac1_do_mon(12),
      Q => rdata(12),
      R => \^p_6_in\
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => dac1_do_mon(13),
      Q => rdata(13),
      R => \^p_6_in\
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => dac1_do_mon(14),
      Q => rdata(14),
      R => \^p_6_in\
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => dac1_do_mon(15),
      Q => p_0_in,
      R => \^p_6_in\
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => dac1_do_mon(1),
      Q => rdata(1),
      R => \^p_6_in\
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => dac1_do_mon(2),
      Q => rdata(2),
      R => \^p_6_in\
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => dac1_do_mon(3),
      Q => rdata(3),
      R => \^p_6_in\
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => dac1_do_mon(4),
      Q => rdata(4),
      R => \^p_6_in\
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => dac1_do_mon(5),
      Q => rdata(5),
      R => \^p_6_in\
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => dac1_do_mon(6),
      Q => rdata(6),
      R => \^p_6_in\
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => dac1_do_mon(7),
      Q => rdata(7),
      R => \^p_6_in\
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => dac1_do_mon(8),
      Q => rdata(8),
      R => \^p_6_in\
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => dac1_do_mon(9),
      Q => rdata(9),
      R => \^p_6_in\
    );
\status[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      O => \status[1]_i_1__3_n_0\
    );
\status[3]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(0),
      I1 => \clock_en_count_reg[0]_0\,
      O => \^p_6_in\
    );
\status[3]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8F8FFF8"
    )
        port map (
      I0 => tile_config_done,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      I4 => p_0_in,
      I5 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      O => \status[3]_i_2__3_n_0\
    );
\status_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status[3]_i_2__3_n_0\,
      D => \status[1]_i_1__3_n_0\,
      Q => status(0),
      R => \^p_6_in\
    );
\status_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \status[3]_i_2__3_n_0\,
      D => \FSM_onehot_por_sm_state_reg_n_0_[11]\,
      Q => status(1),
      R => \^p_6_in\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_register_decode is
  port (
    \bus2ip_addr_reg_reg[9]\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[6]\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[9]_0\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[9]_1\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[7]\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[5]\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[8]\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[9]_2\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[9]_3\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[6]_0\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[8]_0\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[8]_1\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[6]_1\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[9]_4\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[8]_2\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[5]_0\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[3]\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[9]_5\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[7]_0\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[2]\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[9]_6\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[3]_0\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[2]_0\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[3]_1\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[9]_7\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[3]_2\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[3]_3\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[2]_1\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[4]\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[3]_4\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[3]_5\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[9]_8\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[2]_2\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[9]_9\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[2]_3\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[5]_1\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[5]_2\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[3]_6\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[3]_7\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[9]_10\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[5]_3\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_register_decode;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_register_decode is
  signal \^bus2ip_addr_reg_reg[5]\ : STD_LOGIC;
  signal \^bus2ip_addr_reg_reg[5]_0\ : STD_LOGIC;
  signal \^bus2ip_addr_reg_reg[6]\ : STD_LOGIC;
  signal \^bus2ip_addr_reg_reg[6]_0\ : STD_LOGIC;
  signal \^bus2ip_addr_reg_reg[6]_1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \IP2Bus_Data[0]_i_82\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \IP2Bus_Data[13]_i_48\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \IP2Bus_Data[13]_i_53\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \IP2Bus_Data[25]_i_18\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \IP2Bus_Data[2]_i_65\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \IP2Bus_Data[30]_i_25\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \IP2Bus_Data[30]_i_26\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \IP2Bus_Data[31]_i_60\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \IP2Bus_Data[31]_i_69\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \IP2Bus_Data[31]_i_70\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \IP2Bus_Data[3]_i_59\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \adc3_end_stage[3]_i_3\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of adc3_reset_i_2 : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of axi_RdAck_r_i_7 : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of axi_RdAck_r_i_9 : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of axi_read_req_r_i_2 : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \axi_read_req_r_i_2__0\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \axi_read_req_r_i_2__1\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \axi_read_req_r_i_2__2\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \axi_read_req_r_i_3__1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \axi_read_req_r_i_3__2\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of axi_read_req_r_i_4 : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of axi_read_req_tog_i_2 : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \axi_read_req_tog_i_2__0\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of dac00_irq_en_i_3 : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \dac0_cmn_en[15]_i_2\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \dac0_fifo_disable[0]_i_2\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of dac0_irq_en_i_4 : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \dac0_sample_rate[31]_i_3\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \dac0_slice0_irq_en[15]_i_2\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \dac0_slice1_irq_en[15]_i_2\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \dac0_slice2_irq_en[15]_i_2\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \dac0_slice3_irq_en[15]_i_2\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of master_reset_i_2 : label is "soft_lutpair409";
begin
  \bus2ip_addr_reg_reg[5]\ <= \^bus2ip_addr_reg_reg[5]\;
  \bus2ip_addr_reg_reg[5]_0\ <= \^bus2ip_addr_reg_reg[5]_0\;
  \bus2ip_addr_reg_reg[6]\ <= \^bus2ip_addr_reg_reg[6]\;
  \bus2ip_addr_reg_reg[6]_0\ <= \^bus2ip_addr_reg_reg[6]_0\;
  \bus2ip_addr_reg_reg[6]_1\ <= \^bus2ip_addr_reg_reg[6]_1\;
\IP2Bus_Data[0]_i_82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[6]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(3),
      I4 => Q(7),
      O => \bus2ip_addr_reg_reg[3]_0\
    );
\IP2Bus_Data[13]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(3),
      I1 => Q(7),
      O => \bus2ip_addr_reg_reg[5]_1\
    );
\IP2Bus_Data[13]_i_53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => Q(7),
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \^bus2ip_addr_reg_reg[6]\,
      O => \bus2ip_addr_reg_reg[9]_2\
    );
\IP2Bus_Data[25]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => Q(5),
      I1 => Q(6),
      I2 => Q(3),
      I3 => Q(7),
      I4 => Q(4),
      O => \bus2ip_addr_reg_reg[7]_0\
    );
\IP2Bus_Data[2]_i_65\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \bus2ip_addr_reg_reg[2]_3\
    );
\IP2Bus_Data[30]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => Q(3),
      I1 => Q(7),
      I2 => Q(0),
      I3 => Q(1),
      O => \bus2ip_addr_reg_reg[5]_2\
    );
\IP2Bus_Data[30]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      O => \bus2ip_addr_reg_reg[3]\
    );
\IP2Bus_Data[31]_i_60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => Q(7),
      I1 => Q(2),
      I2 => Q(4),
      I3 => Q(5),
      I4 => Q(6),
      O => \bus2ip_addr_reg_reg[9]_5\
    );
\IP2Bus_Data[31]_i_69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(7),
      O => \bus2ip_addr_reg_reg[3]_7\
    );
\IP2Bus_Data[31]_i_70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(6),
      I2 => Q(5),
      I3 => Q(4),
      I4 => Q(0),
      O => \bus2ip_addr_reg_reg[4]\
    );
\IP2Bus_Data[31]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \^bus2ip_addr_reg_reg[5]\,
      I1 => Q(5),
      I2 => Q(6),
      I3 => Q(7),
      I4 => Q(2),
      I5 => Q(4),
      O => \bus2ip_addr_reg_reg[7]\
    );
\IP2Bus_Data[3]_i_59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => Q(7),
      I1 => Q(3),
      I2 => Q(1),
      I3 => \^bus2ip_addr_reg_reg[6]\,
      I4 => Q(0),
      O => \bus2ip_addr_reg_reg[9]_7\
    );
\IP2Bus_Data[7]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      I2 => Q(5),
      I3 => Q(6),
      I4 => Q(2),
      I5 => Q(1),
      O => \bus2ip_addr_reg_reg[2]_1\
    );
\adc3_end_stage[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => Q(7),
      I1 => Q(3),
      I2 => \^bus2ip_addr_reg_reg[6]\,
      I3 => Q(1),
      I4 => Q(0),
      O => \bus2ip_addr_reg_reg[9]_6\
    );
adc3_reset_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => Q(7),
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \^bus2ip_addr_reg_reg[6]\,
      O => \bus2ip_addr_reg_reg[9]_1\
    );
axi_RdAck_r_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(7),
      I3 => Q(3),
      I4 => \^bus2ip_addr_reg_reg[6]_0\,
      O => \bus2ip_addr_reg_reg[3]_5\
    );
axi_RdAck_r_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => Q(7),
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \^bus2ip_addr_reg_reg[6]_0\,
      O => \bus2ip_addr_reg_reg[9]_3\
    );
axi_read_req_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      I2 => Q(6),
      I3 => Q(2),
      O => \^bus2ip_addr_reg_reg[6]_0\
    );
\axi_read_req_r_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => Q(7),
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(0),
      O => \bus2ip_addr_reg_reg[9]_9\
    );
\axi_read_req_r_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(7),
      I1 => Q(3),
      O => \bus2ip_addr_reg_reg[9]_10\
    );
\axi_read_req_r_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(3),
      I1 => Q(7),
      O => \bus2ip_addr_reg_reg[5]_3\
    );
axi_read_req_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => Q(6),
      I1 => Q(5),
      I2 => \^bus2ip_addr_reg_reg[5]\,
      I3 => Q(7),
      I4 => Q(2),
      I5 => Q(4),
      O => \bus2ip_addr_reg_reg[8]\
    );
\axi_read_req_r_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(6),
      I4 => Q(5),
      I5 => Q(4),
      O => \bus2ip_addr_reg_reg[2]_0\
    );
\axi_read_req_r_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      I2 => Q(6),
      I3 => Q(2),
      O => \^bus2ip_addr_reg_reg[6]\
    );
\axi_read_req_r_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => \bus2ip_addr_reg_reg[3]_6\
    );
axi_read_req_r_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(0),
      O => \^bus2ip_addr_reg_reg[5]\
    );
axi_read_req_tog_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(3),
      I3 => Q(7),
      I4 => \^bus2ip_addr_reg_reg[6]\,
      O => \bus2ip_addr_reg_reg[2]\
    );
\axi_read_req_tog_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(7),
      I4 => \^bus2ip_addr_reg_reg[6]_0\,
      O => \bus2ip_addr_reg_reg[3]_4\
    );
dac00_irq_en_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => Q(7),
      I1 => Q(1),
      I2 => Q(3),
      I3 => Q(0),
      I4 => \^bus2ip_addr_reg_reg[6]\,
      O => \bus2ip_addr_reg_reg[9]_0\
    );
\dac0_cmn_en[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => Q(1),
      I1 => \^bus2ip_addr_reg_reg[6]\,
      I2 => Q(0),
      I3 => Q(7),
      I4 => Q(3),
      O => \bus2ip_addr_reg_reg[3]_3\
    );
\dac0_fifo_disable[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(3),
      I3 => Q(7),
      I4 => \^bus2ip_addr_reg_reg[6]_0\,
      O => \bus2ip_addr_reg_reg[2]_2\
    );
dac0_irq_en_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => Q(6),
      I1 => Q(5),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \^bus2ip_addr_reg_reg[6]_1\,
      O => \bus2ip_addr_reg_reg[8]_1\
    );
dac0_irq_en_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(7),
      O => \^bus2ip_addr_reg_reg[6]_1\
    );
\dac0_ref_clk_freq[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => Q(6),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(2),
      I4 => Q(7),
      I5 => \^bus2ip_addr_reg_reg[5]\,
      O => \bus2ip_addr_reg_reg[8]_0\
    );
\dac0_sample_rate[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => Q(6),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(2),
      I4 => Q(7),
      I5 => \^bus2ip_addr_reg_reg[5]_0\,
      O => \bus2ip_addr_reg_reg[8]_2\
    );
\dac0_sample_rate[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(0),
      O => \^bus2ip_addr_reg_reg[5]_0\
    );
\dac0_slice0_irq_en[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => Q(1),
      I1 => \^bus2ip_addr_reg_reg[6]\,
      I2 => Q(0),
      I3 => Q(3),
      I4 => Q(7),
      O => \bus2ip_addr_reg_reg[3]_2\
    );
\dac0_slice1_irq_en[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => Q(7),
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \^bus2ip_addr_reg_reg[6]_0\,
      O => \bus2ip_addr_reg_reg[9]_4\
    );
\dac0_slice2_irq_en[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => Q(7),
      I1 => Q(3),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \^bus2ip_addr_reg_reg[6]_0\,
      O => \bus2ip_addr_reg_reg[9]_8\
    );
\dac0_slice3_irq_en[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => Q(7),
      I3 => Q(0),
      I4 => \^bus2ip_addr_reg_reg[6]\,
      O => \bus2ip_addr_reg_reg[3]_1\
    );
master_reset_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => Q(7),
      I1 => Q(1),
      I2 => Q(3),
      I3 => Q(0),
      I4 => \^bus2ip_addr_reg_reg[6]\,
      O => \bus2ip_addr_reg_reg[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_reset_count is
  port (
    sm_reset_r : out STD_LOGIC;
    axi_RdAck0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sm_reset_r_reg_0 : in STD_LOGIC;
    axi_read_req_r_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    dac0_sm_reset_i : in STD_LOGIC;
    sm_reset_pulse0 : in STD_LOGIC;
    read_ack_tog : in STD_LOGIC;
    read_ack_tog_r : in STD_LOGIC;
    axi_RdAck_reg : in STD_LOGIC;
    axi_RdAck_reg_0 : in STD_LOGIC;
    axi_read_req_tog_reg_0 : in STD_LOGIC;
    axi_read_req_tog_reg_1 : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_reset_count;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_reset_count is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal axi_read_req_r : STD_LOGIC;
  signal \axi_read_req_tog_i_1__22_n_0\ : STD_LOGIC;
  signal axi_read_req_tog_reg_n_0 : STD_LOGIC;
  signal count0 : STD_LOGIC;
  signal \count[7]_i_1_n_0\ : STD_LOGIC;
  signal \count[7]_i_4_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal read_ack_tog_r_reg_n_0 : STD_LOGIC;
  signal read_ack_tog_reg_n_0 : STD_LOGIC;
  signal sm_reset_pulse : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \count[2]_i_1\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \count[3]_i_1\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \count[4]_i_1\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \count[6]_i_1\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \count[7]_i_3\ : label is "soft_lutpair392";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
axi_RdAck_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => read_ack_tog_reg_n_0,
      I1 => read_ack_tog_r_reg_n_0,
      I2 => read_ack_tog,
      I3 => read_ack_tog_r,
      I4 => axi_RdAck_reg,
      I5 => axi_RdAck_reg_0,
      O => axi_RdAck0
    );
axi_read_req_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_r_reg_0(0),
      Q => axi_read_req_r,
      R => sm_reset_r_reg_0
    );
\axi_read_req_tog_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF40"
    )
        port map (
      I0 => axi_read_req_r,
      I1 => axi_read_req_tog_reg_0,
      I2 => axi_read_req_tog_reg_1,
      I3 => axi_read_req_tog_reg_n_0,
      O => \axi_read_req_tog_i_1__22_n_0\
    );
axi_read_req_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \axi_read_req_tog_i_1__22_n_0\,
      Q => axi_read_req_tog_reg_n_0,
      R => sm_reset_r_reg_0
    );
\count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => p_0_in(0)
    );
\count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => p_0_in(1)
    );
\count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => p_0_in(2)
    );
\count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => p_0_in(3)
    );
\count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      O => p_0_in(4)
    );
\count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => p_0_in(5)
    );
\count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count[7]_i_4_n_0\,
      O => p_0_in(6)
    );
\count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6F"
    )
        port map (
      I0 => read_ack_tog_reg_n_0,
      I1 => read_ack_tog_r_reg_n_0,
      I2 => s_axi_aresetn,
      O => \count[7]_i_1_n_0\
    );
\count[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => sm_reset_pulse,
      I1 => \^q\(6),
      I2 => \count[7]_i_4_n_0\,
      I3 => \^q\(7),
      O => count0
    );
\count[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(7),
      I1 => \count[7]_i_4_n_0\,
      I2 => \^q\(6),
      O => p_0_in(7)
    );
\count[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \count[7]_i_4_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => count0,
      D => p_0_in(0),
      Q => \^q\(0),
      R => \count[7]_i_1_n_0\
    );
\count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => count0,
      D => p_0_in(1),
      Q => \^q\(1),
      R => \count[7]_i_1_n_0\
    );
\count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => count0,
      D => p_0_in(2),
      Q => \^q\(2),
      R => \count[7]_i_1_n_0\
    );
\count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => count0,
      D => p_0_in(3),
      Q => \^q\(3),
      R => \count[7]_i_1_n_0\
    );
\count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => count0,
      D => p_0_in(4),
      Q => \^q\(4),
      R => \count[7]_i_1_n_0\
    );
\count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => count0,
      D => p_0_in(5),
      Q => \^q\(5),
      R => \count[7]_i_1_n_0\
    );
\count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => count0,
      D => p_0_in(6),
      Q => \^q\(6),
      R => \count[7]_i_1_n_0\
    );
\count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => count0,
      D => p_0_in(7),
      Q => \^q\(7),
      R => \count[7]_i_1_n_0\
    );
read_ack_tog_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => read_ack_tog_reg_n_0,
      Q => read_ack_tog_r_reg_n_0,
      R => sm_reset_r_reg_0
    );
read_ack_tog_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_read_req_tog_reg_n_0,
      Q => read_ack_tog_reg_n_0,
      R => sm_reset_r_reg_0
    );
sm_reset_pulse_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => sm_reset_pulse0,
      Q => sm_reset_pulse,
      R => sm_reset_r_reg_0
    );
sm_reset_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dac0_sm_reset_i,
      Q => sm_reset_r,
      R => sm_reset_r_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is "SINGLE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__15\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__15\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__15\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__15\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__15\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__15\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__15\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__15\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__15\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__15\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__15\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__16\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__16\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__16\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__16\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__16\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__16\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__16\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__16\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__16\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__16\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__16\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__17\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__17\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__17\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__17\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__17\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__17\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__17\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__17\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__17\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__17\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__17\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__18\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__18\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__18\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__18\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__18\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__18\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__18\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__18\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__18\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__18\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__18\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__19\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__19\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__19\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__19\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__19\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__19\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__19\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__19\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__19\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__19\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__19\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__20\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__20\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__20\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__20\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__20\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__20\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__20\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__20\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__20\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__20\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__20\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__21\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__21\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__21\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__21\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__21\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__21\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__21\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__21\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__21\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__21\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__21\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__22\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__22\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__22\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__22\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__22\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__22\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__22\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__22\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__22\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__22\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__22\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__23\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__23\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__23\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__23\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__23\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__23\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__23\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__23\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__23\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__23\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__23\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__24\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__24\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__24\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__24\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__24\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__24\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__24\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__24\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__24\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__24\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__24\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__25\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__25\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__25\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__25\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__25\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__25\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__25\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__25\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__25\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__25\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__25\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__26\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__26\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__26\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__26\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__26\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__26\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__26\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__26\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__26\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__26\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__26\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__27\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__27\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__27\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__27\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__27\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__27\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__27\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__27\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__27\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__27\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__27\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__28\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__28\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__28\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__28\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__28\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__28\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__28\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__28\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__28\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__28\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__28\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__100\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__100\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__100\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__100\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__100\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__100\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__100\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__100\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__100\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__100\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__100\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__101\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__101\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__101\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__101\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__101\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__101\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__101\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__101\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__101\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__101\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__101\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__102\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__102\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__102\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__102\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__102\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__102\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__102\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__102\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__102\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__102\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__102\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__103\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__103\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__103\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__103\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__103\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__103\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__103\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__103\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__103\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__103\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__103\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__104\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__104\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__104\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__104\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__104\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__104\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__104\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__104\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__104\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__104\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__104\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__105\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__105\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__105\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__105\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__105\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__105\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__105\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__105\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__105\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__105\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__105\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__106\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__106\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__106\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__106\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__106\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__106\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__106\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__106\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__106\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__106\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__106\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__107\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__107\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__107\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__107\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__107\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__107\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__107\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__107\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__107\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__107\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__107\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__108\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__108\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__108\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__108\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__108\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__108\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__108\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__108\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__108\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__108\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__108\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__109\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__109\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__109\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__109\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__109\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__109\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__109\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__109\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__109\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__109\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__109\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__110\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__110\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__110\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__110\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__110\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__110\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__110\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__110\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__110\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__110\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__110\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__111\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__111\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__111\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__111\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__111\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__111\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__111\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__111\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__111\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__111\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__111\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__112\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__112\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__112\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__112\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__112\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__112\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__112\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__112\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__112\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__112\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__112\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__113\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__113\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__113\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__113\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__113\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__113\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__113\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__113\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__113\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__113\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__113\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__114\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__114\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__114\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__114\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__114\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__114\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__114\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__114\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__114\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__114\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__114\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__115\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__115\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__115\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__115\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__115\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__115\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__115\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__115\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__115\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__115\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__115\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__116\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__116\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__116\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__116\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__116\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__116\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__116\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__116\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__116\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__116\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__116\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__117\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__117\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__117\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__117\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__117\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__117\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__117\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__117\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__117\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__117\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__117\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__118\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__118\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__118\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__118\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__118\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__118\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__118\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__118\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__118\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__118\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__118\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__119\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__119\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__119\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__119\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__119\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__119\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__119\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__119\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__119\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__119\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__119\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__120\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__120\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__120\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__120\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__120\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__120\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__120\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__120\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__120\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__120\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__120\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__121\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__121\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__121\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__121\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__121\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__121\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__121\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__121\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__121\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__121\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__121\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__122\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__122\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__122\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__122\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__122\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__122\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__122\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__122\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__122\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__122\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__122\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__123\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__123\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__123\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__123\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__123\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__123\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__123\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__123\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__123\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__123\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__123\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__124\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__124\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__124\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__124\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__124\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__124\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__124\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__124\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__124\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__124\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__124\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__125\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__125\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__125\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__125\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__125\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__125\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__125\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__125\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__125\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__125\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__125\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__126\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__126\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__126\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__126\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__126\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__126\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__126\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__126\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__126\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__126\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__126\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__127\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__127\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__127\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__127\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__127\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__127\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__127\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__127\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__127\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__127\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__127\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__128\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__128\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__128\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__128\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__128\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__128\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__128\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__128\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__128\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__128\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__128\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__129\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__129\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__129\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__129\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__129\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__129\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__129\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__129\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__129\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__129\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__129\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__130\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__130\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__130\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__130\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__130\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__130\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__130\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__130\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__130\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__130\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__130\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__131\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__131\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__131\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__131\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__131\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__131\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__131\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__131\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__131\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__131\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__131\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__132\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__132\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__132\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__132\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__132\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__132\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__132\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__132\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__132\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__132\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__132\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__133\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__133\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__133\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__133\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__133\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__133\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__133\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__133\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__133\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__133\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__133\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__134\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__134\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__134\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__134\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__134\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__134\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__134\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__134\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__134\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__134\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__134\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__135\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__135\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__135\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__135\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__135\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__135\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__135\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__135\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__135\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__135\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__135\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__136\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__136\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__136\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__136\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__136\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__136\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__136\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__136\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__136\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__136\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__136\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__137\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__137\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__137\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__137\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__137\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__137\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__137\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__137\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__137\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__137\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__137\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__138\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__138\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__138\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__138\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__138\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__138\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__138\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__138\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__138\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__138\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__138\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__139\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__139\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__139\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__139\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__139\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__139\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__139\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__139\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__139\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__139\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__139\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__140\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__140\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__140\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__140\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__140\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__140\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__140\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__140\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__140\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__140\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__140\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__141\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__141\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__141\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__141\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__141\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__141\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__141\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__141\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__141\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__141\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__141\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__142\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__142\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__142\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__142\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__142\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__142\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__142\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__142\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__142\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__142\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__142\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__143\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__143\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__143\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__143\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__143\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__143\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__143\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__143\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__143\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__143\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__143\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__144\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__144\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__144\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__144\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__144\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__144\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__144\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__144\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__144\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__144\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__144\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__145\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__145\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__145\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__145\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__145\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__145\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__145\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__145\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__145\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__145\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__145\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__146\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__146\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__146\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__146\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__146\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__146\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__146\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__146\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__146\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__146\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__146\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__147\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__147\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__147\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__147\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__147\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__147\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__147\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__147\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__147\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__147\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__147\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__148\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__148\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__148\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__148\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__148\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__148\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__148\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__148\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__148\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__148\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__148\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__149\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__149\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__149\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__149\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__149\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__149\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__149\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__149\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__149\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__149\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__149\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__150\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__150\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__150\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__150\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__150\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__150\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__150\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__150\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__150\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__150\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__150\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__151\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__151\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__151\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__151\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__151\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__151\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__151\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__151\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__151\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__151\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__151\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__152\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__152\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__152\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__152\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__152\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__152\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__152\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__152\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__152\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__152\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__152\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__153\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__153\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__153\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__153\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__153\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__153\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__153\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__153\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__153\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__153\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__153\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__154\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__154\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__154\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__154\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__154\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__154\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__154\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__154\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__154\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__154\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__154\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__155\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__155\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__155\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__155\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__155\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__155\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__155\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__155\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__155\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__155\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__155\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__156\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__156\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__156\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__156\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__156\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__156\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__156\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__156\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__156\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__156\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__156\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__157\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__157\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__157\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__157\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__157\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__157\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__157\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__157\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__157\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__157\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__157\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__158\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__158\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__158\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__158\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__158\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__158\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__158\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__158\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__158\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__158\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__158\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__80\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__80\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__80\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__80\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__80\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__80\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__80\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__80\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__80\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__80\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__80\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__81\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__81\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__81\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__81\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__81\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__81\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__81\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__81\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__81\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__81\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__81\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__82\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__82\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__82\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__82\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__82\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__82\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__82\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__82\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__82\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__82\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__82\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__83\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__83\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__83\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__83\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__83\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__83\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__83\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__83\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__83\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__83\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__83\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__84\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__84\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__84\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__84\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__84\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__84\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__84\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__84\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__84\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__84\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__84\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__85\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__85\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__85\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__85\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__85\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__85\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__85\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__85\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__85\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__85\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__85\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__86\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__86\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__86\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__86\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__86\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__86\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__86\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__86\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__86\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__86\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__86\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__87\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__87\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__87\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__87\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__87\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__87\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__87\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__87\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__87\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__87\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__87\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__88\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__88\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__88\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__88\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__88\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__88\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__88\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__88\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__88\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__88\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__88\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__89\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__89\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__89\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__89\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__89\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__89\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__89\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__89\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__89\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__89\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__89\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__90\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__90\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__90\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__90\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__90\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__90\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__90\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__90\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__90\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__90\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__90\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__91\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__91\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__91\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__91\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__91\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__91\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__91\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__91\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__91\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__91\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__91\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__92\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__92\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__92\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__92\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__92\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__92\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__92\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__92\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__92\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__92\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__92\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__93\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__93\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__93\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__93\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__93\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__93\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__93\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__93\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__93\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__93\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__93\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__94\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__94\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__94\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__94\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__94\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__94\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__94\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__94\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__94\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__94\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__94\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__95\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__95\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__95\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__95\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__95\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__95\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__95\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__95\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__95\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__95\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__95\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__96\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__96\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__96\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__96\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__96\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__96\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__96\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__96\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__96\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__96\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__96\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__97\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__97\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__97\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__97\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__97\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__97\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__97\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__97\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__97\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__97\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__97\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__98\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__98\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__98\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__98\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__98\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__98\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__98\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__98\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__98\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__98\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__98\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__99\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__99\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__99\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__99\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__99\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__99\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__99\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__99\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__99\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__99\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__99\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_control_top is
  port (
    access_type_reg : out STD_LOGIC;
    access_type_reg_0 : out STD_LOGIC;
    access_type_reg_1 : out STD_LOGIC;
    access_type_reg_2 : out STD_LOGIC;
    access_type_reg_3 : out STD_LOGIC;
    access_type_reg_4 : out STD_LOGIC;
    \drp_addr_reg[3]\ : out STD_LOGIC;
    \drp_addr_reg[0]\ : out STD_LOGIC;
    \drp_addr_reg[8]\ : out STD_LOGIC;
    \drp_addr_reg[0]_0\ : out STD_LOGIC;
    \drp_addr_reg[7]\ : out STD_LOGIC;
    \FSM_onehot_state_reg[4]\ : out STD_LOGIC;
    \FSM_onehot_state_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \FSM_onehot_state_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_state_reg[4]_1\ : out STD_LOGIC;
    dac1_drp_we : out STD_LOGIC;
    dac1_dreq_mon : out STD_LOGIC;
    \FSM_onehot_state_reg[4]_2\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \FSM_onehot_state_reg[4]_3\ : out STD_LOGIC;
    \FSM_onehot_state_reg[4]_4\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \FSM_onehot_state_reg[4]_5\ : out STD_LOGIC;
    \FSM_onehot_state_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_state_reg[4]_6\ : out STD_LOGIC;
    \FSM_onehot_state_reg[2]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_state_reg[4]_7\ : out STD_LOGIC;
    adc0_drp_we : out STD_LOGIC;
    adc1_drp_we : out STD_LOGIC;
    adc3_drp_we : out STD_LOGIC;
    adc2_dreq_mon : out STD_LOGIC;
    adc3_dreq_mon : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    access_type_reg_5 : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    access_type_reg_6 : in STD_LOGIC;
    access_type_reg_7 : in STD_LOGIC;
    access_type_reg_8 : in STD_LOGIC;
    access_type_reg_9 : in STD_LOGIC;
    access_type_reg_10 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dummy_read_req_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[0]\ : in STD_LOGIC;
    dac0_drp_rdy : in STD_LOGIC;
    bank2_write : in STD_LOGIC;
    bank2_read : in STD_LOGIC;
    bank4_read : in STD_LOGIC;
    bank4_write : in STD_LOGIC;
    \FSM_onehot_state_reg[3]\ : in STD_LOGIC;
    user_drp_drdy : in STD_LOGIC;
    bank10_write : in STD_LOGIC;
    bank10_read : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_0\ : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_1\ : in STD_LOGIC;
    bank12_read : in STD_LOGIC;
    bank12_write : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_2\ : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_3\ : in STD_LOGIC;
    bank14_read : in STD_LOGIC;
    bank14_write : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_4\ : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_5\ : in STD_LOGIC;
    bank16_read : in STD_LOGIC;
    bank16_write : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_6\ : in STD_LOGIC;
    \FSM_onehot_state_reg[3]_7\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_state_reg[4]_8\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_state_reg[4]_9\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_state_reg[4]_10\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_state_reg[4]_11\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_state_reg[4]_12\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_control_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_control_top is
begin
i_adc0_drp_control: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_control
     port map (
      \FSM_onehot_state_reg[3]_0\ => \FSM_onehot_state_reg[3]_0\,
      \FSM_onehot_state_reg[3]_1\ => \FSM_onehot_state_reg[3]_1\,
      \FSM_onehot_state_reg[4]_0\(4 downto 0) => \FSM_onehot_state_reg[4]_2\(4 downto 0),
      \FSM_onehot_state_reg[4]_1\ => \FSM_onehot_state_reg[4]_3\,
      \FSM_onehot_state_reg[4]_2\(2 downto 0) => \FSM_onehot_state_reg[4]_9\(2 downto 0),
      SR(0) => SR(0),
      access_type_reg_0 => access_type_reg_1,
      access_type_reg_1 => access_type_reg_7,
      adc0_drp_we => adc0_drp_we,
      bank10_read => bank10_read,
      bank10_write => bank10_write,
      s_axi_aclk => s_axi_aclk
    );
i_adc1_drp_control: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_control_0
     port map (
      \FSM_onehot_state_reg[3]_0\ => \FSM_onehot_state_reg[3]_2\,
      \FSM_onehot_state_reg[3]_1\ => \FSM_onehot_state_reg[3]_3\,
      \FSM_onehot_state_reg[4]_0\(4 downto 0) => \FSM_onehot_state_reg[4]_4\(4 downto 0),
      \FSM_onehot_state_reg[4]_1\ => \FSM_onehot_state_reg[4]_5\,
      \FSM_onehot_state_reg[4]_2\(2 downto 0) => \FSM_onehot_state_reg[4]_10\(2 downto 0),
      SR(0) => SR(0),
      access_type_reg_0 => access_type_reg_2,
      access_type_reg_1 => access_type_reg_8,
      adc1_drp_we => adc1_drp_we,
      bank12_read => bank12_read,
      bank12_write => bank12_write,
      s_axi_aclk => s_axi_aclk
    );
i_adc2_drp_control: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_control_1
     port map (
      \FSM_onehot_state_reg[2]_0\(2 downto 0) => \FSM_onehot_state_reg[2]_0\(2 downto 0),
      \FSM_onehot_state_reg[3]_0\ => \FSM_onehot_state_reg[3]_4\,
      \FSM_onehot_state_reg[3]_1\ => \FSM_onehot_state_reg[3]_5\,
      \FSM_onehot_state_reg[4]_0\ => \FSM_onehot_state_reg[4]_6\,
      \FSM_onehot_state_reg[4]_1\(2 downto 0) => \FSM_onehot_state_reg[4]_11\(2 downto 0),
      SR(0) => SR(0),
      access_type_reg_0 => access_type_reg_3,
      access_type_reg_1 => access_type_reg_9,
      adc2_dreq_mon => adc2_dreq_mon,
      bank14_read => bank14_read,
      bank14_write => bank14_write,
      s_axi_aclk => s_axi_aclk
    );
i_adc3_drp_control: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_control_2
     port map (
      \FSM_onehot_state_reg[2]_0\(2 downto 0) => \FSM_onehot_state_reg[2]_1\(2 downto 0),
      \FSM_onehot_state_reg[3]_0\ => \FSM_onehot_state_reg[3]_6\,
      \FSM_onehot_state_reg[3]_1\ => \FSM_onehot_state_reg[3]_7\,
      \FSM_onehot_state_reg[4]_0\ => \FSM_onehot_state_reg[4]_7\,
      \FSM_onehot_state_reg[4]_1\(2 downto 0) => \FSM_onehot_state_reg[4]_12\(2 downto 0),
      Q(9 downto 6) => Q(10 downto 7),
      Q(5 downto 0) => Q(5 downto 0),
      SR(0) => SR(0),
      access_type_reg_0 => access_type_reg_4,
      access_type_reg_1 => access_type_reg_10,
      adc3_dreq_mon => adc3_dreq_mon,
      adc3_drp_we => adc3_drp_we,
      bank16_read => bank16_read,
      bank16_write => bank16_write,
      \drp_addr_reg[0]\ => \drp_addr_reg[0]_0\,
      \drp_addr_reg[7]\ => \drp_addr_reg[7]\,
      \drp_addr_reg[8]\ => \drp_addr_reg[8]\,
      s_axi_aclk => s_axi_aclk
    );
i_dac0_drp_control: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_control_3
     port map (
      D(2 downto 0) => D(2 downto 0),
      \FSM_onehot_state_reg[0]_0\ => \FSM_onehot_state_reg[0]\,
      \FSM_onehot_state_reg[4]_0\ => \FSM_onehot_state_reg[4]\,
      \FSM_onehot_state_reg[4]_1\(4 downto 0) => \FSM_onehot_state_reg[4]_0\(4 downto 0),
      Q(3) => Q(7),
      Q(2 downto 0) => Q(4 downto 2),
      SR(0) => SR(0),
      access_type_reg_0 => access_type_reg,
      access_type_reg_1 => access_type_reg_5,
      bank2_read => bank2_read,
      bank2_write => bank2_write,
      dac0_drp_rdy => dac0_drp_rdy,
      \drp_addr_reg[3]\ => \drp_addr_reg[3]\,
      dummy_read_req_reg(0) => dummy_read_req_reg(0),
      s_axi_aclk => s_axi_aclk
    );
i_dac1_drp_control: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_control_4
     port map (
      \FSM_onehot_state_reg[2]_0\(2 downto 0) => \FSM_onehot_state_reg[2]\(2 downto 0),
      \FSM_onehot_state_reg[3]_0\ => \FSM_onehot_state_reg[3]\,
      \FSM_onehot_state_reg[4]_0\ => \FSM_onehot_state_reg[4]_1\,
      \FSM_onehot_state_reg[4]_1\(2 downto 0) => \FSM_onehot_state_reg[4]_8\(2 downto 0),
      Q(7 downto 5) => Q(10 downto 8),
      Q(4) => Q(6),
      Q(3) => Q(4),
      Q(2 downto 0) => Q(2 downto 0),
      SR(0) => SR(0),
      access_type_reg_0 => access_type_reg_0,
      access_type_reg_1 => access_type_reg_6,
      bank4_read => bank4_read,
      bank4_write => bank4_write,
      dac1_dreq_mon => dac1_dreq_mon,
      dac1_drp_we => dac1_drp_we,
      \drp_addr_reg[0]\ => \drp_addr_reg[0]\,
      s_axi_aclk => s_axi_aclk,
      user_drp_drdy => user_drp_drdy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_sync is
  port (
    irq : out STD_LOGIC;
    dac1_irq_en_reg : out STD_LOGIC;
    adc1_irq_en_reg : out STD_LOGIC;
    adc2_irq_en_reg : out STD_LOGIC;
    adc02_irq_en_reg : out STD_LOGIC;
    adc3_irq_en_reg : out STD_LOGIC;
    dac02_irq_en_reg : out STD_LOGIC;
    \adc3_slice0_irq_en_reg[15]\ : out STD_LOGIC;
    \syncstages_ff_reg[4]\ : out STD_LOGIC;
    adc33_irq_sync : out STD_LOGIC_VECTOR ( 0 to 0 );
    \adc3_slice3_irq_en_reg[3]\ : out STD_LOGIC;
    \adc3_slice3_irq_en_reg[15]\ : out STD_LOGIC;
    \adc3_slice3_irq_en_reg[14]\ : out STD_LOGIC;
    adc30_irq_sync : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \adc3_slice2_irq_en_reg[15]\ : out STD_LOGIC;
    \adc3_slice1_irq_en_reg[15]\ : out STD_LOGIC;
    adc31_irq_sync : out STD_LOGIC_VECTOR ( 3 downto 0 );
    adc32_irq_sync : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \syncstages_ff_reg[4]_0\ : out STD_LOGIC;
    \syncstages_ff_reg[4]_1\ : out STD_LOGIC;
    dac00_irq_sync : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dac01_irq_sync : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \dac0_slice3_irq_en_reg[14]\ : out STD_LOGIC;
    \dac0_slice3_irq_en_reg[15]\ : out STD_LOGIC;
    dac02_irq_sync : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \adc2_slice0_irq_en_reg[3]\ : out STD_LOGIC;
    \adc2_slice2_irq_en_reg[15]\ : out STD_LOGIC;
    \adc2_slice3_irq_en_reg[15]\ : out STD_LOGIC;
    \adc2_slice1_irq_en_reg[15]\ : out STD_LOGIC;
    adc21_irq_sync : out STD_LOGIC_VECTOR ( 3 downto 0 );
    adc23_irq_sync : out STD_LOGIC_VECTOR ( 0 to 0 );
    \adc2_slice3_irq_en_reg[3]\ : out STD_LOGIC;
    \adc2_slice3_irq_en_reg[15]_0\ : out STD_LOGIC;
    \adc2_slice3_irq_en_reg[14]\ : out STD_LOGIC;
    adc22_irq_sync : out STD_LOGIC_VECTOR ( 3 downto 0 );
    adc20_irq_sync : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \adc2_slice0_irq_en_reg[3]_0\ : out STD_LOGIC;
    \adc0_slice2_irq_en_reg[15]\ : out STD_LOGIC;
    \syncstages_ff_reg[4]_2\ : out STD_LOGIC;
    \syncstages_ff_reg[4]_3\ : out STD_LOGIC;
    \adc0_slice1_irq_en_reg[15]\ : out STD_LOGIC;
    adc00_irq_sync : out STD_LOGIC_VECTOR ( 3 downto 0 );
    adc01_irq_sync : out STD_LOGIC_VECTOR ( 3 downto 0 );
    adc02_irq_sync : out STD_LOGIC_VECTOR ( 3 downto 0 );
    adc03_irq_sync : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \adc0_slice3_irq_en_reg[3]\ : out STD_LOGIC;
    \adc0_slice3_irq_en_reg[15]\ : out STD_LOGIC;
    \syncstages_ff_reg[4]_4\ : out STD_LOGIC;
    \syncstages_ff_reg[4]_5\ : out STD_LOGIC;
    \syncstages_ff_reg[4]_6\ : out STD_LOGIC;
    \syncstages_ff_reg[4]_7\ : out STD_LOGIC;
    dac11_irq_sync : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dac13_irq_sync : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dac1_slice3_irq_en_reg[15]\ : out STD_LOGIC;
    dac12_irq_sync : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dac10_irq_sync : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \syncstages_ff_reg[4]_8\ : out STD_LOGIC;
    adc13_irq_en_reg : out STD_LOGIC;
    \adc1_slice0_irq_en_reg[3]\ : out STD_LOGIC;
    adc11_irq_sync : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \adc1_slice1_irq_en_reg[15]\ : out STD_LOGIC;
    adc12_irq_sync : out STD_LOGIC_VECTOR ( 3 downto 0 );
    adc10_irq_sync : out STD_LOGIC_VECTOR ( 3 downto 0 );
    adc13_irq_sync : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \adc1_slice3_irq_en_reg[15]\ : out STD_LOGIC;
    \adc1_slice3_irq_en_reg[3]\ : out STD_LOGIC;
    \dac0_slice1_irq_en_reg[14]\ : out STD_LOGIC;
    irq_0 : in STD_LOGIC;
    irq_enables : in STD_LOGIC_VECTOR ( 6 downto 0 );
    adc30_irq_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc33_irq_en : in STD_LOGIC;
    adc33_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data[0]_i_50\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc30_overvol_irq : in STD_LOGIC;
    adc32_irq_en : in STD_LOGIC;
    adc31_irq_en : in STD_LOGIC;
    \IP2Bus_Data[1]_i_19\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc31_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data[2]_i_52\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[2]_i_52_0\ : in STD_LOGIC;
    p_34_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dac0_powerup_state_irq : in STD_LOGIC;
    irq_INST_0_i_32_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    irq_INST_0_i_32_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[15]_i_39\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[2]_i_25\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc20_irq_en : in STD_LOGIC;
    adc22_irq_en : in STD_LOGIC;
    adc23_irq_en : in STD_LOGIC;
    adc21_irq_en : in STD_LOGIC;
    \IP2Bus_Data[1]_i_34\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc21_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data[15]_i_93\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc23_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data[2]_i_56\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc22_overvol_irq : in STD_LOGIC;
    irq_INST_0_i_22_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc20_overvol_irq : in STD_LOGIC;
    adc02_irq_en : in STD_LOGIC;
    adc01_irq_en : in STD_LOGIC;
    irq_INST_0_i_26_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc00_irq_en : in STD_LOGIC;
    adc00_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data[1]_i_14\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc01_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data[2]_i_31\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc02_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data[15]_i_44\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc03_irq_en : in STD_LOGIC;
    adc03_overvol_irq : in STD_LOGIC;
    dac10_irq_en : in STD_LOGIC;
    dac12_irq_en : in STD_LOGIC;
    dac13_irq_en : in STD_LOGIC;
    dac11_irq_en : in STD_LOGIC;
    \IP2Bus_Data[1]_i_27\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[15]_i_76\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[2]_i_23\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[0]_i_58\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc10_irq_en : in STD_LOGIC;
    adc11_irq_en : in STD_LOGIC;
    \IP2Bus_Data[1]_i_37\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc11_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data[2]_i_39\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc12_overvol_irq : in STD_LOGIC;
    adc12_irq_en : in STD_LOGIC;
    irq_INST_0_i_10_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc10_overvol_irq : in STD_LOGIC;
    adc13_irq_en : in STD_LOGIC;
    \IP2Bus_Data[15]_i_58\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc13_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data[1]_i_24\ : in STD_LOGIC;
    \IP2Bus_Data[1]_i_24_0\ : in STD_LOGIC;
    dac00_status : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    dac01_status : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dac02_status : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dac03_status : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dac10_status : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dac11_status : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dac12_status : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dac13_status : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc00_status : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc01_status : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc02_status : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc03_status : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc10_status : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc11_status : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc12_status : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc13_status : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc20_status : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc21_status : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc22_status : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc23_status : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc30_status : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc31_status : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc32_status : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc33_status : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_sync;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_sync is
  signal \^adc00_irq_sync\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^adc01_irq_sync\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^adc02_irq_en_reg\ : STD_LOGIC;
  signal \^adc02_irq_sync\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^adc03_irq_sync\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal adc03_stat_sync : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \^adc0_slice1_irq_en_reg[15]\ : STD_LOGIC;
  signal \^adc0_slice2_irq_en_reg[15]\ : STD_LOGIC;
  signal \^adc10_irq_sync\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^adc11_irq_sync\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^adc12_irq_sync\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^adc13_irq_en_reg\ : STD_LOGIC;
  signal \^adc13_irq_sync\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal adc13_stat_sync : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \^adc1_irq_en_reg\ : STD_LOGIC;
  signal \^adc1_slice0_irq_en_reg[3]\ : STD_LOGIC;
  signal \^adc20_irq_sync\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal adc20_stat_sync : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^adc21_irq_sync\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^adc22_irq_sync\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal adc23_stat_sync : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \^adc2_irq_en_reg\ : STD_LOGIC;
  signal \^adc2_slice0_irq_en_reg[3]\ : STD_LOGIC;
  signal \^adc2_slice1_irq_en_reg[15]\ : STD_LOGIC;
  signal \^adc2_slice2_irq_en_reg[15]\ : STD_LOGIC;
  signal \^adc2_slice3_irq_en_reg[15]\ : STD_LOGIC;
  signal \^adc30_irq_sync\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^adc31_irq_sync\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^adc32_irq_sync\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal adc33_stat_sync : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \^adc3_irq_en_reg\ : STD_LOGIC;
  signal \^adc3_slice0_irq_en_reg[15]\ : STD_LOGIC;
  signal \^adc3_slice1_irq_en_reg[15]\ : STD_LOGIC;
  signal \^adc3_slice2_irq_en_reg[15]\ : STD_LOGIC;
  signal \^dac00_irq_sync\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dac01_irq_sync\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dac02_irq_en_reg\ : STD_LOGIC;
  signal \^dac02_irq_sync\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal dac03_stat_sync : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dac10_irq_sync\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dac11_irq_sync\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dac12_irq_sync\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dac13_irq_sync\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dac13_stat_sync : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^dac1_irq_en_reg\ : STD_LOGIC;
  signal irq_INST_0_i_17_n_0 : STD_LOGIC;
  signal irq_INST_0_i_18_n_0 : STD_LOGIC;
  signal irq_INST_0_i_19_n_0 : STD_LOGIC;
  signal irq_INST_0_i_20_n_0 : STD_LOGIC;
  signal irq_INST_0_i_21_n_0 : STD_LOGIC;
  signal irq_INST_0_i_30_n_0 : STD_LOGIC;
  signal irq_INST_0_i_32_n_0 : STD_LOGIC;
  signal irq_INST_0_i_35_n_0 : STD_LOGIC;
  signal irq_INST_0_i_36_n_0 : STD_LOGIC;
  signal irq_INST_0_i_37_n_0 : STD_LOGIC;
  signal irq_INST_0_i_38_n_0 : STD_LOGIC;
  signal irq_INST_0_i_39_n_0 : STD_LOGIC;
  signal irq_INST_0_i_3_n_0 : STD_LOGIC;
  signal irq_INST_0_i_40_n_0 : STD_LOGIC;
  signal irq_INST_0_i_41_n_0 : STD_LOGIC;
  signal irq_INST_0_i_42_n_0 : STD_LOGIC;
  signal irq_INST_0_i_46_n_0 : STD_LOGIC;
  signal irq_INST_0_i_47_n_0 : STD_LOGIC;
  signal irq_INST_0_i_48_n_0 : STD_LOGIC;
  signal irq_INST_0_i_49_n_0 : STD_LOGIC;
  signal irq_INST_0_i_4_n_0 : STD_LOGIC;
  signal irq_INST_0_i_51_n_0 : STD_LOGIC;
  signal irq_INST_0_i_8_n_0 : STD_LOGIC;
  signal \^syncstages_ff_reg[4]\ : STD_LOGIC;
  signal \^syncstages_ff_reg[4]_0\ : STD_LOGIC;
  signal \^syncstages_ff_reg[4]_1\ : STD_LOGIC;
  signal \^syncstages_ff_reg[4]_2\ : STD_LOGIC;
  signal \^syncstages_ff_reg[4]_3\ : STD_LOGIC;
  signal \^syncstages_ff_reg[4]_4\ : STD_LOGIC;
  signal \^syncstages_ff_reg[4]_5\ : STD_LOGIC;
  signal \^syncstages_ff_reg[4]_6\ : STD_LOGIC;
  signal \^syncstages_ff_reg[4]_7\ : STD_LOGIC;
  signal \^syncstages_ff_reg[4]_8\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_100\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_101\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_86\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_96\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \IP2Bus_Data[3]_i_51\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \IP2Bus_Data[3]_i_69\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \IP2Bus_Data[3]_i_70\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \IP2Bus_Data[3]_i_77\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of irq_INST_0_i_15 : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of irq_INST_0_i_19 : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of irq_INST_0_i_22 : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of irq_INST_0_i_33 : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of irq_INST_0_i_38 : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of irq_INST_0_i_42 : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of irq_INST_0_i_45 : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of irq_INST_0_i_48 : label is "soft_lutpair400";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of sync_adc00_data_irq : label is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of sync_adc00_data_irq : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of sync_adc00_data_irq : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of sync_adc00_data_irq : label is 0;
  attribute VERSION : integer;
  attribute VERSION of sync_adc00_data_irq : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of sync_adc00_data_irq : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of sync_adc00_data_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc00_fifo_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc00_fifo_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc00_fifo_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc00_fifo_irq : label is 0;
  attribute VERSION of sync_adc00_fifo_irq : label is 0;
  attribute XPM_CDC of sync_adc00_fifo_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc00_fifo_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc00_over_range : label is 5;
  attribute INIT_SYNC_FF of sync_adc00_over_range : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc00_over_range : label is 0;
  attribute SRC_INPUT_REG of sync_adc00_over_range : label is 0;
  attribute VERSION of sync_adc00_over_range : label is 0;
  attribute XPM_CDC of sync_adc00_over_range : label is "SINGLE";
  attribute XPM_MODULE of sync_adc00_over_range : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc00_over_vol : label is 5;
  attribute INIT_SYNC_FF of sync_adc00_over_vol : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc00_over_vol : label is 0;
  attribute SRC_INPUT_REG of sync_adc00_over_vol : label is 0;
  attribute VERSION of sync_adc00_over_vol : label is 0;
  attribute XPM_CDC of sync_adc00_over_vol : label is "SINGLE";
  attribute XPM_MODULE of sync_adc00_over_vol : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc01_data_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc01_data_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc01_data_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc01_data_irq : label is 0;
  attribute VERSION of sync_adc01_data_irq : label is 0;
  attribute XPM_CDC of sync_adc01_data_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc01_data_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc01_fifo_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc01_fifo_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc01_fifo_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc01_fifo_irq : label is 0;
  attribute VERSION of sync_adc01_fifo_irq : label is 0;
  attribute XPM_CDC of sync_adc01_fifo_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc01_fifo_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc01_over_range : label is 5;
  attribute INIT_SYNC_FF of sync_adc01_over_range : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc01_over_range : label is 0;
  attribute SRC_INPUT_REG of sync_adc01_over_range : label is 0;
  attribute VERSION of sync_adc01_over_range : label is 0;
  attribute XPM_CDC of sync_adc01_over_range : label is "SINGLE";
  attribute XPM_MODULE of sync_adc01_over_range : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc01_over_vol : label is 5;
  attribute INIT_SYNC_FF of sync_adc01_over_vol : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc01_over_vol : label is 0;
  attribute SRC_INPUT_REG of sync_adc01_over_vol : label is 0;
  attribute VERSION of sync_adc01_over_vol : label is 0;
  attribute XPM_CDC of sync_adc01_over_vol : label is "SINGLE";
  attribute XPM_MODULE of sync_adc01_over_vol : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc02_data_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc02_data_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc02_data_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc02_data_irq : label is 0;
  attribute VERSION of sync_adc02_data_irq : label is 0;
  attribute XPM_CDC of sync_adc02_data_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc02_data_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc02_fifo_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc02_fifo_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc02_fifo_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc02_fifo_irq : label is 0;
  attribute VERSION of sync_adc02_fifo_irq : label is 0;
  attribute XPM_CDC of sync_adc02_fifo_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc02_fifo_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc02_over_range : label is 5;
  attribute INIT_SYNC_FF of sync_adc02_over_range : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc02_over_range : label is 0;
  attribute SRC_INPUT_REG of sync_adc02_over_range : label is 0;
  attribute VERSION of sync_adc02_over_range : label is 0;
  attribute XPM_CDC of sync_adc02_over_range : label is "SINGLE";
  attribute XPM_MODULE of sync_adc02_over_range : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc02_over_vol : label is 5;
  attribute INIT_SYNC_FF of sync_adc02_over_vol : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc02_over_vol : label is 0;
  attribute SRC_INPUT_REG of sync_adc02_over_vol : label is 0;
  attribute VERSION of sync_adc02_over_vol : label is 0;
  attribute XPM_CDC of sync_adc02_over_vol : label is "SINGLE";
  attribute XPM_MODULE of sync_adc02_over_vol : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc03_data_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc03_data_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc03_data_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc03_data_irq : label is 0;
  attribute VERSION of sync_adc03_data_irq : label is 0;
  attribute XPM_CDC of sync_adc03_data_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc03_data_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc03_fifo_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc03_fifo_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc03_fifo_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc03_fifo_irq : label is 0;
  attribute VERSION of sync_adc03_fifo_irq : label is 0;
  attribute XPM_CDC of sync_adc03_fifo_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc03_fifo_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc03_over_range : label is 5;
  attribute INIT_SYNC_FF of sync_adc03_over_range : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc03_over_range : label is 0;
  attribute SRC_INPUT_REG of sync_adc03_over_range : label is 0;
  attribute VERSION of sync_adc03_over_range : label is 0;
  attribute XPM_CDC of sync_adc03_over_range : label is "SINGLE";
  attribute XPM_MODULE of sync_adc03_over_range : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc03_over_vol : label is 5;
  attribute INIT_SYNC_FF of sync_adc03_over_vol : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc03_over_vol : label is 0;
  attribute SRC_INPUT_REG of sync_adc03_over_vol : label is 0;
  attribute VERSION of sync_adc03_over_vol : label is 0;
  attribute XPM_CDC of sync_adc03_over_vol : label is "SINGLE";
  attribute XPM_MODULE of sync_adc03_over_vol : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc10_data_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc10_data_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc10_data_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc10_data_irq : label is 0;
  attribute VERSION of sync_adc10_data_irq : label is 0;
  attribute XPM_CDC of sync_adc10_data_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc10_data_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc10_fifo_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc10_fifo_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc10_fifo_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc10_fifo_irq : label is 0;
  attribute VERSION of sync_adc10_fifo_irq : label is 0;
  attribute XPM_CDC of sync_adc10_fifo_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc10_fifo_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc10_over_range : label is 5;
  attribute INIT_SYNC_FF of sync_adc10_over_range : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc10_over_range : label is 0;
  attribute SRC_INPUT_REG of sync_adc10_over_range : label is 0;
  attribute VERSION of sync_adc10_over_range : label is 0;
  attribute XPM_CDC of sync_adc10_over_range : label is "SINGLE";
  attribute XPM_MODULE of sync_adc10_over_range : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc10_over_vol : label is 5;
  attribute INIT_SYNC_FF of sync_adc10_over_vol : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc10_over_vol : label is 0;
  attribute SRC_INPUT_REG of sync_adc10_over_vol : label is 0;
  attribute VERSION of sync_adc10_over_vol : label is 0;
  attribute XPM_CDC of sync_adc10_over_vol : label is "SINGLE";
  attribute XPM_MODULE of sync_adc10_over_vol : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc11_data_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc11_data_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc11_data_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc11_data_irq : label is 0;
  attribute VERSION of sync_adc11_data_irq : label is 0;
  attribute XPM_CDC of sync_adc11_data_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc11_data_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc11_fifo_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc11_fifo_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc11_fifo_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc11_fifo_irq : label is 0;
  attribute VERSION of sync_adc11_fifo_irq : label is 0;
  attribute XPM_CDC of sync_adc11_fifo_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc11_fifo_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc11_over_range : label is 5;
  attribute INIT_SYNC_FF of sync_adc11_over_range : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc11_over_range : label is 0;
  attribute SRC_INPUT_REG of sync_adc11_over_range : label is 0;
  attribute VERSION of sync_adc11_over_range : label is 0;
  attribute XPM_CDC of sync_adc11_over_range : label is "SINGLE";
  attribute XPM_MODULE of sync_adc11_over_range : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc11_over_vol : label is 5;
  attribute INIT_SYNC_FF of sync_adc11_over_vol : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc11_over_vol : label is 0;
  attribute SRC_INPUT_REG of sync_adc11_over_vol : label is 0;
  attribute VERSION of sync_adc11_over_vol : label is 0;
  attribute XPM_CDC of sync_adc11_over_vol : label is "SINGLE";
  attribute XPM_MODULE of sync_adc11_over_vol : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc12_data_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc12_data_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc12_data_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc12_data_irq : label is 0;
  attribute VERSION of sync_adc12_data_irq : label is 0;
  attribute XPM_CDC of sync_adc12_data_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc12_data_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc12_fifo_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc12_fifo_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc12_fifo_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc12_fifo_irq : label is 0;
  attribute VERSION of sync_adc12_fifo_irq : label is 0;
  attribute XPM_CDC of sync_adc12_fifo_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc12_fifo_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc12_over_range : label is 5;
  attribute INIT_SYNC_FF of sync_adc12_over_range : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc12_over_range : label is 0;
  attribute SRC_INPUT_REG of sync_adc12_over_range : label is 0;
  attribute VERSION of sync_adc12_over_range : label is 0;
  attribute XPM_CDC of sync_adc12_over_range : label is "SINGLE";
  attribute XPM_MODULE of sync_adc12_over_range : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc12_over_vol : label is 5;
  attribute INIT_SYNC_FF of sync_adc12_over_vol : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc12_over_vol : label is 0;
  attribute SRC_INPUT_REG of sync_adc12_over_vol : label is 0;
  attribute VERSION of sync_adc12_over_vol : label is 0;
  attribute XPM_CDC of sync_adc12_over_vol : label is "SINGLE";
  attribute XPM_MODULE of sync_adc12_over_vol : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc13_data_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc13_data_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc13_data_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc13_data_irq : label is 0;
  attribute VERSION of sync_adc13_data_irq : label is 0;
  attribute XPM_CDC of sync_adc13_data_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc13_data_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc13_fifo_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc13_fifo_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc13_fifo_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc13_fifo_irq : label is 0;
  attribute VERSION of sync_adc13_fifo_irq : label is 0;
  attribute XPM_CDC of sync_adc13_fifo_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc13_fifo_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc13_over_range : label is 5;
  attribute INIT_SYNC_FF of sync_adc13_over_range : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc13_over_range : label is 0;
  attribute SRC_INPUT_REG of sync_adc13_over_range : label is 0;
  attribute VERSION of sync_adc13_over_range : label is 0;
  attribute XPM_CDC of sync_adc13_over_range : label is "SINGLE";
  attribute XPM_MODULE of sync_adc13_over_range : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc13_over_vol : label is 5;
  attribute INIT_SYNC_FF of sync_adc13_over_vol : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc13_over_vol : label is 0;
  attribute SRC_INPUT_REG of sync_adc13_over_vol : label is 0;
  attribute VERSION of sync_adc13_over_vol : label is 0;
  attribute XPM_CDC of sync_adc13_over_vol : label is "SINGLE";
  attribute XPM_MODULE of sync_adc13_over_vol : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc20_data_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc20_data_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc20_data_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc20_data_irq : label is 0;
  attribute VERSION of sync_adc20_data_irq : label is 0;
  attribute XPM_CDC of sync_adc20_data_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc20_data_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc20_fifo_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc20_fifo_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc20_fifo_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc20_fifo_irq : label is 0;
  attribute VERSION of sync_adc20_fifo_irq : label is 0;
  attribute XPM_CDC of sync_adc20_fifo_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc20_fifo_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc20_over_range : label is 5;
  attribute INIT_SYNC_FF of sync_adc20_over_range : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc20_over_range : label is 0;
  attribute SRC_INPUT_REG of sync_adc20_over_range : label is 0;
  attribute VERSION of sync_adc20_over_range : label is 0;
  attribute XPM_CDC of sync_adc20_over_range : label is "SINGLE";
  attribute XPM_MODULE of sync_adc20_over_range : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc20_over_vol : label is 5;
  attribute INIT_SYNC_FF of sync_adc20_over_vol : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc20_over_vol : label is 0;
  attribute SRC_INPUT_REG of sync_adc20_over_vol : label is 0;
  attribute VERSION of sync_adc20_over_vol : label is 0;
  attribute XPM_CDC of sync_adc20_over_vol : label is "SINGLE";
  attribute XPM_MODULE of sync_adc20_over_vol : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc21_data_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc21_data_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc21_data_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc21_data_irq : label is 0;
  attribute VERSION of sync_adc21_data_irq : label is 0;
  attribute XPM_CDC of sync_adc21_data_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc21_data_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc21_fifo_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc21_fifo_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc21_fifo_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc21_fifo_irq : label is 0;
  attribute VERSION of sync_adc21_fifo_irq : label is 0;
  attribute XPM_CDC of sync_adc21_fifo_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc21_fifo_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc21_over_range : label is 5;
  attribute INIT_SYNC_FF of sync_adc21_over_range : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc21_over_range : label is 0;
  attribute SRC_INPUT_REG of sync_adc21_over_range : label is 0;
  attribute VERSION of sync_adc21_over_range : label is 0;
  attribute XPM_CDC of sync_adc21_over_range : label is "SINGLE";
  attribute XPM_MODULE of sync_adc21_over_range : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc21_over_vol : label is 5;
  attribute INIT_SYNC_FF of sync_adc21_over_vol : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc21_over_vol : label is 0;
  attribute SRC_INPUT_REG of sync_adc21_over_vol : label is 0;
  attribute VERSION of sync_adc21_over_vol : label is 0;
  attribute XPM_CDC of sync_adc21_over_vol : label is "SINGLE";
  attribute XPM_MODULE of sync_adc21_over_vol : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc22_data_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc22_data_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc22_data_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc22_data_irq : label is 0;
  attribute VERSION of sync_adc22_data_irq : label is 0;
  attribute XPM_CDC of sync_adc22_data_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc22_data_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc22_fifo_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc22_fifo_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc22_fifo_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc22_fifo_irq : label is 0;
  attribute VERSION of sync_adc22_fifo_irq : label is 0;
  attribute XPM_CDC of sync_adc22_fifo_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc22_fifo_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc22_over_range : label is 5;
  attribute INIT_SYNC_FF of sync_adc22_over_range : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc22_over_range : label is 0;
  attribute SRC_INPUT_REG of sync_adc22_over_range : label is 0;
  attribute VERSION of sync_adc22_over_range : label is 0;
  attribute XPM_CDC of sync_adc22_over_range : label is "SINGLE";
  attribute XPM_MODULE of sync_adc22_over_range : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc22_over_vol : label is 5;
  attribute INIT_SYNC_FF of sync_adc22_over_vol : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc22_over_vol : label is 0;
  attribute SRC_INPUT_REG of sync_adc22_over_vol : label is 0;
  attribute VERSION of sync_adc22_over_vol : label is 0;
  attribute XPM_CDC of sync_adc22_over_vol : label is "SINGLE";
  attribute XPM_MODULE of sync_adc22_over_vol : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc23_data_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc23_data_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc23_data_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc23_data_irq : label is 0;
  attribute VERSION of sync_adc23_data_irq : label is 0;
  attribute XPM_CDC of sync_adc23_data_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc23_data_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc23_fifo_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc23_fifo_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc23_fifo_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc23_fifo_irq : label is 0;
  attribute VERSION of sync_adc23_fifo_irq : label is 0;
  attribute XPM_CDC of sync_adc23_fifo_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc23_fifo_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc23_over_range : label is 5;
  attribute INIT_SYNC_FF of sync_adc23_over_range : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc23_over_range : label is 0;
  attribute SRC_INPUT_REG of sync_adc23_over_range : label is 0;
  attribute VERSION of sync_adc23_over_range : label is 0;
  attribute XPM_CDC of sync_adc23_over_range : label is "SINGLE";
  attribute XPM_MODULE of sync_adc23_over_range : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc23_over_vol : label is 5;
  attribute INIT_SYNC_FF of sync_adc23_over_vol : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc23_over_vol : label is 0;
  attribute SRC_INPUT_REG of sync_adc23_over_vol : label is 0;
  attribute VERSION of sync_adc23_over_vol : label is 0;
  attribute XPM_CDC of sync_adc23_over_vol : label is "SINGLE";
  attribute XPM_MODULE of sync_adc23_over_vol : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc30_data_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc30_data_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc30_data_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc30_data_irq : label is 0;
  attribute VERSION of sync_adc30_data_irq : label is 0;
  attribute XPM_CDC of sync_adc30_data_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc30_data_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc30_fifo_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc30_fifo_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc30_fifo_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc30_fifo_irq : label is 0;
  attribute VERSION of sync_adc30_fifo_irq : label is 0;
  attribute XPM_CDC of sync_adc30_fifo_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc30_fifo_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc30_over_range : label is 5;
  attribute INIT_SYNC_FF of sync_adc30_over_range : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc30_over_range : label is 0;
  attribute SRC_INPUT_REG of sync_adc30_over_range : label is 0;
  attribute VERSION of sync_adc30_over_range : label is 0;
  attribute XPM_CDC of sync_adc30_over_range : label is "SINGLE";
  attribute XPM_MODULE of sync_adc30_over_range : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc30_over_vol : label is 5;
  attribute INIT_SYNC_FF of sync_adc30_over_vol : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc30_over_vol : label is 0;
  attribute SRC_INPUT_REG of sync_adc30_over_vol : label is 0;
  attribute VERSION of sync_adc30_over_vol : label is 0;
  attribute XPM_CDC of sync_adc30_over_vol : label is "SINGLE";
  attribute XPM_MODULE of sync_adc30_over_vol : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc31_data_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc31_data_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc31_data_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc31_data_irq : label is 0;
  attribute VERSION of sync_adc31_data_irq : label is 0;
  attribute XPM_CDC of sync_adc31_data_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc31_data_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc31_fifo_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc31_fifo_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc31_fifo_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc31_fifo_irq : label is 0;
  attribute VERSION of sync_adc31_fifo_irq : label is 0;
  attribute XPM_CDC of sync_adc31_fifo_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc31_fifo_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc31_over_range : label is 5;
  attribute INIT_SYNC_FF of sync_adc31_over_range : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc31_over_range : label is 0;
  attribute SRC_INPUT_REG of sync_adc31_over_range : label is 0;
  attribute VERSION of sync_adc31_over_range : label is 0;
  attribute XPM_CDC of sync_adc31_over_range : label is "SINGLE";
  attribute XPM_MODULE of sync_adc31_over_range : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc31_over_vol : label is 5;
  attribute INIT_SYNC_FF of sync_adc31_over_vol : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc31_over_vol : label is 0;
  attribute SRC_INPUT_REG of sync_adc31_over_vol : label is 0;
  attribute VERSION of sync_adc31_over_vol : label is 0;
  attribute XPM_CDC of sync_adc31_over_vol : label is "SINGLE";
  attribute XPM_MODULE of sync_adc31_over_vol : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc32_data_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc32_data_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc32_data_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc32_data_irq : label is 0;
  attribute VERSION of sync_adc32_data_irq : label is 0;
  attribute XPM_CDC of sync_adc32_data_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc32_data_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc32_fifo_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc32_fifo_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc32_fifo_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc32_fifo_irq : label is 0;
  attribute VERSION of sync_adc32_fifo_irq : label is 0;
  attribute XPM_CDC of sync_adc32_fifo_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc32_fifo_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc32_over_range : label is 5;
  attribute INIT_SYNC_FF of sync_adc32_over_range : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc32_over_range : label is 0;
  attribute SRC_INPUT_REG of sync_adc32_over_range : label is 0;
  attribute VERSION of sync_adc32_over_range : label is 0;
  attribute XPM_CDC of sync_adc32_over_range : label is "SINGLE";
  attribute XPM_MODULE of sync_adc32_over_range : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc32_over_vol : label is 5;
  attribute INIT_SYNC_FF of sync_adc32_over_vol : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc32_over_vol : label is 0;
  attribute SRC_INPUT_REG of sync_adc32_over_vol : label is 0;
  attribute VERSION of sync_adc32_over_vol : label is 0;
  attribute XPM_CDC of sync_adc32_over_vol : label is "SINGLE";
  attribute XPM_MODULE of sync_adc32_over_vol : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc33_data_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc33_data_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc33_data_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc33_data_irq : label is 0;
  attribute VERSION of sync_adc33_data_irq : label is 0;
  attribute XPM_CDC of sync_adc33_data_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc33_data_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc33_fifo_irq : label is 5;
  attribute INIT_SYNC_FF of sync_adc33_fifo_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc33_fifo_irq : label is 0;
  attribute SRC_INPUT_REG of sync_adc33_fifo_irq : label is 0;
  attribute VERSION of sync_adc33_fifo_irq : label is 0;
  attribute XPM_CDC of sync_adc33_fifo_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_adc33_fifo_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc33_over_range : label is 5;
  attribute INIT_SYNC_FF of sync_adc33_over_range : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc33_over_range : label is 0;
  attribute SRC_INPUT_REG of sync_adc33_over_range : label is 0;
  attribute VERSION of sync_adc33_over_range : label is 0;
  attribute XPM_CDC of sync_adc33_over_range : label is "SINGLE";
  attribute XPM_MODULE of sync_adc33_over_range : label is "TRUE";
  attribute DEST_SYNC_FF of sync_adc33_over_vol : label is 5;
  attribute INIT_SYNC_FF of sync_adc33_over_vol : label is 0;
  attribute SIM_ASSERT_CHK of sync_adc33_over_vol : label is 0;
  attribute SRC_INPUT_REG of sync_adc33_over_vol : label is 0;
  attribute VERSION of sync_adc33_over_vol : label is 0;
  attribute XPM_CDC of sync_adc33_over_vol : label is "SINGLE";
  attribute XPM_MODULE of sync_adc33_over_vol : label is "TRUE";
  attribute DEST_SYNC_FF of sync_dac00_data_irq : label is 5;
  attribute INIT_SYNC_FF of sync_dac00_data_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_dac00_data_irq : label is 0;
  attribute SRC_INPUT_REG of sync_dac00_data_irq : label is 0;
  attribute VERSION of sync_dac00_data_irq : label is 0;
  attribute XPM_CDC of sync_dac00_data_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_dac00_data_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_dac00_fifo_irq : label is 5;
  attribute INIT_SYNC_FF of sync_dac00_fifo_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_dac00_fifo_irq : label is 0;
  attribute SRC_INPUT_REG of sync_dac00_fifo_irq : label is 0;
  attribute VERSION of sync_dac00_fifo_irq : label is 0;
  attribute XPM_CDC of sync_dac00_fifo_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_dac00_fifo_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_dac01_data_irq : label is 5;
  attribute INIT_SYNC_FF of sync_dac01_data_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_dac01_data_irq : label is 0;
  attribute SRC_INPUT_REG of sync_dac01_data_irq : label is 0;
  attribute VERSION of sync_dac01_data_irq : label is 0;
  attribute XPM_CDC of sync_dac01_data_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_dac01_data_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_dac01_fifo_irq : label is 5;
  attribute INIT_SYNC_FF of sync_dac01_fifo_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_dac01_fifo_irq : label is 0;
  attribute SRC_INPUT_REG of sync_dac01_fifo_irq : label is 0;
  attribute VERSION of sync_dac01_fifo_irq : label is 0;
  attribute XPM_CDC of sync_dac01_fifo_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_dac01_fifo_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_dac02_data_irq : label is 5;
  attribute INIT_SYNC_FF of sync_dac02_data_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_dac02_data_irq : label is 0;
  attribute SRC_INPUT_REG of sync_dac02_data_irq : label is 0;
  attribute VERSION of sync_dac02_data_irq : label is 0;
  attribute XPM_CDC of sync_dac02_data_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_dac02_data_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_dac02_fifo_irq : label is 5;
  attribute INIT_SYNC_FF of sync_dac02_fifo_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_dac02_fifo_irq : label is 0;
  attribute SRC_INPUT_REG of sync_dac02_fifo_irq : label is 0;
  attribute VERSION of sync_dac02_fifo_irq : label is 0;
  attribute XPM_CDC of sync_dac02_fifo_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_dac02_fifo_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_dac03_data_irq : label is 5;
  attribute INIT_SYNC_FF of sync_dac03_data_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_dac03_data_irq : label is 0;
  attribute SRC_INPUT_REG of sync_dac03_data_irq : label is 0;
  attribute VERSION of sync_dac03_data_irq : label is 0;
  attribute XPM_CDC of sync_dac03_data_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_dac03_data_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_dac03_fifo_irq : label is 5;
  attribute INIT_SYNC_FF of sync_dac03_fifo_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_dac03_fifo_irq : label is 0;
  attribute SRC_INPUT_REG of sync_dac03_fifo_irq : label is 0;
  attribute VERSION of sync_dac03_fifo_irq : label is 0;
  attribute XPM_CDC of sync_dac03_fifo_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_dac03_fifo_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_dac10_data_irq : label is 5;
  attribute INIT_SYNC_FF of sync_dac10_data_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_dac10_data_irq : label is 0;
  attribute SRC_INPUT_REG of sync_dac10_data_irq : label is 0;
  attribute VERSION of sync_dac10_data_irq : label is 0;
  attribute XPM_CDC of sync_dac10_data_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_dac10_data_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_dac10_fifo_irq : label is 5;
  attribute INIT_SYNC_FF of sync_dac10_fifo_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_dac10_fifo_irq : label is 0;
  attribute SRC_INPUT_REG of sync_dac10_fifo_irq : label is 0;
  attribute VERSION of sync_dac10_fifo_irq : label is 0;
  attribute XPM_CDC of sync_dac10_fifo_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_dac10_fifo_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_dac11_data_irq : label is 5;
  attribute INIT_SYNC_FF of sync_dac11_data_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_dac11_data_irq : label is 0;
  attribute SRC_INPUT_REG of sync_dac11_data_irq : label is 0;
  attribute VERSION of sync_dac11_data_irq : label is 0;
  attribute XPM_CDC of sync_dac11_data_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_dac11_data_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_dac11_fifo_irq : label is 5;
  attribute INIT_SYNC_FF of sync_dac11_fifo_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_dac11_fifo_irq : label is 0;
  attribute SRC_INPUT_REG of sync_dac11_fifo_irq : label is 0;
  attribute VERSION of sync_dac11_fifo_irq : label is 0;
  attribute XPM_CDC of sync_dac11_fifo_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_dac11_fifo_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_dac12_data_irq : label is 5;
  attribute INIT_SYNC_FF of sync_dac12_data_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_dac12_data_irq : label is 0;
  attribute SRC_INPUT_REG of sync_dac12_data_irq : label is 0;
  attribute VERSION of sync_dac12_data_irq : label is 0;
  attribute XPM_CDC of sync_dac12_data_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_dac12_data_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_dac12_fifo_irq : label is 5;
  attribute INIT_SYNC_FF of sync_dac12_fifo_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_dac12_fifo_irq : label is 0;
  attribute SRC_INPUT_REG of sync_dac12_fifo_irq : label is 0;
  attribute VERSION of sync_dac12_fifo_irq : label is 0;
  attribute XPM_CDC of sync_dac12_fifo_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_dac12_fifo_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_dac13_data_irq : label is 5;
  attribute INIT_SYNC_FF of sync_dac13_data_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_dac13_data_irq : label is 0;
  attribute SRC_INPUT_REG of sync_dac13_data_irq : label is 0;
  attribute VERSION of sync_dac13_data_irq : label is 0;
  attribute XPM_CDC of sync_dac13_data_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_dac13_data_irq : label is "TRUE";
  attribute DEST_SYNC_FF of sync_dac13_fifo_irq : label is 5;
  attribute INIT_SYNC_FF of sync_dac13_fifo_irq : label is 0;
  attribute SIM_ASSERT_CHK of sync_dac13_fifo_irq : label is 0;
  attribute SRC_INPUT_REG of sync_dac13_fifo_irq : label is 0;
  attribute VERSION of sync_dac13_fifo_irq : label is 0;
  attribute XPM_CDC of sync_dac13_fifo_irq : label is "SINGLE";
  attribute XPM_MODULE of sync_dac13_fifo_irq : label is "TRUE";
begin
  adc00_irq_sync(3 downto 0) <= \^adc00_irq_sync\(3 downto 0);
  adc01_irq_sync(3 downto 0) <= \^adc01_irq_sync\(3 downto 0);
  adc02_irq_en_reg <= \^adc02_irq_en_reg\;
  adc02_irq_sync(3 downto 0) <= \^adc02_irq_sync\(3 downto 0);
  adc03_irq_sync(1 downto 0) <= \^adc03_irq_sync\(1 downto 0);
  \adc0_slice1_irq_en_reg[15]\ <= \^adc0_slice1_irq_en_reg[15]\;
  \adc0_slice2_irq_en_reg[15]\ <= \^adc0_slice2_irq_en_reg[15]\;
  adc10_irq_sync(3 downto 0) <= \^adc10_irq_sync\(3 downto 0);
  adc11_irq_sync(3 downto 0) <= \^adc11_irq_sync\(3 downto 0);
  adc12_irq_sync(3 downto 0) <= \^adc12_irq_sync\(3 downto 0);
  adc13_irq_en_reg <= \^adc13_irq_en_reg\;
  adc13_irq_sync(1 downto 0) <= \^adc13_irq_sync\(1 downto 0);
  adc1_irq_en_reg <= \^adc1_irq_en_reg\;
  \adc1_slice0_irq_en_reg[3]\ <= \^adc1_slice0_irq_en_reg[3]\;
  adc20_irq_sync(2 downto 0) <= \^adc20_irq_sync\(2 downto 0);
  adc21_irq_sync(3 downto 0) <= \^adc21_irq_sync\(3 downto 0);
  adc22_irq_sync(3 downto 0) <= \^adc22_irq_sync\(3 downto 0);
  adc2_irq_en_reg <= \^adc2_irq_en_reg\;
  \adc2_slice0_irq_en_reg[3]\ <= \^adc2_slice0_irq_en_reg[3]\;
  \adc2_slice1_irq_en_reg[15]\ <= \^adc2_slice1_irq_en_reg[15]\;
  \adc2_slice2_irq_en_reg[15]\ <= \^adc2_slice2_irq_en_reg[15]\;
  \adc2_slice3_irq_en_reg[15]\ <= \^adc2_slice3_irq_en_reg[15]\;
  adc30_irq_sync(3 downto 0) <= \^adc30_irq_sync\(3 downto 0);
  adc31_irq_sync(3 downto 0) <= \^adc31_irq_sync\(3 downto 0);
  adc32_irq_sync(3 downto 0) <= \^adc32_irq_sync\(3 downto 0);
  adc3_irq_en_reg <= \^adc3_irq_en_reg\;
  \adc3_slice0_irq_en_reg[15]\ <= \^adc3_slice0_irq_en_reg[15]\;
  \adc3_slice1_irq_en_reg[15]\ <= \^adc3_slice1_irq_en_reg[15]\;
  \adc3_slice2_irq_en_reg[15]\ <= \^adc3_slice2_irq_en_reg[15]\;
  dac00_irq_sync(1 downto 0) <= \^dac00_irq_sync\(1 downto 0);
  dac01_irq_sync(1 downto 0) <= \^dac01_irq_sync\(1 downto 0);
  dac02_irq_en_reg <= \^dac02_irq_en_reg\;
  dac02_irq_sync(1 downto 0) <= \^dac02_irq_sync\(1 downto 0);
  dac10_irq_sync(1 downto 0) <= \^dac10_irq_sync\(1 downto 0);
  dac11_irq_sync(1 downto 0) <= \^dac11_irq_sync\(1 downto 0);
  dac12_irq_sync(1 downto 0) <= \^dac12_irq_sync\(1 downto 0);
  dac13_irq_sync(0) <= \^dac13_irq_sync\(0);
  dac1_irq_en_reg <= \^dac1_irq_en_reg\;
  \syncstages_ff_reg[4]\ <= \^syncstages_ff_reg[4]\;
  \syncstages_ff_reg[4]_0\ <= \^syncstages_ff_reg[4]_0\;
  \syncstages_ff_reg[4]_1\ <= \^syncstages_ff_reg[4]_1\;
  \syncstages_ff_reg[4]_2\ <= \^syncstages_ff_reg[4]_2\;
  \syncstages_ff_reg[4]_3\ <= \^syncstages_ff_reg[4]_3\;
  \syncstages_ff_reg[4]_4\ <= \^syncstages_ff_reg[4]_4\;
  \syncstages_ff_reg[4]_5\ <= \^syncstages_ff_reg[4]_5\;
  \syncstages_ff_reg[4]_6\ <= \^syncstages_ff_reg[4]_6\;
  \syncstages_ff_reg[4]_7\ <= \^syncstages_ff_reg[4]_7\;
  \syncstages_ff_reg[4]_8\ <= \^syncstages_ff_reg[4]_8\;
\IP2Bus_Data[14]_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_39\(0),
      I1 => dac03_stat_sync(0),
      O => \dac0_slice3_irq_en_reg[14]\
    );
\IP2Bus_Data[14]_i_59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => adc33_stat_sync(2),
      O => \adc3_slice3_irq_en_reg[14]\
    );
\IP2Bus_Data[14]_i_60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_93\(2),
      I1 => adc23_stat_sync(2),
      O => \adc2_slice3_irq_en_reg[14]\
    );
\IP2Bus_Data[15]_i_100\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_76\(1),
      I1 => dac13_stat_sync(1),
      O => \dac1_slice3_irq_en_reg[15]\
    );
\IP2Bus_Data[15]_i_101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_93\(3),
      I1 => adc23_stat_sync(3),
      O => \adc2_slice3_irq_en_reg[15]_0\
    );
\IP2Bus_Data[15]_i_86\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_39\(1),
      I1 => dac03_stat_sync(1),
      O => \dac0_slice3_irq_en_reg[15]\
    );
\IP2Bus_Data[15]_i_89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_44\(3),
      I1 => adc03_stat_sync(3),
      O => \adc0_slice3_irq_en_reg[15]\
    );
\IP2Bus_Data[15]_i_96\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_58\(3),
      I1 => adc13_stat_sync(3),
      O => \adc1_slice3_irq_en_reg[15]\
    );
\IP2Bus_Data[15]_i_97\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(3),
      I1 => adc33_stat_sync(3),
      O => \adc3_slice3_irq_en_reg[15]\
    );
\IP2Bus_Data[1]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0777000000000000"
    )
        port map (
      I0 => irq_INST_0_i_32_1(0),
      I1 => \^dac01_irq_sync\(0),
      I2 => irq_INST_0_i_32_1(1),
      I3 => \^dac01_irq_sync\(1),
      I4 => \IP2Bus_Data[1]_i_24\,
      I5 => \IP2Bus_Data[1]_i_24_0\,
      O => \dac0_slice1_irq_en_reg[14]\
    );
\IP2Bus_Data[1]_i_51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \IP2Bus_Data[1]_i_37\(3),
      I1 => \^adc11_irq_sync\(3),
      I2 => \IP2Bus_Data[1]_i_37\(1),
      I3 => \^adc11_irq_sync\(1),
      I4 => irq_INST_0_i_18_n_0,
      O => \adc1_slice1_irq_en_reg[15]\
    );
\IP2Bus_Data[3]_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => irq_INST_0_i_22_0(1),
      I1 => adc20_stat_sync(1),
      O => \adc2_slice0_irq_en_reg[3]_0\
    );
\IP2Bus_Data[3]_i_69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => adc33_stat_sync(1),
      O => \adc3_slice3_irq_en_reg[3]\
    );
\IP2Bus_Data[3]_i_70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_93\(1),
      I1 => adc23_stat_sync(1),
      O => \adc2_slice3_irq_en_reg[3]\
    );
\IP2Bus_Data[3]_i_75\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_58\(1),
      I1 => adc13_stat_sync(1),
      O => \adc1_slice3_irq_en_reg[3]\
    );
\IP2Bus_Data[3]_i_77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_44\(1),
      I1 => adc03_stat_sync(1),
      O => \adc0_slice3_irq_en_reg[3]\
    );
irq_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEA"
    )
        port map (
      I0 => \^dac1_irq_en_reg\,
      I1 => irq_0,
      I2 => irq_enables(6),
      I3 => \^adc1_irq_en_reg\,
      I4 => irq_INST_0_i_3_n_0,
      O => irq
    );
irq_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A8AAAA88A888A8"
    )
        port map (
      I0 => irq_enables(1),
      I1 => irq_INST_0_i_4_n_0,
      I2 => dac10_irq_en,
      I3 => \^syncstages_ff_reg[4]_4\,
      I4 => \^syncstages_ff_reg[4]_5\,
      I5 => dac12_irq_en,
      O => \^dac1_irq_en_reg\
    );
irq_INST_0_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => irq_INST_0_i_10_0(1),
      I1 => \^adc10_irq_sync\(1),
      I2 => irq_INST_0_i_10_0(2),
      I3 => \^adc10_irq_sync\(2),
      I4 => irq_INST_0_i_20_n_0,
      O => \^adc1_slice0_irq_en_reg[3]\
    );
irq_INST_0_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA88A888A888A8"
    )
        port map (
      I0 => irq_enables(4),
      I1 => irq_INST_0_i_21_n_0,
      I2 => adc20_irq_en,
      I3 => \^adc2_slice0_irq_en_reg[3]\,
      I4 => adc22_irq_en,
      I5 => \^adc2_slice2_irq_en_reg[15]\,
      O => \^adc2_irq_en_reg\
    );
irq_INST_0_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7000700000007000"
    )
        port map (
      I0 => \^adc0_slice2_irq_en_reg[15]\,
      I1 => adc02_irq_en,
      I2 => \^syncstages_ff_reg[4]_2\,
      I3 => \^syncstages_ff_reg[4]_3\,
      I4 => adc01_irq_en,
      I5 => \^adc0_slice1_irq_en_reg[15]\,
      O => \^adc02_irq_en_reg\
    );
irq_INST_0_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20AAAAAA"
    )
        port map (
      I0 => irq_enables(5),
      I1 => \^adc3_slice0_irq_en_reg[15]\,
      I2 => adc30_irq_en,
      I3 => \^syncstages_ff_reg[4]\,
      I4 => irq_INST_0_i_30_n_0,
      O => \^adc3_irq_en_reg\
    );
irq_INST_0_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000DDD"
    )
        port map (
      I0 => p_34_in(2),
      I1 => \^syncstages_ff_reg[4]_0\,
      I2 => p_34_in(4),
      I3 => dac0_powerup_state_irq,
      I4 => irq_INST_0_i_32_n_0,
      O => \^dac02_irq_en_reg\
    );
irq_INST_0_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => dac13_stat_sync(1),
      I1 => \IP2Bus_Data[15]_i_76\(1),
      I2 => \^dac13_irq_sync\(0),
      I3 => \IP2Bus_Data[15]_i_76\(0),
      O => \^syncstages_ff_reg[4]_6\
    );
irq_INST_0_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => \^dac11_irq_sync\(1),
      I1 => \IP2Bus_Data[1]_i_27\(1),
      I2 => \^dac11_irq_sync\(0),
      I3 => \IP2Bus_Data[1]_i_27\(0),
      O => \^syncstages_ff_reg[4]_7\
    );
irq_INST_0_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^adc12_irq_sync\(1),
      I1 => \IP2Bus_Data[2]_i_39\(1),
      I2 => \^adc12_irq_sync\(2),
      I3 => \IP2Bus_Data[2]_i_39\(2),
      O => irq_INST_0_i_17_n_0
    );
irq_INST_0_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^adc11_irq_sync\(2),
      I1 => \IP2Bus_Data[1]_i_37\(2),
      I2 => adc11_overvol_irq,
      I3 => \IP2Bus_Data[1]_i_37\(0),
      O => irq_INST_0_i_18_n_0
    );
irq_INST_0_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => adc13_stat_sync(3),
      I1 => \IP2Bus_Data[15]_i_58\(3),
      I2 => adc13_overvol_irq,
      I3 => \IP2Bus_Data[15]_i_58\(0),
      O => irq_INST_0_i_19_n_0
    );
irq_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA2AAA2AAA2AAA"
    )
        port map (
      I0 => irq_enables(3),
      I1 => \^syncstages_ff_reg[4]_8\,
      I2 => irq_INST_0_i_8_n_0,
      I3 => \^adc13_irq_en_reg\,
      I4 => adc10_irq_en,
      I5 => \^adc1_slice0_irq_en_reg[3]\,
      O => \^adc1_irq_en_reg\
    );
irq_INST_0_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^adc10_irq_sync\(3),
      I1 => irq_INST_0_i_10_0(3),
      I2 => adc10_overvol_irq,
      I3 => irq_INST_0_i_10_0(0),
      O => irq_INST_0_i_20_n_0
    );
irq_INST_0_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => adc23_irq_en,
      I1 => \^adc2_slice3_irq_en_reg[15]\,
      I2 => \^adc2_slice1_irq_en_reg[15]\,
      I3 => adc21_irq_en,
      O => irq_INST_0_i_21_n_0
    );
irq_INST_0_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000777"
    )
        port map (
      I0 => irq_INST_0_i_22_0(1),
      I1 => adc20_stat_sync(1),
      I2 => irq_INST_0_i_22_0(2),
      I3 => \^adc20_irq_sync\(1),
      I4 => irq_INST_0_i_35_n_0,
      O => \^adc2_slice0_irq_en_reg[3]\
    );
irq_INST_0_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_56\(3),
      I1 => \^adc22_irq_sync\(3),
      I2 => \IP2Bus_Data[2]_i_56\(2),
      I3 => \^adc22_irq_sync\(2),
      I4 => irq_INST_0_i_36_n_0,
      O => \^adc2_slice2_irq_en_reg[15]\
    );
irq_INST_0_i_24: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_31\(3),
      I1 => \^adc02_irq_sync\(3),
      I2 => \IP2Bus_Data[2]_i_31\(2),
      I3 => \^adc02_irq_sync\(2),
      I4 => irq_INST_0_i_37_n_0,
      O => \^adc0_slice2_irq_en_reg[15]\
    );
irq_INST_0_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00151515FFFFFFFF"
    )
        port map (
      I0 => irq_INST_0_i_38_n_0,
      I1 => \^adc03_irq_sync\(1),
      I2 => \IP2Bus_Data[15]_i_44\(2),
      I3 => adc03_stat_sync(3),
      I4 => \IP2Bus_Data[15]_i_44\(3),
      I5 => adc03_irq_en,
      O => \^syncstages_ff_reg[4]_2\
    );
irq_INST_0_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00151515FFFFFFFF"
    )
        port map (
      I0 => irq_INST_0_i_39_n_0,
      I1 => \^adc00_irq_sync\(1),
      I2 => irq_INST_0_i_26_0(1),
      I3 => \^adc00_irq_sync\(2),
      I4 => irq_INST_0_i_26_0(2),
      I5 => adc00_irq_en,
      O => \^syncstages_ff_reg[4]_3\
    );
irq_INST_0_i_27: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000777"
    )
        port map (
      I0 => \IP2Bus_Data[1]_i_14\(3),
      I1 => \^adc01_irq_sync\(3),
      I2 => \IP2Bus_Data[1]_i_14\(2),
      I3 => \^adc01_irq_sync\(2),
      I4 => irq_INST_0_i_40_n_0,
      O => \^adc0_slice1_irq_en_reg[15]\
    );
irq_INST_0_i_28: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000777"
    )
        port map (
      I0 => \IP2Bus_Data[0]_i_50\(3),
      I1 => \^adc30_irq_sync\(3),
      I2 => \IP2Bus_Data[0]_i_50\(0),
      I3 => adc30_overvol_irq,
      I4 => irq_INST_0_i_41_n_0,
      O => \^adc3_slice0_irq_en_reg[15]\
    );
irq_INST_0_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00151515FFFFFFFF"
    )
        port map (
      I0 => irq_INST_0_i_42_n_0,
      I1 => adc33_stat_sync(2),
      I2 => Q(2),
      I3 => adc33_stat_sync(3),
      I4 => Q(3),
      I5 => adc33_irq_en,
      O => \^syncstages_ff_reg[4]\
    );
irq_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEFFAEFFFFFFAE"
    )
        port map (
      I0 => \^adc2_irq_en_reg\,
      I1 => irq_enables(2),
      I2 => \^adc02_irq_en_reg\,
      I3 => \^adc3_irq_en_reg\,
      I4 => irq_enables(0),
      I5 => \^dac02_irq_en_reg\,
      O => irq_INST_0_i_3_n_0
    );
irq_INST_0_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => \^adc3_slice2_irq_en_reg[15]\,
      I1 => adc32_irq_en,
      I2 => adc31_irq_en,
      I3 => \^adc3_slice1_irq_en_reg[15]\,
      O => irq_INST_0_i_30_n_0
    );
irq_INST_0_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => \^dac02_irq_sync\(1),
      I1 => \IP2Bus_Data[2]_i_25\(1),
      I2 => \^dac02_irq_sync\(0),
      I3 => \IP2Bus_Data[2]_i_25\(0),
      O => \^syncstages_ff_reg[4]_0\
    );
irq_INST_0_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \^syncstages_ff_reg[4]_1\,
      I1 => p_34_in(3),
      I2 => p_34_in(0),
      I3 => irq_INST_0_i_46_n_0,
      I4 => p_34_in(1),
      I5 => irq_INST_0_i_47_n_0,
      O => irq_INST_0_i_32_n_0
    );
irq_INST_0_i_33: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \IP2Bus_Data[15]_i_93\(3),
      I1 => adc23_stat_sync(3),
      I2 => \IP2Bus_Data[15]_i_93\(2),
      I3 => adc23_stat_sync(2),
      I4 => irq_INST_0_i_48_n_0,
      O => \^adc2_slice3_irq_en_reg[15]\
    );
irq_INST_0_i_34: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000777"
    )
        port map (
      I0 => \IP2Bus_Data[1]_i_34\(3),
      I1 => \^adc21_irq_sync\(3),
      I2 => \IP2Bus_Data[1]_i_34\(2),
      I3 => \^adc21_irq_sync\(2),
      I4 => irq_INST_0_i_49_n_0,
      O => \^adc2_slice1_irq_en_reg[15]\
    );
irq_INST_0_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^adc20_irq_sync\(2),
      I1 => irq_INST_0_i_22_0(3),
      I2 => adc20_overvol_irq,
      I3 => irq_INST_0_i_22_0(0),
      O => irq_INST_0_i_35_n_0
    );
irq_INST_0_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^adc22_irq_sync\(1),
      I1 => \IP2Bus_Data[2]_i_56\(1),
      I2 => adc22_overvol_irq,
      I3 => \IP2Bus_Data[2]_i_56\(0),
      O => irq_INST_0_i_36_n_0
    );
irq_INST_0_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^adc02_irq_sync\(1),
      I1 => \IP2Bus_Data[2]_i_31\(1),
      I2 => adc02_overvol_irq,
      I3 => \IP2Bus_Data[2]_i_31\(0),
      O => irq_INST_0_i_37_n_0
    );
irq_INST_0_i_38: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => adc03_stat_sync(1),
      I1 => \IP2Bus_Data[15]_i_44\(1),
      I2 => adc03_overvol_irq,
      I3 => \IP2Bus_Data[15]_i_44\(0),
      O => irq_INST_0_i_38_n_0
    );
irq_INST_0_i_39: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^adc00_irq_sync\(3),
      I1 => irq_INST_0_i_26_0(3),
      I2 => adc00_overvol_irq,
      I3 => irq_INST_0_i_26_0(0),
      O => irq_INST_0_i_39_n_0
    );
irq_INST_0_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^syncstages_ff_reg[4]_6\,
      I1 => dac13_irq_en,
      I2 => \^syncstages_ff_reg[4]_7\,
      I3 => dac11_irq_en,
      O => irq_INST_0_i_4_n_0
    );
irq_INST_0_i_40: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^adc01_irq_sync\(1),
      I1 => \IP2Bus_Data[1]_i_14\(1),
      I2 => adc01_overvol_irq,
      I3 => \IP2Bus_Data[1]_i_14\(0),
      O => irq_INST_0_i_40_n_0
    );
irq_INST_0_i_41: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^adc30_irq_sync\(1),
      I1 => \IP2Bus_Data[0]_i_50\(1),
      I2 => \^adc30_irq_sync\(2),
      I3 => \IP2Bus_Data[0]_i_50\(2),
      O => irq_INST_0_i_41_n_0
    );
irq_INST_0_i_42: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => adc33_stat_sync(1),
      I1 => Q(1),
      I2 => adc33_overvol_irq,
      I3 => Q(0),
      O => irq_INST_0_i_42_n_0
    );
irq_INST_0_i_43: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_52\(1),
      I1 => \^adc32_irq_sync\(3),
      I2 => \IP2Bus_Data[2]_i_52\(0),
      I3 => \^adc32_irq_sync\(2),
      I4 => \IP2Bus_Data[2]_i_52_0\,
      O => \^adc3_slice2_irq_en_reg[15]\
    );
irq_INST_0_i_44: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \IP2Bus_Data[1]_i_19\(3),
      I1 => \^adc31_irq_sync\(3),
      I2 => \IP2Bus_Data[1]_i_19\(2),
      I3 => \^adc31_irq_sync\(2),
      I4 => irq_INST_0_i_51_n_0,
      O => \^adc3_slice1_irq_en_reg[15]\
    );
irq_INST_0_i_45: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => dac03_stat_sync(1),
      I1 => \IP2Bus_Data[15]_i_39\(1),
      I2 => dac03_stat_sync(0),
      I3 => \IP2Bus_Data[15]_i_39\(0),
      O => \^syncstages_ff_reg[4]_1\
    );
irq_INST_0_i_46: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => \^dac00_irq_sync\(1),
      I1 => irq_INST_0_i_32_0(1),
      I2 => \^dac00_irq_sync\(0),
      I3 => irq_INST_0_i_32_0(0),
      O => irq_INST_0_i_46_n_0
    );
irq_INST_0_i_47: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => \^dac01_irq_sync\(1),
      I1 => irq_INST_0_i_32_1(1),
      I2 => \^dac01_irq_sync\(0),
      I3 => irq_INST_0_i_32_1(0),
      O => irq_INST_0_i_47_n_0
    );
irq_INST_0_i_48: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => adc23_stat_sync(1),
      I1 => \IP2Bus_Data[15]_i_93\(1),
      I2 => adc23_overvol_irq,
      I3 => \IP2Bus_Data[15]_i_93\(0),
      O => irq_INST_0_i_48_n_0
    );
irq_INST_0_i_49: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^adc21_irq_sync\(1),
      I1 => \IP2Bus_Data[1]_i_34\(1),
      I2 => adc21_overvol_irq,
      I3 => \IP2Bus_Data[1]_i_34\(0),
      O => irq_INST_0_i_49_n_0
    );
irq_INST_0_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => \^dac10_irq_sync\(1),
      I1 => \IP2Bus_Data[0]_i_58\(1),
      I2 => \^dac10_irq_sync\(0),
      I3 => \IP2Bus_Data[0]_i_58\(0),
      O => \^syncstages_ff_reg[4]_4\
    );
irq_INST_0_i_51: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^adc31_irq_sync\(1),
      I1 => \IP2Bus_Data[1]_i_19\(1),
      I2 => adc31_overvol_irq,
      I3 => \IP2Bus_Data[1]_i_19\(0),
      O => irq_INST_0_i_51_n_0
    );
irq_INST_0_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => \^dac12_irq_sync\(1),
      I1 => \IP2Bus_Data[2]_i_23\(1),
      I2 => \^dac12_irq_sync\(0),
      I3 => \IP2Bus_Data[2]_i_23\(0),
      O => \^syncstages_ff_reg[4]_5\
    );
irq_INST_0_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00151515FFFFFFFF"
    )
        port map (
      I0 => irq_INST_0_i_17_n_0,
      I1 => \^adc12_irq_sync\(3),
      I2 => \IP2Bus_Data[2]_i_39\(3),
      I3 => adc12_overvol_irq,
      I4 => \IP2Bus_Data[2]_i_39\(0),
      I5 => adc12_irq_en,
      O => \^syncstages_ff_reg[4]_8\
    );
irq_INST_0_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555577757775777"
    )
        port map (
      I0 => adc11_irq_en,
      I1 => irq_INST_0_i_18_n_0,
      I2 => \^adc11_irq_sync\(1),
      I3 => \IP2Bus_Data[1]_i_37\(1),
      I4 => \^adc11_irq_sync\(3),
      I5 => \IP2Bus_Data[1]_i_37\(3),
      O => irq_INST_0_i_8_n_0
    );
irq_INST_0_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555DDD5DDD5DDD"
    )
        port map (
      I0 => adc13_irq_en,
      I1 => irq_INST_0_i_19_n_0,
      I2 => adc13_stat_sync(1),
      I3 => \IP2Bus_Data[15]_i_58\(1),
      I4 => \^adc13_irq_sync\(1),
      I5 => \IP2Bus_Data[15]_i_58\(2),
      O => \^adc13_irq_en_reg\
    );
sync_adc00_data_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__98\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc00_irq_sync\(2),
      src_clk => '0',
      src_in => adc00_status(2)
    );
sync_adc00_fifo_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__99\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc00_irq_sync\(3),
      src_clk => '0',
      src_in => adc00_status(3)
    );
sync_adc00_over_range: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__97\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc00_irq_sync\(1),
      src_clk => '0',
      src_in => adc00_status(1)
    );
sync_adc00_over_vol: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__96\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc00_irq_sync\(0),
      src_clk => '0',
      src_in => adc00_status(0)
    );
sync_adc01_data_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__102\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc01_irq_sync\(2),
      src_clk => '0',
      src_in => adc01_status(2)
    );
sync_adc01_fifo_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__103\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc01_irq_sync\(3),
      src_clk => '0',
      src_in => adc01_status(3)
    );
sync_adc01_over_range: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__101\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc01_irq_sync\(1),
      src_clk => '0',
      src_in => adc01_status(1)
    );
sync_adc01_over_vol: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__100\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc01_irq_sync\(0),
      src_clk => '0',
      src_in => adc01_status(0)
    );
sync_adc02_data_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__106\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc02_irq_sync\(2),
      src_clk => '0',
      src_in => adc02_status(2)
    );
sync_adc02_fifo_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__107\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc02_irq_sync\(3),
      src_clk => '0',
      src_in => adc02_status(3)
    );
sync_adc02_over_range: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__105\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc02_irq_sync\(1),
      src_clk => '0',
      src_in => adc02_status(1)
    );
sync_adc02_over_vol: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__104\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc02_irq_sync\(0),
      src_clk => '0',
      src_in => adc02_status(0)
    );
sync_adc03_data_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__110\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc03_irq_sync\(1),
      src_clk => '0',
      src_in => adc03_status(2)
    );
sync_adc03_fifo_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__111\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc03_stat_sync(3),
      src_clk => '0',
      src_in => adc03_status(3)
    );
sync_adc03_over_range: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__109\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc03_stat_sync(1),
      src_clk => '0',
      src_in => adc03_status(1)
    );
sync_adc03_over_vol: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__108\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc03_irq_sync\(0),
      src_clk => '0',
      src_in => adc03_status(0)
    );
sync_adc10_data_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__114\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc10_irq_sync\(2),
      src_clk => '0',
      src_in => adc10_status(2)
    );
sync_adc10_fifo_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__115\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc10_irq_sync\(3),
      src_clk => '0',
      src_in => adc10_status(3)
    );
sync_adc10_over_range: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__113\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc10_irq_sync\(1),
      src_clk => '0',
      src_in => adc10_status(1)
    );
sync_adc10_over_vol: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__112\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc10_irq_sync\(0),
      src_clk => '0',
      src_in => adc10_status(0)
    );
sync_adc11_data_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__118\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc11_irq_sync\(2),
      src_clk => '0',
      src_in => adc11_status(2)
    );
sync_adc11_fifo_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__119\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc11_irq_sync\(3),
      src_clk => '0',
      src_in => adc11_status(3)
    );
sync_adc11_over_range: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__117\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc11_irq_sync\(1),
      src_clk => '0',
      src_in => adc11_status(1)
    );
sync_adc11_over_vol: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__116\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc11_irq_sync\(0),
      src_clk => '0',
      src_in => adc11_status(0)
    );
sync_adc12_data_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__122\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc12_irq_sync\(2),
      src_clk => '0',
      src_in => adc12_status(2)
    );
sync_adc12_fifo_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__123\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc12_irq_sync\(3),
      src_clk => '0',
      src_in => adc12_status(3)
    );
sync_adc12_over_range: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__121\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc12_irq_sync\(1),
      src_clk => '0',
      src_in => adc12_status(1)
    );
sync_adc12_over_vol: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__120\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc12_irq_sync\(0),
      src_clk => '0',
      src_in => adc12_status(0)
    );
sync_adc13_data_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__126\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc13_irq_sync\(1),
      src_clk => '0',
      src_in => adc13_status(2)
    );
sync_adc13_fifo_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__127\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc13_stat_sync(3),
      src_clk => '0',
      src_in => adc13_status(3)
    );
sync_adc13_over_range: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__125\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc13_stat_sync(1),
      src_clk => '0',
      src_in => adc13_status(1)
    );
sync_adc13_over_vol: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__124\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc13_irq_sync\(0),
      src_clk => '0',
      src_in => adc13_status(0)
    );
sync_adc20_data_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__130\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc20_irq_sync\(1),
      src_clk => '0',
      src_in => adc20_status(2)
    );
sync_adc20_fifo_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__131\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc20_irq_sync\(2),
      src_clk => '0',
      src_in => adc20_status(3)
    );
sync_adc20_over_range: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__129\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc20_stat_sync(1),
      src_clk => '0',
      src_in => adc20_status(1)
    );
sync_adc20_over_vol: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__128\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc20_irq_sync\(0),
      src_clk => '0',
      src_in => adc20_status(0)
    );
sync_adc21_data_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__134\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc21_irq_sync\(2),
      src_clk => '0',
      src_in => adc21_status(2)
    );
sync_adc21_fifo_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__135\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc21_irq_sync\(3),
      src_clk => '0',
      src_in => adc21_status(3)
    );
sync_adc21_over_range: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__133\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc21_irq_sync\(1),
      src_clk => '0',
      src_in => adc21_status(1)
    );
sync_adc21_over_vol: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__132\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc21_irq_sync\(0),
      src_clk => '0',
      src_in => adc21_status(0)
    );
sync_adc22_data_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__138\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc22_irq_sync\(2),
      src_clk => '0',
      src_in => adc22_status(2)
    );
sync_adc22_fifo_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__139\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc22_irq_sync\(3),
      src_clk => '0',
      src_in => adc22_status(3)
    );
sync_adc22_over_range: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__137\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc22_irq_sync\(1),
      src_clk => '0',
      src_in => adc22_status(1)
    );
sync_adc22_over_vol: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__136\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc22_irq_sync\(0),
      src_clk => '0',
      src_in => adc22_status(0)
    );
sync_adc23_data_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__142\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc23_stat_sync(2),
      src_clk => '0',
      src_in => adc23_status(2)
    );
sync_adc23_fifo_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__143\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc23_stat_sync(3),
      src_clk => '0',
      src_in => adc23_status(3)
    );
sync_adc23_over_range: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__141\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc23_stat_sync(1),
      src_clk => '0',
      src_in => adc23_status(1)
    );
sync_adc23_over_vol: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__140\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc23_irq_sync(0),
      src_clk => '0',
      src_in => adc23_status(0)
    );
sync_adc30_data_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__146\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc30_irq_sync\(2),
      src_clk => '0',
      src_in => adc30_status(2)
    );
sync_adc30_fifo_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__147\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc30_irq_sync\(3),
      src_clk => '0',
      src_in => adc30_status(3)
    );
sync_adc30_over_range: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__145\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc30_irq_sync\(1),
      src_clk => '0',
      src_in => adc30_status(1)
    );
sync_adc30_over_vol: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__144\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc30_irq_sync\(0),
      src_clk => '0',
      src_in => adc30_status(0)
    );
sync_adc31_data_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__150\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc31_irq_sync\(2),
      src_clk => '0',
      src_in => adc31_status(2)
    );
sync_adc31_fifo_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__151\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc31_irq_sync\(3),
      src_clk => '0',
      src_in => adc31_status(3)
    );
sync_adc31_over_range: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__149\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc31_irq_sync\(1),
      src_clk => '0',
      src_in => adc31_status(1)
    );
sync_adc31_over_vol: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__148\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc31_irq_sync\(0),
      src_clk => '0',
      src_in => adc31_status(0)
    );
sync_adc32_data_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__154\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc32_irq_sync\(2),
      src_clk => '0',
      src_in => adc32_status(2)
    );
sync_adc32_fifo_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__155\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc32_irq_sync\(3),
      src_clk => '0',
      src_in => adc32_status(3)
    );
sync_adc32_over_range: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__153\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc32_irq_sync\(1),
      src_clk => '0',
      src_in => adc32_status(1)
    );
sync_adc32_over_vol: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__152\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^adc32_irq_sync\(0),
      src_clk => '0',
      src_in => adc32_status(0)
    );
sync_adc33_data_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__158\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc33_stat_sync(2),
      src_clk => '0',
      src_in => adc33_status(2)
    );
sync_adc33_fifo_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc33_stat_sync(3),
      src_clk => '0',
      src_in => adc33_status(3)
    );
sync_adc33_over_range: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__157\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc33_stat_sync(1),
      src_clk => '0',
      src_in => adc33_status(1)
    );
sync_adc33_over_vol: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__156\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc33_irq_sync(0),
      src_clk => '0',
      src_in => adc33_status(0)
    );
sync_dac00_data_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__80\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^dac00_irq_sync\(0),
      src_clk => '0',
      src_in => dac00_status(0)
    );
sync_dac00_fifo_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__81\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^dac00_irq_sync\(1),
      src_clk => '0',
      src_in => dac00_status(1)
    );
sync_dac01_data_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__82\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^dac01_irq_sync\(0),
      src_clk => '0',
      src_in => dac01_status(0)
    );
sync_dac01_fifo_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__83\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^dac01_irq_sync\(1),
      src_clk => '0',
      src_in => dac01_status(1)
    );
sync_dac02_data_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__84\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^dac02_irq_sync\(0),
      src_clk => '0',
      src_in => dac02_status(0)
    );
sync_dac02_fifo_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__85\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^dac02_irq_sync\(1),
      src_clk => '0',
      src_in => dac02_status(1)
    );
sync_dac03_data_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__86\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => dac03_stat_sync(0),
      src_clk => '0',
      src_in => dac03_status(0)
    );
sync_dac03_fifo_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__87\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => dac03_stat_sync(1),
      src_clk => '0',
      src_in => dac03_status(1)
    );
sync_dac10_data_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__88\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^dac10_irq_sync\(0),
      src_clk => '0',
      src_in => dac10_status(0)
    );
sync_dac10_fifo_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__89\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^dac10_irq_sync\(1),
      src_clk => '0',
      src_in => dac10_status(1)
    );
sync_dac11_data_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__90\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^dac11_irq_sync\(0),
      src_clk => '0',
      src_in => dac11_status(0)
    );
sync_dac11_fifo_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__91\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^dac11_irq_sync\(1),
      src_clk => '0',
      src_in => dac11_status(1)
    );
sync_dac12_data_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__92\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^dac12_irq_sync\(0),
      src_clk => '0',
      src_in => dac12_status(0)
    );
sync_dac12_fifo_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__93\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^dac12_irq_sync\(1),
      src_clk => '0',
      src_in => dac12_status(1)
    );
sync_dac13_data_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__94\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^dac13_irq_sync\(0),
      src_clk => '0',
      src_in => dac13_status(0)
    );
sync_dac13_fifo_irq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__95\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => dac13_stat_sync(1),
      src_clk => '0',
      src_in => dac13_status(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_overvol_irq is
  port (
    s_axi_aresetn_0 : out STD_LOGIC;
    read_ack_tog_r_reg : out STD_LOGIC;
    read_ack_tog_r_reg_0 : out STD_LOGIC;
    \adc3_slice0_irq_en_reg[2]\ : out STD_LOGIC;
    adc30_overvol_irq : out STD_LOGIC;
    adc32_overvol_out_reg_0 : out STD_LOGIC;
    adc32_overvol_irq : out STD_LOGIC;
    \adc2_slice3_irq_en_reg[2]\ : out STD_LOGIC;
    adc23_overvol_irq : out STD_LOGIC;
    \adc2_slice0_irq_en_reg[2]\ : out STD_LOGIC;
    adc20_overvol_irq : out STD_LOGIC;
    \adc0_slice0_irq_en_reg[2]\ : out STD_LOGIC;
    adc00_overvol_irq : out STD_LOGIC;
    \adc0_slice3_irq_en_reg[2]\ : out STD_LOGIC;
    adc03_overvol_irq : out STD_LOGIC;
    \adc1_slice3_irq_en_reg[2]\ : out STD_LOGIC;
    adc13_overvol_irq : out STD_LOGIC;
    adc01_overvol_irq : out STD_LOGIC;
    adc02_overvol_irq : out STD_LOGIC;
    adc10_overvol_irq : out STD_LOGIC;
    adc11_overvol_irq : out STD_LOGIC;
    adc12_overvol_irq : out STD_LOGIC;
    adc21_overvol_irq : out STD_LOGIC;
    adc22_overvol_irq : out STD_LOGIC;
    adc31_overvol_irq : out STD_LOGIC;
    adc33_overvol_irq : out STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    read_ack_tog : in STD_LOGIC;
    read_ack_tog_r : in STD_LOGIC;
    axi_RdAck_i_2 : in STD_LOGIC;
    axi_RdAck_i_2_0 : in STD_LOGIC;
    axi_RdAck_reg : in STD_LOGIC;
    axi_RdAck_reg_0 : in STD_LOGIC;
    axi_RdAck_i_7 : in STD_LOGIC;
    axi_RdAck_i_7_0 : in STD_LOGIC;
    axi_RdAck_i_3 : in STD_LOGIC;
    axi_RdAck_i_3_0 : in STD_LOGIC;
    axi_RdAck_r : in STD_LOGIC;
    axi_RdAck_i_7_1 : in STD_LOGIC;
    axi_RdAck_i_7_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    irq_INST_0_i_43 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc32_irq_sync : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[2]_i_59\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \IP2Bus_Data[2]_i_36\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \IP2Bus_Data[2]_i_12\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \IP2Bus_Data[2]_i_29\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \IP2Bus_Data[2]_i_64\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_read_req_r_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    axi_read_req_r_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_read_req_r_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_read_req_r_reg_2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc00_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc03_overvol_out_reg_0 : in STD_LOGIC;
    adc01_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc02_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc03_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc10_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc13_overvol_out_reg_0 : in STD_LOGIC;
    adc11_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc12_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc13_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc20_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc23_overvol_out_reg_0 : in STD_LOGIC;
    adc21_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc22_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc23_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc30_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc33_overvol_out_reg_0 : in STD_LOGIC;
    adc31_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc33_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_read_req_tog_reg : in STD_LOGIC;
    axi_read_req_tog_reg_0 : in STD_LOGIC;
    axi_read_req_tog_reg_1 : in STD_LOGIC;
    axi_read_req_tog_reg_2 : in STD_LOGIC;
    axi_read_req_tog_reg_3 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_overvol_irq;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_overvol_irq is
  signal \^adc00_overvol_irq\ : STD_LOGIC;
  signal \^adc01_overvol_irq\ : STD_LOGIC;
  signal adc02_overvol_ack : STD_LOGIC;
  signal \^adc02_overvol_irq\ : STD_LOGIC;
  signal \^adc03_overvol_irq\ : STD_LOGIC;
  signal \^adc10_overvol_irq\ : STD_LOGIC;
  signal \^adc11_overvol_irq\ : STD_LOGIC;
  signal \^adc12_overvol_irq\ : STD_LOGIC;
  signal \^adc13_overvol_irq\ : STD_LOGIC;
  signal \^adc20_overvol_irq\ : STD_LOGIC;
  signal \^adc21_overvol_irq\ : STD_LOGIC;
  signal \^adc22_overvol_irq\ : STD_LOGIC;
  signal \^adc23_overvol_irq\ : STD_LOGIC;
  signal \^adc30_overvol_irq\ : STD_LOGIC;
  signal \^adc31_overvol_irq\ : STD_LOGIC;
  signal \^adc32_overvol_irq\ : STD_LOGIC;
  signal \^adc33_overvol_irq\ : STD_LOGIC;
  signal i_adc00_overvol_ack_n_2 : STD_LOGIC;
  signal i_adc01_overvol_ack_n_0 : STD_LOGIC;
  signal i_adc01_overvol_ack_n_1 : STD_LOGIC;
  signal i_adc01_overvol_ack_n_2 : STD_LOGIC;
  signal i_adc02_overvol_ack_n_0 : STD_LOGIC;
  signal i_adc03_overvol_ack_n_0 : STD_LOGIC;
  signal i_adc03_overvol_ack_n_1 : STD_LOGIC;
  signal i_adc10_overvol_ack_n_1 : STD_LOGIC;
  signal i_adc11_overvol_ack_n_0 : STD_LOGIC;
  signal i_adc11_overvol_ack_n_1 : STD_LOGIC;
  signal i_adc12_overvol_ack_n_0 : STD_LOGIC;
  signal i_adc12_overvol_ack_n_1 : STD_LOGIC;
  signal i_adc13_overvol_ack_n_0 : STD_LOGIC;
  signal i_adc13_overvol_ack_n_1 : STD_LOGIC;
  signal i_adc20_overvol_ack_n_0 : STD_LOGIC;
  signal i_adc20_overvol_ack_n_1 : STD_LOGIC;
  signal i_adc20_overvol_ack_n_2 : STD_LOGIC;
  signal i_adc21_overvol_ack_n_0 : STD_LOGIC;
  signal i_adc21_overvol_ack_n_1 : STD_LOGIC;
  signal i_adc22_overvol_ack_n_0 : STD_LOGIC;
  signal i_adc22_overvol_ack_n_1 : STD_LOGIC;
  signal i_adc23_overvol_ack_n_0 : STD_LOGIC;
  signal i_adc23_overvol_ack_n_1 : STD_LOGIC;
  signal i_adc30_overvol_ack_n_0 : STD_LOGIC;
  signal i_adc30_overvol_ack_n_1 : STD_LOGIC;
  signal i_adc30_overvol_ack_n_2 : STD_LOGIC;
  signal i_adc31_overvol_ack_n_0 : STD_LOGIC;
  signal i_adc31_overvol_ack_n_1 : STD_LOGIC;
  signal i_adc32_overvol_ack_n_0 : STD_LOGIC;
  signal i_adc33_overvol_ack_n_2 : STD_LOGIC;
  signal read_ack_tog_0 : STD_LOGIC;
  signal read_ack_tog_r_1 : STD_LOGIC;
  signal \^s_axi_aresetn_0\ : STD_LOGIC;
begin
  adc00_overvol_irq <= \^adc00_overvol_irq\;
  adc01_overvol_irq <= \^adc01_overvol_irq\;
  adc02_overvol_irq <= \^adc02_overvol_irq\;
  adc03_overvol_irq <= \^adc03_overvol_irq\;
  adc10_overvol_irq <= \^adc10_overvol_irq\;
  adc11_overvol_irq <= \^adc11_overvol_irq\;
  adc12_overvol_irq <= \^adc12_overvol_irq\;
  adc13_overvol_irq <= \^adc13_overvol_irq\;
  adc20_overvol_irq <= \^adc20_overvol_irq\;
  adc21_overvol_irq <= \^adc21_overvol_irq\;
  adc22_overvol_irq <= \^adc22_overvol_irq\;
  adc23_overvol_irq <= \^adc23_overvol_irq\;
  adc30_overvol_irq <= \^adc30_overvol_irq\;
  adc31_overvol_irq <= \^adc31_overvol_irq\;
  adc32_overvol_irq <= \^adc32_overvol_irq\;
  adc33_overvol_irq <= \^adc33_overvol_irq\;
  s_axi_aresetn_0 <= \^s_axi_aresetn_0\;
\IP2Bus_Data[2]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_12\(0),
      I1 => \^adc00_overvol_irq\,
      O => \adc0_slice0_irq_en_reg[2]\
    );
\IP2Bus_Data[2]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_29\(0),
      I1 => \^adc03_overvol_irq\,
      O => \adc0_slice3_irq_en_reg[2]\
    );
\IP2Bus_Data[2]_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(0),
      I1 => \^adc30_overvol_irq\,
      O => \adc3_slice0_irq_en_reg[2]\
    );
\IP2Bus_Data[2]_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_36\(0),
      I1 => \^adc20_overvol_irq\,
      O => \adc2_slice0_irq_en_reg[2]\
    );
\IP2Bus_Data[2]_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_59\(0),
      I1 => \^adc23_overvol_irq\,
      O => \adc2_slice3_irq_en_reg[2]\
    );
\IP2Bus_Data[2]_i_68\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \IP2Bus_Data[2]_i_64\(0),
      I1 => \^adc13_overvol_irq\,
      O => \adc1_slice3_irq_en_reg[2]\
    );
adc00_overvol_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_adc00_overvol_ack_n_2,
      Q => \^adc00_overvol_irq\,
      R => '0'
    );
adc01_overvol_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_adc01_overvol_ack_n_2,
      Q => \^adc01_overvol_irq\,
      R => '0'
    );
adc02_overvol_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_adc02_overvol_ack_n_0,
      Q => \^adc02_overvol_irq\,
      R => '0'
    );
adc03_overvol_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_adc03_overvol_ack_n_1,
      Q => \^adc03_overvol_irq\,
      R => '0'
    );
adc10_overvol_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_adc10_overvol_ack_n_1,
      Q => \^adc10_overvol_irq\,
      R => '0'
    );
adc11_overvol_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_adc11_overvol_ack_n_1,
      Q => \^adc11_overvol_irq\,
      R => '0'
    );
adc12_overvol_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_adc12_overvol_ack_n_1,
      Q => \^adc12_overvol_irq\,
      R => '0'
    );
adc13_overvol_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_adc13_overvol_ack_n_1,
      Q => \^adc13_overvol_irq\,
      R => '0'
    );
adc20_overvol_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_adc20_overvol_ack_n_2,
      Q => \^adc20_overvol_irq\,
      R => '0'
    );
adc21_overvol_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_adc21_overvol_ack_n_1,
      Q => \^adc21_overvol_irq\,
      R => '0'
    );
adc22_overvol_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_adc22_overvol_ack_n_1,
      Q => \^adc22_overvol_irq\,
      R => '0'
    );
adc23_overvol_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_adc23_overvol_ack_n_1,
      Q => \^adc23_overvol_irq\,
      R => '0'
    );
adc30_overvol_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_adc30_overvol_ack_n_2,
      Q => \^adc30_overvol_irq\,
      R => '0'
    );
adc31_overvol_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_adc31_overvol_ack_n_1,
      Q => \^adc31_overvol_irq\,
      R => '0'
    );
adc32_overvol_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_adc32_overvol_ack_n_0,
      Q => \^adc32_overvol_irq\,
      R => '0'
    );
adc33_overvol_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_adc33_overvol_ack_n_2,
      Q => \^adc33_overvol_irq\,
      R => '0'
    );
i_adc00_overvol_ack: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_11
     port map (
      adc00_irq_sync(0) => adc00_irq_sync(0),
      adc00_overvol_irq => \^adc00_overvol_irq\,
      adc00_overvol_out_reg => i_adc00_overvol_ack_n_2,
      adc00_overvol_out_reg_0 => adc03_overvol_out_reg_0,
      axi_read_req_r_reg_0(0) => axi_read_req_r_reg(0),
      read_ack_tog_0 => read_ack_tog_0,
      read_ack_tog_r_1 => read_ack_tog_r_1,
      read_ack_tog_r_reg_0 => \^s_axi_aresetn_0\,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
i_adc01_overvol_ack: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_12
     port map (
      adc01_irq_sync(0) => adc01_irq_sync(0),
      adc01_overvol_irq => \^adc01_overvol_irq\,
      adc01_overvol_out_reg => i_adc01_overvol_ack_n_2,
      adc01_overvol_out_reg_0 => adc03_overvol_out_reg_0,
      axi_read_req_r_reg_0(0) => axi_read_req_r_reg(1),
      read_ack_tog_r_reg_0 => i_adc01_overvol_ack_n_1,
      read_ack_tog_r_reg_1 => \^s_axi_aresetn_0\,
      read_ack_tog_reg_0 => i_adc01_overvol_ack_n_0,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
i_adc02_overvol_ack: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_13
     port map (
      adc02_irq_sync(0) => adc02_irq_sync(0),
      adc02_overvol_ack => adc02_overvol_ack,
      adc02_overvol_irq => \^adc02_overvol_irq\,
      adc02_overvol_out_reg => i_adc02_overvol_ack_n_0,
      adc02_overvol_out_reg_0 => adc03_overvol_out_reg_0,
      axi_read_req_r_reg_0(0) => axi_read_req_r_reg(2),
      read_ack_tog_r_reg_0 => \^s_axi_aresetn_0\,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
i_adc03_overvol_ack: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_14
     port map (
      adc03_irq_sync(0) => adc03_irq_sync(0),
      adc03_overvol_irq => \^adc03_overvol_irq\,
      adc03_overvol_out_reg => i_adc03_overvol_ack_n_1,
      adc03_overvol_out_reg_0 => adc03_overvol_out_reg_0,
      axi_RdAck_i_7 => axi_RdAck_i_7,
      axi_RdAck_i_7_0 => axi_RdAck_i_7_0,
      axi_read_req_r_reg_0(0) => axi_read_req_r_reg(3),
      axi_read_req_tog_reg_0 => axi_read_req_tog_reg,
      axi_read_req_tog_reg_1 => axi_read_req_tog_reg_0,
      read_ack_tog_r_reg_0 => i_adc03_overvol_ack_n_0,
      read_ack_tog_r_reg_1 => \^s_axi_aresetn_0\,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
i_adc10_overvol_ack: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_15
     port map (
      adc10_irq_sync(0) => adc10_irq_sync(0),
      adc10_overvol_irq => \^adc10_overvol_irq\,
      adc10_overvol_out_reg => i_adc10_overvol_ack_n_1,
      adc10_overvol_out_reg_0 => adc13_overvol_out_reg_0,
      axi_RdAck_reg => i_adc12_overvol_ack_n_0,
      axi_RdAck_reg_0 => axi_RdAck_reg,
      axi_RdAck_reg_1 => axi_RdAck_reg_0,
      axi_RdAck_reg_2 => i_adc23_overvol_ack_n_0,
      axi_read_req_r_reg_0(0) => axi_read_req_r_reg_0(0),
      read_ack_tog_r_reg_0 => read_ack_tog_r_reg_0,
      read_ack_tog_r_reg_1 => \^s_axi_aresetn_0\,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
i_adc11_overvol_ack: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_16
     port map (
      adc02_overvol_ack => adc02_overvol_ack,
      adc11_irq_sync(0) => adc11_irq_sync(0),
      adc11_overvol_irq => \^adc11_overvol_irq\,
      adc11_overvol_out_reg => i_adc11_overvol_ack_n_1,
      adc11_overvol_out_reg_0 => adc13_overvol_out_reg_0,
      axi_RdAck_i_7 => axi_RdAck_i_7_1,
      axi_RdAck_i_7_0 => axi_RdAck_i_7_2,
      axi_RdAck_r => axi_RdAck_r,
      axi_RdAck_r_reg => i_adc11_overvol_ack_n_0,
      axi_read_req_r_reg_0(0) => axi_read_req_r_reg_0(1),
      read_ack_tog_r_reg_0 => \^s_axi_aresetn_0\,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
i_adc12_overvol_ack: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_17
     port map (
      adc12_irq_sync(0) => adc12_irq_sync(0),
      adc12_overvol_irq => \^adc12_overvol_irq\,
      adc12_overvol_out_reg => i_adc12_overvol_ack_n_1,
      adc12_overvol_out_reg_0 => adc13_overvol_out_reg_0,
      axi_RdAck_i_3 => axi_RdAck_i_3,
      axi_RdAck_i_3_0 => axi_RdAck_i_3_0,
      axi_RdAck_i_3_1 => i_adc21_overvol_ack_n_0,
      axi_read_req_r_reg_0(0) => axi_read_req_r_reg_0(2),
      read_ack_tog_r_reg_0 => \^s_axi_aresetn_0\,
      read_ack_tog_reg_0 => i_adc12_overvol_ack_n_0,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
i_adc13_overvol_ack: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_18
     port map (
      adc13_irq_sync(0) => adc13_irq_sync(0),
      adc13_overvol_irq => \^adc13_overvol_irq\,
      adc13_overvol_out_reg => i_adc13_overvol_ack_n_1,
      adc13_overvol_out_reg_0 => adc13_overvol_out_reg_0,
      axi_RdAck_i_2 => i_adc22_overvol_ack_n_0,
      axi_read_req_r_reg_0(0) => axi_read_req_r_reg_0(3),
      axi_read_req_tog_reg_0 => axi_read_req_tog_reg_1,
      axi_read_req_tog_reg_1 => axi_read_req_tog_reg_0,
      read_ack_tog => read_ack_tog,
      read_ack_tog_r => read_ack_tog_r,
      read_ack_tog_r_reg_0 => \^s_axi_aresetn_0\,
      read_ack_tog_reg_0 => i_adc13_overvol_ack_n_0,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
i_adc20_overvol_ack: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_19
     port map (
      adc20_irq_sync(0) => adc20_irq_sync(0),
      adc20_overvol_irq => \^adc20_overvol_irq\,
      adc20_overvol_out_reg => i_adc20_overvol_ack_n_2,
      adc20_overvol_out_reg_0 => adc23_overvol_out_reg_0,
      axi_read_req_r_reg_0(0) => axi_read_req_r_reg_1(0),
      read_ack_tog_r_reg_0 => i_adc20_overvol_ack_n_1,
      read_ack_tog_r_reg_1 => \^s_axi_aresetn_0\,
      read_ack_tog_reg_0 => i_adc20_overvol_ack_n_0,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
i_adc21_overvol_ack: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_20
     port map (
      adc21_irq_sync(0) => adc21_irq_sync(0),
      adc21_overvol_irq => \^adc21_overvol_irq\,
      adc21_overvol_out_reg => i_adc21_overvol_ack_n_1,
      adc21_overvol_out_reg_0 => adc23_overvol_out_reg_0,
      axi_RdAck_i_6 => i_adc20_overvol_ack_n_1,
      axi_RdAck_i_6_0 => i_adc20_overvol_ack_n_0,
      axi_read_req_r_reg_0(0) => axi_read_req_r_reg_1(1),
      read_ack_tog_r_reg_0 => i_adc21_overvol_ack_n_0,
      read_ack_tog_r_reg_1 => \^s_axi_aresetn_0\,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
i_adc22_overvol_ack: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_21
     port map (
      adc22_irq_sync(0) => adc22_irq_sync(0),
      adc22_overvol_irq => \^adc22_overvol_irq\,
      adc22_overvol_out_reg => i_adc22_overvol_ack_n_1,
      adc22_overvol_out_reg_0 => adc23_overvol_out_reg_0,
      axi_RdAck_i_5 => i_adc01_overvol_ack_n_1,
      axi_RdAck_i_5_0 => i_adc01_overvol_ack_n_0,
      axi_read_req_r_reg_0(0) => axi_read_req_r_reg_1(2),
      read_ack_tog_r_reg_0 => i_adc22_overvol_ack_n_0,
      read_ack_tog_r_reg_1 => \^s_axi_aresetn_0\,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
i_adc23_overvol_ack: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_22
     port map (
      adc23_irq_sync(0) => adc23_irq_sync(0),
      adc23_overvol_irq => \^adc23_overvol_irq\,
      adc23_overvol_out_reg => i_adc23_overvol_ack_n_1,
      adc23_overvol_out_reg_0 => adc23_overvol_out_reg_0,
      axi_RdAck_i_3 => i_adc11_overvol_ack_n_0,
      axi_RdAck_i_3_0 => i_adc03_overvol_ack_n_0,
      axi_RdAck_i_3_1 => i_adc30_overvol_ack_n_1,
      axi_RdAck_i_3_2 => i_adc30_overvol_ack_n_0,
      axi_read_req_r_reg_0(0) => axi_read_req_r_reg_1(3),
      axi_read_req_tog_reg_0 => axi_read_req_tog_reg_2,
      axi_read_req_tog_reg_1 => axi_read_req_tog_reg_0,
      read_ack_tog_r_reg_0 => i_adc23_overvol_ack_n_0,
      read_ack_tog_r_reg_1 => \^s_axi_aresetn_0\,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
i_adc30_overvol_ack: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_23
     port map (
      adc30_irq_sync(0) => adc30_irq_sync(0),
      adc30_overvol_irq => \^adc30_overvol_irq\,
      adc30_overvol_out_reg => i_adc30_overvol_ack_n_2,
      adc30_overvol_out_reg_0 => adc33_overvol_out_reg_0,
      axi_read_req_r_reg_0(0) => axi_read_req_r_reg_2(0),
      read_ack_tog_r_reg_0 => i_adc30_overvol_ack_n_1,
      read_ack_tog_r_reg_1 => \^s_axi_aresetn_0\,
      read_ack_tog_reg_0 => i_adc30_overvol_ack_n_0,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
i_adc31_overvol_ack: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_24
     port map (
      adc31_irq_sync(0) => adc31_irq_sync(0),
      adc31_overvol_irq => \^adc31_overvol_irq\,
      adc31_overvol_out_reg => i_adc31_overvol_ack_n_1,
      adc31_overvol_out_reg_0 => adc33_overvol_out_reg_0,
      axi_RdAck_i_2 => axi_RdAck_i_2,
      axi_RdAck_i_2_0 => axi_RdAck_i_2_0,
      axi_read_req_r_reg_0(0) => axi_read_req_r_reg_2(1),
      read_ack_tog_r_reg_0 => i_adc31_overvol_ack_n_0,
      read_ack_tog_r_reg_1 => \^s_axi_aresetn_0\,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
i_adc32_overvol_ack: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_25
     port map (
      adc32_irq_sync(0) => adc32_irq_sync(0),
      adc32_overvol_irq => \^adc32_overvol_irq\,
      adc32_overvol_out_reg => i_adc32_overvol_ack_n_0,
      adc32_overvol_out_reg_0 => adc33_overvol_out_reg_0,
      axi_read_req_r_reg_0(0) => axi_read_req_r_reg_2(2),
      read_ack_tog_r_reg_0 => \^s_axi_aresetn_0\,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
i_adc33_overvol_ack: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_26
     port map (
      adc33_irq_sync(0) => adc33_irq_sync(0),
      adc33_overvol_irq => \^adc33_overvol_irq\,
      adc33_overvol_out_reg => i_adc33_overvol_ack_n_2,
      adc33_overvol_out_reg_0 => adc33_overvol_out_reg_0,
      axi_RdAck_reg => i_adc31_overvol_ack_n_0,
      axi_RdAck_reg_0 => i_adc13_overvol_ack_n_0,
      axi_read_req_r_reg_0(0) => axi_read_req_r_reg_2(3),
      axi_read_req_tog_reg_0 => axi_read_req_tog_reg_3,
      axi_read_req_tog_reg_1 => axi_read_req_tog_reg_0,
      read_ack_tog_0 => read_ack_tog_0,
      read_ack_tog_r_1 => read_ack_tog_r_1,
      read_ack_tog_r_reg_0 => read_ack_tog_r_reg,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_aresetn_0 => \^s_axi_aresetn_0\
    );
irq_INST_0_i_50: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^adc32_overvol_irq\,
      I1 => irq_INST_0_i_43(0),
      I2 => adc32_irq_sync(1),
      I3 => irq_INST_0_i_43(1),
      O => adc32_overvol_out_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_por_fsm is
  port (
    p_5_in : out STD_LOGIC;
    dac0_drpen_por : out STD_LOGIC;
    dac0_drpwe_por : out STD_LOGIC;
    dac0_sm_reset_i_0 : out STD_LOGIC;
    done_reg_0 : out STD_LOGIC;
    dac0_por_req : out STD_LOGIC;
    bgt_sm_start_dac : out STD_LOGIC;
    \syncstages_ff_reg[3]\ : out STD_LOGIC;
    dac0_status : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cleared_r_reg_0 : out STD_LOGIC;
    cleared_r_reg_1 : out STD_LOGIC;
    sm_reset_pulse0 : out STD_LOGIC;
    dac0_sm_reset_i : out STD_LOGIC;
    dac0_powerup_state : out STD_LOGIC;
    dac0_done_i : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \FSM_onehot_por_sm_state_reg[11]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \mem_data_dac0_reg[17]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \mem_addr_reg[4]_0\ : out STD_LOGIC;
    dac0_bgt_reset_i : out STD_LOGIC;
    \por_timer_count_reg[7]_0\ : out STD_LOGIC;
    \rdata_reg[9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mem_data_dac0_reg[17]_0\ : out STD_LOGIC;
    \drpaddr_por_reg[10]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \drpdi_por_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    dac0_por_gnt : in STD_LOGIC;
    dac0_drprdy_por : in STD_LOGIC;
    dest_out : in STD_LOGIC;
    clocks_ok_r_reg_0 : in STD_LOGIC;
    power_ok_r_reg_0 : in STD_LOGIC;
    dac0_powerup_state_irq : in STD_LOGIC;
    mem_data_dac0 : in STD_LOGIC_VECTOR ( 29 downto 0 );
    bank1_read : in STD_LOGIC_VECTOR ( 0 to 0 );
    \IP2Bus_Data[3]_i_33\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \IP2Bus_Data[3]_i_33_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sm_reset_r : in STD_LOGIC;
    dac0_powerup_state_INST_0_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_44_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dac0_done_i_reg : in STD_LOGIC;
    dac0_fifo_disable : in STD_LOGIC_VECTOR ( 0 to 0 );
    \por_timer_start_val_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    trim_code : in STD_LOGIC_VECTOR ( 5 downto 0 );
    por_req_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    por_req_reg_1 : in STD_LOGIC;
    tile_config_done : in STD_LOGIC;
    tc_enable : in STD_LOGIC_VECTOR ( 0 to 0 );
    wait_event_reg_0 : in STD_LOGIC;
    no_pll_restart_reg_0 : in STD_LOGIC;
    done_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \por_timer_start_val_reg[19]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \FSM_onehot_por_sm_state_reg[1]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \drpdi_por_reg[7]_0\ : in STD_LOGIC;
    \drpdi_por_reg[8]_0\ : in STD_LOGIC;
    \drpdi_por[10]_i_2_0\ : in STD_LOGIC;
    \drpdi_por_reg[5]_0\ : in STD_LOGIC;
    \drpdi_por_reg[6]_0\ : in STD_LOGIC;
    \drpdi_por_reg[9]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    dac0_do_mon : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_por_fsm;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_por_fsm is
  signal \FSM_onehot_por_sm_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[10]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[10]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[12]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[12]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[12]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[13]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[13]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[13]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[14]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[14]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[14]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[14]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[14]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[14]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[14]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[14]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[3]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[3]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[3]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[3]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[5]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state[8]_i_1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_por_sm_state_reg[11]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \FSM_onehot_por_sm_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[10]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[14]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[6]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[8]\ : STD_LOGIC;
  signal \FSM_onehot_por_sm_state_reg_n_0_[9]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal adc0_status_0_falling_edge_seen_i_1_n_0 : STD_LOGIC;
  signal adc0_status_0_falling_edge_seen_reg_n_0 : STD_LOGIC;
  signal adc0_status_0_r : STD_LOGIC;
  signal adc0_status_0_r_reg_n_0 : STD_LOGIC;
  signal adc0_status_sync : STD_LOGIC;
  signal adc1_status_0_falling_edge_seen_i_1_n_0 : STD_LOGIC;
  signal adc1_status_0_falling_edge_seen_reg_n_0 : STD_LOGIC;
  signal adc1_status_0_r : STD_LOGIC;
  signal adc1_status_0_r_reg_n_0 : STD_LOGIC;
  signal adc1_status_sync : STD_LOGIC;
  signal adc2_status_0_falling_edge_seen_i_1_n_0 : STD_LOGIC;
  signal adc2_status_0_falling_edge_seen_reg_n_0 : STD_LOGIC;
  signal adc2_status_0_r : STD_LOGIC;
  signal adc2_status_0_r_reg_n_0 : STD_LOGIC;
  signal adc2_status_sync : STD_LOGIC;
  signal adc3_status_0_falling_edge_seen_i_1_n_0 : STD_LOGIC;
  signal adc3_status_0_falling_edge_seen_reg_n_0 : STD_LOGIC;
  signal adc3_status_0_r : STD_LOGIC;
  signal adc3_status_0_r_reg_n_0 : STD_LOGIC;
  signal adc3_status_sync : STD_LOGIC;
  signal bg_cal_en : STD_LOGIC;
  signal bg_cal_en_reg_n_0 : STD_LOGIC;
  signal \^bgt_sm_start_dac\ : STD_LOGIC;
  signal bgt_sm_start_i_1_n_0 : STD_LOGIC;
  signal \cal_enables[3]_i_1_n_0\ : STD_LOGIC;
  signal \cal_enables_reg_n_0_[0]\ : STD_LOGIC;
  signal \cal_enables_reg_n_0_[1]\ : STD_LOGIC;
  signal \cal_enables_reg_n_0_[2]\ : STD_LOGIC;
  signal \cal_enables_reg_n_0_[3]\ : STD_LOGIC;
  signal clear_interrupt : STD_LOGIC;
  signal clear_interrupt_i_1_n_0 : STD_LOGIC;
  signal clear_interrupt_reg_n_0 : STD_LOGIC;
  signal cleared_i_1_n_0 : STD_LOGIC;
  signal cleared_r : STD_LOGIC;
  signal cleared_reg_n_0 : STD_LOGIC;
  signal \clock_en_count[5]_i_1__3_n_0\ : STD_LOGIC;
  signal clock_en_count_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \clock_en_i_1__3_n_0\ : STD_LOGIC;
  signal \clock_en_i_2__3_n_0\ : STD_LOGIC;
  signal clock_en_reg_n_0 : STD_LOGIC;
  signal clocks_ok_r : STD_LOGIC;
  signal \^dac0_por_req\ : STD_LOGIC;
  signal \^dac0_sm_reset_i_0\ : STD_LOGIC;
  signal \^dac0_status\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \dac0_status[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \dac0_status[3]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal done_i_2_n_0 : STD_LOGIC;
  signal done_i_3_n_0 : STD_LOGIC;
  signal \^done_reg_0\ : STD_LOGIC;
  signal \drpaddr_por[0]_i_1_n_0\ : STD_LOGIC;
  signal \drpaddr_por[10]_i_1__3_n_0\ : STD_LOGIC;
  signal \drpaddr_por[10]_i_2_n_0\ : STD_LOGIC;
  signal \drpaddr_por[1]_i_1_n_0\ : STD_LOGIC;
  signal \drpaddr_por[2]_i_1_n_0\ : STD_LOGIC;
  signal \drpaddr_por[3]_i_1_n_0\ : STD_LOGIC;
  signal \drpaddr_por[5]_i_1_n_0\ : STD_LOGIC;
  signal \drpaddr_por[6]_i_1_n_0\ : STD_LOGIC;
  signal \drpaddr_por[8]_i_1_n_0\ : STD_LOGIC;
  signal \drpaddr_por[9]_i_1_n_0\ : STD_LOGIC;
  signal \drpdi_por[0]_i_1_n_0\ : STD_LOGIC;
  signal \drpdi_por[0]_i_2_n_0\ : STD_LOGIC;
  signal \drpdi_por[10]_i_1_n_0\ : STD_LOGIC;
  signal \drpdi_por[10]_i_2_n_0\ : STD_LOGIC;
  signal \drpdi_por[10]_i_3_n_0\ : STD_LOGIC;
  signal \drpdi_por[11]_i_1_n_0\ : STD_LOGIC;
  signal \drpdi_por[11]_i_2_n_0\ : STD_LOGIC;
  signal \drpdi_por[12]_i_1_n_0\ : STD_LOGIC;
  signal \drpdi_por[12]_i_2_n_0\ : STD_LOGIC;
  signal \drpdi_por[12]_i_3_n_0\ : STD_LOGIC;
  signal \drpdi_por[13]_i_1_n_0\ : STD_LOGIC;
  signal \drpdi_por[13]_i_2_n_0\ : STD_LOGIC;
  signal \drpdi_por[13]_i_3_n_0\ : STD_LOGIC;
  signal \drpdi_por[14]_i_1_n_0\ : STD_LOGIC;
  signal \drpdi_por[14]_i_2_n_0\ : STD_LOGIC;
  signal \drpdi_por[14]_i_3_n_0\ : STD_LOGIC;
  signal \drpdi_por[14]_i_4_n_0\ : STD_LOGIC;
  signal \drpdi_por[14]_i_5_n_0\ : STD_LOGIC;
  signal \drpdi_por[14]_i_6_n_0\ : STD_LOGIC;
  signal \drpdi_por[15]_i_1__3_n_0\ : STD_LOGIC;
  signal \drpdi_por[15]_i_2_n_0\ : STD_LOGIC;
  signal \drpdi_por[15]_i_3_n_0\ : STD_LOGIC;
  signal \drpdi_por[15]_i_4_n_0\ : STD_LOGIC;
  signal \drpdi_por[15]_i_5_n_0\ : STD_LOGIC;
  signal \drpdi_por[15]_i_6_n_0\ : STD_LOGIC;
  signal \drpdi_por[15]_i_7_n_0\ : STD_LOGIC;
  signal \drpdi_por[15]_i_8_n_0\ : STD_LOGIC;
  signal \drpdi_por[15]_i_9_n_0\ : STD_LOGIC;
  signal \drpdi_por[1]_i_1_n_0\ : STD_LOGIC;
  signal \drpdi_por[1]_i_2_n_0\ : STD_LOGIC;
  signal \drpdi_por[2]_i_1_n_0\ : STD_LOGIC;
  signal \drpdi_por[2]_i_2_n_0\ : STD_LOGIC;
  signal \drpdi_por[3]_i_1_n_0\ : STD_LOGIC;
  signal \drpdi_por[3]_i_2_n_0\ : STD_LOGIC;
  signal \drpdi_por[4]_i_1_n_0\ : STD_LOGIC;
  signal \drpdi_por[4]_i_2_n_0\ : STD_LOGIC;
  signal \drpdi_por[5]_i_1_n_0\ : STD_LOGIC;
  signal \drpdi_por[5]_i_2_n_0\ : STD_LOGIC;
  signal \drpdi_por[6]_i_1_n_0\ : STD_LOGIC;
  signal \drpdi_por[6]_i_2_n_0\ : STD_LOGIC;
  signal \drpdi_por[7]_i_1_n_0\ : STD_LOGIC;
  signal \drpdi_por[7]_i_2_n_0\ : STD_LOGIC;
  signal \drpdi_por[7]_i_3_n_0\ : STD_LOGIC;
  signal \drpdi_por[7]_i_4_n_0\ : STD_LOGIC;
  signal \drpdi_por[8]_i_1_n_0\ : STD_LOGIC;
  signal \drpdi_por[8]_i_2_n_0\ : STD_LOGIC;
  signal \drpdi_por[9]_i_1_n_0\ : STD_LOGIC;
  signal \drpdi_por[9]_i_2_n_0\ : STD_LOGIC;
  signal \drpdi_por[9]_i_4_n_0\ : STD_LOGIC;
  signal \drpdi_por[9]_i_5_n_0\ : STD_LOGIC;
  signal \drpdi_por[9]_i_6_n_0\ : STD_LOGIC;
  signal \drpen_por_i_1__3_n_0\ : STD_LOGIC;
  signal drprdy_por_r : STD_LOGIC;
  signal \enable_clock_en_i_1__3_n_0\ : STD_LOGIC;
  signal enable_clock_en_i_2_n_0 : STD_LOGIC;
  signal enable_clock_en_reg_n_0 : STD_LOGIC;
  signal fg_cal_en_i_1_n_0 : STD_LOGIC;
  signal fg_cal_en_i_2_n_0 : STD_LOGIC;
  signal fg_cal_en_i_3_n_0 : STD_LOGIC;
  signal fg_cal_en_reg_n_0 : STD_LOGIC;
  signal interrupt0 : STD_LOGIC;
  signal interrupt_i_1_n_0 : STD_LOGIC;
  signal interrupt_i_3_n_0 : STD_LOGIC;
  signal interrupt_i_4_n_0 : STD_LOGIC;
  signal interrupt_i_5_n_0 : STD_LOGIC;
  signal \mem_addr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr[2]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr[2]_i_2_n_0\ : STD_LOGIC;
  signal \mem_addr[3]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr[3]_i_2_n_0\ : STD_LOGIC;
  signal \mem_addr[3]_i_3_n_0\ : STD_LOGIC;
  signal \mem_addr[4]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr[4]_i_2_n_0\ : STD_LOGIC;
  signal \mem_addr[4]_i_3_n_0\ : STD_LOGIC;
  signal \mem_addr[4]_i_4_n_0\ : STD_LOGIC;
  signal \mem_addr[5]_i_1_n_0\ : STD_LOGIC;
  signal \mem_addr[5]_i_2_n_0\ : STD_LOGIC;
  signal \mem_addr[5]_i_3_n_0\ : STD_LOGIC;
  signal \mem_addr[5]_i_5_n_0\ : STD_LOGIC;
  signal \mem_addr[5]_i_6_n_0\ : STD_LOGIC;
  signal \mem_addr[5]_i_7_n_0\ : STD_LOGIC;
  signal \mem_addr[5]_i_8_n_0\ : STD_LOGIC;
  signal \mem_addr[5]_i_9_n_0\ : STD_LOGIC;
  signal \^mem_data_dac0_reg[17]\ : STD_LOGIC;
  signal \^mem_data_dac0_reg[17]_0\ : STD_LOGIC;
  signal no_pll_restart_i_1_n_0 : STD_LOGIC;
  signal no_pll_restart_i_2_n_0 : STD_LOGIC;
  signal no_pll_restart_reg_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^p_5_in\ : STD_LOGIC;
  signal por_gnt_r : STD_LOGIC;
  signal \por_req_i_1__3_n_0\ : STD_LOGIC;
  signal por_sm_state : STD_LOGIC;
  signal \por_timer_count[0]_i_10__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_11__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_12__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_13_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_14__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_15__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_16__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_17__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_18__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_19__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_20__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_21__4_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_22__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_23__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_24__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_3__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_4__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_5__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_6__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_7__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_8__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[0]_i_9__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_10__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_11__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_12__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_13__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_14__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_15__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_16__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_2__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_3__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_4__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_5__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_6__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_7__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_8__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[16]_i_9__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_10__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_11__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_12__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_13__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_14__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_15__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_16__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_17__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_2__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_3__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_4__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_5__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_6__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_7__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_8__3_n_0\ : STD_LOGIC;
  signal \por_timer_count[8]_i_9__3_n_0\ : STD_LOGIC;
  signal por_timer_count_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \por_timer_count_reg[0]_i_2__3_n_0\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__3_n_1\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__3_n_10\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__3_n_11\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__3_n_12\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__3_n_13\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__3_n_14\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__3_n_15\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__3_n_2\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__3_n_3\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__3_n_4\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__3_n_5\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__3_n_6\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__3_n_7\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__3_n_8\ : STD_LOGIC;
  signal \por_timer_count_reg[0]_i_2__3_n_9\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__3_n_1\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__3_n_10\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__3_n_11\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__3_n_12\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__3_n_13\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__3_n_14\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__3_n_15\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__3_n_2\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__3_n_3\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__3_n_4\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__3_n_5\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__3_n_6\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__3_n_7\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__3_n_8\ : STD_LOGIC;
  signal \por_timer_count_reg[16]_i_1__3_n_9\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__3_n_1\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__3_n_10\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__3_n_11\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__3_n_12\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__3_n_13\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__3_n_14\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__3_n_15\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__3_n_2\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__3_n_3\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__3_n_4\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__3_n_5\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__3_n_6\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__3_n_7\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__3_n_8\ : STD_LOGIC;
  signal \por_timer_count_reg[8]_i_1__3_n_9\ : STD_LOGIC;
  signal por_timer_start : STD_LOGIC;
  signal \por_timer_start_i_1__3_n_0\ : STD_LOGIC;
  signal por_timer_start_reg_n_0 : STD_LOGIC;
  signal por_timer_start_val : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal \por_timer_start_val[0]_i_1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[10]_i_1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[10]_i_2_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[11]_i_1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[11]_i_2_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[11]_i_3_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[11]_i_4_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[12]_i_1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[12]_i_2_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[13]_i_1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[14]_i_1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[15]_i_1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[15]_i_2_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[15]_i_3_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[15]_i_4_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[16]_i_1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[17]_i_1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[18]_i_1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[19]_i_1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[1]_i_1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[20]_i_1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[21]_i_1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[21]_i_2_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[2]_i_1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[3]_i_1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[4]_i_1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[5]_i_1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[5]_i_2_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[6]_i_1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[7]_i_1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[8]_i_1_n_0\ : STD_LOGIC;
  signal \por_timer_start_val[9]_i_1_n_0\ : STD_LOGIC;
  signal power_ok_r : STD_LOGIC;
  signal powerup_state_r : STD_LOGIC;
  signal \^rdata_reg[9]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \rdata_reg_n_0_[0]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[10]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[11]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[12]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[13]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[14]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[15]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[1]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[2]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[3]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[4]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[5]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[6]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[7]\ : STD_LOGIC;
  signal \rdata_reg_n_0_[8]\ : STD_LOGIC;
  signal signal_lost_r : STD_LOGIC;
  signal wait_event_i_1_n_0 : STD_LOGIC;
  signal wait_event_i_3_n_0 : STD_LOGIC;
  signal wait_event_i_5_n_0 : STD_LOGIC;
  signal wait_event_i_6_n_0 : STD_LOGIC;
  signal wait_event_i_7_n_0 : STD_LOGIC;
  signal wait_event_reg_n_0 : STD_LOGIC;
  signal \NLW_por_timer_count_reg[16]_i_1__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[0]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[12]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[12]_i_2\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[13]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[14]_i_2\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[14]_i_3\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[14]_i_5\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[14]_i_8\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[14]_i_9\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[1]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[2]_i_2\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[3]_i_2\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[3]_i_3\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[3]_i_4\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[3]_i_5\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[3]_i_6\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[4]_i_1__3\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \FSM_onehot_por_sm_state[5]_i_1\ : label is "soft_lutpair116";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[0]\ : label is "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[10]\ : label is "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[11]\ : label is "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[12]\ : label is "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[13]\ : label is "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[14]\ : label is "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[1]\ : label is "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[2]\ : label is "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[3]\ : label is "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[4]\ : label is "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[5]\ : label is "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[6]\ : label is "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[7]\ : label is "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[8]\ : label is "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_por_sm_state_reg[9]\ : label is "memory_delay:000000000001000,op_decode:000000000010000,find_start_stage:000000000000100,wait_for_event:100000000000000,wait_for_write_rdy:000100000000000,decode_event:010000000000000,write_drp:000010000000000,wait_for_config:000000000000010,idle:000000000000001,wait_for_dummy_read_rdy:000001000000000,wait_for_read_rdy:000000010000000,read_drp:000000001000000,dummy_read_drp:000000100000000,finish:001000000000000,request_drp:000000000100000";
  attribute SOFT_HLUTNM of adc0_status_0_falling_edge_seen_i_1 : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of adc0_status_0_r_i_1 : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of adc1_status_0_falling_edge_seen_i_1 : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of adc1_status_0_r_i_1 : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of adc2_status_0_falling_edge_seen_i_1 : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of adc2_status_0_r_i_1 : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of adc3_status_0_falling_edge_seen_i_1 : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of adc3_status_0_r_i_1 : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of bg_cal_en_i_1 : label is "soft_lutpair151";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of cdc_adc0_status_i : label is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of cdc_adc0_status_i : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of cdc_adc0_status_i : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of cdc_adc0_status_i : label is 0;
  attribute VERSION : integer;
  attribute VERSION of cdc_adc0_status_i : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of cdc_adc0_status_i : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of cdc_adc0_status_i : label is "TRUE";
  attribute DEST_SYNC_FF of cdc_adc1_status_i : label is 4;
  attribute INIT_SYNC_FF of cdc_adc1_status_i : label is 0;
  attribute SIM_ASSERT_CHK of cdc_adc1_status_i : label is 0;
  attribute SRC_INPUT_REG of cdc_adc1_status_i : label is 0;
  attribute VERSION of cdc_adc1_status_i : label is 0;
  attribute XPM_CDC of cdc_adc1_status_i : label is "SINGLE";
  attribute XPM_MODULE of cdc_adc1_status_i : label is "TRUE";
  attribute DEST_SYNC_FF of cdc_adc2_status_i : label is 4;
  attribute INIT_SYNC_FF of cdc_adc2_status_i : label is 0;
  attribute SIM_ASSERT_CHK of cdc_adc2_status_i : label is 0;
  attribute SRC_INPUT_REG of cdc_adc2_status_i : label is 0;
  attribute VERSION of cdc_adc2_status_i : label is 0;
  attribute XPM_CDC of cdc_adc2_status_i : label is "SINGLE";
  attribute XPM_MODULE of cdc_adc2_status_i : label is "TRUE";
  attribute DEST_SYNC_FF of cdc_adc3_status_i : label is 4;
  attribute INIT_SYNC_FF of cdc_adc3_status_i : label is 0;
  attribute SIM_ASSERT_CHK of cdc_adc3_status_i : label is 0;
  attribute SRC_INPUT_REG of cdc_adc3_status_i : label is 0;
  attribute VERSION of cdc_adc3_status_i : label is 0;
  attribute XPM_CDC of cdc_adc3_status_i : label is "SINGLE";
  attribute XPM_MODULE of cdc_adc3_status_i : label is "TRUE";
  attribute SOFT_HLUTNM of clear_interrupt_i_1 : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of cleared_i_1 : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \clock_en_count[0]_i_1__3\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \clock_en_count[1]_i_1__3\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \clock_en_count[2]_i_1__3\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \clock_en_count[3]_i_1__3\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \clock_en_count[4]_i_1__3\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \clock_en_i_2__3\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \dac0_status[0]_INST_0\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \dac0_status[1]_INST_0\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \dac0_status[2]_INST_0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \dac0_status[3]_INST_0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of done_i_2 : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of done_i_3 : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \drpaddr_por[0]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \drpaddr_por[10]_i_2\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \drpaddr_por[1]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \drpaddr_por[2]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \drpaddr_por[3]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \drpaddr_por[5]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \drpaddr_por[6]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \drpaddr_por[8]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \drpaddr_por[9]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \drpdi_por[14]_i_3\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \drpdi_por[14]_i_5\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \drpdi_por[14]_i_6\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \drpdi_por[15]_i_3\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \drpdi_por[15]_i_4\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \drpdi_por[15]_i_8\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \drpdi_por[15]_i_9\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \drpdi_por[7]_i_2\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \drpdi_por[7]_i_3\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \drpdi_por[9]_i_7\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of enable_clock_en_i_2 : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of fg_cal_en_i_2 : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of fg_cal_en_i_3 : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of interrupt_i_1 : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of interrupt_i_3 : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \mem_addr[2]_i_2\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \mem_addr[3]_i_2\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \mem_addr[4]_i_3\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \mem_addr[4]_i_4\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \mem_addr[5]_i_3\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \mem_addr[5]_i_7\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \mem_addr[5]_i_8\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \mem_addr[5]_i_9\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \mem_data_dac0[19]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \por_timer_start_val[0]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \por_timer_start_val[11]_i_2\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \por_timer_start_val[11]_i_3\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \por_timer_start_val[11]_i_4\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \por_timer_start_val[15]_i_3\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \por_timer_start_val[15]_i_4\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \por_timer_start_val[1]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \por_timer_start_val[20]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \por_timer_start_val[21]_i_2\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \por_timer_start_val[3]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of sm_reset_pulse_i_1 : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of sm_reset_r_i_1 : label is "soft_lutpair139";
begin
  \FSM_onehot_por_sm_state_reg[11]_0\(1 downto 0) <= \^fsm_onehot_por_sm_state_reg[11]_0\(1 downto 0);
  Q(5 downto 0) <= \^q\(5 downto 0);
  bgt_sm_start_dac <= \^bgt_sm_start_dac\;
  dac0_por_req <= \^dac0_por_req\;
  dac0_sm_reset_i_0 <= \^dac0_sm_reset_i_0\;
  dac0_status(3 downto 0) <= \^dac0_status\(3 downto 0);
  done_reg_0 <= \^done_reg_0\;
  \mem_data_dac0_reg[17]\ <= \^mem_data_dac0_reg[17]\;
  \mem_data_dac0_reg[17]_0\ <= \^mem_data_dac0_reg[17]_0\;
  p_5_in <= \^p_5_in\;
  \rdata_reg[9]_0\(0) <= \^rdata_reg[9]_0\(0);
\FSM_onehot_por_sm_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => cleared_reg_n_0,
      I1 => signal_lost_r,
      I2 => \FSM_onehot_por_sm_state[0]_i_2_n_0\,
      I3 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      O => \FSM_onehot_por_sm_state[0]_i_1_n_0\
    );
\FSM_onehot_por_sm_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4554555555554554"
    )
        port map (
      I0 => \^dac0_sm_reset_i_0\,
      I1 => \FSM_onehot_por_sm_state[0]_i_3_n_0\,
      I2 => \FSM_onehot_por_sm_state_reg[1]_0\(1),
      I3 => mem_data_dac0(27),
      I4 => \FSM_onehot_por_sm_state_reg[1]_0\(2),
      I5 => mem_data_dac0(28),
      O => \FSM_onehot_por_sm_state[0]_i_2_n_0\
    );
\FSM_onehot_por_sm_state[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg[1]_0\(3),
      I1 => mem_data_dac0(29),
      I2 => \FSM_onehot_por_sm_state_reg[1]_0\(0),
      I3 => mem_data_dac0(26),
      O => \FSM_onehot_por_sm_state[0]_i_3_n_0\
    );
\FSM_onehot_por_sm_state[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFFAAAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      I1 => mem_data_dac0(21),
      I2 => mem_data_dac0(17),
      I3 => mem_data_dac0(15),
      I4 => \FSM_onehot_por_sm_state[10]_i_2_n_0\,
      I5 => \^fsm_onehot_por_sm_state_reg[11]_0\(0),
      O => \FSM_onehot_por_sm_state[10]_i_1_n_0\
    );
\FSM_onehot_por_sm_state[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDFFFFFFFFF"
    )
        port map (
      I0 => mem_data_dac0(23),
      I1 => mem_data_dac0(16),
      I2 => mem_data_dac0(20),
      I3 => mem_data_dac0(18),
      I4 => mem_data_dac0(19),
      I5 => mem_data_dac0(22),
      O => \FSM_onehot_por_sm_state[10]_i_2_n_0\
    );
\FSM_onehot_por_sm_state[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state[12]_i_2_n_0\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      I2 => \FSM_onehot_por_sm_state[12]_i_3_n_0\,
      I3 => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      O => \FSM_onehot_por_sm_state[12]_i_1_n_0\
    );
\FSM_onehot_por_sm_state[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0DD"
    )
        port map (
      I0 => mem_data_dac0(25),
      I1 => mem_data_dac0(24),
      I2 => \FSM_onehot_por_sm_state[13]_i_2_n_0\,
      I3 => cleared_reg_n_0,
      O => \FSM_onehot_por_sm_state[12]_i_2_n_0\
    );
\FSM_onehot_por_sm_state[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => cleared_reg_n_0,
      I1 => done_reg_1(1),
      I2 => done_reg_1(0),
      I3 => done_reg_1(2),
      I4 => done_reg_1(3),
      O => \FSM_onehot_por_sm_state[12]_i_3_n_0\
    );
\FSM_onehot_por_sm_state[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state[13]_i_2_n_0\,
      I1 => cleared_reg_n_0,
      I2 => mem_data_dac0(24),
      I3 => mem_data_dac0(25),
      I4 => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      O => \FSM_onehot_por_sm_state[13]_i_1_n_0\
    );
\FSM_onehot_por_sm_state[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F04FF0F"
    )
        port map (
      I0 => mem_data_dac0(28),
      I1 => done_reg_1(2),
      I2 => mem_data_dac0(29),
      I3 => done_reg_1(3),
      I4 => \FSM_onehot_por_sm_state[13]_i_3_n_0\,
      O => \FSM_onehot_por_sm_state[13]_i_2_n_0\
    );
\FSM_onehot_por_sm_state[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0FBB0FBFFFFB0FB"
    )
        port map (
      I0 => mem_data_dac0(26),
      I1 => done_reg_1(0),
      I2 => mem_data_dac0(27),
      I3 => done_reg_1(1),
      I4 => mem_data_dac0(28),
      I5 => done_reg_1(2),
      O => \FSM_onehot_por_sm_state[13]_i_3_n_0\
    );
\FSM_onehot_por_sm_state[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFEFEFEFEFEFE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state[14]_i_3_n_0\,
      I1 => \FSM_onehot_por_sm_state[14]_i_4_n_0\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      I3 => tile_config_done,
      I4 => tc_enable(0),
      I5 => \FSM_onehot_por_sm_state[14]_i_5_n_0\,
      O => por_sm_state
    );
\FSM_onehot_por_sm_state[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AAAAAAA"
    )
        port map (
      I0 => por_timer_start,
      I1 => mem_data_dac0(21),
      I2 => mem_data_dac0(22),
      I3 => mem_data_dac0(23),
      I4 => mem_data_dac0(6),
      O => \FSM_onehot_por_sm_state[14]_i_2_n_0\
    );
\FSM_onehot_por_sm_state[14]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => signal_lost_r,
      I1 => cleared_reg_n_0,
      I2 => \^dac0_sm_reset_i_0\,
      I3 => done_i_3_n_0,
      O => \FSM_onehot_por_sm_state[14]_i_3_n_0\
    );
\FSM_onehot_por_sm_state[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFEEEEEE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state[14]_i_6_n_0\,
      I1 => fg_cal_en_i_3_n_0,
      I2 => por_gnt_r,
      I3 => dac0_por_gnt,
      I4 => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      I5 => \FSM_onehot_por_sm_state[14]_i_7_n_0\,
      O => \FSM_onehot_por_sm_state[14]_i_4_n_0\
    );
\FSM_onehot_por_sm_state[14]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => done_reg_1(3),
      I1 => done_reg_1(2),
      I2 => done_reg_1(0),
      I3 => done_reg_1(1),
      O => \FSM_onehot_por_sm_state[14]_i_5_n_0\
    );
\FSM_onehot_por_sm_state[14]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8AAA8A8"
    )
        port map (
      I0 => dac0_drprdy_por,
      I1 => \^fsm_onehot_por_sm_state_reg[11]_0\(0),
      I2 => \^fsm_onehot_por_sm_state_reg[11]_0\(1),
      I3 => drprdy_por_r,
      I4 => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      O => \FSM_onehot_por_sm_state[14]_i_6_n_0\
    );
\FSM_onehot_por_sm_state[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => por_timer_start,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[8]\,
      I3 => \FSM_onehot_por_sm_state_reg_n_0_[0]\,
      I4 => \FSM_onehot_por_sm_state[14]_i_8_n_0\,
      I5 => \FSM_onehot_por_sm_state[14]_i_9_n_0\,
      O => \FSM_onehot_por_sm_state[14]_i_7_n_0\
    );
\FSM_onehot_por_sm_state[14]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[3]\,
      O => \FSM_onehot_por_sm_state[14]_i_8_n_0\
    );
\FSM_onehot_por_sm_state[14]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[6]\,
      O => \FSM_onehot_por_sm_state[14]_i_9_n_0\
    );
\FSM_onehot_por_sm_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_por_sm_state_reg[1]_0\(1),
      I2 => \FSM_onehot_por_sm_state_reg[1]_0\(2),
      I3 => \FSM_onehot_por_sm_state_reg[1]_0\(0),
      I4 => \FSM_onehot_por_sm_state_reg[1]_0\(3),
      O => \FSM_onehot_por_sm_state[1]_i_1_n_0\
    );
\FSM_onehot_por_sm_state[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4F4F444444444"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state[2]_i_2_n_0\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I3 => cleared_reg_n_0,
      I4 => signal_lost_r,
      I5 => \^dac0_sm_reset_i_0\,
      O => \FSM_onehot_por_sm_state[2]_i_1__3_n_0\
    );
\FSM_onehot_por_sm_state[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg[1]_0\(3),
      I1 => \FSM_onehot_por_sm_state_reg[1]_0\(0),
      I2 => \FSM_onehot_por_sm_state_reg[1]_0\(2),
      I3 => \FSM_onehot_por_sm_state_reg[1]_0\(1),
      O => \FSM_onehot_por_sm_state[2]_i_2_n_0\
    );
\FSM_onehot_por_sm_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => clear_interrupt,
      I1 => \FSM_onehot_por_sm_state[3]_i_3_n_0\,
      I2 => \^fsm_onehot_por_sm_state_reg[11]_0\(1),
      I3 => \FSM_onehot_por_sm_state[3]_i_4_n_0\,
      I4 => \FSM_onehot_por_sm_state[3]_i_5_n_0\,
      I5 => \FSM_onehot_por_sm_state[3]_i_6_n_0\,
      O => \FSM_onehot_por_sm_state[3]_i_1_n_0\
    );
\FSM_onehot_por_sm_state[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      I1 => \FSM_onehot_por_sm_state[0]_i_2_n_0\,
      O => clear_interrupt
    );
\FSM_onehot_por_sm_state[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => cleared_reg_n_0,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      I2 => mem_data_dac0(25),
      I3 => mem_data_dac0(24),
      O => \FSM_onehot_por_sm_state[3]_i_3_n_0\
    );
\FSM_onehot_por_sm_state[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I1 => \^dac0_sm_reset_i_0\,
      O => \FSM_onehot_por_sm_state[3]_i_4_n_0\
    );
\FSM_onehot_por_sm_state[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => cleared_reg_n_0,
      I1 => signal_lost_r,
      I2 => \^dac0_sm_reset_i_0\,
      O => \FSM_onehot_por_sm_state[3]_i_5_n_0\
    );
\FSM_onehot_por_sm_state[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => mem_data_dac0(6),
      I1 => por_timer_start,
      I2 => mem_data_dac0(21),
      I3 => mem_data_dac0(22),
      I4 => mem_data_dac0(23),
      O => \FSM_onehot_por_sm_state[3]_i_6_n_0\
    );
\FSM_onehot_por_sm_state[4]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_por_sm_state[12]_i_3_n_0\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      O => \FSM_onehot_por_sm_state[4]_i_1__3_n_0\
    );
\FSM_onehot_por_sm_state[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D00D0000"
    )
        port map (
      I0 => cleared_reg_n_0,
      I1 => \FSM_onehot_por_sm_state[13]_i_2_n_0\,
      I2 => mem_data_dac0(25),
      I3 => mem_data_dac0(24),
      I4 => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      O => \FSM_onehot_por_sm_state[5]_i_1_n_0\
    );
\FSM_onehot_por_sm_state[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state[10]_i_2_n_0\,
      I1 => mem_data_dac0(15),
      I2 => mem_data_dac0(17),
      I3 => mem_data_dac0(21),
      I4 => \^fsm_onehot_por_sm_state_reg[11]_0\(0),
      I5 => mem_data_dac0(19),
      O => \FSM_onehot_por_sm_state[8]_i_1_n_0\
    );
\FSM_onehot_por_sm_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state[0]_i_1_n_0\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[0]\,
      S => \^p_5_in\
    );
\FSM_onehot_por_sm_state_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state[10]_i_1_n_0\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      R => \^p_5_in\
    );
\FSM_onehot_por_sm_state_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      Q => \^fsm_onehot_por_sm_state_reg[11]_0\(1),
      R => \^p_5_in\
    );
\FSM_onehot_por_sm_state_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state[12]_i_1_n_0\,
      Q => signal_lost_r,
      R => \^p_5_in\
    );
\FSM_onehot_por_sm_state_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state[13]_i_1_n_0\,
      Q => por_timer_start,
      R => \^p_5_in\
    );
\FSM_onehot_por_sm_state_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state[14]_i_2_n_0\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      R => \^p_5_in\
    );
\FSM_onehot_por_sm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state[1]_i_1_n_0\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      R => \^p_5_in\
    );
\FSM_onehot_por_sm_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state[2]_i_1__3_n_0\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      R => \^p_5_in\
    );
\FSM_onehot_por_sm_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state[3]_i_1_n_0\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[3]\,
      R => \^p_5_in\
    );
\FSM_onehot_por_sm_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state[4]_i_1__3_n_0\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      R => \^p_5_in\
    );
\FSM_onehot_por_sm_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state[5]_i_1_n_0\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      R => \^p_5_in\
    );
\FSM_onehot_por_sm_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[6]\,
      R => \^p_5_in\
    );
\FSM_onehot_por_sm_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[6]\,
      Q => \^fsm_onehot_por_sm_state_reg[11]_0\(0),
      R => \^p_5_in\
    );
\FSM_onehot_por_sm_state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state[8]_i_1_n_0\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[8]\,
      R => \^p_5_in\
    );
\FSM_onehot_por_sm_state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => por_sm_state,
      D => \FSM_onehot_por_sm_state_reg_n_0_[8]\,
      Q => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      R => \^p_5_in\
    );
\FSM_sequential_bgt_sm_state[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \^p_5_in\,
      I1 => power_ok_r_reg_0,
      I2 => \^dac0_sm_reset_i_0\,
      O => dac0_bgt_reset_i
    );
\IP2Bus_Data[2]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF800080008000"
    )
        port map (
      I0 => \dac0_status[3]_INST_0_i_1_n_0\,
      I1 => cleared_r,
      I2 => mem_data_dac0(28),
      I3 => bank1_read(0),
      I4 => \IP2Bus_Data[3]_i_33\(0),
      I5 => \IP2Bus_Data[3]_i_33_0\(0),
      O => cleared_r_reg_0
    );
\IP2Bus_Data[3]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF800080008000"
    )
        port map (
      I0 => \dac0_status[3]_INST_0_i_1_n_0\,
      I1 => cleared_r,
      I2 => mem_data_dac0(29),
      I3 => bank1_read(0),
      I4 => \IP2Bus_Data[3]_i_33\(0),
      I5 => \IP2Bus_Data[3]_i_33_0\(1),
      O => cleared_r_reg_1
    );
adc0_status_0_falling_edge_seen_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F040"
    )
        port map (
      I0 => adc0_status_sync,
      I1 => adc0_status_0_r_reg_n_0,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I3 => adc0_status_0_falling_edge_seen_reg_n_0,
      O => adc0_status_0_falling_edge_seen_i_1_n_0
    );
adc0_status_0_falling_edge_seen_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc0_status_0_falling_edge_seen_i_1_n_0,
      Q => adc0_status_0_falling_edge_seen_reg_n_0,
      R => \^p_5_in\
    );
adc0_status_0_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc0_status_sync,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      O => adc0_status_0_r
    );
adc0_status_0_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc0_status_0_r,
      Q => adc0_status_0_r_reg_n_0,
      R => \^p_5_in\
    );
adc1_status_0_falling_edge_seen_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F040"
    )
        port map (
      I0 => adc1_status_sync,
      I1 => adc1_status_0_r_reg_n_0,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I3 => adc1_status_0_falling_edge_seen_reg_n_0,
      O => adc1_status_0_falling_edge_seen_i_1_n_0
    );
adc1_status_0_falling_edge_seen_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc1_status_0_falling_edge_seen_i_1_n_0,
      Q => adc1_status_0_falling_edge_seen_reg_n_0,
      R => \^p_5_in\
    );
adc1_status_0_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc1_status_sync,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      O => adc1_status_0_r
    );
adc1_status_0_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc1_status_0_r,
      Q => adc1_status_0_r_reg_n_0,
      R => \^p_5_in\
    );
adc2_status_0_falling_edge_seen_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F040"
    )
        port map (
      I0 => adc2_status_sync,
      I1 => adc2_status_0_r_reg_n_0,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I3 => adc2_status_0_falling_edge_seen_reg_n_0,
      O => adc2_status_0_falling_edge_seen_i_1_n_0
    );
adc2_status_0_falling_edge_seen_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc2_status_0_falling_edge_seen_i_1_n_0,
      Q => adc2_status_0_falling_edge_seen_reg_n_0,
      R => \^p_5_in\
    );
adc2_status_0_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc2_status_sync,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      O => adc2_status_0_r
    );
adc2_status_0_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc2_status_0_r,
      Q => adc2_status_0_r_reg_n_0,
      R => \^p_5_in\
    );
adc3_status_0_falling_edge_seen_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F040"
    )
        port map (
      I0 => adc3_status_sync,
      I1 => adc3_status_0_r_reg_n_0,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I3 => adc3_status_0_falling_edge_seen_reg_n_0,
      O => adc3_status_0_falling_edge_seen_i_1_n_0
    );
adc3_status_0_falling_edge_seen_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc3_status_0_falling_edge_seen_i_1_n_0,
      Q => adc3_status_0_falling_edge_seen_reg_n_0,
      R => \^p_5_in\
    );
adc3_status_0_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => adc3_status_sync,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      O => adc3_status_0_r
    );
adc3_status_0_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc3_status_0_r,
      Q => adc3_status_0_r_reg_n_0,
      R => \^p_5_in\
    );
bg_cal_en_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_data_dac0(4),
      I1 => por_timer_start,
      I2 => mem_data_dac0(5),
      O => bg_cal_en
    );
bg_cal_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => fg_cal_en_i_1_n_0,
      D => bg_cal_en,
      Q => bg_cal_en_reg_n_0,
      R => \^p_5_in\
    );
bgt_sm_start_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDD888C8888"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I1 => por_timer_start,
      I2 => mem_data_dac0(22),
      I3 => mem_data_dac0(23),
      I4 => mem_data_dac0(21),
      I5 => \^bgt_sm_start_dac\,
      O => bgt_sm_start_i_1_n_0
    );
bgt_sm_start_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bgt_sm_start_i_1_n_0,
      Q => \^bgt_sm_start_dac\,
      R => \^p_5_in\
    );
\cal_enables[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => mem_data_dac0(6),
      I1 => por_timer_start,
      I2 => mem_data_dac0(21),
      I3 => mem_data_dac0(22),
      I4 => mem_data_dac0(23),
      O => \cal_enables[3]_i_1_n_0\
    );
\cal_enables_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \cal_enables[3]_i_1_n_0\,
      D => mem_data_dac0(0),
      Q => \cal_enables_reg_n_0_[0]\,
      R => \^p_5_in\
    );
\cal_enables_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \cal_enables[3]_i_1_n_0\,
      D => mem_data_dac0(1),
      Q => \cal_enables_reg_n_0_[1]\,
      R => \^p_5_in\
    );
\cal_enables_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \cal_enables[3]_i_1_n_0\,
      D => mem_data_dac0(2),
      Q => \cal_enables_reg_n_0_[2]\,
      R => \^p_5_in\
    );
\cal_enables_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \cal_enables[3]_i_1_n_0\,
      D => mem_data_dac0(3),
      Q => \cal_enables_reg_n_0_[3]\,
      R => \^p_5_in\
    );
cdc_adc0_status_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__15\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc0_status_sync,
      src_clk => '0',
      src_in => '0'
    );
cdc_adc1_status_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__16\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc1_status_sync,
      src_clk => '0',
      src_in => '0'
    );
cdc_adc2_status_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__17\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc2_status_sync,
      src_clk => '0',
      src_in => '0'
    );
cdc_adc3_status_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__18\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc3_status_sync,
      src_clk => '0',
      src_in => '0'
    );
clear_interrupt_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[3]\,
      I1 => clear_interrupt,
      I2 => clear_interrupt_reg_n_0,
      O => clear_interrupt_i_1_n_0
    );
clear_interrupt_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => clear_interrupt_i_1_n_0,
      Q => clear_interrupt_reg_n_0,
      R => \^p_5_in\
    );
cleared_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"46EE"
    )
        port map (
      I0 => cleared_reg_n_0,
      I1 => signal_lost_r,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I3 => \^dac0_sm_reset_i_0\,
      O => cleared_i_1_n_0
    );
cleared_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => cleared_reg_n_0,
      Q => cleared_r,
      R => \^p_5_in\
    );
cleared_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => cleared_i_1_n_0,
      Q => cleared_reg_n_0,
      R => \^p_5_in\
    );
\clock_en_count[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => clock_en_count_reg(0),
      O => p_0_in(0)
    );
\clock_en_count[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => clock_en_count_reg(0),
      I1 => clock_en_count_reg(1),
      O => p_0_in(1)
    );
\clock_en_count[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => clock_en_count_reg(2),
      I1 => clock_en_count_reg(1),
      I2 => clock_en_count_reg(0),
      O => p_0_in(2)
    );
\clock_en_count[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => clock_en_count_reg(3),
      I1 => clock_en_count_reg(0),
      I2 => clock_en_count_reg(1),
      I3 => clock_en_count_reg(2),
      O => p_0_in(3)
    );
\clock_en_count[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => clock_en_count_reg(4),
      I1 => clock_en_count_reg(2),
      I2 => clock_en_count_reg(1),
      I3 => clock_en_count_reg(0),
      I4 => clock_en_count_reg(3),
      O => p_0_in(4)
    );
\clock_en_count[5]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^p_5_in\,
      I1 => enable_clock_en_reg_n_0,
      O => \clock_en_count[5]_i_1__3_n_0\
    );
\clock_en_count[5]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => clock_en_count_reg(5),
      I1 => clock_en_count_reg(3),
      I2 => clock_en_count_reg(0),
      I3 => clock_en_count_reg(1),
      I4 => clock_en_count_reg(2),
      I5 => clock_en_count_reg(4),
      O => p_0_in(5)
    );
\clock_en_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in(0),
      Q => clock_en_count_reg(0),
      R => \clock_en_count[5]_i_1__3_n_0\
    );
\clock_en_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in(1),
      Q => clock_en_count_reg(1),
      R => \clock_en_count[5]_i_1__3_n_0\
    );
\clock_en_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in(2),
      Q => clock_en_count_reg(2),
      R => \clock_en_count[5]_i_1__3_n_0\
    );
\clock_en_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in(3),
      Q => clock_en_count_reg(3),
      R => \clock_en_count[5]_i_1__3_n_0\
    );
\clock_en_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in(4),
      Q => clock_en_count_reg(4),
      R => \clock_en_count[5]_i_1__3_n_0\
    );
\clock_en_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in(5),
      Q => clock_en_count_reg(5),
      R => \clock_en_count[5]_i_1__3_n_0\
    );
\clock_en_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDDD"
    )
        port map (
      I0 => enable_clock_en_reg_n_0,
      I1 => \^p_5_in\,
      I2 => \clock_en_i_2__3_n_0\,
      I3 => clock_en_count_reg(5),
      O => \clock_en_i_1__3_n_0\
    );
\clock_en_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => clock_en_count_reg(4),
      I1 => clock_en_count_reg(2),
      I2 => clock_en_count_reg(1),
      I3 => clock_en_count_reg(0),
      I4 => clock_en_count_reg(3),
      O => \clock_en_i_2__3_n_0\
    );
clock_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \clock_en_i_1__3_n_0\,
      Q => clock_en_reg_n_0,
      R => '0'
    );
clocks_ok_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => clocks_ok_r_reg_0,
      Q => clocks_ok_r,
      R => \^p_5_in\
    );
dac0_done_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E00000000000"
    )
        port map (
      I0 => p_44_in(1),
      I1 => p_44_in(0),
      I2 => p_44_in(2),
      I3 => dac0_done_i_reg,
      I4 => dac0_fifo_disable(0),
      I5 => \^done_reg_0\,
      O => dac0_done_i
    );
dac0_powerup_state_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^done_reg_0\,
      I1 => dac0_powerup_state_INST_0_0(0),
      O => dac0_powerup_state
    );
dac0_powerup_state_out_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => \^dac0_status\(2),
      I1 => dest_out,
      I2 => \^dac0_status\(3),
      I3 => \^dac0_status\(0),
      I4 => \^dac0_status\(1),
      I5 => dac0_powerup_state_irq,
      O => \syncstages_ff_reg[3]\
    );
\dac0_status[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \dac0_status[3]_INST_0_i_1_n_0\,
      I1 => cleared_r,
      I2 => mem_data_dac0(26),
      O => \^dac0_status\(0)
    );
\dac0_status[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \dac0_status[3]_INST_0_i_1_n_0\,
      I1 => cleared_r,
      I2 => mem_data_dac0(27),
      O => \^dac0_status\(1)
    );
\dac0_status[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \dac0_status[3]_INST_0_i_1_n_0\,
      I1 => cleared_r,
      I2 => mem_data_dac0(28),
      O => \^dac0_status\(2)
    );
\dac0_status[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \dac0_status[3]_INST_0_i_1_n_0\,
      I1 => cleared_r,
      I2 => mem_data_dac0(29),
      O => \^dac0_status\(3)
    );
\dac0_status[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFEFFFFFEEE"
    )
        port map (
      I0 => \drpen_por_i_1__3_n_0\,
      I1 => \dac0_status[3]_INST_0_i_2_n_0\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      I3 => \^fsm_onehot_por_sm_state_reg[11]_0\(0),
      I4 => \FSM_onehot_por_sm_state_reg_n_0_[3]\,
      I5 => \FSM_onehot_por_sm_state_reg_n_0_[1]\,
      O => \dac0_status[3]_INST_0_i_1_n_0\
    );
\dac0_status[3]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      I1 => por_timer_start,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I3 => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      I4 => signal_lost_r,
      O => \dac0_status[3]_INST_0_i_2_n_0\
    );
\done_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => por_req_reg_0(0),
      I1 => por_req_reg_1,
      O => \^p_5_in\
    );
done_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FF2000"
    )
        port map (
      I0 => done_i_3_n_0,
      I1 => \^dac0_sm_reset_i_0\,
      I2 => cleared_reg_n_0,
      I3 => signal_lost_r,
      I4 => \^done_reg_0\,
      O => done_i_2_n_0
    );
done_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFFFF"
    )
        port map (
      I0 => done_reg_1(1),
      I1 => done_reg_1(3),
      I2 => done_reg_1(0),
      I3 => dac0_done_i_reg,
      I4 => done_reg_1(2),
      O => done_i_3_n_0
    );
done_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => done_i_2_n_0,
      Q => \^done_reg_0\,
      R => \^p_5_in\
    );
\drpaddr_por[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => mem_data_dac0(15),
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[6]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      O => \drpaddr_por[0]_i_1_n_0\
    );
\drpaddr_por[10]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[8]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[6]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      O => \drpaddr_por[10]_i_1__3_n_0\
    );
\drpaddr_por[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => mem_data_dac0(23),
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[6]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      O => \drpaddr_por[10]_i_2_n_0\
    );
\drpaddr_por[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[6]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      I2 => mem_data_dac0(16),
      O => \drpaddr_por[1]_i_1_n_0\
    );
\drpaddr_por[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => mem_data_dac0(17),
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[6]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      O => \drpaddr_por[2]_i_1_n_0\
    );
\drpaddr_por[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[6]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      I2 => mem_data_dac0(18),
      O => \drpaddr_por[3]_i_1_n_0\
    );
\drpaddr_por[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => mem_data_dac0(20),
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[6]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      O => \drpaddr_por[5]_i_1_n_0\
    );
\drpaddr_por[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => mem_data_dac0(19),
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[6]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      O => \drpaddr_por[6]_i_1_n_0\
    );
\drpaddr_por[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => mem_data_dac0(21),
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[6]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      O => \drpaddr_por[8]_i_1_n_0\
    );
\drpaddr_por[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => mem_data_dac0(22),
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[6]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      O => \drpaddr_por[9]_i_1_n_0\
    );
\drpaddr_por_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpaddr_por[10]_i_1__3_n_0\,
      D => \drpaddr_por[0]_i_1_n_0\,
      Q => \drpaddr_por_reg[10]_0\(0),
      R => \^p_5_in\
    );
\drpaddr_por_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpaddr_por[10]_i_1__3_n_0\,
      D => \drpaddr_por[10]_i_2_n_0\,
      Q => \drpaddr_por_reg[10]_0\(8),
      R => \^p_5_in\
    );
\drpaddr_por_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpaddr_por[10]_i_1__3_n_0\,
      D => \drpaddr_por[1]_i_1_n_0\,
      Q => \drpaddr_por_reg[10]_0\(1),
      R => \^p_5_in\
    );
\drpaddr_por_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpaddr_por[10]_i_1__3_n_0\,
      D => \drpaddr_por[2]_i_1_n_0\,
      Q => \drpaddr_por_reg[10]_0\(2),
      R => \^p_5_in\
    );
\drpaddr_por_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpaddr_por[10]_i_1__3_n_0\,
      D => \drpaddr_por[3]_i_1_n_0\,
      Q => \drpaddr_por_reg[10]_0\(3),
      R => \^p_5_in\
    );
\drpaddr_por_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpaddr_por[10]_i_1__3_n_0\,
      D => \drpaddr_por[5]_i_1_n_0\,
      Q => \drpaddr_por_reg[10]_0\(4),
      R => \^p_5_in\
    );
\drpaddr_por_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpaddr_por[10]_i_1__3_n_0\,
      D => \drpaddr_por[6]_i_1_n_0\,
      Q => \drpaddr_por_reg[10]_0\(5),
      R => \^p_5_in\
    );
\drpaddr_por_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpaddr_por[10]_i_1__3_n_0\,
      D => \drpaddr_por[8]_i_1_n_0\,
      Q => \drpaddr_por_reg[10]_0\(6),
      R => \^p_5_in\
    );
\drpaddr_por_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpaddr_por[10]_i_1__3_n_0\,
      D => \drpaddr_por[9]_i_1_n_0\,
      Q => \drpaddr_por_reg[10]_0\(7),
      R => \^p_5_in\
    );
\drpdi_por[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004FF0"
    )
        port map (
      I0 => \drpdi_por[15]_i_4_n_0\,
      I1 => \drpdi_por[15]_i_3_n_0\,
      I2 => mem_data_dac0(0),
      I3 => \rdata_reg_n_0_[0]\,
      I4 => \drpdi_por[0]_i_2_n_0\,
      O => \drpdi_por[0]_i_1_n_0\
    );
\drpdi_por[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5FF0000D5FFD5FF"
    )
        port map (
      I0 => cleared_reg_n_0,
      I1 => mem_data_dac0(24),
      I2 => mem_data_dac0(25),
      I3 => \drpdi_por[15]_i_6_n_0\,
      I4 => \drpdi_por[7]_i_3_n_0\,
      I5 => \rdata_reg_n_0_[0]\,
      O => \drpdi_por[0]_i_2_n_0\
    );
\drpdi_por[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00D0FFFF"
    )
        port map (
      I0 => mem_data_dac0(9),
      I1 => \drpdi_por[15]_i_3_n_0\,
      I2 => \rdata_reg_n_0_[10]\,
      I3 => \drpdi_por[15]_i_4_n_0\,
      I4 => \drpdi_por[10]_i_2_n_0\,
      O => \drpdi_por[10]_i_1_n_0\
    );
\drpdi_por[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCDDCCDDCCDDFCDD"
    )
        port map (
      I0 => trim_code(1),
      I1 => \drpdi_por[10]_i_3_n_0\,
      I2 => \^mem_data_dac0_reg[17]\,
      I3 => \drpdi_por[9]_i_4_n_0\,
      I4 => \rdata_reg_n_0_[10]\,
      I5 => mem_data_dac0(9),
      O => \drpdi_por[10]_i_2_n_0\
    );
\drpdi_por[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAAAAAAABABBBB"
    )
        port map (
      I0 => \drpdi_por[9]_i_5_n_0\,
      I1 => \^mem_data_dac0_reg[17]\,
      I2 => \drpdi_por[10]_i_2_0\,
      I3 => trim_code(5),
      I4 => \^mem_data_dac0_reg[17]_0\,
      I5 => \rdata_reg_n_0_[10]\,
      O => \drpdi_por[10]_i_3_n_0\
    );
\drpdi_por[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7FFFF"
    )
        port map (
      I0 => mem_data_dac0(16),
      I1 => mem_data_dac0(15),
      I2 => mem_data_dac0(17),
      I3 => \drpdi_por[15]_i_8_n_0\,
      I4 => mem_data_dac0(23),
      O => \^mem_data_dac0_reg[17]\
    );
\drpdi_por[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A02FFFF"
    )
        port map (
      I0 => \rdata_reg_n_0_[11]\,
      I1 => mem_data_dac0(10),
      I2 => \drpdi_por[15]_i_4_n_0\,
      I3 => \drpdi_por[15]_i_3_n_0\,
      I4 => \drpdi_por[11]_i_2_n_0\,
      O => \drpdi_por[11]_i_1_n_0\
    );
\drpdi_por[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAABEFABAAEFEF"
    )
        port map (
      I0 => \drpdi_por[9]_i_5_n_0\,
      I1 => \drpdi_por[9]_i_4_n_0\,
      I2 => trim_code(2),
      I3 => \drpdi_por[14]_i_5_n_0\,
      I4 => \rdata_reg_n_0_[11]\,
      I5 => mem_data_dac0(10),
      O => \drpdi_por[11]_i_2_n_0\
    );
\drpdi_por[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AABE"
    )
        port map (
      I0 => \drpdi_por[12]_i_2_n_0\,
      I1 => mem_data_dac0(11),
      I2 => \rdata_reg_n_0_[12]\,
      I3 => \drpdi_por[14]_i_3_n_0\,
      I4 => \drpdi_por[12]_i_3_n_0\,
      O => \drpdi_por[12]_i_1_n_0\
    );
\drpdi_por[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002F22FFFFFFFF"
    )
        port map (
      I0 => \rdata_reg_n_0_[12]\,
      I1 => \drpdi_por[14]_i_5_n_0\,
      I2 => \drpdi_por[9]_i_4_n_0\,
      I3 => trim_code(3),
      I4 => \drpdi_por[14]_i_6_n_0\,
      I5 => \drpdi_por[15]_i_4_n_0\,
      O => \drpdi_por[12]_i_2_n_0\
    );
\drpdi_por[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7373007300730073"
    )
        port map (
      I0 => \drpdi_por[15]_i_3_n_0\,
      I1 => \rdata_reg_n_0_[12]\,
      I2 => mem_data_dac0(11),
      I3 => cleared_reg_n_0,
      I4 => mem_data_dac0(24),
      I5 => mem_data_dac0(25),
      O => \drpdi_por[12]_i_3_n_0\
    );
\drpdi_por[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AABE"
    )
        port map (
      I0 => \drpdi_por[13]_i_2_n_0\,
      I1 => mem_data_dac0(12),
      I2 => \rdata_reg_n_0_[13]\,
      I3 => \drpdi_por[14]_i_3_n_0\,
      I4 => \drpdi_por[13]_i_3_n_0\,
      O => \drpdi_por[13]_i_1_n_0\
    );
\drpdi_por[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002F22FFFFFFFF"
    )
        port map (
      I0 => \rdata_reg_n_0_[13]\,
      I1 => \drpdi_por[14]_i_5_n_0\,
      I2 => \drpdi_por[9]_i_4_n_0\,
      I3 => trim_code(4),
      I4 => \drpdi_por[14]_i_6_n_0\,
      I5 => \drpdi_por[15]_i_4_n_0\,
      O => \drpdi_por[13]_i_2_n_0\
    );
\drpdi_por[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7373007300730073"
    )
        port map (
      I0 => \drpdi_por[15]_i_3_n_0\,
      I1 => \rdata_reg_n_0_[13]\,
      I2 => mem_data_dac0(12),
      I3 => cleared_reg_n_0,
      I4 => mem_data_dac0(24),
      I5 => mem_data_dac0(25),
      O => \drpdi_por[13]_i_3_n_0\
    );
\drpdi_por[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AABE"
    )
        port map (
      I0 => \drpdi_por[14]_i_2_n_0\,
      I1 => mem_data_dac0(13),
      I2 => \rdata_reg_n_0_[14]\,
      I3 => \drpdi_por[14]_i_3_n_0\,
      I4 => \drpdi_por[14]_i_4_n_0\,
      O => \drpdi_por[14]_i_1_n_0\
    );
\drpdi_por[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002F22FFFFFFFF"
    )
        port map (
      I0 => \rdata_reg_n_0_[14]\,
      I1 => \drpdi_por[14]_i_5_n_0\,
      I2 => \drpdi_por[9]_i_4_n_0\,
      I3 => trim_code(5),
      I4 => \drpdi_por[14]_i_6_n_0\,
      I5 => \drpdi_por[15]_i_4_n_0\,
      O => \drpdi_por[14]_i_2_n_0\
    );
\drpdi_por[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70777777"
    )
        port map (
      I0 => \drpdi_por[14]_i_5_n_0\,
      I1 => \drpdi_por[9]_i_4_n_0\,
      I2 => mem_data_dac0(29),
      I3 => mem_data_dac0(26),
      I4 => mem_data_dac0(28),
      O => \drpdi_por[14]_i_3_n_0\
    );
\drpdi_por[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7373007300730073"
    )
        port map (
      I0 => \drpdi_por[15]_i_3_n_0\,
      I1 => \rdata_reg_n_0_[14]\,
      I2 => mem_data_dac0(13),
      I3 => cleared_reg_n_0,
      I4 => mem_data_dac0(24),
      I5 => mem_data_dac0(25),
      O => \drpdi_por[14]_i_4_n_0\
    );
\drpdi_por[14]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \^mem_data_dac0_reg[17]\,
      I1 => mem_data_dac0(15),
      I2 => mem_data_dac0(18),
      I3 => mem_data_dac0(16),
      O => \drpdi_por[14]_i_5_n_0\
    );
\drpdi_por[14]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => mem_data_dac0(28),
      I1 => mem_data_dac0(26),
      I2 => mem_data_dac0(29),
      O => \drpdi_por[14]_i_6_n_0\
    );
\drpdi_por[15]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAEFAA"
    )
        port map (
      I0 => \drpdi_por[15]_i_2_n_0\,
      I1 => \drpdi_por[15]_i_3_n_0\,
      I2 => mem_data_dac0(14),
      I3 => \rdata_reg_n_0_[15]\,
      I4 => \drpdi_por[15]_i_4_n_0\,
      O => \drpdi_por[15]_i_1__3_n_0\
    );
\drpdi_por[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11F1F11111111111"
    )
        port map (
      I0 => \drpdi_por[15]_i_5_n_0\,
      I1 => \drpdi_por[9]_i_5_n_0\,
      I2 => \drpdi_por[15]_i_4_n_0\,
      I3 => mem_data_dac0(14),
      I4 => \rdata_reg_n_0_[15]\,
      I5 => \drpdi_por[15]_i_6_n_0\,
      O => \drpdi_por[15]_i_2_n_0\
    );
\drpdi_por[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E000"
    )
        port map (
      I0 => mem_data_dac0(27),
      I1 => mem_data_dac0(26),
      I2 => mem_data_dac0(29),
      I3 => mem_data_dac0(28),
      I4 => \drpdi_por[15]_i_7_n_0\,
      O => \drpdi_por[15]_i_3_n_0\
    );
\drpdi_por[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => cleared_reg_n_0,
      I1 => mem_data_dac0(24),
      I2 => mem_data_dac0(25),
      O => \drpdi_por[15]_i_4_n_0\
    );
\drpdi_por[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BBB8888BBBBBBBB"
    )
        port map (
      I0 => \drpdi_por[9]_i_4_n_0\,
      I1 => \^mem_data_dac0_reg[17]\,
      I2 => mem_data_dac0(15),
      I3 => mem_data_dac0(18),
      I4 => mem_data_dac0(16),
      I5 => \rdata_reg_n_0_[15]\,
      O => \drpdi_por[15]_i_5_n_0\
    );
\drpdi_por[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF08FFFF"
    )
        port map (
      I0 => mem_data_dac0(28),
      I1 => mem_data_dac0(26),
      I2 => mem_data_dac0(29),
      I3 => \^mem_data_dac0_reg[17]\,
      I4 => mem_data_dac0(18),
      O => \drpdi_por[15]_i_6_n_0\
    );
\drpdi_por[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => \drpdi_por[15]_i_8_n_0\,
      I1 => mem_data_dac0(23),
      I2 => mem_data_dac0(16),
      I3 => mem_data_dac0(17),
      I4 => mem_data_dac0(15),
      I5 => \drpdi_por[15]_i_9_n_0\,
      O => \drpdi_por[15]_i_7_n_0\
    );
\drpdi_por[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => mem_data_dac0(22),
      I1 => mem_data_dac0(19),
      I2 => mem_data_dac0(21),
      I3 => mem_data_dac0(20),
      O => \drpdi_por[15]_i_8_n_0\
    );
\drpdi_por[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_data_dac0(20),
      I1 => mem_data_dac0(18),
      O => \drpdi_por[15]_i_9_n_0\
    );
\drpdi_por[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBAAAA"
    )
        port map (
      I0 => \drpdi_por[1]_i_2_n_0\,
      I1 => \drpdi_por[7]_i_3_n_0\,
      I2 => \drpdi_por[7]_i_2_n_0\,
      I3 => mem_data_dac0(1),
      I4 => \rdata_reg_n_0_[1]\,
      O => \drpdi_por[1]_i_1_n_0\
    );
\drpdi_por[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6060F000"
    )
        port map (
      I0 => \rdata_reg_n_0_[1]\,
      I1 => mem_data_dac0(1),
      I2 => \drpdi_por[15]_i_4_n_0\,
      I3 => trim_code(0),
      I4 => \drpdi_por[15]_i_6_n_0\,
      O => \drpdi_por[1]_i_2_n_0\
    );
\drpdi_por[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABAAABA"
    )
        port map (
      I0 => \drpdi_por[2]_i_2_n_0\,
      I1 => \drpdi_por[7]_i_3_n_0\,
      I2 => \rdata_reg_n_0_[2]\,
      I3 => mem_data_dac0(2),
      I4 => \drpdi_por[7]_i_2_n_0\,
      O => \drpdi_por[2]_i_1_n_0\
    );
\drpdi_por[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6060F000"
    )
        port map (
      I0 => \rdata_reg_n_0_[2]\,
      I1 => mem_data_dac0(2),
      I2 => \drpdi_por[15]_i_4_n_0\,
      I3 => trim_code(1),
      I4 => \drpdi_por[15]_i_6_n_0\,
      O => \drpdi_por[2]_i_2_n_0\
    );
\drpdi_por[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBAAAA"
    )
        port map (
      I0 => \drpdi_por[3]_i_2_n_0\,
      I1 => \drpdi_por[7]_i_3_n_0\,
      I2 => \drpdi_por[7]_i_2_n_0\,
      I3 => mem_data_dac0(3),
      I4 => \rdata_reg_n_0_[3]\,
      O => \drpdi_por[3]_i_1_n_0\
    );
\drpdi_por[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6060F000"
    )
        port map (
      I0 => \rdata_reg_n_0_[3]\,
      I1 => mem_data_dac0(3),
      I2 => \drpdi_por[15]_i_4_n_0\,
      I3 => trim_code(2),
      I4 => \drpdi_por[15]_i_6_n_0\,
      O => \drpdi_por[3]_i_2_n_0\
    );
\drpdi_por[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBAAAA"
    )
        port map (
      I0 => \drpdi_por[4]_i_2_n_0\,
      I1 => \drpdi_por[7]_i_3_n_0\,
      I2 => \drpdi_por[7]_i_2_n_0\,
      I3 => mem_data_dac0(4),
      I4 => \rdata_reg_n_0_[4]\,
      O => \drpdi_por[4]_i_1_n_0\
    );
\drpdi_por[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6F600000"
    )
        port map (
      I0 => \rdata_reg_n_0_[4]\,
      I1 => mem_data_dac0(4),
      I2 => \drpdi_por[15]_i_6_n_0\,
      I3 => trim_code(3),
      I4 => \drpdi_por[15]_i_4_n_0\,
      O => \drpdi_por[4]_i_2_n_0\
    );
\drpdi_por[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBAAAA"
    )
        port map (
      I0 => \drpdi_por[5]_i_2_n_0\,
      I1 => \drpdi_por[7]_i_3_n_0\,
      I2 => \drpdi_por[7]_i_2_n_0\,
      I3 => mem_data_dac0(5),
      I4 => \rdata_reg_n_0_[5]\,
      O => \drpdi_por[5]_i_1_n_0\
    );
\drpdi_por[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"606060F060606000"
    )
        port map (
      I0 => mem_data_dac0(5),
      I1 => \rdata_reg_n_0_[5]\,
      I2 => \drpdi_por[15]_i_4_n_0\,
      I3 => \^mem_data_dac0_reg[17]\,
      I4 => \drpdi_por[14]_i_6_n_0\,
      I5 => \drpdi_por_reg[5]_0\,
      O => \drpdi_por[5]_i_2_n_0\
    );
\drpdi_por[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B0FFFF"
    )
        port map (
      I0 => \drpdi_por[7]_i_2_n_0\,
      I1 => mem_data_dac0(6),
      I2 => \rdata_reg_n_0_[6]\,
      I3 => \drpdi_por[7]_i_3_n_0\,
      I4 => \drpdi_por[6]_i_2_n_0\,
      O => \drpdi_por[6]_i_1_n_0\
    );
\drpdi_por[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF733373337FFF7"
    )
        port map (
      I0 => \drpdi_por_reg[6]_0\,
      I1 => \drpdi_por[15]_i_4_n_0\,
      I2 => \drpdi_por[14]_i_6_n_0\,
      I3 => \^mem_data_dac0_reg[17]\,
      I4 => \rdata_reg_n_0_[6]\,
      I5 => mem_data_dac0(6),
      O => \drpdi_por[6]_i_2_n_0\
    );
\drpdi_por[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00D0FFFF"
    )
        port map (
      I0 => mem_data_dac0(9),
      I1 => \drpdi_por[7]_i_2_n_0\,
      I2 => \rdata_reg_n_0_[7]\,
      I3 => \drpdi_por[7]_i_3_n_0\,
      I4 => \drpdi_por[7]_i_4_n_0\,
      O => \drpdi_por[7]_i_1_n_0\
    );
\drpdi_por[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => mem_data_dac0(28),
      I1 => mem_data_dac0(29),
      I2 => mem_data_dac0(26),
      I3 => mem_data_dac0(27),
      O => \drpdi_por[7]_i_2_n_0\
    );
\drpdi_por[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \drpdi_por[15]_i_7_n_0\,
      I1 => mem_data_dac0(25),
      I2 => mem_data_dac0(24),
      I3 => cleared_reg_n_0,
      O => \drpdi_por[7]_i_3_n_0\
    );
\drpdi_por[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD11D"
    )
        port map (
      I0 => \drpdi_por_reg[7]_0\,
      I1 => \^mem_data_dac0_reg[17]\,
      I2 => \rdata_reg_n_0_[7]\,
      I3 => mem_data_dac0(9),
      I4 => \drpdi_por[9]_i_5_n_0\,
      O => \drpdi_por[7]_i_4_n_0\
    );
\drpdi_por[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4044FFFF"
    )
        port map (
      I0 => \drpdi_por[15]_i_4_n_0\,
      I1 => \rdata_reg_n_0_[8]\,
      I2 => \drpdi_por[15]_i_3_n_0\,
      I3 => mem_data_dac0(7),
      I4 => \drpdi_por[8]_i_2_n_0\,
      O => \drpdi_por[8]_i_1_n_0\
    );
\drpdi_por[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF909F"
    )
        port map (
      I0 => \rdata_reg_n_0_[8]\,
      I1 => mem_data_dac0(7),
      I2 => \^mem_data_dac0_reg[17]\,
      I3 => \drpdi_por_reg[8]_0\,
      I4 => \drpdi_por[9]_i_5_n_0\,
      O => \drpdi_por[8]_i_2_n_0\
    );
\drpdi_por[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA2220"
    )
        port map (
      I0 => \drpdi_por[9]_i_2_n_0\,
      I1 => \drpdi_por_reg[9]_0\,
      I2 => trim_code(0),
      I3 => \drpdi_por[9]_i_4_n_0\,
      I4 => \drpdi_por[9]_i_5_n_0\,
      O => \drpdi_por[9]_i_1_n_0\
    );
\drpdi_por[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03ABFFFFFF030303"
    )
        port map (
      I0 => \drpdi_por[15]_i_3_n_0\,
      I1 => \drpdi_por[9]_i_6_n_0\,
      I2 => \drpdi_por[9]_i_5_n_0\,
      I3 => \drpdi_por[15]_i_4_n_0\,
      I4 => mem_data_dac0(8),
      I5 => \^rdata_reg[9]_0\(0),
      O => \drpdi_por[9]_i_2_n_0\
    );
\drpdi_por[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFFFFFFFFFF"
    )
        port map (
      I0 => mem_data_dac0(18),
      I1 => mem_data_dac0(20),
      I2 => mem_data_dac0(17),
      I3 => mem_data_dac0(15),
      I4 => mem_data_dac0(16),
      I5 => mem_data_dac0(19),
      O => \drpdi_por[9]_i_4_n_0\
    );
\drpdi_por[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF404040FFFFFFFF"
    )
        port map (
      I0 => mem_data_dac0(29),
      I1 => mem_data_dac0(26),
      I2 => mem_data_dac0(28),
      I3 => mem_data_dac0(25),
      I4 => mem_data_dac0(24),
      I5 => cleared_reg_n_0,
      O => \drpdi_por[9]_i_5_n_0\
    );
\drpdi_por[9]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \drpdi_por[9]_i_4_n_0\,
      I1 => \^mem_data_dac0_reg[17]\,
      O => \drpdi_por[9]_i_6_n_0\
    );
\drpdi_por[9]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => mem_data_dac0(16),
      I1 => mem_data_dac0(18),
      I2 => mem_data_dac0(15),
      O => \^mem_data_dac0_reg[17]_0\
    );
\drpdi_por_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => \drpdi_por[0]_i_1_n_0\,
      Q => \drpdi_por_reg[15]_0\(0),
      R => \^p_5_in\
    );
\drpdi_por_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => \drpdi_por[10]_i_1_n_0\,
      Q => \drpdi_por_reg[15]_0\(10),
      R => \^p_5_in\
    );
\drpdi_por_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => \drpdi_por[11]_i_1_n_0\,
      Q => \drpdi_por_reg[15]_0\(11),
      R => \^p_5_in\
    );
\drpdi_por_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => \drpdi_por[12]_i_1_n_0\,
      Q => \drpdi_por_reg[15]_0\(12),
      R => \^p_5_in\
    );
\drpdi_por_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => \drpdi_por[13]_i_1_n_0\,
      Q => \drpdi_por_reg[15]_0\(13),
      R => \^p_5_in\
    );
\drpdi_por_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => \drpdi_por[14]_i_1_n_0\,
      Q => \drpdi_por_reg[15]_0\(14),
      R => \^p_5_in\
    );
\drpdi_por_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => \drpdi_por[15]_i_1__3_n_0\,
      Q => \drpdi_por_reg[15]_0\(15),
      R => \^p_5_in\
    );
\drpdi_por_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => \drpdi_por[1]_i_1_n_0\,
      Q => \drpdi_por_reg[15]_0\(1),
      R => \^p_5_in\
    );
\drpdi_por_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => \drpdi_por[2]_i_1_n_0\,
      Q => \drpdi_por_reg[15]_0\(2),
      R => \^p_5_in\
    );
\drpdi_por_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => \drpdi_por[3]_i_1_n_0\,
      Q => \drpdi_por_reg[15]_0\(3),
      R => \^p_5_in\
    );
\drpdi_por_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => \drpdi_por[4]_i_1_n_0\,
      Q => \drpdi_por_reg[15]_0\(4),
      R => \^p_5_in\
    );
\drpdi_por_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => \drpdi_por[5]_i_1_n_0\,
      Q => \drpdi_por_reg[15]_0\(5),
      R => \^p_5_in\
    );
\drpdi_por_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => \drpdi_por[6]_i_1_n_0\,
      Q => \drpdi_por_reg[15]_0\(6),
      R => \^p_5_in\
    );
\drpdi_por_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => \drpdi_por[7]_i_1_n_0\,
      Q => \drpdi_por_reg[15]_0\(7),
      R => \^p_5_in\
    );
\drpdi_por_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => \drpdi_por[8]_i_1_n_0\,
      Q => \drpdi_por_reg[15]_0\(8),
      R => \^p_5_in\
    );
\drpdi_por_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      D => \drpdi_por[9]_i_1_n_0\,
      Q => \drpdi_por_reg[15]_0\(9),
      R => \^p_5_in\
    );
\drpen_por_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      I1 => \FSM_onehot_por_sm_state_reg_n_0_[6]\,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[8]\,
      I3 => \^fsm_onehot_por_sm_state_reg[11]_0\(0),
      I4 => \FSM_onehot_por_sm_state_reg_n_0_[9]\,
      I5 => \^fsm_onehot_por_sm_state_reg[11]_0\(1),
      O => \drpen_por_i_1__3_n_0\
    );
drpen_por_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpen_por_i_1__3_n_0\,
      D => \drpaddr_por[10]_i_1__3_n_0\,
      Q => dac0_drpen_por,
      R => \^p_5_in\
    );
drprdy_por_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dac0_drprdy_por,
      Q => drprdy_por_r,
      R => \^p_5_in\
    );
drpwe_por_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \drpen_por_i_1__3_n_0\,
      D => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      Q => dac0_drpwe_por,
      R => \^p_5_in\
    );
\enable_clock_en_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000000"
    )
        port map (
      I0 => mem_data_dac0(22),
      I1 => mem_data_dac0(23),
      I2 => mem_data_dac0(21),
      I3 => enable_clock_en_i_2_n_0,
      I4 => por_timer_start,
      I5 => enable_clock_en_reg_n_0,
      O => \enable_clock_en_i_1__3_n_0\
    );
enable_clock_en_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0410"
    )
        port map (
      I0 => mem_data_dac0(29),
      I1 => mem_data_dac0(28),
      I2 => mem_data_dac0(27),
      I3 => mem_data_dac0(26),
      O => enable_clock_en_i_2_n_0
    );
enable_clock_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \enable_clock_en_i_1__3_n_0\,
      Q => enable_clock_en_reg_n_0,
      R => \^p_5_in\
    );
fg_cal_en_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAAAAA"
    )
        port map (
      I0 => fg_cal_en_i_3_n_0,
      I1 => por_timer_start,
      I2 => mem_data_dac0(21),
      I3 => mem_data_dac0(22),
      I4 => mem_data_dac0(23),
      O => fg_cal_en_i_1_n_0
    );
fg_cal_en_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_data_dac0(4),
      I1 => por_timer_start,
      I2 => mem_data_dac0(5),
      O => fg_cal_en_i_2_n_0
    );
fg_cal_en_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I1 => \^dac0_sm_reset_i_0\,
      I2 => wait_event_reg_n_0,
      O => fg_cal_en_i_3_n_0
    );
fg_cal_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => fg_cal_en_i_1_n_0,
      D => fg_cal_en_i_2_n_0,
      Q => fg_cal_en_reg_n_0,
      R => \^p_5_in\
    );
interrupt_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => clear_interrupt_reg_n_0,
      I1 => interrupt0,
      I2 => \^dac0_sm_reset_i_0\,
      O => interrupt_i_1_n_0
    );
interrupt_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4440"
    )
        port map (
      I0 => clocks_ok_r_reg_0,
      I1 => clocks_ok_r,
      I2 => mem_data_dac0(29),
      I3 => interrupt_i_3_n_0,
      I4 => interrupt_i_4_n_0,
      I5 => interrupt_i_5_n_0,
      O => interrupt0
    );
interrupt_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_data_dac0(26),
      I1 => mem_data_dac0(27),
      I2 => mem_data_dac0(28),
      O => interrupt_i_3_n_0
    );
interrupt_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => mem_data_dac0(28),
      I1 => mem_data_dac0(27),
      I2 => mem_data_dac0(26),
      I3 => mem_data_dac0(29),
      I4 => dest_out,
      I5 => powerup_state_r,
      O => interrupt_i_4_n_0
    );
interrupt_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEEE0000"
    )
        port map (
      I0 => mem_data_dac0(29),
      I1 => mem_data_dac0(28),
      I2 => mem_data_dac0(27),
      I3 => mem_data_dac0(26),
      I4 => power_ok_r,
      I5 => power_ok_r_reg_0,
      O => interrupt_i_5_n_0
    );
interrupt_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => interrupt_i_1_n_0,
      Q => \^dac0_sm_reset_i_0\,
      R => \^p_5_in\
    );
\mem_addr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4545454555454545"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^fsm_onehot_por_sm_state_reg[11]_0\(1),
      I2 => \mem_addr[5]_i_7_n_0\,
      I3 => cleared_reg_n_0,
      I4 => signal_lost_r,
      I5 => \^dac0_sm_reset_i_0\,
      O => \mem_addr[0]_i_1_n_0\
    );
\mem_addr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BE82BEBE"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state[3]_i_5_n_0\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^fsm_onehot_por_sm_state_reg[11]_0\(1),
      I4 => \mem_addr[5]_i_7_n_0\,
      O => \mem_addr[1]_i_1_n_0\
    );
\mem_addr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEABFFEBAAAABFEA"
    )
        port map (
      I0 => \mem_addr[2]_i_2_n_0\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \mem_addr[5]_i_7_n_0\,
      I5 => \FSM_onehot_por_sm_state[3]_i_5_n_0\,
      O => \mem_addr[2]_i_1_n_0\
    );
\mem_addr[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82222888"
    )
        port map (
      I0 => \^fsm_onehot_por_sm_state_reg[11]_0\(1),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => no_pll_restart_reg_n_0,
      O => \mem_addr[2]_i_2_n_0\
    );
\mem_addr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF366C0000"
    )
        port map (
      I0 => no_pll_restart_reg_n_0,
      I1 => \^q\(3),
      I2 => \mem_addr[3]_i_2_n_0\,
      I3 => \^q\(2),
      I4 => \^fsm_onehot_por_sm_state_reg[11]_0\(1),
      I5 => \mem_addr[3]_i_3_n_0\,
      O => \mem_addr[3]_i_1_n_0\
    );
\mem_addr[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \mem_addr[3]_i_2_n_0\
    );
\mem_addr[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DCCCCCC714444444"
    )
        port map (
      I0 => \mem_addr[5]_i_7_n_0\,
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \FSM_onehot_por_sm_state[3]_i_5_n_0\,
      O => \mem_addr[3]_i_3_n_0\
    );
\mem_addr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABABABABABFFAB"
    )
        port map (
      I0 => \mem_addr[4]_i_2_n_0\,
      I1 => \mem_addr[5]_i_7_n_0\,
      I2 => \mem_addr[4]_i_3_n_0\,
      I3 => \FSM_onehot_por_sm_state[3]_i_5_n_0\,
      I4 => \mem_addr[4]_i_4_n_0\,
      I5 => \^q\(4),
      O => \mem_addr[4]_i_1_n_0\
    );
\mem_addr[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222A88802AAA8000"
    )
        port map (
      I0 => \^fsm_onehot_por_sm_state_reg[11]_0\(1),
      I1 => \^q\(3),
      I2 => \mem_addr[3]_i_2_n_0\,
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => no_pll_restart_reg_n_0,
      O => \mem_addr[4]_i_2_n_0\
    );
\mem_addr[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95555555"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      O => \mem_addr[4]_i_3_n_0\
    );
\mem_addr[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => \mem_addr[4]_i_4_n_0\
    );
\mem_addr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \mem_addr[5]_i_3_n_0\,
      I1 => \FSM_onehot_por_sm_state[3]_i_6_n_0\,
      I2 => fg_cal_en_i_3_n_0,
      I3 => no_pll_restart_reg_0,
      I4 => \FSM_onehot_por_sm_state[3]_i_3_n_0\,
      I5 => \FSM_onehot_por_sm_state[14]_i_3_n_0\,
      O => \mem_addr[5]_i_1_n_0\
    );
\mem_addr[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB080FF80"
    )
        port map (
      I0 => \mem_addr[5]_i_5_n_0\,
      I1 => no_pll_restart_reg_n_0,
      I2 => \^fsm_onehot_por_sm_state_reg[11]_0\(1),
      I3 => \mem_addr[5]_i_6_n_0\,
      I4 => \mem_addr[5]_i_7_n_0\,
      I5 => \mem_addr[5]_i_8_n_0\,
      O => \mem_addr[5]_i_2_n_0\
    );
\mem_addr[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      I1 => \FSM_onehot_por_sm_state[0]_i_2_n_0\,
      O => \mem_addr[5]_i_3_n_0\
    );
\mem_addr[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A6A6A6A6AAAAAAA"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(3),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^q\(2),
      O => \mem_addr[5]_i_5_n_0\
    );
\mem_addr[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(3),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^q\(2),
      O => \mem_addr[5]_i_6_n_0\
    );
\mem_addr[5]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01010001"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[4]\,
      I1 => por_timer_start,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I4 => \^dac0_sm_reset_i_0\,
      O => \mem_addr[5]_i_7_n_0\
    );
\mem_addr[5]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000008"
    )
        port map (
      I0 => cleared_reg_n_0,
      I1 => signal_lost_r,
      I2 => \^dac0_sm_reset_i_0\,
      I3 => \^q\(5),
      I4 => \mem_addr[5]_i_9_n_0\,
      O => \mem_addr[5]_i_8_n_0\
    );
\mem_addr[5]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      O => \mem_addr[5]_i_9_n_0\
    );
\mem_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \mem_addr[5]_i_1_n_0\,
      D => \mem_addr[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \^p_5_in\
    );
\mem_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \mem_addr[5]_i_1_n_0\,
      D => \mem_addr[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \^p_5_in\
    );
\mem_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \mem_addr[5]_i_1_n_0\,
      D => \mem_addr[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \^p_5_in\
    );
\mem_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \mem_addr[5]_i_1_n_0\,
      D => \mem_addr[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \^p_5_in\
    );
\mem_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \mem_addr[5]_i_1_n_0\,
      D => \mem_addr[4]_i_1_n_0\,
      Q => \^q\(4),
      R => \^p_5_in\
    );
\mem_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \mem_addr[5]_i_1_n_0\,
      D => \mem_addr[5]_i_2_n_0\,
      Q => \^q\(5),
      R => \^p_5_in\
    );
\mem_data_dac0[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^q\(3),
      I5 => \^q\(1),
      O => D(0)
    );
\mem_data_dac0[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000D90636"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(5),
      O => D(1)
    );
\mem_data_dac0[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80008120"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(0),
      O => \mem_addr_reg[4]_0\
    );
no_pll_restart_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080800080FF8000"
    )
        port map (
      I0 => no_pll_restart_i_2_n_0,
      I1 => cleared_reg_n_0,
      I2 => \FSM_onehot_por_sm_state_reg_n_0_[10]\,
      I3 => fg_cal_en_i_3_n_0,
      I4 => no_pll_restart_reg_n_0,
      I5 => no_pll_restart_reg_0,
      O => no_pll_restart_i_1_n_0
    );
no_pll_restart_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \rdata_reg_n_0_[0]\,
      I1 => \rdata_reg_n_0_[3]\,
      I2 => \rdata_reg_n_0_[2]\,
      I3 => \rdata_reg_n_0_[4]\,
      I4 => \rdata_reg_n_0_[1]\,
      O => no_pll_restart_i_2_n_0
    );
no_pll_restart_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => no_pll_restart_i_1_n_0,
      Q => no_pll_restart_reg_n_0,
      R => \^p_5_in\
    );
por_gnt_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dac0_por_gnt,
      Q => por_gnt_r,
      R => \^p_5_in\
    );
\por_req_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[5]\,
      I1 => \^fsm_onehot_por_sm_state_reg[11]_0\(1),
      I2 => dac0_drprdy_por,
      I3 => \^dac0_por_req\,
      O => \por_req_i_1__3_n_0\
    );
por_req_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \por_req_i_1__3_n_0\,
      Q => \^dac0_por_req\,
      R => \^p_5_in\
    );
\por_timer_count[0]_i_10__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(3),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(3),
      O => \por_timer_count[0]_i_10__3_n_0\
    );
\por_timer_count[0]_i_11__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(2),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(2),
      O => \por_timer_count[0]_i_11__3_n_0\
    );
\por_timer_count[0]_i_12__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(1),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(1),
      O => \por_timer_count[0]_i_12__3_n_0\
    );
\por_timer_count[0]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(0),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(0),
      O => \por_timer_count[0]_i_13_n_0\
    );
\por_timer_count[0]_i_14__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(7),
      I1 => por_timer_start_val(7),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_14__3_n_0\
    );
\por_timer_count[0]_i_15__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(6),
      I1 => por_timer_start_val(6),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_15__3_n_0\
    );
\por_timer_count[0]_i_16__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(5),
      I1 => por_timer_start_val(5),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_16__3_n_0\
    );
\por_timer_count[0]_i_17__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(4),
      I1 => por_timer_start_val(4),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_17__3_n_0\
    );
\por_timer_count[0]_i_18__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(3),
      I1 => por_timer_start_val(3),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_18__3_n_0\
    );
\por_timer_count[0]_i_19__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(2),
      I1 => por_timer_start_val(2),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_19__3_n_0\
    );
\por_timer_count[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBAAAA"
    )
        port map (
      I0 => por_timer_start_reg_n_0,
      I1 => \por_timer_count[0]_i_3__3_n_0\,
      I2 => \por_timer_count[0]_i_4__3_n_0\,
      I3 => \por_timer_count[0]_i_5__3_n_0\,
      I4 => clock_en_reg_n_0,
      O => \por_timer_count[0]_i_1__3_n_0\
    );
\por_timer_count[0]_i_20__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(1),
      I1 => por_timer_start_val(1),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_20__3_n_0\
    );
\por_timer_count[0]_i_21__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(0),
      I1 => por_timer_start_val(0),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[0]_i_21__4_n_0\
    );
\por_timer_count[0]_i_22__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => por_timer_count_reg(21),
      I1 => por_timer_count_reg(20),
      I2 => por_timer_count_reg(23),
      I3 => por_timer_count_reg(22),
      O => \por_timer_count[0]_i_22__3_n_0\
    );
\por_timer_count[0]_i_23__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => por_timer_count_reg(9),
      I1 => por_timer_count_reg(10),
      I2 => por_timer_count_reg(8),
      I3 => por_timer_count_reg(11),
      I4 => \por_timer_count[0]_i_24__3_n_0\,
      O => \por_timer_count[0]_i_23__3_n_0\
    );
\por_timer_count[0]_i_24__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => por_timer_count_reg(13),
      I1 => por_timer_count_reg(12),
      I2 => por_timer_count_reg(15),
      I3 => por_timer_count_reg(14),
      O => \por_timer_count[0]_i_24__3_n_0\
    );
\por_timer_count[0]_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => por_timer_count_reg(1),
      I1 => por_timer_count_reg(0),
      I2 => por_timer_count_reg(3),
      I3 => por_timer_count_reg(2),
      O => \por_timer_count[0]_i_3__3_n_0\
    );
\por_timer_count[0]_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => por_timer_count_reg(7),
      I1 => por_timer_count_reg(6),
      I2 => por_timer_count_reg(5),
      I3 => por_timer_count_reg(4),
      O => \por_timer_count[0]_i_4__3_n_0\
    );
\por_timer_count[0]_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \por_timer_count[0]_i_22__3_n_0\,
      I1 => por_timer_count_reg(19),
      I2 => por_timer_count_reg(18),
      I3 => por_timer_count_reg(17),
      I4 => por_timer_count_reg(16),
      I5 => \por_timer_count[0]_i_23__3_n_0\,
      O => \por_timer_count[0]_i_5__3_n_0\
    );
\por_timer_count[0]_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(7),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(7),
      O => \por_timer_count[0]_i_6__3_n_0\
    );
\por_timer_count[0]_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(6),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(6),
      O => \por_timer_count[0]_i_7__3_n_0\
    );
\por_timer_count[0]_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(5),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(5),
      O => \por_timer_count[0]_i_8__3_n_0\
    );
\por_timer_count[0]_i_9__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(4),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(4),
      O => \por_timer_count[0]_i_9__3_n_0\
    );
\por_timer_count[16]_i_10__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(22),
      I1 => por_timer_start_val(20),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_10__3_n_0\
    );
\por_timer_count[16]_i_11__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(21),
      I1 => por_timer_start_val(21),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_11__3_n_0\
    );
\por_timer_count[16]_i_12__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(20),
      I1 => por_timer_start_val(20),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_12__3_n_0\
    );
\por_timer_count[16]_i_13__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(19),
      I1 => por_timer_start_val(19),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_13__3_n_0\
    );
\por_timer_count[16]_i_14__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(18),
      I1 => por_timer_start_val(18),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_14__3_n_0\
    );
\por_timer_count[16]_i_15__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(17),
      I1 => por_timer_start_val(17),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_15__3_n_0\
    );
\por_timer_count[16]_i_16__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(16),
      I1 => por_timer_start_val(16),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[16]_i_16__3_n_0\
    );
\por_timer_count[16]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(20),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(22),
      O => \por_timer_count[16]_i_2__3_n_0\
    );
\por_timer_count[16]_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(21),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(21),
      O => \por_timer_count[16]_i_3__3_n_0\
    );
\por_timer_count[16]_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(20),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(20),
      O => \por_timer_count[16]_i_4__3_n_0\
    );
\por_timer_count[16]_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(19),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(19),
      O => \por_timer_count[16]_i_5__3_n_0\
    );
\por_timer_count[16]_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(18),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(18),
      O => \por_timer_count[16]_i_6__3_n_0\
    );
\por_timer_count[16]_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(17),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(17),
      O => \por_timer_count[16]_i_7__3_n_0\
    );
\por_timer_count[16]_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(16),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(16),
      O => \por_timer_count[16]_i_8__3_n_0\
    );
\por_timer_count[16]_i_9__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => por_timer_start_reg_n_0,
      I1 => por_timer_count_reg(23),
      O => \por_timer_count[16]_i_9__3_n_0\
    );
\por_timer_count[8]_i_10__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(15),
      I1 => por_timer_start_val(15),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_10__3_n_0\
    );
\por_timer_count[8]_i_11__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(14),
      I1 => por_timer_start_val(14),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_11__3_n_0\
    );
\por_timer_count[8]_i_12__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(13),
      I1 => por_timer_start_val(13),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_12__3_n_0\
    );
\por_timer_count[8]_i_13__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(12),
      I1 => por_timer_start_val(12),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_13__3_n_0\
    );
\por_timer_count[8]_i_14__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(11),
      I1 => por_timer_start_val(11),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_14__3_n_0\
    );
\por_timer_count[8]_i_15__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(10),
      I1 => por_timer_start_val(10),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_15__3_n_0\
    );
\por_timer_count[8]_i_16__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(9),
      I1 => por_timer_start_val(9),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_16__3_n_0\
    );
\por_timer_count[8]_i_17__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => por_timer_count_reg(8),
      I1 => por_timer_start_val(8),
      I2 => por_timer_start_reg_n_0,
      O => \por_timer_count[8]_i_17__3_n_0\
    );
\por_timer_count[8]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(15),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(15),
      O => \por_timer_count[8]_i_2__3_n_0\
    );
\por_timer_count[8]_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(14),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(14),
      O => \por_timer_count[8]_i_3__3_n_0\
    );
\por_timer_count[8]_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(13),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(13),
      O => \por_timer_count[8]_i_4__3_n_0\
    );
\por_timer_count[8]_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(12),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(12),
      O => \por_timer_count[8]_i_5__3_n_0\
    );
\por_timer_count[8]_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(11),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(11),
      O => \por_timer_count[8]_i_6__3_n_0\
    );
\por_timer_count[8]_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(10),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(10),
      O => \por_timer_count[8]_i_7__3_n_0\
    );
\por_timer_count[8]_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(9),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(9),
      O => \por_timer_count[8]_i_8__3_n_0\
    );
\por_timer_count[8]_i_9__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => por_timer_start_val(8),
      I1 => por_timer_start_reg_n_0,
      I2 => por_timer_count_reg(8),
      O => \por_timer_count[8]_i_9__3_n_0\
    );
\por_timer_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__3_n_0\,
      D => \por_timer_count_reg[0]_i_2__3_n_15\,
      Q => por_timer_count_reg(0),
      R => \^p_5_in\
    );
\por_timer_count_reg[0]_i_2__3\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \por_timer_count_reg[0]_i_2__3_n_0\,
      CO(6) => \por_timer_count_reg[0]_i_2__3_n_1\,
      CO(5) => \por_timer_count_reg[0]_i_2__3_n_2\,
      CO(4) => \por_timer_count_reg[0]_i_2__3_n_3\,
      CO(3) => \por_timer_count_reg[0]_i_2__3_n_4\,
      CO(2) => \por_timer_count_reg[0]_i_2__3_n_5\,
      CO(1) => \por_timer_count_reg[0]_i_2__3_n_6\,
      CO(0) => \por_timer_count_reg[0]_i_2__3_n_7\,
      DI(7) => \por_timer_count[0]_i_6__3_n_0\,
      DI(6) => \por_timer_count[0]_i_7__3_n_0\,
      DI(5) => \por_timer_count[0]_i_8__3_n_0\,
      DI(4) => \por_timer_count[0]_i_9__3_n_0\,
      DI(3) => \por_timer_count[0]_i_10__3_n_0\,
      DI(2) => \por_timer_count[0]_i_11__3_n_0\,
      DI(1) => \por_timer_count[0]_i_12__3_n_0\,
      DI(0) => \por_timer_count[0]_i_13_n_0\,
      O(7) => \por_timer_count_reg[0]_i_2__3_n_8\,
      O(6) => \por_timer_count_reg[0]_i_2__3_n_9\,
      O(5) => \por_timer_count_reg[0]_i_2__3_n_10\,
      O(4) => \por_timer_count_reg[0]_i_2__3_n_11\,
      O(3) => \por_timer_count_reg[0]_i_2__3_n_12\,
      O(2) => \por_timer_count_reg[0]_i_2__3_n_13\,
      O(1) => \por_timer_count_reg[0]_i_2__3_n_14\,
      O(0) => \por_timer_count_reg[0]_i_2__3_n_15\,
      S(7) => \por_timer_count[0]_i_14__3_n_0\,
      S(6) => \por_timer_count[0]_i_15__3_n_0\,
      S(5) => \por_timer_count[0]_i_16__3_n_0\,
      S(4) => \por_timer_count[0]_i_17__3_n_0\,
      S(3) => \por_timer_count[0]_i_18__3_n_0\,
      S(2) => \por_timer_count[0]_i_19__3_n_0\,
      S(1) => \por_timer_count[0]_i_20__3_n_0\,
      S(0) => \por_timer_count[0]_i_21__4_n_0\
    );
\por_timer_count_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__3_n_0\,
      D => \por_timer_count_reg[8]_i_1__3_n_13\,
      Q => por_timer_count_reg(10),
      R => \^p_5_in\
    );
\por_timer_count_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__3_n_0\,
      D => \por_timer_count_reg[8]_i_1__3_n_12\,
      Q => por_timer_count_reg(11),
      R => \^p_5_in\
    );
\por_timer_count_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__3_n_0\,
      D => \por_timer_count_reg[8]_i_1__3_n_11\,
      Q => por_timer_count_reg(12),
      R => \^p_5_in\
    );
\por_timer_count_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__3_n_0\,
      D => \por_timer_count_reg[8]_i_1__3_n_10\,
      Q => por_timer_count_reg(13),
      R => \^p_5_in\
    );
\por_timer_count_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__3_n_0\,
      D => \por_timer_count_reg[8]_i_1__3_n_9\,
      Q => por_timer_count_reg(14),
      R => \^p_5_in\
    );
\por_timer_count_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__3_n_0\,
      D => \por_timer_count_reg[8]_i_1__3_n_8\,
      Q => por_timer_count_reg(15),
      R => \^p_5_in\
    );
\por_timer_count_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__3_n_0\,
      D => \por_timer_count_reg[16]_i_1__3_n_15\,
      Q => por_timer_count_reg(16),
      R => \^p_5_in\
    );
\por_timer_count_reg[16]_i_1__3\: unisim.vcomponents.CARRY8
     port map (
      CI => \por_timer_count_reg[8]_i_1__3_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_por_timer_count_reg[16]_i_1__3_CO_UNCONNECTED\(7),
      CO(6) => \por_timer_count_reg[16]_i_1__3_n_1\,
      CO(5) => \por_timer_count_reg[16]_i_1__3_n_2\,
      CO(4) => \por_timer_count_reg[16]_i_1__3_n_3\,
      CO(3) => \por_timer_count_reg[16]_i_1__3_n_4\,
      CO(2) => \por_timer_count_reg[16]_i_1__3_n_5\,
      CO(1) => \por_timer_count_reg[16]_i_1__3_n_6\,
      CO(0) => \por_timer_count_reg[16]_i_1__3_n_7\,
      DI(7) => '0',
      DI(6) => \por_timer_count[16]_i_2__3_n_0\,
      DI(5) => \por_timer_count[16]_i_3__3_n_0\,
      DI(4) => \por_timer_count[16]_i_4__3_n_0\,
      DI(3) => \por_timer_count[16]_i_5__3_n_0\,
      DI(2) => \por_timer_count[16]_i_6__3_n_0\,
      DI(1) => \por_timer_count[16]_i_7__3_n_0\,
      DI(0) => \por_timer_count[16]_i_8__3_n_0\,
      O(7) => \por_timer_count_reg[16]_i_1__3_n_8\,
      O(6) => \por_timer_count_reg[16]_i_1__3_n_9\,
      O(5) => \por_timer_count_reg[16]_i_1__3_n_10\,
      O(4) => \por_timer_count_reg[16]_i_1__3_n_11\,
      O(3) => \por_timer_count_reg[16]_i_1__3_n_12\,
      O(2) => \por_timer_count_reg[16]_i_1__3_n_13\,
      O(1) => \por_timer_count_reg[16]_i_1__3_n_14\,
      O(0) => \por_timer_count_reg[16]_i_1__3_n_15\,
      S(7) => \por_timer_count[16]_i_9__3_n_0\,
      S(6) => \por_timer_count[16]_i_10__3_n_0\,
      S(5) => \por_timer_count[16]_i_11__3_n_0\,
      S(4) => \por_timer_count[16]_i_12__3_n_0\,
      S(3) => \por_timer_count[16]_i_13__3_n_0\,
      S(2) => \por_timer_count[16]_i_14__3_n_0\,
      S(1) => \por_timer_count[16]_i_15__3_n_0\,
      S(0) => \por_timer_count[16]_i_16__3_n_0\
    );
\por_timer_count_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__3_n_0\,
      D => \por_timer_count_reg[16]_i_1__3_n_14\,
      Q => por_timer_count_reg(17),
      R => \^p_5_in\
    );
\por_timer_count_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__3_n_0\,
      D => \por_timer_count_reg[16]_i_1__3_n_13\,
      Q => por_timer_count_reg(18),
      R => \^p_5_in\
    );
\por_timer_count_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__3_n_0\,
      D => \por_timer_count_reg[16]_i_1__3_n_12\,
      Q => por_timer_count_reg(19),
      R => \^p_5_in\
    );
\por_timer_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__3_n_0\,
      D => \por_timer_count_reg[0]_i_2__3_n_14\,
      Q => por_timer_count_reg(1),
      R => \^p_5_in\
    );
\por_timer_count_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__3_n_0\,
      D => \por_timer_count_reg[16]_i_1__3_n_11\,
      Q => por_timer_count_reg(20),
      R => \^p_5_in\
    );
\por_timer_count_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__3_n_0\,
      D => \por_timer_count_reg[16]_i_1__3_n_10\,
      Q => por_timer_count_reg(21),
      R => \^p_5_in\
    );
\por_timer_count_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__3_n_0\,
      D => \por_timer_count_reg[16]_i_1__3_n_9\,
      Q => por_timer_count_reg(22),
      R => \^p_5_in\
    );
\por_timer_count_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__3_n_0\,
      D => \por_timer_count_reg[16]_i_1__3_n_8\,
      Q => por_timer_count_reg(23),
      R => \^p_5_in\
    );
\por_timer_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__3_n_0\,
      D => \por_timer_count_reg[0]_i_2__3_n_13\,
      Q => por_timer_count_reg(2),
      R => \^p_5_in\
    );
\por_timer_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__3_n_0\,
      D => \por_timer_count_reg[0]_i_2__3_n_12\,
      Q => por_timer_count_reg(3),
      R => \^p_5_in\
    );
\por_timer_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__3_n_0\,
      D => \por_timer_count_reg[0]_i_2__3_n_11\,
      Q => por_timer_count_reg(4),
      R => \^p_5_in\
    );
\por_timer_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__3_n_0\,
      D => \por_timer_count_reg[0]_i_2__3_n_10\,
      Q => por_timer_count_reg(5),
      R => \^p_5_in\
    );
\por_timer_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__3_n_0\,
      D => \por_timer_count_reg[0]_i_2__3_n_9\,
      Q => por_timer_count_reg(6),
      R => \^p_5_in\
    );
\por_timer_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__3_n_0\,
      D => \por_timer_count_reg[0]_i_2__3_n_8\,
      Q => por_timer_count_reg(7),
      R => \^p_5_in\
    );
\por_timer_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__3_n_0\,
      D => \por_timer_count_reg[8]_i_1__3_n_15\,
      Q => por_timer_count_reg(8),
      R => \^p_5_in\
    );
\por_timer_count_reg[8]_i_1__3\: unisim.vcomponents.CARRY8
     port map (
      CI => \por_timer_count_reg[0]_i_2__3_n_0\,
      CI_TOP => '0',
      CO(7) => \por_timer_count_reg[8]_i_1__3_n_0\,
      CO(6) => \por_timer_count_reg[8]_i_1__3_n_1\,
      CO(5) => \por_timer_count_reg[8]_i_1__3_n_2\,
      CO(4) => \por_timer_count_reg[8]_i_1__3_n_3\,
      CO(3) => \por_timer_count_reg[8]_i_1__3_n_4\,
      CO(2) => \por_timer_count_reg[8]_i_1__3_n_5\,
      CO(1) => \por_timer_count_reg[8]_i_1__3_n_6\,
      CO(0) => \por_timer_count_reg[8]_i_1__3_n_7\,
      DI(7) => \por_timer_count[8]_i_2__3_n_0\,
      DI(6) => \por_timer_count[8]_i_3__3_n_0\,
      DI(5) => \por_timer_count[8]_i_4__3_n_0\,
      DI(4) => \por_timer_count[8]_i_5__3_n_0\,
      DI(3) => \por_timer_count[8]_i_6__3_n_0\,
      DI(2) => \por_timer_count[8]_i_7__3_n_0\,
      DI(1) => \por_timer_count[8]_i_8__3_n_0\,
      DI(0) => \por_timer_count[8]_i_9__3_n_0\,
      O(7) => \por_timer_count_reg[8]_i_1__3_n_8\,
      O(6) => \por_timer_count_reg[8]_i_1__3_n_9\,
      O(5) => \por_timer_count_reg[8]_i_1__3_n_10\,
      O(4) => \por_timer_count_reg[8]_i_1__3_n_11\,
      O(3) => \por_timer_count_reg[8]_i_1__3_n_12\,
      O(2) => \por_timer_count_reg[8]_i_1__3_n_13\,
      O(1) => \por_timer_count_reg[8]_i_1__3_n_14\,
      O(0) => \por_timer_count_reg[8]_i_1__3_n_15\,
      S(7) => \por_timer_count[8]_i_10__3_n_0\,
      S(6) => \por_timer_count[8]_i_11__3_n_0\,
      S(5) => \por_timer_count[8]_i_12__3_n_0\,
      S(4) => \por_timer_count[8]_i_13__3_n_0\,
      S(3) => \por_timer_count[8]_i_14__3_n_0\,
      S(2) => \por_timer_count[8]_i_15__3_n_0\,
      S(1) => \por_timer_count[8]_i_16__3_n_0\,
      S(0) => \por_timer_count[8]_i_17__3_n_0\
    );
\por_timer_count_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_count[0]_i_1__3_n_0\,
      D => \por_timer_count_reg[8]_i_1__3_n_14\,
      Q => por_timer_count_reg(9),
      R => \^p_5_in\
    );
\por_timer_start_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDD8888888C"
    )
        port map (
      I0 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I1 => por_timer_start,
      I2 => mem_data_dac0(22),
      I3 => mem_data_dac0(23),
      I4 => mem_data_dac0(21),
      I5 => por_timer_start_reg_n_0,
      O => \por_timer_start_i_1__3_n_0\
    );
por_timer_start_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \por_timer_start_i_1__3_n_0\,
      Q => por_timer_start_reg_n_0,
      R => \^p_5_in\
    );
\por_timer_start_val[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0410"
    )
        port map (
      I0 => mem_data_dac0(29),
      I1 => mem_data_dac0(28),
      I2 => mem_data_dac0(27),
      I3 => mem_data_dac0(26),
      I4 => mem_data_dac0(0),
      O => \por_timer_start_val[0]_i_1_n_0\
    );
\por_timer_start_val[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF2FFF2FFF2"
    )
        port map (
      I0 => mem_data_dac0(9),
      I1 => \por_timer_start_val[15]_i_3_n_0\,
      I2 => \por_timer_start_val[11]_i_3_n_0\,
      I3 => \por_timer_start_val[10]_i_2_n_0\,
      I4 => \por_timer_start_val_reg[19]_0\(6),
      I5 => \por_timer_start_val[15]_i_4_n_0\,
      O => \por_timer_start_val[10]_i_1_n_0\
    );
\por_timer_start_val[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DB00"
    )
        port map (
      I0 => mem_data_dac0(28),
      I1 => mem_data_dac0(27),
      I2 => mem_data_dac0(26),
      I3 => mem_data_dac0(9),
      I4 => mem_data_dac0(29),
      O => \por_timer_start_val[10]_i_2_n_0\
    );
\por_timer_start_val[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF4FFF4FFF4"
    )
        port map (
      I0 => \por_timer_start_val[11]_i_2_n_0\,
      I1 => mem_data_dac0(10),
      I2 => \por_timer_start_val[11]_i_3_n_0\,
      I3 => \por_timer_start_val[11]_i_4_n_0\,
      I4 => \por_timer_start_val_reg[19]_0\(7),
      I5 => \por_timer_start_val[15]_i_4_n_0\,
      O => \por_timer_start_val[11]_i_1_n_0\
    );
\por_timer_start_val[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0412"
    )
        port map (
      I0 => mem_data_dac0(29),
      I1 => mem_data_dac0(26),
      I2 => mem_data_dac0(27),
      I3 => mem_data_dac0(28),
      O => \por_timer_start_val[11]_i_2_n_0\
    );
\por_timer_start_val[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => mem_data_dac0(27),
      I1 => mem_data_dac0(26),
      I2 => mem_data_dac0(28),
      I3 => \por_timer_start_val_reg[2]_0\(0),
      I4 => mem_data_dac0(29),
      O => \por_timer_start_val[11]_i_3_n_0\
    );
\por_timer_start_val[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => mem_data_dac0(26),
      I1 => mem_data_dac0(27),
      I2 => mem_data_dac0(28),
      I3 => \por_timer_start_val_reg[2]_0\(0),
      I4 => mem_data_dac0(29),
      O => \por_timer_start_val[11]_i_4_n_0\
    );
\por_timer_start_val[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAEAEAE"
    )
        port map (
      I0 => \por_timer_start_val[12]_i_2_n_0\,
      I1 => mem_data_dac0(11),
      I2 => \por_timer_start_val[15]_i_3_n_0\,
      I3 => \por_timer_start_val_reg[19]_0\(8),
      I4 => \por_timer_start_val[15]_i_4_n_0\,
      O => \por_timer_start_val[12]_i_1_n_0\
    );
\por_timer_start_val[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A28AA2BA"
    )
        port map (
      I0 => mem_data_dac0(11),
      I1 => mem_data_dac0(26),
      I2 => mem_data_dac0(27),
      I3 => mem_data_dac0(28),
      I4 => \por_timer_start_val_reg[2]_0\(0),
      I5 => mem_data_dac0(29),
      O => \por_timer_start_val[12]_i_2_n_0\
    );
\por_timer_start_val[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABA28AAAA8A28A"
    )
        port map (
      I0 => mem_data_dac0(12),
      I1 => mem_data_dac0(28),
      I2 => mem_data_dac0(27),
      I3 => mem_data_dac0(26),
      I4 => mem_data_dac0(29),
      I5 => \por_timer_start_val_reg[19]_0\(9),
      O => \por_timer_start_val[13]_i_1_n_0\
    );
\por_timer_start_val[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABA28AAAA8A28A"
    )
        port map (
      I0 => mem_data_dac0(13),
      I1 => mem_data_dac0(28),
      I2 => mem_data_dac0(27),
      I3 => mem_data_dac0(26),
      I4 => mem_data_dac0(29),
      I5 => \por_timer_start_val_reg[19]_0\(10),
      O => \por_timer_start_val[14]_i_1_n_0\
    );
\por_timer_start_val[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAEAEAE"
    )
        port map (
      I0 => \por_timer_start_val[15]_i_2_n_0\,
      I1 => mem_data_dac0(14),
      I2 => \por_timer_start_val[15]_i_3_n_0\,
      I3 => \por_timer_start_val_reg[19]_0\(11),
      I4 => \por_timer_start_val[15]_i_4_n_0\,
      O => \por_timer_start_val[15]_i_1_n_0\
    );
\por_timer_start_val[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAA30AAA"
    )
        port map (
      I0 => mem_data_dac0(14),
      I1 => \por_timer_start_val_reg[2]_0\(0),
      I2 => mem_data_dac0(28),
      I3 => mem_data_dac0(26),
      I4 => mem_data_dac0(27),
      I5 => mem_data_dac0(29),
      O => \por_timer_start_val[15]_i_2_n_0\
    );
\por_timer_start_val[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => mem_data_dac0(28),
      I1 => mem_data_dac0(27),
      I2 => mem_data_dac0(26),
      I3 => mem_data_dac0(29),
      O => \por_timer_start_val[15]_i_3_n_0\
    );
\por_timer_start_val[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => mem_data_dac0(28),
      I1 => mem_data_dac0(27),
      I2 => mem_data_dac0(26),
      I3 => mem_data_dac0(29),
      O => \por_timer_start_val[15]_i_4_n_0\
    );
\por_timer_start_val[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABA28AAAA8A28A"
    )
        port map (
      I0 => mem_data_dac0(15),
      I1 => mem_data_dac0(28),
      I2 => mem_data_dac0(27),
      I3 => mem_data_dac0(26),
      I4 => mem_data_dac0(29),
      I5 => \por_timer_start_val_reg[19]_0\(12),
      O => \por_timer_start_val[16]_i_1_n_0\
    );
\por_timer_start_val[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABA28AAAA8A28A"
    )
        port map (
      I0 => mem_data_dac0(16),
      I1 => mem_data_dac0(28),
      I2 => mem_data_dac0(27),
      I3 => mem_data_dac0(26),
      I4 => mem_data_dac0(29),
      I5 => \por_timer_start_val_reg[19]_0\(13),
      O => \por_timer_start_val[17]_i_1_n_0\
    );
\por_timer_start_val[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABA28AAAA8A28A"
    )
        port map (
      I0 => mem_data_dac0(17),
      I1 => mem_data_dac0(28),
      I2 => mem_data_dac0(27),
      I3 => mem_data_dac0(26),
      I4 => mem_data_dac0(29),
      I5 => \por_timer_start_val_reg[19]_0\(14),
      O => \por_timer_start_val[18]_i_1_n_0\
    );
\por_timer_start_val[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFCFB00000008"
    )
        port map (
      I0 => \por_timer_start_val_reg[19]_0\(15),
      I1 => mem_data_dac0(29),
      I2 => mem_data_dac0(26),
      I3 => mem_data_dac0(27),
      I4 => mem_data_dac0(28),
      I5 => mem_data_dac0(18),
      O => \por_timer_start_val[19]_i_1_n_0\
    );
\por_timer_start_val[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0410"
    )
        port map (
      I0 => mem_data_dac0(29),
      I1 => mem_data_dac0(28),
      I2 => mem_data_dac0(27),
      I3 => mem_data_dac0(26),
      I4 => mem_data_dac0(1),
      O => \por_timer_start_val[1]_i_1_n_0\
    );
\por_timer_start_val[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8A28A"
    )
        port map (
      I0 => mem_data_dac0(19),
      I1 => mem_data_dac0(28),
      I2 => mem_data_dac0(27),
      I3 => mem_data_dac0(26),
      I4 => mem_data_dac0(29),
      O => \por_timer_start_val[20]_i_1_n_0\
    );
\por_timer_start_val[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => por_timer_start,
      I1 => mem_data_dac0(22),
      I2 => mem_data_dac0(23),
      I3 => mem_data_dac0(21),
      I4 => \^p_5_in\,
      O => \por_timer_start_val[21]_i_1_n_0\
    );
\por_timer_start_val[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8A28A"
    )
        port map (
      I0 => mem_data_dac0(20),
      I1 => mem_data_dac0(28),
      I2 => mem_data_dac0(27),
      I3 => mem_data_dac0(26),
      I4 => mem_data_dac0(29),
      O => \por_timer_start_val[21]_i_2_n_0\
    );
\por_timer_start_val[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0E0B0D0F0E0F4F2"
    )
        port map (
      I0 => mem_data_dac0(27),
      I1 => mem_data_dac0(26),
      I2 => mem_data_dac0(2),
      I3 => mem_data_dac0(28),
      I4 => mem_data_dac0(29),
      I5 => \por_timer_start_val_reg[2]_0\(0),
      O => \por_timer_start_val[2]_i_1_n_0\
    );
\por_timer_start_val[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8A28A"
    )
        port map (
      I0 => mem_data_dac0(3),
      I1 => mem_data_dac0(28),
      I2 => mem_data_dac0(27),
      I3 => mem_data_dac0(26),
      I4 => mem_data_dac0(29),
      O => \por_timer_start_val[3]_i_1_n_0\
    );
\por_timer_start_val[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAACAAFAAFAA"
    )
        port map (
      I0 => mem_data_dac0(4),
      I1 => \por_timer_start_val_reg[19]_0\(0),
      I2 => mem_data_dac0(28),
      I3 => mem_data_dac0(27),
      I4 => mem_data_dac0(26),
      I5 => mem_data_dac0(29),
      O => \por_timer_start_val[4]_i_1_n_0\
    );
\por_timer_start_val[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAEAEAE"
    )
        port map (
      I0 => \por_timer_start_val[5]_i_2_n_0\,
      I1 => mem_data_dac0(5),
      I2 => \por_timer_start_val[15]_i_3_n_0\,
      I3 => \por_timer_start_val_reg[19]_0\(1),
      I4 => \por_timer_start_val[15]_i_4_n_0\,
      O => \por_timer_start_val[5]_i_1_n_0\
    );
\por_timer_start_val[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222032222002222"
    )
        port map (
      I0 => mem_data_dac0(5),
      I1 => mem_data_dac0(29),
      I2 => \por_timer_start_val_reg[2]_0\(0),
      I3 => mem_data_dac0(26),
      I4 => mem_data_dac0(27),
      I5 => mem_data_dac0(28),
      O => \por_timer_start_val[5]_i_2_n_0\
    );
\por_timer_start_val[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABA28AAAA8A28A"
    )
        port map (
      I0 => mem_data_dac0(6),
      I1 => mem_data_dac0(28),
      I2 => mem_data_dac0(27),
      I3 => mem_data_dac0(26),
      I4 => mem_data_dac0(29),
      I5 => \por_timer_start_val_reg[19]_0\(2),
      O => \por_timer_start_val[6]_i_1_n_0\
    );
\por_timer_start_val[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF2F2F2"
    )
        port map (
      I0 => mem_data_dac0(9),
      I1 => \por_timer_start_val[15]_i_3_n_0\,
      I2 => \por_timer_start_val[11]_i_4_n_0\,
      I3 => \por_timer_start_val_reg[19]_0\(3),
      I4 => \por_timer_start_val[15]_i_4_n_0\,
      I5 => \por_timer_start_val[10]_i_2_n_0\,
      O => \por_timer_start_val[7]_i_1_n_0\
    );
\por_timer_start_val[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABA28AAAA8A28A"
    )
        port map (
      I0 => mem_data_dac0(7),
      I1 => mem_data_dac0(28),
      I2 => mem_data_dac0(27),
      I3 => mem_data_dac0(26),
      I4 => mem_data_dac0(29),
      I5 => \por_timer_start_val_reg[19]_0\(4),
      O => \por_timer_start_val[8]_i_1_n_0\
    );
\por_timer_start_val[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABA28AAAA8A28A"
    )
        port map (
      I0 => mem_data_dac0(8),
      I1 => mem_data_dac0(28),
      I2 => mem_data_dac0(27),
      I3 => mem_data_dac0(26),
      I4 => mem_data_dac0(29),
      I5 => \por_timer_start_val_reg[19]_0\(5),
      O => \por_timer_start_val[9]_i_1_n_0\
    );
\por_timer_start_val_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[21]_i_1_n_0\,
      D => \por_timer_start_val[0]_i_1_n_0\,
      Q => por_timer_start_val(0),
      R => '0'
    );
\por_timer_start_val_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[21]_i_1_n_0\,
      D => \por_timer_start_val[10]_i_1_n_0\,
      Q => por_timer_start_val(10),
      R => '0'
    );
\por_timer_start_val_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[21]_i_1_n_0\,
      D => \por_timer_start_val[11]_i_1_n_0\,
      Q => por_timer_start_val(11),
      R => '0'
    );
\por_timer_start_val_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[21]_i_1_n_0\,
      D => \por_timer_start_val[12]_i_1_n_0\,
      Q => por_timer_start_val(12),
      R => '0'
    );
\por_timer_start_val_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[21]_i_1_n_0\,
      D => \por_timer_start_val[13]_i_1_n_0\,
      Q => por_timer_start_val(13),
      R => '0'
    );
\por_timer_start_val_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[21]_i_1_n_0\,
      D => \por_timer_start_val[14]_i_1_n_0\,
      Q => por_timer_start_val(14),
      R => '0'
    );
\por_timer_start_val_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[21]_i_1_n_0\,
      D => \por_timer_start_val[15]_i_1_n_0\,
      Q => por_timer_start_val(15),
      R => '0'
    );
\por_timer_start_val_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[21]_i_1_n_0\,
      D => \por_timer_start_val[16]_i_1_n_0\,
      Q => por_timer_start_val(16),
      R => '0'
    );
\por_timer_start_val_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[21]_i_1_n_0\,
      D => \por_timer_start_val[17]_i_1_n_0\,
      Q => por_timer_start_val(17),
      R => '0'
    );
\por_timer_start_val_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[21]_i_1_n_0\,
      D => \por_timer_start_val[18]_i_1_n_0\,
      Q => por_timer_start_val(18),
      R => '0'
    );
\por_timer_start_val_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[21]_i_1_n_0\,
      D => \por_timer_start_val[19]_i_1_n_0\,
      Q => por_timer_start_val(19),
      R => '0'
    );
\por_timer_start_val_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[21]_i_1_n_0\,
      D => \por_timer_start_val[1]_i_1_n_0\,
      Q => por_timer_start_val(1),
      R => '0'
    );
\por_timer_start_val_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[21]_i_1_n_0\,
      D => \por_timer_start_val[20]_i_1_n_0\,
      Q => por_timer_start_val(20),
      R => '0'
    );
\por_timer_start_val_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[21]_i_1_n_0\,
      D => \por_timer_start_val[21]_i_2_n_0\,
      Q => por_timer_start_val(21),
      R => '0'
    );
\por_timer_start_val_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[21]_i_1_n_0\,
      D => \por_timer_start_val[2]_i_1_n_0\,
      Q => por_timer_start_val(2),
      R => '0'
    );
\por_timer_start_val_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[21]_i_1_n_0\,
      D => \por_timer_start_val[3]_i_1_n_0\,
      Q => por_timer_start_val(3),
      R => '0'
    );
\por_timer_start_val_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[21]_i_1_n_0\,
      D => \por_timer_start_val[4]_i_1_n_0\,
      Q => por_timer_start_val(4),
      R => '0'
    );
\por_timer_start_val_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[21]_i_1_n_0\,
      D => \por_timer_start_val[5]_i_1_n_0\,
      Q => por_timer_start_val(5),
      R => '0'
    );
\por_timer_start_val_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[21]_i_1_n_0\,
      D => \por_timer_start_val[6]_i_1_n_0\,
      Q => por_timer_start_val(6),
      R => '0'
    );
\por_timer_start_val_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[21]_i_1_n_0\,
      D => \por_timer_start_val[7]_i_1_n_0\,
      Q => por_timer_start_val(7),
      R => '0'
    );
\por_timer_start_val_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[21]_i_1_n_0\,
      D => \por_timer_start_val[8]_i_1_n_0\,
      Q => por_timer_start_val(8),
      R => '0'
    );
\por_timer_start_val_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \por_timer_start_val[21]_i_1_n_0\,
      D => \por_timer_start_val[9]_i_1_n_0\,
      Q => por_timer_start_val(9),
      R => '0'
    );
power_ok_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => power_ok_r_reg_0,
      Q => power_ok_r,
      R => \^p_5_in\
    );
powerup_state_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dest_out,
      Q => powerup_state_r,
      R => \^p_5_in\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => dac0_do_mon(0),
      Q => \rdata_reg_n_0_[0]\,
      R => \^p_5_in\
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => dac0_do_mon(10),
      Q => \rdata_reg_n_0_[10]\,
      R => \^p_5_in\
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => dac0_do_mon(11),
      Q => \rdata_reg_n_0_[11]\,
      R => \^p_5_in\
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => dac0_do_mon(12),
      Q => \rdata_reg_n_0_[12]\,
      R => \^p_5_in\
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => dac0_do_mon(13),
      Q => \rdata_reg_n_0_[13]\,
      R => \^p_5_in\
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => dac0_do_mon(14),
      Q => \rdata_reg_n_0_[14]\,
      R => \^p_5_in\
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => dac0_do_mon(15),
      Q => \rdata_reg_n_0_[15]\,
      R => \^p_5_in\
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => dac0_do_mon(1),
      Q => \rdata_reg_n_0_[1]\,
      R => \^p_5_in\
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => dac0_do_mon(2),
      Q => \rdata_reg_n_0_[2]\,
      R => \^p_5_in\
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => dac0_do_mon(3),
      Q => \rdata_reg_n_0_[3]\,
      R => \^p_5_in\
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => dac0_do_mon(4),
      Q => \rdata_reg_n_0_[4]\,
      R => \^p_5_in\
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => dac0_do_mon(5),
      Q => \rdata_reg_n_0_[5]\,
      R => \^p_5_in\
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => dac0_do_mon(6),
      Q => \rdata_reg_n_0_[6]\,
      R => \^p_5_in\
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => dac0_do_mon(7),
      Q => \rdata_reg_n_0_[7]\,
      R => \^p_5_in\
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => dac0_do_mon(8),
      Q => \rdata_reg_n_0_[8]\,
      R => \^p_5_in\
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => dac0_do_mon(9),
      Q => \^rdata_reg[9]_0\(0),
      R => \^p_5_in\
    );
sm_reset_pulse_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => power_ok_r_reg_0,
      I1 => \^dac0_sm_reset_i_0\,
      I2 => \^done_reg_0\,
      I3 => sm_reset_r,
      O => sm_reset_pulse0
    );
sm_reset_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^done_reg_0\,
      I1 => \^dac0_sm_reset_i_0\,
      I2 => power_ok_r_reg_0,
      O => dac0_sm_reset_i
    );
wait_event_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => wait_event_reg_0,
      I1 => mem_data_dac0(23),
      I2 => wait_event_i_3_n_0,
      I3 => \FSM_onehot_por_sm_state_reg_n_0_[14]\,
      I4 => \^p_5_in\,
      O => wait_event_i_1_n_0
    );
wait_event_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88B83333"
    )
        port map (
      I0 => dac0_done_i_reg,
      I1 => mem_data_dac0(21),
      I2 => wait_event_i_5_n_0,
      I3 => wait_event_i_6_n_0,
      I4 => mem_data_dac0(22),
      O => wait_event_i_3_n_0
    );
wait_event_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \por_timer_count[0]_i_5__3_n_0\,
      I1 => wait_event_i_7_n_0,
      I2 => por_timer_count_reg(7),
      I3 => por_timer_count_reg(6),
      I4 => por_timer_count_reg(5),
      I5 => por_timer_count_reg(4),
      O => \por_timer_count_reg[7]_0\
    );
wait_event_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000D"
    )
        port map (
      I0 => \cal_enables_reg_n_0_[0]\,
      I1 => adc0_status_0_falling_edge_seen_reg_n_0,
      I2 => bg_cal_en_reg_n_0,
      I3 => fg_cal_en_reg_n_0,
      O => wait_event_i_5_n_0
    );
wait_event_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => adc1_status_0_falling_edge_seen_reg_n_0,
      I1 => \cal_enables_reg_n_0_[1]\,
      I2 => \cal_enables_reg_n_0_[3]\,
      I3 => adc3_status_0_falling_edge_seen_reg_n_0,
      I4 => \cal_enables_reg_n_0_[2]\,
      I5 => adc2_status_0_falling_edge_seen_reg_n_0,
      O => wait_event_i_6_n_0
    );
wait_event_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => por_timer_count_reg(1),
      I1 => por_timer_start_reg_n_0,
      I2 => mem_data_dac0(21),
      I3 => por_timer_count_reg(0),
      I4 => por_timer_count_reg(2),
      I5 => por_timer_count_reg(3),
      O => wait_event_i_7_n_0
    );
wait_event_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wait_event_i_1_n_0,
      Q => wait_event_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_powerup_state_irq is
  port (
    read_ack_tog : out STD_LOGIC;
    read_ack_tog_r : out STD_LOGIC;
    read_ack_tog_reg : out STD_LOGIC;
    read_ack_tog_r_reg : out STD_LOGIC;
    read_ack_tog_reg_0 : out STD_LOGIC;
    read_ack_tog_r_reg_0 : out STD_LOGIC;
    read_ack_tog_reg_1 : out STD_LOGIC;
    read_ack_tog_r_reg_1 : out STD_LOGIC;
    read_ack_tog_reg_2 : out STD_LOGIC;
    read_ack_tog_r_reg_2 : out STD_LOGIC;
    read_ack_tog_reg_3 : out STD_LOGIC;
    read_ack_tog_r_reg_3 : out STD_LOGIC;
    dac0_powerup_state_irq : out STD_LOGIC;
    read_ack_tog_reg_4 : in STD_LOGIC;
    axi_read_req_r_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    axi_read_req_r_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_read_req_r_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_read_req_r_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_read_req_r_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_read_req_r_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dac0_powerup_state_out_reg_0 : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    dac0_powerup_state_out_reg_1 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_powerup_state_irq;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_powerup_state_irq is
  signal i_dac0_powerup_state_ack_n_2 : STD_LOGIC;
begin
dac0_powerup_state_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_dac0_powerup_state_ack_n_2,
      Q => dac0_powerup_state_irq,
      R => '0'
    );
i_adc0_powerup_state_ack: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_5
     port map (
      axi_read_req_r_reg_0(0) => axi_read_req_r_reg(0),
      read_ack_tog => read_ack_tog,
      read_ack_tog_r => read_ack_tog_r,
      read_ack_tog_reg_0 => read_ack_tog_reg_4,
      s_axi_aclk => s_axi_aclk
    );
i_adc1_powerup_state_ack: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_6
     port map (
      axi_read_req_r_reg_0(0) => axi_read_req_r_reg_0(0),
      read_ack_tog_r_reg_0 => read_ack_tog_r_reg,
      read_ack_tog_reg_0 => read_ack_tog_reg,
      read_ack_tog_reg_1 => read_ack_tog_reg_4,
      s_axi_aclk => s_axi_aclk
    );
i_adc2_powerup_state_ack: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_7
     port map (
      axi_read_req_r_reg_0(0) => axi_read_req_r_reg_1(0),
      read_ack_tog_r_reg_0 => read_ack_tog_r_reg_0,
      read_ack_tog_reg_0 => read_ack_tog_reg_0,
      read_ack_tog_reg_1 => read_ack_tog_reg_4,
      s_axi_aclk => s_axi_aclk
    );
i_adc3_powerup_state_ack: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_8
     port map (
      axi_read_req_r_reg_0(0) => axi_read_req_r_reg_2(0),
      read_ack_tog_r_reg_0 => read_ack_tog_r_reg_1,
      read_ack_tog_reg_0 => read_ack_tog_reg_1,
      read_ack_tog_reg_1 => read_ack_tog_reg_4,
      s_axi_aclk => s_axi_aclk
    );
i_dac0_powerup_state_ack: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_9
     port map (
      axi_read_req_r_reg_0(0) => axi_read_req_r_reg_3(0),
      dac0_powerup_state_out_reg => dac0_powerup_state_out_reg_0,
      dac0_powerup_state_out_reg_0 => dac0_powerup_state_out_reg_1,
      read_ack_tog_r_reg_0 => read_ack_tog_r_reg_2,
      read_ack_tog_reg_0 => read_ack_tog_reg_2,
      read_ack_tog_reg_1 => read_ack_tog_reg_4,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_aresetn_0 => i_dac0_powerup_state_ack_n_2
    );
i_dac1_powerup_state_ack: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack_10
     port map (
      axi_read_req_r_reg_0(0) => axi_read_req_r_reg_4(0),
      read_ack_tog_r_reg_0 => read_ack_tog_r_reg_3,
      read_ack_tog_reg_0 => read_ack_tog_reg_3,
      read_ack_tog_reg_1 => read_ack_tog_reg_4,
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_slave_attachment is
  port (
    \DATA_PHASE_WDT.data_timeout_reg_0\ : out STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \bus2ip_addr_reg_reg[16]_0\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[16]_1\ : out STD_LOGIC;
    \FSM_onehot_state_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]\ : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]\ : out STD_LOGIC;
    dac0_dreq_mon : out STD_LOGIC;
    \FSM_onehot_state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \bus2ip_addr_reg_reg[16]_2\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[16]_3\ : out STD_LOGIC;
    \FSM_onehot_state_reg[0]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \bus2ip_addr_reg_reg[14]_0\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[14]_1\ : out STD_LOGIC;
    \FSM_onehot_state_reg[0]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \bus2ip_addr_reg_reg[14]_2\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[14]_3\ : out STD_LOGIC;
    \FSM_onehot_state_reg[0]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0\ : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0\ : out STD_LOGIC;
    adc2_drp_we : out STD_LOGIC;
    adc0_dreq_mon : out STD_LOGIC;
    adc1_dreq_mon : out STD_LOGIC;
    \FSM_onehot_state_reg[0]_4\ : out STD_LOGIC;
    \FSM_onehot_state_reg[0]_5\ : out STD_LOGIC;
    \FSM_onehot_state_reg[0]_6\ : out STD_LOGIC;
    \FSM_onehot_state_reg[0]_7\ : out STD_LOGIC;
    \FSM_onehot_state_reg[0]_8\ : out STD_LOGIC;
    \FSM_onehot_state_reg[0]_9\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[13]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \bus2ip_addr_reg_reg[14]_4\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[2]_0\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[11]_0\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[2]_1\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[15]_0\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[14]_5\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[15]_1\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[14]_6\ : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1\ : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[14]_7\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[2]_2\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[2]_3\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[2]_4\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[16]_4\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[2]_5\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[2]_6\ : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[2]_7\ : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \bus2ip_addr_reg_reg[14]_8\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[14]_9\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[14]_10\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[14]_11\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[14]_12\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[16]_5\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[16]_6\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    master_reset_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[16]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[16]_8\ : out STD_LOGIC;
    axi_timeout_r20 : out STD_LOGIC;
    s_axi_wdata_0_sp_1 : out STD_LOGIC;
    \s_axi_wdata[0]_0\ : out STD_LOGIC;
    \s_axi_wdata[0]_1\ : out STD_LOGIC;
    \s_axi_wdata[0]_2\ : out STD_LOGIC;
    \s_axi_wdata[0]_3\ : out STD_LOGIC;
    \s_axi_wdata[0]_4\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[13]_1\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    adc3_restart : out STD_LOGIC;
    adc2_restart : out STD_LOGIC;
    adc1_restart : out STD_LOGIC;
    adc0_restart : out STD_LOGIC;
    dac1_restart : out STD_LOGIC;
    dac0_restart : out STD_LOGIC;
    master_reset : out STD_LOGIC;
    adc3_reset : out STD_LOGIC;
    adc2_reset : out STD_LOGIC;
    adc1_reset : out STD_LOGIC;
    adc0_reset : out STD_LOGIC;
    dac1_reset : out STD_LOGIC;
    dac0_reset : out STD_LOGIC;
    bank15_write : out STD_LOGIC_VECTOR ( 9 downto 0 );
    bank13_write : out STD_LOGIC_VECTOR ( 9 downto 0 );
    bank11_write : out STD_LOGIC_VECTOR ( 9 downto 0 );
    bank9_write : out STD_LOGIC_VECTOR ( 9 downto 0 );
    bank3_write : out STD_LOGIC_VECTOR ( 9 downto 0 );
    bank1_write : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \bus2ip_addr_reg_reg[9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    bank0_write : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \bus2ip_addr_reg_reg[16]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[16]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    s_axi_rvalid_reg_reg_0 : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \s_axi_rdata_reg_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_aresetn : in STD_LOGIC;
    drp_RdAck_r : in STD_LOGIC;
    axi_RdAck : in STD_LOGIC;
    access_type_reg : in STD_LOGIC;
    access_type_reg_0 : in STD_LOGIC;
    access_type_reg_1 : in STD_LOGIC;
    access_type_reg_2 : in STD_LOGIC;
    access_type_reg_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_sequential_fsm_cs_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_state_reg[4]\ : in STD_LOGIC;
    access_type_reg_4 : in STD_LOGIC;
    dac0_drp_rdy : in STD_LOGIC;
    \FSM_onehot_state_reg[1]\ : in STD_LOGIC;
    \FSM_onehot_state_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_state_reg[1]_1\ : in STD_LOGIC;
    access_type_reg_5 : in STD_LOGIC;
    user_drp_drdy : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_0\ : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[1]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_state_reg[1]_2\ : in STD_LOGIC;
    access_type_reg_6 : in STD_LOGIC;
    \FSM_sequential_access_cs[2]_i_7\ : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_1\ : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[1]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_state_reg[1]_3\ : in STD_LOGIC;
    access_type_reg_7 : in STD_LOGIC;
    \FSM_sequential_access_cs[2]_i_7_0\ : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_2\ : in STD_LOGIC;
    \FSM_onehot_state_reg[1]_4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_state_reg[1]_5\ : in STD_LOGIC;
    access_type_reg_8 : in STD_LOGIC;
    s_axi_wready_reg_i_2 : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_3\ : in STD_LOGIC;
    \FSM_onehot_state_reg[1]_6\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_state_reg[1]_7\ : in STD_LOGIC;
    access_type_reg_9 : in STD_LOGIC;
    s_axi_wready_reg_i_2_0 : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_4\ : in STD_LOGIC;
    \IP2Bus_Data[7]_i_8\ : in STD_LOGIC;
    dac0_status : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[7]_i_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_RdAck_r_reg : in STD_LOGIC;
    p_44_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_34_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \IP2Bus_Data[2]_i_10\ : in STD_LOGIC;
    \IP2Bus_Data[2]_i_10_0\ : in STD_LOGIC;
    \IP2Bus_Data[3]_i_11\ : in STD_LOGIC;
    \IP2Bus_Data[3]_i_11_0\ : in STD_LOGIC;
    \IP2Bus_Data[3]_i_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[0]_i_16\ : in STD_LOGIC;
    \IP2Bus_Data[0]_i_16_0\ : in STD_LOGIC;
    adc3_do_mon : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc2_do_mon : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_read_req_r_reg : in STD_LOGIC;
    \IP2Bus_Data[15]_i_27\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data_reg[4]\ : in STD_LOGIC;
    adc3_cmn_irq_en : in STD_LOGIC;
    \IP2Bus_Data[15]_i_27_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data[31]_i_7\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data[31]_i_7_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \dac0_fifo_disable_reg[0]\ : in STD_LOGIC;
    adc3_restart_reg : in STD_LOGIC;
    adc3_reset_reg : in STD_LOGIC;
    \adc3_start_stage_reg[0]\ : in STD_LOGIC;
    adc1_do_mon : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc2_status : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[1]_i_16\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[0]_i_15\ : in STD_LOGIC;
    \IP2Bus_Data[0]_i_15_0\ : in STD_LOGIC;
    adc1_cmn_irq_en : in STD_LOGIC;
    \IP2Bus_Data[15]_i_24\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data[15]_i_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc10_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IP2Bus_Data[0]_i_52\ : in STD_LOGIC;
    \IP2Bus_Data[0]_i_52_0\ : in STD_LOGIC;
    \IP2Bus_Data_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[31]_i_8\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data[31]_i_8_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    STATUS_COMMON : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data[15]_i_16\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data[0]_i_9\ : in STD_LOGIC;
    adc0_status : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[1]_i_4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \adc3_sim_level_reg[0]\ : in STD_LOGIC;
    status : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[31]_i_3\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data[31]_i_3_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data[15]_i_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \adc3_slice3_irq_en_reg[2]\ : in STD_LOGIC;
    \IP2Bus_Data[15]_i_33\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data[11]_i_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[15]_i_33_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dac1_done : in STD_LOGIC;
    \IP2Bus_Data[3]_i_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[0]_i_60\ : in STD_LOGIC;
    \IP2Bus_Data[15]_i_40\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data[15]_i_40_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data[31]_i_3_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data[31]_i_3_2\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dac0_done : in STD_LOGIC;
    \IP2Bus_Data[0]_i_7\ : in STD_LOGIC;
    irq_enables : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \IP2Bus_Data_reg[0]\ : in STD_LOGIC;
    \dac1_end_stage_reg[0]\ : in STD_LOGIC;
    \IP2Bus_Data_reg[1]\ : in STD_LOGIC;
    \IP2Bus_Data_reg[4]_0\ : in STD_LOGIC;
    \IP2Bus_Data[5]_i_2\ : in STD_LOGIC;
    \IP2Bus_Data[6]_i_2\ : in STD_LOGIC;
    \IP2Bus_Data[7]_i_2_0\ : in STD_LOGIC;
    \IP2Bus_Data[31]_i_14\ : in STD_LOGIC;
    adc30_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IP2Bus_Data[15]_i_26\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[1]_i_6\ : in STD_LOGIC;
    adc31_irq_en : in STD_LOGIC;
    \IP2Bus_Data[0]_i_18\ : in STD_LOGIC;
    adc30_irq_en : in STD_LOGIC;
    adc3_cmn_irq_en_reg : in STD_LOGIC;
    adc20_irq_sync : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[2]_i_17\ : in STD_LOGIC;
    \IP2Bus_Data[2]_i_36\ : in STD_LOGIC;
    adc22_irq_en : in STD_LOGIC;
    \IP2Bus_Data[0]_i_27\ : in STD_LOGIC;
    \IP2Bus_Data[3]_i_5\ : in STD_LOGIC;
    \IP2Bus_Data[3]_i_20\ : in STD_LOGIC;
    adc23_irq_en : in STD_LOGIC;
    \IP2Bus_Data[0]_i_14\ : in STD_LOGIC;
    adc20_irq_en : in STD_LOGIC;
    \IP2Bus_Data[1]_i_16_0\ : in STD_LOGIC;
    adc21_irq_en : in STD_LOGIC;
    \IP2Bus_Data[15]_i_52\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \adc3_slice1_irq_en_reg[2]\ : in STD_LOGIC;
    axi_RdAck_r_reg_0 : in STD_LOGIC;
    adc10_irq_en : in STD_LOGIC;
    \IP2Bus_Data[0]_i_20\ : in STD_LOGIC;
    \IP2Bus_Data[1]_i_18\ : in STD_LOGIC;
    adc11_irq_en : in STD_LOGIC;
    adc10_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data[3]_i_6\ : in STD_LOGIC;
    adc13_irq_en : in STD_LOGIC;
    \IP2Bus_Data[2]_i_20\ : in STD_LOGIC;
    adc12_irq_en : in STD_LOGIC;
    adc00_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IP2Bus_Data[15]_i_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[2]_i_3\ : in STD_LOGIC;
    \IP2Bus_Data[2]_i_12\ : in STD_LOGIC;
    adc02_irq_en : in STD_LOGIC;
    adc00_irq_en : in STD_LOGIC;
    \IP2Bus_Data[0]_i_2\ : in STD_LOGIC;
    adc01_irq_en : in STD_LOGIC;
    \IP2Bus_Data[1]_i_4_0\ : in STD_LOGIC;
    \IP2Bus_Data[3]_i_13\ : in STD_LOGIC;
    adc03_irq_en : in STD_LOGIC;
    \IP2Bus_Data[0]_i_24\ : in STD_LOGIC;
    dac10_irq_en : in STD_LOGIC;
    \IP2Bus_Data[1]_i_10\ : in STD_LOGIC;
    dac11_irq_en : in STD_LOGIC;
    \IP2Bus_Data[2]_i_8\ : in STD_LOGIC;
    dac12_irq_en : in STD_LOGIC;
    \IP2Bus_Data[3]_i_9\ : in STD_LOGIC;
    dac13_irq_en : in STD_LOGIC;
    dac10_irq_sync : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[15]_i_10\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \adc3_slice0_irq_en_reg[2]\ : in STD_LOGIC;
    \IP2Bus_Data[0]_i_59\ : in STD_LOGIC;
    \IP2Bus_Data[1]_i_9\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[1]_i_9_0\ : in STD_LOGIC;
    dac00_irq_sync : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[0]_i_27_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dac0_powerup_state_irq : in STD_LOGIC;
    \IP2Bus_Data[25]_i_7\ : in STD_LOGIC;
    \IP2Bus_Data[25]_i_13\ : in STD_LOGIC;
    adc3_status : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[1]_i_19\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[1]_i_18_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc1_status : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[15]_i_5_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc11_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IP2Bus_Data[1]_i_10_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc32_irq_en : in STD_LOGIC;
    \IP2Bus_Data[2]_i_33\ : in STD_LOGIC;
    \IP2Bus_Data[15]_i_26_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc31_overvol_irq : in STD_LOGIC;
    adc31_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IP2Bus_Data[15]_i_19\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[15]_i_48\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc21_overvol_irq : in STD_LOGIC;
    adc21_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_RdAck_r_reg_1 : in STD_LOGIC;
    axi_RdAck_r_reg_2 : in STD_LOGIC;
    adc11_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data[15]_i_13\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc01_overvol_irq : in STD_LOGIC;
    adc01_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dac11_irq_sync : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[15]_i_35\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dac01_irq_sync : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[15]_i_37\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc3_fifo_disable : in STD_LOGIC_VECTOR ( 0 to 0 );
    \IP2Bus_Data[31]_i_7_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data[31]_i_7_2\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data[15]_i_52_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc2_fifo_disable : in STD_LOGIC_VECTOR ( 0 to 0 );
    \IP2Bus_Data[31]_i_5\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data[31]_i_5_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data[15]_i_24_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc1_fifo_disable : in STD_LOGIC_VECTOR ( 0 to 0 );
    dac12_irq_sync : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[15]_i_34\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[30]_i_14\ : in STD_LOGIC;
    axi_read_req_r_reg_0 : in STD_LOGIC;
    axi_read_req_r_reg_1 : in STD_LOGIC;
    adc32_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data[15]_i_27_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[15]_i_27_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc33_overvol_irq : in STD_LOGIC;
    \adc3_slice2_irq_en_reg[2]\ : in STD_LOGIC;
    \IP2Bus_Data[14]_i_21\ : in STD_LOGIC;
    adc32_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IP2Bus_Data[15]_i_27_3\ : in STD_LOGIC;
    \IP2Bus_Data[3]_i_17\ : in STD_LOGIC;
    \adc3_cmn_en_reg[0]\ : in STD_LOGIC;
    \IP2Bus_Data[15]_i_52_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc22_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data[2]_i_37\ : in STD_LOGIC;
    \IP2Bus_Data[3]_i_19\ : in STD_LOGIC;
    adc22_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IP2Bus_Data[15]_i_19_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[14]_i_34\ : in STD_LOGIC;
    \IP2Bus_Data[15]_i_52_2\ : in STD_LOGIC;
    \IP2Bus_Data[15]_i_24_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc12_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    adc13_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    \IP2Bus_Data[15]_i_24_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[2]_i_41\ : in STD_LOGIC;
    adc12_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data[3]_i_22\ : in STD_LOGIC;
    \IP2Bus_Data[15]_i_24_3\ : in STD_LOGIC;
    \IP2Bus_Data[2]_i_11\ : in STD_LOGIC;
    adc02_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data[15]_i_16_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[3]_i_35\ : in STD_LOGIC;
    adc02_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IP2Bus_Data[15]_i_3_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc03_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    \IP2Bus_Data[15]_i_16_1\ : in STD_LOGIC;
    \IP2Bus_Data[15]_i_10_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dac13_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    \IP2Bus_Data[15]_i_34_0\ : in STD_LOGIC;
    axi_read_req_r_reg_2 : in STD_LOGIC;
    \IP2Bus_Data[2]_i_29\ : in STD_LOGIC;
    axi_read_req_r_reg_3 : in STD_LOGIC;
    \IP2Bus_Data[15]_i_11\ : in STD_LOGIC;
    \IP2Bus_Data[15]_i_11_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dac02_irq_sync : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[14]_i_8\ : in STD_LOGIC;
    \IP2Bus_Data[15]_i_40_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[8]_i_10\ : in STD_LOGIC;
    axi_read_req_r_reg_4 : in STD_LOGIC;
    \IP2Bus_Data[30]_i_14_0\ : in STD_LOGIC;
    adc0_fifo_disable : in STD_LOGIC_VECTOR ( 0 to 0 );
    \IP2Bus_Data[13]_i_50\ : in STD_LOGIC;
    dac1_fifo_disable : in STD_LOGIC_VECTOR ( 0 to 0 );
    dac0_fifo_disable : in STD_LOGIC_VECTOR ( 0 to 0 );
    \IP2Bus_Data[30]_i_14_1\ : in STD_LOGIC;
    dac0_do_mon : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc0_do_mon : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dac1_do_mon : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \IP2Bus_Data[11]_i_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[30]_i_14_2\ : in STD_LOGIC;
    \IP2Bus_Data[4]_i_8\ : in STD_LOGIC;
    axi_read_req_r_reg_5 : in STD_LOGIC;
    \IP2Bus_Data[30]_i_14_3\ : in STD_LOGIC;
    axi_timeout_r : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    \IP2Bus_Data[3]_i_6_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[0]_i_2_0\ : in STD_LOGIC;
    \IP2Bus_Data[3]_i_4_0\ : in STD_LOGIC;
    adc33_irq_en : in STD_LOGIC;
    \IP2Bus_Data[2]_i_15\ : in STD_LOGIC;
    adc2_cmn_irq_en : in STD_LOGIC;
    adc0_cmn_irq_en : in STD_LOGIC;
    dac1_cmn_irq_en : in STD_LOGIC;
    \IP2Bus_Data_reg[11]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wready_reg_i_2_1 : in STD_LOGIC;
    s_axi_wready_reg_i_2_2 : in STD_LOGIC;
    \adc3_ref_clk_freq_reg[0]\ : in STD_LOGIC;
    \IP2Bus_Data[25]_i_9\ : in STD_LOGIC;
    axi_timeout_en_reg : in STD_LOGIC;
    \adc3_sample_rate_reg[0]\ : in STD_LOGIC;
    axi_read_req_r_reg_6 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_slave_attachment;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_slave_attachment is
  signal Bus2IP_Addr : STD_LOGIC_VECTOR ( 17 downto 13 );
  signal \DATA_PHASE_WDT.I_DPTO_COUNTER_n_0\ : STD_LOGIC;
  signal \DATA_PHASE_WDT.I_DPTO_COUNTER_n_2\ : STD_LOGIC;
  signal \DATA_PHASE_WDT.I_DPTO_COUNTER_n_4\ : STD_LOGIC;
  signal \^data_phase_wdt.data_timeout_reg_0\ : STD_LOGIC;
  signal \FSM_sequential_access_cs[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_access_cs[2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_access_cs[2]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_23_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_13_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_17_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_10_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_18_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_53_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_71_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_43_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[30]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[30]_i_16_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[30]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_13_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_23_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_24_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_65_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_14_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_28_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_11_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_32_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_12_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_11_n_0\ : STD_LOGIC;
  signal IP2Bus_RdAck : STD_LOGIC;
  signal I_DECODER_n_0 : STD_LOGIC;
  signal I_DECODER_n_2 : STD_LOGIC;
  signal I_DECODER_n_3 : STD_LOGIC;
  signal I_DECODER_n_4 : STD_LOGIC;
  signal I_DECODER_n_5 : STD_LOGIC;
  signal I_DECODER_n_7 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal access_cs : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal access_ns : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_avalid : STD_LOGIC;
  signal axi_avalid_reg : STD_LOGIC;
  signal \axi_read_req_r_i_2__0_n_0\ : STD_LOGIC;
  signal \axi_read_req_r_i_2__2_n_0\ : STD_LOGIC;
  signal \axi_read_req_r_i_2__8_n_0\ : STD_LOGIC;
  signal \axi_read_req_r_i_2__9_n_0\ : STD_LOGIC;
  signal \axi_read_req_r_i_3__0_n_0\ : STD_LOGIC;
  signal axi_read_req_r_i_3_n_0 : STD_LOGIC;
  signal bus2ip_addr_i : STD_LOGIC_VECTOR ( 17 downto 2 );
  signal \bus2ip_addr_reg[17]_i_2_n_0\ : STD_LOGIC;
  signal bus2ip_rnw_i : STD_LOGIC;
  signal bus2ip_rnw_reg_reg_n_0 : STD_LOGIC;
  signal counter_en_reg : STD_LOGIC;
  signal cs_ce_ld_enable_i : STD_LOGIC;
  signal s_axi_arready_i : STD_LOGIC;
  signal s_axi_arready_reg_i_2_n_0 : STD_LOGIC;
  signal s_axi_awready_i : STD_LOGIC;
  signal \^s_axi_bvalid\ : STD_LOGIC;
  signal s_axi_bvalid_reg_i_1_n_0 : STD_LOGIC;
  signal s_axi_rdata_i : STD_LOGIC;
  signal s_axi_rdata_i1_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s_axi_rvalid_reg_i_1_n_0 : STD_LOGIC;
  signal s_axi_wdata_0_sn_1 : STD_LOGIC;
  signal s_axi_wready_i : STD_LOGIC;
  signal timeout_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[4]_i_1__4\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \FSM_sequential_access_cs[0]_i_1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \FSM_sequential_access_cs[1]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \FSM_sequential_access_cs[2]_i_2\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \FSM_sequential_access_cs[2]_i_4\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \FSM_sequential_access_cs[2]_i_6\ : label is "soft_lutpair369";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_access_cs_reg[0]\ : label is "READ_WAIT:010,WRITING:100,B_VALID:101,BRESP_WAIT:110,READING:001,IDLE:000,WRITE_WAIT:011";
  attribute FSM_ENCODED_STATES of \FSM_sequential_access_cs_reg[1]\ : label is "READ_WAIT:010,WRITING:100,B_VALID:101,BRESP_WAIT:110,READING:001,IDLE:000,WRITE_WAIT:011";
  attribute FSM_ENCODED_STATES of \FSM_sequential_access_cs_reg[2]\ : label is "READ_WAIT:010,WRITING:100,B_VALID:101,BRESP_WAIT:110,READING:001,IDLE:000,WRITE_WAIT:011";
  attribute SOFT_HLUTNM of \IP2Bus_Data[0]_i_23\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \IP2Bus_Data[11]_i_17\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \IP2Bus_Data[11]_i_5\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \IP2Bus_Data[14]_i_10\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_18\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_53\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_7\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \IP2Bus_Data[15]_i_71\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \IP2Bus_Data[30]_i_11\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \IP2Bus_Data[30]_i_16\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \IP2Bus_Data[30]_i_7\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \IP2Bus_Data[31]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \IP2Bus_Data[31]_i_13\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \IP2Bus_Data[31]_i_23\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \IP2Bus_Data[31]_i_24\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \IP2Bus_Data[31]_i_6\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \IP2Bus_Data[31]_i_65\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \IP2Bus_Data[3]_i_14\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \IP2Bus_Data[3]_i_28\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \IP2Bus_Data[7]_i_11\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \IP2Bus_Data[7]_i_32\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \axi_read_req_r_i_2__0\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \axi_read_req_r_i_2__2\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \axi_read_req_r_i_2__8\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of axi_read_req_r_i_3 : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \axi_read_req_r_i_3__0\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of axi_timeout_r2_i_1 : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \bus2ip_addr_reg[17]_i_2\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of s_axi_bvalid_reg_i_1 : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[0]_i_1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[10]_i_1\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[11]_i_1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[12]_i_1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[13]_i_1\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[14]_i_1\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[15]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[16]_i_1\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[17]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[18]_i_1\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[19]_i_1\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[1]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[20]_i_1\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[21]_i_1\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[22]_i_1\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[23]_i_1\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[24]_i_1\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[25]_i_1\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[26]_i_1\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[27]_i_1\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[28]_i_1\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[29]_i_1\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[2]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[30]_i_1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[31]_i_2\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[3]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[4]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[5]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[6]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[7]_i_1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[8]_i_1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \s_axi_rdata_reg[9]_i_1\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of s_axi_rvalid_reg_i_1 : label is "soft_lutpair371";
begin
  \DATA_PHASE_WDT.data_timeout_reg_0\ <= \^data_phase_wdt.data_timeout_reg_0\;
  Q(10 downto 0) <= \^q\(10 downto 0);
  s_axi_bvalid <= \^s_axi_bvalid\;
  s_axi_wdata_0_sp_1 <= s_axi_wdata_0_sn_1;
\DATA_PHASE_WDT.I_DPTO_COUNTER\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_counter_f
     port map (
      \FSM_sequential_access_cs_reg[1]\ => \DATA_PHASE_WDT.I_DPTO_COUNTER_n_2\,
      IP2Bus_RdAck => IP2Bus_RdAck,
      Q(2 downto 0) => access_cs(2 downto 0),
      axi_RdAck => axi_RdAck,
      \bus2ip_addr_reg_reg[16]\ => \DATA_PHASE_WDT.I_DPTO_COUNTER_n_4\,
      counter_en_reg => counter_en_reg,
      cs_ce_ld_enable_i => cs_ce_ld_enable_i,
      drp_RdAck_r => drp_RdAck_r,
      icount_out0_carry_0 => I_DECODER_n_7,
      icount_out0_carry_1 => I_DECODER_n_5,
      \icount_out[12]_i_2\ => \^data_phase_wdt.data_timeout_reg_0\,
      \icount_out_reg[11]_0\ => I_DECODER_n_3,
      \icount_out_reg[12]_0\ => I_DECODER_n_4,
      s_axi_aclk => s_axi_aclk,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_awvalid_0 => \DATA_PHASE_WDT.I_DPTO_COUNTER_n_0\,
      s_axi_wready_reg_i_2(4 downto 0) => Bus2IP_Addr(17 downto 13),
      s_axi_wvalid => s_axi_wvalid,
      timeout_i => timeout_i
    );
\DATA_PHASE_WDT.data_timeout_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => timeout_i,
      Q => \^data_phase_wdt.data_timeout_reg_0\,
      R => s_axi_rvalid_reg_reg_0
    );
\FSM_onehot_state[4]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^data_phase_wdt.data_timeout_reg_0\,
      I1 => s_axi_aresetn,
      O => SR(0)
    );
\FSM_sequential_access_cs[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000F0E"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => s_axi_arvalid,
      I2 => access_cs(1),
      I3 => access_cs(2),
      I4 => access_cs(0),
      O => access_ns(0)
    );
\FSM_sequential_access_cs[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF0002"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => s_axi_arvalid,
      I2 => access_cs(2),
      I3 => access_cs(1),
      I4 => access_cs(0),
      O => access_ns(1)
    );
\FSM_sequential_access_cs[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4A"
    )
        port map (
      I0 => access_cs(2),
      I1 => access_cs(0),
      I2 => access_cs(1),
      O => access_ns(2)
    );
\FSM_sequential_access_cs[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => access_cs(2),
      I1 => s_axi_bready,
      I2 => access_cs(1),
      O => \FSM_sequential_access_cs[2]_i_4_n_0\
    );
\FSM_sequential_access_cs[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA0000F0AACCCC"
    )
        port map (
      I0 => IP2Bus_RdAck,
      I1 => s_axi_rready,
      I2 => s_axi_wvalid,
      I3 => access_cs(1),
      I4 => access_cs(0),
      I5 => access_cs(2),
      O => \FSM_sequential_access_cs[2]_i_5_n_0\
    );
\FSM_sequential_access_cs[2]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => access_cs(1),
      I1 => access_cs(0),
      I2 => access_cs(2),
      O => \FSM_sequential_access_cs[2]_i_6_n_0\
    );
\FSM_sequential_access_cs_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => I_DECODER_n_0,
      D => access_ns(0),
      Q => access_cs(0),
      R => s_axi_rvalid_reg_reg_0
    );
\FSM_sequential_access_cs_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => I_DECODER_n_0,
      D => access_ns(1),
      Q => access_cs(1),
      R => s_axi_rvalid_reg_reg_0
    );
\FSM_sequential_access_cs_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => I_DECODER_n_0,
      D => access_ns(2),
      Q => access_cs(2),
      R => s_axi_rvalid_reg_reg_0
    );
\IP2Bus_Data[0]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => Bus2IP_Addr(16),
      I1 => Bus2IP_Addr(14),
      I2 => Bus2IP_Addr(15),
      I3 => Bus2IP_Addr(17),
      I4 => Bus2IP_Addr(13),
      O => \IP2Bus_Data[0]_i_23_n_0\
    );
\IP2Bus_Data[10]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_3\(2),
      I1 => Bus2IP_Addr(17),
      I2 => Bus2IP_Addr(13),
      I3 => Bus2IP_Addr(15),
      I4 => Bus2IP_Addr(14),
      I5 => Bus2IP_Addr(16),
      O => \IP2Bus_Data[10]_i_11_n_0\
    );
\IP2Bus_Data[11]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_3\(3),
      I1 => Bus2IP_Addr(17),
      I2 => Bus2IP_Addr(13),
      I3 => Bus2IP_Addr(15),
      I4 => Bus2IP_Addr(14),
      I5 => Bus2IP_Addr(16),
      O => \IP2Bus_Data[11]_i_13_n_0\
    );
\IP2Bus_Data[11]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => Bus2IP_Addr(13),
      I1 => Bus2IP_Addr(15),
      I2 => Bus2IP_Addr(14),
      I3 => Bus2IP_Addr(16),
      I4 => Bus2IP_Addr(17),
      O => \IP2Bus_Data[11]_i_17_n_0\
    );
\IP2Bus_Data[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE7F7"
    )
        port map (
      I0 => Bus2IP_Addr(16),
      I1 => Bus2IP_Addr(14),
      I2 => Bus2IP_Addr(15),
      I3 => Bus2IP_Addr(13),
      I4 => Bus2IP_Addr(17),
      O => \IP2Bus_Data[11]_i_5_n_0\
    );
\IP2Bus_Data[14]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => Bus2IP_Addr(16),
      I1 => Bus2IP_Addr(14),
      I2 => Bus2IP_Addr(15),
      I3 => Bus2IP_Addr(17),
      I4 => Bus2IP_Addr(13),
      O => \IP2Bus_Data[14]_i_10_n_0\
    );
\IP2Bus_Data[15]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => Bus2IP_Addr(13),
      I1 => Bus2IP_Addr(17),
      I2 => Bus2IP_Addr(16),
      I3 => Bus2IP_Addr(15),
      I4 => Bus2IP_Addr(14),
      O => \IP2Bus_Data[15]_i_18_n_0\
    );
\IP2Bus_Data[15]_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Bus2IP_Addr(13),
      I1 => Bus2IP_Addr(17),
      O => \IP2Bus_Data[15]_i_53_n_0\
    );
\IP2Bus_Data[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBEA"
    )
        port map (
      I0 => Bus2IP_Addr(16),
      I1 => Bus2IP_Addr(14),
      I2 => Bus2IP_Addr(15),
      I3 => Bus2IP_Addr(13),
      I4 => Bus2IP_Addr(17),
      O => \IP2Bus_Data[15]_i_7_n_0\
    );
\IP2Bus_Data[15]_i_71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFB"
    )
        port map (
      I0 => Bus2IP_Addr(13),
      I1 => Bus2IP_Addr(17),
      I2 => Bus2IP_Addr(16),
      I3 => Bus2IP_Addr(15),
      I4 => Bus2IP_Addr(14),
      O => \IP2Bus_Data[15]_i_71_n_0\
    );
\IP2Bus_Data[1]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \IP2Bus_Data[3]_i_4\(1),
      I1 => Bus2IP_Addr(17),
      I2 => Bus2IP_Addr(16),
      I3 => Bus2IP_Addr(14),
      I4 => Bus2IP_Addr(15),
      I5 => Bus2IP_Addr(13),
      O => \IP2Bus_Data[1]_i_43_n_0\
    );
\IP2Bus_Data[30]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFCFFF"
    )
        port map (
      I0 => Bus2IP_Addr(13),
      I1 => Bus2IP_Addr(17),
      I2 => Bus2IP_Addr(16),
      I3 => Bus2IP_Addr(15),
      I4 => Bus2IP_Addr(14),
      O => \IP2Bus_Data[30]_i_11_n_0\
    );
\IP2Bus_Data[30]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400080"
    )
        port map (
      I0 => Bus2IP_Addr(14),
      I1 => Bus2IP_Addr(15),
      I2 => Bus2IP_Addr(16),
      I3 => Bus2IP_Addr(17),
      I4 => Bus2IP_Addr(13),
      O => \IP2Bus_Data[30]_i_16_n_0\
    );
\IP2Bus_Data[30]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040014"
    )
        port map (
      I0 => Bus2IP_Addr(16),
      I1 => Bus2IP_Addr(14),
      I2 => Bus2IP_Addr(15),
      I3 => Bus2IP_Addr(17),
      I4 => Bus2IP_Addr(13),
      O => \IP2Bus_Data[30]_i_7_n_0\
    );
\IP2Bus_Data[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0101BCBD"
    )
        port map (
      I0 => Bus2IP_Addr(16),
      I1 => Bus2IP_Addr(14),
      I2 => Bus2IP_Addr(15),
      I3 => Bus2IP_Addr(13),
      I4 => Bus2IP_Addr(17),
      O => \bus2ip_addr_reg_reg[16]_7\(0)
    );
\IP2Bus_Data[31]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => Bus2IP_Addr(17),
      I1 => Bus2IP_Addr(13),
      I2 => Bus2IP_Addr(15),
      I3 => Bus2IP_Addr(14),
      I4 => Bus2IP_Addr(16),
      O => \IP2Bus_Data[31]_i_13_n_0\
    );
\IP2Bus_Data[31]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => Bus2IP_Addr(14),
      I1 => Bus2IP_Addr(15),
      I2 => Bus2IP_Addr(16),
      I3 => Bus2IP_Addr(17),
      I4 => Bus2IP_Addr(13),
      O => \IP2Bus_Data[31]_i_23_n_0\
    );
\IP2Bus_Data[31]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => Bus2IP_Addr(14),
      I1 => Bus2IP_Addr(15),
      I2 => Bus2IP_Addr(16),
      I3 => Bus2IP_Addr(17),
      I4 => Bus2IP_Addr(13),
      O => \IP2Bus_Data[31]_i_24_n_0\
    );
\IP2Bus_Data[31]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => Bus2IP_Addr(14),
      I1 => Bus2IP_Addr(15),
      I2 => Bus2IP_Addr(16),
      I3 => Bus2IP_Addr(17),
      I4 => Bus2IP_Addr(13),
      O => \IP2Bus_Data[31]_i_6_n_0\
    );
\IP2Bus_Data[31]_i_65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => Bus2IP_Addr(16),
      I1 => Bus2IP_Addr(14),
      I2 => Bus2IP_Addr(15),
      I3 => Bus2IP_Addr(13),
      I4 => Bus2IP_Addr(17),
      O => \IP2Bus_Data[31]_i_65_n_0\
    );
\IP2Bus_Data[3]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => Bus2IP_Addr(16),
      I1 => Bus2IP_Addr(14),
      I2 => Bus2IP_Addr(15),
      I3 => Bus2IP_Addr(13),
      I4 => Bus2IP_Addr(17),
      O => \IP2Bus_Data[3]_i_14_n_0\
    );
\IP2Bus_Data[3]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBFFEF"
    )
        port map (
      I0 => Bus2IP_Addr(16),
      I1 => Bus2IP_Addr(14),
      I2 => Bus2IP_Addr(15),
      I3 => Bus2IP_Addr(17),
      I4 => Bus2IP_Addr(13),
      O => \IP2Bus_Data[3]_i_28_n_0\
    );
\IP2Bus_Data[7]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => Bus2IP_Addr(16),
      I1 => Bus2IP_Addr(14),
      I2 => Bus2IP_Addr(15),
      I3 => Bus2IP_Addr(17),
      I4 => Bus2IP_Addr(13),
      O => \IP2Bus_Data[7]_i_11_n_0\
    );
\IP2Bus_Data[7]_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAFFFFF"
    )
        port map (
      I0 => Bus2IP_Addr(17),
      I1 => Bus2IP_Addr(13),
      I2 => Bus2IP_Addr(15),
      I3 => Bus2IP_Addr(14),
      I4 => Bus2IP_Addr(16),
      O => \IP2Bus_Data[7]_i_32_n_0\
    );
\IP2Bus_Data[8]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_3\(0),
      I1 => Bus2IP_Addr(17),
      I2 => Bus2IP_Addr(13),
      I3 => Bus2IP_Addr(15),
      I4 => Bus2IP_Addr(14),
      I5 => Bus2IP_Addr(16),
      O => \IP2Bus_Data[8]_i_12_n_0\
    );
\IP2Bus_Data[9]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \IP2Bus_Data[11]_i_3\(1),
      I1 => Bus2IP_Addr(17),
      I2 => Bus2IP_Addr(13),
      I3 => Bus2IP_Addr(15),
      I4 => Bus2IP_Addr(14),
      I5 => Bus2IP_Addr(16),
      O => \IP2Bus_Data[9]_i_11_n_0\
    );
I_DECODER: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_address_decoder
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => I_DECODER_n_0,
      \FSM_onehot_state_reg[0]\(1 downto 0) => \FSM_onehot_state_reg[0]\(1 downto 0),
      \FSM_onehot_state_reg[0]_0\(1 downto 0) => \FSM_onehot_state_reg[0]_0\(1 downto 0),
      \FSM_onehot_state_reg[0]_1\(1 downto 0) => \FSM_onehot_state_reg[0]_1\(1 downto 0),
      \FSM_onehot_state_reg[0]_2\(1 downto 0) => \FSM_onehot_state_reg[0]_2\(1 downto 0),
      \FSM_onehot_state_reg[0]_3\(1 downto 0) => \FSM_onehot_state_reg[0]_3\(1 downto 0),
      \FSM_onehot_state_reg[0]_4\ => \FSM_onehot_state_reg[0]_4\,
      \FSM_onehot_state_reg[0]_5\ => \FSM_onehot_state_reg[0]_5\,
      \FSM_onehot_state_reg[0]_6\ => \FSM_onehot_state_reg[0]_6\,
      \FSM_onehot_state_reg[0]_7\ => \FSM_onehot_state_reg[0]_7\,
      \FSM_onehot_state_reg[0]_8\ => \FSM_onehot_state_reg[0]_8\,
      \FSM_onehot_state_reg[0]_9\ => \FSM_onehot_state_reg[0]_9\,
      \FSM_onehot_state_reg[1]\ => \FSM_onehot_state_reg[1]\,
      \FSM_onehot_state_reg[1]_0\(1 downto 0) => \FSM_onehot_state_reg[1]_0\(1 downto 0),
      \FSM_onehot_state_reg[1]_1\ => \FSM_onehot_state_reg[1]_1\,
      \FSM_onehot_state_reg[1]_2\ => \FSM_onehot_state_reg[1]_2\,
      \FSM_onehot_state_reg[1]_3\ => \FSM_onehot_state_reg[1]_3\,
      \FSM_onehot_state_reg[1]_4\(1 downto 0) => \FSM_onehot_state_reg[1]_4\(1 downto 0),
      \FSM_onehot_state_reg[1]_5\ => \FSM_onehot_state_reg[1]_5\,
      \FSM_onehot_state_reg[1]_6\(1 downto 0) => \FSM_onehot_state_reg[1]_6\(1 downto 0),
      \FSM_onehot_state_reg[1]_7\ => \FSM_onehot_state_reg[1]_7\,
      \FSM_onehot_state_reg[4]\ => \FSM_onehot_state_reg[4]\,
      \FSM_onehot_state_reg[4]_0\ => \FSM_onehot_state_reg[4]_0\,
      \FSM_onehot_state_reg[4]_1\ => \FSM_onehot_state_reg[4]_1\,
      \FSM_onehot_state_reg[4]_2\ => \FSM_onehot_state_reg[4]_2\,
      \FSM_onehot_state_reg[4]_3\ => \FSM_onehot_state_reg[4]_3\,
      \FSM_onehot_state_reg[4]_4\ => \FSM_onehot_state_reg[4]_4\,
      \FSM_sequential_access_cs[2]_i_7_0\ => \FSM_sequential_access_cs[2]_i_7\,
      \FSM_sequential_access_cs[2]_i_7_1\ => \FSM_sequential_access_cs[2]_i_7_0\,
      \FSM_sequential_access_cs_reg[0]\ => I_DECODER_n_4,
      \FSM_sequential_access_cs_reg[0]_0\ => I_DECODER_n_7,
      \FSM_sequential_access_cs_reg[0]_1\ => \FSM_sequential_access_cs[2]_i_4_n_0\,
      \FSM_sequential_access_cs_reg[0]_2\ => \^data_phase_wdt.data_timeout_reg_0\,
      \FSM_sequential_access_cs_reg[0]_3\ => \FSM_sequential_access_cs[2]_i_5_n_0\,
      \FSM_sequential_access_cs_reg[0]_4\ => \FSM_sequential_access_cs[2]_i_6_n_0\,
      \FSM_sequential_access_cs_reg[1]\ => I_DECODER_n_2,
      \FSM_sequential_access_cs_reg[1]_0\ => I_DECODER_n_5,
      \FSM_sequential_fsm_cs_reg[1]\(3 downto 0) => \FSM_sequential_fsm_cs_reg[1]\(3 downto 0),
      \FSM_sequential_fsm_cs_reg[1]_0\(3 downto 0) => \FSM_sequential_fsm_cs_reg[1]_0\(3 downto 0),
      \FSM_sequential_fsm_cs_reg[1]_1\(3 downto 0) => \FSM_sequential_fsm_cs_reg[1]_1\(3 downto 0),
      \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0\ => \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]\,
      \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1\ => \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0\,
      \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2\ => \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1\,
      \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3\ => \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2\,
      \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4\ => \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3\,
      \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_5\(1 downto 0) => \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4\(1 downto 0),
      \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_6\ => \DATA_PHASE_WDT.I_DPTO_COUNTER_n_0\,
      \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0\ => \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]\,
      \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1\ => \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0\,
      \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2\ => bus2ip_rnw_reg_reg_n_0,
      \IP2Bus_Data[0]_i_14_0\ => \IP2Bus_Data[0]_i_14\,
      \IP2Bus_Data[0]_i_15_0\ => \IP2Bus_Data[0]_i_15\,
      \IP2Bus_Data[0]_i_15_1\ => \IP2Bus_Data[0]_i_15_0\,
      \IP2Bus_Data[0]_i_16_0\ => \IP2Bus_Data[0]_i_16\,
      \IP2Bus_Data[0]_i_16_1\ => \IP2Bus_Data[0]_i_16_0\,
      \IP2Bus_Data[0]_i_18_0\ => \IP2Bus_Data[0]_i_18\,
      \IP2Bus_Data[0]_i_20_0\ => \IP2Bus_Data[0]_i_20\,
      \IP2Bus_Data[0]_i_24_0\ => \IP2Bus_Data[0]_i_24\,
      \IP2Bus_Data[0]_i_27_0\ => \IP2Bus_Data[0]_i_27\,
      \IP2Bus_Data[0]_i_27_1\(1 downto 0) => \IP2Bus_Data[0]_i_27_0\(1 downto 0),
      \IP2Bus_Data[0]_i_2_0\ => \IP2Bus_Data[0]_i_2\,
      \IP2Bus_Data[0]_i_2_1\ => \IP2Bus_Data[0]_i_2_0\,
      \IP2Bus_Data[0]_i_52_0\ => \IP2Bus_Data[0]_i_52\,
      \IP2Bus_Data[0]_i_52_1\ => \IP2Bus_Data[0]_i_52_0\,
      \IP2Bus_Data[0]_i_59_0\ => \IP2Bus_Data[0]_i_59\,
      \IP2Bus_Data[0]_i_60_0\ => \IP2Bus_Data[0]_i_60\,
      \IP2Bus_Data[0]_i_7_0\ => \IP2Bus_Data[0]_i_7\,
      \IP2Bus_Data[0]_i_9_0\ => \IP2Bus_Data[0]_i_9\,
      \IP2Bus_Data[11]_i_10_0\ => \IP2Bus_Data[3]_i_28_n_0\,
      \IP2Bus_Data[11]_i_2_0\(3 downto 0) => \IP2Bus_Data[11]_i_2\(3 downto 0),
      \IP2Bus_Data[13]_i_50_0\ => \IP2Bus_Data[13]_i_50\,
      \IP2Bus_Data[14]_i_21_0\ => \IP2Bus_Data[14]_i_21\,
      \IP2Bus_Data[14]_i_34_0\ => \IP2Bus_Data[14]_i_34\,
      \IP2Bus_Data[14]_i_8_0\ => \IP2Bus_Data[14]_i_8\,
      \IP2Bus_Data[15]_i_10_0\(1 downto 0) => \IP2Bus_Data[15]_i_10\(1 downto 0),
      \IP2Bus_Data[15]_i_10_1\(1 downto 0) => \IP2Bus_Data[15]_i_10_0\(1 downto 0),
      \IP2Bus_Data[15]_i_11_0\ => \IP2Bus_Data[15]_i_11\,
      \IP2Bus_Data[15]_i_11_1\(1 downto 0) => \IP2Bus_Data[15]_i_11_0\(1 downto 0),
      \IP2Bus_Data[15]_i_13_0\(3 downto 0) => \IP2Bus_Data[15]_i_13\(3 downto 0),
      \IP2Bus_Data[15]_i_16_0\(15 downto 0) => \IP2Bus_Data[15]_i_16\(15 downto 0),
      \IP2Bus_Data[15]_i_16_1\(3 downto 0) => \IP2Bus_Data[15]_i_16_0\(3 downto 0),
      \IP2Bus_Data[15]_i_16_2\ => \IP2Bus_Data[15]_i_16_1\,
      \IP2Bus_Data[15]_i_19_0\(3 downto 0) => \IP2Bus_Data[15]_i_19\(3 downto 0),
      \IP2Bus_Data[15]_i_19_1\(3 downto 0) => \IP2Bus_Data[15]_i_19_0\(3 downto 0),
      \IP2Bus_Data[15]_i_24_0\(15 downto 0) => \IP2Bus_Data[15]_i_24\(15 downto 0),
      \IP2Bus_Data[15]_i_24_1\(15 downto 0) => \IP2Bus_Data[15]_i_24_0\(15 downto 0),
      \IP2Bus_Data[15]_i_24_2\(3 downto 0) => \IP2Bus_Data[15]_i_24_1\(3 downto 0),
      \IP2Bus_Data[15]_i_24_3\(3 downto 0) => \IP2Bus_Data[15]_i_24_2\(3 downto 0),
      \IP2Bus_Data[15]_i_24_4\ => \IP2Bus_Data[15]_i_24_3\,
      \IP2Bus_Data[15]_i_26_0\(3 downto 0) => \IP2Bus_Data[15]_i_26\(3 downto 0),
      \IP2Bus_Data[15]_i_26_1\(3 downto 0) => \IP2Bus_Data[15]_i_26_0\(3 downto 0),
      \IP2Bus_Data[15]_i_27_0\(15 downto 0) => \IP2Bus_Data[15]_i_27\(15 downto 0),
      \IP2Bus_Data[15]_i_27_1\(15 downto 0) => \IP2Bus_Data[15]_i_27_0\(15 downto 0),
      \IP2Bus_Data[15]_i_27_2\(3 downto 0) => \IP2Bus_Data[15]_i_27_1\(3 downto 0),
      \IP2Bus_Data[15]_i_27_3\(3 downto 0) => \IP2Bus_Data[15]_i_27_2\(3 downto 0),
      \IP2Bus_Data[15]_i_27_4\ => \IP2Bus_Data[15]_i_27_3\,
      \IP2Bus_Data[15]_i_2_0\(15 downto 0) => \IP2Bus_Data[15]_i_2\(15 downto 0),
      \IP2Bus_Data[15]_i_33_0\(15 downto 0) => \IP2Bus_Data[15]_i_33\(15 downto 0),
      \IP2Bus_Data[15]_i_33_1\(15 downto 0) => \IP2Bus_Data[15]_i_33_0\(15 downto 0),
      \IP2Bus_Data[15]_i_34_0\(1 downto 0) => \IP2Bus_Data[15]_i_34\(1 downto 0),
      \IP2Bus_Data[15]_i_34_1\ => \IP2Bus_Data[15]_i_34_0\,
      \IP2Bus_Data[15]_i_35_0\(1 downto 0) => \IP2Bus_Data[15]_i_35\(1 downto 0),
      \IP2Bus_Data[15]_i_37_0\(1 downto 0) => \IP2Bus_Data[15]_i_37\(1 downto 0),
      \IP2Bus_Data[15]_i_3_0\(3 downto 0) => \IP2Bus_Data[15]_i_3\(3 downto 0),
      \IP2Bus_Data[15]_i_3_1\(3 downto 0) => \IP2Bus_Data[15]_i_3_0\(3 downto 0),
      \IP2Bus_Data[15]_i_40_0\(15 downto 0) => \IP2Bus_Data[15]_i_40\(15 downto 0),
      \IP2Bus_Data[15]_i_40_1\(15 downto 0) => \IP2Bus_Data[15]_i_40_0\(15 downto 0),
      \IP2Bus_Data[15]_i_40_2\(1 downto 0) => \IP2Bus_Data[15]_i_40_1\(1 downto 0),
      \IP2Bus_Data[15]_i_48_0\(3 downto 0) => \IP2Bus_Data[15]_i_48\(3 downto 0),
      \IP2Bus_Data[15]_i_52_0\(15 downto 0) => \IP2Bus_Data[15]_i_52\(15 downto 0),
      \IP2Bus_Data[15]_i_52_1\(15 downto 0) => \IP2Bus_Data[15]_i_52_0\(15 downto 0),
      \IP2Bus_Data[15]_i_52_2\(3 downto 0) => \IP2Bus_Data[15]_i_52_1\(3 downto 0),
      \IP2Bus_Data[15]_i_52_3\ => \IP2Bus_Data[15]_i_52_2\,
      \IP2Bus_Data[15]_i_5_0\(3 downto 0) => \IP2Bus_Data[15]_i_5\(3 downto 0),
      \IP2Bus_Data[15]_i_5_1\(3 downto 0) => \IP2Bus_Data[15]_i_5_0\(3 downto 0),
      \IP2Bus_Data[15]_i_6_0\ => \IP2Bus_Data[15]_i_71_n_0\,
      \IP2Bus_Data[1]_i_10_0\ => \IP2Bus_Data[1]_i_10\,
      \IP2Bus_Data[1]_i_10_1\(1 downto 0) => \IP2Bus_Data[1]_i_10_0\(1 downto 0),
      \IP2Bus_Data[1]_i_16_0\(1 downto 0) => \IP2Bus_Data[1]_i_16\(1 downto 0),
      \IP2Bus_Data[1]_i_16_1\ => \IP2Bus_Data[1]_i_16_0\,
      \IP2Bus_Data[1]_i_18_0\ => \IP2Bus_Data[1]_i_18\,
      \IP2Bus_Data[1]_i_18_1\(1 downto 0) => \IP2Bus_Data[1]_i_18_0\(1 downto 0),
      \IP2Bus_Data[1]_i_19_0\(1 downto 0) => \IP2Bus_Data[1]_i_19\(1 downto 0),
      \IP2Bus_Data[1]_i_4_0\(1 downto 0) => \IP2Bus_Data[1]_i_4\(1 downto 0),
      \IP2Bus_Data[1]_i_4_1\ => \IP2Bus_Data[1]_i_4_0\,
      \IP2Bus_Data[1]_i_6_0\ => \IP2Bus_Data[1]_i_43_n_0\,
      \IP2Bus_Data[1]_i_6_1\ => \IP2Bus_Data[1]_i_6\,
      \IP2Bus_Data[1]_i_9_0\(1 downto 0) => \IP2Bus_Data[1]_i_9\(1 downto 0),
      \IP2Bus_Data[1]_i_9_1\ => \IP2Bus_Data[1]_i_9_0\,
      \IP2Bus_Data[25]_i_13_0\ => \IP2Bus_Data[25]_i_13\,
      \IP2Bus_Data[25]_i_7_0\ => \IP2Bus_Data[25]_i_7\,
      \IP2Bus_Data[25]_i_8_0\ => \IP2Bus_Data[31]_i_65_n_0\,
      \IP2Bus_Data[25]_i_9_0\ => \IP2Bus_Data[25]_i_9\,
      \IP2Bus_Data[2]_i_10_0\ => \IP2Bus_Data[2]_i_10\,
      \IP2Bus_Data[2]_i_10_1\ => \IP2Bus_Data[2]_i_10_0\,
      \IP2Bus_Data[2]_i_11_0\ => \IP2Bus_Data[2]_i_11\,
      \IP2Bus_Data[2]_i_12_0\ => \IP2Bus_Data[2]_i_12\,
      \IP2Bus_Data[2]_i_15_0\ => \IP2Bus_Data[2]_i_15\,
      \IP2Bus_Data[2]_i_17_0\ => \IP2Bus_Data[2]_i_17\,
      \IP2Bus_Data[2]_i_20_0\ => \IP2Bus_Data[2]_i_20\,
      \IP2Bus_Data[2]_i_29_0\ => \IP2Bus_Data[2]_i_29\,
      \IP2Bus_Data[2]_i_33_0\ => \IP2Bus_Data[2]_i_33\,
      \IP2Bus_Data[2]_i_36_0\ => \IP2Bus_Data[2]_i_36\,
      \IP2Bus_Data[2]_i_37_0\ => \IP2Bus_Data[2]_i_37\,
      \IP2Bus_Data[2]_i_3_0\ => \IP2Bus_Data[2]_i_3\,
      \IP2Bus_Data[2]_i_41_0\ => \IP2Bus_Data[2]_i_41\,
      \IP2Bus_Data[2]_i_8_0\ => \IP2Bus_Data[2]_i_8\,
      \IP2Bus_Data[30]_i_14_0\ => \IP2Bus_Data[30]_i_14\,
      \IP2Bus_Data[30]_i_14_1\ => \IP2Bus_Data[30]_i_14_0\,
      \IP2Bus_Data[30]_i_14_2\ => \IP2Bus_Data[30]_i_14_1\,
      \IP2Bus_Data[30]_i_14_3\ => \IP2Bus_Data[30]_i_14_2\,
      \IP2Bus_Data[30]_i_14_4\ => \IP2Bus_Data[30]_i_14_3\,
      \IP2Bus_Data[31]_i_14_0\ => \IP2Bus_Data[31]_i_14\,
      \IP2Bus_Data[31]_i_3_0\(31 downto 0) => \IP2Bus_Data[31]_i_3\(31 downto 0),
      \IP2Bus_Data[31]_i_3_1\(31 downto 0) => \IP2Bus_Data[31]_i_3_0\(31 downto 0),
      \IP2Bus_Data[31]_i_3_2\(31 downto 0) => \IP2Bus_Data[31]_i_3_1\(31 downto 0),
      \IP2Bus_Data[31]_i_3_3\(31 downto 0) => \IP2Bus_Data[31]_i_3_2\(31 downto 0),
      \IP2Bus_Data[31]_i_5_0\(31 downto 0) => \IP2Bus_Data[31]_i_5\(31 downto 0),
      \IP2Bus_Data[31]_i_5_1\(31 downto 0) => \IP2Bus_Data[31]_i_5_0\(31 downto 0),
      \IP2Bus_Data[31]_i_7_0\(31 downto 0) => \IP2Bus_Data[31]_i_7\(31 downto 0),
      \IP2Bus_Data[31]_i_7_1\(31 downto 0) => \IP2Bus_Data[31]_i_7_0\(31 downto 0),
      \IP2Bus_Data[31]_i_7_2\(31 downto 0) => \IP2Bus_Data[31]_i_7_1\(31 downto 0),
      \IP2Bus_Data[31]_i_7_3\(31 downto 0) => \IP2Bus_Data[31]_i_7_2\(31 downto 0),
      \IP2Bus_Data[31]_i_8_0\(31 downto 0) => \IP2Bus_Data[31]_i_8\(31 downto 0),
      \IP2Bus_Data[31]_i_8_1\(31 downto 0) => \IP2Bus_Data[31]_i_8_0\(31 downto 0),
      \IP2Bus_Data[3]_i_11_0\ => \IP2Bus_Data[3]_i_11\,
      \IP2Bus_Data[3]_i_11_1\ => \IP2Bus_Data[3]_i_11_0\,
      \IP2Bus_Data[3]_i_13_0\ => \IP2Bus_Data[3]_i_13\,
      \IP2Bus_Data[3]_i_17_0\ => \IP2Bus_Data[3]_i_17\,
      \IP2Bus_Data[3]_i_19_0\ => \IP2Bus_Data[3]_i_19\,
      \IP2Bus_Data[3]_i_20_0\ => \IP2Bus_Data[3]_i_20\,
      \IP2Bus_Data[3]_i_22_0\ => \IP2Bus_Data[3]_i_22\,
      \IP2Bus_Data[3]_i_2_0\(3 downto 0) => \IP2Bus_Data[3]_i_2\(3 downto 0),
      \IP2Bus_Data[3]_i_35_0\ => \IP2Bus_Data[3]_i_35\,
      \IP2Bus_Data[3]_i_4_0\(2 downto 1) => \IP2Bus_Data[3]_i_4\(3 downto 2),
      \IP2Bus_Data[3]_i_4_0\(0) => \IP2Bus_Data[3]_i_4\(0),
      \IP2Bus_Data[3]_i_4_1\ => \IP2Bus_Data[3]_i_4_0\,
      \IP2Bus_Data[3]_i_5_0\ => \IP2Bus_Data[3]_i_5\,
      \IP2Bus_Data[3]_i_6_0\ => \IP2Bus_Data[3]_i_6\,
      \IP2Bus_Data[3]_i_6_1\(3 downto 0) => \IP2Bus_Data[3]_i_6_0\(3 downto 0),
      \IP2Bus_Data[3]_i_9_0\ => \IP2Bus_Data[3]_i_9\,
      \IP2Bus_Data[4]_i_6_0\ => \IP2Bus_Data[15]_i_53_n_0\,
      \IP2Bus_Data[4]_i_8_0\ => \IP2Bus_Data[4]_i_8\,
      \IP2Bus_Data[5]_i_2_0\ => \IP2Bus_Data[5]_i_2\,
      \IP2Bus_Data[6]_i_2_0\ => \IP2Bus_Data[6]_i_2\,
      \IP2Bus_Data[7]_i_2_0\(5 downto 0) => \IP2Bus_Data[7]_i_2\(5 downto 0),
      \IP2Bus_Data[7]_i_2_1\ => \IP2Bus_Data[7]_i_2_0\,
      \IP2Bus_Data[7]_i_6_0\ => \IP2Bus_Data[7]_i_32_n_0\,
      \IP2Bus_Data[7]_i_8_0\ => \IP2Bus_Data[7]_i_8\,
      \IP2Bus_Data[8]_i_10_0\ => \IP2Bus_Data[8]_i_10\,
      \IP2Bus_Data_reg[0]\ => \IP2Bus_Data[31]_i_13_n_0\,
      \IP2Bus_Data_reg[0]_0\ => \IP2Bus_Data[0]_i_23_n_0\,
      \IP2Bus_Data_reg[0]_1\ => \IP2Bus_Data[30]_i_11_n_0\,
      \IP2Bus_Data_reg[0]_2\ => \IP2Bus_Data[14]_i_10_n_0\,
      \IP2Bus_Data_reg[0]_3\ => \IP2Bus_Data_reg[0]\,
      \IP2Bus_Data_reg[10]\ => \IP2Bus_Data[10]_i_11_n_0\,
      \IP2Bus_Data_reg[11]\(3 downto 0) => \IP2Bus_Data_reg[11]\(3 downto 0),
      \IP2Bus_Data_reg[11]_0\(3 downto 0) => \IP2Bus_Data_reg[11]_0\(3 downto 0),
      \IP2Bus_Data_reg[11]_1\ => \IP2Bus_Data[11]_i_13_n_0\,
      \IP2Bus_Data_reg[11]_2\(3 downto 0) => \IP2Bus_Data_reg[11]_1\(3 downto 0),
      \IP2Bus_Data_reg[1]\ => \IP2Bus_Data_reg[1]\,
      \IP2Bus_Data_reg[2]\ => \IP2Bus_Data[11]_i_5_n_0\,
      \IP2Bus_Data_reg[2]_0\ => \IP2Bus_Data[11]_i_17_n_0\,
      \IP2Bus_Data_reg[2]_1\ => \IP2Bus_Data[15]_i_18_n_0\,
      \IP2Bus_Data_reg[2]_2\ => \IP2Bus_Data[3]_i_14_n_0\,
      \IP2Bus_Data_reg[30]\ => \IP2Bus_Data[30]_i_16_n_0\,
      \IP2Bus_Data_reg[30]_0\ => \IP2Bus_Data[30]_i_7_n_0\,
      \IP2Bus_Data_reg[31]\ => \IP2Bus_Data[31]_i_6_n_0\,
      \IP2Bus_Data_reg[31]_0\ => \IP2Bus_Data[31]_i_23_n_0\,
      \IP2Bus_Data_reg[3]\(3 downto 0) => \IP2Bus_Data_reg[3]\(3 downto 0),
      \IP2Bus_Data_reg[3]_0\(3 downto 0) => \IP2Bus_Data_reg[3]_0\(3 downto 0),
      \IP2Bus_Data_reg[4]\ => \IP2Bus_Data_reg[4]\,
      \IP2Bus_Data_reg[4]_0\ => \IP2Bus_Data_reg[4]_0\,
      \IP2Bus_Data_reg[5]\ => \IP2Bus_Data[15]_i_7_n_0\,
      \IP2Bus_Data_reg[5]_0\ => \IP2Bus_Data[31]_i_24_n_0\,
      \IP2Bus_Data_reg[5]_1\ => \IP2Bus_Data[7]_i_11_n_0\,
      \IP2Bus_Data_reg[8]\ => \IP2Bus_Data[8]_i_12_n_0\,
      \IP2Bus_Data_reg[9]\ => \IP2Bus_Data[9]_i_11_n_0\,
      IP2Bus_RdAck => IP2Bus_RdAck,
      Q(2 downto 0) => access_cs(2 downto 0),
      STATUS_COMMON(15 downto 0) => STATUS_COMMON(15 downto 0),
      access_type_reg => access_type_reg,
      access_type_reg_0 => access_type_reg_0,
      access_type_reg_1 => access_type_reg_1,
      access_type_reg_2 => access_type_reg_2,
      access_type_reg_3(1 downto 0) => access_type_reg_3(1 downto 0),
      access_type_reg_4 => access_type_reg_4,
      access_type_reg_5 => access_type_reg_5,
      access_type_reg_6 => access_type_reg_6,
      access_type_reg_7 => access_type_reg_7,
      access_type_reg_8 => access_type_reg_8,
      access_type_reg_9 => access_type_reg_9,
      adc00_irq_en => adc00_irq_en,
      adc00_irq_sync(2 downto 0) => adc00_irq_sync(2 downto 0),
      adc01_irq_en => adc01_irq_en,
      adc01_irq_sync(2 downto 0) => adc01_irq_sync(2 downto 0),
      adc01_overvol_irq => adc01_overvol_irq,
      adc02_irq_en => adc02_irq_en,
      adc02_irq_sync(2 downto 0) => adc02_irq_sync(2 downto 0),
      adc02_overvol_irq => adc02_overvol_irq,
      adc03_irq_en => adc03_irq_en,
      adc03_irq_sync(0) => adc03_irq_sync(0),
      adc0_cmn_irq_en => adc0_cmn_irq_en,
      adc0_do_mon(15 downto 0) => adc0_do_mon(15 downto 0),
      adc0_dreq_mon => adc0_dreq_mon,
      adc0_fifo_disable(0) => adc0_fifo_disable(0),
      adc0_reset => adc0_reset,
      adc0_restart => adc0_restart,
      adc0_status(1 downto 0) => adc0_status(1 downto 0),
      adc10_irq_en => adc10_irq_en,
      adc10_irq_sync(2 downto 0) => adc10_irq_sync(2 downto 0),
      adc10_overvol_irq => adc10_overvol_irq,
      adc11_irq_en => adc11_irq_en,
      adc11_irq_sync(2 downto 0) => adc11_irq_sync(2 downto 0),
      adc11_overvol_irq => adc11_overvol_irq,
      adc12_irq_en => adc12_irq_en,
      adc12_irq_sync(2 downto 0) => adc12_irq_sync(2 downto 0),
      adc12_overvol_irq => adc12_overvol_irq,
      adc13_irq_en => adc13_irq_en,
      adc13_irq_sync(0) => adc13_irq_sync(0),
      adc1_cmn_irq_en => adc1_cmn_irq_en,
      adc1_do_mon(15 downto 0) => adc1_do_mon(15 downto 0),
      adc1_dreq_mon => adc1_dreq_mon,
      adc1_fifo_disable(0) => adc1_fifo_disable(0),
      adc1_reset => adc1_reset,
      adc1_restart => adc1_restart,
      adc1_status(1 downto 0) => adc1_status(1 downto 0),
      adc20_irq_en => adc20_irq_en,
      adc20_irq_sync(1 downto 0) => adc20_irq_sync(1 downto 0),
      adc21_irq_en => adc21_irq_en,
      adc21_irq_sync(2 downto 0) => adc21_irq_sync(2 downto 0),
      adc21_overvol_irq => adc21_overvol_irq,
      adc22_irq_en => adc22_irq_en,
      adc22_irq_sync(2 downto 0) => adc22_irq_sync(2 downto 0),
      adc22_overvol_irq => adc22_overvol_irq,
      adc23_irq_en => adc23_irq_en,
      adc2_cmn_irq_en => adc2_cmn_irq_en,
      adc2_do_mon(15 downto 0) => adc2_do_mon(15 downto 0),
      adc2_drp_we => adc2_drp_we,
      adc2_fifo_disable(0) => adc2_fifo_disable(0),
      adc2_reset => adc2_reset,
      adc2_restart => adc2_restart,
      adc2_status(1 downto 0) => adc2_status(1 downto 0),
      adc30_irq_en => adc30_irq_en,
      adc30_irq_sync(2 downto 0) => adc30_irq_sync(2 downto 0),
      adc31_irq_en => adc31_irq_en,
      adc31_irq_sync(2 downto 0) => adc31_irq_sync(2 downto 0),
      adc31_overvol_irq => adc31_overvol_irq,
      adc32_irq_en => adc32_irq_en,
      adc32_irq_sync(2 downto 0) => adc32_irq_sync(2 downto 0),
      adc32_overvol_irq => adc32_overvol_irq,
      adc33_irq_en => adc33_irq_en,
      adc33_overvol_irq => adc33_overvol_irq,
      \adc3_cmn_en_reg[0]\ => \adc3_cmn_en_reg[0]\,
      adc3_cmn_irq_en => adc3_cmn_irq_en,
      adc3_cmn_irq_en_reg => adc3_cmn_irq_en_reg,
      adc3_do_mon(15 downto 0) => adc3_do_mon(15 downto 0),
      adc3_fifo_disable(0) => adc3_fifo_disable(0),
      \adc3_ref_clk_freq_reg[0]\ => \adc3_ref_clk_freq_reg[0]\,
      adc3_reset => adc3_reset,
      adc3_reset_reg => adc3_reset_reg,
      adc3_restart => adc3_restart,
      adc3_restart_reg => adc3_restart_reg,
      \adc3_sample_rate_reg[0]\ => \adc3_sample_rate_reg[0]\,
      \adc3_sim_level_reg[0]\ => \adc3_sim_level_reg[0]\,
      \adc3_slice0_irq_en_reg[2]\ => \adc3_slice0_irq_en_reg[2]\,
      \adc3_slice1_irq_en_reg[2]\ => \adc3_slice1_irq_en_reg[2]\,
      \adc3_slice2_irq_en_reg[2]\ => \adc3_slice2_irq_en_reg[2]\,
      \adc3_slice3_irq_en_reg[2]\ => \adc3_slice3_irq_en_reg[2]\,
      \adc3_start_stage_reg[0]\ => \adc3_start_stage_reg[0]\,
      adc3_status(1 downto 0) => adc3_status(1 downto 0),
      axi_RdAck => axi_RdAck,
      axi_RdAck_r_reg => axi_RdAck_r_reg,
      axi_RdAck_r_reg_0 => axi_RdAck_r_reg_0,
      axi_RdAck_r_reg_1 => axi_RdAck_r_reg_1,
      axi_RdAck_r_reg_2 => axi_RdAck_r_reg_2,
      axi_avalid_reg => axi_avalid_reg,
      axi_read_req_r_reg(13 downto 9) => Bus2IP_Addr(17 downto 13),
      axi_read_req_r_reg(8 downto 4) => \^q\(9 downto 5),
      axi_read_req_r_reg(3 downto 0) => \^q\(3 downto 0),
      axi_read_req_r_reg_0 => \axi_read_req_r_i_2__2_n_0\,
      axi_read_req_r_reg_1 => axi_read_req_r_reg,
      axi_read_req_r_reg_10 => \axi_read_req_r_i_2__9_n_0\,
      axi_read_req_r_reg_11 => \axi_read_req_r_i_2__8_n_0\,
      axi_read_req_r_reg_12 => axi_read_req_r_reg_5,
      axi_read_req_r_reg_13 => axi_read_req_r_reg_6,
      axi_read_req_r_reg_2 => axi_read_req_r_i_3_n_0,
      axi_read_req_r_reg_3 => axi_read_req_r_reg_0,
      axi_read_req_r_reg_4 => axi_read_req_r_reg_1,
      axi_read_req_r_reg_5 => axi_read_req_r_reg_2,
      axi_read_req_r_reg_6 => axi_read_req_r_reg_3,
      axi_read_req_r_reg_7 => axi_read_req_r_reg_4,
      axi_read_req_r_reg_8 => \axi_read_req_r_i_3__0_n_0\,
      axi_read_req_r_reg_9 => \axi_read_req_r_i_2__0_n_0\,
      axi_timeout_en_reg => axi_timeout_en_reg,
      bank0_write(1 downto 0) => bank0_write(1 downto 0),
      bank11_write(9 downto 0) => bank11_write(9 downto 0),
      bank13_write(9 downto 0) => bank13_write(9 downto 0),
      bank15_write(9 downto 0) => bank15_write(9 downto 0),
      bank1_write(9 downto 0) => bank1_write(9 downto 0),
      bank3_write(9 downto 0) => bank3_write(9 downto 0),
      bank9_write(9 downto 0) => bank9_write(9 downto 0),
      \bus2ip_addr_reg_reg[11]\ => \bus2ip_addr_reg_reg[11]_0\,
      \bus2ip_addr_reg_reg[13]\(31 downto 0) => \bus2ip_addr_reg_reg[13]_0\(31 downto 0),
      \bus2ip_addr_reg_reg[13]_0\ => \bus2ip_addr_reg_reg[13]_1\,
      \bus2ip_addr_reg_reg[14]\ => \bus2ip_addr_reg_reg[14]_0\,
      \bus2ip_addr_reg_reg[14]_0\ => \bus2ip_addr_reg_reg[14]_1\,
      \bus2ip_addr_reg_reg[14]_1\ => \bus2ip_addr_reg_reg[14]_2\,
      \bus2ip_addr_reg_reg[14]_10\ => \bus2ip_addr_reg_reg[14]_11\,
      \bus2ip_addr_reg_reg[14]_11\ => \bus2ip_addr_reg_reg[14]_12\,
      \bus2ip_addr_reg_reg[14]_2\ => \bus2ip_addr_reg_reg[14]_3\,
      \bus2ip_addr_reg_reg[14]_3\ => \bus2ip_addr_reg_reg[14]_4\,
      \bus2ip_addr_reg_reg[14]_4\ => \bus2ip_addr_reg_reg[14]_5\,
      \bus2ip_addr_reg_reg[14]_5\ => \bus2ip_addr_reg_reg[14]_6\,
      \bus2ip_addr_reg_reg[14]_6\ => \bus2ip_addr_reg_reg[14]_7\,
      \bus2ip_addr_reg_reg[14]_7\ => \bus2ip_addr_reg_reg[14]_8\,
      \bus2ip_addr_reg_reg[14]_8\ => \bus2ip_addr_reg_reg[14]_9\,
      \bus2ip_addr_reg_reg[14]_9\ => \bus2ip_addr_reg_reg[14]_10\,
      \bus2ip_addr_reg_reg[15]\ => \bus2ip_addr_reg_reg[15]_0\,
      \bus2ip_addr_reg_reg[15]_0\ => \bus2ip_addr_reg_reg[15]_1\,
      \bus2ip_addr_reg_reg[16]\ => \bus2ip_addr_reg_reg[16]_0\,
      \bus2ip_addr_reg_reg[16]_0\ => \bus2ip_addr_reg_reg[16]_1\,
      \bus2ip_addr_reg_reg[16]_1\ => \bus2ip_addr_reg_reg[16]_2\,
      \bus2ip_addr_reg_reg[16]_2\ => \bus2ip_addr_reg_reg[16]_3\,
      \bus2ip_addr_reg_reg[16]_3\ => \bus2ip_addr_reg_reg[16]_4\,
      \bus2ip_addr_reg_reg[16]_4\ => \bus2ip_addr_reg_reg[16]_5\,
      \bus2ip_addr_reg_reg[16]_5\ => \bus2ip_addr_reg_reg[16]_6\,
      \bus2ip_addr_reg_reg[16]_6\ => \bus2ip_addr_reg_reg[16]_8\,
      \bus2ip_addr_reg_reg[16]_7\(0) => \bus2ip_addr_reg_reg[16]_9\(0),
      \bus2ip_addr_reg_reg[16]_8\(0) => \bus2ip_addr_reg_reg[16]_10\(0),
      \bus2ip_addr_reg_reg[2]\ => \bus2ip_addr_reg_reg[2]_0\,
      \bus2ip_addr_reg_reg[2]_0\ => \bus2ip_addr_reg_reg[2]_1\,
      \bus2ip_addr_reg_reg[2]_1\ => \bus2ip_addr_reg_reg[2]_2\,
      \bus2ip_addr_reg_reg[2]_2\ => \bus2ip_addr_reg_reg[2]_3\,
      \bus2ip_addr_reg_reg[2]_3\ => \bus2ip_addr_reg_reg[2]_4\,
      \bus2ip_addr_reg_reg[2]_4\ => \bus2ip_addr_reg_reg[2]_5\,
      \bus2ip_addr_reg_reg[2]_5\ => \bus2ip_addr_reg_reg[2]_6\,
      \bus2ip_addr_reg_reg[2]_6\ => \bus2ip_addr_reg_reg[2]_7\,
      \bus2ip_addr_reg_reg[9]\(0) => \bus2ip_addr_reg_reg[9]_0\(0),
      counter_en_reg => counter_en_reg,
      counter_en_reg_reg => I_DECODER_n_3,
      cs_ce_ld_enable_i => cs_ce_ld_enable_i,
      dac00_irq_sync(1 downto 0) => dac00_irq_sync(1 downto 0),
      dac01_irq_sync(1 downto 0) => dac01_irq_sync(1 downto 0),
      dac02_irq_sync(1 downto 0) => dac02_irq_sync(1 downto 0),
      dac0_do_mon(15 downto 0) => dac0_do_mon(15 downto 0),
      dac0_done => dac0_done,
      dac0_dreq_mon => dac0_dreq_mon,
      dac0_drp_rdy => dac0_drp_rdy,
      dac0_fifo_disable(0) => dac0_fifo_disable(0),
      \dac0_fifo_disable_reg[0]\ => \dac0_fifo_disable_reg[0]\,
      dac0_powerup_state_irq => dac0_powerup_state_irq,
      dac0_reset => dac0_reset,
      dac0_restart => dac0_restart,
      dac0_status(1 downto 0) => dac0_status(1 downto 0),
      dac10_irq_en => dac10_irq_en,
      dac10_irq_sync(1 downto 0) => dac10_irq_sync(1 downto 0),
      dac11_irq_en => dac11_irq_en,
      dac11_irq_sync(1 downto 0) => dac11_irq_sync(1 downto 0),
      dac12_irq_en => dac12_irq_en,
      dac12_irq_sync(1 downto 0) => dac12_irq_sync(1 downto 0),
      dac13_irq_en => dac13_irq_en,
      dac13_irq_sync(0) => dac13_irq_sync(0),
      dac1_cmn_irq_en => dac1_cmn_irq_en,
      dac1_do_mon(14 downto 0) => dac1_do_mon(14 downto 0),
      dac1_done => dac1_done,
      \dac1_end_stage_reg[0]\ => \dac1_end_stage_reg[0]\,
      dac1_fifo_disable(0) => dac1_fifo_disable(0),
      dac1_reset => dac1_reset,
      dac1_restart => dac1_restart,
      drp_RdAck_r => drp_RdAck_r,
      \icount_out_reg[11]\ => \DATA_PHASE_WDT.I_DPTO_COUNTER_n_4\,
      \icount_out_reg[12]\ => \DATA_PHASE_WDT.I_DPTO_COUNTER_n_2\,
      irq_enables(6 downto 0) => irq_enables(6 downto 0),
      master_reset => master_reset,
      master_reset_reg(0) => E(0),
      master_reset_reg_0(0) => master_reset_reg(0),
      p_34_in(4 downto 0) => p_34_in(4 downto 0),
      p_44_in(7 downto 0) => p_44_in(7 downto 0),
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awready_i => s_axi_awready_i,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_wdata(0) => s_axi_wdata(0),
      \s_axi_wdata[0]_0\ => \s_axi_wdata[0]_0\,
      \s_axi_wdata[0]_1\ => \s_axi_wdata[0]_1\,
      \s_axi_wdata[0]_2\ => \s_axi_wdata[0]_2\,
      \s_axi_wdata[0]_3\ => \s_axi_wdata[0]_3\,
      \s_axi_wdata[0]_4\ => \s_axi_wdata[0]_4\,
      s_axi_wdata_0_sp_1 => s_axi_wdata_0_sn_1,
      s_axi_wready_i => s_axi_wready_i,
      s_axi_wready_reg_i_2_0 => s_axi_wready_reg_i_2,
      s_axi_wready_reg_i_2_1 => s_axi_wready_reg_i_2_0,
      s_axi_wready_reg_i_2_2 => s_axi_wready_reg_i_2_1,
      s_axi_wready_reg_i_2_3 => s_axi_wready_reg_i_2_2,
      s_axi_wvalid => s_axi_wvalid,
      status(1 downto 0) => status(1 downto 0),
      user_drp_drdy => user_drp_drdy
    );
axi_avalid_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CECCECCFCECCECCE"
    )
        port map (
      I0 => axi_avalid_reg,
      I1 => cs_ce_ld_enable_i,
      I2 => access_cs(1),
      I3 => access_cs(0),
      I4 => access_cs(2),
      I5 => s_axi_awvalid,
      O => axi_avalid
    );
axi_avalid_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_avalid,
      Q => axi_avalid_reg,
      R => s_axi_rvalid_reg_reg_0
    );
\axi_read_req_r_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => Bus2IP_Addr(15),
      I1 => Bus2IP_Addr(14),
      I2 => Bus2IP_Addr(16),
      I3 => Bus2IP_Addr(17),
      O => \axi_read_req_r_i_2__0_n_0\
    );
\axi_read_req_r_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Bus2IP_Addr(16),
      I1 => Bus2IP_Addr(14),
      I2 => Bus2IP_Addr(15),
      O => \axi_read_req_r_i_2__2_n_0\
    );
\axi_read_req_r_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Bus2IP_Addr(14),
      I1 => Bus2IP_Addr(15),
      O => \axi_read_req_r_i_2__8_n_0\
    );
\axi_read_req_r_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Bus2IP_Addr(15),
      I1 => Bus2IP_Addr(16),
      O => \axi_read_req_r_i_2__9_n_0\
    );
axi_read_req_r_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => Bus2IP_Addr(16),
      I1 => Bus2IP_Addr(14),
      I2 => Bus2IP_Addr(15),
      O => axi_read_req_r_i_3_n_0
    );
\axi_read_req_r_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(8),
      I2 => Bus2IP_Addr(13),
      O => \axi_read_req_r_i_3__0_n_0\
    );
axi_timeout_r2_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => axi_timeout_r,
      I1 => \^data_phase_wdt.data_timeout_reg_0\,
      O => axi_timeout_r20
    );
\bus2ip_addr_reg[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \bus2ip_addr_reg[17]_i_2_n_0\,
      I1 => \^q\(8),
      I2 => s_axi_awready_i,
      I3 => s_axi_awaddr(8),
      I4 => s_axi_araddr(8),
      I5 => I_DECODER_n_2,
      O => bus2ip_addr_i(10)
    );
\bus2ip_addr_reg[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \bus2ip_addr_reg[17]_i_2_n_0\,
      I1 => \^q\(9),
      I2 => s_axi_awready_i,
      I3 => s_axi_awaddr(9),
      I4 => s_axi_araddr(9),
      I5 => I_DECODER_n_2,
      O => bus2ip_addr_i(11)
    );
\bus2ip_addr_reg[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \bus2ip_addr_reg[17]_i_2_n_0\,
      I1 => \^q\(10),
      I2 => s_axi_awready_i,
      I3 => s_axi_awaddr(10),
      I4 => s_axi_araddr(10),
      I5 => I_DECODER_n_2,
      O => bus2ip_addr_i(12)
    );
\bus2ip_addr_reg[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \bus2ip_addr_reg[17]_i_2_n_0\,
      I1 => Bus2IP_Addr(13),
      I2 => s_axi_awready_i,
      I3 => s_axi_awaddr(11),
      I4 => s_axi_araddr(11),
      I5 => I_DECODER_n_2,
      O => bus2ip_addr_i(13)
    );
\bus2ip_addr_reg[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \bus2ip_addr_reg[17]_i_2_n_0\,
      I1 => Bus2IP_Addr(14),
      I2 => s_axi_awready_i,
      I3 => s_axi_awaddr(12),
      I4 => s_axi_araddr(12),
      I5 => I_DECODER_n_2,
      O => bus2ip_addr_i(14)
    );
\bus2ip_addr_reg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \bus2ip_addr_reg[17]_i_2_n_0\,
      I1 => Bus2IP_Addr(15),
      I2 => s_axi_awready_i,
      I3 => s_axi_awaddr(13),
      I4 => s_axi_araddr(13),
      I5 => I_DECODER_n_2,
      O => bus2ip_addr_i(15)
    );
\bus2ip_addr_reg[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \bus2ip_addr_reg[17]_i_2_n_0\,
      I1 => Bus2IP_Addr(16),
      I2 => s_axi_awready_i,
      I3 => s_axi_awaddr(14),
      I4 => s_axi_araddr(14),
      I5 => I_DECODER_n_2,
      O => bus2ip_addr_i(16)
    );
\bus2ip_addr_reg[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \bus2ip_addr_reg[17]_i_2_n_0\,
      I1 => Bus2IP_Addr(17),
      I2 => s_axi_awready_i,
      I3 => s_axi_awaddr(15),
      I4 => s_axi_araddr(15),
      I5 => I_DECODER_n_2,
      O => bus2ip_addr_i(17)
    );
\bus2ip_addr_reg[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7E7E7E7F"
    )
        port map (
      I0 => access_cs(0),
      I1 => access_cs(1),
      I2 => access_cs(2),
      I3 => s_axi_awvalid,
      I4 => s_axi_arvalid,
      O => \bus2ip_addr_reg[17]_i_2_n_0\
    );
\bus2ip_addr_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \bus2ip_addr_reg[17]_i_2_n_0\,
      I1 => \^q\(0),
      I2 => s_axi_awready_i,
      I3 => s_axi_awaddr(0),
      I4 => s_axi_araddr(0),
      I5 => I_DECODER_n_2,
      O => bus2ip_addr_i(2)
    );
\bus2ip_addr_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \bus2ip_addr_reg[17]_i_2_n_0\,
      I1 => \^q\(1),
      I2 => s_axi_awready_i,
      I3 => s_axi_awaddr(1),
      I4 => s_axi_araddr(1),
      I5 => I_DECODER_n_2,
      O => bus2ip_addr_i(3)
    );
\bus2ip_addr_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \bus2ip_addr_reg[17]_i_2_n_0\,
      I1 => \^q\(2),
      I2 => s_axi_awready_i,
      I3 => s_axi_awaddr(2),
      I4 => s_axi_araddr(2),
      I5 => I_DECODER_n_2,
      O => bus2ip_addr_i(4)
    );
\bus2ip_addr_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \bus2ip_addr_reg[17]_i_2_n_0\,
      I1 => \^q\(3),
      I2 => s_axi_awready_i,
      I3 => s_axi_awaddr(3),
      I4 => s_axi_araddr(3),
      I5 => I_DECODER_n_2,
      O => bus2ip_addr_i(5)
    );
\bus2ip_addr_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \bus2ip_addr_reg[17]_i_2_n_0\,
      I1 => \^q\(4),
      I2 => s_axi_awready_i,
      I3 => s_axi_awaddr(4),
      I4 => s_axi_araddr(4),
      I5 => I_DECODER_n_2,
      O => bus2ip_addr_i(6)
    );
\bus2ip_addr_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \bus2ip_addr_reg[17]_i_2_n_0\,
      I1 => \^q\(5),
      I2 => s_axi_awready_i,
      I3 => s_axi_awaddr(5),
      I4 => s_axi_araddr(5),
      I5 => I_DECODER_n_2,
      O => bus2ip_addr_i(7)
    );
\bus2ip_addr_reg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \bus2ip_addr_reg[17]_i_2_n_0\,
      I1 => \^q\(6),
      I2 => s_axi_awready_i,
      I3 => s_axi_awaddr(6),
      I4 => s_axi_araddr(6),
      I5 => I_DECODER_n_2,
      O => bus2ip_addr_i(8)
    );
\bus2ip_addr_reg[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \bus2ip_addr_reg[17]_i_2_n_0\,
      I1 => \^q\(7),
      I2 => s_axi_awready_i,
      I3 => s_axi_awaddr(7),
      I4 => s_axi_araddr(7),
      I5 => I_DECODER_n_2,
      O => bus2ip_addr_i(9)
    );
\bus2ip_addr_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_addr_i(10),
      Q => \^q\(8),
      R => s_axi_rvalid_reg_reg_0
    );
\bus2ip_addr_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_addr_i(11),
      Q => \^q\(9),
      R => s_axi_rvalid_reg_reg_0
    );
\bus2ip_addr_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_addr_i(12),
      Q => \^q\(10),
      R => s_axi_rvalid_reg_reg_0
    );
\bus2ip_addr_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_addr_i(13),
      Q => Bus2IP_Addr(13),
      R => s_axi_rvalid_reg_reg_0
    );
\bus2ip_addr_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_addr_i(14),
      Q => Bus2IP_Addr(14),
      R => s_axi_rvalid_reg_reg_0
    );
\bus2ip_addr_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_addr_i(15),
      Q => Bus2IP_Addr(15),
      R => s_axi_rvalid_reg_reg_0
    );
\bus2ip_addr_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_addr_i(16),
      Q => Bus2IP_Addr(16),
      R => s_axi_rvalid_reg_reg_0
    );
\bus2ip_addr_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_addr_i(17),
      Q => Bus2IP_Addr(17),
      R => s_axi_rvalid_reg_reg_0
    );
\bus2ip_addr_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_addr_i(2),
      Q => \^q\(0),
      R => s_axi_rvalid_reg_reg_0
    );
\bus2ip_addr_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_addr_i(3),
      Q => \^q\(1),
      R => s_axi_rvalid_reg_reg_0
    );
\bus2ip_addr_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_addr_i(4),
      Q => \^q\(2),
      R => s_axi_rvalid_reg_reg_0
    );
\bus2ip_addr_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_addr_i(5),
      Q => \^q\(3),
      R => s_axi_rvalid_reg_reg_0
    );
\bus2ip_addr_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_addr_i(6),
      Q => \^q\(4),
      R => s_axi_rvalid_reg_reg_0
    );
\bus2ip_addr_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_addr_i(7),
      Q => \^q\(5),
      R => s_axi_rvalid_reg_reg_0
    );
\bus2ip_addr_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_addr_i(8),
      Q => \^q\(6),
      R => s_axi_rvalid_reg_reg_0
    );
\bus2ip_addr_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_addr_i(9),
      Q => \^q\(7),
      R => s_axi_rvalid_reg_reg_0
    );
bus2ip_rnw_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7E7F7F01000100"
    )
        port map (
      I0 => access_cs(1),
      I1 => access_cs(0),
      I2 => access_cs(2),
      I3 => s_axi_arvalid,
      I4 => s_axi_awvalid,
      I5 => bus2ip_rnw_reg_reg_n_0,
      O => bus2ip_rnw_i
    );
bus2ip_rnw_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus2ip_rnw_i,
      Q => bus2ip_rnw_reg_reg_n_0,
      R => s_axi_rvalid_reg_reg_0
    );
counter_en_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => I_DECODER_n_3,
      Q => counter_en_reg,
      R => s_axi_rvalid_reg_reg_0
    );
s_axi_arready_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000FC00A0000C"
    )
        port map (
      I0 => s_axi_bready,
      I1 => s_axi_arready_reg_i_2_n_0,
      I2 => access_cs(1),
      I3 => access_cs(0),
      I4 => access_cs(2),
      I5 => s_axi_rready,
      O => s_axi_arready_i
    );
s_axi_arready_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => s_axi_awvalid,
      O => s_axi_arready_reg_i_2_n_0
    );
s_axi_arready_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_arready_i,
      Q => s_axi_arready,
      R => s_axi_rvalid_reg_reg_0
    );
s_axi_awready_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_awready_i,
      Q => s_axi_awready,
      R => s_axi_rvalid_reg_reg_0
    );
s_axi_bvalid_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF00C0"
    )
        port map (
      I0 => s_axi_bready,
      I1 => access_cs(2),
      I2 => access_cs(0),
      I3 => access_cs(1),
      I4 => \^s_axi_bvalid\,
      O => s_axi_bvalid_reg_i_1_n_0
    );
s_axi_bvalid_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_bvalid_reg_i_1_n_0,
      Q => \^s_axi_bvalid\,
      R => s_axi_rvalid_reg_reg_0
    );
\s_axi_rdata_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^data_phase_wdt.data_timeout_reg_0\,
      I1 => access_cs(1),
      I2 => \s_axi_rdata_reg_reg[31]_0\(0),
      O => s_axi_rdata_i1_in(0)
    );
\s_axi_rdata_reg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^data_phase_wdt.data_timeout_reg_0\,
      I1 => access_cs(1),
      I2 => \s_axi_rdata_reg_reg[31]_0\(10),
      O => s_axi_rdata_i1_in(10)
    );
\s_axi_rdata_reg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^data_phase_wdt.data_timeout_reg_0\,
      I1 => access_cs(1),
      I2 => \s_axi_rdata_reg_reg[31]_0\(11),
      O => s_axi_rdata_i1_in(11)
    );
\s_axi_rdata_reg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^data_phase_wdt.data_timeout_reg_0\,
      I1 => access_cs(1),
      I2 => \s_axi_rdata_reg_reg[31]_0\(12),
      O => s_axi_rdata_i1_in(12)
    );
\s_axi_rdata_reg[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^data_phase_wdt.data_timeout_reg_0\,
      I1 => access_cs(1),
      I2 => \s_axi_rdata_reg_reg[31]_0\(13),
      O => s_axi_rdata_i1_in(13)
    );
\s_axi_rdata_reg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^data_phase_wdt.data_timeout_reg_0\,
      I1 => access_cs(1),
      I2 => \s_axi_rdata_reg_reg[31]_0\(14),
      O => s_axi_rdata_i1_in(14)
    );
\s_axi_rdata_reg[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^data_phase_wdt.data_timeout_reg_0\,
      I1 => access_cs(1),
      I2 => \s_axi_rdata_reg_reg[31]_0\(15),
      O => s_axi_rdata_i1_in(15)
    );
\s_axi_rdata_reg[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^data_phase_wdt.data_timeout_reg_0\,
      I1 => access_cs(1),
      I2 => \s_axi_rdata_reg_reg[31]_0\(16),
      O => s_axi_rdata_i1_in(16)
    );
\s_axi_rdata_reg[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^data_phase_wdt.data_timeout_reg_0\,
      I1 => access_cs(1),
      I2 => \s_axi_rdata_reg_reg[31]_0\(17),
      O => s_axi_rdata_i1_in(17)
    );
\s_axi_rdata_reg[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^data_phase_wdt.data_timeout_reg_0\,
      I1 => access_cs(1),
      I2 => \s_axi_rdata_reg_reg[31]_0\(18),
      O => s_axi_rdata_i1_in(18)
    );
\s_axi_rdata_reg[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^data_phase_wdt.data_timeout_reg_0\,
      I1 => access_cs(1),
      I2 => \s_axi_rdata_reg_reg[31]_0\(19),
      O => s_axi_rdata_i1_in(19)
    );
\s_axi_rdata_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^data_phase_wdt.data_timeout_reg_0\,
      I1 => access_cs(1),
      I2 => \s_axi_rdata_reg_reg[31]_0\(1),
      O => s_axi_rdata_i1_in(1)
    );
\s_axi_rdata_reg[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^data_phase_wdt.data_timeout_reg_0\,
      I1 => access_cs(1),
      I2 => \s_axi_rdata_reg_reg[31]_0\(20),
      O => s_axi_rdata_i1_in(20)
    );
\s_axi_rdata_reg[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^data_phase_wdt.data_timeout_reg_0\,
      I1 => access_cs(1),
      I2 => \s_axi_rdata_reg_reg[31]_0\(21),
      O => s_axi_rdata_i1_in(21)
    );
\s_axi_rdata_reg[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^data_phase_wdt.data_timeout_reg_0\,
      I1 => access_cs(1),
      I2 => \s_axi_rdata_reg_reg[31]_0\(22),
      O => s_axi_rdata_i1_in(22)
    );
\s_axi_rdata_reg[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^data_phase_wdt.data_timeout_reg_0\,
      I1 => access_cs(1),
      I2 => \s_axi_rdata_reg_reg[31]_0\(23),
      O => s_axi_rdata_i1_in(23)
    );
\s_axi_rdata_reg[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^data_phase_wdt.data_timeout_reg_0\,
      I1 => access_cs(1),
      I2 => \s_axi_rdata_reg_reg[31]_0\(24),
      O => s_axi_rdata_i1_in(24)
    );
\s_axi_rdata_reg[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^data_phase_wdt.data_timeout_reg_0\,
      I1 => access_cs(1),
      I2 => \s_axi_rdata_reg_reg[31]_0\(25),
      O => s_axi_rdata_i1_in(25)
    );
\s_axi_rdata_reg[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^data_phase_wdt.data_timeout_reg_0\,
      I1 => access_cs(1),
      I2 => \s_axi_rdata_reg_reg[31]_0\(26),
      O => s_axi_rdata_i1_in(26)
    );
\s_axi_rdata_reg[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^data_phase_wdt.data_timeout_reg_0\,
      I1 => access_cs(1),
      I2 => \s_axi_rdata_reg_reg[31]_0\(27),
      O => s_axi_rdata_i1_in(27)
    );
\s_axi_rdata_reg[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^data_phase_wdt.data_timeout_reg_0\,
      I1 => access_cs(1),
      I2 => \s_axi_rdata_reg_reg[31]_0\(28),
      O => s_axi_rdata_i1_in(28)
    );
\s_axi_rdata_reg[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^data_phase_wdt.data_timeout_reg_0\,
      I1 => access_cs(1),
      I2 => \s_axi_rdata_reg_reg[31]_0\(29),
      O => s_axi_rdata_i1_in(29)
    );
\s_axi_rdata_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^data_phase_wdt.data_timeout_reg_0\,
      I1 => access_cs(1),
      I2 => \s_axi_rdata_reg_reg[31]_0\(2),
      O => s_axi_rdata_i1_in(2)
    );
\s_axi_rdata_reg[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^data_phase_wdt.data_timeout_reg_0\,
      I1 => access_cs(1),
      I2 => \s_axi_rdata_reg_reg[31]_0\(30),
      O => s_axi_rdata_i1_in(30)
    );
\s_axi_rdata_reg[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1000"
    )
        port map (
      I0 => access_cs(0),
      I1 => access_cs(2),
      I2 => s_axi_rready,
      I3 => access_cs(1),
      I4 => I_DECODER_n_5,
      O => s_axi_rdata_i
    );
\s_axi_rdata_reg[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^data_phase_wdt.data_timeout_reg_0\,
      I1 => access_cs(1),
      I2 => \s_axi_rdata_reg_reg[31]_0\(31),
      O => s_axi_rdata_i1_in(31)
    );
\s_axi_rdata_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^data_phase_wdt.data_timeout_reg_0\,
      I1 => access_cs(1),
      I2 => \s_axi_rdata_reg_reg[31]_0\(3),
      O => s_axi_rdata_i1_in(3)
    );
\s_axi_rdata_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^data_phase_wdt.data_timeout_reg_0\,
      I1 => access_cs(1),
      I2 => \s_axi_rdata_reg_reg[31]_0\(4),
      O => s_axi_rdata_i1_in(4)
    );
\s_axi_rdata_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^data_phase_wdt.data_timeout_reg_0\,
      I1 => access_cs(1),
      I2 => \s_axi_rdata_reg_reg[31]_0\(5),
      O => s_axi_rdata_i1_in(5)
    );
\s_axi_rdata_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^data_phase_wdt.data_timeout_reg_0\,
      I1 => access_cs(1),
      I2 => \s_axi_rdata_reg_reg[31]_0\(6),
      O => s_axi_rdata_i1_in(6)
    );
\s_axi_rdata_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^data_phase_wdt.data_timeout_reg_0\,
      I1 => access_cs(1),
      I2 => \s_axi_rdata_reg_reg[31]_0\(7),
      O => s_axi_rdata_i1_in(7)
    );
\s_axi_rdata_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^data_phase_wdt.data_timeout_reg_0\,
      I1 => access_cs(1),
      I2 => \s_axi_rdata_reg_reg[31]_0\(8),
      O => s_axi_rdata_i1_in(8)
    );
\s_axi_rdata_reg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^data_phase_wdt.data_timeout_reg_0\,
      I1 => access_cs(1),
      I2 => \s_axi_rdata_reg_reg[31]_0\(9),
      O => s_axi_rdata_i1_in(9)
    );
\s_axi_rdata_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(0),
      Q => s_axi_rdata(0),
      R => s_axi_rvalid_reg_reg_0
    );
\s_axi_rdata_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(10),
      Q => s_axi_rdata(10),
      R => s_axi_rvalid_reg_reg_0
    );
\s_axi_rdata_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(11),
      Q => s_axi_rdata(11),
      R => s_axi_rvalid_reg_reg_0
    );
\s_axi_rdata_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(12),
      Q => s_axi_rdata(12),
      R => s_axi_rvalid_reg_reg_0
    );
\s_axi_rdata_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(13),
      Q => s_axi_rdata(13),
      R => s_axi_rvalid_reg_reg_0
    );
\s_axi_rdata_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(14),
      Q => s_axi_rdata(14),
      R => s_axi_rvalid_reg_reg_0
    );
\s_axi_rdata_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(15),
      Q => s_axi_rdata(15),
      R => s_axi_rvalid_reg_reg_0
    );
\s_axi_rdata_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(16),
      Q => s_axi_rdata(16),
      R => s_axi_rvalid_reg_reg_0
    );
\s_axi_rdata_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(17),
      Q => s_axi_rdata(17),
      R => s_axi_rvalid_reg_reg_0
    );
\s_axi_rdata_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(18),
      Q => s_axi_rdata(18),
      R => s_axi_rvalid_reg_reg_0
    );
\s_axi_rdata_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(19),
      Q => s_axi_rdata(19),
      R => s_axi_rvalid_reg_reg_0
    );
\s_axi_rdata_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(1),
      Q => s_axi_rdata(1),
      R => s_axi_rvalid_reg_reg_0
    );
\s_axi_rdata_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(20),
      Q => s_axi_rdata(20),
      R => s_axi_rvalid_reg_reg_0
    );
\s_axi_rdata_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(21),
      Q => s_axi_rdata(21),
      R => s_axi_rvalid_reg_reg_0
    );
\s_axi_rdata_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(22),
      Q => s_axi_rdata(22),
      R => s_axi_rvalid_reg_reg_0
    );
\s_axi_rdata_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(23),
      Q => s_axi_rdata(23),
      R => s_axi_rvalid_reg_reg_0
    );
\s_axi_rdata_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(24),
      Q => s_axi_rdata(24),
      R => s_axi_rvalid_reg_reg_0
    );
\s_axi_rdata_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(25),
      Q => s_axi_rdata(25),
      R => s_axi_rvalid_reg_reg_0
    );
\s_axi_rdata_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(26),
      Q => s_axi_rdata(26),
      R => s_axi_rvalid_reg_reg_0
    );
\s_axi_rdata_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(27),
      Q => s_axi_rdata(27),
      R => s_axi_rvalid_reg_reg_0
    );
\s_axi_rdata_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(28),
      Q => s_axi_rdata(28),
      R => s_axi_rvalid_reg_reg_0
    );
\s_axi_rdata_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(29),
      Q => s_axi_rdata(29),
      R => s_axi_rvalid_reg_reg_0
    );
\s_axi_rdata_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(2),
      Q => s_axi_rdata(2),
      R => s_axi_rvalid_reg_reg_0
    );
\s_axi_rdata_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(30),
      Q => s_axi_rdata(30),
      R => s_axi_rvalid_reg_reg_0
    );
\s_axi_rdata_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(31),
      Q => s_axi_rdata(31),
      R => s_axi_rvalid_reg_reg_0
    );
\s_axi_rdata_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(3),
      Q => s_axi_rdata(3),
      R => s_axi_rvalid_reg_reg_0
    );
\s_axi_rdata_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(4),
      Q => s_axi_rdata(4),
      R => s_axi_rvalid_reg_reg_0
    );
\s_axi_rdata_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(5),
      Q => s_axi_rdata(5),
      R => s_axi_rvalid_reg_reg_0
    );
\s_axi_rdata_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(6),
      Q => s_axi_rdata(6),
      R => s_axi_rvalid_reg_reg_0
    );
\s_axi_rdata_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(7),
      Q => s_axi_rdata(7),
      R => s_axi_rvalid_reg_reg_0
    );
\s_axi_rdata_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(8),
      Q => s_axi_rdata(8),
      R => s_axi_rvalid_reg_reg_0
    );
\s_axi_rdata_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rdata_i1_in(9),
      Q => s_axi_rdata(9),
      R => s_axi_rvalid_reg_reg_0
    );
s_axi_rvalid_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => axi_RdAck,
      I1 => drp_RdAck_r,
      I2 => \^data_phase_wdt.data_timeout_reg_0\,
      I3 => access_cs(1),
      O => s_axi_rvalid_reg_i_1_n_0
    );
s_axi_rvalid_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => s_axi_rdata_i,
      D => s_axi_rvalid_reg_i_1_n_0,
      Q => s_axi_rvalid,
      R => s_axi_rvalid_reg_reg_0
    );
s_axi_wready_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wready_i,
      Q => s_axi_wready,
      R => s_axi_rvalid_reg_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_tile_config is
  port (
    tc_req_adc0 : out STD_LOGIC;
    tc_req_adc1 : out STD_LOGIC;
    tc_req_adc2 : out STD_LOGIC;
    tc_req_adc3 : out STD_LOGIC;
    tc_req_dac0 : out STD_LOGIC;
    tc_req_dac1 : out STD_LOGIC;
    drp_wen : out STD_LOGIC;
    \drp_di_reg[15]\ : out STD_LOGIC;
    \data_reg[24]\ : out STD_LOGIC;
    tile_index : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \drp_di_reg[14]\ : out STD_LOGIC;
    \drp_di_reg[13]\ : out STD_LOGIC;
    \drp_di_reg[12]\ : out STD_LOGIC;
    \drp_di_reg[11]\ : out STD_LOGIC;
    \drp_di_reg[10]\ : out STD_LOGIC;
    \drp_di_reg[9]\ : out STD_LOGIC;
    \drp_di_reg[8]\ : out STD_LOGIC;
    \drp_di_reg[7]\ : out STD_LOGIC;
    \drp_di_reg[6]\ : out STD_LOGIC;
    \drp_di_reg[5]\ : out STD_LOGIC;
    \drp_di_reg[4]\ : out STD_LOGIC;
    \drp_di_reg[3]\ : out STD_LOGIC;
    \data_reg[26]\ : out STD_LOGIC;
    \data_reg[1]\ : out STD_LOGIC;
    \drp_di_reg[2]\ : out STD_LOGIC;
    \drp_di_reg[0]\ : out STD_LOGIC;
    \data_reg[26]_0\ : out STD_LOGIC;
    \data_reg[26]_1\ : out STD_LOGIC;
    \data_reg[26]_2\ : out STD_LOGIC;
    \data_reg[26]_3\ : out STD_LOGIC;
    \data_reg[26]_4\ : out STD_LOGIC;
    \data_reg[26]_5\ : out STD_LOGIC;
    \data_reg[26]_6\ : out STD_LOGIC;
    \drp_addr_reg[10]\ : out STD_LOGIC;
    \data_reg[24]_0\ : out STD_LOGIC;
    \data_reg[24]_1\ : out STD_LOGIC;
    \data_reg[24]_2\ : out STD_LOGIC;
    \data_reg[24]_3\ : out STD_LOGIC;
    \data_reg[24]_4\ : out STD_LOGIC;
    \data_reg[24]_5\ : out STD_LOGIC;
    \data_reg[24]_6\ : out STD_LOGIC;
    \data_reg[24]_7\ : out STD_LOGIC;
    \data_reg[24]_8\ : out STD_LOGIC;
    \data_reg[24]_9\ : out STD_LOGIC;
    \data_reg[24]_10\ : out STD_LOGIC;
    \data_reg[24]_11\ : out STD_LOGIC;
    \data_reg[24]_12\ : out STD_LOGIC;
    \data_reg[24]_13\ : out STD_LOGIC;
    \data_reg[24]_14\ : out STD_LOGIC;
    \data_reg[24]_15\ : out STD_LOGIC;
    \data_reg[24]_16\ : out STD_LOGIC;
    \data_reg[26]_7\ : out STD_LOGIC;
    adc0_restart_pending_reg : out STD_LOGIC;
    adc1_restart_pending_reg : out STD_LOGIC;
    adc2_restart_pending_reg : out STD_LOGIC;
    adc3_restart_pending_reg : out STD_LOGIC;
    dac0_restart_pending_reg : out STD_LOGIC;
    dac1_restart_pending_reg : out STD_LOGIC;
    \FSM_sequential_tc_sm_state_reg[0]_0\ : out STD_LOGIC;
    \FSM_sequential_tc_sm_state_reg[0]_1\ : out STD_LOGIC;
    \FSM_sequential_tc_sm_state_reg[0]_2\ : out STD_LOGIC;
    \FSM_sequential_tc_sm_state_reg[0]_3\ : out STD_LOGIC;
    \FSM_sequential_tc_sm_state_reg[0]_4\ : out STD_LOGIC;
    \FSM_sequential_tc_sm_state_reg[0]_5\ : out STD_LOGIC;
    adc0_daddr_mon : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_reg[25]\ : out STD_LOGIC;
    \data_reg[23]\ : out STD_LOGIC;
    \FSM_onehot_state_reg[1]\ : out STD_LOGIC;
    \data_reg[23]_0\ : out STD_LOGIC;
    adc1_daddr_mon : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_state_reg[1]_0\ : out STD_LOGIC;
    \FSM_onehot_state_reg[1]_1\ : out STD_LOGIC;
    adc2_daddr_mon : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_reg[23]_1\ : out STD_LOGIC;
    \data_reg[24]_17\ : out STD_LOGIC;
    adc3_daddr_mon : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_reg[26]_8\ : out STD_LOGIC;
    \data_reg[23]_2\ : out STD_LOGIC;
    \data_reg[26]_9\ : out STD_LOGIC;
    \FSM_onehot_state_reg[1]_2\ : out STD_LOGIC;
    dac1_daddr_mon : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dac0_drpaddr_tc : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dac1_drpen_tc : out STD_LOGIC;
    dac1_drpdi_tc : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_reg[24]_18\ : out STD_LOGIC;
    \data_reg[24]_19\ : out STD_LOGIC;
    \data_reg[24]_20\ : out STD_LOGIC;
    adc1_drpdi_tc : out STD_LOGIC_VECTOR ( 13 downto 0 );
    adc1_drpen_tc : out STD_LOGIC;
    adc0_drpdi_tc : out STD_LOGIC_VECTOR ( 13 downto 0 );
    adc0_drpaddr_tc : out STD_LOGIC_VECTOR ( 2 downto 0 );
    adc3_drpdi_tc : out STD_LOGIC_VECTOR ( 13 downto 0 );
    adc3_drpaddr_tc : out STD_LOGIC_VECTOR ( 2 downto 0 );
    tile_config_done : out STD_LOGIC;
    adc0_drpen_tc : out STD_LOGIC;
    adc2_drpen_tc : out STD_LOGIC;
    adc3_drpen_tc : out STD_LOGIC;
    dac1_restart_i_reg : out STD_LOGIC;
    dac0_restart_i_reg : out STD_LOGIC;
    adc3_restart_i_reg : out STD_LOGIC;
    adc2_restart_i_reg : out STD_LOGIC;
    adc1_restart_i_reg : out STD_LOGIC;
    adc0_restart_i_reg : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \dac0_di_mon[15]_INST_0\ : in STD_LOGIC;
    \dac0_di_mon[15]_INST_0_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dac0_di_mon[15]_INST_0_1\ : in STD_LOGIC;
    \dac0_daddr_mon[10]_INST_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tc_enable : in STD_LOGIC_VECTOR ( 5 downto 0 );
    adc0_restart_pending : in STD_LOGIC;
    adc0_restart_pending_reg_0 : in STD_LOGIC;
    adc1_restart_pending : in STD_LOGIC;
    adc1_restart_pending_reg_0 : in STD_LOGIC;
    adc2_restart_pending : in STD_LOGIC;
    adc2_restart_pending_reg_0 : in STD_LOGIC;
    adc3_restart_pending : in STD_LOGIC;
    adc3_restart_pending_reg_0 : in STD_LOGIC;
    dac0_restart_pending : in STD_LOGIC;
    dac0_restart_pending_reg_0 : in STD_LOGIC;
    dac1_restart_pending : in STD_LOGIC;
    dac1_restart_pending_reg_0 : in STD_LOGIC;
    tc_enable_reg026_out : in STD_LOGIC;
    adc0_reset_i : in STD_LOGIC;
    tc_enable_reg023_out : in STD_LOGIC;
    p_2_in : in STD_LOGIC;
    tc_enable_reg020_out : in STD_LOGIC;
    p_3_in : in STD_LOGIC;
    tc_enable_reg017_out : in STD_LOGIC;
    p_4_in : in STD_LOGIC;
    tc_enable_reg014_out : in STD_LOGIC;
    p_5_in : in STD_LOGIC;
    tc_enable_reg0 : in STD_LOGIC;
    p_6_in : in STD_LOGIC;
    dac1_restart_i_reg_0 : in STD_LOGIC;
    adc0_restart_i_reg_0 : in STD_LOGIC;
    adc3_restart_i_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc2_restart_i_reg_0 : in STD_LOGIC;
    adc1_restart_i_reg_0 : in STD_LOGIC;
    \rdata_reg[15]\ : in STD_LOGIC;
    \rdata_reg[15]_0\ : in STD_LOGIC;
    adc0_drpaddr_por : in STD_LOGIC_VECTOR ( 0 to 0 );
    \adc0_daddr_mon[10]_INST_0\ : in STD_LOGIC;
    adc0_den_mon_INST_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc0_den_mon_INST_0_0 : in STD_LOGIC;
    adc0_den_mon_INST_0_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rdata_reg[15]_1\ : in STD_LOGIC;
    adc1_drpaddr_por : in STD_LOGIC_VECTOR ( 0 to 0 );
    \adc1_daddr_mon[10]_INST_0\ : in STD_LOGIC;
    \rdata_reg[15]_2\ : in STD_LOGIC;
    adc1_den_mon_INST_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc1_den_mon_INST_0_0 : in STD_LOGIC;
    adc1_den_mon_INST_0_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc2_den_mon_INST_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc2_den_mon_INST_0_0 : in STD_LOGIC;
    adc2_den_mon_INST_0_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rdata_reg[15]_3\ : in STD_LOGIC;
    \rdata_reg[15]_4\ : in STD_LOGIC;
    adc2_drpaddr_por : in STD_LOGIC_VECTOR ( 0 to 0 );
    \adc2_daddr_mon[10]_INST_0\ : in STD_LOGIC;
    \rdata_reg[15]_5\ : in STD_LOGIC;
    \rdata_reg[15]_6\ : in STD_LOGIC;
    adc3_drpaddr_por : in STD_LOGIC_VECTOR ( 0 to 0 );
    \adc3_daddr_mon[10]_INST_0\ : in STD_LOGIC;
    \rdata_reg[15]_7\ : in STD_LOGIC;
    dac1_drpaddr_por : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dac1_daddr_mon[10]_INST_0\ : in STD_LOGIC;
    dac1_den_mon_INST_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dac1_den_mon_INST_0_0 : in STD_LOGIC;
    dac1_den_mon_INST_0_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rdata_reg[15]_8\ : in STD_LOGIC;
    dac1_drprdy_tc : in STD_LOGIC;
    dac0_drprdy_tc : in STD_LOGIC;
    \FSM_sequential_tc_sm_state_reg[0]_6\ : in STD_LOGIC;
    tc_gnt_adc3 : in STD_LOGIC;
    \FSM_sequential_tc_sm_state_reg[0]_7\ : in STD_LOGIC;
    adc3_drprdy_tc : in STD_LOGIC;
    adc2_drprdy_tc : in STD_LOGIC;
    adc1_drprdy_tc : in STD_LOGIC;
    adc0_drprdy_tc : in STD_LOGIC;
    por_sm_reset : in STD_LOGIC;
    dac0_restart_i_reg_0 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_tile_config;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_tile_config is
  signal \FSM_sequential_tc_sm_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tc_sm_state[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tc_sm_state[2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tc_sm_state[2]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tc_sm_state[2]_i_8_n_0\ : STD_LOGIC;
  signal \data[0]_i_1_n_0\ : STD_LOGIC;
  signal \data[10]_i_1_n_0\ : STD_LOGIC;
  signal \data[11]_i_1_n_0\ : STD_LOGIC;
  signal \data[13]_i_1_n_0\ : STD_LOGIC;
  signal \data[14]_i_1_n_0\ : STD_LOGIC;
  signal \data[15]_i_1_n_0\ : STD_LOGIC;
  signal \data[16]_i_1_n_0\ : STD_LOGIC;
  signal \data[17]_i_1_n_0\ : STD_LOGIC;
  signal \data[18]_i_1_n_0\ : STD_LOGIC;
  signal \data[19]_i_1_n_0\ : STD_LOGIC;
  signal \data[1]_i_1_n_0\ : STD_LOGIC;
  signal \data[20]_i_1_n_0\ : STD_LOGIC;
  signal \data[21]_i_1_n_0\ : STD_LOGIC;
  signal \data[23]_i_1_n_0\ : STD_LOGIC;
  signal \data[24]_i_1_n_0\ : STD_LOGIC;
  signal \data[25]_i_1_n_0\ : STD_LOGIC;
  signal \data[26]_i_1_n_0\ : STD_LOGIC;
  signal \data[2]_i_1_n_0\ : STD_LOGIC;
  signal \data[3]_i_1_n_0\ : STD_LOGIC;
  signal \data[4]_i_1_n_0\ : STD_LOGIC;
  signal \data[5]_i_1_n_0\ : STD_LOGIC;
  signal \data[6]_i_1_n_0\ : STD_LOGIC;
  signal \data[7]_i_1_n_0\ : STD_LOGIC;
  signal \data[8]_i_1_n_0\ : STD_LOGIC;
  signal data_index : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \data_index[3]_i_2_n_0\ : STD_LOGIC;
  signal \data_index[4]_i_3_n_0\ : STD_LOGIC;
  signal \data_index_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_index_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_index_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_index_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_index_reg_n_0_[4]\ : STD_LOGIC;
  signal drp_den_i_1_n_0 : STD_LOGIC;
  signal drp_req_adc0_i_1_n_0 : STD_LOGIC;
  signal drp_req_adc0_i_2_n_0 : STD_LOGIC;
  signal drp_req_adc1_i_1_n_0 : STD_LOGIC;
  signal drp_req_adc2_i_1_n_0 : STD_LOGIC;
  signal drp_req_adc3_i_1_n_0 : STD_LOGIC;
  signal drp_req_dac0_i_1_n_0 : STD_LOGIC;
  signal drp_req_dac1_i_1_n_0 : STD_LOGIC;
  signal \^drp_wen\ : STD_LOGIC;
  signal ram_n_150 : STD_LOGIC;
  signal ram_n_151 : STD_LOGIC;
  signal ram_n_79 : STD_LOGIC;
  signal ram_n_82 : STD_LOGIC;
  signal reset_i : STD_LOGIC;
  signal tc_sm_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^tile_config_done\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_tc_sm_state[0]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \FSM_sequential_tc_sm_state[2]_i_7\ : label is "soft_lutpair209";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_tc_sm_state_reg[0]\ : label is "idle:000,check_tile_index:011,wait_for_write_rdy:101,wait_for_drp:001,write_drp:100,finished:110,memory_delay:010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_tc_sm_state_reg[1]\ : label is "idle:000,check_tile_index:011,wait_for_write_rdy:101,wait_for_drp:001,write_drp:100,finished:110,memory_delay:010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_tc_sm_state_reg[2]\ : label is "idle:000,check_tile_index:011,wait_for_write_rdy:101,wait_for_drp:001,write_drp:100,finished:110,memory_delay:010";
  attribute SOFT_HLUTNM of dac1_restart_pending_i_1 : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \data[0]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \data[10]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \data[11]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \data[13]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \data[14]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \data[15]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \data[16]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \data[17]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \data[18]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \data[19]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \data[1]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \data[20]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \data[21]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \data[23]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \data[24]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \data[25]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \data[26]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \data[2]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \data[3]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \data[4]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \data[5]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \data[6]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \data[7]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \data[8]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \data_index[0]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \data_index[1]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \data_index[3]_i_2\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \data_index[4]_i_3\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of drp_den_i_1 : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of drp_req_adc0_i_2 : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of drp_req_adc1_i_1 : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of drp_req_adc2_i_1 : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of drp_req_adc3_i_1 : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of drp_req_dac1_i_1 : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \status[3]_i_3\ : label is "soft_lutpair210";
begin
  drp_wen <= \^drp_wen\;
  tile_config_done <= \^tile_config_done\;
\FSM_sequential_tc_sm_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1514"
    )
        port map (
      I0 => tc_sm_state(0),
      I1 => tc_sm_state(1),
      I2 => tc_sm_state(2),
      I3 => \FSM_sequential_tc_sm_state[2]_i_8_n_0\,
      O => \FSM_sequential_tc_sm_state[0]_i_1_n_0\
    );
\FSM_sequential_tc_sm_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => dac1_restart_i_reg_0,
      I1 => adc0_restart_i_reg_0,
      I2 => \FSM_sequential_tc_sm_state[2]_i_4_n_0\,
      I3 => p_5_in,
      I4 => adc3_restart_i_reg_0,
      I5 => Q(0),
      O => reset_i
    );
\FSM_sequential_tc_sm_state[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => adc2_restart_i_reg_0,
      I1 => adc1_restart_i_reg_0,
      I2 => Q(0),
      O => \FSM_sequential_tc_sm_state[2]_i_4_n_0\
    );
\FSM_sequential_tc_sm_state[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555551555555555"
    )
        port map (
      I0 => tc_sm_state(1),
      I1 => \FSM_sequential_tc_sm_state[2]_i_8_n_0\,
      I2 => \FSM_sequential_tc_sm_state_reg[0]_6\,
      I3 => tc_gnt_adc3,
      I4 => tc_enable(3),
      I5 => \FSM_sequential_tc_sm_state_reg[0]_7\,
      O => \FSM_sequential_tc_sm_state[2]_i_5_n_0\
    );
\FSM_sequential_tc_sm_state[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0155FFFF"
    )
        port map (
      I0 => \data_index_reg_n_0_[3]\,
      I1 => \data_index_reg_n_0_[0]\,
      I2 => \data_index_reg_n_0_[1]\,
      I3 => \data_index_reg_n_0_[2]\,
      I4 => \data_index_reg_n_0_[4]\,
      O => \FSM_sequential_tc_sm_state[2]_i_7_n_0\
    );
\FSM_sequential_tc_sm_state[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => tc_enable(5),
      I1 => tc_enable(4),
      I2 => tc_enable(1),
      I3 => tc_enable(0),
      I4 => tc_enable(3),
      I5 => tc_enable(2),
      O => \FSM_sequential_tc_sm_state[2]_i_8_n_0\
    );
\FSM_sequential_tc_sm_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ram_n_82,
      D => \FSM_sequential_tc_sm_state[0]_i_1_n_0\,
      Q => tc_sm_state(0),
      R => reset_i
    );
\FSM_sequential_tc_sm_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ram_n_82,
      D => ram_n_151,
      Q => tc_sm_state(1),
      R => reset_i
    );
\FSM_sequential_tc_sm_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ram_n_82,
      D => ram_n_150,
      Q => tc_sm_state(2),
      R => reset_i
    );
adc0_restart_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000C8"
    )
        port map (
      I0 => adc0_restart_i_reg_0,
      I1 => adc0_restart_pending,
      I2 => \^tile_config_done\,
      I3 => adc0_restart_pending_reg_0,
      I4 => por_sm_reset,
      O => adc0_restart_i_reg
    );
adc0_restart_pending_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8AAA"
    )
        port map (
      I0 => adc0_restart_pending,
      I1 => tc_sm_state(0),
      I2 => tc_sm_state(2),
      I3 => tc_sm_state(1),
      I4 => adc0_restart_pending_reg_0,
      O => adc0_restart_pending_reg
    );
adc1_restart_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000C8"
    )
        port map (
      I0 => adc1_restart_i_reg_0,
      I1 => adc1_restart_pending,
      I2 => \^tile_config_done\,
      I3 => adc1_restart_pending_reg_0,
      I4 => por_sm_reset,
      O => adc1_restart_i_reg
    );
adc1_restart_pending_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8AAA"
    )
        port map (
      I0 => adc1_restart_pending,
      I1 => tc_sm_state(0),
      I2 => tc_sm_state(2),
      I3 => tc_sm_state(1),
      I4 => adc1_restart_pending_reg_0,
      O => adc1_restart_pending_reg
    );
adc2_restart_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000C8"
    )
        port map (
      I0 => adc2_restart_i_reg_0,
      I1 => adc2_restart_pending,
      I2 => \^tile_config_done\,
      I3 => adc2_restart_pending_reg_0,
      I4 => por_sm_reset,
      O => adc2_restart_i_reg
    );
adc2_restart_pending_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8AAA"
    )
        port map (
      I0 => adc2_restart_pending,
      I1 => tc_sm_state(0),
      I2 => tc_sm_state(2),
      I3 => tc_sm_state(1),
      I4 => adc2_restart_pending_reg_0,
      O => adc2_restart_pending_reg
    );
adc3_restart_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000C8"
    )
        port map (
      I0 => adc3_restart_i_reg_0,
      I1 => adc3_restart_pending,
      I2 => \^tile_config_done\,
      I3 => adc3_restart_pending_reg_0,
      I4 => por_sm_reset,
      O => adc3_restart_i_reg
    );
adc3_restart_pending_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8AAA"
    )
        port map (
      I0 => adc3_restart_pending,
      I1 => tc_sm_state(0),
      I2 => tc_sm_state(2),
      I3 => tc_sm_state(1),
      I4 => adc3_restart_pending_reg_0,
      O => adc3_restart_pending_reg
    );
dac0_restart_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000C8"
    )
        port map (
      I0 => dac0_restart_i_reg_0,
      I1 => dac0_restart_pending,
      I2 => \^tile_config_done\,
      I3 => dac0_restart_pending_reg_0,
      I4 => por_sm_reset,
      O => dac0_restart_i_reg
    );
dac0_restart_pending_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8AAA"
    )
        port map (
      I0 => dac0_restart_pending,
      I1 => tc_sm_state(0),
      I2 => tc_sm_state(2),
      I3 => tc_sm_state(1),
      I4 => dac0_restart_pending_reg_0,
      O => dac0_restart_pending_reg
    );
dac1_restart_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000C8"
    )
        port map (
      I0 => dac1_restart_i_reg_0,
      I1 => dac1_restart_pending,
      I2 => \^tile_config_done\,
      I3 => dac1_restart_pending_reg_0,
      I4 => por_sm_reset,
      O => dac1_restart_i_reg
    );
dac1_restart_pending_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8AAA"
    )
        port map (
      I0 => dac1_restart_pending,
      I1 => tc_sm_state(0),
      I2 => tc_sm_state(2),
      I3 => tc_sm_state(1),
      I4 => dac1_restart_pending_reg_0,
      O => dac1_restart_pending_reg
    );
\data[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03400840"
    )
        port map (
      I0 => \data_index_reg_n_0_[2]\,
      I1 => \data_index_reg_n_0_[1]\,
      I2 => \data_index_reg_n_0_[4]\,
      I3 => \data_index_reg_n_0_[3]\,
      I4 => \data_index_reg_n_0_[0]\,
      O => \data[0]_i_1_n_0\
    );
\data[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0400011C"
    )
        port map (
      I0 => \data_index_reg_n_0_[2]\,
      I1 => \data_index_reg_n_0_[1]\,
      I2 => \data_index_reg_n_0_[3]\,
      I3 => \data_index_reg_n_0_[4]\,
      I4 => \data_index_reg_n_0_[0]\,
      O => \data[10]_i_1_n_0\
    );
\data[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \data_index_reg_n_0_[0]\,
      I1 => \data_index_reg_n_0_[3]\,
      I2 => \data_index_reg_n_0_[4]\,
      I3 => \data_index_reg_n_0_[1]\,
      O => \data[11]_i_1_n_0\
    );
\data[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A0010"
    )
        port map (
      I0 => \data_index_reg_n_0_[2]\,
      I1 => \data_index_reg_n_0_[0]\,
      I2 => \data_index_reg_n_0_[4]\,
      I3 => \data_index_reg_n_0_[3]\,
      I4 => \data_index_reg_n_0_[1]\,
      O => \data[13]_i_1_n_0\
    );
\data[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0108000C"
    )
        port map (
      I0 => \data_index_reg_n_0_[2]\,
      I1 => \data_index_reg_n_0_[1]\,
      I2 => \data_index_reg_n_0_[3]\,
      I3 => \data_index_reg_n_0_[4]\,
      I4 => \data_index_reg_n_0_[0]\,
      O => \data[14]_i_1_n_0\
    );
\data[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"048803E2"
    )
        port map (
      I0 => \data_index_reg_n_0_[2]\,
      I1 => \data_index_reg_n_0_[1]\,
      I2 => \data_index_reg_n_0_[3]\,
      I3 => \data_index_reg_n_0_[4]\,
      I4 => \data_index_reg_n_0_[0]\,
      O => \data[15]_i_1_n_0\
    );
\data[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000712"
    )
        port map (
      I0 => \data_index_reg_n_0_[2]\,
      I1 => \data_index_reg_n_0_[1]\,
      I2 => \data_index_reg_n_0_[3]\,
      I3 => \data_index_reg_n_0_[4]\,
      I4 => \data_index_reg_n_0_[0]\,
      O => \data[16]_i_1_n_0\
    );
\data[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"050A0600"
    )
        port map (
      I0 => \data_index_reg_n_0_[2]\,
      I1 => \data_index_reg_n_0_[1]\,
      I2 => \data_index_reg_n_0_[3]\,
      I3 => \data_index_reg_n_0_[4]\,
      I4 => \data_index_reg_n_0_[0]\,
      O => \data[17]_i_1_n_0\
    );
\data[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"004800F5"
    )
        port map (
      I0 => \data_index_reg_n_0_[2]\,
      I1 => \data_index_reg_n_0_[0]\,
      I2 => \data_index_reg_n_0_[1]\,
      I3 => \data_index_reg_n_0_[3]\,
      I4 => \data_index_reg_n_0_[4]\,
      O => \data[18]_i_1_n_0\
    );
\data[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00D61100"
    )
        port map (
      I0 => \data_index_reg_n_0_[2]\,
      I1 => \data_index_reg_n_0_[1]\,
      I2 => \data_index_reg_n_0_[0]\,
      I3 => \data_index_reg_n_0_[4]\,
      I4 => \data_index_reg_n_0_[3]\,
      O => \data[19]_i_1_n_0\
    );
\data[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \data_index_reg_n_0_[3]\,
      I1 => \data_index_reg_n_0_[4]\,
      I2 => \data_index_reg_n_0_[1]\,
      O => \data[1]_i_1_n_0\
    );
\data[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E0A0FDF"
    )
        port map (
      I0 => \data_index_reg_n_0_[2]\,
      I1 => \data_index_reg_n_0_[0]\,
      I2 => \data_index_reg_n_0_[4]\,
      I3 => \data_index_reg_n_0_[1]\,
      I4 => \data_index_reg_n_0_[3]\,
      O => \data[20]_i_1_n_0\
    );
\data[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C00380"
    )
        port map (
      I0 => \data_index_reg_n_0_[0]\,
      I1 => \data_index_reg_n_0_[2]\,
      I2 => \data_index_reg_n_0_[3]\,
      I3 => \data_index_reg_n_0_[4]\,
      I4 => \data_index_reg_n_0_[1]\,
      O => \data[21]_i_1_n_0\
    );
\data[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"004000FF"
    )
        port map (
      I0 => \data_index_reg_n_0_[1]\,
      I1 => \data_index_reg_n_0_[0]\,
      I2 => \data_index_reg_n_0_[2]\,
      I3 => \data_index_reg_n_0_[3]\,
      I4 => \data_index_reg_n_0_[4]\,
      O => \data[23]_i_1_n_0\
    );
\data[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00430000"
    )
        port map (
      I0 => \data_index_reg_n_0_[1]\,
      I1 => \data_index_reg_n_0_[2]\,
      I2 => \data_index_reg_n_0_[4]\,
      I3 => \data_index_reg_n_0_[3]\,
      I4 => \data_index_reg_n_0_[0]\,
      O => \data[24]_i_1_n_0\
    );
\data[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \data_index_reg_n_0_[4]\,
      I1 => \data_index_reg_n_0_[3]\,
      I2 => \data_index_reg_n_0_[1]\,
      O => \data[25]_i_1_n_0\
    );
\data[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F7C"
    )
        port map (
      I0 => \data_index_reg_n_0_[1]\,
      I1 => \data_index_reg_n_0_[2]\,
      I2 => \data_index_reg_n_0_[4]\,
      I3 => \data_index_reg_n_0_[3]\,
      O => \data[26]_i_1_n_0\
    );
\data[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000700"
    )
        port map (
      I0 => \data_index_reg_n_0_[2]\,
      I1 => \data_index_reg_n_0_[1]\,
      I2 => \data_index_reg_n_0_[3]\,
      I3 => \data_index_reg_n_0_[4]\,
      I4 => \data_index_reg_n_0_[0]\,
      O => \data[2]_i_1_n_0\
    );
\data[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2014"
    )
        port map (
      I0 => \data_index_reg_n_0_[1]\,
      I1 => \data_index_reg_n_0_[3]\,
      I2 => \data_index_reg_n_0_[4]\,
      I3 => \data_index_reg_n_0_[0]\,
      O => \data[3]_i_1_n_0\
    );
\data[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \data_index_reg_n_0_[0]\,
      I1 => \data_index_reg_n_0_[4]\,
      I2 => \data_index_reg_n_0_[3]\,
      I3 => \data_index_reg_n_0_[1]\,
      O => \data[4]_i_1_n_0\
    );
\data[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00024580"
    )
        port map (
      I0 => \data_index_reg_n_0_[2]\,
      I1 => \data_index_reg_n_0_[0]\,
      I2 => \data_index_reg_n_0_[1]\,
      I3 => \data_index_reg_n_0_[4]\,
      I4 => \data_index_reg_n_0_[3]\,
      O => \data[5]_i_1_n_0\
    );
\data[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0030000B"
    )
        port map (
      I0 => \data_index_reg_n_0_[1]\,
      I1 => \data_index_reg_n_0_[2]\,
      I2 => \data_index_reg_n_0_[0]\,
      I3 => \data_index_reg_n_0_[3]\,
      I4 => \data_index_reg_n_0_[4]\,
      O => \data[6]_i_1_n_0\
    );
\data[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07040008"
    )
        port map (
      I0 => \data_index_reg_n_0_[2]\,
      I1 => \data_index_reg_n_0_[1]\,
      I2 => \data_index_reg_n_0_[3]\,
      I3 => \data_index_reg_n_0_[4]\,
      I4 => \data_index_reg_n_0_[0]\,
      O => \data[7]_i_1_n_0\
    );
\data[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"005000D1"
    )
        port map (
      I0 => \data_index_reg_n_0_[2]\,
      I1 => \data_index_reg_n_0_[1]\,
      I2 => \data_index_reg_n_0_[0]\,
      I3 => \data_index_reg_n_0_[3]\,
      I4 => \data_index_reg_n_0_[4]\,
      O => \data[8]_i_1_n_0\
    );
\data_index[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => tc_sm_state(1),
      I1 => tc_sm_state(2),
      I2 => tc_sm_state(0),
      I3 => \data_index_reg_n_0_[0]\,
      O => data_index(0)
    );
\data_index[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00707000"
    )
        port map (
      I0 => tc_sm_state(1),
      I1 => tc_sm_state(2),
      I2 => tc_sm_state(0),
      I3 => \data_index_reg_n_0_[0]\,
      I4 => \data_index_reg_n_0_[1]\,
      O => data_index(1)
    );
\data_index[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0070707070000000"
    )
        port map (
      I0 => tc_sm_state(1),
      I1 => tc_sm_state(2),
      I2 => tc_sm_state(0),
      I3 => \data_index_reg_n_0_[0]\,
      I4 => \data_index_reg_n_0_[1]\,
      I5 => \data_index_reg_n_0_[2]\,
      O => data_index(2)
    );
\data_index[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888888880000000"
    )
        port map (
      I0 => \data_index[3]_i_2_n_0\,
      I1 => tc_sm_state(0),
      I2 => \data_index_reg_n_0_[1]\,
      I3 => \data_index_reg_n_0_[0]\,
      I4 => \data_index_reg_n_0_[2]\,
      I5 => \data_index_reg_n_0_[3]\,
      O => data_index(3)
    );
\data_index[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => tc_sm_state(2),
      I1 => tc_sm_state(1),
      O => \data_index[3]_i_2_n_0\
    );
\data_index[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0070707070000000"
    )
        port map (
      I0 => tc_sm_state(1),
      I1 => tc_sm_state(2),
      I2 => tc_sm_state(0),
      I3 => \data_index[4]_i_3_n_0\,
      I4 => \data_index_reg_n_0_[3]\,
      I5 => \data_index_reg_n_0_[4]\,
      O => data_index(4)
    );
\data_index[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \data_index_reg_n_0_[2]\,
      I1 => \data_index_reg_n_0_[0]\,
      I2 => \data_index_reg_n_0_[1]\,
      O => \data_index[4]_i_3_n_0\
    );
\data_index_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ram_n_79,
      D => data_index(0),
      Q => \data_index_reg_n_0_[0]\,
      R => reset_i
    );
\data_index_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ram_n_79,
      D => data_index(1),
      Q => \data_index_reg_n_0_[1]\,
      R => reset_i
    );
\data_index_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ram_n_79,
      D => data_index(2),
      Q => \data_index_reg_n_0_[2]\,
      R => reset_i
    );
\data_index_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ram_n_79,
      D => data_index(3),
      Q => \data_index_reg_n_0_[3]\,
      R => reset_i
    );
\data_index_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ram_n_79,
      D => data_index(4),
      Q => \data_index_reg_n_0_[4]\,
      R => reset_i
    );
drp_den_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A38"
    )
        port map (
      I0 => \^drp_wen\,
      I1 => tc_sm_state(0),
      I2 => tc_sm_state(2),
      I3 => tc_sm_state(1),
      I4 => reset_i,
      O => drp_den_i_1_n_0
    );
drp_den_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => drp_den_i_1_n_0,
      Q => \^drp_wen\,
      R => '0'
    );
drp_req_adc0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => tc_sm_state(0),
      I1 => tc_sm_state(2),
      I2 => tc_sm_state(1),
      O => drp_req_adc0_i_1_n_0
    );
drp_req_adc0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tc_enable(0),
      I1 => tc_sm_state(2),
      O => drp_req_adc0_i_2_n_0
    );
drp_req_adc0_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => drp_req_adc0_i_1_n_0,
      D => drp_req_adc0_i_2_n_0,
      Q => tc_req_adc0,
      R => reset_i
    );
drp_req_adc1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tc_enable(1),
      I1 => tc_sm_state(2),
      O => drp_req_adc1_i_1_n_0
    );
drp_req_adc1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => drp_req_adc0_i_1_n_0,
      D => drp_req_adc1_i_1_n_0,
      Q => tc_req_adc1,
      R => reset_i
    );
drp_req_adc2_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tc_enable(2),
      I1 => tc_sm_state(2),
      O => drp_req_adc2_i_1_n_0
    );
drp_req_adc2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => drp_req_adc0_i_1_n_0,
      D => drp_req_adc2_i_1_n_0,
      Q => tc_req_adc2,
      R => reset_i
    );
drp_req_adc3_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tc_enable(3),
      I1 => tc_sm_state(2),
      O => drp_req_adc3_i_1_n_0
    );
drp_req_adc3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => drp_req_adc0_i_1_n_0,
      D => drp_req_adc3_i_1_n_0,
      Q => tc_req_adc3,
      R => reset_i
    );
drp_req_dac0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tc_enable(4),
      I1 => tc_sm_state(2),
      O => drp_req_dac0_i_1_n_0
    );
drp_req_dac0_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => drp_req_adc0_i_1_n_0,
      D => drp_req_dac0_i_1_n_0,
      Q => tc_req_dac0,
      R => reset_i
    );
drp_req_dac1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tc_enable(5),
      I1 => tc_sm_state(2),
      O => drp_req_dac1_i_1_n_0
    );
drp_req_dac1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => drp_req_adc0_i_1_n_0,
      D => drp_req_dac1_i_1_n_0,
      Q => tc_req_dac1,
      R => reset_i
    );
ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_device_rom
     port map (
      D(1) => ram_n_150,
      D(0) => ram_n_151,
      E(0) => ram_n_79,
      \FSM_onehot_state_reg[1]\ => \FSM_onehot_state_reg[1]\,
      \FSM_onehot_state_reg[1]_0\ => \FSM_onehot_state_reg[1]_0\,
      \FSM_onehot_state_reg[1]_1\ => \FSM_onehot_state_reg[1]_1\,
      \FSM_onehot_state_reg[1]_2\ => \FSM_onehot_state_reg[1]_2\,
      \FSM_sequential_tc_sm_state_reg[0]\(0) => ram_n_82,
      \FSM_sequential_tc_sm_state_reg[0]_0\ => \FSM_sequential_tc_sm_state[2]_i_5_n_0\,
      \FSM_sequential_tc_sm_state_reg[2]\ => \FSM_sequential_tc_sm_state[2]_i_8_n_0\,
      Q(1) => tile_index(2),
      Q(0) => tile_index(0),
      adc0_daddr_mon(3 downto 0) => adc0_daddr_mon(3 downto 0),
      \adc0_daddr_mon[10]_INST_0\ => \adc0_daddr_mon[10]_INST_0\,
      adc0_den_mon_INST_0(0) => adc0_den_mon_INST_0(0),
      adc0_den_mon_INST_0_0 => adc0_den_mon_INST_0_0,
      adc0_den_mon_INST_0_1(0) => adc0_den_mon_INST_0_1(0),
      adc0_drpaddr_por(0) => adc0_drpaddr_por(0),
      adc0_drpaddr_tc(2 downto 0) => adc0_drpaddr_tc(2 downto 0),
      adc0_drpdi_tc(13 downto 0) => adc0_drpdi_tc(13 downto 0),
      adc0_drpen_tc => adc0_drpen_tc,
      adc0_drprdy_tc => adc0_drprdy_tc,
      adc1_daddr_mon(3 downto 0) => adc1_daddr_mon(3 downto 0),
      \adc1_daddr_mon[10]_INST_0\ => \adc1_daddr_mon[10]_INST_0\,
      adc1_den_mon_INST_0(0) => adc1_den_mon_INST_0(0),
      adc1_den_mon_INST_0_0 => adc1_den_mon_INST_0_0,
      adc1_den_mon_INST_0_1(0) => adc1_den_mon_INST_0_1(0),
      adc1_drpaddr_por(0) => adc1_drpaddr_por(0),
      adc1_drpdi_tc(13 downto 0) => adc1_drpdi_tc(13 downto 0),
      adc1_drpen_tc => adc1_drpen_tc,
      adc1_drprdy_tc => adc1_drprdy_tc,
      adc2_daddr_mon(3 downto 0) => adc2_daddr_mon(3 downto 0),
      \adc2_daddr_mon[10]_INST_0\ => \adc2_daddr_mon[10]_INST_0\,
      adc2_den_mon_INST_0(0) => adc2_den_mon_INST_0(0),
      adc2_den_mon_INST_0_0 => adc2_den_mon_INST_0_0,
      adc2_den_mon_INST_0_1(0) => adc2_den_mon_INST_0_1(0),
      adc2_drpaddr_por(0) => adc2_drpaddr_por(0),
      adc2_drpen_tc => adc2_drpen_tc,
      adc2_drprdy_tc => adc2_drprdy_tc,
      adc3_daddr_mon(3 downto 0) => adc3_daddr_mon(3 downto 0),
      \adc3_daddr_mon[10]_INST_0\ => \adc3_daddr_mon[10]_INST_0\,
      adc3_drpaddr_por(0) => adc3_drpaddr_por(0),
      adc3_drpaddr_tc(2 downto 0) => adc3_drpaddr_tc(2 downto 0),
      adc3_drpdi_tc(13 downto 0) => adc3_drpdi_tc(13 downto 0),
      adc3_drpen_tc => adc3_drpen_tc,
      adc3_drprdy_tc => adc3_drprdy_tc,
      \dac0_daddr_mon[10]_INST_0\(8 downto 0) => \dac0_daddr_mon[10]_INST_0\(8 downto 0),
      \dac0_di_mon[15]_INST_0\ => \dac0_di_mon[15]_INST_0\,
      \dac0_di_mon[15]_INST_0_0\(15 downto 0) => \dac0_di_mon[15]_INST_0_0\(15 downto 0),
      \dac0_di_mon[15]_INST_0_1\ => \dac0_di_mon[15]_INST_0_1\,
      dac0_drpaddr_tc(1 downto 0) => dac0_drpaddr_tc(1 downto 0),
      dac0_drprdy_tc => dac0_drprdy_tc,
      dac1_daddr_mon(3 downto 0) => dac1_daddr_mon(3 downto 0),
      \dac1_daddr_mon[10]_INST_0\ => \dac1_daddr_mon[10]_INST_0\,
      dac1_den_mon_INST_0 => \^drp_wen\,
      dac1_den_mon_INST_0_0(0) => dac1_den_mon_INST_0(0),
      dac1_den_mon_INST_0_1 => dac1_den_mon_INST_0_0,
      dac1_den_mon_INST_0_2(0) => dac1_den_mon_INST_0_1(0),
      dac1_drpaddr_por(0) => dac1_drpaddr_por(0),
      dac1_drpdi_tc(13 downto 0) => dac1_drpdi_tc(13 downto 0),
      dac1_drpen_tc => dac1_drpen_tc,
      dac1_drprdy_tc => dac1_drprdy_tc,
      \data_index_reg[0]\ => \FSM_sequential_tc_sm_state[2]_i_7_n_0\,
      \data_index_reg[0]_0\(2 downto 0) => tc_sm_state(2 downto 0),
      \data_reg[12]_0\(4) => \data_index_reg_n_0_[4]\,
      \data_reg[12]_0\(3) => \data_index_reg_n_0_[3]\,
      \data_reg[12]_0\(2) => \data_index_reg_n_0_[2]\,
      \data_reg[12]_0\(1) => \data_index_reg_n_0_[1]\,
      \data_reg[12]_0\(0) => \data_index_reg_n_0_[0]\,
      \data_reg[1]_0\ => \data_reg[1]\,
      \data_reg[1]_1\ => \data[1]_i_1_n_0\,
      \data_reg[23]_0\ => \data_reg[23]\,
      \data_reg[23]_1\ => \data_reg[23]_0\,
      \data_reg[23]_2\ => \data_reg[23]_1\,
      \data_reg[23]_3\ => \data_reg[23]_2\,
      \data_reg[24]_0\ => \data_reg[24]\,
      \data_reg[24]_1\ => \data_reg[24]_0\,
      \data_reg[24]_10\ => \data_reg[24]_9\,
      \data_reg[24]_11\ => \data_reg[24]_10\,
      \data_reg[24]_12\ => \data_reg[24]_11\,
      \data_reg[24]_13\ => \data_reg[24]_12\,
      \data_reg[24]_14\ => \data_reg[24]_13\,
      \data_reg[24]_15\ => \data_reg[24]_14\,
      \data_reg[24]_16\ => \data_reg[24]_15\,
      \data_reg[24]_17\ => \data_reg[24]_16\,
      \data_reg[24]_18\ => \data_reg[24]_17\,
      \data_reg[24]_19\ => \data_reg[24]_18\,
      \data_reg[24]_2\ => \data_reg[24]_1\,
      \data_reg[24]_20\ => \data_reg[24]_19\,
      \data_reg[24]_21\ => \data_reg[24]_20\,
      \data_reg[24]_3\ => \data_reg[24]_2\,
      \data_reg[24]_4\ => \data_reg[24]_3\,
      \data_reg[24]_5\ => \data_reg[24]_4\,
      \data_reg[24]_6\ => \data_reg[24]_5\,
      \data_reg[24]_7\ => \data_reg[24]_6\,
      \data_reg[24]_8\ => \data_reg[24]_7\,
      \data_reg[24]_9\ => \data_reg[24]_8\,
      \data_reg[25]_0\ => tile_index(1),
      \data_reg[25]_1\ => \data_reg[25]\,
      \data_reg[25]_2\ => \data[25]_i_1_n_0\,
      \data_reg[26]_0\ => \data_reg[26]\,
      \data_reg[26]_1\ => \data_reg[26]_0\,
      \data_reg[26]_10\ => \data_reg[26]_9\,
      \data_reg[26]_11\(19) => \data[26]_i_1_n_0\,
      \data_reg[26]_11\(18) => \data[24]_i_1_n_0\,
      \data_reg[26]_11\(17) => \data[23]_i_1_n_0\,
      \data_reg[26]_11\(16) => \data[21]_i_1_n_0\,
      \data_reg[26]_11\(15) => \data[20]_i_1_n_0\,
      \data_reg[26]_11\(14) => \data[19]_i_1_n_0\,
      \data_reg[26]_11\(13) => \data[18]_i_1_n_0\,
      \data_reg[26]_11\(12) => \data[17]_i_1_n_0\,
      \data_reg[26]_11\(11) => \data[16]_i_1_n_0\,
      \data_reg[26]_11\(10) => \data[15]_i_1_n_0\,
      \data_reg[26]_11\(9) => \data[14]_i_1_n_0\,
      \data_reg[26]_11\(8) => \data[13]_i_1_n_0\,
      \data_reg[26]_11\(7) => \data[11]_i_1_n_0\,
      \data_reg[26]_11\(6) => \data[10]_i_1_n_0\,
      \data_reg[26]_11\(5) => \data[8]_i_1_n_0\,
      \data_reg[26]_11\(4) => \data[7]_i_1_n_0\,
      \data_reg[26]_11\(3) => \data[6]_i_1_n_0\,
      \data_reg[26]_11\(2) => \data[5]_i_1_n_0\,
      \data_reg[26]_11\(1) => \data[2]_i_1_n_0\,
      \data_reg[26]_11\(0) => \data[0]_i_1_n_0\,
      \data_reg[26]_2\ => \data_reg[26]_1\,
      \data_reg[26]_3\ => \data_reg[26]_2\,
      \data_reg[26]_4\ => \data_reg[26]_3\,
      \data_reg[26]_5\ => \data_reg[26]_4\,
      \data_reg[26]_6\ => \data_reg[26]_5\,
      \data_reg[26]_7\ => \data_reg[26]_6\,
      \data_reg[26]_8\ => \data_reg[26]_7\,
      \data_reg[26]_9\ => \data_reg[26]_8\,
      \data_reg[3]_0\ => \data[3]_i_1_n_0\,
      \data_reg[4]_0\ => \data[4]_i_1_n_0\,
      \drp_addr_reg[10]\ => \drp_addr_reg[10]\,
      \drp_di_reg[0]\ => \drp_di_reg[0]\,
      \drp_di_reg[10]\ => \drp_di_reg[10]\,
      \drp_di_reg[11]\ => \drp_di_reg[11]\,
      \drp_di_reg[12]\ => \drp_di_reg[12]\,
      \drp_di_reg[13]\ => \drp_di_reg[13]\,
      \drp_di_reg[14]\ => \drp_di_reg[14]\,
      \drp_di_reg[15]\ => \drp_di_reg[15]\,
      \drp_di_reg[2]\ => \drp_di_reg[2]\,
      \drp_di_reg[3]\ => \drp_di_reg[3]\,
      \drp_di_reg[4]\ => \drp_di_reg[4]\,
      \drp_di_reg[5]\ => \drp_di_reg[5]\,
      \drp_di_reg[6]\ => \drp_di_reg[6]\,
      \drp_di_reg[7]\ => \drp_di_reg[7]\,
      \drp_di_reg[8]\ => \drp_di_reg[8]\,
      \drp_di_reg[9]\ => \drp_di_reg[9]\,
      \rdata_reg[15]\ => \rdata_reg[15]\,
      \rdata_reg[15]_0\ => \rdata_reg[15]_0\,
      \rdata_reg[15]_1\ => \rdata_reg[15]_1\,
      \rdata_reg[15]_2\ => \rdata_reg[15]_2\,
      \rdata_reg[15]_3\ => \rdata_reg[15]_3\,
      \rdata_reg[15]_4\ => \rdata_reg[15]_4\,
      \rdata_reg[15]_5\ => \rdata_reg[15]_5\,
      \rdata_reg[15]_6\ => \rdata_reg[15]_6\,
      \rdata_reg[15]_7\ => \rdata_reg[15]_7\,
      \rdata_reg[15]_8\ => \rdata_reg[15]_8\,
      s_axi_aclk => s_axi_aclk,
      tc_enable(5 downto 0) => tc_enable(5 downto 0)
    );
\status[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => tc_sm_state(0),
      I1 => tc_sm_state(2),
      I2 => tc_sm_state(1),
      O => \^tile_config_done\
    );
\tc_enable[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBB88888888"
    )
        port map (
      I0 => tc_enable_reg026_out,
      I1 => adc0_reset_i,
      I2 => tc_sm_state(0),
      I3 => tc_sm_state(2),
      I4 => tc_sm_state(1),
      I5 => tc_enable(0),
      O => \FSM_sequential_tc_sm_state_reg[0]_0\
    );
\tc_enable[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBB88888888"
    )
        port map (
      I0 => tc_enable_reg023_out,
      I1 => p_2_in,
      I2 => tc_sm_state(0),
      I3 => tc_sm_state(2),
      I4 => tc_sm_state(1),
      I5 => tc_enable(1),
      O => \FSM_sequential_tc_sm_state_reg[0]_1\
    );
\tc_enable[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBB88888888"
    )
        port map (
      I0 => tc_enable_reg020_out,
      I1 => p_3_in,
      I2 => tc_sm_state(0),
      I3 => tc_sm_state(2),
      I4 => tc_sm_state(1),
      I5 => tc_enable(2),
      O => \FSM_sequential_tc_sm_state_reg[0]_2\
    );
\tc_enable[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBB88888888"
    )
        port map (
      I0 => tc_enable_reg017_out,
      I1 => p_4_in,
      I2 => tc_sm_state(0),
      I3 => tc_sm_state(2),
      I4 => tc_sm_state(1),
      I5 => tc_enable(3),
      O => \FSM_sequential_tc_sm_state_reg[0]_3\
    );
\tc_enable[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBB88888888"
    )
        port map (
      I0 => tc_enable_reg014_out,
      I1 => p_5_in,
      I2 => tc_sm_state(0),
      I3 => tc_sm_state(2),
      I4 => tc_sm_state(1),
      I5 => tc_enable(4),
      O => \FSM_sequential_tc_sm_state_reg[0]_4\
    );
\tc_enable[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBB88888888"
    )
        port map (
      I0 => tc_enable_reg0,
      I1 => p_6_in,
      I2 => tc_sm_state(0),
      I3 => tc_sm_state(2),
      I4 => tc_sm_state(1),
      I5 => tc_enable(5),
      O => \FSM_sequential_tc_sm_state_reg[0]_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_axi_lite_ipif is
  port (
    axi_timeout : out STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    bank2_read : out STD_LOGIC;
    bank2_write : out STD_LOGIC;
    \FSM_onehot_state_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    bank4_write : out STD_LOGIC;
    bank4_read : out STD_LOGIC;
    dac0_dreq_mon : out STD_LOGIC;
    \FSM_onehot_state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    bank10_read : out STD_LOGIC;
    bank10_write : out STD_LOGIC;
    \FSM_onehot_state_reg[0]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    bank12_write : out STD_LOGIC;
    bank12_read : out STD_LOGIC;
    \FSM_onehot_state_reg[0]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    bank14_write : out STD_LOGIC;
    bank14_read : out STD_LOGIC;
    \FSM_onehot_state_reg[0]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    bank16_write : out STD_LOGIC;
    bank16_read : out STD_LOGIC;
    adc2_drp_we : out STD_LOGIC;
    adc0_dreq_mon : out STD_LOGIC;
    adc1_dreq_mon : out STD_LOGIC;
    \FSM_onehot_state_reg[0]_4\ : out STD_LOGIC;
    \FSM_onehot_state_reg[0]_5\ : out STD_LOGIC;
    \FSM_onehot_state_reg[0]_6\ : out STD_LOGIC;
    \FSM_onehot_state_reg[0]_7\ : out STD_LOGIC;
    \FSM_onehot_state_reg[0]_8\ : out STD_LOGIC;
    \FSM_onehot_state_reg[0]_9\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[13]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \bus2ip_addr_reg_reg[14]\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \bus2ip_addr_reg_reg[11]\ : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \bus2ip_addr_reg_reg[15]\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[14]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \bus2ip_addr_reg_reg[15]_0\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[14]_1\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[16]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[14]_2\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \bus2ip_addr_reg_reg[16]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \bus2ip_addr_reg_reg[2]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    master_reset_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[16]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_reg_reg[16]_2\ : out STD_LOGIC;
    axi_timeout_r20 : out STD_LOGIC;
    s_axi_wdata_0_sp_1 : out STD_LOGIC;
    \s_axi_wdata[0]_0\ : out STD_LOGIC;
    \s_axi_wdata[0]_1\ : out STD_LOGIC;
    \s_axi_wdata[0]_2\ : out STD_LOGIC;
    \s_axi_wdata[0]_3\ : out STD_LOGIC;
    \s_axi_wdata[0]_4\ : out STD_LOGIC;
    \bus2ip_addr_reg_reg[13]_0\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    adc3_restart : out STD_LOGIC;
    adc2_restart : out STD_LOGIC;
    adc1_restart : out STD_LOGIC;
    adc0_restart : out STD_LOGIC;
    dac1_restart : out STD_LOGIC;
    dac0_restart : out STD_LOGIC;
    master_reset : out STD_LOGIC;
    adc3_reset : out STD_LOGIC;
    adc2_reset : out STD_LOGIC;
    adc1_reset : out STD_LOGIC;
    adc0_reset : out STD_LOGIC;
    dac1_reset : out STD_LOGIC;
    dac0_reset : out STD_LOGIC;
    bank15_write : out STD_LOGIC_VECTOR ( 9 downto 0 );
    bank13_write : out STD_LOGIC_VECTOR ( 9 downto 0 );
    bank11_write : out STD_LOGIC_VECTOR ( 9 downto 0 );
    bank9_write : out STD_LOGIC_VECTOR ( 9 downto 0 );
    bank3_write : out STD_LOGIC_VECTOR ( 9 downto 0 );
    bank1_write : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \bus2ip_addr_reg_reg[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    bank0_write : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    s_axi_rvalid_reg_reg : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \s_axi_rdata_reg_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_aresetn : in STD_LOGIC;
    drp_RdAck_r : in STD_LOGIC;
    axi_RdAck : in STD_LOGIC;
    access_type_reg : in STD_LOGIC;
    access_type_reg_0 : in STD_LOGIC;
    access_type_reg_1 : in STD_LOGIC;
    access_type_reg_2 : in STD_LOGIC;
    access_type_reg_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_sequential_fsm_cs_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_state_reg[4]\ : in STD_LOGIC;
    access_type_reg_4 : in STD_LOGIC;
    dac0_drp_rdy : in STD_LOGIC;
    \FSM_onehot_state_reg[1]\ : in STD_LOGIC;
    \FSM_onehot_state_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_state_reg[1]_1\ : in STD_LOGIC;
    access_type_reg_5 : in STD_LOGIC;
    user_drp_drdy : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_0\ : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[1]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_state_reg[1]_2\ : in STD_LOGIC;
    access_type_reg_6 : in STD_LOGIC;
    \FSM_sequential_access_cs[2]_i_7\ : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_1\ : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[1]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_state_reg[1]_3\ : in STD_LOGIC;
    access_type_reg_7 : in STD_LOGIC;
    \FSM_sequential_access_cs[2]_i_7_0\ : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_2\ : in STD_LOGIC;
    \FSM_onehot_state_reg[1]_4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_state_reg[1]_5\ : in STD_LOGIC;
    access_type_reg_8 : in STD_LOGIC;
    s_axi_wready_reg_i_2 : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_3\ : in STD_LOGIC;
    \FSM_onehot_state_reg[1]_6\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_state_reg[1]_7\ : in STD_LOGIC;
    access_type_reg_9 : in STD_LOGIC;
    s_axi_wready_reg_i_2_0 : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_4\ : in STD_LOGIC;
    \IP2Bus_Data[7]_i_8\ : in STD_LOGIC;
    dac0_status : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[7]_i_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_RdAck_r_reg : in STD_LOGIC;
    p_44_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_34_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \IP2Bus_Data[2]_i_10\ : in STD_LOGIC;
    \IP2Bus_Data[2]_i_10_0\ : in STD_LOGIC;
    \IP2Bus_Data[3]_i_11\ : in STD_LOGIC;
    \IP2Bus_Data[3]_i_11_0\ : in STD_LOGIC;
    \IP2Bus_Data[3]_i_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[0]_i_16\ : in STD_LOGIC;
    \IP2Bus_Data[0]_i_16_0\ : in STD_LOGIC;
    adc3_do_mon : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc2_do_mon : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_read_req_r_reg : in STD_LOGIC;
    \IP2Bus_Data[15]_i_27\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data_reg[4]\ : in STD_LOGIC;
    adc3_cmn_irq_en : in STD_LOGIC;
    \IP2Bus_Data[15]_i_27_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data[31]_i_7\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data[31]_i_7_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \dac0_fifo_disable_reg[0]\ : in STD_LOGIC;
    adc3_restart_reg : in STD_LOGIC;
    adc3_reset_reg : in STD_LOGIC;
    \adc3_start_stage_reg[0]\ : in STD_LOGIC;
    adc1_do_mon : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc2_status : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[1]_i_16\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[0]_i_15\ : in STD_LOGIC;
    \IP2Bus_Data[0]_i_15_0\ : in STD_LOGIC;
    adc1_cmn_irq_en : in STD_LOGIC;
    \IP2Bus_Data[15]_i_24\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data[15]_i_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc10_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IP2Bus_Data[0]_i_52\ : in STD_LOGIC;
    \IP2Bus_Data[0]_i_52_0\ : in STD_LOGIC;
    \IP2Bus_Data_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[31]_i_8\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data[31]_i_8_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    STATUS_COMMON : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data[15]_i_16\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data[0]_i_9\ : in STD_LOGIC;
    adc0_status : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[1]_i_4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \adc3_sim_level_reg[0]\ : in STD_LOGIC;
    status : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[31]_i_3\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data[31]_i_3_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data[15]_i_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \adc3_slice3_irq_en_reg[2]\ : in STD_LOGIC;
    \IP2Bus_Data[15]_i_33\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data[11]_i_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[15]_i_33_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dac1_done : in STD_LOGIC;
    \IP2Bus_Data[3]_i_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[0]_i_60\ : in STD_LOGIC;
    \IP2Bus_Data[15]_i_40\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data[15]_i_40_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \IP2Bus_Data[31]_i_3_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data[31]_i_3_2\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dac0_done : in STD_LOGIC;
    \IP2Bus_Data[0]_i_7\ : in STD_LOGIC;
    irq_enables : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \IP2Bus_Data_reg[0]\ : in STD_LOGIC;
    \dac1_end_stage_reg[0]\ : in STD_LOGIC;
    \IP2Bus_Data_reg[1]\ : in STD_LOGIC;
    \IP2Bus_Data_reg[4]_0\ : in STD_LOGIC;
    \IP2Bus_Data[5]_i_2\ : in STD_LOGIC;
    \IP2Bus_Data[6]_i_2\ : in STD_LOGIC;
    \IP2Bus_Data[7]_i_2_0\ : in STD_LOGIC;
    \IP2Bus_Data[31]_i_14\ : in STD_LOGIC;
    adc30_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IP2Bus_Data[15]_i_26\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[1]_i_6\ : in STD_LOGIC;
    adc31_irq_en : in STD_LOGIC;
    \IP2Bus_Data[0]_i_18\ : in STD_LOGIC;
    adc30_irq_en : in STD_LOGIC;
    adc3_cmn_irq_en_reg : in STD_LOGIC;
    adc20_irq_sync : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[2]_i_17\ : in STD_LOGIC;
    \IP2Bus_Data[2]_i_36\ : in STD_LOGIC;
    adc22_irq_en : in STD_LOGIC;
    \IP2Bus_Data[0]_i_27\ : in STD_LOGIC;
    \IP2Bus_Data[3]_i_5\ : in STD_LOGIC;
    \IP2Bus_Data[3]_i_20\ : in STD_LOGIC;
    adc23_irq_en : in STD_LOGIC;
    \IP2Bus_Data[0]_i_14\ : in STD_LOGIC;
    adc20_irq_en : in STD_LOGIC;
    \IP2Bus_Data[1]_i_16_0\ : in STD_LOGIC;
    adc21_irq_en : in STD_LOGIC;
    \IP2Bus_Data[15]_i_52\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \adc3_slice1_irq_en_reg[2]\ : in STD_LOGIC;
    axi_RdAck_r_reg_0 : in STD_LOGIC;
    adc10_irq_en : in STD_LOGIC;
    \IP2Bus_Data[0]_i_20\ : in STD_LOGIC;
    \IP2Bus_Data[1]_i_18\ : in STD_LOGIC;
    adc11_irq_en : in STD_LOGIC;
    adc10_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data[3]_i_6\ : in STD_LOGIC;
    adc13_irq_en : in STD_LOGIC;
    \IP2Bus_Data[2]_i_20\ : in STD_LOGIC;
    adc12_irq_en : in STD_LOGIC;
    adc00_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IP2Bus_Data[15]_i_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[2]_i_3\ : in STD_LOGIC;
    \IP2Bus_Data[2]_i_12\ : in STD_LOGIC;
    adc02_irq_en : in STD_LOGIC;
    adc00_irq_en : in STD_LOGIC;
    \IP2Bus_Data[0]_i_2\ : in STD_LOGIC;
    adc01_irq_en : in STD_LOGIC;
    \IP2Bus_Data[1]_i_4_0\ : in STD_LOGIC;
    \IP2Bus_Data[3]_i_13\ : in STD_LOGIC;
    adc03_irq_en : in STD_LOGIC;
    \IP2Bus_Data[0]_i_24\ : in STD_LOGIC;
    dac10_irq_en : in STD_LOGIC;
    \IP2Bus_Data[1]_i_10\ : in STD_LOGIC;
    dac11_irq_en : in STD_LOGIC;
    \IP2Bus_Data[2]_i_8\ : in STD_LOGIC;
    dac12_irq_en : in STD_LOGIC;
    \IP2Bus_Data[3]_i_9\ : in STD_LOGIC;
    dac13_irq_en : in STD_LOGIC;
    dac10_irq_sync : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[15]_i_10\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \adc3_slice0_irq_en_reg[2]\ : in STD_LOGIC;
    \IP2Bus_Data[0]_i_59\ : in STD_LOGIC;
    \IP2Bus_Data[1]_i_9\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[1]_i_9_0\ : in STD_LOGIC;
    dac00_irq_sync : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[0]_i_27_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dac0_powerup_state_irq : in STD_LOGIC;
    \IP2Bus_Data[25]_i_7\ : in STD_LOGIC;
    \IP2Bus_Data[25]_i_13\ : in STD_LOGIC;
    adc3_status : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[1]_i_19\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[1]_i_18_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc1_status : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[15]_i_5_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc11_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IP2Bus_Data[1]_i_10_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc32_irq_en : in STD_LOGIC;
    \IP2Bus_Data[2]_i_33\ : in STD_LOGIC;
    \IP2Bus_Data[15]_i_26_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc31_overvol_irq : in STD_LOGIC;
    adc31_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IP2Bus_Data[15]_i_19\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[15]_i_48\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc21_overvol_irq : in STD_LOGIC;
    adc21_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_RdAck_r_reg_1 : in STD_LOGIC;
    axi_RdAck_r_reg_2 : in STD_LOGIC;
    adc11_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data[15]_i_13\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc01_overvol_irq : in STD_LOGIC;
    adc01_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dac11_irq_sync : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[15]_i_35\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dac01_irq_sync : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[15]_i_37\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    adc3_fifo_disable : in STD_LOGIC_VECTOR ( 0 to 0 );
    \IP2Bus_Data[31]_i_7_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data[31]_i_7_2\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data[15]_i_52_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc2_fifo_disable : in STD_LOGIC_VECTOR ( 0 to 0 );
    \IP2Bus_Data[31]_i_5\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data[31]_i_5_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data[15]_i_24_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc1_fifo_disable : in STD_LOGIC_VECTOR ( 0 to 0 );
    dac12_irq_sync : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[15]_i_34\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[30]_i_14\ : in STD_LOGIC;
    axi_read_req_r_reg_0 : in STD_LOGIC;
    axi_read_req_r_reg_1 : in STD_LOGIC;
    adc32_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data[15]_i_27_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[15]_i_27_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc33_overvol_irq : in STD_LOGIC;
    \adc3_slice2_irq_en_reg[2]\ : in STD_LOGIC;
    \IP2Bus_Data[14]_i_21\ : in STD_LOGIC;
    adc32_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IP2Bus_Data[15]_i_27_3\ : in STD_LOGIC;
    \IP2Bus_Data[3]_i_17\ : in STD_LOGIC;
    \adc3_cmn_en_reg[0]\ : in STD_LOGIC;
    \IP2Bus_Data[15]_i_52_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc22_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data[2]_i_37\ : in STD_LOGIC;
    \IP2Bus_Data[3]_i_19\ : in STD_LOGIC;
    adc22_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IP2Bus_Data[15]_i_19_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[14]_i_34\ : in STD_LOGIC;
    \IP2Bus_Data[15]_i_52_2\ : in STD_LOGIC;
    \IP2Bus_Data[15]_i_24_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc12_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    adc13_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    \IP2Bus_Data[15]_i_24_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[2]_i_41\ : in STD_LOGIC;
    adc12_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data[3]_i_22\ : in STD_LOGIC;
    \IP2Bus_Data[15]_i_24_3\ : in STD_LOGIC;
    \IP2Bus_Data[2]_i_11\ : in STD_LOGIC;
    adc02_overvol_irq : in STD_LOGIC;
    \IP2Bus_Data[15]_i_16_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[3]_i_35\ : in STD_LOGIC;
    adc02_irq_sync : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IP2Bus_Data[15]_i_3_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc03_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    \IP2Bus_Data[15]_i_16_1\ : in STD_LOGIC;
    \IP2Bus_Data[15]_i_10_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dac13_irq_sync : in STD_LOGIC_VECTOR ( 0 to 0 );
    \IP2Bus_Data[15]_i_34_0\ : in STD_LOGIC;
    axi_read_req_r_reg_2 : in STD_LOGIC;
    \IP2Bus_Data[2]_i_29\ : in STD_LOGIC;
    axi_read_req_r_reg_3 : in STD_LOGIC;
    \IP2Bus_Data[15]_i_11\ : in STD_LOGIC;
    \IP2Bus_Data[15]_i_11_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dac02_irq_sync : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[14]_i_8\ : in STD_LOGIC;
    \IP2Bus_Data[15]_i_40_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \IP2Bus_Data[8]_i_10\ : in STD_LOGIC;
    axi_read_req_r_reg_4 : in STD_LOGIC;
    \IP2Bus_Data[30]_i_14_0\ : in STD_LOGIC;
    adc0_fifo_disable : in STD_LOGIC_VECTOR ( 0 to 0 );
    \IP2Bus_Data[13]_i_50\ : in STD_LOGIC;
    dac1_fifo_disable : in STD_LOGIC_VECTOR ( 0 to 0 );
    dac0_fifo_disable : in STD_LOGIC_VECTOR ( 0 to 0 );
    \IP2Bus_Data[30]_i_14_1\ : in STD_LOGIC;
    dac0_do_mon : in STD_LOGIC_VECTOR ( 15 downto 0 );
    adc0_do_mon : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dac1_do_mon : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \IP2Bus_Data[11]_i_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[30]_i_14_2\ : in STD_LOGIC;
    \IP2Bus_Data[4]_i_8\ : in STD_LOGIC;
    axi_read_req_r_reg_5 : in STD_LOGIC;
    \IP2Bus_Data[30]_i_14_3\ : in STD_LOGIC;
    axi_timeout_r : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    \IP2Bus_Data[3]_i_6_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[0]_i_2_0\ : in STD_LOGIC;
    \IP2Bus_Data[3]_i_4_0\ : in STD_LOGIC;
    adc33_irq_en : in STD_LOGIC;
    \IP2Bus_Data[2]_i_15\ : in STD_LOGIC;
    adc2_cmn_irq_en : in STD_LOGIC;
    adc0_cmn_irq_en : in STD_LOGIC;
    dac1_cmn_irq_en : in STD_LOGIC;
    \IP2Bus_Data_reg[11]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wready_reg_i_2_1 : in STD_LOGIC;
    s_axi_wready_reg_i_2_2 : in STD_LOGIC;
    \adc3_ref_clk_freq_reg[0]\ : in STD_LOGIC;
    \IP2Bus_Data[25]_i_9\ : in STD_LOGIC;
    axi_timeout_en_reg : in STD_LOGIC;
    \adc3_sample_rate_reg[0]\ : in STD_LOGIC;
    axi_read_req_r_reg_6 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_axi_lite_ipif;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_axi_lite_ipif is
  signal s_axi_wdata_0_sn_1 : STD_LOGIC;
begin
  s_axi_wdata_0_sp_1 <= s_axi_wdata_0_sn_1;
I_SLAVE_ATTACHMENT: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_slave_attachment
     port map (
      D(1 downto 0) => D(1 downto 0),
      \DATA_PHASE_WDT.data_timeout_reg_0\ => axi_timeout,
      E(0) => E(0),
      \FSM_onehot_state_reg[0]\(1 downto 0) => \FSM_onehot_state_reg[0]\(1 downto 0),
      \FSM_onehot_state_reg[0]_0\(1 downto 0) => \FSM_onehot_state_reg[0]_0\(1 downto 0),
      \FSM_onehot_state_reg[0]_1\(1 downto 0) => \FSM_onehot_state_reg[0]_1\(1 downto 0),
      \FSM_onehot_state_reg[0]_2\(1 downto 0) => \FSM_onehot_state_reg[0]_2\(1 downto 0),
      \FSM_onehot_state_reg[0]_3\(1 downto 0) => \FSM_onehot_state_reg[0]_3\(1 downto 0),
      \FSM_onehot_state_reg[0]_4\ => \FSM_onehot_state_reg[0]_4\,
      \FSM_onehot_state_reg[0]_5\ => \FSM_onehot_state_reg[0]_5\,
      \FSM_onehot_state_reg[0]_6\ => \FSM_onehot_state_reg[0]_6\,
      \FSM_onehot_state_reg[0]_7\ => \FSM_onehot_state_reg[0]_7\,
      \FSM_onehot_state_reg[0]_8\ => \FSM_onehot_state_reg[0]_8\,
      \FSM_onehot_state_reg[0]_9\ => \FSM_onehot_state_reg[0]_9\,
      \FSM_onehot_state_reg[1]\ => \FSM_onehot_state_reg[1]\,
      \FSM_onehot_state_reg[1]_0\(1 downto 0) => \FSM_onehot_state_reg[1]_0\(1 downto 0),
      \FSM_onehot_state_reg[1]_1\ => \FSM_onehot_state_reg[1]_1\,
      \FSM_onehot_state_reg[1]_2\ => \FSM_onehot_state_reg[1]_2\,
      \FSM_onehot_state_reg[1]_3\ => \FSM_onehot_state_reg[1]_3\,
      \FSM_onehot_state_reg[1]_4\(1 downto 0) => \FSM_onehot_state_reg[1]_4\(1 downto 0),
      \FSM_onehot_state_reg[1]_5\ => \FSM_onehot_state_reg[1]_5\,
      \FSM_onehot_state_reg[1]_6\(1 downto 0) => \FSM_onehot_state_reg[1]_6\(1 downto 0),
      \FSM_onehot_state_reg[1]_7\ => \FSM_onehot_state_reg[1]_7\,
      \FSM_onehot_state_reg[4]\ => \FSM_onehot_state_reg[4]\,
      \FSM_onehot_state_reg[4]_0\ => \FSM_onehot_state_reg[4]_0\,
      \FSM_onehot_state_reg[4]_1\ => \FSM_onehot_state_reg[4]_1\,
      \FSM_onehot_state_reg[4]_2\ => \FSM_onehot_state_reg[4]_2\,
      \FSM_onehot_state_reg[4]_3\ => \FSM_onehot_state_reg[4]_3\,
      \FSM_onehot_state_reg[4]_4\ => \FSM_onehot_state_reg[4]_4\,
      \FSM_sequential_access_cs[2]_i_7\ => \FSM_sequential_access_cs[2]_i_7\,
      \FSM_sequential_access_cs[2]_i_7_0\ => \FSM_sequential_access_cs[2]_i_7_0\,
      \FSM_sequential_fsm_cs_reg[1]\(3 downto 0) => \FSM_sequential_fsm_cs_reg[1]\(3 downto 0),
      \FSM_sequential_fsm_cs_reg[1]_0\(3 downto 0) => \FSM_sequential_fsm_cs_reg[1]_0\(3 downto 0),
      \FSM_sequential_fsm_cs_reg[1]_1\(3 downto 0) => \FSM_sequential_fsm_cs_reg[1]_1\(3 downto 0),
      \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]\ => bank4_read,
      \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0\ => bank16_read,
      \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1\ => \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0\(0),
      \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2\ => \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]\(1),
      \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3\ => \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]\(3),
      \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4\(1) => \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]\(4),
      \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4\(0) => \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]\(2),
      \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]\ => bank4_write,
      \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0\ => bank16_write,
      \IP2Bus_Data[0]_i_14\ => \IP2Bus_Data[0]_i_14\,
      \IP2Bus_Data[0]_i_15\ => \IP2Bus_Data[0]_i_15\,
      \IP2Bus_Data[0]_i_15_0\ => \IP2Bus_Data[0]_i_15_0\,
      \IP2Bus_Data[0]_i_16\ => \IP2Bus_Data[0]_i_16\,
      \IP2Bus_Data[0]_i_16_0\ => \IP2Bus_Data[0]_i_16_0\,
      \IP2Bus_Data[0]_i_18\ => \IP2Bus_Data[0]_i_18\,
      \IP2Bus_Data[0]_i_2\ => \IP2Bus_Data[0]_i_2\,
      \IP2Bus_Data[0]_i_20\ => \IP2Bus_Data[0]_i_20\,
      \IP2Bus_Data[0]_i_24\ => \IP2Bus_Data[0]_i_24\,
      \IP2Bus_Data[0]_i_27\ => \IP2Bus_Data[0]_i_27\,
      \IP2Bus_Data[0]_i_27_0\(1 downto 0) => \IP2Bus_Data[0]_i_27_0\(1 downto 0),
      \IP2Bus_Data[0]_i_2_0\ => \IP2Bus_Data[0]_i_2_0\,
      \IP2Bus_Data[0]_i_52\ => \IP2Bus_Data[0]_i_52\,
      \IP2Bus_Data[0]_i_52_0\ => \IP2Bus_Data[0]_i_52_0\,
      \IP2Bus_Data[0]_i_59\ => \IP2Bus_Data[0]_i_59\,
      \IP2Bus_Data[0]_i_60\ => \IP2Bus_Data[0]_i_60\,
      \IP2Bus_Data[0]_i_7\ => \IP2Bus_Data[0]_i_7\,
      \IP2Bus_Data[0]_i_9\ => \IP2Bus_Data[0]_i_9\,
      \IP2Bus_Data[11]_i_2\(3 downto 0) => \IP2Bus_Data[11]_i_2\(3 downto 0),
      \IP2Bus_Data[11]_i_3\(3 downto 0) => \IP2Bus_Data[11]_i_3\(3 downto 0),
      \IP2Bus_Data[13]_i_50\ => \IP2Bus_Data[13]_i_50\,
      \IP2Bus_Data[14]_i_21\ => \IP2Bus_Data[14]_i_21\,
      \IP2Bus_Data[14]_i_34\ => \IP2Bus_Data[14]_i_34\,
      \IP2Bus_Data[14]_i_8\ => \IP2Bus_Data[14]_i_8\,
      \IP2Bus_Data[15]_i_10\(1 downto 0) => \IP2Bus_Data[15]_i_10\(1 downto 0),
      \IP2Bus_Data[15]_i_10_0\(1 downto 0) => \IP2Bus_Data[15]_i_10_0\(1 downto 0),
      \IP2Bus_Data[15]_i_11\ => \IP2Bus_Data[15]_i_11\,
      \IP2Bus_Data[15]_i_11_0\(1 downto 0) => \IP2Bus_Data[15]_i_11_0\(1 downto 0),
      \IP2Bus_Data[15]_i_13\(3 downto 0) => \IP2Bus_Data[15]_i_13\(3 downto 0),
      \IP2Bus_Data[15]_i_16\(15 downto 0) => \IP2Bus_Data[15]_i_16\(15 downto 0),
      \IP2Bus_Data[15]_i_16_0\(3 downto 0) => \IP2Bus_Data[15]_i_16_0\(3 downto 0),
      \IP2Bus_Data[15]_i_16_1\ => \IP2Bus_Data[15]_i_16_1\,
      \IP2Bus_Data[15]_i_19\(3 downto 0) => \IP2Bus_Data[15]_i_19\(3 downto 0),
      \IP2Bus_Data[15]_i_19_0\(3 downto 0) => \IP2Bus_Data[15]_i_19_0\(3 downto 0),
      \IP2Bus_Data[15]_i_2\(15 downto 0) => \IP2Bus_Data[15]_i_2\(15 downto 0),
      \IP2Bus_Data[15]_i_24\(15 downto 0) => \IP2Bus_Data[15]_i_24\(15 downto 0),
      \IP2Bus_Data[15]_i_24_0\(15 downto 0) => \IP2Bus_Data[15]_i_24_0\(15 downto 0),
      \IP2Bus_Data[15]_i_24_1\(3 downto 0) => \IP2Bus_Data[15]_i_24_1\(3 downto 0),
      \IP2Bus_Data[15]_i_24_2\(3 downto 0) => \IP2Bus_Data[15]_i_24_2\(3 downto 0),
      \IP2Bus_Data[15]_i_24_3\ => \IP2Bus_Data[15]_i_24_3\,
      \IP2Bus_Data[15]_i_26\(3 downto 0) => \IP2Bus_Data[15]_i_26\(3 downto 0),
      \IP2Bus_Data[15]_i_26_0\(3 downto 0) => \IP2Bus_Data[15]_i_26_0\(3 downto 0),
      \IP2Bus_Data[15]_i_27\(15 downto 0) => \IP2Bus_Data[15]_i_27\(15 downto 0),
      \IP2Bus_Data[15]_i_27_0\(15 downto 0) => \IP2Bus_Data[15]_i_27_0\(15 downto 0),
      \IP2Bus_Data[15]_i_27_1\(3 downto 0) => \IP2Bus_Data[15]_i_27_1\(3 downto 0),
      \IP2Bus_Data[15]_i_27_2\(3 downto 0) => \IP2Bus_Data[15]_i_27_2\(3 downto 0),
      \IP2Bus_Data[15]_i_27_3\ => \IP2Bus_Data[15]_i_27_3\,
      \IP2Bus_Data[15]_i_3\(3 downto 0) => \IP2Bus_Data[15]_i_3\(3 downto 0),
      \IP2Bus_Data[15]_i_33\(15 downto 0) => \IP2Bus_Data[15]_i_33\(15 downto 0),
      \IP2Bus_Data[15]_i_33_0\(15 downto 0) => \IP2Bus_Data[15]_i_33_0\(15 downto 0),
      \IP2Bus_Data[15]_i_34\(1 downto 0) => \IP2Bus_Data[15]_i_34\(1 downto 0),
      \IP2Bus_Data[15]_i_34_0\ => \IP2Bus_Data[15]_i_34_0\,
      \IP2Bus_Data[15]_i_35\(1 downto 0) => \IP2Bus_Data[15]_i_35\(1 downto 0),
      \IP2Bus_Data[15]_i_37\(1 downto 0) => \IP2Bus_Data[15]_i_37\(1 downto 0),
      \IP2Bus_Data[15]_i_3_0\(3 downto 0) => \IP2Bus_Data[15]_i_3_0\(3 downto 0),
      \IP2Bus_Data[15]_i_40\(15 downto 0) => \IP2Bus_Data[15]_i_40\(15 downto 0),
      \IP2Bus_Data[15]_i_40_0\(15 downto 0) => \IP2Bus_Data[15]_i_40_0\(15 downto 0),
      \IP2Bus_Data[15]_i_40_1\(1 downto 0) => \IP2Bus_Data[15]_i_40_1\(1 downto 0),
      \IP2Bus_Data[15]_i_48\(3 downto 0) => \IP2Bus_Data[15]_i_48\(3 downto 0),
      \IP2Bus_Data[15]_i_5\(3 downto 0) => \IP2Bus_Data[15]_i_5\(3 downto 0),
      \IP2Bus_Data[15]_i_52\(15 downto 0) => \IP2Bus_Data[15]_i_52\(15 downto 0),
      \IP2Bus_Data[15]_i_52_0\(15 downto 0) => \IP2Bus_Data[15]_i_52_0\(15 downto 0),
      \IP2Bus_Data[15]_i_52_1\(3 downto 0) => \IP2Bus_Data[15]_i_52_1\(3 downto 0),
      \IP2Bus_Data[15]_i_52_2\ => \IP2Bus_Data[15]_i_52_2\,
      \IP2Bus_Data[15]_i_5_0\(3 downto 0) => \IP2Bus_Data[15]_i_5_0\(3 downto 0),
      \IP2Bus_Data[1]_i_10\ => \IP2Bus_Data[1]_i_10\,
      \IP2Bus_Data[1]_i_10_0\(1 downto 0) => \IP2Bus_Data[1]_i_10_0\(1 downto 0),
      \IP2Bus_Data[1]_i_16\(1 downto 0) => \IP2Bus_Data[1]_i_16\(1 downto 0),
      \IP2Bus_Data[1]_i_16_0\ => \IP2Bus_Data[1]_i_16_0\,
      \IP2Bus_Data[1]_i_18\ => \IP2Bus_Data[1]_i_18\,
      \IP2Bus_Data[1]_i_18_0\(1 downto 0) => \IP2Bus_Data[1]_i_18_0\(1 downto 0),
      \IP2Bus_Data[1]_i_19\(1 downto 0) => \IP2Bus_Data[1]_i_19\(1 downto 0),
      \IP2Bus_Data[1]_i_4\(1 downto 0) => \IP2Bus_Data[1]_i_4\(1 downto 0),
      \IP2Bus_Data[1]_i_4_0\ => \IP2Bus_Data[1]_i_4_0\,
      \IP2Bus_Data[1]_i_6\ => \IP2Bus_Data[1]_i_6\,
      \IP2Bus_Data[1]_i_9\(1 downto 0) => \IP2Bus_Data[1]_i_9\(1 downto 0),
      \IP2Bus_Data[1]_i_9_0\ => \IP2Bus_Data[1]_i_9_0\,
      \IP2Bus_Data[25]_i_13\ => \IP2Bus_Data[25]_i_13\,
      \IP2Bus_Data[25]_i_7\ => \IP2Bus_Data[25]_i_7\,
      \IP2Bus_Data[25]_i_9\ => \IP2Bus_Data[25]_i_9\,
      \IP2Bus_Data[2]_i_10\ => \IP2Bus_Data[2]_i_10\,
      \IP2Bus_Data[2]_i_10_0\ => \IP2Bus_Data[2]_i_10_0\,
      \IP2Bus_Data[2]_i_11\ => \IP2Bus_Data[2]_i_11\,
      \IP2Bus_Data[2]_i_12\ => \IP2Bus_Data[2]_i_12\,
      \IP2Bus_Data[2]_i_15\ => \IP2Bus_Data[2]_i_15\,
      \IP2Bus_Data[2]_i_17\ => \IP2Bus_Data[2]_i_17\,
      \IP2Bus_Data[2]_i_20\ => \IP2Bus_Data[2]_i_20\,
      \IP2Bus_Data[2]_i_29\ => \IP2Bus_Data[2]_i_29\,
      \IP2Bus_Data[2]_i_3\ => \IP2Bus_Data[2]_i_3\,
      \IP2Bus_Data[2]_i_33\ => \IP2Bus_Data[2]_i_33\,
      \IP2Bus_Data[2]_i_36\ => \IP2Bus_Data[2]_i_36\,
      \IP2Bus_Data[2]_i_37\ => \IP2Bus_Data[2]_i_37\,
      \IP2Bus_Data[2]_i_41\ => \IP2Bus_Data[2]_i_41\,
      \IP2Bus_Data[2]_i_8\ => \IP2Bus_Data[2]_i_8\,
      \IP2Bus_Data[30]_i_14\ => \IP2Bus_Data[30]_i_14\,
      \IP2Bus_Data[30]_i_14_0\ => \IP2Bus_Data[30]_i_14_0\,
      \IP2Bus_Data[30]_i_14_1\ => \IP2Bus_Data[30]_i_14_1\,
      \IP2Bus_Data[30]_i_14_2\ => \IP2Bus_Data[30]_i_14_2\,
      \IP2Bus_Data[30]_i_14_3\ => \IP2Bus_Data[30]_i_14_3\,
      \IP2Bus_Data[31]_i_14\ => \IP2Bus_Data[31]_i_14\,
      \IP2Bus_Data[31]_i_3\(31 downto 0) => \IP2Bus_Data[31]_i_3\(31 downto 0),
      \IP2Bus_Data[31]_i_3_0\(31 downto 0) => \IP2Bus_Data[31]_i_3_0\(31 downto 0),
      \IP2Bus_Data[31]_i_3_1\(31 downto 0) => \IP2Bus_Data[31]_i_3_1\(31 downto 0),
      \IP2Bus_Data[31]_i_3_2\(31 downto 0) => \IP2Bus_Data[31]_i_3_2\(31 downto 0),
      \IP2Bus_Data[31]_i_5\(31 downto 0) => \IP2Bus_Data[31]_i_5\(31 downto 0),
      \IP2Bus_Data[31]_i_5_0\(31 downto 0) => \IP2Bus_Data[31]_i_5_0\(31 downto 0),
      \IP2Bus_Data[31]_i_7\(31 downto 0) => \IP2Bus_Data[31]_i_7\(31 downto 0),
      \IP2Bus_Data[31]_i_7_0\(31 downto 0) => \IP2Bus_Data[31]_i_7_0\(31 downto 0),
      \IP2Bus_Data[31]_i_7_1\(31 downto 0) => \IP2Bus_Data[31]_i_7_1\(31 downto 0),
      \IP2Bus_Data[31]_i_7_2\(31 downto 0) => \IP2Bus_Data[31]_i_7_2\(31 downto 0),
      \IP2Bus_Data[31]_i_8\(31 downto 0) => \IP2Bus_Data[31]_i_8\(31 downto 0),
      \IP2Bus_Data[31]_i_8_0\(31 downto 0) => \IP2Bus_Data[31]_i_8_0\(31 downto 0),
      \IP2Bus_Data[3]_i_11\ => \IP2Bus_Data[3]_i_11\,
      \IP2Bus_Data[3]_i_11_0\ => \IP2Bus_Data[3]_i_11_0\,
      \IP2Bus_Data[3]_i_13\ => \IP2Bus_Data[3]_i_13\,
      \IP2Bus_Data[3]_i_17\ => \IP2Bus_Data[3]_i_17\,
      \IP2Bus_Data[3]_i_19\ => \IP2Bus_Data[3]_i_19\,
      \IP2Bus_Data[3]_i_2\(3 downto 0) => \IP2Bus_Data[3]_i_2\(3 downto 0),
      \IP2Bus_Data[3]_i_20\ => \IP2Bus_Data[3]_i_20\,
      \IP2Bus_Data[3]_i_22\ => \IP2Bus_Data[3]_i_22\,
      \IP2Bus_Data[3]_i_35\ => \IP2Bus_Data[3]_i_35\,
      \IP2Bus_Data[3]_i_4\(3 downto 0) => \IP2Bus_Data[3]_i_4\(3 downto 0),
      \IP2Bus_Data[3]_i_4_0\ => \IP2Bus_Data[3]_i_4_0\,
      \IP2Bus_Data[3]_i_5\ => \IP2Bus_Data[3]_i_5\,
      \IP2Bus_Data[3]_i_6\ => \IP2Bus_Data[3]_i_6\,
      \IP2Bus_Data[3]_i_6_0\(3 downto 0) => \IP2Bus_Data[3]_i_6_0\(3 downto 0),
      \IP2Bus_Data[3]_i_9\ => \IP2Bus_Data[3]_i_9\,
      \IP2Bus_Data[4]_i_8\ => \IP2Bus_Data[4]_i_8\,
      \IP2Bus_Data[5]_i_2\ => \IP2Bus_Data[5]_i_2\,
      \IP2Bus_Data[6]_i_2\ => \IP2Bus_Data[6]_i_2\,
      \IP2Bus_Data[7]_i_2\(5 downto 0) => \IP2Bus_Data[7]_i_2\(5 downto 0),
      \IP2Bus_Data[7]_i_2_0\ => \IP2Bus_Data[7]_i_2_0\,
      \IP2Bus_Data[7]_i_8\ => \IP2Bus_Data[7]_i_8\,
      \IP2Bus_Data[8]_i_10\ => \IP2Bus_Data[8]_i_10\,
      \IP2Bus_Data_reg[0]\ => \IP2Bus_Data_reg[0]\,
      \IP2Bus_Data_reg[11]\(3 downto 0) => \IP2Bus_Data_reg[11]\(3 downto 0),
      \IP2Bus_Data_reg[11]_0\(3 downto 0) => \IP2Bus_Data_reg[11]_0\(3 downto 0),
      \IP2Bus_Data_reg[11]_1\(3 downto 0) => \IP2Bus_Data_reg[11]_1\(3 downto 0),
      \IP2Bus_Data_reg[1]\ => \IP2Bus_Data_reg[1]\,
      \IP2Bus_Data_reg[3]\(3 downto 0) => \IP2Bus_Data_reg[3]\(3 downto 0),
      \IP2Bus_Data_reg[3]_0\(3 downto 0) => \IP2Bus_Data_reg[3]_0\(3 downto 0),
      \IP2Bus_Data_reg[4]\ => \IP2Bus_Data_reg[4]\,
      \IP2Bus_Data_reg[4]_0\ => \IP2Bus_Data_reg[4]_0\,
      Q(10 downto 0) => Q(10 downto 0),
      SR(0) => SR(0),
      STATUS_COMMON(15 downto 0) => STATUS_COMMON(15 downto 0),
      access_type_reg => access_type_reg,
      access_type_reg_0 => access_type_reg_0,
      access_type_reg_1 => access_type_reg_1,
      access_type_reg_2 => access_type_reg_2,
      access_type_reg_3(1 downto 0) => access_type_reg_3(1 downto 0),
      access_type_reg_4 => access_type_reg_4,
      access_type_reg_5 => access_type_reg_5,
      access_type_reg_6 => access_type_reg_6,
      access_type_reg_7 => access_type_reg_7,
      access_type_reg_8 => access_type_reg_8,
      access_type_reg_9 => access_type_reg_9,
      adc00_irq_en => adc00_irq_en,
      adc00_irq_sync(2 downto 0) => adc00_irq_sync(2 downto 0),
      adc01_irq_en => adc01_irq_en,
      adc01_irq_sync(2 downto 0) => adc01_irq_sync(2 downto 0),
      adc01_overvol_irq => adc01_overvol_irq,
      adc02_irq_en => adc02_irq_en,
      adc02_irq_sync(2 downto 0) => adc02_irq_sync(2 downto 0),
      adc02_overvol_irq => adc02_overvol_irq,
      adc03_irq_en => adc03_irq_en,
      adc03_irq_sync(0) => adc03_irq_sync(0),
      adc0_cmn_irq_en => adc0_cmn_irq_en,
      adc0_do_mon(15 downto 0) => adc0_do_mon(15 downto 0),
      adc0_dreq_mon => adc0_dreq_mon,
      adc0_fifo_disable(0) => adc0_fifo_disable(0),
      adc0_reset => adc0_reset,
      adc0_restart => adc0_restart,
      adc0_status(1 downto 0) => adc0_status(1 downto 0),
      adc10_irq_en => adc10_irq_en,
      adc10_irq_sync(2 downto 0) => adc10_irq_sync(2 downto 0),
      adc10_overvol_irq => adc10_overvol_irq,
      adc11_irq_en => adc11_irq_en,
      adc11_irq_sync(2 downto 0) => adc11_irq_sync(2 downto 0),
      adc11_overvol_irq => adc11_overvol_irq,
      adc12_irq_en => adc12_irq_en,
      adc12_irq_sync(2 downto 0) => adc12_irq_sync(2 downto 0),
      adc12_overvol_irq => adc12_overvol_irq,
      adc13_irq_en => adc13_irq_en,
      adc13_irq_sync(0) => adc13_irq_sync(0),
      adc1_cmn_irq_en => adc1_cmn_irq_en,
      adc1_do_mon(15 downto 0) => adc1_do_mon(15 downto 0),
      adc1_dreq_mon => adc1_dreq_mon,
      adc1_fifo_disable(0) => adc1_fifo_disable(0),
      adc1_reset => adc1_reset,
      adc1_restart => adc1_restart,
      adc1_status(1 downto 0) => adc1_status(1 downto 0),
      adc20_irq_en => adc20_irq_en,
      adc20_irq_sync(1 downto 0) => adc20_irq_sync(1 downto 0),
      adc21_irq_en => adc21_irq_en,
      adc21_irq_sync(2 downto 0) => adc21_irq_sync(2 downto 0),
      adc21_overvol_irq => adc21_overvol_irq,
      adc22_irq_en => adc22_irq_en,
      adc22_irq_sync(2 downto 0) => adc22_irq_sync(2 downto 0),
      adc22_overvol_irq => adc22_overvol_irq,
      adc23_irq_en => adc23_irq_en,
      adc2_cmn_irq_en => adc2_cmn_irq_en,
      adc2_do_mon(15 downto 0) => adc2_do_mon(15 downto 0),
      adc2_drp_we => adc2_drp_we,
      adc2_fifo_disable(0) => adc2_fifo_disable(0),
      adc2_reset => adc2_reset,
      adc2_restart => adc2_restart,
      adc2_status(1 downto 0) => adc2_status(1 downto 0),
      adc30_irq_en => adc30_irq_en,
      adc30_irq_sync(2 downto 0) => adc30_irq_sync(2 downto 0),
      adc31_irq_en => adc31_irq_en,
      adc31_irq_sync(2 downto 0) => adc31_irq_sync(2 downto 0),
      adc31_overvol_irq => adc31_overvol_irq,
      adc32_irq_en => adc32_irq_en,
      adc32_irq_sync(2 downto 0) => adc32_irq_sync(2 downto 0),
      adc32_overvol_irq => adc32_overvol_irq,
      adc33_irq_en => adc33_irq_en,
      adc33_overvol_irq => adc33_overvol_irq,
      \adc3_cmn_en_reg[0]\ => \adc3_cmn_en_reg[0]\,
      adc3_cmn_irq_en => adc3_cmn_irq_en,
      adc3_cmn_irq_en_reg => adc3_cmn_irq_en_reg,
      adc3_do_mon(15 downto 0) => adc3_do_mon(15 downto 0),
      adc3_fifo_disable(0) => adc3_fifo_disable(0),
      \adc3_ref_clk_freq_reg[0]\ => \adc3_ref_clk_freq_reg[0]\,
      adc3_reset => adc3_reset,
      adc3_reset_reg => adc3_reset_reg,
      adc3_restart => adc3_restart,
      adc3_restart_reg => adc3_restart_reg,
      \adc3_sample_rate_reg[0]\ => \adc3_sample_rate_reg[0]\,
      \adc3_sim_level_reg[0]\ => \adc3_sim_level_reg[0]\,
      \adc3_slice0_irq_en_reg[2]\ => \adc3_slice0_irq_en_reg[2]\,
      \adc3_slice1_irq_en_reg[2]\ => \adc3_slice1_irq_en_reg[2]\,
      \adc3_slice2_irq_en_reg[2]\ => \adc3_slice2_irq_en_reg[2]\,
      \adc3_slice3_irq_en_reg[2]\ => \adc3_slice3_irq_en_reg[2]\,
      \adc3_start_stage_reg[0]\ => \adc3_start_stage_reg[0]\,
      adc3_status(1 downto 0) => adc3_status(1 downto 0),
      axi_RdAck => axi_RdAck,
      axi_RdAck_r_reg => axi_RdAck_r_reg,
      axi_RdAck_r_reg_0 => axi_RdAck_r_reg_0,
      axi_RdAck_r_reg_1 => axi_RdAck_r_reg_1,
      axi_RdAck_r_reg_2 => axi_RdAck_r_reg_2,
      axi_read_req_r_reg => axi_read_req_r_reg,
      axi_read_req_r_reg_0 => axi_read_req_r_reg_0,
      axi_read_req_r_reg_1 => axi_read_req_r_reg_1,
      axi_read_req_r_reg_2 => axi_read_req_r_reg_2,
      axi_read_req_r_reg_3 => axi_read_req_r_reg_3,
      axi_read_req_r_reg_4 => axi_read_req_r_reg_4,
      axi_read_req_r_reg_5 => axi_read_req_r_reg_5,
      axi_read_req_r_reg_6 => axi_read_req_r_reg_6,
      axi_timeout_en_reg => axi_timeout_en_reg,
      axi_timeout_r => axi_timeout_r,
      axi_timeout_r20 => axi_timeout_r20,
      bank0_write(1 downto 0) => bank0_write(1 downto 0),
      bank11_write(9 downto 0) => bank11_write(9 downto 0),
      bank13_write(9 downto 0) => bank13_write(9 downto 0),
      bank15_write(9 downto 0) => bank15_write(9 downto 0),
      bank1_write(9 downto 0) => bank1_write(9 downto 0),
      bank3_write(9 downto 0) => bank3_write(9 downto 0),
      bank9_write(9 downto 0) => bank9_write(9 downto 0),
      \bus2ip_addr_reg_reg[11]_0\ => \bus2ip_addr_reg_reg[11]\,
      \bus2ip_addr_reg_reg[13]_0\(31 downto 0) => \bus2ip_addr_reg_reg[13]\(31 downto 0),
      \bus2ip_addr_reg_reg[13]_1\ => \bus2ip_addr_reg_reg[13]_0\,
      \bus2ip_addr_reg_reg[14]_0\ => bank12_write,
      \bus2ip_addr_reg_reg[14]_1\ => bank12_read,
      \bus2ip_addr_reg_reg[14]_10\ => \bus2ip_addr_reg_reg[14]_0\(4),
      \bus2ip_addr_reg_reg[14]_11\ => \bus2ip_addr_reg_reg[14]_2\(3),
      \bus2ip_addr_reg_reg[14]_12\ => \bus2ip_addr_reg_reg[14]_2\(4),
      \bus2ip_addr_reg_reg[14]_2\ => bank14_write,
      \bus2ip_addr_reg_reg[14]_3\ => bank14_read,
      \bus2ip_addr_reg_reg[14]_4\ => \bus2ip_addr_reg_reg[14]\,
      \bus2ip_addr_reg_reg[14]_5\ => \bus2ip_addr_reg_reg[14]_0\(1),
      \bus2ip_addr_reg_reg[14]_6\ => \bus2ip_addr_reg_reg[14]_1\,
      \bus2ip_addr_reg_reg[14]_7\ => \bus2ip_addr_reg_reg[14]_2\(1),
      \bus2ip_addr_reg_reg[14]_8\ => \bus2ip_addr_reg_reg[14]_0\(3),
      \bus2ip_addr_reg_reg[14]_9\ => \bus2ip_addr_reg_reg[14]_2\(2),
      \bus2ip_addr_reg_reg[15]_0\ => \bus2ip_addr_reg_reg[15]\,
      \bus2ip_addr_reg_reg[15]_1\ => \bus2ip_addr_reg_reg[15]_0\,
      \bus2ip_addr_reg_reg[16]_0\ => bank2_read,
      \bus2ip_addr_reg_reg[16]_1\ => bank2_write,
      \bus2ip_addr_reg_reg[16]_10\(0) => \bus2ip_addr_reg_reg[2]\(0),
      \bus2ip_addr_reg_reg[16]_2\ => bank10_read,
      \bus2ip_addr_reg_reg[16]_3\ => bank10_write,
      \bus2ip_addr_reg_reg[16]_4\ => \bus2ip_addr_reg_reg[16]_0\(1),
      \bus2ip_addr_reg_reg[16]_5\ => \bus2ip_addr_reg_reg[16]_0\(3),
      \bus2ip_addr_reg_reg[16]_6\ => \bus2ip_addr_reg_reg[16]_0\(4),
      \bus2ip_addr_reg_reg[16]_7\(0) => \bus2ip_addr_reg_reg[16]_1\(0),
      \bus2ip_addr_reg_reg[16]_8\ => \bus2ip_addr_reg_reg[16]_2\,
      \bus2ip_addr_reg_reg[16]_9\(0) => \bus2ip_addr_reg_reg[16]\(0),
      \bus2ip_addr_reg_reg[2]_0\ => \bus2ip_addr_reg_reg[2]\(1),
      \bus2ip_addr_reg_reg[2]_1\ => \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]\(0),
      \bus2ip_addr_reg_reg[2]_2\ => \bus2ip_addr_reg_reg[14]_2\(0),
      \bus2ip_addr_reg_reg[2]_3\ => \bus2ip_addr_reg_reg[14]_0\(0),
      \bus2ip_addr_reg_reg[2]_4\ => \bus2ip_addr_reg_reg[14]_0\(2),
      \bus2ip_addr_reg_reg[2]_5\ => \bus2ip_addr_reg_reg[16]_0\(0),
      \bus2ip_addr_reg_reg[2]_6\ => \bus2ip_addr_reg_reg[2]_0\,
      \bus2ip_addr_reg_reg[2]_7\ => \bus2ip_addr_reg_reg[16]_0\(2),
      \bus2ip_addr_reg_reg[9]_0\(0) => \bus2ip_addr_reg_reg[9]\(0),
      dac00_irq_sync(1 downto 0) => dac00_irq_sync(1 downto 0),
      dac01_irq_sync(1 downto 0) => dac01_irq_sync(1 downto 0),
      dac02_irq_sync(1 downto 0) => dac02_irq_sync(1 downto 0),
      dac0_do_mon(15 downto 0) => dac0_do_mon(15 downto 0),
      dac0_done => dac0_done,
      dac0_dreq_mon => dac0_dreq_mon,
      dac0_drp_rdy => dac0_drp_rdy,
      dac0_fifo_disable(0) => dac0_fifo_disable(0),
      \dac0_fifo_disable_reg[0]\ => \dac0_fifo_disable_reg[0]\,
      dac0_powerup_state_irq => dac0_powerup_state_irq,
      dac0_reset => dac0_reset,
      dac0_restart => dac0_restart,
      dac0_status(1 downto 0) => dac0_status(1 downto 0),
      dac10_irq_en => dac10_irq_en,
      dac10_irq_sync(1 downto 0) => dac10_irq_sync(1 downto 0),
      dac11_irq_en => dac11_irq_en,
      dac11_irq_sync(1 downto 0) => dac11_irq_sync(1 downto 0),
      dac12_irq_en => dac12_irq_en,
      dac12_irq_sync(1 downto 0) => dac12_irq_sync(1 downto 0),
      dac13_irq_en => dac13_irq_en,
      dac13_irq_sync(0) => dac13_irq_sync(0),
      dac1_cmn_irq_en => dac1_cmn_irq_en,
      dac1_do_mon(14 downto 0) => dac1_do_mon(14 downto 0),
      dac1_done => dac1_done,
      \dac1_end_stage_reg[0]\ => \dac1_end_stage_reg[0]\,
      dac1_fifo_disable(0) => dac1_fifo_disable(0),
      dac1_reset => dac1_reset,
      dac1_restart => dac1_restart,
      drp_RdAck_r => drp_RdAck_r,
      irq_enables(6 downto 0) => irq_enables(6 downto 0),
      master_reset => master_reset,
      master_reset_reg(0) => master_reset_reg(0),
      p_34_in(4 downto 0) => p_34_in(4 downto 0),
      p_44_in(7 downto 0) => p_44_in(7 downto 0),
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(15 downto 0) => s_axi_araddr(15 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(15 downto 0) => s_axi_awaddr(15 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      \s_axi_rdata_reg_reg[31]_0\(31 downto 0) => \s_axi_rdata_reg_reg[31]\(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => s_axi_rvalid,
      s_axi_rvalid_reg_reg_0 => s_axi_rvalid_reg_reg,
      s_axi_wdata(0) => s_axi_wdata(0),
      \s_axi_wdata[0]_0\ => \s_axi_wdata[0]_0\,
      \s_axi_wdata[0]_1\ => \s_axi_wdata[0]_1\,
      \s_axi_wdata[0]_2\ => \s_axi_wdata[0]_2\,
      \s_axi_wdata[0]_3\ => \s_axi_wdata[0]_3\,
      \s_axi_wdata[0]_4\ => \s_axi_wdata[0]_4\,
      s_axi_wdata_0_sp_1 => s_axi_wdata_0_sn_1,
      s_axi_wready => s_axi_wready,
      s_axi_wready_reg_i_2 => s_axi_wready_reg_i_2,
      s_axi_wready_reg_i_2_0 => s_axi_wready_reg_i_2_0,
      s_axi_wready_reg_i_2_1 => s_axi_wready_reg_i_2_1,
      s_axi_wready_reg_i_2_2 => s_axi_wready_reg_i_2_2,
      s_axi_wvalid => s_axi_wvalid,
      status(1 downto 0) => status(1 downto 0),
      user_drp_drdy => user_drp_drdy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_por_fsm_top is
  port (
    user_drp_drdy_reg : out STD_LOGIC;
    dac0_dgnt_mon : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[0]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    dac0_den_mon : out STD_LOGIC;
    dac0_di_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac0_daddr_mon : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \FSM_sequential_fsm_cs_reg[1]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_fsm_cs_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    user_drp_drdy : out STD_LOGIC;
    access_type_reg : out STD_LOGIC;
    user_drp_drdy_reg_0 : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_fsm_cs_reg[2]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    user_drp_drdy_reg_1 : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    user_drp_drdy_reg_2 : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    user_drp_drdy_reg_3 : out STD_LOGIC;
    \syncstages_ff_reg[3]\ : out STD_LOGIC;
    dac0_status : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cleared_r_reg : out STD_LOGIC;
    cleared_r_reg_0 : out STD_LOGIC;
    sm_reset_pulse0 : out STD_LOGIC;
    done_reg : out STD_LOGIC;
    dac0_sm_reset_i : out STD_LOGIC;
    dac0_powerup_state : out STD_LOGIC;
    dac1_powerup_state : out STD_LOGIC;
    done_reg_0 : out STD_LOGIC;
    adc0_powerup_state : out STD_LOGIC;
    done_reg_1 : out STD_LOGIC;
    adc1_powerup_state : out STD_LOGIC;
    done_reg_2 : out STD_LOGIC;
    adc2_powerup_state : out STD_LOGIC;
    done_reg_3 : out STD_LOGIC;
    adc3_powerup_state : out STD_LOGIC;
    done_reg_4 : out STD_LOGIC;
    dac0_done_i : out STD_LOGIC;
    access_type_reg_0 : out STD_LOGIC;
    access_type_reg_1 : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[0]_0\ : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[0]_1\ : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[0]_2\ : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[0]_3\ : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[0]_4\ : out STD_LOGIC;
    adc0_di_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc0_daddr_mon : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \FSM_sequential_fsm_cs_reg[2]_4\ : out STD_LOGIC;
    drpwe_por_reg : out STD_LOGIC;
    adc1_daddr_mon : out STD_LOGIC_VECTOR ( 10 downto 0 );
    adc1_di_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \FSM_sequential_fsm_cs_reg[2]_5\ : out STD_LOGIC;
    drpwe_por_reg_0 : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_6\ : out STD_LOGIC;
    drpwe_por_reg_1 : out STD_LOGIC;
    adc2_daddr_mon : out STD_LOGIC_VECTOR ( 10 downto 0 );
    adc2_di_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc3_di_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc3_daddr_mon : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \FSM_sequential_fsm_cs_reg[2]_7\ : out STD_LOGIC;
    drpwe_por_reg_2 : out STD_LOGIC;
    dac1_daddr_mon : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \FSM_sequential_fsm_cs_reg[2]_8\ : out STD_LOGIC;
    drpwe_por_reg_3 : out STD_LOGIC;
    dac1_di_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc0_status : out STD_LOGIC_VECTOR ( 1 downto 0 );
    adc1_status : out STD_LOGIC_VECTOR ( 1 downto 0 );
    adc2_status : out STD_LOGIC_VECTOR ( 1 downto 0 );
    adc3_status : out STD_LOGIC_VECTOR ( 1 downto 0 );
    status : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    \rdata_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \rdata_reg[15]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \FSM_onehot_state_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    bank2_write : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[1]_0\ : in STD_LOGIC;
    dummy_read_req_reg : in STD_LOGIC;
    dummy_read_gnt_held_reg : in STD_LOGIC;
    \FSM_onehot_state_reg[2]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    drp_RdAck_r_reg : in STD_LOGIC;
    \FSM_onehot_state_reg[2]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_state_reg[2]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_state_reg[2]_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_state_reg[2]_4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dest_out : in STD_LOGIC;
    dac0_powerup_state_irq : in STD_LOGIC;
    bank1_read : in STD_LOGIC_VECTOR ( 0 to 0 );
    \IP2Bus_Data[3]_i_33\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \IP2Bus_Data[3]_i_33_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    power_ok_r_reg : in STD_LOGIC;
    sm_reset_r : in STD_LOGIC;
    dac0_powerup_state_INST_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dac1_powerup_state_INST_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    STATUS_COMMON : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc1_powerup_state_INST_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc2_powerup_state_INST_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc3_powerup_state_INST_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_44_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dac0_done_i_reg : in STD_LOGIC;
    dac0_fifo_disable : in STD_LOGIC_VECTOR ( 0 to 0 );
    \por_timer_count_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \por_timer_count_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \por_timer_count_reg[7]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \por_timer_count_reg[7]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \por_timer_start_val_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    drp_RdAck_r_reg_0 : in STD_LOGIC;
    \por_timer_count_reg[7]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tc_enable_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tc_enable[0]_i_2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tc_enable_reg[1]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tc_enable_reg0_inferred__0/tc_enable[1]_i_2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tc_enable_reg[2]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tc_enable_reg0_inferred__1/tc_enable[2]_i_2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tc_enable_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tc_enable_reg0_inferred__2/tc_enable[3]_i_2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tc_enable_reg[5]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tc_enable_reg0_inferred__4/tc_enable[5]_i_2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc0_restart_pending_reg_0 : in STD_LOGIC;
    por_sm_reset : in STD_LOGIC;
    adc1_restart_pending_reg_0 : in STD_LOGIC;
    adc2_restart_pending_reg_0 : in STD_LOGIC;
    adc3_restart_pending_reg_0 : in STD_LOGIC;
    \dac0_end_stage_r_reg[0]_0\ : in STD_LOGIC;
    dac1_restart_pending_reg_0 : in STD_LOGIC;
    drp_RdAck_r_reg_1 : in STD_LOGIC;
    drp_RdAck_r_reg_2 : in STD_LOGIC;
    drp_RdAck_r_reg_3 : in STD_LOGIC;
    drp_RdAck_r_reg_4 : in STD_LOGIC;
    adc0_drp_we : in STD_LOGIC;
    dummy_read_gnt_held_reg_0 : in STD_LOGIC;
    dummy_read_req_reg_0 : in STD_LOGIC;
    bank10_write : in STD_LOGIC;
    adc0_dreq_mon : in STD_LOGIC;
    adc1_drp_we : in STD_LOGIC;
    dummy_read_gnt_held_reg_1 : in STD_LOGIC;
    bank12_write : in STD_LOGIC;
    adc1_dreq_mon : in STD_LOGIC;
    adc2_drp_we : in STD_LOGIC;
    dummy_read_gnt_held_reg_2 : in STD_LOGIC;
    bank14_write : in STD_LOGIC;
    adc2_dreq_mon : in STD_LOGIC;
    adc3_drp_we : in STD_LOGIC;
    dummy_read_gnt_held_reg_3 : in STD_LOGIC;
    bank16_write : in STD_LOGIC;
    adc3_dreq_mon : in STD_LOGIC;
    dac0_do_mon : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dac1_drp_we : in STD_LOGIC;
    dummy_read_gnt_held_reg_4 : in STD_LOGIC;
    bank4_write : in STD_LOGIC;
    dac1_dreq_mon : in STD_LOGIC;
    adc0_do_mon : in STD_LOGIC_VECTOR ( 15 downto 0 );
    done_reg_5 : in STD_LOGIC;
    adc1_do_mon : in STD_LOGIC_VECTOR ( 15 downto 0 );
    done_reg_6 : in STD_LOGIC;
    adc2_do_mon : in STD_LOGIC_VECTOR ( 15 downto 0 );
    done_reg_7 : in STD_LOGIC;
    adc3_do_mon : in STD_LOGIC_VECTOR ( 15 downto 0 );
    done_reg_8 : in STD_LOGIC;
    clocks_ok_r_reg : in STD_LOGIC;
    \por_timer_start_val_reg[19]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dac1_do_mon : in STD_LOGIC_VECTOR ( 15 downto 0 );
    done_reg_9 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_por_fsm_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_por_fsm_top is
  signal \^fsm_sequential_fsm_cs_reg[0]_2\ : STD_LOGIC;
  signal \^fsm_sequential_fsm_cs_reg[0]_4\ : STD_LOGIC;
  signal adc0_drpaddr_por : STD_LOGIC_VECTOR ( 10 to 10 );
  signal adc0_drpaddr_tc : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal adc0_drpdi_por : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc0_drpdi_tc : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc0_drpen_por : STD_LOGIC;
  signal adc0_drpen_tc : STD_LOGIC;
  signal adc0_drprdy_por : STD_LOGIC;
  signal adc0_drprdy_tc : STD_LOGIC;
  signal adc0_drpwe_por : STD_LOGIC;
  signal adc0_por_gnt : STD_LOGIC;
  signal adc0_por_req : STD_LOGIC;
  signal adc0_reset_i : STD_LOGIC;
  signal adc0_restart_i_reg_n_0 : STD_LOGIC;
  signal adc0_restart_pending : STD_LOGIC;
  signal adc1_drpaddr_por : STD_LOGIC_VECTOR ( 10 to 10 );
  signal adc1_drpdi_por : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc1_drpdi_tc : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc1_drpen_por : STD_LOGIC;
  signal adc1_drpen_tc : STD_LOGIC;
  signal adc1_drprdy_por : STD_LOGIC;
  signal adc1_drprdy_tc : STD_LOGIC;
  signal adc1_drpwe_por : STD_LOGIC;
  signal adc1_por_gnt : STD_LOGIC;
  signal adc1_por_req : STD_LOGIC;
  signal adc1_restart_i_reg_n_0 : STD_LOGIC;
  signal adc1_restart_pending : STD_LOGIC;
  signal adc2_drpaddr_por : STD_LOGIC_VECTOR ( 10 to 10 );
  signal adc2_drpdi_por : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc2_drpen_por : STD_LOGIC;
  signal adc2_drpen_tc : STD_LOGIC;
  signal adc2_drprdy_por : STD_LOGIC;
  signal adc2_drprdy_tc : STD_LOGIC;
  signal adc2_drpwe_por : STD_LOGIC;
  signal adc2_por_gnt : STD_LOGIC;
  signal adc2_por_req : STD_LOGIC;
  signal adc2_restart_i_reg_n_0 : STD_LOGIC;
  signal adc2_restart_pending : STD_LOGIC;
  signal adc3_drpaddr_por : STD_LOGIC_VECTOR ( 10 to 10 );
  signal adc3_drpaddr_tc : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal adc3_drpdi_por : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc3_drpdi_tc : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc3_drpen_por : STD_LOGIC;
  signal adc3_drpen_tc : STD_LOGIC;
  signal adc3_drprdy_por : STD_LOGIC;
  signal adc3_drprdy_tc : STD_LOGIC;
  signal adc3_drpwe_por : STD_LOGIC;
  signal adc3_por_gnt : STD_LOGIC;
  signal adc3_por_req : STD_LOGIC;
  signal adc3_restart_i_reg_n_0 : STD_LOGIC;
  signal adc3_restart_pending : STD_LOGIC;
  signal bgt_fsm_dac_n_0 : STD_LOGIC;
  signal bgt_fsm_dac_n_10 : STD_LOGIC;
  signal bgt_fsm_dac_n_11 : STD_LOGIC;
  signal bgt_fsm_dac_n_12 : STD_LOGIC;
  signal bgt_fsm_dac_n_13 : STD_LOGIC;
  signal bgt_fsm_dac_n_14 : STD_LOGIC;
  signal bgt_fsm_dac_n_2 : STD_LOGIC;
  signal bgt_fsm_dac_n_9 : STD_LOGIC;
  signal bgt_sm_start_dac : STD_LOGIC;
  signal dac0_bgt_reset_i : STD_LOGIC;
  signal dac0_drpaddr_por : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal dac0_drpaddr_tc : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal dac0_drpdi_por : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dac0_drpen_por : STD_LOGIC;
  signal dac0_drprdy_por : STD_LOGIC;
  signal dac0_drprdy_tc : STD_LOGIC;
  signal dac0_drpwe_por : STD_LOGIC;
  signal dac0_end_stage_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal dac0_por_gnt : STD_LOGIC;
  signal dac0_por_req : STD_LOGIC;
  signal dac0_restart_i_reg_n_0 : STD_LOGIC;
  signal dac0_restart_pending : STD_LOGIC;
  signal dac0_sm_reset_i_0 : STD_LOGIC;
  signal dac0_start_stage_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal dac1_drpaddr_por : STD_LOGIC_VECTOR ( 10 to 10 );
  signal dac1_drpdi_por : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dac1_drpdi_tc : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dac1_drpen_por : STD_LOGIC;
  signal dac1_drpen_tc : STD_LOGIC;
  signal dac1_drprdy_por : STD_LOGIC;
  signal dac1_drprdy_tc : STD_LOGIC;
  signal dac1_drpwe_por : STD_LOGIC;
  signal dac1_por_gnt : STD_LOGIC;
  signal dac1_por_req : STD_LOGIC;
  signal dac1_restart_i_reg_n_0 : STD_LOGIC;
  signal dac1_restart_pending : STD_LOGIC;
  signal dac_bgt_gnt : STD_LOGIC;
  signal dac_bgt_req : STD_LOGIC;
  signal dac_drp_addr_bgt : STD_LOGIC_VECTOR ( 10 downto 5 );
  signal dac_drp_den_bgt : STD_LOGIC;
  signal dac_drp_di_bgt : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dac_drp_rdy_bgt : STD_LOGIC;
  signal dac_drp_wen_bgt : STD_LOGIC;
  signal drp_arbiter_adc0_n_34 : STD_LOGIC;
  signal drp_arbiter_adc0_n_35 : STD_LOGIC;
  signal drp_arbiter_adc0_n_36 : STD_LOGIC;
  signal drp_arbiter_adc0_n_37 : STD_LOGIC;
  signal drp_arbiter_adc0_n_38 : STD_LOGIC;
  signal drp_arbiter_adc0_n_39 : STD_LOGIC;
  signal drp_arbiter_adc0_n_7 : STD_LOGIC;
  signal drp_arbiter_adc1_n_14 : STD_LOGIC;
  signal drp_arbiter_adc1_n_15 : STD_LOGIC;
  signal drp_arbiter_adc1_n_34 : STD_LOGIC;
  signal drp_arbiter_adc1_n_36 : STD_LOGIC;
  signal drp_arbiter_adc1_n_37 : STD_LOGIC;
  signal drp_arbiter_adc2_n_34 : STD_LOGIC;
  signal drp_arbiter_adc2_n_35 : STD_LOGIC;
  signal drp_arbiter_adc2_n_36 : STD_LOGIC;
  signal drp_arbiter_adc2_n_37 : STD_LOGIC;
  signal drp_arbiter_adc2_n_38 : STD_LOGIC;
  signal drp_arbiter_adc2_n_7 : STD_LOGIC;
  signal drp_arbiter_adc3_n_31 : STD_LOGIC;
  signal drp_arbiter_adc3_n_32 : STD_LOGIC;
  signal drp_arbiter_adc3_n_33 : STD_LOGIC;
  signal drp_arbiter_adc3_n_35 : STD_LOGIC;
  signal drp_arbiter_dac0_n_37 : STD_LOGIC;
  signal drp_arbiter_dac0_n_39 : STD_LOGIC;
  signal drp_arbiter_dac0_n_41 : STD_LOGIC;
  signal drp_arbiter_dac0_n_43 : STD_LOGIC;
  signal drp_arbiter_dac0_n_44 : STD_LOGIC;
  signal drp_arbiter_dac0_n_45 : STD_LOGIC;
  signal drp_arbiter_dac1_n_35 : STD_LOGIC;
  signal drp_arbiter_dac1_n_36 : STD_LOGIC;
  signal drp_arbiter_dac1_n_37 : STD_LOGIC;
  signal drp_arbiter_dac1_n_38 : STD_LOGIC;
  signal drp_arbiter_dac1_n_39 : STD_LOGIC;
  signal drp_arbiter_dac1_n_7 : STD_LOGIC;
  signal drp_wen : STD_LOGIC;
  signal fsm_cs : STD_LOGIC_VECTOR ( 2 to 2 );
  signal fsm_cs_0 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal fsm_cs_1 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal fsm_cs_2 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal instr_dac0 : STD_LOGIC_VECTOR ( 32 downto 2 );
  signal mem_addr_dac0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal mem_data_dac0 : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \mem_data_dac0[0]_i_1_n_0\ : STD_LOGIC;
  signal \mem_data_dac0[18]_i_1_n_0\ : STD_LOGIC;
  signal \mem_data_dac0[1]_i_1_n_0\ : STD_LOGIC;
  signal \mem_data_dac0[21]_i_1_n_0\ : STD_LOGIC;
  signal \mem_data_dac0[4]_i_1_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal p_0_in1_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal por_fsm_adc0_n_6 : STD_LOGIC;
  signal por_fsm_adc1_n_6 : STD_LOGIC;
  signal por_fsm_adc2_n_6 : STD_LOGIC;
  signal por_fsm_adc3_n_6 : STD_LOGIC;
  signal por_fsm_dac0_n_24 : STD_LOGIC;
  signal por_fsm_dac0_n_25 : STD_LOGIC;
  signal por_fsm_dac0_n_26 : STD_LOGIC;
  signal por_fsm_dac0_n_27 : STD_LOGIC;
  signal por_fsm_dac0_n_28 : STD_LOGIC;
  signal por_fsm_dac0_n_29 : STD_LOGIC;
  signal por_fsm_dac0_n_31 : STD_LOGIC;
  signal por_fsm_dac0_n_33 : STD_LOGIC;
  signal por_fsm_dac1_n_6 : STD_LOGIC;
  signal tc_enable : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal tc_enable_reg0 : STD_LOGIC;
  signal tc_enable_reg014_out : STD_LOGIC;
  signal tc_enable_reg017_out : STD_LOGIC;
  signal tc_enable_reg020_out : STD_LOGIC;
  signal tc_enable_reg023_out : STD_LOGIC;
  signal tc_enable_reg026_out : STD_LOGIC;
  signal tc_enable_reg1 : STD_LOGIC;
  signal tc_enable_reg112_in : STD_LOGIC;
  signal tc_enable_reg115_in : STD_LOGIC;
  signal tc_enable_reg118_in : STD_LOGIC;
  signal tc_enable_reg121_in : STD_LOGIC;
  signal tc_enable_reg124_in : STD_LOGIC;
  signal tc_gnt_adc1 : STD_LOGIC;
  signal tc_gnt_adc2 : STD_LOGIC;
  signal tc_gnt_adc3 : STD_LOGIC;
  signal tc_gnt_dac1 : STD_LOGIC;
  signal tc_req_adc0 : STD_LOGIC;
  signal tc_req_adc1 : STD_LOGIC;
  signal tc_req_adc2 : STD_LOGIC;
  signal tc_req_adc3 : STD_LOGIC;
  signal tc_req_dac0 : STD_LOGIC;
  signal tc_req_dac1 : STD_LOGIC;
  signal tile_config_done : STD_LOGIC;
  signal tile_config_n_115 : STD_LOGIC;
  signal tile_config_n_116 : STD_LOGIC;
  signal tile_config_n_117 : STD_LOGIC;
  signal tile_config_n_12 : STD_LOGIC;
  signal tile_config_n_13 : STD_LOGIC;
  signal tile_config_n_14 : STD_LOGIC;
  signal tile_config_n_15 : STD_LOGIC;
  signal tile_config_n_16 : STD_LOGIC;
  signal tile_config_n_17 : STD_LOGIC;
  signal tile_config_n_171 : STD_LOGIC;
  signal tile_config_n_172 : STD_LOGIC;
  signal tile_config_n_173 : STD_LOGIC;
  signal tile_config_n_174 : STD_LOGIC;
  signal tile_config_n_175 : STD_LOGIC;
  signal tile_config_n_176 : STD_LOGIC;
  signal tile_config_n_18 : STD_LOGIC;
  signal tile_config_n_19 : STD_LOGIC;
  signal tile_config_n_20 : STD_LOGIC;
  signal tile_config_n_21 : STD_LOGIC;
  signal tile_config_n_22 : STD_LOGIC;
  signal tile_config_n_23 : STD_LOGIC;
  signal tile_config_n_24 : STD_LOGIC;
  signal tile_config_n_25 : STD_LOGIC;
  signal tile_config_n_26 : STD_LOGIC;
  signal tile_config_n_27 : STD_LOGIC;
  signal tile_config_n_28 : STD_LOGIC;
  signal tile_config_n_29 : STD_LOGIC;
  signal tile_config_n_30 : STD_LOGIC;
  signal tile_config_n_31 : STD_LOGIC;
  signal tile_config_n_32 : STD_LOGIC;
  signal tile_config_n_33 : STD_LOGIC;
  signal tile_config_n_34 : STD_LOGIC;
  signal tile_config_n_35 : STD_LOGIC;
  signal tile_config_n_36 : STD_LOGIC;
  signal tile_config_n_37 : STD_LOGIC;
  signal tile_config_n_38 : STD_LOGIC;
  signal tile_config_n_39 : STD_LOGIC;
  signal tile_config_n_40 : STD_LOGIC;
  signal tile_config_n_41 : STD_LOGIC;
  signal tile_config_n_42 : STD_LOGIC;
  signal tile_config_n_43 : STD_LOGIC;
  signal tile_config_n_44 : STD_LOGIC;
  signal tile_config_n_45 : STD_LOGIC;
  signal tile_config_n_46 : STD_LOGIC;
  signal tile_config_n_47 : STD_LOGIC;
  signal tile_config_n_48 : STD_LOGIC;
  signal tile_config_n_49 : STD_LOGIC;
  signal tile_config_n_50 : STD_LOGIC;
  signal tile_config_n_51 : STD_LOGIC;
  signal tile_config_n_52 : STD_LOGIC;
  signal tile_config_n_53 : STD_LOGIC;
  signal tile_config_n_54 : STD_LOGIC;
  signal tile_config_n_55 : STD_LOGIC;
  signal tile_config_n_56 : STD_LOGIC;
  signal tile_config_n_57 : STD_LOGIC;
  signal tile_config_n_58 : STD_LOGIC;
  signal tile_config_n_59 : STD_LOGIC;
  signal tile_config_n_60 : STD_LOGIC;
  signal tile_config_n_61 : STD_LOGIC;
  signal tile_config_n_62 : STD_LOGIC;
  signal tile_config_n_63 : STD_LOGIC;
  signal tile_config_n_64 : STD_LOGIC;
  signal tile_config_n_65 : STD_LOGIC;
  signal tile_config_n_7 : STD_LOGIC;
  signal tile_config_n_70 : STD_LOGIC;
  signal tile_config_n_71 : STD_LOGIC;
  signal tile_config_n_72 : STD_LOGIC;
  signal tile_config_n_73 : STD_LOGIC;
  signal tile_config_n_78 : STD_LOGIC;
  signal tile_config_n_79 : STD_LOGIC;
  signal tile_config_n_8 : STD_LOGIC;
  signal tile_config_n_84 : STD_LOGIC;
  signal tile_config_n_85 : STD_LOGIC;
  signal tile_config_n_90 : STD_LOGIC;
  signal tile_config_n_91 : STD_LOGIC;
  signal tile_config_n_92 : STD_LOGIC;
  signal tile_config_n_93 : STD_LOGIC;
  signal tile_index : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal trim_code_dac : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^user_drp_drdy_reg_1\ : STD_LOGIC;
  signal \^user_drp_drdy_reg_3\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mem_data_dac0[0]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \mem_data_dac0[18]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \mem_data_dac0[1]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \mem_data_dac0[21]_i_1\ : label is "soft_lutpair228";
begin
  \FSM_sequential_fsm_cs_reg[0]_2\ <= \^fsm_sequential_fsm_cs_reg[0]_2\;
  \FSM_sequential_fsm_cs_reg[0]_4\ <= \^fsm_sequential_fsm_cs_reg[0]_4\;
  user_drp_drdy_reg_1 <= \^user_drp_drdy_reg_1\;
  user_drp_drdy_reg_3 <= \^user_drp_drdy_reg_3\;
adc0_restart_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_n_176,
      Q => adc0_restart_i_reg_n_0,
      R => '0'
    );
adc0_restart_pending_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_n_54,
      Q => adc0_restart_pending,
      R => por_sm_reset
    );
adc1_restart_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_n_175,
      Q => adc1_restart_i_reg_n_0,
      R => '0'
    );
adc1_restart_pending_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_n_55,
      Q => adc1_restart_pending,
      R => por_sm_reset
    );
adc2_restart_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_n_174,
      Q => adc2_restart_i_reg_n_0,
      R => '0'
    );
adc2_restart_pending_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_n_56,
      Q => adc2_restart_pending,
      R => por_sm_reset
    );
adc3_restart_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_n_173,
      Q => adc3_restart_i_reg_n_0,
      R => '0'
    );
adc3_restart_pending_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_n_57,
      Q => adc3_restart_pending,
      R => por_sm_reset
    );
bgt_fsm_dac: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_bgt_fsm
     port map (
      Q(0) => p_1_in,
      bgt_sm_start_dac => bgt_sm_start_dac,
      dac0_bgt_reset_i => dac0_bgt_reset_i,
      dac0_do_mon(7 downto 1) => dac0_do_mon(15 downto 9),
      dac0_do_mon(0) => dac0_do_mon(0),
      dac0_por_req => dac0_por_req,
      dac0_sm_reset_i_0 => dac0_sm_reset_i_0,
      dac_bgt_gnt => dac_bgt_gnt,
      dac_bgt_req => dac_bgt_req,
      dac_drp_rdy_bgt => dac_drp_rdy_bgt,
      drp_addr(2) => dac_drp_addr_bgt(10),
      drp_addr(1 downto 0) => dac_drp_addr_bgt(6 downto 5),
      drp_den => dac_drp_den_bgt,
      drp_di(15 downto 0) => dac_drp_di_bgt(15 downto 0),
      drp_req_reg_0 => bgt_fsm_dac_n_0,
      drp_wen => dac_drp_wen_bgt,
      \drpdi_por_reg[9]\ => por_fsm_dac0_n_33,
      \drpdi_por_reg[9]_0\ => por_fsm_dac0_n_26,
      mem_data_dac0(2 downto 1) => mem_data_dac0(25 downto 24),
      mem_data_dac0(0) => mem_data_dac0(19),
      \mem_data_dac0_reg[19]\ => bgt_fsm_dac_n_2,
      p_5_in => p_5_in,
      s_axi_aclk => s_axi_aclk,
      \syncstages_ff_reg[3]\ => bgt_fsm_dac_n_9,
      \timer_125ns_count_reg[0]_0\ => power_ok_r_reg,
      trim_code(5 downto 0) => trim_code_dac(5 downto 0),
      \trim_code_reg[0]_0\ => bgt_fsm_dac_n_12,
      \trim_code_reg[1]_0\ => bgt_fsm_dac_n_11,
      \trim_code_reg[3]_0\ => bgt_fsm_dac_n_10,
      \trim_code_reg[4]_0\ => bgt_fsm_dac_n_14,
      \trim_code_reg[5]_0\ => bgt_fsm_dac_n_13,
      wait_event_reg => clocks_ok_r_reg,
      wait_event_reg_0 => por_fsm_dac0_n_31
    );
\dac0_end_stage_r_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => \dac0_end_stage_r_reg[0]_0\,
      D => p_44_in(0),
      Q => dac0_end_stage_r(0),
      S => p_0_in1_in
    );
\dac0_end_stage_r_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => \dac0_end_stage_r_reg[0]_0\,
      D => p_44_in(1),
      Q => dac0_end_stage_r(1),
      S => p_0_in1_in
    );
\dac0_end_stage_r_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => \dac0_end_stage_r_reg[0]_0\,
      D => p_44_in(2),
      Q => dac0_end_stage_r(2),
      S => p_0_in1_in
    );
\dac0_end_stage_r_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => \dac0_end_stage_r_reg[0]_0\,
      D => p_44_in(3),
      Q => dac0_end_stage_r(3),
      S => p_0_in1_in
    );
dac0_restart_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_n_172,
      Q => dac0_restart_i_reg_n_0,
      R => '0'
    );
dac0_restart_pending_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_n_58,
      Q => dac0_restart_pending,
      R => por_sm_reset
    );
\dac0_start_stage_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \dac0_end_stage_r_reg[0]_0\,
      D => p_44_in(4),
      Q => dac0_start_stage_r(0),
      R => p_0_in1_in
    );
\dac0_start_stage_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \dac0_end_stage_r_reg[0]_0\,
      D => p_44_in(5),
      Q => dac0_start_stage_r(1),
      R => p_0_in1_in
    );
\dac0_start_stage_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \dac0_end_stage_r_reg[0]_0\,
      D => p_44_in(6),
      Q => dac0_start_stage_r(2),
      R => p_0_in1_in
    );
\dac0_start_stage_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \dac0_end_stage_r_reg[0]_0\,
      D => p_44_in(7),
      Q => dac0_start_stage_r(3),
      R => p_0_in1_in
    );
dac1_restart_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_n_171,
      Q => dac1_restart_i_reg_n_0,
      R => '0'
    );
dac1_restart_pending_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_n_59,
      Q => dac1_restart_pending,
      R => por_sm_reset
    );
drp_arbiter_adc0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_arbiter
     port map (
      E(0) => drp_arbiter_adc0_n_39,
      \FSM_onehot_state_reg[2]\(1 downto 0) => \FSM_onehot_state_reg[2]_1\(1 downto 0),
      \FSM_sequential_fsm_cs_reg[0]_0\ => \FSM_sequential_fsm_cs_reg[0]_1\,
      \FSM_sequential_fsm_cs_reg[0]_1\ => drp_arbiter_adc0_n_34,
      \FSM_sequential_fsm_cs_reg[1]_0\ => drp_arbiter_adc0_n_37,
      \FSM_sequential_fsm_cs_reg[2]_0\(0) => \FSM_sequential_fsm_cs_reg[2]_0\(0),
      \FSM_sequential_fsm_cs_reg[2]_1\ => \FSM_sequential_fsm_cs_reg[2]_4\,
      \FSM_sequential_fsm_cs_reg[2]_2\ => drp_arbiter_adc0_n_35,
      \FSM_sequential_fsm_cs_reg[2]_3\ => drp_arbiter_adc0_n_36,
      \FSM_sequential_tc_sm_state[2]_i_5\ => tc_gnt_adc1,
      Q(0) => fsm_cs(2),
      access_type_reg => access_type_reg,
      adc0_daddr_mon(6 downto 3) => adc0_daddr_mon(10 downto 7),
      adc0_daddr_mon(2) => adc0_daddr_mon(5),
      adc0_daddr_mon(1) => adc0_daddr_mon(2),
      adc0_daddr_mon(0) => adc0_daddr_mon(0),
      adc0_di_mon(15 downto 0) => adc0_di_mon(15 downto 0),
      \adc0_di_mon[1]_INST_0_0\(0) => tile_index(0),
      \adc0_di_mon[1]_INST_0_1\ => tile_config_n_25,
      \adc0_di_mon[1]_INST_0_2\ => tile_config_n_70,
      adc0_dreq_mon => adc0_dreq_mon,
      adc0_drp_we => adc0_drp_we,
      adc0_drpaddr_por(0) => adc0_drpaddr_por(10),
      adc0_drpaddr_tc(2) => adc0_drpaddr_tc(5),
      adc0_drpaddr_tc(1) => adc0_drpaddr_tc(2),
      adc0_drpaddr_tc(0) => adc0_drpaddr_tc(0),
      adc0_drpdi_tc(13 downto 1) => adc0_drpdi_tc(15 downto 3),
      adc0_drpdi_tc(0) => adc0_drpdi_tc(0),
      adc0_drpen_por => adc0_drpen_por,
      adc0_drpen_tc => adc0_drpen_tc,
      adc0_drprdy_por => adc0_drprdy_por,
      adc0_drprdy_tc => adc0_drprdy_tc,
      adc0_drpwe_por => adc0_drpwe_por,
      adc0_por_gnt => adc0_por_gnt,
      adc0_por_req => adc0_por_req,
      adc0_reset_i => adc0_reset_i,
      bank10_write => bank10_write,
      drp_RdAck_r_reg => drp_RdAck_r_reg,
      drp_RdAck_r_reg_0 => \^fsm_sequential_fsm_cs_reg[0]_2\,
      drp_RdAck_r_reg_1 => \^user_drp_drdy_reg_1\,
      drp_RdAck_r_reg_2 => drp_RdAck_r_reg_2,
      \drp_drdy_r_reg[0]_0\ => tile_config_n_72,
      drpwe_por_reg => drpwe_por_reg,
      dummy_read_gnt_held_reg_0 => dummy_read_gnt_held_reg_0,
      dummy_read_req_reg_0 => dummy_read_req_reg_0,
      dummy_read_req_reg_1 => drp_arbiter_dac1_n_7,
      \rdata_reg[0]\(0) => por_fsm_adc0_n_6,
      \rdata_reg[15]\(15 downto 0) => adc0_drpdi_por(15 downto 0),
      \rdata_reg[15]_0\(15 downto 0) => \rdata_reg[15]\(15 downto 0),
      \rdata_reg[15]_1\(6 downto 3) => \rdata_reg[15]_0\(10 downto 7),
      \rdata_reg[15]_1\(2) => \rdata_reg[15]_0\(5),
      \rdata_reg[15]_1\(1) => \rdata_reg[15]_0\(2),
      \rdata_reg[15]_1\(0) => \rdata_reg[15]_0\(0),
      \rdata_reg[15]_2\ => tile_config_n_71,
      s_axi_aclk => s_axi_aclk,
      tc_enable(2 downto 0) => tc_enable(2 downto 0),
      tc_req_adc0 => tc_req_adc0,
      tile_config_drp_arb_gnt => tc_gnt_adc2,
      tile_config_drp_arb_gnt_reg_0 => drp_arbiter_adc0_n_38,
      user_drp_drdy_reg_0 => user_drp_drdy_reg_0,
      user_drp_drdy_reg_1 => drp_arbiter_adc0_n_7,
      user_drp_drdy_reg_2(0) => p_0_in1_in,
      user_drp_drdy_reg_3 => adc0_restart_i_reg_n_0
    );
drp_arbiter_adc1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_arbiter_27
     port map (
      E(0) => drp_arbiter_adc1_n_37,
      \FSM_onehot_state_reg[2]\(1 downto 0) => \FSM_onehot_state_reg[2]_2\(1 downto 0),
      \FSM_sequential_fsm_cs_reg[0]_0\ => drp_arbiter_adc1_n_14,
      \FSM_sequential_fsm_cs_reg[0]_1\ => \^fsm_sequential_fsm_cs_reg[0]_2\,
      \FSM_sequential_fsm_cs_reg[1]_0\ => drp_arbiter_adc1_n_36,
      \FSM_sequential_fsm_cs_reg[2]_0\(0) => \FSM_sequential_fsm_cs_reg[2]_1\(0),
      \FSM_sequential_fsm_cs_reg[2]_1\ => drp_arbiter_adc1_n_15,
      \FSM_sequential_fsm_cs_reg[2]_2\ => \FSM_sequential_fsm_cs_reg[2]_5\,
      \FSM_sequential_fsm_cs_reg[2]_3\ => drp_arbiter_adc1_n_34,
      Q(0) => fsm_cs_0(2),
      adc1_daddr_mon(6 downto 3) => adc1_daddr_mon(10 downto 7),
      adc1_daddr_mon(2) => adc1_daddr_mon(5),
      adc1_daddr_mon(1) => adc1_daddr_mon(2),
      adc1_daddr_mon(0) => adc1_daddr_mon(0),
      adc1_di_mon(15 downto 0) => adc1_di_mon(15 downto 0),
      \adc1_di_mon[1]_INST_0_0\(0) => tile_index(0),
      \adc1_di_mon[1]_INST_0_1\ => tile_config_n_25,
      adc1_dreq_mon => adc1_dreq_mon,
      adc1_drp_we => adc1_drp_we,
      adc1_drpaddr_por(0) => adc1_drpaddr_por(10),
      adc1_drpdi_tc(13 downto 1) => adc1_drpdi_tc(15 downto 3),
      adc1_drpdi_tc(0) => adc1_drpdi_tc(0),
      adc1_drpen_por => adc1_drpen_por,
      adc1_drpen_tc => adc1_drpen_tc,
      adc1_drprdy_por => adc1_drprdy_por,
      adc1_drprdy_tc => adc1_drprdy_tc,
      adc1_drpwe_por => adc1_drpwe_por,
      adc1_por_gnt => adc1_por_gnt,
      adc1_por_req => adc1_por_req,
      bank12_write => bank12_write,
      \drp_drdy_r_reg[0]_0\ => tile_config_n_78,
      drpwe_por_reg => drpwe_por_reg_0,
      dummy_read_gnt_held_reg_0 => dummy_read_gnt_held_reg_1,
      dummy_read_req_reg_0 => dummy_read_req_reg_0,
      dummy_read_req_reg_1 => drp_arbiter_dac1_n_7,
      p_2_in => p_2_in,
      \rdata_reg[0]\(0) => por_fsm_adc1_n_6,
      \rdata_reg[15]\(6 downto 3) => \rdata_reg[15]_0\(10 downto 7),
      \rdata_reg[15]\(2) => \rdata_reg[15]_0\(5),
      \rdata_reg[15]\(1) => \rdata_reg[15]_0\(2),
      \rdata_reg[15]\(0) => \rdata_reg[15]_0\(0),
      \rdata_reg[15]_0\ => tile_config_n_73,
      \rdata_reg[15]_1\ => tile_config_n_70,
      \rdata_reg[15]_2\ => tile_config_n_115,
      \rdata_reg[15]_3\ => tile_config_n_116,
      \rdata_reg[15]_4\ => tile_config_n_117,
      \rdata_reg[15]_5\(15 downto 0) => adc1_drpdi_por(15 downto 0),
      \rdata_reg[15]_6\(15 downto 0) => \rdata_reg[15]\(15 downto 0),
      s_axi_aclk => s_axi_aclk,
      tc_req_adc1 => tc_req_adc1,
      tile_config_drp_arb_gnt_reg_0 => tc_gnt_adc1,
      user_drp_drdy_reg_0 => \^user_drp_drdy_reg_1\,
      user_drp_drdy_reg_1(0) => p_0_in1_in,
      user_drp_drdy_reg_2 => adc1_restart_i_reg_n_0
    );
drp_arbiter_adc2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_arbiter_28
     port map (
      E(0) => drp_arbiter_adc2_n_38,
      \FSM_onehot_state_reg[2]\(1 downto 0) => \FSM_onehot_state_reg[2]_3\(1 downto 0),
      \FSM_sequential_fsm_cs_reg[0]_0\ => \FSM_sequential_fsm_cs_reg[0]_3\,
      \FSM_sequential_fsm_cs_reg[0]_1\ => drp_arbiter_adc2_n_34,
      \FSM_sequential_fsm_cs_reg[1]_0\ => drp_arbiter_adc2_n_37,
      \FSM_sequential_fsm_cs_reg[2]_0\(0) => \FSM_sequential_fsm_cs_reg[2]_2\(0),
      \FSM_sequential_fsm_cs_reg[2]_1\ => \FSM_sequential_fsm_cs_reg[2]_6\,
      \FSM_sequential_fsm_cs_reg[2]_2\ => drp_arbiter_adc2_n_35,
      \FSM_sequential_fsm_cs_reg[2]_3\ => drp_arbiter_adc2_n_36,
      Q(0) => fsm_cs_1(2),
      adc2_daddr_mon(6 downto 3) => adc2_daddr_mon(10 downto 7),
      adc2_daddr_mon(2) => adc2_daddr_mon(5),
      adc2_daddr_mon(1) => adc2_daddr_mon(2),
      adc2_daddr_mon(0) => adc2_daddr_mon(0),
      adc2_di_mon(15 downto 0) => adc2_di_mon(15 downto 0),
      \adc2_di_mon[1]_INST_0_0\ => tile_config_n_25,
      \adc2_di_mon[1]_INST_0_1\ => tile_config_n_53,
      adc2_dreq_mon => adc2_dreq_mon,
      adc2_drp_we => adc2_drp_we,
      adc2_drpaddr_por(0) => adc2_drpaddr_por(10),
      adc2_drpen_por => adc2_drpen_por,
      adc2_drpen_tc => adc2_drpen_tc,
      adc2_drprdy_por => adc2_drprdy_por,
      adc2_drprdy_tc => adc2_drprdy_tc,
      adc2_drpwe_por => adc2_drpwe_por,
      adc2_por_gnt => adc2_por_gnt,
      adc2_por_req => adc2_por_req,
      bank14_write => bank14_write,
      drp_RdAck_r_reg => drp_RdAck_r_reg_3,
      drp_RdAck_r_reg_0 => \^fsm_sequential_fsm_cs_reg[0]_4\,
      drp_RdAck_r_reg_1 => \^user_drp_drdy_reg_3\,
      drp_RdAck_r_reg_2 => drp_RdAck_r_reg_4,
      \drp_drdy_r_reg[0]_0\ => tile_config_n_79,
      drpwe_por_reg => drpwe_por_reg_1,
      dummy_read_gnt_held_reg_0 => dummy_read_gnt_held_reg_2,
      dummy_read_req_reg_0 => dummy_read_req_reg_0,
      dummy_read_req_reg_1 => drp_arbiter_dac1_n_7,
      p_3_in => p_3_in,
      \rdata_reg[0]\(0) => por_fsm_adc2_n_6,
      \rdata_reg[15]\(6 downto 3) => \rdata_reg[15]_0\(10 downto 7),
      \rdata_reg[15]\(2) => \rdata_reg[15]_0\(5),
      \rdata_reg[15]\(1) => \rdata_reg[15]_0\(2),
      \rdata_reg[15]\(0) => \rdata_reg[15]_0\(0),
      \rdata_reg[15]_0\ => tile_config_n_36,
      \rdata_reg[15]_1\ => tile_config_n_37,
      \rdata_reg[15]_10\ => tile_config_n_43,
      \rdata_reg[15]_11\ => tile_config_n_44,
      \rdata_reg[15]_12\ => tile_config_n_45,
      \rdata_reg[15]_13\ => tile_config_n_46,
      \rdata_reg[15]_14\ => tile_config_n_47,
      \rdata_reg[15]_15\ => tile_config_n_48,
      \rdata_reg[15]_16\ => tile_config_n_49,
      \rdata_reg[15]_17\ => tile_config_n_50,
      \rdata_reg[15]_18\ => tile_config_n_51,
      \rdata_reg[15]_19\ => tile_config_n_52,
      \rdata_reg[15]_2\ => tile_config_n_38,
      \rdata_reg[15]_3\ => tile_config_n_84,
      \rdata_reg[15]_4\(15 downto 0) => adc2_drpdi_por(15 downto 0),
      \rdata_reg[15]_5\(15 downto 0) => \rdata_reg[15]\(15 downto 0),
      \rdata_reg[15]_6\ => tile_config_n_39,
      \rdata_reg[15]_7\ => tile_config_n_40,
      \rdata_reg[15]_8\ => tile_config_n_41,
      \rdata_reg[15]_9\ => tile_config_n_42,
      s_axi_aclk => s_axi_aclk,
      tc_req_adc2 => tc_req_adc2,
      tile_config_drp_arb_gnt => tc_gnt_adc2,
      tile_index(0) => tile_index(1),
      user_drp_drdy_reg_0 => user_drp_drdy_reg_2,
      user_drp_drdy_reg_1 => drp_arbiter_adc2_n_7,
      user_drp_drdy_reg_2(0) => p_0_in1_in,
      user_drp_drdy_reg_3 => adc2_restart_i_reg_n_0
    );
drp_arbiter_adc3: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_arbiter_29
     port map (
      E(0) => drp_arbiter_adc3_n_35,
      \FSM_onehot_state_reg[2]\(1 downto 0) => \FSM_onehot_state_reg[2]_4\(1 downto 0),
      \FSM_sequential_fsm_cs_reg[0]_0\ => drp_arbiter_adc3_n_31,
      \FSM_sequential_fsm_cs_reg[0]_1\ => \^fsm_sequential_fsm_cs_reg[0]_4\,
      \FSM_sequential_fsm_cs_reg[2]_0\(0) => \FSM_sequential_fsm_cs_reg[2]_3\(0),
      \FSM_sequential_fsm_cs_reg[2]_1\ => \FSM_sequential_fsm_cs_reg[2]_7\,
      \FSM_sequential_fsm_cs_reg[2]_2\ => drp_arbiter_adc3_n_32,
      \FSM_sequential_fsm_cs_reg[2]_3\ => drp_arbiter_adc3_n_33,
      Q(15 downto 0) => adc3_drpdi_por(15 downto 0),
      adc3_daddr_mon(6 downto 3) => adc3_daddr_mon(10 downto 7),
      adc3_daddr_mon(2) => adc3_daddr_mon(5),
      adc3_daddr_mon(1) => adc3_daddr_mon(2),
      adc3_daddr_mon(0) => adc3_daddr_mon(0),
      adc3_di_mon(15 downto 0) => adc3_di_mon(15 downto 0),
      adc3_dreq_mon => adc3_dreq_mon,
      adc3_drp_we => adc3_drp_we,
      adc3_drpaddr_por(0) => adc3_drpaddr_por(10),
      adc3_drpaddr_tc(2) => adc3_drpaddr_tc(5),
      adc3_drpaddr_tc(1) => adc3_drpaddr_tc(2),
      adc3_drpaddr_tc(0) => adc3_drpaddr_tc(0),
      adc3_drpdi_tc(13 downto 1) => adc3_drpdi_tc(15 downto 3),
      adc3_drpdi_tc(0) => adc3_drpdi_tc(0),
      adc3_drpen_por => adc3_drpen_por,
      adc3_drpen_tc => adc3_drpen_tc,
      adc3_drprdy_por => adc3_drprdy_por,
      adc3_drprdy_tc => adc3_drprdy_tc,
      adc3_drpwe_por => adc3_drpwe_por,
      adc3_por_gnt => adc3_por_gnt,
      adc3_por_req => adc3_por_req,
      bank16_write => bank16_write,
      drpwe_por_reg => drpwe_por_reg_2,
      dummy_read_gnt_held_reg_0 => dummy_read_gnt_held_reg_3,
      dummy_read_req_reg_0 => dummy_read_req_reg_0,
      dummy_read_req_reg_1 => drp_arbiter_dac1_n_7,
      p_4_in => p_4_in,
      \rdata_reg[0]\(0) => por_fsm_adc3_n_6,
      \rdata_reg[15]\(15 downto 0) => \rdata_reg[15]\(15 downto 0),
      \rdata_reg[15]_0\ => tile_config_n_85,
      \rdata_reg[15]_1\(6 downto 3) => \rdata_reg[15]_0\(10 downto 7),
      \rdata_reg[15]_1\(2) => \rdata_reg[15]_0\(5),
      \rdata_reg[15]_1\(1) => \rdata_reg[15]_0\(2),
      \rdata_reg[15]_1\(0) => \rdata_reg[15]_0\(0),
      \rdata_reg[15]_2\ => tile_config_n_90,
      s_axi_aclk => s_axi_aclk,
      tc_gnt_adc3 => tc_gnt_adc3,
      tc_req_adc3 => tc_req_adc3,
      user_drp_drdy_reg_0 => \^user_drp_drdy_reg_3\,
      user_drp_drdy_reg_1(0) => p_0_in1_in,
      user_drp_drdy_reg_2 => adc3_restart_i_reg_n_0
    );
drp_arbiter_dac0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_arbiter_30
     port map (
      D(0) => D(0),
      E(0) => drp_arbiter_dac0_n_44,
      \FSM_onehot_state_reg[2]\(1 downto 0) => \FSM_onehot_state_reg[2]\(1 downto 0),
      \FSM_sequential_fsm_cs_reg[0]_0\ => \FSM_sequential_fsm_cs_reg[0]\,
      \FSM_sequential_fsm_cs_reg[0]_1\ => drp_arbiter_dac0_n_39,
      \FSM_sequential_fsm_cs_reg[1]_0\ => \FSM_sequential_fsm_cs_reg[1]\,
      \FSM_sequential_fsm_cs_reg[1]_1\ => bgt_fsm_dac_n_0,
      \FSM_sequential_fsm_cs_reg[1]_2\ => \FSM_sequential_fsm_cs_reg[1]_0\,
      \FSM_sequential_fsm_cs_reg[2]_0\ => drp_arbiter_dac0_n_37,
      Q(0) => Q(0),
      access_type_reg => drp_arbiter_dac0_n_41,
      access_type_reg_0 => access_type_reg_0,
      bank2_write => bank2_write,
      dac0_daddr_mon(10 downto 0) => dac0_daddr_mon(10 downto 0),
      dac0_den_mon => dac0_den_mon,
      dac0_dgnt_mon => dac0_dgnt_mon,
      dac0_di_mon(15 downto 0) => dac0_di_mon(15 downto 0),
      dac0_drpaddr_tc(1) => dac0_drpaddr_tc(4),
      dac0_drpaddr_tc(0) => dac0_drpaddr_tc(2),
      dac0_drpen_por => dac0_drpen_por,
      dac0_drprdy_por => dac0_drprdy_por,
      dac0_drprdy_tc => dac0_drprdy_tc,
      dac0_drpwe_por => dac0_drpwe_por,
      dac0_dwe_mon_INST_0_0 => tile_config_n_8,
      dac0_dwe_mon_INST_0_1(0) => tile_index(2),
      dac0_por_gnt => dac0_por_gnt,
      dac0_por_req => dac0_por_req,
      dac_bgt_gnt => dac_bgt_gnt,
      dac_bgt_req => dac_bgt_req,
      dac_drp_rdy_bgt => dac_drp_rdy_bgt,
      drp_RdAck_r_reg => drp_RdAck_r_reg_0,
      drp_addr(2) => dac_drp_addr_bgt(10),
      drp_addr(1 downto 0) => dac_drp_addr_bgt(6 downto 5),
      drp_den => dac_drp_den_bgt,
      drp_di(15 downto 0) => dac_drp_di_bgt(15 downto 0),
      drp_wen => dac_drp_wen_bgt,
      drp_wen_0 => drp_wen,
      dummy_read_gnt_held_reg_0 => dummy_read_gnt_held_reg,
      dummy_read_req_reg_0 => dummy_read_req_reg,
      dummy_read_req_reg_1 => drp_arbiter_dac1_n_7,
      no_pll_restart_reg(1) => por_fsm_dac0_n_24,
      no_pll_restart_reg(0) => por_fsm_dac0_n_25,
      p_5_in => p_5_in,
      por_drp_drdy_reg_0 => drp_arbiter_dac0_n_45,
      s_axi_aclk => s_axi_aclk,
      tc_enable(1 downto 0) => tc_enable(5 downto 4),
      tc_req_dac0 => tc_req_dac0,
      tile_config_drp_arb_gnt => tc_gnt_dac1,
      tile_config_drp_arb_gnt_reg_0 => drp_arbiter_dac0_n_43,
      user_drp_drdy_reg_0 => user_drp_drdy_reg,
      vout00_n => tile_config_n_7,
      vout00_n_0(15 downto 0) => dac0_drpdi_por(15 downto 0),
      vout00_n_1 => tile_config_n_12,
      vout00_n_10 => tile_config_n_21,
      vout00_n_11 => tile_config_n_22,
      vout00_n_12 => tile_config_n_23,
      vout00_n_13 => tile_config_n_24,
      vout00_n_14 => tile_config_n_26,
      vout00_n_15 => tile_config_n_27,
      vout00_n_16 => tile_config_n_28,
      vout00_n_17(8 downto 6) => dac0_drpaddr_por(10 downto 8),
      vout00_n_17(5 downto 4) => dac0_drpaddr_por(6 downto 5),
      vout00_n_17(3 downto 0) => dac0_drpaddr_por(3 downto 0),
      vout00_n_18 => tile_config_n_29,
      vout00_n_19(4 downto 1) => \rdata_reg[15]_0\(7 downto 4),
      vout00_n_19(0) => \rdata_reg[15]_0\(2),
      vout00_n_2 => tile_config_n_13,
      vout00_n_20 => tile_config_n_30,
      vout00_n_21 => tile_config_n_31,
      vout00_n_22 => tile_config_n_32,
      vout00_n_23 => tile_config_n_33,
      vout00_n_24 => tile_config_n_34,
      vout00_n_25 => tile_config_n_35,
      vout00_n_3 => tile_config_n_14,
      vout00_n_4 => tile_config_n_15,
      vout00_n_5 => tile_config_n_16,
      vout00_n_6 => tile_config_n_17,
      vout00_n_7 => tile_config_n_18,
      vout00_n_8 => tile_config_n_19,
      vout00_n_9 => tile_config_n_20
    );
drp_arbiter_dac1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_arbiter_31
     port map (
      E(0) => drp_arbiter_dac1_n_39,
      \FSM_onehot_state_reg[2]\(1 downto 0) => \FSM_onehot_state_reg[2]_0\(1 downto 0),
      \FSM_sequential_fsm_cs_reg[0]_0\ => \FSM_sequential_fsm_cs_reg[0]_0\,
      \FSM_sequential_fsm_cs_reg[0]_1\ => drp_arbiter_dac1_n_35,
      \FSM_sequential_fsm_cs_reg[1]_0\ => drp_arbiter_dac1_n_38,
      \FSM_sequential_fsm_cs_reg[2]_0\(0) => \FSM_sequential_fsm_cs_reg[2]\(0),
      \FSM_sequential_fsm_cs_reg[2]_1\ => \FSM_sequential_fsm_cs_reg[2]_8\,
      \FSM_sequential_fsm_cs_reg[2]_2\ => drp_arbiter_dac1_n_36,
      \FSM_sequential_fsm_cs_reg[2]_3\ => drp_arbiter_dac1_n_37,
      Q(0) => fsm_cs_2(2),
      access_type_reg => access_type_reg_1,
      bank4_write => bank4_write,
      dac1_daddr_mon(6 downto 3) => dac1_daddr_mon(10 downto 7),
      dac1_daddr_mon(2) => dac1_daddr_mon(5),
      dac1_daddr_mon(1) => dac1_daddr_mon(2),
      dac1_daddr_mon(0) => dac1_daddr_mon(0),
      dac1_di_mon(15 downto 0) => dac1_di_mon(15 downto 0),
      \dac1_di_mon[1]_INST_0_0\(0) => tile_index(0),
      \dac1_di_mon[1]_INST_0_1\ => tile_config_n_25,
      dac1_dreq_mon => dac1_dreq_mon,
      dac1_drp_we => dac1_drp_we,
      dac1_drpaddr_por(0) => dac1_drpaddr_por(10),
      dac1_drpdi_tc(13 downto 1) => dac1_drpdi_tc(15 downto 3),
      dac1_drpdi_tc(0) => dac1_drpdi_tc(0),
      dac1_drpen_por => dac1_drpen_por,
      dac1_drpen_tc => dac1_drpen_tc,
      dac1_drprdy_por => dac1_drprdy_por,
      dac1_drprdy_tc => dac1_drprdy_tc,
      dac1_drpwe_por => dac1_drpwe_por,
      dac1_por_gnt => dac1_por_gnt,
      dac1_por_req => dac1_por_req,
      drp_RdAck_r_reg => drp_RdAck_r_reg_1,
      drp_RdAck_r_reg_0 => drp_arbiter_dac0_n_41,
      drp_RdAck_r_reg_1 => drp_arbiter_adc2_n_7,
      drp_RdAck_r_reg_2 => drp_arbiter_adc0_n_7,
      \drp_addr_reg[0]\ => drp_arbiter_dac1_n_7,
      \drp_drdy_r_reg[0]_0\ => tile_config_n_93,
      drpwe_por_reg => drpwe_por_reg_3,
      dummy_read_gnt_held_reg_0 => dummy_read_gnt_held_reg_4,
      dummy_read_req_reg_0 => dummy_read_req_reg_0,
      p_6_in => p_6_in,
      \rdata_reg[0]\(0) => por_fsm_dac1_n_6,
      \rdata_reg[15]\(7 downto 4) => \rdata_reg[15]_0\(10 downto 7),
      \rdata_reg[15]\(3) => \rdata_reg[15]_0\(5),
      \rdata_reg[15]\(2 downto 0) => \rdata_reg[15]_0\(2 downto 0),
      \rdata_reg[15]_0\ => tile_config_n_91,
      \rdata_reg[15]_1\(15 downto 0) => dac1_drpdi_por(15 downto 0),
      \rdata_reg[15]_2\(15 downto 0) => \rdata_reg[15]\(15 downto 0),
      \rdata_reg[15]_3\ => tile_config_n_92,
      \rdata_reg[15]_4\ => tile_config_n_117,
      \rdata_reg[15]_5\ => tile_config_n_116,
      \rdata_reg[15]_6\ => tile_config_n_115,
      s_axi_aclk => s_axi_aclk,
      tc_req_dac1 => tc_req_dac1,
      tile_config_drp_arb_gnt => tc_gnt_dac1,
      user_drp_drdy => user_drp_drdy,
      user_drp_drdy_reg_0(0) => p_0_in1_in,
      user_drp_drdy_reg_1 => dac1_restart_i_reg_n_0
    );
\mem_data_dac0[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8280C001"
    )
        port map (
      I0 => mem_addr_dac0(3),
      I1 => mem_addr_dac0(2),
      I2 => mem_addr_dac0(4),
      I3 => mem_addr_dac0(0),
      I4 => mem_addr_dac0(1),
      O => \mem_data_dac0[0]_i_1_n_0\
    );
\mem_data_dac0[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000400000000"
    )
        port map (
      I0 => mem_addr_dac0(0),
      I1 => mem_addr_dac0(2),
      I2 => mem_addr_dac0(5),
      I3 => mem_addr_dac0(4),
      I4 => mem_addr_dac0(3),
      I5 => mem_addr_dac0(1),
      O => instr_dac0(10)
    );
\mem_data_dac0[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => mem_addr_dac0(0),
      I1 => mem_addr_dac0(5),
      I2 => mem_addr_dac0(4),
      I3 => mem_addr_dac0(2),
      I4 => mem_addr_dac0(1),
      I5 => mem_addr_dac0(3),
      O => instr_dac0(11)
    );
\mem_data_dac0[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010100000001000"
    )
        port map (
      I0 => mem_addr_dac0(1),
      I1 => mem_addr_dac0(5),
      I2 => mem_addr_dac0(3),
      I3 => mem_addr_dac0(4),
      I4 => mem_addr_dac0(2),
      I5 => mem_addr_dac0(0),
      O => instr_dac0(12)
    );
\mem_data_dac0[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => mem_addr_dac0(4),
      I1 => mem_addr_dac0(5),
      I2 => mem_addr_dac0(2),
      I3 => mem_addr_dac0(0),
      I4 => mem_addr_dac0(1),
      I5 => mem_addr_dac0(3),
      O => instr_dac0(13)
    );
\mem_data_dac0[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000006"
    )
        port map (
      I0 => mem_addr_dac0(2),
      I1 => mem_addr_dac0(0),
      I2 => mem_addr_dac0(3),
      I3 => mem_addr_dac0(1),
      I4 => mem_addr_dac0(4),
      I5 => mem_addr_dac0(5),
      O => instr_dac0(15)
    );
\mem_data_dac0[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040000400440004"
    )
        port map (
      I0 => mem_addr_dac0(5),
      I1 => mem_addr_dac0(3),
      I2 => mem_addr_dac0(4),
      I3 => mem_addr_dac0(0),
      I4 => mem_addr_dac0(2),
      I5 => mem_addr_dac0(1),
      O => instr_dac0(17)
    );
\mem_data_dac0[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C000B78E"
    )
        port map (
      I0 => mem_addr_dac0(0),
      I1 => mem_addr_dac0(2),
      I2 => mem_addr_dac0(3),
      I3 => mem_addr_dac0(4),
      I4 => mem_addr_dac0(1),
      O => \mem_data_dac0[18]_i_1_n_0\
    );
\mem_data_dac0[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09088809"
    )
        port map (
      I0 => mem_addr_dac0(2),
      I1 => mem_addr_dac0(4),
      I2 => mem_addr_dac0(1),
      I3 => mem_addr_dac0(3),
      I4 => mem_addr_dac0(0),
      O => \mem_data_dac0[1]_i_1_n_0\
    );
\mem_data_dac0[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000021001000000"
    )
        port map (
      I0 => mem_addr_dac0(0),
      I1 => mem_addr_dac0(5),
      I2 => mem_addr_dac0(4),
      I3 => mem_addr_dac0(3),
      I4 => mem_addr_dac0(2),
      I5 => mem_addr_dac0(1),
      O => instr_dac0(20)
    );
\mem_data_dac0[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"845B06FE"
    )
        port map (
      I0 => mem_addr_dac0(4),
      I1 => mem_addr_dac0(3),
      I2 => mem_addr_dac0(2),
      I3 => mem_addr_dac0(1),
      I4 => mem_addr_dac0(0),
      O => \mem_data_dac0[21]_i_1_n_0\
    );
\mem_data_dac0[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2122011101230306"
    )
        port map (
      I0 => mem_addr_dac0(2),
      I1 => mem_addr_dac0(5),
      I2 => mem_addr_dac0(1),
      I3 => mem_addr_dac0(4),
      I4 => mem_addr_dac0(0),
      I5 => mem_addr_dac0(3),
      O => instr_dac0(24)
    );
\mem_data_dac0[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000019C151356"
    )
        port map (
      I0 => mem_addr_dac0(1),
      I1 => mem_addr_dac0(2),
      I2 => mem_addr_dac0(4),
      I3 => mem_addr_dac0(3),
      I4 => mem_addr_dac0(0),
      I5 => mem_addr_dac0(5),
      O => instr_dac0(25)
    );
\mem_data_dac0[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000081000001397E"
    )
        port map (
      I0 => mem_addr_dac0(0),
      I1 => mem_addr_dac0(2),
      I2 => mem_addr_dac0(4),
      I3 => mem_addr_dac0(3),
      I4 => mem_addr_dac0(5),
      I5 => mem_addr_dac0(1),
      O => instr_dac0(26)
    );
\mem_data_dac0[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000047910001CD01"
    )
        port map (
      I0 => mem_addr_dac0(4),
      I1 => mem_addr_dac0(2),
      I2 => mem_addr_dac0(3),
      I3 => mem_addr_dac0(1),
      I4 => mem_addr_dac0(5),
      I5 => mem_addr_dac0(0),
      O => instr_dac0(27)
    );
\mem_data_dac0[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001080100008001"
    )
        port map (
      I0 => mem_addr_dac0(4),
      I1 => mem_addr_dac0(3),
      I2 => mem_addr_dac0(1),
      I3 => mem_addr_dac0(2),
      I4 => mem_addr_dac0(5),
      I5 => mem_addr_dac0(0),
      O => instr_dac0(28)
    );
\mem_data_dac0[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05050000070C1303"
    )
        port map (
      I0 => mem_addr_dac0(3),
      I1 => mem_addr_dac0(1),
      I2 => mem_addr_dac0(5),
      I3 => mem_addr_dac0(0),
      I4 => mem_addr_dac0(2),
      I5 => mem_addr_dac0(4),
      O => instr_dac0(29)
    );
\mem_data_dac0[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1100010022000001"
    )
        port map (
      I0 => mem_addr_dac0(0),
      I1 => mem_addr_dac0(5),
      I2 => mem_addr_dac0(3),
      I3 => mem_addr_dac0(4),
      I4 => mem_addr_dac0(2),
      I5 => mem_addr_dac0(1),
      O => instr_dac0(2)
    );
\mem_data_dac0[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5444445511111126"
    )
        port map (
      I0 => mem_addr_dac0(5),
      I1 => mem_addr_dac0(4),
      I2 => mem_addr_dac0(0),
      I3 => mem_addr_dac0(1),
      I4 => mem_addr_dac0(2),
      I5 => mem_addr_dac0(3),
      O => instr_dac0(30)
    );
\mem_data_dac0[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000E000E00100110"
    )
        port map (
      I0 => mem_addr_dac0(1),
      I1 => mem_addr_dac0(2),
      I2 => mem_addr_dac0(5),
      I3 => mem_addr_dac0(4),
      I4 => mem_addr_dac0(0),
      I5 => mem_addr_dac0(3),
      O => instr_dac0(31)
    );
\mem_data_dac0[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000CCCC0003CCC8"
    )
        port map (
      I0 => mem_addr_dac0(0),
      I1 => mem_addr_dac0(4),
      I2 => mem_addr_dac0(1),
      I3 => mem_addr_dac0(3),
      I4 => mem_addr_dac0(5),
      I5 => mem_addr_dac0(2),
      O => instr_dac0(32)
    );
\mem_data_dac0[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000008000801"
    )
        port map (
      I0 => mem_addr_dac0(0),
      I1 => mem_addr_dac0(4),
      I2 => mem_addr_dac0(5),
      I3 => mem_addr_dac0(2),
      I4 => mem_addr_dac0(3),
      I5 => mem_addr_dac0(1),
      O => instr_dac0(3)
    );
\mem_data_dac0[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"010080E8"
    )
        port map (
      I0 => mem_addr_dac0(1),
      I1 => mem_addr_dac0(2),
      I2 => mem_addr_dac0(4),
      I3 => mem_addr_dac0(3),
      I4 => mem_addr_dac0(0),
      O => \mem_data_dac0[4]_i_1_n_0\
    );
\mem_data_dac0[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000408000000"
    )
        port map (
      I0 => mem_addr_dac0(4),
      I1 => mem_addr_dac0(3),
      I2 => mem_addr_dac0(5),
      I3 => mem_addr_dac0(2),
      I4 => mem_addr_dac0(1),
      I5 => mem_addr_dac0(0),
      O => instr_dac0(5)
    );
\mem_data_dac0[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000200040000"
    )
        port map (
      I0 => mem_addr_dac0(1),
      I1 => mem_addr_dac0(0),
      I2 => mem_addr_dac0(3),
      I3 => mem_addr_dac0(5),
      I4 => mem_addr_dac0(4),
      I5 => mem_addr_dac0(2),
      O => instr_dac0(6)
    );
\mem_data_dac0[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009200"
    )
        port map (
      I0 => mem_addr_dac0(1),
      I1 => mem_addr_dac0(4),
      I2 => mem_addr_dac0(3),
      I3 => mem_addr_dac0(2),
      I4 => mem_addr_dac0(0),
      I5 => mem_addr_dac0(5),
      O => instr_dac0(8)
    );
\mem_data_dac0[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000400010000"
    )
        port map (
      I0 => mem_addr_dac0(0),
      I1 => mem_addr_dac0(2),
      I2 => mem_addr_dac0(5),
      I3 => mem_addr_dac0(3),
      I4 => mem_addr_dac0(4),
      I5 => mem_addr_dac0(1),
      O => instr_dac0(9)
    );
\mem_data_dac0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mem_data_dac0[0]_i_1_n_0\,
      Q => mem_data_dac0(0),
      R => mem_addr_dac0(5)
    );
\mem_data_dac0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_dac0(10),
      Q => mem_data_dac0(10),
      R => '0'
    );
\mem_data_dac0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_dac0(11),
      Q => mem_data_dac0(11),
      R => '0'
    );
\mem_data_dac0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_dac0(12),
      Q => mem_data_dac0(12),
      R => '0'
    );
\mem_data_dac0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_dac0(13),
      Q => mem_data_dac0(13),
      R => '0'
    );
\mem_data_dac0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => por_fsm_dac0_n_28,
      Q => mem_data_dac0(14),
      R => '0'
    );
\mem_data_dac0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_dac0(15),
      Q => mem_data_dac0(15),
      R => '0'
    );
\mem_data_dac0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => por_fsm_dac0_n_27,
      Q => mem_data_dac0(16),
      R => '0'
    );
\mem_data_dac0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_dac0(17),
      Q => mem_data_dac0(17),
      R => '0'
    );
\mem_data_dac0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mem_data_dac0[18]_i_1_n_0\,
      Q => mem_data_dac0(18),
      R => mem_addr_dac0(5)
    );
\mem_data_dac0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => por_fsm_dac0_n_29,
      Q => mem_data_dac0(19),
      R => mem_addr_dac0(5)
    );
\mem_data_dac0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mem_data_dac0[1]_i_1_n_0\,
      Q => mem_data_dac0(1),
      R => mem_addr_dac0(5)
    );
\mem_data_dac0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_dac0(20),
      Q => mem_data_dac0(20),
      R => '0'
    );
\mem_data_dac0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mem_data_dac0[21]_i_1_n_0\,
      Q => mem_data_dac0(21),
      R => mem_addr_dac0(5)
    );
\mem_data_dac0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_dac0(24),
      Q => mem_data_dac0(24),
      R => '0'
    );
\mem_data_dac0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_dac0(25),
      Q => mem_data_dac0(25),
      R => '0'
    );
\mem_data_dac0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_dac0(26),
      Q => mem_data_dac0(26),
      R => '0'
    );
\mem_data_dac0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_dac0(27),
      Q => mem_data_dac0(27),
      R => '0'
    );
\mem_data_dac0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_dac0(28),
      Q => mem_data_dac0(28),
      R => '0'
    );
\mem_data_dac0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_dac0(29),
      Q => mem_data_dac0(29),
      R => '0'
    );
\mem_data_dac0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_dac0(2),
      Q => mem_data_dac0(2),
      R => '0'
    );
\mem_data_dac0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_dac0(30),
      Q => mem_data_dac0(30),
      R => '0'
    );
\mem_data_dac0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_dac0(31),
      Q => mem_data_dac0(31),
      R => '0'
    );
\mem_data_dac0_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_dac0(32),
      Q => mem_data_dac0(32),
      R => '0'
    );
\mem_data_dac0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_dac0(3),
      Q => mem_data_dac0(3),
      R => '0'
    );
\mem_data_dac0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mem_data_dac0[4]_i_1_n_0\,
      Q => mem_data_dac0(4),
      R => mem_addr_dac0(5)
    );
\mem_data_dac0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_dac0(5),
      Q => mem_data_dac0(5),
      R => '0'
    );
\mem_data_dac0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_dac0(6),
      Q => mem_data_dac0(6),
      R => '0'
    );
\mem_data_dac0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_dac0(8),
      Q => mem_data_dac0(8),
      R => '0'
    );
\mem_data_dac0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => instr_dac0(9),
      Q => mem_data_dac0(9),
      R => '0'
    );
por_fsm_adc0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_por_fsm_disabled
     port map (
      E(0) => drp_arbiter_adc0_n_39,
      \FSM_onehot_por_sm_state_reg[6]_0\(0) => por_fsm_adc0_n_6,
      Q(0) => p_0_in1_in,
      STATUS_COMMON(0) => STATUS_COMMON(0),
      adc0_do_mon(15 downto 0) => adc0_do_mon(15 downto 0),
      adc0_drpaddr_por(0) => adc0_drpaddr_por(10),
      adc0_drpen_por => adc0_drpen_por,
      adc0_drprdy_por => adc0_drprdy_por,
      adc0_drpwe_por => adc0_drpwe_por,
      adc0_por_gnt => adc0_por_gnt,
      adc0_por_req => adc0_por_req,
      adc0_powerup_state => adc0_powerup_state,
      adc0_reset_i => adc0_reset_i,
      adc0_status(1 downto 0) => adc0_status(1 downto 0),
      \clock_en_count_reg[0]_0\ => adc0_restart_i_reg_n_0,
      done_reg_0 => done_reg_1,
      done_reg_1 => done_reg_5,
      \drpdi_por_reg[15]_0\(15 downto 0) => adc0_drpdi_por(15 downto 0),
      \por_timer_count_reg[7]_0\(1 downto 0) => \por_timer_count_reg[7]\(1 downto 0),
      s_axi_aclk => s_axi_aclk,
      tile_config_done => tile_config_done
    );
por_fsm_adc1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_por_fsm_disabled_32
     port map (
      E(0) => drp_arbiter_adc1_n_37,
      \FSM_onehot_por_sm_state_reg[6]_0\(0) => por_fsm_adc1_n_6,
      Q(0) => p_0_in1_in,
      adc1_do_mon(15 downto 0) => adc1_do_mon(15 downto 0),
      adc1_drpaddr_por(0) => adc1_drpaddr_por(10),
      adc1_drpen_por => adc1_drpen_por,
      adc1_drprdy_por => adc1_drprdy_por,
      adc1_drpwe_por => adc1_drpwe_por,
      adc1_por_gnt => adc1_por_gnt,
      adc1_por_req => adc1_por_req,
      adc1_powerup_state => adc1_powerup_state,
      adc1_powerup_state_INST_0_0(0) => adc1_powerup_state_INST_0(0),
      adc1_status(1 downto 0) => adc1_status(1 downto 0),
      \clock_en_count_reg[0]_0\ => adc1_restart_i_reg_n_0,
      done_reg_0 => done_reg_2,
      done_reg_1 => done_reg_6,
      \drpdi_por_reg[15]_0\(15 downto 0) => adc1_drpdi_por(15 downto 0),
      p_2_in => p_2_in,
      \por_timer_count_reg[7]_0\(1 downto 0) => \por_timer_count_reg[7]_0\(1 downto 0),
      s_axi_aclk => s_axi_aclk,
      tile_config_done => tile_config_done
    );
por_fsm_adc2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_por_fsm_disabled_33
     port map (
      E(0) => drp_arbiter_adc2_n_38,
      \FSM_onehot_por_sm_state_reg[6]_0\(0) => por_fsm_adc2_n_6,
      Q(0) => p_0_in1_in,
      adc2_do_mon(15 downto 0) => adc2_do_mon(15 downto 0),
      adc2_drpaddr_por(0) => adc2_drpaddr_por(10),
      adc2_drpen_por => adc2_drpen_por,
      adc2_drprdy_por => adc2_drprdy_por,
      adc2_drpwe_por => adc2_drpwe_por,
      adc2_por_gnt => adc2_por_gnt,
      adc2_por_req => adc2_por_req,
      adc2_powerup_state => adc2_powerup_state,
      adc2_powerup_state_INST_0_0(0) => adc2_powerup_state_INST_0(0),
      adc2_status(1 downto 0) => adc2_status(1 downto 0),
      \clock_en_count_reg[0]_0\ => adc2_restart_i_reg_n_0,
      done_reg_0 => done_reg_3,
      done_reg_1 => done_reg_7,
      \drpdi_por_reg[15]_0\(15 downto 0) => adc2_drpdi_por(15 downto 0),
      p_3_in => p_3_in,
      \por_timer_count_reg[7]_0\(1 downto 0) => \por_timer_count_reg[7]_1\(1 downto 0),
      s_axi_aclk => s_axi_aclk,
      tile_config_done => tile_config_done
    );
por_fsm_adc3: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_por_fsm_disabled_34
     port map (
      E(0) => drp_arbiter_adc3_n_35,
      \FSM_onehot_por_sm_state_reg[6]_0\(0) => por_fsm_adc3_n_6,
      Q(0) => p_0_in1_in,
      adc3_do_mon(15 downto 0) => adc3_do_mon(15 downto 0),
      adc3_drpaddr_por(0) => adc3_drpaddr_por(10),
      adc3_drpen_por => adc3_drpen_por,
      adc3_drprdy_por => adc3_drprdy_por,
      adc3_drpwe_por => adc3_drpwe_por,
      adc3_por_gnt => adc3_por_gnt,
      adc3_por_req => adc3_por_req,
      adc3_powerup_state => adc3_powerup_state,
      adc3_powerup_state_INST_0_0(0) => adc3_powerup_state_INST_0(0),
      adc3_status(1 downto 0) => adc3_status(1 downto 0),
      \clock_en_count_reg[0]_0\ => adc3_restart_i_reg_n_0,
      done_reg_0 => done_reg_4,
      done_reg_1 => done_reg_8,
      \drpdi_por_reg[15]_0\(15 downto 0) => adc3_drpdi_por(15 downto 0),
      p_4_in => p_4_in,
      \por_timer_count_reg[7]_0\(1 downto 0) => \por_timer_count_reg[7]_2\(1 downto 0),
      s_axi_aclk => s_axi_aclk,
      tile_config_done => tile_config_done
    );
por_fsm_dac0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_por_fsm
     port map (
      D(1) => por_fsm_dac0_n_27,
      D(0) => por_fsm_dac0_n_28,
      E(0) => drp_arbiter_dac0_n_44,
      \FSM_onehot_por_sm_state_reg[11]_0\(1) => por_fsm_dac0_n_24,
      \FSM_onehot_por_sm_state_reg[11]_0\(0) => por_fsm_dac0_n_25,
      \FSM_onehot_por_sm_state_reg[1]_0\(3 downto 0) => dac0_start_stage_r(3 downto 0),
      \IP2Bus_Data[3]_i_33\(0) => \IP2Bus_Data[3]_i_33\(0),
      \IP2Bus_Data[3]_i_33_0\(1 downto 0) => \IP2Bus_Data[3]_i_33_0\(1 downto 0),
      Q(5 downto 0) => mem_addr_dac0(5 downto 0),
      bank1_read(0) => bank1_read(0),
      bgt_sm_start_dac => bgt_sm_start_dac,
      cleared_r_reg_0 => cleared_r_reg,
      cleared_r_reg_1 => cleared_r_reg_0,
      clocks_ok_r_reg_0 => clocks_ok_r_reg,
      dac0_bgt_reset_i => dac0_bgt_reset_i,
      dac0_do_mon(15 downto 0) => dac0_do_mon(15 downto 0),
      dac0_done_i => dac0_done_i,
      dac0_done_i_reg => dac0_done_i_reg,
      dac0_drpen_por => dac0_drpen_por,
      dac0_drprdy_por => dac0_drprdy_por,
      dac0_drpwe_por => dac0_drpwe_por,
      dac0_fifo_disable(0) => dac0_fifo_disable(0),
      dac0_por_gnt => dac0_por_gnt,
      dac0_por_req => dac0_por_req,
      dac0_powerup_state => dac0_powerup_state,
      dac0_powerup_state_INST_0_0(0) => dac0_powerup_state_INST_0(0),
      dac0_powerup_state_irq => dac0_powerup_state_irq,
      dac0_sm_reset_i => dac0_sm_reset_i,
      dac0_sm_reset_i_0 => dac0_sm_reset_i_0,
      dac0_status(3 downto 0) => dac0_status(3 downto 0),
      dest_out => dest_out,
      done_reg_0 => done_reg,
      done_reg_1(3 downto 0) => dac0_end_stage_r(3 downto 0),
      \drpaddr_por_reg[10]_0\(8 downto 6) => dac0_drpaddr_por(10 downto 8),
      \drpaddr_por_reg[10]_0\(5 downto 4) => dac0_drpaddr_por(6 downto 5),
      \drpaddr_por_reg[10]_0\(3 downto 0) => dac0_drpaddr_por(3 downto 0),
      \drpdi_por[10]_i_2_0\ => bgt_fsm_dac_n_14,
      \drpdi_por_reg[15]_0\(15 downto 0) => dac0_drpdi_por(15 downto 0),
      \drpdi_por_reg[5]_0\ => bgt_fsm_dac_n_12,
      \drpdi_por_reg[6]_0\ => bgt_fsm_dac_n_11,
      \drpdi_por_reg[7]_0\ => bgt_fsm_dac_n_13,
      \drpdi_por_reg[8]_0\ => bgt_fsm_dac_n_2,
      \drpdi_por_reg[9]_0\ => bgt_fsm_dac_n_10,
      \mem_addr_reg[4]_0\ => por_fsm_dac0_n_29,
      mem_data_dac0(29 downto 21) => mem_data_dac0(32 downto 24),
      mem_data_dac0(20 downto 7) => mem_data_dac0(21 downto 8),
      mem_data_dac0(6 downto 0) => mem_data_dac0(6 downto 0),
      \mem_data_dac0_reg[17]\ => por_fsm_dac0_n_26,
      \mem_data_dac0_reg[17]_0\ => por_fsm_dac0_n_33,
      no_pll_restart_reg_0 => drp_arbiter_dac0_n_45,
      p_44_in(2 downto 0) => p_44_in(3 downto 1),
      p_5_in => p_5_in,
      por_req_reg_0(0) => p_0_in1_in,
      por_req_reg_1 => dac0_restart_i_reg_n_0,
      \por_timer_count_reg[7]_0\ => por_fsm_dac0_n_31,
      \por_timer_start_val_reg[19]_0\(15 downto 0) => \por_timer_start_val_reg[19]\(15 downto 0),
      \por_timer_start_val_reg[2]_0\(0) => \por_timer_start_val_reg[2]\(0),
      power_ok_r_reg_0 => power_ok_r_reg,
      \rdata_reg[9]_0\(0) => p_1_in,
      s_axi_aclk => s_axi_aclk,
      sm_reset_pulse0 => sm_reset_pulse0,
      sm_reset_r => sm_reset_r,
      \syncstages_ff_reg[3]\ => \syncstages_ff_reg[3]\,
      tc_enable(0) => tc_enable(4),
      tile_config_done => tile_config_done,
      trim_code(5 downto 0) => trim_code_dac(5 downto 0),
      wait_event_reg_0 => bgt_fsm_dac_n_9
    );
por_fsm_dac1: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_por_fsm_disabled__parameterized0\
     port map (
      E(0) => drp_arbiter_dac1_n_39,
      \FSM_onehot_por_sm_state_reg[6]_0\(0) => por_fsm_dac1_n_6,
      Q(0) => p_0_in1_in,
      \clock_en_count_reg[0]_0\ => dac1_restart_i_reg_n_0,
      dac1_do_mon(15 downto 0) => dac1_do_mon(15 downto 0),
      dac1_drpaddr_por(0) => dac1_drpaddr_por(10),
      dac1_drpen_por => dac1_drpen_por,
      dac1_drprdy_por => dac1_drprdy_por,
      dac1_drpwe_por => dac1_drpwe_por,
      dac1_por_gnt => dac1_por_gnt,
      dac1_por_req => dac1_por_req,
      dac1_powerup_state => dac1_powerup_state,
      dac1_powerup_state_INST_0_0(0) => dac1_powerup_state_INST_0(0),
      done_reg_0 => done_reg_0,
      done_reg_1 => done_reg_9,
      \drpdi_por_reg[15]_0\(15 downto 0) => dac1_drpdi_por(15 downto 0),
      p_6_in => p_6_in,
      \por_timer_count_reg[7]_0\(0) => \por_timer_count_reg[7]_3\(0),
      s_axi_aclk => s_axi_aclk,
      status(1 downto 0) => status(1 downto 0),
      tile_config_done => tile_config_done
    );
\reset_r_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => p_0_in(1),
      S => por_sm_reset
    );
\reset_r_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in(1),
      Q => p_0_in(2),
      S => por_sm_reset
    );
\reset_r_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in(2),
      Q => p_0_in(3),
      S => por_sm_reset
    );
\reset_r_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in(3),
      Q => p_0_in(4),
      S => por_sm_reset
    );
\reset_r_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in(4),
      Q => p_0_in1_in,
      S => por_sm_reset
    );
\tc_enable[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \tc_enable_reg[0]_0\(1),
      I1 => \tc_enable_reg[0]_0\(0),
      I2 => \tc_enable_reg[0]_0\(2),
      I3 => \tc_enable_reg[0]_0\(3),
      I4 => tc_enable_reg124_in,
      O => tc_enable_reg026_out
    );
\tc_enable[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \tc_enable[0]_i_2_0\(3),
      I1 => \tc_enable[0]_i_2_0\(2),
      I2 => \tc_enable[0]_i_2_0\(0),
      I3 => \tc_enable[0]_i_2_0\(1),
      O => tc_enable_reg124_in
    );
\tc_enable_reg0_inferred__0/tc_enable[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \tc_enable_reg[1]_0\(1),
      I1 => \tc_enable_reg[1]_0\(0),
      I2 => \tc_enable_reg[1]_0\(2),
      I3 => \tc_enable_reg[1]_0\(3),
      I4 => tc_enable_reg121_in,
      O => tc_enable_reg023_out
    );
\tc_enable_reg0_inferred__0/tc_enable[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \tc_enable_reg0_inferred__0/tc_enable[1]_i_2_0\(3),
      I1 => \tc_enable_reg0_inferred__0/tc_enable[1]_i_2_0\(2),
      I2 => \tc_enable_reg0_inferred__0/tc_enable[1]_i_2_0\(0),
      I3 => \tc_enable_reg0_inferred__0/tc_enable[1]_i_2_0\(1),
      O => tc_enable_reg121_in
    );
\tc_enable_reg0_inferred__1/tc_enable[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \tc_enable_reg[2]_0\(1),
      I1 => \tc_enable_reg[2]_0\(0),
      I2 => \tc_enable_reg[2]_0\(2),
      I3 => \tc_enable_reg[2]_0\(3),
      I4 => tc_enable_reg118_in,
      O => tc_enable_reg020_out
    );
\tc_enable_reg0_inferred__1/tc_enable[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \tc_enable_reg0_inferred__1/tc_enable[2]_i_2_0\(3),
      I1 => \tc_enable_reg0_inferred__1/tc_enable[2]_i_2_0\(2),
      I2 => \tc_enable_reg0_inferred__1/tc_enable[2]_i_2_0\(0),
      I3 => \tc_enable_reg0_inferred__1/tc_enable[2]_i_2_0\(1),
      O => tc_enable_reg118_in
    );
\tc_enable_reg0_inferred__2/tc_enable[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \tc_enable_reg[3]_0\(1),
      I1 => \tc_enable_reg[3]_0\(0),
      I2 => \tc_enable_reg[3]_0\(2),
      I3 => \tc_enable_reg[3]_0\(3),
      I4 => tc_enable_reg115_in,
      O => tc_enable_reg017_out
    );
\tc_enable_reg0_inferred__2/tc_enable[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \tc_enable_reg0_inferred__2/tc_enable[3]_i_2_0\(3),
      I1 => \tc_enable_reg0_inferred__2/tc_enable[3]_i_2_0\(2),
      I2 => \tc_enable_reg0_inferred__2/tc_enable[3]_i_2_0\(0),
      I3 => \tc_enable_reg0_inferred__2/tc_enable[3]_i_2_0\(1),
      O => tc_enable_reg115_in
    );
\tc_enable_reg0_inferred__3/tc_enable[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => p_44_in(5),
      I1 => p_44_in(4),
      I2 => p_44_in(6),
      I3 => p_44_in(7),
      I4 => tc_enable_reg112_in,
      O => tc_enable_reg014_out
    );
\tc_enable_reg0_inferred__3/tc_enable[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_44_in(3),
      I1 => p_44_in(2),
      I2 => p_44_in(0),
      I3 => p_44_in(1),
      O => tc_enable_reg112_in
    );
\tc_enable_reg0_inferred__4/tc_enable[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \tc_enable_reg[5]_0\(1),
      I1 => \tc_enable_reg[5]_0\(0),
      I2 => \tc_enable_reg[5]_0\(2),
      I3 => \tc_enable_reg[5]_0\(3),
      I4 => tc_enable_reg1,
      O => tc_enable_reg0
    );
\tc_enable_reg0_inferred__4/tc_enable[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \tc_enable_reg0_inferred__4/tc_enable[5]_i_2_0\(3),
      I1 => \tc_enable_reg0_inferred__4/tc_enable[5]_i_2_0\(2),
      I2 => \tc_enable_reg0_inferred__4/tc_enable[5]_i_2_0\(0),
      I3 => \tc_enable_reg0_inferred__4/tc_enable[5]_i_2_0\(1),
      O => tc_enable_reg1
    );
\tc_enable_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_n_60,
      Q => tc_enable(0),
      S => p_0_in1_in
    );
\tc_enable_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_n_61,
      Q => tc_enable(1),
      S => p_0_in1_in
    );
\tc_enable_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_n_62,
      Q => tc_enable(2),
      S => p_0_in1_in
    );
\tc_enable_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_n_63,
      Q => tc_enable(3),
      S => p_0_in1_in
    );
\tc_enable_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_n_64,
      Q => tc_enable(4),
      S => p_0_in1_in
    );
\tc_enable_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tile_config_n_65,
      Q => tc_enable(5),
      S => p_0_in1_in
    );
tile_config: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_tile_config
     port map (
      \FSM_onehot_state_reg[1]\ => tile_config_n_72,
      \FSM_onehot_state_reg[1]_0\ => tile_config_n_78,
      \FSM_onehot_state_reg[1]_1\ => tile_config_n_79,
      \FSM_onehot_state_reg[1]_2\ => tile_config_n_93,
      \FSM_sequential_tc_sm_state_reg[0]_0\ => tile_config_n_60,
      \FSM_sequential_tc_sm_state_reg[0]_1\ => tile_config_n_61,
      \FSM_sequential_tc_sm_state_reg[0]_2\ => tile_config_n_62,
      \FSM_sequential_tc_sm_state_reg[0]_3\ => tile_config_n_63,
      \FSM_sequential_tc_sm_state_reg[0]_4\ => tile_config_n_64,
      \FSM_sequential_tc_sm_state_reg[0]_5\ => tile_config_n_65,
      \FSM_sequential_tc_sm_state_reg[0]_6\ => drp_arbiter_dac0_n_43,
      \FSM_sequential_tc_sm_state_reg[0]_7\ => drp_arbiter_adc0_n_38,
      Q(0) => p_0_in1_in,
      adc0_daddr_mon(3) => adc0_daddr_mon(6),
      adc0_daddr_mon(2 downto 1) => adc0_daddr_mon(4 downto 3),
      adc0_daddr_mon(0) => adc0_daddr_mon(1),
      \adc0_daddr_mon[10]_INST_0\ => drp_arbiter_adc0_n_35,
      adc0_den_mon_INST_0(0) => \FSM_onehot_state_reg[2]_1\(0),
      adc0_den_mon_INST_0_0 => drp_arbiter_adc0_n_37,
      adc0_den_mon_INST_0_1(0) => fsm_cs(2),
      adc0_drpaddr_por(0) => adc0_drpaddr_por(10),
      adc0_drpaddr_tc(2) => adc0_drpaddr_tc(5),
      adc0_drpaddr_tc(1) => adc0_drpaddr_tc(2),
      adc0_drpaddr_tc(0) => adc0_drpaddr_tc(0),
      adc0_drpdi_tc(13 downto 1) => adc0_drpdi_tc(15 downto 3),
      adc0_drpdi_tc(0) => adc0_drpdi_tc(0),
      adc0_drpen_tc => adc0_drpen_tc,
      adc0_drprdy_tc => adc0_drprdy_tc,
      adc0_reset_i => adc0_reset_i,
      adc0_restart_i_reg => tile_config_n_176,
      adc0_restart_i_reg_0 => adc0_restart_i_reg_n_0,
      adc0_restart_pending => adc0_restart_pending,
      adc0_restart_pending_reg => tile_config_n_54,
      adc0_restart_pending_reg_0 => adc0_restart_pending_reg_0,
      adc1_daddr_mon(3) => adc1_daddr_mon(6),
      adc1_daddr_mon(2 downto 1) => adc1_daddr_mon(4 downto 3),
      adc1_daddr_mon(0) => adc1_daddr_mon(1),
      \adc1_daddr_mon[10]_INST_0\ => drp_arbiter_adc1_n_34,
      adc1_den_mon_INST_0(0) => \FSM_onehot_state_reg[2]_2\(0),
      adc1_den_mon_INST_0_0 => drp_arbiter_adc1_n_36,
      adc1_den_mon_INST_0_1(0) => fsm_cs_0(2),
      adc1_drpaddr_por(0) => adc1_drpaddr_por(10),
      adc1_drpdi_tc(13 downto 1) => adc1_drpdi_tc(15 downto 3),
      adc1_drpdi_tc(0) => adc1_drpdi_tc(0),
      adc1_drpen_tc => adc1_drpen_tc,
      adc1_drprdy_tc => adc1_drprdy_tc,
      adc1_restart_i_reg => tile_config_n_175,
      adc1_restart_i_reg_0 => adc1_restart_i_reg_n_0,
      adc1_restart_pending => adc1_restart_pending,
      adc1_restart_pending_reg => tile_config_n_55,
      adc1_restart_pending_reg_0 => adc1_restart_pending_reg_0,
      adc2_daddr_mon(3) => adc2_daddr_mon(6),
      adc2_daddr_mon(2 downto 1) => adc2_daddr_mon(4 downto 3),
      adc2_daddr_mon(0) => adc2_daddr_mon(1),
      \adc2_daddr_mon[10]_INST_0\ => drp_arbiter_adc2_n_35,
      adc2_den_mon_INST_0(0) => \FSM_onehot_state_reg[2]_3\(0),
      adc2_den_mon_INST_0_0 => drp_arbiter_adc2_n_37,
      adc2_den_mon_INST_0_1(0) => fsm_cs_1(2),
      adc2_drpaddr_por(0) => adc2_drpaddr_por(10),
      adc2_drpen_tc => adc2_drpen_tc,
      adc2_drprdy_tc => adc2_drprdy_tc,
      adc2_restart_i_reg => tile_config_n_174,
      adc2_restart_i_reg_0 => adc2_restart_i_reg_n_0,
      adc2_restart_pending => adc2_restart_pending,
      adc2_restart_pending_reg => tile_config_n_56,
      adc2_restart_pending_reg_0 => adc2_restart_pending_reg_0,
      adc3_daddr_mon(3) => adc3_daddr_mon(6),
      adc3_daddr_mon(2 downto 1) => adc3_daddr_mon(4 downto 3),
      adc3_daddr_mon(0) => adc3_daddr_mon(1),
      \adc3_daddr_mon[10]_INST_0\ => drp_arbiter_adc3_n_32,
      adc3_drpaddr_por(0) => adc3_drpaddr_por(10),
      adc3_drpaddr_tc(2) => adc3_drpaddr_tc(5),
      adc3_drpaddr_tc(1) => adc3_drpaddr_tc(2),
      adc3_drpaddr_tc(0) => adc3_drpaddr_tc(0),
      adc3_drpdi_tc(13 downto 1) => adc3_drpdi_tc(15 downto 3),
      adc3_drpdi_tc(0) => adc3_drpdi_tc(0),
      adc3_drpen_tc => adc3_drpen_tc,
      adc3_drprdy_tc => adc3_drprdy_tc,
      adc3_restart_i_reg => tile_config_n_173,
      adc3_restart_i_reg_0 => adc3_restart_i_reg_n_0,
      adc3_restart_pending => adc3_restart_pending,
      adc3_restart_pending_reg => tile_config_n_57,
      adc3_restart_pending_reg_0 => adc3_restart_pending_reg_0,
      \dac0_daddr_mon[10]_INST_0\(8 downto 6) => \rdata_reg[15]_0\(10 downto 8),
      \dac0_daddr_mon[10]_INST_0\(5 downto 2) => \rdata_reg[15]_0\(6 downto 3),
      \dac0_daddr_mon[10]_INST_0\(1 downto 0) => \rdata_reg[15]_0\(1 downto 0),
      \dac0_di_mon[15]_INST_0\ => drp_arbiter_dac0_n_39,
      \dac0_di_mon[15]_INST_0_0\(15 downto 0) => \rdata_reg[15]\(15 downto 0),
      \dac0_di_mon[15]_INST_0_1\ => drp_arbiter_dac0_n_37,
      dac0_drpaddr_tc(1) => dac0_drpaddr_tc(4),
      dac0_drpaddr_tc(0) => dac0_drpaddr_tc(2),
      dac0_drprdy_tc => dac0_drprdy_tc,
      dac0_restart_i_reg => tile_config_n_172,
      dac0_restart_i_reg_0 => dac0_restart_i_reg_n_0,
      dac0_restart_pending => dac0_restart_pending,
      dac0_restart_pending_reg => tile_config_n_58,
      dac0_restart_pending_reg_0 => \dac0_end_stage_r_reg[0]_0\,
      dac1_daddr_mon(3) => dac1_daddr_mon(6),
      dac1_daddr_mon(2 downto 1) => dac1_daddr_mon(4 downto 3),
      dac1_daddr_mon(0) => dac1_daddr_mon(1),
      \dac1_daddr_mon[10]_INST_0\ => drp_arbiter_dac1_n_37,
      dac1_den_mon_INST_0(0) => \FSM_onehot_state_reg[2]_0\(0),
      dac1_den_mon_INST_0_0 => drp_arbiter_dac1_n_38,
      dac1_den_mon_INST_0_1(0) => fsm_cs_2(2),
      dac1_drpaddr_por(0) => dac1_drpaddr_por(10),
      dac1_drpdi_tc(13 downto 1) => dac1_drpdi_tc(15 downto 3),
      dac1_drpdi_tc(0) => dac1_drpdi_tc(0),
      dac1_drpen_tc => dac1_drpen_tc,
      dac1_drprdy_tc => dac1_drprdy_tc,
      dac1_restart_i_reg => tile_config_n_171,
      dac1_restart_i_reg_0 => dac1_restart_i_reg_n_0,
      dac1_restart_pending => dac1_restart_pending,
      dac1_restart_pending_reg => tile_config_n_59,
      dac1_restart_pending_reg_0 => dac1_restart_pending_reg_0,
      \data_reg[1]\ => tile_config_n_25,
      \data_reg[23]\ => tile_config_n_71,
      \data_reg[23]_0\ => tile_config_n_73,
      \data_reg[23]_1\ => tile_config_n_84,
      \data_reg[23]_2\ => tile_config_n_91,
      \data_reg[24]\ => tile_config_n_8,
      \data_reg[24]_0\ => tile_config_n_36,
      \data_reg[24]_1\ => tile_config_n_37,
      \data_reg[24]_10\ => tile_config_n_46,
      \data_reg[24]_11\ => tile_config_n_47,
      \data_reg[24]_12\ => tile_config_n_48,
      \data_reg[24]_13\ => tile_config_n_49,
      \data_reg[24]_14\ => tile_config_n_50,
      \data_reg[24]_15\ => tile_config_n_51,
      \data_reg[24]_16\ => tile_config_n_52,
      \data_reg[24]_17\ => tile_config_n_85,
      \data_reg[24]_18\ => tile_config_n_115,
      \data_reg[24]_19\ => tile_config_n_116,
      \data_reg[24]_2\ => tile_config_n_38,
      \data_reg[24]_20\ => tile_config_n_117,
      \data_reg[24]_3\ => tile_config_n_39,
      \data_reg[24]_4\ => tile_config_n_40,
      \data_reg[24]_5\ => tile_config_n_41,
      \data_reg[24]_6\ => tile_config_n_42,
      \data_reg[24]_7\ => tile_config_n_43,
      \data_reg[24]_8\ => tile_config_n_44,
      \data_reg[24]_9\ => tile_config_n_45,
      \data_reg[25]\ => tile_config_n_70,
      \data_reg[26]\ => tile_config_n_24,
      \data_reg[26]_0\ => tile_config_n_28,
      \data_reg[26]_1\ => tile_config_n_29,
      \data_reg[26]_2\ => tile_config_n_30,
      \data_reg[26]_3\ => tile_config_n_31,
      \data_reg[26]_4\ => tile_config_n_32,
      \data_reg[26]_5\ => tile_config_n_33,
      \data_reg[26]_6\ => tile_config_n_34,
      \data_reg[26]_7\ => tile_config_n_53,
      \data_reg[26]_8\ => tile_config_n_90,
      \data_reg[26]_9\ => tile_config_n_92,
      \drp_addr_reg[10]\ => tile_config_n_35,
      \drp_di_reg[0]\ => tile_config_n_27,
      \drp_di_reg[10]\ => tile_config_n_16,
      \drp_di_reg[11]\ => tile_config_n_15,
      \drp_di_reg[12]\ => tile_config_n_14,
      \drp_di_reg[13]\ => tile_config_n_13,
      \drp_di_reg[14]\ => tile_config_n_12,
      \drp_di_reg[15]\ => tile_config_n_7,
      \drp_di_reg[2]\ => tile_config_n_26,
      \drp_di_reg[3]\ => tile_config_n_23,
      \drp_di_reg[4]\ => tile_config_n_22,
      \drp_di_reg[5]\ => tile_config_n_21,
      \drp_di_reg[6]\ => tile_config_n_20,
      \drp_di_reg[7]\ => tile_config_n_19,
      \drp_di_reg[8]\ => tile_config_n_18,
      \drp_di_reg[9]\ => tile_config_n_17,
      drp_wen => drp_wen,
      p_2_in => p_2_in,
      p_3_in => p_3_in,
      p_4_in => p_4_in,
      p_5_in => p_5_in,
      p_6_in => p_6_in,
      por_sm_reset => por_sm_reset,
      \rdata_reg[15]\ => drp_arbiter_adc0_n_36,
      \rdata_reg[15]_0\ => drp_arbiter_adc0_n_34,
      \rdata_reg[15]_1\ => drp_arbiter_adc1_n_15,
      \rdata_reg[15]_2\ => drp_arbiter_adc1_n_14,
      \rdata_reg[15]_3\ => drp_arbiter_adc2_n_36,
      \rdata_reg[15]_4\ => drp_arbiter_adc2_n_34,
      \rdata_reg[15]_5\ => drp_arbiter_adc3_n_33,
      \rdata_reg[15]_6\ => drp_arbiter_adc3_n_31,
      \rdata_reg[15]_7\ => drp_arbiter_dac1_n_36,
      \rdata_reg[15]_8\ => drp_arbiter_dac1_n_35,
      s_axi_aclk => s_axi_aclk,
      tc_enable(5 downto 0) => tc_enable(5 downto 0),
      tc_enable_reg0 => tc_enable_reg0,
      tc_enable_reg014_out => tc_enable_reg014_out,
      tc_enable_reg017_out => tc_enable_reg017_out,
      tc_enable_reg020_out => tc_enable_reg020_out,
      tc_enable_reg023_out => tc_enable_reg023_out,
      tc_enable_reg026_out => tc_enable_reg026_out,
      tc_gnt_adc3 => tc_gnt_adc3,
      tc_req_adc0 => tc_req_adc0,
      tc_req_adc1 => tc_req_adc1,
      tc_req_adc2 => tc_req_adc2,
      tc_req_adc3 => tc_req_adc3,
      tc_req_dac0 => tc_req_dac0,
      tc_req_dac1 => tc_req_dac1,
      tile_config_done => tile_config_done,
      tile_index(2 downto 0) => tile_index(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_rf_wrapper is
  port (
    s00_axis_tready : out STD_LOGIC;
    STATUS_COMMON : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_aclk_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_aclk_1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_aclk_2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac0_pll_lock : out STD_LOGIC;
    dac0_clk_n_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_aclk_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac0_drp_rdy : out STD_LOGIC;
    dac0_dgnt_mon : out STD_LOGIC;
    clk_dac0_i : out STD_LOGIC;
    dac0_clk_n_1 : out STD_LOGIC;
    dac0_pll_dmon : out STD_LOGIC;
    vout00_n : out STD_LOGIC;
    vout00_p : out STD_LOGIC;
    dac0_do_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac00_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac01_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac02_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac03_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac0_den_mon : out STD_LOGIC;
    dac0_dwe_mon : out STD_LOGIC;
    dac0_daddr_mon : out STD_LOGIC_VECTOR ( 10 downto 0 );
    dac0_di_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_aclk_4 : out STD_LOGIC;
    dac1_pll_dmon : out STD_LOGIC;
    dac1_do_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac10_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac11_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac12_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac13_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac1_den_mon : out STD_LOGIC;
    dac1_dwe_mon : out STD_LOGIC;
    dac1_daddr_mon : out STD_LOGIC_VECTOR ( 10 downto 0 );
    dac1_di_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_aclk_5 : out STD_LOGIC;
    adc0_pll_dmon : out STD_LOGIC;
    adc0_do_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc00_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc01_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc02_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc03_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc0_den_mon : out STD_LOGIC;
    adc0_dwe_mon : out STD_LOGIC;
    adc0_daddr_mon : out STD_LOGIC_VECTOR ( 10 downto 0 );
    adc0_di_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_aclk_6 : out STD_LOGIC;
    adc1_pll_dmon : out STD_LOGIC;
    adc1_do_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc10_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc11_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc12_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc13_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc1_den_mon : out STD_LOGIC;
    adc1_dwe_mon : out STD_LOGIC;
    adc1_daddr_mon : out STD_LOGIC_VECTOR ( 10 downto 0 );
    adc1_di_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_aclk_7 : out STD_LOGIC;
    adc2_pll_dmon : out STD_LOGIC;
    adc2_do_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc20_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc21_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc22_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc23_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc2_den_mon : out STD_LOGIC;
    adc2_dwe_mon : out STD_LOGIC;
    adc2_daddr_mon : out STD_LOGIC_VECTOR ( 10 downto 0 );
    adc2_di_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_aclk_8 : out STD_LOGIC;
    adc3_pll_dmon : out STD_LOGIC;
    adc3_do_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc30_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc31_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc32_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc33_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc3_den_mon : out STD_LOGIC;
    adc3_dwe_mon : out STD_LOGIC;
    adc3_daddr_mon : out STD_LOGIC_VECTOR ( 10 downto 0 );
    adc3_di_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \FSM_sequential_fsm_cs_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_fsm_cs_reg[1]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_fsm_cs_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    user_drp_drdy : out STD_LOGIC;
    access_type_reg : out STD_LOGIC;
    user_drp_drdy_reg : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_fsm_cs_reg[2]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    user_drp_drdy_reg_0 : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    user_drp_drdy_reg_1 : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[2]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    user_drp_drdy_reg_2 : out STD_LOGIC;
    \syncstages_ff_reg[3]\ : out STD_LOGIC;
    dac0_status : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cleared_r_reg : out STD_LOGIC;
    cleared_r_reg_0 : out STD_LOGIC;
    sm_reset_pulse0 : out STD_LOGIC;
    done_reg : out STD_LOGIC;
    dac0_sm_reset_i : out STD_LOGIC;
    dac0_powerup_state : out STD_LOGIC;
    dac1_powerup_state : out STD_LOGIC;
    done_reg_0 : out STD_LOGIC;
    adc0_powerup_state : out STD_LOGIC;
    done_reg_1 : out STD_LOGIC;
    adc1_powerup_state : out STD_LOGIC;
    done_reg_2 : out STD_LOGIC;
    adc2_powerup_state : out STD_LOGIC;
    done_reg_3 : out STD_LOGIC;
    adc3_powerup_state : out STD_LOGIC;
    done_reg_4 : out STD_LOGIC;
    s_axi_aclk_9 : out STD_LOGIC;
    access_type_reg_0 : out STD_LOGIC;
    access_type_reg_1 : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[0]_0\ : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[0]_1\ : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[0]_2\ : out STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[0]_3\ : out STD_LOGIC;
    adc0_status : out STD_LOGIC_VECTOR ( 1 downto 0 );
    adc1_status : out STD_LOGIC_VECTOR ( 1 downto 0 );
    adc2_status : out STD_LOGIC_VECTOR ( 1 downto 0 );
    adc3_status : out STD_LOGIC_VECTOR ( 1 downto 0 );
    status : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s0_axis_aclk : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dac0_clk_n : in STD_LOGIC;
    dac0_clk_p : in STD_LOGIC;
    sysref_in_n : in STD_LOGIC;
    sysref_in_p : in STD_LOGIC;
    dac0_cmn_control : in STD_LOGIC_VECTOR ( 14 downto 0 );
    s00_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    dac1_cmn_control : in STD_LOGIC_VECTOR ( 14 downto 0 );
    adc0_cmn_control : in STD_LOGIC_VECTOR ( 14 downto 0 );
    adc1_cmn_control : in STD_LOGIC_VECTOR ( 14 downto 0 );
    adc2_cmn_control : in STD_LOGIC_VECTOR ( 14 downto 0 );
    adc3_cmn_control : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \rdata_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \FSM_onehot_state_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    bank2_write : in STD_LOGIC;
    \FSM_sequential_fsm_cs_reg[1]_0\ : in STD_LOGIC;
    dummy_read_req_reg : in STD_LOGIC;
    \FSM_onehot_state_reg[2]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    drp_RdAck_r_reg : in STD_LOGIC;
    \FSM_onehot_state_reg[2]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_state_reg[2]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_state_reg[2]_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_state_reg[2]_4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dac0_powerup_state_irq : in STD_LOGIC;
    bank1_read : in STD_LOGIC_VECTOR ( 0 to 0 );
    \IP2Bus_Data[3]_i_33\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \IP2Bus_Data[3]_i_33_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sm_reset_r : in STD_LOGIC;
    p_44_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dest_out : in STD_LOGIC;
    dac0_fifo_disable : in STD_LOGIC_VECTOR ( 0 to 0 );
    por_sm_reset_reg_0 : in STD_LOGIC;
    \IP2Bus_Data_reg[4]\ : in STD_LOGIC;
    \por_timer_count_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \por_timer_count_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \por_timer_count_reg[7]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \por_timer_count_reg[7]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \por_timer_start_val_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    drp_RdAck_r_reg_0 : in STD_LOGIC;
    \por_timer_count_reg[7]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tc_enable_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tc_enable[0]_i_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tc_enable_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tc_enable_reg0_inferred__0/tc_enable[1]_i_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tc_enable_reg[2]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tc_enable_reg0_inferred__1/tc_enable[2]_i_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tc_enable_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tc_enable_reg0_inferred__2/tc_enable[3]_i_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tc_enable_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tc_enable_reg0_inferred__4/tc_enable[5]_i_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    adc0_restart_pending_reg : in STD_LOGIC;
    adc1_restart_pending_reg : in STD_LOGIC;
    adc2_restart_pending_reg : in STD_LOGIC;
    adc3_restart_pending_reg : in STD_LOGIC;
    \dac0_end_stage_r_reg[0]\ : in STD_LOGIC;
    dac1_restart_pending_reg : in STD_LOGIC;
    drp_RdAck_r_reg_1 : in STD_LOGIC;
    drp_RdAck_r_reg_2 : in STD_LOGIC;
    drp_RdAck_r_reg_3 : in STD_LOGIC;
    drp_RdAck_r_reg_4 : in STD_LOGIC;
    adc0_drp_we : in STD_LOGIC;
    bank10_write : in STD_LOGIC;
    adc0_dreq_mon : in STD_LOGIC;
    adc1_drp_we : in STD_LOGIC;
    bank12_write : in STD_LOGIC;
    adc1_dreq_mon : in STD_LOGIC;
    adc2_drp_we : in STD_LOGIC;
    bank14_write : in STD_LOGIC;
    adc2_dreq_mon : in STD_LOGIC;
    adc3_drp_we : in STD_LOGIC;
    bank16_write : in STD_LOGIC;
    adc3_dreq_mon : in STD_LOGIC;
    dac1_drp_we : in STD_LOGIC;
    bank4_write : in STD_LOGIC;
    dac1_dreq_mon : in STD_LOGIC;
    \por_timer_start_val_reg[19]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_rf_wrapper;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_rf_wrapper is
  signal \^status_common\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^adc0_daddr_mon\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^adc0_den_mon\ : STD_LOGIC;
  signal \^adc0_di_mon\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^adc0_do_mon\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^adc0_dwe_mon\ : STD_LOGIC;
  signal adc0_supplies_up_sync : STD_LOGIC;
  signal \^adc1_daddr_mon\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^adc1_den_mon\ : STD_LOGIC;
  signal \^adc1_di_mon\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^adc1_do_mon\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^adc1_dwe_mon\ : STD_LOGIC;
  signal adc1_supplies_up_sync : STD_LOGIC;
  signal \^adc2_daddr_mon\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^adc2_den_mon\ : STD_LOGIC;
  signal \^adc2_di_mon\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^adc2_do_mon\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^adc2_dwe_mon\ : STD_LOGIC;
  signal adc2_supplies_up_sync : STD_LOGIC;
  signal \^adc3_daddr_mon\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^adc3_den_mon\ : STD_LOGIC;
  signal \^adc3_di_mon\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^adc3_do_mon\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^adc3_dwe_mon\ : STD_LOGIC;
  signal adc3_supplies_up_sync : STD_LOGIC;
  signal \^clk_dac0_i\ : STD_LOGIC;
  signal \^dac0_clk_n_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^dac0_clk_n_1\ : STD_LOGIC;
  signal dac0_clk_present_sync : STD_LOGIC;
  signal \^dac0_daddr_mon\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^dac0_den_mon\ : STD_LOGIC;
  signal \^dac0_di_mon\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^dac0_do_mon\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dac0_done_i : STD_LOGIC;
  signal dac0_done_i_reg_n_0 : STD_LOGIC;
  signal \^dac0_dwe_mon\ : STD_LOGIC;
  signal dac0_powerup_state_sync : STD_LOGIC;
  signal dac0_supplies_up_sync : STD_LOGIC;
  signal \^dac1_daddr_mon\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^dac1_den_mon\ : STD_LOGIC;
  signal \^dac1_di_mon\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^dac1_do_mon\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^dac1_dwe_mon\ : STD_LOGIC;
  signal dac1_supplies_up_sync : STD_LOGIC;
  signal dummy_read_req_i_3_n_0 : STD_LOGIC;
  signal por_sm_reset : STD_LOGIC;
  signal por_sm_reset_i : STD_LOGIC;
  signal por_sm_reset_i_2_n_0 : STD_LOGIC;
  signal rx0_u_adc_n_0 : STD_LOGIC;
  signal rx1_u_adc_n_0 : STD_LOGIC;
  signal rx2_u_adc_n_0 : STD_LOGIC;
  signal rx3_u_adc_n_0 : STD_LOGIC;
  signal \^s00_axis_tready\ : STD_LOGIC;
  signal \^s_axi_aclk_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^s_axi_aclk_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^s_axi_aclk_2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^s_axi_aclk_3\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^s_axi_aclk_4\ : STD_LOGIC;
  signal \^s_axi_aclk_5\ : STD_LOGIC;
  signal \^s_axi_aclk_6\ : STD_LOGIC;
  signal \^s_axi_aclk_7\ : STD_LOGIC;
  signal \^s_axi_aclk_8\ : STD_LOGIC;
  signal sysref_north_1 : STD_LOGIC;
  signal sysref_north_2 : STD_LOGIC;
  signal sysref_north_3 : STD_LOGIC;
  signal sysref_north_4 : STD_LOGIC;
  signal sysref_north_5 : STD_LOGIC;
  signal sysref_south_1 : STD_LOGIC;
  signal sysref_south_2 : STD_LOGIC;
  signal sysref_south_3 : STD_LOGIC;
  signal sysref_south_4 : STD_LOGIC;
  signal sysref_south_5 : STD_LOGIC;
  signal tx1_u_dac_n_0 : STD_LOGIC;
  signal \xlnx_opt_\ : STD_LOGIC;
  signal \xlnx_opt__1\ : STD_LOGIC;
  signal NLW_rx0_u_adc_PLL_REFCLK_OUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rx0_u_adc_SYSREF_N_UNCONNECTED : STD_LOGIC;
  signal NLW_rx0_u_adc_SYSREF_OUT_SOUTH_UNCONNECTED : STD_LOGIC;
  signal NLW_rx0_u_adc_SYSREF_P_UNCONNECTED : STD_LOGIC;
  signal NLW_rx0_u_adc_VIN0_N_UNCONNECTED : STD_LOGIC;
  signal NLW_rx0_u_adc_VIN0_P_UNCONNECTED : STD_LOGIC;
  signal NLW_rx0_u_adc_VIN1_N_UNCONNECTED : STD_LOGIC;
  signal NLW_rx0_u_adc_VIN1_P_UNCONNECTED : STD_LOGIC;
  signal NLW_rx0_u_adc_VIN2_N_UNCONNECTED : STD_LOGIC;
  signal NLW_rx0_u_adc_VIN2_P_UNCONNECTED : STD_LOGIC;
  signal NLW_rx0_u_adc_VIN3_N_UNCONNECTED : STD_LOGIC;
  signal NLW_rx0_u_adc_VIN3_P_UNCONNECTED : STD_LOGIC;
  signal NLW_rx0_u_adc_VIN_I01_N_UNCONNECTED : STD_LOGIC;
  signal NLW_rx0_u_adc_VIN_I01_P_UNCONNECTED : STD_LOGIC;
  signal NLW_rx0_u_adc_VIN_I23_N_UNCONNECTED : STD_LOGIC;
  signal NLW_rx0_u_adc_VIN_I23_P_UNCONNECTED : STD_LOGIC;
  signal NLW_rx0_u_adc_DATA_ADC0_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_rx0_u_adc_DATA_ADC1_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_rx0_u_adc_DATA_ADC2_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_rx0_u_adc_DATA_ADC3_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_rx1_u_adc_PLL_REFCLK_OUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rx1_u_adc_SYSREF_N_UNCONNECTED : STD_LOGIC;
  signal NLW_rx1_u_adc_SYSREF_P_UNCONNECTED : STD_LOGIC;
  signal NLW_rx1_u_adc_VIN0_N_UNCONNECTED : STD_LOGIC;
  signal NLW_rx1_u_adc_VIN0_P_UNCONNECTED : STD_LOGIC;
  signal NLW_rx1_u_adc_VIN1_N_UNCONNECTED : STD_LOGIC;
  signal NLW_rx1_u_adc_VIN1_P_UNCONNECTED : STD_LOGIC;
  signal NLW_rx1_u_adc_VIN2_N_UNCONNECTED : STD_LOGIC;
  signal NLW_rx1_u_adc_VIN2_P_UNCONNECTED : STD_LOGIC;
  signal NLW_rx1_u_adc_VIN3_N_UNCONNECTED : STD_LOGIC;
  signal NLW_rx1_u_adc_VIN3_P_UNCONNECTED : STD_LOGIC;
  signal NLW_rx1_u_adc_VIN_I01_N_UNCONNECTED : STD_LOGIC;
  signal NLW_rx1_u_adc_VIN_I01_P_UNCONNECTED : STD_LOGIC;
  signal NLW_rx1_u_adc_VIN_I23_N_UNCONNECTED : STD_LOGIC;
  signal NLW_rx1_u_adc_VIN_I23_P_UNCONNECTED : STD_LOGIC;
  signal NLW_rx1_u_adc_DATA_ADC0_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_rx1_u_adc_DATA_ADC1_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_rx1_u_adc_DATA_ADC2_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_rx1_u_adc_DATA_ADC3_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_rx2_u_adc_PLL_REFCLK_OUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rx2_u_adc_SYSREF_N_UNCONNECTED : STD_LOGIC;
  signal NLW_rx2_u_adc_SYSREF_P_UNCONNECTED : STD_LOGIC;
  signal NLW_rx2_u_adc_VIN0_N_UNCONNECTED : STD_LOGIC;
  signal NLW_rx2_u_adc_VIN0_P_UNCONNECTED : STD_LOGIC;
  signal NLW_rx2_u_adc_VIN1_N_UNCONNECTED : STD_LOGIC;
  signal NLW_rx2_u_adc_VIN1_P_UNCONNECTED : STD_LOGIC;
  signal NLW_rx2_u_adc_VIN2_N_UNCONNECTED : STD_LOGIC;
  signal NLW_rx2_u_adc_VIN2_P_UNCONNECTED : STD_LOGIC;
  signal NLW_rx2_u_adc_VIN3_N_UNCONNECTED : STD_LOGIC;
  signal NLW_rx2_u_adc_VIN3_P_UNCONNECTED : STD_LOGIC;
  signal NLW_rx2_u_adc_VIN_I01_N_UNCONNECTED : STD_LOGIC;
  signal NLW_rx2_u_adc_VIN_I01_P_UNCONNECTED : STD_LOGIC;
  signal NLW_rx2_u_adc_VIN_I23_N_UNCONNECTED : STD_LOGIC;
  signal NLW_rx2_u_adc_VIN_I23_P_UNCONNECTED : STD_LOGIC;
  signal NLW_rx2_u_adc_DATA_ADC0_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_rx2_u_adc_DATA_ADC1_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_rx2_u_adc_DATA_ADC2_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_rx2_u_adc_DATA_ADC3_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_rx3_u_adc_PLL_REFCLK_OUT_UNCONNECTED : STD_LOGIC;
  signal NLW_rx3_u_adc_SYSREF_N_UNCONNECTED : STD_LOGIC;
  signal NLW_rx3_u_adc_SYSREF_P_UNCONNECTED : STD_LOGIC;
  signal NLW_rx3_u_adc_VIN0_N_UNCONNECTED : STD_LOGIC;
  signal NLW_rx3_u_adc_VIN0_P_UNCONNECTED : STD_LOGIC;
  signal NLW_rx3_u_adc_VIN1_N_UNCONNECTED : STD_LOGIC;
  signal NLW_rx3_u_adc_VIN1_P_UNCONNECTED : STD_LOGIC;
  signal NLW_rx3_u_adc_VIN2_N_UNCONNECTED : STD_LOGIC;
  signal NLW_rx3_u_adc_VIN2_P_UNCONNECTED : STD_LOGIC;
  signal NLW_rx3_u_adc_VIN3_N_UNCONNECTED : STD_LOGIC;
  signal NLW_rx3_u_adc_VIN3_P_UNCONNECTED : STD_LOGIC;
  signal NLW_rx3_u_adc_VIN_I01_N_UNCONNECTED : STD_LOGIC;
  signal NLW_rx3_u_adc_VIN_I01_P_UNCONNECTED : STD_LOGIC;
  signal NLW_rx3_u_adc_VIN_I23_N_UNCONNECTED : STD_LOGIC;
  signal NLW_rx3_u_adc_VIN_I23_P_UNCONNECTED : STD_LOGIC;
  signal NLW_rx3_u_adc_DATA_ADC0_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_rx3_u_adc_DATA_ADC1_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_rx3_u_adc_DATA_ADC2_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_rx3_u_adc_DATA_ADC3_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_tx0_u_dac_CLK_FIFO_LM_UNCONNECTED : STD_LOGIC;
  signal NLW_tx0_u_dac_PLL_REFCLK_OUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tx0_u_dac_VOUT1_N_UNCONNECTED : STD_LOGIC;
  signal NLW_tx0_u_dac_VOUT1_P_UNCONNECTED : STD_LOGIC;
  signal NLW_tx0_u_dac_VOUT2_N_UNCONNECTED : STD_LOGIC;
  signal NLW_tx0_u_dac_VOUT2_P_UNCONNECTED : STD_LOGIC;
  signal NLW_tx0_u_dac_VOUT3_N_UNCONNECTED : STD_LOGIC;
  signal NLW_tx0_u_dac_VOUT3_P_UNCONNECTED : STD_LOGIC;
  signal NLW_tx1_u_dac_CLK_FIFO_LM_UNCONNECTED : STD_LOGIC;
  signal NLW_tx1_u_dac_PLL_REFCLK_OUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tx1_u_dac_SYSREF_IN_NORTH_UNCONNECTED : STD_LOGIC;
  signal NLW_tx1_u_dac_SYSREF_N_UNCONNECTED : STD_LOGIC;
  signal NLW_tx1_u_dac_SYSREF_OUT_NORTH_UNCONNECTED : STD_LOGIC;
  signal NLW_tx1_u_dac_SYSREF_P_UNCONNECTED : STD_LOGIC;
  signal NLW_tx1_u_dac_VOUT0_N_UNCONNECTED : STD_LOGIC;
  signal NLW_tx1_u_dac_VOUT0_P_UNCONNECTED : STD_LOGIC;
  signal NLW_tx1_u_dac_VOUT1_N_UNCONNECTED : STD_LOGIC;
  signal NLW_tx1_u_dac_VOUT1_P_UNCONNECTED : STD_LOGIC;
  signal NLW_tx1_u_dac_VOUT2_N_UNCONNECTED : STD_LOGIC;
  signal NLW_tx1_u_dac_VOUT2_P_UNCONNECTED : STD_LOGIC;
  signal NLW_tx1_u_dac_VOUT3_N_UNCONNECTED : STD_LOGIC;
  signal NLW_tx1_u_dac_VOUT3_P_UNCONNECTED : STD_LOGIC;
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of BUFG_GT_SYNC : label is "MLO";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of cdc_adc0_supplies_up_i : label is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of cdc_adc0_supplies_up_i : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of cdc_adc0_supplies_up_i : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of cdc_adc0_supplies_up_i : label is 0;
  attribute VERSION : integer;
  attribute VERSION of cdc_adc0_supplies_up_i : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of cdc_adc0_supplies_up_i : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of cdc_adc0_supplies_up_i : label is "TRUE";
  attribute DEST_SYNC_FF of cdc_adc1_supplies_up_i : label is 4;
  attribute INIT_SYNC_FF of cdc_adc1_supplies_up_i : label is 0;
  attribute SIM_ASSERT_CHK of cdc_adc1_supplies_up_i : label is 0;
  attribute SRC_INPUT_REG of cdc_adc1_supplies_up_i : label is 0;
  attribute VERSION of cdc_adc1_supplies_up_i : label is 0;
  attribute XPM_CDC of cdc_adc1_supplies_up_i : label is "SINGLE";
  attribute XPM_MODULE of cdc_adc1_supplies_up_i : label is "TRUE";
  attribute DEST_SYNC_FF of cdc_adc2_supplies_up_i : label is 4;
  attribute INIT_SYNC_FF of cdc_adc2_supplies_up_i : label is 0;
  attribute SIM_ASSERT_CHK of cdc_adc2_supplies_up_i : label is 0;
  attribute SRC_INPUT_REG of cdc_adc2_supplies_up_i : label is 0;
  attribute VERSION of cdc_adc2_supplies_up_i : label is 0;
  attribute XPM_CDC of cdc_adc2_supplies_up_i : label is "SINGLE";
  attribute XPM_MODULE of cdc_adc2_supplies_up_i : label is "TRUE";
  attribute DEST_SYNC_FF of cdc_adc3_supplies_up_i : label is 4;
  attribute INIT_SYNC_FF of cdc_adc3_supplies_up_i : label is 0;
  attribute SIM_ASSERT_CHK of cdc_adc3_supplies_up_i : label is 0;
  attribute SRC_INPUT_REG of cdc_adc3_supplies_up_i : label is 0;
  attribute VERSION of cdc_adc3_supplies_up_i : label is 0;
  attribute XPM_CDC of cdc_adc3_supplies_up_i : label is "SINGLE";
  attribute XPM_MODULE of cdc_adc3_supplies_up_i : label is "TRUE";
  attribute DEST_SYNC_FF of cdc_dac0_clk_present_i : label is 4;
  attribute INIT_SYNC_FF of cdc_dac0_clk_present_i : label is 0;
  attribute SIM_ASSERT_CHK of cdc_dac0_clk_present_i : label is 0;
  attribute SRC_INPUT_REG of cdc_dac0_clk_present_i : label is 0;
  attribute VERSION of cdc_dac0_clk_present_i : label is 0;
  attribute XPM_CDC of cdc_dac0_clk_present_i : label is "SINGLE";
  attribute XPM_MODULE of cdc_dac0_clk_present_i : label is "TRUE";
  attribute DEST_SYNC_FF of cdc_dac0_done_i : label is 4;
  attribute INIT_SYNC_FF of cdc_dac0_done_i : label is 0;
  attribute SIM_ASSERT_CHK of cdc_dac0_done_i : label is 0;
  attribute SRC_INPUT_REG of cdc_dac0_done_i : label is 0;
  attribute VERSION of cdc_dac0_done_i : label is 0;
  attribute XPM_CDC of cdc_dac0_done_i : label is "SINGLE";
  attribute XPM_MODULE of cdc_dac0_done_i : label is "TRUE";
  attribute DEST_SYNC_FF of cdc_dac0_pll_lock_i : label is 4;
  attribute INIT_SYNC_FF of cdc_dac0_pll_lock_i : label is 0;
  attribute SIM_ASSERT_CHK of cdc_dac0_pll_lock_i : label is 0;
  attribute SRC_INPUT_REG of cdc_dac0_pll_lock_i : label is 0;
  attribute VERSION of cdc_dac0_pll_lock_i : label is 0;
  attribute XPM_CDC of cdc_dac0_pll_lock_i : label is "SINGLE";
  attribute XPM_MODULE of cdc_dac0_pll_lock_i : label is "TRUE";
  attribute DEST_SYNC_FF of cdc_dac0_powerup_state_i : label is 4;
  attribute INIT_SYNC_FF of cdc_dac0_powerup_state_i : label is 0;
  attribute SIM_ASSERT_CHK of cdc_dac0_powerup_state_i : label is 0;
  attribute SRC_INPUT_REG of cdc_dac0_powerup_state_i : label is 0;
  attribute VERSION of cdc_dac0_powerup_state_i : label is 0;
  attribute XPM_CDC of cdc_dac0_powerup_state_i : label is "SINGLE";
  attribute XPM_MODULE of cdc_dac0_powerup_state_i : label is "TRUE";
  attribute DEST_SYNC_FF of cdc_dac0_supplies_up_i : label is 4;
  attribute INIT_SYNC_FF of cdc_dac0_supplies_up_i : label is 0;
  attribute SIM_ASSERT_CHK of cdc_dac0_supplies_up_i : label is 0;
  attribute SRC_INPUT_REG of cdc_dac0_supplies_up_i : label is 0;
  attribute VERSION of cdc_dac0_supplies_up_i : label is 0;
  attribute XPM_CDC of cdc_dac0_supplies_up_i : label is "SINGLE";
  attribute XPM_MODULE of cdc_dac0_supplies_up_i : label is "TRUE";
  attribute DEST_SYNC_FF of cdc_dac1_supplies_up_i : label is 4;
  attribute INIT_SYNC_FF of cdc_dac1_supplies_up_i : label is 0;
  attribute SIM_ASSERT_CHK of cdc_dac1_supplies_up_i : label is 0;
  attribute SRC_INPUT_REG of cdc_dac1_supplies_up_i : label is 0;
  attribute VERSION of cdc_dac1_supplies_up_i : label is 0;
  attribute XPM_CDC of cdc_dac1_supplies_up_i : label is "SINGLE";
  attribute XPM_MODULE of cdc_dac1_supplies_up_i : label is "TRUE";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of rx0_u_adc : label is "PRIMITIVE";
  attribute BOX_TYPE of rx1_u_adc : label is "PRIMITIVE";
  attribute BOX_TYPE of rx2_u_adc : label is "PRIMITIVE";
  attribute BOX_TYPE of rx3_u_adc : label is "PRIMITIVE";
  attribute BOX_TYPE of tx0_u_dac : label is "PRIMITIVE";
  attribute BOX_TYPE of tx1_u_dac : label is "PRIMITIVE";
begin
  STATUS_COMMON(15 downto 0) <= \^status_common\(15 downto 0);
  adc0_daddr_mon(10 downto 0) <= \^adc0_daddr_mon\(10 downto 0);
  adc0_den_mon <= \^adc0_den_mon\;
  adc0_di_mon(15 downto 0) <= \^adc0_di_mon\(15 downto 0);
  adc0_do_mon(15 downto 0) <= \^adc0_do_mon\(15 downto 0);
  adc0_dwe_mon <= \^adc0_dwe_mon\;
  adc1_daddr_mon(10 downto 0) <= \^adc1_daddr_mon\(10 downto 0);
  adc1_den_mon <= \^adc1_den_mon\;
  adc1_di_mon(15 downto 0) <= \^adc1_di_mon\(15 downto 0);
  adc1_do_mon(15 downto 0) <= \^adc1_do_mon\(15 downto 0);
  adc1_dwe_mon <= \^adc1_dwe_mon\;
  adc2_daddr_mon(10 downto 0) <= \^adc2_daddr_mon\(10 downto 0);
  adc2_den_mon <= \^adc2_den_mon\;
  adc2_di_mon(15 downto 0) <= \^adc2_di_mon\(15 downto 0);
  adc2_do_mon(15 downto 0) <= \^adc2_do_mon\(15 downto 0);
  adc2_dwe_mon <= \^adc2_dwe_mon\;
  adc3_daddr_mon(10 downto 0) <= \^adc3_daddr_mon\(10 downto 0);
  adc3_den_mon <= \^adc3_den_mon\;
  adc3_di_mon(15 downto 0) <= \^adc3_di_mon\(15 downto 0);
  adc3_do_mon(15 downto 0) <= \^adc3_do_mon\(15 downto 0);
  adc3_dwe_mon <= \^adc3_dwe_mon\;
  clk_dac0_i <= \^clk_dac0_i\;
  dac0_clk_n_0(15 downto 0) <= \^dac0_clk_n_0\(15 downto 0);
  dac0_clk_n_1 <= \^dac0_clk_n_1\;
  dac0_daddr_mon(10 downto 0) <= \^dac0_daddr_mon\(10 downto 0);
  dac0_den_mon <= \^dac0_den_mon\;
  dac0_di_mon(15 downto 0) <= \^dac0_di_mon\(15 downto 0);
  dac0_do_mon(15 downto 0) <= \^dac0_do_mon\(15 downto 0);
  dac0_dwe_mon <= \^dac0_dwe_mon\;
  dac1_daddr_mon(10 downto 0) <= \^dac1_daddr_mon\(10 downto 0);
  dac1_den_mon <= \^dac1_den_mon\;
  dac1_di_mon(15 downto 0) <= \^dac1_di_mon\(15 downto 0);
  dac1_do_mon(15 downto 0) <= \^dac1_do_mon\(15 downto 0);
  dac1_dwe_mon <= \^dac1_dwe_mon\;
  lopt_2 <= \xlnx_opt_\;
  lopt_3 <= \xlnx_opt__1\;
  s00_axis_tready <= \^s00_axis_tready\;
  s_axi_aclk_0(15 downto 0) <= \^s_axi_aclk_0\(15 downto 0);
  s_axi_aclk_1(15 downto 0) <= \^s_axi_aclk_1\(15 downto 0);
  s_axi_aclk_2(15 downto 0) <= \^s_axi_aclk_2\(15 downto 0);
  s_axi_aclk_3(15 downto 0) <= \^s_axi_aclk_3\(15 downto 0);
  s_axi_aclk_4 <= \^s_axi_aclk_4\;
  s_axi_aclk_5 <= \^s_axi_aclk_5\;
  s_axi_aclk_6 <= \^s_axi_aclk_6\;
  s_axi_aclk_7 <= \^s_axi_aclk_7\;
  s_axi_aclk_8 <= \^s_axi_aclk_8\;
BUFG_GT_SYNC: unisim.vcomponents.BUFG_GT_SYNC
     port map (
      CE => lopt,
      CESYNC => \xlnx_opt_\,
      CLK => \^clk_dac0_i\,
      CLR => lopt_1,
      CLRSYNC => \xlnx_opt__1\
    );
\IP2Bus_Data[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dac1_do_mon\(4),
      I1 => \IP2Bus_Data_reg[4]\,
      O => s_axi_aclk_9
    );
cdc_adc0_supplies_up_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__20\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc0_supplies_up_sync,
      src_clk => '0',
      src_in => \^status_common\(1)
    );
cdc_adc1_supplies_up_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__21\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc1_supplies_up_sync,
      src_clk => '0',
      src_in => \^s_axi_aclk_0\(1)
    );
cdc_adc2_supplies_up_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__22\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc2_supplies_up_sync,
      src_clk => '0',
      src_in => \^s_axi_aclk_1\(1)
    );
cdc_adc3_supplies_up_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__23\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => adc3_supplies_up_sync,
      src_clk => '0',
      src_in => \^s_axi_aclk_2\(1)
    );
cdc_dac0_clk_present_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__27\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => dac0_clk_present_sync,
      src_clk => '0',
      src_in => \^dac0_clk_n_0\(0)
    );
cdc_dac0_done_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__19\
     port map (
      dest_clk => s0_axis_aclk,
      dest_out => \^s00_axis_tready\,
      src_clk => '0',
      src_in => dac0_done_i_reg_n_0
    );
cdc_dac0_pll_lock_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__24\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => dac0_pll_lock,
      src_clk => '0',
      src_in => \^dac0_clk_n_0\(3)
    );
cdc_dac0_powerup_state_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__25\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => dac0_powerup_state_sync,
      src_clk => '0',
      src_in => \^dac0_clk_n_0\(2)
    );
cdc_dac0_supplies_up_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__26\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => dac0_supplies_up_sync,
      src_clk => '0',
      src_in => \^dac0_clk_n_0\(1)
    );
cdc_dac1_supplies_up_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__28\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => dac1_supplies_up_sync,
      src_clk => '0',
      src_in => \^s_axi_aclk_3\(1)
    );
dac0_done_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dac0_done_i,
      Q => dac0_done_i_reg_n_0,
      R => '0'
    );
dummy_read_req_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => Q(5),
      I3 => Q(4),
      I4 => Q(7),
      I5 => Q(6),
      O => dummy_read_req_i_3_n_0
    );
por_sm_reset_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \^dac0_clk_n_0\(6),
      I1 => por_sm_reset_reg_0,
      I2 => \^s_axi_aclk_0\(6),
      I3 => por_sm_reset_i_2_n_0,
      O => por_sm_reset_i
    );
por_sm_reset_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^s_axi_aclk_2\(6),
      I1 => \^status_common\(6),
      I2 => \^s_axi_aclk_1\(6),
      I3 => \^s_axi_aclk_3\(6),
      O => por_sm_reset_i_2_n_0
    );
por_sm_reset_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => por_sm_reset_i,
      Q => por_sm_reset,
      R => '0'
    );
por_state_machine_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_por_fsm_top
     port map (
      D(0) => D(0),
      \FSM_onehot_state_reg[2]\(1 downto 0) => \FSM_onehot_state_reg[2]\(1 downto 0),
      \FSM_onehot_state_reg[2]_0\(1 downto 0) => \FSM_onehot_state_reg[2]_0\(1 downto 0),
      \FSM_onehot_state_reg[2]_1\(1 downto 0) => \FSM_onehot_state_reg[2]_1\(1 downto 0),
      \FSM_onehot_state_reg[2]_2\(1 downto 0) => \FSM_onehot_state_reg[2]_2\(1 downto 0),
      \FSM_onehot_state_reg[2]_3\(1 downto 0) => \FSM_onehot_state_reg[2]_3\(1 downto 0),
      \FSM_onehot_state_reg[2]_4\(1 downto 0) => \FSM_onehot_state_reg[2]_4\(1 downto 0),
      \FSM_sequential_fsm_cs_reg[0]\ => \^dac0_dwe_mon\,
      \FSM_sequential_fsm_cs_reg[0]_0\ => \FSM_sequential_fsm_cs_reg[0]\,
      \FSM_sequential_fsm_cs_reg[0]_1\ => \FSM_sequential_fsm_cs_reg[0]_0\,
      \FSM_sequential_fsm_cs_reg[0]_2\ => \FSM_sequential_fsm_cs_reg[0]_1\,
      \FSM_sequential_fsm_cs_reg[0]_3\ => \FSM_sequential_fsm_cs_reg[0]_2\,
      \FSM_sequential_fsm_cs_reg[0]_4\ => \FSM_sequential_fsm_cs_reg[0]_3\,
      \FSM_sequential_fsm_cs_reg[1]\ => \FSM_sequential_fsm_cs_reg[1]\,
      \FSM_sequential_fsm_cs_reg[1]_0\ => \FSM_sequential_fsm_cs_reg[1]_0\,
      \FSM_sequential_fsm_cs_reg[2]\(0) => \FSM_sequential_fsm_cs_reg[2]_0\(0),
      \FSM_sequential_fsm_cs_reg[2]_0\(0) => \FSM_sequential_fsm_cs_reg[2]_1\(0),
      \FSM_sequential_fsm_cs_reg[2]_1\(0) => \FSM_sequential_fsm_cs_reg[2]_2\(0),
      \FSM_sequential_fsm_cs_reg[2]_2\(0) => \FSM_sequential_fsm_cs_reg[2]_3\(0),
      \FSM_sequential_fsm_cs_reg[2]_3\(0) => \FSM_sequential_fsm_cs_reg[2]_4\(0),
      \FSM_sequential_fsm_cs_reg[2]_4\ => \^adc0_den_mon\,
      \FSM_sequential_fsm_cs_reg[2]_5\ => \^adc1_den_mon\,
      \FSM_sequential_fsm_cs_reg[2]_6\ => \^adc2_den_mon\,
      \FSM_sequential_fsm_cs_reg[2]_7\ => \^adc3_den_mon\,
      \FSM_sequential_fsm_cs_reg[2]_8\ => \^dac1_den_mon\,
      \IP2Bus_Data[3]_i_33\(0) => \IP2Bus_Data[3]_i_33\(0),
      \IP2Bus_Data[3]_i_33_0\(1 downto 0) => \IP2Bus_Data[3]_i_33_0\(1 downto 0),
      Q(0) => \FSM_sequential_fsm_cs_reg[2]\(0),
      STATUS_COMMON(0) => \^status_common\(2),
      access_type_reg => access_type_reg,
      access_type_reg_0 => access_type_reg_0,
      access_type_reg_1 => access_type_reg_1,
      adc0_daddr_mon(10 downto 0) => \^adc0_daddr_mon\(10 downto 0),
      adc0_di_mon(15 downto 0) => \^adc0_di_mon\(15 downto 0),
      adc0_do_mon(15 downto 0) => \^adc0_do_mon\(15 downto 0),
      adc0_dreq_mon => adc0_dreq_mon,
      adc0_drp_we => adc0_drp_we,
      adc0_powerup_state => adc0_powerup_state,
      adc0_restart_pending_reg_0 => adc0_restart_pending_reg,
      adc0_status(1 downto 0) => adc0_status(1 downto 0),
      adc1_daddr_mon(10 downto 0) => \^adc1_daddr_mon\(10 downto 0),
      adc1_di_mon(15 downto 0) => \^adc1_di_mon\(15 downto 0),
      adc1_do_mon(15 downto 0) => \^adc1_do_mon\(15 downto 0),
      adc1_dreq_mon => adc1_dreq_mon,
      adc1_drp_we => adc1_drp_we,
      adc1_powerup_state => adc1_powerup_state,
      adc1_powerup_state_INST_0(0) => \^s_axi_aclk_0\(2),
      adc1_restart_pending_reg_0 => adc1_restart_pending_reg,
      adc1_status(1 downto 0) => adc1_status(1 downto 0),
      adc2_daddr_mon(10 downto 0) => \^adc2_daddr_mon\(10 downto 0),
      adc2_di_mon(15 downto 0) => \^adc2_di_mon\(15 downto 0),
      adc2_do_mon(15 downto 0) => \^adc2_do_mon\(15 downto 0),
      adc2_dreq_mon => adc2_dreq_mon,
      adc2_drp_we => adc2_drp_we,
      adc2_powerup_state => adc2_powerup_state,
      adc2_powerup_state_INST_0(0) => \^s_axi_aclk_1\(2),
      adc2_restart_pending_reg_0 => adc2_restart_pending_reg,
      adc2_status(1 downto 0) => adc2_status(1 downto 0),
      adc3_daddr_mon(10 downto 0) => \^adc3_daddr_mon\(10 downto 0),
      adc3_di_mon(15 downto 0) => \^adc3_di_mon\(15 downto 0),
      adc3_do_mon(15 downto 0) => \^adc3_do_mon\(15 downto 0),
      adc3_dreq_mon => adc3_dreq_mon,
      adc3_drp_we => adc3_drp_we,
      adc3_powerup_state => adc3_powerup_state,
      adc3_powerup_state_INST_0(0) => \^s_axi_aclk_2\(2),
      adc3_restart_pending_reg_0 => adc3_restart_pending_reg,
      adc3_status(1 downto 0) => adc3_status(1 downto 0),
      bank10_write => bank10_write,
      bank12_write => bank12_write,
      bank14_write => bank14_write,
      bank16_write => bank16_write,
      bank1_read(0) => bank1_read(0),
      bank2_write => bank2_write,
      bank4_write => bank4_write,
      cleared_r_reg => cleared_r_reg,
      cleared_r_reg_0 => cleared_r_reg_0,
      clocks_ok_r_reg => dac0_clk_present_sync,
      dac0_daddr_mon(10 downto 0) => \^dac0_daddr_mon\(10 downto 0),
      dac0_den_mon => \^dac0_den_mon\,
      dac0_dgnt_mon => dac0_dgnt_mon,
      dac0_di_mon(15 downto 0) => \^dac0_di_mon\(15 downto 0),
      dac0_do_mon(15 downto 0) => \^dac0_do_mon\(15 downto 0),
      dac0_done_i => dac0_done_i,
      dac0_done_i_reg => dest_out,
      \dac0_end_stage_r_reg[0]_0\ => \dac0_end_stage_r_reg[0]\,
      dac0_fifo_disable(0) => dac0_fifo_disable(0),
      dac0_powerup_state => dac0_powerup_state,
      dac0_powerup_state_INST_0(0) => \^dac0_clk_n_0\(2),
      dac0_powerup_state_irq => dac0_powerup_state_irq,
      dac0_sm_reset_i => dac0_sm_reset_i,
      dac0_status(3 downto 0) => dac0_status(3 downto 0),
      dac1_daddr_mon(10 downto 0) => \^dac1_daddr_mon\(10 downto 0),
      dac1_di_mon(15 downto 0) => \^dac1_di_mon\(15 downto 0),
      dac1_do_mon(15 downto 0) => \^dac1_do_mon\(15 downto 0),
      dac1_dreq_mon => dac1_dreq_mon,
      dac1_drp_we => dac1_drp_we,
      dac1_powerup_state => dac1_powerup_state,
      dac1_powerup_state_INST_0(0) => \^s_axi_aclk_3\(2),
      dac1_restart_pending_reg_0 => dac1_restart_pending_reg,
      dest_out => dac0_powerup_state_sync,
      done_reg => done_reg,
      done_reg_0 => done_reg_0,
      done_reg_1 => done_reg_1,
      done_reg_2 => done_reg_2,
      done_reg_3 => done_reg_3,
      done_reg_4 => done_reg_4,
      done_reg_5 => adc0_supplies_up_sync,
      done_reg_6 => adc1_supplies_up_sync,
      done_reg_7 => adc2_supplies_up_sync,
      done_reg_8 => adc3_supplies_up_sync,
      done_reg_9 => dac1_supplies_up_sync,
      drp_RdAck_r_reg => drp_RdAck_r_reg,
      drp_RdAck_r_reg_0 => drp_RdAck_r_reg_0,
      drp_RdAck_r_reg_1 => drp_RdAck_r_reg_1,
      drp_RdAck_r_reg_2 => drp_RdAck_r_reg_2,
      drp_RdAck_r_reg_3 => drp_RdAck_r_reg_3,
      drp_RdAck_r_reg_4 => drp_RdAck_r_reg_4,
      drpwe_por_reg => \^adc0_dwe_mon\,
      drpwe_por_reg_0 => \^adc1_dwe_mon\,
      drpwe_por_reg_1 => \^adc2_dwe_mon\,
      drpwe_por_reg_2 => \^adc3_dwe_mon\,
      drpwe_por_reg_3 => \^dac1_dwe_mon\,
      dummy_read_gnt_held_reg => \^dac0_clk_n_1\,
      dummy_read_gnt_held_reg_0 => \^s_axi_aclk_5\,
      dummy_read_gnt_held_reg_1 => \^s_axi_aclk_6\,
      dummy_read_gnt_held_reg_2 => \^s_axi_aclk_7\,
      dummy_read_gnt_held_reg_3 => \^s_axi_aclk_8\,
      dummy_read_gnt_held_reg_4 => \^s_axi_aclk_4\,
      dummy_read_req_reg => dummy_read_req_reg,
      dummy_read_req_reg_0 => dummy_read_req_i_3_n_0,
      p_44_in(7 downto 0) => p_44_in(7 downto 0),
      por_sm_reset => por_sm_reset,
      \por_timer_count_reg[7]\(1 downto 0) => \por_timer_count_reg[7]\(1 downto 0),
      \por_timer_count_reg[7]_0\(1 downto 0) => \por_timer_count_reg[7]_0\(1 downto 0),
      \por_timer_count_reg[7]_1\(1 downto 0) => \por_timer_count_reg[7]_1\(1 downto 0),
      \por_timer_count_reg[7]_2\(1 downto 0) => \por_timer_count_reg[7]_2\(1 downto 0),
      \por_timer_count_reg[7]_3\(0) => \por_timer_count_reg[7]_3\(0),
      \por_timer_start_val_reg[19]\(15 downto 0) => \por_timer_start_val_reg[19]\(15 downto 0),
      \por_timer_start_val_reg[2]\(0) => \por_timer_start_val_reg[2]\(0),
      power_ok_r_reg => dac0_supplies_up_sync,
      \rdata_reg[15]\(15 downto 0) => \rdata_reg[15]\(15 downto 0),
      \rdata_reg[15]_0\(10 downto 0) => Q(10 downto 0),
      s_axi_aclk => s_axi_aclk,
      sm_reset_pulse0 => sm_reset_pulse0,
      sm_reset_r => sm_reset_r,
      status(1 downto 0) => status(1 downto 0),
      \syncstages_ff_reg[3]\ => \syncstages_ff_reg[3]\,
      \tc_enable[0]_i_2_0\(3 downto 0) => \tc_enable[0]_i_2\(3 downto 0),
      \tc_enable_reg0_inferred__0/tc_enable[1]_i_2_0\(3 downto 0) => \tc_enable_reg0_inferred__0/tc_enable[1]_i_2\(3 downto 0),
      \tc_enable_reg0_inferred__1/tc_enable[2]_i_2_0\(3 downto 0) => \tc_enable_reg0_inferred__1/tc_enable[2]_i_2\(3 downto 0),
      \tc_enable_reg0_inferred__2/tc_enable[3]_i_2_0\(3 downto 0) => \tc_enable_reg0_inferred__2/tc_enable[3]_i_2\(3 downto 0),
      \tc_enable_reg0_inferred__4/tc_enable[5]_i_2_0\(3 downto 0) => \tc_enable_reg0_inferred__4/tc_enable[5]_i_2\(3 downto 0),
      \tc_enable_reg[0]_0\(3 downto 0) => \tc_enable_reg[0]\(3 downto 0),
      \tc_enable_reg[1]_0\(3 downto 0) => \tc_enable_reg[1]\(3 downto 0),
      \tc_enable_reg[2]_0\(3 downto 0) => \tc_enable_reg[2]\(3 downto 0),
      \tc_enable_reg[3]_0\(3 downto 0) => \tc_enable_reg[3]\(3 downto 0),
      \tc_enable_reg[5]_0\(3 downto 0) => \tc_enable_reg[5]\(3 downto 0),
      user_drp_drdy => user_drp_drdy,
      user_drp_drdy_reg => dac0_drp_rdy,
      user_drp_drdy_reg_0 => user_drp_drdy_reg,
      user_drp_drdy_reg_1 => user_drp_drdy_reg_0,
      user_drp_drdy_reg_2 => user_drp_drdy_reg_1,
      user_drp_drdy_reg_3 => user_drp_drdy_reg_2
    );
rx0_u_adc: unisim.vcomponents.HSADC
    generic map(
      SIM_DEVICE => "ULTRASCALE_PLUS",
      XPA_CFG0 => 0,
      XPA_CFG1 => 0,
      XPA_NUM_ADCS => "0",
      XPA_NUM_DDCS => 0,
      XPA_PLL_USED => "No",
      XPA_SAMPLE_RATE_MSPS => 2000
    )
        port map (
      ADC_CLK_N => '0',
      ADC_CLK_P => '0',
      CLK_ADC => rx0_u_adc_n_0,
      CLK_FIFO_LM => '0',
      CONTROL_ADC0(15 downto 0) => B"0000000000000000",
      CONTROL_ADC1(15 downto 0) => B"0000000000000000",
      CONTROL_ADC2(15 downto 0) => B"0000000000000000",
      CONTROL_ADC3(15 downto 0) => B"0000000000000000",
      CONTROL_COMMON(15) => '0',
      CONTROL_COMMON(14 downto 0) => adc0_cmn_control(14 downto 0),
      DADDR(11) => '0',
      DADDR(10 downto 0) => \^adc0_daddr_mon\(10 downto 0),
      DATA_ADC0(127 downto 0) => NLW_rx0_u_adc_DATA_ADC0_UNCONNECTED(127 downto 0),
      DATA_ADC1(127 downto 0) => NLW_rx0_u_adc_DATA_ADC1_UNCONNECTED(127 downto 0),
      DATA_ADC2(127 downto 0) => NLW_rx0_u_adc_DATA_ADC2_UNCONNECTED(127 downto 0),
      DATA_ADC3(127 downto 0) => NLW_rx0_u_adc_DATA_ADC3_UNCONNECTED(127 downto 0),
      DCLK => s_axi_aclk,
      DEN => \^adc0_den_mon\,
      DI(15 downto 0) => \^adc0_di_mon\(15 downto 0),
      DOUT(15 downto 0) => \^adc0_do_mon\(15 downto 0),
      DRDY => \^s_axi_aclk_5\,
      DWE => \^adc0_dwe_mon\,
      FABRIC_CLK => '0',
      PLL_DMON_OUT => adc0_pll_dmon,
      PLL_MONCLK => s_axi_aclk,
      PLL_REFCLK_IN => '0',
      PLL_REFCLK_OUT => NLW_rx0_u_adc_PLL_REFCLK_OUT_UNCONNECTED,
      STATUS_ADC0(15 downto 0) => adc00_status(15 downto 0),
      STATUS_ADC1(15 downto 0) => adc01_status(15 downto 0),
      STATUS_ADC2(15 downto 0) => adc02_status(15 downto 0),
      STATUS_ADC3(15 downto 0) => adc03_status(15 downto 0),
      STATUS_COMMON(15 downto 0) => \^status_common\(15 downto 0),
      SYSREF_IN_NORTH => sysref_south_1,
      SYSREF_IN_SOUTH => '0',
      SYSREF_N => NLW_rx0_u_adc_SYSREF_N_UNCONNECTED,
      SYSREF_OUT_NORTH => sysref_north_1,
      SYSREF_OUT_SOUTH => NLW_rx0_u_adc_SYSREF_OUT_SOUTH_UNCONNECTED,
      SYSREF_P => NLW_rx0_u_adc_SYSREF_P_UNCONNECTED,
      VIN0_N => NLW_rx0_u_adc_VIN0_N_UNCONNECTED,
      VIN0_P => NLW_rx0_u_adc_VIN0_P_UNCONNECTED,
      VIN1_N => NLW_rx0_u_adc_VIN1_N_UNCONNECTED,
      VIN1_P => NLW_rx0_u_adc_VIN1_P_UNCONNECTED,
      VIN2_N => NLW_rx0_u_adc_VIN2_N_UNCONNECTED,
      VIN2_P => NLW_rx0_u_adc_VIN2_P_UNCONNECTED,
      VIN3_N => NLW_rx0_u_adc_VIN3_N_UNCONNECTED,
      VIN3_P => NLW_rx0_u_adc_VIN3_P_UNCONNECTED,
      VIN_I01_N => NLW_rx0_u_adc_VIN_I01_N_UNCONNECTED,
      VIN_I01_P => NLW_rx0_u_adc_VIN_I01_P_UNCONNECTED,
      VIN_I23_N => NLW_rx0_u_adc_VIN_I23_N_UNCONNECTED,
      VIN_I23_P => NLW_rx0_u_adc_VIN_I23_P_UNCONNECTED
    );
rx1_u_adc: unisim.vcomponents.HSADC
    generic map(
      SIM_DEVICE => "ULTRASCALE_PLUS",
      XPA_CFG0 => 0,
      XPA_CFG1 => 0,
      XPA_NUM_ADCS => "0",
      XPA_NUM_DDCS => 0,
      XPA_PLL_USED => "No",
      XPA_SAMPLE_RATE_MSPS => 2000
    )
        port map (
      ADC_CLK_N => '0',
      ADC_CLK_P => '0',
      CLK_ADC => rx1_u_adc_n_0,
      CLK_FIFO_LM => '0',
      CONTROL_ADC0(15 downto 0) => B"0000000000000000",
      CONTROL_ADC1(15 downto 0) => B"0000000000000000",
      CONTROL_ADC2(15 downto 0) => B"0000000000000000",
      CONTROL_ADC3(15 downto 0) => B"0000000000000000",
      CONTROL_COMMON(15) => '0',
      CONTROL_COMMON(14 downto 0) => adc1_cmn_control(14 downto 0),
      DADDR(11) => '0',
      DADDR(10 downto 0) => \^adc1_daddr_mon\(10 downto 0),
      DATA_ADC0(127 downto 0) => NLW_rx1_u_adc_DATA_ADC0_UNCONNECTED(127 downto 0),
      DATA_ADC1(127 downto 0) => NLW_rx1_u_adc_DATA_ADC1_UNCONNECTED(127 downto 0),
      DATA_ADC2(127 downto 0) => NLW_rx1_u_adc_DATA_ADC2_UNCONNECTED(127 downto 0),
      DATA_ADC3(127 downto 0) => NLW_rx1_u_adc_DATA_ADC3_UNCONNECTED(127 downto 0),
      DCLK => s_axi_aclk,
      DEN => \^adc1_den_mon\,
      DI(15 downto 0) => \^adc1_di_mon\(15 downto 0),
      DOUT(15 downto 0) => \^adc1_do_mon\(15 downto 0),
      DRDY => \^s_axi_aclk_6\,
      DWE => \^adc1_dwe_mon\,
      FABRIC_CLK => '0',
      PLL_DMON_OUT => adc1_pll_dmon,
      PLL_MONCLK => s_axi_aclk,
      PLL_REFCLK_IN => '0',
      PLL_REFCLK_OUT => NLW_rx1_u_adc_PLL_REFCLK_OUT_UNCONNECTED,
      STATUS_ADC0(15 downto 0) => adc10_status(15 downto 0),
      STATUS_ADC1(15 downto 0) => adc11_status(15 downto 0),
      STATUS_ADC2(15 downto 0) => adc12_status(15 downto 0),
      STATUS_ADC3(15 downto 0) => adc13_status(15 downto 0),
      STATUS_COMMON(15 downto 0) => \^s_axi_aclk_0\(15 downto 0),
      SYSREF_IN_NORTH => sysref_south_2,
      SYSREF_IN_SOUTH => sysref_north_1,
      SYSREF_N => NLW_rx1_u_adc_SYSREF_N_UNCONNECTED,
      SYSREF_OUT_NORTH => sysref_north_2,
      SYSREF_OUT_SOUTH => sysref_south_1,
      SYSREF_P => NLW_rx1_u_adc_SYSREF_P_UNCONNECTED,
      VIN0_N => NLW_rx1_u_adc_VIN0_N_UNCONNECTED,
      VIN0_P => NLW_rx1_u_adc_VIN0_P_UNCONNECTED,
      VIN1_N => NLW_rx1_u_adc_VIN1_N_UNCONNECTED,
      VIN1_P => NLW_rx1_u_adc_VIN1_P_UNCONNECTED,
      VIN2_N => NLW_rx1_u_adc_VIN2_N_UNCONNECTED,
      VIN2_P => NLW_rx1_u_adc_VIN2_P_UNCONNECTED,
      VIN3_N => NLW_rx1_u_adc_VIN3_N_UNCONNECTED,
      VIN3_P => NLW_rx1_u_adc_VIN3_P_UNCONNECTED,
      VIN_I01_N => NLW_rx1_u_adc_VIN_I01_N_UNCONNECTED,
      VIN_I01_P => NLW_rx1_u_adc_VIN_I01_P_UNCONNECTED,
      VIN_I23_N => NLW_rx1_u_adc_VIN_I23_N_UNCONNECTED,
      VIN_I23_P => NLW_rx1_u_adc_VIN_I23_P_UNCONNECTED
    );
rx2_u_adc: unisim.vcomponents.HSADC
    generic map(
      SIM_DEVICE => "ULTRASCALE_PLUS",
      XPA_CFG0 => 0,
      XPA_CFG1 => 0,
      XPA_NUM_ADCS => "0",
      XPA_NUM_DDCS => 0,
      XPA_PLL_USED => "No",
      XPA_SAMPLE_RATE_MSPS => 2000
    )
        port map (
      ADC_CLK_N => '0',
      ADC_CLK_P => '0',
      CLK_ADC => rx2_u_adc_n_0,
      CLK_FIFO_LM => '0',
      CONTROL_ADC0(15 downto 0) => B"0000000000000000",
      CONTROL_ADC1(15 downto 0) => B"0000000000000000",
      CONTROL_ADC2(15 downto 0) => B"0000000000000000",
      CONTROL_ADC3(15 downto 0) => B"0000000000000000",
      CONTROL_COMMON(15) => '0',
      CONTROL_COMMON(14 downto 0) => adc2_cmn_control(14 downto 0),
      DADDR(11) => '0',
      DADDR(10 downto 0) => \^adc2_daddr_mon\(10 downto 0),
      DATA_ADC0(127 downto 0) => NLW_rx2_u_adc_DATA_ADC0_UNCONNECTED(127 downto 0),
      DATA_ADC1(127 downto 0) => NLW_rx2_u_adc_DATA_ADC1_UNCONNECTED(127 downto 0),
      DATA_ADC2(127 downto 0) => NLW_rx2_u_adc_DATA_ADC2_UNCONNECTED(127 downto 0),
      DATA_ADC3(127 downto 0) => NLW_rx2_u_adc_DATA_ADC3_UNCONNECTED(127 downto 0),
      DCLK => s_axi_aclk,
      DEN => \^adc2_den_mon\,
      DI(15 downto 0) => \^adc2_di_mon\(15 downto 0),
      DOUT(15 downto 0) => \^adc2_do_mon\(15 downto 0),
      DRDY => \^s_axi_aclk_7\,
      DWE => \^adc2_dwe_mon\,
      FABRIC_CLK => '0',
      PLL_DMON_OUT => adc2_pll_dmon,
      PLL_MONCLK => s_axi_aclk,
      PLL_REFCLK_IN => '0',
      PLL_REFCLK_OUT => NLW_rx2_u_adc_PLL_REFCLK_OUT_UNCONNECTED,
      STATUS_ADC0(15 downto 0) => adc20_status(15 downto 0),
      STATUS_ADC1(15 downto 0) => adc21_status(15 downto 0),
      STATUS_ADC2(15 downto 0) => adc22_status(15 downto 0),
      STATUS_ADC3(15 downto 0) => adc23_status(15 downto 0),
      STATUS_COMMON(15 downto 0) => \^s_axi_aclk_1\(15 downto 0),
      SYSREF_IN_NORTH => sysref_south_3,
      SYSREF_IN_SOUTH => sysref_north_2,
      SYSREF_N => NLW_rx2_u_adc_SYSREF_N_UNCONNECTED,
      SYSREF_OUT_NORTH => sysref_north_3,
      SYSREF_OUT_SOUTH => sysref_south_2,
      SYSREF_P => NLW_rx2_u_adc_SYSREF_P_UNCONNECTED,
      VIN0_N => NLW_rx2_u_adc_VIN0_N_UNCONNECTED,
      VIN0_P => NLW_rx2_u_adc_VIN0_P_UNCONNECTED,
      VIN1_N => NLW_rx2_u_adc_VIN1_N_UNCONNECTED,
      VIN1_P => NLW_rx2_u_adc_VIN1_P_UNCONNECTED,
      VIN2_N => NLW_rx2_u_adc_VIN2_N_UNCONNECTED,
      VIN2_P => NLW_rx2_u_adc_VIN2_P_UNCONNECTED,
      VIN3_N => NLW_rx2_u_adc_VIN3_N_UNCONNECTED,
      VIN3_P => NLW_rx2_u_adc_VIN3_P_UNCONNECTED,
      VIN_I01_N => NLW_rx2_u_adc_VIN_I01_N_UNCONNECTED,
      VIN_I01_P => NLW_rx2_u_adc_VIN_I01_P_UNCONNECTED,
      VIN_I23_N => NLW_rx2_u_adc_VIN_I23_N_UNCONNECTED,
      VIN_I23_P => NLW_rx2_u_adc_VIN_I23_P_UNCONNECTED
    );
rx3_u_adc: unisim.vcomponents.HSADC
    generic map(
      SIM_DEVICE => "ULTRASCALE_PLUS",
      XPA_CFG0 => 0,
      XPA_CFG1 => 0,
      XPA_NUM_ADCS => "0",
      XPA_NUM_DDCS => 0,
      XPA_PLL_USED => "No",
      XPA_SAMPLE_RATE_MSPS => 2000
    )
        port map (
      ADC_CLK_N => '0',
      ADC_CLK_P => '0',
      CLK_ADC => rx3_u_adc_n_0,
      CLK_FIFO_LM => '0',
      CONTROL_ADC0(15 downto 0) => B"0000000000000000",
      CONTROL_ADC1(15 downto 0) => B"0000000000000000",
      CONTROL_ADC2(15 downto 0) => B"0000000000000000",
      CONTROL_ADC3(15 downto 0) => B"0000000000000000",
      CONTROL_COMMON(15) => '0',
      CONTROL_COMMON(14 downto 0) => adc3_cmn_control(14 downto 0),
      DADDR(11) => '0',
      DADDR(10 downto 0) => \^adc3_daddr_mon\(10 downto 0),
      DATA_ADC0(127 downto 0) => NLW_rx3_u_adc_DATA_ADC0_UNCONNECTED(127 downto 0),
      DATA_ADC1(127 downto 0) => NLW_rx3_u_adc_DATA_ADC1_UNCONNECTED(127 downto 0),
      DATA_ADC2(127 downto 0) => NLW_rx3_u_adc_DATA_ADC2_UNCONNECTED(127 downto 0),
      DATA_ADC3(127 downto 0) => NLW_rx3_u_adc_DATA_ADC3_UNCONNECTED(127 downto 0),
      DCLK => s_axi_aclk,
      DEN => \^adc3_den_mon\,
      DI(15 downto 0) => \^adc3_di_mon\(15 downto 0),
      DOUT(15 downto 0) => \^adc3_do_mon\(15 downto 0),
      DRDY => \^s_axi_aclk_8\,
      DWE => \^adc3_dwe_mon\,
      FABRIC_CLK => '0',
      PLL_DMON_OUT => adc3_pll_dmon,
      PLL_MONCLK => s_axi_aclk,
      PLL_REFCLK_IN => '0',
      PLL_REFCLK_OUT => NLW_rx3_u_adc_PLL_REFCLK_OUT_UNCONNECTED,
      STATUS_ADC0(15 downto 0) => adc30_status(15 downto 0),
      STATUS_ADC1(15 downto 0) => adc31_status(15 downto 0),
      STATUS_ADC2(15 downto 0) => adc32_status(15 downto 0),
      STATUS_ADC3(15 downto 0) => adc33_status(15 downto 0),
      STATUS_COMMON(15 downto 0) => \^s_axi_aclk_2\(15 downto 0),
      SYSREF_IN_NORTH => sysref_south_4,
      SYSREF_IN_SOUTH => sysref_north_3,
      SYSREF_N => NLW_rx3_u_adc_SYSREF_N_UNCONNECTED,
      SYSREF_OUT_NORTH => sysref_north_4,
      SYSREF_OUT_SOUTH => sysref_south_3,
      SYSREF_P => NLW_rx3_u_adc_SYSREF_P_UNCONNECTED,
      VIN0_N => NLW_rx3_u_adc_VIN0_N_UNCONNECTED,
      VIN0_P => NLW_rx3_u_adc_VIN0_P_UNCONNECTED,
      VIN1_N => NLW_rx3_u_adc_VIN1_N_UNCONNECTED,
      VIN1_P => NLW_rx3_u_adc_VIN1_P_UNCONNECTED,
      VIN2_N => NLW_rx3_u_adc_VIN2_N_UNCONNECTED,
      VIN2_P => NLW_rx3_u_adc_VIN2_P_UNCONNECTED,
      VIN3_N => NLW_rx3_u_adc_VIN3_N_UNCONNECTED,
      VIN3_P => NLW_rx3_u_adc_VIN3_P_UNCONNECTED,
      VIN_I01_N => NLW_rx3_u_adc_VIN_I01_N_UNCONNECTED,
      VIN_I01_P => NLW_rx3_u_adc_VIN_I01_P_UNCONNECTED,
      VIN_I23_N => NLW_rx3_u_adc_VIN_I23_N_UNCONNECTED,
      VIN_I23_P => NLW_rx3_u_adc_VIN_I23_P_UNCONNECTED
    );
tx0_u_dac: unisim.vcomponents.HSDAC
    generic map(
      SIM_DEVICE => "ULTRASCALE_PLUS",
      XPA_CFG0 => 1,
      XPA_CFG1 => 0,
      XPA_NUM_DACS => 1,
      XPA_NUM_DUCS => 0,
      XPA_PLL_USED => "No",
      XPA_SAMPLE_RATE_MSPS => 3520
    )
        port map (
      CLK_DAC => \^clk_dac0_i\,
      CLK_FIFO_LM => NLW_tx0_u_dac_CLK_FIFO_LM_UNCONNECTED,
      CONTROL_COMMON(15) => \^s00_axis_tready\,
      CONTROL_COMMON(14 downto 0) => dac0_cmn_control(14 downto 0),
      CONTROL_DAC0(15 downto 0) => B"0000000000000000",
      CONTROL_DAC1(15 downto 0) => B"0000000000000000",
      CONTROL_DAC2(15 downto 0) => B"0000000000000000",
      CONTROL_DAC3(15 downto 0) => B"0000000000000000",
      DAC_CLK_N => dac0_clk_n,
      DAC_CLK_P => dac0_clk_p,
      DADDR(11) => '0',
      DADDR(10 downto 0) => \^dac0_daddr_mon\(10 downto 0),
      DATA_DAC0(255 downto 0) => s00_axis_tdata(255 downto 0),
      DATA_DAC1(255 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      DATA_DAC2(255 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      DATA_DAC3(255 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      DCLK => s_axi_aclk,
      DEN => \^dac0_den_mon\,
      DI(15 downto 0) => \^dac0_di_mon\(15 downto 0),
      DOUT(15 downto 0) => \^dac0_do_mon\(15 downto 0),
      DRDY => \^dac0_clk_n_1\,
      DWE => \^dac0_dwe_mon\,
      FABRIC_CLK => s0_axis_aclk,
      PLL_DMON_OUT => dac0_pll_dmon,
      PLL_MONCLK => s_axi_aclk,
      PLL_REFCLK_IN => '0',
      PLL_REFCLK_OUT => NLW_tx0_u_dac_PLL_REFCLK_OUT_UNCONNECTED,
      STATUS_COMMON(15 downto 0) => \^dac0_clk_n_0\(15 downto 0),
      STATUS_DAC0(15 downto 0) => dac00_status(15 downto 0),
      STATUS_DAC1(15 downto 0) => dac01_status(15 downto 0),
      STATUS_DAC2(15 downto 0) => dac02_status(15 downto 0),
      STATUS_DAC3(15 downto 0) => dac03_status(15 downto 0),
      SYSREF_IN_NORTH => sysref_south_5,
      SYSREF_IN_SOUTH => sysref_north_4,
      SYSREF_N => sysref_in_n,
      SYSREF_OUT_NORTH => sysref_north_5,
      SYSREF_OUT_SOUTH => sysref_south_4,
      SYSREF_P => sysref_in_p,
      VOUT0_N => vout00_n,
      VOUT0_P => vout00_p,
      VOUT1_N => NLW_tx0_u_dac_VOUT1_N_UNCONNECTED,
      VOUT1_P => NLW_tx0_u_dac_VOUT1_P_UNCONNECTED,
      VOUT2_N => NLW_tx0_u_dac_VOUT2_N_UNCONNECTED,
      VOUT2_P => NLW_tx0_u_dac_VOUT2_P_UNCONNECTED,
      VOUT3_N => NLW_tx0_u_dac_VOUT3_N_UNCONNECTED,
      VOUT3_P => NLW_tx0_u_dac_VOUT3_P_UNCONNECTED
    );
tx1_u_dac: unisim.vcomponents.HSDAC
    generic map(
      SIM_DEVICE => "ULTRASCALE_PLUS",
      XPA_CFG0 => 0,
      XPA_CFG1 => 0,
      XPA_NUM_DACS => 0,
      XPA_NUM_DUCS => 0,
      XPA_PLL_USED => "No",
      XPA_SAMPLE_RATE_MSPS => 6400
    )
        port map (
      CLK_DAC => tx1_u_dac_n_0,
      CLK_FIFO_LM => NLW_tx1_u_dac_CLK_FIFO_LM_UNCONNECTED,
      CONTROL_COMMON(15) => '0',
      CONTROL_COMMON(14 downto 0) => dac1_cmn_control(14 downto 0),
      CONTROL_DAC0(15 downto 0) => B"0000000000000000",
      CONTROL_DAC1(15 downto 0) => B"0000000000000000",
      CONTROL_DAC2(15 downto 0) => B"0000000000000000",
      CONTROL_DAC3(15 downto 0) => B"0000000000000000",
      DAC_CLK_N => '0',
      DAC_CLK_P => '0',
      DADDR(11) => '0',
      DADDR(10 downto 0) => \^dac1_daddr_mon\(10 downto 0),
      DATA_DAC0(255 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      DATA_DAC1(255 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      DATA_DAC2(255 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      DATA_DAC3(255 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      DCLK => s_axi_aclk,
      DEN => \^dac1_den_mon\,
      DI(15 downto 0) => \^dac1_di_mon\(15 downto 0),
      DOUT(15 downto 0) => \^dac1_do_mon\(15 downto 0),
      DRDY => \^s_axi_aclk_4\,
      DWE => \^dac1_dwe_mon\,
      FABRIC_CLK => '0',
      PLL_DMON_OUT => dac1_pll_dmon,
      PLL_MONCLK => s_axi_aclk,
      PLL_REFCLK_IN => '0',
      PLL_REFCLK_OUT => NLW_tx1_u_dac_PLL_REFCLK_OUT_UNCONNECTED,
      STATUS_COMMON(15 downto 0) => \^s_axi_aclk_3\(15 downto 0),
      STATUS_DAC0(15 downto 0) => dac10_status(15 downto 0),
      STATUS_DAC1(15 downto 0) => dac11_status(15 downto 0),
      STATUS_DAC2(15 downto 0) => dac12_status(15 downto 0),
      STATUS_DAC3(15 downto 0) => dac13_status(15 downto 0),
      SYSREF_IN_NORTH => NLW_tx1_u_dac_SYSREF_IN_NORTH_UNCONNECTED,
      SYSREF_IN_SOUTH => sysref_north_5,
      SYSREF_N => NLW_tx1_u_dac_SYSREF_N_UNCONNECTED,
      SYSREF_OUT_NORTH => NLW_tx1_u_dac_SYSREF_OUT_NORTH_UNCONNECTED,
      SYSREF_OUT_SOUTH => sysref_south_5,
      SYSREF_P => NLW_tx1_u_dac_SYSREF_P_UNCONNECTED,
      VOUT0_N => NLW_tx1_u_dac_VOUT0_N_UNCONNECTED,
      VOUT0_P => NLW_tx1_u_dac_VOUT0_P_UNCONNECTED,
      VOUT1_N => NLW_tx1_u_dac_VOUT1_N_UNCONNECTED,
      VOUT1_P => NLW_tx1_u_dac_VOUT1_P_UNCONNECTED,
      VOUT2_N => NLW_tx1_u_dac_VOUT2_N_UNCONNECTED,
      VOUT2_P => NLW_tx1_u_dac_VOUT2_P_UNCONNECTED,
      VOUT3_N => NLW_tx1_u_dac_VOUT3_N_UNCONNECTED,
      VOUT3_P => NLW_tx1_u_dac_VOUT3_P_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    sysref_in_p : in STD_LOGIC;
    sysref_in_n : in STD_LOGIC;
    dac0_clk_p : in STD_LOGIC;
    dac0_clk_n : in STD_LOGIC;
    clk_dac0 : out STD_LOGIC;
    s0_axis_aclk : in STD_LOGIC;
    s0_axis_aresetn : in STD_LOGIC;
    vout00_p : out STD_LOGIC;
    vout00_n : out STD_LOGIC;
    s00_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s00_axis_tvalid : in STD_LOGIC;
    s00_axis_tready : out STD_LOGIC;
    dac0_cmn_control : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dac00_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac01_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac02_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac03_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac0_pll_dmon : out STD_LOGIC;
    dac0_pll_lock : out STD_LOGIC;
    dac0_status : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dac0_done : out STD_LOGIC;
    dac0_powerup_state : out STD_LOGIC;
    dac0_daddr_mon : out STD_LOGIC_VECTOR ( 11 downto 0 );
    dac0_di_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac0_den_mon : out STD_LOGIC;
    dac0_dwe_mon : out STD_LOGIC;
    dac0_do_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac0_drdy_mon : out STD_LOGIC;
    dac0_dreq_mon : out STD_LOGIC;
    dac0_dgnt_mon : out STD_LOGIC;
    dac1_cmn_control : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dac10_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac11_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac12_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac13_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac1_pll_dmon : out STD_LOGIC;
    dac1_pll_lock : out STD_LOGIC;
    dac1_status : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dac1_done : out STD_LOGIC;
    dac1_powerup_state : out STD_LOGIC;
    dac1_daddr_mon : out STD_LOGIC_VECTOR ( 11 downto 0 );
    dac1_di_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac1_den_mon : out STD_LOGIC;
    dac1_dwe_mon : out STD_LOGIC;
    dac1_do_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dac1_drdy_mon : out STD_LOGIC;
    dac1_dreq_mon : out STD_LOGIC;
    dac1_dgnt_mon : out STD_LOGIC;
    adc0_cmn_control : in STD_LOGIC_VECTOR ( 14 downto 0 );
    adc00_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc01_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc02_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc03_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc0_pll_dmon : out STD_LOGIC;
    adc0_pll_lock : out STD_LOGIC;
    adc0_status : out STD_LOGIC_VECTOR ( 3 downto 0 );
    adc0_done : out STD_LOGIC;
    adc0_powerup_state : out STD_LOGIC;
    adc0_daddr_mon : out STD_LOGIC_VECTOR ( 11 downto 0 );
    adc0_di_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc0_den_mon : out STD_LOGIC;
    adc0_dwe_mon : out STD_LOGIC;
    adc0_do_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc0_drdy_mon : out STD_LOGIC;
    adc0_dreq_mon : out STD_LOGIC;
    adc0_dgnt_mon : out STD_LOGIC;
    adc1_cmn_control : in STD_LOGIC_VECTOR ( 14 downto 0 );
    adc10_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc11_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc12_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc13_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc1_pll_dmon : out STD_LOGIC;
    adc1_pll_lock : out STD_LOGIC;
    adc1_status : out STD_LOGIC_VECTOR ( 3 downto 0 );
    adc1_done : out STD_LOGIC;
    adc1_powerup_state : out STD_LOGIC;
    adc1_daddr_mon : out STD_LOGIC_VECTOR ( 11 downto 0 );
    adc1_di_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc1_den_mon : out STD_LOGIC;
    adc1_dwe_mon : out STD_LOGIC;
    adc1_do_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc1_drdy_mon : out STD_LOGIC;
    adc1_dreq_mon : out STD_LOGIC;
    adc1_dgnt_mon : out STD_LOGIC;
    adc2_cmn_control : in STD_LOGIC_VECTOR ( 14 downto 0 );
    adc20_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc21_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc22_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc23_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc2_pll_dmon : out STD_LOGIC;
    adc2_pll_lock : out STD_LOGIC;
    adc2_status : out STD_LOGIC_VECTOR ( 3 downto 0 );
    adc2_done : out STD_LOGIC;
    adc2_powerup_state : out STD_LOGIC;
    adc2_daddr_mon : out STD_LOGIC_VECTOR ( 11 downto 0 );
    adc2_di_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc2_den_mon : out STD_LOGIC;
    adc2_dwe_mon : out STD_LOGIC;
    adc2_do_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc2_drdy_mon : out STD_LOGIC;
    adc2_dreq_mon : out STD_LOGIC;
    adc2_dgnt_mon : out STD_LOGIC;
    adc3_cmn_control : in STD_LOGIC_VECTOR ( 14 downto 0 );
    adc30_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc31_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc32_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc33_status : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc3_pll_dmon : out STD_LOGIC;
    adc3_pll_lock : out STD_LOGIC;
    adc3_status : out STD_LOGIC_VECTOR ( 3 downto 0 );
    adc3_done : out STD_LOGIC;
    adc3_powerup_state : out STD_LOGIC;
    adc3_daddr_mon : out STD_LOGIC_VECTOR ( 11 downto 0 );
    adc3_di_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc3_den_mon : out STD_LOGIC;
    adc3_dwe_mon : out STD_LOGIC;
    adc3_do_mon : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc3_drdy_mon : out STD_LOGIC;
    adc3_dreq_mon : out STD_LOGIC;
    adc3_dgnt_mon : out STD_LOGIC;
    irq : out STD_LOGIC
  );
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "yes";
  attribute adc00_data_type : string;
  attribute adc00_data_type of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "1'b0";
  attribute adc00_decimation : string;
  attribute adc00_decimation of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "3'b000";
  attribute adc00_enable : string;
  attribute adc00_enable of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "1'b0";
  attribute adc00_mixer : string;
  attribute adc00_mixer of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "2'b10";
  attribute adc01_data_type : string;
  attribute adc01_data_type of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "1'b0";
  attribute adc01_decimation : string;
  attribute adc01_decimation of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "3'b000";
  attribute adc01_enable : string;
  attribute adc01_enable of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "1'b0";
  attribute adc01_mixer : string;
  attribute adc01_mixer of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "2'b10";
  attribute adc02_data_type : string;
  attribute adc02_data_type of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "1'b0";
  attribute adc02_decimation : string;
  attribute adc02_decimation of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "3'b000";
  attribute adc02_enable : string;
  attribute adc02_enable of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "1'b0";
  attribute adc02_mixer : string;
  attribute adc02_mixer of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "2'b10";
  attribute adc03_data_type : string;
  attribute adc03_data_type of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "1'b0";
  attribute adc03_decimation : string;
  attribute adc03_decimation of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "3'b000";
  attribute adc03_enable : string;
  attribute adc03_enable of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "1'b0";
  attribute adc03_mixer : string;
  attribute adc03_mixer of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "2'b10";
  attribute adc10_data_type : string;
  attribute adc10_data_type of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "1'b0";
  attribute adc10_decimation : string;
  attribute adc10_decimation of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "3'b000";
  attribute adc10_enable : string;
  attribute adc10_enable of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "1'b0";
  attribute adc10_mixer : string;
  attribute adc10_mixer of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "2'b10";
  attribute adc11_data_type : string;
  attribute adc11_data_type of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "1'b0";
  attribute adc11_decimation : string;
  attribute adc11_decimation of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "3'b000";
  attribute adc11_enable : string;
  attribute adc11_enable of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "1'b0";
  attribute adc11_mixer : string;
  attribute adc11_mixer of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "2'b10";
  attribute adc12_data_type : string;
  attribute adc12_data_type of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "1'b0";
  attribute adc12_decimation : string;
  attribute adc12_decimation of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "3'b000";
  attribute adc12_enable : string;
  attribute adc12_enable of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "1'b0";
  attribute adc12_mixer : string;
  attribute adc12_mixer of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "2'b10";
  attribute adc13_data_type : string;
  attribute adc13_data_type of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "1'b0";
  attribute adc13_decimation : string;
  attribute adc13_decimation of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "3'b000";
  attribute adc13_enable : string;
  attribute adc13_enable of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "1'b0";
  attribute adc13_mixer : string;
  attribute adc13_mixer of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "2'b10";
  attribute adc20_data_type : string;
  attribute adc20_data_type of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "1'b0";
  attribute adc20_decimation : string;
  attribute adc20_decimation of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "3'b000";
  attribute adc20_enable : string;
  attribute adc20_enable of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "1'b0";
  attribute adc20_mixer : string;
  attribute adc20_mixer of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "2'b10";
  attribute adc21_data_type : string;
  attribute adc21_data_type of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "1'b0";
  attribute adc21_decimation : string;
  attribute adc21_decimation of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "3'b000";
  attribute adc21_enable : string;
  attribute adc21_enable of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "1'b0";
  attribute adc21_mixer : string;
  attribute adc21_mixer of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "2'b10";
  attribute adc22_data_type : string;
  attribute adc22_data_type of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "1'b0";
  attribute adc22_decimation : string;
  attribute adc22_decimation of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "3'b000";
  attribute adc22_enable : string;
  attribute adc22_enable of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "1'b0";
  attribute adc22_mixer : string;
  attribute adc22_mixer of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "2'b10";
  attribute adc23_data_type : string;
  attribute adc23_data_type of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "1'b0";
  attribute adc23_decimation : string;
  attribute adc23_decimation of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "3'b000";
  attribute adc23_enable : string;
  attribute adc23_enable of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "1'b0";
  attribute adc23_mixer : string;
  attribute adc23_mixer of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "2'b10";
  attribute adc30_data_type : string;
  attribute adc30_data_type of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "1'b0";
  attribute adc30_decimation : string;
  attribute adc30_decimation of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "3'b000";
  attribute adc30_enable : string;
  attribute adc30_enable of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "1'b0";
  attribute adc30_mixer : string;
  attribute adc30_mixer of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "2'b10";
  attribute adc31_data_type : string;
  attribute adc31_data_type of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "1'b0";
  attribute adc31_decimation : string;
  attribute adc31_decimation of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "3'b000";
  attribute adc31_enable : string;
  attribute adc31_enable of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "1'b0";
  attribute adc31_mixer : string;
  attribute adc31_mixer of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "2'b10";
  attribute adc32_data_type : string;
  attribute adc32_data_type of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "1'b0";
  attribute adc32_decimation : string;
  attribute adc32_decimation of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "3'b000";
  attribute adc32_enable : string;
  attribute adc32_enable of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "1'b0";
  attribute adc32_mixer : string;
  attribute adc32_mixer of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "2'b10";
  attribute adc33_data_type : string;
  attribute adc33_data_type of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "1'b0";
  attribute adc33_decimation : string;
  attribute adc33_decimation of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "3'b000";
  attribute adc33_enable : string;
  attribute adc33_enable of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "1'b0";
  attribute adc33_mixer : string;
  attribute adc33_mixer of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "2'b10";
  attribute dac00_data_type : string;
  attribute dac00_data_type of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "1'b0";
  attribute dac00_enable : string;
  attribute dac00_enable of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "1'b1";
  attribute dac00_interpolation : string;
  attribute dac00_interpolation of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "3'b001";
  attribute dac00_mixer : string;
  attribute dac00_mixer of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "2'b10";
  attribute dac00_sinc : string;
  attribute dac00_sinc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "1'b0";
  attribute dac01_data_type : string;
  attribute dac01_data_type of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "1'b0";
  attribute dac01_enable : string;
  attribute dac01_enable of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "1'b0";
  attribute dac01_interpolation : string;
  attribute dac01_interpolation of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "3'b000";
  attribute dac01_mixer : string;
  attribute dac01_mixer of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "2'b10";
  attribute dac01_sinc : string;
  attribute dac01_sinc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "1'b0";
  attribute dac02_data_type : string;
  attribute dac02_data_type of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "1'b0";
  attribute dac02_enable : string;
  attribute dac02_enable of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "1'b0";
  attribute dac02_interpolation : string;
  attribute dac02_interpolation of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "3'b000";
  attribute dac02_mixer : string;
  attribute dac02_mixer of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "2'b10";
  attribute dac02_sinc : string;
  attribute dac02_sinc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "1'b0";
  attribute dac03_data_type : string;
  attribute dac03_data_type of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "1'b0";
  attribute dac03_enable : string;
  attribute dac03_enable of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "1'b0";
  attribute dac03_interpolation : string;
  attribute dac03_interpolation of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "3'b000";
  attribute dac03_mixer : string;
  attribute dac03_mixer of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "2'b10";
  attribute dac03_sinc : string;
  attribute dac03_sinc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "1'b0";
  attribute dac10_data_type : string;
  attribute dac10_data_type of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "1'b0";
  attribute dac10_enable : string;
  attribute dac10_enable of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "1'b0";
  attribute dac10_interpolation : string;
  attribute dac10_interpolation of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "3'b000";
  attribute dac10_mixer : string;
  attribute dac10_mixer of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "2'b10";
  attribute dac10_sinc : string;
  attribute dac10_sinc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "1'b0";
  attribute dac11_data_type : string;
  attribute dac11_data_type of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "1'b0";
  attribute dac11_enable : string;
  attribute dac11_enable of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "1'b0";
  attribute dac11_interpolation : string;
  attribute dac11_interpolation of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "3'b000";
  attribute dac11_mixer : string;
  attribute dac11_mixer of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "2'b10";
  attribute dac11_sinc : string;
  attribute dac11_sinc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "1'b0";
  attribute dac12_data_type : string;
  attribute dac12_data_type of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "1'b0";
  attribute dac12_enable : string;
  attribute dac12_enable of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "1'b0";
  attribute dac12_interpolation : string;
  attribute dac12_interpolation of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "3'b000";
  attribute dac12_mixer : string;
  attribute dac12_mixer of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "2'b10";
  attribute dac12_sinc : string;
  attribute dac12_sinc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "1'b0";
  attribute dac13_data_type : string;
  attribute dac13_data_type of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "1'b0";
  attribute dac13_enable : string;
  attribute dac13_enable of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "1'b0";
  attribute dac13_interpolation : string;
  attribute dac13_interpolation of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "3'b000";
  attribute dac13_mixer : string;
  attribute dac13_mixer of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "2'b10";
  attribute dac13_sinc : string;
  attribute dac13_sinc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block : entity is "1'b0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block is
  signal \<const0>\ : STD_LOGIC;
  signal Bus2IP_Addr : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal IP2Bus_Data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal IP2Bus_Data0 : STD_LOGIC;
  signal adc00_irq_en : STD_LOGIC;
  signal adc00_overvol_irq : STD_LOGIC;
  signal adc00_stat_sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^adc00_status\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc01_irq_en : STD_LOGIC;
  signal adc01_overvol_irq : STD_LOGIC;
  signal adc01_stat_sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^adc01_status\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc02_irq_en : STD_LOGIC;
  signal adc02_overvol_irq : STD_LOGIC;
  signal adc02_stat_sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^adc02_status\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc03_irq_en : STD_LOGIC;
  signal adc03_overvol_irq : STD_LOGIC;
  signal adc03_stat_sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^adc03_status\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc0_cmn_en : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc0_cmn_irq_en : STD_LOGIC;
  signal adc0_common_stat : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^adc0_daddr_mon\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^adc0_dgnt_mon\ : STD_LOGIC;
  signal \^adc0_do_mon\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^adc0_done\ : STD_LOGIC;
  signal \^adc0_dreq_mon\ : STD_LOGIC;
  signal adc0_drp_en : STD_LOGIC;
  signal adc0_drp_rdy : STD_LOGIC;
  signal adc0_drp_we : STD_LOGIC;
  signal adc0_end_stage : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal adc0_fifo_disable : STD_LOGIC_VECTOR ( 0 to 0 );
  signal adc0_ref_clk_freq : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal adc0_reset : STD_LOGIC;
  signal adc0_reset_reg_n_0 : STD_LOGIC;
  signal adc0_restart : STD_LOGIC;
  signal adc0_restart_reg_n_0 : STD_LOGIC;
  signal adc0_sample_rate : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal adc0_sim_level : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \adc0_sim_level__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal adc0_slice0_irq_en : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal adc0_slice1_irq_en : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal adc0_slice2_irq_en : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal adc0_slice3_irq_en : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal adc0_start_stage : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^adc0_status\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal adc10_irq_en : STD_LOGIC;
  signal adc10_overvol_irq : STD_LOGIC;
  signal adc10_stat_sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^adc10_status\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc11_irq_en : STD_LOGIC;
  signal adc11_overvol_irq : STD_LOGIC;
  signal adc11_stat_sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^adc11_status\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc12_irq_en : STD_LOGIC;
  signal adc12_overvol_irq : STD_LOGIC;
  signal adc12_stat_sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^adc12_status\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc13_irq_en : STD_LOGIC;
  signal adc13_overvol_irq : STD_LOGIC;
  signal adc13_stat_sync : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^adc13_status\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc1_cmn_en : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc1_cmn_irq_en : STD_LOGIC;
  signal adc1_common_stat : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^adc1_daddr_mon\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^adc1_dgnt_mon\ : STD_LOGIC;
  signal \^adc1_do_mon\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^adc1_done\ : STD_LOGIC;
  signal \^adc1_dreq_mon\ : STD_LOGIC;
  signal adc1_drp_en : STD_LOGIC;
  signal adc1_drp_rdy : STD_LOGIC;
  signal adc1_drp_we : STD_LOGIC;
  signal adc1_end_stage : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal adc1_fifo_disable : STD_LOGIC_VECTOR ( 0 to 0 );
  signal adc1_ref_clk_freq : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal adc1_reset : STD_LOGIC;
  signal adc1_reset_reg_n_0 : STD_LOGIC;
  signal adc1_restart : STD_LOGIC;
  signal adc1_restart_reg_n_0 : STD_LOGIC;
  signal adc1_sample_rate : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal adc1_sim_level : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \adc1_sim_level__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal adc1_slice0_irq_en : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal adc1_slice1_irq_en : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal adc1_slice2_irq_en : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal adc1_slice3_irq_en : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal adc1_start_stage : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^adc1_status\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal adc20_irq_en : STD_LOGIC;
  signal adc20_overvol_irq : STD_LOGIC;
  signal adc20_stat_sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^adc20_status\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc21_irq_en : STD_LOGIC;
  signal adc21_overvol_irq : STD_LOGIC;
  signal adc21_stat_sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^adc21_status\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc22_irq_en : STD_LOGIC;
  signal adc22_overvol_irq : STD_LOGIC;
  signal adc22_stat_sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^adc22_status\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc23_irq_en : STD_LOGIC;
  signal adc23_overvol_irq : STD_LOGIC;
  signal adc23_stat_sync : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^adc23_status\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc2_cmn_en : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc2_cmn_irq_en : STD_LOGIC;
  signal adc2_common_stat : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^adc2_daddr_mon\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^adc2_dgnt_mon\ : STD_LOGIC;
  signal \^adc2_do_mon\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^adc2_done\ : STD_LOGIC;
  signal \^adc2_dreq_mon\ : STD_LOGIC;
  signal adc2_drp_en : STD_LOGIC;
  signal adc2_drp_rdy : STD_LOGIC;
  signal adc2_drp_we : STD_LOGIC;
  signal adc2_end_stage : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal adc2_fifo_disable : STD_LOGIC_VECTOR ( 0 to 0 );
  signal adc2_ref_clk_freq : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal adc2_reset : STD_LOGIC;
  signal adc2_reset_reg_n_0 : STD_LOGIC;
  signal adc2_restart : STD_LOGIC;
  signal adc2_restart_reg_n_0 : STD_LOGIC;
  signal adc2_sample_rate : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal adc2_sim_level : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \adc2_sim_level__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal adc2_slice0_irq_en : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal adc2_slice1_irq_en : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal adc2_slice2_irq_en : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal adc2_slice3_irq_en : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal adc2_start_stage : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^adc2_status\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal adc30_irq_en : STD_LOGIC;
  signal adc30_overvol_irq : STD_LOGIC;
  signal adc30_stat_sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^adc30_status\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc31_irq_en : STD_LOGIC;
  signal adc31_overvol_irq : STD_LOGIC;
  signal adc31_stat_sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^adc31_status\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc32_irq_en : STD_LOGIC;
  signal adc32_overvol_irq : STD_LOGIC;
  signal adc32_stat_sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^adc32_status\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc33_irq_en : STD_LOGIC;
  signal adc33_overvol_irq : STD_LOGIC;
  signal adc33_stat_sync : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^adc33_status\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc3_cmn_en : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc3_cmn_irq_en : STD_LOGIC;
  signal adc3_common_stat : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^adc3_daddr_mon\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^adc3_dgnt_mon\ : STD_LOGIC;
  signal \^adc3_do_mon\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^adc3_done\ : STD_LOGIC;
  signal \^adc3_dreq_mon\ : STD_LOGIC;
  signal adc3_drp_en : STD_LOGIC;
  signal adc3_drp_rdy : STD_LOGIC;
  signal adc3_drp_we : STD_LOGIC;
  signal adc3_end_stage : STD_LOGIC;
  signal \adc3_end_stage_reg_n_0_[0]\ : STD_LOGIC;
  signal \adc3_end_stage_reg_n_0_[1]\ : STD_LOGIC;
  signal \adc3_end_stage_reg_n_0_[2]\ : STD_LOGIC;
  signal \adc3_end_stage_reg_n_0_[3]\ : STD_LOGIC;
  signal adc3_fifo_disable : STD_LOGIC_VECTOR ( 0 to 0 );
  signal adc3_ref_clk_freq : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal adc3_reset : STD_LOGIC;
  signal adc3_reset_reg_n_0 : STD_LOGIC;
  signal adc3_restart : STD_LOGIC;
  signal adc3_restart_reg_n_0 : STD_LOGIC;
  signal adc3_sample_rate : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal adc3_sim_level : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \adc3_sim_level__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal adc3_slice0_irq_en : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal adc3_slice1_irq_en : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal adc3_slice2_irq_en : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal adc3_slice3_irq_en : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal adc3_start_stage : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^adc3_status\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_RdAck : STD_LOGIC;
  signal axi_RdAck0 : STD_LOGIC;
  signal axi_RdAck_r : STD_LOGIC;
  signal axi_timeout : STD_LOGIC;
  signal axi_timeout_r : STD_LOGIC;
  signal axi_timeout_r2 : STD_LOGIC;
  signal axi_timeout_r20 : STD_LOGIC;
  signal bank0_read : STD_LOGIC_VECTOR ( 64 to 64 );
  signal bank0_write : STD_LOGIC_VECTOR ( 65 downto 2 );
  signal bank10_read : STD_LOGIC;
  signal bank10_write : STD_LOGIC;
  signal bank11_read : STD_LOGIC_VECTOR ( 136 downto 128 );
  signal bank11_write : STD_LOGIC_VECTOR ( 193 downto 2 );
  signal bank12_read : STD_LOGIC;
  signal bank12_write : STD_LOGIC;
  signal bank13_read : STD_LOGIC_VECTOR ( 136 downto 128 );
  signal bank13_write : STD_LOGIC_VECTOR ( 193 downto 2 );
  signal bank14_read : STD_LOGIC;
  signal bank14_write : STD_LOGIC;
  signal bank15_read : STD_LOGIC_VECTOR ( 136 downto 128 );
  signal bank15_write : STD_LOGIC_VECTOR ( 193 downto 2 );
  signal bank16_read : STD_LOGIC;
  signal bank16_write : STD_LOGIC;
  signal bank1_read : STD_LOGIC_VECTOR ( 128 downto 14 );
  signal \bank1_read__0\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal bank1_write : STD_LOGIC_VECTOR ( 193 downto 2 );
  signal bank2_read : STD_LOGIC;
  signal bank2_write : STD_LOGIC;
  signal bank3_read : STD_LOGIC_VECTOR ( 128 to 128 );
  signal bank3_write : STD_LOGIC_VECTOR ( 193 downto 2 );
  signal bank4_read : STD_LOGIC;
  signal bank4_write : STD_LOGIC;
  signal bank9_read : STD_LOGIC_VECTOR ( 136 downto 128 );
  signal bank9_write : STD_LOGIC_VECTOR ( 193 downto 2 );
  signal clk_dac0_i : STD_LOGIC;
  signal dac00_stat_sync : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dac00_status\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dac01_stat_sync : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dac01_status\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dac02_stat_sync : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dac02_status\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^dac03_status\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dac0_cmn_en : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dac0_common_stat : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^dac0_daddr_mon\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^dac0_do_mon\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^dac0_done\ : STD_LOGIC;
  signal \^dac0_dreq_mon\ : STD_LOGIC;
  signal dac0_drp_en : STD_LOGIC;
  signal dac0_drp_rdy : STD_LOGIC;
  signal dac0_end_stage : STD_LOGIC;
  signal dac0_fifo_disable : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dac0_powerup_state_irq : STD_LOGIC;
  signal dac0_ref_clk_freq : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dac0_reset : STD_LOGIC;
  signal dac0_reset_cnt : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal dac0_reset_reg_n_0 : STD_LOGIC;
  signal dac0_restart : STD_LOGIC;
  signal dac0_restart_reg_n_0 : STD_LOGIC;
  signal dac0_sample_rate : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \dac0_sim_level_reg_n_0_[0]\ : STD_LOGIC;
  signal \dac0_sim_level_reg_n_0_[1]\ : STD_LOGIC;
  signal dac0_slice0_irq_en : STD_LOGIC_VECTOR ( 15 downto 14 );
  signal dac0_sm_reset_i : STD_LOGIC;
  signal \^dac0_status\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal dac10_irq_en : STD_LOGIC;
  signal dac10_stat_sync : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dac10_status\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dac11_irq_en : STD_LOGIC;
  signal dac11_stat_sync : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dac11_status\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dac12_irq_en : STD_LOGIC;
  signal dac12_stat_sync : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dac12_status\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dac13_irq_en : STD_LOGIC;
  signal dac13_stat_sync : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^dac13_status\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dac1_cmn_en : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dac1_cmn_irq_en : STD_LOGIC;
  signal dac1_common_stat : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^dac1_daddr_mon\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^dac1_dgnt_mon\ : STD_LOGIC;
  signal \^dac1_do_mon\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^dac1_done\ : STD_LOGIC;
  signal \^dac1_dreq_mon\ : STD_LOGIC;
  signal dac1_drp_en : STD_LOGIC;
  signal dac1_drp_rdy : STD_LOGIC;
  signal dac1_drp_we : STD_LOGIC;
  signal dac1_end_stage : STD_LOGIC;
  signal \dac1_end_stage_reg_n_0_[0]\ : STD_LOGIC;
  signal \dac1_end_stage_reg_n_0_[1]\ : STD_LOGIC;
  signal \dac1_end_stage_reg_n_0_[2]\ : STD_LOGIC;
  signal \dac1_end_stage_reg_n_0_[3]\ : STD_LOGIC;
  signal dac1_fifo_disable : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dac1_ref_clk_freq : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dac1_reset : STD_LOGIC;
  signal dac1_reset_reg_n_0 : STD_LOGIC;
  signal dac1_restart : STD_LOGIC;
  signal dac1_restart_reg_n_0 : STD_LOGIC;
  signal dac1_sample_rate : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \dac1_sim_level_reg_n_0_[0]\ : STD_LOGIC;
  signal \dac1_sim_level_reg_n_0_[1]\ : STD_LOGIC;
  signal dac1_start_stage : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^dac1_status\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_770 : STD_LOGIC;
  signal design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_771 : STD_LOGIC;
  signal design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_772 : STD_LOGIC;
  signal design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_774 : STD_LOGIC;
  signal design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_776 : STD_LOGIC;
  signal design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_777 : STD_LOGIC;
  signal design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_779 : STD_LOGIC;
  signal design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_781 : STD_LOGIC;
  signal design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_783 : STD_LOGIC;
  signal design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_788 : STD_LOGIC;
  signal design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_789 : STD_LOGIC;
  signal design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_804 : STD_LOGIC;
  signal design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_805 : STD_LOGIC;
  signal design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_806 : STD_LOGIC;
  signal drp_RdAck_r : STD_LOGIC;
  signal drp_addr : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal drp_di : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal got_timeout_i_1_n_0 : STD_LOGIC;
  signal got_timeout_reg_n_0 : STD_LOGIC;
  signal i_axi_lite_ipif_n_112 : STD_LOGIC;
  signal i_axi_lite_ipif_n_116 : STD_LOGIC;
  signal i_axi_lite_ipif_n_118 : STD_LOGIC;
  signal i_axi_lite_ipif_n_119 : STD_LOGIC;
  signal i_axi_lite_ipif_n_120 : STD_LOGIC;
  signal i_axi_lite_ipif_n_121 : STD_LOGIC;
  signal i_axi_lite_ipif_n_122 : STD_LOGIC;
  signal i_axi_lite_ipif_n_123 : STD_LOGIC;
  signal i_axi_lite_ipif_n_124 : STD_LOGIC;
  signal i_axi_lite_ipif_n_125 : STD_LOGIC;
  signal i_axi_lite_ipif_n_17 : STD_LOGIC;
  signal i_axi_lite_ipif_n_18 : STD_LOGIC;
  signal i_axi_lite_ipif_n_21 : STD_LOGIC;
  signal i_axi_lite_ipif_n_22 : STD_LOGIC;
  signal i_axi_lite_ipif_n_26 : STD_LOGIC;
  signal i_axi_lite_ipif_n_27 : STD_LOGIC;
  signal i_axi_lite_ipif_n_30 : STD_LOGIC;
  signal i_axi_lite_ipif_n_31 : STD_LOGIC;
  signal i_axi_lite_ipif_n_34 : STD_LOGIC;
  signal i_axi_lite_ipif_n_35 : STD_LOGIC;
  signal i_axi_lite_ipif_n_38 : STD_LOGIC;
  signal i_axi_lite_ipif_n_39 : STD_LOGIC;
  signal i_axi_lite_ipif_n_45 : STD_LOGIC;
  signal i_axi_lite_ipif_n_46 : STD_LOGIC;
  signal i_axi_lite_ipif_n_47 : STD_LOGIC;
  signal i_axi_lite_ipif_n_48 : STD_LOGIC;
  signal i_axi_lite_ipif_n_49 : STD_LOGIC;
  signal i_axi_lite_ipif_n_50 : STD_LOGIC;
  signal i_axi_lite_ipif_n_51 : STD_LOGIC;
  signal i_axi_lite_ipif_n_52 : STD_LOGIC;
  signal i_axi_lite_ipif_n_53 : STD_LOGIC;
  signal i_axi_lite_ipif_n_54 : STD_LOGIC;
  signal i_axi_lite_ipif_n_55 : STD_LOGIC;
  signal i_axi_lite_ipif_n_56 : STD_LOGIC;
  signal i_axi_lite_ipif_n_57 : STD_LOGIC;
  signal i_axi_lite_ipif_n_58 : STD_LOGIC;
  signal i_axi_lite_ipif_n_59 : STD_LOGIC;
  signal i_axi_lite_ipif_n_6 : STD_LOGIC;
  signal i_axi_lite_ipif_n_60 : STD_LOGIC;
  signal i_axi_lite_ipif_n_61 : STD_LOGIC;
  signal i_axi_lite_ipif_n_62 : STD_LOGIC;
  signal i_axi_lite_ipif_n_63 : STD_LOGIC;
  signal i_axi_lite_ipif_n_64 : STD_LOGIC;
  signal i_axi_lite_ipif_n_65 : STD_LOGIC;
  signal i_axi_lite_ipif_n_66 : STD_LOGIC;
  signal i_axi_lite_ipif_n_67 : STD_LOGIC;
  signal i_axi_lite_ipif_n_68 : STD_LOGIC;
  signal i_axi_lite_ipif_n_69 : STD_LOGIC;
  signal i_axi_lite_ipif_n_70 : STD_LOGIC;
  signal i_axi_lite_ipif_n_71 : STD_LOGIC;
  signal i_axi_lite_ipif_n_72 : STD_LOGIC;
  signal i_axi_lite_ipif_n_73 : STD_LOGIC;
  signal i_axi_lite_ipif_n_74 : STD_LOGIC;
  signal i_axi_lite_ipif_n_75 : STD_LOGIC;
  signal i_axi_lite_ipif_n_76 : STD_LOGIC;
  signal i_axi_lite_ipif_n_77 : STD_LOGIC;
  signal i_axi_lite_ipif_n_78 : STD_LOGIC;
  signal i_axi_lite_ipif_n_79 : STD_LOGIC;
  signal i_axi_lite_ipif_n_80 : STD_LOGIC;
  signal i_axi_lite_ipif_n_81 : STD_LOGIC;
  signal i_axi_lite_ipif_n_82 : STD_LOGIC;
  signal i_axi_lite_ipif_n_83 : STD_LOGIC;
  signal i_axi_lite_ipif_n_86 : STD_LOGIC;
  signal i_axi_lite_ipif_n_92 : STD_LOGIC;
  signal i_axi_lite_ipif_n_98 : STD_LOGIC;
  signal i_axi_lite_ipif_n_99 : STD_LOGIC;
  signal i_design_1_usp_rf_data_converter_0_0_irq_req_ack_n_2 : STD_LOGIC;
  signal i_design_1_usp_rf_data_converter_0_0_irq_sync_n_1 : STD_LOGIC;
  signal i_design_1_usp_rf_data_converter_0_0_irq_sync_n_10 : STD_LOGIC;
  signal i_design_1_usp_rf_data_converter_0_0_irq_sync_n_107 : STD_LOGIC;
  signal i_design_1_usp_rf_data_converter_0_0_irq_sync_n_108 : STD_LOGIC;
  signal i_design_1_usp_rf_data_converter_0_0_irq_sync_n_109 : STD_LOGIC;
  signal i_design_1_usp_rf_data_converter_0_0_irq_sync_n_11 : STD_LOGIC;
  signal i_design_1_usp_rf_data_converter_0_0_irq_sync_n_12 : STD_LOGIC;
  signal i_design_1_usp_rf_data_converter_0_0_irq_sync_n_17 : STD_LOGIC;
  signal i_design_1_usp_rf_data_converter_0_0_irq_sync_n_18 : STD_LOGIC;
  signal i_design_1_usp_rf_data_converter_0_0_irq_sync_n_2 : STD_LOGIC;
  signal i_design_1_usp_rf_data_converter_0_0_irq_sync_n_27 : STD_LOGIC;
  signal i_design_1_usp_rf_data_converter_0_0_irq_sync_n_28 : STD_LOGIC;
  signal i_design_1_usp_rf_data_converter_0_0_irq_sync_n_3 : STD_LOGIC;
  signal i_design_1_usp_rf_data_converter_0_0_irq_sync_n_33 : STD_LOGIC;
  signal i_design_1_usp_rf_data_converter_0_0_irq_sync_n_34 : STD_LOGIC;
  signal i_design_1_usp_rf_data_converter_0_0_irq_sync_n_37 : STD_LOGIC;
  signal i_design_1_usp_rf_data_converter_0_0_irq_sync_n_38 : STD_LOGIC;
  signal i_design_1_usp_rf_data_converter_0_0_irq_sync_n_39 : STD_LOGIC;
  signal i_design_1_usp_rf_data_converter_0_0_irq_sync_n_4 : STD_LOGIC;
  signal i_design_1_usp_rf_data_converter_0_0_irq_sync_n_40 : STD_LOGIC;
  signal i_design_1_usp_rf_data_converter_0_0_irq_sync_n_46 : STD_LOGIC;
  signal i_design_1_usp_rf_data_converter_0_0_irq_sync_n_47 : STD_LOGIC;
  signal i_design_1_usp_rf_data_converter_0_0_irq_sync_n_48 : STD_LOGIC;
  signal i_design_1_usp_rf_data_converter_0_0_irq_sync_n_5 : STD_LOGIC;
  signal i_design_1_usp_rf_data_converter_0_0_irq_sync_n_56 : STD_LOGIC;
  signal i_design_1_usp_rf_data_converter_0_0_irq_sync_n_57 : STD_LOGIC;
  signal i_design_1_usp_rf_data_converter_0_0_irq_sync_n_58 : STD_LOGIC;
  signal i_design_1_usp_rf_data_converter_0_0_irq_sync_n_59 : STD_LOGIC;
  signal i_design_1_usp_rf_data_converter_0_0_irq_sync_n_6 : STD_LOGIC;
  signal i_design_1_usp_rf_data_converter_0_0_irq_sync_n_60 : STD_LOGIC;
  signal i_design_1_usp_rf_data_converter_0_0_irq_sync_n_7 : STD_LOGIC;
  signal i_design_1_usp_rf_data_converter_0_0_irq_sync_n_75 : STD_LOGIC;
  signal i_design_1_usp_rf_data_converter_0_0_irq_sync_n_76 : STD_LOGIC;
  signal i_design_1_usp_rf_data_converter_0_0_irq_sync_n_77 : STD_LOGIC;
  signal i_design_1_usp_rf_data_converter_0_0_irq_sync_n_78 : STD_LOGIC;
  signal i_design_1_usp_rf_data_converter_0_0_irq_sync_n_79 : STD_LOGIC;
  signal i_design_1_usp_rf_data_converter_0_0_irq_sync_n_8 : STD_LOGIC;
  signal i_design_1_usp_rf_data_converter_0_0_irq_sync_n_80 : STD_LOGIC;
  signal i_design_1_usp_rf_data_converter_0_0_irq_sync_n_84 : STD_LOGIC;
  signal i_design_1_usp_rf_data_converter_0_0_irq_sync_n_89 : STD_LOGIC;
  signal i_design_1_usp_rf_data_converter_0_0_irq_sync_n_90 : STD_LOGIC;
  signal i_design_1_usp_rf_data_converter_0_0_irq_sync_n_91 : STD_LOGIC;
  signal i_design_1_usp_rf_data_converter_0_0_irq_sync_n_96 : STD_LOGIC;
  signal i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0 : STD_LOGIC;
  signal i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_1 : STD_LOGIC;
  signal i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_11 : STD_LOGIC;
  signal i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_13 : STD_LOGIC;
  signal i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_15 : STD_LOGIC;
  signal i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_2 : STD_LOGIC;
  signal i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_3 : STD_LOGIC;
  signal i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_5 : STD_LOGIC;
  signal i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_7 : STD_LOGIC;
  signal i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_9 : STD_LOGIC;
  signal i_design_1_usp_rf_data_converter_0_0_powerup_state_irq_n_10 : STD_LOGIC;
  signal i_design_1_usp_rf_data_converter_0_0_powerup_state_irq_n_11 : STD_LOGIC;
  signal i_design_1_usp_rf_data_converter_0_0_powerup_state_irq_n_2 : STD_LOGIC;
  signal i_design_1_usp_rf_data_converter_0_0_powerup_state_irq_n_3 : STD_LOGIC;
  signal i_design_1_usp_rf_data_converter_0_0_powerup_state_irq_n_4 : STD_LOGIC;
  signal i_design_1_usp_rf_data_converter_0_0_powerup_state_irq_n_5 : STD_LOGIC;
  signal i_design_1_usp_rf_data_converter_0_0_powerup_state_irq_n_6 : STD_LOGIC;
  signal i_design_1_usp_rf_data_converter_0_0_powerup_state_irq_n_7 : STD_LOGIC;
  signal i_design_1_usp_rf_data_converter_0_0_powerup_state_irq_n_8 : STD_LOGIC;
  signal i_design_1_usp_rf_data_converter_0_0_powerup_state_irq_n_9 : STD_LOGIC;
  signal i_drp_control_top_n_0 : STD_LOGIC;
  signal i_drp_control_top_n_1 : STD_LOGIC;
  signal i_drp_control_top_n_10 : STD_LOGIC;
  signal i_drp_control_top_n_11 : STD_LOGIC;
  signal i_drp_control_top_n_12 : STD_LOGIC;
  signal i_drp_control_top_n_13 : STD_LOGIC;
  signal i_drp_control_top_n_14 : STD_LOGIC;
  signal i_drp_control_top_n_16 : STD_LOGIC;
  signal i_drp_control_top_n_17 : STD_LOGIC;
  signal i_drp_control_top_n_19 : STD_LOGIC;
  signal i_drp_control_top_n_2 : STD_LOGIC;
  signal i_drp_control_top_n_20 : STD_LOGIC;
  signal i_drp_control_top_n_23 : STD_LOGIC;
  signal i_drp_control_top_n_24 : STD_LOGIC;
  signal i_drp_control_top_n_25 : STD_LOGIC;
  signal i_drp_control_top_n_27 : STD_LOGIC;
  signal i_drp_control_top_n_28 : STD_LOGIC;
  signal i_drp_control_top_n_29 : STD_LOGIC;
  signal i_drp_control_top_n_3 : STD_LOGIC;
  signal i_drp_control_top_n_30 : STD_LOGIC;
  signal i_drp_control_top_n_31 : STD_LOGIC;
  signal i_drp_control_top_n_33 : STD_LOGIC;
  signal i_drp_control_top_n_34 : STD_LOGIC;
  signal i_drp_control_top_n_35 : STD_LOGIC;
  signal i_drp_control_top_n_37 : STD_LOGIC;
  signal i_drp_control_top_n_38 : STD_LOGIC;
  signal i_drp_control_top_n_39 : STD_LOGIC;
  signal i_drp_control_top_n_4 : STD_LOGIC;
  signal i_drp_control_top_n_41 : STD_LOGIC;
  signal i_drp_control_top_n_42 : STD_LOGIC;
  signal i_drp_control_top_n_5 : STD_LOGIC;
  signal i_drp_control_top_n_6 : STD_LOGIC;
  signal i_drp_control_top_n_7 : STD_LOGIC;
  signal i_drp_control_top_n_8 : STD_LOGIC;
  signal i_drp_control_top_n_9 : STD_LOGIC;
  signal i_register_decode_n_0 : STD_LOGIC;
  signal i_register_decode_n_1 : STD_LOGIC;
  signal i_register_decode_n_10 : STD_LOGIC;
  signal i_register_decode_n_11 : STD_LOGIC;
  signal i_register_decode_n_12 : STD_LOGIC;
  signal i_register_decode_n_13 : STD_LOGIC;
  signal i_register_decode_n_14 : STD_LOGIC;
  signal i_register_decode_n_15 : STD_LOGIC;
  signal i_register_decode_n_16 : STD_LOGIC;
  signal i_register_decode_n_17 : STD_LOGIC;
  signal i_register_decode_n_18 : STD_LOGIC;
  signal i_register_decode_n_19 : STD_LOGIC;
  signal i_register_decode_n_2 : STD_LOGIC;
  signal i_register_decode_n_20 : STD_LOGIC;
  signal i_register_decode_n_21 : STD_LOGIC;
  signal i_register_decode_n_22 : STD_LOGIC;
  signal i_register_decode_n_23 : STD_LOGIC;
  signal i_register_decode_n_24 : STD_LOGIC;
  signal i_register_decode_n_25 : STD_LOGIC;
  signal i_register_decode_n_26 : STD_LOGIC;
  signal i_register_decode_n_27 : STD_LOGIC;
  signal i_register_decode_n_28 : STD_LOGIC;
  signal i_register_decode_n_29 : STD_LOGIC;
  signal i_register_decode_n_3 : STD_LOGIC;
  signal i_register_decode_n_30 : STD_LOGIC;
  signal i_register_decode_n_31 : STD_LOGIC;
  signal i_register_decode_n_32 : STD_LOGIC;
  signal i_register_decode_n_33 : STD_LOGIC;
  signal i_register_decode_n_34 : STD_LOGIC;
  signal i_register_decode_n_35 : STD_LOGIC;
  signal i_register_decode_n_36 : STD_LOGIC;
  signal i_register_decode_n_37 : STD_LOGIC;
  signal i_register_decode_n_38 : STD_LOGIC;
  signal i_register_decode_n_39 : STD_LOGIC;
  signal i_register_decode_n_4 : STD_LOGIC;
  signal i_register_decode_n_40 : STD_LOGIC;
  signal i_register_decode_n_5 : STD_LOGIC;
  signal i_register_decode_n_6 : STD_LOGIC;
  signal i_register_decode_n_7 : STD_LOGIC;
  signal i_register_decode_n_8 : STD_LOGIC;
  signal i_register_decode_n_9 : STD_LOGIC;
  signal irq_enables : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal lopt_2 : STD_LOGIC;
  signal lopt_3 : STD_LOGIC;
  signal master_reset : STD_LOGIC;
  signal master_reset_reg_n_0 : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in1_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in2_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in3_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in4_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in5_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in6_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_34_in : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_44_in : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \por_state_machine_i/drp_arbiter_dac0/fsm_cs\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal read_ack_tog : STD_LOGIC;
  signal read_ack_tog_1 : STD_LOGIC;
  signal read_ack_tog_r : STD_LOGIC;
  signal read_ack_tog_r_0 : STD_LOGIC;
  signal s0_axis_aclk_val_sync : STD_LOGIC;
  signal sm_reset_pulse0 : STD_LOGIC;
  signal sm_reset_r : STD_LOGIC;
  signal startup_delay : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of cdc_dac0_clk_valid_i : label is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of cdc_dac0_clk_valid_i : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of cdc_dac0_clk_valid_i : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of cdc_dac0_clk_valid_i : label is 0;
  attribute VERSION : integer;
  attribute VERSION of cdc_dac0_clk_valid_i : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of cdc_dac0_clk_valid_i : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of cdc_dac0_clk_valid_i : label is "TRUE";
begin
  adc00_status(15 downto 0) <= \^adc00_status\(15 downto 0);
  adc01_status(15 downto 0) <= \^adc01_status\(15 downto 0);
  adc02_status(15 downto 0) <= \^adc02_status\(15 downto 0);
  adc03_status(15 downto 0) <= \^adc03_status\(15 downto 0);
  adc0_daddr_mon(11) <= \<const0>\;
  adc0_daddr_mon(10 downto 0) <= \^adc0_daddr_mon\(10 downto 0);
  adc0_dgnt_mon <= \^adc0_dgnt_mon\;
  adc0_do_mon(15 downto 0) <= \^adc0_do_mon\(15 downto 0);
  adc0_done <= \^adc0_done\;
  adc0_dreq_mon <= \^adc0_dreq_mon\;
  adc0_pll_lock <= \<const0>\;
  adc0_status(3) <= \^adc0_status\(0);
  adc0_status(2) <= \^adc0_status\(0);
  adc0_status(1 downto 0) <= \^adc0_status\(1 downto 0);
  adc10_status(15 downto 0) <= \^adc10_status\(15 downto 0);
  adc11_status(15 downto 0) <= \^adc11_status\(15 downto 0);
  adc12_status(15 downto 0) <= \^adc12_status\(15 downto 0);
  adc13_status(15 downto 0) <= \^adc13_status\(15 downto 0);
  adc1_daddr_mon(11) <= \<const0>\;
  adc1_daddr_mon(10 downto 0) <= \^adc1_daddr_mon\(10 downto 0);
  adc1_dgnt_mon <= \^adc1_dgnt_mon\;
  adc1_do_mon(15 downto 0) <= \^adc1_do_mon\(15 downto 0);
  adc1_done <= \^adc1_done\;
  adc1_dreq_mon <= \^adc1_dreq_mon\;
  adc1_pll_lock <= \<const0>\;
  adc1_status(3) <= \^adc1_status\(0);
  adc1_status(2) <= \^adc1_status\(0);
  adc1_status(1 downto 0) <= \^adc1_status\(1 downto 0);
  adc20_status(15 downto 0) <= \^adc20_status\(15 downto 0);
  adc21_status(15 downto 0) <= \^adc21_status\(15 downto 0);
  adc22_status(15 downto 0) <= \^adc22_status\(15 downto 0);
  adc23_status(15 downto 0) <= \^adc23_status\(15 downto 0);
  adc2_daddr_mon(11) <= \<const0>\;
  adc2_daddr_mon(10 downto 0) <= \^adc2_daddr_mon\(10 downto 0);
  adc2_dgnt_mon <= \^adc2_dgnt_mon\;
  adc2_do_mon(15 downto 0) <= \^adc2_do_mon\(15 downto 0);
  adc2_done <= \^adc2_done\;
  adc2_dreq_mon <= \^adc2_dreq_mon\;
  adc2_pll_lock <= \<const0>\;
  adc2_status(3) <= \^adc2_status\(0);
  adc2_status(2) <= \^adc2_status\(0);
  adc2_status(1 downto 0) <= \^adc2_status\(1 downto 0);
  adc30_status(15 downto 0) <= \^adc30_status\(15 downto 0);
  adc31_status(15 downto 0) <= \^adc31_status\(15 downto 0);
  adc32_status(15 downto 0) <= \^adc32_status\(15 downto 0);
  adc33_status(15 downto 0) <= \^adc33_status\(15 downto 0);
  adc3_daddr_mon(11) <= \<const0>\;
  adc3_daddr_mon(10 downto 0) <= \^adc3_daddr_mon\(10 downto 0);
  adc3_dgnt_mon <= \^adc3_dgnt_mon\;
  adc3_do_mon(15 downto 0) <= \^adc3_do_mon\(15 downto 0);
  adc3_done <= \^adc3_done\;
  adc3_dreq_mon <= \^adc3_dreq_mon\;
  adc3_pll_lock <= \<const0>\;
  adc3_status(3) <= \^adc3_status\(0);
  adc3_status(2) <= \^adc3_status\(0);
  adc3_status(1 downto 0) <= \^adc3_status\(1 downto 0);
  dac00_status(15 downto 0) <= \^dac00_status\(15 downto 0);
  dac01_status(15 downto 0) <= \^dac01_status\(15 downto 0);
  dac02_status(15 downto 0) <= \^dac02_status\(15 downto 0);
  dac03_status(15 downto 0) <= \^dac03_status\(15 downto 0);
  dac0_daddr_mon(11) <= \<const0>\;
  dac0_daddr_mon(10 downto 0) <= \^dac0_daddr_mon\(10 downto 0);
  dac0_do_mon(15 downto 0) <= \^dac0_do_mon\(15 downto 0);
  dac0_done <= \^dac0_done\;
  dac0_dreq_mon <= \^dac0_dreq_mon\;
  dac0_status(3 downto 0) <= \^dac0_status\(3 downto 0);
  dac10_status(15 downto 0) <= \^dac10_status\(15 downto 0);
  dac11_status(15 downto 0) <= \^dac11_status\(15 downto 0);
  dac12_status(15 downto 0) <= \^dac12_status\(15 downto 0);
  dac13_status(15 downto 0) <= \^dac13_status\(15 downto 0);
  dac1_daddr_mon(11) <= \<const0>\;
  dac1_daddr_mon(10 downto 0) <= \^dac1_daddr_mon\(10 downto 0);
  dac1_dgnt_mon <= \^dac1_dgnt_mon\;
  dac1_do_mon(15 downto 0) <= \^dac1_do_mon\(15 downto 0);
  dac1_done <= \^dac1_done\;
  dac1_dreq_mon <= \^dac1_dreq_mon\;
  dac1_pll_lock <= \<const0>\;
  dac1_status(3) <= \^dac1_status\(0);
  dac1_status(2) <= \^dac1_status\(0);
  dac1_status(1 downto 0) <= \^dac1_status\(1 downto 0);
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\IP2Bus_Data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_82,
      Q => IP2Bus_Data(0),
      R => '0'
    );
\IP2Bus_Data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_72,
      Q => IP2Bus_Data(10),
      R => '0'
    );
\IP2Bus_Data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_71,
      Q => IP2Bus_Data(11),
      R => '0'
    );
\IP2Bus_Data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_70,
      Q => IP2Bus_Data(12),
      R => '0'
    );
\IP2Bus_Data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_69,
      Q => IP2Bus_Data(13),
      R => '0'
    );
\IP2Bus_Data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_68,
      Q => IP2Bus_Data(14),
      R => '0'
    );
\IP2Bus_Data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_67,
      Q => IP2Bus_Data(15),
      R => '0'
    );
\IP2Bus_Data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_66,
      Q => IP2Bus_Data(16),
      R => '0'
    );
\IP2Bus_Data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_65,
      Q => IP2Bus_Data(17),
      R => '0'
    );
\IP2Bus_Data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_64,
      Q => IP2Bus_Data(18),
      R => '0'
    );
\IP2Bus_Data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_63,
      Q => IP2Bus_Data(19),
      R => '0'
    );
\IP2Bus_Data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_81,
      Q => IP2Bus_Data(1),
      R => '0'
    );
\IP2Bus_Data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_62,
      Q => IP2Bus_Data(20),
      R => '0'
    );
\IP2Bus_Data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_61,
      Q => IP2Bus_Data(21),
      R => '0'
    );
\IP2Bus_Data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_60,
      Q => IP2Bus_Data(22),
      R => '0'
    );
\IP2Bus_Data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_59,
      Q => IP2Bus_Data(23),
      R => '0'
    );
\IP2Bus_Data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_58,
      Q => IP2Bus_Data(24),
      R => '0'
    );
\IP2Bus_Data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_57,
      Q => IP2Bus_Data(25),
      R => '0'
    );
\IP2Bus_Data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_56,
      Q => IP2Bus_Data(26),
      R => '0'
    );
\IP2Bus_Data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_55,
      Q => IP2Bus_Data(27),
      R => '0'
    );
\IP2Bus_Data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_54,
      Q => IP2Bus_Data(28),
      R => '0'
    );
\IP2Bus_Data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_53,
      Q => IP2Bus_Data(29),
      R => '0'
    );
\IP2Bus_Data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_80,
      Q => IP2Bus_Data(2),
      R => '0'
    );
\IP2Bus_Data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_52,
      Q => IP2Bus_Data(30),
      R => '0'
    );
\IP2Bus_Data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_51,
      Q => IP2Bus_Data(31),
      R => '0'
    );
\IP2Bus_Data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_79,
      Q => IP2Bus_Data(3),
      R => '0'
    );
\IP2Bus_Data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_78,
      Q => IP2Bus_Data(4),
      R => '0'
    );
\IP2Bus_Data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_77,
      Q => IP2Bus_Data(5),
      R => '0'
    );
\IP2Bus_Data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_76,
      Q => IP2Bus_Data(6),
      R => '0'
    );
\IP2Bus_Data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_75,
      Q => IP2Bus_Data(7),
      R => '0'
    );
\IP2Bus_Data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_74,
      Q => IP2Bus_Data(8),
      R => '0'
    );
\IP2Bus_Data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_Data0,
      D => i_axi_lite_ipif_n_73,
      Q => IP2Bus_Data(9),
      R => '0'
    );
adc00_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(129),
      D => s_axi_wdata(0),
      Q => adc00_irq_en,
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
adc01_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(129),
      D => s_axi_wdata(1),
      Q => adc01_irq_en,
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
adc02_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(129),
      D => s_axi_wdata(2),
      Q => adc02_irq_en,
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
adc03_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(129),
      D => s_axi_wdata(3),
      Q => adc03_irq_en,
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_cmn_en_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(139),
      D => s_axi_wdata(0),
      Q => adc0_cmn_en(0),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_cmn_en_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(139),
      D => s_axi_wdata(10),
      Q => adc0_cmn_en(10),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_cmn_en_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(139),
      D => s_axi_wdata(11),
      Q => adc0_cmn_en(11),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_cmn_en_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(139),
      D => s_axi_wdata(12),
      Q => adc0_cmn_en(12),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_cmn_en_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(139),
      D => s_axi_wdata(13),
      Q => adc0_cmn_en(13),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_cmn_en_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(139),
      D => s_axi_wdata(14),
      Q => adc0_cmn_en(14),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_cmn_en_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(139),
      D => s_axi_wdata(15),
      Q => adc0_cmn_en(15),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_cmn_en_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(139),
      D => s_axi_wdata(1),
      Q => adc0_cmn_en(1),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_cmn_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(139),
      D => s_axi_wdata(2),
      Q => adc0_cmn_en(2),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_cmn_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(139),
      D => s_axi_wdata(3),
      Q => adc0_cmn_en(3),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_cmn_en_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(139),
      D => s_axi_wdata(4),
      Q => adc0_cmn_en(4),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_cmn_en_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(139),
      D => s_axi_wdata(5),
      Q => adc0_cmn_en(5),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_cmn_en_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(139),
      D => s_axi_wdata(6),
      Q => adc0_cmn_en(6),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_cmn_en_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(139),
      D => s_axi_wdata(7),
      Q => adc0_cmn_en(7),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_cmn_en_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(139),
      D => s_axi_wdata(8),
      Q => adc0_cmn_en(8),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_cmn_en_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(139),
      D => s_axi_wdata(9),
      Q => adc0_cmn_en(9),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
adc0_cmn_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(129),
      D => s_axi_wdata(4),
      Q => adc0_cmn_irq_en,
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_end_stage_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(2),
      D => s_axi_wdata(0),
      Q => adc0_end_stage(0),
      S => adc3_end_stage
    );
\adc0_end_stage_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(2),
      D => s_axi_wdata(1),
      Q => adc0_end_stage(1),
      S => adc3_end_stage
    );
\adc0_end_stage_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(2),
      D => s_axi_wdata(2),
      Q => adc0_end_stage(2),
      S => adc3_end_stage
    );
\adc0_end_stage_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(2),
      D => s_axi_wdata(3),
      Q => adc0_end_stage(3),
      S => adc3_end_stage
    );
\adc0_fifo_disable_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_axi_lite_ipif_n_120,
      Q => adc0_fifo_disable(0),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
adc0_irq_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank0_write(65),
      D => s_axi_wdata(4),
      Q => irq_enables(4),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(0),
      Q => adc0_ref_clk_freq(0),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(10),
      Q => adc0_ref_clk_freq(10),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(11),
      Q => adc0_ref_clk_freq(11),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(12),
      Q => adc0_ref_clk_freq(12),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(13),
      Q => adc0_ref_clk_freq(13),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(14),
      Q => adc0_ref_clk_freq(14),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(15),
      Q => adc0_ref_clk_freq(15),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(16),
      Q => adc0_ref_clk_freq(16),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(17),
      Q => adc0_ref_clk_freq(17),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(18),
      Q => adc0_ref_clk_freq(18),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(19),
      Q => adc0_ref_clk_freq(19),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(1),
      Q => adc0_ref_clk_freq(1),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(20),
      Q => adc0_ref_clk_freq(20),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(21),
      Q => adc0_ref_clk_freq(21),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(22),
      Q => adc0_ref_clk_freq(22),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(23),
      Q => adc0_ref_clk_freq(23),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(24),
      Q => adc0_ref_clk_freq(24),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(25),
      Q => adc0_ref_clk_freq(25),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(26),
      Q => adc0_ref_clk_freq(26),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(27),
      Q => adc0_ref_clk_freq(27),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(28),
      Q => adc0_ref_clk_freq(28),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(29),
      Q => adc0_ref_clk_freq(29),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(2),
      Q => adc0_ref_clk_freq(2),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(30),
      Q => adc0_ref_clk_freq(30),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(31),
      Q => adc0_ref_clk_freq(31),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(3),
      Q => adc0_ref_clk_freq(3),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(4),
      Q => adc0_ref_clk_freq(4),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(5),
      Q => adc0_ref_clk_freq(5),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(6),
      Q => adc0_ref_clk_freq(6),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(7),
      Q => adc0_ref_clk_freq(7),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(8),
      Q => adc0_ref_clk_freq(8),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_ref_clk_freq_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(192),
      D => s_axi_wdata(9),
      Q => adc0_ref_clk_freq(9),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
adc0_reset_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc0_reset,
      Q => adc0_reset_reg_n_0,
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
adc0_restart_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc0_restart,
      Q => adc0_restart_reg_n_0,
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_sample_rate_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(0),
      Q => adc0_sample_rate(0),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_sample_rate_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(10),
      Q => adc0_sample_rate(10),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_sample_rate_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(11),
      Q => adc0_sample_rate(11),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_sample_rate_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(12),
      Q => adc0_sample_rate(12),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_sample_rate_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(13),
      Q => adc0_sample_rate(13),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_sample_rate_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(14),
      Q => adc0_sample_rate(14),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_sample_rate_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(15),
      Q => adc0_sample_rate(15),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_sample_rate_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(16),
      Q => adc0_sample_rate(16),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_sample_rate_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(17),
      Q => adc0_sample_rate(17),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_sample_rate_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(18),
      Q => adc0_sample_rate(18),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_sample_rate_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(19),
      Q => adc0_sample_rate(19),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_sample_rate_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(1),
      Q => adc0_sample_rate(1),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_sample_rate_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(20),
      Q => adc0_sample_rate(20),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_sample_rate_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(21),
      Q => adc0_sample_rate(21),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_sample_rate_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(22),
      Q => adc0_sample_rate(22),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_sample_rate_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(23),
      Q => adc0_sample_rate(23),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_sample_rate_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(24),
      Q => adc0_sample_rate(24),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_sample_rate_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(25),
      Q => adc0_sample_rate(25),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_sample_rate_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(26),
      Q => adc0_sample_rate(26),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_sample_rate_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(27),
      Q => adc0_sample_rate(27),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_sample_rate_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(28),
      Q => adc0_sample_rate(28),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_sample_rate_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(29),
      Q => adc0_sample_rate(29),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_sample_rate_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(2),
      Q => adc0_sample_rate(2),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_sample_rate_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(30),
      Q => adc0_sample_rate(30),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_sample_rate_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(31),
      Q => adc0_sample_rate(31),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_sample_rate_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(3),
      Q => adc0_sample_rate(3),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_sample_rate_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(4),
      Q => adc0_sample_rate(4),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_sample_rate_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(5),
      Q => adc0_sample_rate(5),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_sample_rate_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(6),
      Q => adc0_sample_rate(6),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_sample_rate_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(7),
      Q => adc0_sample_rate(7),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_sample_rate_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(8),
      Q => adc0_sample_rate(8),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_sample_rate_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(193),
      D => s_axi_wdata(9),
      Q => adc0_sample_rate(9),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_sim_level_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(64),
      D => s_axi_wdata(0),
      Q => adc0_sim_level(0),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_sim_level_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(64),
      D => s_axi_wdata(1),
      Q => \adc0_sim_level__0\(1),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_slice0_irq_en_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(131),
      D => s_axi_wdata(14),
      Q => adc0_slice0_irq_en(14),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_slice0_irq_en_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(131),
      D => s_axi_wdata(15),
      Q => adc0_slice0_irq_en(15),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_slice0_irq_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(131),
      D => s_axi_wdata(2),
      Q => adc0_slice0_irq_en(2),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_slice0_irq_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(131),
      D => s_axi_wdata(3),
      Q => adc0_slice0_irq_en(3),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_slice1_irq_en_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(133),
      D => s_axi_wdata(14),
      Q => adc0_slice1_irq_en(14),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_slice1_irq_en_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(133),
      D => s_axi_wdata(15),
      Q => adc0_slice1_irq_en(15),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_slice1_irq_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(133),
      D => s_axi_wdata(2),
      Q => adc0_slice1_irq_en(2),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_slice1_irq_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(133),
      D => s_axi_wdata(3),
      Q => adc0_slice1_irq_en(3),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_slice2_irq_en_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(135),
      D => s_axi_wdata(14),
      Q => adc0_slice2_irq_en(14),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_slice2_irq_en_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(135),
      D => s_axi_wdata(15),
      Q => adc0_slice2_irq_en(15),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_slice2_irq_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(135),
      D => s_axi_wdata(2),
      Q => adc0_slice2_irq_en(2),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_slice2_irq_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(135),
      D => s_axi_wdata(3),
      Q => adc0_slice2_irq_en(3),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_slice3_irq_en_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(137),
      D => s_axi_wdata(14),
      Q => adc0_slice3_irq_en(14),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_slice3_irq_en_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(137),
      D => s_axi_wdata(15),
      Q => adc0_slice3_irq_en(15),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_slice3_irq_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(137),
      D => s_axi_wdata(2),
      Q => adc0_slice3_irq_en(2),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_slice3_irq_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(137),
      D => s_axi_wdata(3),
      Q => adc0_slice3_irq_en(3),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc0_start_stage_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(2),
      D => s_axi_wdata(8),
      Q => adc0_start_stage(0),
      R => adc3_end_stage
    );
\adc0_start_stage_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(2),
      D => s_axi_wdata(9),
      Q => adc0_start_stage(1),
      R => adc3_end_stage
    );
\adc0_start_stage_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(2),
      D => s_axi_wdata(10),
      Q => adc0_start_stage(2),
      R => adc3_end_stage
    );
\adc0_start_stage_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank9_write(2),
      D => s_axi_wdata(11),
      Q => adc0_start_stage(3),
      R => adc3_end_stage
    );
adc10_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(129),
      D => s_axi_wdata(0),
      Q => adc10_irq_en,
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
adc11_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(129),
      D => s_axi_wdata(1),
      Q => adc11_irq_en,
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
adc12_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(129),
      D => s_axi_wdata(2),
      Q => adc12_irq_en,
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
adc13_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(129),
      D => s_axi_wdata(3),
      Q => adc13_irq_en,
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_cmn_en_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(139),
      D => s_axi_wdata(0),
      Q => adc1_cmn_en(0),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_cmn_en_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(139),
      D => s_axi_wdata(10),
      Q => adc1_cmn_en(10),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_cmn_en_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(139),
      D => s_axi_wdata(11),
      Q => adc1_cmn_en(11),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_cmn_en_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(139),
      D => s_axi_wdata(12),
      Q => adc1_cmn_en(12),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_cmn_en_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(139),
      D => s_axi_wdata(13),
      Q => adc1_cmn_en(13),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_cmn_en_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(139),
      D => s_axi_wdata(14),
      Q => adc1_cmn_en(14),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_cmn_en_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(139),
      D => s_axi_wdata(15),
      Q => adc1_cmn_en(15),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_cmn_en_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(139),
      D => s_axi_wdata(1),
      Q => adc1_cmn_en(1),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_cmn_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(139),
      D => s_axi_wdata(2),
      Q => adc1_cmn_en(2),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_cmn_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(139),
      D => s_axi_wdata(3),
      Q => adc1_cmn_en(3),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_cmn_en_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(139),
      D => s_axi_wdata(4),
      Q => adc1_cmn_en(4),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_cmn_en_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(139),
      D => s_axi_wdata(5),
      Q => adc1_cmn_en(5),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_cmn_en_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(139),
      D => s_axi_wdata(6),
      Q => adc1_cmn_en(6),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_cmn_en_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(139),
      D => s_axi_wdata(7),
      Q => adc1_cmn_en(7),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_cmn_en_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(139),
      D => s_axi_wdata(8),
      Q => adc1_cmn_en(8),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_cmn_en_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(139),
      D => s_axi_wdata(9),
      Q => adc1_cmn_en(9),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
adc1_cmn_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(129),
      D => s_axi_wdata(4),
      Q => adc1_cmn_irq_en,
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_end_stage_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(2),
      D => s_axi_wdata(0),
      Q => adc1_end_stage(0),
      S => adc3_end_stage
    );
\adc1_end_stage_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(2),
      D => s_axi_wdata(1),
      Q => adc1_end_stage(1),
      S => adc3_end_stage
    );
\adc1_end_stage_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(2),
      D => s_axi_wdata(2),
      Q => adc1_end_stage(2),
      S => adc3_end_stage
    );
\adc1_end_stage_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(2),
      D => s_axi_wdata(3),
      Q => adc1_end_stage(3),
      S => adc3_end_stage
    );
\adc1_fifo_disable_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_axi_lite_ipif_n_121,
      Q => adc1_fifo_disable(0),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
adc1_irq_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank0_write(65),
      D => s_axi_wdata(5),
      Q => irq_enables(5),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(0),
      Q => adc1_ref_clk_freq(0),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(10),
      Q => adc1_ref_clk_freq(10),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(11),
      Q => adc1_ref_clk_freq(11),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(12),
      Q => adc1_ref_clk_freq(12),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(13),
      Q => adc1_ref_clk_freq(13),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(14),
      Q => adc1_ref_clk_freq(14),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(15),
      Q => adc1_ref_clk_freq(15),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(16),
      Q => adc1_ref_clk_freq(16),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(17),
      Q => adc1_ref_clk_freq(17),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(18),
      Q => adc1_ref_clk_freq(18),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(19),
      Q => adc1_ref_clk_freq(19),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(1),
      Q => adc1_ref_clk_freq(1),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(20),
      Q => adc1_ref_clk_freq(20),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(21),
      Q => adc1_ref_clk_freq(21),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(22),
      Q => adc1_ref_clk_freq(22),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(23),
      Q => adc1_ref_clk_freq(23),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(24),
      Q => adc1_ref_clk_freq(24),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(25),
      Q => adc1_ref_clk_freq(25),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(26),
      Q => adc1_ref_clk_freq(26),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(27),
      Q => adc1_ref_clk_freq(27),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(28),
      Q => adc1_ref_clk_freq(28),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(29),
      Q => adc1_ref_clk_freq(29),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(2),
      Q => adc1_ref_clk_freq(2),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(30),
      Q => adc1_ref_clk_freq(30),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(31),
      Q => adc1_ref_clk_freq(31),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(3),
      Q => adc1_ref_clk_freq(3),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(4),
      Q => adc1_ref_clk_freq(4),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(5),
      Q => adc1_ref_clk_freq(5),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(6),
      Q => adc1_ref_clk_freq(6),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(7),
      Q => adc1_ref_clk_freq(7),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(8),
      Q => adc1_ref_clk_freq(8),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_ref_clk_freq_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(192),
      D => s_axi_wdata(9),
      Q => adc1_ref_clk_freq(9),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
adc1_reset_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc1_reset,
      Q => adc1_reset_reg_n_0,
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
adc1_restart_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc1_restart,
      Q => adc1_restart_reg_n_0,
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_sample_rate_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(0),
      Q => adc1_sample_rate(0),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_sample_rate_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(10),
      Q => adc1_sample_rate(10),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_sample_rate_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(11),
      Q => adc1_sample_rate(11),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_sample_rate_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(12),
      Q => adc1_sample_rate(12),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_sample_rate_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(13),
      Q => adc1_sample_rate(13),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_sample_rate_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(14),
      Q => adc1_sample_rate(14),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_sample_rate_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(15),
      Q => adc1_sample_rate(15),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_sample_rate_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(16),
      Q => adc1_sample_rate(16),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_sample_rate_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(17),
      Q => adc1_sample_rate(17),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_sample_rate_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(18),
      Q => adc1_sample_rate(18),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_sample_rate_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(19),
      Q => adc1_sample_rate(19),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_sample_rate_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(1),
      Q => adc1_sample_rate(1),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_sample_rate_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(20),
      Q => adc1_sample_rate(20),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_sample_rate_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(21),
      Q => adc1_sample_rate(21),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_sample_rate_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(22),
      Q => adc1_sample_rate(22),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_sample_rate_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(23),
      Q => adc1_sample_rate(23),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_sample_rate_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(24),
      Q => adc1_sample_rate(24),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_sample_rate_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(25),
      Q => adc1_sample_rate(25),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_sample_rate_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(26),
      Q => adc1_sample_rate(26),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_sample_rate_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(27),
      Q => adc1_sample_rate(27),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_sample_rate_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(28),
      Q => adc1_sample_rate(28),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_sample_rate_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(29),
      Q => adc1_sample_rate(29),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_sample_rate_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(2),
      Q => adc1_sample_rate(2),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_sample_rate_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(30),
      Q => adc1_sample_rate(30),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_sample_rate_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(31),
      Q => adc1_sample_rate(31),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_sample_rate_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(3),
      Q => adc1_sample_rate(3),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_sample_rate_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(4),
      Q => adc1_sample_rate(4),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_sample_rate_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(5),
      Q => adc1_sample_rate(5),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_sample_rate_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(6),
      Q => adc1_sample_rate(6),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_sample_rate_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(7),
      Q => adc1_sample_rate(7),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_sample_rate_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(8),
      Q => adc1_sample_rate(8),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_sample_rate_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(193),
      D => s_axi_wdata(9),
      Q => adc1_sample_rate(9),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_sim_level_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(64),
      D => s_axi_wdata(0),
      Q => adc1_sim_level(0),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_sim_level_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(64),
      D => s_axi_wdata(1),
      Q => \adc1_sim_level__0\(1),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_slice0_irq_en_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(131),
      D => s_axi_wdata(14),
      Q => adc1_slice0_irq_en(14),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_slice0_irq_en_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(131),
      D => s_axi_wdata(15),
      Q => adc1_slice0_irq_en(15),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_slice0_irq_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(131),
      D => s_axi_wdata(2),
      Q => adc1_slice0_irq_en(2),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_slice0_irq_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(131),
      D => s_axi_wdata(3),
      Q => adc1_slice0_irq_en(3),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_slice1_irq_en_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(133),
      D => s_axi_wdata(14),
      Q => adc1_slice1_irq_en(14),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_slice1_irq_en_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(133),
      D => s_axi_wdata(15),
      Q => adc1_slice1_irq_en(15),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_slice1_irq_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(133),
      D => s_axi_wdata(2),
      Q => adc1_slice1_irq_en(2),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_slice1_irq_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(133),
      D => s_axi_wdata(3),
      Q => adc1_slice1_irq_en(3),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_slice2_irq_en_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(135),
      D => s_axi_wdata(14),
      Q => adc1_slice2_irq_en(14),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_slice2_irq_en_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(135),
      D => s_axi_wdata(15),
      Q => adc1_slice2_irq_en(15),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_slice2_irq_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(135),
      D => s_axi_wdata(2),
      Q => adc1_slice2_irq_en(2),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_slice2_irq_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(135),
      D => s_axi_wdata(3),
      Q => adc1_slice2_irq_en(3),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_slice3_irq_en_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(137),
      D => s_axi_wdata(14),
      Q => adc1_slice3_irq_en(14),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_slice3_irq_en_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(137),
      D => s_axi_wdata(15),
      Q => adc1_slice3_irq_en(15),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_slice3_irq_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(137),
      D => s_axi_wdata(2),
      Q => adc1_slice3_irq_en(2),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_slice3_irq_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(137),
      D => s_axi_wdata(3),
      Q => adc1_slice3_irq_en(3),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc1_start_stage_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(2),
      D => s_axi_wdata(8),
      Q => adc1_start_stage(0),
      R => adc3_end_stage
    );
\adc1_start_stage_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(2),
      D => s_axi_wdata(9),
      Q => adc1_start_stage(1),
      R => adc3_end_stage
    );
\adc1_start_stage_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(2),
      D => s_axi_wdata(10),
      Q => adc1_start_stage(2),
      R => adc3_end_stage
    );
\adc1_start_stage_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank11_write(2),
      D => s_axi_wdata(11),
      Q => adc1_start_stage(3),
      R => adc3_end_stage
    );
adc20_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(129),
      D => s_axi_wdata(0),
      Q => adc20_irq_en,
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
adc21_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(129),
      D => s_axi_wdata(1),
      Q => adc21_irq_en,
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
adc22_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(129),
      D => s_axi_wdata(2),
      Q => adc22_irq_en,
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
adc23_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(129),
      D => s_axi_wdata(3),
      Q => adc23_irq_en,
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_cmn_en_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(139),
      D => s_axi_wdata(0),
      Q => adc2_cmn_en(0),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_cmn_en_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(139),
      D => s_axi_wdata(10),
      Q => adc2_cmn_en(10),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_cmn_en_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(139),
      D => s_axi_wdata(11),
      Q => adc2_cmn_en(11),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_cmn_en_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(139),
      D => s_axi_wdata(12),
      Q => adc2_cmn_en(12),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_cmn_en_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(139),
      D => s_axi_wdata(13),
      Q => adc2_cmn_en(13),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_cmn_en_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(139),
      D => s_axi_wdata(14),
      Q => adc2_cmn_en(14),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_cmn_en_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(139),
      D => s_axi_wdata(15),
      Q => adc2_cmn_en(15),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_cmn_en_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(139),
      D => s_axi_wdata(1),
      Q => adc2_cmn_en(1),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_cmn_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(139),
      D => s_axi_wdata(2),
      Q => adc2_cmn_en(2),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_cmn_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(139),
      D => s_axi_wdata(3),
      Q => adc2_cmn_en(3),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_cmn_en_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(139),
      D => s_axi_wdata(4),
      Q => adc2_cmn_en(4),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_cmn_en_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(139),
      D => s_axi_wdata(5),
      Q => adc2_cmn_en(5),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_cmn_en_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(139),
      D => s_axi_wdata(6),
      Q => adc2_cmn_en(6),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_cmn_en_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(139),
      D => s_axi_wdata(7),
      Q => adc2_cmn_en(7),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_cmn_en_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(139),
      D => s_axi_wdata(8),
      Q => adc2_cmn_en(8),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_cmn_en_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(139),
      D => s_axi_wdata(9),
      Q => adc2_cmn_en(9),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
adc2_cmn_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(129),
      D => s_axi_wdata(4),
      Q => adc2_cmn_irq_en,
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_end_stage_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(2),
      D => s_axi_wdata(0),
      Q => adc2_end_stage(0),
      S => adc3_end_stage
    );
\adc2_end_stage_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(2),
      D => s_axi_wdata(1),
      Q => adc2_end_stage(1),
      S => adc3_end_stage
    );
\adc2_end_stage_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(2),
      D => s_axi_wdata(2),
      Q => adc2_end_stage(2),
      S => adc3_end_stage
    );
\adc2_end_stage_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(2),
      D => s_axi_wdata(3),
      Q => adc2_end_stage(3),
      S => adc3_end_stage
    );
\adc2_fifo_disable_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_axi_lite_ipif_n_122,
      Q => adc2_fifo_disable(0),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
adc2_irq_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank0_write(65),
      D => s_axi_wdata(6),
      Q => irq_enables(6),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(0),
      Q => adc2_ref_clk_freq(0),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(10),
      Q => adc2_ref_clk_freq(10),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(11),
      Q => adc2_ref_clk_freq(11),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(12),
      Q => adc2_ref_clk_freq(12),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(13),
      Q => adc2_ref_clk_freq(13),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(14),
      Q => adc2_ref_clk_freq(14),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(15),
      Q => adc2_ref_clk_freq(15),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(16),
      Q => adc2_ref_clk_freq(16),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(17),
      Q => adc2_ref_clk_freq(17),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(18),
      Q => adc2_ref_clk_freq(18),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(19),
      Q => adc2_ref_clk_freq(19),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(1),
      Q => adc2_ref_clk_freq(1),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(20),
      Q => adc2_ref_clk_freq(20),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(21),
      Q => adc2_ref_clk_freq(21),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(22),
      Q => adc2_ref_clk_freq(22),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(23),
      Q => adc2_ref_clk_freq(23),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(24),
      Q => adc2_ref_clk_freq(24),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(25),
      Q => adc2_ref_clk_freq(25),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(26),
      Q => adc2_ref_clk_freq(26),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(27),
      Q => adc2_ref_clk_freq(27),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(28),
      Q => adc2_ref_clk_freq(28),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(29),
      Q => adc2_ref_clk_freq(29),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(2),
      Q => adc2_ref_clk_freq(2),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(30),
      Q => adc2_ref_clk_freq(30),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(31),
      Q => adc2_ref_clk_freq(31),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(3),
      Q => adc2_ref_clk_freq(3),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(4),
      Q => adc2_ref_clk_freq(4),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(5),
      Q => adc2_ref_clk_freq(5),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(6),
      Q => adc2_ref_clk_freq(6),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(7),
      Q => adc2_ref_clk_freq(7),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(8),
      Q => adc2_ref_clk_freq(8),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_ref_clk_freq_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(192),
      D => s_axi_wdata(9),
      Q => adc2_ref_clk_freq(9),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
adc2_reset_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc2_reset,
      Q => adc2_reset_reg_n_0,
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
adc2_restart_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc2_restart,
      Q => adc2_restart_reg_n_0,
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_sample_rate_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(0),
      Q => adc2_sample_rate(0),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_sample_rate_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(10),
      Q => adc2_sample_rate(10),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_sample_rate_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(11),
      Q => adc2_sample_rate(11),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_sample_rate_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(12),
      Q => adc2_sample_rate(12),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_sample_rate_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(13),
      Q => adc2_sample_rate(13),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_sample_rate_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(14),
      Q => adc2_sample_rate(14),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_sample_rate_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(15),
      Q => adc2_sample_rate(15),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_sample_rate_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(16),
      Q => adc2_sample_rate(16),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_sample_rate_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(17),
      Q => adc2_sample_rate(17),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_sample_rate_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(18),
      Q => adc2_sample_rate(18),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_sample_rate_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(19),
      Q => adc2_sample_rate(19),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_sample_rate_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(1),
      Q => adc2_sample_rate(1),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_sample_rate_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(20),
      Q => adc2_sample_rate(20),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_sample_rate_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(21),
      Q => adc2_sample_rate(21),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_sample_rate_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(22),
      Q => adc2_sample_rate(22),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_sample_rate_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(23),
      Q => adc2_sample_rate(23),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_sample_rate_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(24),
      Q => adc2_sample_rate(24),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_sample_rate_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(25),
      Q => adc2_sample_rate(25),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_sample_rate_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(26),
      Q => adc2_sample_rate(26),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_sample_rate_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(27),
      Q => adc2_sample_rate(27),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_sample_rate_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(28),
      Q => adc2_sample_rate(28),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_sample_rate_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(29),
      Q => adc2_sample_rate(29),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_sample_rate_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(2),
      Q => adc2_sample_rate(2),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_sample_rate_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(30),
      Q => adc2_sample_rate(30),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_sample_rate_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(31),
      Q => adc2_sample_rate(31),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_sample_rate_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(3),
      Q => adc2_sample_rate(3),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_sample_rate_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(4),
      Q => adc2_sample_rate(4),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_sample_rate_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(5),
      Q => adc2_sample_rate(5),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_sample_rate_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(6),
      Q => adc2_sample_rate(6),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_sample_rate_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(7),
      Q => adc2_sample_rate(7),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_sample_rate_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(8),
      Q => adc2_sample_rate(8),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_sample_rate_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(193),
      D => s_axi_wdata(9),
      Q => adc2_sample_rate(9),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_sim_level_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(64),
      D => s_axi_wdata(0),
      Q => adc2_sim_level(0),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_sim_level_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(64),
      D => s_axi_wdata(1),
      Q => \adc2_sim_level__0\(1),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_slice0_irq_en_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(131),
      D => s_axi_wdata(14),
      Q => adc2_slice0_irq_en(14),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_slice0_irq_en_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(131),
      D => s_axi_wdata(15),
      Q => adc2_slice0_irq_en(15),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_slice0_irq_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(131),
      D => s_axi_wdata(2),
      Q => adc2_slice0_irq_en(2),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_slice0_irq_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(131),
      D => s_axi_wdata(3),
      Q => adc2_slice0_irq_en(3),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_slice1_irq_en_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(133),
      D => s_axi_wdata(14),
      Q => adc2_slice1_irq_en(14),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_slice1_irq_en_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(133),
      D => s_axi_wdata(15),
      Q => adc2_slice1_irq_en(15),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_slice1_irq_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(133),
      D => s_axi_wdata(2),
      Q => adc2_slice1_irq_en(2),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_slice1_irq_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(133),
      D => s_axi_wdata(3),
      Q => adc2_slice1_irq_en(3),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_slice2_irq_en_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(135),
      D => s_axi_wdata(14),
      Q => adc2_slice2_irq_en(14),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_slice2_irq_en_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(135),
      D => s_axi_wdata(15),
      Q => adc2_slice2_irq_en(15),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_slice2_irq_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(135),
      D => s_axi_wdata(2),
      Q => adc2_slice2_irq_en(2),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_slice2_irq_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(135),
      D => s_axi_wdata(3),
      Q => adc2_slice2_irq_en(3),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_slice3_irq_en_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(137),
      D => s_axi_wdata(14),
      Q => adc2_slice3_irq_en(14),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_slice3_irq_en_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(137),
      D => s_axi_wdata(15),
      Q => adc2_slice3_irq_en(15),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_slice3_irq_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(137),
      D => s_axi_wdata(2),
      Q => adc2_slice3_irq_en(2),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_slice3_irq_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(137),
      D => s_axi_wdata(3),
      Q => adc2_slice3_irq_en(3),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc2_start_stage_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(2),
      D => s_axi_wdata(8),
      Q => adc2_start_stage(0),
      R => adc3_end_stage
    );
\adc2_start_stage_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(2),
      D => s_axi_wdata(9),
      Q => adc2_start_stage(1),
      R => adc3_end_stage
    );
\adc2_start_stage_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(2),
      D => s_axi_wdata(10),
      Q => adc2_start_stage(2),
      R => adc3_end_stage
    );
\adc2_start_stage_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank13_write(2),
      D => s_axi_wdata(11),
      Q => adc2_start_stage(3),
      R => adc3_end_stage
    );
adc30_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(129),
      D => s_axi_wdata(0),
      Q => adc30_irq_en,
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
adc31_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(129),
      D => s_axi_wdata(1),
      Q => adc31_irq_en,
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
adc32_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(129),
      D => s_axi_wdata(2),
      Q => adc32_irq_en,
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
adc33_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(129),
      D => s_axi_wdata(3),
      Q => adc33_irq_en,
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_cmn_en_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(139),
      D => s_axi_wdata(0),
      Q => adc3_cmn_en(0),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_cmn_en_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(139),
      D => s_axi_wdata(10),
      Q => adc3_cmn_en(10),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_cmn_en_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(139),
      D => s_axi_wdata(11),
      Q => adc3_cmn_en(11),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_cmn_en_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(139),
      D => s_axi_wdata(12),
      Q => adc3_cmn_en(12),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_cmn_en_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(139),
      D => s_axi_wdata(13),
      Q => adc3_cmn_en(13),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_cmn_en_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(139),
      D => s_axi_wdata(14),
      Q => adc3_cmn_en(14),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_cmn_en_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(139),
      D => s_axi_wdata(15),
      Q => adc3_cmn_en(15),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_cmn_en_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(139),
      D => s_axi_wdata(1),
      Q => adc3_cmn_en(1),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_cmn_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(139),
      D => s_axi_wdata(2),
      Q => adc3_cmn_en(2),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_cmn_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(139),
      D => s_axi_wdata(3),
      Q => adc3_cmn_en(3),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_cmn_en_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(139),
      D => s_axi_wdata(4),
      Q => adc3_cmn_en(4),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_cmn_en_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(139),
      D => s_axi_wdata(5),
      Q => adc3_cmn_en(5),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_cmn_en_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(139),
      D => s_axi_wdata(6),
      Q => adc3_cmn_en(6),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_cmn_en_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(139),
      D => s_axi_wdata(7),
      Q => adc3_cmn_en(7),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_cmn_en_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(139),
      D => s_axi_wdata(8),
      Q => adc3_cmn_en(8),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_cmn_en_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(139),
      D => s_axi_wdata(9),
      Q => adc3_cmn_en(9),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
adc3_cmn_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(129),
      D => s_axi_wdata(4),
      Q => adc3_cmn_irq_en,
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_end_stage[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => master_reset_reg_n_0,
      I1 => s_axi_aresetn,
      O => adc3_end_stage
    );
\adc3_end_stage_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(2),
      D => s_axi_wdata(0),
      Q => \adc3_end_stage_reg_n_0_[0]\,
      S => adc3_end_stage
    );
\adc3_end_stage_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(2),
      D => s_axi_wdata(1),
      Q => \adc3_end_stage_reg_n_0_[1]\,
      S => adc3_end_stage
    );
\adc3_end_stage_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(2),
      D => s_axi_wdata(2),
      Q => \adc3_end_stage_reg_n_0_[2]\,
      S => adc3_end_stage
    );
\adc3_end_stage_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(2),
      D => s_axi_wdata(3),
      Q => \adc3_end_stage_reg_n_0_[3]\,
      S => adc3_end_stage
    );
\adc3_fifo_disable_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_axi_lite_ipif_n_123,
      Q => adc3_fifo_disable(0),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
adc3_irq_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank0_write(65),
      D => s_axi_wdata(7),
      Q => irq_enables(7),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(0),
      Q => adc3_ref_clk_freq(0),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(10),
      Q => adc3_ref_clk_freq(10),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(11),
      Q => adc3_ref_clk_freq(11),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(12),
      Q => adc3_ref_clk_freq(12),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(13),
      Q => adc3_ref_clk_freq(13),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(14),
      Q => adc3_ref_clk_freq(14),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(15),
      Q => adc3_ref_clk_freq(15),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(16),
      Q => adc3_ref_clk_freq(16),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(17),
      Q => adc3_ref_clk_freq(17),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(18),
      Q => adc3_ref_clk_freq(18),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(19),
      Q => adc3_ref_clk_freq(19),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(1),
      Q => adc3_ref_clk_freq(1),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(20),
      Q => adc3_ref_clk_freq(20),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(21),
      Q => adc3_ref_clk_freq(21),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(22),
      Q => adc3_ref_clk_freq(22),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(23),
      Q => adc3_ref_clk_freq(23),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(24),
      Q => adc3_ref_clk_freq(24),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(25),
      Q => adc3_ref_clk_freq(25),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(26),
      Q => adc3_ref_clk_freq(26),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(27),
      Q => adc3_ref_clk_freq(27),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(28),
      Q => adc3_ref_clk_freq(28),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(29),
      Q => adc3_ref_clk_freq(29),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(2),
      Q => adc3_ref_clk_freq(2),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(30),
      Q => adc3_ref_clk_freq(30),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(31),
      Q => adc3_ref_clk_freq(31),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(3),
      Q => adc3_ref_clk_freq(3),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(4),
      Q => adc3_ref_clk_freq(4),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(5),
      Q => adc3_ref_clk_freq(5),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(6),
      Q => adc3_ref_clk_freq(6),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(7),
      Q => adc3_ref_clk_freq(7),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(8),
      Q => adc3_ref_clk_freq(8),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_ref_clk_freq_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(192),
      D => s_axi_wdata(9),
      Q => adc3_ref_clk_freq(9),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
adc3_reset_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc3_reset,
      Q => adc3_reset_reg_n_0,
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
adc3_restart_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => adc3_restart,
      Q => adc3_restart_reg_n_0,
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_sample_rate_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(0),
      Q => adc3_sample_rate(0),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_sample_rate_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(10),
      Q => adc3_sample_rate(10),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_sample_rate_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(11),
      Q => adc3_sample_rate(11),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_sample_rate_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(12),
      Q => adc3_sample_rate(12),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_sample_rate_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(13),
      Q => adc3_sample_rate(13),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_sample_rate_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(14),
      Q => adc3_sample_rate(14),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_sample_rate_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(15),
      Q => adc3_sample_rate(15),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_sample_rate_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(16),
      Q => adc3_sample_rate(16),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_sample_rate_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(17),
      Q => adc3_sample_rate(17),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_sample_rate_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(18),
      Q => adc3_sample_rate(18),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_sample_rate_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(19),
      Q => adc3_sample_rate(19),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_sample_rate_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(1),
      Q => adc3_sample_rate(1),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_sample_rate_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(20),
      Q => adc3_sample_rate(20),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_sample_rate_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(21),
      Q => adc3_sample_rate(21),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_sample_rate_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(22),
      Q => adc3_sample_rate(22),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_sample_rate_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(23),
      Q => adc3_sample_rate(23),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_sample_rate_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(24),
      Q => adc3_sample_rate(24),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_sample_rate_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(25),
      Q => adc3_sample_rate(25),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_sample_rate_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(26),
      Q => adc3_sample_rate(26),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_sample_rate_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(27),
      Q => adc3_sample_rate(27),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_sample_rate_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(28),
      Q => adc3_sample_rate(28),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_sample_rate_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(29),
      Q => adc3_sample_rate(29),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_sample_rate_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(2),
      Q => adc3_sample_rate(2),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_sample_rate_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(30),
      Q => adc3_sample_rate(30),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_sample_rate_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(31),
      Q => adc3_sample_rate(31),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_sample_rate_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(3),
      Q => adc3_sample_rate(3),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_sample_rate_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(4),
      Q => adc3_sample_rate(4),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_sample_rate_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(5),
      Q => adc3_sample_rate(5),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_sample_rate_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(6),
      Q => adc3_sample_rate(6),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_sample_rate_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(7),
      Q => adc3_sample_rate(7),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_sample_rate_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(8),
      Q => adc3_sample_rate(8),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_sample_rate_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(193),
      D => s_axi_wdata(9),
      Q => adc3_sample_rate(9),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_sim_level_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(64),
      D => s_axi_wdata(0),
      Q => adc3_sim_level(0),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_sim_level_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(64),
      D => s_axi_wdata(1),
      Q => \adc3_sim_level__0\(1),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_slice0_irq_en_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(131),
      D => s_axi_wdata(14),
      Q => adc3_slice0_irq_en(14),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_slice0_irq_en_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(131),
      D => s_axi_wdata(15),
      Q => adc3_slice0_irq_en(15),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_slice0_irq_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(131),
      D => s_axi_wdata(2),
      Q => adc3_slice0_irq_en(2),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_slice0_irq_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(131),
      D => s_axi_wdata(3),
      Q => adc3_slice0_irq_en(3),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_slice1_irq_en_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(133),
      D => s_axi_wdata(14),
      Q => adc3_slice1_irq_en(14),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_slice1_irq_en_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(133),
      D => s_axi_wdata(15),
      Q => adc3_slice1_irq_en(15),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_slice1_irq_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(133),
      D => s_axi_wdata(2),
      Q => adc3_slice1_irq_en(2),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_slice1_irq_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(133),
      D => s_axi_wdata(3),
      Q => adc3_slice1_irq_en(3),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_slice2_irq_en_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(135),
      D => s_axi_wdata(14),
      Q => adc3_slice2_irq_en(14),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_slice2_irq_en_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(135),
      D => s_axi_wdata(15),
      Q => adc3_slice2_irq_en(15),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_slice2_irq_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(135),
      D => s_axi_wdata(2),
      Q => adc3_slice2_irq_en(2),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_slice2_irq_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(135),
      D => s_axi_wdata(3),
      Q => adc3_slice2_irq_en(3),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_slice3_irq_en_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(137),
      D => s_axi_wdata(14),
      Q => adc3_slice3_irq_en(14),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_slice3_irq_en_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(137),
      D => s_axi_wdata(15),
      Q => adc3_slice3_irq_en(15),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_slice3_irq_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(137),
      D => s_axi_wdata(2),
      Q => adc3_slice3_irq_en(2),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_slice3_irq_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(137),
      D => s_axi_wdata(3),
      Q => adc3_slice3_irq_en(3),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\adc3_start_stage_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(2),
      D => s_axi_wdata(8),
      Q => adc3_start_stage(0),
      R => adc3_end_stage
    );
\adc3_start_stage_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(2),
      D => s_axi_wdata(9),
      Q => adc3_start_stage(1),
      R => adc3_end_stage
    );
\adc3_start_stage_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(2),
      D => s_axi_wdata(10),
      Q => adc3_start_stage(2),
      R => adc3_end_stage
    );
\adc3_start_stage_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank15_write(2),
      D => s_axi_wdata(11),
      Q => adc3_start_stage(3),
      R => adc3_end_stage
    );
axi_RdAck_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_axi_lite_ipif_n_112,
      Q => axi_RdAck_r,
      R => i_axi_lite_ipif_n_124
    );
axi_RdAck_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_RdAck0,
      Q => axi_RdAck,
      R => i_axi_lite_ipif_n_124
    );
axi_timeout_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank0_write(65),
      D => s_axi_wdata(31),
      Q => irq_enables(31),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
axi_timeout_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_timeout_r20,
      Q => axi_timeout_r2,
      R => i_design_1_usp_rf_data_converter_0_0_irq_req_ack_n_2
    );
axi_timeout_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_timeout,
      Q => axi_timeout_r,
      R => i_design_1_usp_rf_data_converter_0_0_irq_req_ack_n_2
    );
cdc_dac0_clk_valid_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single
     port map (
      dest_clk => s_axi_aclk,
      dest_out => s0_axis_aclk_val_sync,
      src_clk => '0',
      src_in => s0_axis_aresetn
    );
dac00_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(129),
      D => s_axi_wdata(0),
      Q => p_34_in(0),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
dac01_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(129),
      D => s_axi_wdata(1),
      Q => p_34_in(1),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
dac02_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(129),
      D => s_axi_wdata(2),
      Q => p_34_in(2),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
dac03_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(129),
      D => s_axi_wdata(3),
      Q => p_34_in(3),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_cmn_en_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(139),
      D => s_axi_wdata(0),
      Q => dac0_cmn_en(0),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_cmn_en_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(139),
      D => s_axi_wdata(10),
      Q => dac0_cmn_en(10),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_cmn_en_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(139),
      D => s_axi_wdata(11),
      Q => dac0_cmn_en(11),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_cmn_en_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(139),
      D => s_axi_wdata(12),
      Q => dac0_cmn_en(12),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_cmn_en_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(139),
      D => s_axi_wdata(13),
      Q => dac0_cmn_en(13),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_cmn_en_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(139),
      D => s_axi_wdata(14),
      Q => dac0_cmn_en(14),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_cmn_en_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(139),
      D => s_axi_wdata(15),
      Q => dac0_cmn_en(15),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_cmn_en_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(139),
      D => s_axi_wdata(1),
      Q => dac0_cmn_en(1),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_cmn_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(139),
      D => s_axi_wdata(2),
      Q => dac0_cmn_en(2),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_cmn_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(139),
      D => s_axi_wdata(3),
      Q => dac0_cmn_en(3),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_cmn_en_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(139),
      D => s_axi_wdata(4),
      Q => dac0_cmn_en(4),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_cmn_en_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(139),
      D => s_axi_wdata(5),
      Q => dac0_cmn_en(5),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_cmn_en_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(139),
      D => s_axi_wdata(6),
      Q => dac0_cmn_en(6),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_cmn_en_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(139),
      D => s_axi_wdata(7),
      Q => dac0_cmn_en(7),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_cmn_en_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(139),
      D => s_axi_wdata(8),
      Q => dac0_cmn_en(8),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_cmn_en_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(139),
      D => s_axi_wdata(9),
      Q => dac0_cmn_en(9),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
dac0_cmn_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(129),
      D => s_axi_wdata(4),
      Q => p_34_in(4),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_end_stage_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => dac0_end_stage,
      D => s_axi_wdata(0),
      Q => p_44_in(0),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_end_stage_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => dac0_end_stage,
      D => s_axi_wdata(1),
      Q => p_44_in(1),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_end_stage_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => dac0_end_stage,
      D => s_axi_wdata(2),
      Q => p_44_in(2),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_end_stage_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => dac0_end_stage,
      D => s_axi_wdata(3),
      Q => p_44_in(3),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_fifo_disable_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_axi_lite_ipif_n_118,
      Q => dac0_fifo_disable(0),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
dac0_irq_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank0_write(65),
      D => s_axi_wdata(0),
      Q => irq_enables(0),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(0),
      Q => dac0_ref_clk_freq(0),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(10),
      Q => dac0_ref_clk_freq(10),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(11),
      Q => dac0_ref_clk_freq(11),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(12),
      Q => dac0_ref_clk_freq(12),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(13),
      Q => dac0_ref_clk_freq(13),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(14),
      Q => dac0_ref_clk_freq(14),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(15),
      Q => dac0_ref_clk_freq(15),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(16),
      Q => dac0_ref_clk_freq(16),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(17),
      Q => dac0_ref_clk_freq(17),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(18),
      Q => dac0_ref_clk_freq(18),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(19),
      Q => dac0_ref_clk_freq(19),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(1),
      Q => dac0_ref_clk_freq(1),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(20),
      Q => dac0_ref_clk_freq(20),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(21),
      Q => dac0_ref_clk_freq(21),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(22),
      Q => dac0_ref_clk_freq(22),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(23),
      Q => dac0_ref_clk_freq(23),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(24),
      Q => dac0_ref_clk_freq(24),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(25),
      Q => dac0_ref_clk_freq(25),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(26),
      Q => dac0_ref_clk_freq(26),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(27),
      Q => dac0_ref_clk_freq(27),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(28),
      Q => dac0_ref_clk_freq(28),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(29),
      Q => dac0_ref_clk_freq(29),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(2),
      Q => dac0_ref_clk_freq(2),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(30),
      Q => dac0_ref_clk_freq(30),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(31),
      Q => dac0_ref_clk_freq(31),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(3),
      Q => dac0_ref_clk_freq(3),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(4),
      Q => dac0_ref_clk_freq(4),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(5),
      Q => dac0_ref_clk_freq(5),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(6),
      Q => dac0_ref_clk_freq(6),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(7),
      Q => dac0_ref_clk_freq(7),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(8),
      Q => dac0_ref_clk_freq(8),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_ref_clk_freq_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(192),
      D => s_axi_wdata(9),
      Q => dac0_ref_clk_freq(9),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
dac0_reset_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dac0_reset,
      Q => dac0_reset_reg_n_0,
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
dac0_restart_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dac0_restart,
      Q => dac0_restart_reg_n_0,
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_sample_rate_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(0),
      Q => dac0_sample_rate(0),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_sample_rate_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(10),
      Q => dac0_sample_rate(10),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_sample_rate_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(11),
      Q => dac0_sample_rate(11),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_sample_rate_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(12),
      Q => dac0_sample_rate(12),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_sample_rate_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(13),
      Q => dac0_sample_rate(13),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_sample_rate_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(14),
      Q => dac0_sample_rate(14),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_sample_rate_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(15),
      Q => dac0_sample_rate(15),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_sample_rate_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(16),
      Q => dac0_sample_rate(16),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_sample_rate_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(17),
      Q => dac0_sample_rate(17),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_sample_rate_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(18),
      Q => dac0_sample_rate(18),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_sample_rate_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(19),
      Q => dac0_sample_rate(19),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_sample_rate_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(1),
      Q => dac0_sample_rate(1),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_sample_rate_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(20),
      Q => dac0_sample_rate(20),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_sample_rate_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(21),
      Q => dac0_sample_rate(21),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_sample_rate_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(22),
      Q => dac0_sample_rate(22),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_sample_rate_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(23),
      Q => dac0_sample_rate(23),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_sample_rate_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(24),
      Q => dac0_sample_rate(24),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_sample_rate_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(25),
      Q => dac0_sample_rate(25),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_sample_rate_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(26),
      Q => dac0_sample_rate(26),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_sample_rate_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(27),
      Q => dac0_sample_rate(27),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_sample_rate_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(28),
      Q => dac0_sample_rate(28),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_sample_rate_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(29),
      Q => dac0_sample_rate(29),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_sample_rate_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(2),
      Q => dac0_sample_rate(2),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_sample_rate_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(30),
      Q => dac0_sample_rate(30),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_sample_rate_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(31),
      Q => dac0_sample_rate(31),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_sample_rate_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(3),
      Q => dac0_sample_rate(3),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_sample_rate_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(4),
      Q => dac0_sample_rate(4),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_sample_rate_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(5),
      Q => dac0_sample_rate(5),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_sample_rate_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(6),
      Q => dac0_sample_rate(6),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_sample_rate_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(7),
      Q => dac0_sample_rate(7),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_sample_rate_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(8),
      Q => dac0_sample_rate(8),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_sample_rate_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(193),
      D => s_axi_wdata(9),
      Q => dac0_sample_rate(9),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_sim_level_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(64),
      D => s_axi_wdata(0),
      Q => \dac0_sim_level_reg_n_0_[0]\,
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_sim_level_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(64),
      D => s_axi_wdata(1),
      Q => \dac0_sim_level_reg_n_0_[1]\,
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_slice0_irq_en_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(131),
      D => s_axi_wdata(14),
      Q => dac0_slice0_irq_en(14),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_slice0_irq_en_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(131),
      D => s_axi_wdata(15),
      Q => dac0_slice0_irq_en(15),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_slice1_irq_en_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(133),
      D => s_axi_wdata(14),
      Q => p_0_in0_in(0),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_slice1_irq_en_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(133),
      D => s_axi_wdata(15),
      Q => p_0_in0_in(1),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_slice2_irq_en_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(135),
      D => s_axi_wdata(14),
      Q => p_0_in1_in(0),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_slice2_irq_en_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(135),
      D => s_axi_wdata(15),
      Q => p_0_in1_in(1),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_slice3_irq_en_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(137),
      D => s_axi_wdata(14),
      Q => p_0_in2_in(0),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_slice3_irq_en_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(137),
      D => s_axi_wdata(15),
      Q => p_0_in2_in(1),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac0_start_stage_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(2),
      D => s_axi_wdata(8),
      Q => p_44_in(8),
      R => adc3_end_stage
    );
\dac0_start_stage_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(2),
      D => s_axi_wdata(9),
      Q => p_44_in(9),
      R => adc3_end_stage
    );
\dac0_start_stage_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(2),
      D => s_axi_wdata(10),
      Q => p_44_in(10),
      R => adc3_end_stage
    );
\dac0_start_stage_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank1_write(2),
      D => s_axi_wdata(11),
      Q => p_44_in(11),
      R => adc3_end_stage
    );
dac10_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(129),
      D => s_axi_wdata(0),
      Q => dac10_irq_en,
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
dac11_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(129),
      D => s_axi_wdata(1),
      Q => dac11_irq_en,
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
dac12_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(129),
      D => s_axi_wdata(2),
      Q => dac12_irq_en,
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
dac13_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(129),
      D => s_axi_wdata(3),
      Q => dac13_irq_en,
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_cmn_en_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(139),
      D => s_axi_wdata(0),
      Q => dac1_cmn_en(0),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_cmn_en_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(139),
      D => s_axi_wdata(10),
      Q => dac1_cmn_en(10),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_cmn_en_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(139),
      D => s_axi_wdata(11),
      Q => dac1_cmn_en(11),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_cmn_en_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(139),
      D => s_axi_wdata(12),
      Q => dac1_cmn_en(12),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_cmn_en_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(139),
      D => s_axi_wdata(13),
      Q => dac1_cmn_en(13),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_cmn_en_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(139),
      D => s_axi_wdata(14),
      Q => dac1_cmn_en(14),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_cmn_en_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(139),
      D => s_axi_wdata(15),
      Q => dac1_cmn_en(15),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_cmn_en_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(139),
      D => s_axi_wdata(1),
      Q => dac1_cmn_en(1),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_cmn_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(139),
      D => s_axi_wdata(2),
      Q => dac1_cmn_en(2),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_cmn_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(139),
      D => s_axi_wdata(3),
      Q => dac1_cmn_en(3),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_cmn_en_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(139),
      D => s_axi_wdata(4),
      Q => dac1_cmn_en(4),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_cmn_en_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(139),
      D => s_axi_wdata(5),
      Q => dac1_cmn_en(5),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_cmn_en_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(139),
      D => s_axi_wdata(6),
      Q => dac1_cmn_en(6),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_cmn_en_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(139),
      D => s_axi_wdata(7),
      Q => dac1_cmn_en(7),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_cmn_en_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(139),
      D => s_axi_wdata(8),
      Q => dac1_cmn_en(8),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_cmn_en_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(139),
      D => s_axi_wdata(9),
      Q => dac1_cmn_en(9),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
dac1_cmn_irq_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(129),
      D => s_axi_wdata(4),
      Q => dac1_cmn_irq_en,
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_end_stage_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => dac1_end_stage,
      D => s_axi_wdata(0),
      Q => \dac1_end_stage_reg_n_0_[0]\,
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_end_stage_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => dac1_end_stage,
      D => s_axi_wdata(1),
      Q => \dac1_end_stage_reg_n_0_[1]\,
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_end_stage_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => dac1_end_stage,
      D => s_axi_wdata(2),
      Q => \dac1_end_stage_reg_n_0_[2]\,
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_end_stage_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => dac1_end_stage,
      D => s_axi_wdata(3),
      Q => \dac1_end_stage_reg_n_0_[3]\,
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_fifo_disable_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_axi_lite_ipif_n_119,
      Q => dac1_fifo_disable(0),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
dac1_irq_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank0_write(65),
      D => s_axi_wdata(1),
      Q => irq_enables(1),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(0),
      Q => dac1_ref_clk_freq(0),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(10),
      Q => dac1_ref_clk_freq(10),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(11),
      Q => dac1_ref_clk_freq(11),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(12),
      Q => dac1_ref_clk_freq(12),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(13),
      Q => dac1_ref_clk_freq(13),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(14),
      Q => dac1_ref_clk_freq(14),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(15),
      Q => dac1_ref_clk_freq(15),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(16),
      Q => dac1_ref_clk_freq(16),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(17),
      Q => dac1_ref_clk_freq(17),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(18),
      Q => dac1_ref_clk_freq(18),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(19),
      Q => dac1_ref_clk_freq(19),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(1),
      Q => dac1_ref_clk_freq(1),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(20),
      Q => dac1_ref_clk_freq(20),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(21),
      Q => dac1_ref_clk_freq(21),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(22),
      Q => dac1_ref_clk_freq(22),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(23),
      Q => dac1_ref_clk_freq(23),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(24),
      Q => dac1_ref_clk_freq(24),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(25),
      Q => dac1_ref_clk_freq(25),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(26),
      Q => dac1_ref_clk_freq(26),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(27),
      Q => dac1_ref_clk_freq(27),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(28),
      Q => dac1_ref_clk_freq(28),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(29),
      Q => dac1_ref_clk_freq(29),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(2),
      Q => dac1_ref_clk_freq(2),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(30),
      Q => dac1_ref_clk_freq(30),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(31),
      Q => dac1_ref_clk_freq(31),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(3),
      Q => dac1_ref_clk_freq(3),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(4),
      Q => dac1_ref_clk_freq(4),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(5),
      Q => dac1_ref_clk_freq(5),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(6),
      Q => dac1_ref_clk_freq(6),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(7),
      Q => dac1_ref_clk_freq(7),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(8),
      Q => dac1_ref_clk_freq(8),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_ref_clk_freq_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(192),
      D => s_axi_wdata(9),
      Q => dac1_ref_clk_freq(9),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
dac1_reset_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dac1_reset,
      Q => dac1_reset_reg_n_0,
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
dac1_restart_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dac1_restart,
      Q => dac1_restart_reg_n_0,
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_sample_rate_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(0),
      Q => dac1_sample_rate(0),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_sample_rate_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(10),
      Q => dac1_sample_rate(10),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_sample_rate_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(11),
      Q => dac1_sample_rate(11),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_sample_rate_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(12),
      Q => dac1_sample_rate(12),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_sample_rate_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(13),
      Q => dac1_sample_rate(13),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_sample_rate_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(14),
      Q => dac1_sample_rate(14),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_sample_rate_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(15),
      Q => dac1_sample_rate(15),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_sample_rate_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(16),
      Q => dac1_sample_rate(16),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_sample_rate_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(17),
      Q => dac1_sample_rate(17),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_sample_rate_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(18),
      Q => dac1_sample_rate(18),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_sample_rate_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(19),
      Q => dac1_sample_rate(19),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_sample_rate_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(1),
      Q => dac1_sample_rate(1),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_sample_rate_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(20),
      Q => dac1_sample_rate(20),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_sample_rate_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(21),
      Q => dac1_sample_rate(21),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_sample_rate_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(22),
      Q => dac1_sample_rate(22),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_sample_rate_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(23),
      Q => dac1_sample_rate(23),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_sample_rate_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(24),
      Q => dac1_sample_rate(24),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_sample_rate_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(25),
      Q => dac1_sample_rate(25),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_sample_rate_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(26),
      Q => dac1_sample_rate(26),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_sample_rate_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(27),
      Q => dac1_sample_rate(27),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_sample_rate_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(28),
      Q => dac1_sample_rate(28),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_sample_rate_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(29),
      Q => dac1_sample_rate(29),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_sample_rate_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(2),
      Q => dac1_sample_rate(2),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_sample_rate_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(30),
      Q => dac1_sample_rate(30),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_sample_rate_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(31),
      Q => dac1_sample_rate(31),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_sample_rate_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(3),
      Q => dac1_sample_rate(3),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_sample_rate_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(4),
      Q => dac1_sample_rate(4),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_sample_rate_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(5),
      Q => dac1_sample_rate(5),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_sample_rate_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(6),
      Q => dac1_sample_rate(6),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_sample_rate_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(7),
      Q => dac1_sample_rate(7),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_sample_rate_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(8),
      Q => dac1_sample_rate(8),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_sample_rate_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(193),
      D => s_axi_wdata(9),
      Q => dac1_sample_rate(9),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_sim_level_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(64),
      D => s_axi_wdata(0),
      Q => \dac1_sim_level_reg_n_0_[0]\,
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_sim_level_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(64),
      D => s_axi_wdata(1),
      Q => \dac1_sim_level_reg_n_0_[1]\,
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_slice0_irq_en_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(131),
      D => s_axi_wdata(14),
      Q => p_0_in3_in(0),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_slice0_irq_en_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(131),
      D => s_axi_wdata(15),
      Q => p_0_in3_in(1),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_slice1_irq_en_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(133),
      D => s_axi_wdata(14),
      Q => p_0_in4_in(0),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_slice1_irq_en_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(133),
      D => s_axi_wdata(15),
      Q => p_0_in4_in(1),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_slice2_irq_en_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(135),
      D => s_axi_wdata(14),
      Q => p_0_in5_in(0),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_slice2_irq_en_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(135),
      D => s_axi_wdata(15),
      Q => p_0_in5_in(1),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_slice3_irq_en_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(137),
      D => s_axi_wdata(14),
      Q => p_0_in6_in(0),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_slice3_irq_en_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(137),
      D => s_axi_wdata(15),
      Q => p_0_in6_in(1),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\dac1_start_stage_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(2),
      D => s_axi_wdata(8),
      Q => dac1_start_stage(0),
      R => adc3_end_stage
    );
\dac1_start_stage_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(2),
      D => s_axi_wdata(9),
      Q => dac1_start_stage(1),
      R => adc3_end_stage
    );
\dac1_start_stage_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(2),
      D => s_axi_wdata(10),
      Q => dac1_start_stage(2),
      R => adc3_end_stage
    );
\dac1_start_stage_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank3_write(2),
      D => s_axi_wdata(11),
      Q => dac1_start_stage(3),
      R => adc3_end_stage
    );
design_1_usp_rf_data_converter_0_0_rf_wrapper_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_rf_wrapper
     port map (
      D(0) => design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_771,
      \FSM_onehot_state_reg[2]\(1) => i_drp_control_top_n_14,
      \FSM_onehot_state_reg[2]\(0) => dac0_drp_en,
      \FSM_onehot_state_reg[2]_0\(1) => i_drp_control_top_n_17,
      \FSM_onehot_state_reg[2]_0\(0) => dac1_drp_en,
      \FSM_onehot_state_reg[2]_1\(1) => i_drp_control_top_n_25,
      \FSM_onehot_state_reg[2]_1\(0) => adc0_drp_en,
      \FSM_onehot_state_reg[2]_2\(1) => i_drp_control_top_n_31,
      \FSM_onehot_state_reg[2]_2\(0) => adc1_drp_en,
      \FSM_onehot_state_reg[2]_3\(1) => i_drp_control_top_n_35,
      \FSM_onehot_state_reg[2]_3\(0) => adc2_drp_en,
      \FSM_onehot_state_reg[2]_4\(1) => i_drp_control_top_n_39,
      \FSM_onehot_state_reg[2]_4\(0) => adc3_drp_en,
      \FSM_sequential_fsm_cs_reg[0]\ => \^dac1_dgnt_mon\,
      \FSM_sequential_fsm_cs_reg[0]_0\ => \^adc0_dgnt_mon\,
      \FSM_sequential_fsm_cs_reg[0]_1\ => \^adc1_dgnt_mon\,
      \FSM_sequential_fsm_cs_reg[0]_2\ => \^adc2_dgnt_mon\,
      \FSM_sequential_fsm_cs_reg[0]_3\ => \^adc3_dgnt_mon\,
      \FSM_sequential_fsm_cs_reg[1]\ => design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_770,
      \FSM_sequential_fsm_cs_reg[1]_0\ => \^dac0_dreq_mon\,
      \FSM_sequential_fsm_cs_reg[2]\(0) => \por_state_machine_i/drp_arbiter_dac0/fsm_cs\(2),
      \FSM_sequential_fsm_cs_reg[2]_0\(0) => design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_772,
      \FSM_sequential_fsm_cs_reg[2]_1\(0) => design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_776,
      \FSM_sequential_fsm_cs_reg[2]_2\(0) => design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_777,
      \FSM_sequential_fsm_cs_reg[2]_3\(0) => design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_779,
      \FSM_sequential_fsm_cs_reg[2]_4\(0) => design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_781,
      \IP2Bus_Data[3]_i_33\(0) => bank1_read(14),
      \IP2Bus_Data[3]_i_33_0\(1 downto 0) => dac0_reset_cnt(3 downto 2),
      \IP2Bus_Data_reg[4]\ => i_axi_lite_ipif_n_116,
      Q(10 downto 0) => drp_addr(10 downto 0),
      STATUS_COMMON(15 downto 0) => adc0_common_stat(15 downto 0),
      access_type_reg => design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_774,
      access_type_reg_0 => design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_805,
      access_type_reg_1 => design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_806,
      adc00_status(15 downto 0) => \^adc00_status\(15 downto 0),
      adc01_status(15 downto 0) => \^adc01_status\(15 downto 0),
      adc02_status(15 downto 0) => \^adc02_status\(15 downto 0),
      adc03_status(15 downto 0) => \^adc03_status\(15 downto 0),
      adc0_cmn_control(14 downto 0) => adc0_cmn_control(14 downto 0),
      adc0_daddr_mon(10 downto 0) => \^adc0_daddr_mon\(10 downto 0),
      adc0_den_mon => adc0_den_mon,
      adc0_di_mon(15 downto 0) => adc0_di_mon(15 downto 0),
      adc0_do_mon(15 downto 0) => \^adc0_do_mon\(15 downto 0),
      adc0_dreq_mon => \^adc0_dreq_mon\,
      adc0_drp_we => adc0_drp_we,
      adc0_dwe_mon => adc0_dwe_mon,
      adc0_pll_dmon => adc0_pll_dmon,
      adc0_powerup_state => adc0_powerup_state,
      adc0_restart_pending_reg => adc0_restart_reg_n_0,
      adc0_status(1) => \^adc0_status\(0),
      adc0_status(0) => \^adc0_status\(1),
      adc10_status(15 downto 0) => \^adc10_status\(15 downto 0),
      adc11_status(15 downto 0) => \^adc11_status\(15 downto 0),
      adc12_status(15 downto 0) => \^adc12_status\(15 downto 0),
      adc13_status(15 downto 0) => \^adc13_status\(15 downto 0),
      adc1_cmn_control(14 downto 0) => adc1_cmn_control(14 downto 0),
      adc1_daddr_mon(10 downto 0) => \^adc1_daddr_mon\(10 downto 0),
      adc1_den_mon => adc1_den_mon,
      adc1_di_mon(15 downto 0) => adc1_di_mon(15 downto 0),
      adc1_do_mon(15 downto 0) => \^adc1_do_mon\(15 downto 0),
      adc1_dreq_mon => \^adc1_dreq_mon\,
      adc1_drp_we => adc1_drp_we,
      adc1_dwe_mon => adc1_dwe_mon,
      adc1_pll_dmon => adc1_pll_dmon,
      adc1_powerup_state => adc1_powerup_state,
      adc1_restart_pending_reg => adc1_restart_reg_n_0,
      adc1_status(1) => \^adc1_status\(0),
      adc1_status(0) => \^adc1_status\(1),
      adc20_status(15 downto 0) => \^adc20_status\(15 downto 0),
      adc21_status(15 downto 0) => \^adc21_status\(15 downto 0),
      adc22_status(15 downto 0) => \^adc22_status\(15 downto 0),
      adc23_status(15 downto 0) => \^adc23_status\(15 downto 0),
      adc2_cmn_control(14 downto 0) => adc2_cmn_control(14 downto 0),
      adc2_daddr_mon(10 downto 0) => \^adc2_daddr_mon\(10 downto 0),
      adc2_den_mon => adc2_den_mon,
      adc2_di_mon(15 downto 0) => adc2_di_mon(15 downto 0),
      adc2_do_mon(15 downto 0) => \^adc2_do_mon\(15 downto 0),
      adc2_dreq_mon => \^adc2_dreq_mon\,
      adc2_drp_we => adc2_drp_we,
      adc2_dwe_mon => adc2_dwe_mon,
      adc2_pll_dmon => adc2_pll_dmon,
      adc2_powerup_state => adc2_powerup_state,
      adc2_restart_pending_reg => adc2_restart_reg_n_0,
      adc2_status(1) => \^adc2_status\(0),
      adc2_status(0) => \^adc2_status\(1),
      adc30_status(15 downto 0) => \^adc30_status\(15 downto 0),
      adc31_status(15 downto 0) => \^adc31_status\(15 downto 0),
      adc32_status(15 downto 0) => \^adc32_status\(15 downto 0),
      adc33_status(15 downto 0) => \^adc33_status\(15 downto 0),
      adc3_cmn_control(14 downto 0) => adc3_cmn_control(14 downto 0),
      adc3_daddr_mon(10 downto 0) => \^adc3_daddr_mon\(10 downto 0),
      adc3_den_mon => adc3_den_mon,
      adc3_di_mon(15 downto 0) => adc3_di_mon(15 downto 0),
      adc3_do_mon(15 downto 0) => \^adc3_do_mon\(15 downto 0),
      adc3_dreq_mon => \^adc3_dreq_mon\,
      adc3_drp_we => adc3_drp_we,
      adc3_dwe_mon => adc3_dwe_mon,
      adc3_pll_dmon => adc3_pll_dmon,
      adc3_powerup_state => adc3_powerup_state,
      adc3_restart_pending_reg => adc3_restart_reg_n_0,
      adc3_status(1) => \^adc3_status\(0),
      adc3_status(0) => \^adc3_status\(1),
      bank10_write => bank10_write,
      bank12_write => bank12_write,
      bank14_write => bank14_write,
      bank16_write => bank16_write,
      bank1_read(0) => \bank1_read__0\(3),
      bank2_write => bank2_write,
      bank4_write => bank4_write,
      cleared_r_reg => design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_788,
      cleared_r_reg_0 => design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_789,
      clk_dac0_i => clk_dac0_i,
      dac00_status(15 downto 0) => \^dac00_status\(15 downto 0),
      dac01_status(15 downto 0) => \^dac01_status\(15 downto 0),
      dac02_status(15 downto 0) => \^dac02_status\(15 downto 0),
      dac03_status(15 downto 0) => \^dac03_status\(15 downto 0),
      dac0_clk_n => dac0_clk_n,
      dac0_clk_n_0(15 downto 0) => dac0_common_stat(15 downto 0),
      dac0_clk_n_1 => dac0_drdy_mon,
      dac0_clk_p => dac0_clk_p,
      dac0_cmn_control(14 downto 0) => dac0_cmn_control(14 downto 0),
      dac0_daddr_mon(10 downto 0) => \^dac0_daddr_mon\(10 downto 0),
      dac0_den_mon => dac0_den_mon,
      dac0_dgnt_mon => dac0_dgnt_mon,
      dac0_di_mon(15 downto 0) => dac0_di_mon(15 downto 0),
      dac0_do_mon(15 downto 0) => \^dac0_do_mon\(15 downto 0),
      dac0_drp_rdy => dac0_drp_rdy,
      dac0_dwe_mon => dac0_dwe_mon,
      \dac0_end_stage_r_reg[0]\ => dac0_restart_reg_n_0,
      dac0_fifo_disable(0) => dac0_fifo_disable(0),
      dac0_pll_dmon => dac0_pll_dmon,
      dac0_pll_lock => dac0_pll_lock,
      dac0_powerup_state => dac0_powerup_state,
      dac0_powerup_state_irq => dac0_powerup_state_irq,
      dac0_sm_reset_i => dac0_sm_reset_i,
      dac0_status(3 downto 0) => \^dac0_status\(3 downto 0),
      dac10_status(15 downto 0) => \^dac10_status\(15 downto 0),
      dac11_status(15 downto 0) => \^dac11_status\(15 downto 0),
      dac12_status(15 downto 0) => \^dac12_status\(15 downto 0),
      dac13_status(15 downto 0) => \^dac13_status\(15 downto 0),
      dac1_cmn_control(14 downto 0) => dac1_cmn_control(14 downto 0),
      dac1_daddr_mon(10 downto 0) => \^dac1_daddr_mon\(10 downto 0),
      dac1_den_mon => dac1_den_mon,
      dac1_di_mon(15 downto 0) => dac1_di_mon(15 downto 0),
      dac1_do_mon(15 downto 0) => \^dac1_do_mon\(15 downto 0),
      dac1_dreq_mon => \^dac1_dreq_mon\,
      dac1_drp_we => dac1_drp_we,
      dac1_dwe_mon => dac1_dwe_mon,
      dac1_pll_dmon => dac1_pll_dmon,
      dac1_powerup_state => dac1_powerup_state,
      dac1_restart_pending_reg => dac1_restart_reg_n_0,
      dest_out => s0_axis_aclk_val_sync,
      done_reg => \^dac0_done\,
      done_reg_0 => \^dac1_done\,
      done_reg_1 => \^adc0_done\,
      done_reg_2 => \^adc1_done\,
      done_reg_3 => \^adc2_done\,
      done_reg_4 => \^adc3_done\,
      drp_RdAck_r_reg => i_drp_control_top_n_2,
      drp_RdAck_r_reg_0 => i_drp_control_top_n_0,
      drp_RdAck_r_reg_1 => i_drp_control_top_n_1,
      drp_RdAck_r_reg_2 => i_drp_control_top_n_3,
      drp_RdAck_r_reg_3 => i_drp_control_top_n_4,
      drp_RdAck_r_reg_4 => i_drp_control_top_n_5,
      dummy_read_req_reg => i_drp_control_top_n_6,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      p_44_in(7 downto 4) => p_44_in(11 downto 8),
      p_44_in(3 downto 0) => p_44_in(3 downto 0),
      por_sm_reset_reg_0 => master_reset_reg_n_0,
      \por_timer_count_reg[7]\(1) => \adc0_sim_level__0\(1),
      \por_timer_count_reg[7]\(0) => adc0_sim_level(0),
      \por_timer_count_reg[7]_0\(1) => \adc1_sim_level__0\(1),
      \por_timer_count_reg[7]_0\(0) => adc1_sim_level(0),
      \por_timer_count_reg[7]_1\(1) => \adc2_sim_level__0\(1),
      \por_timer_count_reg[7]_1\(0) => adc2_sim_level(0),
      \por_timer_count_reg[7]_2\(1) => \adc3_sim_level__0\(1),
      \por_timer_count_reg[7]_2\(0) => adc3_sim_level(0),
      \por_timer_count_reg[7]_3\(0) => \dac1_sim_level_reg_n_0_[0]\,
      \por_timer_start_val_reg[19]\(15 downto 0) => startup_delay(15 downto 0),
      \por_timer_start_val_reg[2]\(0) => \dac0_sim_level_reg_n_0_[0]\,
      \rdata_reg[15]\(15 downto 0) => drp_di(15 downto 0),
      s00_axis_tdata(255 downto 0) => s00_axis_tdata(255 downto 0),
      s00_axis_tready => s00_axis_tready,
      s0_axis_aclk => s0_axis_aclk,
      s_axi_aclk => s_axi_aclk,
      s_axi_aclk_0(15 downto 0) => adc1_common_stat(15 downto 0),
      s_axi_aclk_1(15 downto 0) => adc2_common_stat(15 downto 0),
      s_axi_aclk_2(15 downto 0) => adc3_common_stat(15 downto 0),
      s_axi_aclk_3(15 downto 0) => dac1_common_stat(15 downto 0),
      s_axi_aclk_4 => dac1_drdy_mon,
      s_axi_aclk_5 => adc0_drdy_mon,
      s_axi_aclk_6 => adc1_drdy_mon,
      s_axi_aclk_7 => adc2_drdy_mon,
      s_axi_aclk_8 => adc3_drdy_mon,
      s_axi_aclk_9 => design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_804,
      sm_reset_pulse0 => sm_reset_pulse0,
      sm_reset_r => sm_reset_r,
      status(1) => \^dac1_status\(0),
      status(0) => \^dac1_status\(1),
      \syncstages_ff_reg[3]\ => design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_783,
      sysref_in_n => sysref_in_n,
      sysref_in_p => sysref_in_p,
      \tc_enable[0]_i_2\(3 downto 0) => adc0_end_stage(3 downto 0),
      \tc_enable_reg0_inferred__0/tc_enable[1]_i_2\(3 downto 0) => adc1_end_stage(3 downto 0),
      \tc_enable_reg0_inferred__1/tc_enable[2]_i_2\(3 downto 0) => adc2_end_stage(3 downto 0),
      \tc_enable_reg0_inferred__2/tc_enable[3]_i_2\(3) => \adc3_end_stage_reg_n_0_[3]\,
      \tc_enable_reg0_inferred__2/tc_enable[3]_i_2\(2) => \adc3_end_stage_reg_n_0_[2]\,
      \tc_enable_reg0_inferred__2/tc_enable[3]_i_2\(1) => \adc3_end_stage_reg_n_0_[1]\,
      \tc_enable_reg0_inferred__2/tc_enable[3]_i_2\(0) => \adc3_end_stage_reg_n_0_[0]\,
      \tc_enable_reg0_inferred__4/tc_enable[5]_i_2\(3) => \dac1_end_stage_reg_n_0_[3]\,
      \tc_enable_reg0_inferred__4/tc_enable[5]_i_2\(2) => \dac1_end_stage_reg_n_0_[2]\,
      \tc_enable_reg0_inferred__4/tc_enable[5]_i_2\(1) => \dac1_end_stage_reg_n_0_[1]\,
      \tc_enable_reg0_inferred__4/tc_enable[5]_i_2\(0) => \dac1_end_stage_reg_n_0_[0]\,
      \tc_enable_reg[0]\(3 downto 0) => adc0_start_stage(3 downto 0),
      \tc_enable_reg[1]\(3 downto 0) => adc1_start_stage(3 downto 0),
      \tc_enable_reg[2]\(3 downto 0) => adc2_start_stage(3 downto 0),
      \tc_enable_reg[3]\(3 downto 0) => adc3_start_stage(3 downto 0),
      \tc_enable_reg[5]\(3 downto 0) => dac1_start_stage(3 downto 0),
      user_drp_drdy => dac1_drp_rdy,
      user_drp_drdy_reg => adc0_drp_rdy,
      user_drp_drdy_reg_0 => adc1_drp_rdy,
      user_drp_drdy_reg_1 => adc2_drp_rdy,
      user_drp_drdy_reg_2 => adc3_drp_rdy,
      vout00_n => vout00_n,
      vout00_p => vout00_p
    );
drp_RdAck_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_806,
      Q => drp_RdAck_r,
      R => '0'
    );
\drp_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Bus2IP_Addr(2),
      Q => drp_addr(0),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\drp_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i_axi_lite_ipif_n_6,
      Q => drp_addr(10),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\drp_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Bus2IP_Addr(3),
      Q => drp_addr(1),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\drp_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Bus2IP_Addr(4),
      Q => drp_addr(2),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\drp_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Bus2IP_Addr(5),
      Q => drp_addr(3),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\drp_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Bus2IP_Addr(6),
      Q => drp_addr(4),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\drp_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Bus2IP_Addr(7),
      Q => drp_addr(5),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\drp_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Bus2IP_Addr(8),
      Q => drp_addr(6),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\drp_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Bus2IP_Addr(9),
      Q => drp_addr(7),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\drp_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Bus2IP_Addr(10),
      Q => drp_addr(8),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\drp_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Bus2IP_Addr(11),
      Q => drp_addr(9),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\drp_di_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(0),
      Q => drp_di(0),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\drp_di_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(10),
      Q => drp_di(10),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\drp_di_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(11),
      Q => drp_di(11),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\drp_di_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(12),
      Q => drp_di(12),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\drp_di_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(13),
      Q => drp_di(13),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\drp_di_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(14),
      Q => drp_di(14),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\drp_di_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(15),
      Q => drp_di(15),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\drp_di_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(1),
      Q => drp_di(1),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\drp_di_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(2),
      Q => drp_di(2),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\drp_di_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(3),
      Q => drp_di(3),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\drp_di_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(4),
      Q => drp_di(4),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\drp_di_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(5),
      Q => drp_di(5),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\drp_di_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(6),
      Q => drp_di(6),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\drp_di_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(7),
      Q => drp_di(7),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\drp_di_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(8),
      Q => drp_di(8),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\drp_di_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_wdata(9),
      Q => drp_di(9),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
got_timeout_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => axi_timeout_r2,
      I1 => irq_enables(31),
      I2 => got_timeout_reg_n_0,
      O => got_timeout_i_1_n_0
    );
got_timeout_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => got_timeout_i_1_n_0,
      Q => got_timeout_reg_n_0,
      R => i_design_1_usp_rf_data_converter_0_0_irq_req_ack_n_2
    );
i_axi_lite_ipif: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_axi_lite_ipif
     port map (
      D(1) => i_axi_lite_ipif_n_17,
      D(0) => i_axi_lite_ipif_n_18,
      E(0) => dac1_end_stage,
      \FSM_onehot_state_reg[0]\(1) => i_axi_lite_ipif_n_21,
      \FSM_onehot_state_reg[0]\(0) => i_axi_lite_ipif_n_22,
      \FSM_onehot_state_reg[0]_0\(1) => i_axi_lite_ipif_n_26,
      \FSM_onehot_state_reg[0]_0\(0) => i_axi_lite_ipif_n_27,
      \FSM_onehot_state_reg[0]_1\(1) => i_axi_lite_ipif_n_30,
      \FSM_onehot_state_reg[0]_1\(0) => i_axi_lite_ipif_n_31,
      \FSM_onehot_state_reg[0]_2\(1) => i_axi_lite_ipif_n_34,
      \FSM_onehot_state_reg[0]_2\(0) => i_axi_lite_ipif_n_35,
      \FSM_onehot_state_reg[0]_3\(1) => i_axi_lite_ipif_n_38,
      \FSM_onehot_state_reg[0]_3\(0) => i_axi_lite_ipif_n_39,
      \FSM_onehot_state_reg[0]_4\ => i_axi_lite_ipif_n_45,
      \FSM_onehot_state_reg[0]_5\ => i_axi_lite_ipif_n_46,
      \FSM_onehot_state_reg[0]_6\ => i_axi_lite_ipif_n_47,
      \FSM_onehot_state_reg[0]_7\ => i_axi_lite_ipif_n_48,
      \FSM_onehot_state_reg[0]_8\ => i_axi_lite_ipif_n_49,
      \FSM_onehot_state_reg[0]_9\ => i_axi_lite_ipif_n_50,
      \FSM_onehot_state_reg[1]\ => design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_770,
      \FSM_onehot_state_reg[1]_0\(1) => dac1_drp_en,
      \FSM_onehot_state_reg[1]_0\(0) => i_drp_control_top_n_19,
      \FSM_onehot_state_reg[1]_1\ => \^dac1_dgnt_mon\,
      \FSM_onehot_state_reg[1]_2\ => \^adc0_dgnt_mon\,
      \FSM_onehot_state_reg[1]_3\ => \^adc1_dgnt_mon\,
      \FSM_onehot_state_reg[1]_4\(1) => adc2_drp_en,
      \FSM_onehot_state_reg[1]_4\(0) => i_drp_control_top_n_37,
      \FSM_onehot_state_reg[1]_5\ => \^adc2_dgnt_mon\,
      \FSM_onehot_state_reg[1]_6\(1) => adc3_drp_en,
      \FSM_onehot_state_reg[1]_6\(0) => i_drp_control_top_n_41,
      \FSM_onehot_state_reg[1]_7\ => \^adc3_dgnt_mon\,
      \FSM_onehot_state_reg[4]\ => i_drp_control_top_n_11,
      \FSM_onehot_state_reg[4]_0\ => i_drp_control_top_n_20,
      \FSM_onehot_state_reg[4]_1\ => i_drp_control_top_n_28,
      \FSM_onehot_state_reg[4]_2\ => i_drp_control_top_n_34,
      \FSM_onehot_state_reg[4]_3\ => i_drp_control_top_n_38,
      \FSM_onehot_state_reg[4]_4\ => i_drp_control_top_n_42,
      \FSM_sequential_access_cs[2]_i_7\ => adc0_drp_rdy,
      \FSM_sequential_access_cs[2]_i_7_0\ => adc1_drp_rdy,
      \FSM_sequential_fsm_cs_reg[1]\(3) => i_drp_control_top_n_12,
      \FSM_sequential_fsm_cs_reg[1]\(2) => i_drp_control_top_n_13,
      \FSM_sequential_fsm_cs_reg[1]\(1) => dac0_drp_en,
      \FSM_sequential_fsm_cs_reg[1]\(0) => i_drp_control_top_n_16,
      \FSM_sequential_fsm_cs_reg[1]_0\(3) => i_drp_control_top_n_23,
      \FSM_sequential_fsm_cs_reg[1]_0\(2) => i_drp_control_top_n_24,
      \FSM_sequential_fsm_cs_reg[1]_0\(1) => adc0_drp_en,
      \FSM_sequential_fsm_cs_reg[1]_0\(0) => i_drp_control_top_n_27,
      \FSM_sequential_fsm_cs_reg[1]_1\(3) => i_drp_control_top_n_29,
      \FSM_sequential_fsm_cs_reg[1]_1\(2) => i_drp_control_top_n_30,
      \FSM_sequential_fsm_cs_reg[1]_1\(1) => adc1_drp_en,
      \FSM_sequential_fsm_cs_reg[1]_1\(0) => i_drp_control_top_n_33,
      \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]\(4) => bank15_read(136),
      \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]\(3) => bank15_read(134),
      \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]\(2) => bank15_read(132),
      \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]\(1) => bank15_read(130),
      \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]\(0) => bank15_read(128),
      \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0\(0) => bank0_read(64),
      \IP2Bus_Data[0]_i_14\ => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_37,
      \IP2Bus_Data[0]_i_15\ => \^adc2_done\,
      \IP2Bus_Data[0]_i_15_0\ => adc2_reset_reg_n_0,
      \IP2Bus_Data[0]_i_16\ => adc3_reset_reg_n_0,
      \IP2Bus_Data[0]_i_16_0\ => \^adc3_done\,
      \IP2Bus_Data[0]_i_18\ => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_7,
      \IP2Bus_Data[0]_i_2\ => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_59,
      \IP2Bus_Data[0]_i_20\ => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_91,
      \IP2Bus_Data[0]_i_24\ => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_77,
      \IP2Bus_Data[0]_i_27\ => i_register_decode_n_7,
      \IP2Bus_Data[0]_i_27_0\(1 downto 0) => dac0_slice0_irq_en(15 downto 14),
      \IP2Bus_Data[0]_i_2_0\ => adc0_reset_reg_n_0,
      \IP2Bus_Data[0]_i_52\ => adc1_reset_reg_n_0,
      \IP2Bus_Data[0]_i_52_0\ => \^adc1_done\,
      \IP2Bus_Data[0]_i_59\ => i_register_decode_n_21,
      \IP2Bus_Data[0]_i_60\ => dac1_reset_reg_n_0,
      \IP2Bus_Data[0]_i_7\ => dac0_reset_reg_n_0,
      \IP2Bus_Data[0]_i_9\ => \^adc0_done\,
      \IP2Bus_Data[11]_i_2\(3 downto 0) => dac1_start_stage(3 downto 0),
      \IP2Bus_Data[11]_i_3\(3 downto 0) => adc0_start_stage(3 downto 0),
      \IP2Bus_Data[13]_i_50\ => i_register_decode_n_34,
      \IP2Bus_Data[14]_i_21\ => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_12,
      \IP2Bus_Data[14]_i_34\ => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_48,
      \IP2Bus_Data[14]_i_8\ => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_33,
      \IP2Bus_Data[15]_i_10\(1 downto 0) => p_0_in3_in(1 downto 0),
      \IP2Bus_Data[15]_i_10_0\(1 downto 0) => p_0_in6_in(1 downto 0),
      \IP2Bus_Data[15]_i_11\ => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_34,
      \IP2Bus_Data[15]_i_11_0\(1 downto 0) => p_0_in1_in(1 downto 0),
      \IP2Bus_Data[15]_i_13\(3 downto 2) => adc0_slice1_irq_en(15 downto 14),
      \IP2Bus_Data[15]_i_13\(1 downto 0) => adc0_slice1_irq_en(3 downto 2),
      \IP2Bus_Data[15]_i_16\(15 downto 0) => adc0_cmn_en(15 downto 0),
      \IP2Bus_Data[15]_i_16_0\(3 downto 2) => adc0_slice2_irq_en(15 downto 14),
      \IP2Bus_Data[15]_i_16_0\(1 downto 0) => adc0_slice2_irq_en(3 downto 2),
      \IP2Bus_Data[15]_i_16_1\ => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_76,
      \IP2Bus_Data[15]_i_19\(3 downto 2) => adc2_slice0_irq_en(15 downto 14),
      \IP2Bus_Data[15]_i_19\(1 downto 0) => adc2_slice0_irq_en(3 downto 2),
      \IP2Bus_Data[15]_i_19_0\(3 downto 2) => adc2_slice3_irq_en(15 downto 14),
      \IP2Bus_Data[15]_i_19_0\(1 downto 0) => adc2_slice3_irq_en(3 downto 2),
      \IP2Bus_Data[15]_i_2\(15 downto 0) => startup_delay(15 downto 0),
      \IP2Bus_Data[15]_i_24\(15 downto 0) => adc1_common_stat(15 downto 0),
      \IP2Bus_Data[15]_i_24_0\(15 downto 0) => adc1_cmn_en(15 downto 0),
      \IP2Bus_Data[15]_i_24_1\(3 downto 2) => adc1_slice2_irq_en(15 downto 14),
      \IP2Bus_Data[15]_i_24_1\(1 downto 0) => adc1_slice2_irq_en(3 downto 2),
      \IP2Bus_Data[15]_i_24_2\(3 downto 2) => adc1_slice3_irq_en(15 downto 14),
      \IP2Bus_Data[15]_i_24_2\(1 downto 0) => adc1_slice3_irq_en(3 downto 2),
      \IP2Bus_Data[15]_i_24_3\ => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_107,
      \IP2Bus_Data[15]_i_26\(3 downto 2) => adc3_slice0_irq_en(15 downto 14),
      \IP2Bus_Data[15]_i_26\(1 downto 0) => adc3_slice0_irq_en(3 downto 2),
      \IP2Bus_Data[15]_i_26_0\(3 downto 2) => adc3_slice1_irq_en(15 downto 14),
      \IP2Bus_Data[15]_i_26_0\(1 downto 0) => adc3_slice1_irq_en(3 downto 2),
      \IP2Bus_Data[15]_i_27\(15 downto 0) => adc3_common_stat(15 downto 0),
      \IP2Bus_Data[15]_i_27_0\(15 downto 0) => adc3_cmn_en(15 downto 0),
      \IP2Bus_Data[15]_i_27_1\(3 downto 2) => adc3_slice2_irq_en(15 downto 14),
      \IP2Bus_Data[15]_i_27_1\(1 downto 0) => adc3_slice2_irq_en(3 downto 2),
      \IP2Bus_Data[15]_i_27_2\(3 downto 2) => adc3_slice3_irq_en(15 downto 14),
      \IP2Bus_Data[15]_i_27_2\(1 downto 0) => adc3_slice3_irq_en(3 downto 2),
      \IP2Bus_Data[15]_i_27_3\ => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_11,
      \IP2Bus_Data[15]_i_3\(3 downto 2) => adc0_slice0_irq_en(15 downto 14),
      \IP2Bus_Data[15]_i_3\(1 downto 0) => adc0_slice0_irq_en(3 downto 2),
      \IP2Bus_Data[15]_i_33\(15 downto 0) => dac1_common_stat(15 downto 0),
      \IP2Bus_Data[15]_i_33_0\(15 downto 0) => dac1_cmn_en(15 downto 0),
      \IP2Bus_Data[15]_i_34\(1 downto 0) => p_0_in5_in(1 downto 0),
      \IP2Bus_Data[15]_i_34_0\ => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_84,
      \IP2Bus_Data[15]_i_35\(1 downto 0) => p_0_in4_in(1 downto 0),
      \IP2Bus_Data[15]_i_37\(1 downto 0) => p_0_in0_in(1 downto 0),
      \IP2Bus_Data[15]_i_3_0\(3 downto 2) => adc0_slice3_irq_en(15 downto 14),
      \IP2Bus_Data[15]_i_3_0\(1 downto 0) => adc0_slice3_irq_en(3 downto 2),
      \IP2Bus_Data[15]_i_40\(15 downto 0) => dac0_common_stat(15 downto 0),
      \IP2Bus_Data[15]_i_40_0\(15 downto 0) => dac0_cmn_en(15 downto 0),
      \IP2Bus_Data[15]_i_40_1\(1 downto 0) => p_0_in2_in(1 downto 0),
      \IP2Bus_Data[15]_i_48\(3 downto 2) => adc2_slice1_irq_en(15 downto 14),
      \IP2Bus_Data[15]_i_48\(1 downto 0) => adc2_slice1_irq_en(3 downto 2),
      \IP2Bus_Data[15]_i_5\(3 downto 2) => adc1_slice0_irq_en(15 downto 14),
      \IP2Bus_Data[15]_i_5\(1 downto 0) => adc1_slice0_irq_en(3 downto 2),
      \IP2Bus_Data[15]_i_52\(15 downto 0) => adc2_common_stat(15 downto 0),
      \IP2Bus_Data[15]_i_52_0\(15 downto 0) => adc2_cmn_en(15 downto 0),
      \IP2Bus_Data[15]_i_52_1\(3 downto 2) => adc2_slice2_irq_en(15 downto 14),
      \IP2Bus_Data[15]_i_52_1\(1 downto 0) => adc2_slice2_irq_en(3 downto 2),
      \IP2Bus_Data[15]_i_52_2\ => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_47,
      \IP2Bus_Data[15]_i_5_0\(3 downto 2) => adc1_slice1_irq_en(15 downto 14),
      \IP2Bus_Data[15]_i_5_0\(1 downto 0) => adc1_slice1_irq_en(3 downto 2),
      \IP2Bus_Data[1]_i_10\ => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_80,
      \IP2Bus_Data[1]_i_10_0\(1) => \dac1_sim_level_reg_n_0_[1]\,
      \IP2Bus_Data[1]_i_10_0\(0) => \dac1_sim_level_reg_n_0_[0]\,
      \IP2Bus_Data[1]_i_16\(1) => \adc2_sim_level__0\(1),
      \IP2Bus_Data[1]_i_16\(0) => adc2_sim_level(0),
      \IP2Bus_Data[1]_i_16_0\ => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_40,
      \IP2Bus_Data[1]_i_18\ => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_96,
      \IP2Bus_Data[1]_i_18_0\(1) => \adc1_sim_level__0\(1),
      \IP2Bus_Data[1]_i_18_0\(0) => adc1_sim_level(0),
      \IP2Bus_Data[1]_i_19\(1) => \adc3_sim_level__0\(1),
      \IP2Bus_Data[1]_i_19\(0) => adc3_sim_level(0),
      \IP2Bus_Data[1]_i_4\(1) => \adc0_sim_level__0\(1),
      \IP2Bus_Data[1]_i_4\(0) => adc0_sim_level(0),
      \IP2Bus_Data[1]_i_4_0\ => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_60,
      \IP2Bus_Data[1]_i_6\ => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_18,
      \IP2Bus_Data[1]_i_9\(1) => \dac0_sim_level_reg_n_0_[1]\,
      \IP2Bus_Data[1]_i_9\(0) => \dac0_sim_level_reg_n_0_[0]\,
      \IP2Bus_Data[1]_i_9_0\ => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_109,
      \IP2Bus_Data[25]_i_13\ => i_register_decode_n_4,
      \IP2Bus_Data[25]_i_7\ => i_register_decode_n_18,
      \IP2Bus_Data[25]_i_9\ => i_register_decode_n_15,
      \IP2Bus_Data[2]_i_10\ => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_27,
      \IP2Bus_Data[2]_i_10_0\ => design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_788,
      \IP2Bus_Data[2]_i_11\ => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_13,
      \IP2Bus_Data[2]_i_12\ => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_57,
      \IP2Bus_Data[2]_i_15\ => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_3,
      \IP2Bus_Data[2]_i_17\ => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_9,
      \IP2Bus_Data[2]_i_20\ => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_89,
      \IP2Bus_Data[2]_i_29\ => i_register_decode_n_38,
      \IP2Bus_Data[2]_i_3\ => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_11,
      \IP2Bus_Data[2]_i_33\ => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_17,
      \IP2Bus_Data[2]_i_36\ => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_38,
      \IP2Bus_Data[2]_i_37\ => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_7,
      \IP2Bus_Data[2]_i_41\ => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_15,
      \IP2Bus_Data[2]_i_8\ => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_78,
      \IP2Bus_Data[30]_i_14\ => i_register_decode_n_17,
      \IP2Bus_Data[30]_i_14_0\ => i_register_decode_n_35,
      \IP2Bus_Data[30]_i_14_1\ => i_register_decode_n_36,
      \IP2Bus_Data[30]_i_14_2\ => i_register_decode_n_16,
      \IP2Bus_Data[30]_i_14_3\ => i_register_decode_n_28,
      \IP2Bus_Data[31]_i_14\ => got_timeout_reg_n_0,
      \IP2Bus_Data[31]_i_3\(31 downto 0) => dac1_ref_clk_freq(31 downto 0),
      \IP2Bus_Data[31]_i_3_0\(31 downto 0) => dac1_sample_rate(31 downto 0),
      \IP2Bus_Data[31]_i_3_1\(31 downto 0) => dac0_ref_clk_freq(31 downto 0),
      \IP2Bus_Data[31]_i_3_2\(31 downto 0) => dac0_sample_rate(31 downto 0),
      \IP2Bus_Data[31]_i_5\(31 downto 0) => adc1_ref_clk_freq(31 downto 0),
      \IP2Bus_Data[31]_i_5_0\(31 downto 0) => adc1_sample_rate(31 downto 0),
      \IP2Bus_Data[31]_i_7\(31 downto 0) => adc3_ref_clk_freq(31 downto 0),
      \IP2Bus_Data[31]_i_7_0\(31 downto 0) => adc3_sample_rate(31 downto 0),
      \IP2Bus_Data[31]_i_7_1\(31 downto 0) => adc2_sample_rate(31 downto 0),
      \IP2Bus_Data[31]_i_7_2\(31 downto 0) => adc2_ref_clk_freq(31 downto 0),
      \IP2Bus_Data[31]_i_8\(31 downto 0) => adc0_ref_clk_freq(31 downto 0),
      \IP2Bus_Data[31]_i_8_0\(31 downto 0) => adc0_sample_rate(31 downto 0),
      \IP2Bus_Data[3]_i_11\ => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_28,
      \IP2Bus_Data[3]_i_11_0\ => design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_789,
      \IP2Bus_Data[3]_i_13\ => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_58,
      \IP2Bus_Data[3]_i_17\ => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_10,
      \IP2Bus_Data[3]_i_19\ => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_46,
      \IP2Bus_Data[3]_i_2\(3) => \dac1_end_stage_reg_n_0_[3]\,
      \IP2Bus_Data[3]_i_2\(2) => \dac1_end_stage_reg_n_0_[2]\,
      \IP2Bus_Data[3]_i_2\(1) => \dac1_end_stage_reg_n_0_[1]\,
      \IP2Bus_Data[3]_i_2\(0) => \dac1_end_stage_reg_n_0_[0]\,
      \IP2Bus_Data[3]_i_20\ => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_39,
      \IP2Bus_Data[3]_i_22\ => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_108,
      \IP2Bus_Data[3]_i_35\ => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_75,
      \IP2Bus_Data[3]_i_4\(3) => \adc3_end_stage_reg_n_0_[3]\,
      \IP2Bus_Data[3]_i_4\(2) => \adc3_end_stage_reg_n_0_[2]\,
      \IP2Bus_Data[3]_i_4\(1) => \adc3_end_stage_reg_n_0_[1]\,
      \IP2Bus_Data[3]_i_4\(0) => \adc3_end_stage_reg_n_0_[0]\,
      \IP2Bus_Data[3]_i_4_0\ => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_8,
      \IP2Bus_Data[3]_i_5\ => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_56,
      \IP2Bus_Data[3]_i_6\ => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_90,
      \IP2Bus_Data[3]_i_6_0\(3 downto 0) => adc1_end_stage(3 downto 0),
      \IP2Bus_Data[3]_i_9\ => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_79,
      \IP2Bus_Data[4]_i_8\ => i_register_decode_n_12,
      \IP2Bus_Data[5]_i_2\ => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_2,
      \IP2Bus_Data[6]_i_2\ => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_3,
      \IP2Bus_Data[7]_i_2\(5 downto 2) => dac0_reset_cnt(7 downto 4),
      \IP2Bus_Data[7]_i_2\(1 downto 0) => dac0_reset_cnt(1 downto 0),
      \IP2Bus_Data[7]_i_2_0\ => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_5,
      \IP2Bus_Data[7]_i_8\ => i_register_decode_n_24,
      \IP2Bus_Data[8]_i_10\ => i_register_decode_n_27,
      \IP2Bus_Data_reg[0]\ => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_6,
      \IP2Bus_Data_reg[11]\(3 downto 0) => adc3_start_stage(3 downto 0),
      \IP2Bus_Data_reg[11]_0\(3 downto 0) => adc2_start_stage(3 downto 0),
      \IP2Bus_Data_reg[11]_1\(3 downto 0) => adc1_start_stage(3 downto 0),
      \IP2Bus_Data_reg[1]\ => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_1,
      \IP2Bus_Data_reg[3]\(3 downto 0) => adc2_end_stage(3 downto 0),
      \IP2Bus_Data_reg[3]_0\(3 downto 0) => adc0_end_stage(3 downto 0),
      \IP2Bus_Data_reg[4]\ => design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_804,
      \IP2Bus_Data_reg[4]_0\ => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_4,
      Q(10) => i_axi_lite_ipif_n_6,
      Q(9 downto 0) => Bus2IP_Addr(11 downto 2),
      SR(0) => i_axi_lite_ipif_n_125,
      STATUS_COMMON(15 downto 0) => adc0_common_stat(15 downto 0),
      access_type_reg => i_drp_control_top_n_10,
      access_type_reg_0 => i_drp_control_top_n_7,
      access_type_reg_1 => i_drp_control_top_n_9,
      access_type_reg_2 => i_drp_control_top_n_8,
      access_type_reg_3(1) => drp_addr(6),
      access_type_reg_3(0) => drp_addr(0),
      access_type_reg_4 => i_drp_control_top_n_0,
      access_type_reg_5 => i_drp_control_top_n_1,
      access_type_reg_6 => i_drp_control_top_n_2,
      access_type_reg_7 => i_drp_control_top_n_3,
      access_type_reg_8 => i_drp_control_top_n_4,
      access_type_reg_9 => i_drp_control_top_n_5,
      adc00_irq_en => adc00_irq_en,
      adc00_irq_sync(2 downto 0) => adc00_stat_sync(3 downto 1),
      adc01_irq_en => adc01_irq_en,
      adc01_irq_sync(2 downto 0) => adc01_stat_sync(3 downto 1),
      adc01_overvol_irq => adc01_overvol_irq,
      adc02_irq_en => adc02_irq_en,
      adc02_irq_sync(2 downto 0) => adc02_stat_sync(3 downto 1),
      adc02_overvol_irq => adc02_overvol_irq,
      adc03_irq_en => adc03_irq_en,
      adc03_irq_sync(0) => adc03_stat_sync(2),
      adc0_cmn_irq_en => adc0_cmn_irq_en,
      adc0_do_mon(15 downto 0) => \^adc0_do_mon\(15 downto 0),
      adc0_dreq_mon => \^adc0_dreq_mon\,
      adc0_fifo_disable(0) => adc0_fifo_disable(0),
      adc0_reset => adc0_reset,
      adc0_restart => adc0_restart,
      adc0_status(1) => \^adc0_status\(0),
      adc0_status(0) => \^adc0_status\(1),
      adc10_irq_en => adc10_irq_en,
      adc10_irq_sync(2 downto 0) => adc10_stat_sync(3 downto 1),
      adc10_overvol_irq => adc10_overvol_irq,
      adc11_irq_en => adc11_irq_en,
      adc11_irq_sync(2 downto 0) => adc11_stat_sync(3 downto 1),
      adc11_overvol_irq => adc11_overvol_irq,
      adc12_irq_en => adc12_irq_en,
      adc12_irq_sync(2 downto 0) => adc12_stat_sync(3 downto 1),
      adc12_overvol_irq => adc12_overvol_irq,
      adc13_irq_en => adc13_irq_en,
      adc13_irq_sync(0) => adc13_stat_sync(2),
      adc1_cmn_irq_en => adc1_cmn_irq_en,
      adc1_do_mon(15 downto 0) => \^adc1_do_mon\(15 downto 0),
      adc1_dreq_mon => \^adc1_dreq_mon\,
      adc1_fifo_disable(0) => adc1_fifo_disable(0),
      adc1_reset => adc1_reset,
      adc1_restart => adc1_restart,
      adc1_status(1) => \^adc1_status\(0),
      adc1_status(0) => \^adc1_status\(1),
      adc20_irq_en => adc20_irq_en,
      adc20_irq_sync(1 downto 0) => adc20_stat_sync(3 downto 2),
      adc21_irq_en => adc21_irq_en,
      adc21_irq_sync(2 downto 0) => adc21_stat_sync(3 downto 1),
      adc21_overvol_irq => adc21_overvol_irq,
      adc22_irq_en => adc22_irq_en,
      adc22_irq_sync(2 downto 0) => adc22_stat_sync(3 downto 1),
      adc22_overvol_irq => adc22_overvol_irq,
      adc23_irq_en => adc23_irq_en,
      adc2_cmn_irq_en => adc2_cmn_irq_en,
      adc2_do_mon(15 downto 0) => \^adc2_do_mon\(15 downto 0),
      adc2_drp_we => adc2_drp_we,
      adc2_fifo_disable(0) => adc2_fifo_disable(0),
      adc2_reset => adc2_reset,
      adc2_restart => adc2_restart,
      adc2_status(1) => \^adc2_status\(0),
      adc2_status(0) => \^adc2_status\(1),
      adc30_irq_en => adc30_irq_en,
      adc30_irq_sync(2 downto 0) => adc30_stat_sync(3 downto 1),
      adc31_irq_en => adc31_irq_en,
      adc31_irq_sync(2 downto 0) => adc31_stat_sync(3 downto 1),
      adc31_overvol_irq => adc31_overvol_irq,
      adc32_irq_en => adc32_irq_en,
      adc32_irq_sync(2 downto 0) => adc32_stat_sync(3 downto 1),
      adc32_overvol_irq => adc32_overvol_irq,
      adc33_irq_en => adc33_irq_en,
      adc33_overvol_irq => adc33_overvol_irq,
      \adc3_cmn_en_reg[0]\ => i_register_decode_n_26,
      adc3_cmn_irq_en => adc3_cmn_irq_en,
      adc3_cmn_irq_en_reg => i_register_decode_n_2,
      adc3_do_mon(15 downto 0) => \^adc3_do_mon\(15 downto 0),
      adc3_fifo_disable(0) => adc3_fifo_disable(0),
      \adc3_ref_clk_freq_reg[0]\ => i_register_decode_n_10,
      adc3_reset => adc3_reset,
      adc3_reset_reg => i_register_decode_n_3,
      adc3_restart => adc3_restart,
      adc3_restart_reg => i_register_decode_n_0,
      \adc3_sample_rate_reg[0]\ => i_register_decode_n_14,
      \adc3_sim_level_reg[0]\ => i_register_decode_n_6,
      \adc3_slice0_irq_en_reg[2]\ => i_register_decode_n_25,
      \adc3_slice1_irq_en_reg[2]\ => i_register_decode_n_13,
      \adc3_slice2_irq_en_reg[2]\ => i_register_decode_n_31,
      \adc3_slice3_irq_en_reg[2]\ => i_register_decode_n_23,
      \adc3_start_stage_reg[0]\ => i_register_decode_n_20,
      adc3_status(1) => \^adc3_status\(0),
      adc3_status(0) => \^adc3_status\(1),
      axi_RdAck => axi_RdAck,
      axi_RdAck_r_reg => i_register_decode_n_29,
      axi_RdAck_r_reg_0 => i_register_decode_n_8,
      axi_RdAck_r_reg_1 => i_register_decode_n_19,
      axi_RdAck_r_reg_2 => i_register_decode_n_30,
      axi_read_req_r_reg => i_register_decode_n_1,
      axi_read_req_r_reg_0 => i_register_decode_n_5,
      axi_read_req_r_reg_1 => i_register_decode_n_22,
      axi_read_req_r_reg_2 => i_register_decode_n_33,
      axi_read_req_r_reg_3 => i_register_decode_n_9,
      axi_read_req_r_reg_4 => i_register_decode_n_39,
      axi_read_req_r_reg_5 => i_register_decode_n_40,
      axi_read_req_r_reg_6 => i_register_decode_n_37,
      axi_timeout => axi_timeout,
      axi_timeout_en_reg => i_register_decode_n_11,
      axi_timeout_r => axi_timeout_r,
      axi_timeout_r20 => axi_timeout_r20,
      bank0_write(1) => bank0_write(65),
      bank0_write(0) => bank0_write(2),
      bank10_read => bank10_read,
      bank10_write => bank10_write,
      bank11_write(9 downto 8) => bank11_write(193 downto 192),
      bank11_write(7) => bank11_write(139),
      bank11_write(6) => bank11_write(137),
      bank11_write(5) => bank11_write(135),
      bank11_write(4) => bank11_write(133),
      bank11_write(3) => bank11_write(131),
      bank11_write(2) => bank11_write(129),
      bank11_write(1) => bank11_write(64),
      bank11_write(0) => bank11_write(2),
      bank12_read => bank12_read,
      bank12_write => bank12_write,
      bank13_write(9 downto 8) => bank13_write(193 downto 192),
      bank13_write(7) => bank13_write(139),
      bank13_write(6) => bank13_write(137),
      bank13_write(5) => bank13_write(135),
      bank13_write(4) => bank13_write(133),
      bank13_write(3) => bank13_write(131),
      bank13_write(2) => bank13_write(129),
      bank13_write(1) => bank13_write(64),
      bank13_write(0) => bank13_write(2),
      bank14_read => bank14_read,
      bank14_write => bank14_write,
      bank15_write(9 downto 8) => bank15_write(193 downto 192),
      bank15_write(7) => bank15_write(139),
      bank15_write(6) => bank15_write(137),
      bank15_write(5) => bank15_write(135),
      bank15_write(4) => bank15_write(133),
      bank15_write(3) => bank15_write(131),
      bank15_write(2) => bank15_write(129),
      bank15_write(1) => bank15_write(64),
      bank15_write(0) => bank15_write(2),
      bank16_read => bank16_read,
      bank16_write => bank16_write,
      bank1_write(9 downto 8) => bank1_write(193 downto 192),
      bank1_write(7) => bank1_write(139),
      bank1_write(6) => bank1_write(137),
      bank1_write(5) => bank1_write(135),
      bank1_write(4) => bank1_write(133),
      bank1_write(3) => bank1_write(131),
      bank1_write(2) => bank1_write(129),
      bank1_write(1) => bank1_write(64),
      bank1_write(0) => bank1_write(2),
      bank2_read => bank2_read,
      bank2_write => bank2_write,
      bank3_write(9 downto 8) => bank3_write(193 downto 192),
      bank3_write(7) => bank3_write(139),
      bank3_write(6) => bank3_write(137),
      bank3_write(5) => bank3_write(135),
      bank3_write(4) => bank3_write(133),
      bank3_write(3) => bank3_write(131),
      bank3_write(2) => bank3_write(129),
      bank3_write(1) => bank3_write(64),
      bank3_write(0) => bank3_write(2),
      bank4_read => bank4_read,
      bank4_write => bank4_write,
      bank9_write(9 downto 8) => bank9_write(193 downto 192),
      bank9_write(7) => bank9_write(139),
      bank9_write(6) => bank9_write(137),
      bank9_write(5) => bank9_write(135),
      bank9_write(4) => bank9_write(133),
      bank9_write(3) => bank9_write(131),
      bank9_write(2) => bank9_write(129),
      bank9_write(1) => bank9_write(64),
      bank9_write(0) => bank9_write(2),
      \bus2ip_addr_reg_reg[11]\ => i_axi_lite_ipif_n_86,
      \bus2ip_addr_reg_reg[13]\(31) => i_axi_lite_ipif_n_51,
      \bus2ip_addr_reg_reg[13]\(30) => i_axi_lite_ipif_n_52,
      \bus2ip_addr_reg_reg[13]\(29) => i_axi_lite_ipif_n_53,
      \bus2ip_addr_reg_reg[13]\(28) => i_axi_lite_ipif_n_54,
      \bus2ip_addr_reg_reg[13]\(27) => i_axi_lite_ipif_n_55,
      \bus2ip_addr_reg_reg[13]\(26) => i_axi_lite_ipif_n_56,
      \bus2ip_addr_reg_reg[13]\(25) => i_axi_lite_ipif_n_57,
      \bus2ip_addr_reg_reg[13]\(24) => i_axi_lite_ipif_n_58,
      \bus2ip_addr_reg_reg[13]\(23) => i_axi_lite_ipif_n_59,
      \bus2ip_addr_reg_reg[13]\(22) => i_axi_lite_ipif_n_60,
      \bus2ip_addr_reg_reg[13]\(21) => i_axi_lite_ipif_n_61,
      \bus2ip_addr_reg_reg[13]\(20) => i_axi_lite_ipif_n_62,
      \bus2ip_addr_reg_reg[13]\(19) => i_axi_lite_ipif_n_63,
      \bus2ip_addr_reg_reg[13]\(18) => i_axi_lite_ipif_n_64,
      \bus2ip_addr_reg_reg[13]\(17) => i_axi_lite_ipif_n_65,
      \bus2ip_addr_reg_reg[13]\(16) => i_axi_lite_ipif_n_66,
      \bus2ip_addr_reg_reg[13]\(15) => i_axi_lite_ipif_n_67,
      \bus2ip_addr_reg_reg[13]\(14) => i_axi_lite_ipif_n_68,
      \bus2ip_addr_reg_reg[13]\(13) => i_axi_lite_ipif_n_69,
      \bus2ip_addr_reg_reg[13]\(12) => i_axi_lite_ipif_n_70,
      \bus2ip_addr_reg_reg[13]\(11) => i_axi_lite_ipif_n_71,
      \bus2ip_addr_reg_reg[13]\(10) => i_axi_lite_ipif_n_72,
      \bus2ip_addr_reg_reg[13]\(9) => i_axi_lite_ipif_n_73,
      \bus2ip_addr_reg_reg[13]\(8) => i_axi_lite_ipif_n_74,
      \bus2ip_addr_reg_reg[13]\(7) => i_axi_lite_ipif_n_75,
      \bus2ip_addr_reg_reg[13]\(6) => i_axi_lite_ipif_n_76,
      \bus2ip_addr_reg_reg[13]\(5) => i_axi_lite_ipif_n_77,
      \bus2ip_addr_reg_reg[13]\(4) => i_axi_lite_ipif_n_78,
      \bus2ip_addr_reg_reg[13]\(3) => i_axi_lite_ipif_n_79,
      \bus2ip_addr_reg_reg[13]\(2) => i_axi_lite_ipif_n_80,
      \bus2ip_addr_reg_reg[13]\(1) => i_axi_lite_ipif_n_81,
      \bus2ip_addr_reg_reg[13]\(0) => i_axi_lite_ipif_n_82,
      \bus2ip_addr_reg_reg[13]_0\ => i_axi_lite_ipif_n_124,
      \bus2ip_addr_reg_reg[14]\ => i_axi_lite_ipif_n_83,
      \bus2ip_addr_reg_reg[14]_0\(4) => bank11_read(136),
      \bus2ip_addr_reg_reg[14]_0\(3) => bank11_read(134),
      \bus2ip_addr_reg_reg[14]_0\(2) => bank11_read(132),
      \bus2ip_addr_reg_reg[14]_0\(1) => bank11_read(130),
      \bus2ip_addr_reg_reg[14]_0\(0) => bank11_read(128),
      \bus2ip_addr_reg_reg[14]_1\ => i_axi_lite_ipif_n_99,
      \bus2ip_addr_reg_reg[14]_2\(4) => bank13_read(136),
      \bus2ip_addr_reg_reg[14]_2\(3) => bank13_read(134),
      \bus2ip_addr_reg_reg[14]_2\(2) => bank13_read(132),
      \bus2ip_addr_reg_reg[14]_2\(1) => bank13_read(130),
      \bus2ip_addr_reg_reg[14]_2\(0) => bank13_read(128),
      \bus2ip_addr_reg_reg[15]\ => i_axi_lite_ipif_n_92,
      \bus2ip_addr_reg_reg[15]_0\ => i_axi_lite_ipif_n_98,
      \bus2ip_addr_reg_reg[16]\(0) => \bank1_read__0\(3),
      \bus2ip_addr_reg_reg[16]_0\(4) => bank9_read(136),
      \bus2ip_addr_reg_reg[16]_0\(3) => bank9_read(134),
      \bus2ip_addr_reg_reg[16]_0\(2) => bank9_read(132),
      \bus2ip_addr_reg_reg[16]_0\(1) => bank9_read(130),
      \bus2ip_addr_reg_reg[16]_0\(0) => bank9_read(128),
      \bus2ip_addr_reg_reg[16]_1\(0) => IP2Bus_Data0,
      \bus2ip_addr_reg_reg[16]_2\ => i_axi_lite_ipif_n_116,
      \bus2ip_addr_reg_reg[2]\(1) => bank1_read(128),
      \bus2ip_addr_reg_reg[2]\(0) => bank1_read(14),
      \bus2ip_addr_reg_reg[2]_0\ => i_axi_lite_ipif_n_112,
      \bus2ip_addr_reg_reg[9]\(0) => bank3_read(128),
      dac00_irq_sync(1 downto 0) => dac00_stat_sync(1 downto 0),
      dac01_irq_sync(1 downto 0) => dac01_stat_sync(1 downto 0),
      dac02_irq_sync(1 downto 0) => dac02_stat_sync(1 downto 0),
      dac0_do_mon(15 downto 0) => \^dac0_do_mon\(15 downto 0),
      dac0_done => \^dac0_done\,
      dac0_dreq_mon => \^dac0_dreq_mon\,
      dac0_drp_rdy => dac0_drp_rdy,
      dac0_fifo_disable(0) => dac0_fifo_disable(0),
      \dac0_fifo_disable_reg[0]\ => i_register_decode_n_32,
      dac0_powerup_state_irq => dac0_powerup_state_irq,
      dac0_reset => dac0_reset,
      dac0_restart => dac0_restart,
      dac0_status(1 downto 0) => \^dac0_status\(1 downto 0),
      dac10_irq_en => dac10_irq_en,
      dac10_irq_sync(1 downto 0) => dac10_stat_sync(1 downto 0),
      dac11_irq_en => dac11_irq_en,
      dac11_irq_sync(1 downto 0) => dac11_stat_sync(1 downto 0),
      dac12_irq_en => dac12_irq_en,
      dac12_irq_sync(1 downto 0) => dac12_stat_sync(1 downto 0),
      dac13_irq_en => dac13_irq_en,
      dac13_irq_sync(0) => dac13_stat_sync(0),
      dac1_cmn_irq_en => dac1_cmn_irq_en,
      dac1_do_mon(14 downto 4) => \^dac1_do_mon\(15 downto 5),
      dac1_do_mon(3 downto 0) => \^dac1_do_mon\(3 downto 0),
      dac1_done => \^dac1_done\,
      \dac1_end_stage_reg[0]\ => master_reset_reg_n_0,
      dac1_fifo_disable(0) => dac1_fifo_disable(0),
      dac1_reset => dac1_reset,
      dac1_restart => dac1_restart,
      drp_RdAck_r => drp_RdAck_r,
      irq_enables(6) => irq_enables(31),
      irq_enables(5 downto 2) => irq_enables(7 downto 4),
      irq_enables(1 downto 0) => irq_enables(1 downto 0),
      master_reset => master_reset,
      master_reset_reg(0) => dac0_end_stage,
      p_34_in(4 downto 0) => p_34_in(4 downto 0),
      p_44_in(7 downto 4) => p_44_in(11 downto 8),
      p_44_in(3 downto 0) => p_44_in(3 downto 0),
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(15 downto 0) => s_axi_araddr(17 downto 2),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(15 downto 0) => s_axi_awaddr(17 downto 2),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      \s_axi_rdata_reg_reg[31]\(31 downto 0) => IP2Bus_Data(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => s_axi_rvalid,
      s_axi_rvalid_reg_reg => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0,
      s_axi_wdata(0) => s_axi_wdata(0),
      \s_axi_wdata[0]_0\ => i_axi_lite_ipif_n_119,
      \s_axi_wdata[0]_1\ => i_axi_lite_ipif_n_120,
      \s_axi_wdata[0]_2\ => i_axi_lite_ipif_n_121,
      \s_axi_wdata[0]_3\ => i_axi_lite_ipif_n_122,
      \s_axi_wdata[0]_4\ => i_axi_lite_ipif_n_123,
      s_axi_wdata_0_sp_1 => i_axi_lite_ipif_n_118,
      s_axi_wready => s_axi_wready,
      s_axi_wready_reg_i_2 => adc2_drp_rdy,
      s_axi_wready_reg_i_2_0 => adc3_drp_rdy,
      s_axi_wready_reg_i_2_1 => design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_774,
      s_axi_wready_reg_i_2_2 => design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_805,
      s_axi_wvalid => s_axi_wvalid,
      status(1) => \^dac1_status\(0),
      status(0) => \^dac1_status\(1),
      user_drp_drdy => dac1_drp_rdy
    );
i_dac0_reset_count: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_reset_count
     port map (
      Q(7 downto 0) => dac0_reset_cnt(7 downto 0),
      axi_RdAck0 => axi_RdAck0,
      axi_RdAck_reg => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_1,
      axi_RdAck_reg_0 => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_2,
      axi_read_req_r_reg_0(0) => bank1_read(14),
      axi_read_req_tog_reg_0 => i_axi_lite_ipif_n_83,
      axi_read_req_tog_reg_1 => i_register_decode_n_29,
      dac0_sm_reset_i => dac0_sm_reset_i,
      read_ack_tog => read_ack_tog,
      read_ack_tog_r => read_ack_tog_r,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      sm_reset_pulse0 => sm_reset_pulse0,
      sm_reset_r => sm_reset_r,
      sm_reset_r_reg_0 => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl
     port map (
      clk_dac0 => clk_dac0,
      clk_dac0_i => clk_dac0_i,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3
    );
i_design_1_usp_rf_data_converter_0_0_irq_req_ack: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_req_ack
     port map (
      axi_read_req_r_reg_0(0) => bank0_read(64),
      read_ack_tog => read_ack_tog,
      read_ack_tog_r => read_ack_tog_r,
      read_ack_tog_reg_0 => i_design_1_usp_rf_data_converter_0_0_irq_req_ack_n_2,
      read_ack_tog_reg_1 => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
i_design_1_usp_rf_data_converter_0_0_irq_sync: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_irq_sync
     port map (
      \IP2Bus_Data[0]_i_50\(3 downto 2) => adc3_slice0_irq_en(15 downto 14),
      \IP2Bus_Data[0]_i_50\(1 downto 0) => adc3_slice0_irq_en(3 downto 2),
      \IP2Bus_Data[0]_i_58\(1 downto 0) => p_0_in3_in(1 downto 0),
      \IP2Bus_Data[15]_i_39\(1 downto 0) => p_0_in2_in(1 downto 0),
      \IP2Bus_Data[15]_i_44\(3 downto 2) => adc0_slice3_irq_en(15 downto 14),
      \IP2Bus_Data[15]_i_44\(1 downto 0) => adc0_slice3_irq_en(3 downto 2),
      \IP2Bus_Data[15]_i_58\(3 downto 2) => adc1_slice3_irq_en(15 downto 14),
      \IP2Bus_Data[15]_i_58\(1 downto 0) => adc1_slice3_irq_en(3 downto 2),
      \IP2Bus_Data[15]_i_76\(1 downto 0) => p_0_in6_in(1 downto 0),
      \IP2Bus_Data[15]_i_93\(3 downto 2) => adc2_slice3_irq_en(15 downto 14),
      \IP2Bus_Data[15]_i_93\(1 downto 0) => adc2_slice3_irq_en(3 downto 2),
      \IP2Bus_Data[1]_i_14\(3 downto 2) => adc0_slice1_irq_en(15 downto 14),
      \IP2Bus_Data[1]_i_14\(1 downto 0) => adc0_slice1_irq_en(3 downto 2),
      \IP2Bus_Data[1]_i_19\(3 downto 2) => adc3_slice1_irq_en(15 downto 14),
      \IP2Bus_Data[1]_i_19\(1 downto 0) => adc3_slice1_irq_en(3 downto 2),
      \IP2Bus_Data[1]_i_24\ => i_register_decode_n_7,
      \IP2Bus_Data[1]_i_24_0\ => i_axi_lite_ipif_n_83,
      \IP2Bus_Data[1]_i_27\(1 downto 0) => p_0_in4_in(1 downto 0),
      \IP2Bus_Data[1]_i_34\(3 downto 2) => adc2_slice1_irq_en(15 downto 14),
      \IP2Bus_Data[1]_i_34\(1 downto 0) => adc2_slice1_irq_en(3 downto 2),
      \IP2Bus_Data[1]_i_37\(3 downto 2) => adc1_slice1_irq_en(15 downto 14),
      \IP2Bus_Data[1]_i_37\(1 downto 0) => adc1_slice1_irq_en(3 downto 2),
      \IP2Bus_Data[2]_i_23\(1 downto 0) => p_0_in5_in(1 downto 0),
      \IP2Bus_Data[2]_i_25\(1 downto 0) => p_0_in1_in(1 downto 0),
      \IP2Bus_Data[2]_i_31\(3 downto 2) => adc0_slice2_irq_en(15 downto 14),
      \IP2Bus_Data[2]_i_31\(1 downto 0) => adc0_slice2_irq_en(3 downto 2),
      \IP2Bus_Data[2]_i_39\(3 downto 2) => adc1_slice2_irq_en(15 downto 14),
      \IP2Bus_Data[2]_i_39\(1 downto 0) => adc1_slice2_irq_en(3 downto 2),
      \IP2Bus_Data[2]_i_52\(1 downto 0) => adc3_slice2_irq_en(15 downto 14),
      \IP2Bus_Data[2]_i_52_0\ => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_5,
      \IP2Bus_Data[2]_i_56\(3 downto 2) => adc2_slice2_irq_en(15 downto 14),
      \IP2Bus_Data[2]_i_56\(1 downto 0) => adc2_slice2_irq_en(3 downto 2),
      Q(3 downto 2) => adc3_slice3_irq_en(15 downto 14),
      Q(1 downto 0) => adc3_slice3_irq_en(3 downto 2),
      adc00_irq_en => adc00_irq_en,
      adc00_irq_sync(3 downto 0) => adc00_stat_sync(3 downto 0),
      adc00_overvol_irq => adc00_overvol_irq,
      adc00_status(3 downto 2) => \^adc00_status\(15 downto 14),
      adc00_status(1 downto 0) => \^adc00_status\(3 downto 2),
      adc01_irq_en => adc01_irq_en,
      adc01_irq_sync(3 downto 0) => adc01_stat_sync(3 downto 0),
      adc01_overvol_irq => adc01_overvol_irq,
      adc01_status(3 downto 2) => \^adc01_status\(15 downto 14),
      adc01_status(1 downto 0) => \^adc01_status\(3 downto 2),
      adc02_irq_en => adc02_irq_en,
      adc02_irq_en_reg => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_4,
      adc02_irq_sync(3 downto 0) => adc02_stat_sync(3 downto 0),
      adc02_overvol_irq => adc02_overvol_irq,
      adc02_status(3 downto 2) => \^adc02_status\(15 downto 14),
      adc02_status(1 downto 0) => \^adc02_status\(3 downto 2),
      adc03_irq_en => adc03_irq_en,
      adc03_irq_sync(1) => adc03_stat_sync(2),
      adc03_irq_sync(0) => adc03_stat_sync(0),
      adc03_overvol_irq => adc03_overvol_irq,
      adc03_status(3 downto 2) => \^adc03_status\(15 downto 14),
      adc03_status(1 downto 0) => \^adc03_status\(3 downto 2),
      \adc0_slice1_irq_en_reg[15]\ => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_60,
      \adc0_slice2_irq_en_reg[15]\ => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_57,
      \adc0_slice3_irq_en_reg[15]\ => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_76,
      \adc0_slice3_irq_en_reg[3]\ => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_75,
      adc10_irq_en => adc10_irq_en,
      adc10_irq_sync(3 downto 0) => adc10_stat_sync(3 downto 0),
      adc10_overvol_irq => adc10_overvol_irq,
      adc10_status(3 downto 2) => \^adc10_status\(15 downto 14),
      adc10_status(1 downto 0) => \^adc10_status\(3 downto 2),
      adc11_irq_en => adc11_irq_en,
      adc11_irq_sync(3 downto 0) => adc11_stat_sync(3 downto 0),
      adc11_overvol_irq => adc11_overvol_irq,
      adc11_status(3 downto 2) => \^adc11_status\(15 downto 14),
      adc11_status(1 downto 0) => \^adc11_status\(3 downto 2),
      adc12_irq_en => adc12_irq_en,
      adc12_irq_sync(3 downto 0) => adc12_stat_sync(3 downto 0),
      adc12_overvol_irq => adc12_overvol_irq,
      adc12_status(3 downto 2) => \^adc12_status\(15 downto 14),
      adc12_status(1 downto 0) => \^adc12_status\(3 downto 2),
      adc13_irq_en => adc13_irq_en,
      adc13_irq_en_reg => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_90,
      adc13_irq_sync(1) => adc13_stat_sync(2),
      adc13_irq_sync(0) => adc13_stat_sync(0),
      adc13_overvol_irq => adc13_overvol_irq,
      adc13_status(3 downto 2) => \^adc13_status\(15 downto 14),
      adc13_status(1 downto 0) => \^adc13_status\(3 downto 2),
      adc1_irq_en_reg => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_2,
      \adc1_slice0_irq_en_reg[3]\ => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_91,
      \adc1_slice1_irq_en_reg[15]\ => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_96,
      \adc1_slice3_irq_en_reg[15]\ => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_107,
      \adc1_slice3_irq_en_reg[3]\ => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_108,
      adc20_irq_en => adc20_irq_en,
      adc20_irq_sync(2 downto 1) => adc20_stat_sync(3 downto 2),
      adc20_irq_sync(0) => adc20_stat_sync(0),
      adc20_overvol_irq => adc20_overvol_irq,
      adc20_status(3 downto 2) => \^adc20_status\(15 downto 14),
      adc20_status(1 downto 0) => \^adc20_status\(3 downto 2),
      adc21_irq_en => adc21_irq_en,
      adc21_irq_sync(3 downto 0) => adc21_stat_sync(3 downto 0),
      adc21_overvol_irq => adc21_overvol_irq,
      adc21_status(3 downto 2) => \^adc21_status\(15 downto 14),
      adc21_status(1 downto 0) => \^adc21_status\(3 downto 2),
      adc22_irq_en => adc22_irq_en,
      adc22_irq_sync(3 downto 0) => adc22_stat_sync(3 downto 0),
      adc22_overvol_irq => adc22_overvol_irq,
      adc22_status(3 downto 2) => \^adc22_status\(15 downto 14),
      adc22_status(1 downto 0) => \^adc22_status\(3 downto 2),
      adc23_irq_en => adc23_irq_en,
      adc23_irq_sync(0) => adc23_stat_sync(0),
      adc23_overvol_irq => adc23_overvol_irq,
      adc23_status(3 downto 2) => \^adc23_status\(15 downto 14),
      adc23_status(1 downto 0) => \^adc23_status\(3 downto 2),
      adc2_irq_en_reg => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_3,
      \adc2_slice0_irq_en_reg[3]\ => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_37,
      \adc2_slice0_irq_en_reg[3]_0\ => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_56,
      \adc2_slice1_irq_en_reg[15]\ => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_40,
      \adc2_slice2_irq_en_reg[15]\ => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_38,
      \adc2_slice3_irq_en_reg[14]\ => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_48,
      \adc2_slice3_irq_en_reg[15]\ => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_39,
      \adc2_slice3_irq_en_reg[15]_0\ => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_47,
      \adc2_slice3_irq_en_reg[3]\ => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_46,
      adc30_irq_en => adc30_irq_en,
      adc30_irq_sync(3 downto 0) => adc30_stat_sync(3 downto 0),
      adc30_overvol_irq => adc30_overvol_irq,
      adc30_status(3 downto 2) => \^adc30_status\(15 downto 14),
      adc30_status(1 downto 0) => \^adc30_status\(3 downto 2),
      adc31_irq_en => adc31_irq_en,
      adc31_irq_sync(3 downto 0) => adc31_stat_sync(3 downto 0),
      adc31_overvol_irq => adc31_overvol_irq,
      adc31_status(3 downto 2) => \^adc31_status\(15 downto 14),
      adc31_status(1 downto 0) => \^adc31_status\(3 downto 2),
      adc32_irq_en => adc32_irq_en,
      adc32_irq_sync(3 downto 0) => adc32_stat_sync(3 downto 0),
      adc32_status(3 downto 2) => \^adc32_status\(15 downto 14),
      adc32_status(1 downto 0) => \^adc32_status\(3 downto 2),
      adc33_irq_en => adc33_irq_en,
      adc33_irq_sync(0) => adc33_stat_sync(0),
      adc33_overvol_irq => adc33_overvol_irq,
      adc33_status(3 downto 2) => \^adc33_status\(15 downto 14),
      adc33_status(1 downto 0) => \^adc33_status\(3 downto 2),
      adc3_irq_en_reg => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_5,
      \adc3_slice0_irq_en_reg[15]\ => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_7,
      \adc3_slice1_irq_en_reg[15]\ => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_18,
      \adc3_slice2_irq_en_reg[15]\ => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_17,
      \adc3_slice3_irq_en_reg[14]\ => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_12,
      \adc3_slice3_irq_en_reg[15]\ => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_11,
      \adc3_slice3_irq_en_reg[3]\ => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_10,
      dac00_irq_sync(1 downto 0) => dac00_stat_sync(1 downto 0),
      dac00_status(1 downto 0) => \^dac00_status\(15 downto 14),
      dac01_irq_sync(1 downto 0) => dac01_stat_sync(1 downto 0),
      dac01_status(1 downto 0) => \^dac01_status\(15 downto 14),
      dac02_irq_en_reg => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_6,
      dac02_irq_sync(1 downto 0) => dac02_stat_sync(1 downto 0),
      dac02_status(1 downto 0) => \^dac02_status\(15 downto 14),
      dac03_status(1 downto 0) => \^dac03_status\(15 downto 14),
      dac0_powerup_state_irq => dac0_powerup_state_irq,
      \dac0_slice1_irq_en_reg[14]\ => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_109,
      \dac0_slice3_irq_en_reg[14]\ => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_33,
      \dac0_slice3_irq_en_reg[15]\ => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_34,
      dac10_irq_en => dac10_irq_en,
      dac10_irq_sync(1 downto 0) => dac10_stat_sync(1 downto 0),
      dac10_status(1 downto 0) => \^dac10_status\(15 downto 14),
      dac11_irq_en => dac11_irq_en,
      dac11_irq_sync(1 downto 0) => dac11_stat_sync(1 downto 0),
      dac11_status(1 downto 0) => \^dac11_status\(15 downto 14),
      dac12_irq_en => dac12_irq_en,
      dac12_irq_sync(1 downto 0) => dac12_stat_sync(1 downto 0),
      dac12_status(1 downto 0) => \^dac12_status\(15 downto 14),
      dac13_irq_en => dac13_irq_en,
      dac13_irq_sync(0) => dac13_stat_sync(0),
      dac13_status(1 downto 0) => \^dac13_status\(15 downto 14),
      dac1_irq_en_reg => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_1,
      \dac1_slice3_irq_en_reg[15]\ => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_84,
      irq => irq,
      irq_0 => got_timeout_reg_n_0,
      irq_INST_0_i_10_0(3 downto 2) => adc1_slice0_irq_en(15 downto 14),
      irq_INST_0_i_10_0(1 downto 0) => adc1_slice0_irq_en(3 downto 2),
      irq_INST_0_i_22_0(3 downto 2) => adc2_slice0_irq_en(15 downto 14),
      irq_INST_0_i_22_0(1 downto 0) => adc2_slice0_irq_en(3 downto 2),
      irq_INST_0_i_26_0(3 downto 2) => adc0_slice0_irq_en(15 downto 14),
      irq_INST_0_i_26_0(1 downto 0) => adc0_slice0_irq_en(3 downto 2),
      irq_INST_0_i_32_0(1 downto 0) => dac0_slice0_irq_en(15 downto 14),
      irq_INST_0_i_32_1(1 downto 0) => p_0_in0_in(1 downto 0),
      irq_enables(6) => irq_enables(31),
      irq_enables(5 downto 2) => irq_enables(7 downto 4),
      irq_enables(1 downto 0) => irq_enables(1 downto 0),
      p_34_in(4 downto 0) => p_34_in(4 downto 0),
      s_axi_aclk => s_axi_aclk,
      \syncstages_ff_reg[4]\ => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_8,
      \syncstages_ff_reg[4]_0\ => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_27,
      \syncstages_ff_reg[4]_1\ => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_28,
      \syncstages_ff_reg[4]_2\ => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_58,
      \syncstages_ff_reg[4]_3\ => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_59,
      \syncstages_ff_reg[4]_4\ => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_77,
      \syncstages_ff_reg[4]_5\ => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_78,
      \syncstages_ff_reg[4]_6\ => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_79,
      \syncstages_ff_reg[4]_7\ => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_80,
      \syncstages_ff_reg[4]_8\ => i_design_1_usp_rf_data_converter_0_0_irq_sync_n_89
    );
i_design_1_usp_rf_data_converter_0_0_overvol_irq: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_overvol_irq
     port map (
      \IP2Bus_Data[2]_i_12\(0) => adc0_slice0_irq_en(2),
      \IP2Bus_Data[2]_i_29\(0) => adc0_slice3_irq_en(2),
      \IP2Bus_Data[2]_i_36\(0) => adc2_slice0_irq_en(2),
      \IP2Bus_Data[2]_i_59\(0) => adc2_slice3_irq_en(2),
      \IP2Bus_Data[2]_i_64\(0) => adc1_slice3_irq_en(2),
      Q(0) => adc3_slice0_irq_en(2),
      adc00_irq_sync(0) => adc00_stat_sync(0),
      adc00_overvol_irq => adc00_overvol_irq,
      adc01_irq_sync(0) => adc01_stat_sync(0),
      adc01_overvol_irq => adc01_overvol_irq,
      adc02_irq_sync(0) => adc02_stat_sync(0),
      adc02_overvol_irq => adc02_overvol_irq,
      adc03_irq_sync(0) => adc03_stat_sync(0),
      adc03_overvol_irq => adc03_overvol_irq,
      adc03_overvol_out_reg_0 => \^adc0_done\,
      \adc0_slice0_irq_en_reg[2]\ => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_11,
      \adc0_slice3_irq_en_reg[2]\ => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_13,
      adc10_irq_sync(0) => adc10_stat_sync(0),
      adc10_overvol_irq => adc10_overvol_irq,
      adc11_irq_sync(0) => adc11_stat_sync(0),
      adc11_overvol_irq => adc11_overvol_irq,
      adc12_irq_sync(0) => adc12_stat_sync(0),
      adc12_overvol_irq => adc12_overvol_irq,
      adc13_irq_sync(0) => adc13_stat_sync(0),
      adc13_overvol_irq => adc13_overvol_irq,
      adc13_overvol_out_reg_0 => \^adc1_done\,
      \adc1_slice3_irq_en_reg[2]\ => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_15,
      adc20_irq_sync(0) => adc20_stat_sync(0),
      adc20_overvol_irq => adc20_overvol_irq,
      adc21_irq_sync(0) => adc21_stat_sync(0),
      adc21_overvol_irq => adc21_overvol_irq,
      adc22_irq_sync(0) => adc22_stat_sync(0),
      adc22_overvol_irq => adc22_overvol_irq,
      adc23_irq_sync(0) => adc23_stat_sync(0),
      adc23_overvol_irq => adc23_overvol_irq,
      adc23_overvol_out_reg_0 => \^adc2_done\,
      \adc2_slice0_irq_en_reg[2]\ => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_9,
      \adc2_slice3_irq_en_reg[2]\ => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_7,
      adc30_irq_sync(0) => adc30_stat_sync(0),
      adc30_overvol_irq => adc30_overvol_irq,
      adc31_irq_sync(0) => adc31_stat_sync(0),
      adc31_overvol_irq => adc31_overvol_irq,
      adc32_irq_sync(1 downto 0) => adc32_stat_sync(1 downto 0),
      adc32_overvol_irq => adc32_overvol_irq,
      adc32_overvol_out_reg_0 => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_5,
      adc33_irq_sync(0) => adc33_stat_sync(0),
      adc33_overvol_irq => adc33_overvol_irq,
      adc33_overvol_out_reg_0 => \^adc3_done\,
      \adc3_slice0_irq_en_reg[2]\ => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_3,
      axi_RdAck_i_2 => i_design_1_usp_rf_data_converter_0_0_powerup_state_irq_n_3,
      axi_RdAck_i_2_0 => i_design_1_usp_rf_data_converter_0_0_powerup_state_irq_n_2,
      axi_RdAck_i_3 => i_design_1_usp_rf_data_converter_0_0_powerup_state_irq_n_10,
      axi_RdAck_i_3_0 => i_design_1_usp_rf_data_converter_0_0_powerup_state_irq_n_11,
      axi_RdAck_i_7 => i_design_1_usp_rf_data_converter_0_0_powerup_state_irq_n_7,
      axi_RdAck_i_7_0 => i_design_1_usp_rf_data_converter_0_0_powerup_state_irq_n_6,
      axi_RdAck_i_7_1 => i_design_1_usp_rf_data_converter_0_0_powerup_state_irq_n_8,
      axi_RdAck_i_7_2 => i_design_1_usp_rf_data_converter_0_0_powerup_state_irq_n_9,
      axi_RdAck_r => axi_RdAck_r,
      axi_RdAck_reg => i_design_1_usp_rf_data_converter_0_0_powerup_state_irq_n_5,
      axi_RdAck_reg_0 => i_design_1_usp_rf_data_converter_0_0_powerup_state_irq_n_4,
      axi_read_req_r_reg(3) => bank9_read(136),
      axi_read_req_r_reg(2) => bank9_read(134),
      axi_read_req_r_reg(1) => bank9_read(132),
      axi_read_req_r_reg(0) => bank9_read(130),
      axi_read_req_r_reg_0(3) => bank11_read(136),
      axi_read_req_r_reg_0(2) => bank11_read(134),
      axi_read_req_r_reg_0(1) => bank11_read(132),
      axi_read_req_r_reg_0(0) => bank11_read(130),
      axi_read_req_r_reg_1(3) => bank13_read(136),
      axi_read_req_r_reg_1(2) => bank13_read(134),
      axi_read_req_r_reg_1(1) => bank13_read(132),
      axi_read_req_r_reg_1(0) => bank13_read(130),
      axi_read_req_r_reg_2(3) => bank15_read(136),
      axi_read_req_r_reg_2(2) => bank15_read(134),
      axi_read_req_r_reg_2(1) => bank15_read(132),
      axi_read_req_r_reg_2(0) => bank15_read(130),
      axi_read_req_tog_reg => i_axi_lite_ipif_n_99,
      axi_read_req_tog_reg_0 => i_register_decode_n_19,
      axi_read_req_tog_reg_1 => i_axi_lite_ipif_n_98,
      axi_read_req_tog_reg_2 => i_axi_lite_ipif_n_92,
      axi_read_req_tog_reg_3 => i_axi_lite_ipif_n_86,
      irq_INST_0_i_43(1 downto 0) => adc3_slice2_irq_en(3 downto 2),
      read_ack_tog => read_ack_tog_1,
      read_ack_tog_r => read_ack_tog_r_0,
      read_ack_tog_r_reg => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_1,
      read_ack_tog_r_reg_0 => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_2,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_aresetn_0 => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
i_design_1_usp_rf_data_converter_0_0_powerup_state_irq: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_powerup_state_irq
     port map (
      axi_read_req_r_reg(0) => bank9_read(128),
      axi_read_req_r_reg_0(0) => bank11_read(128),
      axi_read_req_r_reg_1(0) => bank13_read(128),
      axi_read_req_r_reg_2(0) => bank15_read(128),
      axi_read_req_r_reg_3(0) => bank1_read(128),
      axi_read_req_r_reg_4(0) => bank3_read(128),
      dac0_powerup_state_irq => dac0_powerup_state_irq,
      dac0_powerup_state_out_reg_0 => design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_783,
      dac0_powerup_state_out_reg_1 => dac0_restart_reg_n_0,
      read_ack_tog => read_ack_tog_1,
      read_ack_tog_r => read_ack_tog_r_0,
      read_ack_tog_r_reg => i_design_1_usp_rf_data_converter_0_0_powerup_state_irq_n_3,
      read_ack_tog_r_reg_0 => i_design_1_usp_rf_data_converter_0_0_powerup_state_irq_n_5,
      read_ack_tog_r_reg_1 => i_design_1_usp_rf_data_converter_0_0_powerup_state_irq_n_7,
      read_ack_tog_r_reg_2 => i_design_1_usp_rf_data_converter_0_0_powerup_state_irq_n_9,
      read_ack_tog_r_reg_3 => i_design_1_usp_rf_data_converter_0_0_powerup_state_irq_n_11,
      read_ack_tog_reg => i_design_1_usp_rf_data_converter_0_0_powerup_state_irq_n_2,
      read_ack_tog_reg_0 => i_design_1_usp_rf_data_converter_0_0_powerup_state_irq_n_4,
      read_ack_tog_reg_1 => i_design_1_usp_rf_data_converter_0_0_powerup_state_irq_n_6,
      read_ack_tog_reg_2 => i_design_1_usp_rf_data_converter_0_0_powerup_state_irq_n_8,
      read_ack_tog_reg_3 => i_design_1_usp_rf_data_converter_0_0_powerup_state_irq_n_10,
      read_ack_tog_reg_4 => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
i_drp_control_top: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_drp_control_top
     port map (
      D(2) => i_axi_lite_ipif_n_17,
      D(1) => design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_771,
      D(0) => i_axi_lite_ipif_n_18,
      \FSM_onehot_state_reg[0]\ => design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_770,
      \FSM_onehot_state_reg[2]\(2) => i_drp_control_top_n_17,
      \FSM_onehot_state_reg[2]\(1) => dac1_drp_en,
      \FSM_onehot_state_reg[2]\(0) => i_drp_control_top_n_19,
      \FSM_onehot_state_reg[2]_0\(2) => i_drp_control_top_n_35,
      \FSM_onehot_state_reg[2]_0\(1) => adc2_drp_en,
      \FSM_onehot_state_reg[2]_0\(0) => i_drp_control_top_n_37,
      \FSM_onehot_state_reg[2]_1\(2) => i_drp_control_top_n_39,
      \FSM_onehot_state_reg[2]_1\(1) => adc3_drp_en,
      \FSM_onehot_state_reg[2]_1\(0) => i_drp_control_top_n_41,
      \FSM_onehot_state_reg[3]\ => \^dac1_dgnt_mon\,
      \FSM_onehot_state_reg[3]_0\ => \^adc0_dgnt_mon\,
      \FSM_onehot_state_reg[3]_1\ => adc0_drp_rdy,
      \FSM_onehot_state_reg[3]_2\ => \^adc1_dgnt_mon\,
      \FSM_onehot_state_reg[3]_3\ => adc1_drp_rdy,
      \FSM_onehot_state_reg[3]_4\ => \^adc2_dgnt_mon\,
      \FSM_onehot_state_reg[3]_5\ => adc2_drp_rdy,
      \FSM_onehot_state_reg[3]_6\ => \^adc3_dgnt_mon\,
      \FSM_onehot_state_reg[3]_7\ => adc3_drp_rdy,
      \FSM_onehot_state_reg[4]\ => i_drp_control_top_n_11,
      \FSM_onehot_state_reg[4]_0\(4) => i_drp_control_top_n_12,
      \FSM_onehot_state_reg[4]_0\(3) => i_drp_control_top_n_13,
      \FSM_onehot_state_reg[4]_0\(2) => i_drp_control_top_n_14,
      \FSM_onehot_state_reg[4]_0\(1) => dac0_drp_en,
      \FSM_onehot_state_reg[4]_0\(0) => i_drp_control_top_n_16,
      \FSM_onehot_state_reg[4]_1\ => i_drp_control_top_n_20,
      \FSM_onehot_state_reg[4]_10\(2) => i_axi_lite_ipif_n_30,
      \FSM_onehot_state_reg[4]_10\(1) => design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_777,
      \FSM_onehot_state_reg[4]_10\(0) => i_axi_lite_ipif_n_31,
      \FSM_onehot_state_reg[4]_11\(2) => i_axi_lite_ipif_n_34,
      \FSM_onehot_state_reg[4]_11\(1) => design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_779,
      \FSM_onehot_state_reg[4]_11\(0) => i_axi_lite_ipif_n_35,
      \FSM_onehot_state_reg[4]_12\(2) => i_axi_lite_ipif_n_38,
      \FSM_onehot_state_reg[4]_12\(1) => design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_781,
      \FSM_onehot_state_reg[4]_12\(0) => i_axi_lite_ipif_n_39,
      \FSM_onehot_state_reg[4]_2\(4) => i_drp_control_top_n_23,
      \FSM_onehot_state_reg[4]_2\(3) => i_drp_control_top_n_24,
      \FSM_onehot_state_reg[4]_2\(2) => i_drp_control_top_n_25,
      \FSM_onehot_state_reg[4]_2\(1) => adc0_drp_en,
      \FSM_onehot_state_reg[4]_2\(0) => i_drp_control_top_n_27,
      \FSM_onehot_state_reg[4]_3\ => i_drp_control_top_n_28,
      \FSM_onehot_state_reg[4]_4\(4) => i_drp_control_top_n_29,
      \FSM_onehot_state_reg[4]_4\(3) => i_drp_control_top_n_30,
      \FSM_onehot_state_reg[4]_4\(2) => i_drp_control_top_n_31,
      \FSM_onehot_state_reg[4]_4\(1) => adc1_drp_en,
      \FSM_onehot_state_reg[4]_4\(0) => i_drp_control_top_n_33,
      \FSM_onehot_state_reg[4]_5\ => i_drp_control_top_n_34,
      \FSM_onehot_state_reg[4]_6\ => i_drp_control_top_n_38,
      \FSM_onehot_state_reg[4]_7\ => i_drp_control_top_n_42,
      \FSM_onehot_state_reg[4]_8\(2) => i_axi_lite_ipif_n_21,
      \FSM_onehot_state_reg[4]_8\(1) => design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_772,
      \FSM_onehot_state_reg[4]_8\(0) => i_axi_lite_ipif_n_22,
      \FSM_onehot_state_reg[4]_9\(2) => i_axi_lite_ipif_n_26,
      \FSM_onehot_state_reg[4]_9\(1) => design_1_usp_rf_data_converter_0_0_rf_wrapper_i_n_776,
      \FSM_onehot_state_reg[4]_9\(0) => i_axi_lite_ipif_n_27,
      Q(10 downto 0) => drp_addr(10 downto 0),
      SR(0) => i_axi_lite_ipif_n_125,
      access_type_reg => i_drp_control_top_n_0,
      access_type_reg_0 => i_drp_control_top_n_1,
      access_type_reg_1 => i_drp_control_top_n_2,
      access_type_reg_10 => i_axi_lite_ipif_n_50,
      access_type_reg_2 => i_drp_control_top_n_3,
      access_type_reg_3 => i_drp_control_top_n_4,
      access_type_reg_4 => i_drp_control_top_n_5,
      access_type_reg_5 => i_axi_lite_ipif_n_45,
      access_type_reg_6 => i_axi_lite_ipif_n_46,
      access_type_reg_7 => i_axi_lite_ipif_n_47,
      access_type_reg_8 => i_axi_lite_ipif_n_48,
      access_type_reg_9 => i_axi_lite_ipif_n_49,
      adc0_drp_we => adc0_drp_we,
      adc1_drp_we => adc1_drp_we,
      adc2_dreq_mon => \^adc2_dreq_mon\,
      adc3_dreq_mon => \^adc3_dreq_mon\,
      adc3_drp_we => adc3_drp_we,
      bank10_read => bank10_read,
      bank10_write => bank10_write,
      bank12_read => bank12_read,
      bank12_write => bank12_write,
      bank14_read => bank14_read,
      bank14_write => bank14_write,
      bank16_read => bank16_read,
      bank16_write => bank16_write,
      bank2_read => bank2_read,
      bank2_write => bank2_write,
      bank4_read => bank4_read,
      bank4_write => bank4_write,
      dac0_drp_rdy => dac0_drp_rdy,
      dac1_dreq_mon => \^dac1_dreq_mon\,
      dac1_drp_we => dac1_drp_we,
      \drp_addr_reg[0]\ => i_drp_control_top_n_7,
      \drp_addr_reg[0]_0\ => i_drp_control_top_n_9,
      \drp_addr_reg[3]\ => i_drp_control_top_n_6,
      \drp_addr_reg[7]\ => i_drp_control_top_n_10,
      \drp_addr_reg[8]\ => i_drp_control_top_n_8,
      dummy_read_req_reg(0) => \por_state_machine_i/drp_arbiter_dac0/fsm_cs\(2),
      s_axi_aclk => s_axi_aclk,
      user_drp_drdy => dac1_drp_rdy
    );
i_register_decode: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_register_decode
     port map (
      Q(7 downto 0) => Bus2IP_Addr(9 downto 2),
      \bus2ip_addr_reg_reg[2]\ => i_register_decode_n_19,
      \bus2ip_addr_reg_reg[2]_0\ => i_register_decode_n_22,
      \bus2ip_addr_reg_reg[2]_1\ => i_register_decode_n_27,
      \bus2ip_addr_reg_reg[2]_2\ => i_register_decode_n_32,
      \bus2ip_addr_reg_reg[2]_3\ => i_register_decode_n_34,
      \bus2ip_addr_reg_reg[3]\ => i_register_decode_n_16,
      \bus2ip_addr_reg_reg[3]_0\ => i_register_decode_n_21,
      \bus2ip_addr_reg_reg[3]_1\ => i_register_decode_n_23,
      \bus2ip_addr_reg_reg[3]_2\ => i_register_decode_n_25,
      \bus2ip_addr_reg_reg[3]_3\ => i_register_decode_n_26,
      \bus2ip_addr_reg_reg[3]_4\ => i_register_decode_n_29,
      \bus2ip_addr_reg_reg[3]_5\ => i_register_decode_n_30,
      \bus2ip_addr_reg_reg[3]_6\ => i_register_decode_n_37,
      \bus2ip_addr_reg_reg[3]_7\ => i_register_decode_n_38,
      \bus2ip_addr_reg_reg[4]\ => i_register_decode_n_28,
      \bus2ip_addr_reg_reg[5]\ => i_register_decode_n_5,
      \bus2ip_addr_reg_reg[5]_0\ => i_register_decode_n_15,
      \bus2ip_addr_reg_reg[5]_1\ => i_register_decode_n_35,
      \bus2ip_addr_reg_reg[5]_2\ => i_register_decode_n_36,
      \bus2ip_addr_reg_reg[5]_3\ => i_register_decode_n_40,
      \bus2ip_addr_reg_reg[6]\ => i_register_decode_n_1,
      \bus2ip_addr_reg_reg[6]_0\ => i_register_decode_n_9,
      \bus2ip_addr_reg_reg[6]_1\ => i_register_decode_n_12,
      \bus2ip_addr_reg_reg[7]\ => i_register_decode_n_4,
      \bus2ip_addr_reg_reg[7]_0\ => i_register_decode_n_18,
      \bus2ip_addr_reg_reg[8]\ => i_register_decode_n_6,
      \bus2ip_addr_reg_reg[8]_0\ => i_register_decode_n_10,
      \bus2ip_addr_reg_reg[8]_1\ => i_register_decode_n_11,
      \bus2ip_addr_reg_reg[8]_2\ => i_register_decode_n_14,
      \bus2ip_addr_reg_reg[9]\ => i_register_decode_n_0,
      \bus2ip_addr_reg_reg[9]_0\ => i_register_decode_n_2,
      \bus2ip_addr_reg_reg[9]_1\ => i_register_decode_n_3,
      \bus2ip_addr_reg_reg[9]_10\ => i_register_decode_n_39,
      \bus2ip_addr_reg_reg[9]_2\ => i_register_decode_n_7,
      \bus2ip_addr_reg_reg[9]_3\ => i_register_decode_n_8,
      \bus2ip_addr_reg_reg[9]_4\ => i_register_decode_n_13,
      \bus2ip_addr_reg_reg[9]_5\ => i_register_decode_n_17,
      \bus2ip_addr_reg_reg[9]_6\ => i_register_decode_n_20,
      \bus2ip_addr_reg_reg[9]_7\ => i_register_decode_n_24,
      \bus2ip_addr_reg_reg[9]_8\ => i_register_decode_n_31,
      \bus2ip_addr_reg_reg[9]_9\ => i_register_decode_n_33
    );
master_reset_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => master_reset,
      Q => master_reset_reg_n_0,
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\startup_delay_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank0_write(2),
      D => s_axi_wdata(0),
      Q => startup_delay(0),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\startup_delay_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank0_write(2),
      D => s_axi_wdata(10),
      Q => startup_delay(10),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\startup_delay_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank0_write(2),
      D => s_axi_wdata(11),
      Q => startup_delay(11),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\startup_delay_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank0_write(2),
      D => s_axi_wdata(12),
      Q => startup_delay(12),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\startup_delay_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank0_write(2),
      D => s_axi_wdata(13),
      Q => startup_delay(13),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\startup_delay_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank0_write(2),
      D => s_axi_wdata(14),
      Q => startup_delay(14),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\startup_delay_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank0_write(2),
      D => s_axi_wdata(15),
      Q => startup_delay(15),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\startup_delay_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank0_write(2),
      D => s_axi_wdata(1),
      Q => startup_delay(1),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\startup_delay_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank0_write(2),
      D => s_axi_wdata(2),
      Q => startup_delay(2),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\startup_delay_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => bank0_write(2),
      D => s_axi_wdata(3),
      Q => startup_delay(3),
      S => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\startup_delay_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank0_write(2),
      D => s_axi_wdata(4),
      Q => startup_delay(4),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\startup_delay_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank0_write(2),
      D => s_axi_wdata(5),
      Q => startup_delay(5),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\startup_delay_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank0_write(2),
      D => s_axi_wdata(6),
      Q => startup_delay(6),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\startup_delay_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank0_write(2),
      D => s_axi_wdata(7),
      Q => startup_delay(7),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\startup_delay_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank0_write(2),
      D => s_axi_wdata(8),
      Q => startup_delay(8),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
\startup_delay_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => bank0_write(2),
      D => s_axi_wdata(9),
      Q => startup_delay(9),
      R => i_design_1_usp_rf_data_converter_0_0_overvol_irq_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    sysref_in_p : in STD_LOGIC;
    sysref_in_n : in STD_LOGIC;
    dac0_clk_p : in STD_LOGIC;
    dac0_clk_n : in STD_LOGIC;
    clk_dac0 : out STD_LOGIC;
    s0_axis_aclk : in STD_LOGIC;
    s0_axis_aresetn : in STD_LOGIC;
    vout00_p : out STD_LOGIC;
    vout00_n : out STD_LOGIC;
    s00_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s00_axis_tvalid : in STD_LOGIC;
    s00_axis_tready : out STD_LOGIC;
    irq : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "usp_rf_data_converter_v2_1_2,Vivado 2019.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_inst_adc0_den_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc0_dgnt_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc0_done_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc0_drdy_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc0_dreq_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc0_dwe_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc0_pll_dmon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc0_pll_lock_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc0_powerup_state_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc1_den_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc1_dgnt_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc1_done_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc1_drdy_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc1_dreq_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc1_dwe_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc1_pll_dmon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc1_pll_lock_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc1_powerup_state_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc2_den_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc2_dgnt_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc2_done_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc2_drdy_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc2_dreq_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc2_dwe_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc2_pll_dmon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc2_pll_lock_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc2_powerup_state_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc3_den_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc3_dgnt_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc3_done_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc3_drdy_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc3_dreq_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc3_dwe_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc3_pll_dmon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc3_pll_lock_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc3_powerup_state_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_dac0_den_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_dac0_dgnt_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_dac0_done_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_dac0_drdy_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_dac0_dreq_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_dac0_dwe_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_dac0_pll_dmon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_dac0_pll_lock_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_dac0_powerup_state_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_dac1_den_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_dac1_dgnt_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_dac1_done_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_dac1_drdy_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_dac1_dreq_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_dac1_dwe_mon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_dac1_pll_dmon_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_dac1_pll_lock_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_dac1_powerup_state_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc00_status_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_adc01_status_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_adc02_status_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_adc03_status_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_adc0_daddr_mon_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_inst_adc0_di_mon_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_adc0_do_mon_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_adc0_status_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_adc10_status_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_adc11_status_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_adc12_status_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_adc13_status_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_adc1_daddr_mon_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_inst_adc1_di_mon_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_adc1_do_mon_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_adc1_status_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_adc20_status_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_adc21_status_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_adc22_status_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_adc23_status_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_adc2_daddr_mon_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_inst_adc2_di_mon_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_adc2_do_mon_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_adc2_status_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_adc30_status_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_adc31_status_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_adc32_status_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_adc33_status_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_adc3_daddr_mon_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_inst_adc3_di_mon_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_adc3_do_mon_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_adc3_status_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_dac00_status_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_dac01_status_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_dac02_status_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_dac03_status_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_dac0_daddr_mon_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_inst_dac0_di_mon_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_dac0_do_mon_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_dac0_status_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_dac10_status_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_dac11_status_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_dac12_status_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_dac13_status_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_dac1_daddr_mon_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_inst_dac1_di_mon_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_dac1_do_mon_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_dac1_status_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DowngradeIPIdentifiedWarnings of inst : label is "yes";
  attribute adc00_data_type : string;
  attribute adc00_data_type of inst : label is "1'b0";
  attribute adc00_decimation : string;
  attribute adc00_decimation of inst : label is "3'b000";
  attribute adc00_enable : string;
  attribute adc00_enable of inst : label is "1'b0";
  attribute adc00_mixer : string;
  attribute adc00_mixer of inst : label is "2'b10";
  attribute adc01_data_type : string;
  attribute adc01_data_type of inst : label is "1'b0";
  attribute adc01_decimation : string;
  attribute adc01_decimation of inst : label is "3'b000";
  attribute adc01_enable : string;
  attribute adc01_enable of inst : label is "1'b0";
  attribute adc01_mixer : string;
  attribute adc01_mixer of inst : label is "2'b10";
  attribute adc02_data_type : string;
  attribute adc02_data_type of inst : label is "1'b0";
  attribute adc02_decimation : string;
  attribute adc02_decimation of inst : label is "3'b000";
  attribute adc02_enable : string;
  attribute adc02_enable of inst : label is "1'b0";
  attribute adc02_mixer : string;
  attribute adc02_mixer of inst : label is "2'b10";
  attribute adc03_data_type : string;
  attribute adc03_data_type of inst : label is "1'b0";
  attribute adc03_decimation : string;
  attribute adc03_decimation of inst : label is "3'b000";
  attribute adc03_enable : string;
  attribute adc03_enable of inst : label is "1'b0";
  attribute adc03_mixer : string;
  attribute adc03_mixer of inst : label is "2'b10";
  attribute adc10_data_type : string;
  attribute adc10_data_type of inst : label is "1'b0";
  attribute adc10_decimation : string;
  attribute adc10_decimation of inst : label is "3'b000";
  attribute adc10_enable : string;
  attribute adc10_enable of inst : label is "1'b0";
  attribute adc10_mixer : string;
  attribute adc10_mixer of inst : label is "2'b10";
  attribute adc11_data_type : string;
  attribute adc11_data_type of inst : label is "1'b0";
  attribute adc11_decimation : string;
  attribute adc11_decimation of inst : label is "3'b000";
  attribute adc11_enable : string;
  attribute adc11_enable of inst : label is "1'b0";
  attribute adc11_mixer : string;
  attribute adc11_mixer of inst : label is "2'b10";
  attribute adc12_data_type : string;
  attribute adc12_data_type of inst : label is "1'b0";
  attribute adc12_decimation : string;
  attribute adc12_decimation of inst : label is "3'b000";
  attribute adc12_enable : string;
  attribute adc12_enable of inst : label is "1'b0";
  attribute adc12_mixer : string;
  attribute adc12_mixer of inst : label is "2'b10";
  attribute adc13_data_type : string;
  attribute adc13_data_type of inst : label is "1'b0";
  attribute adc13_decimation : string;
  attribute adc13_decimation of inst : label is "3'b000";
  attribute adc13_enable : string;
  attribute adc13_enable of inst : label is "1'b0";
  attribute adc13_mixer : string;
  attribute adc13_mixer of inst : label is "2'b10";
  attribute adc20_data_type : string;
  attribute adc20_data_type of inst : label is "1'b0";
  attribute adc20_decimation : string;
  attribute adc20_decimation of inst : label is "3'b000";
  attribute adc20_enable : string;
  attribute adc20_enable of inst : label is "1'b0";
  attribute adc20_mixer : string;
  attribute adc20_mixer of inst : label is "2'b10";
  attribute adc21_data_type : string;
  attribute adc21_data_type of inst : label is "1'b0";
  attribute adc21_decimation : string;
  attribute adc21_decimation of inst : label is "3'b000";
  attribute adc21_enable : string;
  attribute adc21_enable of inst : label is "1'b0";
  attribute adc21_mixer : string;
  attribute adc21_mixer of inst : label is "2'b10";
  attribute adc22_data_type : string;
  attribute adc22_data_type of inst : label is "1'b0";
  attribute adc22_decimation : string;
  attribute adc22_decimation of inst : label is "3'b000";
  attribute adc22_enable : string;
  attribute adc22_enable of inst : label is "1'b0";
  attribute adc22_mixer : string;
  attribute adc22_mixer of inst : label is "2'b10";
  attribute adc23_data_type : string;
  attribute adc23_data_type of inst : label is "1'b0";
  attribute adc23_decimation : string;
  attribute adc23_decimation of inst : label is "3'b000";
  attribute adc23_enable : string;
  attribute adc23_enable of inst : label is "1'b0";
  attribute adc23_mixer : string;
  attribute adc23_mixer of inst : label is "2'b10";
  attribute adc30_data_type : string;
  attribute adc30_data_type of inst : label is "1'b0";
  attribute adc30_decimation : string;
  attribute adc30_decimation of inst : label is "3'b000";
  attribute adc30_enable : string;
  attribute adc30_enable of inst : label is "1'b0";
  attribute adc30_mixer : string;
  attribute adc30_mixer of inst : label is "2'b10";
  attribute adc31_data_type : string;
  attribute adc31_data_type of inst : label is "1'b0";
  attribute adc31_decimation : string;
  attribute adc31_decimation of inst : label is "3'b000";
  attribute adc31_enable : string;
  attribute adc31_enable of inst : label is "1'b0";
  attribute adc31_mixer : string;
  attribute adc31_mixer of inst : label is "2'b10";
  attribute adc32_data_type : string;
  attribute adc32_data_type of inst : label is "1'b0";
  attribute adc32_decimation : string;
  attribute adc32_decimation of inst : label is "3'b000";
  attribute adc32_enable : string;
  attribute adc32_enable of inst : label is "1'b0";
  attribute adc32_mixer : string;
  attribute adc32_mixer of inst : label is "2'b10";
  attribute adc33_data_type : string;
  attribute adc33_data_type of inst : label is "1'b0";
  attribute adc33_decimation : string;
  attribute adc33_decimation of inst : label is "3'b000";
  attribute adc33_enable : string;
  attribute adc33_enable of inst : label is "1'b0";
  attribute adc33_mixer : string;
  attribute adc33_mixer of inst : label is "2'b10";
  attribute dac00_data_type : string;
  attribute dac00_data_type of inst : label is "1'b0";
  attribute dac00_enable : string;
  attribute dac00_enable of inst : label is "1'b1";
  attribute dac00_interpolation : string;
  attribute dac00_interpolation of inst : label is "3'b001";
  attribute dac00_mixer : string;
  attribute dac00_mixer of inst : label is "2'b10";
  attribute dac00_sinc : string;
  attribute dac00_sinc of inst : label is "1'b0";
  attribute dac01_data_type : string;
  attribute dac01_data_type of inst : label is "1'b0";
  attribute dac01_enable : string;
  attribute dac01_enable of inst : label is "1'b0";
  attribute dac01_interpolation : string;
  attribute dac01_interpolation of inst : label is "3'b000";
  attribute dac01_mixer : string;
  attribute dac01_mixer of inst : label is "2'b10";
  attribute dac01_sinc : string;
  attribute dac01_sinc of inst : label is "1'b0";
  attribute dac02_data_type : string;
  attribute dac02_data_type of inst : label is "1'b0";
  attribute dac02_enable : string;
  attribute dac02_enable of inst : label is "1'b0";
  attribute dac02_interpolation : string;
  attribute dac02_interpolation of inst : label is "3'b000";
  attribute dac02_mixer : string;
  attribute dac02_mixer of inst : label is "2'b10";
  attribute dac02_sinc : string;
  attribute dac02_sinc of inst : label is "1'b0";
  attribute dac03_data_type : string;
  attribute dac03_data_type of inst : label is "1'b0";
  attribute dac03_enable : string;
  attribute dac03_enable of inst : label is "1'b0";
  attribute dac03_interpolation : string;
  attribute dac03_interpolation of inst : label is "3'b000";
  attribute dac03_mixer : string;
  attribute dac03_mixer of inst : label is "2'b10";
  attribute dac03_sinc : string;
  attribute dac03_sinc of inst : label is "1'b0";
  attribute dac10_data_type : string;
  attribute dac10_data_type of inst : label is "1'b0";
  attribute dac10_enable : string;
  attribute dac10_enable of inst : label is "1'b0";
  attribute dac10_interpolation : string;
  attribute dac10_interpolation of inst : label is "3'b000";
  attribute dac10_mixer : string;
  attribute dac10_mixer of inst : label is "2'b10";
  attribute dac10_sinc : string;
  attribute dac10_sinc of inst : label is "1'b0";
  attribute dac11_data_type : string;
  attribute dac11_data_type of inst : label is "1'b0";
  attribute dac11_enable : string;
  attribute dac11_enable of inst : label is "1'b0";
  attribute dac11_interpolation : string;
  attribute dac11_interpolation of inst : label is "3'b000";
  attribute dac11_mixer : string;
  attribute dac11_mixer of inst : label is "2'b10";
  attribute dac11_sinc : string;
  attribute dac11_sinc of inst : label is "1'b0";
  attribute dac12_data_type : string;
  attribute dac12_data_type of inst : label is "1'b0";
  attribute dac12_enable : string;
  attribute dac12_enable of inst : label is "1'b0";
  attribute dac12_interpolation : string;
  attribute dac12_interpolation of inst : label is "3'b000";
  attribute dac12_mixer : string;
  attribute dac12_mixer of inst : label is "2'b10";
  attribute dac12_sinc : string;
  attribute dac12_sinc of inst : label is "1'b0";
  attribute dac13_data_type : string;
  attribute dac13_data_type of inst : label is "1'b0";
  attribute dac13_enable : string;
  attribute dac13_enable of inst : label is "1'b0";
  attribute dac13_interpolation : string;
  attribute dac13_interpolation of inst : label is "3'b000";
  attribute dac13_mixer : string;
  attribute dac13_mixer of inst : label is "2'b10";
  attribute dac13_sinc : string;
  attribute dac13_sinc of inst : label is "1'b0";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_usp_rf_data_converter_0_0_block
     port map (
      adc00_status(15 downto 0) => NLW_inst_adc00_status_UNCONNECTED(15 downto 0),
      adc01_status(15 downto 0) => NLW_inst_adc01_status_UNCONNECTED(15 downto 0),
      adc02_status(15 downto 0) => NLW_inst_adc02_status_UNCONNECTED(15 downto 0),
      adc03_status(15 downto 0) => NLW_inst_adc03_status_UNCONNECTED(15 downto 0),
      adc0_cmn_control(14 downto 0) => B"000000000000000",
      adc0_daddr_mon(11 downto 0) => NLW_inst_adc0_daddr_mon_UNCONNECTED(11 downto 0),
      adc0_den_mon => NLW_inst_adc0_den_mon_UNCONNECTED,
      adc0_dgnt_mon => NLW_inst_adc0_dgnt_mon_UNCONNECTED,
      adc0_di_mon(15 downto 0) => NLW_inst_adc0_di_mon_UNCONNECTED(15 downto 0),
      adc0_do_mon(15 downto 0) => NLW_inst_adc0_do_mon_UNCONNECTED(15 downto 0),
      adc0_done => NLW_inst_adc0_done_UNCONNECTED,
      adc0_drdy_mon => NLW_inst_adc0_drdy_mon_UNCONNECTED,
      adc0_dreq_mon => NLW_inst_adc0_dreq_mon_UNCONNECTED,
      adc0_dwe_mon => NLW_inst_adc0_dwe_mon_UNCONNECTED,
      adc0_pll_dmon => NLW_inst_adc0_pll_dmon_UNCONNECTED,
      adc0_pll_lock => NLW_inst_adc0_pll_lock_UNCONNECTED,
      adc0_powerup_state => NLW_inst_adc0_powerup_state_UNCONNECTED,
      adc0_status(3 downto 0) => NLW_inst_adc0_status_UNCONNECTED(3 downto 0),
      adc10_status(15 downto 0) => NLW_inst_adc10_status_UNCONNECTED(15 downto 0),
      adc11_status(15 downto 0) => NLW_inst_adc11_status_UNCONNECTED(15 downto 0),
      adc12_status(15 downto 0) => NLW_inst_adc12_status_UNCONNECTED(15 downto 0),
      adc13_status(15 downto 0) => NLW_inst_adc13_status_UNCONNECTED(15 downto 0),
      adc1_cmn_control(14 downto 0) => B"000000000000000",
      adc1_daddr_mon(11 downto 0) => NLW_inst_adc1_daddr_mon_UNCONNECTED(11 downto 0),
      adc1_den_mon => NLW_inst_adc1_den_mon_UNCONNECTED,
      adc1_dgnt_mon => NLW_inst_adc1_dgnt_mon_UNCONNECTED,
      adc1_di_mon(15 downto 0) => NLW_inst_adc1_di_mon_UNCONNECTED(15 downto 0),
      adc1_do_mon(15 downto 0) => NLW_inst_adc1_do_mon_UNCONNECTED(15 downto 0),
      adc1_done => NLW_inst_adc1_done_UNCONNECTED,
      adc1_drdy_mon => NLW_inst_adc1_drdy_mon_UNCONNECTED,
      adc1_dreq_mon => NLW_inst_adc1_dreq_mon_UNCONNECTED,
      adc1_dwe_mon => NLW_inst_adc1_dwe_mon_UNCONNECTED,
      adc1_pll_dmon => NLW_inst_adc1_pll_dmon_UNCONNECTED,
      adc1_pll_lock => NLW_inst_adc1_pll_lock_UNCONNECTED,
      adc1_powerup_state => NLW_inst_adc1_powerup_state_UNCONNECTED,
      adc1_status(3 downto 0) => NLW_inst_adc1_status_UNCONNECTED(3 downto 0),
      adc20_status(15 downto 0) => NLW_inst_adc20_status_UNCONNECTED(15 downto 0),
      adc21_status(15 downto 0) => NLW_inst_adc21_status_UNCONNECTED(15 downto 0),
      adc22_status(15 downto 0) => NLW_inst_adc22_status_UNCONNECTED(15 downto 0),
      adc23_status(15 downto 0) => NLW_inst_adc23_status_UNCONNECTED(15 downto 0),
      adc2_cmn_control(14 downto 0) => B"000000000000000",
      adc2_daddr_mon(11 downto 0) => NLW_inst_adc2_daddr_mon_UNCONNECTED(11 downto 0),
      adc2_den_mon => NLW_inst_adc2_den_mon_UNCONNECTED,
      adc2_dgnt_mon => NLW_inst_adc2_dgnt_mon_UNCONNECTED,
      adc2_di_mon(15 downto 0) => NLW_inst_adc2_di_mon_UNCONNECTED(15 downto 0),
      adc2_do_mon(15 downto 0) => NLW_inst_adc2_do_mon_UNCONNECTED(15 downto 0),
      adc2_done => NLW_inst_adc2_done_UNCONNECTED,
      adc2_drdy_mon => NLW_inst_adc2_drdy_mon_UNCONNECTED,
      adc2_dreq_mon => NLW_inst_adc2_dreq_mon_UNCONNECTED,
      adc2_dwe_mon => NLW_inst_adc2_dwe_mon_UNCONNECTED,
      adc2_pll_dmon => NLW_inst_adc2_pll_dmon_UNCONNECTED,
      adc2_pll_lock => NLW_inst_adc2_pll_lock_UNCONNECTED,
      adc2_powerup_state => NLW_inst_adc2_powerup_state_UNCONNECTED,
      adc2_status(3 downto 0) => NLW_inst_adc2_status_UNCONNECTED(3 downto 0),
      adc30_status(15 downto 0) => NLW_inst_adc30_status_UNCONNECTED(15 downto 0),
      adc31_status(15 downto 0) => NLW_inst_adc31_status_UNCONNECTED(15 downto 0),
      adc32_status(15 downto 0) => NLW_inst_adc32_status_UNCONNECTED(15 downto 0),
      adc33_status(15 downto 0) => NLW_inst_adc33_status_UNCONNECTED(15 downto 0),
      adc3_cmn_control(14 downto 0) => B"000000000000000",
      adc3_daddr_mon(11 downto 0) => NLW_inst_adc3_daddr_mon_UNCONNECTED(11 downto 0),
      adc3_den_mon => NLW_inst_adc3_den_mon_UNCONNECTED,
      adc3_dgnt_mon => NLW_inst_adc3_dgnt_mon_UNCONNECTED,
      adc3_di_mon(15 downto 0) => NLW_inst_adc3_di_mon_UNCONNECTED(15 downto 0),
      adc3_do_mon(15 downto 0) => NLW_inst_adc3_do_mon_UNCONNECTED(15 downto 0),
      adc3_done => NLW_inst_adc3_done_UNCONNECTED,
      adc3_drdy_mon => NLW_inst_adc3_drdy_mon_UNCONNECTED,
      adc3_dreq_mon => NLW_inst_adc3_dreq_mon_UNCONNECTED,
      adc3_dwe_mon => NLW_inst_adc3_dwe_mon_UNCONNECTED,
      adc3_pll_dmon => NLW_inst_adc3_pll_dmon_UNCONNECTED,
      adc3_pll_lock => NLW_inst_adc3_pll_lock_UNCONNECTED,
      adc3_powerup_state => NLW_inst_adc3_powerup_state_UNCONNECTED,
      adc3_status(3 downto 0) => NLW_inst_adc3_status_UNCONNECTED(3 downto 0),
      clk_dac0 => clk_dac0,
      dac00_status(15 downto 0) => NLW_inst_dac00_status_UNCONNECTED(15 downto 0),
      dac01_status(15 downto 0) => NLW_inst_dac01_status_UNCONNECTED(15 downto 0),
      dac02_status(15 downto 0) => NLW_inst_dac02_status_UNCONNECTED(15 downto 0),
      dac03_status(15 downto 0) => NLW_inst_dac03_status_UNCONNECTED(15 downto 0),
      dac0_clk_n => dac0_clk_n,
      dac0_clk_p => dac0_clk_p,
      dac0_cmn_control(14 downto 0) => B"000000000000000",
      dac0_daddr_mon(11 downto 0) => NLW_inst_dac0_daddr_mon_UNCONNECTED(11 downto 0),
      dac0_den_mon => NLW_inst_dac0_den_mon_UNCONNECTED,
      dac0_dgnt_mon => NLW_inst_dac0_dgnt_mon_UNCONNECTED,
      dac0_di_mon(15 downto 0) => NLW_inst_dac0_di_mon_UNCONNECTED(15 downto 0),
      dac0_do_mon(15 downto 0) => NLW_inst_dac0_do_mon_UNCONNECTED(15 downto 0),
      dac0_done => NLW_inst_dac0_done_UNCONNECTED,
      dac0_drdy_mon => NLW_inst_dac0_drdy_mon_UNCONNECTED,
      dac0_dreq_mon => NLW_inst_dac0_dreq_mon_UNCONNECTED,
      dac0_dwe_mon => NLW_inst_dac0_dwe_mon_UNCONNECTED,
      dac0_pll_dmon => NLW_inst_dac0_pll_dmon_UNCONNECTED,
      dac0_pll_lock => NLW_inst_dac0_pll_lock_UNCONNECTED,
      dac0_powerup_state => NLW_inst_dac0_powerup_state_UNCONNECTED,
      dac0_status(3 downto 0) => NLW_inst_dac0_status_UNCONNECTED(3 downto 0),
      dac10_status(15 downto 0) => NLW_inst_dac10_status_UNCONNECTED(15 downto 0),
      dac11_status(15 downto 0) => NLW_inst_dac11_status_UNCONNECTED(15 downto 0),
      dac12_status(15 downto 0) => NLW_inst_dac12_status_UNCONNECTED(15 downto 0),
      dac13_status(15 downto 0) => NLW_inst_dac13_status_UNCONNECTED(15 downto 0),
      dac1_cmn_control(14 downto 0) => B"000000000000000",
      dac1_daddr_mon(11 downto 0) => NLW_inst_dac1_daddr_mon_UNCONNECTED(11 downto 0),
      dac1_den_mon => NLW_inst_dac1_den_mon_UNCONNECTED,
      dac1_dgnt_mon => NLW_inst_dac1_dgnt_mon_UNCONNECTED,
      dac1_di_mon(15 downto 0) => NLW_inst_dac1_di_mon_UNCONNECTED(15 downto 0),
      dac1_do_mon(15 downto 0) => NLW_inst_dac1_do_mon_UNCONNECTED(15 downto 0),
      dac1_done => NLW_inst_dac1_done_UNCONNECTED,
      dac1_drdy_mon => NLW_inst_dac1_drdy_mon_UNCONNECTED,
      dac1_dreq_mon => NLW_inst_dac1_dreq_mon_UNCONNECTED,
      dac1_dwe_mon => NLW_inst_dac1_dwe_mon_UNCONNECTED,
      dac1_pll_dmon => NLW_inst_dac1_pll_dmon_UNCONNECTED,
      dac1_pll_lock => NLW_inst_dac1_pll_lock_UNCONNECTED,
      dac1_powerup_state => NLW_inst_dac1_powerup_state_UNCONNECTED,
      dac1_status(3 downto 0) => NLW_inst_dac1_status_UNCONNECTED(3 downto 0),
      irq => irq,
      s00_axis_tdata(255 downto 0) => s00_axis_tdata(255 downto 0),
      s00_axis_tready => s00_axis_tready,
      s00_axis_tvalid => s00_axis_tvalid,
      s0_axis_aclk => s0_axis_aclk,
      s0_axis_aresetn => s0_axis_aresetn,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(17 downto 0) => s_axi_araddr(17 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(17 downto 0) => s_axi_awaddr(17 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => s_axi_rresp(1 downto 0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      sysref_in_n => sysref_in_n,
      sysref_in_p => sysref_in_p,
      vout00_n => vout00_n,
      vout00_p => vout00_p
    );
end STRUCTURE;
