// Seed: 533731651
module module_0 ();
  assign id_1 = (id_1) === 1;
  wire id_2;
  wire id_3;
endmodule
module module_1 (
    input tri id_0,
    output wor id_1,
    output tri id_2,
    input supply1 id_3,
    input wor id_4,
    output uwire id_5,
    output supply1 id_6,
    input wor id_7,
    input tri1 id_8,
    input tri1 id_9,
    input wor id_10,
    input supply1 id_11
    , id_18,
    input wor id_12,
    output tri1 id_13,
    output wor id_14,
    output supply0 id_15,
    output supply0 id_16
);
  specify
    (id_19 => id_20) = (1, id_11  : 1  : 1);
    (id_21 + => id_22) = 1;
  endspecify module_0();
endmodule
