Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Fri May 10 13:35:06 2024
| Host         : Jorbis-Zenbook running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab10monocycle_timing_summary_routed.rpt -pb lab10monocycle_timing_summary_routed.pb -rpx lab10monocycle_timing_summary_routed.rpx -warn_on_violation
| Design       : lab10monocycle
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          80          
TIMING-18  Warning   Missing input or output delay  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.651     -222.129                     80                  560        0.112        0.000                      0                  560        4.020        0.000                       0                   183  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
sysClk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysClk             -3.651     -222.129                     80                  560        0.112        0.000                      0                  560        4.020        0.000                       0                   183  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sysClk                      
(none)                      sysClk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysClk
  To Clock:  sysClk

Setup :           80  Failing Endpoints,  Worst Slack       -3.651ns,  Total Violation     -222.129ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.651ns  (required time - arrival time)
  Source:                 rightFilter/acc0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codecInterface/outSampleShifter.sample_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        13.521ns  (logic 11.021ns (81.509%)  route 2.500ns (18.490%))
  Logic Levels:           6  (DSP48E1=4 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.823     5.344    rightFilter/clk_IBUF_BUFG
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_CLK_P[29])
                                                      3.813     9.157 r  rightFilter/acc0/P[29]
                         net (fo=19, routed)          1.043    10.200    rightFilter/acc0_n_76
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_C[47]_PCOUT[47])
                                                      2.016    12.216 r  rightFilter/acc/PCOUT[47]
                         net (fo=1, routed)           0.002    12.218    rightFilter/acc_n_106
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.931 r  rightFilter/acc__0/PCOUT[47]
                         net (fo=1, routed)           0.056    13.987    rightFilter/acc__0_n_106
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    15.700 r  rightFilter/acc__1/PCOUT[47]
                         net (fo=1, routed)           0.002    15.702    rightFilter/acc__1_n_106
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[28])
                                                      1.518    17.220 r  rightFilter/acc__2/P[28]
                         net (fo=4, routed)           0.993    18.213    leftFilter/P[14]
    SLICE_X13Y135        LUT6 (Prop_lut6_I4_O)        0.124    18.337 r  leftFilter/outSampleShifter.sample[22]_i_2_comp/O
                         net (fo=1, routed)           0.404    18.741    codecInterface/p_0_in[13]_repN_alias
    SLICE_X13Y136        LUT6 (Prop_lut6_I5_O)        0.124    18.865 r  codecInterface/outSampleShifter.sample[22]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    18.865    codecInterface/p_2_in[22]
    SLICE_X13Y136        FDRE                                         r  codecInterface/outSampleShifter.sample_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.610    14.951    codecInterface/clk_IBUF_BUFG
    SLICE_X13Y136        FDRE                                         r  codecInterface/outSampleShifter.sample_reg[22]/C
                         clock pessimism              0.267    15.218    
                         clock uncertainty           -0.035    15.183    
    SLICE_X13Y136        FDRE (Setup_fdre_C_D)        0.031    15.214    codecInterface/outSampleShifter.sample_reg[22]
  -------------------------------------------------------------------
                         required time                         15.214    
                         arrival time                         -18.865    
  -------------------------------------------------------------------
                         slack                                 -3.651    

Slack (VIOLATED) :        -3.629ns  (required time - arrival time)
  Source:                 rightFilter/acc0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codecInterface/outSampleShifter.sample_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        13.547ns  (logic 11.021ns (81.355%)  route 2.526ns (18.645%))
  Logic Levels:           6  (DSP48E1=4 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.823     5.344    rightFilter/clk_IBUF_BUFG
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_CLK_P[29])
                                                      3.813     9.157 r  rightFilter/acc0/P[29]
                         net (fo=19, routed)          1.043    10.200    rightFilter/acc0_n_76
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_C[47]_PCOUT[47])
                                                      2.016    12.216 r  rightFilter/acc/PCOUT[47]
                         net (fo=1, routed)           0.002    12.218    rightFilter/acc_n_106
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.931 r  rightFilter/acc__0/PCOUT[47]
                         net (fo=1, routed)           0.056    13.987    rightFilter/acc__0_n_106
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    15.700 r  rightFilter/acc__1/PCOUT[47]
                         net (fo=1, routed)           0.002    15.702    rightFilter/acc__1_n_106
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.518    17.220 r  rightFilter/acc__2/P[23]
                         net (fo=4, routed)           0.857    18.077    leftFilter/P[9]
    SLICE_X13Y132        LUT6 (Prop_lut6_I4_O)        0.124    18.201 r  leftFilter/outSampleShifter.sample[17]_i_2_comp/O
                         net (fo=1, routed)           0.566    18.767    codecInterface/p_0_in[8]_repN_alias
    SLICE_X12Y135        LUT6 (Prop_lut6_I5_O)        0.124    18.891 r  codecInterface/outSampleShifter.sample[17]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    18.891    codecInterface/p_2_in[17]
    SLICE_X12Y135        FDRE                                         r  codecInterface/outSampleShifter.sample_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.610    14.951    codecInterface/clk_IBUF_BUFG
    SLICE_X12Y135        FDRE                                         r  codecInterface/outSampleShifter.sample_reg[17]/C
                         clock pessimism              0.267    15.218    
                         clock uncertainty           -0.035    15.183    
    SLICE_X12Y135        FDRE (Setup_fdre_C_D)        0.079    15.262    codecInterface/outSampleShifter.sample_reg[17]
  -------------------------------------------------------------------
                         required time                         15.262    
                         arrival time                         -18.891    
  -------------------------------------------------------------------
                         slack                                 -3.629    

Slack (VIOLATED) :        -3.628ns  (required time - arrival time)
  Source:                 rightFilter/acc0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codecInterface/outSampleShifter.sample_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        13.545ns  (logic 11.021ns (81.367%)  route 2.524ns (18.633%))
  Logic Levels:           6  (DSP48E1=4 LUT6=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.823     5.344    rightFilter/clk_IBUF_BUFG
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_CLK_P[29])
                                                      3.813     9.157 r  rightFilter/acc0/P[29]
                         net (fo=19, routed)          1.043    10.200    rightFilter/acc0_n_76
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_C[47]_PCOUT[47])
                                                      2.016    12.216 r  rightFilter/acc/PCOUT[47]
                         net (fo=1, routed)           0.002    12.218    rightFilter/acc_n_106
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.931 r  rightFilter/acc__0/PCOUT[47]
                         net (fo=1, routed)           0.056    13.987    rightFilter/acc__0_n_106
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    15.700 r  rightFilter/acc__1/PCOUT[47]
                         net (fo=1, routed)           0.002    15.702    rightFilter/acc__1_n_106
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518    17.220 r  rightFilter/acc__2/P[20]
                         net (fo=4, routed)           0.975    18.195    leftFilter/P[6]
    SLICE_X11Y134        LUT6 (Prop_lut6_I4_O)        0.124    18.319 r  leftFilter/outSampleShifter.sample[14]_i_2_comp/O
                         net (fo=1, routed)           0.446    18.764    codecInterface/p_0_in[5]_repN_alias
    SLICE_X12Y134        LUT6 (Prop_lut6_I5_O)        0.124    18.888 r  codecInterface/outSampleShifter.sample[14]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    18.888    codecInterface/p_2_in[14]
    SLICE_X12Y134        FDRE                                         r  codecInterface/outSampleShifter.sample_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.609    14.950    codecInterface/clk_IBUF_BUFG
    SLICE_X12Y134        FDRE                                         r  codecInterface/outSampleShifter.sample_reg[14]/C
                         clock pessimism              0.267    15.217    
                         clock uncertainty           -0.035    15.182    
    SLICE_X12Y134        FDRE (Setup_fdre_C_D)        0.079    15.261    codecInterface/outSampleShifter.sample_reg[14]
  -------------------------------------------------------------------
                         required time                         15.261    
                         arrival time                         -18.888    
  -------------------------------------------------------------------
                         slack                                 -3.628    

Slack (VIOLATED) :        -3.616ns  (required time - arrival time)
  Source:                 rightFilter/acc0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codecInterface/outSampleShifter.sample_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        13.486ns  (logic 11.021ns (81.721%)  route 2.465ns (18.279%))
  Logic Levels:           6  (DSP48E1=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.823     5.344    rightFilter/clk_IBUF_BUFG
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_CLK_P[29])
                                                      3.813     9.157 r  rightFilter/acc0/P[29]
                         net (fo=19, routed)          1.043    10.200    rightFilter/acc0_n_76
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_C[47]_PCOUT[47])
                                                      2.016    12.216 r  rightFilter/acc/PCOUT[47]
                         net (fo=1, routed)           0.002    12.218    rightFilter/acc_n_106
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.931 r  rightFilter/acc__0/PCOUT[47]
                         net (fo=1, routed)           0.056    13.987    rightFilter/acc__0_n_106
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    15.700 r  rightFilter/acc__1/PCOUT[47]
                         net (fo=1, routed)           0.002    15.702    rightFilter/acc__1_n_106
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    17.220 r  rightFilter/acc__2/P[21]
                         net (fo=4, routed)           0.929    18.149    leftFilter/P[7]
    SLICE_X15Y134        LUT5 (Prop_lut5_I4_O)        0.124    18.273 r  leftFilter/outSampleShifter.sample[16]_i_2_comp_3/O
                         net (fo=1, routed)           0.433    18.706    codecInterface/p_0_in[7]
    SLICE_X15Y134        LUT6 (Prop_lut6_I4_O)        0.124    18.830 r  codecInterface/outSampleShifter.sample[15]_i_1_comp/O
                         net (fo=1, routed)           0.000    18.830    codecInterface/p_2_in[15]
    SLICE_X15Y134        FDRE                                         r  codecInterface/outSampleShifter.sample_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.609    14.950    codecInterface/clk_IBUF_BUFG
    SLICE_X15Y134        FDRE                                         r  codecInterface/outSampleShifter.sample_reg[15]/C
                         clock pessimism              0.267    15.217    
                         clock uncertainty           -0.035    15.182    
    SLICE_X15Y134        FDRE (Setup_fdre_C_D)        0.032    15.214    codecInterface/outSampleShifter.sample_reg[15]
  -------------------------------------------------------------------
                         required time                         15.214    
                         arrival time                         -18.830    
  -------------------------------------------------------------------
                         slack                                 -3.616    

Slack (VIOLATED) :        -3.614ns  (required time - arrival time)
  Source:                 rightFilter/acc0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codecInterface/outSampleShifter.sample_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        13.536ns  (logic 11.021ns (81.421%)  route 2.515ns (18.579%))
  Logic Levels:           6  (DSP48E1=4 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 14.953 - 10.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.823     5.344    rightFilter/clk_IBUF_BUFG
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_CLK_P[29])
                                                      3.813     9.157 r  rightFilter/acc0/P[29]
                         net (fo=19, routed)          1.043    10.200    rightFilter/acc0_n_76
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_C[47]_PCOUT[47])
                                                      2.016    12.216 r  rightFilter/acc/PCOUT[47]
                         net (fo=1, routed)           0.002    12.218    rightFilter/acc_n_106
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.931 r  rightFilter/acc__0/PCOUT[47]
                         net (fo=1, routed)           0.056    13.987    rightFilter/acc__0_n_106
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    15.700 r  rightFilter/acc__1/PCOUT[47]
                         net (fo=1, routed)           0.002    15.702    rightFilter/acc__1_n_106
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    17.220 r  rightFilter/acc__2/P[16]
                         net (fo=4, routed)           0.992    18.212    leftFilter/P[2]
    SLICE_X15Y137        LUT6 (Prop_lut6_I4_O)        0.124    18.336 r  leftFilter/outSampleShifter.sample[12]_i_2_comp/O
                         net (fo=1, routed)           0.420    18.756    codecInterface/p_0_in[3]_repN_alias
    SLICE_X12Y138        LUT6 (Prop_lut6_I5_O)        0.124    18.880 r  codecInterface/outSampleShifter.sample[11]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    18.880    codecInterface/p_2_in[11]
    SLICE_X12Y138        FDRE                                         r  codecInterface/outSampleShifter.sample_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.612    14.953    codecInterface/clk_IBUF_BUFG
    SLICE_X12Y138        FDRE                                         r  codecInterface/outSampleShifter.sample_reg[11]/C
                         clock pessimism              0.267    15.220    
                         clock uncertainty           -0.035    15.185    
    SLICE_X12Y138        FDRE (Setup_fdre_C_D)        0.081    15.266    codecInterface/outSampleShifter.sample_reg[11]
  -------------------------------------------------------------------
                         required time                         15.266    
                         arrival time                         -18.880    
  -------------------------------------------------------------------
                         slack                                 -3.614    

Slack (VIOLATED) :        -3.599ns  (required time - arrival time)
  Source:                 rightFilter/acc0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codecInterface/outSampleShifter.sample_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        13.517ns  (logic 11.021ns (81.534%)  route 2.496ns (18.466%))
  Logic Levels:           6  (DSP48E1=4 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 14.953 - 10.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.823     5.344    rightFilter/clk_IBUF_BUFG
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_CLK_P[29])
                                                      3.813     9.157 r  rightFilter/acc0/P[29]
                         net (fo=19, routed)          1.043    10.200    rightFilter/acc0_n_76
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_C[47]_PCOUT[47])
                                                      2.016    12.216 r  rightFilter/acc/PCOUT[47]
                         net (fo=1, routed)           0.002    12.218    rightFilter/acc_n_106
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.931 r  rightFilter/acc__0/PCOUT[47]
                         net (fo=1, routed)           0.056    13.987    rightFilter/acc__0_n_106
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    15.700 r  rightFilter/acc__1/PCOUT[47]
                         net (fo=1, routed)           0.002    15.702    rightFilter/acc__1_n_106
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518    17.220 r  rightFilter/acc__2/P[18]
                         net (fo=4, routed)           0.898    18.118    leftFilter/P[4]
    SLICE_X13Y138        LUT6 (Prop_lut6_I5_O)        0.124    18.242 r  leftFilter/outSampleShifter.sample[12]_i_2_comp_3/O
                         net (fo=1, routed)           0.495    18.737    codecInterface/p_0_in[3]
    SLICE_X12Y138        LUT6 (Prop_lut6_I4_O)        0.124    18.861 r  codecInterface/outSampleShifter.sample[12]_i_1_comp_2/O
                         net (fo=1, routed)           0.000    18.861    codecInterface/p_2_in[12]
    SLICE_X12Y138        FDRE                                         r  codecInterface/outSampleShifter.sample_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.612    14.953    codecInterface/clk_IBUF_BUFG
    SLICE_X12Y138        FDRE                                         r  codecInterface/outSampleShifter.sample_reg[12]/C
                         clock pessimism              0.267    15.220    
                         clock uncertainty           -0.035    15.185    
    SLICE_X12Y138        FDRE (Setup_fdre_C_D)        0.077    15.262    codecInterface/outSampleShifter.sample_reg[12]
  -------------------------------------------------------------------
                         required time                         15.262    
                         arrival time                         -18.861    
  -------------------------------------------------------------------
                         slack                                 -3.599    

Slack (VIOLATED) :        -3.588ns  (required time - arrival time)
  Source:                 rightFilter/acc0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codecInterface/outSampleShifter.sample_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        13.455ns  (logic 11.021ns (81.911%)  route 2.434ns (18.089%))
  Logic Levels:           6  (DSP48E1=4 LUT6=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.823     5.344    rightFilter/clk_IBUF_BUFG
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_CLK_P[29])
                                                      3.813     9.157 r  rightFilter/acc0/P[29]
                         net (fo=19, routed)          1.043    10.200    rightFilter/acc0_n_76
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_C[47]_PCOUT[47])
                                                      2.016    12.216 r  rightFilter/acc/PCOUT[47]
                         net (fo=1, routed)           0.002    12.218    rightFilter/acc_n_106
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.931 r  rightFilter/acc__0/PCOUT[47]
                         net (fo=1, routed)           0.056    13.987    rightFilter/acc__0_n_106
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    15.700 r  rightFilter/acc__1/PCOUT[47]
                         net (fo=1, routed)           0.002    15.702    rightFilter/acc__1_n_106
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    17.220 r  rightFilter/acc__2/P[21]
                         net (fo=4, routed)           0.887    18.107    leftFilter/P[7]
    SLICE_X13Y134        LUT6 (Prop_lut6_I5_O)        0.124    18.231 r  leftFilter/outSampleShifter.sample[17]_i_2_comp_1/O
                         net (fo=1, routed)           0.444    18.675    codecInterface/p_0_in[8]
    SLICE_X15Y134        LUT6 (Prop_lut6_I4_O)        0.124    18.799 r  codecInterface/outSampleShifter.sample[16]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    18.799    codecInterface/p_2_in[16]
    SLICE_X15Y134        FDRE                                         r  codecInterface/outSampleShifter.sample_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.609    14.950    codecInterface/clk_IBUF_BUFG
    SLICE_X15Y134        FDRE                                         r  codecInterface/outSampleShifter.sample_reg[16]/C
                         clock pessimism              0.267    15.217    
                         clock uncertainty           -0.035    15.182    
    SLICE_X15Y134        FDRE (Setup_fdre_C_D)        0.029    15.211    codecInterface/outSampleShifter.sample_reg[16]
  -------------------------------------------------------------------
                         required time                         15.211    
                         arrival time                         -18.799    
  -------------------------------------------------------------------
                         slack                                 -3.588    

Slack (VIOLATED) :        -3.551ns  (required time - arrival time)
  Source:                 rightFilter/acc0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codecInterface/outSampleShifter.sample_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        13.423ns  (logic 11.021ns (82.108%)  route 2.402ns (17.892%))
  Logic Levels:           6  (DSP48E1=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.823     5.344    rightFilter/clk_IBUF_BUFG
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_CLK_P[29])
                                                      3.813     9.157 r  rightFilter/acc0/P[29]
                         net (fo=19, routed)          1.043    10.200    rightFilter/acc0_n_76
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_C[47]_PCOUT[47])
                                                      2.016    12.216 r  rightFilter/acc/PCOUT[47]
                         net (fo=1, routed)           0.002    12.218    rightFilter/acc_n_106
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.931 r  rightFilter/acc__0/PCOUT[47]
                         net (fo=1, routed)           0.056    13.987    rightFilter/acc__0_n_106
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    15.700 r  rightFilter/acc__1/PCOUT[47]
                         net (fo=1, routed)           0.002    15.702    rightFilter/acc__1_n_106
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[25])
                                                      1.518    17.220 r  rightFilter/acc__2/P[25]
                         net (fo=4, routed)           0.887    18.107    leftFilter/P[11]
    SLICE_X13Y134        LUT5 (Prop_lut5_I4_O)        0.124    18.231 r  leftFilter/outSampleShifter.sample[20]_i_2_comp_3/O
                         net (fo=1, routed)           0.411    18.642    codecInterface/p_0_in[11]_repN_alias
    SLICE_X15Y135        LUT6 (Prop_lut6_I4_O)        0.124    18.766 r  codecInterface/outSampleShifter.sample[19]_i_1_comp/O
                         net (fo=1, routed)           0.000    18.766    codecInterface/p_2_in[19]
    SLICE_X15Y135        FDRE                                         r  codecInterface/outSampleShifter.sample_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.610    14.951    codecInterface/clk_IBUF_BUFG
    SLICE_X15Y135        FDRE                                         r  codecInterface/outSampleShifter.sample_reg[19]/C
                         clock pessimism              0.267    15.218    
                         clock uncertainty           -0.035    15.183    
    SLICE_X15Y135        FDRE (Setup_fdre_C_D)        0.032    15.215    codecInterface/outSampleShifter.sample_reg[19]
  -------------------------------------------------------------------
                         required time                         15.215    
                         arrival time                         -18.766    
  -------------------------------------------------------------------
                         slack                                 -3.551    

Slack (VIOLATED) :        -3.544ns  (required time - arrival time)
  Source:                 rightFilter/acc0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codecInterface/outSampleShifter.sample_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        13.414ns  (logic 11.021ns (82.162%)  route 2.393ns (17.838%))
  Logic Levels:           6  (DSP48E1=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.823     5.344    rightFilter/clk_IBUF_BUFG
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_CLK_P[29])
                                                      3.813     9.157 r  rightFilter/acc0/P[29]
                         net (fo=19, routed)          1.043    10.200    rightFilter/acc0_n_76
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_C[47]_PCOUT[47])
                                                      2.016    12.216 r  rightFilter/acc/PCOUT[47]
                         net (fo=1, routed)           0.002    12.218    rightFilter/acc_n_106
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.931 r  rightFilter/acc__0/PCOUT[47]
                         net (fo=1, routed)           0.056    13.987    rightFilter/acc__0_n_106
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    15.700 r  rightFilter/acc__1/PCOUT[47]
                         net (fo=1, routed)           0.002    15.702    rightFilter/acc__1_n_106
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[24])
                                                      1.518    17.220 r  rightFilter/acc__2/P[24]
                         net (fo=4, routed)           0.880    18.100    leftFilter/P[10]
    SLICE_X13Y134        LUT5 (Prop_lut5_I4_O)        0.124    18.224 r  leftFilter/outSampleShifter.sample[19]_i_2_comp_3/O
                         net (fo=1, routed)           0.409    18.633    codecInterface/p_0_in[10]
    SLICE_X15Y135        LUT6 (Prop_lut6_I4_O)        0.124    18.757 r  codecInterface/outSampleShifter.sample[18]_i_1_comp/O
                         net (fo=1, routed)           0.000    18.757    codecInterface/p_2_in[18]
    SLICE_X15Y135        FDRE                                         r  codecInterface/outSampleShifter.sample_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.610    14.951    codecInterface/clk_IBUF_BUFG
    SLICE_X15Y135        FDRE                                         r  codecInterface/outSampleShifter.sample_reg[18]/C
                         clock pessimism              0.267    15.218    
                         clock uncertainty           -0.035    15.183    
    SLICE_X15Y135        FDRE (Setup_fdre_C_D)        0.031    15.214    codecInterface/outSampleShifter.sample_reg[18]
  -------------------------------------------------------------------
                         required time                         15.214    
                         arrival time                         -18.757    
  -------------------------------------------------------------------
                         slack                                 -3.544    

Slack (VIOLATED) :        -3.498ns  (required time - arrival time)
  Source:                 leftFilter/acc0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codecInterface/outSampleShifter.sample_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        13.372ns  (logic 11.021ns (82.420%)  route 2.351ns (17.580%))
  Logic Levels:           6  (DSP48E1=4 LUT6=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.820     5.341    leftFilter/clk_IBUF_BUFG
    DSP48_X0Y52          DSP48E1                                      r  leftFilter/acc0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y52          DSP48E1 (Prop_dsp48e1_CLK_P[29])
                                                      3.813     9.154 r  leftFilter/acc0/P[29]
                         net (fo=19, routed)          0.913    10.066    leftFilter/acc0_n_76
    DSP48_X0Y53          DSP48E1 (Prop_dsp48e1_C[38]_PCOUT[47])
                                                      2.016    12.082 r  leftFilter/acc/PCOUT[47]
                         net (fo=1, routed)           0.002    12.084    leftFilter/acc_n_106
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    13.797 r  leftFilter/acc__0/PCOUT[47]
                         net (fo=1, routed)           0.002    13.799    leftFilter/acc__0_n_106
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    15.512 r  leftFilter/acc__1/PCOUT[47]
                         net (fo=1, routed)           0.002    15.514    leftFilter/acc__1_n_106
    DSP48_X0Y56          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[28])
                                                      1.518    17.032 r  leftFilter/acc__2/P[28]
                         net (fo=4, routed)           0.851    17.883    leftFilter/outLeftSample[14]
    SLICE_X10Y135        LUT6 (Prop_lut6_I5_O)        0.124    18.007 r  leftFilter/outSampleShifter.sample[23]_i_5_comp_2/O
                         net (fo=1, routed)           0.581    18.589    codecInterface/p_0_in[15]
    SLICE_X9Y135         LUT6 (Prop_lut6_I3_O)        0.124    18.713 r  codecInterface/outSampleShifter.sample[23]_i_2_comp_2/O
                         net (fo=1, routed)           0.000    18.713    codecInterface/p_2_in[23]
    SLICE_X9Y135         FDRE                                         r  codecInterface/outSampleShifter.sample_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.610    14.951    codecInterface/clk_IBUF_BUFG
    SLICE_X9Y135         FDRE                                         r  codecInterface/outSampleShifter.sample_reg[23]/C
                         clock pessimism              0.267    15.218    
                         clock uncertainty           -0.035    15.183    
    SLICE_X9Y135         FDRE (Setup_fdre_C_D)        0.032    15.215    codecInterface/outSampleShifter.sample_reg[23]
  -------------------------------------------------------------------
                         required time                         15.215    
                         arrival time                         -18.713    
  -------------------------------------------------------------------
                         slack                                 -3.498    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 codecInterface/inSampleShifter.sample_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codecInterface/inSampleShifter.sample_reg[6]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.665     1.549    codecInterface/clk_IBUF_BUFG
    SLICE_X0Y128         FDRE                                         r  codecInterface/inSampleShifter.sample_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  codecInterface/inSampleShifter.sample_reg[0]/Q
                         net (fo=1, routed)           0.103     1.792    codecInterface/inSampleShifter.sample_reg_n_0_[0]
    SLICE_X2Y129         SRL16E                                       r  codecInterface/inSampleShifter.sample_reg[6]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.939     2.067    codecInterface/clk_IBUF_BUFG
    SLICE_X2Y129         SRL16E                                       r  codecInterface/inSampleShifter.sample_reg[6]_srl6/CLK
                         clock pessimism             -0.503     1.564    
    SLICE_X2Y129         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.681    codecInterface/inSampleShifter.sample_reg[6]_srl6
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 codecInterface/inSampleShifter.sample_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codecInterface/inSampleShifter.sample_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.666     1.550    codecInterface/clk_IBUF_BUFG
    SLICE_X3Y129         FDRE                                         r  codecInterface/inSampleShifter.sample_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y129         FDRE (Prop_fdre_C_Q)         0.141     1.691 r  codecInterface/inSampleShifter.sample_reg[8]/Q
                         net (fo=3, routed)           0.068     1.759    codecInterface/sample[8]
    SLICE_X3Y129         FDRE                                         r  codecInterface/inSampleShifter.sample_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.939     2.067    codecInterface/clk_IBUF_BUFG
    SLICE_X3Y129         FDRE                                         r  codecInterface/inSampleShifter.sample_reg[9]/C
                         clock pessimism             -0.517     1.550    
    SLICE_X3Y129         FDRE (Hold_fdre_C_D)         0.078     1.628    codecInterface/inSampleShifter.sample_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 leftFilter/x_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leftFilter/acc__1/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.766%)  route 0.189ns (57.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.136ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.643     1.527    leftFilter/clk_IBUF_BUFG
    SLICE_X11Y137        FDRE                                         r  leftFilter/x_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y137        FDRE (Prop_fdre_C_Q)         0.141     1.668 r  leftFilter/x_reg[0][11]/Q
                         net (fo=1, routed)           0.189     1.856    leftFilter/x_reg[0]_0[11]
    DSP48_X0Y55          DSP48E1                                      r  leftFilter/acc__1/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.009     2.136    leftFilter/clk_IBUF_BUFG
    DSP48_X0Y55          DSP48E1                                      r  leftFilter/acc__1/CLK
                         clock pessimism             -0.503     1.633    
    DSP48_X0Y55          DSP48E1 (Hold_dsp48e1_CLK_A[11])
                                                      0.066     1.699    leftFilter/acc__1
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 leftFilter/x_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leftFilter/acc__1/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.636%)  route 0.190ns (57.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.136ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.643     1.527    leftFilter/clk_IBUF_BUFG
    SLICE_X11Y137        FDRE                                         r  leftFilter/x_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y137        FDRE (Prop_fdre_C_Q)         0.141     1.668 r  leftFilter/x_reg[0][8]/Q
                         net (fo=1, routed)           0.190     1.857    leftFilter/x_reg[0]_0[8]
    DSP48_X0Y55          DSP48E1                                      r  leftFilter/acc__1/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.009     2.136    leftFilter/clk_IBUF_BUFG
    DSP48_X0Y55          DSP48E1                                      r  leftFilter/acc__1/CLK
                         clock pessimism             -0.503     1.633    
    DSP48_X0Y55          DSP48E1 (Hold_dsp48e1_CLK_A[8])
                                                      0.066     1.699    leftFilter/acc__1
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 leftFilter/x_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leftFilter/acc__1/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.636%)  route 0.190ns (57.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.136ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.644     1.528    leftFilter/clk_IBUF_BUFG
    SLICE_X11Y138        FDRE                                         r  leftFilter/x_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y138        FDRE (Prop_fdre_C_Q)         0.141     1.669 r  leftFilter/x_reg[0][13]/Q
                         net (fo=1, routed)           0.190     1.858    leftFilter/x_reg[0]_0[13]
    DSP48_X0Y55          DSP48E1                                      r  leftFilter/acc__1/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.009     2.136    leftFilter/clk_IBUF_BUFG
    DSP48_X0Y55          DSP48E1                                      r  leftFilter/acc__1/CLK
                         clock pessimism             -0.503     1.633    
    DSP48_X0Y55          DSP48E1 (Hold_dsp48e1_CLK_A[13])
                                                      0.066     1.699    leftFilter/acc__1
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 rightFilter/x_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rightFilter/acc__1/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.893%)  route 0.212ns (60.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.636     1.520    rightFilter/clk_IBUF_BUFG
    SLICE_X13Y127        FDRE                                         r  rightFilter/x_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y127        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  rightFilter/x_reg[0][11]/Q
                         net (fo=1, routed)           0.212     1.873    rightFilter/x_reg[0]_0[11]
    DSP48_X0Y50          DSP48E1                                      r  rightFilter/acc__1/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.996     2.123    rightFilter/clk_IBUF_BUFG
    DSP48_X0Y50          DSP48E1                                      r  rightFilter/acc__1/CLK
                         clock pessimism             -0.482     1.641    
    DSP48_X0Y50          DSP48E1 (Hold_dsp48e1_CLK_A[11])
                                                      0.066     1.707    rightFilter/acc__1
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 rightFilter/x_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rightFilter/acc__1/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.893%)  route 0.212ns (60.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.636     1.520    rightFilter/clk_IBUF_BUFG
    SLICE_X13Y127        FDRE                                         r  rightFilter/x_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y127        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  rightFilter/x_reg[0][9]/Q
                         net (fo=1, routed)           0.212     1.873    rightFilter/x_reg[0]_0[9]
    DSP48_X0Y50          DSP48E1                                      r  rightFilter/acc__1/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.996     2.123    rightFilter/clk_IBUF_BUFG
    DSP48_X0Y50          DSP48E1                                      r  rightFilter/acc__1/CLK
                         clock pessimism             -0.482     1.641    
    DSP48_X0Y50          DSP48E1 (Hold_dsp48e1_CLK_A[9])
                                                      0.066     1.707    rightFilter/acc__1
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 codecInterface/inSample_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rightFilter/x_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.164ns (72.469%)  route 0.062ns (27.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.636     1.520    codecInterface/clk_IBUF_BUFG
    SLICE_X10Y128        FDRE                                         r  codecInterface/inSample_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y128        FDRE (Prop_fdre_C_Q)         0.164     1.684 r  codecInterface/inSample_reg[14]/Q
                         net (fo=5, routed)           0.062     1.746    rightFilter/x_reg[0][15]_0[14]
    SLICE_X11Y128        FDRE                                         r  rightFilter/x_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.909     2.037    rightFilter/clk_IBUF_BUFG
    SLICE_X11Y128        FDRE                                         r  rightFilter/x_reg[0][14]/C
                         clock pessimism             -0.504     1.533    
    SLICE_X11Y128        FDRE (Hold_fdre_C_D)         0.047     1.580    rightFilter/x_reg[0][14]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 rightFilter/x_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rightFilter/acc__1/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.498%)  route 0.189ns (53.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.634     1.518    rightFilter/clk_IBUF_BUFG
    SLICE_X10Y126        FDRE                                         r  rightFilter/x_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y126        FDRE (Prop_fdre_C_Q)         0.164     1.682 r  rightFilter/x_reg[0][7]/Q
                         net (fo=1, routed)           0.189     1.870    rightFilter/x_reg[0]_0[7]
    DSP48_X0Y50          DSP48E1                                      r  rightFilter/acc__1/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.996     2.123    rightFilter/clk_IBUF_BUFG
    DSP48_X0Y50          DSP48E1                                      r  rightFilter/acc__1/CLK
                         clock pessimism             -0.503     1.620    
    DSP48_X0Y50          DSP48E1 (Hold_dsp48e1_CLK_A[7])
                                                      0.066     1.686    rightFilter/acc__1
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 rightFilter/x_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rightFilter/acc__1/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.702%)  route 0.211ns (56.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.634     1.518    rightFilter/clk_IBUF_BUFG
    SLICE_X12Y126        FDRE                                         r  rightFilter/x_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y126        FDRE (Prop_fdre_C_Q)         0.164     1.682 r  rightFilter/x_reg[0][4]/Q
                         net (fo=1, routed)           0.211     1.893    rightFilter/x_reg[0]_0[4]
    DSP48_X0Y50          DSP48E1                                      r  rightFilter/acc__1/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.996     2.123    rightFilter/clk_IBUF_BUFG
    DSP48_X0Y50          DSP48E1                                      r  rightFilter/acc__1/CLK
                         clock pessimism             -0.482     1.641    
    DSP48_X0Y50          DSP48E1 (Hold_dsp48e1_CLK_A[4])
                                                      0.066     1.707    rightFilter/acc__1
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysClk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y53    leftFilter/acc/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y55    leftFilter/acc__1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y56    leftFilter/acc__2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y48    rightFilter/acc/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y50    rightFilter/acc__1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y51    rightFilter/acc__2/CLK
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y138  sample_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y136  sample_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X13Y137  sample_reg[11]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X2Y129   codecInterface/inSampleShifter.sample_reg[6]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X2Y129   codecInterface/inSampleShifter.sample_reg[6]_srl6/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y138  sample_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y138  sample_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X14Y136  sample_reg[10]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X14Y136  sample_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X13Y137  sample_reg[11]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X13Y137  sample_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X13Y138  sample_reg[12]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X13Y138  sample_reg[12]/C
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X2Y129   codecInterface/inSampleShifter.sample_reg[6]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X2Y129   codecInterface/inSampleShifter.sample_reg[6]_srl6/CLK
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y138  sample_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y138  sample_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X14Y136  sample_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X14Y136  sample_reg[10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X13Y137  sample_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X13Y137  sample_reg[11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X13Y138  sample_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X13Y138  sample_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sysClk
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 codecInterface/outSampleShifter.sample_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdti
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.333ns  (logic 3.959ns (62.515%)  route 2.374ns (37.485%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.735     5.256    codecInterface/clk_IBUF_BUFG
    SLICE_X9Y135         FDRE                                         r  codecInterface/outSampleShifter.sample_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y135         FDRE (Prop_fdre_C_Q)         0.456     5.712 r  codecInterface/outSampleShifter.sample_reg[23]/Q
                         net (fo=1, routed)           2.374     8.086    sdti_OBUF
    B16                  OBUF (Prop_obuf_I_O)         3.503    11.589 r  sdti_OBUF_inst/O
                         net (fo=0)                   0.000    11.589    sdti
    B16                                                               r  sdti (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lrckDA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.216ns  (logic 4.157ns (66.880%)  route 2.059ns (33.120%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.800     5.321    codecInterface/clk_IBUF_BUFG
    SLICE_X2Y132         FDRE                                         r  codecInterface/clkGen_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDRE (Prop_fdre_C_Q)         0.478     5.799 r  codecInterface/clkGen_reg[8]/Q
                         net (fo=30, routed)          2.059     7.858    lrckDA_OBUF
    A17                  OBUF (Prop_obuf_I_O)         3.679    11.537 r  lrckDA_OBUF_inst/O
                         net (fo=0)                   0.000    11.537    lrckDA
    A17                                                               r  lrckDA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lrckAD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.072ns  (logic 4.161ns (68.518%)  route 1.912ns (31.482%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.800     5.321    codecInterface/clk_IBUF_BUFG
    SLICE_X2Y132         FDRE                                         r  codecInterface/clkGen_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDRE (Prop_fdre_C_Q)         0.478     5.799 r  codecInterface/clkGen_reg[8]/Q
                         net (fo=30, routed)          1.912     7.711    lrckDA_OBUF
    A16                  OBUF (Prop_obuf_I_O)         3.683    11.394 r  lrckAD_OBUF_inst/O
                         net (fo=0)                   0.000    11.394    lrckAD
    A16                                                               r  lrckAD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclkDA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.053ns  (logic 4.023ns (66.460%)  route 2.030ns (33.540%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.801     5.322    codecInterface/clk_IBUF_BUFG
    SLICE_X2Y133         FDRE                                         r  codecInterface/clkGen_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.518     5.840 r  codecInterface/clkGen_reg[2]/Q
                         net (fo=9, routed)           2.030     7.870    sclkDA_OBUF
    C15                  OBUF (Prop_obuf_I_O)         3.505    11.375 r  sclkDA_OBUF_inst/O
                         net (fo=0)                   0.000    11.375    sclkDA
    C15                                                               r  sclkDA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mclkDA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.000ns  (logic 3.959ns (65.978%)  route 2.041ns (34.022%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.800     5.321    codecInterface/clk_IBUF_BUFG
    SLICE_X0Y132         FDRE                                         r  codecInterface/clkGen_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y132         FDRE (Prop_fdre_C_Q)         0.456     5.777 r  codecInterface/clkGen_reg[0]/Q
                         net (fo=11, routed)          2.041     7.819    mclkDA_OBUF
    A15                  OBUF (Prop_obuf_I_O)         3.503    11.322 r  mclkDA_OBUF_inst/O
                         net (fo=0)                   0.000    11.322    mclkDA
    A15                                                               r  mclkDA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclkAD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.934ns  (logic 4.043ns (68.130%)  route 1.891ns (31.870%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.801     5.322    codecInterface/clk_IBUF_BUFG
    SLICE_X2Y133         FDRE                                         r  codecInterface/clkGen_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.518     5.840 r  codecInterface/clkGen_reg[2]/Q
                         net (fo=9, routed)           1.891     7.731    sclkDA_OBUF
    B15                  OBUF (Prop_obuf_I_O)         3.525    11.256 r  sclkAD_OBUF_inst/O
                         net (fo=0)                   0.000    11.256    sclkAD
    B15                                                               r  sclkAD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mclkAD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.877ns  (logic 3.976ns (67.648%)  route 1.901ns (32.352%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.800     5.321    codecInterface/clk_IBUF_BUFG
    SLICE_X0Y132         FDRE                                         r  codecInterface/clkGen_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y132         FDRE (Prop_fdre_C_Q)         0.456     5.777 r  codecInterface/clkGen_reg[0]/Q
                         net (fo=11, routed)          1.901     7.679    mclkDA_OBUF
    A14                  OBUF (Prop_obuf_I_O)         3.520    11.199 r  mclkAD_OBUF_inst/O
                         net (fo=0)                   0.000    11.199    mclkAD
    A14                                                               r  mclkAD (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 codecInterface/clkGen_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mclkAD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.823ns  (logic 1.362ns (74.692%)  route 0.461ns (25.308%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.669     1.553    codecInterface/clk_IBUF_BUFG
    SLICE_X0Y132         FDRE                                         r  codecInterface/clkGen_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y132         FDRE (Prop_fdre_C_Q)         0.141     1.694 r  codecInterface/clkGen_reg[0]/Q
                         net (fo=11, routed)          0.461     2.155    mclkDA_OBUF
    A14                  OBUF (Prop_obuf_I_O)         1.221     3.376 r  mclkAD_OBUF_inst/O
                         net (fo=0)                   0.000     3.376    mclkAD
    A14                                                               r  mclkAD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclkAD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.827ns  (logic 1.390ns (76.071%)  route 0.437ns (23.929%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.670     1.554    codecInterface/clk_IBUF_BUFG
    SLICE_X2Y133         FDRE                                         r  codecInterface/clkGen_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.164     1.718 r  codecInterface/clkGen_reg[2]/Q
                         net (fo=9, routed)           0.437     2.155    sclkDA_OBUF
    B15                  OBUF (Prop_obuf_I_O)         1.226     3.380 r  sclkAD_OBUF_inst/O
                         net (fo=0)                   0.000     3.380    sclkAD
    B15                                                               r  sclkAD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mclkDA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.860ns  (logic 1.345ns (72.334%)  route 0.514ns (27.666%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.669     1.553    codecInterface/clk_IBUF_BUFG
    SLICE_X0Y132         FDRE                                         r  codecInterface/clkGen_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y132         FDRE (Prop_fdre_C_Q)         0.141     1.694 r  codecInterface/clkGen_reg[0]/Q
                         net (fo=11, routed)          0.514     2.208    mclkDA_OBUF
    A15                  OBUF (Prop_obuf_I_O)         1.204     3.412 r  mclkDA_OBUF_inst/O
                         net (fo=0)                   0.000     3.412    mclkDA
    A15                                                               r  mclkDA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclkDA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.860ns  (logic 1.370ns (73.649%)  route 0.490ns (26.351%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.670     1.554    codecInterface/clk_IBUF_BUFG
    SLICE_X2Y133         FDRE                                         r  codecInterface/clkGen_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.164     1.718 r  codecInterface/clkGen_reg[2]/Q
                         net (fo=9, routed)           0.490     2.208    sclkDA_OBUF
    C15                  OBUF (Prop_obuf_I_O)         1.206     3.414 r  sclkDA_OBUF_inst/O
                         net (fo=0)                   0.000     3.414    sclkDA
    C15                                                               r  sclkDA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lrckAD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.873ns  (logic 1.414ns (75.503%)  route 0.459ns (24.497%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.669     1.553    codecInterface/clk_IBUF_BUFG
    SLICE_X2Y132         FDRE                                         r  codecInterface/clkGen_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDRE (Prop_fdre_C_Q)         0.148     1.701 r  codecInterface/clkGen_reg[8]/Q
                         net (fo=30, routed)          0.459     2.159    lrckDA_OBUF
    A16                  OBUF (Prop_obuf_I_O)         1.266     3.425 r  lrckAD_OBUF_inst/O
                         net (fo=0)                   0.000     3.425    lrckAD
    A16                                                               r  lrckAD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lrckDA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.917ns  (logic 1.410ns (73.571%)  route 0.507ns (26.429%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.669     1.553    codecInterface/clk_IBUF_BUFG
    SLICE_X2Y132         FDRE                                         r  codecInterface/clkGen_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDRE (Prop_fdre_C_Q)         0.148     1.701 r  codecInterface/clkGen_reg[8]/Q
                         net (fo=30, routed)          0.507     2.207    lrckDA_OBUF
    A17                  OBUF (Prop_obuf_I_O)         1.262     3.469 r  lrckDA_OBUF_inst/O
                         net (fo=0)                   0.000     3.469    lrckDA
    A17                                                               r  lrckDA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/outSampleShifter.sample_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdti
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.039ns  (logic 1.345ns (65.971%)  route 0.694ns (34.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.642     1.526    codecInterface/clk_IBUF_BUFG
    SLICE_X9Y135         FDRE                                         r  codecInterface/outSampleShifter.sample_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y135         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  codecInterface/outSampleShifter.sample_reg[23]/Q
                         net (fo=1, routed)           0.694     2.361    sdti_OBUF
    B16                  OBUF (Prop_obuf_I_O)         1.204     3.565 r  sdti_OBUF_inst/O
                         net (fo=0)                   0.000     3.565    sdti
    B16                                                               r  sdti (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sysClk

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 filterOn
                            (input port)
  Destination:            filterOnSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.890ns  (logic 1.453ns (24.666%)  route 4.437ns (75.334%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.951ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  filterOn (IN)
                         net (fo=0)                   0.000     0.000    filterOn
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  filterOn_IBUF_inst/O
                         net (fo=1, routed)           4.437     5.890    filterOnSynchronizer/D[0]
    SLICE_X14Y135        FDRE                                         r  filterOnSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.610     4.951    filterOnSynchronizer/clk_IBUF_BUFG
    SLICE_X14Y135        FDRE                                         r  filterOnSynchronizer/aux_reg[0]/C

Slack:                    inf
  Source:                 sdto
                            (input port)
  Destination:            codecInterface/inSampleShifter.sample_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.559ns  (logic 1.437ns (56.173%)  route 1.121ns (43.827%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C16                                               0.000     0.000 r  sdto (IN)
                         net (fo=0)                   0.000     0.000    sdto
    C16                  IBUF (Prop_ibuf_I_O)         1.437     1.437 r  sdto_IBUF_inst/O
                         net (fo=1, routed)           1.121     2.559    codecInterface/sdto_IBUF
    SLICE_X0Y128         FDRE                                         r  codecInterface/inSampleShifter.sample_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.671     5.012    codecInterface/clk_IBUF_BUFG
    SLICE_X0Y128         FDRE                                         r  codecInterface/inSampleShifter.sample_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sdto
                            (input port)
  Destination:            codecInterface/inSampleShifter.sample_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.665ns  (logic 0.206ns (30.920%)  route 0.459ns (69.080%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C16                                               0.000     0.000 r  sdto (IN)
                         net (fo=0)                   0.000     0.000    sdto
    C16                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  sdto_IBUF_inst/O
                         net (fo=1, routed)           0.459     0.665    codecInterface/sdto_IBUF
    SLICE_X0Y128         FDRE                                         r  codecInterface/inSampleShifter.sample_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.938     2.066    codecInterface/clk_IBUF_BUFG
    SLICE_X0Y128         FDRE                                         r  codecInterface/inSampleShifter.sample_reg[0]/C

Slack:                    inf
  Source:                 filterOn
                            (input port)
  Destination:            filterOnSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.045ns  (logic 0.221ns (10.804%)  route 1.824ns (89.196%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  filterOn (IN)
                         net (fo=0)                   0.000     0.000    filterOn
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  filterOn_IBUF_inst/O
                         net (fo=1, routed)           1.824     2.045    filterOnSynchronizer/D[0]
    SLICE_X14Y135        FDRE                                         r  filterOnSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.915     2.043    filterOnSynchronizer/clk_IBUF_BUFG
    SLICE_X14Y135        FDRE                                         r  filterOnSynchronizer/aux_reg[0]/C





