#LyX 1.6.10 created this file. For more info see http://www.lyx.org/
\lyxformat 345
\begin_document
\begin_header
\textclass article
\begin_preamble
\makeatother
\end_preamble
\use_default_options false
\language english
\inputencoding latin9
\font_roman lmodern
\font_sans lmss
\font_typewriter courier
\font_default_family rmdefault
\font_sc false
\font_osf false
\font_sf_scale 100
\font_tt_scale 100

\graphics default
\paperfontsize default
\spacing onehalf
\use_hyperref false
\papersize default
\use_geometry true
\use_amsmath 1
\use_esint 1
\cite_engine basic
\use_bibtopic false
\paperorientation portrait
\leftmargin 2cm
\topmargin 2cm
\rightmargin 2cm
\bottommargin 2cm
\headheight 0cm
\headsep 0cm
\footskip 0cm
\secnumdepth 3
\tocdepth 3
\paragraph_separation skip
\defskip smallskip
\quotes_language english
\papercolumns 1
\papersides 1
\paperpagestyle empty
\tracking_changes false
\output_changes false
\author "" 
\author "" 
\end_header

\begin_body

\begin_layout Title

\series bold
psi46test at DESY
\end_layout

\begin_layout Author
Daniel Pitzl, Claudia Seitz, DESY
\end_layout

\begin_layout Date
23.6.2014
\end_layout

\begin_layout Section
Introduction
\end_layout

\begin_layout Standard
psi46test is C++ code to test CMS pixel readout chips (ROCs) from a PC via
 USB and a pixel test board.
 It was developed by Beat Meier at PSI since 2006 to test analog psi46 ROCs
 with analog ATB test boards.
 Functions for digital psi46dig ROCs were added since 2012 and support for
 digital DTB test boards started in 2013.
 The code was developed under Windows but as plain C++ code without a graphical
 user interface it was always running under Linux or on Macintosh as well.
 The PSI code is available from git (
\family typewriter
git clone https://github.com/psi46/psi46test.git
\family default
).
\end_layout

\begin_layout Standard
\noindent
The DESY development branched off in March 2014 when DTB FW/SW version 2.0
 appeared.
 The command line interface is kept.
 Output from tests is still written in ASCII format to the log file, but
 in addition ROOT histograms are booked, filled, stored, and displayed in
 a static canvas.
 The code is extended with higher level tests for optimizing DAC settings.
 The state of the ROC (and the test board) is represented in software.
 dacParamter and trimParameter files can be written in the same format as
 used by psi46expert and pXar.
 Code for the wafer prober at PSI was removed.
 The code is always tied to a specific version of the DTB firmware and software
 (via the RPC remote procedure call mechanism), which can be inspected at
 
\family typewriter
https://github.com/psi46/pixel-dtb-firmware)
\family default
.
 This manual is supposed to document the tests available in the DESY version
 of psi46test.
\end_layout

\begin_layout Subsection
Installation
\end_layout

\begin_layout Standard
Install the usb driver library: 
\family typewriter
libftd2xx.so
\family default
 from 
\family typewriter
http://www.ftdichip.com/index.html
\end_layout

\begin_layout Standard
A ROOT installation is required (and 
\family typewriter
make
\family default
, and a C++ compiler).
\end_layout

\begin_layout Standard
Install git.
 Register at 
\family typewriter
http://github.com
\family default
 (invent a user name and password).
\end_layout

\begin_layout Standard
\noindent

\family typewriter
git clone https://user@github.com/clseitz/Psi46testDesy.git
\end_layout

\begin_layout Standard

\family typewriter
cd Psi46testDesy
\end_layout

\begin_layout Standard
\noindent

\family typewriter
make
\end_layout

\begin_layout Standard
To become a developer (with 
\family typewriter
git push
\family default
 rights) please ask 
\family typewriter
Claudia.Seitz@desy.de
\family default
 to add your git user name.
\end_layout

\begin_layout Subsection
Start
\end_layout

\begin_layout Standard
Connect a DTB via a USB cable to your computer.
\end_layout

\begin_layout Standard

\family typewriter
cd Psi46test
\end_layout

\begin_layout Standard
\noindent

\family typewriter
bin/psi46test d.log
\end_layout

\begin_layout Standard
You should see something like
\end_layout

\begin_layout Standard

\family typewriter
instantiated a CTestboard
\end_layout

\begin_layout Standard

\family typewriter
instatiating an iseg HV supply:
\family default
 (not required)
\end_layout

\begin_layout Standard

\family typewriter
\begin_inset space ~
\end_inset


\begin_inset space ~
\end_inset

unable to open comport: No such file or directory
\end_layout

\begin_layout Standard

\family typewriter
\begin_inset space ~
\end_inset


\begin_inset space ~
\end_inset

Cannot open COM port
\end_layout

\begin_layout Standard

\family typewriter
\begin_inset space ~
\end_inset


\begin_inset space ~
\end_inset

cannot open RS232 port
\family default
 (don't worry)
\end_layout

\begin_layout Standard

\family typewriter
psi46test for DTB V2.2 (4.6.2014)
\end_layout

\begin_layout Standard

\family typewriter
reading psi46test.ini...
 
\end_layout

\begin_layout Standard

\family typewriter
logging to d.log
\end_layout

\begin_layout Standard
(if you get an USB error here that the port cannot be opened on your computer,
 
\family typewriter
exit
\family default
 or 
\family typewriter
Ctrl-c
\family default
 and try
\family typewriter
 .
 initb.sh
\family default
 on Linux)
\end_layout

\begin_layout Standard

\family typewriter
USB opened DTB_WS6MP2
\end_layout

\begin_layout Standard

\family typewriter
DTB DTB_WS6MP2 opened
\end_layout

\begin_layout Standard
(if your output stops here, the DTB firmware may be outdated (before 2.0).
 You need a psi46test version compatible with any FW from 1.06 to 1.26 and
 then upgrade dtb_v2.xy.flash to the current version)
\end_layout

\begin_layout Standard

\family typewriter
--- DTB info-------------------------------------
\end_layout

\begin_layout Standard

\family typewriter
Board id: 77
\end_layout

\begin_layout Standard

\family typewriter
HW version: DTB1.2
\end_layout

\begin_layout Standard

\family typewriter
FW version: 2.2
\end_layout

\begin_layout Standard

\family typewriter
SW version: 2.21
\end_layout

\begin_layout Standard

\family typewriter
USB id: DTB_WS6MP2
\end_layout

\begin_layout Standard

\family typewriter
MAC address: 40D85511804D
\end_layout

\begin_layout Standard

\family typewriter
Hostname: pixelDTB077
\end_layout

\begin_layout Standard

\family typewriter
Comment:
\end_layout

\begin_layout Standard

\family typewriter
-------------------------------------------------
\end_layout

\begin_layout Standard

\family typewriter
PC hash 333290928
\end_layout

\begin_layout Standard

\family typewriter
DTB hash 333290928
\end_layout

\begin_layout Standard

\family typewriter
RPC call hashes of PC and DTB match: 333290928
\end_layout

\begin_layout Standard

\family typewriter
ROOT application...
\end_layout

\begin_layout Standard

\family typewriter
+-cmd commands ----------------------+
\end_layout

\begin_layout Standard

\family typewriter
| help list of commands |
\end_layout

\begin_layout Standard

\family typewriter
| exit exit commander |
\end_layout

\begin_layout Standard

\family typewriter
| quit exit commander |
\end_layout

\begin_layout Standard

\family typewriter
+------------------------------------+
\end_layout

\begin_layout Standard

\family typewriter
gainFile: /home/pitzl/psi/dtb/tst215/phroc-c405-trim30.dat
\end_layout

\begin_layout Standard

\family typewriter
open ROOT window...
\end_layout

\begin_layout Standard

\family typewriter
MyMainFrame...
\end_layout

\begin_layout Standard

\family typewriter
open Canvas...
 
\end_layout

\begin_layout Standard

\family typewriter
> exit
\end_layout

\begin_layout Section
commands
\end_layout

\begin_layout Standard
Commands are defined in 
\family typewriter
cmd.cpp
\family default
.
 To add a command, put the code in a new block 
\family typewriter
CMD_PROC(cmdname){}
\family default
 somewhere in the file and register it in the 
\family typewriter
cmd()
\family default
 section (towards the end) with a help string: 
\family typewriter
CMD_REG( cmdname, "cmdname <argument> explain what it does" )
\family default
.
 No header files are involved.
\end_layout

\begin_layout Standard
Commands may either be entered interactivley at the prompt, or read from
 a file like 
\family typewriter
script/mycmd.roc
\family default
 which gets called from the prompt by giving the file name without the .roc
 extension: 
\family typewriter
> mycmd
\family default
 (the path 
\family typewriter
script/
\family default
 is defined in 
\family typewriter
psi46test.ini
\family default
).
\end_layout

\begin_layout Standard
Commands check for their mandatory arguments and don't execute if they are
 missing or out of range.
 
\family typewriter
help
\family default
 prints a list of commands with their parameters.
\end_layout

\begin_layout Standard
The state of the ROC (DACs, trims, thresholds) is represented in software.
 A test (e.g.
 a DAC scan) is supposed to restore the original state, unless a DAC is
 changed on purpose.
\end_layout

\begin_layout Standard
Commands and measurements are written to the log file.
 This used to be used for offline parsing, processing, and plotting.
 It is still useful for reconstructing the conditions under which a particular
 test in a session was executed.
 Measurements are now also written as 1D and 2D histograms into a ROOT file
 
\family typewriter
Test.root
\family default
, for direct plotting and offline processing.
\end_layout

\begin_layout Subsection
DTB commands
\end_layout

\begin_layout Standard
These commands don't require the presence of a ROC.
 Use them to check the USB connection and the board.
 
\end_layout

\begin_layout Description
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

{
\end_layout

\end_inset


\family typewriter
rpcinfo
\family default

\begin_inset ERT
status collapsed

\begin_layout Plain Layout

}
\end_layout

\end_inset

 prints the list of functions available in the DTB SW via RPC.
 
\end_layout

\begin_layout Description

\family typewriter
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

{
\end_layout

\end_inset

upgrade
\begin_inset space \space{}
\end_inset

dtb_v2.21.flash
\family default

\begin_inset ERT
status collapsed

\begin_layout Plain Layout

}
\end_layout

\end_inset

 load new firmware/software into the FPGA.
 Wait until the LEDs are off.
 Exit psi46test.
 Power cycle the DTB (unplugging the power cable) to make sure that the
 new executable is loaded from EPROM.
 
\end_layout

\begin_layout Description
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

{
\end_layout

\end_inset


\family typewriter
help
\family default

\begin_inset ERT
status collapsed

\begin_layout Plain Layout

}
\end_layout

\end_inset

 prints the list of commands defined in cmd.cpp 
\end_layout

\begin_layout Description
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

{
\end_layout

\end_inset


\family typewriter
info
\family default

\begin_inset ERT
status collapsed

\begin_layout Plain Layout

}
\end_layout

\end_inset

 prints DTB info 
\end_layout

\begin_layout Description
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

{
\end_layout

\end_inset


\family typewriter
version
\family default

\begin_inset ERT
status collapsed

\begin_layout Plain Layout

}
\end_layout

\end_inset

 prints DTB hardware, firmware, and software version numbers 
\end_layout

\begin_layout Description
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

{
\end_layout

\end_inset


\family typewriter
boardid
\family default

\begin_inset ERT
status collapsed

\begin_layout Plain Layout

}
\end_layout

\end_inset

 prints the production serial number 
\end_layout

\begin_layout Description
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

{
\end_layout

\end_inset


\family typewriter
welcome
\family default

\begin_inset ERT
status collapsed

\begin_layout Plain Layout

}
\end_layout

\end_inset

 play the LED startup sequence 
\end_layout

\begin_layout Description
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

{
\end_layout

\end_inset


\family typewriter
setled
\begin_inset space \space{}
\end_inset

bits
\family default

\begin_inset ERT
status collapsed

\begin_layout Plain Layout

}
\end_layout

\end_inset

 play with the four LEDs on the test board (bit pattern: 0 all off, 15 all
 on) 
\end_layout

\begin_layout Description
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

{
\end_layout

\end_inset


\family typewriter
pon
\family default

\begin_inset ERT
status collapsed

\begin_layout Plain Layout

}
\end_layout

\end_inset

 low voltage on 
\end_layout

\begin_layout Description
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

{
\end_layout

\end_inset


\family typewriter
getva
\family default

\begin_inset ERT
status collapsed

\begin_layout Plain Layout

}
\end_layout

\end_inset

 measure the analog supply voltage on the board 
\end_layout

\begin_layout Description
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

{
\end_layout

\end_inset


\family typewriter
getvd
\family default

\begin_inset ERT
status collapsed

\begin_layout Plain Layout

}
\end_layout

\end_inset

 measure the digital supply voltage on the board 
\end_layout

\begin_layout Description
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

{
\end_layout

\end_inset


\family typewriter
va
\begin_inset space \space{}
\end_inset

mV
\family default

\begin_inset ERT
status collapsed

\begin_layout Plain Layout

}
\end_layout

\end_inset

 set the analog supply voltage (range 0 to 3000 mV, 1700 mV is fine) 
\end_layout

\begin_layout Description
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

{
\end_layout

\end_inset


\family typewriter
vd
\begin_inset space \space{}
\end_inset

mV
\family default

\begin_inset ERT
status collapsed

\begin_layout Plain Layout

}
\end_layout

\end_inset

 set the digital supply voltage (range 0 to 3000 mV, 2500 mV is fine) 
\end_layout

\begin_layout Description
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

{
\end_layout

\end_inset


\family typewriter
poff
\family default

\begin_inset ERT
status collapsed

\begin_layout Plain Layout

}
\end_layout

\end_inset

 low voltage off.
 Do this before exiting from psi46test.
 
\end_layout

\begin_layout Description
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

{
\end_layout

\end_inset


\family typewriter
quit
\family default

\begin_inset ERT
status collapsed

\begin_layout Plain Layout

}
\end_layout

\end_inset

 (or 
\family typewriter
exit
\family default
) closes the DTB (and RS232 iseg HV connection, if present), the log and
 ROOT files and ends psi46test.
 
\end_layout

\begin_layout Standard
Rename 
\family typewriter
d.log
\family default
 and/or 
\family typewriter
Test.root
\family default
 if you want to keep them, otherwise they get overwritten with the next
 start of 
\family typewriter
psi46test
\family default
.
\end_layout

\begin_layout Subsection
starting up with a ROC
\end_layout

\begin_layout Standard
Connect a ROC (or module) via adapter board and SCSI cable to the DTB.
 You may also want to connect bias voltage (e.g.
 -150 V) to the red-ringed lemo connector.
\end_layout

\begin_layout Standard
Start again: 
\family typewriter
bin/psi46test c405.log
\family default
 
\end_layout

\begin_layout Description
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

{
\end_layout

\end_inset


\family typewriter
s405
\family default

\begin_inset ERT
status collapsed

\begin_layout Plain Layout

}
\end_layout

\end_inset

 execute start-up commands for a given chip (
\family typewriter
script/s405.roc
\family default
) 
\end_layout

\begin_layout Description
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

{
\end_layout

\end_inset


\family typewriter
getid
\family default

\begin_inset ERT
status collapsed

\begin_layout Plain Layout

}
\end_layout

\end_inset

 measure digital current, should be around 22-28
\begin_inset space \thinspace{}
\end_inset

mA per ROC 
\end_layout

\begin_layout Description
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

{
\end_layout

\end_inset


\family typewriter
getia
\family default

\begin_inset ERT
status collapsed

\begin_layout Plain Layout

}
\end_layout

\end_inset

 measure analog current, should be around 25
\begin_inset space \thinspace{}
\end_inset

mA per ROC.
 If it is around 5
\begin_inset space \thinspace{}
\end_inset

mA the ROC is not properly programmed.
 Inspect the settings in the start script.
 The problem is either here, or the ROC is dead.
 
\end_layout

\begin_layout Description
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

{
\end_layout

\end_inset


\family typewriter
deser160
\family default

\begin_inset ERT
status collapsed

\begin_layout Plain Layout

}
\end_layout

\end_inset

 2D scan of clock phase and 160
\begin_inset space \thinspace{}
\end_inset

MHz deserializer phase (for single ROCs), searching for the proper ROC header
 7FA (hex).
 Sets the new values, if successful.
 
\end_layout

\begin_layout Standard
The following commands elicit a response from the ROC only if it is properly
 set up (
\family typewriter
Vana
\family default
, 
\family typewriter
WBC
\family default
, 
\family typewriter
CalDel
\family default
, 
\family typewriter
VthrComp
\family default
 are the most critical DACs).
 See below for more algorithmic procedures.
 
\end_layout

\begin_layout Description
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

{
\end_layout

\end_inset


\family typewriter
fire
\begin_inset space \space{}
\end_inset

col
\begin_inset space \space{}
\end_inset

row
\begin_inset space \space{}
\end_inset

[nTrig]
\family default

\begin_inset ERT
status collapsed

\begin_layout Plain Layout

}
\end_layout

\end_inset

 pulse one pixel.
 Columns are 0..51, rows are 0..79, default 1 trigger
\end_layout

\begin_layout Description
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

{
\end_layout

\end_inset


\family typewriter
arm
\begin_inset space \space{}
\end_inset

col
\begin_inset space \space{}
\end_inset

row
\family default

\begin_inset ERT
status collapsed

\begin_layout Plain Layout

}
\end_layout

\end_inset

 enable column, un-mask one pixel and prepare it for calibrate pulses
\end_layout

\begin_layout Description
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

{
\end_layout

\end_inset


\family typewriter
arm
\begin_inset space \space{}
\end_inset

col:col
\begin_inset space \space{}
\end_inset

row:row
\family default

\begin_inset ERT
status collapsed

\begin_layout Plain Layout

}
\end_layout

\end_inset

 enable range of columns, un-mask block of pixels and prepare for calibrate
\end_layout

\begin_layout Description
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

{
\end_layout

\end_inset


\family typewriter
single
\family default

\begin_inset ERT
status collapsed

\begin_layout Plain Layout

}
\end_layout

\end_inset

 single calibrate event display (one cycle of reset-calibrate-trigger-token
 or whatever is programmed in the pattern generator)
\end_layout

\begin_layout Description
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

{
\end_layout

\end_inset


\family typewriter
cole
\begin_inset space \space{}
\end_inset

col
\family default

\begin_inset ERT
status collapsed

\begin_layout Plain Layout

}
\end_layout

\end_inset

 enable one column
\end_layout

\begin_layout Description
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

{
\end_layout

\end_inset


\family typewriter
cole
\begin_inset space \space{}
\end_inset

col:col
\family default

\begin_inset ERT
status collapsed

\begin_layout Plain Layout

}
\end_layout

\end_inset

 enable range of columns (e.g.
 
\family typewriter
cole 0:51
\family default
 for all)
\end_layout

\begin_layout Description
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

{
\end_layout

\end_inset


\family typewriter
pixe
\begin_inset space \space{}
\end_inset

col
\begin_inset space \space{}
\end_inset

row
\family default

\begin_inset ERT
status collapsed

\begin_layout Plain Layout

}
\end_layout

\end_inset

 unmask one pixel
\end_layout

\begin_layout Description
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

{
\end_layout

\end_inset


\family typewriter
pixe
\begin_inset space \space{}
\end_inset

col:col
\begin_inset space \space{}
\end_inset

row:row
\family default

\begin_inset ERT
status collapsed

\begin_layout Plain Layout

}
\end_layout

\end_inset

 unmask block of pixels (e.g.
 
\family typewriter
pixe 0:51 0:79
\family default
 for the entire ROC) 
\end_layout

\begin_layout Description
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

{
\end_layout

\end_inset


\family typewriter
cal
\begin_inset space \space{}
\end_inset

col
\begin_inset space \space{}
\end_inset

row
\family default

\begin_inset ERT
status collapsed

\begin_layout Plain Layout

}
\end_layout

\end_inset

 activate one pixel for calibrate 
\end_layout

\begin_layout Description
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

{
\end_layout

\end_inset


\family typewriter
cal
\begin_inset space \space{}
\end_inset

col:col
\begin_inset space \space{}
\end_inset

row:row
\family default

\begin_inset ERT
status collapsed

\begin_layout Plain Layout

}
\end_layout

\end_inset

 activate pixels for calibrate (columns and rows independently, at all intersect
ions of 
\family typewriter
col
\family default
 and 
\family typewriter
row
\family default
)
\end_layout

\begin_layout Description
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

{
\end_layout

\end_inset


\family typewriter
cald
\family default

\begin_inset ERT
status collapsed

\begin_layout Plain Layout

}
\end_layout

\end_inset

 clear calibrate from all pixels 
\end_layout

\begin_layout Description
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

{
\end_layout

\end_inset


\family typewriter
mask
\family default

\begin_inset ERT
status collapsed

\begin_layout Plain Layout

}
\end_layout

\end_inset

 disable all pixels
\end_layout

\begin_layout Description
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

{
\end_layout

\end_inset


\family typewriter
cold
\begin_inset space \space{}
\end_inset

col
\family default

\begin_inset ERT
status collapsed

\begin_layout Plain Layout

}
\end_layout

\end_inset

 disable column
\end_layout

\begin_layout Description
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

{
\end_layout

\end_inset


\family typewriter
pixd
\begin_inset space \space{}
\end_inset

col
\begin_inset space \space{}
\end_inset

row
\family default

\begin_inset ERT
status collapsed

\begin_layout Plain Layout

}
\end_layout

\end_inset

 disable (mask) pixel
\end_layout

\begin_layout Subsection
DAC parameters
\end_layout

\begin_layout Standard
Table 
\begin_inset CommandInset ref
LatexCommand ref
reference "tab:DACparam"

\end_inset

 shows the DAC parameters for psi46digV2.1.
\end_layout

\begin_layout Standard
\begin_inset Float table
wide false
sideways false
status open

\begin_layout Plain Layout
\noindent
\align center
\begin_inset Tabular
<lyxtabular version="3" rows="11" columns="6">
<features>
<column alignment="left" valignment="top" width="0">
<column alignment="left" valignment="top" width="0">
<column alignment="left" valignment="top" width="0">
<column alignment="left" valignment="top" width="0">
<column alignment="left" valignment="top" width="0">
<column alignment="left" valignment="top" width="0">
<row>
<cell alignment="left" valignment="top" topline="true" bottomline="true" leftline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
DAC 
\end_layout

\end_inset
</cell>
<cell alignment="left" valignment="top" topline="true" bottomline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
name 
\end_layout

\end_inset
</cell>
<cell alignment="left" valignment="top" topline="true" bottomline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
range 
\end_layout

\end_inset
</cell>
<cell alignment="left" valignment="top" topline="true" bottomline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
DAC 
\end_layout

\end_inset
</cell>
<cell alignment="left" valignment="top" topline="true" bottomline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
name 
\end_layout

\end_inset
</cell>
<cell alignment="left" valignment="top" topline="true" bottomline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
range
\end_layout

\end_inset
</cell>
</row>
<row>
<cell alignment="left" valignment="top" topline="true" leftline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
1 
\end_layout

\end_inset
</cell>
<cell alignment="left" valignment="top" topline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
Vdig 
\end_layout

\end_inset
</cell>
<cell alignment="left" valignment="top" topline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
0:15
\end_layout

\end_inset
</cell>
<cell alignment="left" valignment="top" topline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
17 
\end_layout

\end_inset
</cell>
<cell alignment="left" valignment="top" topline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
PHOffset 
\end_layout

\end_inset
</cell>
<cell alignment="none" valignment="top" topline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
0:255
\end_layout

\end_inset
</cell>
</row>
<row>
<cell alignment="left" valignment="top" topline="true" leftline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
2 
\end_layout

\end_inset
</cell>
<cell alignment="left" valignment="top" topline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
Vana 
\end_layout

\end_inset
</cell>
<cell alignment="left" valignment="top" topline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
0:255
\end_layout

\end_inset
</cell>
<cell alignment="left" valignment="top" topline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
19 
\end_layout

\end_inset
</cell>
<cell alignment="left" valignment="top" topline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
Vcomp_ADC 
\end_layout

\end_inset
</cell>
<cell alignment="none" valignment="top" topline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
0:255
\end_layout

\end_inset
</cell>
</row>
<row>
<cell alignment="left" valignment="top" topline="true" leftline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
3 
\end_layout

\end_inset
</cell>
<cell alignment="left" valignment="top" topline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
Vsf 
\end_layout

\end_inset
</cell>
<cell alignment="left" valignment="top" topline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
0:255
\end_layout

\end_inset
</cell>
<cell alignment="left" valignment="top" topline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
20 
\end_layout

\end_inset
</cell>
<cell alignment="left" valignment="top" topline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
PHScale 
\end_layout

\end_inset
</cell>
<cell alignment="none" valignment="top" topline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
0:255
\end_layout

\end_inset
</cell>
</row>
<row>
<cell alignment="left" valignment="top" topline="true" leftline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
4 
\end_layout

\end_inset
</cell>
<cell alignment="left" valignment="top" topline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
Vcomp 
\end_layout

\end_inset
</cell>
<cell alignment="left" valignment="top" topline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
0:15
\end_layout

\end_inset
</cell>
<cell alignment="left" valignment="top" topline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
22 
\end_layout

\end_inset
</cell>
<cell alignment="left" valignment="top" topline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
VIColOr 
\end_layout

\end_inset
</cell>
<cell alignment="none" valignment="top" topline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
0:255
\end_layout

\end_inset
</cell>
</row>
<row>
<cell alignment="left" valignment="top" topline="true" leftline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
7 
\end_layout

\end_inset
</cell>
<cell alignment="left" valignment="top" topline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
VwllPr 
\end_layout

\end_inset
</cell>
<cell alignment="left" valignment="top" topline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
0:255
\end_layout

\end_inset
</cell>
<cell alignment="left" valignment="top" topline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
25 
\end_layout

\end_inset
</cell>
<cell alignment="left" valignment="top" topline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
Vcal 
\end_layout

\end_inset
</cell>
<cell alignment="none" valignment="top" topline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
0:255
\end_layout

\end_inset
</cell>
</row>
<row>
<cell alignment="left" valignment="top" topline="true" leftline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
9 
\end_layout

\end_inset
</cell>
<cell alignment="left" valignment="top" topline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
VwllSh 
\end_layout

\end_inset
</cell>
<cell alignment="left" valignment="top" topline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
0:255
\end_layout

\end_inset
</cell>
<cell alignment="left" valignment="top" topline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
26 
\end_layout

\end_inset
</cell>
<cell alignment="left" valignment="top" topline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
CalDel 
\end_layout

\end_inset
</cell>
<cell alignment="none" valignment="top" topline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
0:255
\end_layout

\end_inset
</cell>
</row>
<row>
<cell alignment="left" valignment="top" topline="true" leftline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
10 
\end_layout

\end_inset
</cell>
<cell alignment="left" valignment="top" topline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
VhldDel 
\end_layout

\end_inset
</cell>
<cell alignment="left" valignment="top" topline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
0:255
\end_layout

\end_inset
</cell>
<cell alignment="left" valignment="top" topline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
253 
\end_layout

\end_inset
</cell>
<cell alignment="left" valignment="top" topline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
CtrlReg 
\end_layout

\end_inset
</cell>
<cell alignment="none" valignment="top" topline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
0, 4
\end_layout

\end_inset
</cell>
</row>
<row>
<cell alignment="left" valignment="top" topline="true" leftline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
11 
\end_layout

\end_inset
</cell>
<cell alignment="left" valignment="top" topline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
Vtrim 
\end_layout

\end_inset
</cell>
<cell alignment="left" valignment="top" topline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
0:255
\end_layout

\end_inset
</cell>
<cell alignment="left" valignment="top" topline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
254 
\end_layout

\end_inset
</cell>
<cell alignment="left" valignment="top" topline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
WBC 
\end_layout

\end_inset
</cell>
<cell alignment="none" valignment="top" topline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
0:255
\end_layout

\end_inset
</cell>
</row>
<row>
<cell alignment="left" valignment="top" topline="true" leftline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
12 
\end_layout

\end_inset
</cell>
<cell alignment="left" valignment="top" topline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
VthrComp 
\end_layout

\end_inset
</cell>
<cell alignment="left" valignment="top" topline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
0:255
\end_layout

\end_inset
</cell>
<cell alignment="left" valignment="top" topline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
255 
\end_layout

\end_inset
</cell>
<cell alignment="left" valignment="top" topline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
RBreg 
\end_layout

\end_inset
</cell>
<cell alignment="none" valignment="top" topline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
0:15
\end_layout

\end_inset
</cell>
</row>
<row>
<cell alignment="left" valignment="top" topline="true" bottomline="true" leftline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
13 
\end_layout

\end_inset
</cell>
<cell alignment="left" valignment="top" topline="true" bottomline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
VIBias_Bus 
\end_layout

\end_inset
</cell>
<cell alignment="left" valignment="top" topline="true" bottomline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout
0:255
\end_layout

\end_inset
</cell>
<cell alignment="left" valignment="top" topline="true" bottomline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout

\end_layout

\end_inset
</cell>
<cell alignment="left" valignment="top" topline="true" bottomline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout

\end_layout

\end_inset
</cell>
<cell alignment="none" valignment="top" topline="true" bottomline="true" rightline="true" usebox="none">
\begin_inset Text

\begin_layout Plain Layout

\end_layout

\end_inset
</cell>
</row>
</lyxtabular>

\end_inset


\end_layout

\begin_layout Plain Layout
\begin_inset ERT
status collapsed

\begin_layout Plain Layout


\backslash
protect
\end_layout

\end_inset


\begin_inset Caption

\begin_layout Plain Layout
DAC paramters for psi46digV2.1
\begin_inset CommandInset label
LatexCommand label
name "tab:DACparam"

\end_inset


\end_layout

\end_inset


\end_layout

\end_inset


\end_layout

\begin_layout Subsection
setting DAC parameters
\end_layout

\begin_layout Description
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

{
\end_layout

\end_inset


\family typewriter
optia
\begin_inset space \space{}
\end_inset

target
\family default

\begin_inset ERT
status collapsed

\begin_layout Plain Layout

}
\end_layout

\end_inset

 set Vana to get the desired target analog current [mA], .e.g.
 optia 25 
\end_layout

\begin_layout Description
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

{
\end_layout

\end_inset


\family typewriter
show
\family default

\begin_inset ERT
status collapsed

\begin_layout Plain Layout

}
\end_layout

\end_inset

 current DAC settings (presumably, from book-keeping in psi46test; reading
 back DACs from the ROC is not possible) 
\end_layout

\begin_layout Description
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

{
\end_layout

\end_inset


\family typewriter
dac
\begin_inset space \space{}
\end_inset

number
\begin_inset space \space{}
\end_inset

value
\family default

\begin_inset ERT
status collapsed

\begin_layout Plain Layout

}
\end_layout

\end_inset

 set a DAC value (number is the DAC address).
 Some DACs have shortcuts: 
\end_layout

\begin_layout Description
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

{
\end_layout

\end_inset


\family typewriter
vana
\begin_inset space \space{}
\end_inset

value
\family default

\begin_inset ERT
status collapsed

\begin_layout Plain Layout

}
\end_layout

\end_inset

 set 
\family typewriter
Vana
\family default
 (check analog current with 
\family typewriter
getia
\family default
, 1 mA / 6 Vana DAC units) 
\end_layout

\begin_layout Description
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

{
\end_layout

\end_inset


\family typewriter
vthr
\begin_inset space \space{}
\end_inset

value
\family default

\begin_inset ERT
status collapsed

\begin_layout Plain Layout

}
\end_layout

\end_inset

 set global threshold 
\family typewriter
VthrComp
\end_layout

\begin_layout Description
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

{
\end_layout

\end_inset


\family typewriter
vcal
\begin_inset space \space{}
\end_inset

value
\family default

\begin_inset ERT
status collapsed

\begin_layout Plain Layout

}
\end_layout

\end_inset

 set test pulse amplitude
\end_layout

\begin_layout Description
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

{
\end_layout

\end_inset


\family typewriter
ctl
\family default

\begin_inset ERT
status collapsed

\begin_layout Plain Layout

}
\end_layout

\end_inset

 set control register (0 = small Vcal, 4 = large Vcal, 1 = ROC off)
\end_layout

\begin_layout Description
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

{
\end_layout

\end_inset


\family typewriter
caldel
\begin_inset space \space{}
\end_inset

col
\begin_inset space \space{}
\end_inset

row
\family default

\begin_inset ERT
status collapsed

\begin_layout Plain Layout

}
\end_layout

\end_inset

 measure pixel efficiency vs 
\family typewriter
CalDel
\family default
, set 
\family typewriter
CalDel
\family default
 in the plateau region
\end_layout

\begin_layout Description
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

{
\end_layout

\end_inset


\family typewriter
caldelroc
\family default

\begin_inset ERT
status collapsed

\begin_layout Plain Layout

}
\end_layout

\end_inset

 scan 
\family typewriter
CalDel
\family default
 for the entire ROC (perfect pixels respond to all triggers, alive pixels
 have at least 50% response), sets 
\family typewriter
CalDel
\family default
 in the plateau region
\end_layout

\begin_layout Description
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

{
\end_layout

\end_inset


\family typewriter
thrmap
\begin_inset space \space{}
\end_inset

guess
\family default

\begin_inset ERT
status collapsed

\begin_layout Plain Layout

}
\end_layout

\end_inset

 measure pixel threshold map for current settings (faster if guess is close
 to truth) 
\end_layout

\begin_layout Description
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

{
\end_layout

\end_inset


\family typewriter
vthrcompi
\family default

\begin_inset ERT
status collapsed

\begin_layout Plain Layout

}
\end_layout

\end_inset

 scan digital current vs global threshold, set 
\family typewriter
VthrComp
\family default
 below the onset of the noise peak
\end_layout

\begin_layout Description
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

{
\end_layout

\end_inset


\family typewriter
vthrcomp
\begin_inset space \space{}
\end_inset

target
\begin_inset space \thinspace{}
\end_inset

[guess]
\family default

\begin_inset ERT
status collapsed

\begin_layout Plain Layout

}
\end_layout

\end_inset

 set VthrComp such that the minimum pixel threshold is at target Vcal units
 (faster if guess is near present threshold)
\end_layout

\begin_layout Description
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

{
\end_layout

\end_inset


\family typewriter
trim
\begin_inset space \space{}
\end_inset

target
\family default

\begin_inset ERT
status collapsed

\begin_layout Plain Layout

}
\end_layout

\end_inset

 set 
\family typewriter
Vtrim
\family default
 and 
\family typewriter
trim bits
\family default
 such that all pixel thresholds are as close as possible to target Vcal
 units 
\end_layout

\begin_layout Description
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

{
\end_layout

\end_inset


\family typewriter
effmap
\begin_inset space \space{}
\end_inset

nTrig
\family default

\begin_inset ERT
status open

\begin_layout Plain Layout

}
\end_layout

\end_inset

 measure efficiency map (PixelAlive) with n triggers per pixel 
\end_layout

\begin_layout Description
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

{
\end_layout

\end_inset


\family typewriter
trimbits
\family default

\begin_inset ERT
status open

\begin_layout Plain Layout

}
\end_layout

\end_inset

 adjust trim bits to recover maximum efficiency 
\end_layout

\begin_layout Description
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

{
\end_layout

\end_inset


\family typewriter
wtrim
\begin_inset space \space{}
\end_inset

chip
\family default

\begin_inset ERT
status open

\begin_layout Plain Layout

}
\end_layout

\end_inset

 write current trim bits to 
\family typewriter
trimParameters_chip.dat
\family default
 
\end_layout

\begin_layout Description
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

{
\end_layout

\end_inset


\family typewriter
phmap
\begin_inset space \space{}
\end_inset

ntrig
\family default

\begin_inset ERT
status collapsed

\begin_layout Plain Layout

}
\end_layout

\end_inset

 measure pixel pulse height map 
\end_layout

\begin_layout Description
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

{
\end_layout

\end_inset


\family typewriter
tune
\family default

\begin_inset ERT
status collapsed

\begin_layout Plain Layout

}
\end_layout

\end_inset

 set gain and offset such that the pulse heights of all pixels are in 80%
 of the ADC range, for large and small Vcal, with 10% margins against overflows
 and underflows 
\end_layout

\begin_layout Description
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

{
\end_layout

\end_inset


\family typewriter
wdac
\begin_inset space \space{}
\end_inset

chip
\family default

\begin_inset ERT
status collapsed

\begin_layout Plain Layout

}
\end_layout

\end_inset

 write current DAC settings to 
\family typewriter
dacParameters_chip.dat
\family default
 
\end_layout

\begin_layout Subsection
DAC scans
\end_layout

\begin_layout Standard
For diagnostic purposes: scan a dac (or two) for one pixel or the entire
 ROC, and measure efficiency, pulse height, or threshold.
 The DAC value is restored at the end.
 
\end_layout

\begin_layout Description

\family typewriter
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

{
\end_layout

\end_inset

effdac
\begin_inset space \space{}
\end_inset

col
\begin_inset space \space{}
\end_inset

row
\begin_inset space \space{}
\end_inset

dac
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

}
\end_layout

\end_inset


\family default
 count trigger responses (efficiency) for one pixel vs a DAC 
\end_layout

\begin_layout Description

\family typewriter
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

{
\end_layout

\end_inset

phdac
\begin_inset space \space{}
\end_inset

col
\begin_inset space \space{}
\end_inset

row
\begin_inset space \space{}
\end_inset

dac
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

}
\end_layout

\end_inset


\family default
 pulse height (ADC) vs DAC for one pixel 
\end_layout

\begin_layout Description
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

{
\end_layout

\end_inset


\family typewriter
calsdac
\begin_inset space \space{}
\end_inset

col
\begin_inset space \space{}
\end_inset

row
\begin_inset space \space{}
\end_inset

dac
\family default

\begin_inset ERT
status collapsed

\begin_layout Plain Layout

}
\end_layout

\end_inset

 sensor calibrate pulse height (ADC) vs DAC at CtrlReg 4 (high range Vcal)
 for one pixel 
\end_layout

\begin_layout Description
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

{
\end_layout

\end_inset


\family typewriter
thrdac
\begin_inset space \space{}
\end_inset

col
\begin_inset space \space{}
\end_inset

row
\begin_inset space \space{}
\end_inset

dac
\family default

\begin_inset ERT
status collapsed

\begin_layout Plain Layout

}
\end_layout

\end_inset

 threshold (in small Vcal units) vs DAC for one pixel 
\end_layout

\begin_layout Description
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

{
\end_layout

\end_inset


\family typewriter
dacdac
\begin_inset space \space{}
\end_inset

col
\begin_inset space \space{}
\end_inset

row
\begin_inset space \space{}
\end_inset

dacx
\begin_inset space \space{}
\end_inset

dacy
\family default

\begin_inset ERT
status collapsed

\begin_layout Plain Layout

}
\end_layout

\end_inset

 2D DAC-DAC scan for one pixel, pulse height and efficiency (26 12 gives
 the tornado plot, 26 25 gives the time walk plot)
\end_layout

\begin_layout Description
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

{
\end_layout

\end_inset


\family typewriter
dacscanroc
\begin_inset space \space{}
\end_inset

dac
\begin_inset space \space{}
\end_inset

[nTrig]
\family default

\begin_inset ERT
status collapsed

\begin_layout Plain Layout

}
\end_layout

\end_inset

 maps of pulse height and efficiency vs dac for all pixels (dac 25 at ctl
 0 gives S-curves, dac 25 at ctl 4 gives gain calibration, dac 26 gives
 CalDel) 
\end_layout

\begin_layout Description
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

{
\end_layout

\end_inset


\family typewriter
gaindac
\family default

\begin_inset ERT
status collapsed

\begin_layout Plain Layout

}
\end_layout

\end_inset

 calibrated pulse height vs Vcal for all pixels, checks the gain calibration
 
\end_layout

\begin_layout Subsection
maps
\end_layout

\begin_layout Description
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

{
\end_layout

\end_inset


\family typewriter
effmap
\begin_inset space \space{}
\end_inset

nTrig
\family default

\begin_inset ERT
status collapsed

\begin_layout Plain Layout

}
\end_layout

\end_inset

 pixel efficiency map (PixelAlive) 
\end_layout

\begin_layout Description
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

{
\end_layout

\end_inset


\family typewriter
thrmap
\begin_inset space \space{}
\end_inset

guess
\family default

\begin_inset ERT
status collapsed

\begin_layout Plain Layout

}
\end_layout

\end_inset

 measure pixel threshold map for current settings (faster if guess is close
 to truth) 
\end_layout

\begin_layout Description
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

{
\end_layout

\end_inset


\family typewriter
phmap
\begin_inset space \space{}
\end_inset

nTrig
\family default

\begin_inset ERT
status collapsed

\begin_layout Plain Layout

}
\end_layout

\end_inset

 pulse height map (vary 
\family typewriter
vcal
\family default
 and 
\family typewriter
ctl
\family default
 to explore the full range) 
\end_layout

\begin_layout Subsection
sensor calibrate and bump bond test
\end_layout

\begin_layout Standard
The ROC test pulse may be directed towards a pad on the surface of each
 pixel, inducing a (small) charge into the sensor across the air gap capacitance
, which can be detected if the bump bond connection is good.
\end_layout

\begin_layout Standard
The tests internally select 
\family typewriter
ctl 4
\family default
 to get the large test pulse range (and set it back to previous).
 
\end_layout

\begin_layout Description
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

{
\end_layout

\end_inset


\family typewriter
cals
\begin_inset space \space{}
\end_inset

col
\begin_inset space \space{}
\end_inset

row
\family default

\begin_inset ERT
status collapsed

\begin_layout Plain Layout

}
\end_layout

\end_inset

 active one pixel for sensor calibrate (requires 
\family typewriter
cole col 
\family default
and
\family typewriter
 pixe col row
\family default
 to see the response with 
\family typewriter
single
\family default
) 
\end_layout

\begin_layout Description
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

{
\end_layout

\end_inset


\family typewriter
calsdac
\begin_inset space \space{}
\end_inset

col
\begin_inset space \space{}
\end_inset

row
\begin_inset space \space{}
\end_inset

dac
\family default

\begin_inset ERT
status collapsed

\begin_layout Plain Layout

}
\end_layout

\end_inset

 sensor calibrate pulse height (ADC) vs DAC at CtrlReg 4 (high range Vcal)
 for one pixel 
\end_layout

\begin_layout Description
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

{
\end_layout

\end_inset


\family typewriter
calsmap
\begin_inset space \space{}
\end_inset

nTrig
\family default

\begin_inset ERT
status collapsed

\begin_layout Plain Layout

}
\end_layout

\end_inset

 sensor calibrate pulse height map 
\end_layout

\begin_layout Description
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

{
\end_layout

\end_inset


\family typewriter
bbtest
\begin_inset space \space{}
\end_inset

nTrig
\family default

\begin_inset ERT
status collapsed

\begin_layout Plain Layout

}
\end_layout

\end_inset

 sensor calibrate pulse height map with bump bond statistics 
\end_layout

\begin_layout Description
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

{
\end_layout

\end_inset


\family typewriter
dacscanroc
\begin_inset space \space{}
\end_inset

dac
\begin_inset space \space{}
\end_inset

-nTrig
\family default

\begin_inset ERT
status collapsed

\begin_layout Plain Layout

}
\end_layout

\end_inset

 sensor calibrate (selected by negative nTrig) pulse height and efficiency
 vs dac for all pixels (
\family typewriter
dac
\family default
 12 at 
\family typewriter
ctl
\family default
 4 gives bump bond test) 
\end_layout

\begin_layout Subsection
data taking
\end_layout

\begin_layout Standard
The pattern generator on the DTB can be operated in a loop, repeating its
 programmed cycle (typically reset-cal-trigger-token = rctk) at an adjustable
 rate.
 The rate is determined by the clock frequency (typically 40
\begin_inset space \thinspace{}
\end_inset

MHz) and the sum of the delays in the pattern generator sequence (at least
 WBC) plus a programmable delay: R = f / N, e.g.
 
\end_layout

\begin_layout Description
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

{
\end_layout

\end_inset


\family typewriter
pgloop
\begin_inset space \space{}
\end_inset

1000
\family default

\begin_inset ERT
status collapsed

\begin_layout Plain Layout

}
\end_layout

\end_inset

 gives a rate of about 40
\begin_inset space \thinspace{}
\end_inset

kHz.
 
\end_layout

\begin_layout Standard
A DAQ process is started on the DTB such that the FPGA writes the deserialized
 raw data into memory.
 Up to 50 M words (100
\begin_inset space \thinspace{}
\end_inset

MB) can be stored.
 The pattern generator loop and the DAQ are stopped every few ms and the
 memory is readout via USB.
 This introdcues some dead time but allows for almost concurrent decoding
 and display of the data.
\end_layout

\begin_layout Standard
The result are random trigger hit maps and pulse height distributions, which
 can be used with sources (X-ray, Sr, Ru), with fixed test pulse patterns
 (arm), or just with noise (at lowest thresholds, enable all pixels).
\end_layout

\begin_layout Section
algorithms
\end_layout

\begin_layout Standard
Details about algorithms that set DAC parameters.
\end_layout

\begin_layout Subsection
analog current
\end_layout

\begin_layout Standard
DAC 
\family typewriter
Vana
\family default
 controls the analog current that supplies pre-ampliefer and shaper of each
 pixel.
 The current is measured on the test board (
\family typewriter
getia
\family default
).
 There is an offset current of about 5
\begin_inset space \thinspace{}
\end_inset

mA per ROC for 
\family typewriter
Vana
\family default
 = 0.
 At full range (
\family typewriter
Vana
\family default
 255) the current is about 45
\begin_inset space \thinspace{}
\end_inset

mA per ROC, with an approximately linear dependence and a slope of 1
\begin_inset space \thinspace{}
\end_inset

mA / 6 DAC units.
 The design operating analog current is 24
\begin_inset space \thinspace{}
\end_inset

mA / ROC.
 Command 
\family typewriter
optia target
\family default
 takes the desired current [mA] as an argument and tries to adjust 
\family typewriter
Vana
\family default
 accordingly.
 It usually succeeds in a few iterations.
\end_layout

\begin_layout Subsection
timing
\end_layout

\begin_layout Standard
Coarse (unit: BC = clock cycles = 25
\begin_inset space \thinspace{}
\end_inset

ns): 
\family typewriter
WBC = tct
\begin_inset space \thinspace{}
\end_inset

-
\begin_inset space \thinspace{}
\end_inset

7
\family default
 for psi46digV2.1, 
\family typewriter
WBC = tct
\begin_inset space \thinspace{}
\end_inset

-
\begin_inset space \thinspace{}
\end_inset

6
\family default
 for earlier digital ROCs, 
\family typewriter
WBC = tct
\begin_inset space \thinspace{}
\end_inset

-
\begin_inset space \thinspace{}
\end_inset

5
\family default
 for analog ROCs, where 
\family typewriter
tct
\family default
 ist the time between calibrate and trigger in the pattern generator sequence
 (e.g.
 
\family typewriter
WBC 99
\family default
 for 
\family typewriter
tct 106
\family default
).
\end_layout

\begin_layout Standard
Fine: 
\family typewriter
CalDel
\family default
 shifts the timing of the test pulse, unit: 1
\begin_inset space \thinspace{}
\end_inset

DAC ≈ 0.4
\begin_inset space \thinspace{}
\end_inset

ns, dynamic range 0..255 ≈ 100
\begin_inset space \thinspace{}
\end_inset

ns = 4
\begin_inset space \thinspace{}
\end_inset

BC.
\end_layout

\begin_layout Subsection
threshold trimming
\end_layout

\begin_layout Standard
Symbolic equation: pixelThreshold = globalThreshold - 
\family typewriter
Vtrim
\begin_inset space \thinspace{}
\end_inset

(15
\begin_inset space \thinspace{}
\end_inset

-
\begin_inset space \thinspace{}
\end_inset

trim bits)
\family default
, where the pixel threshold is determined from a Vcal scan with several
 triggers per point, searching for the point of 50% response.
 In low Vcal range (CtrlReg 0), a Vcal threshold of 30 DAC units corresponds
 to about 1500 electrons signal.
 
\family typewriter
VthrComp
\family default
 and 
\family typewriter
Vtrim
\family default
 are global DACs, affecting the entire ROC, while the four 
\family typewriter
trim bits
\family default
 can be set for each pixel individually.
 As the equation shows, the trimming can only lower the threshold from the
 value determined by 
\family typewriter
VthrComp
\family default
.
 The 
\family typewriter
trim bits
\family default
 act inverted: 15 means no effect, while 0 gives the maximum threshold reduction
 as allowed by 
\family typewriter
Vtrim
\family default
.
 Due to transistor variations from pixel to pixel the untrimmed threshold
 distribution (Vtrim 0, trim bits 15) is rather broad, with an RMS of typically
 6 Vcal DAC units and a non-Gaussian distribution that reflects geographical
 variations across the ROC.
 The goal of the trimming procedure is to sharpen the threshold distribution
 to about 1 Vcal DAC unit (50 e) and a mean value a low as possible, but
 staying clear by at least 6
\begin_inset space \thinspace{}
\end_inset


\begin_inset Formula $\sigma$
\end_inset

 from the noise level.
 The dynamic range of the threshold DACs is rather large (except for digV2
 ROCs at nominal analog current), so that thresholds from 1
\begin_inset space \thinspace{}
\end_inset

ke to 10
\begin_inset space \thinspace{}
\end_inset

ke can be reached, in 50
\begin_inset space \thinspace{}
\end_inset

e steps.
 The trimming procedure thus starts with selecting a threshold target (e.g.
 30 Vcal DAC units), and adjusting the DACs and bits to reach that.
 A second constraint can be derived from the threshold equation: a smaller
 value of Vtrim leads to a closer spacing of the trim bit steps and a sharper
 threshold distribution.
\end_layout

\begin_layout Standard
The trimming procedure starts by measuring the untrimmed threshold distribution
 and identifying one pixel with the highest and one with the lowest threshold
 (dead pixels are flagged and ignored).
\end_layout

\begin_layout Subsubsection
Global threshold
\end_layout

\begin_layout Standard

\family typewriter
VthrComp
\family default
 acts inversely: a smaller DAC setting gives a harder globalThreshold (higher
 in Vcal DAC units).
 VthrComp is determined from the lowest pixel in the untrimmed distribution,
 setting its threshold to the target value (and pulling all other pixels
 along): command 
\family typewriter
vthrcomp
\family default
 target.
\end_layout

\begin_layout Standard
Changing the threshold may influence the timing of the comparator, so CalDel
 should be checked and adjusted (command 
\family typewriter
caldelroc
\family default
).
\end_layout

\begin_layout Subsubsection
Vtrim
\end_layout

\begin_layout Standard
The pixel with the highest threshold in the untrimmed distribution is used
 to set Vtrim, since it needs the largest correction.
 Its trim bits are set to 0 for maximum effect and Vtrim is increased until
 the target threshold is reached (command 
\family typewriter
trim target
\family default
)
\end_layout

\begin_layout Subsubsection
trim bits
\end_layout

\begin_layout Standard
The trim bits are set in five iterations in the same trim command.
 First, all trim bits are set to 7 (half way) and a threshold map is taken.
 Many pixels may already be in the noise and don't respond; this is recognized
 and their trim bits are increased again in subsequent steps.
 For the others, the measured threshold is compared to the target, and the
 trim bits are adjusted in steps of 4, 2, 1, and 1 units, with the appropriate
 sign.
 A final threshold map should be taken for documentation (command 
\family typewriter
thrmap guess
\family default
, where 
\family typewriter
target
\family default
 is a good guess).
\end_layout

\begin_layout Subsubsection
efficiency check
\end_layout

\begin_layout Standard
The trimming procedure requires only 50% response for a valid threshold
 measurement.
 Some pixels apparently end up too close to the noise and require some further
 trim bit adjustment.
 An efficiency map with e.g.
 100 triggers per pixel is taken and all pixels below 100% are inspected.
 Their trim bits are increased in steps of one until 100% response or end
 of range at 15 is reached (command 
\family typewriter
trimbits
\family default
).
\end_layout

\begin_layout Standard
The trim bits can be written to an ASCII file (
\family typewriter
trimParameters_chip.dat
\family default
) with the comand 
\family typewriter
wtrim chip
\family default
.
\end_layout

\begin_layout Subsection
pulse height tuning
\end_layout

\begin_layout Standard
Adjust gain and offset such that all pixel pulse heights fit into the 8
 bit ADC range, for large and small Vcal.
 Leaving a safety margin of 22 ADC units at the top and 33 units at the
 bottom the available range is about 200 ADC counts.
 One pulse height ADC count then corresponds to 150 e charge, which is equal
 to the single pixel noise and the resolution loss due to digitization is
 smaller.
\end_layout

\begin_layout Standard
Starting from default gain and offset parameters, several pixel may be in
 ADC overflow or underflow.
 Here we use a trick taken from some ETH code: setting the gain DAC to minimum
 usually brings all pixels into the ADC range, with small spread, so a single
 test pixel is enough.
 Use the offset DAC to set this pulse height in the middle of the ADC range.
 Increase the gain until the top or bottom safety margin is reached.
 Take pulse height maps at largest Vcal and close to threshold.
 Find the pixels with maximum large and minimum small response.
 Use these two pixels for final adjustment of gain and offset within the
 safety margins.
\end_layout

\begin_layout Standard
It is best to do pulse height tuning after threshold trimming to explore
 the low Vcal range.
\end_layout

\begin_layout Description
tune
\begin_inset space ~
\end_inset

col
\begin_inset space ~
\end_inset

row pulse height tuning procedure using the given pixel for the first steps.
 Sets gain and offset DACs.
\end_layout

\begin_layout Description
phmap
\begin_inset space ~
\end_inset

nTrig take pulse height maps at large and small Vcal to verify te result.
\end_layout

\begin_layout Standard
The DACs used for offset and gain depend on the digital ROC version: for
 psi46dig and digV2 we use 
\family typewriter
VoffsetOp
\family default
 (15) and 
\family typewriter
VIref_ADC
\family default
 (20), while for psi46digV2.1 we use 
\family typewriter
PHOffset
\family default
 (17) and 
\family typewriter
PHScale
\family default
 (20).
\end_layout

\begin_layout Section
offline processing
\end_layout

\begin_layout Standard
The ROOT and log files from some tests can be used for further processing
 and analysis, typically in ROOT.
\end_layout

\begin_layout Subsection
gain calibration
\begin_inset CommandInset label
LatexCommand label
name "sub:gaincalib"

\end_inset


\end_layout

\begin_layout Standard
Pulse height gain and offset varies from pixel to pixel.
 For best position resolution (using charge information) the variation should
 be calibrated out (can we quantify this? test beam analysis with the raw
 pulse height!).
 The calibrated pulse height distributions allow monitoring of the threshold
 and of the sensor charge collection efficiency in beam data.
\end_layout

\begin_layout Standard
The gain calibration starts from scans of pulse height vs test pulse amplitude,
 in low and high range: 
\end_layout

\begin_layout Description
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

{
\end_layout

\end_inset


\family typewriter
ctl
\begin_inset space \space{}
\end_inset

0
\family default

\begin_inset ERT
status collapsed

\begin_layout Plain Layout

}
\end_layout

\end_inset

 small Vcal 
\end_layout

\begin_layout Description
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

{
\end_layout

\end_inset


\family typewriter
dacscanroc
\begin_inset space \space{}
\end_inset

25
\begin_inset space \space{}
\end_inset

nTrig
\family default

\begin_inset ERT
status collapsed

\begin_layout Plain Layout

}
\end_layout

\end_inset

 measure pulse height vs Vcal for each pixel, nTrig = 10 takes about 90
 s, filling a 2D histogram 
\family typewriter
PH_DAC25_CR0_map
\family default
 
\end_layout

\begin_layout Description
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

{
\end_layout

\end_inset


\family typewriter
ctl
\begin_inset space \space{}
\end_inset

4
\family default

\begin_inset ERT
status collapsed

\begin_layout Plain Layout

}
\end_layout

\end_inset

 large Vcal 
\end_layout

\begin_layout Description
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

{
\end_layout

\end_inset


\family typewriter
dacscanroc
\begin_inset space \space{}
\end_inset

25
\begin_inset space \space{}
\end_inset

nTrig
\family default

\begin_inset ERT
status collapsed

\begin_layout Plain Layout

}
\end_layout

\end_inset

 filling 
\family typewriter
TH2D PH_DAC25_CR4_map
\family default
 
\end_layout

\begin_layout Standard

\family typewriter
mv Test.root phroc-c405-Ia25-trim30.root
\end_layout

\begin_layout Standard
The gain calibration varies with several dacs (Vdig, Vana, Vsf, Vrg, Vtrim,
 VthrComp, PHOffset, PHscale) and with temperature.
\end_layout

\begin_layout Standard
It was found that the gain curve (PH vs Vcal) of digital ROCs is well described
 by a Weibull distribution function:
\end_layout

\begin_layout Standard
\begin_inset Formula \[
f=p_{4}-p_{3}\exp(-t^{p_{2}}),\: t=p_{0}+x/p_{1}\]

\end_inset


\end_layout

\begin_layout Standard
where x is the test pulse amplitude (Vcal DAC) and f the measured pulse
 height [ADC].
 
\begin_inset Formula $p_{4}$
\end_inset

 is the asymptotic pulse height (in the saturation region), 
\begin_inset Formula $p_{3}$
\end_inset

 is the dynamic range from zero to saturation and the rest are shape parameters
 which can be given an interpretation by looking at the derivatives:
\end_layout

\begin_layout Standard
\begin_inset Formula \[
f'=p_{3}p_{2}t^{p_{2}-1}\exp(-t^{p_{2}})/p_{1},\: f''=-p_{3}p_{2}\exp(-t^{p_{2}})\left((p_{2}-1)t^{p_{2}-2}-p_{2}t^{p_{2}-1}\right)/p_{1}^{2}\]

\end_inset


\end_layout

\begin_layout Standard
\begin_inset Formula $f$
\end_inset

 has an inflection point where 
\begin_inset Formula $f'$
\end_inset

 has a maximum and where 
\begin_inset Formula $f''$
\end_inset

 has a zero, namely at 
\begin_inset Formula $t_{inf}=\left((p_{2}-1)/p_{2}\right)^{1/p_{2}}$
\end_inset

.
 The maximum gain is then 
\begin_inset Formula $f'(t_{inf})$
\end_inset

.
\end_layout

\begin_layout Standard
It turns out that 
\begin_inset Formula $p_{0}$
\end_inset

 is always very close to one (like 0.9998).
 It is thus tempting to reduce the number of parameters by setting 
\begin_inset Formula $p_{0}$
\end_inset

 to one.
 Furthermore, 
\begin_inset Formula $p_{1}$
\end_inset

 turns out to be rather large (
\begin_inset Formula $10^{5}$
\end_inset

 in Vcal DAC units), inviting one more approximation:
\end_layout

\begin_layout Standard
\begin_inset Formula \[
t^{p_{2}}\approx\left(1+x/p_{1}\right)^{p_{2}}=\exp\left(p_{2}\ln(1+x/p_{1})\right)\approx\exp\left(p_{2}x/p_{1}\right)\]

\end_inset


\end_layout

\begin_layout Standard
leading to a double exponential
\end_layout

\begin_layout Standard
\begin_inset Formula \[
f\approx p_{4}-p_{3}\exp\left(-\exp(p_{2}x/p_{1})\right)\]

\end_inset


\end_layout

\begin_layout Standard
which is known as the Gompertz function.
 It describes the transition towards saturation quite well but has slope
 zero at 
\begin_inset Formula $x=0$
\end_inset

 while the gain curve rises almost linearly from threshold.
 We use the Weibull fit (the 
\begin_inset Formula $\tanh$
\end_inset

 fit used for analog ROCs does not give a good discription of the turn-over
 towards saturation; it is too sharp).
\end_layout

\begin_layout Standard
The fit is done simultaneously to the low Vcal (
\begin_inset Formula $x_{0}$
\end_inset

) and high Vcal(
\begin_inset Formula $x_{4}$
\end_inset

) range measurements using one more parameter for rescaling Vcal: 
\begin_inset Formula $x_{0}=x_{4}/p_{5}$
\end_inset

, where 
\begin_inset Formula $p_{5}$
\end_inset

 is around 7.
\end_layout

\begin_layout Standard
The fit is numerically problematic as not only do the parameter values range
 over several orders of magnitude (which could be cured by rescaling) but
 also their precisions.
 This is reflected in a huge condition number (
\begin_inset Formula $10^{16}$
\end_inset

) for the Hessian matrix (which upon convergence is the inverse of the covarianc
e matrix of the fit parameters).
 Convergence depends crucially on the start values for the parameters.
 However, we want to perform 
\begin_inset Formula $10^{8}$
\end_inset

fits automatically but successfully.
 Migrad (from Minuit) may converge for 95% to 99% of the pixels which is
 not good enough.
 A modern quadratic approximation optimization algorithm (BObyQA) or gradient
 based algorithms (the derivatives of 
\begin_inset Formula $f$
\end_inset

 with respect the parameters 
\begin_inset Formula $p_{i}$
\end_inset

 are analytic) like L-BFGS do not fare better.
 The best performance was found with the good old Nelder-Mead simplex algorithm,
 which reaches 100% convergence and finds the same 
\begin_inset Formula $\chi^{2}$
\end_inset

 minimum as the other algorithms in the cases where they all converge.
\end_layout

\begin_layout Standard
In data analysis, and also for gain monitoring in psi46test, the inverse
 function is needed to translate a measured pulse height 
\begin_inset Formula $a$
\end_inset

 from ADC counts into Vcal DAC units:
\end_layout

\begin_layout Standard
\begin_inset Formula \[
f^{-1}=p_{1}\left(\left(-\ln\left((p_{4}-a)/p_{3}\right)\right)^{1/p_{2}}-p_{0}\right)\]

\end_inset


\end_layout

\begin_layout Standard
which is nicely analytic but reveals one problem: the argument of the logarithm
 must be positive, thus the measured pulse height 
\begin_inset Formula $a$
\end_inset

 must never fluctuate above the asymptotic value 
\begin_inset Formula $p_{4}$
\end_inset

.
 A protection is put in place, leading to an artificial peak at large pulse
 heights (but reflecting the loss of pulse height sensitivity in the saturation
 region).
\end_layout

\begin_layout Subsection
S-curves
\end_layout

\begin_layout Standard
S-curve is descriptive pixel slang for threshold curves as obtained from
 counting the number of pixel responses to a given number of triggers 
\begin_inset Formula $N$
\end_inset

 as a function of a dac.
 Each response count 
\begin_inset Formula $n_{i}$
\end_inset

 is drawn from a binomial distribution with unknown success probability.
 The fit involves a model for the success probability as a function of the
 dac.
 When the width of the threshold is governed by noise, a Gaussian error
 distribution ranging from 0 to 100% is well justified.
 In the presence of non-Gaussian tails one may try a Student's 
\begin_inset Formula $t$
\end_inset

 distribution.
 A general threshold can often be parametrized by a Fermi function (which
 is equivalent to a 
\begin_inset Formula $\tanh$
\end_inset

 function).
 In all cases, the quoted threshold is defined as the dac value where 50%
 efficiency is reached.
 In this way, the threshold can also be determined without fitting, just
 by scanning the data curve, as is done in the FPGA.
 The width of the S-curve can be determined from the 10% to 90% range, which
 is 
\begin_inset Formula $2.56\,\sigma$
\end_inset

 for the Gaussian error distribution.
 If the gain calibration from Section 
\begin_inset CommandInset ref
LatexCommand ref
reference "sub:gaincalib"

\end_inset

 was executed beforehand one can use the outputfile that was already produced
 (for small pulses ctl 0), otherwise do: 
\end_layout

\begin_layout Description
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

{
\end_layout

\end_inset

ctl
\begin_inset space \space{}
\end_inset

0
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

}
\end_layout

\end_inset

 Test should be done with small Vcal 
\end_layout

\begin_layout Description
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

{
\end_layout

\end_inset

dacscanroc
\begin_inset space \space{}
\end_inset

25
\begin_inset space \space{}
\end_inset

nTrig
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

}
\end_layout

\end_inset

 fills TH2D histograms for puls height (
\family typewriter
PH_DAC25_CR0_map
\family default
) and number of reponses (
\family typewriter
N_DAC25_CR0_map
\family default
), S-curves are determined from the number of responses 
\end_layout

\begin_layout Standard

\family typewriter
mv Test.root scurves-c405-trim30.root
\end_layout

\begin_layout Standard
A script exists to analyze this root file, extract the number of responses
 histogram for each pixel, and perform a fit to the distribution as shown
 in Figure.
\end_layout

\begin_layout Standard
\begin_inset Float figure
wide false
sideways false
status collapsed

\begin_layout Plain Layout
\noindent
\align center
\begin_inset Graphics
	filename c405-thrdist-scurve-trim36.pdf
	scale 50

\end_inset

 
\end_layout

\begin_layout Plain Layout
\begin_inset ERT
status collapsed

\begin_layout Plain Layout


\backslash
protect
\end_layout

\end_inset


\begin_inset Caption

\begin_layout Plain Layout
Distribution of the number of responses as a function of Vcal fitted with
 an Error function for one pixel.
\end_layout

\end_inset


\end_layout

\end_inset


\end_layout

\begin_layout Standard
This plot is produced and a root tree is written out that can be used for
 further analysis.
\end_layout

\begin_layout Standard

\family typewriter
root -l scurves-c405-trim30.root
\end_layout

\begin_layout Standard

\family typewriter
.x ROCscurve_fit.C
\end_layout

\begin_layout Standard
This will run for some time and produce two output files: minscurves.ps (containi
ng all the s-curve plots/fits for each pixel) and fit_results_scurve.root
 (containing a tree with threshold, sigma, fit stauts, and chisquare for
 each pixel).
\end_layout

\begin_layout Standard
The tree output file can be further analyzed with the following macro:
\end_layout

\begin_layout Standard

\family typewriter
root -l fit_results_scurves-c405-trim36.root
\end_layout

\begin_layout Standard

\family typewriter
.x ROCscurve_ana.C
\end_layout

\begin_layout Standard
This creates the threshold and sigma distribution for all the pixels, as
 well as maps showing the threshold and sigma for each pixel and saves them
 in threshold_scurve.ps.
\end_layout

\begin_layout Standard
\begin_inset Float figure
wide false
sideways false
status collapsed

\begin_layout Plain Layout
\noindent
\align center
\begin_inset Graphics
	filename c405-thrsigma-trim36.pdf
	scale 60

\end_inset

 
\end_layout

\begin_layout Plain Layout
\begin_inset ERT
status collapsed

\begin_layout Plain Layout


\backslash
protect
\end_layout

\end_inset


\begin_inset Caption

\begin_layout Plain Layout
The top row shows the threshold distribution (left) and the width (sigma)
 of the error function (right) for all pixels on a ROC.
 The bottom row shows the threshold map (left) and sigma map (right) for
 all pixels.
\end_layout

\end_inset


\end_layout

\end_inset


\end_layout

\begin_layout Subsection
bump bond test
\end_layout

\begin_layout Standard
The ROC has a switch (
\family typewriter
cals
\family default
) on each pixel which allows to send the test pulse to a pad on the top
 metal layer.
 When a sensor is present it forms a (small) air gap capacitance and some
 charge gets induced.
 When the bump bond is functional the pixel circuit amplifies the signal
 and if the threshold is sufficiently low it can be detected and read out.
 Two tests are available: 
\end_layout

\begin_layout Description
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

{
\end_layout

\end_inset


\family typewriter
bbtest
\begin_inset space \space{}
\end_inset

nTrig
\family default

\begin_inset ERT
status collapsed

\begin_layout Plain Layout

}
\end_layout

\end_inset

 fast map of all pixels' responses to 
\family typewriter
cals
\family default
 pulses, done with the largest pulse (
\family typewriter
CtrlReg
\family default
 4, 
\family typewriter
Vcal
\family default
 255) but with fixed threshold settings.
 
\end_layout

\begin_layout Description
\begin_inset ERT
status collapsed

\begin_layout Plain Layout

{
\end_layout

\end_inset


\family typewriter
dacscanroc
\begin_inset space \space{}
\end_inset

12
\begin_inset space \space{}
\end_inset

-nTrig
\family default

\begin_inset ERT
status collapsed

\begin_layout Plain Layout

}
\end_layout

\end_inset

 scan global threshold 
\family typewriter
VthrComp
\family default
 while pulsing through the sensor (selected with negative nTrig).
 Should be done with large pulses (
\family typewriter
CtrlReg
\family default
 4, 
\family typewriter
Vcal
\family default
 255).
 
\end_layout

\begin_layout Standard
\begin_inset Newpage clearpage
\end_inset


\end_layout

\begin_layout Section
plots
\end_layout

\begin_layout Standard
\begin_inset Float figure
wide false
sideways false
status collapsed

\begin_layout Plain Layout
\begin_inset space \hfill{}
\end_inset


\begin_inset Graphics
	filename c405-perfect-va-Ia.pdf
	scale 50

\end_inset


\begin_inset space \hfill{}
\end_inset


\begin_inset space ~
\end_inset


\begin_inset ERT
status collapsed

\begin_layout Plain Layout


\backslash
protect
\end_layout

\end_inset


\begin_inset Caption

\begin_layout Plain Layout
perfectly efficient pixels vs analog current.
 22
\begin_inset space \thinspace{}
\end_inset

mA is required to reach the plateau.
 At large current the effective threshold is too high
\end_layout

\end_inset


\end_layout

\end_inset


\end_layout

\begin_layout Standard
\begin_inset Float figure
placement h
wide false
sideways false
status collapsed

\begin_layout Plain Layout
\begin_inset space \hfill{}
\end_inset


\begin_inset Graphics
	filename c405-caldel-wbc-97-98-99-100.pdf
	scale 66
	BoundingBox 0bp 0bp 567bp 480bp

\end_inset


\begin_inset space \hfill{}
\end_inset


\begin_inset space ~
\end_inset


\end_layout

\begin_layout Plain Layout
\begin_inset ERT
status collapsed

\begin_layout Plain Layout


\backslash
protect
\end_layout

\end_inset


\begin_inset Caption

\begin_layout Plain Layout
Responses vs 
\family typewriter
CalDel
\family default
 for one pixel.
 tct 106.
 
\family typewriter
WBC
\family default
 100 (red, 90 triggers), 
\family typewriter
WBC
\family default
 99 (blue, 100 triggers, working point), 
\family typewriter
WBC
\family default
 98 (green, 90 triggers), 
\family typewriter
WBC
\family default
 97 (black, 80 triggers).
\end_layout

\end_inset


\end_layout

\end_inset


\end_layout

\begin_layout Standard
\begin_inset Float figure
placement h
wide false
sideways false
status collapsed

\begin_layout Plain Layout
 
\begin_inset space \hfill{}
\end_inset


\begin_inset Graphics
	filename c405-caldelroc.pdf
	scale 50
	BoundingBox 0bp 0bp 567bp 425bp

\end_inset


\begin_inset space \hfill{}
\end_inset


\begin_inset space ~
\end_inset


\begin_inset ERT
status collapsed

\begin_layout Plain Layout


\backslash
protect
\end_layout

\end_inset


\begin_inset Caption

\begin_layout Plain Layout

\family typewriter
CalDel
\family default
 scan for an entire ROC counting the number of fully responding pixels at
 each point at large 
\family typewriter
Vcal
\family default
.
 The working point is set on the plateau towards the left edge, to allow
 for timewalk at smallest pulse heights.
\end_layout

\end_inset


\end_layout

\end_inset


\end_layout

\begin_layout Standard
\begin_inset Float figure
wide false
sideways false
status collapsed

\begin_layout Plain Layout
\begin_inset space \hfill{}
\end_inset


\begin_inset Graphics
	filename c405-S-curve.pdf
	scale 50

\end_inset


\begin_inset space \hfill{}
\end_inset


\begin_inset space ~
\end_inset


\begin_inset ERT
status collapsed

\begin_layout Plain Layout


\backslash
protect
\end_layout

\end_inset


\begin_inset Caption

\begin_layout Plain Layout
Single pixel S-curve: counting responses to 100 triggers as a function of
 the test pulse amplitude (in low range).
 The threshold is defined as the Vcal value where 50% efficiency is reached.
 The width of the curve is taken as a measure of the noise.
\end_layout

\end_inset


\end_layout

\end_inset


\end_layout

\begin_layout Standard
\begin_inset Float figure
wide false
sideways false
status collapsed

\begin_layout Plain Layout
\begin_inset space \hfill{}
\end_inset


\begin_inset Graphics
	filename c405-thrdist-untrimmed.pdf
	scale 40

\end_inset


\begin_inset space \hfill{}
\end_inset


\begin_inset Graphics
	filename c405-thrmap-untrimmed.pdf
	scale 40

\end_inset


\begin_inset space \hfill{}
\end_inset


\begin_inset space ~
\end_inset


\begin_inset ERT
status collapsed

\begin_layout Plain Layout


\backslash
protect
\end_layout

\end_inset


\begin_inset Caption

\begin_layout Plain Layout
threshold distribution and map, untrimmed digV2.1 chip
\end_layout

\end_inset


\end_layout

\end_inset


\end_layout

\begin_layout Standard
\begin_inset Float figure
wide false
sideways false
status collapsed

\begin_layout Plain Layout
\begin_inset space \hfill{}
\end_inset


\begin_inset Graphics
	filename c405-thr-vs-vthrcomp.pdf
	scale 50

\end_inset


\begin_inset space \hfill{}
\end_inset


\begin_inset space ~
\end_inset


\begin_inset ERT
status collapsed

\begin_layout Plain Layout


\backslash
protect
\end_layout

\end_inset


\begin_inset Caption

\begin_layout Plain Layout
pixel threshold vs global threshold
\end_layout

\end_inset


\end_layout

\end_inset


\end_layout

\begin_layout Standard
\begin_inset Float figure
wide false
sideways false
status collapsed

\begin_layout Plain Layout
\begin_inset space \hfill{}
\end_inset


\begin_inset Graphics
	filename c405-thr-vs-vtrim.pdf
	scale 50

\end_inset


\begin_inset space \hfill{}
\end_inset


\begin_inset space ~
\end_inset


\begin_inset ERT
status collapsed

\begin_layout Plain Layout


\backslash
protect
\end_layout

\end_inset


\begin_inset Caption

\begin_layout Plain Layout
Pixel threshold vs 
\family typewriter
Vtrim
\family default
 for different 
\family typewriter
trim bits
\family default
: top (black): 15, 2nd (blue): 11, mid (green): 7, 4th (magenta): 3, bottom
 (red): 0 (at large 
\family typewriter
Vtrim
\family default
 and and trim bits 0 the threshold approaches the noise level and the measuremen
t becomes unreliable).
 The trim bit spacing is closer at smaller 
\family typewriter
Vtrim
\family default
, potentially leading to a sharper threshold distribution.
\end_layout

\end_inset


\end_layout

\end_inset


\end_layout

\begin_layout Standard
\begin_inset Float figure
wide false
sideways false
status collapsed

\begin_layout Plain Layout
\begin_inset space \hfill{}
\end_inset


\begin_inset Graphics
	filename c405-thr-vs-ia.pdf
	scale 50

\end_inset


\begin_inset space \hfill{}
\end_inset


\begin_inset space ~
\end_inset


\begin_inset ERT
status collapsed

\begin_layout Plain Layout


\backslash
protect
\end_layout

\end_inset


\begin_inset Caption

\begin_layout Plain Layout
Pixel threshold vs 
\family typewriter
Vana
\family default
.
 Threshold 255 means overflow (current too low or threshold too high).
 Changing 
\family typewriter
Vana
\family default
 changes the working point of preamplifier and shaper and the baseline at
 the input to the comparator, thus changing the pixel threshold with fixed
 comparator settings (
\family typewriter
VthrComp
\family default
, 
\family typewriter
Vtrim
\family default
).
 The order of setting the DACs matters: don't change 
\family typewriter
Vana
\family default
 after trimming (or re-trim, or at least take a threshold map).
\end_layout

\end_inset


\end_layout

\end_inset


\end_layout

\end_body
\end_document
