void F_1 ( T_1 clock )\r\n{\r\nF_2 ( & V_1 ) ;\r\nswitch ( clock ) {\r\ncase V_2 :\r\nV_3 |= V_4 ;\r\nbreak;\r\ncase V_5 :\r\nV_3 |= V_6 | V_7 ;\r\nbreak;\r\ncase V_8 :\r\nV_3 |= V_9 ;\r\nbreak;\r\ncase V_10 :\r\nV_3 |= V_11 ;\r\nbreak;\r\ncase V_12 :\r\nV_3 |= V_13 | V_14 ;\r\nbreak;\r\ncase V_15 :\r\nif ( F_3 () == V_16 ||\r\nF_3 () == V_17 )\r\nV_3 |= V_18 ;\r\nelse\r\nV_3 |= V_6 | V_18 ;\r\nbreak;\r\ncase V_19 :\r\nV_3 |= V_20 | V_21 ;\r\nbreak;\r\ncase V_22 :\r\nV_3 |= V_23 ;\r\nbreak;\r\ncase V_24 :\r\nV_3 |= V_25 ;\r\nbreak;\r\ncase V_26 :\r\nV_3 |= V_27 ;\r\nbreak;\r\ncase V_28 :\r\nV_29 |= V_30 ;\r\nbreak;\r\ncase V_31 :\r\nV_29 |= V_32 ;\r\nbreak;\r\ncase V_33 :\r\nV_29 |= V_34 ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nif ( clock == V_28 || clock == V_31 ||\r\nclock == V_33 )\r\nF_4 ( V_35 , V_29 ) ;\r\nelse\r\nF_4 ( V_36 , V_3 ) ;\r\nF_5 ( & V_1 ) ;\r\n}\r\nvoid F_6 ( T_1 clock )\r\n{\r\nF_2 ( & V_1 ) ;\r\nswitch ( clock ) {\r\ncase V_2 :\r\nV_3 &= ~ V_4 ;\r\nbreak;\r\ncase V_5 :\r\nif ( F_3 () == V_16 ||\r\nF_3 () == V_17 ) {\r\nV_3 &= ~ ( V_6 | V_7 ) ;\r\n} else {\r\nif ( V_3 & V_18 )\r\nV_3 &= ~ V_7 ;\r\nelse\r\nV_3 &= ~ ( V_6 | V_7 ) ;\r\n}\r\nbreak;\r\ncase V_8 :\r\nV_3 &= ~ V_9 ;\r\nbreak;\r\ncase V_10 :\r\nV_3 &= ~ V_11 ;\r\nbreak;\r\ncase V_12 :\r\nV_3 &= ~ ( V_13 | V_14 ) ;\r\nbreak;\r\ncase V_15 :\r\nif ( F_3 () == V_16 ||\r\nF_3 () == V_17 ) {\r\nV_3 &= ~ V_18 ;\r\n} else {\r\nif ( V_3 & V_7 )\r\nV_3 &= ~ V_18 ;\r\nelse\r\nV_3 &= ~ ( V_6 | V_18 ) ;\r\n}\r\nbreak;\r\ncase V_19 :\r\nV_3 &= ~ ( V_20 | V_21 ) ;\r\nbreak;\r\ncase V_22 :\r\nV_3 &= ~ V_23 ;\r\nbreak;\r\ncase V_24 :\r\nV_3 &= ~ V_25 ;\r\nbreak;\r\ncase V_26 :\r\nV_3 &= ~ V_27 ;\r\nbreak;\r\ncase V_28 :\r\nV_29 &= ~ V_30 ;\r\nbreak;\r\ncase V_31 :\r\nV_29 &= ~ V_32 ;\r\nbreak;\r\ncase V_33 :\r\nV_29 &= ~ V_34 ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nif ( clock == V_28 || clock == V_31 ||\r\nclock == V_33 )\r\nF_4 ( V_35 , V_29 ) ;\r\nelse\r\nF_4 ( V_36 , V_3 ) ;\r\nF_5 ( & V_1 ) ;\r\n}\r\nstatic int T_2 F_7 ( void )\r\n{\r\nunsigned long V_37 , V_38 ;\r\nswitch ( F_3 () ) {\r\ncase V_16 :\r\ncase V_17 :\r\nV_37 = V_39 ;\r\nV_38 = V_40 ;\r\nbreak;\r\ncase V_41 :\r\ncase V_42 :\r\nV_37 = V_43 ;\r\nV_38 = V_44 ;\r\nbreak;\r\ncase V_45 :\r\nV_37 = V_46 ;\r\nV_38 = V_47 ;\r\nbreak;\r\ndefault:\r\nF_8 ( L_1 ) ;\r\nbreak;\r\n}\r\nif ( F_9 ( V_37 , V_38 , L_2 ) == NULL )\r\nreturn - V_48 ;\r\nV_49 = F_10 ( V_37 , V_38 ) ;\r\nif ( V_49 == NULL ) {\r\nF_11 ( V_37 , V_38 ) ;\r\nreturn - V_48 ;\r\n}\r\nV_3 = F_12 ( V_36 ) ;\r\nif ( F_3 () == V_45 )\r\nV_29 = F_12 ( V_35 ) ;\r\nF_13 ( & V_1 ) ;\r\nreturn 0 ;\r\n}
