\hypertarget{structALT__SDR__CTL__DRAMTIMING3__s}{}\section{A\+L\+T\+\_\+\+S\+D\+R\+\_\+\+C\+T\+L\+\_\+\+D\+R\+A\+M\+T\+I\+M\+I\+N\+G3\+\_\+s Struct Reference}
\label{structALT__SDR__CTL__DRAMTIMING3__s}\index{ALT\_SDR\_CTL\_DRAMTIMING3\_s@{ALT\_SDR\_CTL\_DRAMTIMING3\_s}}
\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{structALT__SDR__CTL__DRAMTIMING3__s_abcf68c9aab300093bfcca4dc6b053a79}\label{structALT__SDR__CTL__DRAMTIMING3__s_abcf68c9aab300093bfcca4dc6b053a79}} 
uint32\+\_\+t {\bfseries trtp}\+: 4
\item 
\mbox{\Hypertarget{structALT__SDR__CTL__DRAMTIMING3__s_a9c642a76da7e0d5f5f467de561bd4ee8}\label{structALT__SDR__CTL__DRAMTIMING3__s_a9c642a76da7e0d5f5f467de561bd4ee8}} 
uint32\+\_\+t {\bfseries tras}\+: 5
\item 
\mbox{\Hypertarget{structALT__SDR__CTL__DRAMTIMING3__s_a138f005c396eabcb74afb8a0a1a9e6bb}\label{structALT__SDR__CTL__DRAMTIMING3__s_a138f005c396eabcb74afb8a0a1a9e6bb}} 
uint32\+\_\+t {\bfseries trc}\+: 6
\item 
\mbox{\Hypertarget{structALT__SDR__CTL__DRAMTIMING3__s_ae4e2c137b71c05d190124a33ab7ed9bb}\label{structALT__SDR__CTL__DRAMTIMING3__s_ae4e2c137b71c05d190124a33ab7ed9bb}} 
uint32\+\_\+t {\bfseries tmrd}\+: 4
\item 
\mbox{\Hypertarget{structALT__SDR__CTL__DRAMTIMING3__s_a227f6276bc8168eafad4af1c4e92b33e}\label{structALT__SDR__CTL__DRAMTIMING3__s_a227f6276bc8168eafad4af1c4e92b33e}} 
uint32\+\_\+t {\bfseries tccd}\+: 4
\item 
\mbox{\Hypertarget{structALT__SDR__CTL__DRAMTIMING3__s_a9cb1d5e050ebf283df368373b5f53969}\label{structALT__SDR__CTL__DRAMTIMING3__s_a9cb1d5e050ebf283df368373b5f53969}} 
uint32\+\_\+t {\bfseries \+\_\+\+\_\+pad0\+\_\+\+\_\+}\+: 9
\end{DoxyCompactItemize}


The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
bsps/arm/altera-\/cyclone-\/v/include/bsp/socal/\mbox{\hyperlink{alt__sdr_8h}{alt\+\_\+sdr.\+h}}\end{DoxyCompactItemize}
