###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        23836   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        19038   # Number of read row buffer hits
num_read_cmds                  =        23836   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         4818   # Number of ACT commands
num_pre_cmds                   =         4803   # Number of PRE commands
num_ondemand_pres              =          828   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      2827662   # Cyles of rank active rank.0
rank_active_cycles.1           =      2156765   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      7172338   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      7843235   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        21734   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          345   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           65   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           29   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           24   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           16   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           13   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =           11   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           11   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            1   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         1587   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         8952   # Read request latency (cycles)
read_latency[40-59]            =         5085   # Read request latency (cycles)
read_latency[60-79]            =         1936   # Read request latency (cycles)
read_latency[80-99]            =          785   # Read request latency (cycles)
read_latency[100-119]          =          626   # Read request latency (cycles)
read_latency[120-139]          =          474   # Read request latency (cycles)
read_latency[140-159]          =          389   # Read request latency (cycles)
read_latency[160-179]          =          346   # Read request latency (cycles)
read_latency[180-199]          =          348   # Read request latency (cycles)
read_latency[200-]             =         4895   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  9.61068e+07   # Read energy
act_energy                     =   1.3182e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.44272e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.76475e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  1.76446e+09   # Active standby energy rank.0
act_stb_energy.1               =  1.34582e+09   # Active standby energy rank.1
average_read_latency           =      157.436   # Average read request latency (cycles)
average_interarrival           =      419.468   # Average request interarrival latency (cycles)
total_energy                   =  1.11317e+10   # Total energy (pJ)
average_power                  =      1113.17   # Average power (mW)
average_bandwidth              =     0.203401   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        19947   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        16126   # Number of read row buffer hits
num_read_cmds                  =        19947   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         3833   # Number of ACT commands
num_pre_cmds                   =         3819   # Number of PRE commands
num_ondemand_pres              =           86   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      2372871   # Cyles of rank active rank.0
rank_active_cycles.1           =      2405363   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      7627129   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      7594637   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        17761   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          410   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          100   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           37   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           29   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           18   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           15   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =           13   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           13   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            3   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         1548   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         9138   # Read request latency (cycles)
read_latency[40-59]            =         5173   # Read request latency (cycles)
read_latency[60-79]            =         1480   # Read request latency (cycles)
read_latency[80-99]            =          740   # Read request latency (cycles)
read_latency[100-119]          =          507   # Read request latency (cycles)
read_latency[120-139]          =          377   # Read request latency (cycles)
read_latency[140-159]          =          277   # Read request latency (cycles)
read_latency[160-179]          =          227   # Read request latency (cycles)
read_latency[180-199]          =          195   # Read request latency (cycles)
read_latency[200-]             =         1833   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  8.04263e+07   # Read energy
act_energy                     =  1.04871e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.66102e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.64543e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  1.48067e+09   # Active standby energy rank.0
act_stb_energy.1               =  1.50095e+09   # Active standby energy rank.1
average_read_latency           =      84.8129   # Average read request latency (cycles)
average_interarrival           =       501.25   # Average request interarrival latency (cycles)
total_energy                   =  1.10836e+10   # Total energy (pJ)
average_power                  =      1108.36   # Average power (mW)
average_bandwidth              =     0.170214   # Average bandwidth
