DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "riscvio_lib"
unitName "pipeline"
)
(DmPackageRef
library "riscvio_lib"
unitName "ISA"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "ieee"
unitName "math_real"
)
]
instances [
(Instance
name "riscvio_i"
duLibraryName "riscvio_lib"
duName "riscvio"
elements [
]
mwi 0
uid 137,0
)
(Instance
name "int_ram_i"
duLibraryName "riscvio_lib"
duName "int_ram"
elements [
]
mwi 0
uid 239,0
)
(Instance
name "uart_if_i"
duLibraryName "riscvio_lib"
duName "uart"
elements [
(GiElement
name "baud"
type "positive"
value "1_000_000"
)
(GiElement
name "clock_frequency"
type "positive"
value "50_000_000"
)
]
mwi 0
uid 569,0
)
(Instance
name "io_mux_i"
duLibraryName "riscvio_lib"
duName "io_mux"
elements [
]
mwi 0
uid 579,0
)
]
libraryRefs [
"ieee"
"riscvio_lib"
]
)
version "32.1"
appVersion "2021.1 Built on 14 Jan 2021 at 15:11:42"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "Z:\\media\\surfer\\Volume\\Dateien\\vhdl\\RiscViO\\riscvio_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "Z:\\media\\surfer\\Volume\\Dateien\\vhdl\\RiscViO\\riscvio_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "Z:\\media\\surfer\\Volume\\Dateien\\vhdl\\RiscViO\\riscvio_lib\\hds\\riscvio_soc\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "Z:\\media\\surfer\\Volume\\Dateien\\vhdl\\RiscViO\\riscvio_lib\\hds\\riscvio_soc\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "Z:\\media\\surfer\\Volume\\Dateien\\vhdl\\RiscViO\\riscvio_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "Z:\\media\\surfer\\Volume\\Dateien\\vhdl\\RiscViO\\riscvio_lib\\hds\\riscvio_soc"
)
(vvPair
variable "d_logical"
value "Z:\\media\\surfer\\Volume\\Dateien\\vhdl\\RiscViO\\riscvio_lib\\hds\\riscvio_soc"
)
(vvPair
variable "date"
value "06.07.2024"
)
(vvPair
variable "day"
value "Sa"
)
(vvPair
variable "day_long"
value "Samstag"
)
(vvPair
variable "dd"
value "06"
)
(vvPair
variable "entity_name"
value "riscvio_soc"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "surfer"
)
(vvPair
variable "graphical_source_date"
value "06.07.2024"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "SURFER-A0000001"
)
(vvPair
variable "graphical_source_time"
value "12:01:42"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "SURFER-A0000001"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "riscvio_lib"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/riscvio_lib/modelsim"
)
(vvPair
variable "library_downstream_ModelSimSimulator"
value "$HDS_PROJECT_DIR/riscvio_lib/sim"
)
(vvPair
variable "library_downstream_QISDataPrep"
value "$HDS_PROJECT_DIR/riscvio_lib/qis"
)
(vvPair
variable "library_downstream_QISPARInvoke"
value "$HDS_PROJECT_DIR/riscvio_lib/qis"
)
(vvPair
variable "library_downstream_QISPGMInvoke"
value "$HDS_PROJECT_DIR/riscvio_lib/qis"
)
(vvPair
variable "library_downstream_QuestaSimCompiler"
value "$HDS_PROJECT_DIR/riscvio_lib/questasim"
)
(vvPair
variable "mm"
value "07"
)
(vvPair
variable "module_name"
value "riscvio_soc"
)
(vvPair
variable "month"
value "Jul"
)
(vvPair
variable "month_long"
value "Juli"
)
(vvPair
variable "p"
value "Z:\\media\\surfer\\Volume\\Dateien\\vhdl\\RiscViO\\riscvio_lib\\hds\\riscvio_soc\\struct.bd"
)
(vvPair
variable "p_logical"
value "Z:\\media\\surfer\\Volume\\Dateien\\vhdl\\RiscViO\\riscvio_lib\\hds\\riscvio_soc\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "RiscViO"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\intelFPGA/20.1\\modelsim_ase\\win32aloem"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaCDCFormalPath"
value "$QHOME/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "C:\\intelFPGA_lite\\23.1std\\questa_fse\\win64"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "12:01:42"
)
(vvPair
variable "unit"
value "riscvio_soc"
)
(vvPair
variable "user"
value "surfer"
)
(vvPair
variable "version"
value "2021.1 Built on 14 Jan 2021 at 15:11:42"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2024"
)
(vvPair
variable "yy"
value "24"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 52,0
optionalChildren [
*1 (SaComponent
uid 137,0
optionalChildren [
*2 (CptPort
uid 147,0
ps "OnEdgeStrategy"
shape (Triangle
uid 148,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,20625,8000,21375"
)
tg (CPTG
uid 149,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 150,0
va (VaSet
font "lucida,8,0"
)
xt "9000,20550,10400,21550"
st "clk"
blo "9000,21350"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clk"
t "std_logic"
o 4
)
)
)
*3 (CptPort
uid 151,0
ps "OnEdgeStrategy"
shape (Triangle
uid 152,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,21625,8000,22375"
)
tg (CPTG
uid 153,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 154,0
va (VaSet
font "lucida,8,0"
)
xt "9000,21550,11300,22550"
st "res_n"
blo "9000,22350"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "res_n"
t "std_logic"
o 12
)
)
)
*4 (CptPort
uid 155,0
ps "OnEdgeStrategy"
shape (Triangle
uid 156,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32000,22625,32750,23375"
)
tg (CPTG
uid 157,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 158,0
va (VaSet
font "lucida,8,0"
)
xt "28100,22300,31000,23300"
st "ic_rack"
ju 2
blo "31000,23100"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "ic_rack"
t "boolean"
o 8
)
)
)
*5 (CptPort
uid 159,0
ps "OnEdgeStrategy"
shape (Triangle
uid 160,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32000,20625,32750,21375"
)
tg (CPTG
uid 161,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 162,0
va (VaSet
font "lucida,8,0"
)
xt "18700,20300,31000,21300"
st "ic_raddr : (ADDR_WIDTH - 1:0)"
ju 2
blo "31000,21100"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "ic_raddr"
t "std_logic_vector"
b "(ADDR_WIDTH - 1 downto 0)"
o 25
)
)
)
*6 (CptPort
uid 163,0
ps "OnEdgeStrategy"
shape (Triangle
uid 164,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32000,23625,32750,24375"
)
tg (CPTG
uid 165,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 166,0
va (VaSet
font "lucida,8,0"
)
xt "19500,23300,31000,24300"
st "ic_rdata : (BUS_WIDTH - 1:0)"
ju 2
blo "31000,24100"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "ic_rdata"
t "std_logic_vector"
b "(BUS_WIDTH - 1 downto 0)"
o 9
)
)
)
*7 (CptPort
uid 167,0
ps "OnEdgeStrategy"
shape (Triangle
uid 168,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32000,21625,32750,22375"
)
tg (CPTG
uid 169,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 170,0
va (VaSet
font "lucida,8,0"
)
xt "28200,21300,31000,22300"
st "ic_rreq"
ju 2
blo "31000,22100"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "ic_rreq"
t "boolean"
o 26
)
)
)
*8 (CptPort
uid 171,0
ps "OnEdgeStrategy"
shape (Triangle
uid 172,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32000,32625,32750,33375"
)
tg (CPTG
uid 173,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 174,0
va (VaSet
font "lucida,8,0"
)
xt "27900,32550,31000,33550"
st "ac_rack"
ju 2
blo "31000,33350"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "ac_rack"
t "boolean"
o 1
)
)
)
*9 (CptPort
uid 175,0
ps "OnEdgeStrategy"
shape (Triangle
uid 176,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32000,31625,32750,32375"
)
tg (CPTG
uid 177,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 178,0
va (VaSet
font "lucida,8,0"
)
xt "24600,31550,31000,32550"
st "ac_raddr : (31:0)"
ju 2
blo "31000,32350"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "ac_raddr"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 13
)
)
)
*10 (CptPort
uid 179,0
ps "OnEdgeStrategy"
shape (Triangle
uid 180,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32000,33625,32750,34375"
)
tg (CPTG
uid 181,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 182,0
va (VaSet
font "lucida,8,0"
)
xt "27700,33550,31000,34550"
st "ac_rdata"
ju 2
blo "31000,34350"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "ac_rdata"
t "buzz_word_T"
o 2
)
)
)
*11 (CptPort
uid 183,0
ps "OnEdgeStrategy"
shape (Triangle
uid 184,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32000,30625,32750,31375"
)
tg (CPTG
uid 185,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 186,0
va (VaSet
font "lucida,8,0"
)
xt "28000,30550,31000,31550"
st "ac_rreq"
ju 2
blo "31000,31350"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "ac_rreq"
t "boolean"
o 14
)
)
)
*12 (CptPort
uid 187,0
ps "OnEdgeStrategy"
shape (Triangle
uid 188,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32000,27625,32750,28375"
)
tg (CPTG
uid 189,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 190,0
va (VaSet
font "lucida,8,0"
)
xt "27900,27550,31000,28550"
st "dc_rack"
ju 2
blo "31000,28350"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "dc_rack"
t "boolean"
o 5
)
)
)
*13 (CptPort
uid 191,0
ps "OnEdgeStrategy"
shape (Triangle
uid 192,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32000,26625,32750,27375"
)
tg (CPTG
uid 193,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 194,0
va (VaSet
font "lucida,8,0"
)
xt "24600,26550,31000,27550"
st "dc_raddr : (31:0)"
ju 2
blo "31000,27350"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "dc_raddr"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 19
)
)
)
*14 (CptPort
uid 195,0
ps "OnEdgeStrategy"
shape (Triangle
uid 196,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32000,28625,32750,29375"
)
tg (CPTG
uid 197,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 198,0
va (VaSet
font "lucida,8,0"
)
xt "27700,28550,31000,29550"
st "dc_rdata"
ju 2
blo "31000,29350"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "dc_rdata"
t "buzz_word_T"
o 6
)
)
)
*15 (CptPort
uid 199,0
ps "OnEdgeStrategy"
shape (Triangle
uid 200,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32000,25625,32750,26375"
)
tg (CPTG
uid 201,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 202,0
va (VaSet
font "lucida,8,0"
)
xt "28000,25550,31000,26550"
st "dc_rreq"
ju 2
blo "31000,26350"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "dc_rreq"
t "boolean"
o 20
)
)
)
*16 (CptPort
uid 203,0
ps "OnEdgeStrategy"
shape (Triangle
uid 204,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32000,37625,32750,38375"
)
tg (CPTG
uid 205,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 206,0
va (VaSet
font "lucida,8,0"
)
xt "27600,37550,31000,38550"
st "dc_wack"
ju 2
blo "31000,38350"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "dc_wack"
t "boolean"
o 7
)
)
)
*17 (CptPort
uid 207,0
ps "OnEdgeStrategy"
shape (Triangle
uid 208,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32000,35625,32750,36375"
)
tg (CPTG
uid 209,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 210,0
va (VaSet
font "lucida,8,0"
)
xt "24300,35550,31000,36550"
st "dc_waddr : (31:0)"
ju 2
blo "31000,36350"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "dc_waddr"
t "std_logic_vector"
b "(31 downto 0)"
o 21
)
)
)
*18 (CptPort
uid 211,0
ps "OnEdgeStrategy"
shape (Triangle
uid 212,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32000,38625,32750,39375"
)
tg (CPTG
uid 213,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 214,0
va (VaSet
font "lucida,8,0"
)
xt "27400,38550,31000,39550"
st "dc_wdata"
ju 2
blo "31000,39350"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "dc_wdata"
t "buzz_word_T"
o 23
)
)
)
*19 (CptPort
uid 215,0
ps "OnEdgeStrategy"
shape (Triangle
uid 216,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32000,36625,32750,37375"
)
tg (CPTG
uid 217,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 218,0
va (VaSet
font "lucida,8,0"
)
xt "27700,36550,31000,37550"
st "dc_wreq"
ju 2
blo "31000,37350"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "dc_wreq"
t "boolean"
o 24
)
)
)
*20 (CptPort
uid 219,0
ps "OnEdgeStrategy"
shape (Triangle
uid 220,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,37625,8000,38375"
)
tg (CPTG
uid 221,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 222,0
va (VaSet
font "lucida,8,0"
)
xt "9000,37300,12100,38300"
st "io_rdata"
blo "9000,38100"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "io_rdata"
t "word_T"
o 10
)
)
)
*21 (CptPort
uid 223,0
ps "OnEdgeStrategy"
shape (Triangle
uid 224,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,40625,8000,41375"
)
tg (CPTG
uid 225,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 226,0
va (VaSet
font "lucida,8,0"
)
xt "9000,40300,12400,41300"
st "io_wdata"
blo "9000,41100"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "io_wdata"
t "word_T"
o 30
)
)
)
*22 (CptPort
uid 227,0
ps "OnEdgeStrategy"
shape (Triangle
uid 228,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,36625,8000,37375"
)
tg (CPTG
uid 229,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 230,0
va (VaSet
font "lucida,8,0"
)
xt "9000,36300,11800,37300"
st "io_stall"
blo "9000,37100"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "io_stall"
t "std_logic"
o 11
)
)
)
*23 (CptPort
uid 231,0
ps "OnEdgeStrategy"
shape (Triangle
uid 232,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,39625,8000,40375"
)
tg (CPTG
uid 233,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 234,0
va (VaSet
font "lucida,8,0"
)
xt "9000,39300,12300,40300"
st "io_mode"
blo "9000,40100"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "io_mode"
t "mem_mode_T"
o 29
)
)
)
*24 (CptPort
uid 235,0
ps "OnEdgeStrategy"
shape (Triangle
uid 236,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,38625,8000,39375"
)
tg (CPTG
uid 237,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 238,0
va (VaSet
font "lucida,8,0"
)
xt "9000,38300,14600,39300"
st "io_dev : (11:0)"
blo "9000,39100"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "io_dev"
t "std_logic_vector"
b "(11 downto 0)"
o 27
)
)
)
*25 (CptPort
uid 959,0
ps "OnEdgeStrategy"
shape (Triangle
uid 960,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,41625,8000,42375"
)
tg (CPTG
uid 961,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 962,0
va (VaSet
font "lucida,8,0"
)
xt "9000,41300,11000,42300"
st "io_ix"
blo "9000,42100"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "io_ix"
t "word_T"
o 28
suid 28,0
)
)
)
*26 (CptPort
uid 1121,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1122,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32000,39625,32750,40375"
)
tg (CPTG
uid 1123,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1124,0
va (VaSet
font "Ubuntu,8,0"
)
xt "16000,39300,31000,40700"
st "dc_wbyte_ena : (BUS_WIDTH/8 - 1:0)"
ju 2
blo "31000,40400"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "dc_wbyte_ena"
t "std_logic_vector"
b "(BUS_WIDTH/8 - 1 DOWNTO 0)"
o 22
suid 29,0
)
)
)
*27 (CptPort
uid 1196,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1197,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32000,43625,32750,44375"
)
tg (CPTG
uid 1198,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1199,0
va (VaSet
font "lucida,8,0"
)
xt "27600,43500,31000,44500"
st "ac_wack"
ju 2
blo "31000,44300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "ac_wack"
t "boolean"
o 3
suid 34,0
)
)
)
*28 (CptPort
uid 1200,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1201,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32000,41625,32750,42375"
)
tg (CPTG
uid 1202,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1203,0
va (VaSet
font "lucida,8,0"
)
xt "27300,41500,31000,42500"
st "ac_waddr"
ju 2
blo "31000,42300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "ac_waddr"
t "word_T"
o 15
suid 30,0
)
)
)
*29 (CptPort
uid 1204,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1205,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32000,45625,32750,46375"
)
tg (CPTG
uid 1206,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1207,0
va (VaSet
font "lucida,8,0"
)
xt "16800,45500,31000,46500"
st "ac_wbyte_ena : (BUS_WIDTH/8 - 1:0)"
ju 2
blo "31000,46300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "ac_wbyte_ena"
t "std_logic_vector"
b "(BUS_WIDTH/8 - 1 DOWNTO 0)"
o 16
suid 31,0
)
)
)
*30 (CptPort
uid 1208,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1209,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32000,44625,32750,45375"
)
tg (CPTG
uid 1210,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1211,0
va (VaSet
font "lucida,8,0"
)
xt "27400,44500,31000,45500"
st "ac_wdata"
ju 2
blo "31000,45300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "ac_wdata"
t "buzz_word_T"
o 17
suid 33,0
)
)
)
*31 (CptPort
uid 1212,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1213,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32000,42625,32750,43375"
)
tg (CPTG
uid 1214,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1215,0
va (VaSet
font "lucida,8,0"
)
xt "27700,42500,31000,43500"
st "ac_wreq"
ju 2
blo "31000,43300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "ac_wreq"
t "boolean"
o 18
suid 32,0
)
)
)
]
shape (Rectangle
uid 138,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "8000,20000,32000,48000"
)
oxt "15000,6000,39000,26000"
ttg (MlTextGroup
uid 139,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*32 (Text
uid 140,0
va (VaSet
font "lucida,8,1"
)
xt "17750,29100,22250,30100"
st "riscvio_lib"
blo "17750,29900"
tm "BdLibraryNameMgr"
)
*33 (Text
uid 141,0
va (VaSet
font "lucida,8,1"
)
xt "17750,30000,20550,31000"
st "riscvio"
blo "17750,30800"
tm "CptNameMgr"
)
*34 (Text
uid 142,0
va (VaSet
font "lucida,8,1"
)
xt "17750,30900,21150,31900"
st "riscvio_i"
blo "17750,31700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 143,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 144,0
text (MLText
uid 145,0
va (VaSet
font "lucida,8,0"
)
xt "-7000,26000,-7000,26000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 146,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "8250,46250,9750,47750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*35 (SaComponent
uid 239,0
optionalChildren [
*36 (CptPort
uid 249,0
ps "OnEdgeStrategy"
shape (Triangle
uid 250,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,13625,50000,14375"
)
tg (CPTG
uid 251,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 252,0
va (VaSet
font "lucida,8,0"
)
xt "51000,13300,52400,14300"
st "clk"
blo "51000,14100"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
)
)
)
*37 (CptPort
uid 253,0
ps "OnEdgeStrategy"
shape (Triangle
uid 254,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,14625,50000,15375"
)
tg (CPTG
uid 255,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 256,0
va (VaSet
font "lucida,8,0"
)
xt "51000,14300,53300,15300"
st "res_n"
blo "51000,15100"
)
)
thePort (LogicalPort
decl (Decl
n "res_n"
t "std_logic"
o 2
)
)
)
*38 (CptPort
uid 257,0
ps "OnEdgeStrategy"
shape (Triangle
uid 258,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,25625,50000,26375"
)
tg (CPTG
uid 259,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 260,0
va (VaSet
font "lucida,8,0"
)
xt "51000,25300,54000,26300"
st "dc_rreq"
blo "51000,26100"
)
)
thePort (LogicalPort
decl (Decl
n "dc_rreq"
t "boolean"
o 3
i "false"
)
)
)
*39 (CptPort
uid 261,0
ps "OnEdgeStrategy"
shape (Triangle
uid 262,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,27625,50000,28375"
)
tg (CPTG
uid 263,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 264,0
va (VaSet
font "lucida,8,0"
)
xt "51000,27300,54100,28300"
st "dc_rack"
blo "51000,28100"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dc_rack"
t "boolean"
o 4
)
)
)
*40 (CptPort
uid 265,0
ps "OnEdgeStrategy"
shape (Triangle
uid 266,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,26625,50000,27375"
)
tg (CPTG
uid 267,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 268,0
va (VaSet
font "lucida,8,0"
)
xt "51000,26300,63500,27300"
st "dc_raddr : (ADDR_WIDTH - 1:0)"
blo "51000,27100"
)
)
thePort (LogicalPort
decl (Decl
n "dc_raddr"
t "std_logic_vector"
b "(ADDR_WIDTH - 1 downto 0)"
o 5
i "(others => '0')"
)
)
)
*41 (CptPort
uid 269,0
ps "OnEdgeStrategy"
shape (Triangle
uid 270,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,28625,50000,29375"
)
tg (CPTG
uid 271,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 272,0
va (VaSet
font "lucida,8,0"
)
xt "51000,28300,62700,29300"
st "dc_rdata : (BUS_WIDTH - 1:0)"
blo "51000,29100"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dc_rdata"
t "std_logic_vector"
b "(BUS_WIDTH - 1 downto 0)"
o 6
)
)
)
*42 (CptPort
uid 273,0
ps "OnEdgeStrategy"
shape (Triangle
uid 274,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,30625,50000,31375"
)
tg (CPTG
uid 275,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 276,0
va (VaSet
font "lucida,8,0"
)
xt "51000,30300,54000,31300"
st "ac_rreq"
blo "51000,31100"
)
)
thePort (LogicalPort
decl (Decl
n "ac_rreq"
t "boolean"
o 7
i "false"
)
)
)
*43 (CptPort
uid 277,0
ps "OnEdgeStrategy"
shape (Triangle
uid 278,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,32625,50000,33375"
)
tg (CPTG
uid 279,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 280,0
va (VaSet
font "lucida,8,0"
)
xt "51000,32300,54100,33300"
st "ac_rack"
blo "51000,33100"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ac_rack"
t "boolean"
o 8
)
)
)
*44 (CptPort
uid 281,0
ps "OnEdgeStrategy"
shape (Triangle
uid 282,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,31625,50000,32375"
)
tg (CPTG
uid 283,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 284,0
va (VaSet
font "lucida,8,0"
)
xt "51000,31300,63500,32300"
st "ac_raddr : (ADDR_WIDTH - 1:0)"
blo "51000,32100"
)
)
thePort (LogicalPort
decl (Decl
n "ac_raddr"
t "std_logic_vector"
b "(ADDR_WIDTH - 1 downto 0)"
o 9
i "(others => '0')"
)
)
)
*45 (CptPort
uid 285,0
ps "OnEdgeStrategy"
shape (Triangle
uid 286,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,33625,50000,34375"
)
tg (CPTG
uid 287,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 288,0
va (VaSet
font "lucida,8,0"
)
xt "51000,33300,62700,34300"
st "ac_rdata : (BUS_WIDTH - 1:0)"
blo "51000,34100"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ac_rdata"
t "std_logic_vector"
b "(BUS_WIDTH - 1 downto 0)"
o 10
)
)
)
*46 (CptPort
uid 289,0
ps "OnEdgeStrategy"
shape (Triangle
uid 290,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,21625,50000,22375"
)
tg (CPTG
uid 291,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 292,0
va (VaSet
font "lucida,8,0"
)
xt "51000,21300,53800,22300"
st "ic_rreq"
blo "51000,22100"
)
)
thePort (LogicalPort
decl (Decl
n "ic_rreq"
t "boolean"
o 11
i "false"
)
)
)
*47 (CptPort
uid 293,0
ps "OnEdgeStrategy"
shape (Triangle
uid 294,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,22625,50000,23375"
)
tg (CPTG
uid 295,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 296,0
va (VaSet
font "lucida,8,0"
)
xt "51000,22300,53900,23300"
st "ic_rack"
blo "51000,23100"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ic_rack"
t "boolean"
o 12
)
)
)
*48 (CptPort
uid 297,0
ps "OnEdgeStrategy"
shape (Triangle
uid 298,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,20625,50000,21375"
)
tg (CPTG
uid 299,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 300,0
va (VaSet
font "lucida,8,0"
)
xt "51000,20300,63300,21300"
st "ic_raddr : (ADDR_WIDTH - 1:0)"
blo "51000,21100"
)
)
thePort (LogicalPort
decl (Decl
n "ic_raddr"
t "std_logic_vector"
b "(ADDR_WIDTH - 1 downto 0)"
o 13
i "(others => '0')"
)
)
)
*49 (CptPort
uid 301,0
ps "OnEdgeStrategy"
shape (Triangle
uid 302,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,23625,50000,24375"
)
tg (CPTG
uid 303,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 304,0
va (VaSet
font "lucida,8,0"
)
xt "51000,23300,62500,24300"
st "ic_rdata : (BUS_WIDTH - 1:0)"
blo "51000,24100"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ic_rdata"
t "std_logic_vector"
b "(BUS_WIDTH - 1 downto 0)"
o 14
)
)
)
*50 (CptPort
uid 305,0
ps "OnEdgeStrategy"
shape (Triangle
uid 306,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,36625,50000,37375"
)
tg (CPTG
uid 307,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 308,0
va (VaSet
font "lucida,8,0"
)
xt "51000,36300,54300,37300"
st "dc_wreq"
blo "51000,37100"
)
)
thePort (LogicalPort
decl (Decl
n "dc_wreq"
t "boolean"
o 15
i "false"
)
)
)
*51 (CptPort
uid 309,0
ps "OnEdgeStrategy"
shape (Triangle
uid 310,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,37625,50000,38375"
)
tg (CPTG
uid 311,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 312,0
va (VaSet
font "lucida,8,0"
)
xt "51000,37300,54400,38300"
st "dc_wack"
blo "51000,38100"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dc_wack"
t "boolean"
o 16
)
)
)
*52 (CptPort
uid 313,0
ps "OnEdgeStrategy"
shape (Triangle
uid 314,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,35625,50000,36375"
)
tg (CPTG
uid 315,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 316,0
va (VaSet
font "lucida,8,0"
)
xt "51000,35300,63800,36300"
st "dc_waddr : (ADDR_WIDTH - 1:0)"
blo "51000,36100"
)
)
thePort (LogicalPort
decl (Decl
n "dc_waddr"
t "std_logic_vector"
b "(ADDR_WIDTH - 1 downto 0)"
o 17
i "(others => '0')"
)
)
)
*53 (CptPort
uid 317,0
ps "OnEdgeStrategy"
shape (Triangle
uid 318,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,38625,50000,39375"
)
tg (CPTG
uid 319,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 320,0
va (VaSet
font "lucida,8,0"
)
xt "51000,38300,63000,39300"
st "dc_wdata : (BUS_WIDTH - 1:0)"
blo "51000,39100"
)
)
thePort (LogicalPort
decl (Decl
n "dc_wdata"
t "std_logic_vector"
b "(BUS_WIDTH - 1 downto 0)"
o 18
i "(others => '0')"
)
)
)
*54 (CptPort
uid 1117,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1118,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,39625,50000,40375"
)
tg (CPTG
uid 1119,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1120,0
va (VaSet
font "lucida,8,0"
)
xt "51000,39500,65200,40500"
st "dc_wbyte_ena : (BUS_WIDTH/8 - 1:0)"
blo "51000,40300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "dc_wbyte_ena"
t "std_logic_vector"
b "(BUS_WIDTH/8 - 1 downto 0)"
o 19
)
)
)
*55 (CptPort
uid 1216,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1217,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,43625,50000,44375"
)
tg (CPTG
uid 1218,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1219,0
va (VaSet
font "lucida,8,0"
)
xt "51000,43500,54400,44500"
st "ac_wack"
blo "51000,44300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "ac_wack"
t "boolean"
o 21
)
)
)
*56 (CptPort
uid 1220,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1221,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,41625,50000,42375"
)
tg (CPTG
uid 1222,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1223,0
va (VaSet
font "lucida,8,0"
)
xt "51000,41500,63800,42500"
st "ac_waddr : (ADDR_WIDTH - 1:0)"
blo "51000,42300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "ac_waddr"
t "std_logic_vector"
b "(ADDR_WIDTH - 1 downto 0)"
o 22
i "(others => '0')"
)
)
)
*57 (CptPort
uid 1224,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1225,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,45625,50000,46375"
)
tg (CPTG
uid 1226,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1227,0
va (VaSet
font "lucida,8,0"
)
xt "51000,45500,65200,46500"
st "ac_wbyte_ena : (BUS_WIDTH/8 - 1:0)"
blo "51000,46300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "ac_wbyte_ena"
t "std_logic_vector"
b "(BUS_WIDTH/8 - 1 downto 0)"
o 24
)
)
)
*58 (CptPort
uid 1228,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1229,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,44625,50000,45375"
)
tg (CPTG
uid 1230,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1231,0
va (VaSet
font "lucida,8,0"
)
xt "51000,44500,63000,45500"
st "ac_wdata : (BUS_WIDTH - 1:0)"
blo "51000,45300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "ac_wdata"
t "std_logic_vector"
b "(BUS_WIDTH - 1 downto 0)"
o 23
i "(others => '0')"
)
)
)
*59 (CptPort
uid 1232,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1233,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,42625,50000,43375"
)
tg (CPTG
uid 1234,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1235,0
va (VaSet
font "lucida,8,0"
)
xt "51000,42500,54300,43500"
st "ac_wreq"
blo "51000,43300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "ac_wreq"
t "boolean"
o 20
i "false"
)
)
)
]
shape (Rectangle
uid 240,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "50000,13000,70000,48000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 241,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*60 (Text
uid 242,0
va (VaSet
font "lucida,8,1"
)
xt "52100,8000,56600,9000"
st "riscvio_lib"
blo "52100,8800"
tm "BdLibraryNameMgr"
)
*61 (Text
uid 243,0
va (VaSet
font "lucida,8,1"
)
xt "52100,9400,55300,10400"
st "int_ram"
blo "52100,10200"
tm "CptNameMgr"
)
*62 (Text
uid 244,0
va (VaSet
font "lucida,8,1"
)
xt "52100,10800,55900,11800"
st "int_ram_i"
blo "52100,11600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 245,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 246,0
text (MLText
uid 247,0
va (VaSet
font "lucida,8,0"
)
xt "64500,21000,64500,21000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 248,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "50250,46250,51750,47750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*63 (Net
uid 429,0
decl (Decl
n "res_n"
t "std_logic"
o 1
suid 1,0
)
declText (MLText
uid 430,0
va (VaSet
font "lucida,8,0"
)
xt "-1000,-28400,8500,-27400"
st "res_n               : std_logic"
)
)
*64 (Net
uid 431,0
decl (Decl
n "dc_raddr"
t "std_logic_vector"
b "(ADDR_WIDTH - 1 downto 0)"
o 2
suid 2,0
i "(others => '0')"
)
declText (MLText
uid 432,0
va (VaSet
font "lucida,8,0"
)
xt "-1000,-8400,31200,-7400"
st "SIGNAL dc_raddr            : std_logic_vector(ADDR_WIDTH - 1 downto 0) := (others => '0')"
)
)
*65 (Net
uid 433,0
decl (Decl
n "dc_rdata"
t "std_logic_vector"
b "(BUS_WIDTH - 1 downto 0)"
o 3
suid 3,0
)
declText (MLText
uid 434,0
va (VaSet
font "lucida,8,0"
)
xt "-1000,-7400,24400,-6400"
st "SIGNAL dc_rdata            : std_logic_vector(BUS_WIDTH - 1 downto 0)"
)
)
*66 (Net
uid 435,0
decl (Decl
n "dc_wack"
t "boolean"
o 4
suid 4,0
)
declText (MLText
uid 436,0
va (VaSet
font "lucida,8,0"
)
xt "-1000,-5400,11800,-4400"
st "SIGNAL dc_wack             : boolean"
)
)
*67 (Net
uid 437,0
decl (Decl
n "ic_rack"
t "boolean"
o 5
suid 5,0
)
declText (MLText
uid 438,0
va (VaSet
font "lucida,8,0"
)
xt "-1000,-400,11300,600"
st "SIGNAL ic_rack             : boolean"
)
)
*68 (Net
uid 439,0
decl (Decl
n "dc_rack"
t "boolean"
o 6
suid 6,0
)
declText (MLText
uid 440,0
va (VaSet
font "lucida,8,0"
)
xt "-1000,-9400,11500,-8400"
st "SIGNAL dc_rack             : boolean"
)
)
*69 (Net
uid 441,0
decl (Decl
n "ac_rack"
t "boolean"
o 7
suid 7,0
)
declText (MLText
uid 442,0
va (VaSet
font "lucida,8,0"
)
xt "-1000,-24400,11500,-23400"
st "SIGNAL ac_rack             : boolean"
)
)
*70 (Net
uid 443,0
decl (Decl
n "clk"
t "std_logic"
o 8
suid 8,0
)
declText (MLText
uid 444,0
va (VaSet
font "lucida,8,0"
)
xt "-1000,-29400,8000,-28400"
st "clk                 : std_logic"
)
)
*71 (Net
uid 445,0
decl (Decl
n "dc_rreq"
t "boolean"
o 9
suid 9,0
i "false"
)
declText (MLText
uid 446,0
va (VaSet
font "lucida,8,0"
)
xt "-1000,-6400,21300,-5400"
st "SIGNAL dc_rreq             : boolean                                   := false"
)
)
*72 (Net
uid 447,0
decl (Decl
n "ac_raddr"
t "std_logic_vector"
b "(ADDR_WIDTH - 1 downto 0)"
o 10
suid 10,0
i "(others => '0')"
)
declText (MLText
uid 448,0
va (VaSet
font "lucida,8,0"
)
xt "-1000,-23400,31200,-22400"
st "SIGNAL ac_raddr            : std_logic_vector(ADDR_WIDTH - 1 downto 0) := (others => '0')"
)
)
*73 (Net
uid 449,0
decl (Decl
n "ac_rdata"
t "std_logic_vector"
b "(BUS_WIDTH - 1 downto 0)"
o 11
suid 11,0
)
declText (MLText
uid 450,0
va (VaSet
font "lucida,8,0"
)
xt "-1000,-22400,24400,-21400"
st "SIGNAL ac_rdata            : std_logic_vector(BUS_WIDTH - 1 downto 0)"
)
)
*74 (Net
uid 451,0
decl (Decl
n "ic_raddr"
t "std_logic_vector"
b "(ADDR_WIDTH - 1 downto 0)"
o 12
suid 12,0
i "(others => '0')"
)
declText (MLText
uid 452,0
va (VaSet
font "lucida,8,0"
)
xt "-1000,600,31000,1600"
st "SIGNAL ic_raddr            : std_logic_vector(ADDR_WIDTH - 1 downto 0) := (others => '0')"
)
)
*75 (Net
uid 453,0
lang 11
decl (Decl
n "io_rdata"
t "word_T"
o 13
suid 13,0
)
declText (MLText
uid 454,0
va (VaSet
font "lucida,8,0"
)
xt "-1000,6600,11300,7600"
st "SIGNAL io_rdata            : word_T"
)
)
*76 (Net
uid 457,0
lang 11
decl (Decl
n "io_dev"
t "std_logic_vector"
b "(11 downto 0)"
o 15
suid 15,0
)
declText (MLText
uid 458,0
va (VaSet
font "lucida,8,0"
)
xt "-1000,3600,19100,4600"
st "SIGNAL io_dev              : std_logic_vector(11 downto 0)"
)
)
*77 (Net
uid 459,0
decl (Decl
n "dc_wdata"
t "std_logic_vector"
b "(BUS_WIDTH - 1 downto 0)"
o 16
suid 16,0
i "(others => '0')"
)
declText (MLText
uid 460,0
va (VaSet
font "lucida,8,0"
)
xt "-1000,-2400,30900,-1400"
st "SIGNAL dc_wdata            : std_logic_vector(BUS_WIDTH - 1 downto 0)  := (others => '0')"
)
)
*78 (Net
uid 461,0
lang 11
decl (Decl
n "io_wdata"
t "word_T"
o 17
suid 17,0
)
declText (MLText
uid 462,0
va (VaSet
font "lucida,8,0"
)
xt "-1000,8600,11600,9600"
st "SIGNAL io_wdata            : word_T"
)
)
*79 (Net
uid 463,0
decl (Decl
n "dc_wreq"
t "boolean"
o 18
suid 18,0
i "false"
)
declText (MLText
uid 464,0
va (VaSet
font "lucida,8,0"
)
xt "-1000,-1400,21600,-400"
st "SIGNAL dc_wreq             : boolean                                   := false"
)
)
*80 (Net
uid 465,0
lang 11
decl (Decl
n "io_mode"
t "mem_mode_T"
o 19
suid 19,0
)
declText (MLText
uid 466,0
va (VaSet
font "lucida,8,0"
)
xt "-1000,5600,14100,6600"
st "SIGNAL io_mode             : mem_mode_T"
)
)
*81 (Net
uid 467,0
decl (Decl
n "ic_rdata"
t "std_logic_vector"
b "(BUS_WIDTH - 1 downto 0)"
o 20
suid 20,0
)
declText (MLText
uid 468,0
va (VaSet
font "lucida,8,0"
)
xt "-1000,1600,24200,2600"
st "SIGNAL ic_rdata            : std_logic_vector(BUS_WIDTH - 1 downto 0)"
)
)
*82 (Net
uid 469,0
decl (Decl
n "ic_rreq"
t "boolean"
o 21
suid 21,0
i "false"
)
declText (MLText
uid 470,0
va (VaSet
font "lucida,8,0"
)
xt "-1000,2600,21100,3600"
st "SIGNAL ic_rreq             : boolean                                   := false"
)
)
*83 (Net
uid 471,0
decl (Decl
n "dc_waddr"
t "std_logic_vector"
b "(ADDR_WIDTH - 1 downto 0)"
o 22
suid 22,0
i "(others => '0')"
)
declText (MLText
uid 472,0
va (VaSet
font "lucida,8,0"
)
xt "-1000,-4400,31500,-3400"
st "SIGNAL dc_waddr            : std_logic_vector(ADDR_WIDTH - 1 downto 0) := (others => '0')"
)
)
*84 (Net
uid 473,0
decl (Decl
n "ac_rreq"
t "boolean"
o 23
suid 23,0
i "false"
)
declText (MLText
uid 474,0
va (VaSet
font "lucida,8,0"
)
xt "-1000,-21400,21300,-20400"
st "SIGNAL ac_rreq             : boolean                                   := false"
)
)
*85 (PortIoIn
uid 475,0
shape (CompositeShape
uid 476,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 477,0
sl 0
ro 270
xt "750,21625,2250,22375"
)
(Line
uid 478,0
sl 0
ro 270
xt "2250,22000,2750,22000"
pts [
"2250,22000"
"2750,22000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 479,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 480,0
va (VaSet
font "lucida,8,0"
)
xt "-2300,21300,0,22300"
st "res_n"
ju 2
blo "0,22100"
tm "WireNameMgr"
)
)
)
*86 (PortIoIn
uid 481,0
shape (CompositeShape
uid 482,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 483,0
sl 0
ro 270
xt "750,20625,2250,21375"
)
(Line
uid 484,0
sl 0
ro 270
xt "2250,21000,2750,21000"
pts [
"2250,21000"
"2750,21000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 485,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 486,0
va (VaSet
font "lucida,8,0"
)
xt "-1400,20300,0,21300"
st "clk"
ju 2
blo "0,21100"
tm "WireNameMgr"
)
)
)
*87 (SaComponent
uid 569,0
optionalChildren [
*88 (CptPort
uid 533,0
ps "OnEdgeStrategy"
shape (Triangle
uid 534,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-50750,35625,-50000,36375"
)
tg (CPTG
uid 535,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 536,0
va (VaSet
font "lucida,8,0"
)
xt "-49000,35300,-46800,36300"
st "clock"
blo "-49000,36100"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_logic"
o 1
)
)
)
*89 (CptPort
uid 541,0
ps "OnEdgeStrategy"
shape (Triangle
uid 542,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-27000,42625,-26250,43375"
)
tg (CPTG
uid 543,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 544,0
va (VaSet
font "lucida,8,0"
)
xt "-36600,42300,-28000,43300"
st "data_stream_in : (7:0)"
ju 2
blo "-28000,43100"
)
)
thePort (LogicalPort
decl (Decl
n "data_stream_in"
t "std_logic_vector"
b "(7 downto 0)"
o 3
)
)
)
*90 (CptPort
uid 545,0
ps "OnEdgeStrategy"
shape (Triangle
uid 546,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-27000,41625,-26250,42375"
)
tg (CPTG
uid 547,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 548,0
va (VaSet
font "lucida,8,0"
)
xt "-35400,41300,-28000,42300"
st "data_stream_in_stb"
ju 2
blo "-28000,42100"
)
)
thePort (LogicalPort
decl (Decl
n "data_stream_in_stb"
t "std_logic"
o 4
)
)
)
*91 (CptPort
uid 549,0
ps "OnEdgeStrategy"
shape (Triangle
uid 550,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-27000,40625,-26250,41375"
)
tg (CPTG
uid 551,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 552,0
va (VaSet
font "lucida,8,0"
)
xt "-35600,40300,-28000,41300"
st "data_stream_in_ack"
ju 2
blo "-28000,41100"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "data_stream_in_ack"
t "std_logic"
o 5
)
)
)
*92 (CptPort
uid 553,0
ps "OnEdgeStrategy"
shape (Triangle
uid 554,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-27000,36625,-26250,37375"
)
tg (CPTG
uid 555,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 556,0
va (VaSet
font "lucida,8,0"
)
xt "-37000,36300,-28000,37300"
st "data_stream_out : (7:0)"
ju 2
blo "-28000,37100"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "data_stream_out"
t "std_logic_vector"
b "(7 downto 0)"
o 7
)
)
)
*93 (CptPort
uid 557,0
ps "OnEdgeStrategy"
shape (Triangle
uid 558,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-27000,37625,-26250,38375"
)
tg (CPTG
uid 559,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 560,0
va (VaSet
font "lucida,8,0"
)
xt "-35800,37300,-28000,38300"
st "data_stream_out_stb"
ju 2
blo "-28000,38100"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "data_stream_out_stb"
t "std_logic"
o 8
)
)
)
*94 (CptPort
uid 561,0
ps "OnEdgeStrategy"
shape (Triangle
uid 562,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-50750,40625,-50000,41375"
)
tg (CPTG
uid 563,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 564,0
va (VaSet
font "lucida,8,0"
)
xt "-49000,40300,-48000,41300"
st "tx"
blo "-49000,41100"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "tx"
t "std_logic"
o 9
)
)
)
*95 (CptPort
uid 565,0
ps "OnEdgeStrategy"
shape (Triangle
uid 566,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-50750,39625,-50000,40375"
)
tg (CPTG
uid 567,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 568,0
va (VaSet
font "lucida,8,0"
)
xt "-49000,39300,-47900,40300"
st "rx"
blo "-49000,40100"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "rx"
t "std_logic"
o 10
)
)
)
*96 (CptPort
uid 973,0
ps "OnEdgeStrategy"
shape (Triangle
uid 974,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-27000,43625,-26250,44375"
)
tg (CPTG
uid 975,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 976,0
va (VaSet
font "lucida,8,0"
)
xt "-36000,43300,-28000,44300"
st "data_stream_in_done"
ju 2
blo "-28000,44100"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "data_stream_in_done"
t "std_logic"
o 6
)
)
)
*97 (CptPort
uid 987,0
ps "OnEdgeStrategy"
shape (Triangle
uid 988,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-50750,36625,-50000,37375"
)
tg (CPTG
uid 989,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 990,0
va (VaSet
font "lucida,8,0"
)
xt "-49000,36300,-46700,37300"
st "res_n"
blo "-49000,37100"
)
)
thePort (LogicalPort
decl (Decl
n "res_n"
t "std_logic"
o 2
)
)
)
]
shape (Rectangle
uid 570,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-50000,35000,-27000,45000"
)
oxt "-50000,35000,-27000,44000"
ttg (MlTextGroup
uid 571,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*98 (Text
uid 572,0
va (VaSet
font "lucida,8,1"
)
xt "-43900,38000,-39400,39000"
st "riscvio_lib"
blo "-43900,38800"
tm "BdLibraryNameMgr"
)
*99 (Text
uid 573,0
va (VaSet
font "lucida,8,1"
)
xt "-43900,39400,-42000,40400"
st "uart"
blo "-43900,40200"
tm "CptNameMgr"
)
*100 (Text
uid 574,0
va (VaSet
font "lucida,8,1"
)
xt "-43900,40800,-40500,41800"
st "uart_if_i"
blo "-43900,41600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 575,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 576,0
text (MLText
uid 577,0
va (VaSet
font "lucida,8,0"
)
xt "-45250,32200,-28450,34200"
st "baud            = 1_000_000     ( positive )  
clock_frequency = 50_000_000    ( positive )  
"
)
header ""
)
elements [
(GiElement
name "baud"
type "positive"
value "1_000_000"
)
(GiElement
name "clock_frequency"
type "positive"
value "50_000_000"
)
]
)
viewicon (ZoomableIcon
uid 578,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-49750,43250,-48250,44750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
connectByName 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*101 (Blk
uid 579,0
shape (Rectangle
uid 580,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "-13000,32000,-5000,45000"
)
oxt "-13000,35000,-5000,45000"
ttg (MlTextGroup
uid 581,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*102 (Text
uid 582,0
va (VaSet
font "lucida,8,1"
)
xt "-11400,37900,-6900,38900"
st "riscvio_lib"
blo "-11400,38700"
tm "BdLibraryNameMgr"
)
*103 (Text
uid 583,0
va (VaSet
font "lucida,8,1"
)
xt "-11400,39300,-8300,40300"
st "io_mux"
blo "-11400,40100"
tm "BlkNameMgr"
)
*104 (Text
uid 584,0
va (VaSet
font "lucida,8,1"
)
xt "-11400,40700,-7700,41700"
st "io_mux_i"
blo "-11400,41500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 585,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 586,0
text (MLText
uid 587,0
va (VaSet
font "lucida,8,0"
)
xt "-11400,47900,-11400,47900"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 588,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-12750,43250,-11250,44750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
)
*105 (Net
uid 589,0
decl (Decl
n "data_stream_in"
t "std_logic_vector"
b "(7 downto 0)"
o 24
suid 24,0
)
declText (MLText
uid 590,0
va (VaSet
font "lucida,8,0"
)
xt "-1000,-15400,20100,-14400"
st "SIGNAL data_stream_in      : std_logic_vector(7 downto 0)"
)
)
*106 (Net
uid 597,0
decl (Decl
n "data_stream_in_stb"
t "std_logic"
o 25
suid 25,0
)
declText (MLText
uid 598,0
va (VaSet
font "lucida,8,0"
)
xt "-1000,-12400,13600,-11400"
st "SIGNAL data_stream_in_stb  : std_logic"
)
)
*107 (Net
uid 605,0
decl (Decl
n "data_stream_in_ack"
t "std_logic"
o 26
suid 26,0
)
declText (MLText
uid 606,0
va (VaSet
font "lucida,8,0"
)
xt "-1000,-14400,13800,-13400"
st "SIGNAL data_stream_in_ack  : std_logic"
)
)
*108 (Net
uid 613,0
decl (Decl
n "data_stream_out"
t "std_logic_vector"
b "(7 downto 0)"
o 27
suid 27,0
)
declText (MLText
uid 614,0
va (VaSet
font "lucida,8,0"
)
xt "-1000,-11400,20300,-10400"
st "SIGNAL data_stream_out     : std_logic_vector(7 downto 0)"
)
)
*109 (Net
uid 621,0
decl (Decl
n "data_stream_out_stb"
t "std_logic"
o 28
suid 28,0
)
declText (MLText
uid 622,0
va (VaSet
font "lucida,8,0"
)
xt "-1000,-10400,13800,-9400"
st "SIGNAL data_stream_out_stb : std_logic"
)
)
*110 (Net
uid 661,0
decl (Decl
n "tx"
t "std_logic"
o 29
suid 29,0
)
declText (MLText
uid 662,0
va (VaSet
font "lucida,8,0"
)
xt "-1000,-26400,7800,-25400"
st "tx                  : std_logic"
)
)
*111 (Net
uid 669,0
decl (Decl
n "rx"
t "std_logic"
o 30
suid 30,0
)
declText (MLText
uid 670,0
va (VaSet
font "lucida,8,0"
)
xt "-1000,-27400,7900,-26400"
st "rx                  : std_logic"
)
)
*112 (PortIoIn
uid 683,0
shape (CompositeShape
uid 684,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 685,0
sl 0
ro 270
xt "-56000,39625,-54500,40375"
)
(Line
uid 686,0
sl 0
ro 270
xt "-54500,40000,-54000,40000"
pts [
"-54500,40000"
"-54000,40000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 687,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 688,0
va (VaSet
font "lucida,8,0"
)
xt "-58100,39300,-57000,40300"
st "rx"
ju 2
blo "-57000,40100"
tm "WireNameMgr"
)
)
)
*113 (PortIoOut
uid 689,0
shape (CompositeShape
uid 690,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 691,0
sl 0
ro 90
xt "-56000,40625,-54500,41375"
)
(Line
uid 692,0
sl 0
ro 90
xt "-54500,41000,-54000,41000"
pts [
"-54000,41000"
"-54500,41000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 693,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 694,0
va (VaSet
font "lucida,8,0"
)
xt "-58000,40300,-57000,41300"
st "tx"
ju 2
blo "-57000,41100"
tm "WireNameMgr"
)
)
)
*114 (Net
uid 849,0
lang 11
decl (Decl
n "io_stall"
t "std_logic"
o 14
suid 34,0
)
declText (MLText
uid 850,0
va (VaSet
font "lucida,8,0"
)
xt "-1000,7600,11400,8600"
st "SIGNAL io_stall            : std_logic"
)
)
*115 (Net
uid 963,0
lang 11
decl (Decl
n "io_ix"
t "word_T"
o 32
suid 35,0
)
declText (MLText
uid 964,0
va (VaSet
font "lucida,8,0"
)
xt "-1000,4600,10800,5600"
st "SIGNAL io_ix               : word_T"
)
)
*116 (Net
uid 977,0
decl (Decl
n "data_stream_in_done"
t "std_logic"
o 32
suid 36,0
)
declText (MLText
uid 978,0
va (VaSet
font "lucida,8,0"
)
xt "-1000,-13400,14000,-12400"
st "SIGNAL data_stream_in_done : std_logic"
)
)
*117 (Net
uid 1125,0
lang 11
decl (Decl
n "dc_wbyte_ena"
t "std_logic_vector"
b "(BUS_WIDTH/8 - 1 DOWNTO 0)"
o 33
suid 37,0
)
declText (MLText
uid 1126,0
va (VaSet
font "lucida,8,0"
)
xt "-1000,-3400,27400,-2400"
st "SIGNAL dc_wbyte_ena        : std_logic_vector(BUS_WIDTH/8 - 1 DOWNTO 0)"
)
)
*118 (Net
uid 1236,0
lang 11
decl (Decl
n "ac_wack"
t "boolean"
o 34
suid 38,0
)
declText (MLText
uid 1237,0
va (VaSet
font "lucida,8,0"
)
xt "-1000,-20400,11800,-19400"
st "SIGNAL ac_wack             : boolean"
)
)
*119 (Net
uid 1244,0
lang 11
decl (Decl
n "ac_waddr"
t "word_T"
o 35
suid 39,0
)
declText (MLText
uid 1245,0
va (VaSet
font "lucida,8,0"
)
xt "-1000,-19400,11900,-18400"
st "SIGNAL ac_waddr            : word_T"
)
)
*120 (Net
uid 1252,0
lang 11
decl (Decl
n "ac_wbyte_ena"
t "std_logic_vector"
b "(BUS_WIDTH/8 - 1 DOWNTO 0)"
o 36
suid 40,0
)
declText (MLText
uid 1253,0
va (VaSet
font "lucida,8,0"
)
xt "-1000,-18400,27400,-17400"
st "SIGNAL ac_wbyte_ena        : std_logic_vector(BUS_WIDTH/8 - 1 DOWNTO 0)"
)
)
*121 (Net
uid 1260,0
lang 11
decl (Decl
n "ac_wdata"
t "buzz_word_T"
o 37
suid 41,0
)
declText (MLText
uid 1261,0
va (VaSet
font "lucida,8,0"
)
xt "-1000,-17400,14200,-16400"
st "SIGNAL ac_wdata            : buzz_word_T"
)
)
*122 (Net
uid 1268,0
lang 11
decl (Decl
n "ac_wreq"
t "boolean"
o 38
suid 42,0
)
declText (MLText
uid 1269,0
va (VaSet
font "lucida,8,0"
)
xt "-1000,-16400,11700,-15400"
st "SIGNAL ac_wreq             : boolean"
)
)
*123 (Wire
uid 321,0
shape (OrthoPolyLine
uid 322,0
va (VaSet
vasetType 3
)
xt "2750,22000,7250,22000"
pts [
"2750,22000"
"7250,22000"
]
)
start &85
end &3
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 323,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 324,0
va (VaSet
font "lucida,8,0"
)
xt "4750,21100,7050,22100"
st "res_n"
blo "4750,21900"
tm "WireNameMgr"
)
)
on &63
)
*124 (Wire
uid 325,0
shape (OrthoPolyLine
uid 326,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "32750,27000,49250,27000"
pts [
"32750,27000"
"49250,27000"
]
)
start &13
end &40
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 327,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 328,0
va (VaSet
font "lucida,8,0"
)
xt "34000,26100,46500,27100"
st "dc_raddr : (ADDR_WIDTH - 1:0)"
blo "34000,26900"
tm "WireNameMgr"
)
)
on &64
)
*125 (Wire
uid 329,0
shape (OrthoPolyLine
uid 330,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "32750,29000,49250,29000"
pts [
"49250,29000"
"32750,29000"
]
)
start &41
end &14
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 331,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 332,0
va (VaSet
font "lucida,8,0"
)
xt "34000,28100,45700,29100"
st "dc_rdata : (BUS_WIDTH - 1:0)"
blo "34000,28900"
tm "WireNameMgr"
)
)
on &65
)
*126 (Wire
uid 333,0
shape (OrthoPolyLine
uid 334,0
va (VaSet
vasetType 3
)
xt "32750,38000,49250,38000"
pts [
"49250,38000"
"32750,38000"
]
)
start &51
end &16
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 335,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 336,0
va (VaSet
font "lucida,8,0"
)
xt "34000,37100,37400,38100"
st "dc_wack"
blo "34000,37900"
tm "WireNameMgr"
)
)
on &66
)
*127 (Wire
uid 337,0
shape (OrthoPolyLine
uid 338,0
va (VaSet
vasetType 3
)
xt "45000,15000,49250,15000"
pts [
"45000,15000"
"49250,15000"
]
)
end &37
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 341,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 342,0
va (VaSet
font "lucida,8,0"
)
xt "46000,13600,48300,14600"
st "res_n"
blo "46000,14400"
tm "WireNameMgr"
)
)
on &63
)
*128 (Wire
uid 343,0
shape (OrthoPolyLine
uid 344,0
va (VaSet
vasetType 3
)
xt "32750,22000,49250,22000"
pts [
"32750,22000"
"49250,22000"
]
)
start &7
end &46
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 345,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 346,0
va (VaSet
font "lucida,8,0"
)
xt "34000,20600,36800,21600"
st "ic_rreq"
blo "34000,21400"
tm "WireNameMgr"
)
)
on &82
)
*129 (Wire
uid 347,0
shape (OrthoPolyLine
uid 348,0
va (VaSet
vasetType 3
)
xt "32750,23000,49250,23000"
pts [
"49250,23000"
"32750,23000"
]
)
start &47
end &4
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 349,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 350,0
va (VaSet
font "lucida,8,0"
)
xt "34000,21600,36900,22600"
st "ic_rack"
blo "34000,22400"
tm "WireNameMgr"
)
)
on &67
)
*130 (Wire
uid 351,0
shape (OrthoPolyLine
uid 352,0
va (VaSet
vasetType 3
)
xt "32750,28000,49250,28000"
pts [
"49250,28000"
"32750,28000"
]
)
start &39
end &12
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 353,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 354,0
va (VaSet
font "lucida,8,0"
)
xt "34000,27100,37100,28100"
st "dc_rack"
blo "34000,27900"
tm "WireNameMgr"
)
)
on &68
)
*131 (Wire
uid 355,0
shape (OrthoPolyLine
uid 356,0
va (VaSet
vasetType 3
)
xt "32750,33000,49250,33000"
pts [
"49250,33000"
"32750,33000"
]
)
start &43
end &8
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 357,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 358,0
va (VaSet
font "lucida,8,0"
)
xt "34000,32100,37100,33100"
st "ac_rack"
blo "34000,32900"
tm "WireNameMgr"
)
)
on &69
)
*132 (Wire
uid 359,0
shape (OrthoPolyLine
uid 360,0
va (VaSet
vasetType 3
)
xt "32750,26000,49250,26000"
pts [
"32750,26000"
"49250,26000"
]
)
start &15
end &38
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 361,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 362,0
va (VaSet
font "lucida,8,0"
)
xt "34000,25100,37000,26100"
st "dc_rreq"
blo "34000,25900"
tm "WireNameMgr"
)
)
on &71
)
*133 (Wire
uid 363,0
shape (OrthoPolyLine
uid 364,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "32750,32000,49250,32000"
pts [
"32750,32000"
"49250,32000"
]
)
start &9
end &44
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 365,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 366,0
va (VaSet
font "lucida,8,0"
)
xt "34000,31100,46500,32100"
st "ac_raddr : (ADDR_WIDTH - 1:0)"
blo "34000,31900"
tm "WireNameMgr"
)
)
on &72
)
*134 (Wire
uid 367,0
shape (OrthoPolyLine
uid 368,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "32750,34000,49250,34000"
pts [
"49250,34000"
"32750,34000"
]
)
start &45
end &10
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 369,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 370,0
va (VaSet
font "lucida,8,0"
)
xt "34000,33100,45700,34100"
st "ac_rdata : (BUS_WIDTH - 1:0)"
blo "34000,33900"
tm "WireNameMgr"
)
)
on &73
)
*135 (Wire
uid 371,0
shape (OrthoPolyLine
uid 372,0
va (VaSet
vasetType 3
)
xt "2750,21000,7250,21000"
pts [
"2750,21000"
"7250,21000"
]
)
start &86
end &2
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 373,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 374,0
va (VaSet
font "lucida,8,0"
)
xt "4750,20100,6150,21100"
st "clk"
blo "4750,20900"
tm "WireNameMgr"
)
)
on &70
)
*136 (Wire
uid 375,0
shape (OrthoPolyLine
uid 376,0
va (VaSet
vasetType 3
)
xt "32750,37000,49250,37000"
pts [
"32750,37000"
"49250,37000"
]
)
start &19
end &50
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 377,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 378,0
va (VaSet
font "lucida,8,0"
)
xt "34000,36100,37300,37100"
st "dc_wreq"
blo "34000,36900"
tm "WireNameMgr"
)
)
on &79
)
*137 (Wire
uid 379,0
shape (OrthoPolyLine
uid 380,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "32750,21000,49250,21000"
pts [
"32750,21000"
"49250,21000"
]
)
start &5
end &48
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 381,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 382,0
va (VaSet
font "lucida,8,0"
)
xt "36000,19600,48300,20600"
st "ic_raddr : (ADDR_WIDTH - 1:0)"
blo "36000,20400"
tm "WireNameMgr"
)
)
on &74
)
*138 (Wire
uid 383,0
shape (OrthoPolyLine
uid 384,0
va (VaSet
vasetType 3
)
xt "-5000,38000,7250,38000"
pts [
"-5000,38000"
"7250,38000"
]
)
start &101
end &20
sat 2
eat 32
st 0
sf 1
tg (WTG
uid 387,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 388,0
va (VaSet
font "lucida,8,0"
)
xt "-4000,36600,-900,37600"
st "io_rdata"
blo "-4000,37400"
tm "WireNameMgr"
)
)
on &75
)
*139 (Wire
uid 389,0
shape (OrthoPolyLine
uid 390,0
va (VaSet
vasetType 3
)
xt "-5000,37000,7250,37000"
pts [
"-5000,37000"
"7250,37000"
]
)
start &101
end &22
sat 2
eat 32
st 0
sf 1
tg (WTG
uid 393,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 394,0
va (VaSet
font "lucida,8,0"
)
xt "-4000,35600,-1200,36600"
st "io_stall"
blo "-4000,36400"
tm "WireNameMgr"
)
)
on &114
)
*140 (Wire
uid 395,0
shape (OrthoPolyLine
uid 396,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-5000,39000,7250,39000"
pts [
"7250,39000"
"-5000,39000"
]
)
start &24
end &101
sat 32
eat 1
sty 1
st 0
sf 1
tg (WTG
uid 399,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 400,0
va (VaSet
font "lucida,8,0"
)
xt "-5750,37600,-150,38600"
st "io_dev : (11:0)"
blo "-5750,38400"
tm "WireNameMgr"
)
)
on &76
)
*141 (Wire
uid 401,0
shape (OrthoPolyLine
uid 402,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "32750,39000,49250,39000"
pts [
"32750,39000"
"49250,39000"
]
)
start &18
end &53
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 403,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 404,0
va (VaSet
font "lucida,8,0"
)
xt "34000,38100,46000,39100"
st "dc_wdata : (BUS_WIDTH - 1:0)"
blo "34000,38900"
tm "WireNameMgr"
)
)
on &77
)
*142 (Wire
uid 405,0
shape (OrthoPolyLine
uid 406,0
va (VaSet
vasetType 3
)
xt "-5000,41000,7250,41000"
pts [
"7250,41000"
"-5000,41000"
]
)
start &21
end &101
sat 32
eat 1
st 0
sf 1
tg (WTG
uid 409,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 410,0
va (VaSet
font "lucida,8,0"
)
xt "-4000,39600,-600,40600"
st "io_wdata"
blo "-4000,40400"
tm "WireNameMgr"
)
)
on &78
)
*143 (Wire
uid 411,0
shape (OrthoPolyLine
uid 412,0
va (VaSet
vasetType 3
)
xt "-5000,40000,7250,40000"
pts [
"7250,40000"
"-5000,40000"
]
)
start &23
end &101
sat 32
eat 1
st 0
sf 1
tg (WTG
uid 415,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 416,0
va (VaSet
font "lucida,8,0"
)
xt "-3750,38600,-450,39600"
st "io_mode"
blo "-3750,39400"
tm "WireNameMgr"
)
)
on &80
)
*144 (Wire
uid 417,0
shape (OrthoPolyLine
uid 418,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "32750,24000,49250,24000"
pts [
"49250,24000"
"32750,24000"
]
)
start &49
end &6
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 419,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 420,0
va (VaSet
font "lucida,8,0"
)
xt "36000,22600,47500,23600"
st "ic_rdata : (BUS_WIDTH - 1:0)"
blo "36000,23400"
tm "WireNameMgr"
)
)
on &81
)
*145 (Wire
uid 421,0
shape (OrthoPolyLine
uid 422,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "32750,36000,49250,36000"
pts [
"32750,36000"
"49250,36000"
]
)
start &17
end &52
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 423,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 424,0
va (VaSet
font "lucida,8,0"
)
xt "34000,35100,46800,36100"
st "dc_waddr : (ADDR_WIDTH - 1:0)"
blo "34000,35900"
tm "WireNameMgr"
)
)
on &83
)
*146 (Wire
uid 425,0
shape (OrthoPolyLine
uid 426,0
va (VaSet
vasetType 3
)
xt "32750,31000,49250,31000"
pts [
"32750,31000"
"49250,31000"
]
)
start &11
end &42
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 427,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 428,0
va (VaSet
font "lucida,8,0"
)
xt "34000,30100,37000,31100"
st "ac_rreq"
blo "34000,30900"
tm "WireNameMgr"
)
)
on &84
)
*147 (Wire
uid 591,0
shape (OrthoPolyLine
uid 592,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-26250,43000,-13000,43000"
pts [
"-13000,43000"
"-26250,43000"
]
)
start &101
end &89
sat 2
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 595,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 596,0
va (VaSet
font "lucida,8,0"
)
xt "-25000,41600,-16400,42600"
st "data_stream_in : (7:0)"
blo "-25000,42400"
tm "WireNameMgr"
)
)
on &105
)
*148 (Wire
uid 599,0
shape (OrthoPolyLine
uid 600,0
va (VaSet
vasetType 3
)
xt "-26250,42000,-13000,42000"
pts [
"-13000,42000"
"-26250,42000"
]
)
start &101
end &90
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 603,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 604,0
va (VaSet
font "lucida,8,0"
)
xt "-25000,40600,-17600,41600"
st "data_stream_in_stb"
blo "-25000,41400"
tm "WireNameMgr"
)
)
on &106
)
*149 (Wire
uid 607,0
shape (OrthoPolyLine
uid 608,0
va (VaSet
vasetType 3
)
xt "-26250,41000,-13000,41000"
pts [
"-26250,41000"
"-13000,41000"
]
)
start &91
end &101
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 611,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 612,0
va (VaSet
font "lucida,8,0"
)
xt "-25000,39600,-17400,40600"
st "data_stream_in_ack"
blo "-25000,40400"
tm "WireNameMgr"
)
)
on &107
)
*150 (Wire
uid 615,0
shape (OrthoPolyLine
uid 616,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-26250,37000,-13000,37000"
pts [
"-26250,37000"
"-13000,37000"
]
)
start &92
end &101
sat 32
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 619,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 620,0
va (VaSet
font "lucida,8,0"
)
xt "-24000,35600,-15000,36600"
st "data_stream_out : (7:0)"
blo "-24000,36400"
tm "WireNameMgr"
)
)
on &108
)
*151 (Wire
uid 623,0
shape (OrthoPolyLine
uid 624,0
va (VaSet
vasetType 3
)
xt "-26250,38000,-13000,38000"
pts [
"-26250,38000"
"-13000,38000"
]
)
start &93
end &101
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 627,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 628,0
va (VaSet
font "lucida,8,0"
)
xt "-25000,36600,-17200,37600"
st "data_stream_out_stb"
blo "-25000,37400"
tm "WireNameMgr"
)
)
on &109
)
*152 (Wire
uid 639,0
shape (OrthoPolyLine
uid 640,0
va (VaSet
vasetType 3
)
xt "-55250,37000,-50750,37000"
pts [
"-55250,37000"
"-50750,37000"
]
)
end &97
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 645,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 646,0
va (VaSet
font "lucida,8,0"
)
xt "-53250,36100,-50950,37100"
st "res_n"
blo "-53250,36900"
tm "WireNameMgr"
)
)
on &63
)
*153 (Wire
uid 647,0
shape (OrthoPolyLine
uid 648,0
va (VaSet
vasetType 3
)
xt "-55250,36000,-50750,36000"
pts [
"-55250,36000"
"-50750,36000"
]
)
end &88
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 653,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 654,0
va (VaSet
font "lucida,8,0"
)
xt "-53250,35100,-51850,36100"
st "clk"
blo "-53250,35900"
tm "WireNameMgr"
)
)
on &70
)
*154 (Wire
uid 663,0
shape (OrthoPolyLine
uid 664,0
va (VaSet
vasetType 3
)
xt "-54000,41000,-50750,41000"
pts [
"-50750,41000"
"-54000,41000"
]
)
start &94
end &113
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 667,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 668,0
va (VaSet
font "lucida,8,0"
)
xt "-53000,39600,-52000,40600"
st "tx"
blo "-53000,40400"
tm "WireNameMgr"
)
)
on &110
)
*155 (Wire
uid 671,0
shape (OrthoPolyLine
uid 672,0
va (VaSet
vasetType 3
)
xt "-54000,40000,-50750,40000"
pts [
"-54000,40000"
"-50750,40000"
]
)
start &112
end &95
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 675,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 676,0
va (VaSet
font "lucida,8,0"
)
xt "-53000,38600,-51900,39600"
st "rx"
blo "-53000,39400"
tm "WireNameMgr"
)
)
on &111
)
*156 (Wire
uid 827,0
shape (OrthoPolyLine
uid 828,0
va (VaSet
vasetType 3
)
xt "45000,14000,49250,14000"
pts [
"45000,14000"
"49250,14000"
]
)
end &36
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 831,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 832,0
va (VaSet
font "lucida,8,0"
)
xt "47000,12600,48400,13600"
st "clk"
blo "47000,13400"
tm "WireNameMgr"
)
)
on &70
)
*157 (Wire
uid 833,0
shape (OrthoPolyLine
uid 834,0
va (VaSet
vasetType 3
)
xt "-17250,34000,-13000,34000"
pts [
"-17250,34000"
"-13000,34000"
]
)
end &101
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 839,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 840,0
va (VaSet
font "lucida,8,0"
)
xt "-15250,33100,-12950,34100"
st "res_n"
blo "-15250,33900"
tm "WireNameMgr"
)
)
on &63
)
*158 (Wire
uid 841,0
shape (OrthoPolyLine
uid 842,0
va (VaSet
vasetType 3
)
xt "-17250,33000,-13000,33000"
pts [
"-17250,33000"
"-13000,33000"
]
)
end &101
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 847,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 848,0
va (VaSet
font "lucida,8,0"
)
xt "-15250,32100,-13850,33100"
st "clk"
blo "-15250,32900"
tm "WireNameMgr"
)
)
on &70
)
*159 (Wire
uid 965,0
shape (OrthoPolyLine
uid 966,0
va (VaSet
vasetType 3
)
xt "-5000,42000,7250,42000"
pts [
"7250,42000"
"-5000,42000"
]
)
start &25
end &101
sat 32
eat 1
st 0
sf 1
tg (WTG
uid 969,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 970,0
va (VaSet
font "lucida,8,0"
)
xt "4250,40600,6250,41600"
st "io_ix"
blo "4250,41400"
tm "WireNameMgr"
)
)
on &115
)
*160 (Wire
uid 979,0
shape (OrthoPolyLine
uid 980,0
va (VaSet
vasetType 3
)
xt "-26250,44000,-13000,44000"
pts [
"-26250,44000"
"-13000,44000"
]
)
start &96
end &101
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 983,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 984,0
va (VaSet
font "lucida,8,0"
)
xt "-24250,42600,-16250,43600"
st "data_stream_in_done"
blo "-24250,43400"
tm "WireNameMgr"
)
)
on &116
)
*161 (Wire
uid 1127,0
shape (OrthoPolyLine
uid 1128,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "32750,40000,49250,40000"
pts [
"32750,40000"
"49250,40000"
]
)
start &26
end &54
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1129,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1130,0
va (VaSet
font "lucida,8,0"
)
xt "34750,39000,48950,40000"
st "dc_wbyte_ena : (BUS_WIDTH/8 - 1:0)"
blo "34750,39800"
tm "WireNameMgr"
)
)
on &117
)
*162 (Wire
uid 1238,0
shape (OrthoPolyLine
uid 1239,0
va (VaSet
vasetType 3
)
xt "32750,44000,49250,44000"
pts [
"49250,44000"
"32750,44000"
]
)
start &55
end &27
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1242,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1243,0
va (VaSet
font "lucida,8,0"
)
xt "34000,43000,37400,44000"
st "ac_wack"
blo "34000,43800"
tm "WireNameMgr"
)
)
on &118
)
*163 (Wire
uid 1246,0
shape (OrthoPolyLine
uid 1247,0
va (VaSet
vasetType 3
)
xt "32750,42000,49250,42000"
pts [
"32750,42000"
"49250,42000"
]
)
start &28
end &56
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1250,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1251,0
va (VaSet
font "lucida,8,0"
)
xt "34000,41000,37700,42000"
st "ac_waddr"
blo "34000,41800"
tm "WireNameMgr"
)
)
on &119
)
*164 (Wire
uid 1254,0
shape (OrthoPolyLine
uid 1255,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "32750,46000,49250,46000"
pts [
"32750,46000"
"49250,46000"
]
)
start &29
end &57
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1258,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1259,0
va (VaSet
font "lucida,8,0"
)
xt "33000,45000,47200,46000"
st "ac_wbyte_ena : (BUS_WIDTH/8 - 1:0)"
blo "33000,45800"
tm "WireNameMgr"
)
)
on &120
)
*165 (Wire
uid 1262,0
shape (OrthoPolyLine
uid 1263,0
va (VaSet
vasetType 3
)
xt "32750,45000,49250,45000"
pts [
"32750,45000"
"49250,45000"
]
)
start &30
end &58
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1266,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1267,0
va (VaSet
font "lucida,8,0"
)
xt "34000,44000,37600,45000"
st "ac_wdata"
blo "34000,44800"
tm "WireNameMgr"
)
)
on &121
)
*166 (Wire
uid 1270,0
shape (OrthoPolyLine
uid 1271,0
va (VaSet
vasetType 3
)
xt "32750,43000,49250,43000"
pts [
"32750,43000"
"49250,43000"
]
)
start &31
end &59
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1274,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1275,0
va (VaSet
font "lucida,8,0"
)
xt "34000,42000,37300,43000"
st "ac_wreq"
blo "34000,42800"
tm "WireNameMgr"
)
)
on &122
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *167 (PackageList
uid 41,0
stg "VerticalLayoutStrategy"
textVec [
*168 (Text
uid 42,0
va (VaSet
font "lucida,8,1"
)
xt "-17000,-30800,-11600,-29800"
st "Package List"
blo "-17000,-30000"
)
*169 (MLText
uid 43,0
va (VaSet
font "lucida,8,0"
)
xt "-17000,-29800,-6200,-22800"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
LIBRARY riscvio_lib;
USE riscvio_lib.pipeline.all;
USE riscvio_lib.ISA.all;
USE ieee.numeric_std.all;
USE ieee.math_real.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 44,0
stg "VerticalLayoutStrategy"
textVec [
*170 (Text
uid 45,0
va (VaSet
isHidden 1
font "lucida,8,1"
)
xt "20000,0,28000,1000"
st "Compiler Directives"
blo "20000,800"
)
*171 (Text
uid 46,0
va (VaSet
isHidden 1
font "lucida,8,1"
)
xt "20000,1400,29500,2400"
st "Pre-module directives:"
blo "20000,2200"
)
*172 (MLText
uid 47,0
va (VaSet
isHidden 1
font "lucida,8,0"
)
xt "20000,2800,27600,4800"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*173 (Text
uid 48,0
va (VaSet
isHidden 1
font "lucida,8,1"
)
xt "20000,5600,30000,6600"
st "Post-module directives:"
blo "20000,6400"
)
*174 (MLText
uid 49,0
va (VaSet
isHidden 1
font "lucida,8,0"
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*175 (Text
uid 50,0
va (VaSet
isHidden 1
font "lucida,8,1"
)
xt "20000,7000,29800,8000"
st "End-module directives:"
blo "20000,7800"
)
*176 (MLText
uid 51,0
va (VaSet
isHidden 1
font "lucida,8,0"
)
xt "20000,8400,20000,8400"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "1986,229,3844,1308"
viewArea "-61050,11200,20900,58050"
cachedDiagramExtent "-58100,-31400,70000,48000"
hasePageBreakOrigin 1
pageBreakOrigin "-82000,-51000"
lastUid 1348,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "lucida,8,0"
)
xt "200,200,2100,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "lucida,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "lucida,8,1"
)
xt "1000,1000,4200,2400"
st "Panel0"
blo "1000,2100"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*177 (Text
va (VaSet
font "lucida,8,1"
)
xt "2050,2900,5950,4300"
st "<library>"
blo "2050,4000"
tm "BdLibraryNameMgr"
)
*178 (Text
va (VaSet
font "lucida,8,1"
)
xt "2050,4300,5750,5700"
st "<block>"
blo "2050,5400"
tm "BlkNameMgr"
)
*179 (Text
va (VaSet
font "lucida,8,1"
)
xt "2050,5700,4050,7100"
st "U_0"
blo "2050,6800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "lucida,8,0"
)
xt "2050,12900,2050,12900"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-50,0,8050,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*180 (Text
va (VaSet
font "lucida,8,1"
)
xt "450,2900,3550,4300"
st "Library"
blo "450,4000"
)
*181 (Text
va (VaSet
font "lucida,8,1"
)
xt "450,4300,7550,5700"
st "MWComponent"
blo "450,5400"
)
*182 (Text
va (VaSet
font "lucida,8,1"
)
xt "450,5700,2450,7100"
st "U_0"
blo "450,6800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "lucida,8,0"
)
xt "-6550,900,-6550,900"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*183 (Text
va (VaSet
font "lucida,8,1"
)
xt "750,2900,3850,4300"
st "Library"
blo "750,4000"
tm "BdLibraryNameMgr"
)
*184 (Text
va (VaSet
font "lucida,8,1"
)
xt "750,4300,7250,5700"
st "SaComponent"
blo "750,5400"
tm "CptNameMgr"
)
*185 (Text
va (VaSet
font "lucida,8,1"
)
xt "750,5700,2750,7100"
st "U_0"
blo "750,6800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "lucida,8,0"
)
xt "-6250,900,-6250,900"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-250,0,8250,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*186 (Text
va (VaSet
font "lucida,8,1"
)
xt "250,2900,3350,4300"
st "Library"
blo "250,4000"
)
*187 (Text
va (VaSet
font "lucida,8,1"
)
xt "250,4300,7750,5700"
st "VhdlComponent"
blo "250,5400"
)
*188 (Text
va (VaSet
font "lucida,8,1"
)
xt "250,5700,2250,7100"
st "U_0"
blo "250,6800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "lucida,8,0"
)
xt "-6750,900,-6750,900"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-750,0,8750,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*189 (Text
va (VaSet
font "lucida,8,1"
)
xt "-250,2900,2850,4300"
st "Library"
blo "-250,4000"
)
*190 (Text
va (VaSet
font "lucida,8,1"
)
xt "-250,4300,8250,5700"
st "VerilogComponent"
blo "-250,5400"
)
*191 (Text
va (VaSet
font "lucida,8,1"
)
xt "-250,5700,1750,7100"
st "U_0"
blo "-250,6800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "lucida,8,0"
)
xt "-7250,900,-7250,900"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*192 (Text
va (VaSet
font "lucida,8,1"
)
xt "3000,3600,5000,5000"
st "eb1"
blo "3000,4700"
tm "HdlTextNameMgr"
)
*193 (Text
va (VaSet
font "lucida,8,1"
)
xt "3000,5000,4000,6400"
st "1"
blo "3000,6100"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "lucida,8,0"
)
xt "200,200,2100,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "lucida,8,1"
)
xt "-550,-700,550,700"
st "G"
blo "-550,400"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "lucida,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "lucida,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "lucida,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "lucida,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "lucida,8,0"
)
xt "0,0,2100,1400"
st "sig0"
blo "0,1100"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "lucida,8,0"
)
xt "0,0,2900,1400"
st "dbus0"
blo "0,1100"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "lucida,8,0"
)
xt "0,0,3600,1400"
st "bundle0"
blo "0,1100"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "lucida,8,0"
)
xt "0,1400,1000,2400"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "lucida,8,0"
)
)
second (MLText
va (VaSet
font "lucida,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "lucida,8,0"
)
xt "0,-1500,12500,-500"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1450,1850"
)
num (Text
va (VaSet
font "lucida,8,0"
)
xt "250,250,1250,1650"
st "1"
blo "250,1350"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*194 (Text
va (VaSet
font "lucida,8,1"
)
xt "13500,20000,22000,21400"
st "Frame Declarations"
blo "13500,21100"
)
*195 (MLText
va (VaSet
font "lucida,8,0"
)
xt "13500,21400,13500,21400"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "lucida,8,0"
)
xt "0,-1500,7300,-500"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1450,1850"
)
num (Text
va (VaSet
font "lucida,8,0"
)
xt "250,250,1250,1650"
st "1"
blo "250,1350"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*196 (Text
va (VaSet
font "lucida,8,1"
)
xt "13500,20000,22000,21400"
st "Frame Declarations"
blo "13500,21100"
)
*197 (MLText
va (VaSet
font "lucida,8,0"
)
xt "13500,21400,13500,21400"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "lucida,8,0"
)
xt "0,750,2100,2150"
st "Port"
blo "0,1850"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "lucida,8,0"
)
xt "0,750,2100,2150"
st "Port"
blo "0,1850"
)
)
thePort (LogicalPort
lang 11
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "lucida,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "lucida,8,1"
)
xt "-3000,-31400,2400,-30400"
st "Declarations"
blo "-3000,-30600"
)
portLabel (Text
uid 3,0
va (VaSet
font "lucida,8,1"
)
xt "-3000,-30400,-300,-29400"
st "Ports:"
blo "-3000,-29600"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "lucida,8,1"
)
xt "-3000,-31400,800,-30400"
st "Pre User:"
blo "-3000,-30600"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "lucida,8,0"
)
xt "-3000,-31400,-3000,-31400"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "lucida,8,1"
)
xt "-3000,-25400,4100,-24400"
st "Diagram Signals:"
blo "-3000,-24600"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "lucida,8,1"
)
xt "-3000,-31400,1700,-30400"
st "Post User:"
blo "-3000,-30600"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "lucida,8,0"
)
xt "-3000,-31400,-3000,-31400"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 42,0
usingSuid 1
emptyRow *198 (LEmptyRow
)
uid 54,0
optionalChildren [
*199 (RefLabelRowHdr
)
*200 (TitleRowHdr
)
*201 (FilterRowHdr
)
*202 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*203 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*204 (GroupColHdr
tm "GroupColHdrMgr"
)
*205 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*206 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*207 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*208 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*209 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*210 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*211 (LeafLogPort
port (LogicalPort
decl (Decl
n "res_n"
t "std_logic"
o 1
suid 1,0
)
)
uid 487,0
)
*212 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dc_raddr"
t "std_logic_vector"
b "(ADDR_WIDTH - 1 downto 0)"
o 2
suid 2,0
i "(others => '0')"
)
)
uid 489,0
)
*213 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dc_rdata"
t "std_logic_vector"
b "(BUS_WIDTH - 1 downto 0)"
o 3
suid 3,0
)
)
uid 491,0
)
*214 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dc_wack"
t "boolean"
o 4
suid 4,0
)
)
uid 493,0
)
*215 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ic_rack"
t "boolean"
o 5
suid 5,0
)
)
uid 495,0
)
*216 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dc_rack"
t "boolean"
o 6
suid 6,0
)
)
uid 497,0
)
*217 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ac_rack"
t "boolean"
o 7
suid 7,0
)
)
uid 499,0
)
*218 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 8
suid 8,0
)
)
uid 501,0
)
*219 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dc_rreq"
t "boolean"
o 9
suid 9,0
i "false"
)
)
uid 503,0
)
*220 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ac_raddr"
t "std_logic_vector"
b "(ADDR_WIDTH - 1 downto 0)"
o 10
suid 10,0
i "(others => '0')"
)
)
uid 505,0
)
*221 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ac_rdata"
t "std_logic_vector"
b "(BUS_WIDTH - 1 downto 0)"
o 11
suid 11,0
)
)
uid 507,0
)
*222 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ic_raddr"
t "std_logic_vector"
b "(ADDR_WIDTH - 1 downto 0)"
o 12
suid 12,0
i "(others => '0')"
)
)
uid 509,0
)
*223 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "io_rdata"
t "word_T"
o 13
suid 13,0
)
)
uid 511,0
)
*224 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "io_dev"
t "std_logic_vector"
b "(11 downto 0)"
o 15
suid 15,0
)
)
uid 515,0
)
*225 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dc_wdata"
t "std_logic_vector"
b "(BUS_WIDTH - 1 downto 0)"
o 16
suid 16,0
i "(others => '0')"
)
)
uid 517,0
)
*226 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "io_wdata"
t "word_T"
o 17
suid 17,0
)
)
uid 519,0
)
*227 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dc_wreq"
t "boolean"
o 18
suid 18,0
i "false"
)
)
uid 521,0
)
*228 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "io_mode"
t "mem_mode_T"
o 19
suid 19,0
)
)
uid 523,0
)
*229 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ic_rdata"
t "std_logic_vector"
b "(BUS_WIDTH - 1 downto 0)"
o 20
suid 20,0
)
)
uid 525,0
)
*230 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ic_rreq"
t "boolean"
o 21
suid 21,0
i "false"
)
)
uid 527,0
)
*231 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dc_waddr"
t "std_logic_vector"
b "(ADDR_WIDTH - 1 downto 0)"
o 22
suid 22,0
i "(others => '0')"
)
)
uid 529,0
)
*232 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ac_rreq"
t "boolean"
o 23
suid 23,0
i "false"
)
)
uid 531,0
)
*233 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "data_stream_in"
t "std_logic_vector"
b "(7 downto 0)"
o 24
suid 24,0
)
)
uid 629,0
)
*234 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "data_stream_in_stb"
t "std_logic"
o 25
suid 25,0
)
)
uid 631,0
)
*235 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "data_stream_in_ack"
t "std_logic"
o 26
suid 26,0
)
)
uid 633,0
)
*236 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "data_stream_out"
t "std_logic_vector"
b "(7 downto 0)"
o 27
suid 27,0
)
)
uid 635,0
)
*237 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "data_stream_out_stb"
t "std_logic"
o 28
suid 28,0
)
)
uid 637,0
)
*238 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "tx"
t "std_logic"
o 29
suid 29,0
)
)
uid 695,0
)
*239 (LeafLogPort
port (LogicalPort
decl (Decl
n "rx"
t "std_logic"
o 30
suid 30,0
)
)
uid 697,0
)
*240 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "io_stall"
t "std_logic"
o 14
suid 34,0
)
)
uid 851,0
)
*241 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "io_ix"
t "word_T"
o 32
suid 35,0
)
)
uid 971,0
)
*242 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "data_stream_in_done"
t "std_logic"
o 32
suid 36,0
)
)
uid 985,0
)
*243 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "dc_wbyte_ena"
t "std_logic_vector"
b "(BUS_WIDTH/8 - 1 DOWNTO 0)"
o 33
suid 37,0
)
)
uid 1131,0
)
*244 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "ac_wack"
t "boolean"
o 34
suid 38,0
)
)
uid 1276,0
)
*245 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "ac_waddr"
t "word_T"
o 35
suid 39,0
)
)
uid 1278,0
)
*246 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "ac_wbyte_ena"
t "std_logic_vector"
b "(BUS_WIDTH/8 - 1 DOWNTO 0)"
o 36
suid 40,0
)
)
uid 1280,0
)
*247 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "ac_wdata"
t "buzz_word_T"
o 37
suid 41,0
)
)
uid 1282,0
)
*248 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "ac_wreq"
t "boolean"
o 38
suid 42,0
)
)
uid 1284,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*249 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Times New Roman,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Times New Roman,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Times New Roman,10,0"
)
emptyMRCItem *250 (MRCItem
litem &198
pos 38
dimension 20
)
uid 69,0
optionalChildren [
*251 (MRCItem
litem &199
pos 0
dimension 20
uid 70,0
)
*252 (MRCItem
litem &200
pos 1
dimension 23
uid 71,0
)
*253 (MRCItem
litem &201
pos 2
hidden 1
dimension 20
uid 72,0
)
*254 (MRCItem
litem &211
pos 0
dimension 20
uid 488,0
)
*255 (MRCItem
litem &212
pos 1
dimension 20
uid 490,0
)
*256 (MRCItem
litem &213
pos 2
dimension 20
uid 492,0
)
*257 (MRCItem
litem &214
pos 3
dimension 20
uid 494,0
)
*258 (MRCItem
litem &215
pos 4
dimension 20
uid 496,0
)
*259 (MRCItem
litem &216
pos 5
dimension 20
uid 498,0
)
*260 (MRCItem
litem &217
pos 6
dimension 20
uid 500,0
)
*261 (MRCItem
litem &218
pos 7
dimension 20
uid 502,0
)
*262 (MRCItem
litem &219
pos 8
dimension 20
uid 504,0
)
*263 (MRCItem
litem &220
pos 9
dimension 20
uid 506,0
)
*264 (MRCItem
litem &221
pos 10
dimension 20
uid 508,0
)
*265 (MRCItem
litem &222
pos 11
dimension 20
uid 510,0
)
*266 (MRCItem
litem &223
pos 12
dimension 20
uid 512,0
)
*267 (MRCItem
litem &224
pos 13
dimension 20
uid 516,0
)
*268 (MRCItem
litem &225
pos 14
dimension 20
uid 518,0
)
*269 (MRCItem
litem &226
pos 15
dimension 20
uid 520,0
)
*270 (MRCItem
litem &227
pos 16
dimension 20
uid 522,0
)
*271 (MRCItem
litem &228
pos 17
dimension 20
uid 524,0
)
*272 (MRCItem
litem &229
pos 18
dimension 20
uid 526,0
)
*273 (MRCItem
litem &230
pos 19
dimension 20
uid 528,0
)
*274 (MRCItem
litem &231
pos 20
dimension 20
uid 530,0
)
*275 (MRCItem
litem &232
pos 21
dimension 20
uid 532,0
)
*276 (MRCItem
litem &233
pos 22
dimension 20
uid 630,0
)
*277 (MRCItem
litem &234
pos 23
dimension 20
uid 632,0
)
*278 (MRCItem
litem &235
pos 24
dimension 20
uid 634,0
)
*279 (MRCItem
litem &236
pos 25
dimension 20
uid 636,0
)
*280 (MRCItem
litem &237
pos 26
dimension 20
uid 638,0
)
*281 (MRCItem
litem &238
pos 27
dimension 20
uid 696,0
)
*282 (MRCItem
litem &239
pos 28
dimension 20
uid 698,0
)
*283 (MRCItem
litem &240
pos 29
dimension 20
uid 852,0
)
*284 (MRCItem
litem &241
pos 30
dimension 20
uid 972,0
)
*285 (MRCItem
litem &242
pos 31
dimension 20
uid 986,0
)
*286 (MRCItem
litem &243
pos 32
dimension 20
uid 1132,0
)
*287 (MRCItem
litem &244
pos 33
dimension 20
uid 1277,0
)
*288 (MRCItem
litem &245
pos 34
dimension 20
uid 1279,0
)
*289 (MRCItem
litem &246
pos 35
dimension 20
uid 1281,0
)
*290 (MRCItem
litem &247
pos 36
dimension 20
uid 1283,0
)
*291 (MRCItem
litem &248
pos 37
dimension 20
uid 1285,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Times New Roman,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*292 (MRCItem
litem &202
pos 0
dimension 20
uid 74,0
)
*293 (MRCItem
litem &204
pos 1
dimension 50
uid 75,0
)
*294 (MRCItem
litem &205
pos 2
dimension 100
uid 76,0
)
*295 (MRCItem
litem &206
pos 3
dimension 50
uid 77,0
)
*296 (MRCItem
litem &207
pos 4
dimension 100
uid 78,0
)
*297 (MRCItem
litem &208
pos 5
dimension 100
uid 79,0
)
*298 (MRCItem
litem &209
pos 6
dimension 50
uid 80,0
)
*299 (MRCItem
litem &210
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *300 (LEmptyRow
)
uid 83,0
optionalChildren [
*301 (RefLabelRowHdr
)
*302 (TitleRowHdr
)
*303 (FilterRowHdr
)
*304 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*305 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*306 (GroupColHdr
tm "GroupColHdrMgr"
)
*307 (NameColHdr
tm "GenericNameColHdrMgr"
)
*308 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*309 (InitColHdr
tm "GenericValueColHdrMgr"
)
*310 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*311 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*312 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Times New Roman,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Times New Roman,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Times New Roman,10,0"
)
emptyMRCItem *313 (MRCItem
litem &300
pos 0
dimension 20
)
uid 97,0
optionalChildren [
*314 (MRCItem
litem &301
pos 0
dimension 20
uid 98,0
)
*315 (MRCItem
litem &302
pos 1
dimension 23
uid 99,0
)
*316 (MRCItem
litem &303
pos 2
hidden 1
dimension 20
uid 100,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Times New Roman,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*317 (MRCItem
litem &304
pos 0
dimension 20
uid 102,0
)
*318 (MRCItem
litem &306
pos 1
dimension 50
uid 103,0
)
*319 (MRCItem
litem &307
pos 2
dimension 100
uid 104,0
)
*320 (MRCItem
litem &308
pos 3
dimension 100
uid 105,0
)
*321 (MRCItem
litem &309
pos 4
dimension 50
uid 106,0
)
*322 (MRCItem
litem &310
pos 5
dimension 50
uid 107,0
)
*323 (MRCItem
litem &311
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
