// Seed: 1999617427
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    input wand id_2,
    output wor id_3,
    input wire id_4,
    output wand id_5,
    input tri id_6,
    output uwire id_7,
    input supply1 id_8,
    output supply0 id_9,
    input supply1 id_10,
    input tri id_11,
    input wor id_12,
    input tri1 id_13,
    output tri id_14
);
  wand id_16;
  wire id_17;
  assign id_16 = 1;
endmodule
module module_1 (
    output tri1 id_0,
    input wire id_1,
    input tri1 id_2,
    input tri0 id_3,
    output supply0 id_4,
    output uwire id_5,
    output wire id_6,
    input tri1 id_7,
    output supply0 id_8,
    input wire id_9,
    input wand id_10,
    input tri1 id_11,
    input wor id_12,
    output tri id_13,
    output supply1 id_14,
    input tri1 id_15,
    input wire id_16,
    output tri1 id_17
);
  wire id_19;
  module_0(
      id_2, id_10, id_12, id_5, id_1, id_6, id_7, id_14, id_2, id_8, id_9, id_15, id_10, id_10, id_4
  );
endmodule
