{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1630949934554 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1630949934555 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 06 11:38:54 2021 " "Processing started: Mon Sep 06 11:38:54 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1630949934555 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1630949934555 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Informe_3 -c Informe_3 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Informe_3 -c Informe_3 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1630949934555 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1630949935034 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1630949935034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/Pc/Desktop/lab 3/ALU.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630949945012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1630949945012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_adder.sv 3 3 " "Found 3 design units, including 3 entities, in source file n_bit_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_bit_adder " "Found entity 1: N_bit_adder" {  } { { "N_bit_adder.sv" "" { Text "C:/Users/Pc/Desktop/lab 3/N_bit_adder.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630949945013 ""} { "Info" "ISGN_ENTITY_NAME" "2 half_adder " "Found entity 2: half_adder" {  } { { "N_bit_adder.sv" "" { Text "C:/Users/Pc/Desktop/lab 3/N_bit_adder.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630949945013 ""} { "Info" "ISGN_ENTITY_NAME" "3 full_adder " "Found entity 3: full_adder" {  } { { "N_bit_adder.sv" "" { Text "C:/Users/Pc/Desktop/lab 3/N_bit_adder.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630949945013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1630949945013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_n_bit_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_n_bit_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_N_bit_adder " "Found entity 1: tb_N_bit_adder" {  } { { "tb_N_bit_adder.sv" "" { Text "C:/Users/Pc/Desktop/lab 3/tb_N_bit_adder.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630949945014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1630949945014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.sv" "" { Text "C:/Users/Pc/Desktop/lab 3/ALU_tb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630949945015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1630949945015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_substractor.sv 3 3 " "Found 3 design units, including 3 entities, in source file n_bit_substractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_bit_substractor " "Found entity 1: N_bit_substractor" {  } { { "N_bit_substractor.sv" "" { Text "C:/Users/Pc/Desktop/lab 3/N_bit_substractor.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630949945017 ""} { "Info" "ISGN_ENTITY_NAME" "2 half_substractor " "Found entity 2: half_substractor" {  } { { "N_bit_substractor.sv" "" { Text "C:/Users/Pc/Desktop/lab 3/N_bit_substractor.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630949945017 ""} { "Info" "ISGN_ENTITY_NAME" "3 full_substractor " "Found entity 3: full_substractor" {  } { { "N_bit_substractor.sv" "" { Text "C:/Users/Pc/Desktop/lab 3/N_bit_substractor.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630949945017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1630949945017 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tmp_adder ALU.sv(34) " "Verilog HDL Implicit Net warning at ALU.sv(34): created implicit net for \"tmp_adder\"" {  } { { "ALU.sv" "" { Text "C:/Users/Pc/Desktop/lab 3/ALU.sv" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1630949945017 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tmp_substractor ALU.sv(35) " "Verilog HDL Implicit Net warning at ALU.sv(35): created implicit net for \"tmp_substractor\"" {  } { { "ALU.sv" "" { Text "C:/Users/Pc/Desktop/lab 3/ALU.sv" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1630949945017 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU_tb " "Elaborating entity \"ALU_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1630949945047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:test_unit " "Elaborating entity \"ALU\" for hierarchy \"ALU:test_unit\"" {  } { { "ALU_tb.sv" "test_unit" { Text "C:/Users/Pc/Desktop/lab 3/ALU_tb.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1630949945062 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "flags ALU.sv(31) " "Output port \"flags\" at ALU.sv(31) has no driver" {  } { { "ALU.sv" "" { Text "C:/Users/Pc/Desktop/lab 3/ALU.sv" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1630949945063 "|ALU_tb|ALU:test_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_bit_adder ALU:test_unit\|N_bit_adder:sumador " "Elaborating entity \"N_bit_adder\" for hierarchy \"ALU:test_unit\|N_bit_adder:sumador\"" {  } { { "ALU.sv" "sumador" { Text "C:/Users/Pc/Desktop/lab 3/ALU.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1630949945064 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry_out N_bit_adder.sv(9) " "Verilog HDL or VHDL warning at N_bit_adder.sv(9): object \"carry_out\" assigned a value but never read" {  } { { "N_bit_adder.sv" "" { Text "C:/Users/Pc/Desktop/lab 3/N_bit_adder.sv" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1630949945065 "|ALU_tb|ALU:test_unit|N_bit_adder:sumador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder ALU:test_unit\|N_bit_adder:sumador\|half_adder:generate_N_bit_Adder\[0\].f " "Elaborating entity \"half_adder\" for hierarchy \"ALU:test_unit\|N_bit_adder:sumador\|half_adder:generate_N_bit_Adder\[0\].f\"" {  } { { "N_bit_adder.sv" "generate_N_bit_Adder\[0\].f" { Text "C:/Users/Pc/Desktop/lab 3/N_bit_adder.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1630949945066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder ALU:test_unit\|N_bit_adder:sumador\|full_adder:generate_N_bit_Adder\[1\].f " "Elaborating entity \"full_adder\" for hierarchy \"ALU:test_unit\|N_bit_adder:sumador\|full_adder:generate_N_bit_Adder\[1\].f\"" {  } { { "N_bit_adder.sv" "generate_N_bit_Adder\[1\].f" { Text "C:/Users/Pc/Desktop/lab 3/N_bit_adder.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1630949945067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_bit_substractor ALU:test_unit\|N_bit_substractor:restador " "Elaborating entity \"N_bit_substractor\" for hierarchy \"ALU:test_unit\|N_bit_substractor:restador\"" {  } { { "ALU.sv" "restador" { Text "C:/Users/Pc/Desktop/lab 3/ALU.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1630949945072 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry_out N_bit_substractor.sv(9) " "Verilog HDL or VHDL warning at N_bit_substractor.sv(9): object \"carry_out\" assigned a value but never read" {  } { { "N_bit_substractor.sv" "" { Text "C:/Users/Pc/Desktop/lab 3/N_bit_substractor.sv" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1630949945073 "|ALU_tb|ALU:test_unit|N_bit_substractor:restador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_substractor ALU:test_unit\|N_bit_substractor:restador\|half_substractor:generate_N_bit_substractor\[0\].f " "Elaborating entity \"half_substractor\" for hierarchy \"ALU:test_unit\|N_bit_substractor:restador\|half_substractor:generate_N_bit_substractor\[0\].f\"" {  } { { "N_bit_substractor.sv" "generate_N_bit_substractor\[0\].f" { Text "C:/Users/Pc/Desktop/lab 3/N_bit_substractor.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1630949945075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_substractor ALU:test_unit\|N_bit_substractor:restador\|full_substractor:generate_N_bit_substractor\[1\].f " "Elaborating entity \"full_substractor\" for hierarchy \"ALU:test_unit\|N_bit_substractor:restador\|full_substractor:generate_N_bit_substractor\[1\].f\"" {  } { { "N_bit_substractor.sv" "generate_N_bit_substractor\[1\].f" { Text "C:/Users/Pc/Desktop/lab 3/N_bit_substractor.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1630949945077 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1630949947283 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630949947787 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 06 11:39:07 2021 " "Processing ended: Mon Sep 06 11:39:07 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630949947787 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630949947787 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630949947787 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1630949947787 ""}
