$date
	Wed Mar 12 13:51:27 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module sar_algorithm_tb $end
$var wire 8 ! D [7:0] $end
$var wire 8 " BN [7:0] $end
$var wire 8 # B [7:0] $end
$var reg 1 $ En $end
$var reg 1 % Om $end
$var reg 1 & Op $end
$var reg 1 ' clk $end
$var reg 1 ( rst $end
$scope module uut $end
$var wire 1 $ En $end
$var wire 1 % Om $end
$var wire 1 & Op $end
$var wire 1 ' clk $end
$var wire 1 ( rst $end
$var reg 8 ) B [7:0] $end
$var reg 8 * BN [7:0] $end
$var reg 8 + D [7:0] $end
$var reg 3 , counter [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 ,
bx +
bx *
bx )
0(
0'
0&
0%
0$
bx #
bx "
bx !
$end
#10000
b0 !
b0 +
b0 "
b0 *
b0 #
b0 )
1(
1'
#20000
1$
0(
0'
#30000
b1 ,
b1 #
b1 )
b1 !
b1 +
1&
1'
#40000
0'
#50000
b10 ,
b11 #
b11 )
b11 !
b11 +
1'
#60000
0'
#70000
b11 ,
b111 #
b111 )
b111 !
b111 +
1'
#80000
0'
#90000
b100 ,
b1111 #
b1111 )
b1111 !
b1111 +
1'
#100000
0'
#110000
b0 ,
b0 !
b0 +
b0 #
b0 )
1(
1'
#120000
0'
#130000
1'
#140000
0'
#150000
1'
#160000
0'
