Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: MC.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MC.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MC"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : MC
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/ASSGN3_Final/SCHEMATIC2_ITER/ALU.vhd" in Library work.
Architecture behavioral of Entity alu is up to date.
Compiling vhdl file "D:/ASSGN3_Final/SCHEMATIC2_ITER/MUX4to1.vhd" in Library work.
Architecture behavioral of Entity mux4to1 is up to date.
Compiling vhdl file "D:/ASSGN3_Final/SCHEMATIC2_ITER/Adder.vhd" in Library work.
Architecture behavioral of Entity adder is up to date.
Compiling vhdl file "D:/ASSGN3_Final/SCHEMATIC2_ITER/MUX1to4.vhd" in Library work.
Architecture behavioral of Entity mux1to4 is up to date.
Compiling vhdl file "D:/ASSGN3_Final/SCHEMATIC2_ITER/InPort2X8bit.vhd" in Library work.
Architecture behavioral of Entity inputport2x8bit is up to date.
Compiling vhdl file "D:/ASSGN3_Final/SCHEMATIC2_ITER/OutPort2X8bit.vhd" in Library work.
Architecture behavioral of Entity outport2x8bit is up to date.
Compiling vhdl file "D:/ASSGN3_Final/SCHEMATIC2_ITER/ROMMSTEIN.vhd" in Library work.
Architecture behavioral of Entity rommstein is up to date.
Compiling vhdl file "D:/ASSGN3_Final/SCHEMATIC2_ITER/STATE_MACHINE.vhd" in Library work.
Architecture behavioral of Entity state_machine is up to date.
Compiling vhdl file "D:/ASSGN3_Final/SCHEMATIC2_ITER/MC.vhf" in Library work.
Architecture behavioral of Entity alu_t_muser_mc is up to date.
Architecture behavioral of Entity mc is up to date.
Compiling vhdl file "D:/ASSGN3_Final/SCHEMATIC2_ITER/ALU_T.vhf" in Library work.
Architecture behavioral of Entity alu_t is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <MC> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ALU_T_MUSER_MC> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUX4to1> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FLIPFLOP> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUX1to4> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <InputPort2X8bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <OutPort2X8bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ROMMSTEIN> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <STATE_MACHINE> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ALU> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Adder> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <MC> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "D:/ASSGN3_Final/SCHEMATIC2_ITER/MC.vhf" line 316: Unconnected output port 'Programme_Status' of component 'STATE_MACHINE'.
Entity <MC> analyzed. Unit <MC> generated.

Analyzing Entity <ALU_T_MUSER_MC> in library <work> (Architecture <behavioral>).
Entity <ALU_T_MUSER_MC> analyzed. Unit <ALU_T_MUSER_MC> generated.

Analyzing Entity <ALU> in library <work> (Architecture <behavioral>).
Entity <ALU> analyzed. Unit <ALU> generated.

Analyzing Entity <Adder> in library <work> (Architecture <behavioral>).
Entity <Adder> analyzed. Unit <Adder> generated.

Analyzing Entity <MUX4to1> in library <work> (Architecture <behavioral>).
Entity <MUX4to1> analyzed. Unit <MUX4to1> generated.

Analyzing Entity <FLIPFLOP> in library <work> (Architecture <behavioral>).
Entity <FLIPFLOP> analyzed. Unit <FLIPFLOP> generated.

Analyzing Entity <MUX1to4> in library <work> (Architecture <behavioral>).
Entity <MUX1to4> analyzed. Unit <MUX1to4> generated.

Analyzing Entity <InputPort2X8bit> in library <work> (Architecture <behavioral>).
Entity <InputPort2X8bit> analyzed. Unit <InputPort2X8bit> generated.

Analyzing Entity <OutPort2X8bit> in library <work> (Architecture <behavioral>).
Entity <OutPort2X8bit> analyzed. Unit <OutPort2X8bit> generated.

Analyzing Entity <ROMMSTEIN> in library <work> (Architecture <behavioral>).
Entity <ROMMSTEIN> analyzed. Unit <ROMMSTEIN> generated.

Analyzing Entity <STATE_MACHINE> in library <work> (Architecture <behavioral>).
INFO:Xst:2679 - Register <FF_Path> in unit <STATE_MACHINE> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <MUX_ALU_Path> in unit <STATE_MACHINE> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <BUS_A_B_Ports_Path> in unit <STATE_MACHINE> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Reset_Path> in unit <STATE_MACHINE> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <MUX_FF_Select> in unit <STATE_MACHINE> has a constant value of 00 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <MUX1_Select> in unit <STATE_MACHINE> has a constant value of 00 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <MUX2_Select> in unit <STATE_MACHINE> has a constant value of 00 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <EN_A_Ports> in unit <STATE_MACHINE> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <EN_B_Ports> in unit <STATE_MACHINE> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Reset> in unit <STATE_MACHINE> has a constant value of 1 during circuit operation. The register is replaced by logic.
Entity <STATE_MACHINE> analyzed. Unit <STATE_MACHINE> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <MUX4to1>.
    Related source file is "D:/ASSGN3_Final/SCHEMATIC2_ITER/MUX4to1.vhd".
    Found 8-bit 4-to-1 multiplexer for signal <MUX_OUT>.
    Summary:
	inferred   8 Multiplexer(s).
Unit <MUX4to1> synthesized.


Synthesizing Unit <FLIPFLOP>.
    Related source file is "D:/ASSGN3_Final/SCHEMATIC2_ITER/FLIPFLOP8bit.vhd".
    Found 8-bit register for signal <FLIPFLOP_OUT>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <FLIPFLOP> synthesized.


Synthesizing Unit <MUX1to4>.
    Related source file is "D:/ASSGN3_Final/SCHEMATIC2_ITER/MUX1to4.vhd".
WARNING:Xst:737 - Found 8-bit latch for signal <MUX_OUT1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <MUX_OUT2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <MUX_OUT3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <MUX_OUT4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
Unit <MUX1to4> synthesized.


Synthesizing Unit <InputPort2X8bit>.
    Related source file is "D:/ASSGN3_Final/SCHEMATIC2_ITER/InPort2X8bit.vhd".
WARNING:Xst:737 - Found 8-bit latch for signal <C_BUS_OUT>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 8-bit register for signal <A_PORT_REG>.
    Found 8-bit register for signal <B_PORT_REG>.
    Found 8-bit 3-to-1 multiplexer for signal <C_BUS_OUT$mux0000>.
    Found 8-bit register for signal <SYNC_REG_A>.
    Found 8-bit register for signal <SYNC_REG_B>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <InputPort2X8bit> synthesized.


Synthesizing Unit <OutPort2X8bit>.
    Related source file is "D:/ASSGN3_Final/SCHEMATIC2_ITER/OutPort2X8bit.vhd".
    Found 8-bit register for signal <B_OUT>.
    Found 8-bit register for signal <A_OUT>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <OutPort2X8bit> synthesized.


Synthesizing Unit <ROMMSTEIN>.
    Related source file is "D:/ASSGN3_Final/SCHEMATIC2_ITER/ROMMSTEIN.vhd".
WARNING:Xst:1781 - Signal <ROM_SIGNAL> is used but never assigned. Tied to default value.
    Found 64x8-bit ROM for signal <RDATA>.
    Found 8-bit register for signal <ROM_DATA>.
    Summary:
	inferred   1 ROM(s).
	inferred   8 D-type flip-flop(s).
Unit <ROMMSTEIN> synthesized.


Synthesizing Unit <STATE_MACHINE>.
    Related source file is "D:/ASSGN3_Final/SCHEMATIC2_ITER/STATE_MACHINE.vhd".
WARNING:Xst:1305 - Output <ALU_Select> is never assigned. Tied to value 00.
WARNING:Xst:1305 - Output <Programme_Status> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <Reset_Path> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Reset_Instruction> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <MUX_ALU_Path> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <MUX_ALU_Instruction> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Instruction_Identifier> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Instruction_Finder> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Instruction> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FF_Path> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FF_Instruction> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <EN_OUT_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Call_Next_Instruction> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <BUS_A_B_Ports_Instruction> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <State>.
    Found 1-bit register for signal <EN_OUT>.
    Found 2-bit register for signal <BUS_Select>.
    Found 6-bit register for signal <ADDR_To_ROM>.
    Found 6-bit up counter for signal <Counter>.
    Found 4-bit register for signal <Next_State>.
    Found 4-bit register for signal <State>.
    Summary:
	inferred   1 Counter(s).
	inferred  17 D-type flip-flop(s).
Unit <STATE_MACHINE> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "D:/ASSGN3_Final/SCHEMATIC2_ITER/ALU.vhd".
Unit <ALU> synthesized.


Synthesizing Unit <Adder>.
    Related source file is "D:/ASSGN3_Final/SCHEMATIC2_ITER/Adder.vhd".
    Found 1-bit xor3 for signal <$xor0000> created at line 55.
    Found 1-bit xor3 for signal <$xor0001> created at line 55.
    Found 1-bit xor3 for signal <$xor0002> created at line 55.
    Found 1-bit xor3 for signal <$xor0003> created at line 55.
    Found 1-bit xor3 for signal <$xor0004> created at line 55.
    Found 1-bit xor3 for signal <$xor0005> created at line 55.
    Found 1-bit xor3 for signal <vsum_2$xor0000> created at line 55.
    Found 1-bit xor3 for signal <vsum_5$xor0000> created at line 55.
    Summary:
	inferred   8 Xor(s).
Unit <Adder> synthesized.


Synthesizing Unit <ALU_T_MUSER_MC>.
    Related source file is "D:/ASSGN3_Final/SCHEMATIC2_ITER/MC.vhf".
Unit <ALU_T_MUSER_MC> synthesized.


Synthesizing Unit <MC>.
    Related source file is "D:/ASSGN3_Final/SCHEMATIC2_ITER/MC.vhf".
Unit <MC> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 64x8-bit ROM                                          : 1
# Counters                                             : 1
 6-bit up counter                                      : 1
# Registers                                            : 16
 1-bit register                                        : 1
 2-bit register                                        : 1
 4-bit register                                        : 2
 6-bit register                                        : 1
 8-bit register                                        : 11
# Latches                                              : 5
 8-bit latch                                           : 5
# Multiplexers                                         : 4
 8-bit 3-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 3
# Xors                                                 : 8
 1-bit xor3                                            : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <0>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <1>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <2>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <3>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <4>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <5>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <6>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <7>.

Synthesizing (advanced) Unit <ROMMSTEIN>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_RDATA> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <ROMMSTEIN> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 64x8-bit ROM                                          : 1
# Counters                                             : 1
 6-bit up counter                                      : 1
# Registers                                            : 105
 Flip-Flops                                            : 105
# Latches                                              : 5
 8-bit latch                                           : 5
# Multiplexers                                         : 4
 8-bit 3-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 3
# Xors                                                 : 8
 1-bit xor3                                            : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <ROM_DATA_0> (without init value) has a constant value of 0 in block <ROMMSTEIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ROM_DATA_1> (without init value) has a constant value of 0 in block <ROMMSTEIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ROM_DATA_2> (without init value) has a constant value of 0 in block <ROMMSTEIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ROM_DATA_3> (without init value) has a constant value of 0 in block <ROMMSTEIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ROM_DATA_4> (without init value) has a constant value of 0 in block <ROMMSTEIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ROM_DATA_5> (without init value) has a constant value of 0 in block <ROMMSTEIN>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <MC> ...

Optimizing unit <FLIPFLOP> ...

Optimizing unit <OutPort2X8bit> ...

Optimizing unit <STATE_MACHINE> ...

Optimizing unit <Adder> ...

Optimizing unit <MUX1to4> ...

Optimizing unit <InputPort2X8bit> ...
WARNING:Xst:1710 - FF/Latch <XLXI_8/MUX_OUT4_0> (without init value) has a constant value of 0 in block <MC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_8/MUX_OUT4_1> (without init value) has a constant value of 0 in block <MC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_8/MUX_OUT4_2> (without init value) has a constant value of 0 in block <MC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_8/MUX_OUT4_3> (without init value) has a constant value of 0 in block <MC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_8/MUX_OUT4_4> (without init value) has a constant value of 0 in block <MC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_8/MUX_OUT4_5> (without init value) has a constant value of 0 in block <MC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_8/MUX_OUT4_6> (without init value) has a constant value of 0 in block <MC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_8/MUX_OUT4_7> (without init value) has a constant value of 0 in block <MC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_8/MUX_OUT3_0> (without init value) has a constant value of 0 in block <MC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_8/MUX_OUT3_1> (without init value) has a constant value of 0 in block <MC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_8/MUX_OUT3_2> (without init value) has a constant value of 0 in block <MC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_8/MUX_OUT3_3> (without init value) has a constant value of 0 in block <MC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_8/MUX_OUT3_4> (without init value) has a constant value of 0 in block <MC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_8/MUX_OUT3_5> (without init value) has a constant value of 0 in block <MC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_8/MUX_OUT3_6> (without init value) has a constant value of 0 in block <MC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_8/MUX_OUT3_7> (without init value) has a constant value of 0 in block <MC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_8/MUX_OUT2_0> (without init value) has a constant value of 0 in block <MC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_8/MUX_OUT2_1> (without init value) has a constant value of 0 in block <MC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_8/MUX_OUT2_2> (without init value) has a constant value of 0 in block <MC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_8/MUX_OUT2_3> (without init value) has a constant value of 0 in block <MC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_8/MUX_OUT2_4> (without init value) has a constant value of 0 in block <MC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_8/MUX_OUT2_5> (without init value) has a constant value of 0 in block <MC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_8/MUX_OUT2_6> (without init value) has a constant value of 0 in block <MC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_8/MUX_OUT2_7> (without init value) has a constant value of 0 in block <MC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1294 - Latch <XLXI_8/MUX_OUT1_7> is equivalent to a wire in block <MC>.
WARNING:Xst:1294 - Latch <XLXI_8/MUX_OUT1_6> is equivalent to a wire in block <MC>.
WARNING:Xst:1294 - Latch <XLXI_8/MUX_OUT1_5> is equivalent to a wire in block <MC>.
WARNING:Xst:1294 - Latch <XLXI_8/MUX_OUT1_4> is equivalent to a wire in block <MC>.
WARNING:Xst:1294 - Latch <XLXI_8/MUX_OUT1_3> is equivalent to a wire in block <MC>.
WARNING:Xst:1294 - Latch <XLXI_8/MUX_OUT1_2> is equivalent to a wire in block <MC>.
WARNING:Xst:1294 - Latch <XLXI_8/MUX_OUT1_1> is equivalent to a wire in block <MC>.
WARNING:Xst:1294 - Latch <XLXI_8/MUX_OUT1_0> is equivalent to a wire in block <MC>.

Mapping all equations...
Building and optimizing final netlist ...
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <XLXI_6/FLIPFLOP_OUT_0> is unconnected in block <MC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <XLXI_7/FLIPFLOP_OUT_0> is unconnected in block <MC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <XLXI_6/FLIPFLOP_OUT_1> is unconnected in block <MC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <XLXI_7/FLIPFLOP_OUT_1> is unconnected in block <MC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <XLXI_6/FLIPFLOP_OUT_2> is unconnected in block <MC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <XLXI_7/FLIPFLOP_OUT_2> is unconnected in block <MC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <XLXI_6/FLIPFLOP_OUT_3> is unconnected in block <MC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <XLXI_7/FLIPFLOP_OUT_3> is unconnected in block <MC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <XLXI_6/FLIPFLOP_OUT_4> is unconnected in block <MC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <XLXI_7/FLIPFLOP_OUT_4> is unconnected in block <MC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <XLXI_6/FLIPFLOP_OUT_5> is unconnected in block <MC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <XLXI_7/FLIPFLOP_OUT_5> is unconnected in block <MC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <XLXI_6/FLIPFLOP_OUT_6> is unconnected in block <MC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <XLXI_7/FLIPFLOP_OUT_6> is unconnected in block <MC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <XLXI_6/FLIPFLOP_OUT_7> is unconnected in block <MC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <XLXI_7/FLIPFLOP_OUT_7> is unconnected in block <MC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <XLXI_5/FLIPFLOP_OUT_0> is unconnected in block <MC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <XLXI_5/FLIPFLOP_OUT_1> is unconnected in block <MC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <XLXI_5/FLIPFLOP_OUT_2> is unconnected in block <MC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <XLXI_5/FLIPFLOP_OUT_3> is unconnected in block <MC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <XLXI_5/FLIPFLOP_OUT_4> is unconnected in block <MC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <XLXI_5/FLIPFLOP_OUT_5> is unconnected in block <MC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <XLXI_5/FLIPFLOP_OUT_6> is unconnected in block <MC>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <XLXI_5/FLIPFLOP_OUT_7> is unconnected in block <MC>.
INFO:Xst:2261 - The FF/Latch <XLXI_10/B_OUT_0> in Unit <MC> is equivalent to the following FF/Latch, which will be removed : <XLXI_9/SYNC_REG_B_0> 
INFO:Xst:2261 - The FF/Latch <XLXI_10/A_OUT_4> in Unit <MC> is equivalent to the following FF/Latch, which will be removed : <XLXI_9/SYNC_REG_A_4> 
INFO:Xst:2261 - The FF/Latch <XLXI_10/B_OUT_6> in Unit <MC> is equivalent to the following FF/Latch, which will be removed : <XLXI_9/SYNC_REG_B_6> 
INFO:Xst:2261 - The FF/Latch <XLXI_10/B_OUT_1> in Unit <MC> is equivalent to the following FF/Latch, which will be removed : <XLXI_9/SYNC_REG_B_1> 
INFO:Xst:2261 - The FF/Latch <XLXI_10/A_OUT_5> in Unit <MC> is equivalent to the following FF/Latch, which will be removed : <XLXI_9/SYNC_REG_A_5> 
INFO:Xst:2261 - The FF/Latch <XLXI_10/A_OUT_0> in Unit <MC> is equivalent to the following FF/Latch, which will be removed : <XLXI_9/SYNC_REG_A_0> 
INFO:Xst:2261 - The FF/Latch <XLXI_10/B_OUT_7> in Unit <MC> is equivalent to the following FF/Latch, which will be removed : <XLXI_9/SYNC_REG_B_7> 
INFO:Xst:2261 - The FF/Latch <XLXI_10/B_OUT_2> in Unit <MC> is equivalent to the following FF/Latch, which will be removed : <XLXI_9/SYNC_REG_B_2> 
INFO:Xst:2261 - The FF/Latch <XLXI_10/A_OUT_6> in Unit <MC> is equivalent to the following FF/Latch, which will be removed : <XLXI_9/SYNC_REG_A_6> 
INFO:Xst:2261 - The FF/Latch <XLXI_10/A_OUT_1> in Unit <MC> is equivalent to the following FF/Latch, which will be removed : <XLXI_9/SYNC_REG_A_1> 
INFO:Xst:2261 - The FF/Latch <XLXI_10/B_OUT_3> in Unit <MC> is equivalent to the following FF/Latch, which will be removed : <XLXI_9/SYNC_REG_B_3> 
INFO:Xst:2261 - The FF/Latch <XLXI_10/A_OUT_7> in Unit <MC> is equivalent to the following FF/Latch, which will be removed : <XLXI_9/SYNC_REG_A_7> 
INFO:Xst:2261 - The FF/Latch <XLXI_10/A_OUT_2> in Unit <MC> is equivalent to the following FF/Latch, which will be removed : <XLXI_9/SYNC_REG_A_2> 
INFO:Xst:2261 - The FF/Latch <XLXI_10/B_OUT_4> in Unit <MC> is equivalent to the following FF/Latch, which will be removed : <XLXI_9/SYNC_REG_B_4> 
INFO:Xst:2261 - The FF/Latch <XLXI_10/A_OUT_3> in Unit <MC> is equivalent to the following FF/Latch, which will be removed : <XLXI_9/SYNC_REG_A_3> 
INFO:Xst:2261 - The FF/Latch <XLXI_10/B_OUT_5> in Unit <MC> is equivalent to the following FF/Latch, which will be removed : <XLXI_9/SYNC_REG_B_5> 
Found area constraint ratio of 100 (+ 5) on block MC, actual ratio is 1.
FlipFlop XLXI_4/FLIPFLOP_OUT_6 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_4/FLIPFLOP_OUT_5 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_4/FLIPFLOP_OUT_4 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_4/FLIPFLOP_OUT_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_4/FLIPFLOP_OUT_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_4/FLIPFLOP_OUT_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_4/FLIPFLOP_OUT_0 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_10/A_OUT_7 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_10/A_OUT_6 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_10/A_OUT_5 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_10/A_OUT_4 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_10/A_OUT_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_10/A_OUT_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_10/A_OUT_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_10/A_OUT_0 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_10/B_OUT_7 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_10/B_OUT_6 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_10/B_OUT_5 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_10/B_OUT_4 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_10/B_OUT_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_10/B_OUT_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_10/B_OUT_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_10/B_OUT_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 88
 Flip-Flops                                            : 88

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : MC.ngr
Top Level Output File Name         : MC
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 56

Cell Usage :
# BELS                             : 51
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 6
#      LUT3                        : 9
#      LUT3_L                      : 2
#      LUT4                        : 21
#      LUT4_D                      : 1
#      MUXF5                       : 8
#      VCC                         : 1
# FlipFlops/Latches                : 96
#      FD_1                        : 4
#      FDC                         : 16
#      FDCE                        : 32
#      FDCP                        : 15
#      FDE                         : 8
#      FDE_1                       : 9
#      FDR                         : 3
#      FDS                         : 1
#      LD_1                        : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 55
#      IBUF                        : 20
#      OBUF                        : 35
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                       46  out of   4656     0%  
 Number of Slice Flip Flops:             72  out of   9312     0%  
 Number of 4 input LUTs:                 41  out of   9312     0%  
 Number of IOs:                          56
 Number of bonded IOBs:                  56  out of    232    24%  
    IOB Flip Flops:                      24
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------+----------------------------+-------+
Clock Signal                                               | Clock buffer(FF name)      | Load  |
-----------------------------------------------------------+----------------------------+-------+
CLK                                                        | BUFGP                      | 88    |
XLXI_9/C_BUS_OUT_cmp_eq0000(XLXI_9/C_BUS_OUT_cmp_eq00001:O)| NONE(*)(XLXI_9/C_BUS_OUT_7)| 8     |
-----------------------------------------------------------+----------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
N1(XST_VCC:P)                      | NONE(XLXI_10/A_OUT_0)  | 63    |
FF_PRESET                          | IBUF                   | 15    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.491ns (Maximum Frequency: 182.110MHz)
   Minimum input arrival time before clock: 3.565ns
   Maximum output required time after clock: 4.040ns
   Maximum combinational path delay: 4.726ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 5.491ns (frequency: 182.110MHz)
  Total number of paths / destination ports: 101 / 57
-------------------------------------------------------------------------
Delay:               2.746ns (Levels of Logic = 1)
  Source:            XLXI_33/State_0 (FF)
  Destination:       XLXI_33/ADDR_To_ROM_5 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK falling

  Data Path: XLXI_33/State_0 to XLXI_33/ADDR_To_ROM_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              4   0.514   0.568  XLXI_33/State_0 (XLXI_33/State_0)
     LUT2:I1->O            6   0.612   0.569  XLXI_33/ADDR_To_ROM_not00011 (XLXI_33/ADDR_To_ROM_not0001)
     FDE_1:CE                  0.483          XLXI_33/ADDR_To_ROM_0
    ----------------------------------------
    Total                      2.746ns (1.609ns logic, 1.137ns route)
                                       (58.6% logic, 41.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 55 / 55
-------------------------------------------------------------------------
Offset:              3.565ns (Levels of Logic = 2)
  Source:            Programme_Start (PAD)
  Destination:       XLXI_33/Counter_5 (FF)
  Destination Clock: CLK falling

  Data Path: Programme_Start to XLXI_33/Counter_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.106   0.795  Programme_Start_IBUF (Programme_Start_IBUF)
     LUT2:I0->O            6   0.612   0.569  XLXI_33/Counter_not00011 (XLXI_33/Counter_not0001)
     FDE:CE                    0.483          XLXI_33/Counter_0
    ----------------------------------------
    Total                      3.565ns (2.201ns logic, 1.364ns route)
                                       (61.7% logic, 38.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_9/C_BUS_OUT_cmp_eq0000'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              2.718ns (Levels of Logic = 3)
  Source:            ALU_T_CarryIn (PAD)
  Destination:       XLXI_9/C_BUS_OUT_0 (LATCH)
  Destination Clock: XLXI_9/C_BUS_OUT_cmp_eq0000 rising

  Data Path: ALU_T_CarryIn to XLXI_9/C_BUS_OUT_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.106   0.454  ALU_T_CarryIn_IBUF (ALU_T_OutPut_0_OBUF)
     LUT4:I3->O            1   0.612   0.000  XLXI_9/Mmux_C_BUS_OUT_mux000021 (XLXI_9/Mmux_C_BUS_OUT_mux00002)
     MUXF5:I1->O           1   0.278   0.000  XLXI_9/Mmux_C_BUS_OUT_mux00002_f5 (XLXI_9/C_BUS_OUT_mux0000<0>)
     LD_1:D                    0.268          XLXI_9/C_BUS_OUT_0
    ----------------------------------------
    Total                      2.718ns (2.264ns logic, 0.454ns route)
                                       (83.3% logic, 16.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 26 / 26
-------------------------------------------------------------------------
Offset:              4.040ns (Levels of Logic = 1)
  Source:            XLXI_4/FLIPFLOP_OUT_7 (FF)
  Destination:       ALU_TCarryOut (PAD)
  Source Clock:      CLK rising

  Data Path: XLXI_4/FLIPFLOP_OUT_7 to ALU_TCarryOut
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCP:C->Q             1   0.514   0.357  XLXI_4/FLIPFLOP_OUT_7 (XLXI_4/FLIPFLOP_OUT_7)
     OBUF:I->O                 3.169          ALU_TCarryOut_OBUF (ALU_TCarryOut)
    ----------------------------------------
    Total                      4.040ns (3.683ns logic, 0.357ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.726ns (Levels of Logic = 2)
  Source:            ALU_T_CarryIn (PAD)
  Destination:       ALU_T_OutPut<0> (PAD)

  Data Path: ALU_T_CarryIn to ALU_T_OutPut<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.106   0.451  ALU_T_CarryIn_IBUF (ALU_T_OutPut_0_OBUF)
     OBUF:I->O                 3.169          ALU_T_OutPut_0_OBUF (ALU_T_OutPut<0>)
    ----------------------------------------
    Total                      4.726ns (4.275ns logic, 0.451ns route)
                                       (90.5% logic, 9.5% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.44 secs
 
--> 

Total memory usage is 268628 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  115 (   0 filtered)
Number of infos    :   29 (   0 filtered)

