// Seed: 1382529581
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_1  = 32'd18,
    parameter id_10 = 32'd60,
    parameter id_18 = 32'd99,
    parameter id_25 = 32'd63,
    parameter id_9  = 32'd6
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    _id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    _id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    _id_25
);
  inout wire _id_25;
  input wire id_24;
  inout wire id_23;
  input wire id_22;
  output wire id_21;
  output wire id_20;
  inout wire id_19;
  inout wire _id_18;
  inout wire id_17;
  inout logic [7:0] id_16;
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire _id_10;
  inout wire _id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout reg id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire _id_1;
  wire [id_10 : id_9] id_26;
  always_ff @(posedge -1) id_5 <= id_13;
  wire id_27;
  ;
  logic [id_18 : id_25] id_28 = id_5;
  wire id_29;
  module_0 modCall_1 (
      id_23,
      id_3,
      id_23,
      id_4,
      id_2
  );
  wire id_30;
  wire id_31;
  assign id_16[-1] = 1;
  logic   id_32;
  integer id_33;
  assign id_14 = -1;
  localparam id_34 = 1'b0;
  logic [1 : 1] id_35;
  ;
  logic [id_1 : -1] id_36;
  ;
endmodule
