{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 23 16:33:27 2013 " "Info: Processing started: Mon Dec 23 16:33:27 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Electric_bend -c Electric_bend " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Electric_bend -c Electric_bend" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/wd/verilog/electric_bend/src/motor_control.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /wd/verilog/electric_bend/src/motor_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 MOTOR_CONTROL " "Info: Found entity 1: MOTOR_CONTROL" {  } { { "../src/MOTOR_CONTROL.v" "" { Text "G:/WD/Verilog/Electric_bend/src/MOTOR_CONTROL.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/wd/verilog/electric_bend/src/electric_bend.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /wd/verilog/electric_bend/src/electric_bend.v" { { "Info" "ISGN_ENTITY_NAME" "1 Electric_bend " "Info: Found entity 1: Electric_bend" {  } { { "../src/Electric_bend.v" "" { Text "G:/WD/Verilog/Electric_bend/src/Electric_bend.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/wd/verilog/electric_bend/src/pwm.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /wd/verilog/electric_bend/src/pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Info: Found entity 1: PWM" {  } { { "../src/PWM.v" "" { Text "G:/WD/Verilog/Electric_bend/src/PWM.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/wd/verilog/electric_bend/src/motor_feedback.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /wd/verilog/electric_bend/src/motor_feedback.v" { { "Info" "ISGN_ENTITY_NAME" "1 MOTOR_FEEDBACK " "Info: Found entity 1: MOTOR_FEEDBACK" {  } { { "../src/MOTOR_FEEDBACK.v" "" { Text "G:/WD/Verilog/Electric_bend/src/MOTOR_FEEDBACK.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Electric_bend " "Info: Elaborating entity \"Electric_bend\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "S_STAT Electric_bend.v(76) " "Warning (10858): Verilog HDL warning at Electric_bend.v(76): object S_STAT used but never assigned" {  } { { "../src/Electric_bend.v" "" { Text "G:/WD/Verilog/Electric_bend/src/Electric_bend.v" 76 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "M3_STAT Electric_bend.v(76) " "Warning (10858): Verilog HDL warning at Electric_bend.v(76): object M3_STAT used but never assigned" {  } { { "../src/Electric_bend.v" "" { Text "G:/WD/Verilog/Electric_bend/src/Electric_bend.v" 76 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M3_C Electric_bend.v(77) " "Warning (10036): Verilog HDL or VHDL warning at Electric_bend.v(77): object \"M3_C\" assigned a value but never read" {  } { { "../src/Electric_bend.v" "" { Text "G:/WD/Verilog/Electric_bend/src/Electric_bend.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M1_C_V Electric_bend.v(78) " "Warning (10036): Verilog HDL or VHDL warning at Electric_bend.v(78): object \"M1_C_V\" assigned a value but never read" {  } { { "../src/Electric_bend.v" "" { Text "G:/WD/Verilog/Electric_bend/src/Electric_bend.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M2_C_V Electric_bend.v(78) " "Warning (10036): Verilog HDL or VHDL warning at Electric_bend.v(78): object \"M2_C_V\" assigned a value but never read" {  } { { "../src/Electric_bend.v" "" { Text "G:/WD/Verilog/Electric_bend/src/Electric_bend.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M3_C_V Electric_bend.v(78) " "Warning (10036): Verilog HDL or VHDL warning at Electric_bend.v(78): object \"M3_C_V\" assigned a value but never read" {  } { { "../src/Electric_bend.v" "" { Text "G:/WD/Verilog/Electric_bend/src/Electric_bend.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M3_D_V Electric_bend.v(78) " "Warning (10036): Verilog HDL or VHDL warning at Electric_bend.v(78): object \"M3_D_V\" assigned a value but never read" {  } { { "../src/Electric_bend.v" "" { Text "G:/WD/Verilog/Electric_bend/src/Electric_bend.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "S_STAT 0 Electric_bend.v(76) " "Warning (10030): Net \"S_STAT\" at Electric_bend.v(76) has no driver or initial value, using a default initial value '0'" {  } { { "../src/Electric_bend.v" "" { Text "G:/WD/Verilog/Electric_bend/src/Electric_bend.v" 76 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "M3_STAT 0 Electric_bend.v(76) " "Warning (10030): Net \"M3_STAT\" at Electric_bend.v(76) has no driver or initial value, using a default initial value '0'" {  } { { "../src/Electric_bend.v" "" { Text "G:/WD/Verilog/Electric_bend/src/Electric_bend.v" 76 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led2 Electric_bend.v(69) " "Warning (10034): Output port \"led2\" at Electric_bend.v(69) has no driver" {  } { { "../src/Electric_bend.v" "" { Text "G:/WD/Verilog/Electric_bend/src/Electric_bend.v" 69 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "M3_PWR Electric_bend.v(58) " "Warning (10034): Output port \"M3_PWR\" at Electric_bend.v(58) has no driver" {  } { { "../src/Electric_bend.v" "" { Text "G:/WD/Verilog/Electric_bend/src/Electric_bend.v" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "M3_PWM Electric_bend.v(59) " "Warning (10034): Output port \"M3_PWM\" at Electric_bend.v(59) has no driver" {  } { { "../src/Electric_bend.v" "" { Text "G:/WD/Verilog/Electric_bend/src/Electric_bend.v" 59 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "M3_FWDREV Electric_bend.v(60) " "Warning (10034): Output port \"M3_FWDREV\" at Electric_bend.v(60) has no driver" {  } { { "../src/Electric_bend.v" "" { Text "G:/WD/Verilog/Electric_bend/src/Electric_bend.v" 60 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "M3_EN Electric_bend.v(61) " "Warning (10034): Output port \"M3_EN\" at Electric_bend.v(61) has no driver" {  } { { "../src/Electric_bend.v" "" { Text "G:/WD/Verilog/Electric_bend/src/Electric_bend.v" 61 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "M3_BR Electric_bend.v(62) " "Warning (10034): Output port \"M3_BR\" at Electric_bend.v(62) has no driver" {  } { { "../src/Electric_bend.v" "" { Text "G:/WD/Verilog/Electric_bend/src/Electric_bend.v" 62 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "M3_SPEED Electric_bend.v(67) " "Warning (10034): Output port \"M3_SPEED\" at Electric_bend.v(67) has no driver" {  } { { "../src/Electric_bend.v" "" { Text "G:/WD/Verilog/Electric_bend/src/Electric_bend.v" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOTOR_CONTROL MOTOR_CONTROL:M1C " "Info: Elaborating entity \"MOTOR_CONTROL\" for hierarchy \"MOTOR_CONTROL:M1C\"" {  } { { "../src/Electric_bend.v" "M1C" { Text "G:/WD/Verilog/Electric_bend/src/Electric_bend.v" 138 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM MOTOR_CONTROL:M1C\|PWM:motor_vref " "Info: Elaborating entity \"PWM\" for hierarchy \"MOTOR_CONTROL:M1C\|PWM:motor_vref\"" {  } { { "../src/MOTOR_CONTROL.v" "motor_vref" { Text "G:/WD/Verilog/Electric_bend/src/MOTOR_CONTROL.v" 61 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOTOR_FEEDBACK MOTOR_FEEDBACK:M1F " "Info: Elaborating entity \"MOTOR_FEEDBACK\" for hierarchy \"MOTOR_FEEDBACK:M1F\"" {  } { { "../src/Electric_bend.v" "M1F" { Text "G:/WD/Verilog/Electric_bend/src/Electric_bend.v" 148 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "led2 GND " "Warning (13410): Pin \"led2\" is stuck at GND" {  } { { "../src/Electric_bend.v" "" { Text "G:/WD/Verilog/Electric_bend/src/Electric_bend.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "M3_PWR GND " "Warning (13410): Pin \"M3_PWR\" is stuck at GND" {  } { { "../src/Electric_bend.v" "" { Text "G:/WD/Verilog/Electric_bend/src/Electric_bend.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "M3_PWM GND " "Warning (13410): Pin \"M3_PWM\" is stuck at GND" {  } { { "../src/Electric_bend.v" "" { Text "G:/WD/Verilog/Electric_bend/src/Electric_bend.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "M3_FWDREV GND " "Warning (13410): Pin \"M3_FWDREV\" is stuck at GND" {  } { { "../src/Electric_bend.v" "" { Text "G:/WD/Verilog/Electric_bend/src/Electric_bend.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "M3_EN GND " "Warning (13410): Pin \"M3_EN\" is stuck at GND" {  } { { "../src/Electric_bend.v" "" { Text "G:/WD/Verilog/Electric_bend/src/Electric_bend.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "M3_BR GND " "Warning (13410): Pin \"M3_BR\" is stuck at GND" {  } { { "../src/Electric_bend.v" "" { Text "G:/WD/Verilog/Electric_bend/src/Electric_bend.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "M3_SPEED GND " "Warning (13410): Pin \"M3_SPEED\" is stuck at GND" {  } { { "../src/Electric_bend.v" "" { Text "G:/WD/Verilog/Electric_bend/src/Electric_bend.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Warning: Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M3_LI " "Warning (15610): No output dependent on input pin \"M3_LI\"" {  } { { "../src/Electric_bend.v" "" { Text "G:/WD/Verilog/Electric_bend/src/Electric_bend.v" 52 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M3_DIAG " "Warning (15610): No output dependent on input pin \"M3_DIAG\"" {  } { { "../src/Electric_bend.v" "" { Text "G:/WD/Verilog/Electric_bend/src/Electric_bend.v" 53 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M3_IS " "Warning (15610): No output dependent on input pin \"M3_IS\"" {  } { { "../src/Electric_bend.v" "" { Text "G:/WD/Verilog/Electric_bend/src/Electric_bend.v" 54 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M3_TACHO " "Warning (15610): No output dependent on input pin \"M3_TACHO\"" {  } { { "../src/Electric_bend.v" "" { Text "G:/WD/Verilog/Electric_bend/src/Electric_bend.v" 55 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M3_H1 " "Warning (15610): No output dependent on input pin \"M3_H1\"" {  } { { "../src/Electric_bend.v" "" { Text "G:/WD/Verilog/Electric_bend/src/Electric_bend.v" 56 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M3_H2 " "Warning (15610): No output dependent on input pin \"M3_H2\"" {  } { { "../src/Electric_bend.v" "" { Text "G:/WD/Verilog/Electric_bend/src/Electric_bend.v" 56 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M3_H3 " "Warning (15610): No output dependent on input pin \"M3_H3\"" {  } { { "../src/Electric_bend.v" "" { Text "G:/WD/Verilog/Electric_bend/src/Electric_bend.v" 56 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FSMC_NE1 " "Warning (15610): No output dependent on input pin \"FSMC_NE1\"" {  } { { "../src/Electric_bend.v" "" { Text "G:/WD/Verilog/Electric_bend/src/Electric_bend.v" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "728 " "Info: Implemented 728 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "30 " "Info: Implemented 30 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Info: Implemented 21 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "669 " "Info: Implemented 669 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "268 " "Info: Peak virtual memory: 268 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 23 16:33:29 2013 " "Info: Processing ended: Mon Dec 23 16:33:29 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
