Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Feb 22 15:54:04 2024
| Host         : DESKTOP-7ES4SVN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a200t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |              43 |           13 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               8 |            2 |
| Yes          | No                    | Yes                    |              25 |            9 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+---------------------------------------------------+----------------------------+------------------+----------------+
|            Clock Signal           |                   Enable Signal                   |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+-----------------------------------+---------------------------------------------------+----------------------------+------------------+----------------+
|  inst_clk_wiz_50mhz/inst/clk_out1 |                                                   |                            |                1 |              1 |
|  inst_clk_wiz_50mhz/inst/clk_out1 |                                                   | inst_MSA_timing_init/AR[0] |                1 |              1 |
|  clk_i_IBUF_BUFG                  | inst_MSA_init/FSM_onehot_current_state[4]_i_1_n_0 | inst_MSA_timing_init/AR[0] |                2 |              5 |
|  clk_i_IBUF_BUFG                  | inst_MSA_init/cntrom                              | inst_MSA_timing_init/AR[0] |                1 |              5 |
|  inst_clk_wiz_50mhz/inst/clk_out1 | inst_MSA_SPI/cnt[6]_i_1_n_0                       | inst_MSA_timing_init/AR[0] |                4 |              7 |
|  clk_i_IBUF_BUFG                  | inst_MSA_timing_init/ms_threshold_r0              |                            |                2 |              8 |
|  inst_clk_wiz_50mhz/inst/clk_out1 | inst_MSA_SPI/data[7]_i_1_n_0                      | inst_MSA_timing_init/AR[0] |                2 |              8 |
|  clk_i_IBUF_BUFG                  |                                                   | inst_MSA_timing_init/AR[0] |               12 |             42 |
+-----------------------------------+---------------------------------------------------+----------------------------+------------------+----------------+


