module test_clock (
    input CLOCK_50,
    output reg [0:0] LEDR
);

    reg [24:0] counter;

    always @(posedge CLOCK_50) begin
        counter <= counter + 1;
        if (counter == 25000000) begin  // Parpadeo cada segundo (aprox)
            LEDR[0] <= ~LEDR[0];
            counter <= 0;
        end
    end
endmodule
