RTL:

`timescale 1ns / 1ps
//Date : 21/04/2025
//Name : Shankhalika Mallick

// DAY-47 D FLIPFLOP

module D_FF(clk,D,Q,Qbar);
input D, clk;
output reg Q=1'b0;
output Qbar;
assign Qbar=~Q;
always @(negedge clk)
begin
  Q<=D;
end
endmodule



`timescale 1ns / 1ps
//Date : 21/04/2025
//Name : Shankhalika Mallick

// DAY-47 D TO JK FLIPFLOP

`include "D.v"
module D_TO_JK(clk,J,K,Q,Qbar);
input J,K, clk;
output  Q,Qbar;
wire D;
D_FF ob(clk,D,Q,Qbar);
assign D=(J&Qbar)|(~K&Q);
endmodule


------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

TESTBENCH:

`include "D_TO_JK.v"
`timescale 1ns/1ps

module FF_TB();
reg A,B, clk;
wire Q, Qbar;
D_TO_JK ob13(clk,A,B,Q,Qbar);

always 
 #5 clk=~clk;
initial 
begin
    clk=1'b0;
     A=0; B=0;
    #15 A=1; B=0;
    #15 A=0; B=1;
    #15 A=0; B=0;
    #15 A=1; B=1;
end
initial
begin
     #11 $display(" A \tB \tQ \tQbar");
     $monitor(" %b\t%b\t%b\t%b",A,B,Q,Qbar);  // for SR and JK FF
#70 $finish;
end
endmodule

------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

OUTPUT:

[Running] FF_TB.v
 A 	B 	Q 	Qbar
 0	0	  0  	1
 1	0	  0  	1
 1	0	  1  	0
 0	1	  1  	0
 0	1	  0  	1
 0	0  	0  	1
 1	1	  0  	1
 1	1	  1  	0
 1	1	  0  	1
FF_TB.v:55: $finish called at 81000 (1ps)
[Done] exit with code=0 in 0.287 seconds

