Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat May 11 17:16:25 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file clockTimer_timing_summary_routed.rpt -pb clockTimer_timing_summary_routed.pb -rpx clockTimer_timing_summary_routed.rpx -warn_on_violation
| Design       : clockTimer
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (14)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (40)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (14)
-------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: U_clockCircuit/U_ClkDiv_clock/r_tick_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_fndController/U_ClkDiv/r_tick_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (40)
-------------------------------------------------
 There are 40 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.103        0.000                      0                   46        0.263        0.000                      0                   46        4.500        0.000                       0                    47  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.103        0.000                      0                   46        0.263        0.000                      0                   46        4.500        0.000                       0                    47  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.103ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.103ns  (required time - arrival time)
  Source:                 U_clockCircuit/U_ClkDiv_clock/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clockCircuit/U_ClkDiv_clock/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 2.093ns (54.170%)  route 1.771ns (45.830%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.625     5.146    U_clockCircuit/U_ClkDiv_clock/counter_reg[26]_0
    SLICE_X62Y20         FDCE                                         r  U_clockCircuit/U_ClkDiv_clock/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDCE (Prop_fdce_C_Q)         0.419     5.565 r  U_clockCircuit/U_ClkDiv_clock/counter_reg[7]/Q
                         net (fo=2, routed)           0.586     6.151    U_clockCircuit/U_ClkDiv_clock/counter[7]
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.695     6.846 r  U_clockCircuit/U_ClkDiv_clock/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.846    U_clockCircuit/U_ClkDiv_clock/counter0_carry__0_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.960 r  U_clockCircuit/U_ClkDiv_clock/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.960    U_clockCircuit/U_ClkDiv_clock/counter0_carry__1_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.074 r  U_clockCircuit/U_ClkDiv_clock/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.074    U_clockCircuit/U_ClkDiv_clock/counter0_carry__2_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.188 r  U_clockCircuit/U_ClkDiv_clock/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.188    U_clockCircuit/U_ClkDiv_clock/counter0_carry__3_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.522 r  U_clockCircuit/U_ClkDiv_clock/counter0_carry__4/O[1]
                         net (fo=1, routed)           1.185     8.707    U_clockCircuit/U_ClkDiv_clock/data0[22]
    SLICE_X62Y24         LUT4 (Prop_lut4_I3_O)        0.303     9.010 r  U_clockCircuit/U_ClkDiv_clock/counter[22]_i_1/O
                         net (fo=1, routed)           0.000     9.010    U_clockCircuit/U_ClkDiv_clock/counter_0[22]
    SLICE_X62Y24         FDCE                                         r  U_clockCircuit/U_ClkDiv_clock/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.502    14.843    U_clockCircuit/U_ClkDiv_clock/counter_reg[26]_0
    SLICE_X62Y24         FDCE                                         r  U_clockCircuit/U_ClkDiv_clock/counter_reg[22]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X62Y24         FDCE (Setup_fdce_C_D)        0.031    15.113    U_clockCircuit/U_ClkDiv_clock/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -9.010    
  -------------------------------------------------------------------
                         slack                                  6.103    

Slack (MET) :             6.226ns  (required time - arrival time)
  Source:                 U_fndController/U_ClkDiv/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fndController/U_ClkDiv/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.820ns  (logic 2.021ns (52.912%)  route 1.799ns (47.088%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.557     5.078    U_fndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X54Y21         FDCE                                         r  U_fndController/U_ClkDiv/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y21         FDCE (Prop_fdce_C_Q)         0.518     5.596 r  U_fndController/U_ClkDiv/counter_reg[1]/Q
                         net (fo=2, routed)           0.857     6.453    U_fndController/U_ClkDiv/counter_reg_n_0_[1]
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.109 r  U_fndController/U_ClkDiv/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.109    U_fndController/U_ClkDiv/counter0_carry_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.223 r  U_fndController/U_ClkDiv/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.223    U_fndController/U_ClkDiv/counter0_carry__0_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.337 r  U_fndController/U_ClkDiv/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.337    U_fndController/U_ClkDiv/counter0_carry__1_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.650 r  U_fndController/U_ClkDiv/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.942     8.592    U_fndController/U_ClkDiv/counter0_carry__2_n_4
    SLICE_X54Y21         LUT5 (Prop_lut5_I4_O)        0.306     8.898 r  U_fndController/U_ClkDiv/counter[16]_i_1__0/O
                         net (fo=1, routed)           0.000     8.898    U_fndController/U_ClkDiv/counter[16]
    SLICE_X54Y21         FDCE                                         r  U_fndController/U_ClkDiv/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.440    14.781    U_fndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X54Y21         FDCE                                         r  U_fndController/U_ClkDiv/counter_reg[16]/C
                         clock pessimism              0.297    15.078    
                         clock uncertainty           -0.035    15.043    
    SLICE_X54Y21         FDCE (Setup_fdce_C_D)        0.081    15.124    U_fndController/U_ClkDiv/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                          -8.898    
  -------------------------------------------------------------------
                         slack                                  6.226    

Slack (MET) :             6.426ns  (required time - arrival time)
  Source:                 U_fndController/U_ClkDiv/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fndController/U_ClkDiv/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.579ns  (logic 2.039ns (56.973%)  route 1.540ns (43.027%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.557     5.078    U_fndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X54Y21         FDCE                                         r  U_fndController/U_ClkDiv/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y21         FDCE (Prop_fdce_C_Q)         0.518     5.596 r  U_fndController/U_ClkDiv/counter_reg[1]/Q
                         net (fo=2, routed)           0.857     6.453    U_fndController/U_ClkDiv/counter_reg_n_0_[1]
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.109 r  U_fndController/U_ClkDiv/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.109    U_fndController/U_ClkDiv/counter0_carry_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.223 r  U_fndController/U_ClkDiv/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.223    U_fndController/U_ClkDiv/counter0_carry__0_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.337 r  U_fndController/U_ClkDiv/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.337    U_fndController/U_ClkDiv/counter0_carry__1_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.671 r  U_fndController/U_ClkDiv/counter0_carry__2/O[1]
                         net (fo=1, routed)           0.683     8.354    U_fndController/U_ClkDiv/counter0_carry__2_n_6
    SLICE_X56Y23         LUT5 (Prop_lut5_I4_O)        0.303     8.657 r  U_fndController/U_ClkDiv/counter[14]_i_1__0/O
                         net (fo=1, routed)           0.000     8.657    U_fndController/U_ClkDiv/counter[14]
    SLICE_X56Y23         FDCE                                         r  U_fndController/U_ClkDiv/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.438    14.779    U_fndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X56Y23         FDCE                                         r  U_fndController/U_ClkDiv/counter_reg[14]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X56Y23         FDCE (Setup_fdce_C_D)        0.079    15.083    U_fndController/U_ClkDiv/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                          -8.657    
  -------------------------------------------------------------------
                         slack                                  6.426    

Slack (MET) :             6.445ns  (required time - arrival time)
  Source:                 U_clockCircuit/U_ClkDiv_clock/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clockCircuit/U_ClkDiv_clock/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.533ns  (logic 0.828ns (23.437%)  route 2.705ns (76.563%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.620     5.141    U_clockCircuit/U_ClkDiv_clock/counter_reg[26]_0
    SLICE_X62Y23         FDCE                                         r  U_clockCircuit/U_ClkDiv_clock/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  U_clockCircuit/U_ClkDiv_clock/counter_reg[17]/Q
                         net (fo=2, routed)           0.812     6.409    U_clockCircuit/U_ClkDiv_clock/counter[17]
    SLICE_X62Y23         LUT4 (Prop_lut4_I1_O)        0.124     6.533 r  U_clockCircuit/U_ClkDiv_clock/counter[26]_i_8/O
                         net (fo=1, routed)           0.643     7.176    U_clockCircuit/U_ClkDiv_clock/counter[26]_i_8_n_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.300 r  U_clockCircuit/U_ClkDiv_clock/counter[26]_i_4/O
                         net (fo=27, routed)          1.250     8.550    U_clockCircuit/U_ClkDiv_clock/counter[26]_i_4_n_0
    SLICE_X62Y20         LUT4 (Prop_lut4_I2_O)        0.124     8.674 r  U_clockCircuit/U_ClkDiv_clock/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.674    U_clockCircuit/U_ClkDiv_clock/counter_0[2]
    SLICE_X62Y20         FDCE                                         r  U_clockCircuit/U_ClkDiv_clock/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.508    14.849    U_clockCircuit/U_ClkDiv_clock/counter_reg[26]_0
    SLICE_X62Y20         FDCE                                         r  U_clockCircuit/U_ClkDiv_clock/counter_reg[2]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y20         FDCE (Setup_fdce_C_D)        0.031    15.119    U_clockCircuit/U_ClkDiv_clock/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -8.674    
  -------------------------------------------------------------------
                         slack                                  6.445    

Slack (MET) :             6.461ns  (required time - arrival time)
  Source:                 U_clockCircuit/U_ClkDiv_clock/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clockCircuit/U_ClkDiv_clock/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.561ns  (logic 0.856ns (24.039%)  route 2.705ns (75.961%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.620     5.141    U_clockCircuit/U_ClkDiv_clock/counter_reg[26]_0
    SLICE_X62Y23         FDCE                                         r  U_clockCircuit/U_ClkDiv_clock/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  U_clockCircuit/U_ClkDiv_clock/counter_reg[17]/Q
                         net (fo=2, routed)           0.812     6.409    U_clockCircuit/U_ClkDiv_clock/counter[17]
    SLICE_X62Y23         LUT4 (Prop_lut4_I1_O)        0.124     6.533 r  U_clockCircuit/U_ClkDiv_clock/counter[26]_i_8/O
                         net (fo=1, routed)           0.643     7.176    U_clockCircuit/U_ClkDiv_clock/counter[26]_i_8_n_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.300 r  U_clockCircuit/U_ClkDiv_clock/counter[26]_i_4/O
                         net (fo=27, routed)          1.250     8.550    U_clockCircuit/U_ClkDiv_clock/counter[26]_i_4_n_0
    SLICE_X62Y20         LUT4 (Prop_lut4_I2_O)        0.152     8.702 r  U_clockCircuit/U_ClkDiv_clock/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     8.702    U_clockCircuit/U_ClkDiv_clock/counter_0[4]
    SLICE_X62Y20         FDCE                                         r  U_clockCircuit/U_ClkDiv_clock/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.508    14.849    U_clockCircuit/U_ClkDiv_clock/counter_reg[26]_0
    SLICE_X62Y20         FDCE                                         r  U_clockCircuit/U_ClkDiv_clock/counter_reg[4]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y20         FDCE (Setup_fdce_C_D)        0.075    15.163    U_clockCircuit/U_ClkDiv_clock/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -8.702    
  -------------------------------------------------------------------
                         slack                                  6.461    

Slack (MET) :             6.467ns  (required time - arrival time)
  Source:                 U_clockCircuit/U_ClkDiv_clock/counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clockCircuit/U_ClkDiv_clock/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.510ns  (logic 0.828ns (23.587%)  route 2.682ns (76.413%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.618     5.139    U_clockCircuit/U_ClkDiv_clock/counter_reg[26]_0
    SLICE_X62Y24         FDCE                                         r  U_clockCircuit/U_ClkDiv_clock/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.456     5.595 f  U_clockCircuit/U_ClkDiv_clock/counter_reg[21]/Q
                         net (fo=2, routed)           0.814     6.409    U_clockCircuit/U_ClkDiv_clock/counter[21]
    SLICE_X62Y24         LUT4 (Prop_lut4_I1_O)        0.124     6.533 r  U_clockCircuit/U_ClkDiv_clock/counter[26]_i_5/O
                         net (fo=1, routed)           0.643     7.176    U_clockCircuit/U_ClkDiv_clock/counter[26]_i_5_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I3_O)        0.124     7.300 r  U_clockCircuit/U_ClkDiv_clock/counter[26]_i_2/O
                         net (fo=27, routed)          1.226     8.526    U_clockCircuit/U_ClkDiv_clock/counter[26]_i_2_n_0
    SLICE_X62Y20         LUT4 (Prop_lut4_I0_O)        0.124     8.650 r  U_clockCircuit/U_ClkDiv_clock/counter[1]_i_1__0/O
                         net (fo=1, routed)           0.000     8.650    U_clockCircuit/U_ClkDiv_clock/counter_0[1]
    SLICE_X62Y20         FDCE                                         r  U_clockCircuit/U_ClkDiv_clock/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.508    14.849    U_clockCircuit/U_ClkDiv_clock/counter_reg[26]_0
    SLICE_X62Y20         FDCE                                         r  U_clockCircuit/U_ClkDiv_clock/counter_reg[1]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y20         FDCE (Setup_fdce_C_D)        0.029    15.117    U_clockCircuit/U_ClkDiv_clock/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                          -8.650    
  -------------------------------------------------------------------
                         slack                                  6.467    

Slack (MET) :             6.485ns  (required time - arrival time)
  Source:                 U_clockCircuit/U_ClkDiv_clock/counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clockCircuit/U_ClkDiv_clock/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.538ns  (logic 0.856ns (24.192%)  route 2.682ns (75.808%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.618     5.139    U_clockCircuit/U_ClkDiv_clock/counter_reg[26]_0
    SLICE_X62Y24         FDCE                                         r  U_clockCircuit/U_ClkDiv_clock/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.456     5.595 f  U_clockCircuit/U_ClkDiv_clock/counter_reg[21]/Q
                         net (fo=2, routed)           0.814     6.409    U_clockCircuit/U_ClkDiv_clock/counter[21]
    SLICE_X62Y24         LUT4 (Prop_lut4_I1_O)        0.124     6.533 r  U_clockCircuit/U_ClkDiv_clock/counter[26]_i_5/O
                         net (fo=1, routed)           0.643     7.176    U_clockCircuit/U_ClkDiv_clock/counter[26]_i_5_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I3_O)        0.124     7.300 r  U_clockCircuit/U_ClkDiv_clock/counter[26]_i_2/O
                         net (fo=27, routed)          1.226     8.526    U_clockCircuit/U_ClkDiv_clock/counter[26]_i_2_n_0
    SLICE_X62Y20         LUT4 (Prop_lut4_I0_O)        0.152     8.678 r  U_clockCircuit/U_ClkDiv_clock/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     8.678    U_clockCircuit/U_ClkDiv_clock/counter_0[3]
    SLICE_X62Y20         FDCE                                         r  U_clockCircuit/U_ClkDiv_clock/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.508    14.849    U_clockCircuit/U_ClkDiv_clock/counter_reg[26]_0
    SLICE_X62Y20         FDCE                                         r  U_clockCircuit/U_ClkDiv_clock/counter_reg[3]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y20         FDCE (Setup_fdce_C_D)        0.075    15.163    U_clockCircuit/U_ClkDiv_clock/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -8.678    
  -------------------------------------------------------------------
                         slack                                  6.485    

Slack (MET) :             6.486ns  (required time - arrival time)
  Source:                 U_clockCircuit/U_ClkDiv_clock/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clockCircuit/U_ClkDiv_clock/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.482ns  (logic 0.828ns (23.780%)  route 2.654ns (76.220%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.624     5.145    U_clockCircuit/U_ClkDiv_clock/counter_reg[26]_0
    SLICE_X62Y21         FDCE                                         r  U_clockCircuit/U_ClkDiv_clock/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDCE (Prop_fdce_C_Q)         0.456     5.601 r  U_clockCircuit/U_ClkDiv_clock/counter_reg[11]/Q
                         net (fo=2, routed)           0.872     6.473    U_clockCircuit/U_ClkDiv_clock/counter[11]
    SLICE_X62Y21         LUT4 (Prop_lut4_I3_O)        0.124     6.597 r  U_clockCircuit/U_ClkDiv_clock/counter[26]_i_7/O
                         net (fo=1, routed)           0.311     6.908    U_clockCircuit/U_ClkDiv_clock/counter[26]_i_7_n_0
    SLICE_X64Y20         LUT5 (Prop_lut5_I4_O)        0.124     7.032 r  U_clockCircuit/U_ClkDiv_clock/counter[26]_i_3/O
                         net (fo=27, routed)          1.471     8.503    U_clockCircuit/U_ClkDiv_clock/counter[26]_i_3_n_0
    SLICE_X62Y24         LUT4 (Prop_lut4_I1_O)        0.124     8.627 r  U_clockCircuit/U_ClkDiv_clock/counter[25]_i_1/O
                         net (fo=1, routed)           0.000     8.627    U_clockCircuit/U_ClkDiv_clock/counter_0[25]
    SLICE_X62Y24         FDCE                                         r  U_clockCircuit/U_ClkDiv_clock/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.502    14.843    U_clockCircuit/U_ClkDiv_clock/counter_reg[26]_0
    SLICE_X62Y24         FDCE                                         r  U_clockCircuit/U_ClkDiv_clock/counter_reg[25]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X62Y24         FDCE (Setup_fdce_C_D)        0.031    15.113    U_clockCircuit/U_ClkDiv_clock/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -8.627    
  -------------------------------------------------------------------
                         slack                                  6.486    

Slack (MET) :             6.490ns  (required time - arrival time)
  Source:                 U_clockCircuit/U_ClkDiv_clock/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clockCircuit/U_ClkDiv_clock/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.533ns  (logic 0.828ns (23.434%)  route 2.705ns (76.566%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.620     5.141    U_clockCircuit/U_ClkDiv_clock/counter_reg[26]_0
    SLICE_X62Y23         FDCE                                         r  U_clockCircuit/U_ClkDiv_clock/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  U_clockCircuit/U_ClkDiv_clock/counter_reg[17]/Q
                         net (fo=2, routed)           0.812     6.409    U_clockCircuit/U_ClkDiv_clock/counter[17]
    SLICE_X62Y23         LUT4 (Prop_lut4_I1_O)        0.124     6.533 r  U_clockCircuit/U_ClkDiv_clock/counter[26]_i_8/O
                         net (fo=1, routed)           0.643     7.176    U_clockCircuit/U_ClkDiv_clock/counter[26]_i_8_n_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.300 r  U_clockCircuit/U_ClkDiv_clock/counter[26]_i_4/O
                         net (fo=27, routed)          1.251     8.551    U_clockCircuit/U_ClkDiv_clock/counter[26]_i_4_n_0
    SLICE_X64Y20         LUT4 (Prop_lut4_I2_O)        0.124     8.675 r  U_clockCircuit/U_ClkDiv_clock/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     8.675    U_clockCircuit/U_ClkDiv_clock/counter_0[6]
    SLICE_X64Y20         FDCE                                         r  U_clockCircuit/U_ClkDiv_clock/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.508    14.849    U_clockCircuit/U_ClkDiv_clock/counter_reg[26]_0
    SLICE_X64Y20         FDCE                                         r  U_clockCircuit/U_ClkDiv_clock/counter_reg[6]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y20         FDCE (Setup_fdce_C_D)        0.077    15.165    U_clockCircuit/U_ClkDiv_clock/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                          -8.675    
  -------------------------------------------------------------------
                         slack                                  6.490    

Slack (MET) :             6.500ns  (required time - arrival time)
  Source:                 U_clockCircuit/U_ClkDiv_clock/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clockCircuit/U_ClkDiv_clock/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.512ns  (logic 0.858ns (24.431%)  route 2.654ns (75.569%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.624     5.145    U_clockCircuit/U_ClkDiv_clock/counter_reg[26]_0
    SLICE_X62Y21         FDCE                                         r  U_clockCircuit/U_ClkDiv_clock/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDCE (Prop_fdce_C_Q)         0.456     5.601 r  U_clockCircuit/U_ClkDiv_clock/counter_reg[11]/Q
                         net (fo=2, routed)           0.872     6.473    U_clockCircuit/U_ClkDiv_clock/counter[11]
    SLICE_X62Y21         LUT4 (Prop_lut4_I3_O)        0.124     6.597 r  U_clockCircuit/U_ClkDiv_clock/counter[26]_i_7/O
                         net (fo=1, routed)           0.311     6.908    U_clockCircuit/U_ClkDiv_clock/counter[26]_i_7_n_0
    SLICE_X64Y20         LUT5 (Prop_lut5_I4_O)        0.124     7.032 r  U_clockCircuit/U_ClkDiv_clock/counter[26]_i_3/O
                         net (fo=27, routed)          1.471     8.503    U_clockCircuit/U_ClkDiv_clock/counter[26]_i_3_n_0
    SLICE_X62Y24         LUT4 (Prop_lut4_I1_O)        0.154     8.657 r  U_clockCircuit/U_ClkDiv_clock/counter[26]_i_1/O
                         net (fo=1, routed)           0.000     8.657    U_clockCircuit/U_ClkDiv_clock/counter_0[26]
    SLICE_X62Y24         FDCE                                         r  U_clockCircuit/U_ClkDiv_clock/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.502    14.843    U_clockCircuit/U_ClkDiv_clock/counter_reg[26]_0
    SLICE_X62Y24         FDCE                                         r  U_clockCircuit/U_ClkDiv_clock/counter_reg[26]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X62Y24         FDCE (Setup_fdce_C_D)        0.075    15.157    U_clockCircuit/U_ClkDiv_clock/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                          -8.657    
  -------------------------------------------------------------------
                         slack                                  6.500    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U_fndController/U_ClkDiv/r_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fndController/U_ClkDiv/r_tick_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.556     1.439    U_fndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X57Y23         FDRE                                         r  U_fndController/U_ClkDiv/r_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  U_fndController/U_ClkDiv/r_tick_reg/Q
                         net (fo=3, routed)           0.168     1.748    U_fndController/U_ClkDiv/CLK
    SLICE_X57Y23         LUT6 (Prop_lut6_I5_O)        0.045     1.793 r  U_fndController/U_ClkDiv/r_tick_i_1__0/O
                         net (fo=1, routed)           0.000     1.793    U_fndController/U_ClkDiv/r_tick_i_1__0_n_0
    SLICE_X57Y23         FDRE                                         r  U_fndController/U_ClkDiv/r_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.822     1.949    U_fndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X57Y23         FDRE                                         r  U_fndController/U_ClkDiv/r_tick_reg/C
                         clock pessimism             -0.510     1.439    
    SLICE_X57Y23         FDRE (Hold_fdre_C_D)         0.091     1.530    U_fndController/U_ClkDiv/r_tick_reg
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 U_clockCircuit/U_ClkDiv_clock/r_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clockCircuit/U_ClkDiv_clock/r_tick_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.209ns (49.663%)  route 0.212ns (50.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.583     1.466    U_clockCircuit/U_ClkDiv_clock/counter_reg[26]_0
    SLICE_X64Y23         FDRE                                         r  U_clockCircuit/U_ClkDiv_clock/r_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  U_clockCircuit/U_ClkDiv_clock/r_tick_reg/Q
                         net (fo=13, routed)          0.212     1.842    U_clockCircuit/U_ClkDiv_clock/CLK
    SLICE_X64Y23         LUT5 (Prop_lut5_I4_O)        0.045     1.887 r  U_clockCircuit/U_ClkDiv_clock/r_tick_i_1/O
                         net (fo=1, routed)           0.000     1.887    U_clockCircuit/U_ClkDiv_clock/r_tick_i_1_n_0
    SLICE_X64Y23         FDRE                                         r  U_clockCircuit/U_ClkDiv_clock/r_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.851     1.978    U_clockCircuit/U_ClkDiv_clock/counter_reg[26]_0
    SLICE_X64Y23         FDRE                                         r  U_clockCircuit/U_ClkDiv_clock/r_tick_reg/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.120     1.586    U_clockCircuit/U_ClkDiv_clock/r_tick_reg
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 U_fndController/U_ClkDiv/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fndController/U_ClkDiv/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.209ns (41.927%)  route 0.289ns (58.073%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.556     1.439    U_fndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X54Y21         FDCE                                         r  U_fndController/U_ClkDiv/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y21         FDCE (Prop_fdce_C_Q)         0.164     1.603 f  U_fndController/U_ClkDiv/counter_reg[0]/Q
                         net (fo=3, routed)           0.289     1.893    U_fndController/U_ClkDiv/counter_reg_n_0_[0]
    SLICE_X54Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.938 r  U_fndController/U_ClkDiv/counter[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.938    U_fndController/U_ClkDiv/counter[0]
    SLICE_X54Y21         FDCE                                         r  U_fndController/U_ClkDiv/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.825     1.952    U_fndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X54Y21         FDCE                                         r  U_fndController/U_ClkDiv/counter_reg[0]/C
                         clock pessimism             -0.513     1.439    
    SLICE_X54Y21         FDCE (Hold_fdce_C_D)         0.120     1.559    U_fndController/U_ClkDiv/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 U_fndController/U_ClkDiv/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fndController/U_ClkDiv/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.254ns (46.391%)  route 0.294ns (53.609%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.554     1.437    U_fndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X54Y23         FDCE                                         r  U_fndController/U_ClkDiv/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y23         FDCE (Prop_fdce_C_Q)         0.164     1.601 f  U_fndController/U_ClkDiv/counter_reg[10]/Q
                         net (fo=2, routed)           0.146     1.747    U_fndController/U_ClkDiv/counter_reg_n_0_[10]
    SLICE_X54Y22         LUT4 (Prop_lut4_I2_O)        0.045     1.792 r  U_fndController/U_ClkDiv/counter[16]_i_5/O
                         net (fo=17, routed)          0.147     1.940    U_fndController/U_ClkDiv/counter[16]_i_5_n_0
    SLICE_X54Y22         LUT5 (Prop_lut5_I3_O)        0.045     1.985 r  U_fndController/U_ClkDiv/counter[8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.985    U_fndController/U_ClkDiv/counter[8]
    SLICE_X54Y22         FDCE                                         r  U_fndController/U_ClkDiv/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.824     1.951    U_fndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X54Y22         FDCE                                         r  U_fndController/U_ClkDiv/counter_reg[8]/C
                         clock pessimism             -0.499     1.452    
    SLICE_X54Y22         FDCE (Hold_fdce_C_D)         0.121     1.573    U_fndController/U_ClkDiv/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 U_fndController/U_ClkDiv/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fndController/U_ClkDiv/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.254ns (44.949%)  route 0.311ns (55.051%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.558     1.441    U_fndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X56Y21         FDCE                                         r  U_fndController/U_ClkDiv/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21         FDCE (Prop_fdce_C_Q)         0.164     1.605 f  U_fndController/U_ClkDiv/counter_reg[4]/Q
                         net (fo=2, routed)           0.211     1.816    U_fndController/U_ClkDiv/counter_reg_n_0_[4]
    SLICE_X56Y21         LUT4 (Prop_lut4_I0_O)        0.045     1.861 r  U_fndController/U_ClkDiv/counter[16]_i_2/O
                         net (fo=17, routed)          0.101     1.961    U_fndController/U_ClkDiv/counter[16]_i_2_n_0
    SLICE_X56Y21         LUT5 (Prop_lut5_I0_O)        0.045     2.006 r  U_fndController/U_ClkDiv/counter[4]_i_1__0/O
                         net (fo=1, routed)           0.000     2.006    U_fndController/U_ClkDiv/counter[4]
    SLICE_X56Y21         FDCE                                         r  U_fndController/U_ClkDiv/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.825     1.952    U_fndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X56Y21         FDCE                                         r  U_fndController/U_ClkDiv/counter_reg[4]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X56Y21         FDCE (Hold_fdce_C_D)         0.121     1.562    U_fndController/U_ClkDiv/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 U_fndController/U_ClkDiv/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fndController/U_ClkDiv/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.254ns (44.790%)  route 0.313ns (55.210%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.558     1.441    U_fndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X56Y21         FDCE                                         r  U_fndController/U_ClkDiv/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21         FDCE (Prop_fdce_C_Q)         0.164     1.605 f  U_fndController/U_ClkDiv/counter_reg[4]/Q
                         net (fo=2, routed)           0.211     1.816    U_fndController/U_ClkDiv/counter_reg_n_0_[4]
    SLICE_X56Y21         LUT4 (Prop_lut4_I0_O)        0.045     1.861 r  U_fndController/U_ClkDiv/counter[16]_i_2/O
                         net (fo=17, routed)          0.103     1.963    U_fndController/U_ClkDiv/counter[16]_i_2_n_0
    SLICE_X56Y21         LUT5 (Prop_lut5_I0_O)        0.045     2.008 r  U_fndController/U_ClkDiv/counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000     2.008    U_fndController/U_ClkDiv/counter[3]
    SLICE_X56Y21         FDCE                                         r  U_fndController/U_ClkDiv/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.825     1.952    U_fndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X56Y21         FDCE                                         r  U_fndController/U_ClkDiv/counter_reg[3]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X56Y21         FDCE (Hold_fdce_C_D)         0.120     1.561    U_fndController/U_ClkDiv/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 U_fndController/U_ClkDiv/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fndController/U_ClkDiv/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.254ns (41.886%)  route 0.352ns (58.114%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.554     1.437    U_fndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X54Y23         FDCE                                         r  U_fndController/U_ClkDiv/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y23         FDCE (Prop_fdce_C_Q)         0.164     1.601 r  U_fndController/U_ClkDiv/counter_reg[12]/Q
                         net (fo=2, routed)           0.205     1.806    U_fndController/U_ClkDiv/counter_reg_n_0_[12]
    SLICE_X56Y23         LUT4 (Prop_lut4_I0_O)        0.045     1.851 r  U_fndController/U_ClkDiv/counter[16]_i_4/O
                         net (fo=17, routed)          0.147     1.999    U_fndController/U_ClkDiv/counter[16]_i_4_n_0
    SLICE_X56Y23         LUT5 (Prop_lut5_I2_O)        0.045     2.044 r  U_fndController/U_ClkDiv/counter[14]_i_1__0/O
                         net (fo=1, routed)           0.000     2.044    U_fndController/U_ClkDiv/counter[14]
    SLICE_X56Y23         FDCE                                         r  U_fndController/U_ClkDiv/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.822     1.949    U_fndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X56Y23         FDCE                                         r  U_fndController/U_ClkDiv/counter_reg[14]/C
                         clock pessimism             -0.478     1.471    
    SLICE_X56Y23         FDCE (Hold_fdce_C_D)         0.121     1.592    U_fndController/U_ClkDiv/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 U_clockCircuit/U_ClkDiv_clock/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clockCircuit/U_ClkDiv_clock/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.255ns (42.916%)  route 0.339ns (57.084%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.586     1.469    U_clockCircuit/U_ClkDiv_clock/counter_reg[26]_0
    SLICE_X64Y20         FDCE                                         r  U_clockCircuit/U_ClkDiv_clock/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDCE (Prop_fdce_C_Q)         0.164     1.633 f  U_clockCircuit/U_ClkDiv_clock/counter_reg[6]/Q
                         net (fo=2, routed)           0.175     1.808    U_clockCircuit/U_ClkDiv_clock/counter[6]
    SLICE_X64Y20         LUT5 (Prop_lut5_I3_O)        0.045     1.853 r  U_clockCircuit/U_ClkDiv_clock/counter[26]_i_3/O
                         net (fo=27, routed)          0.164     2.017    U_clockCircuit/U_ClkDiv_clock/counter[26]_i_3_n_0
    SLICE_X64Y20         LUT4 (Prop_lut4_I1_O)        0.046     2.063 r  U_clockCircuit/U_ClkDiv_clock/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     2.063    U_clockCircuit/U_ClkDiv_clock/counter_0[8]
    SLICE_X64Y20         FDCE                                         r  U_clockCircuit/U_ClkDiv_clock/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.855     1.982    U_clockCircuit/U_ClkDiv_clock/counter_reg[26]_0
    SLICE_X64Y20         FDCE                                         r  U_clockCircuit/U_ClkDiv_clock/counter_reg[8]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X64Y20         FDCE (Hold_fdce_C_D)         0.131     1.600    U_clockCircuit/U_ClkDiv_clock/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 U_clockCircuit/U_ClkDiv_clock/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clockCircuit/U_ClkDiv_clock/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.254ns (42.820%)  route 0.339ns (57.180%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.586     1.469    U_clockCircuit/U_ClkDiv_clock/counter_reg[26]_0
    SLICE_X64Y20         FDCE                                         r  U_clockCircuit/U_ClkDiv_clock/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDCE (Prop_fdce_C_Q)         0.164     1.633 f  U_clockCircuit/U_ClkDiv_clock/counter_reg[6]/Q
                         net (fo=2, routed)           0.175     1.808    U_clockCircuit/U_ClkDiv_clock/counter[6]
    SLICE_X64Y20         LUT5 (Prop_lut5_I3_O)        0.045     1.853 r  U_clockCircuit/U_ClkDiv_clock/counter[26]_i_3/O
                         net (fo=27, routed)          0.164     2.017    U_clockCircuit/U_ClkDiv_clock/counter[26]_i_3_n_0
    SLICE_X64Y20         LUT4 (Prop_lut4_I1_O)        0.045     2.062 r  U_clockCircuit/U_ClkDiv_clock/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     2.062    U_clockCircuit/U_ClkDiv_clock/counter_0[6]
    SLICE_X64Y20         FDCE                                         r  U_clockCircuit/U_ClkDiv_clock/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.855     1.982    U_clockCircuit/U_ClkDiv_clock/counter_reg[26]_0
    SLICE_X64Y20         FDCE                                         r  U_clockCircuit/U_ClkDiv_clock/counter_reg[6]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X64Y20         FDCE (Hold_fdce_C_D)         0.120     1.589    U_clockCircuit/U_ClkDiv_clock/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 U_fndController/U_ClkDiv/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fndController/U_ClkDiv/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.254ns (41.000%)  route 0.366ns (59.000%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.554     1.437    U_fndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X54Y23         FDCE                                         r  U_fndController/U_ClkDiv/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y23         FDCE (Prop_fdce_C_Q)         0.164     1.601 f  U_fndController/U_ClkDiv/counter_reg[10]/Q
                         net (fo=2, routed)           0.146     1.747    U_fndController/U_ClkDiv/counter_reg_n_0_[10]
    SLICE_X54Y22         LUT4 (Prop_lut4_I2_O)        0.045     1.792 r  U_fndController/U_ClkDiv/counter[16]_i_5/O
                         net (fo=17, routed)          0.219     2.012    U_fndController/U_ClkDiv/counter[16]_i_5_n_0
    SLICE_X54Y21         LUT5 (Prop_lut5_I3_O)        0.045     2.057 r  U_fndController/U_ClkDiv/counter[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.057    U_fndController/U_ClkDiv/counter[2]
    SLICE_X54Y21         FDCE                                         r  U_fndController/U_ClkDiv/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.825     1.952    U_fndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X54Y21         FDCE                                         r  U_fndController/U_ClkDiv/counter_reg[2]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X54Y21         FDCE (Hold_fdce_C_D)         0.121     1.574    U_fndController/U_ClkDiv/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.483    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y21   U_clockCircuit/U_ClkDiv_clock/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y21   U_clockCircuit/U_ClkDiv_clock/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y21   U_clockCircuit/U_ClkDiv_clock/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y22   U_clockCircuit/U_ClkDiv_clock/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y22   U_clockCircuit/U_ClkDiv_clock/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y22   U_clockCircuit/U_ClkDiv_clock/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y22   U_clockCircuit/U_ClkDiv_clock/counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y23   U_clockCircuit/U_ClkDiv_clock/counter_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y23   U_clockCircuit/U_ClkDiv_clock/counter_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   U_clockCircuit/U_ClkDiv_clock/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   U_clockCircuit/U_ClkDiv_clock/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   U_clockCircuit/U_ClkDiv_clock/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   U_clockCircuit/U_ClkDiv_clock/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   U_clockCircuit/U_ClkDiv_clock/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   U_clockCircuit/U_ClkDiv_clock/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   U_clockCircuit/U_ClkDiv_clock/counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   U_clockCircuit/U_ClkDiv_clock/counter_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   U_clockCircuit/U_ClkDiv_clock/counter_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   U_clockCircuit/U_ClkDiv_clock/counter_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   U_clockCircuit/U_ClkDiv_clock/counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   U_clockCircuit/U_ClkDiv_clock/counter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   U_clockCircuit/U_ClkDiv_clock/counter_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   U_clockCircuit/U_ClkDiv_clock/counter_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   U_clockCircuit/U_ClkDiv_clock/counter_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   U_clockCircuit/U_ClkDiv_clock/counter_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   U_clockCircuit/U_ClkDiv_clock/counter_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   U_clockCircuit/U_ClkDiv_clock/counter_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   U_clockCircuit/U_ClkDiv_clock/counter_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   U_clockCircuit/U_ClkDiv_clock/counter_reg[22]/C



