# FPGA Based Multimedia Player 

```
#####################################################################
*                    >>> MsC Final Project <<<
* @name:    FPGA Based Multimedia Player
* @uni:     University of York
* @Msc:     DSE Programme 2019/20
* @Authors: Oliver Forbes-Shaw & Bernard Guncic
*
#####################################################################
```
## Installation
VIVADO:
1. Run create_project.bat file inside /scripts folder
2. Vivado project will be generated 
3. Generate bitstream
4. Export Hardware (*include bitstream)

SDK:
1. Launch Xilinx SDK from Vivado 
2. Import project files and BSP from /sw/sdk folder 


## IP 
I2S Slave IP used in this project is developed by Harald-rosenfeldt

https://www.harald-rosenfeldt.de/2018/01/06/zynq-use-audio-codec-with-variable-sampling-rate/
