// This program was cloned from: https://github.com/milind7777/VerilogDocGen
// License: MIT License

module circuit1 (
  input a,
  input b,
  output q

);

  assign q = a&b;

endmodule



