
*** Running vivado
    with args -log hardware.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source hardware.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source hardware.tcl -notrace
Command: link_design -top hardware -part xc7z020clg484-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Netlist 29-17] Analyzing 246 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/nas/ei/home/ge34gak/iclab/skeleton/zedboard_master.xdc]
Finished Parsing XDC File [/nas/ei/home/ge34gak/iclab/skeleton/zedboard_master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1774.922 ; gain = 0.000 ; free physical = 21415 ; free virtual = 25749
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.74 . Memory (MB): peak = 1943.047 ; gain = 164.156 ; free physical = 21408 ; free virtual = 25743

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2b765e6db

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2311.039 ; gain = 367.992 ; free physical = 21033 ; free virtual = 25367

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2b765e6db

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2427.945 ; gain = 0.000 ; free physical = 20913 ; free virtual = 25247
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 213ad3dd1

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2427.945 ; gain = 0.000 ; free physical = 20913 ; free virtual = 25247
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 2920802ff

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2427.945 ; gain = 0.000 ; free physical = 20913 ; free virtual = 25247
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 2920802ff

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2427.945 ; gain = 0.000 ; free physical = 20913 ; free virtual = 25247
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 2920802ff

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2427.945 ; gain = 0.000 ; free physical = 20913 ; free virtual = 25247
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 2920802ff

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2427.945 ; gain = 0.000 ; free physical = 20913 ; free virtual = 25247
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2427.945 ; gain = 0.000 ; free physical = 20913 ; free virtual = 25247
Ending Logic Optimization Task | Checksum: 28c57b02e

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2427.945 ; gain = 0.000 ; free physical = 20913 ; free virtual = 25247

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 28c57b02e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2427.945 ; gain = 0.000 ; free physical = 20913 ; free virtual = 25247

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 28c57b02e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2427.945 ; gain = 0.000 ; free physical = 20913 ; free virtual = 25247

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2427.945 ; gain = 0.000 ; free physical = 20913 ; free virtual = 25247
Ending Netlist Obfuscation Task | Checksum: 28c57b02e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2427.945 ; gain = 0.000 ; free physical = 20913 ; free virtual = 25247
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2427.945 ; gain = 649.055 ; free physical = 20913 ; free virtual = 25247
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2427.945 ; gain = 0.000 ; free physical = 20913 ; free virtual = 25247
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2459.961 ; gain = 0.000 ; free physical = 20907 ; free virtual = 25243
INFO: [Common 17-1381] The checkpoint '/nas/ei/home/ge34gak/iclab/skeleton/projlab/projlab.runs/impl_1/hardware_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file hardware_drc_opted.rpt -pb hardware_drc_opted.pb -rpx hardware_drc_opted.rpx
Command: report_drc -file hardware_drc_opted.rpt -pb hardware_drc_opted.pb -rpx hardware_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/nfs/tools/xilinx/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /nas/ei/home/ge34gak/iclab/skeleton/projlab/projlab.runs/impl_1/hardware_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2561.781 ; gain = 0.000 ; free physical = 20892 ; free virtual = 25227
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1e3533e4c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2561.781 ; gain = 0.000 ; free physical = 20892 ; free virtual = 25227
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2561.781 ; gain = 0.000 ; free physical = 20892 ; free virtual = 25227

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12d8bb684

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2561.781 ; gain = 0.000 ; free physical = 20873 ; free virtual = 25208

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 217b37a71

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2561.781 ; gain = 0.000 ; free physical = 20885 ; free virtual = 25220

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 217b37a71

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2561.781 ; gain = 0.000 ; free physical = 20885 ; free virtual = 25220
Phase 1 Placer Initialization | Checksum: 217b37a71

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2561.781 ; gain = 0.000 ; free physical = 20885 ; free virtual = 25220

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1fc6d2d0b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2561.781 ; gain = 0.000 ; free physical = 20871 ; free virtual = 25205

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2561.781 ; gain = 0.000 ; free physical = 20866 ; free virtual = 25201

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 18170710b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 2561.781 ; gain = 0.000 ; free physical = 20866 ; free virtual = 25201
Phase 2.2 Global Placement Core | Checksum: 16d168d7f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 2561.781 ; gain = 0.000 ; free physical = 20866 ; free virtual = 25201
Phase 2 Global Placement | Checksum: 16d168d7f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 2561.781 ; gain = 0.000 ; free physical = 20866 ; free virtual = 25201

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18324ee12

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 2561.781 ; gain = 0.000 ; free physical = 20866 ; free virtual = 25201

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 9ba29a01

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 2561.781 ; gain = 0.000 ; free physical = 20866 ; free virtual = 25201

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1007e2934

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 2561.781 ; gain = 0.000 ; free physical = 20866 ; free virtual = 25201

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1676843ad

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 2561.781 ; gain = 0.000 ; free physical = 20866 ; free virtual = 25201

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 640c16df

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 2561.781 ; gain = 0.000 ; free physical = 20863 ; free virtual = 25197

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 8b538eb5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 2561.781 ; gain = 0.000 ; free physical = 20863 ; free virtual = 25197

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 11224f140

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 2561.781 ; gain = 0.000 ; free physical = 20863 ; free virtual = 25197
Phase 3 Detail Placement | Checksum: 11224f140

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 2561.781 ; gain = 0.000 ; free physical = 20863 ; free virtual = 25197

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b5665a8f

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b5665a8f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 2561.781 ; gain = 0.000 ; free physical = 20861 ; free virtual = 25196
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.538. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 111e28b78

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 2561.781 ; gain = 0.000 ; free physical = 20861 ; free virtual = 25196
Phase 4.1 Post Commit Optimization | Checksum: 111e28b78

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 2561.781 ; gain = 0.000 ; free physical = 20861 ; free virtual = 25196

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 111e28b78

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 2561.781 ; gain = 0.000 ; free physical = 20862 ; free virtual = 25197

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 111e28b78

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 2561.781 ; gain = 0.000 ; free physical = 20861 ; free virtual = 25196

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2561.781 ; gain = 0.000 ; free physical = 20861 ; free virtual = 25196
Phase 4.4 Final Placement Cleanup | Checksum: 11bb15dd6

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 2561.781 ; gain = 0.000 ; free physical = 20860 ; free virtual = 25195
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 11bb15dd6

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 2561.781 ; gain = 0.000 ; free physical = 20859 ; free virtual = 25194
Ending Placer Task | Checksum: da8065c4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 2561.781 ; gain = 0.000 ; free physical = 20858 ; free virtual = 25193
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 2561.781 ; gain = 0.000 ; free physical = 20872 ; free virtual = 25206
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2561.781 ; gain = 0.000 ; free physical = 20867 ; free virtual = 25202
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2561.781 ; gain = 0.000 ; free physical = 20870 ; free virtual = 25209
INFO: [Common 17-1381] The checkpoint '/nas/ei/home/ge34gak/iclab/skeleton/projlab/projlab.runs/impl_1/hardware_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file hardware_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2561.781 ; gain = 0.000 ; free physical = 20865 ; free virtual = 25201
INFO: [runtcl-4] Executing : report_utilization -file hardware_utilization_placed.rpt -pb hardware_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file hardware_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2561.781 ; gain = 0.000 ; free physical = 20875 ; free virtual = 25211
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 358fb064 ConstDB: 0 ShapeSum: a4f0b560 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 11ec297b6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2601.133 ; gain = 0.000 ; free physical = 20741 ; free virtual = 25077
Post Restoration Checksum: NetGraph: fef43b40 NumContArr: 1fce5c76 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 11ec297b6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2614.117 ; gain = 12.984 ; free physical = 20709 ; free virtual = 25045

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 11ec297b6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2647.117 ; gain = 45.984 ; free physical = 20675 ; free virtual = 25011

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 11ec297b6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2647.117 ; gain = 45.984 ; free physical = 20675 ; free virtual = 25011
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 116019bbe

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2684.172 ; gain = 83.039 ; free physical = 20663 ; free virtual = 24999
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.573  | TNS=0.000  | WHS=-0.161 | THS=-12.952|

Phase 2 Router Initialization | Checksum: 7b2b7bca

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2684.172 ; gain = 83.039 ; free physical = 20648 ; free virtual = 24984

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0107694 %
  Global Horizontal Routing Utilization  = 0.0175794 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1968
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1930
  Number of Partially Routed Nets     = 38
  Number of Node Overlaps             = 59


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 16809d2bf

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2684.172 ; gain = 83.039 ; free physical = 20665 ; free virtual = 25001

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 230
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.661  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 16b664fdf

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2684.172 ; gain = 83.039 ; free physical = 20666 ; free virtual = 25002
Phase 4 Rip-up And Reroute | Checksum: 16b664fdf

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2684.172 ; gain = 83.039 ; free physical = 20666 ; free virtual = 25002

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 16b664fdf

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2684.172 ; gain = 83.039 ; free physical = 20666 ; free virtual = 25002

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 16b664fdf

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2684.172 ; gain = 83.039 ; free physical = 20666 ; free virtual = 25002
Phase 5 Delay and Skew Optimization | Checksum: 16b664fdf

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2684.172 ; gain = 83.039 ; free physical = 20666 ; free virtual = 25002

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 180005655

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2684.172 ; gain = 83.039 ; free physical = 20666 ; free virtual = 25002
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.661  | TNS=0.000  | WHS=0.097  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 180005655

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2684.172 ; gain = 83.039 ; free physical = 20666 ; free virtual = 25002
Phase 6 Post Hold Fix | Checksum: 180005655

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2684.172 ; gain = 83.039 ; free physical = 20666 ; free virtual = 25002

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.291757 %
  Global Horizontal Routing Utilization  = 0.391481 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 180005655

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2684.172 ; gain = 83.039 ; free physical = 20666 ; free virtual = 25002

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 180005655

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2684.172 ; gain = 83.039 ; free physical = 20665 ; free virtual = 25001

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e66b73ef

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2684.172 ; gain = 83.039 ; free physical = 20665 ; free virtual = 25001

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.661  | TNS=0.000  | WHS=0.097  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1e66b73ef

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2684.172 ; gain = 83.039 ; free physical = 20665 ; free virtual = 25001
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2684.172 ; gain = 83.039 ; free physical = 20703 ; free virtual = 25039

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2684.172 ; gain = 122.391 ; free physical = 20703 ; free virtual = 25039
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2684.172 ; gain = 0.000 ; free physical = 20703 ; free virtual = 25039
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2684.172 ; gain = 0.000 ; free physical = 20695 ; free virtual = 25035
INFO: [Common 17-1381] The checkpoint '/nas/ei/home/ge34gak/iclab/skeleton/projlab/projlab.runs/impl_1/hardware_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file hardware_drc_routed.rpt -pb hardware_drc_routed.pb -rpx hardware_drc_routed.rpx
Command: report_drc -file hardware_drc_routed.rpt -pb hardware_drc_routed.pb -rpx hardware_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /nas/ei/home/ge34gak/iclab/skeleton/projlab/projlab.runs/impl_1/hardware_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file hardware_methodology_drc_routed.rpt -pb hardware_methodology_drc_routed.pb -rpx hardware_methodology_drc_routed.rpx
Command: report_methodology -file hardware_methodology_drc_routed.rpt -pb hardware_methodology_drc_routed.pb -rpx hardware_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /nas/ei/home/ge34gak/iclab/skeleton/projlab/projlab.runs/impl_1/hardware_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file hardware_power_routed.rpt -pb hardware_power_summary_routed.pb -rpx hardware_power_routed.rpx
Command: report_power -file hardware_power_routed.rpt -pb hardware_power_summary_routed.pb -rpx hardware_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
82 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file hardware_route_status.rpt -pb hardware_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file hardware_timing_summary_routed.rpt -pb hardware_timing_summary_routed.pb -rpx hardware_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file hardware_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file hardware_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file hardware_bus_skew_routed.rpt -pb hardware_bus_skew_routed.pb -rpx hardware_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force hardware.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PDRC-153] Gated clock check: Net top/clock_module/dcf_interpreter/day_temp_reg[5]_0 is a gated clock net sourced by a combinational pin top/clock_module/dcf_interpreter/day_reg[5]_LDC_i_1/O, cell top/clock_module/dcf_interpreter/day_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top/clock_module/dcf_interpreter/dcf_dow_reg[2]_0 is a gated clock net sourced by a combinational pin top/clock_module/dcf_interpreter/dow_reg[2]_LDC_i_1/O, cell top/clock_module/dcf_interpreter/dow_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top/clock_module/dcf_interpreter/hour_temp_reg[3]_0 is a gated clock net sourced by a combinational pin top/clock_module/dcf_interpreter/hour_reg[3]_LDC_i_1/O, cell top/clock_module/dcf_interpreter/hour_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top/clock_module/dcf_interpreter/hour_temp_reg[5]_0 is a gated clock net sourced by a combinational pin top/clock_module/dcf_interpreter/hour_reg[5]_LDC_i_1/O, cell top/clock_module/dcf_interpreter/hour_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top/clock_module/dcf_interpreter/min_temp_reg[2]_0 is a gated clock net sourced by a combinational pin top/clock_module/dcf_interpreter/min_reg[2]_LDC_i_1/O, cell top/clock_module/dcf_interpreter/min_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top/clock_module/dcf_interpreter/min_temp_reg[6]_0 is a gated clock net sourced by a combinational pin top/clock_module/dcf_interpreter/min_reg[6]_LDC_i_1/O, cell top/clock_module/dcf_interpreter/min_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top/clock_module/dcf_interpreter/month_temp_reg[0]_0 is a gated clock net sourced by a combinational pin top/clock_module/dcf_interpreter/month_reg[0]_LDC_i_1/O, cell top/clock_module/dcf_interpreter/month_reg[0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top/clock_module/dcf_interpreter/month_temp_reg[1]_0 is a gated clock net sourced by a combinational pin top/clock_module/dcf_interpreter/month_reg[1]_LDC_i_1/O, cell top/clock_module/dcf_interpreter/month_reg[1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top/clock_module/dcf_interpreter/month_temp_reg[4]_0 is a gated clock net sourced by a combinational pin top/clock_module/dcf_interpreter/month_reg[4]_LDC_i_1/O, cell top/clock_module/dcf_interpreter/month_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top/clock_module/dcf_interpreter/reset_reg is a gated clock net sourced by a combinational pin top/clock_module/dcf_interpreter/min_reg[5]_LDC_i_1/O, cell top/clock_module/dcf_interpreter/min_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top/clock_module/dcf_interpreter/reset_reg_0 is a gated clock net sourced by a combinational pin top/clock_module/dcf_interpreter/min_reg[4]_LDC_i_1/O, cell top/clock_module/dcf_interpreter/min_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top/clock_module/dcf_interpreter/reset_reg_1 is a gated clock net sourced by a combinational pin top/clock_module/dcf_interpreter/min_reg[3]_LDC_i_1/O, cell top/clock_module/dcf_interpreter/min_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top/clock_module/dcf_interpreter/reset_reg_12 is a gated clock net sourced by a combinational pin top/clock_module/dcf_interpreter/dow_reg[1]_LDC_i_1/O, cell top/clock_module/dcf_interpreter/dow_reg[1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top/clock_module/dcf_interpreter/reset_reg_13 is a gated clock net sourced by a combinational pin top/clock_module/dcf_interpreter/dow_reg[0]_LDC_i_1/O, cell top/clock_module/dcf_interpreter/dow_reg[0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top/clock_module/dcf_interpreter/reset_reg_15 is a gated clock net sourced by a combinational pin top/clock_module/dcf_interpreter/day_reg[4]_LDC_i_1/O, cell top/clock_module/dcf_interpreter/day_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top/clock_module/dcf_interpreter/reset_reg_16 is a gated clock net sourced by a combinational pin top/clock_module/dcf_interpreter/day_reg[3]_LDC_i_1/O, cell top/clock_module/dcf_interpreter/day_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top/clock_module/dcf_interpreter/reset_reg_17 is a gated clock net sourced by a combinational pin top/clock_module/dcf_interpreter/day_reg[2]_LDC_i_1/O, cell top/clock_module/dcf_interpreter/day_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top/clock_module/dcf_interpreter/reset_reg_18 is a gated clock net sourced by a combinational pin top/clock_module/dcf_interpreter/day_reg[1]_LDC_i_1/O, cell top/clock_module/dcf_interpreter/day_reg[1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top/clock_module/dcf_interpreter/reset_reg_19 is a gated clock net sourced by a combinational pin top/clock_module/dcf_interpreter/day_reg[0]_LDC_i_1/O, cell top/clock_module/dcf_interpreter/day_reg[0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top/clock_module/dcf_interpreter/reset_reg_2 is a gated clock net sourced by a combinational pin top/clock_module/dcf_interpreter/min_reg[1]_LDC_i_1/O, cell top/clock_module/dcf_interpreter/min_reg[1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top/clock_module/dcf_interpreter/reset_reg_21 is a gated clock net sourced by a combinational pin top/clock_module/dcf_interpreter/month_reg[3]_LDC_i_1/O, cell top/clock_module/dcf_interpreter/month_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top/clock_module/dcf_interpreter/reset_reg_22 is a gated clock net sourced by a combinational pin top/clock_module/dcf_interpreter/month_reg[2]_LDC_i_1/O, cell top/clock_module/dcf_interpreter/month_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top/clock_module/dcf_interpreter/reset_reg_26 is a gated clock net sourced by a combinational pin top/clock_module/dcf_interpreter/year_reg[3]_LDC_i_1/O, cell top/clock_module/dcf_interpreter/year_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top/clock_module/dcf_interpreter/reset_reg_27 is a gated clock net sourced by a combinational pin top/clock_module/dcf_interpreter/year_reg[2]_LDC_i_1/O, cell top/clock_module/dcf_interpreter/year_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top/clock_module/dcf_interpreter/reset_reg_3 is a gated clock net sourced by a combinational pin top/clock_module/dcf_interpreter/min_reg[0]_LDC_i_1/O, cell top/clock_module/dcf_interpreter/min_reg[0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top/clock_module/dcf_interpreter/reset_reg_6 is a gated clock net sourced by a combinational pin top/clock_module/dcf_interpreter/hour_reg[4]_LDC_i_1/O, cell top/clock_module/dcf_interpreter/hour_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top/clock_module/dcf_interpreter/reset_reg_7 is a gated clock net sourced by a combinational pin top/clock_module/dcf_interpreter/hour_reg[2]_LDC_i_1/O, cell top/clock_module/dcf_interpreter/hour_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top/clock_module/dcf_interpreter/reset_reg_8 is a gated clock net sourced by a combinational pin top/clock_module/dcf_interpreter/hour_reg[1]_LDC_i_1/O, cell top/clock_module/dcf_interpreter/hour_reg[1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top/clock_module/dcf_interpreter/reset_reg_9 is a gated clock net sourced by a combinational pin top/clock_module/dcf_interpreter/hour_reg[0]_LDC_i_1/O, cell top/clock_module/dcf_interpreter/hour_reg[0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top/clock_module/dcf_interpreter/year_temp_reg[0]_0 is a gated clock net sourced by a combinational pin top/clock_module/dcf_interpreter/year_reg[0]_LDC_i_1/O, cell top/clock_module/dcf_interpreter/year_reg[0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top/clock_module/dcf_interpreter/year_temp_reg[1]_0 is a gated clock net sourced by a combinational pin top/clock_module/dcf_interpreter/year_reg[1]_LDC_i_1/O, cell top/clock_module/dcf_interpreter/year_reg[1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top/clock_module/dcf_interpreter/year_temp_reg[4]_0 is a gated clock net sourced by a combinational pin top/clock_module/dcf_interpreter/year_reg[4]_LDC_i_1/O, cell top/clock_module/dcf_interpreter/year_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top/clock_module/dcf_interpreter/year_temp_reg[5]_0 is a gated clock net sourced by a combinational pin top/clock_module/dcf_interpreter/year_reg[5]_LDC_i_1/O, cell top/clock_module/dcf_interpreter/year_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top/clock_module/dcf_interpreter/year_temp_reg[6]_0 is a gated clock net sourced by a combinational pin top/clock_module/dcf_interpreter/year_reg[6]_LDC_i_1/O, cell top/clock_module/dcf_interpreter/year_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top/clock_module/dcf_interpreter/year_temp_reg[7]_0 is a gated clock net sourced by a combinational pin top/clock_module/dcf_interpreter/year_reg[7]_LDC_i_1/O, cell top/clock_module/dcf_interpreter/year_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 36 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./hardware.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
100 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3029.629 ; gain = 206.852 ; free physical = 20658 ; free virtual = 25001
INFO: [Common 17-206] Exiting Vivado at Fri Jul 28 16:40:47 2023...
