// Seed: 2235562238
module module_0 (
    input  tri1 id_0,
    output wire id_1,
    output tri1 id_2,
    input  tri0 id_3,
    output tri0 id_4,
    input  wor  id_5
);
  wire [1 : -1] id_7;
  assign module_1.id_8 = 0;
endmodule
module module_1 #(
    parameter id_0  = 32'd87,
    parameter id_12 = 32'd56,
    parameter id_15 = 32'd43,
    parameter id_16 = 32'd91,
    parameter id_2  = 32'd27,
    parameter id_3  = 32'd65,
    parameter id_8  = 32'd59
) (
    input uwire _id_0,
    input tri id_1,
    input tri1 _id_2,
    input tri0 _id_3,
    output supply1 id_4,
    output wand id_5
    , _id_15,
    input uwire id_6,
    input wand id_7,
    output uwire _id_8,
    input tri id_9,
    output tri1 id_10,
    input tri0 id_11,
    output supply0 _id_12,
    input wand id_13
);
  logic [id_0 : 1] _id_16;
  module_0 modCall_1 (
      id_13,
      id_10,
      id_10,
      id_9,
      id_5,
      id_13
  );
  wire  [-1 : id_2] id_17;
  logic [ 1 : id_8] id_18;
  ;
  wire [id_3 : (  id_16  ?  -1  &  (  id_15  ) : 1  )] id_19;
  wire [id_12 : id_8] id_20;
  id_21 :
  assert property (@(posedge 1) 1)
  else $signed(38);
  ;
  logic [id_8 : -1] id_22;
  ;
endmodule
