============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Dec 19 2024  04:27:51 pm
  Module:                 exponentiation
  Operating conditions:   PVT_1P1V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (1473 ps) Setup Check with Pin MULT1/regP_reg[127]/CK->D
          Group: clock
     Startpoint: (R) MULT1/regP_reg[120]/CK
          Clock: (R) clock
       Endpoint: (R) MULT1/regP_reg[127]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      28                  
       Uncertainty:-     100                  
     Required Time:=    1872                  
      Launch Clock:-       0                  
         Data Path:-     399                  
             Slack:=    1473                  

#-------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  MULT1/regP_reg[120]/CK -       -      R     (arrival)       8    -     0     0       0    (-,-) 
  MULT1/regP_reg[120]/Q  -       CK->Q  F     SDFFQX1LVT      4  5.8    31    51      51    (-,-) 
  MULT1/g5916__8246/CO   -       B->CO  F     ADDHX1LVT       1  2.4    14    22      73    (-,-) 
  MULT1/g5906__4319/CO   -       CI->CO F     ADDFX1LVT       1  2.4    18    39     112    (-,-) 
  MULT1/g5892__2883/CO   -       CI->CO F     ADDFX1LVT       1  2.4    18    40     152    (-,-) 
  MULT1/g5885__4733/CO   -       CI->CO F     ADDFX1LVT       1  2.4    18    40     192    (-,-) 
  MULT1/g5880__1881/CO   -       CI->CO F     ADDFX1LVT       1  2.4    18    40     231    (-,-) 
  MULT1/g5877__7098/CO   -       CI->CO F     ADDFX1LVT       1  2.4    18    40     271    (-,-) 
  MULT1/g5874__5122/CO   -       CI->CO F     ADDFX1LVT       1  2.4    18    40     311    (-,-) 
  MULT1/g5871__2802/S    -       CI->S  R     ADDFX1LVT       1  1.9    16    55     366    (-,-) 
  MULT1/g5870__1617/Y    -       A1->Y  R     AO22X1LVT       1  1.9    16    34     399    (-,-) 
  MULT1/regP_reg[127]/D  <<<     -      R     SDFFQX1LVT      1    -     -     0     399    (-,-) 
#-------------------------------------------------------------------------------------------------

============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Dec 19 2024  04:34:31 pm
  Module:                 exponentiation
  Operating conditions:   PVT_1P1V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Setup Check with Pin MULT1/regP_reg[127]/CK->D
          Group: clock
     Startpoint: (R) MULT1/regP_reg[8]/CK
          Clock: (R) clock
       Endpoint: (F) MULT1/regP_reg[127]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-      26                  
       Uncertainty:-     100                  
     Required Time:=    1874                  
      Launch Clock:-       0                  
         Data Path:-    1874                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  MULT1/regP_reg[8]/CK          -       -      R     (arrival)       120    -     0     0       0    (-,-) 
  MULT1/regP_reg[8]/Q           -       CK->Q  R     SDFFQX1LVT        5  6.7    40    52      52    (-,-) 
  MULT1/add_64_57_g5332__5477/Y -       B->Y   F     NAND2X1LVT        2  3.4    40    32      84    (-,-) 
  MULT1/add_64_57_g4870__8428/Y -       A1->Y  R     OAI21X1LVT        1  2.4    40    32     116    (-,-) 
  MULT1/g9173/CO                -       CI->CO R     ADDFX1LVT         1  2.4    18    39     155    (-,-) 
  MULT1/g9175/CO                -       CI->CO R     ADDFX1LVT         1  1.9    15    34     189    (-,-) 
  MULT1/g9176/Y                 -       A->Y   F     INVXLLVT          2  3.2    29    21     210    (-,-) 
  MULT1/g9169/Y                 -       A1N->Y F     AOI2BB1X1LVT      2  3.3    26    32     242    (-,-) 
  MULT1/g9168/Y                 -       A1N->Y F     AOI2BB1X1LVT      2  3.3    23    32     274    (-,-) 
  MULT1/g9167/Y                 -       A1N->Y F     AOI2BB1X1LVT      2  3.4    24    32     305    (-,-) 
  MULT1/add_64_57_g4791__4733/Y -       B->Y   R     NOR2X1LVT         1  2.7    35    26     332    (-,-) 
  MULT1/add_64_57_g4788__1881/Y -       C0->Y  F     AOI211X2LVT       2  3.5    33    16     347    (-,-) 
  MULT1/add_64_57_g4785__8246/Y -       B->Y   R     NOR2X1LVT         2  3.4    44    32     380    (-,-) 
  MULT1/add_64_57_g5342__1705/Y -       B->Y   F     NAND2BX1LVT       2  3.1    39    31     411    (-,-) 
  MULT1/g9166/Y                 -       C->Y   R     NOR3X1LVT         1  2.7    54    40     451    (-,-) 
  MULT1/add_64_57_g4774__8428/Y -       C->Y   F     NOR3X2LVT         2  3.8    22    19     470    (-,-) 
  MULT1/add_64_57_g4770__5107/Y -       B->Y   R     NOR2X2LVT         1  2.1    20    16     485    (-,-) 
  MULT1/add_64_57_g4765__1666/Y -       C0->Y  F     AOI211X1LVT       2  3.5    53    18     504    (-,-) 
  MULT1/add_64_57_g4760__6161/Y -       B->Y   R     NOR2X1LVT         3  4.5    58    44     547    (-,-) 
  MULT1/g9165/Y                 -       D->Y   F     NAND4BBXLLVT      1  1.9    73    56     603    (-,-) 
  MULT1/add_64_57_g4752__5122/Y -       C->Y   R     NAND3BXLLVT       2  3.6    50    41     645    (-,-) 
  MULT1/add_64_57_g4746__5526/Y -       B->Y   F     NAND2X1LVT        3  4.4    51    40     684    (-,-) 
  MULT1/g9164/Y                 -       D->Y   R     NOR4BBX1LVT       1  2.1    63    45     729    (-,-) 
  MULT1/add_64_57_g4737__1666/Y -       C0->Y  F     AOI211X1LVT       5  7.2    80    38     767    (-,-) 
  MULT1/g9163/Y                 -       A1N->Y F     AOI2BB1X1LVT      2  3.5    30    39     806    (-,-) 
  MULT1/add_64_57_g4721__2802/Y -       B->Y   R     NOR2X1LVT         2  3.2    42    31     837    (-,-) 
  MULT1/add_64_57_g5341__2802/Y -       AN->Y  R     NOR2BX1LVT        2  3.2    42    36     872    (-,-) 
  MULT1/add_64_57_g4707__1666/Y -       A->Y   R     AND2X1LVT         3  4.3    27    35     908    (-,-) 
  MULT1/add_64_57_g4696__6131/Y -       D->Y   F     NAND4XLLVT        1  2.1    78    51     958    (-,-) 
  MULT1/add_64_57_g4687__6783/Y -       B->Y   R     NAND2BX1LVT       4  5.8    49    38     997    (-,-) 
  MULT1/add_64_57_g4680__5477/Y -       C->Y   R     AND3XLLVT         2  3.2    34    43    1040    (-,-) 
  MULT1/add_64_57_g4659__3680/Y -       A2->Y  F     AOI31X1LVT        3  4.8    86    56    1096    (-,-) 
  MULT1/add_64_57_g4647__2346/Y -       B->Y   R     NOR2BX1LVT        3  4.3    62    51    1147    (-,-) 
  MULT1/add_64_57_g4637__6131/Y -       D->Y   F     NAND4XLLVT        1  2.1    79    60    1207    (-,-) 
  MULT1/add_64_57_g4621__6417/Y -       B->Y   R     NAND2BX1LVT       4  6.0    50    39    1246    (-,-) 
  MULT1/add_64_57_g4597__6260/Y -       A2->Y  F     AOI31X1LVT        2  3.5    67    51    1297    (-,-) 
  MULT1/add_64_57_g4588__9945/Y -       B->Y   R     NOR2X1LVT         3  4.3    59    46    1343    (-,-) 
  MULT1/add_64_57_g4572__5526/Y -       D->Y   F     NAND4BBXLLVT      1  2.1    79    59    1402    (-,-) 
  MULT1/add_64_57_g4568__5107/Y -       C0->Y  R     OAI211X1LVT       2  3.6    53    33    1435    (-,-) 
  MULT1/add_64_57_g4558__6161/Y -       B->Y   F     NAND2BX1LVT       3  4.3    51    40    1475    (-,-) 
  MULT1/add_64_57_g4547__1617/Y -       D->Y   F     OR4X1LVT          1  2.1    19    51    1526    (-,-) 
  MULT1/add_64_57_g4546__3680/Y -       C0->Y  R     OAI211X1LVT       2  3.6    53    20    1546    (-,-) 
  MULT1/add_64_57_g4540__5107/Y -       B->Y   F     NAND2BX1LVT       2  3.4    43    35    1581    (-,-) 
  MULT1/add_64_57_g4535__1666/Y -       A1->Y  R     OAI221X1LVT       1  2.4    53    38    1619    (-,-) 
  MULT1/g9172/CO                -       CI->CO R     ADDFX1LVT         1  2.4    18    41    1660    (-,-) 
  MULT1/g9171/CO                -       CI->CO R     ADDFX1LVT         2  3.6    25    39    1699    (-,-) 
  MULT1/add_64_57_g4527__4733/Y -       B->Y   F     NAND2BX1LVT       2  3.2    36    27    1726    (-,-) 
  MULT1/g3/Y                    -       A0->Y  F     AO21X1LVT         1  1.9    13    34    1760    (-,-) 
  MULT1/g2/Y                    -       A->Y   F     AND2X1LVT         3  4.6    25    26    1786    (-,-) 
  MULT1/add_64_57_g4519__8246/Y -       A1->Y  R     OAI21X1LVT        1  2.3    36    28    1814    (-,-) 
  MULT1/add_64_57_g4517__1705/Y -       B->Y   F     XNOR2X1LVT        1  1.9    13    29    1843    (-,-) 
  MULT1/g8925__5122/Y           -       B1->Y  F     AO22X1LVT         1  1.9    15    31    1874    (-,-) 
  MULT1/regP_reg[127]/D         <<<     -      F     SDFFQX1LVT        1    -     -     0    1874    (-,-) 
#----------------------------------------------------------------------------------------------------------

