{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 16 14:05:40 2020 " "Info: Processing started: Wed Sep 16 14:05:40 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ALU -c ALU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ALU -c ALU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "output\[0\] " "Warning: Node \"output\[0\]\" is a latch" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "output\[1\] " "Warning: Node \"output\[1\]\" is a latch" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "output\[2\] " "Warning: Node \"output\[2\]\" is a latch" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "output\[3\] " "Warning: Node \"output\[3\]\" is a latch" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "output\[4\] " "Warning: Node \"output\[4\]\" is a latch" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "output\[5\] " "Warning: Node \"output\[5\]\" is a latch" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "output\[6\] " "Warning: Node \"output\[6\]\" is a latch" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "output\[7\] " "Warning: Node \"output\[7\]\" is a latch" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "output\[8\] " "Warning: Node \"output\[8\]\" is a latch" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Oint\[0\]\$latch " "Warning: Node \"Oint\[0\]\$latch\" is a latch" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Oint\[1\]\$latch " "Warning: Node \"Oint\[1\]\$latch\" is a latch" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Oint\[2\]\$latch " "Warning: Node \"Oint\[2\]\$latch\" is a latch" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Oint\[3\]\$latch " "Warning: Node \"Oint\[3\]\$latch\" is a latch" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Oint\[4\]\$latch " "Warning: Node \"Oint\[4\]\$latch\" is a latch" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Oint\[5\]\$latch " "Warning: Node \"Oint\[5\]\$latch\" is a latch" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Oint\[6\]\$latch " "Warning: Node \"Oint\[6\]\$latch\" is a latch" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Oint\[7\]\$latch " "Warning: Node \"Oint\[7\]\$latch\" is a latch" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Oint\[8\]\$latch " "Warning: Node \"Oint\[8\]\$latch\" is a latch" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "C\[3\] " "Info: Assuming node \"C\[3\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "C\[2\] " "Info: Assuming node \"C\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "C\[1\] " "Info: Assuming node \"C\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "C\[0\] " "Info: Assuming node \"C\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Mux20~0 " "Info: Detected gated clock \"Mux20~0\" as buffer" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 99 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux20~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "C\[3\] register register output\[0\] Oint\[0\]\$latch 405.02 MHz Internal " "Info: Clock \"C\[3\]\" Internal fmax is restricted to 405.02 MHz between source register \"output\[0\]\" and destination register \"Oint\[0\]\$latch\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.469 ns " "Info: fmax restricted to clock pin edge rate 2.469 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.487 ns + Longest register register " "Info: + Longest register to register delay is 0.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns output\[0\] 1 REG LCCOMB_X2_Y9_N28 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X2_Y9_N28; Fanout = 2; REG Node = 'output\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[0] } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.178 ns) 0.487 ns Oint\[0\]\$latch 2 REG LCCOMB_X2_Y9_N22 1 " "Info: 2: + IC(0.309 ns) + CELL(0.178 ns) = 0.487 ns; Loc. = LCCOMB_X2_Y9_N22; Fanout = 1; REG Node = 'Oint\[0\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.487 ns" { output[0] Oint[0]$latch } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.178 ns ( 36.55 % ) " "Info: Total cell delay = 0.178 ns ( 36.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.309 ns ( 63.45 % ) " "Info: Total interconnect delay = 0.309 ns ( 63.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.487 ns" { output[0] Oint[0]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.487 ns" { output[0] {} Oint[0]$latch {} } { 0.000ns 0.309ns } { 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.003 ns - Smallest " "Info: - Smallest clock skew is 0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C\[3\] destination 4.565 ns + Shortest register " "Info: + Shortest clock path from clock \"C\[3\]\" to destination register is 4.565 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns C\[3\] 1 CLK PIN_N4 16 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_N4; Fanout = 16; CLK Node = 'C\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { C[3] } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.178 ns) 1.851 ns Mux20~0 2 COMB LCCOMB_X1_Y10_N8 1 " "Info: 2: + IC(0.829 ns) + CELL(0.178 ns) = 1.851 ns; Loc. = LCCOMB_X1_Y10_N8; Fanout = 1; COMB Node = 'Mux20~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.007 ns" { C[3] Mux20~0 } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.000 ns) 2.852 ns Mux20~0clkctrl 3 COMB CLKCTRL_G0 18 " "Info: 3: + IC(1.001 ns) + CELL(0.000 ns) = 2.852 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'Mux20~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.001 ns" { Mux20~0 Mux20~0clkctrl } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.391 ns) + CELL(0.322 ns) 4.565 ns Oint\[0\]\$latch 4 REG LCCOMB_X2_Y9_N22 1 " "Info: 4: + IC(1.391 ns) + CELL(0.322 ns) = 4.565 ns; Loc. = LCCOMB_X2_Y9_N22; Fanout = 1; REG Node = 'Oint\[0\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.713 ns" { Mux20~0clkctrl Oint[0]$latch } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.344 ns ( 29.44 % ) " "Info: Total cell delay = 1.344 ns ( 29.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.221 ns ( 70.56 % ) " "Info: Total interconnect delay = 3.221 ns ( 70.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.565 ns" { C[3] Mux20~0 Mux20~0clkctrl Oint[0]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.565 ns" { C[3] {} C[3]~combout {} Mux20~0 {} Mux20~0clkctrl {} Oint[0]$latch {} } { 0.000ns 0.000ns 0.829ns 1.001ns 1.391ns } { 0.000ns 0.844ns 0.178ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C\[3\] source 4.562 ns - Longest register " "Info: - Longest clock path from clock \"C\[3\]\" to source register is 4.562 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns C\[3\] 1 CLK PIN_N4 16 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_N4; Fanout = 16; CLK Node = 'C\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { C[3] } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.178 ns) 1.851 ns Mux20~0 2 COMB LCCOMB_X1_Y10_N8 1 " "Info: 2: + IC(0.829 ns) + CELL(0.178 ns) = 1.851 ns; Loc. = LCCOMB_X1_Y10_N8; Fanout = 1; COMB Node = 'Mux20~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.007 ns" { C[3] Mux20~0 } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.000 ns) 2.852 ns Mux20~0clkctrl 3 COMB CLKCTRL_G0 18 " "Info: 3: + IC(1.001 ns) + CELL(0.000 ns) = 2.852 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'Mux20~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.001 ns" { Mux20~0 Mux20~0clkctrl } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.391 ns) + CELL(0.319 ns) 4.562 ns output\[0\] 4 REG LCCOMB_X2_Y9_N28 2 " "Info: 4: + IC(1.391 ns) + CELL(0.319 ns) = 4.562 ns; Loc. = LCCOMB_X2_Y9_N28; Fanout = 2; REG Node = 'output\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.710 ns" { Mux20~0clkctrl output[0] } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.341 ns ( 29.40 % ) " "Info: Total cell delay = 1.341 ns ( 29.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.221 ns ( 70.60 % ) " "Info: Total interconnect delay = 3.221 ns ( 70.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.562 ns" { C[3] Mux20~0 Mux20~0clkctrl output[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.562 ns" { C[3] {} C[3]~combout {} Mux20~0 {} Mux20~0clkctrl {} output[0] {} } { 0.000ns 0.000ns 0.829ns 1.001ns 1.391ns } { 0.000ns 0.844ns 0.178ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.565 ns" { C[3] Mux20~0 Mux20~0clkctrl Oint[0]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.565 ns" { C[3] {} C[3]~combout {} Mux20~0 {} Mux20~0clkctrl {} Oint[0]$latch {} } { 0.000ns 0.000ns 0.829ns 1.001ns 1.391ns } { 0.000ns 0.844ns 0.178ns 0.000ns 0.322ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.562 ns" { C[3] Mux20~0 Mux20~0clkctrl output[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.562 ns" { C[3] {} C[3]~combout {} Mux20~0 {} Mux20~0clkctrl {} output[0] {} } { 0.000ns 0.000ns 0.829ns 1.001ns 1.391ns } { 0.000ns 0.844ns 0.178ns 0.000ns 0.319ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.153 ns + " "Info: + Micro setup delay of destination is 1.153 ns" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.487 ns" { output[0] Oint[0]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.487 ns" { output[0] {} Oint[0]$latch {} } { 0.000ns 0.309ns } { 0.000ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.565 ns" { C[3] Mux20~0 Mux20~0clkctrl Oint[0]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.565 ns" { C[3] {} C[3]~combout {} Mux20~0 {} Mux20~0clkctrl {} Oint[0]$latch {} } { 0.000ns 0.000ns 0.829ns 1.001ns 1.391ns } { 0.000ns 0.844ns 0.178ns 0.000ns 0.322ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.562 ns" { C[3] Mux20~0 Mux20~0clkctrl output[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.562 ns" { C[3] {} C[3]~combout {} Mux20~0 {} Mux20~0clkctrl {} output[0] {} } { 0.000ns 0.000ns 0.829ns 1.001ns 1.391ns } { 0.000ns 0.844ns 0.178ns 0.000ns 0.319ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Oint[0]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { Oint[0]$latch {} } {  } {  } "" } } { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "C\[2\] register register output\[0\] Oint\[0\]\$latch 405.02 MHz Internal " "Info: Clock \"C\[2\]\" Internal fmax is restricted to 405.02 MHz between source register \"output\[0\]\" and destination register \"Oint\[0\]\$latch\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.469 ns " "Info: fmax restricted to clock pin edge rate 2.469 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.487 ns + Longest register register " "Info: + Longest register to register delay is 0.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns output\[0\] 1 REG LCCOMB_X2_Y9_N28 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X2_Y9_N28; Fanout = 2; REG Node = 'output\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[0] } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.178 ns) 0.487 ns Oint\[0\]\$latch 2 REG LCCOMB_X2_Y9_N22 1 " "Info: 2: + IC(0.309 ns) + CELL(0.178 ns) = 0.487 ns; Loc. = LCCOMB_X2_Y9_N22; Fanout = 1; REG Node = 'Oint\[0\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.487 ns" { output[0] Oint[0]$latch } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.178 ns ( 36.55 % ) " "Info: Total cell delay = 0.178 ns ( 36.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.309 ns ( 63.45 % ) " "Info: Total interconnect delay = 0.309 ns ( 63.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.487 ns" { output[0] Oint[0]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.487 ns" { output[0] {} Oint[0]$latch {} } { 0.000ns 0.309ns } { 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.003 ns - Smallest " "Info: - Smallest clock skew is 0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C\[2\] destination 5.015 ns + Shortest register " "Info: + Shortest clock path from clock \"C\[2\]\" to destination register is 5.015 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns C\[2\] 1 CLK PIN_P2 26 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_P2; Fanout = 26; CLK Node = 'C\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { C[2] } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.118 ns) + CELL(0.319 ns) 2.301 ns Mux20~0 2 COMB LCCOMB_X1_Y10_N8 1 " "Info: 2: + IC(1.118 ns) + CELL(0.319 ns) = 2.301 ns; Loc. = LCCOMB_X1_Y10_N8; Fanout = 1; COMB Node = 'Mux20~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.437 ns" { C[2] Mux20~0 } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.000 ns) 3.302 ns Mux20~0clkctrl 3 COMB CLKCTRL_G0 18 " "Info: 3: + IC(1.001 ns) + CELL(0.000 ns) = 3.302 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'Mux20~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.001 ns" { Mux20~0 Mux20~0clkctrl } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.391 ns) + CELL(0.322 ns) 5.015 ns Oint\[0\]\$latch 4 REG LCCOMB_X2_Y9_N22 1 " "Info: 4: + IC(1.391 ns) + CELL(0.322 ns) = 5.015 ns; Loc. = LCCOMB_X2_Y9_N22; Fanout = 1; REG Node = 'Oint\[0\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.713 ns" { Mux20~0clkctrl Oint[0]$latch } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.505 ns ( 30.01 % ) " "Info: Total cell delay = 1.505 ns ( 30.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.510 ns ( 69.99 % ) " "Info: Total interconnect delay = 3.510 ns ( 69.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.015 ns" { C[2] Mux20~0 Mux20~0clkctrl Oint[0]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.015 ns" { C[2] {} C[2]~combout {} Mux20~0 {} Mux20~0clkctrl {} Oint[0]$latch {} } { 0.000ns 0.000ns 1.118ns 1.001ns 1.391ns } { 0.000ns 0.864ns 0.319ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C\[2\] source 5.012 ns - Longest register " "Info: - Longest clock path from clock \"C\[2\]\" to source register is 5.012 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns C\[2\] 1 CLK PIN_P2 26 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_P2; Fanout = 26; CLK Node = 'C\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { C[2] } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.118 ns) + CELL(0.319 ns) 2.301 ns Mux20~0 2 COMB LCCOMB_X1_Y10_N8 1 " "Info: 2: + IC(1.118 ns) + CELL(0.319 ns) = 2.301 ns; Loc. = LCCOMB_X1_Y10_N8; Fanout = 1; COMB Node = 'Mux20~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.437 ns" { C[2] Mux20~0 } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.000 ns) 3.302 ns Mux20~0clkctrl 3 COMB CLKCTRL_G0 18 " "Info: 3: + IC(1.001 ns) + CELL(0.000 ns) = 3.302 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'Mux20~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.001 ns" { Mux20~0 Mux20~0clkctrl } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.391 ns) + CELL(0.319 ns) 5.012 ns output\[0\] 4 REG LCCOMB_X2_Y9_N28 2 " "Info: 4: + IC(1.391 ns) + CELL(0.319 ns) = 5.012 ns; Loc. = LCCOMB_X2_Y9_N28; Fanout = 2; REG Node = 'output\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.710 ns" { Mux20~0clkctrl output[0] } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.502 ns ( 29.97 % ) " "Info: Total cell delay = 1.502 ns ( 29.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.510 ns ( 70.03 % ) " "Info: Total interconnect delay = 3.510 ns ( 70.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.012 ns" { C[2] Mux20~0 Mux20~0clkctrl output[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.012 ns" { C[2] {} C[2]~combout {} Mux20~0 {} Mux20~0clkctrl {} output[0] {} } { 0.000ns 0.000ns 1.118ns 1.001ns 1.391ns } { 0.000ns 0.864ns 0.319ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.015 ns" { C[2] Mux20~0 Mux20~0clkctrl Oint[0]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.015 ns" { C[2] {} C[2]~combout {} Mux20~0 {} Mux20~0clkctrl {} Oint[0]$latch {} } { 0.000ns 0.000ns 1.118ns 1.001ns 1.391ns } { 0.000ns 0.864ns 0.319ns 0.000ns 0.322ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.012 ns" { C[2] Mux20~0 Mux20~0clkctrl output[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.012 ns" { C[2] {} C[2]~combout {} Mux20~0 {} Mux20~0clkctrl {} output[0] {} } { 0.000ns 0.000ns 1.118ns 1.001ns 1.391ns } { 0.000ns 0.864ns 0.319ns 0.000ns 0.319ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.153 ns + " "Info: + Micro setup delay of destination is 1.153 ns" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.487 ns" { output[0] Oint[0]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.487 ns" { output[0] {} Oint[0]$latch {} } { 0.000ns 0.309ns } { 0.000ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.015 ns" { C[2] Mux20~0 Mux20~0clkctrl Oint[0]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.015 ns" { C[2] {} C[2]~combout {} Mux20~0 {} Mux20~0clkctrl {} Oint[0]$latch {} } { 0.000ns 0.000ns 1.118ns 1.001ns 1.391ns } { 0.000ns 0.864ns 0.319ns 0.000ns 0.322ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.012 ns" { C[2] Mux20~0 Mux20~0clkctrl output[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.012 ns" { C[2] {} C[2]~combout {} Mux20~0 {} Mux20~0clkctrl {} output[0] {} } { 0.000ns 0.000ns 1.118ns 1.001ns 1.391ns } { 0.000ns 0.864ns 0.319ns 0.000ns 0.319ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Oint[0]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { Oint[0]$latch {} } {  } {  } "" } } { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "C\[1\] register register output\[0\] Oint\[0\]\$latch 405.02 MHz Internal " "Info: Clock \"C\[1\]\" Internal fmax is restricted to 405.02 MHz between source register \"output\[0\]\" and destination register \"Oint\[0\]\$latch\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.469 ns " "Info: fmax restricted to clock pin edge rate 2.469 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.487 ns + Longest register register " "Info: + Longest register to register delay is 0.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns output\[0\] 1 REG LCCOMB_X2_Y9_N28 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X2_Y9_N28; Fanout = 2; REG Node = 'output\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[0] } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.178 ns) 0.487 ns Oint\[0\]\$latch 2 REG LCCOMB_X2_Y9_N22 1 " "Info: 2: + IC(0.309 ns) + CELL(0.178 ns) = 0.487 ns; Loc. = LCCOMB_X2_Y9_N22; Fanout = 1; REG Node = 'Oint\[0\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.487 ns" { output[0] Oint[0]$latch } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.178 ns ( 36.55 % ) " "Info: Total cell delay = 0.178 ns ( 36.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.309 ns ( 63.45 % ) " "Info: Total interconnect delay = 0.309 ns ( 63.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.487 ns" { output[0] Oint[0]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.487 ns" { output[0] {} Oint[0]$latch {} } { 0.000ns 0.309ns } { 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.003 ns - Smallest " "Info: - Smallest clock skew is 0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C\[1\] destination 4.892 ns + Shortest register " "Info: + Shortest clock path from clock \"C\[1\]\" to destination register is 4.892 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns C\[1\] 1 CLK PIN_P3 18 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P3; Fanout = 18; CLK Node = 'C\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { C[1] } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.803 ns) + CELL(0.521 ns) 2.178 ns Mux20~0 2 COMB LCCOMB_X1_Y10_N8 1 " "Info: 2: + IC(0.803 ns) + CELL(0.521 ns) = 2.178 ns; Loc. = LCCOMB_X1_Y10_N8; Fanout = 1; COMB Node = 'Mux20~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { C[1] Mux20~0 } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.000 ns) 3.179 ns Mux20~0clkctrl 3 COMB CLKCTRL_G0 18 " "Info: 3: + IC(1.001 ns) + CELL(0.000 ns) = 3.179 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'Mux20~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.001 ns" { Mux20~0 Mux20~0clkctrl } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.391 ns) + CELL(0.322 ns) 4.892 ns Oint\[0\]\$latch 4 REG LCCOMB_X2_Y9_N22 1 " "Info: 4: + IC(1.391 ns) + CELL(0.322 ns) = 4.892 ns; Loc. = LCCOMB_X2_Y9_N22; Fanout = 1; REG Node = 'Oint\[0\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.713 ns" { Mux20~0clkctrl Oint[0]$latch } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.697 ns ( 34.69 % ) " "Info: Total cell delay = 1.697 ns ( 34.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.195 ns ( 65.31 % ) " "Info: Total interconnect delay = 3.195 ns ( 65.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.892 ns" { C[1] Mux20~0 Mux20~0clkctrl Oint[0]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.892 ns" { C[1] {} C[1]~combout {} Mux20~0 {} Mux20~0clkctrl {} Oint[0]$latch {} } { 0.000ns 0.000ns 0.803ns 1.001ns 1.391ns } { 0.000ns 0.854ns 0.521ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C\[1\] source 4.889 ns - Longest register " "Info: - Longest clock path from clock \"C\[1\]\" to source register is 4.889 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns C\[1\] 1 CLK PIN_P3 18 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P3; Fanout = 18; CLK Node = 'C\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { C[1] } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.803 ns) + CELL(0.521 ns) 2.178 ns Mux20~0 2 COMB LCCOMB_X1_Y10_N8 1 " "Info: 2: + IC(0.803 ns) + CELL(0.521 ns) = 2.178 ns; Loc. = LCCOMB_X1_Y10_N8; Fanout = 1; COMB Node = 'Mux20~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { C[1] Mux20~0 } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.000 ns) 3.179 ns Mux20~0clkctrl 3 COMB CLKCTRL_G0 18 " "Info: 3: + IC(1.001 ns) + CELL(0.000 ns) = 3.179 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'Mux20~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.001 ns" { Mux20~0 Mux20~0clkctrl } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.391 ns) + CELL(0.319 ns) 4.889 ns output\[0\] 4 REG LCCOMB_X2_Y9_N28 2 " "Info: 4: + IC(1.391 ns) + CELL(0.319 ns) = 4.889 ns; Loc. = LCCOMB_X2_Y9_N28; Fanout = 2; REG Node = 'output\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.710 ns" { Mux20~0clkctrl output[0] } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.694 ns ( 34.65 % ) " "Info: Total cell delay = 1.694 ns ( 34.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.195 ns ( 65.35 % ) " "Info: Total interconnect delay = 3.195 ns ( 65.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.889 ns" { C[1] Mux20~0 Mux20~0clkctrl output[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.889 ns" { C[1] {} C[1]~combout {} Mux20~0 {} Mux20~0clkctrl {} output[0] {} } { 0.000ns 0.000ns 0.803ns 1.001ns 1.391ns } { 0.000ns 0.854ns 0.521ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.892 ns" { C[1] Mux20~0 Mux20~0clkctrl Oint[0]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.892 ns" { C[1] {} C[1]~combout {} Mux20~0 {} Mux20~0clkctrl {} Oint[0]$latch {} } { 0.000ns 0.000ns 0.803ns 1.001ns 1.391ns } { 0.000ns 0.854ns 0.521ns 0.000ns 0.322ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.889 ns" { C[1] Mux20~0 Mux20~0clkctrl output[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.889 ns" { C[1] {} C[1]~combout {} Mux20~0 {} Mux20~0clkctrl {} output[0] {} } { 0.000ns 0.000ns 0.803ns 1.001ns 1.391ns } { 0.000ns 0.854ns 0.521ns 0.000ns 0.319ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.153 ns + " "Info: + Micro setup delay of destination is 1.153 ns" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.487 ns" { output[0] Oint[0]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.487 ns" { output[0] {} Oint[0]$latch {} } { 0.000ns 0.309ns } { 0.000ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.892 ns" { C[1] Mux20~0 Mux20~0clkctrl Oint[0]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.892 ns" { C[1] {} C[1]~combout {} Mux20~0 {} Mux20~0clkctrl {} Oint[0]$latch {} } { 0.000ns 0.000ns 0.803ns 1.001ns 1.391ns } { 0.000ns 0.854ns 0.521ns 0.000ns 0.322ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.889 ns" { C[1] Mux20~0 Mux20~0clkctrl output[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.889 ns" { C[1] {} C[1]~combout {} Mux20~0 {} Mux20~0clkctrl {} output[0] {} } { 0.000ns 0.000ns 0.803ns 1.001ns 1.391ns } { 0.000ns 0.854ns 0.521ns 0.000ns 0.319ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Oint[0]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { Oint[0]$latch {} } {  } {  } "" } } { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "C\[0\] register register output\[0\] Oint\[0\]\$latch 405.02 MHz Internal " "Info: Clock \"C\[0\]\" Internal fmax is restricted to 405.02 MHz between source register \"output\[0\]\" and destination register \"Oint\[0\]\$latch\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.469 ns " "Info: fmax restricted to clock pin edge rate 2.469 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.487 ns + Longest register register " "Info: + Longest register to register delay is 0.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns output\[0\] 1 REG LCCOMB_X2_Y9_N28 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X2_Y9_N28; Fanout = 2; REG Node = 'output\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[0] } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.178 ns) 0.487 ns Oint\[0\]\$latch 2 REG LCCOMB_X2_Y9_N22 1 " "Info: 2: + IC(0.309 ns) + CELL(0.178 ns) = 0.487 ns; Loc. = LCCOMB_X2_Y9_N22; Fanout = 1; REG Node = 'Oint\[0\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.487 ns" { output[0] Oint[0]$latch } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.178 ns ( 36.55 % ) " "Info: Total cell delay = 0.178 ns ( 36.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.309 ns ( 63.45 % ) " "Info: Total interconnect delay = 0.309 ns ( 63.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.487 ns" { output[0] Oint[0]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.487 ns" { output[0] {} Oint[0]$latch {} } { 0.000ns 0.309ns } { 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.003 ns - Smallest " "Info: - Smallest clock skew is 0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C\[0\] destination 4.872 ns + Shortest register " "Info: + Shortest clock path from clock \"C\[0\]\" to destination register is 4.872 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns C\[0\] 1 CLK PIN_N3 25 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_N3; Fanout = 25; CLK Node = 'C\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { C[0] } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.541 ns) 2.158 ns Mux20~0 2 COMB LCCOMB_X1_Y10_N8 1 " "Info: 2: + IC(0.773 ns) + CELL(0.541 ns) = 2.158 ns; Loc. = LCCOMB_X1_Y10_N8; Fanout = 1; COMB Node = 'Mux20~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { C[0] Mux20~0 } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.000 ns) 3.159 ns Mux20~0clkctrl 3 COMB CLKCTRL_G0 18 " "Info: 3: + IC(1.001 ns) + CELL(0.000 ns) = 3.159 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'Mux20~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.001 ns" { Mux20~0 Mux20~0clkctrl } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.391 ns) + CELL(0.322 ns) 4.872 ns Oint\[0\]\$latch 4 REG LCCOMB_X2_Y9_N22 1 " "Info: 4: + IC(1.391 ns) + CELL(0.322 ns) = 4.872 ns; Loc. = LCCOMB_X2_Y9_N22; Fanout = 1; REG Node = 'Oint\[0\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.713 ns" { Mux20~0clkctrl Oint[0]$latch } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.707 ns ( 35.04 % ) " "Info: Total cell delay = 1.707 ns ( 35.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.165 ns ( 64.96 % ) " "Info: Total interconnect delay = 3.165 ns ( 64.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.872 ns" { C[0] Mux20~0 Mux20~0clkctrl Oint[0]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.872 ns" { C[0] {} C[0]~combout {} Mux20~0 {} Mux20~0clkctrl {} Oint[0]$latch {} } { 0.000ns 0.000ns 0.773ns 1.001ns 1.391ns } { 0.000ns 0.844ns 0.541ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C\[0\] source 4.869 ns - Longest register " "Info: - Longest clock path from clock \"C\[0\]\" to source register is 4.869 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns C\[0\] 1 CLK PIN_N3 25 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_N3; Fanout = 25; CLK Node = 'C\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { C[0] } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.541 ns) 2.158 ns Mux20~0 2 COMB LCCOMB_X1_Y10_N8 1 " "Info: 2: + IC(0.773 ns) + CELL(0.541 ns) = 2.158 ns; Loc. = LCCOMB_X1_Y10_N8; Fanout = 1; COMB Node = 'Mux20~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { C[0] Mux20~0 } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.000 ns) 3.159 ns Mux20~0clkctrl 3 COMB CLKCTRL_G0 18 " "Info: 3: + IC(1.001 ns) + CELL(0.000 ns) = 3.159 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'Mux20~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.001 ns" { Mux20~0 Mux20~0clkctrl } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.391 ns) + CELL(0.319 ns) 4.869 ns output\[0\] 4 REG LCCOMB_X2_Y9_N28 2 " "Info: 4: + IC(1.391 ns) + CELL(0.319 ns) = 4.869 ns; Loc. = LCCOMB_X2_Y9_N28; Fanout = 2; REG Node = 'output\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.710 ns" { Mux20~0clkctrl output[0] } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.704 ns ( 35.00 % ) " "Info: Total cell delay = 1.704 ns ( 35.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.165 ns ( 65.00 % ) " "Info: Total interconnect delay = 3.165 ns ( 65.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.869 ns" { C[0] Mux20~0 Mux20~0clkctrl output[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.869 ns" { C[0] {} C[0]~combout {} Mux20~0 {} Mux20~0clkctrl {} output[0] {} } { 0.000ns 0.000ns 0.773ns 1.001ns 1.391ns } { 0.000ns 0.844ns 0.541ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.872 ns" { C[0] Mux20~0 Mux20~0clkctrl Oint[0]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.872 ns" { C[0] {} C[0]~combout {} Mux20~0 {} Mux20~0clkctrl {} Oint[0]$latch {} } { 0.000ns 0.000ns 0.773ns 1.001ns 1.391ns } { 0.000ns 0.844ns 0.541ns 0.000ns 0.322ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.869 ns" { C[0] Mux20~0 Mux20~0clkctrl output[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.869 ns" { C[0] {} C[0]~combout {} Mux20~0 {} Mux20~0clkctrl {} output[0] {} } { 0.000ns 0.000ns 0.773ns 1.001ns 1.391ns } { 0.000ns 0.844ns 0.541ns 0.000ns 0.319ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.153 ns + " "Info: + Micro setup delay of destination is 1.153 ns" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.487 ns" { output[0] Oint[0]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.487 ns" { output[0] {} Oint[0]$latch {} } { 0.000ns 0.309ns } { 0.000ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.872 ns" { C[0] Mux20~0 Mux20~0clkctrl Oint[0]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.872 ns" { C[0] {} C[0]~combout {} Mux20~0 {} Mux20~0clkctrl {} Oint[0]$latch {} } { 0.000ns 0.000ns 0.773ns 1.001ns 1.391ns } { 0.000ns 0.844ns 0.541ns 0.000ns 0.322ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.869 ns" { C[0] Mux20~0 Mux20~0clkctrl output[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.869 ns" { C[0] {} C[0]~combout {} Mux20~0 {} Mux20~0clkctrl {} output[0] {} } { 0.000ns 0.000ns 0.773ns 1.001ns 1.391ns } { 0.000ns 0.844ns 0.541ns 0.000ns 0.319ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Oint[0]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { Oint[0]$latch {} } {  } {  } "" } } { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "output\[1\] A\[1\] C\[3\] 15.051 ns register " "Info: tsu for register \"output\[1\]\" (data pin = \"A\[1\]\", clock pin = \"C\[3\]\") is 15.051 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.366 ns + Longest pin register " "Info: + Longest pin to register delay is 18.366 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns A\[1\] 1 PIN PIN_W2 11 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_W2; Fanout = 11; PIN Node = 'A\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.939 ns) + CELL(0.322 ns) 7.105 ns Maximum:u4\|Subtraction:u1\|EightBitAddition:u2\|C~0 2 COMB LCCOMB_X3_Y10_N14 2 " "Info: 2: + IC(5.939 ns) + CELL(0.322 ns) = 7.105 ns; Loc. = LCCOMB_X3_Y10_N14; Fanout = 2; COMB Node = 'Maximum:u4\|Subtraction:u1\|EightBitAddition:u2\|C~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.261 ns" { A[1] Maximum:u4|Subtraction:u1|EightBitAddition:u2|C~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.486 ns) + CELL(0.521 ns) 8.112 ns Maximum:u4\|Subtraction:u1\|EightBitAddition:u2\|C~1 3 COMB LCCOMB_X2_Y10_N20 2 " "Info: 3: + IC(0.486 ns) + CELL(0.521 ns) = 8.112 ns; Loc. = LCCOMB_X2_Y10_N20; Fanout = 2; COMB Node = 'Maximum:u4\|Subtraction:u1\|EightBitAddition:u2\|C~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.007 ns" { Maximum:u4|Subtraction:u1|EightBitAddition:u2|C~0 Maximum:u4|Subtraction:u1|EightBitAddition:u2|C~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.542 ns) + CELL(0.178 ns) 8.832 ns Maximum:u4\|Subtraction:u1\|EightBitAddition:u2\|C~2 4 COMB LCCOMB_X1_Y10_N20 2 " "Info: 4: + IC(0.542 ns) + CELL(0.178 ns) = 8.832 ns; Loc. = LCCOMB_X1_Y10_N20; Fanout = 2; COMB Node = 'Maximum:u4\|Subtraction:u1\|EightBitAddition:u2\|C~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.720 ns" { Maximum:u4|Subtraction:u1|EightBitAddition:u2|C~1 Maximum:u4|Subtraction:u1|EightBitAddition:u2|C~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.545 ns) 10.217 ns Maximum:u4\|Subtraction:u1\|EightBitAddition:u2\|C~3 5 COMB LCCOMB_X5_Y10_N12 2 " "Info: 5: + IC(0.840 ns) + CELL(0.545 ns) = 10.217 ns; Loc. = LCCOMB_X5_Y10_N12; Fanout = 2; COMB Node = 'Maximum:u4\|Subtraction:u1\|EightBitAddition:u2\|C~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.385 ns" { Maximum:u4|Subtraction:u1|EightBitAddition:u2|C~2 Maximum:u4|Subtraction:u1|EightBitAddition:u2|C~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.545 ns) 11.083 ns Maximum:u4\|Subtraction:u1\|EightBitAddition:u2\|C~4 6 COMB LCCOMB_X5_Y10_N22 2 " "Info: 6: + IC(0.321 ns) + CELL(0.545 ns) = 11.083 ns; Loc. = LCCOMB_X5_Y10_N22; Fanout = 2; COMB Node = 'Maximum:u4\|Subtraction:u1\|EightBitAddition:u2\|C~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.866 ns" { Maximum:u4|Subtraction:u1|EightBitAddition:u2|C~3 Maximum:u4|Subtraction:u1|EightBitAddition:u2|C~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.126 ns) + CELL(0.521 ns) 12.730 ns Maximum:u4\|Subtraction:u1\|EightBitAddition:u2\|C~5 7 COMB LCCOMB_X4_Y9_N0 3 " "Info: 7: + IC(1.126 ns) + CELL(0.521 ns) = 12.730 ns; Loc. = LCCOMB_X4_Y9_N0; Fanout = 3; COMB Node = 'Maximum:u4\|Subtraction:u1\|EightBitAddition:u2\|C~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.647 ns" { Maximum:u4|Subtraction:u1|EightBitAddition:u2|C~4 Maximum:u4|Subtraction:u1|EightBitAddition:u2|C~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.521 ns) 13.565 ns Mux22~3 8 COMB LCCOMB_X4_Y9_N4 1 " "Info: 8: + IC(0.314 ns) + CELL(0.521 ns) = 13.565 ns; Loc. = LCCOMB_X4_Y9_N4; Fanout = 1; COMB Node = 'Mux22~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.835 ns" { Maximum:u4|Subtraction:u1|EightBitAddition:u2|C~5 Mux22~3 } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.119 ns) + CELL(0.178 ns) 14.862 ns Mux22~4 9 COMB LCCOMB_X1_Y10_N26 9 " "Info: 9: + IC(1.119 ns) + CELL(0.178 ns) = 14.862 ns; Loc. = LCCOMB_X1_Y10_N26; Fanout = 9; COMB Node = 'Mux22~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.297 ns" { Mux22~3 Mux22~4 } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.521 ns) 16.221 ns Mux22~5 10 COMB LCCOMB_X3_Y10_N26 1 " "Info: 10: + IC(0.838 ns) + CELL(0.521 ns) = 16.221 ns; Loc. = LCCOMB_X3_Y10_N26; Fanout = 1; COMB Node = 'Mux22~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.359 ns" { Mux22~4 Mux22~5 } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.521 ns) 17.040 ns Mux22~6 11 COMB LCCOMB_X3_Y10_N28 1 " "Info: 11: + IC(0.298 ns) + CELL(0.521 ns) = 17.040 ns; Loc. = LCCOMB_X3_Y10_N28; Fanout = 1; COMB Node = 'Mux22~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.819 ns" { Mux22~5 Mux22~6 } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 17.512 ns Mux22~8 12 COMB LCCOMB_X3_Y10_N24 1 " "Info: 12: + IC(0.294 ns) + CELL(0.178 ns) = 17.512 ns; Loc. = LCCOMB_X3_Y10_N24; Fanout = 1; COMB Node = 'Mux22~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { Mux22~6 Mux22~8 } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.545 ns) 18.366 ns output\[1\] 13 REG LCCOMB_X3_Y10_N12 2 " "Info: 13: + IC(0.309 ns) + CELL(0.545 ns) = 18.366 ns; Loc. = LCCOMB_X3_Y10_N12; Fanout = 2; REG Node = 'output\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.854 ns" { Mux22~8 output[1] } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.940 ns ( 32.34 % ) " "Info: Total cell delay = 5.940 ns ( 32.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.426 ns ( 67.66 % ) " "Info: Total interconnect delay = 12.426 ns ( 67.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.366 ns" { A[1] Maximum:u4|Subtraction:u1|EightBitAddition:u2|C~0 Maximum:u4|Subtraction:u1|EightBitAddition:u2|C~1 Maximum:u4|Subtraction:u1|EightBitAddition:u2|C~2 Maximum:u4|Subtraction:u1|EightBitAddition:u2|C~3 Maximum:u4|Subtraction:u1|EightBitAddition:u2|C~4 Maximum:u4|Subtraction:u1|EightBitAddition:u2|C~5 Mux22~3 Mux22~4 Mux22~5 Mux22~6 Mux22~8 output[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "18.366 ns" { A[1] {} A[1]~combout {} Maximum:u4|Subtraction:u1|EightBitAddition:u2|C~0 {} Maximum:u4|Subtraction:u1|EightBitAddition:u2|C~1 {} Maximum:u4|Subtraction:u1|EightBitAddition:u2|C~2 {} Maximum:u4|Subtraction:u1|EightBitAddition:u2|C~3 {} Maximum:u4|Subtraction:u1|EightBitAddition:u2|C~4 {} Maximum:u4|Subtraction:u1|EightBitAddition:u2|C~5 {} Mux22~3 {} Mux22~4 {} Mux22~5 {} Mux22~6 {} Mux22~8 {} output[1] {} } { 0.000ns 0.000ns 5.939ns 0.486ns 0.542ns 0.840ns 0.321ns 1.126ns 0.314ns 1.119ns 0.838ns 0.298ns 0.294ns 0.309ns } { 0.000ns 0.844ns 0.322ns 0.521ns 0.178ns 0.545ns 0.545ns 0.521ns 0.521ns 0.178ns 0.521ns 0.521ns 0.178ns 0.545ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.104 ns + " "Info: + Micro setup delay of destination is 1.104 ns" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C\[3\] destination 4.419 ns - Shortest register " "Info: - Shortest clock path from clock \"C\[3\]\" to destination register is 4.419 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns C\[3\] 1 CLK PIN_N4 16 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_N4; Fanout = 16; CLK Node = 'C\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { C[3] } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.178 ns) 1.851 ns Mux20~0 2 COMB LCCOMB_X1_Y10_N8 1 " "Info: 2: + IC(0.829 ns) + CELL(0.178 ns) = 1.851 ns; Loc. = LCCOMB_X1_Y10_N8; Fanout = 1; COMB Node = 'Mux20~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.007 ns" { C[3] Mux20~0 } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.000 ns) 2.852 ns Mux20~0clkctrl 3 COMB CLKCTRL_G0 18 " "Info: 3: + IC(1.001 ns) + CELL(0.000 ns) = 2.852 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'Mux20~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.001 ns" { Mux20~0 Mux20~0clkctrl } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.389 ns) + CELL(0.178 ns) 4.419 ns output\[1\] 4 REG LCCOMB_X3_Y10_N12 2 " "Info: 4: + IC(1.389 ns) + CELL(0.178 ns) = 4.419 ns; Loc. = LCCOMB_X3_Y10_N12; Fanout = 2; REG Node = 'output\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { Mux20~0clkctrl output[1] } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.200 ns ( 27.16 % ) " "Info: Total cell delay = 1.200 ns ( 27.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.219 ns ( 72.84 % ) " "Info: Total interconnect delay = 3.219 ns ( 72.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.419 ns" { C[3] Mux20~0 Mux20~0clkctrl output[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.419 ns" { C[3] {} C[3]~combout {} Mux20~0 {} Mux20~0clkctrl {} output[1] {} } { 0.000ns 0.000ns 0.829ns 1.001ns 1.389ns } { 0.000ns 0.844ns 0.178ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.366 ns" { A[1] Maximum:u4|Subtraction:u1|EightBitAddition:u2|C~0 Maximum:u4|Subtraction:u1|EightBitAddition:u2|C~1 Maximum:u4|Subtraction:u1|EightBitAddition:u2|C~2 Maximum:u4|Subtraction:u1|EightBitAddition:u2|C~3 Maximum:u4|Subtraction:u1|EightBitAddition:u2|C~4 Maximum:u4|Subtraction:u1|EightBitAddition:u2|C~5 Mux22~3 Mux22~4 Mux22~5 Mux22~6 Mux22~8 output[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "18.366 ns" { A[1] {} A[1]~combout {} Maximum:u4|Subtraction:u1|EightBitAddition:u2|C~0 {} Maximum:u4|Subtraction:u1|EightBitAddition:u2|C~1 {} Maximum:u4|Subtraction:u1|EightBitAddition:u2|C~2 {} Maximum:u4|Subtraction:u1|EightBitAddition:u2|C~3 {} Maximum:u4|Subtraction:u1|EightBitAddition:u2|C~4 {} Maximum:u4|Subtraction:u1|EightBitAddition:u2|C~5 {} Mux22~3 {} Mux22~4 {} Mux22~5 {} Mux22~6 {} Mux22~8 {} output[1] {} } { 0.000ns 0.000ns 5.939ns 0.486ns 0.542ns 0.840ns 0.321ns 1.126ns 0.314ns 1.119ns 0.838ns 0.298ns 0.294ns 0.309ns } { 0.000ns 0.844ns 0.322ns 0.521ns 0.178ns 0.545ns 0.545ns 0.521ns 0.521ns 0.178ns 0.521ns 0.521ns 0.178ns 0.545ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.419 ns" { C[3] Mux20~0 Mux20~0clkctrl output[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.419 ns" { C[3] {} C[3]~combout {} Mux20~0 {} Mux20~0clkctrl {} output[1] {} } { 0.000ns 0.000ns 0.829ns 1.001ns 1.389ns } { 0.000ns 0.844ns 0.178ns 0.000ns 0.178ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "C\[2\] Oint\[25\] Oint\[8\]\$latch 10.902 ns register " "Info: tco from clock \"C\[2\]\" to destination pin \"Oint\[25\]\" through register \"Oint\[8\]\$latch\" is 10.902 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C\[2\] source 5.015 ns + Longest register " "Info: + Longest clock path from clock \"C\[2\]\" to source register is 5.015 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns C\[2\] 1 CLK PIN_P2 26 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_P2; Fanout = 26; CLK Node = 'C\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { C[2] } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.118 ns) + CELL(0.319 ns) 2.301 ns Mux20~0 2 COMB LCCOMB_X1_Y10_N8 1 " "Info: 2: + IC(1.118 ns) + CELL(0.319 ns) = 2.301 ns; Loc. = LCCOMB_X1_Y10_N8; Fanout = 1; COMB Node = 'Mux20~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.437 ns" { C[2] Mux20~0 } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.000 ns) 3.302 ns Mux20~0clkctrl 3 COMB CLKCTRL_G0 18 " "Info: 3: + IC(1.001 ns) + CELL(0.000 ns) = 3.302 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'Mux20~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.001 ns" { Mux20~0 Mux20~0clkctrl } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.391 ns) + CELL(0.322 ns) 5.015 ns Oint\[8\]\$latch 4 REG LCCOMB_X6_Y9_N2 24 " "Info: 4: + IC(1.391 ns) + CELL(0.322 ns) = 5.015 ns; Loc. = LCCOMB_X6_Y9_N2; Fanout = 24; REG Node = 'Oint\[8\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.713 ns" { Mux20~0clkctrl Oint[8]$latch } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.505 ns ( 30.01 % ) " "Info: Total cell delay = 1.505 ns ( 30.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.510 ns ( 69.99 % ) " "Info: Total interconnect delay = 3.510 ns ( 69.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.015 ns" { C[2] Mux20~0 Mux20~0clkctrl Oint[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.015 ns" { C[2] {} C[2]~combout {} Mux20~0 {} Mux20~0clkctrl {} Oint[8]$latch {} } { 0.000ns 0.000ns 1.118ns 1.001ns 1.391ns } { 0.000ns 0.864ns 0.319ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.887 ns + Longest register pin " "Info: + Longest register to pin delay is 5.887 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Oint\[8\]\$latch 1 REG LCCOMB_X6_Y9_N2 24 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X6_Y9_N2; Fanout = 24; REG Node = 'Oint\[8\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Oint[8]$latch } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.872 ns) + CELL(3.015 ns) 5.887 ns Oint\[25\] 2 PIN PIN_D6 0 " "Info: 2: + IC(2.872 ns) + CELL(3.015 ns) = 5.887 ns; Loc. = PIN_D6; Fanout = 0; PIN Node = 'Oint\[25\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.887 ns" { Oint[8]$latch Oint[25] } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.015 ns ( 51.21 % ) " "Info: Total cell delay = 3.015 ns ( 51.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.872 ns ( 48.79 % ) " "Info: Total interconnect delay = 2.872 ns ( 48.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.887 ns" { Oint[8]$latch Oint[25] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.887 ns" { Oint[8]$latch {} Oint[25] {} } { 0.000ns 2.872ns } { 0.000ns 3.015ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.015 ns" { C[2] Mux20~0 Mux20~0clkctrl Oint[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.015 ns" { C[2] {} C[2]~combout {} Mux20~0 {} Mux20~0clkctrl {} Oint[8]$latch {} } { 0.000ns 0.000ns 1.118ns 1.001ns 1.391ns } { 0.000ns 0.864ns 0.319ns 0.000ns 0.322ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.887 ns" { Oint[8]$latch Oint[25] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.887 ns" { Oint[8]$latch {} Oint[25] {} } { 0.000ns 2.872ns } { 0.000ns 3.015ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "A\[0\] O\[0\] 13.440 ns Longest " "Info: Longest tpd from source pin \"A\[0\]\" to destination pin \"O\[0\]\" is 13.440 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns A\[0\] 1 PIN PIN_Y5 15 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_Y5; Fanout = 15; PIN Node = 'A\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.016 ns) + CELL(0.521 ns) 7.400 ns Equality:u2\|process_0~0 2 COMB LCCOMB_X4_Y10_N0 4 " "Info: 2: + IC(6.016 ns) + CELL(0.521 ns) = 7.400 ns; Loc. = LCCOMB_X4_Y10_N0; Fanout = 4; COMB Node = 'Equality:u2\|process_0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.537 ns" { A[0] Equality:u2|process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.167 ns) + CELL(0.449 ns) 9.016 ns Mux9~1 3 COMB LCCOMB_X2_Y9_N0 1 " "Info: 3: + IC(1.167 ns) + CELL(0.449 ns) = 9.016 ns; Loc. = LCCOMB_X2_Y9_N0; Fanout = 1; COMB Node = 'Mux9~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.616 ns" { Equality:u2|process_0~0 Mux9~1 } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.288 ns) + CELL(0.178 ns) 9.482 ns Mux9~8 4 COMB LCCOMB_X2_Y9_N20 1 " "Info: 4: + IC(0.288 ns) + CELL(0.178 ns) = 9.482 ns; Loc. = LCCOMB_X2_Y9_N20; Fanout = 1; COMB Node = 'Mux9~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.466 ns" { Mux9~1 Mux9~8 } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.118 ns) + CELL(2.840 ns) 13.440 ns O\[0\] 5 PIN PIN_U3 0 " "Info: 5: + IC(1.118 ns) + CELL(2.840 ns) = 13.440 ns; Loc. = PIN_U3; Fanout = 0; PIN Node = 'O\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.958 ns" { Mux9~8 O[0] } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.851 ns ( 36.09 % ) " "Info: Total cell delay = 4.851 ns ( 36.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.589 ns ( 63.91 % ) " "Info: Total interconnect delay = 8.589 ns ( 63.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.440 ns" { A[0] Equality:u2|process_0~0 Mux9~1 Mux9~8 O[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.440 ns" { A[0] {} A[0]~combout {} Equality:u2|process_0~0 {} Mux9~1 {} Mux9~8 {} O[0] {} } { 0.000ns 0.000ns 6.016ns 1.167ns 0.288ns 1.118ns } { 0.000ns 0.863ns 0.521ns 0.449ns 0.178ns 2.840ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "output\[0\] C\[1\] C\[2\] -2.525 ns register " "Info: th for register \"output\[0\]\" (data pin = \"C\[1\]\", clock pin = \"C\[2\]\") is -2.525 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C\[2\] destination 5.012 ns + Longest register " "Info: + Longest clock path from clock \"C\[2\]\" to destination register is 5.012 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns C\[2\] 1 CLK PIN_P2 26 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_P2; Fanout = 26; CLK Node = 'C\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { C[2] } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.118 ns) + CELL(0.319 ns) 2.301 ns Mux20~0 2 COMB LCCOMB_X1_Y10_N8 1 " "Info: 2: + IC(1.118 ns) + CELL(0.319 ns) = 2.301 ns; Loc. = LCCOMB_X1_Y10_N8; Fanout = 1; COMB Node = 'Mux20~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.437 ns" { C[2] Mux20~0 } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.000 ns) 3.302 ns Mux20~0clkctrl 3 COMB CLKCTRL_G0 18 " "Info: 3: + IC(1.001 ns) + CELL(0.000 ns) = 3.302 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'Mux20~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.001 ns" { Mux20~0 Mux20~0clkctrl } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.391 ns) + CELL(0.319 ns) 5.012 ns output\[0\] 4 REG LCCOMB_X2_Y9_N28 2 " "Info: 4: + IC(1.391 ns) + CELL(0.319 ns) = 5.012 ns; Loc. = LCCOMB_X2_Y9_N28; Fanout = 2; REG Node = 'output\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.710 ns" { Mux20~0clkctrl output[0] } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.502 ns ( 29.97 % ) " "Info: Total cell delay = 1.502 ns ( 29.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.510 ns ( 70.03 % ) " "Info: Total interconnect delay = 3.510 ns ( 70.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.012 ns" { C[2] Mux20~0 Mux20~0clkctrl output[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.012 ns" { C[2] {} C[2]~combout {} Mux20~0 {} Mux20~0clkctrl {} output[0] {} } { 0.000ns 0.000ns 1.118ns 1.001ns 1.391ns } { 0.000ns 0.864ns 0.319ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.537 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.537 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns C\[1\] 1 CLK PIN_P3 18 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P3; Fanout = 18; CLK Node = 'C\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { C[1] } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.534 ns) + CELL(0.322 ns) 6.710 ns Mux21~4 2 COMB LCCOMB_X2_Y9_N26 1 " "Info: 2: + IC(5.534 ns) + CELL(0.322 ns) = 6.710 ns; Loc. = LCCOMB_X2_Y9_N26; Fanout = 1; COMB Node = 'Mux21~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.856 ns" { C[1] Mux21~4 } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.521 ns) 7.537 ns output\[0\] 3 REG LCCOMB_X2_Y9_N28 2 " "Info: 3: + IC(0.306 ns) + CELL(0.521 ns) = 7.537 ns; Loc. = LCCOMB_X2_Y9_N28; Fanout = 2; REG Node = 'output\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.827 ns" { Mux21~4 output[0] } "NODE_NAME" } } { "ALU_Group_03.vhd" "" { Text "C:/Users/Ali Saad/Desktop/VHDL Project/Group_03/ALU/ALU_Group_03.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.697 ns ( 22.52 % ) " "Info: Total cell delay = 1.697 ns ( 22.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.840 ns ( 77.48 % ) " "Info: Total interconnect delay = 5.840 ns ( 77.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.537 ns" { C[1] Mux21~4 output[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.537 ns" { C[1] {} C[1]~combout {} Mux21~4 {} output[0] {} } { 0.000ns 0.000ns 5.534ns 0.306ns } { 0.000ns 0.854ns 0.322ns 0.521ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.012 ns" { C[2] Mux20~0 Mux20~0clkctrl output[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.012 ns" { C[2] {} C[2]~combout {} Mux20~0 {} Mux20~0clkctrl {} output[0] {} } { 0.000ns 0.000ns 1.118ns 1.001ns 1.391ns } { 0.000ns 0.864ns 0.319ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.537 ns" { C[1] Mux21~4 output[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.537 ns" { C[1] {} C[1]~combout {} Mux21~4 {} output[0] {} } { 0.000ns 0.000ns 5.534ns 0.306ns } { 0.000ns 0.854ns 0.322ns 0.521ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 21 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 16 14:05:41 2020 " "Info: Processing ended: Wed Sep 16 14:05:41 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
