<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Slow 1200mV 85C Model Removal: &apos;amm_master_inst|altpll_qsys|sd1|pll7|clk[1]&apos;</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="css/jquery-ui.css">
<link rel="stylesheet" type="text/css" href="css/jquery.layout-latest.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="js/jquery.min.js"></script>
<script type="text/javascript" src="js/jquery-ui.min.js"></script>
<script type="text/javascript" src="js/jquery.layout-latest.js"></script>


</HEAD>

<BODY>
<TABLE>
<thead><TR  bgcolor="#BFBFBF">
<TH>Slack</TH>
<TH>From Node</TH>
<TH>To Node</TH>
<TH>Launch Clock</TH>
<TH>Latch Clock</TH>
<TH>Relationship</TH>
<TH>Clock Skew</TH>
<TH>Data Delay</TH>
</TR>
</thead><tbody><TR  bgcolor="#FFFFFF">
<TD >1.952</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:video_pixel_buffer_dma_0_avalon_pixel_dma_master_limiter|pending_response_count[0]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.084</TD>
<TD >2.222</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >1.952</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:video_pixel_buffer_dma_0_avalon_pixel_dma_master_limiter|has_pending_responses</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.084</TD>
<TD >2.222</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >1.952</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:video_pixel_buffer_dma_0_avalon_pixel_dma_master_limiter|pending_response_count[2]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.084</TD>
<TD >2.222</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >1.952</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:video_pixel_buffer_dma_0_avalon_pixel_dma_master_limiter|pending_response_count[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.084</TD>
<TD >2.222</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >1.952</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:video_pixel_buffer_dma_0_avalon_pixel_dma_master_limiter|pending_response_count[3]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.084</TD>
<TD >2.222</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >1.952</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:video_pixel_buffer_dma_0_avalon_pixel_dma_master_limiter|last_channel[0]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.084</TD>
<TD >2.222</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >1.952</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:video_pixel_buffer_dma_0_avalon_pixel_dma_master_agent|hold_waitrequest</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.084</TD>
<TD >2.222</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.613</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.492</TD>
<TD >4.291</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.613</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.492</TD>
<TD >4.291</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.613</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.492</TD>
<TD >4.291</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.613</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.492</TD>
<TD >4.291</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.613</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.492</TD>
<TD >4.291</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.613</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.492</TD>
<TD >4.291</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.613</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.492</TD>
<TD >4.291</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.614</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.505</TD>
<TD >4.305</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.614</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.505</TD>
<TD >4.305</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.614</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.505</TD>
<TD >4.305</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.614</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.505</TD>
<TD >4.305</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.614</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.505</TD>
<TD >4.305</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.614</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.474</TD>
<TD >4.274</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.614</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.474</TD>
<TD >4.274</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.614</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.474</TD>
<TD >4.274</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.614</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.474</TD>
<TD >4.274</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.614</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.474</TD>
<TD >4.274</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.614</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.474</TD>
<TD >4.274</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.614</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.474</TD>
<TD >4.274</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.614</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.474</TD>
<TD >4.274</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.614</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[112]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.474</TD>
<TD >4.274</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.614</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.474</TD>
<TD >4.274</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.614</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.474</TD>
<TD >4.274</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.614</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.474</TD>
<TD >4.274</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.614</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.474</TD>
<TD >4.274</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.648</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.426</TD>
<TD >4.260</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.648</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[81]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.426</TD>
<TD >4.260</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.648</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.426</TD>
<TD >4.260</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.648</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.426</TD>
<TD >4.260</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.648</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.426</TD>
<TD >4.260</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.648</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.426</TD>
<TD >4.260</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.676</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.401</TD>
<TD >4.263</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.676</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.401</TD>
<TD >4.263</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >3.676</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.401</TD>
<TD >4.263</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >3.676</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.401</TD>
<TD >4.263</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >4.037</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[82]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.454</TD>
<TD >4.677</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >4.037</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[82]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.454</TD>
<TD >4.677</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >4.037</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[80]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.454</TD>
<TD >4.677</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >4.037</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.454</TD>
<TD >4.677</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >4.037</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.454</TD>
<TD >4.677</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >4.037</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[79]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.454</TD>
<TD >4.677</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >4.073</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][77]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.074</TD>
<TD >4.333</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >4.073</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][78]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.074</TD>
<TD >4.333</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >4.073</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][79]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.074</TD>
<TD >4.333</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >4.073</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][80]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.074</TD>
<TD >4.333</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >4.073</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][81]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.074</TD>
<TD >4.333</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >4.073</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][82]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.074</TD>
<TD >4.333</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >4.073</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][83]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.074</TD>
<TD >4.333</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >4.073</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][84]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.074</TD>
<TD >4.333</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >4.073</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.071</TD>
<TD >4.330</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >4.073</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.071</TD>
<TD >4.330</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >4.073</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.071</TD>
<TD >4.330</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >4.073</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][77]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.056</TD>
<TD >4.315</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >4.073</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][78]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.056</TD>
<TD >4.315</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >4.073</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][79]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.056</TD>
<TD >4.315</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >4.073</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][80]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.056</TD>
<TD >4.315</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >4.073</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][81]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.056</TD>
<TD >4.315</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >4.073</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][82]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.056</TD>
<TD >4.315</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >4.073</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][83]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.056</TD>
<TD >4.315</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >4.073</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][84]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.056</TD>
<TD >4.315</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >4.073</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.071</TD>
<TD >4.330</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >4.073</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.071</TD>
<TD >4.330</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >4.073</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.071</TD>
<TD >4.330</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >4.073</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][114]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.056</TD>
<TD >4.315</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >4.073</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][79]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.056</TD>
<TD >4.315</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >4.073</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][81]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.056</TD>
<TD >4.315</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >4.073</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][82]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.056</TD>
<TD >4.315</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >4.073</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][84]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.056</TD>
<TD >4.315</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >4.073</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][114]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.056</TD>
<TD >4.315</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >4.073</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][77]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.074</TD>
<TD >4.333</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >4.073</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][78]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.074</TD>
<TD >4.333</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >4.073</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][79]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.074</TD>
<TD >4.333</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >4.073</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][80]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.074</TD>
<TD >4.333</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >4.073</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][81]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.074</TD>
<TD >4.333</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >4.073</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][83]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.074</TD>
<TD >4.333</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >4.073</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][84]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.074</TD>
<TD >4.333</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >4.073</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entries[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.088</TD>
<TD >4.347</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >4.073</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entries[0]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.088</TD>
<TD >4.347</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >4.073</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_cmd[2]~_Duplicate_1</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.090</TD>
<TD >4.349</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >4.073</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_state.000000010</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.088</TD>
<TD >4.347</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >4.073</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_next.010000000</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.090</TD>
<TD >4.349</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >4.073</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.088</TD>
<TD >4.347</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >4.073</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|f_pop</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.086</TD>
<TD >4.345</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >4.073</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_state.000000100</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.090</TD>
<TD >4.349</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >4.073</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_request</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.090</TD>
<TD >4.349</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >4.073</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|ack_refresh_request</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.090</TD>
<TD >4.349</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >4.073</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_state.010000000</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.090</TD>
<TD >4.349</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >4.073</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|init_done</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.090</TD>
<TD >4.349</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >4.074</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_cmd[3]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.079</TD>
<TD >4.339</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >4.074</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[14]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.053</TD>
<TD >4.313</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >4.074</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[15]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.053</TD>
<TD >4.313</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >4.074</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[16]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.053</TD>
<TD >4.313</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >4.074</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out</TD>
<TD >amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter|data_reg[17]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >0.000</TD>
<TD >0.053</TD>
<TD >4.313</TD>
</TR>
</tbody></TABLE>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
