module spr(clk,rst,we,rd,addr,din,dout);
  input clk,rst;
  input we,rd;
  input [5:0]addr;
  input [7:0]din;
 output reg [7:0]dout;
  
  reg [7:0] mem [63:0];
  
  always @(posedge clk)begin
    
    if(rst) begin
     for(integer i=0;i<64;i=i+1) begin
       mem[i]=0;
      end
     dout<=8'b0;
    end
    
   else if(we)
        mem[addr]<=din;
   
    else if(rd)
     dout<=mem[addr];
   
  end
endmodule
