{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1557491833230 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557491833238 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 10 07:37:13 2019 " "Processing started: Fri May 10 07:37:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557491833238 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491833238 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpdds -c fpdds " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpdds -c fpdds" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491833238 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1557491834988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sine_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sine_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sine_testbench-Test " "Found design unit 1: Sine_testbench-Test" {  } { { "Sine_testbench.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/Sine_testbench.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847008 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sine_testbench " "Found entity 1: Sine_testbench" {  } { { "Sine_testbench.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/Sine_testbench.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491847008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpdds.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fpdds.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fpdds " "Found entity 1: fpdds" {  } { { "fpdds.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/fpdds.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491847014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_sine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dds_sine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dds_sine-rtl " "Found design unit 1: dds_sine-rtl" {  } { { "dds_sine.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/dds_sine.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847021 ""} { "Info" "ISGN_ENTITY_NAME" "1 dds_sine " "Found entity 1: dds_sine" {  } { { "dds_sine.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/dds_sine.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491847021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myconvert.vhd 20 10 " "Found 20 design units, including 10 entities, in source file myconvert.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myConvert_altbarrel_shift_svf-RTL " "Found design unit 1: myConvert_altbarrel_shift_svf-RTL" {  } { { "myConvert.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847064 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 myConvert_altpriority_encoder_3v7-RTL " "Found design unit 2: myConvert_altpriority_encoder_3v7-RTL" {  } { { "myConvert.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert.vhd" 328 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847064 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 myConvert_altpriority_encoder_3e8-RTL " "Found design unit 3: myConvert_altpriority_encoder_3e8-RTL" {  } { { "myConvert.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert.vhd" 353 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847064 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 myConvert_altpriority_encoder_6v7-RTL " "Found design unit 4: myConvert_altpriority_encoder_6v7-RTL" {  } { { "myConvert.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert.vhd" 374 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847064 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 myConvert_altpriority_encoder_6e8-RTL " "Found design unit 5: myConvert_altpriority_encoder_6e8-RTL" {  } { { "myConvert.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert.vhd" 436 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847064 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 myConvert_altpriority_encoder_bv7-RTL " "Found design unit 6: myConvert_altpriority_encoder_bv7-RTL" {  } { { "myConvert.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert.vhd" 489 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847064 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 myConvert_altpriority_encoder_be8-RTL " "Found design unit 7: myConvert_altpriority_encoder_be8-RTL" {  } { { "myConvert.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert.vhd" 557 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847064 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 myConvert_altpriority_encoder_rb6-RTL " "Found design unit 8: myConvert_altpriority_encoder_rb6-RTL" {  } { { "myConvert.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert.vhd" 616 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847064 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 myConvert_altfp_convert_l1n-RTL " "Found design unit 9: myConvert_altfp_convert_l1n-RTL" {  } { { "myConvert.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert.vhd" 683 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847064 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 myconvert-RTL " "Found design unit 10: myconvert-RTL" {  } { { "myConvert.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert.vhd" 1084 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847064 ""} { "Info" "ISGN_ENTITY_NAME" "1 myConvert_altbarrel_shift_svf " "Found entity 1: myConvert_altbarrel_shift_svf" {  } { { "myConvert.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847064 ""} { "Info" "ISGN_ENTITY_NAME" "2 myConvert_altpriority_encoder_3v7 " "Found entity 2: myConvert_altpriority_encoder_3v7" {  } { { "myConvert.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert.vhd" 320 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847064 ""} { "Info" "ISGN_ENTITY_NAME" "3 myConvert_altpriority_encoder_3e8 " "Found entity 3: myConvert_altpriority_encoder_3e8" {  } { { "myConvert.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert.vhd" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847064 ""} { "Info" "ISGN_ENTITY_NAME" "4 myConvert_altpriority_encoder_6v7 " "Found entity 4: myConvert_altpriority_encoder_6v7" {  } { { "myConvert.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert.vhd" 366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847064 ""} { "Info" "ISGN_ENTITY_NAME" "5 myConvert_altpriority_encoder_6e8 " "Found entity 5: myConvert_altpriority_encoder_6e8" {  } { { "myConvert.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert.vhd" 427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847064 ""} { "Info" "ISGN_ENTITY_NAME" "6 myConvert_altpriority_encoder_bv7 " "Found entity 6: myConvert_altpriority_encoder_bv7" {  } { { "myConvert.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert.vhd" 481 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847064 ""} { "Info" "ISGN_ENTITY_NAME" "7 myConvert_altpriority_encoder_be8 " "Found entity 7: myConvert_altpriority_encoder_be8" {  } { { "myConvert.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert.vhd" 548 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847064 ""} { "Info" "ISGN_ENTITY_NAME" "8 myConvert_altpriority_encoder_rb6 " "Found entity 8: myConvert_altpriority_encoder_rb6" {  } { { "myConvert.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert.vhd" 608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847064 ""} { "Info" "ISGN_ENTITY_NAME" "9 myConvert_altfp_convert_l1n " "Found entity 9: myConvert_altfp_convert_l1n" {  } { { "myConvert.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert.vhd" 674 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847064 ""} { "Info" "ISGN_ENTITY_NAME" "10 myConvert " "Found entity 10: myConvert" {  } { { "myConvert.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert.vhd" 1074 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491847064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mymult1.vhd 4 2 " "Found 4 design units, including 2 entities, in source file mymult1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mymult1_altfp_mult_trn-RTL " "Found design unit 1: mymult1_altfp_mult_trn-RTL" {  } { { "mymult1.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/mymult1.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847107 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mymult1-RTL " "Found design unit 2: mymult1-RTL" {  } { { "mymult1.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/mymult1.vhd" 1433 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847107 ""} { "Info" "ISGN_ENTITY_NAME" "1 mymult1_altfp_mult_trn " "Found entity 1: mymult1_altfp_mult_trn" {  } { { "mymult1.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/mymult1.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847107 ""} { "Info" "ISGN_ENTITY_NAME" "2 mymult1 " "Found entity 2: mymult1" {  } { { "mymult1.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/mymult1.vhd" 1422 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491847107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constdac.vhd 4 2 " "Found 4 design units, including 2 entities, in source file constdac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constDAC_lpm_constant_019-RTL " "Found design unit 1: constDAC_lpm_constant_019-RTL" {  } { { "constDAC.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/constDAC.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847114 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 constdac-RTL " "Found design unit 2: constdac-RTL" {  } { { "constDAC.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/constDAC.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847114 ""} { "Info" "ISGN_ENTITY_NAME" "1 constDAC_lpm_constant_019 " "Found entity 1: constDAC_lpm_constant_019" {  } { { "constDAC.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/constDAC.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847114 ""} { "Info" "ISGN_ENTITY_NAME" "2 constDAC " "Found entity 2: constDAC" {  } { { "constDAC.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/constDAC.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491847114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constdac2.vhd 4 2 " "Found 4 design units, including 2 entities, in source file constdac2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constDAC2_lpm_constant_t09-RTL " "Found design unit 1: constDAC2_lpm_constant_t09-RTL" {  } { { "constDAC2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/constDAC2.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847121 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 constdac2-RTL " "Found design unit 2: constdac2-RTL" {  } { { "constDAC2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/constDAC2.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847121 ""} { "Info" "ISGN_ENTITY_NAME" "1 constDAC2_lpm_constant_t09 " "Found entity 1: constDAC2_lpm_constant_t09" {  } { { "constDAC2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/constDAC2.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847121 ""} { "Info" "ISGN_ENTITY_NAME" "2 constDAC2 " "Found entity 2: constDAC2" {  } { { "constDAC2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/constDAC2.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491847121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myconvert2.vhd 24 12 " "Found 24 design units, including 12 entities, in source file myconvert2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myConvert2_altbarrel_shift_tvf-RTL " "Found design unit 1: myConvert2_altbarrel_shift_tvf-RTL" {  } { { "myConvert2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert2.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847163 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 myConvert2_altpriority_encoder_3e8-RTL " "Found design unit 2: myConvert2_altpriority_encoder_3e8-RTL" {  } { { "myConvert2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert2.vhd" 371 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847163 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 myConvert2_altpriority_encoder_6e8-RTL " "Found design unit 3: myConvert2_altpriority_encoder_6e8-RTL" {  } { { "myConvert2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert2.vhd" 393 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847163 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 myConvert2_altpriority_encoder_be8-RTL " "Found design unit 4: myConvert2_altpriority_encoder_be8-RTL" {  } { { "myConvert2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert2.vhd" 447 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847163 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 myConvert2_altpriority_encoder_rf8-RTL " "Found design unit 5: myConvert2_altpriority_encoder_rf8-RTL" {  } { { "myConvert2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert2.vhd" 507 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847163 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 myConvert2_altpriority_encoder_3v7-RTL " "Found design unit 6: myConvert2_altpriority_encoder_3v7-RTL" {  } { { "myConvert2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert2.vhd" 582 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847163 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 myConvert2_altpriority_encoder_6v7-RTL " "Found design unit 7: myConvert2_altpriority_encoder_6v7-RTL" {  } { { "myConvert2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert2.vhd" 602 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847163 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 myConvert2_altpriority_encoder_bv7-RTL " "Found design unit 8: myConvert2_altpriority_encoder_bv7-RTL" {  } { { "myConvert2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert2.vhd" 659 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847163 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 myConvert2_altpriority_encoder_r08-RTL " "Found design unit 9: myConvert2_altpriority_encoder_r08-RTL" {  } { { "myConvert2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert2.vhd" 722 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847163 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 myConvert2_altpriority_encoder_qb6-RTL " "Found design unit 10: myConvert2_altpriority_encoder_qb6-RTL" {  } { { "myConvert2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert2.vhd" 785 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847163 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 myConvert2_altfp_convert_l1n-RTL " "Found design unit 11: myConvert2_altfp_convert_l1n-RTL" {  } { { "myConvert2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert2.vhd" 852 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847163 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 myconvert2-RTL " "Found design unit 12: myconvert2-RTL" {  } { { "myConvert2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert2.vhd" 1450 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847163 ""} { "Info" "ISGN_ENTITY_NAME" "1 myConvert2_altbarrel_shift_tvf " "Found entity 1: myConvert2_altbarrel_shift_tvf" {  } { { "myConvert2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert2.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847163 ""} { "Info" "ISGN_ENTITY_NAME" "2 myConvert2_altpriority_encoder_3e8 " "Found entity 2: myConvert2_altpriority_encoder_3e8" {  } { { "myConvert2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert2.vhd" 362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847163 ""} { "Info" "ISGN_ENTITY_NAME" "3 myConvert2_altpriority_encoder_6e8 " "Found entity 3: myConvert2_altpriority_encoder_6e8" {  } { { "myConvert2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert2.vhd" 384 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847163 ""} { "Info" "ISGN_ENTITY_NAME" "4 myConvert2_altpriority_encoder_be8 " "Found entity 4: myConvert2_altpriority_encoder_be8" {  } { { "myConvert2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert2.vhd" 438 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847163 ""} { "Info" "ISGN_ENTITY_NAME" "5 myConvert2_altpriority_encoder_rf8 " "Found entity 5: myConvert2_altpriority_encoder_rf8" {  } { { "myConvert2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert2.vhd" 498 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847163 ""} { "Info" "ISGN_ENTITY_NAME" "6 myConvert2_altpriority_encoder_3v7 " "Found entity 6: myConvert2_altpriority_encoder_3v7" {  } { { "myConvert2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert2.vhd" 574 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847163 ""} { "Info" "ISGN_ENTITY_NAME" "7 myConvert2_altpriority_encoder_6v7 " "Found entity 7: myConvert2_altpriority_encoder_6v7" {  } { { "myConvert2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert2.vhd" 594 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847163 ""} { "Info" "ISGN_ENTITY_NAME" "8 myConvert2_altpriority_encoder_bv7 " "Found entity 8: myConvert2_altpriority_encoder_bv7" {  } { { "myConvert2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert2.vhd" 651 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847163 ""} { "Info" "ISGN_ENTITY_NAME" "9 myConvert2_altpriority_encoder_r08 " "Found entity 9: myConvert2_altpriority_encoder_r08" {  } { { "myConvert2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert2.vhd" 714 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847163 ""} { "Info" "ISGN_ENTITY_NAME" "10 myConvert2_altpriority_encoder_qb6 " "Found entity 10: myConvert2_altpriority_encoder_qb6" {  } { { "myConvert2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert2.vhd" 777 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847163 ""} { "Info" "ISGN_ENTITY_NAME" "11 myConvert2_altfp_convert_l1n " "Found entity 11: myConvert2_altfp_convert_l1n" {  } { { "myConvert2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert2.vhd" 843 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847163 ""} { "Info" "ISGN_ENTITY_NAME" "12 myConvert2 " "Found entity 12: myConvert2" {  } { { "myConvert2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/myConvert2.vhd" 1440 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491847163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider2.vhd 6 3 " "Found 6 design units, including 3 entities, in source file divider2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider2_altfp_div_pst_22f-RTL " "Found design unit 1: divider2_altfp_div_pst_22f-RTL" {  } { { "divider2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847207 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 divider2_altfp_div_ach-RTL " "Found design unit 2: divider2_altfp_div_ach-RTL" {  } { { "divider2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 1782 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847207 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 divider2-RTL " "Found design unit 3: divider2-RTL" {  } { { "divider2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 1831 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847207 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider2_altfp_div_pst_22f " "Found entity 1: divider2_altfp_div_pst_22f" {  } { { "divider2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847207 ""} { "Info" "ISGN_ENTITY_NAME" "2 divider2_altfp_div_ach " "Found entity 2: divider2_altfp_div_ach" {  } { { "divider2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 1772 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847207 ""} { "Info" "ISGN_ENTITY_NAME" "3 divider2 " "Found entity 3: divider2" {  } { { "divider2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 1820 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491847207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_reg32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_reg32-SYN " "Found design unit 1: shift_reg32-SYN" {  } { { "shift_reg32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/shift_reg32.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847214 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_reg32 " "Found entity 1: shift_reg32" {  } { { "shift_reg32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/shift_reg32.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491847214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file div_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 div_test " "Found entity 1: div_test" {  } { { "div_test.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/div_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491847220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_regin32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_regin32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_regin32-SYN " "Found design unit 1: shift_regin32-SYN" {  } { { "shift_regin32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/shift_regin32.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847227 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_regin32 " "Found entity 1: shift_regin32" {  } { { "shift_regin32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/shift_regin32.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491847227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub32.vhd 44 22 " "Found 44 design units, including 22 entities, in source file sub32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUB32_altbarrel_shift_35e-RTL " "Found design unit 1: SUB32_altbarrel_shift_35e-RTL" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847274 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 SUB32_altbarrel_shift_olb-RTL " "Found design unit 2: SUB32_altbarrel_shift_olb-RTL" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 314 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847274 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 SUB32_altpriority_encoder_3e8-RTL " "Found design unit 3: SUB32_altpriority_encoder_3e8-RTL" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 557 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847274 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 SUB32_altpriority_encoder_6e8-RTL " "Found design unit 4: SUB32_altpriority_encoder_6e8-RTL" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 579 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847274 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 SUB32_altpriority_encoder_be8-RTL " "Found design unit 5: SUB32_altpriority_encoder_be8-RTL" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 633 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847274 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 SUB32_altpriority_encoder_3v7-RTL " "Found design unit 6: SUB32_altpriority_encoder_3v7-RTL" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 704 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847274 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 SUB32_altpriority_encoder_6v7-RTL " "Found design unit 7: SUB32_altpriority_encoder_6v7-RTL" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 724 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847274 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 SUB32_altpriority_encoder_bv7-RTL " "Found design unit 8: SUB32_altpriority_encoder_bv7-RTL" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 781 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847274 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 SUB32_altpriority_encoder_r08-RTL " "Found design unit 9: SUB32_altpriority_encoder_r08-RTL" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 844 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847274 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 SUB32_altpriority_encoder_rf8-RTL " "Found design unit 10: SUB32_altpriority_encoder_rf8-RTL" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 912 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847274 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 SUB32_altpriority_encoder_qb6-RTL " "Found design unit 11: SUB32_altpriority_encoder_qb6-RTL" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 971 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847274 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 SUB32_altpriority_encoder_nh8-RTL " "Found design unit 12: SUB32_altpriority_encoder_nh8-RTL" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 1055 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847274 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 SUB32_altpriority_encoder_qh8-RTL " "Found design unit 13: SUB32_altpriority_encoder_qh8-RTL" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 1081 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847274 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 SUB32_altpriority_encoder_vh8-RTL " "Found design unit 14: SUB32_altpriority_encoder_vh8-RTL" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 1135 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847274 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 SUB32_altpriority_encoder_fj8-RTL " "Found design unit 15: SUB32_altpriority_encoder_fj8-RTL" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 1195 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847274 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 SUB32_altpriority_encoder_n28-RTL " "Found design unit 16: SUB32_altpriority_encoder_n28-RTL" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 1270 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847274 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 SUB32_altpriority_encoder_q28-RTL " "Found design unit 17: SUB32_altpriority_encoder_q28-RTL" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 1294 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847274 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 SUB32_altpriority_encoder_v28-RTL " "Found design unit 18: SUB32_altpriority_encoder_v28-RTL" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 1351 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847274 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 SUB32_altpriority_encoder_f48-RTL " "Found design unit 19: SUB32_altpriority_encoder_f48-RTL" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 1414 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847274 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 SUB32_altpriority_encoder_e48-RTL " "Found design unit 20: SUB32_altpriority_encoder_e48-RTL" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 1477 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847274 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 SUB32_altfp_add_sub_66j-RTL " "Found design unit 21: SUB32_altfp_add_sub_66j-RTL" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 1545 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847274 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 sub32-RTL " "Found design unit 22: sub32-RTL" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4776 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847274 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUB32_altbarrel_shift_35e " "Found entity 1: SUB32_altbarrel_shift_35e" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847274 ""} { "Info" "ISGN_ENTITY_NAME" "2 SUB32_altbarrel_shift_olb " "Found entity 2: SUB32_altbarrel_shift_olb" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847274 ""} { "Info" "ISGN_ENTITY_NAME" "3 SUB32_altpriority_encoder_3e8 " "Found entity 3: SUB32_altpriority_encoder_3e8" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 548 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847274 ""} { "Info" "ISGN_ENTITY_NAME" "4 SUB32_altpriority_encoder_6e8 " "Found entity 4: SUB32_altpriority_encoder_6e8" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 570 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847274 ""} { "Info" "ISGN_ENTITY_NAME" "5 SUB32_altpriority_encoder_be8 " "Found entity 5: SUB32_altpriority_encoder_be8" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847274 ""} { "Info" "ISGN_ENTITY_NAME" "6 SUB32_altpriority_encoder_3v7 " "Found entity 6: SUB32_altpriority_encoder_3v7" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 696 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847274 ""} { "Info" "ISGN_ENTITY_NAME" "7 SUB32_altpriority_encoder_6v7 " "Found entity 7: SUB32_altpriority_encoder_6v7" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 716 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847274 ""} { "Info" "ISGN_ENTITY_NAME" "8 SUB32_altpriority_encoder_bv7 " "Found entity 8: SUB32_altpriority_encoder_bv7" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 773 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847274 ""} { "Info" "ISGN_ENTITY_NAME" "9 SUB32_altpriority_encoder_r08 " "Found entity 9: SUB32_altpriority_encoder_r08" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 836 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847274 ""} { "Info" "ISGN_ENTITY_NAME" "10 SUB32_altpriority_encoder_rf8 " "Found entity 10: SUB32_altpriority_encoder_rf8" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 903 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847274 ""} { "Info" "ISGN_ENTITY_NAME" "11 SUB32_altpriority_encoder_qb6 " "Found entity 11: SUB32_altpriority_encoder_qb6" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 963 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847274 ""} { "Info" "ISGN_ENTITY_NAME" "12 SUB32_altpriority_encoder_nh8 " "Found entity 12: SUB32_altpriority_encoder_nh8" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 1046 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847274 ""} { "Info" "ISGN_ENTITY_NAME" "13 SUB32_altpriority_encoder_qh8 " "Found entity 13: SUB32_altpriority_encoder_qh8" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 1072 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847274 ""} { "Info" "ISGN_ENTITY_NAME" "14 SUB32_altpriority_encoder_vh8 " "Found entity 14: SUB32_altpriority_encoder_vh8" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 1126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847274 ""} { "Info" "ISGN_ENTITY_NAME" "15 SUB32_altpriority_encoder_fj8 " "Found entity 15: SUB32_altpriority_encoder_fj8" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 1186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847274 ""} { "Info" "ISGN_ENTITY_NAME" "16 SUB32_altpriority_encoder_n28 " "Found entity 16: SUB32_altpriority_encoder_n28" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847274 ""} { "Info" "ISGN_ENTITY_NAME" "17 SUB32_altpriority_encoder_q28 " "Found entity 17: SUB32_altpriority_encoder_q28" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 1286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847274 ""} { "Info" "ISGN_ENTITY_NAME" "18 SUB32_altpriority_encoder_v28 " "Found entity 18: SUB32_altpriority_encoder_v28" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 1343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847274 ""} { "Info" "ISGN_ENTITY_NAME" "19 SUB32_altpriority_encoder_f48 " "Found entity 19: SUB32_altpriority_encoder_f48" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 1406 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847274 ""} { "Info" "ISGN_ENTITY_NAME" "20 SUB32_altpriority_encoder_e48 " "Found entity 20: SUB32_altpriority_encoder_e48" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 1469 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847274 ""} { "Info" "ISGN_ENTITY_NAME" "21 SUB32_altfp_add_sub_66j " "Found entity 21: SUB32_altfp_add_sub_66j" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 1535 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847274 ""} { "Info" "ISGN_ENTITY_NAME" "22 SUB32 " "Found entity 22: SUB32" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4765 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491847274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diff.bdf 1 1 " "Found 1 design units, including 1 entities, in source file diff.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 diff " "Found entity 1: diff" {  } { { "diff.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/diff.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491847281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memristor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memristor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 memristor " "Found entity 1: memristor" {  } { { "memristor.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/memristor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491847287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deltat.vhd 4 2 " "Found 4 design units, including 2 entities, in source file deltat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deltaT_lpm_constant_o49-RTL " "Found design unit 1: deltaT_lpm_constant_o49-RTL" {  } { { "deltaT.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/deltaT.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847294 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 deltat-RTL " "Found design unit 2: deltat-RTL" {  } { { "deltaT.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/deltaT.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847294 ""} { "Info" "ISGN_ENTITY_NAME" "1 deltaT_lpm_constant_o49 " "Found entity 1: deltaT_lpm_constant_o49" {  } { { "deltaT.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/deltaT.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847294 ""} { "Info" "ISGN_ENTITY_NAME" "2 deltaT " "Found entity 2: deltaT" {  } { { "deltaT.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/deltaT.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491847294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rmin.vhd 4 2 " "Found 4 design units, including 2 entities, in source file rmin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rmin_lpm_constant_139-RTL " "Found design unit 1: rmin_lpm_constant_139-RTL" {  } { { "rmin.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/rmin.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847301 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 rmin-RTL " "Found design unit 2: rmin-RTL" {  } { { "rmin.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/rmin.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847301 ""} { "Info" "ISGN_ENTITY_NAME" "1 rmin_lpm_constant_139 " "Found entity 1: rmin_lpm_constant_139" {  } { { "rmin.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/rmin.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847301 ""} { "Info" "ISGN_ENTITY_NAME" "2 rmin " "Found entity 2: rmin" {  } { { "rmin.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/rmin.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491847301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rmax.vhd 4 2 " "Found 4 design units, including 2 entities, in source file rmax.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rmax_lpm_constant_c39-RTL " "Found design unit 1: rmax_lpm_constant_c39-RTL" {  } { { "rmax.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/rmax.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847308 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 rmax-RTL " "Found design unit 2: rmax-RTL" {  } { { "rmax.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/rmax.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847308 ""} { "Info" "ISGN_ENTITY_NAME" "1 rmax_lpm_constant_c39 " "Found entity 1: rmax_lpm_constant_c39" {  } { { "rmax.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/rmax.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847308 ""} { "Info" "ISGN_ENTITY_NAME" "2 rmax " "Found entity 2: rmax" {  } { { "rmax.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/rmax.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491847308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxmeup.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxmeup.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxmeup-SYN " "Found design unit 1: muxmeup-SYN" {  } { { "muxMeUp.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/muxMeUp.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847315 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxMeUp " "Found entity 1: muxMeUp" {  } { { "muxMeUp.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/muxMeUp.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491847315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add32.vhd 44 22 " "Found 44 design units, including 22 entities, in source file add32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add32_altbarrel_shift_35e-RTL " "Found design unit 1: add32_altbarrel_shift_35e-RTL" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847361 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 add32_altbarrel_shift_olb-RTL " "Found design unit 2: add32_altbarrel_shift_olb-RTL" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 314 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847361 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 add32_altpriority_encoder_3e8-RTL " "Found design unit 3: add32_altpriority_encoder_3e8-RTL" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 557 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847361 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 add32_altpriority_encoder_6e8-RTL " "Found design unit 4: add32_altpriority_encoder_6e8-RTL" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 579 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847361 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 add32_altpriority_encoder_be8-RTL " "Found design unit 5: add32_altpriority_encoder_be8-RTL" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 633 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847361 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 add32_altpriority_encoder_3v7-RTL " "Found design unit 6: add32_altpriority_encoder_3v7-RTL" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 704 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847361 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 add32_altpriority_encoder_6v7-RTL " "Found design unit 7: add32_altpriority_encoder_6v7-RTL" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 724 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847361 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 add32_altpriority_encoder_bv7-RTL " "Found design unit 8: add32_altpriority_encoder_bv7-RTL" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 781 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847361 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 add32_altpriority_encoder_r08-RTL " "Found design unit 9: add32_altpriority_encoder_r08-RTL" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 844 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847361 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 add32_altpriority_encoder_rf8-RTL " "Found design unit 10: add32_altpriority_encoder_rf8-RTL" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 912 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847361 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 add32_altpriority_encoder_qb6-RTL " "Found design unit 11: add32_altpriority_encoder_qb6-RTL" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 971 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847361 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 add32_altpriority_encoder_nh8-RTL " "Found design unit 12: add32_altpriority_encoder_nh8-RTL" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 1055 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847361 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 add32_altpriority_encoder_qh8-RTL " "Found design unit 13: add32_altpriority_encoder_qh8-RTL" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 1081 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847361 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 add32_altpriority_encoder_vh8-RTL " "Found design unit 14: add32_altpriority_encoder_vh8-RTL" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 1135 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847361 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 add32_altpriority_encoder_fj8-RTL " "Found design unit 15: add32_altpriority_encoder_fj8-RTL" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 1195 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847361 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 add32_altpriority_encoder_n28-RTL " "Found design unit 16: add32_altpriority_encoder_n28-RTL" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 1270 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847361 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 add32_altpriority_encoder_q28-RTL " "Found design unit 17: add32_altpriority_encoder_q28-RTL" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 1294 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847361 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 add32_altpriority_encoder_v28-RTL " "Found design unit 18: add32_altpriority_encoder_v28-RTL" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 1351 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847361 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 add32_altpriority_encoder_f48-RTL " "Found design unit 19: add32_altpriority_encoder_f48-RTL" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 1414 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847361 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 add32_altpriority_encoder_e48-RTL " "Found design unit 20: add32_altpriority_encoder_e48-RTL" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 1477 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847361 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 add32_altfp_add_sub_55j-RTL " "Found design unit 21: add32_altfp_add_sub_55j-RTL" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 1545 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847361 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 add32-RTL " "Found design unit 22: add32-RTL" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 4772 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847361 ""} { "Info" "ISGN_ENTITY_NAME" "1 add32_altbarrel_shift_35e " "Found entity 1: add32_altbarrel_shift_35e" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847361 ""} { "Info" "ISGN_ENTITY_NAME" "2 add32_altbarrel_shift_olb " "Found entity 2: add32_altbarrel_shift_olb" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847361 ""} { "Info" "ISGN_ENTITY_NAME" "3 add32_altpriority_encoder_3e8 " "Found entity 3: add32_altpriority_encoder_3e8" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 548 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847361 ""} { "Info" "ISGN_ENTITY_NAME" "4 add32_altpriority_encoder_6e8 " "Found entity 4: add32_altpriority_encoder_6e8" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 570 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847361 ""} { "Info" "ISGN_ENTITY_NAME" "5 add32_altpriority_encoder_be8 " "Found entity 5: add32_altpriority_encoder_be8" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847361 ""} { "Info" "ISGN_ENTITY_NAME" "6 add32_altpriority_encoder_3v7 " "Found entity 6: add32_altpriority_encoder_3v7" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 696 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847361 ""} { "Info" "ISGN_ENTITY_NAME" "7 add32_altpriority_encoder_6v7 " "Found entity 7: add32_altpriority_encoder_6v7" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 716 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847361 ""} { "Info" "ISGN_ENTITY_NAME" "8 add32_altpriority_encoder_bv7 " "Found entity 8: add32_altpriority_encoder_bv7" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 773 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847361 ""} { "Info" "ISGN_ENTITY_NAME" "9 add32_altpriority_encoder_r08 " "Found entity 9: add32_altpriority_encoder_r08" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 836 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847361 ""} { "Info" "ISGN_ENTITY_NAME" "10 add32_altpriority_encoder_rf8 " "Found entity 10: add32_altpriority_encoder_rf8" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 903 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847361 ""} { "Info" "ISGN_ENTITY_NAME" "11 add32_altpriority_encoder_qb6 " "Found entity 11: add32_altpriority_encoder_qb6" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 963 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847361 ""} { "Info" "ISGN_ENTITY_NAME" "12 add32_altpriority_encoder_nh8 " "Found entity 12: add32_altpriority_encoder_nh8" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 1046 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847361 ""} { "Info" "ISGN_ENTITY_NAME" "13 add32_altpriority_encoder_qh8 " "Found entity 13: add32_altpriority_encoder_qh8" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 1072 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847361 ""} { "Info" "ISGN_ENTITY_NAME" "14 add32_altpriority_encoder_vh8 " "Found entity 14: add32_altpriority_encoder_vh8" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 1126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847361 ""} { "Info" "ISGN_ENTITY_NAME" "15 add32_altpriority_encoder_fj8 " "Found entity 15: add32_altpriority_encoder_fj8" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 1186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847361 ""} { "Info" "ISGN_ENTITY_NAME" "16 add32_altpriority_encoder_n28 " "Found entity 16: add32_altpriority_encoder_n28" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847361 ""} { "Info" "ISGN_ENTITY_NAME" "17 add32_altpriority_encoder_q28 " "Found entity 17: add32_altpriority_encoder_q28" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 1286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847361 ""} { "Info" "ISGN_ENTITY_NAME" "18 add32_altpriority_encoder_v28 " "Found entity 18: add32_altpriority_encoder_v28" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 1343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847361 ""} { "Info" "ISGN_ENTITY_NAME" "19 add32_altpriority_encoder_f48 " "Found entity 19: add32_altpriority_encoder_f48" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 1406 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847361 ""} { "Info" "ISGN_ENTITY_NAME" "20 add32_altpriority_encoder_e48 " "Found entity 20: add32_altpriority_encoder_e48" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 1469 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847361 ""} { "Info" "ISGN_ENTITY_NAME" "21 add32_altfp_add_sub_55j " "Found entity 21: add32_altfp_add_sub_55j" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 1535 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847361 ""} { "Info" "ISGN_ENTITY_NAME" "22 add32 " "Found entity 22: add32" {  } { { "add32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 4761 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491847361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regy.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regy-SYN " "Found design unit 1: regy-SYN" {  } { { "regy.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/regy.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847370 ""} { "Info" "ISGN_ENTITY_NAME" "1 regy " "Found entity 1: regy" {  } { { "regy.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/regy.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491847370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpcomparegreat.vhd 4 2 " "Found 4 design units, including 2 entities, in source file fpcomparegreat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpCompareGreat_altfp_compare_38b-RTL " "Found design unit 1: fpCompareGreat_altfp_compare_38b-RTL" {  } { { "fpCompareGreat.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/fpCompareGreat.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847410 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fpcomparegreat-RTL " "Found design unit 2: fpcomparegreat-RTL" {  } { { "fpCompareGreat.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/fpCompareGreat.vhd" 797 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847410 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpCompareGreat_altfp_compare_38b " "Found entity 1: fpCompareGreat_altfp_compare_38b" {  } { { "fpCompareGreat.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/fpCompareGreat.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847410 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpCompareGreat " "Found entity 2: fpCompareGreat" {  } { { "fpCompareGreat.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/fpCompareGreat.vhd" 786 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491847410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpcompareless.vhd 4 2 " "Found 4 design units, including 2 entities, in source file fpcompareless.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpCompareLess_altfp_compare_88b-RTL " "Found design unit 1: fpCompareLess_altfp_compare_88b-RTL" {  } { { "fpCompareLess.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/fpCompareLess.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847451 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fpcompareless-RTL " "Found design unit 2: fpcompareless-RTL" {  } { { "fpCompareLess.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/fpCompareLess.vhd" 801 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847451 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpCompareLess_altfp_compare_88b " "Found entity 1: fpCompareLess_altfp_compare_88b" {  } { { "fpCompareLess.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/fpCompareLess.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847451 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpCompareLess " "Found entity 2: fpCompareLess" {  } { { "fpCompareLess.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/fpCompareLess.vhd" 790 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491847451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compequal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compequal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compequal-SYN " "Found design unit 1: compequal-SYN" {  } { { "compEqual.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/compEqual.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847458 ""} { "Info" "ISGN_ENTITY_NAME" "1 compEqual " "Found entity 1: compEqual" {  } { { "compEqual.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/compEqual.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491847458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "absolutely.vhd 4 2 " "Found 4 design units, including 2 entities, in source file absolutely.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 absolutely_altfp_abs_t0a-RTL " "Found design unit 1: absolutely_altfp_abs_t0a-RTL" {  } { { "absolutely.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/absolutely.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847495 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 absolutely-RTL " "Found design unit 2: absolutely-RTL" {  } { { "absolutely.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/absolutely.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847495 ""} { "Info" "ISGN_ENTITY_NAME" "1 absolutely_altfp_abs_t0a " "Found entity 1: absolutely_altfp_abs_t0a" {  } { { "absolutely.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/absolutely.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847495 ""} { "Info" "ISGN_ENTITY_NAME" "2 absolutely " "Found entity 2: absolutely" {  } { { "absolutely.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/absolutely.vhd" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491847495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alpha.vhd 4 2 " "Found 4 design units, including 2 entities, in source file alpha.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alpha_lpm_constant_p59-RTL " "Found design unit 1: alpha_lpm_constant_p59-RTL" {  } { { "alpha.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/alpha.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847503 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alpha-RTL " "Found design unit 2: alpha-RTL" {  } { { "alpha.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/alpha.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847503 ""} { "Info" "ISGN_ENTITY_NAME" "1 alpha_lpm_constant_p59 " "Found entity 1: alpha_lpm_constant_p59" {  } { { "alpha.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/alpha.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847503 ""} { "Info" "ISGN_ENTITY_NAME" "2 alpha " "Found entity 2: alpha" {  } { { "alpha.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/alpha.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491847503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "beta.vhd 4 2 " "Found 4 design units, including 2 entities, in source file beta.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 beta_lpm_constant_t49-RTL " "Found design unit 1: beta_lpm_constant_t49-RTL" {  } { { "beta.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/beta.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847510 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 beta-RTL " "Found design unit 2: beta-RTL" {  } { { "beta.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/beta.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847510 ""} { "Info" "ISGN_ENTITY_NAME" "1 beta_lpm_constant_t49 " "Found entity 1: beta_lpm_constant_t49" {  } { { "beta.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/beta.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847510 ""} { "Info" "ISGN_ENTITY_NAME" "2 beta " "Found entity 2: beta" {  } { { "beta.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/beta.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491847510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfsies.vhd 4 2 " "Found 4 design units, including 2 entities, in source file halfsies.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 halfsies_lpm_constant_k29-RTL " "Found design unit 1: halfsies_lpm_constant_k29-RTL" {  } { { "halfsies.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/halfsies.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847517 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 halfsies-RTL " "Found design unit 2: halfsies-RTL" {  } { { "halfsies.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/halfsies.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847517 ""} { "Info" "ISGN_ENTITY_NAME" "1 halfsies_lpm_constant_k29 " "Found entity 1: halfsies_lpm_constant_k29" {  } { { "halfsies.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/halfsies.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847517 ""} { "Info" "ISGN_ENTITY_NAME" "2 halfsies " "Found entity 2: halfsies" {  } { { "halfsies.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/halfsies.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491847517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "threshold.vhd 4 2 " "Found 4 design units, including 2 entities, in source file threshold.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 threshold_lpm_constant_549-RTL " "Found design unit 1: threshold_lpm_constant_549-RTL" {  } { { "threshold.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/threshold.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847524 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 threshold-RTL " "Found design unit 2: threshold-RTL" {  } { { "threshold.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/threshold.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847524 ""} { "Info" "ISGN_ENTITY_NAME" "1 threshold_lpm_constant_549 " "Found entity 1: threshold_lpm_constant_549" {  } { { "threshold.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/threshold.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847524 ""} { "Info" "ISGN_ENTITY_NAME" "2 threshold " "Found entity 2: threshold" {  } { { "threshold.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/threshold.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491847524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memtester.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memtester.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 memtester " "Found entity 1: memtester" {  } { { "memtester.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/memtester.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491847529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memtesterfpga.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memtesterfpga.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 memtesterFPGA " "Found entity 1: memtesterFPGA" {  } { { "memtesterFPGA.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/memtesterFPGA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491847535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fcw.vhd 4 2 " "Found 4 design units, including 2 entities, in source file fcw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fcw_lpm_constant_l29-RTL " "Found design unit 1: fcw_lpm_constant_l29-RTL" {  } { { "fcw.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/fcw.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847541 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fcw-RTL " "Found design unit 2: fcw-RTL" {  } { { "fcw.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/fcw.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847541 ""} { "Info" "ISGN_ENTITY_NAME" "1 fcw_lpm_constant_l29 " "Found entity 1: fcw_lpm_constant_l29" {  } { { "fcw.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/fcw.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847541 ""} { "Info" "ISGN_ENTITY_NAME" "2 fcw " "Found entity 2: fcw" {  } { { "fcw.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/fcw.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491847541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vtebe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vtebe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vtebe-SYN " "Found design unit 1: vtebe-SYN" {  } { { "Vtebe.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/Vtebe.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847548 ""} { "Info" "ISGN_ENTITY_NAME" "1 Vtebe " "Found entity 1: Vtebe" {  } { { "Vtebe.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/Vtebe.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491847548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "midr.vhd 4 2 " "Found 4 design units, including 2 entities, in source file midr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIDR_altfp_compare_58b-RTL " "Found design unit 1: MIDR_altfp_compare_58b-RTL" {  } { { "MIDR.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/MIDR.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847587 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 midr-RTL " "Found design unit 2: midr-RTL" {  } { { "MIDR.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/MIDR.vhd" 1021 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847587 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIDR_altfp_compare_58b " "Found entity 1: MIDR_altfp_compare_58b" {  } { { "MIDR.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/MIDR.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847587 ""} { "Info" "ISGN_ENTITY_NAME" "2 MIDR " "Found entity 2: MIDR" {  } { { "MIDR.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/MIDR.vhd" 1010 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491847587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "midrconst.vhd 4 2 " "Found 4 design units, including 2 entities, in source file midrconst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIDRCONST_lpm_constant_439-RTL " "Found design unit 1: MIDRCONST_lpm_constant_439-RTL" {  } { { "MIDRCONST.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/MIDRCONST.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847594 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 midrconst-RTL " "Found design unit 2: midrconst-RTL" {  } { { "MIDRCONST.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/MIDRCONST.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847594 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIDRCONST_lpm_constant_439 " "Found entity 1: MIDRCONST_lpm_constant_439" {  } { { "MIDRCONST.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/MIDRCONST.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847594 ""} { "Info" "ISGN_ENTITY_NAME" "2 MIDRCONST " "Found entity 2: MIDRCONST" {  } { { "MIDRCONST.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/MIDRCONST.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491847594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pavdogfpga.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pavdogfpga.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pavDOGFPGA " "Found entity 1: pavDOGFPGA" {  } { { "pavDOGFPGA.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/pavDOGFPGA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491847600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock1-SYN " "Found design unit 1: clock1-SYN" {  } { { "Clock1.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/Clock1.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847607 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock1 " "Found entity 1: Clock1" {  } { { "Clock1.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/Clock1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491847607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clocktest.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clocktest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clockTest " "Found entity 1: clockTest" {  } { { "clockTest.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/clockTest.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491847612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk1const.vhd 4 2 " "Found 4 design units, including 2 entities, in source file clk1const.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK1Const_lpm_constant_f29-RTL " "Found design unit 1: CLK1Const_lpm_constant_f29-RTL" {  } { { "CLK1Const.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/CLK1Const.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847619 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 clk1const-RTL " "Found design unit 2: clk1const-RTL" {  } { { "CLK1Const.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/CLK1Const.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847619 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLK1Const_lpm_constant_f29 " "Found entity 1: CLK1Const_lpm_constant_f29" {  } { { "CLK1Const.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/CLK1Const.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847619 ""} { "Info" "ISGN_ENTITY_NAME" "2 CLK1Const " "Found entity 2: CLK1Const" {  } { { "CLK1Const.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/CLK1Const.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491847619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk2const.vhd 4 2 " "Found 4 design units, including 2 entities, in source file clk2const.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK2Const_lpm_constant_b49-RTL " "Found design unit 1: CLK2Const_lpm_constant_b49-RTL" {  } { { "CLK2Const.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/CLK2Const.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847627 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 clk2const-RTL " "Found design unit 2: clk2const-RTL" {  } { { "CLK2Const.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/CLK2Const.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847627 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLK2Const_lpm_constant_b49 " "Found entity 1: CLK2Const_lpm_constant_b49" {  } { { "CLK2Const.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/CLK2Const.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847627 ""} { "Info" "ISGN_ENTITY_NAME" "2 CLK2Const " "Found entity 2: CLK2Const" {  } { { "CLK2Const.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/CLK2Const.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491847627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtotconst.vhd 4 2 " "Found 4 design units, including 2 entities, in source file rtotconst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RTOTConst_lpm_constant_s19-RTL " "Found design unit 1: RTOTConst_lpm_constant_s19-RTL" {  } { { "RTOTConst.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/RTOTConst.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847634 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 rtotconst-RTL " "Found design unit 2: rtotconst-RTL" {  } { { "RTOTConst.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/RTOTConst.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847634 ""} { "Info" "ISGN_ENTITY_NAME" "1 RTOTConst_lpm_constant_s19 " "Found entity 1: RTOTConst_lpm_constant_s19" {  } { { "RTOTConst.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/RTOTConst.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847634 ""} { "Info" "ISGN_ENTITY_NAME" "2 RTOTConst " "Found entity 2: RTOTConst" {  } { { "RTOTConst.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/RTOTConst.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491847634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r1const.vhd 4 2 " "Found 4 design units, including 2 entities, in source file r1const.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 R1Const_lpm_constant_r29-RTL " "Found design unit 1: R1Const_lpm_constant_r29-RTL" {  } { { "R1Const.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/R1Const.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847641 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 r1const-RTL " "Found design unit 2: r1const-RTL" {  } { { "R1Const.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/R1Const.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847641 ""} { "Info" "ISGN_ENTITY_NAME" "1 R1Const_lpm_constant_r29 " "Found entity 1: R1Const_lpm_constant_r29" {  } { { "R1Const.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/R1Const.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847641 ""} { "Info" "ISGN_ENTITY_NAME" "2 R1Const " "Found entity 2: R1Const" {  } { { "R1Const.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/R1Const.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491847641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r2const.vhd 4 2 " "Found 4 design units, including 2 entities, in source file r2const.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 R2Const_lpm_constant_s29-RTL " "Found design unit 1: R2Const_lpm_constant_s29-RTL" {  } { { "R2Const.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/R2Const.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847648 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 r2const-RTL " "Found design unit 2: r2const-RTL" {  } { { "R2Const.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/R2Const.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847648 ""} { "Info" "ISGN_ENTITY_NAME" "1 R2Const_lpm_constant_s29 " "Found entity 1: R2Const_lpm_constant_s29" {  } { { "R2Const.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/R2Const.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847648 ""} { "Info" "ISGN_ENTITY_NAME" "2 R2Const " "Found entity 2: R2Const" {  } { { "R2Const.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/R2Const.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491847648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pavthresh.vhd 4 2 " "Found 4 design units, including 2 entities, in source file pavthresh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PavThresh_lpm_constant_269-RTL " "Found design unit 1: PavThresh_lpm_constant_269-RTL" {  } { { "PavThresh.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/PavThresh.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847655 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pavthresh-RTL " "Found design unit 2: pavthresh-RTL" {  } { { "PavThresh.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/PavThresh.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847655 ""} { "Info" "ISGN_ENTITY_NAME" "1 PavThresh_lpm_constant_269 " "Found entity 1: PavThresh_lpm_constant_269" {  } { { "PavThresh.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/PavThresh.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847655 ""} { "Info" "ISGN_ENTITY_NAME" "2 PavThresh " "Found entity 2: PavThresh" {  } { { "PavThresh.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/PavThresh.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491847655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pavdogsim.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pavdogsim.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pavDOGSIM " "Found entity 1: pavDOGSIM" {  } { { "pavDOGSIM.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/pavDOGSIM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491847660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491847660 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pavDOGFPGA " "Elaborating entity \"pavDOGFPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1557491848574 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "GND inst5 " "Block or symbol \"GND\" of instance \"inst5\" overlaps another block or symbol" {  } { { "pavDOGFPGA.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/pavDOGFPGA.bdf" { { 976 1056 1088 1008 "inst5" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1557491848580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpCompareLess fpCompareLess:inst1 " "Elaborating entity \"fpCompareLess\" for hierarchy \"fpCompareLess:inst1\"" {  } { { "pavDOGFPGA.bdf" "inst1" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/pavDOGFPGA.bdf" { { 1272 2880 3064 1472 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491848682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpCompareLess_altfp_compare_88b fpCompareLess:inst1\|fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component " "Elaborating entity \"fpCompareLess_altfp_compare_88b\" for hierarchy \"fpCompareLess:inst1\|fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component\"" {  } { { "fpCompareLess.vhd" "fpCompareLess_altfp_compare_88b_component" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/fpCompareLess.vhd" 819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491848695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare fpCompareLess:inst1\|fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component\|lpm_compare:cmpr1 " "Elaborating entity \"lpm_compare\" for hierarchy \"fpCompareLess:inst1\|fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component\|lpm_compare:cmpr1\"" {  } { { "fpCompareLess.vhd" "cmpr1" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/fpCompareLess.vhd" 738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491848785 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpCompareLess:inst1\|fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component\|lpm_compare:cmpr1 " "Elaborated megafunction instantiation \"fpCompareLess:inst1\|fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component\|lpm_compare:cmpr1\"" {  } { { "fpCompareLess.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/fpCompareLess.vhd" 738 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491848787 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpCompareLess:inst1\|fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component\|lpm_compare:cmpr1 " "Instantiated megafunction \"fpCompareLess:inst1\|fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component\|lpm_compare:cmpr1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491848787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491848787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491848787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491848787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491848787 ""}  } { { "fpCompareLess.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/fpCompareLess.vhd" 738 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557491848787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_kci.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_kci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_kci " "Found entity 1: cmpr_kci" {  } { { "db/cmpr_kci.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/cmpr_kci.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491848860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491848860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_kci fpCompareLess:inst1\|fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component\|lpm_compare:cmpr1\|cmpr_kci:auto_generated " "Elaborating entity \"cmpr_kci\" for hierarchy \"fpCompareLess:inst1\|fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component\|lpm_compare:cmpr1\|cmpr_kci:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491848866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare fpCompareLess:inst1\|fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component\|lpm_compare:cmpr4 " "Elaborating entity \"lpm_compare\" for hierarchy \"fpCompareLess:inst1\|fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component\|lpm_compare:cmpr4\"" {  } { { "fpCompareLess.vhd" "cmpr4" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/fpCompareLess.vhd" 771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491848971 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpCompareLess:inst1\|fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component\|lpm_compare:cmpr4 " "Elaborated megafunction instantiation \"fpCompareLess:inst1\|fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component\|lpm_compare:cmpr4\"" {  } { { "fpCompareLess.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/fpCompareLess.vhd" 771 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491848972 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpCompareLess:inst1\|fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component\|lpm_compare:cmpr4 " "Instantiated megafunction \"fpCompareLess:inst1\|fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component\|lpm_compare:cmpr4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491848972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491848972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 7 " "Parameter \"LPM_WIDTH\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491848972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491848972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491848972 ""}  } { { "fpCompareLess.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/fpCompareLess.vhd" 771 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557491848972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_jci.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_jci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_jci " "Found entity 1: cmpr_jci" {  } { { "db/cmpr_jci.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/cmpr_jci.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491849045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491849045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_jci fpCompareLess:inst1\|fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component\|lpm_compare:cmpr4\|cmpr_jci:auto_generated " "Elaborating entity \"cmpr_jci\" for hierarchy \"fpCompareLess:inst1\|fpCompareLess_altfp_compare_88b:fpCompareLess_altfp_compare_88b_component\|lpm_compare:cmpr4\|cmpr_jci:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491849052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mymult1 mymult1:inst15 " "Elaborating entity \"mymult1\" for hierarchy \"mymult1:inst15\"" {  } { { "pavDOGFPGA.bdf" "inst15" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/pavDOGFPGA.bdf" { { 1264 2480 2704 1424 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491849077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mymult1_altfp_mult_trn mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component " "Elaborating entity \"mymult1_altfp_mult_trn\" for hierarchy \"mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\"" {  } { { "mymult1.vhd" "mymult1_altfp_mult_trn_component" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/mymult1.vhd" 1451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491849086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder\"" {  } { { "mymult1.vhd" "exp_add_adder" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/mymult1.vhd" 1294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491849205 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder " "Elaborated megafunction instantiation \"mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder\"" {  } { { "mymult1.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/mymult1.vhd" 1294 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491849206 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder " "Instantiated megafunction \"mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491849206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491849206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491849206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491849206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491849206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491849206 ""}  } { { "mymult1.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/mymult1.vhd" 1294 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557491849206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_tdj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_tdj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_tdj " "Found entity 1: add_sub_tdj" {  } { { "db/add_sub_tdj.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/add_sub_tdj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491849288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491849288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_tdj mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder\|add_sub_tdj:auto_generated " "Elaborating entity \"add_sub_tdj\" for hierarchy \"mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder\|add_sub_tdj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491849293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "mymult1.vhd" "exp_adj_adder" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/mymult1.vhd" 1325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491849339 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder " "Elaborated megafunction instantiation \"mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "mymult1.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/mymult1.vhd" 1325 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491849340 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder " "Instantiated megafunction \"mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491849340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491849340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491849340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491849340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491849340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491849340 ""}  } { { "mymult1.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/mymult1.vhd" 1325 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557491849340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i5h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i5h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i5h " "Found entity 1: add_sub_i5h" {  } { { "db/add_sub_i5h.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/add_sub_i5h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491849422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491849422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_i5h mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder\|add_sub_i5h:auto_generated " "Elaborating entity \"add_sub_i5h\" for hierarchy \"mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder\|add_sub_i5h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491849427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "mymult1.vhd" "exp_bias_subtr" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/mymult1.vhd" 1337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491849466 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr " "Elaborated megafunction instantiation \"mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "mymult1.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/mymult1.vhd" 1337 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491849468 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr " "Instantiated megafunction \"mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491849468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491849468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491849468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491849468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491849468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491849468 ""}  } { { "mymult1.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/mymult1.vhd" 1337 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557491849468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0lg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_0lg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0lg " "Found entity 1: add_sub_0lg" {  } { { "db/add_sub_0lg.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/add_sub_0lg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491849546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491849546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_0lg mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr\|add_sub_0lg:auto_generated " "Elaborating entity \"add_sub_0lg\" for hierarchy \"mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr\|add_sub_0lg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491849551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_add_sub:man_round_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_add_sub:man_round_adder\"" {  } { { "mymult1.vhd" "man_round_adder" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/mymult1.vhd" 1351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491849590 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_add_sub:man_round_adder " "Elaborated megafunction instantiation \"mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_add_sub:man_round_adder\"" {  } { { "mymult1.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/mymult1.vhd" 1351 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491849591 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_add_sub:man_round_adder " "Instantiated megafunction \"mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_add_sub:man_round_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491849591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491849591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491849591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 25 " "Parameter \"LPM_WIDTH\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491849591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491849591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491849591 ""}  } { { "mymult1.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/mymult1.vhd" 1351 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557491849591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_uqg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_uqg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_uqg " "Found entity 1: add_sub_uqg" {  } { { "db/add_sub_uqg.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/add_sub_uqg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491849669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491849669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_uqg mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_add_sub:man_round_adder\|add_sub_uqg:auto_generated " "Elaborating entity \"add_sub_uqg\" for hierarchy \"mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_add_sub:man_round_adder\|add_sub_uqg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491849674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_mult:man_product2_mult " "Elaborating entity \"lpm_mult\" for hierarchy \"mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_mult:man_product2_mult\"" {  } { { "mymult1.vhd" "man_product2_mult" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/mymult1.vhd" 1396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491849807 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_mult:man_product2_mult " "Elaborated megafunction instantiation \"mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_mult:man_product2_mult\"" {  } { { "mymult1.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/mymult1.vhd" 1396 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491849808 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_mult:man_product2_mult " "Instantiated megafunction \"mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_mult:man_product2_mult\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491849808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491849808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491849808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491849808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491849808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491849808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491849808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491849808 ""}  } { { "mymult1.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/mymult1.vhd" 1396 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557491849808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_5ks.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_5ks.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_5ks " "Found entity 1: mult_5ks" {  } { { "db/mult_5ks.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/mult_5ks.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491849891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491849891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_5ks mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_mult:man_product2_mult\|mult_5ks:auto_generated " "Elaborating entity \"mult_5ks\" for hierarchy \"mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|lpm_mult:man_product2_mult\|mult_5ks:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491849897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxMeUp muxMeUp:inst17 " "Elaborating entity \"muxMeUp\" for hierarchy \"muxMeUp:inst17\"" {  } { { "pavDOGFPGA.bdf" "inst17" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/pavDOGFPGA.bdf" { { 1192 2280 2424 1272 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491849937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX muxMeUp:inst17\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"muxMeUp:inst17\|LPM_MUX:LPM_MUX_component\"" {  } { { "muxMeUp.vhd" "LPM_MUX_component" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/muxMeUp.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491850045 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "muxMeUp:inst17\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"muxMeUp:inst17\|LPM_MUX:LPM_MUX_component\"" {  } { { "muxMeUp.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/muxMeUp.vhd" 135 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491850047 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "muxMeUp:inst17\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"muxMeUp:inst17\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491850047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491850047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491850047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491850047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491850047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491850047 ""}  } { { "muxMeUp.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/muxMeUp.vhd" 135 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557491850047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_69e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_69e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_69e " "Found entity 1: mux_69e" {  } { { "db/mux_69e.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/mux_69e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491850132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491850132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_69e muxMeUp:inst17\|LPM_MUX:LPM_MUX_component\|mux_69e:auto_generated " "Elaborating entity \"mux_69e\" for hierarchy \"muxMeUp:inst17\|LPM_MUX:LPM_MUX_component\|mux_69e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491850139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memristor memristor:inst " "Elaborating entity \"memristor\" for hierarchy \"memristor:inst\"" {  } { { "pavDOGFPGA.bdf" "inst" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/pavDOGFPGA.bdf" { { 1112 1600 1792 1272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491850168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider2 memristor:inst\|divider2:inst20 " "Elaborating entity \"divider2\" for hierarchy \"memristor:inst\|divider2:inst20\"" {  } { { "memristor.bdf" "inst20" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/memristor.bdf" { { -408 1944 2128 -208 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491850179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider2_altfp_div_ach memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component " "Elaborating entity \"divider2_altfp_div_ach\" for hierarchy \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\"" {  } { { "divider2.vhd" "divider2_altfp_div_ach_component" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 1849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491850189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider2_altfp_div_pst_22f memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1 " "Elaborating entity \"divider2_altfp_div_pst_22f\" for hierarchy \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\"" {  } { { "divider2.vhd" "altfp_div_pst1" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 1803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491850198 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wire_quotient_process_w_result_range425w divider2.vhd(329) " "Verilog HDL or VHDL warning at divider2.vhd(329): object \"wire_quotient_process_w_result_range425w\" assigned a value but never read" {  } { { "divider2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 329 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557491850203 "|pavDOGFPGA|memristor:inst|divider2:inst20|divider2_altfp_div_ach:divider2_altfp_div_ach_component|divider2_altfp_div_pst_22f:altfp_div_pst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|altsyncram:altsyncram3 " "Elaborating entity \"altsyncram\" for hierarchy \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|altsyncram:altsyncram3\"" {  } { { "divider2.vhd" "altsyncram3" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 1173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491850372 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|altsyncram:altsyncram3 " "Elaborated megafunction instantiation \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|altsyncram:altsyncram3\"" {  } { { "divider2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 1173 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491850395 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|altsyncram:altsyncram3 " "Instantiated megafunction \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|altsyncram:altsyncram3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A UNUSED " "Parameter \"ADDRESS_ACLR_A\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491850396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491850396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491850396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTE_SIZE 8 " "Parameter \"BYTE_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491850396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_A UNUSED " "Parameter \"BYTEENA_ACLR_A\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491850396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_B NONE " "Parameter \"BYTEENA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491850396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_REG_B CLOCK1 " "Parameter \"BYTEENA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491850396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_A USE_INPUT_CLKEN " "Parameter \"CLOCK_ENABLE_CORE_A\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491850396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_B USE_INPUT_CLKEN " "Parameter \"CLOCK_ENABLE_CORE_B\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491850396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A NORMAL " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491850396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B NORMAL " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491850396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A NORMAL " "Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491850396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B NORMAL " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491850396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ECC_PIPELINE_STAGE_ENABLED FALSE " "Parameter \"ECC_PIPELINE_STAGE_ENABLED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491850396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_ECC FALSE " "Parameter \"ENABLE_ECC\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491850396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IMPLEMENT_IN_LES OFF " "Parameter \"IMPLEMENT_IN_LES\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491850396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A UNUSED " "Parameter \"INDATA_ACLR_A\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491850396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_B NONE " "Parameter \"INDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491850396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491850396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE divider2.hex " "Parameter \"INIT_FILE\" = \"divider2.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491850396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE_LAYOUT PORT_A " "Parameter \"INIT_FILE_LAYOUT\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491850396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMUM_DEPTH 0 " "Parameter \"MAXIMUM_DEPTH\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491850396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 0 " "Parameter \"NUMWORDS_A\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491850396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 0 " "Parameter \"NUMWORDS_B\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491850396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491850396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491850396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491850396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491850396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491850396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491850396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491850396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR_B NONE " "Parameter \"RDCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491850396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK1 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491850396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491850396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491850396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491850396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491850396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491850396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491850396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491850396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_ECCSTATUS 3 " "Parameter \"WIDTH_ECCSTATUS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491850396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491850396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 1 " "Parameter \"WIDTHAD_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491850396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A UNUSED " "Parameter \"WRCONTROL_ACLR_A\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491850396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_B NONE " "Parameter \"WRCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491850396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491850396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone IV E " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491850396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491850396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491850396 ""}  } { { "divider2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 1173 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557491850396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0sk3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0sk3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0sk3 " "Found entity 1: altsyncram_0sk3" {  } { { "db/altsyncram_0sk3.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/altsyncram_0sk3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491850506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491850506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0sk3 memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|altsyncram:altsyncram3\|altsyncram_0sk3:auto_generated " "Elaborating entity \"altsyncram_0sk3\" for hierarchy \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|altsyncram:altsyncram3\|altsyncram_0sk3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491850513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_add_sub:bias_addition " "Elaborating entity \"lpm_add_sub\" for hierarchy \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_add_sub:bias_addition\"" {  } { { "divider2.vhd" "bias_addition" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 1592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491850626 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_add_sub:bias_addition " "Elaborated megafunction instantiation \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_add_sub:bias_addition\"" {  } { { "divider2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 1592 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491850628 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_add_sub:bias_addition " "Instantiated megafunction \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_add_sub:bias_addition\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491850628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491850628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491850628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491850628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491850628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491850628 ""}  } { { "divider2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 1592 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557491850628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_4pi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_4pi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_4pi " "Found entity 1: add_sub_4pi" {  } { { "db/add_sub_4pi.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/add_sub_4pi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491850719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491850719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_4pi memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_add_sub:bias_addition\|add_sub_4pi:auto_generated " "Elaborating entity \"add_sub_4pi\" for hierarchy \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_add_sub:bias_addition\|add_sub_4pi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491850726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_add_sub:exp_sub " "Elaborating entity \"lpm_add_sub\" for hierarchy \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_add_sub:exp_sub\"" {  } { { "divider2.vhd" "exp_sub" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 1608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491850774 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_add_sub:exp_sub " "Elaborated megafunction instantiation \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_add_sub:exp_sub\"" {  } { { "divider2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 1608 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491850776 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_add_sub:exp_sub " "Instantiated megafunction \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_add_sub:exp_sub\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491850776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491850776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491850776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491850776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491850776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491850776 ""}  } { { "divider2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 1608 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557491850776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hth.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hth.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hth " "Found entity 1: add_sub_hth" {  } { { "db/add_sub_hth.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/add_sub_hth.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491850873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491850873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_hth memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_add_sub:exp_sub\|add_sub_hth:auto_generated " "Elaborating entity \"add_sub_hth\" for hierarchy \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_add_sub:exp_sub\|add_sub_hth:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491850880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_add_sub:quotient_process " "Elaborating entity \"lpm_add_sub\" for hierarchy \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_add_sub:quotient_process\"" {  } { { "divider2.vhd" "quotient_process" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 1626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491850930 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_add_sub:quotient_process " "Elaborated megafunction instantiation \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_add_sub:quotient_process\"" {  } { { "divider2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 1626 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491850932 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_add_sub:quotient_process " "Instantiated megafunction \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_add_sub:quotient_process\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491850932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491850932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491850932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 31 " "Parameter \"LPM_WIDTH\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491850932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491850932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491850932 ""}  } { { "divider2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 1626 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557491850932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_sug.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_sug.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_sug " "Found entity 1: add_sub_sug" {  } { { "db/add_sub_sug.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/add_sub_sug.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491851028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491851028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_sug memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_add_sub:quotient_process\|add_sub_sug:auto_generated " "Elaborating entity \"add_sub_sug\" for hierarchy \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_add_sub:quotient_process\|add_sub_sug:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491851036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_add_sub:remainder_sub_0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\"" {  } { { "divider2.vhd" "remainder_sub_0" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 1639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491851088 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_add_sub:remainder_sub_0 " "Elaborated megafunction instantiation \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\"" {  } { { "divider2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 1639 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491851090 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_add_sub:remainder_sub_0 " "Instantiated megafunction \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491851091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491851091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491851091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 50 " "Parameter \"LPM_WIDTH\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491851091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491851091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491851091 ""}  } { { "divider2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 1639 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557491851091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_4lg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_4lg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_4lg " "Found entity 1: add_sub_4lg" {  } { { "db/add_sub_4lg.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/add_sub_4lg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491851203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491851203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_4lg memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_4lg:auto_generated " "Elaborating entity \"add_sub_4lg\" for hierarchy \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_4lg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491851213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_compare:cmpr2 " "Elaborating entity \"lpm_compare\" for hierarchy \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_compare:cmpr2\"" {  } { { "divider2.vhd" "cmpr2" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 1650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491851267 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_compare:cmpr2 " "Elaborated megafunction instantiation \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_compare:cmpr2\"" {  } { { "divider2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 1650 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491851269 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_compare:cmpr2 " "Instantiated megafunction \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_compare:cmpr2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491851269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491851269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 23 " "Parameter \"LPM_WIDTH\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491851269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491851269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491851269 ""}  } { { "divider2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 1650 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557491851269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_u3i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_u3i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_u3i " "Found entity 1: cmpr_u3i" {  } { { "db/cmpr_u3i.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/cmpr_u3i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491851393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491851393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_u3i memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_compare:cmpr2\|cmpr_u3i:auto_generated " "Elaborating entity \"cmpr_u3i\" for hierarchy \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_compare:cmpr2\|cmpr_u3i:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491851401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_mult:a1_prod " "Elaborating entity \"lpm_mult\" for hierarchy \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_mult:a1_prod\"" {  } { { "divider2.vhd" "a1_prod" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 1661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491851448 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_mult:a1_prod " "Elaborated megafunction instantiation \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_mult:a1_prod\"" {  } { { "divider2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 1661 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491851450 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_mult:a1_prod " "Instantiated megafunction \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_mult:a1_prod\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491851450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491851450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 25 " "Parameter \"LPM_WIDTHA\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491851450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491851450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 35 " "Parameter \"LPM_WIDTHP\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491851450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491851450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491851450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491851450 ""}  } { { "divider2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 1661 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557491851450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_cjt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_cjt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_cjt " "Found entity 1: mult_cjt" {  } { { "db/mult_cjt.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/mult_cjt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491851550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491851550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_cjt memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_mult:a1_prod\|mult_cjt:auto_generated " "Elaborating entity \"mult_cjt\" for hierarchy \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_mult:a1_prod\|mult_cjt:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491851558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_mult:b1_prod " "Elaborating entity \"lpm_mult\" for hierarchy \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_mult:b1_prod\"" {  } { { "divider2.vhd" "b1_prod" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 1683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491851606 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_mult:b1_prod " "Elaborated megafunction instantiation \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_mult:b1_prod\"" {  } { { "divider2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 1683 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491851607 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_mult:b1_prod " "Instantiated megafunction \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_mult:b1_prod\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491851608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491851608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491851608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491851608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491851608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491851608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491851608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491851608 ""}  } { { "divider2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 1683 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557491851608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9jt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9jt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9jt " "Found entity 1: mult_9jt" {  } { { "db/mult_9jt.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/mult_9jt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491851700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491851700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_9jt memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_mult:b1_prod\|mult_9jt:auto_generated " "Elaborating entity \"mult_9jt\" for hierarchy \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_mult:b1_prod\|mult_9jt:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491851707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_mult:q_partial_0 " "Elaborating entity \"lpm_mult\" for hierarchy \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_mult:q_partial_0\"" {  } { { "divider2.vhd" "q_partial_0" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 1701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491851752 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_mult:q_partial_0 " "Elaborated megafunction instantiation \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_mult:q_partial_0\"" {  } { { "divider2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 1701 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491851754 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_mult:q_partial_0 " "Instantiated megafunction \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_mult:q_partial_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491851754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491851754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491851754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491851754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491851754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491851754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491851754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491851754 ""}  } { { "divider2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 1701 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557491851754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ijt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ijt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ijt " "Found entity 1: mult_ijt" {  } { { "db/mult_ijt.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/mult_ijt.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491851847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491851847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_ijt memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_mult:q_partial_0\|mult_ijt:auto_generated " "Elaborating entity \"mult_ijt\" for hierarchy \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_mult:q_partial_0\|mult_ijt:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491851855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_mult:remainder_mult_0 " "Elaborating entity \"lpm_mult\" for hierarchy \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_mult:remainder_mult_0\"" {  } { { "divider2.vhd" "remainder_mult_0" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 1743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491851955 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_mult:remainder_mult_0 " "Elaborated megafunction instantiation \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_mult:remainder_mult_0\"" {  } { { "divider2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 1743 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491851957 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_mult:remainder_mult_0 " "Instantiated megafunction \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_mult:remainder_mult_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491851957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491851957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 34 " "Parameter \"LPM_WIDTHA\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491851957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491851957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 51 " "Parameter \"LPM_WIDTHP\" = \"51\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491851957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491851957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491851957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491851957 ""}  } { { "divider2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 1743 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557491851957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_gjt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_gjt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_gjt " "Found entity 1: mult_gjt" {  } { { "db/mult_gjt.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/mult_gjt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491852055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491852055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_gjt memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_gjt:auto_generated " "Elaborating entity \"mult_gjt\" for hierarchy \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_gjt:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491852062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUB32 memristor:inst\|SUB32:inst " "Elaborating entity \"SUB32\" for hierarchy \"memristor:inst\|SUB32:inst\"" {  } { { "memristor.bdf" "inst" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/memristor.bdf" { { -104 80 264 128 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491852102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUB32_altfp_add_sub_66j memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component " "Elaborating entity \"SUB32_altfp_add_sub_66j\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\"" {  } { { "SUB32.vhd" "SUB32_altfp_add_sub_66j_component" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491852114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUB32_altbarrel_shift_35e memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altbarrel_shift_35e:lbarrel_shift " "Elaborating entity \"SUB32_altbarrel_shift_35e\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altbarrel_shift_35e:lbarrel_shift\"" {  } { { "SUB32.vhd" "lbarrel_shift" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 3978 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491852131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUB32_altbarrel_shift_olb memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altbarrel_shift_olb:rbarrel_shift " "Elaborating entity \"SUB32_altbarrel_shift_olb\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altbarrel_shift_olb:rbarrel_shift\"" {  } { { "SUB32.vhd" "rbarrel_shift" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 3988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491852144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUB32_altpriority_encoder_qb6 memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt " "Elaborating entity \"SUB32_altpriority_encoder_qb6\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt\"" {  } { { "SUB32.vhd" "leading_zeroes_cnt" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 3995 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491852156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUB32_altpriority_encoder_r08 memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt\|SUB32_altpriority_encoder_r08:altpriority_encoder7 " "Elaborating entity \"SUB32_altpriority_encoder_r08\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt\|SUB32_altpriority_encoder_r08:altpriority_encoder7\"" {  } { { "SUB32.vhd" "altpriority_encoder7" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 998 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491852168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUB32_altpriority_encoder_be8 memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt\|SUB32_altpriority_encoder_r08:altpriority_encoder7\|SUB32_altpriority_encoder_be8:altpriority_encoder10 " "Elaborating entity \"SUB32_altpriority_encoder_be8\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt\|SUB32_altpriority_encoder_r08:altpriority_encoder7\|SUB32_altpriority_encoder_be8:altpriority_encoder10\"" {  } { { "SUB32.vhd" "altpriority_encoder10" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491852179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUB32_altpriority_encoder_6e8 memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt\|SUB32_altpriority_encoder_r08:altpriority_encoder7\|SUB32_altpriority_encoder_be8:altpriority_encoder10\|SUB32_altpriority_encoder_6e8:altpriority_encoder11 " "Elaborating entity \"SUB32_altpriority_encoder_6e8\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt\|SUB32_altpriority_encoder_r08:altpriority_encoder7\|SUB32_altpriority_encoder_be8:altpriority_encoder10\|SUB32_altpriority_encoder_6e8:altpriority_encoder11\"" {  } { { "SUB32.vhd" "altpriority_encoder11" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491852191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUB32_altpriority_encoder_3e8 memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt\|SUB32_altpriority_encoder_r08:altpriority_encoder7\|SUB32_altpriority_encoder_be8:altpriority_encoder10\|SUB32_altpriority_encoder_6e8:altpriority_encoder11\|SUB32_altpriority_encoder_3e8:altpriority_encoder13 " "Elaborating entity \"SUB32_altpriority_encoder_3e8\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt\|SUB32_altpriority_encoder_r08:altpriority_encoder7\|SUB32_altpriority_encoder_be8:altpriority_encoder10\|SUB32_altpriority_encoder_6e8:altpriority_encoder11\|SUB32_altpriority_encoder_3e8:altpriority_encoder13\"" {  } { { "SUB32.vhd" "altpriority_encoder13" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491852202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUB32_altpriority_encoder_bv7 memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt\|SUB32_altpriority_encoder_r08:altpriority_encoder7\|SUB32_altpriority_encoder_bv7:altpriority_encoder9 " "Elaborating entity \"SUB32_altpriority_encoder_bv7\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt\|SUB32_altpriority_encoder_r08:altpriority_encoder7\|SUB32_altpriority_encoder_bv7:altpriority_encoder9\"" {  } { { "SUB32.vhd" "altpriority_encoder9" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491852254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUB32_altpriority_encoder_6v7 memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt\|SUB32_altpriority_encoder_r08:altpriority_encoder7\|SUB32_altpriority_encoder_bv7:altpriority_encoder9\|SUB32_altpriority_encoder_6v7:altpriority_encoder15 " "Elaborating entity \"SUB32_altpriority_encoder_6v7\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt\|SUB32_altpriority_encoder_r08:altpriority_encoder7\|SUB32_altpriority_encoder_bv7:altpriority_encoder9\|SUB32_altpriority_encoder_6v7:altpriority_encoder15\"" {  } { { "SUB32.vhd" "altpriority_encoder15" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491852265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUB32_altpriority_encoder_3v7 memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt\|SUB32_altpriority_encoder_r08:altpriority_encoder7\|SUB32_altpriority_encoder_bv7:altpriority_encoder9\|SUB32_altpriority_encoder_6v7:altpriority_encoder15\|SUB32_altpriority_encoder_3v7:altpriority_encoder17 " "Elaborating entity \"SUB32_altpriority_encoder_3v7\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt\|SUB32_altpriority_encoder_r08:altpriority_encoder7\|SUB32_altpriority_encoder_bv7:altpriority_encoder9\|SUB32_altpriority_encoder_6v7:altpriority_encoder15\|SUB32_altpriority_encoder_3v7:altpriority_encoder17\"" {  } { { "SUB32.vhd" "altpriority_encoder17" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491852277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUB32_altpriority_encoder_rf8 memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt\|SUB32_altpriority_encoder_rf8:altpriority_encoder8 " "Elaborating entity \"SUB32_altpriority_encoder_rf8\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altpriority_encoder_qb6:leading_zeroes_cnt\|SUB32_altpriority_encoder_rf8:altpriority_encoder8\"" {  } { { "SUB32.vhd" "altpriority_encoder8" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 1013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491852328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUB32_altpriority_encoder_e48 memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altpriority_encoder_e48:trailing_zeros_cnt " "Elaborating entity \"SUB32_altpriority_encoder_e48\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altpriority_encoder_e48:trailing_zeros_cnt\"" {  } { { "SUB32.vhd" "trailing_zeros_cnt" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491852471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUB32_altpriority_encoder_fj8 memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altpriority_encoder_e48:trailing_zeros_cnt\|SUB32_altpriority_encoder_fj8:altpriority_encoder21 " "Elaborating entity \"SUB32_altpriority_encoder_fj8\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altpriority_encoder_e48:trailing_zeros_cnt\|SUB32_altpriority_encoder_fj8:altpriority_encoder21\"" {  } { { "SUB32.vhd" "altpriority_encoder21" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 1514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491852481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUB32_altpriority_encoder_vh8 memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altpriority_encoder_e48:trailing_zeros_cnt\|SUB32_altpriority_encoder_fj8:altpriority_encoder21\|SUB32_altpriority_encoder_vh8:altpriority_encoder23 " "Elaborating entity \"SUB32_altpriority_encoder_vh8\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altpriority_encoder_e48:trailing_zeros_cnt\|SUB32_altpriority_encoder_fj8:altpriority_encoder21\|SUB32_altpriority_encoder_vh8:altpriority_encoder23\"" {  } { { "SUB32.vhd" "altpriority_encoder23" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 1227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491852492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUB32_altpriority_encoder_qh8 memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altpriority_encoder_e48:trailing_zeros_cnt\|SUB32_altpriority_encoder_fj8:altpriority_encoder21\|SUB32_altpriority_encoder_vh8:altpriority_encoder23\|SUB32_altpriority_encoder_qh8:altpriority_encoder25 " "Elaborating entity \"SUB32_altpriority_encoder_qh8\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altpriority_encoder_e48:trailing_zeros_cnt\|SUB32_altpriority_encoder_fj8:altpriority_encoder21\|SUB32_altpriority_encoder_vh8:altpriority_encoder23\|SUB32_altpriority_encoder_qh8:altpriority_encoder25\"" {  } { { "SUB32.vhd" "altpriority_encoder25" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 1167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491852502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUB32_altpriority_encoder_nh8 memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altpriority_encoder_e48:trailing_zeros_cnt\|SUB32_altpriority_encoder_fj8:altpriority_encoder21\|SUB32_altpriority_encoder_vh8:altpriority_encoder23\|SUB32_altpriority_encoder_qh8:altpriority_encoder25\|SUB32_altpriority_encoder_nh8:altpriority_encoder27 " "Elaborating entity \"SUB32_altpriority_encoder_nh8\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altpriority_encoder_e48:trailing_zeros_cnt\|SUB32_altpriority_encoder_fj8:altpriority_encoder21\|SUB32_altpriority_encoder_vh8:altpriority_encoder23\|SUB32_altpriority_encoder_qh8:altpriority_encoder25\|SUB32_altpriority_encoder_nh8:altpriority_encoder27\"" {  } { { "SUB32.vhd" "altpriority_encoder27" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 1107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491852513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUB32_altpriority_encoder_f48 memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altpriority_encoder_e48:trailing_zeros_cnt\|SUB32_altpriority_encoder_f48:altpriority_encoder22 " "Elaborating entity \"SUB32_altpriority_encoder_f48\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altpriority_encoder_e48:trailing_zeros_cnt\|SUB32_altpriority_encoder_f48:altpriority_encoder22\"" {  } { { "SUB32.vhd" "altpriority_encoder22" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 1520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491852627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUB32_altpriority_encoder_v28 memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altpriority_encoder_e48:trailing_zeros_cnt\|SUB32_altpriority_encoder_f48:altpriority_encoder22\|SUB32_altpriority_encoder_v28:altpriority_encoder30 " "Elaborating entity \"SUB32_altpriority_encoder_v28\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altpriority_encoder_e48:trailing_zeros_cnt\|SUB32_altpriority_encoder_f48:altpriority_encoder22\|SUB32_altpriority_encoder_v28:altpriority_encoder30\"" {  } { { "SUB32.vhd" "altpriority_encoder30" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 1457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491852703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUB32_altpriority_encoder_q28 memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altpriority_encoder_e48:trailing_zeros_cnt\|SUB32_altpriority_encoder_f48:altpriority_encoder22\|SUB32_altpriority_encoder_v28:altpriority_encoder30\|SUB32_altpriority_encoder_q28:altpriority_encoder32 " "Elaborating entity \"SUB32_altpriority_encoder_q28\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altpriority_encoder_e48:trailing_zeros_cnt\|SUB32_altpriority_encoder_f48:altpriority_encoder22\|SUB32_altpriority_encoder_v28:altpriority_encoder30\|SUB32_altpriority_encoder_q28:altpriority_encoder32\"" {  } { { "SUB32.vhd" "altpriority_encoder32" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 1394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491852741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUB32_altpriority_encoder_n28 memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altpriority_encoder_e48:trailing_zeros_cnt\|SUB32_altpriority_encoder_f48:altpriority_encoder22\|SUB32_altpriority_encoder_v28:altpriority_encoder30\|SUB32_altpriority_encoder_q28:altpriority_encoder32\|SUB32_altpriority_encoder_n28:altpriority_encoder34 " "Elaborating entity \"SUB32_altpriority_encoder_n28\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|SUB32_altpriority_encoder_e48:trailing_zeros_cnt\|SUB32_altpriority_encoder_f48:altpriority_encoder22\|SUB32_altpriority_encoder_v28:altpriority_encoder30\|SUB32_altpriority_encoder_q28:altpriority_encoder32\|SUB32_altpriority_encoder_n28:altpriority_encoder34\"" {  } { { "SUB32.vhd" "altpriority_encoder34" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 1331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491852761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub1\"" {  } { { "SUB32.vhd" "add_sub1" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491852781 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub1\"" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4518 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491852782 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491852782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491852782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491852782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491852782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491852782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491852782 ""}  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4518 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557491852782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lcg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lcg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lcg " "Found entity 1: add_sub_lcg" {  } { { "db/add_sub_lcg.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/add_sub_lcg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491852871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491852871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_lcg memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub1\|add_sub_lcg:auto_generated " "Elaborating entity \"add_sub_lcg\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub1\|add_sub_lcg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491852878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub2 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub2\"" {  } { { "SUB32.vhd" "add_sub2" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491852924 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub2 " "Elaborated megafunction instantiation \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub2\"" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4529 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491852925 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub2 " "Instantiated megafunction \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491852926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491852926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491852926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491852926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491852926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491852926 ""}  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4529 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557491852926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub3\"" {  } { { "SUB32.vhd" "add_sub3" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491852998 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub3\"" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4540 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491853000 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491853000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491853000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491853000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491853000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491853000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491853000 ""}  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4540 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557491853000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_icg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_icg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_icg " "Found entity 1: add_sub_icg" {  } { { "db/add_sub_icg.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/add_sub_icg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491853088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491853088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_icg memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub3\|add_sub_icg:auto_generated " "Elaborating entity \"add_sub_icg\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub3\|add_sub_icg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491853096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub4\"" {  } { { "SUB32.vhd" "add_sub4" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491853140 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub4\"" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4551 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491853142 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491853142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491853142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491853142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491853142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491853142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491853142 ""}  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4551 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557491853142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kbg " "Found entity 1: add_sub_kbg" {  } { { "db/add_sub_kbg.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/add_sub_kbg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491853231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491853231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_kbg memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub4\|add_sub_kbg:auto_generated " "Elaborating entity \"add_sub_kbg\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub4\|add_sub_kbg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491853239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub5\"" {  } { { "SUB32.vhd" "add_sub5" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491853282 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub5\"" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4562 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491853284 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491853284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491853284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491853284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491853284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491853284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491853284 ""}  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4562 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557491853284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kpj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kpj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kpj " "Found entity 1: add_sub_kpj" {  } { { "db/add_sub_kpj.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/add_sub_kpj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491853373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491853373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_kpj memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub5\|add_sub_kpj:auto_generated " "Elaborating entity \"add_sub_kpj\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub5\|add_sub_kpj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491853380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub6 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub6\"" {  } { { "SUB32.vhd" "add_sub6" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491853424 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub6 " "Elaborated megafunction instantiation \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub6\"" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4578 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491853426 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub6 " "Instantiated megafunction \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:add_sub6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491853426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491853426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491853426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491853426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491853426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491853426 ""}  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4578 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557491853426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "SUB32.vhd" "man_2comp_res_lower" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491853497 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_lower " "Elaborated megafunction instantiation \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4599 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491853499 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_lower " "Instantiated megafunction \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491853500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491853500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491853500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491853500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491853500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491853500 ""}  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4599 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557491853500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3ql.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_3ql.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3ql " "Found entity 1: add_sub_3ql" {  } { { "db/add_sub_3ql.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/add_sub_3ql.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491853586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491853586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_3ql memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_3ql:auto_generated " "Elaborating entity \"add_sub_3ql\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_3ql:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491853593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "SUB32.vhd" "man_2comp_res_upper0" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491853638 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborated megafunction instantiation \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4617 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491853640 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_upper0 " "Instantiated megafunction \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491853640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491853640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491853640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491853640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491853640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491853640 ""}  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4617 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557491853640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8bl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8bl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8bl " "Found entity 1: add_sub_8bl" {  } { { "db/add_sub_8bl.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/add_sub_8bl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491853726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491853726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8bl memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_8bl:auto_generated " "Elaborating entity \"add_sub_8bl\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_8bl:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491853734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "SUB32.vhd" "man_2comp_res_upper1" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491853778 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborated megafunction instantiation \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4634 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491853780 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_upper1 " "Instantiated megafunction \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_2comp_res_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491853780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491853780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491853780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491853780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491853780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491853780 ""}  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4634 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557491853780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_add_sub_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_add_sub_upper0\"" {  } { { "SUB32.vhd" "man_add_sub_upper0" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491853900 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_add_sub_upper0 " "Elaborated megafunction instantiation \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_add_sub_upper0\"" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4679 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491853902 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_add_sub_upper0 " "Instantiated megafunction \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_add_sub_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491853902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491853902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491853902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491853902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491853902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491853902 ""}  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4679 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557491853902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_add_sub_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_add_sub_upper1\"" {  } { { "SUB32.vhd" "man_add_sub_upper1" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491853975 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_add_sub_upper1 " "Elaborated megafunction instantiation \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_add_sub_upper1\"" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4696 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491853978 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_add_sub_upper1 " "Instantiated megafunction \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_add_sub_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491853978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491853978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491853978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491853978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491853978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491853978 ""}  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4696 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557491853978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "SUB32.vhd" "man_res_rounding_add_sub_lower" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491854050 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborated megafunction instantiation \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4723 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491854053 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Instantiated megafunction \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491854053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491854053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491854053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 13 " "Parameter \"LPM_WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491854053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491854053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491854053 ""}  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4723 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557491854053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qrg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qrg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qrg " "Found entity 1: add_sub_qrg" {  } { { "db/add_sub_qrg.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/add_sub_qrg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491854142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491854142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_qrg memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_qrg:auto_generated " "Elaborating entity \"add_sub_qrg\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_qrg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491854150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "SUB32.vhd" "man_res_rounding_add_sub_upper1" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491854195 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborated megafunction instantiation \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4735 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491854197 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Instantiated megafunction \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491854197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491854197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491854197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 13 " "Parameter \"LPM_WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491854197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491854197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491854197 ""}  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4735 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557491854197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_34h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_34h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_34h " "Found entity 1: add_sub_34h" {  } { { "db/add_sub_34h.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/add_sub_34h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491854288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491854288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_34h memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_34h:auto_generated " "Elaborating entity \"add_sub_34h\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_34h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491854295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborating entity \"lpm_compare\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "SUB32.vhd" "trailing_zeros_limit_comparator" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491854341 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborated megafunction instantiation \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4747 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491854342 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_compare:trailing_zeros_limit_comparator " "Instantiated megafunction \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_compare:trailing_zeros_limit_comparator\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491854342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491854342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491854342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491854342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491854342 ""}  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/SUB32.vhd" 4747 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557491854342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7rh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7rh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7rh " "Found entity 1: cmpr_7rh" {  } { { "db/cmpr_7rh.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/cmpr_7rh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491854422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491854422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7rh memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_7rh:auto_generated " "Elaborating entity \"cmpr_7rh\" for hierarchy \"memristor:inst\|SUB32:inst\|SUB32_altfp_add_sub_66j:SUB32_altfp_add_sub_66j_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_7rh:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491854430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regy memristor:inst\|regy:inst11 " "Elaborating entity \"regy\" for hierarchy \"memristor:inst\|regy:inst11\"" {  } { { "memristor.bdf" "inst11" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/memristor.bdf" { { -160 1888 2032 -48 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491854460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg memristor:inst\|regy:inst11\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"memristor:inst\|regy:inst11\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "regy.vhd" "LPM_SHIFTREG_component" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/regy.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491854561 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memristor:inst\|regy:inst11\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborated megafunction instantiation \"memristor:inst\|regy:inst11\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "regy.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/regy.vhd" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491854563 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memristor:inst\|regy:inst11\|lpm_shiftreg:LPM_SHIFTREG_component " "Instantiated megafunction \"memristor:inst\|regy:inst11\|lpm_shiftreg:LPM_SHIFTREG_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction RIGHT " "Parameter \"lpm_direction\" = \"RIGHT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491854563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491854563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491854563 ""}  } { { "regy.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/regy.vhd" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557491854563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compEqual memristor:inst\|compEqual:inst13 " "Elaborating entity \"compEqual\" for hierarchy \"memristor:inst\|compEqual:inst13\"" {  } { { "memristor.bdf" "inst13" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/memristor.bdf" { { 184 -16 112 280 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491854718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare memristor:inst\|compEqual:inst13\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"memristor:inst\|compEqual:inst13\|lpm_compare:LPM_COMPARE_component\"" {  } { { "compEqual.vhd" "LPM_COMPARE_component" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/compEqual.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491854736 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memristor:inst\|compEqual:inst13\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"memristor:inst\|compEqual:inst13\|lpm_compare:LPM_COMPARE_component\"" {  } { { "compEqual.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/compEqual.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491854737 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memristor:inst\|compEqual:inst13\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"memristor:inst\|compEqual:inst13\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491854738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491854738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491854738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 2 " "Parameter \"lpm_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491854738 ""}  } { { "compEqual.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/compEqual.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557491854738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_0cj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_0cj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_0cj " "Found entity 1: cmpr_0cj" {  } { { "db/cmpr_0cj.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/cmpr_0cj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491854819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491854819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_0cj memristor:inst\|compEqual:inst13\|lpm_compare:LPM_COMPARE_component\|cmpr_0cj:auto_generated " "Elaborating entity \"cmpr_0cj\" for hierarchy \"memristor:inst\|compEqual:inst13\|lpm_compare:LPM_COMPARE_component\|cmpr_0cj:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491854828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpCompareGreat memristor:inst\|fpCompareGreat:inst16 " "Elaborating entity \"fpCompareGreat\" for hierarchy \"memristor:inst\|fpCompareGreat:inst16\"" {  } { { "memristor.bdf" "inst16" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/memristor.bdf" { { -64 1296 1480 136 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491854963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpCompareGreat_altfp_compare_38b memristor:inst\|fpCompareGreat:inst16\|fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component " "Elaborating entity \"fpCompareGreat_altfp_compare_38b\" for hierarchy \"memristor:inst\|fpCompareGreat:inst16\|fpCompareGreat_altfp_compare_38b:fpCompareGreat_altfp_compare_38b_component\"" {  } { { "fpCompareGreat.vhd" "fpCompareGreat_altfp_compare_38b_component" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/fpCompareGreat.vhd" 815 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491854977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add32 memristor:inst\|add32:inst10 " "Elaborating entity \"add32\" for hierarchy \"memristor:inst\|add32:inst10\"" {  } { { "memristor.bdf" "inst10" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/memristor.bdf" { { -144 792 976 88 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491855163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add32_altfp_add_sub_55j memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component " "Elaborating entity \"add32_altfp_add_sub_55j\" for hierarchy \"memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\"" {  } { { "add32.vhd" "add32_altfp_add_sub_55j_component" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 4790 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491855182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add32_altbarrel_shift_35e memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altbarrel_shift_35e:lbarrel_shift " "Elaborating entity \"add32_altbarrel_shift_35e\" for hierarchy \"memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altbarrel_shift_35e:lbarrel_shift\"" {  } { { "add32.vhd" "lbarrel_shift" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 3974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491855201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add32_altbarrel_shift_olb memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altbarrel_shift_olb:rbarrel_shift " "Elaborating entity \"add32_altbarrel_shift_olb\" for hierarchy \"memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altbarrel_shift_olb:rbarrel_shift\"" {  } { { "add32.vhd" "rbarrel_shift" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 3984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491855216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add32_altpriority_encoder_qb6 memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altpriority_encoder_qb6:leading_zeroes_cnt " "Elaborating entity \"add32_altpriority_encoder_qb6\" for hierarchy \"memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altpriority_encoder_qb6:leading_zeroes_cnt\"" {  } { { "add32.vhd" "leading_zeroes_cnt" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 3991 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491855233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add32_altpriority_encoder_r08 memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altpriority_encoder_qb6:leading_zeroes_cnt\|add32_altpriority_encoder_r08:altpriority_encoder7 " "Elaborating entity \"add32_altpriority_encoder_r08\" for hierarchy \"memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altpriority_encoder_qb6:leading_zeroes_cnt\|add32_altpriority_encoder_r08:altpriority_encoder7\"" {  } { { "add32.vhd" "altpriority_encoder7" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 998 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491855247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add32_altpriority_encoder_be8 memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altpriority_encoder_qb6:leading_zeroes_cnt\|add32_altpriority_encoder_r08:altpriority_encoder7\|add32_altpriority_encoder_be8:altpriority_encoder10 " "Elaborating entity \"add32_altpriority_encoder_be8\" for hierarchy \"memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altpriority_encoder_qb6:leading_zeroes_cnt\|add32_altpriority_encoder_r08:altpriority_encoder7\|add32_altpriority_encoder_be8:altpriority_encoder10\"" {  } { { "add32.vhd" "altpriority_encoder10" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491855261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add32_altpriority_encoder_6e8 memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altpriority_encoder_qb6:leading_zeroes_cnt\|add32_altpriority_encoder_r08:altpriority_encoder7\|add32_altpriority_encoder_be8:altpriority_encoder10\|add32_altpriority_encoder_6e8:altpriority_encoder11 " "Elaborating entity \"add32_altpriority_encoder_6e8\" for hierarchy \"memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altpriority_encoder_qb6:leading_zeroes_cnt\|add32_altpriority_encoder_r08:altpriority_encoder7\|add32_altpriority_encoder_be8:altpriority_encoder10\|add32_altpriority_encoder_6e8:altpriority_encoder11\"" {  } { { "add32.vhd" "altpriority_encoder11" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491855276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add32_altpriority_encoder_3e8 memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altpriority_encoder_qb6:leading_zeroes_cnt\|add32_altpriority_encoder_r08:altpriority_encoder7\|add32_altpriority_encoder_be8:altpriority_encoder10\|add32_altpriority_encoder_6e8:altpriority_encoder11\|add32_altpriority_encoder_3e8:altpriority_encoder13 " "Elaborating entity \"add32_altpriority_encoder_3e8\" for hierarchy \"memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altpriority_encoder_qb6:leading_zeroes_cnt\|add32_altpriority_encoder_r08:altpriority_encoder7\|add32_altpriority_encoder_be8:altpriority_encoder10\|add32_altpriority_encoder_6e8:altpriority_encoder11\|add32_altpriority_encoder_3e8:altpriority_encoder13\"" {  } { { "add32.vhd" "altpriority_encoder13" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491855290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add32_altpriority_encoder_bv7 memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altpriority_encoder_qb6:leading_zeroes_cnt\|add32_altpriority_encoder_r08:altpriority_encoder7\|add32_altpriority_encoder_bv7:altpriority_encoder9 " "Elaborating entity \"add32_altpriority_encoder_bv7\" for hierarchy \"memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altpriority_encoder_qb6:leading_zeroes_cnt\|add32_altpriority_encoder_r08:altpriority_encoder7\|add32_altpriority_encoder_bv7:altpriority_encoder9\"" {  } { { "add32.vhd" "altpriority_encoder9" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491855396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add32_altpriority_encoder_6v7 memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altpriority_encoder_qb6:leading_zeroes_cnt\|add32_altpriority_encoder_r08:altpriority_encoder7\|add32_altpriority_encoder_bv7:altpriority_encoder9\|add32_altpriority_encoder_6v7:altpriority_encoder15 " "Elaborating entity \"add32_altpriority_encoder_6v7\" for hierarchy \"memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altpriority_encoder_qb6:leading_zeroes_cnt\|add32_altpriority_encoder_r08:altpriority_encoder7\|add32_altpriority_encoder_bv7:altpriority_encoder9\|add32_altpriority_encoder_6v7:altpriority_encoder15\"" {  } { { "add32.vhd" "altpriority_encoder15" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491855431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add32_altpriority_encoder_3v7 memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altpriority_encoder_qb6:leading_zeroes_cnt\|add32_altpriority_encoder_r08:altpriority_encoder7\|add32_altpriority_encoder_bv7:altpriority_encoder9\|add32_altpriority_encoder_6v7:altpriority_encoder15\|add32_altpriority_encoder_3v7:altpriority_encoder17 " "Elaborating entity \"add32_altpriority_encoder_3v7\" for hierarchy \"memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altpriority_encoder_qb6:leading_zeroes_cnt\|add32_altpriority_encoder_r08:altpriority_encoder7\|add32_altpriority_encoder_bv7:altpriority_encoder9\|add32_altpriority_encoder_6v7:altpriority_encoder15\|add32_altpriority_encoder_3v7:altpriority_encoder17\"" {  } { { "add32.vhd" "altpriority_encoder17" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491855462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add32_altpriority_encoder_rf8 memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altpriority_encoder_qb6:leading_zeroes_cnt\|add32_altpriority_encoder_rf8:altpriority_encoder8 " "Elaborating entity \"add32_altpriority_encoder_rf8\" for hierarchy \"memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altpriority_encoder_qb6:leading_zeroes_cnt\|add32_altpriority_encoder_rf8:altpriority_encoder8\"" {  } { { "add32.vhd" "altpriority_encoder8" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 1013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491855621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add32_altpriority_encoder_e48 memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altpriority_encoder_e48:trailing_zeros_cnt " "Elaborating entity \"add32_altpriority_encoder_e48\" for hierarchy \"memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altpriority_encoder_e48:trailing_zeros_cnt\"" {  } { { "add32.vhd" "trailing_zeros_cnt" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 3997 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491856312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add32_altpriority_encoder_fj8 memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altpriority_encoder_e48:trailing_zeros_cnt\|add32_altpriority_encoder_fj8:altpriority_encoder21 " "Elaborating entity \"add32_altpriority_encoder_fj8\" for hierarchy \"memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altpriority_encoder_e48:trailing_zeros_cnt\|add32_altpriority_encoder_fj8:altpriority_encoder21\"" {  } { { "add32.vhd" "altpriority_encoder21" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 1514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491856349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add32_altpriority_encoder_vh8 memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altpriority_encoder_e48:trailing_zeros_cnt\|add32_altpriority_encoder_fj8:altpriority_encoder21\|add32_altpriority_encoder_vh8:altpriority_encoder23 " "Elaborating entity \"add32_altpriority_encoder_vh8\" for hierarchy \"memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altpriority_encoder_e48:trailing_zeros_cnt\|add32_altpriority_encoder_fj8:altpriority_encoder21\|add32_altpriority_encoder_vh8:altpriority_encoder23\"" {  } { { "add32.vhd" "altpriority_encoder23" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 1227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491856381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add32_altpriority_encoder_qh8 memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altpriority_encoder_e48:trailing_zeros_cnt\|add32_altpriority_encoder_fj8:altpriority_encoder21\|add32_altpriority_encoder_vh8:altpriority_encoder23\|add32_altpriority_encoder_qh8:altpriority_encoder25 " "Elaborating entity \"add32_altpriority_encoder_qh8\" for hierarchy \"memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altpriority_encoder_e48:trailing_zeros_cnt\|add32_altpriority_encoder_fj8:altpriority_encoder21\|add32_altpriority_encoder_vh8:altpriority_encoder23\|add32_altpriority_encoder_qh8:altpriority_encoder25\"" {  } { { "add32.vhd" "altpriority_encoder25" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 1167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491856430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add32_altpriority_encoder_nh8 memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altpriority_encoder_e48:trailing_zeros_cnt\|add32_altpriority_encoder_fj8:altpriority_encoder21\|add32_altpriority_encoder_vh8:altpriority_encoder23\|add32_altpriority_encoder_qh8:altpriority_encoder25\|add32_altpriority_encoder_nh8:altpriority_encoder27 " "Elaborating entity \"add32_altpriority_encoder_nh8\" for hierarchy \"memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altpriority_encoder_e48:trailing_zeros_cnt\|add32_altpriority_encoder_fj8:altpriority_encoder21\|add32_altpriority_encoder_vh8:altpriority_encoder23\|add32_altpriority_encoder_qh8:altpriority_encoder25\|add32_altpriority_encoder_nh8:altpriority_encoder27\"" {  } { { "add32.vhd" "altpriority_encoder27" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 1107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491856468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add32_altpriority_encoder_f48 memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altpriority_encoder_e48:trailing_zeros_cnt\|add32_altpriority_encoder_f48:altpriority_encoder22 " "Elaborating entity \"add32_altpriority_encoder_f48\" for hierarchy \"memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altpriority_encoder_e48:trailing_zeros_cnt\|add32_altpriority_encoder_f48:altpriority_encoder22\"" {  } { { "add32.vhd" "altpriority_encoder22" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 1520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491856885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add32_altpriority_encoder_v28 memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altpriority_encoder_e48:trailing_zeros_cnt\|add32_altpriority_encoder_f48:altpriority_encoder22\|add32_altpriority_encoder_v28:altpriority_encoder30 " "Elaborating entity \"add32_altpriority_encoder_v28\" for hierarchy \"memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altpriority_encoder_e48:trailing_zeros_cnt\|add32_altpriority_encoder_f48:altpriority_encoder22\|add32_altpriority_encoder_v28:altpriority_encoder30\"" {  } { { "add32.vhd" "altpriority_encoder30" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 1457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491857148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add32_altpriority_encoder_q28 memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altpriority_encoder_e48:trailing_zeros_cnt\|add32_altpriority_encoder_f48:altpriority_encoder22\|add32_altpriority_encoder_v28:altpriority_encoder30\|add32_altpriority_encoder_q28:altpriority_encoder32 " "Elaborating entity \"add32_altpriority_encoder_q28\" for hierarchy \"memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altpriority_encoder_e48:trailing_zeros_cnt\|add32_altpriority_encoder_f48:altpriority_encoder22\|add32_altpriority_encoder_v28:altpriority_encoder30\|add32_altpriority_encoder_q28:altpriority_encoder32\"" {  } { { "add32.vhd" "altpriority_encoder32" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 1394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491857264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add32_altpriority_encoder_n28 memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altpriority_encoder_e48:trailing_zeros_cnt\|add32_altpriority_encoder_f48:altpriority_encoder22\|add32_altpriority_encoder_v28:altpriority_encoder30\|add32_altpriority_encoder_q28:altpriority_encoder32\|add32_altpriority_encoder_n28:altpriority_encoder34 " "Elaborating entity \"add32_altpriority_encoder_n28\" for hierarchy \"memristor:inst\|add32:inst10\|add32_altfp_add_sub_55j:add32_altfp_add_sub_55j_component\|add32_altpriority_encoder_e48:trailing_zeros_cnt\|add32_altpriority_encoder_f48:altpriority_encoder22\|add32_altpriority_encoder_v28:altpriority_encoder30\|add32_altpriority_encoder_q28:altpriority_encoder32\|add32_altpriority_encoder_n28:altpriority_encoder34\"" {  } { { "add32.vhd" "altpriority_encoder34" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/add32.vhd" 1331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491857319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "diff memristor:inst\|diff:inst2 " "Elaborating entity \"diff\" for hierarchy \"memristor:inst\|diff:inst2\"" {  } { { "memristor.bdf" "inst2" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/memristor.bdf" { { -112 312 520 -16 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491858938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beta memristor:inst\|diff:inst2\|beta:inst11 " "Elaborating entity \"beta\" for hierarchy \"memristor:inst\|diff:inst2\|beta:inst11\"" {  } { { "diff.bdf" "inst11" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/diff.bdf" { { 152 48 160 200 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491861271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beta_lpm_constant_t49 memristor:inst\|diff:inst2\|beta:inst11\|beta_lpm_constant_t49:beta_lpm_constant_t49_component " "Elaborating entity \"beta_lpm_constant_t49\" for hierarchy \"memristor:inst\|diff:inst2\|beta:inst11\|beta_lpm_constant_t49:beta_lpm_constant_t49_component\"" {  } { { "beta.vhd" "beta_lpm_constant_t49_component" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/beta.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491861298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alpha memristor:inst\|diff:inst2\|alpha:inst10 " "Elaborating entity \"alpha\" for hierarchy \"memristor:inst\|diff:inst2\|alpha:inst10\"" {  } { { "diff.bdf" "inst10" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/diff.bdf" { { 304 40 152 352 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491863852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alpha_lpm_constant_p59 memristor:inst\|diff:inst2\|alpha:inst10\|alpha_lpm_constant_p59:alpha_lpm_constant_p59_component " "Elaborating entity \"alpha_lpm_constant_p59\" for hierarchy \"memristor:inst\|diff:inst2\|alpha:inst10\|alpha_lpm_constant_p59:alpha_lpm_constant_p59_component\"" {  } { { "alpha.vhd" "alpha_lpm_constant_p59_component" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/alpha.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491863865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfsies memristor:inst\|diff:inst2\|halfsies:inst12 " "Elaborating entity \"halfsies\" for hierarchy \"memristor:inst\|diff:inst2\|halfsies:inst12\"" {  } { { "diff.bdf" "inst12" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/diff.bdf" { { 328 552 664 376 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491863878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfsies_lpm_constant_k29 memristor:inst\|diff:inst2\|halfsies:inst12\|halfsies_lpm_constant_k29:halfsies_lpm_constant_k29_component " "Elaborating entity \"halfsies_lpm_constant_k29\" for hierarchy \"memristor:inst\|diff:inst2\|halfsies:inst12\|halfsies_lpm_constant_k29:halfsies_lpm_constant_k29_component\"" {  } { { "halfsies.vhd" "halfsies_lpm_constant_k29_component" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/halfsies.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491863891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "absolutely memristor:inst\|diff:inst2\|absolutely:inst8 " "Elaborating entity \"absolutely\" for hierarchy \"memristor:inst\|diff:inst2\|absolutely:inst8\"" {  } { { "diff.bdf" "inst8" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/diff.bdf" { { 504 592 800 632 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491865294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "absolutely_altfp_abs_t0a memristor:inst\|diff:inst2\|absolutely:inst8\|absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component " "Elaborating entity \"absolutely_altfp_abs_t0a\" for hierarchy \"memristor:inst\|diff:inst2\|absolutely:inst8\|absolutely_altfp_abs_t0a:absolutely_altfp_abs_t0a_component\"" {  } { { "absolutely.vhd" "absolutely_altfp_abs_t0a_component" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/absolutely.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491865309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "threshold memristor:inst\|diff:inst2\|threshold:inst13 " "Elaborating entity \"threshold\" for hierarchy \"memristor:inst\|diff:inst2\|threshold:inst13\"" {  } { { "diff.bdf" "inst13" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/diff.bdf" { { 672 -16 96 720 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491866917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "threshold_lpm_constant_549 memristor:inst\|diff:inst2\|threshold:inst13\|threshold_lpm_constant_549:threshold_lpm_constant_549_component " "Elaborating entity \"threshold_lpm_constant_549\" for hierarchy \"memristor:inst\|diff:inst2\|threshold:inst13\|threshold_lpm_constant_549:threshold_lpm_constant_549_component\"" {  } { { "threshold.vhd" "threshold_lpm_constant_549_component" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/threshold.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491866933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deltaT memristor:inst\|deltaT:inst1 " "Elaborating entity \"deltaT\" for hierarchy \"memristor:inst\|deltaT:inst1\"" {  } { { "memristor.bdf" "inst1" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/memristor.bdf" { { -16 376 488 32 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491868582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deltaT_lpm_constant_o49 memristor:inst\|deltaT:inst1\|deltaT_lpm_constant_o49:deltaT_lpm_constant_o49_component " "Elaborating entity \"deltaT_lpm_constant_o49\" for hierarchy \"memristor:inst\|deltaT:inst1\|deltaT_lpm_constant_o49:deltaT_lpm_constant_o49_component\"" {  } { { "deltaT.vhd" "deltaT_lpm_constant_o49_component" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/deltaT.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491868592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rmax memristor:inst\|rmax:inst5 " "Elaborating entity \"rmax\" for hierarchy \"memristor:inst\|rmax:inst5\"" {  } { { "memristor.bdf" "inst5" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/memristor.bdf" { { -240 1080 1192 -192 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491868604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rmax_lpm_constant_c39 memristor:inst\|rmax:inst5\|rmax_lpm_constant_c39:rmax_lpm_constant_c39_component " "Elaborating entity \"rmax_lpm_constant_c39\" for hierarchy \"memristor:inst\|rmax:inst5\|rmax_lpm_constant_c39:rmax_lpm_constant_c39_component\"" {  } { { "rmax.vhd" "rmax_lpm_constant_c39_component" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/rmax.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491868616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rmin memristor:inst\|rmin:inst4 " "Elaborating entity \"rmin\" for hierarchy \"memristor:inst\|rmin:inst4\"" {  } { { "memristor.bdf" "inst4" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/memristor.bdf" { { -208 856 968 -160 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491868912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rmin_lpm_constant_139 memristor:inst\|rmin:inst4\|rmin_lpm_constant_139:rmin_lpm_constant_139_component " "Elaborating entity \"rmin_lpm_constant_139\" for hierarchy \"memristor:inst\|rmin:inst4\|rmin_lpm_constant_139:rmin_lpm_constant_139_component\"" {  } { { "rmin.vhd" "rmin_lpm_constant_139_component" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/rmin.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491868933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Vtebe Vtebe:inst12 " "Elaborating entity \"Vtebe\" for hierarchy \"Vtebe:inst12\"" {  } { { "pavDOGFPGA.bdf" "inst12" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/pavDOGFPGA.bdf" { { 1208 1416 1528 1256 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491868985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant Vtebe:inst12\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"Vtebe:inst12\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "Vtebe.vhd" "LPM_CONSTANT_component" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/Vtebe.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491869073 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Vtebe:inst12\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"Vtebe:inst12\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "Vtebe.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/Vtebe.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491869075 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Vtebe:inst12\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"Vtebe:inst12\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 1 " "Parameter \"lpm_cvalue\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491869075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491869075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491869075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 2 " "Parameter \"lpm_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491869075 ""}  } { { "Vtebe.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/Vtebe.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557491869075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock1 Clock1:inst18 " "Elaborating entity \"Clock1\" for hierarchy \"Clock1:inst18\"" {  } { { "pavDOGFPGA.bdf" "inst18" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/pavDOGFPGA.bdf" { { 936 600 840 1104 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491869533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Clock1:inst18\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Clock1:inst18\|altpll:altpll_component\"" {  } { { "Clock1.vhd" "altpll_component" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/Clock1.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491869749 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Clock1:inst18\|altpll:altpll_component " "Elaborated megafunction instantiation \"Clock1:inst18\|altpll:altpll_component\"" {  } { { "Clock1.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/Clock1.vhd" 141 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491869778 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Clock1:inst18\|altpll:altpll_component " "Instantiated megafunction \"Clock1:inst18\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491869778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50 " "Parameter \"clk0_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491869778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 25 " "Parameter \"clk0_duty_cycle\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491869778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491869778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491869778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 50 " "Parameter \"clk1_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491869778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491869778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491869778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491869778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491869778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491869778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491869778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Clock1 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Clock1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491869778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491869778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491869778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491869778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491869778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491869778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491869778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491869778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491869778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491869778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491869778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491869778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491869778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491869778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491869778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491869778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491869778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491869778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491869778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491869778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491869778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491869778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491869778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491869778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491869778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491869778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491869778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491869778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491869778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491869778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491869778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491869778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491869778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491869778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491869778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491869778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491869778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491869778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491869778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491869778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491869778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491869778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491869778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491869778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491869778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491869778 ""}  } { { "Clock1.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/Clock1.vhd" 141 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557491869778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clock1_altpll2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clock1_altpll2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock1_altpll2 " "Found entity 1: Clock1_altpll2" {  } { { "db/clock1_altpll2.v" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/clock1_altpll2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491869951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491869951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock1_altpll2 Clock1:inst18\|altpll:altpll_component\|Clock1_altpll2:auto_generated " "Elaborating entity \"Clock1_altpll2\" for hierarchy \"Clock1:inst18\|altpll:altpll_component\|Clock1_altpll2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491869966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK2Const CLK2Const:inst10 " "Elaborating entity \"CLK2Const\" for hierarchy \"CLK2Const:inst10\"" {  } { { "pavDOGFPGA.bdf" "inst10" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/pavDOGFPGA.bdf" { { 808 952 1064 856 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491870202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK2Const_lpm_constant_b49 CLK2Const:inst10\|CLK2Const_lpm_constant_b49:CLK2Const_lpm_constant_b49_component " "Elaborating entity \"CLK2Const_lpm_constant_b49\" for hierarchy \"CLK2Const:inst10\|CLK2Const_lpm_constant_b49:CLK2Const_lpm_constant_b49_component\"" {  } { { "CLK2Const.vhd" "CLK2Const_lpm_constant_b49_component" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/CLK2Const.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491870220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RTOTConst RTOTConst:inst22 " "Elaborating entity \"RTOTConst\" for hierarchy \"RTOTConst:inst22\"" {  } { { "pavDOGFPGA.bdf" "inst22" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/pavDOGFPGA.bdf" { { 672 1320 1432 720 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491870913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RTOTConst_lpm_constant_s19 RTOTConst:inst22\|RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component " "Elaborating entity \"RTOTConst_lpm_constant_s19\" for hierarchy \"RTOTConst:inst22\|RTOTConst_lpm_constant_s19:RTOTConst_lpm_constant_s19_component\"" {  } { { "RTOTConst.vhd" "RTOTConst_lpm_constant_s19_component" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/RTOTConst.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491870931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK1Const CLK1Const:inst9 " "Elaborating entity \"CLK1Const\" for hierarchy \"CLK1Const:inst9\"" {  } { { "pavDOGFPGA.bdf" "inst9" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/pavDOGFPGA.bdf" { { 1000 952 1064 1048 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491872818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK1Const_lpm_constant_f29 CLK1Const:inst9\|CLK1Const_lpm_constant_f29:CLK1Const_lpm_constant_f29_component " "Elaborating entity \"CLK1Const_lpm_constant_f29\" for hierarchy \"CLK1Const:inst9\|CLK1Const_lpm_constant_f29:CLK1Const_lpm_constant_f29_component\"" {  } { { "CLK1Const.vhd" "CLK1Const_lpm_constant_f29_component" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/CLK1Const.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491872833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R2Const R2Const:inst16 " "Elaborating entity \"R2Const\" for hierarchy \"R2Const:inst16\"" {  } { { "pavDOGFPGA.bdf" "inst16" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/pavDOGFPGA.bdf" { { 1320 2184 2296 1368 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491874996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R2Const_lpm_constant_s29 R2Const:inst16\|R2Const_lpm_constant_s29:R2Const_lpm_constant_s29_component " "Elaborating entity \"R2Const_lpm_constant_s29\" for hierarchy \"R2Const:inst16\|R2Const_lpm_constant_s29:R2Const_lpm_constant_s29_component\"" {  } { { "R2Const.vhd" "R2Const_lpm_constant_s29_component" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/R2Const.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491875026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PavThresh PavThresh:inst21 " "Elaborating entity \"PavThresh\" for hierarchy \"PavThresh:inst21\"" {  } { { "pavDOGFPGA.bdf" "inst21" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/pavDOGFPGA.bdf" { { 1312 2712 2824 1360 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491875057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PavThresh_lpm_constant_269 PavThresh:inst21\|PavThresh_lpm_constant_269:PavThresh_lpm_constant_269_component " "Elaborating entity \"PavThresh_lpm_constant_269\" for hierarchy \"PavThresh:inst21\|PavThresh_lpm_constant_269:PavThresh_lpm_constant_269_component\"" {  } { { "PavThresh.vhd" "PavThresh_lpm_constant_269_component" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/PavThresh.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491875082 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1452 " "Ignored 1452 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "1452 " "Ignored 1452 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1557491878818 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1557491878818 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|sign_pipe_dffe_0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|sign_pipe_dffe_0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557491886495 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 6 " "Parameter TAP_DISTANCE set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557491886495 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 21 " "Parameter WIDTH set to 21" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557491886495 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557491886495 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|dataa_exp_not_zero_ff_p1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|dataa_exp_not_zero_ff_p1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557491886495 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557491886495 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 23 " "Parameter WIDTH set to 23" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557491886495 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557491886495 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|input_is_infinity_dffe_0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|input_is_infinity_dffe_0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557491886495 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557491886495 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 107 " "Parameter WIDTH set to 107" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1557491886495 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1557491886495 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1557491886495 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|altshift_taps:sign_pipe_dffe_0_rtl_0 " "Elaborated megafunction instantiation \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|altshift_taps:sign_pipe_dffe_0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491886735 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|altshift_taps:sign_pipe_dffe_0_rtl_0 " "Instantiated megafunction \"memristor:inst\|divider2:inst20\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|altshift_taps:sign_pipe_dffe_0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491886735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 6 " "Parameter \"TAP_DISTANCE\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491886735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 21 " "Parameter \"WIDTH\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491886735 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557491886735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_g7m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_g7m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_g7m " "Found entity 1: shift_taps_g7m" {  } { { "db/shift_taps_g7m.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/shift_taps_g7m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491886829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491886829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_td81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_td81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_td81 " "Found entity 1: altsyncram_td81" {  } { { "db/altsyncram_td81.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/altsyncram_td81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491886920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491886920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7pf " "Found entity 1: cntr_7pf" {  } { { "db/cntr_7pf.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/cntr_7pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491887012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491887012 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0 " "Elaborated megafunction instantiation \"mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491887140 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0 " "Instantiated megafunction \"mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491887140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491887140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 23 " "Parameter \"WIDTH\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491887140 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557491887140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_h7m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_h7m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_h7m " "Found entity 1: shift_taps_h7m" {  } { { "db/shift_taps_h7m.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/shift_taps_h7m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491887237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491887237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rd81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rd81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rd81 " "Found entity 1: altsyncram_rd81" {  } { { "db/altsyncram_rd81.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/altsyncram_rd81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491887332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491887332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4pf " "Found entity 1: cntr_4pf" {  } { { "db/cntr_4pf.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/cntr_4pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491887426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491887426 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|altshift_taps:input_is_infinity_dffe_0_rtl_0 " "Elaborated megafunction instantiation \"mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|altshift_taps:input_is_infinity_dffe_0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491887545 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|altshift_taps:input_is_infinity_dffe_0_rtl_0 " "Instantiated megafunction \"mymult1:inst15\|mymult1_altfp_mult_trn:mymult1_altfp_mult_trn_component\|altshift_taps:input_is_infinity_dffe_0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491887545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491887545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 107 " "Parameter \"WIDTH\" = \"107\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557491887545 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557491887545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_t7m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_t7m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_t7m " "Found entity 1: shift_taps_t7m" {  } { { "db/shift_taps_t7m.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/shift_taps_t7m.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491887638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491887638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5o31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5o31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5o31 " "Found entity 1: altsyncram_5o31" {  } { { "db/altsyncram_5o31.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/altsyncram_5o31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491887741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491887741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24e " "Found entity 1: add_sub_24e" {  } { { "db/add_sub_24e.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/add_sub_24e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491887837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491887837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/cntr_6pf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491887931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491887931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/cmpr_ogc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557491888024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491888024 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1557491893491 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "134 " "134 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1557491898078 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "divider2:inst13\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|altsyncram:altsyncram3\|altsyncram_0sk3:auto_generated\|ALTSYNCRAM 8 " "Removed 8 MSB VCC or GND address nodes from RAM block \"divider2:inst13\|divider2_altfp_div_ach:divider2_altfp_div_ach_component\|divider2_altfp_div_pst_22f:altfp_div_pst1\|altsyncram:altsyncram3\|altsyncram_0sk3:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_0sk3.tdf" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/db/altsyncram_0sk3.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "divider2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 1173 0 0 } } { "divider2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 1803 0 0 } } { "divider2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/divider2.vhd" 1849 0 0 } } { "pavDOGFPGA.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/fpdds/pavDOGFPGA.bdf" { { 1400 1456 1640 1600 "inst13" "" } } } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491898112 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1557491905703 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557491905703 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9149 " "Implemented 9149 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1557491906648 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1557491906648 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8874 " "Implemented 8874 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1557491906648 ""} { "Info" "ICUT_CUT_TM_RAMS" "178 " "Implemented 178 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1557491906648 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1557491906648 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "90 " "Implemented 90 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1557491906648 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1557491906648 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4955 " "Peak virtual memory: 4955 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557491906768 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 10 07:38:26 2019 " "Processing ended: Fri May 10 07:38:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557491906768 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:13 " "Elapsed time: 00:01:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557491906768 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:27 " "Total CPU time (on all processors): 00:01:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557491906768 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557491906768 ""}
