
---------- Begin Simulation Statistics ----------
simSeconds                                   0.004934                       # Number of seconds simulated (Second)
simTicks                                   4933512500                       # Number of ticks simulated (Tick)
finalTick                                  4933512500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     95.76                       # Real time elapsed on the host (Second)
hostTickRate                                 51518145                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8590452                       # Number of bytes of host memory used (Byte)
simInsts                                     12961796                       # Number of instructions simulated (Count)
simOps                                       24681761                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   135353                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     257739                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                          9867026                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        28750467                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                    62939                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       27344800                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  48243                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              4131630                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           6052268                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved               34084                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             9706592                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.817137                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.512765                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   2998175     30.89%     30.89% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    876352      9.03%     39.92% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    848976      8.75%     48.66% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   1105992     11.39%     60.06% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    914718      9.42%     69.48% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   1056762     10.89%     80.37% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   1053811     10.86%     91.22% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    627476      6.46%     97.69% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    224330      2.31%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               9706592                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  840358     96.31%     96.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     96.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     96.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     96.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     96.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     96.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     96.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     96.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     96.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     96.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     96.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      2      0.00%     96.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     96.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                    126      0.01%     96.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     96.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                    984      0.11%     96.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    14      0.00%     96.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     96.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     96.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   34      0.00%     96.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     96.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     96.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     96.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     96.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     96.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     96.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     96.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     96.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     96.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     96.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     96.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     96.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     96.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     96.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     96.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     96.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     96.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     96.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     96.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     96.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     96.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     96.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     96.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     96.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     96.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     96.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  21131      2.42%     98.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  9036      1.04%     99.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               613      0.07%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              252      0.03%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       128448      0.47%      0.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      23154731     84.68%     85.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       121543      0.44%     85.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         43307      0.16%     85.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd         8381      0.03%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     85.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt         1788      0.01%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         7929      0.03%     85.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     85.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu        15977      0.06%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            8      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        17207      0.06%     85.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc        14949      0.05%     85.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     85.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     85.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         2436      0.01%     86.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     86.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     86.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     86.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            5      0.00%     86.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     86.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     86.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt           10      0.00%     86.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            3      0.00%     86.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     86.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     86.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     86.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     86.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     86.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     86.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     86.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     86.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     86.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     86.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     86.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     86.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     86.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     86.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     86.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     86.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     86.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     86.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      2693392      9.85%     95.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      1093376      4.00%     99.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead        24607      0.09%     99.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        16703      0.06%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       27344800                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.771332                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              872550                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.031909                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 65086950                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                32788344                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        27004093                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                    230035                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   156889                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           110515                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    27972970                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       115932                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          27202023                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       2686280                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                    142777                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            3786525                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        3362609                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      1100245                       # Number of stores executed (Count)
system.cpu.numRate                           2.756861                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            2177                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          160434                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    12961796                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      24681761                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.761239                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.761239                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.313648                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.313648                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   39042088                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  22645932                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                      152436                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                      84495                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                    18963515                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   11473901                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  10793523                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      990                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads        2904544                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       1212308                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       196642                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        53842                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 3868871                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           3586726                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             81411                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              2167764                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 2163077                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.997838                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   48282                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 16                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups           46702                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              37910                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             8792                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted         1601                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts         4126209                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls           28854                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             80417                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      9137943                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.701019                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.014026                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         3515016     38.47%     38.47% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         1123225     12.29%     50.76% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          448389      4.91%     55.66% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         1402292     15.35%     71.01% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          264718      2.90%     73.91% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          332316      3.64%     77.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          246106      2.69%     80.24% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          189254      2.07%     82.31% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1616627     17.69%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      9137943                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             12961796                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               24681761                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     3363178                       # Number of memory references committed (Count)
system.cpu.commit.loads                       2359134                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                       18576                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    3180781                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                      94235                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    24482981                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 44799                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       113729      0.46%      0.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     20986621     85.03%     85.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       120804      0.49%     85.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        40397      0.16%     86.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd         6140      0.02%     86.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt         1760      0.01%     86.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         7208      0.03%     86.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     86.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu        13141      0.05%     86.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     86.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        14800      0.06%     86.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc        12913      0.05%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift         1052      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            4      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            6      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            2      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      2339962      9.48%     95.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       989079      4.01%     99.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead        19172      0.08%     99.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        14965      0.06%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     24681761                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1616627                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        3322885                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           3322885                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       3322885                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          3322885                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       311819                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          311819                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       311819                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         311819                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   6955555496                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   6955555496                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   6955555496                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   6955555496                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      3634704                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       3634704                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      3634704                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      3634704                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.085789                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.085789                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.085789                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.085789                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 22306.387667                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 22306.387667                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 22306.387667                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 22306.387667                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs        22725                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets           20                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs          759                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            5                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      29.940711                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets            4                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        68788                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             68788                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       229872                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        229872                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       229872                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       229872                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        81947                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        81947                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        81947                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        81947                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   2151003496                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   2151003496                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   2151003496                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   2151003496                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.022546                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.022546                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.022546                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.022546                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 26248.715584                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 26248.715584                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 26248.715584                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 26248.715584                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                  80922                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      2342566                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         2342566                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       288082                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        288082                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   6034128000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   6034128000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      2630648                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      2630648                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.109510                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.109510                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 20945.869579                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 20945.869579                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       229747                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       229747                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        58335                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        58335                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   1253939000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   1253939000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.022175                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.022175                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 21495.482986                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 21495.482986                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       980319                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         980319                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        23737                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        23737                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    921427496                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    921427496                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      1004056                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      1004056                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.023641                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.023641                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 38818.195054                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 38818.195054                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data          125                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total          125                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        23612                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        23612                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    897064496                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    897064496                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.023517                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.023517                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 37991.889548                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 37991.889548                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   4933512500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1013.865104                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              3404833                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              81946                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              41.549716                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              132500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1013.865104                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.990103                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.990103                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          204                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          820                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           29159578                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          29159578                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4933512500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  1947376                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               2929502                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   4339269                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                409223                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  81222                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              2098422                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  1528                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               29907318                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  7390                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   4933512500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4933512500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles            1999728                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       16428357                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     3868871                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            2249269                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       7619478                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  165434                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  562                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          4025                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles           41                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           41                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   1892109                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 18358                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            9706592                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.179532                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.426670                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  4454769     45.89%     45.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   310280      3.20%     49.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   389822      4.02%     53.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   600922      6.19%     59.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   288033      2.97%     62.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   294224      3.03%     65.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   651334      6.71%     72.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   299187      3.08%     75.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  2418021     24.91%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              9706592                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.392101                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.664976                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        1887578                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           1887578                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       1887578                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          1887578                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         4531                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            4531                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         4531                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           4531                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    219626998                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    219626998                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    219626998                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    219626998                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      1892109                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       1892109                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      1892109                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      1892109                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.002395                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.002395                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.002395                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.002395                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 48472.080777                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 48472.080777                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 48472.080777                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 48472.080777                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs          549                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           12                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      45.750000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         3153                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              3153                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          865                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           865                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          865                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          865                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         3666                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         3666                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         3666                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         3666                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    178391998                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    178391998                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    178391998                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    178391998                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.001938                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.001938                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.001938                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.001938                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 48661.210584                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 48661.210584                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 48661.210584                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 48661.210584                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                   3153                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      1887578                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         1887578                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         4531                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          4531                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    219626998                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    219626998                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      1892109                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      1892109                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.002395                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.002395                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 48472.080777                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 48472.080777                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          865                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          865                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         3666                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         3666                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    178391998                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    178391998                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.001938                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.001938                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 48661.210584                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 48661.210584                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   4933512500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           504.184128                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              1891243                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               3665                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             516.028104                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               62500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   504.184128                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.984735                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.984735                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          511                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          162                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          249                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2            9                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           91                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            3787883                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           3787883                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4933512500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     81222                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    1313273                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    77177                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               28813406                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 4193                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  2904544                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 1212308                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                 21765                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     28534                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    36673                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            203                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          51304                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        52721                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               104025                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 27146809                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                27114608                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  20996653                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  34568011                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.748002                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.607401                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   4933512500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4933512500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                       52925                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  545410                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  233                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 203                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 208264                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   21                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    564                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            2359134                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              7.249680                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            17.951572                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                2133474     90.43%     90.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                42982      1.82%     92.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29               125179      5.31%     97.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 3282      0.14%     97.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  200      0.01%     97.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  121      0.01%     97.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  172      0.01%     97.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  528      0.02%     97.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                 1042      0.04%     97.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 2702      0.11%     97.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109               6480      0.27%     98.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119              10746      0.46%     98.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129              28960      1.23%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               3210      0.14%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                 53      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              223                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              2359134                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 2685052                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 1100260                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      3334                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                      2415                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4933512500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 1892706                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       983                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4933512500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   4933512500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  81222                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  2121881                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 1625717                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          16450                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   4526165                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1335157                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               29527233                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 14531                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 445001                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  38476                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 716433                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents             153                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands            37279174                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    76716839                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 43467460                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                    187024                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              31135837                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  6143323                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                    1032                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                1005                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   1818313                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         36321096                       # The number of ROB reads (Count)
system.cpu.rob.writes                        58186279                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 12961796                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   24681761                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    79                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                   1010                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  58830                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     59840                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                  1010                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 58830                       # number of overall hits (Count)
system.l2.overallHits::total                    59840                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 2654                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                23116                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   25770                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                2654                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               23116                       # number of overall misses (Count)
system.l2.overallMisses::total                  25770                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst       161983500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      1406846500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         1568830000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      161983500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     1406846500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        1568830000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst               3664                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              81946                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 85610                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              3664                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             81946                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                85610                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.724345                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.282088                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.301016                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.724345                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.282088                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.301016                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 61033.722683                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu.data 60860.291573                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::total    60878.152891                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu.inst 61033.722683                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu.data 60860.291573                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::total   60878.152891                       # average overall miss latency ((Cycle/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                   27                       # number of writebacks (Count)
system.l2.writebacks::total                        27                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst             2654                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            23116                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               25770                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            2654                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           23116                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              25770                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst    135453500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   1175686500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     1311140000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    135453500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   1175686500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    1311140000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.724345                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.282088                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.301016                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.724345                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.282088                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.301016                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 51037.490580                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 50860.291573                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::total 50878.540939                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 51037.490580                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 50860.291573                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::total 50878.540939                       # average overall mshr miss latency ((Cycle/Count))
system.l2.replacements                            125                       # number of replacements (Count)
system.l2.ReadCleanReq.hits::cpu.inst            1010                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total               1010                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          2654                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             2654                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    161983500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    161983500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         3664                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           3664                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.724345                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.724345                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 61033.722683                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 61033.722683                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         2654                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         2654                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    135453500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    135453500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.724345                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.724345                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 51037.490580                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 51037.490580                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data              11406                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                 11406                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data            12205                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               12205                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    740829000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      740829000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data          23611                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             23611                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.516920                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.516920                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 60698.811962                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 60698.811962                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data        12205                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           12205                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    618779000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    618779000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.516920                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.516920                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 50698.811962                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 50698.811962                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          47424                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             47424                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data        10911                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           10911                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data    666017500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total    666017500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data        58335                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         58335                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.187040                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.187040                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 61040.922005                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 61040.922005                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data        10911                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        10911                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    556907500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    556907500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.187040                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.187040                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 51040.922005                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 51040.922005                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu.data                 1                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                    1                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.accesses::cpu.data             1                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total                1                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.WritebackClean.hits::writebacks         3148                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             3148                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         3148                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         3148                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        68788                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            68788                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        68788                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        68788                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   4933512500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 18345.172452                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       169679                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      25772                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       6.583851                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       52000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks       0.015796                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst      1831.447341                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data     16513.709315                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.055891                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.503958                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.559850                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          25647                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  123                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  386                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  240                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                24898                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.782684                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    1383212                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   1383212                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4933512500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.bytesRead::cpu.inst           169856                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.data          1479424                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::total             1649280                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::cpu.inst       169856                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::total          169856                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesWritten::writebacks         1728                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.bytesWritten::total             1728                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.numReads::cpu.inst              2654                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.data             23116                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::total                25770                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numWrites::writebacks             27                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.numWrites::total                  27                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.bwRead::cpu.inst            34429020                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.data           299872353                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::total              334301373                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::cpu.inst        34429020                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::total           34429020                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::writebacks           350258                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::total                350258                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::writebacks           350258                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.inst           34429020                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.data          299872353                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::total             334651630                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   4933512500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               13564                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty            27                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict                91                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              12205                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             12205                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          13565                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port        51657                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total        51657                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   51657                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      1650944                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total      1650944                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  1650944                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              27127                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    27127    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                27127                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   4933512500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy            33343916                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          128845000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          27245                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests          118                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp              62000                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        68815                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         3153                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            12232                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq                1                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp               1                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             23611                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            23611                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           3666                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         58335                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        10482                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       244816                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 255298                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       436224                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      9646976                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                10083200                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                             127                       # Total snoops (Count)
system.tol2bus.snoopTraffic                      1856                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples             85738                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000222                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.014885                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                   85719     99.98%     99.98% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                      19      0.02%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total               85738                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   4933512500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          156785000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           5501492                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         122919999                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        169688                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        84078                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               7                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            7                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
