// Seed: 632098713
module module_0 (
    id_1
);
  input wire id_1;
  reg id_2;
  always id_2 <= #1~|1;
  always id_2 <= 1;
  genvar id_3;
endmodule
module module_1 (
    output uwire id_0,
    input  logic id_1,
    input  logic id_2,
    input  wire  id_3,
    output logic id_4
);
  always @(1) id_4 = id_1;
  assign id_4 = id_2;
  assign id_0 = 1'b0;
  tri1 id_6;
  always id_4 <= 1 && {1};
  if (id_3 - 1 ? id_6 - 1 : id_1 * 'h0) wire id_7;
  wire id_8;
  assign id_6 = id_6;
  module_0(
      id_8
  );
  wire id_9, id_10;
  wire id_11;
endmodule
