### 开发环境
* [TerosHDL](https://github.com/TerosTechnology/vscode-terosHDL)
  - The goal of TerosHDL is to provide an open source IDE for HDL developers with functionalities commonly used by software developers.
* OSFPGA [FOEDAG](https://github.com/os-fpga/FOEDAG.git), under [GPL License](https://github.com/os-fpga/FOEDAG/blob/main/LICENSE)
  - FOEDAG denotes Qt-based Framework Open EDA Gui.
* OSFPGA [VerilogCreator](https://github.com/rochus-keller/verilogcreator/), under [GNU General Public License v2.0](https://github.com/rochus-keller/VerilogCreator/blob/master/LICENSE.GPL2)
  - A QtCreator plugin; it turns QtCreator into a Verilog 2005 IDE.
* [EasySoC CHIP](https://github.com/easysoc/chip) (Xinjun Ma)
  - EasySoC CHIP is an Integrated Development Environment (IDE) and front-end EDA tool for Modern Hardware Design, based on IntelliJ IDEA. 
* [vtags](https://github.com/jimmysitu/vtags) (Jimmy Situ), under [BSD 2-Clause "Simplified" License](https://github.com/jimmysitu/vtags/blob/master/LICENSE)
  - Verdi like, verilog code signal trace and show hierarchy script.
<!--* [ChipVault](https://github.com/blackmesalabs/ChipVault/), under GPL License
  - ChipVault is a chip development program for organizing VHDL and Verilog designs.-->

### 开发环境 (webware)

* [EDA Playground](https://www.edaplayground.com/) (Doulos)
  - EDA Playground gives engineers immediate hands-on exposure to simulating SystemVerilog, Verilog, VHDL, C++/SystemC, and other HDLs.
* [EDA HUB](https://edahub.cn/)
  - 以数字电路验证为核心目标的EDA平台
* [Makerchip](http://makerchip.com/) (Redwood EDA)
  - A free online environment for developing high-quality integrated circuits.

### 可视化
+ [EasySoC Diagrammer](https://github.com/easysoc/easysoc-diagrammer) (Xinjun Ma), under [GNU General Public License v3.0](https://github.com/easysoc/easysoc-diagrammer/blob/master/LICENSE)
  - This project can layout and diagram ELK Graph files emitted by layered-firrtl to visualize Chisel generated Firrtl circuits.
