{
 "awd_id": "9110511",
 "agcy_id": "NSF",
 "tran_type": "Grant",
 "awd_istr_txt": "Standard Grant",
 "awd_titl_txt": "RIA: Interconnection Problems for High-Performance VLSI     Circuits and Systems",
 "cfda_num": "47.070",
 "org_code": "05010600",
 "po_phone": null,
 "po_email": "",
 "po_sign_block_name": "Robert B Grafton",
 "awd_eff_date": "1991-07-01",
 "awd_exp_date": "1994-06-30",
 "tot_intn_awd_amt": 74980.0,
 "awd_amount": 74980.0,
 "awd_min_amd_letter_date": "1991-06-28",
 "awd_max_amd_letter_date": "1992-06-05",
 "awd_abstract_narration": "The research is on chip-to-chip and on-chip interconnection                     problems.  General formulations and efficient solutions to these                problems are being explored.  The focus is large chip/system                    designs with over a million transistors.  Algorithms which minimize             the interconnection delay and maximize circuit performance are                  being developed.  Topics being addressed are:  (1) timing driven                global routing with bounded routing costs for both cell-based                   designs and building-block designs; (2) high-speed clock routing                with minimum skew for cell-based and building-block designs; and                (3) chip-to-chip interconnection problems for multichip packaging,              including multilayer planer subset, multilayer via minimization,                and transmission line problems.",
 "awd_arra_amount": 0.0,
 "dir_abbr": "CSE",
 "org_dir_long_name": "Directorate for Computer and Information Science and Engineering",
 "div_abbr": "CCF",
 "org_div_long_name": "Division of Computing and Communication Foundations",
 "awd_agcy_code": "4900",
 "fund_agcy_code": "4900",
 "pi": [
  {
   "pi_role": "Principal Investigator",
   "pi_first_name": "Jason",
   "pi_last_name": "Cong",
   "pi_mid_init": "",
   "pi_sufx_name": "",
   "pi_full_name": "Jason Cong",
   "pi_email_addr": "cong@cs.ucla.edu",
   "nsf_id": "000301151",
   "pi_start_date": "1991-07-01",
   "pi_end_date": null
  }
 ],
 "inst": {
  "inst_name": "University of California-Los Angeles",
  "inst_street_address": "10889 WILSHIRE BLVD STE 700",
  "inst_street_address_2": "",
  "inst_city_name": "LOS ANGELES",
  "inst_state_code": "CA",
  "inst_state_name": "California",
  "inst_phone_num": "3107940102",
  "inst_zip_code": "900244200",
  "inst_country_name": "United States",
  "cong_dist_code": "36",
  "st_cong_dist_code": "CA36",
  "org_lgl_bus_name": "UNIVERSITY OF CALIFORNIA, LOS ANGELES",
  "org_prnt_uei_num": "",
  "org_uei_num": "RN64EPNH8JC6"
 },
 "perf_inst": {
  "perf_inst_name": "DATA NOT AVAILABLE",
  "perf_str_addr": "",
  "perf_city_name": "",
  "perf_st_code": "",
  "perf_st_name": "RI REQUIRED",
  "perf_zip_code": "",
  "perf_ctry_code": "",
  "perf_cong_dist": "",
  "perf_st_cong_dist": "",
  "perf_ctry_name": "",
  "perf_ctry_flag": "0"
 },
 "pgm_ele": [
  {
   "pgm_ele_code": "289000",
   "pgm_ele_name": "CISE Research Resources"
  },
  {
   "pgm_ele_code": "471000",
   "pgm_ele_name": "DES AUTO FOR MICRO & NANO SYS"
  },
  {
   "pgm_ele_code": "473200",
   "pgm_ele_name": "MICROELECT FABRICA & PACKAGING"
  }
 ],
 "pgm_ref": [
  {
   "pgm_ref_code": "4710",
   "pgm_ref_txt": "DES AUTO FOR MICRO & NANO SYS"
  },
  {
   "pgm_ref_code": "9215",
   "pgm_ref_txt": "HIGH PERFORMANCE COMPUTING SYSTEMS"
  }
 ],
 "app_fund": [
  {
   "app_code": "",
   "app_name": "",
   "app_symb_id": "",
   "fund_code": "",
   "fund_name": "",
   "fund_symb_id": ""
  }
 ],
 "oblg_fy": [
  {
   "fund_oblg_fiscal_yr": 1991,
   "fund_oblg_amt": 69980.0
  },
  {
   "fund_oblg_fiscal_yr": 1992,
   "fund_oblg_amt": 5000.0
  }
 ],
 "por": null
}