The project source is at https://vhdlguide.readthedocs.io/en/latest/vhdl/VerilogWithVhdl.html

RTL:
    comparator2BitWithVerilog.vhd
    comparator1BitVerilog.v

Top Module: 
    comparator2BitWithVerilog
