===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 28.3913 seconds

  ----Wall Time----  ----Name----
    3.4276 ( 12.1%)  FIR Parser
   13.3399 ( 47.0%)  'firrtl.circuit' Pipeline
    1.2713 (  4.5%)    'firrtl.module' Pipeline
    1.1532 (  4.1%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1181 (  0.4%)      LowerCHIRRTL
    0.0977 (  0.3%)    InferWidths
    0.6362 (  2.2%)    InferResets
    0.0195 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.6442 (  2.3%)    LowerFIRRTLTypes
    5.6160 ( 19.8%)    'firrtl.module' Pipeline
    0.7818 (  2.8%)      ExpandWhens
    4.8342 ( 17.0%)      Canonicalizer
    0.3653 (  1.3%)    Inliner
    1.0343 (  3.6%)    IMConstProp
    0.0320 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    BlackBoxReader
    3.6747 ( 12.9%)    'firrtl.module' Pipeline
    3.6747 ( 12.9%)      Canonicalizer
    2.1653 (  7.6%)  LowerFIRRTLToHW
    0.0000 (  0.0%)  HWMemSimImpl
    6.5827 ( 23.2%)  'hw.module' Pipeline
    0.0807 (  0.3%)    HWCleanup
    0.9567 (  3.4%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    5.4711 ( 19.3%)    Canonicalizer
    0.0742 (  0.3%)    HWLegalizeModules
    0.2998 (  1.1%)  HWLegalizeNames
    0.7874 (  2.8%)  'hw.module' Pipeline
    0.7874 (  2.8%)    PrettifyVerilog
    1.7869 (  6.3%)  ExportVerilog emission
    0.0016 (  0.0%)  Rest
   28.3913 (100.0%)  Total

{
  totalTime: 28.414,
  maxMemory: 613797888
}
