#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xe8f0a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xe8f230 .scope module, "tb" "tb" 3 62;
 .timescale -12 -12;
L_0xec3fc0 .functor NOT 1, L_0xec4a70, C4<0>, C4<0>, C4<0>;
o0x7f7cc59129d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0xec4810 .functor XOR 1, L_0xec46c0, o0x7f7cc59129d8, C4<0>, C4<0>;
L_0xec4980 .functor XOR 1, L_0xec4810, L_0xec48b0, C4<0>, C4<0>;
v0xec32c0_0 .net *"_ivl_10", 0 0, L_0xec48b0;  1 drivers
v0xec33c0_0 .net *"_ivl_12", 0 0, L_0xec4980;  1 drivers
v0xec34a0_0 .net *"_ivl_2", 0 0, L_0xec4600;  1 drivers
v0xec3560_0 .net *"_ivl_4", 0 0, L_0xec46c0;  1 drivers
; Elide local net with no drivers, v0xec3640_0 name=_ivl_6
v0xec3770_0 .net *"_ivl_8", 0 0, L_0xec4810;  1 drivers
v0xec3850_0 .var "clk", 0 0;
v0xec38f0_0 .var/2u "stats1", 159 0;
v0xec39d0_0 .var/2u "strobe", 0 0;
v0xec3b20_0 .net "tb_match", 0 0, L_0xec4a70;  1 drivers
v0xec3be0_0 .net "tb_mismatch", 0 0, L_0xec3fc0;  1 drivers
v0xec3ca0_0 .net "wavedrom_enable", 0 0, v0xe8f000_0;  1 drivers
v0xec3d40_0 .net "wavedrom_title", 511 0, v0xec0030_0;  1 drivers
v0xec3de0_0 .net "x", 0 0, v0xec00f0_0;  1 drivers
o0x7f7cc5912708 .functor BUFZ 1, C4<z>; HiZ drive
v0xec3e80_0 .net "z_dut", 0 0, o0x7f7cc5912708;  0 drivers
v0xec3f20_0 .net "z_ref", 0 0, L_0xec4030;  1 drivers
L_0xec4600 .concat [ 1 0 0 0], L_0xec4030;
L_0xec46c0 .concat [ 1 0 0 0], L_0xec4030;
L_0xec48b0 .concat [ 1 0 0 0], L_0xec4030;
L_0xec4a70 .cmp/eeq 1, L_0xec4600, L_0xec4980;
S_0xe8cec0 .scope module, "good1" "reference_module" 3 101, 3 4 0, S_0xe8f230;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "x";
    .port_info 2 /OUTPUT 1 "z";
v0xe80e40_0 .net "clk", 0 0, v0xec3850_0;  1 drivers
v0xe81130_0 .var "s", 2 0;
v0xe81420_0 .net "x", 0 0, v0xec00f0_0;  alias, 1 drivers
v0xe81710_0 .net "z", 0 0, L_0xec4030;  alias, 1 drivers
E_0xe8c6b0 .event posedge, v0xe80e40_0;
L_0xec4030 .reduce/nor v0xe81130_0;
S_0xebf9b0 .scope module, "stim1" "stimulus_gen" 3 97, 3 21 0, S_0xe8f230;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 512 "wavedrom_title";
    .port_info 3 /OUTPUT 1 "wavedrom_enable";
v0xe81cf0_0 .net "clk", 0 0, v0xec3850_0;  alias, 1 drivers
v0xe8f000_0 .var "wavedrom_enable", 0 0;
v0xec0030_0 .var "wavedrom_title", 511 0;
v0xec00f0_0 .var "x", 0 0;
E_0xe8c920/0 .event negedge, v0xe80e40_0;
E_0xe8c920/1 .event posedge, v0xe80e40_0;
E_0xe8c920 .event/or E_0xe8c920/0, E_0xe8c920/1;
E_0xe8cb70 .event negedge, v0xe80e40_0;
S_0xebfbd0 .scope task, "wavedrom_start" "wavedrom_start" 3 33, 3 33 0, S_0xebf9b0;
 .timescale -12 -12;
v0xe81a00_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xebfe30 .scope task, "wavedrom_stop" "wavedrom_stop" 3 36, 3 36 0, S_0xebf9b0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xec0220 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0xe8f230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "x";
    .port_info 2 /OUTPUT 1 "z";
v0xec2960_0 .net "clk", 0 0, v0xec3850_0;  alias, 1 drivers
v0xec2a00_0 .net "d1", 0 0, L_0xec4120;  1 drivers
v0xec2b10_0 .net "d2", 0 0, L_0xec4220;  1 drivers
v0xec2c00_0 .net "d3", 0 0, L_0xec42d0;  1 drivers
v0xec2cf0_0 .net "q1", 0 0, v0xec0cc0_0;  1 drivers
v0xec2de0_0 .net "q2", 0 0, v0xec1180_0;  1 drivers
RS_0x7f7cc5912558 .resolv tri, v0xec15e0_0, L_0xec4590;
v0xec2e80_0 .net8 "q3", 0 0, RS_0x7f7cc5912558;  2 drivers
v0xec2f20_0 .net "x", 0 0, v0xec00f0_0;  alias, 1 drivers
v0xec2fc0_0 .net "z", 0 0, o0x7f7cc5912708;  alias, 0 drivers
S_0xec0400 .scope module, "AND1" "and_gate" 4 10, 4 25 0, S_0xec0220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0xec4220 .functor AND 1, v0xec00f0_0, v0xec1180_0, C4<1>, C4<1>;
v0xec0620_0 .net "a", 0 0, v0xec00f0_0;  alias, 1 drivers
v0xec0730_0 .net "b", 0 0, v0xec1180_0;  alias, 1 drivers
v0xec07f0_0 .net "y", 0 0, L_0xec4220;  alias, 1 drivers
S_0xec0910 .scope module, "FF1" "d_flip_flop" 4 13, 4 43 0, S_0xec0220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
v0xec0af0_0 .net "clk", 0 0, v0xec3850_0;  alias, 1 drivers
v0xec0c00_0 .net "d", 0 0, L_0xec4120;  alias, 1 drivers
v0xec0cc0_0 .var "q", 0 0;
S_0xec0de0 .scope module, "FF2" "d_flip_flop" 4 14, 4 43 0, S_0xec0220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
v0xec0ff0_0 .net "clk", 0 0, v0xec3850_0;  alias, 1 drivers
v0xec1090_0 .net "d", 0 0, L_0xec4220;  alias, 1 drivers
v0xec1180_0 .var "q", 0 0;
S_0xec1280 .scope module, "FF3" "d_flip_flop" 4 15, 4 43 0, S_0xec0220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
v0xec1460_0 .net "clk", 0 0, v0xec3850_0;  alias, 1 drivers
v0xec1520_0 .net "d", 0 0, L_0xec42d0;  alias, 1 drivers
v0xec15e0_0 .var "q", 0 0;
S_0xec1730 .scope module, "OR1" "or_gate" 4 11, 4 31 0, S_0xec0220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0xec42d0 .functor OR 1, v0xec00f0_0, RS_0x7f7cc5912558, C4<0>, C4<0>;
v0xec1910_0 .net "a", 0 0, v0xec00f0_0;  alias, 1 drivers
v0xec19d0_0 .net8 "b", 0 0, RS_0x7f7cc5912558;  alias, 2 drivers
v0xec1a90_0 .net "y", 0 0, L_0xec42d0;  alias, 1 drivers
S_0xec1b90 .scope module, "XNOR" "xnor_gate" 4 17, 4 37 0, S_0xec0220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "y";
L_0xec4410 .functor XOR 1, o0x7f7cc5912708, v0xec0cc0_0, C4<0>, C4<0>;
L_0xec44d0 .functor XOR 1, L_0xec4410, v0xec1180_0, C4<0>, C4<0>;
L_0xec4590 .functor NOT 1, L_0xec44d0, C4<0>, C4<0>, C4<0>;
v0xec1e30_0 .net *"_ivl_0", 0 0, L_0xec4410;  1 drivers
v0xec1f10_0 .net *"_ivl_2", 0 0, L_0xec44d0;  1 drivers
v0xec1ff0_0 .net "a", 0 0, o0x7f7cc5912708;  alias, 0 drivers
v0xec20c0_0 .net "b", 0 0, v0xec0cc0_0;  alias, 1 drivers
v0xec2190_0 .net "c", 0 0, v0xec1180_0;  alias, 1 drivers
v0xec22d0_0 .net8 "y", 0 0, RS_0x7f7cc5912558;  alias, 2 drivers
S_0xec2420 .scope module, "XOR1" "xor_gate" 4 9, 4 19 0, S_0xec0220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0xec4120 .functor XOR 1, v0xec00f0_0, v0xec0cc0_0, C4<0>, C4<0>;
v0xec2690_0 .net "a", 0 0, v0xec00f0_0;  alias, 1 drivers
v0xec27e0_0 .net "b", 0 0, v0xec0cc0_0;  alias, 1 drivers
v0xec28a0_0 .net "y", 0 0, L_0xec4120;  alias, 1 drivers
S_0xec3110 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0xe8f230;
 .timescale -12 -12;
E_0xe759f0 .event anyedge, v0xec39d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xec39d0_0;
    %nor/r;
    %assign/vec4 v0xec39d0_0, 0;
    %wait E_0xe759f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xebf9b0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xec00f0_0, 0;
    %wait E_0xe8cb70;
    %wait E_0xe8c6b0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xec00f0_0, 0;
    %wait E_0xe8c6b0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xec00f0_0, 0;
    %wait E_0xe8c6b0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xec00f0_0, 0;
    %wait E_0xe8c6b0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xec00f0_0, 0;
    %wait E_0xe8c6b0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xec00f0_0, 0;
    %wait E_0xe8c6b0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xec00f0_0, 0;
    %wait E_0xe8c6b0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xec00f0_0, 0;
    %wait E_0xe8c6b0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xec00f0_0, 0;
    %wait E_0xe8cb70;
    %fork TD_tb.stim1.wavedrom_stop, S_0xebfe30;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe8c920;
    %vpi_func 3 55 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0xec00f0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 57 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0xe8cec0;
T_4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xe81130_0, 0, 3;
    %end;
    .thread T_4, $init;
    .scope S_0xe8cec0;
T_5 ;
    %wait E_0xe8c6b0;
    %load/vec4 v0xe81130_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0xe81420_0;
    %xor;
    %load/vec4 v0xe81130_0;
    %parti/s 1, 1, 2;
    %inv;
    %load/vec4 v0xe81420_0;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xe81130_0;
    %parti/s 1, 0, 2;
    %inv;
    %load/vec4 v0xe81420_0;
    %or;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xe81130_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0xec0910;
T_6 ;
    %wait E_0xe8c6b0;
    %load/vec4 v0xec0c00_0;
    %assign/vec4 v0xec0cc0_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0xec0de0;
T_7 ;
    %wait E_0xe8c6b0;
    %load/vec4 v0xec1090_0;
    %assign/vec4 v0xec1180_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0xec1280;
T_8 ;
    %wait E_0xe8c6b0;
    %load/vec4 v0xec1520_0;
    %assign/vec4 v0xec15e0_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0xe8f230;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xec3850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xec39d0_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0xe8f230;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0xec3850_0;
    %inv;
    %store/vec4 v0xec3850_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0xe8f230;
T_11 ;
    %vpi_call/w 3 89 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 90 "$dumpvars", 32'sb00000000000000000000000000000001, v0xe81cf0_0, v0xec3be0_0, v0xec3850_0, v0xec3de0_0, v0xec3f20_0, v0xec3e80_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0xe8f230;
T_12 ;
    %load/vec4 v0xec38f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0xec38f0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xec38f0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_12.1 ;
    %load/vec4 v0xec38f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xec38f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xec38f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xec38f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0xe8f230;
T_13 ;
    %wait E_0xe8c920;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xec38f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xec38f0_0, 4, 32;
    %load/vec4 v0xec3b20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0xec38f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xec38f0_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xec38f0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xec38f0_0, 4, 32;
T_13.0 ;
    %load/vec4 v0xec3f20_0;
    %load/vec4 v0xec3f20_0;
    %load/vec4 v0xec3e80_0;
    %xor;
    %load/vec4 v0xec3f20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0xec38f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xec38f0_0, 4, 32;
T_13.6 ;
    %load/vec4 v0xec38f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xec38f0_0, 4, 32;
T_13.4 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2014_q4/ece241_2014_q4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/ece241_2014_q4/iter0/response16/top_module.sv";
