Library IEEE;
use ieee.std_logic_1164.all;

entity fourBitSwitchXY is
	port (
			X , Y  : in std_logic_vector(3 downto 0);
			ctrl: in std_logic ; 
			O0  : out std_logic_vector(3 downto 0) 
			--O0 , O1 : out std_logic 
			);
end fourBitSwitchXY;