#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x11e7950 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x11b3320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x11bb820 .functor NOT 1, L_0x1212310, C4<0>, C4<0>, C4<0>;
L_0x12120f0 .functor XOR 2, L_0x1211f90, L_0x1212050, C4<00>, C4<00>;
L_0x1212200 .functor XOR 2, L_0x12120f0, L_0x1212160, C4<00>, C4<00>;
v0x120ebf0_0 .net *"_ivl_10", 1 0, L_0x1212160;  1 drivers
v0x120ecf0_0 .net *"_ivl_12", 1 0, L_0x1212200;  1 drivers
v0x120edd0_0 .net *"_ivl_2", 1 0, L_0x1211ed0;  1 drivers
v0x120ee90_0 .net *"_ivl_4", 1 0, L_0x1211f90;  1 drivers
v0x120ef70_0 .net *"_ivl_6", 1 0, L_0x1212050;  1 drivers
v0x120f0a0_0 .net *"_ivl_8", 1 0, L_0x12120f0;  1 drivers
v0x120f180_0 .net "a", 0 0, v0x120cc10_0;  1 drivers
v0x120f220_0 .net "b", 0 0, v0x120ccb0_0;  1 drivers
v0x120f2c0_0 .net "c", 0 0, v0x120cd50_0;  1 drivers
v0x120f360_0 .var "clk", 0 0;
v0x120f400_0 .net "d", 0 0, v0x120ce90_0;  1 drivers
v0x120f4a0_0 .net "out_pos_dut", 0 0, L_0x1211d40;  1 drivers
v0x120f540_0 .net "out_pos_ref", 0 0, L_0x1210b80;  1 drivers
v0x120f5e0_0 .net "out_sop_dut", 0 0, L_0x12113f0;  1 drivers
v0x120f680_0 .net "out_sop_ref", 0 0, L_0x11e8e60;  1 drivers
v0x120f720_0 .var/2u "stats1", 223 0;
v0x120f7c0_0 .var/2u "strobe", 0 0;
v0x120f970_0 .net "tb_match", 0 0, L_0x1212310;  1 drivers
v0x120fa40_0 .net "tb_mismatch", 0 0, L_0x11bb820;  1 drivers
v0x120fae0_0 .net "wavedrom_enable", 0 0, v0x120d160_0;  1 drivers
v0x120fbb0_0 .net "wavedrom_title", 511 0, v0x120d200_0;  1 drivers
L_0x1211ed0 .concat [ 1 1 0 0], L_0x1210b80, L_0x11e8e60;
L_0x1211f90 .concat [ 1 1 0 0], L_0x1210b80, L_0x11e8e60;
L_0x1212050 .concat [ 1 1 0 0], L_0x1211d40, L_0x12113f0;
L_0x1212160 .concat [ 1 1 0 0], L_0x1210b80, L_0x11e8e60;
L_0x1212310 .cmp/eeq 2, L_0x1211ed0, L_0x1212200;
S_0x11b8550 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x11b3320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x11bbc00 .functor AND 1, v0x120cd50_0, v0x120ce90_0, C4<1>, C4<1>;
L_0x11bbfe0 .functor NOT 1, v0x120cc10_0, C4<0>, C4<0>, C4<0>;
L_0x11bc3c0 .functor NOT 1, v0x120ccb0_0, C4<0>, C4<0>, C4<0>;
L_0x11bc640 .functor AND 1, L_0x11bbfe0, L_0x11bc3c0, C4<1>, C4<1>;
L_0x11d4490 .functor AND 1, L_0x11bc640, v0x120cd50_0, C4<1>, C4<1>;
L_0x11e8e60 .functor OR 1, L_0x11bbc00, L_0x11d4490, C4<0>, C4<0>;
L_0x1210000 .functor NOT 1, v0x120ccb0_0, C4<0>, C4<0>, C4<0>;
L_0x1210070 .functor OR 1, L_0x1210000, v0x120ce90_0, C4<0>, C4<0>;
L_0x1210180 .functor AND 1, v0x120cd50_0, L_0x1210070, C4<1>, C4<1>;
L_0x1210240 .functor NOT 1, v0x120cc10_0, C4<0>, C4<0>, C4<0>;
L_0x1210310 .functor OR 1, L_0x1210240, v0x120ccb0_0, C4<0>, C4<0>;
L_0x1210380 .functor AND 1, L_0x1210180, L_0x1210310, C4<1>, C4<1>;
L_0x1210500 .functor NOT 1, v0x120ccb0_0, C4<0>, C4<0>, C4<0>;
L_0x1210570 .functor OR 1, L_0x1210500, v0x120ce90_0, C4<0>, C4<0>;
L_0x1210490 .functor AND 1, v0x120cd50_0, L_0x1210570, C4<1>, C4<1>;
L_0x1210700 .functor NOT 1, v0x120cc10_0, C4<0>, C4<0>, C4<0>;
L_0x1210800 .functor OR 1, L_0x1210700, v0x120ce90_0, C4<0>, C4<0>;
L_0x12108c0 .functor AND 1, L_0x1210490, L_0x1210800, C4<1>, C4<1>;
L_0x1210a70 .functor XNOR 1, L_0x1210380, L_0x12108c0, C4<0>, C4<0>;
v0x11bb150_0 .net *"_ivl_0", 0 0, L_0x11bbc00;  1 drivers
v0x11bb550_0 .net *"_ivl_12", 0 0, L_0x1210000;  1 drivers
v0x11bb930_0 .net *"_ivl_14", 0 0, L_0x1210070;  1 drivers
v0x11bbd10_0 .net *"_ivl_16", 0 0, L_0x1210180;  1 drivers
v0x11bc0f0_0 .net *"_ivl_18", 0 0, L_0x1210240;  1 drivers
v0x11bc4d0_0 .net *"_ivl_2", 0 0, L_0x11bbfe0;  1 drivers
v0x11bc750_0 .net *"_ivl_20", 0 0, L_0x1210310;  1 drivers
v0x120b180_0 .net *"_ivl_24", 0 0, L_0x1210500;  1 drivers
v0x120b260_0 .net *"_ivl_26", 0 0, L_0x1210570;  1 drivers
v0x120b340_0 .net *"_ivl_28", 0 0, L_0x1210490;  1 drivers
v0x120b420_0 .net *"_ivl_30", 0 0, L_0x1210700;  1 drivers
v0x120b500_0 .net *"_ivl_32", 0 0, L_0x1210800;  1 drivers
v0x120b5e0_0 .net *"_ivl_36", 0 0, L_0x1210a70;  1 drivers
L_0x7f9763bf4018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x120b6a0_0 .net *"_ivl_38", 0 0, L_0x7f9763bf4018;  1 drivers
v0x120b780_0 .net *"_ivl_4", 0 0, L_0x11bc3c0;  1 drivers
v0x120b860_0 .net *"_ivl_6", 0 0, L_0x11bc640;  1 drivers
v0x120b940_0 .net *"_ivl_8", 0 0, L_0x11d4490;  1 drivers
v0x120ba20_0 .net "a", 0 0, v0x120cc10_0;  alias, 1 drivers
v0x120bae0_0 .net "b", 0 0, v0x120ccb0_0;  alias, 1 drivers
v0x120bba0_0 .net "c", 0 0, v0x120cd50_0;  alias, 1 drivers
v0x120bc60_0 .net "d", 0 0, v0x120ce90_0;  alias, 1 drivers
v0x120bd20_0 .net "out_pos", 0 0, L_0x1210b80;  alias, 1 drivers
v0x120bde0_0 .net "out_sop", 0 0, L_0x11e8e60;  alias, 1 drivers
v0x120bea0_0 .net "pos0", 0 0, L_0x1210380;  1 drivers
v0x120bf60_0 .net "pos1", 0 0, L_0x12108c0;  1 drivers
L_0x1210b80 .functor MUXZ 1, L_0x7f9763bf4018, L_0x1210380, L_0x1210a70, C4<>;
S_0x120c0e0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x11b3320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x120cc10_0 .var "a", 0 0;
v0x120ccb0_0 .var "b", 0 0;
v0x120cd50_0 .var "c", 0 0;
v0x120cdf0_0 .net "clk", 0 0, v0x120f360_0;  1 drivers
v0x120ce90_0 .var "d", 0 0;
v0x120cf80_0 .var/2u "fail", 0 0;
v0x120d020_0 .var/2u "fail1", 0 0;
v0x120d0c0_0 .net "tb_match", 0 0, L_0x1212310;  alias, 1 drivers
v0x120d160_0 .var "wavedrom_enable", 0 0;
v0x120d200_0 .var "wavedrom_title", 511 0;
E_0x11c7dc0/0 .event negedge, v0x120cdf0_0;
E_0x11c7dc0/1 .event posedge, v0x120cdf0_0;
E_0x11c7dc0 .event/or E_0x11c7dc0/0, E_0x11c7dc0/1;
S_0x120c410 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x120c0e0;
 .timescale -12 -12;
v0x120c650_0 .var/2s "i", 31 0;
E_0x11c7c60 .event posedge, v0x120cdf0_0;
S_0x120c750 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x120c0e0;
 .timescale -12 -12;
v0x120c950_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x120ca30 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x120c0e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x120d3e0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x11b3320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1210d30 .functor NOT 1, v0x120cc10_0, C4<0>, C4<0>, C4<0>;
L_0x1210dc0 .functor NOT 1, v0x120ccb0_0, C4<0>, C4<0>, C4<0>;
L_0x1210f60 .functor AND 1, v0x120cd50_0, v0x120ce90_0, C4<1>, C4<1>;
L_0x12111f0 .functor AND 1, L_0x1210d30, L_0x1210dc0, C4<1>, C4<1>;
L_0x1211330 .functor AND 1, L_0x12111f0, v0x120cd50_0, C4<1>, C4<1>;
L_0x12113f0 .functor OR 1, L_0x1210f60, L_0x1211330, C4<0>, C4<0>;
L_0x1211590 .functor NOT 1, v0x120cd50_0, C4<0>, C4<0>, C4<0>;
L_0x1211600 .functor NOT 1, v0x120ce90_0, C4<0>, C4<0>, C4<0>;
L_0x12116c0 .functor OR 1, L_0x1210dc0, v0x120ce90_0, C4<0>, C4<0>;
L_0x1211730 .functor OR 1, L_0x1210d30, v0x120ccb0_0, C4<0>, C4<0>;
L_0x1211800 .functor OR 1, L_0x1210d30, v0x120ce90_0, C4<0>, C4<0>;
L_0x1211870 .functor AND 1, v0x120cd50_0, L_0x12116c0, C4<1>, C4<1>;
L_0x1211950 .functor AND 1, L_0x1211870, L_0x1211730, C4<1>, C4<1>;
L_0x1211a10 .functor AND 1, v0x120cd50_0, L_0x12116c0, C4<1>, C4<1>;
L_0x12118e0 .functor AND 1, L_0x1211a10, L_0x1211800, C4<1>, C4<1>;
L_0x1211ba0 .functor XNOR 1, L_0x1211950, L_0x12118e0, C4<0>, C4<0>;
v0x120d5a0_0 .net *"_ivl_22", 0 0, L_0x1211870;  1 drivers
v0x120d680_0 .net *"_ivl_26", 0 0, L_0x1211a10;  1 drivers
v0x120d760_0 .net *"_ivl_30", 0 0, L_0x1211ba0;  1 drivers
L_0x7f9763bf4060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x120d830_0 .net *"_ivl_32", 0 0, L_0x7f9763bf4060;  1 drivers
v0x120d910_0 .net *"_ivl_6", 0 0, L_0x12111f0;  1 drivers
v0x120da40_0 .net "a", 0 0, v0x120cc10_0;  alias, 1 drivers
v0x120db30_0 .net "and1", 0 0, L_0x1210f60;  1 drivers
v0x120dbf0_0 .net "and2", 0 0, L_0x1211330;  1 drivers
v0x120dcb0_0 .net "b", 0 0, v0x120ccb0_0;  alias, 1 drivers
v0x120dde0_0 .net "c", 0 0, v0x120cd50_0;  alias, 1 drivers
v0x120ded0_0 .net "d", 0 0, v0x120ce90_0;  alias, 1 drivers
v0x120dfc0_0 .net "not_a", 0 0, L_0x1210d30;  1 drivers
v0x120e080_0 .net "not_b", 0 0, L_0x1210dc0;  1 drivers
v0x120e140_0 .net "not_c", 0 0, L_0x1211590;  1 drivers
v0x120e200_0 .net "not_d", 0 0, L_0x1211600;  1 drivers
v0x120e2c0_0 .net "or1", 0 0, L_0x12116c0;  1 drivers
v0x120e380_0 .net "or2", 0 0, L_0x1211730;  1 drivers
v0x120e550_0 .net "or3", 0 0, L_0x1211800;  1 drivers
v0x120e610_0 .net "out_pos", 0 0, L_0x1211d40;  alias, 1 drivers
v0x120e6d0_0 .net "out_sop", 0 0, L_0x12113f0;  alias, 1 drivers
v0x120e790_0 .net "pos0", 0 0, L_0x1211950;  1 drivers
v0x120e850_0 .net "pos1", 0 0, L_0x12118e0;  1 drivers
L_0x1211d40 .functor MUXZ 1, L_0x7f9763bf4060, L_0x1211950, L_0x1211ba0, C4<>;
S_0x120e9d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x11b3320;
 .timescale -12 -12;
E_0x11af9f0 .event anyedge, v0x120f7c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x120f7c0_0;
    %nor/r;
    %assign/vec4 v0x120f7c0_0, 0;
    %wait E_0x11af9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x120c0e0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120cf80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120d020_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x120c0e0;
T_4 ;
    %wait E_0x11c7dc0;
    %load/vec4 v0x120d0c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x120cf80_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x120c0e0;
T_5 ;
    %wait E_0x11c7c60;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x120ce90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x120cd50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x120ccb0_0, 0;
    %assign/vec4 v0x120cc10_0, 0;
    %wait E_0x11c7c60;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x120ce90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x120cd50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x120ccb0_0, 0;
    %assign/vec4 v0x120cc10_0, 0;
    %wait E_0x11c7c60;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x120ce90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x120cd50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x120ccb0_0, 0;
    %assign/vec4 v0x120cc10_0, 0;
    %wait E_0x11c7c60;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x120ce90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x120cd50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x120ccb0_0, 0;
    %assign/vec4 v0x120cc10_0, 0;
    %wait E_0x11c7c60;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x120ce90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x120cd50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x120ccb0_0, 0;
    %assign/vec4 v0x120cc10_0, 0;
    %wait E_0x11c7c60;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x120ce90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x120cd50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x120ccb0_0, 0;
    %assign/vec4 v0x120cc10_0, 0;
    %wait E_0x11c7c60;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x120ce90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x120cd50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x120ccb0_0, 0;
    %assign/vec4 v0x120cc10_0, 0;
    %wait E_0x11c7c60;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x120ce90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x120cd50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x120ccb0_0, 0;
    %assign/vec4 v0x120cc10_0, 0;
    %wait E_0x11c7c60;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x120ce90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x120cd50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x120ccb0_0, 0;
    %assign/vec4 v0x120cc10_0, 0;
    %wait E_0x11c7c60;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x120ce90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x120cd50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x120ccb0_0, 0;
    %assign/vec4 v0x120cc10_0, 0;
    %wait E_0x11c7c60;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x120ce90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x120cd50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x120ccb0_0, 0;
    %assign/vec4 v0x120cc10_0, 0;
    %wait E_0x11c7c60;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x120ce90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x120cd50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x120ccb0_0, 0;
    %assign/vec4 v0x120cc10_0, 0;
    %wait E_0x11c7c60;
    %load/vec4 v0x120cf80_0;
    %store/vec4 v0x120d020_0, 0, 1;
    %fork t_1, S_0x120c410;
    %jmp t_0;
    .scope S_0x120c410;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x120c650_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x120c650_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x11c7c60;
    %load/vec4 v0x120c650_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x120ce90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x120cd50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x120ccb0_0, 0;
    %assign/vec4 v0x120cc10_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x120c650_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x120c650_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x120c0e0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x11c7dc0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x120ce90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x120cd50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x120ccb0_0, 0;
    %assign/vec4 v0x120cc10_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x120cf80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x120d020_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x11b3320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120f360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120f7c0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x11b3320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x120f360_0;
    %inv;
    %store/vec4 v0x120f360_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x11b3320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x120cdf0_0, v0x120fa40_0, v0x120f180_0, v0x120f220_0, v0x120f2c0_0, v0x120f400_0, v0x120f680_0, v0x120f5e0_0, v0x120f540_0, v0x120f4a0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x11b3320;
T_9 ;
    %load/vec4 v0x120f720_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x120f720_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x120f720_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x120f720_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x120f720_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x120f720_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x120f720_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x120f720_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x120f720_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x120f720_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x11b3320;
T_10 ;
    %wait E_0x11c7dc0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x120f720_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x120f720_0, 4, 32;
    %load/vec4 v0x120f970_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x120f720_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x120f720_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x120f720_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x120f720_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x120f680_0;
    %load/vec4 v0x120f680_0;
    %load/vec4 v0x120f5e0_0;
    %xor;
    %load/vec4 v0x120f680_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x120f720_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x120f720_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x120f720_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x120f720_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x120f540_0;
    %load/vec4 v0x120f540_0;
    %load/vec4 v0x120f4a0_0;
    %xor;
    %load/vec4 v0x120f540_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x120f720_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x120f720_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x120f720_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x120f720_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can25_depth0/machine/ece241_2013_q2/iter0/response19/top_module.sv";
