Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Thu Nov 16 23:03:07 2017
| Host         : RyanPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file RAT_wrapper_timing_summary_routed.rpt -warn_on_violation -rpx RAT_wrapper_timing_summary_routed.rpx
| Design       : RAT_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.001        0.000                      0                  751        0.204        0.000                      0                  751        3.750        0.000                       0                   173  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.001        0.000                      0                  717        0.204        0.000                      0                  717        3.750        0.000                       0                   173  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.508        0.000                      0                   34        0.780        0.000                      0                   34  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.001ns  (required time - arrival time)
  Source:                 MCU/my_prog_rom/ram_1024_x_18/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/my_regfile/REG_reg_0_31_5_5/DP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.645ns  (logic 5.547ns (57.513%)  route 4.098ns (42.487%))
  Logic Levels:           10  (CARRY4=3 LUT4=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.608     5.129    MCU/my_prog_rom/CLK_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  MCU/my_prog_rom/ram_1024_x_18/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.583 r  MCU/my_prog_rom/ram_1024_x_18/DOADO[3]
                         net (fo=25, routed)          1.353     8.936    MCU/my_regfile/REG_reg_0_31_1_1/DPRA0
    SLICE_X50Y9          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     9.089 r  MCU/my_regfile/REG_reg_0_31_1_1/DP/O
                         net (fo=5, routed)           0.609     9.698    MCU/my_prog_rom/DY_OUT[1]
    SLICE_X49Y10         LUT4 (Prop_lut4_I2_O)        0.331    10.029 r  MCU/my_prog_rom/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000    10.029    MCU/my_alu/S[1]
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.669 r  MCU/my_alu/minusOp_carry/O[3]
                         net (fo=5, routed)           0.872    11.541    MCU/my_alu/data2[3]
    SLICE_X50Y10         LUT5 (Prop_lut5_I4_O)        0.306    11.847 r  MCU/my_alu/__0_carry_i_4/O
                         net (fo=1, routed)           0.000    11.847    MCU/my_alu/__0_carry_i_4_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.223 r  MCU/my_alu/__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.223    MCU/my_alu/__0_carry_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.546 r  MCU/my_alu/__0_carry__0/O[1]
                         net (fo=1, routed)           0.514    13.060    MCU/my_alu/data1[5]
    SLICE_X52Y12         LUT5 (Prop_lut5_I2_O)        0.306    13.366 r  MCU/my_alu/REG_reg_0_31_5_5_i_6/O
                         net (fo=1, routed)           0.000    13.366    MCU/my_prog_rom/PS_reg[1]_4
    SLICE_X52Y12         MUXF7 (Prop_muxf7_I0_O)      0.241    13.607 r  MCU/my_prog_rom/REG_reg_0_31_5_5_i_4/O
                         net (fo=1, routed)           0.000    13.607    MCU/my_prog_rom/REG_reg_0_31_5_5_i_4_n_0
    SLICE_X52Y12         MUXF8 (Prop_muxf8_I0_O)      0.098    13.705 r  MCU/my_prog_rom/REG_reg_0_31_5_5_i_3/O
                         net (fo=2, routed)           0.427    14.131    MCU/my_prog_rom/my_alu/result_and_flags__125[5]
    SLICE_X53Y14         LUT6 (Prop_lut6_I5_O)        0.319    14.450 r  MCU/my_prog_rom/REG_reg_0_31_5_5_i_1/O
                         net (fo=2, routed)           0.323    14.774    MCU/my_regfile/REG_reg_0_31_5_5/D
    SLICE_X50Y14         RAMD32                                       r  MCU/my_regfile/REG_reg_0_31_5_5/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.447    14.788    MCU/my_regfile/REG_reg_0_31_5_5/WCLK
    SLICE_X50Y14         RAMD32                                       r  MCU/my_regfile/REG_reg_0_31_5_5/DP/CLK
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X50Y14         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.238    14.775    MCU/my_regfile/REG_reg_0_31_5_5/DP
  -------------------------------------------------------------------
                         required time                         14.775    
                         arrival time                         -14.774    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.083ns  (required time - arrival time)
  Source:                 MCU/my_prog_rom/ram_1024_x_18/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/my_regfile/REG_reg_0_31_4_4/DP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.552ns  (logic 5.432ns (56.867%)  route 4.120ns (43.133%))
  Logic Levels:           10  (CARRY4=3 LUT4=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.608     5.129    MCU/my_prog_rom/CLK_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  MCU/my_prog_rom/ram_1024_x_18/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.583 r  MCU/my_prog_rom/ram_1024_x_18/DOADO[3]
                         net (fo=25, routed)          1.353     8.936    MCU/my_regfile/REG_reg_0_31_1_1/DPRA0
    SLICE_X50Y9          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     9.089 r  MCU/my_regfile/REG_reg_0_31_1_1/DP/O
                         net (fo=5, routed)           0.609     9.698    MCU/my_prog_rom/DY_OUT[1]
    SLICE_X49Y10         LUT4 (Prop_lut4_I2_O)        0.331    10.029 r  MCU/my_prog_rom/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000    10.029    MCU/my_alu/S[1]
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.669 r  MCU/my_alu/minusOp_carry/O[3]
                         net (fo=5, routed)           0.872    11.541    MCU/my_alu/data2[3]
    SLICE_X50Y10         LUT5 (Prop_lut5_I4_O)        0.306    11.847 r  MCU/my_alu/__0_carry_i_4/O
                         net (fo=1, routed)           0.000    11.847    MCU/my_alu/__0_carry_i_4_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.223 r  MCU/my_alu/__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.223    MCU/my_alu/__0_carry_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.442 r  MCU/my_alu/__0_carry__0/O[0]
                         net (fo=1, routed)           0.465    12.907    MCU/my_alu/data1[4]
    SLICE_X52Y13         LUT5 (Prop_lut5_I2_O)        0.295    13.202 r  MCU/my_alu/REG_reg_0_31_4_4_i_7/O
                         net (fo=1, routed)           0.000    13.202    MCU/my_prog_rom/PS_reg[1]_5
    SLICE_X52Y13         MUXF7 (Prop_muxf7_I0_O)      0.241    13.443 r  MCU/my_prog_rom/REG_reg_0_31_4_4_i_5/O
                         net (fo=1, routed)           0.000    13.443    MCU/my_prog_rom/REG_reg_0_31_4_4_i_5_n_0
    SLICE_X52Y13         MUXF8 (Prop_muxf8_I0_O)      0.098    13.541 r  MCU/my_prog_rom/REG_reg_0_31_4_4_i_3/O
                         net (fo=2, routed)           0.322    13.863    MCU/my_prog_rom/my_alu/result_and_flags__125[4]
    SLICE_X52Y14         LUT6 (Prop_lut6_I5_O)        0.319    14.182 r  MCU/my_prog_rom/REG_reg_0_31_4_4_i_1/O
                         net (fo=2, routed)           0.499    14.681    MCU/my_regfile/REG_reg_0_31_4_4/D
    SLICE_X50Y14         RAMD32                                       r  MCU/my_regfile/REG_reg_0_31_4_4/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.447    14.788    MCU/my_regfile/REG_reg_0_31_4_4/WCLK
    SLICE_X50Y14         RAMD32                                       r  MCU/my_regfile/REG_reg_0_31_4_4/DP/CLK
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X50Y14         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.764    MCU/my_regfile/REG_reg_0_31_4_4/DP
  -------------------------------------------------------------------
                         required time                         14.764    
                         arrival time                         -14.681    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.088ns  (required time - arrival time)
  Source:                 MCU/my_prog_rom/ram_1024_x_18/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/my_regfile/REG_reg_0_31_6_6/DP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.389ns  (logic 5.550ns (59.113%)  route 3.839ns (40.887%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.608     5.129    MCU/my_prog_rom/CLK_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  MCU/my_prog_rom/ram_1024_x_18/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     7.583 f  MCU/my_prog_rom/ram_1024_x_18/DOPADOP[0]
                         net (fo=43, routed)          1.052     8.635    MCU/my_prog_rom/PS_reg[1][6]
    SLICE_X51Y11         LUT6 (Prop_lut6_I2_O)        0.124     8.759 r  MCU/my_prog_rom/minusOp_carry_i_6/O
                         net (fo=10, routed)          0.208     8.967    MCU/my_prog_rom/minusOp_carry_i_6_n_0
    SLICE_X51Y11         LUT3 (Prop_lut3_I2_O)        0.124     9.091 r  MCU/my_prog_rom/minusOp_carry_i_5/O
                         net (fo=23, routed)          0.784     9.875    MCU/my_regfile/ALU_OPY_SEL
    SLICE_X48Y10         LUT4 (Prop_lut4_I2_O)        0.124     9.999 r  MCU/my_regfile/__0_carry_i_12/O
                         net (fo=1, routed)           0.000     9.999    MCU/my_regfile/__0_carry_i_12_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.549 r  MCU/my_regfile/__0_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.549    MCU/my_regfile/__0_carry_i_8_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.883 r  MCU/my_regfile/__0_carry__0_i_9/O[1]
                         net (fo=4, routed)           0.851    11.734    MCU/my_alu/data0[5]
    SLICE_X50Y11         LUT5 (Prop_lut5_I3_O)        0.303    12.037 r  MCU/my_alu/__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.037    MCU/my_alu/__0_carry__0_i_7_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.615 r  MCU/my_alu/__0_carry__0/O[2]
                         net (fo=1, routed)           0.292    12.906    MCU/my_alu/data1[6]
    SLICE_X53Y11         LUT5 (Prop_lut5_I2_O)        0.301    13.207 r  MCU/my_alu/REG_reg_0_31_6_6_i_6/O
                         net (fo=1, routed)           0.000    13.207    MCU/my_prog_rom/PS_reg[1]_3
    SLICE_X53Y11         MUXF7 (Prop_muxf7_I0_O)      0.238    13.445 r  MCU/my_prog_rom/REG_reg_0_31_6_6_i_4/O
                         net (fo=1, routed)           0.000    13.445    MCU/my_prog_rom/REG_reg_0_31_6_6_i_4_n_0
    SLICE_X53Y11         MUXF8 (Prop_muxf8_I0_O)      0.104    13.549 r  MCU/my_prog_rom/REG_reg_0_31_6_6_i_3/O
                         net (fo=2, routed)           0.463    14.012    MCU/my_prog_rom/my_alu/result_and_flags__125[6]
    SLICE_X51Y14         LUT6 (Prop_lut6_I5_O)        0.316    14.328 r  MCU/my_prog_rom/REG_reg_0_31_6_6_i_1/O
                         net (fo=2, routed)           0.190    14.518    MCU/my_regfile/REG_reg_0_31_6_6/D
    SLICE_X50Y14         RAMD32                                       r  MCU/my_regfile/REG_reg_0_31_6_6/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.447    14.788    MCU/my_regfile/REG_reg_0_31_6_6/WCLK
    SLICE_X50Y14         RAMD32                                       r  MCU/my_regfile/REG_reg_0_31_6_6/DP/CLK
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X50Y14         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.407    14.606    MCU/my_regfile/REG_reg_0_31_6_6/DP
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                         -14.518    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.124ns  (required time - arrival time)
  Source:                 MCU/my_prog_rom/ram_1024_x_18/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/my_regfile/REG_reg_0_31_4_4/SP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.552ns  (logic 5.432ns (56.867%)  route 4.120ns (43.133%))
  Logic Levels:           10  (CARRY4=3 LUT4=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.608     5.129    MCU/my_prog_rom/CLK_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  MCU/my_prog_rom/ram_1024_x_18/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.583 r  MCU/my_prog_rom/ram_1024_x_18/DOADO[3]
                         net (fo=25, routed)          1.353     8.936    MCU/my_regfile/REG_reg_0_31_1_1/DPRA0
    SLICE_X50Y9          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     9.089 r  MCU/my_regfile/REG_reg_0_31_1_1/DP/O
                         net (fo=5, routed)           0.609     9.698    MCU/my_prog_rom/DY_OUT[1]
    SLICE_X49Y10         LUT4 (Prop_lut4_I2_O)        0.331    10.029 r  MCU/my_prog_rom/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000    10.029    MCU/my_alu/S[1]
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.669 r  MCU/my_alu/minusOp_carry/O[3]
                         net (fo=5, routed)           0.872    11.541    MCU/my_alu/data2[3]
    SLICE_X50Y10         LUT5 (Prop_lut5_I4_O)        0.306    11.847 r  MCU/my_alu/__0_carry_i_4/O
                         net (fo=1, routed)           0.000    11.847    MCU/my_alu/__0_carry_i_4_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.223 r  MCU/my_alu/__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.223    MCU/my_alu/__0_carry_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.442 r  MCU/my_alu/__0_carry__0/O[0]
                         net (fo=1, routed)           0.465    12.907    MCU/my_alu/data1[4]
    SLICE_X52Y13         LUT5 (Prop_lut5_I2_O)        0.295    13.202 r  MCU/my_alu/REG_reg_0_31_4_4_i_7/O
                         net (fo=1, routed)           0.000    13.202    MCU/my_prog_rom/PS_reg[1]_5
    SLICE_X52Y13         MUXF7 (Prop_muxf7_I0_O)      0.241    13.443 r  MCU/my_prog_rom/REG_reg_0_31_4_4_i_5/O
                         net (fo=1, routed)           0.000    13.443    MCU/my_prog_rom/REG_reg_0_31_4_4_i_5_n_0
    SLICE_X52Y13         MUXF8 (Prop_muxf8_I0_O)      0.098    13.541 r  MCU/my_prog_rom/REG_reg_0_31_4_4_i_3/O
                         net (fo=2, routed)           0.322    13.863    MCU/my_prog_rom/my_alu/result_and_flags__125[4]
    SLICE_X52Y14         LUT6 (Prop_lut6_I5_O)        0.319    14.182 r  MCU/my_prog_rom/REG_reg_0_31_4_4_i_1/O
                         net (fo=2, routed)           0.499    14.681    MCU/my_regfile/REG_reg_0_31_4_4/D
    SLICE_X50Y14         RAMD32                                       r  MCU/my_regfile/REG_reg_0_31_4_4/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.447    14.788    MCU/my_regfile/REG_reg_0_31_4_4/WCLK
    SLICE_X50Y14         RAMD32                                       r  MCU/my_regfile/REG_reg_0_31_4_4/SP/CLK
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X50Y14         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.208    14.805    MCU/my_regfile/REG_reg_0_31_4_4/SP
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                         -14.681    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.150ns  (required time - arrival time)
  Source:                 MCU/my_prog_rom/ram_1024_x_18/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/my_regfile/REG_reg_0_31_7_7/DP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.476ns  (logic 5.621ns (59.317%)  route 3.855ns (40.683%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.608     5.129    MCU/my_prog_rom/CLK_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  MCU/my_prog_rom/ram_1024_x_18/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     7.583 f  MCU/my_prog_rom/ram_1024_x_18/DOPADOP[0]
                         net (fo=43, routed)          1.052     8.635    MCU/my_prog_rom/PS_reg[1][6]
    SLICE_X51Y11         LUT6 (Prop_lut6_I2_O)        0.124     8.759 r  MCU/my_prog_rom/minusOp_carry_i_6/O
                         net (fo=10, routed)          0.208     8.967    MCU/my_prog_rom/minusOp_carry_i_6_n_0
    SLICE_X51Y11         LUT3 (Prop_lut3_I2_O)        0.124     9.091 r  MCU/my_prog_rom/minusOp_carry_i_5/O
                         net (fo=23, routed)          0.784     9.875    MCU/my_regfile/ALU_OPY_SEL
    SLICE_X48Y10         LUT4 (Prop_lut4_I2_O)        0.124     9.999 r  MCU/my_regfile/__0_carry_i_12/O
                         net (fo=1, routed)           0.000     9.999    MCU/my_regfile/__0_carry_i_12_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.549 r  MCU/my_regfile/__0_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.549    MCU/my_regfile/__0_carry_i_8_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.883 r  MCU/my_regfile/__0_carry__0_i_9/O[1]
                         net (fo=4, routed)           0.851    11.734    MCU/my_alu/data0[5]
    SLICE_X50Y11         LUT5 (Prop_lut5_I3_O)        0.303    12.037 r  MCU/my_alu/__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.037    MCU/my_alu/__0_carry__0_i_7_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.680 r  MCU/my_alu/__0_carry__0/O[3]
                         net (fo=1, routed)           0.300    12.979    MCU/my_alu/data1[7]
    SLICE_X51Y12         LUT5 (Prop_lut5_I2_O)        0.307    13.286 r  MCU/my_alu/REG_reg_0_31_7_7_i_6/O
                         net (fo=1, routed)           0.000    13.286    MCU/my_prog_rom/PS_reg[1]_2
    SLICE_X51Y12         MUXF7 (Prop_muxf7_I0_O)      0.238    13.524 r  MCU/my_prog_rom/REG_reg_0_31_7_7_i_4/O
                         net (fo=1, routed)           0.000    13.524    MCU/my_prog_rom/REG_reg_0_31_7_7_i_4_n_0
    SLICE_X51Y12         MUXF8 (Prop_muxf8_I0_O)      0.104    13.628 r  MCU/my_prog_rom/REG_reg_0_31_7_7_i_3/O
                         net (fo=2, routed)           0.322    13.950    MCU/my_prog_rom/my_alu/result_and_flags__125[7]
    SLICE_X50Y13         LUT6 (Prop_lut6_I5_O)        0.316    14.266 r  MCU/my_prog_rom/REG_reg_0_31_7_7_i_1/O
                         net (fo=2, routed)           0.339    14.605    MCU/my_regfile/REG_reg_0_31_7_7/D
    SLICE_X50Y14         RAMD32                                       r  MCU/my_regfile/REG_reg_0_31_7_7/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.447    14.788    MCU/my_regfile/REG_reg_0_31_7_7/WCLK
    SLICE_X50Y14         RAMD32                                       r  MCU/my_regfile/REG_reg_0_31_7_7/DP/CLK
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X50Y14         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.755    MCU/my_regfile/REG_reg_0_31_7_7/DP
  -------------------------------------------------------------------
                         required time                         14.755    
                         arrival time                         -14.605    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.180ns  (required time - arrival time)
  Source:                 MCU/my_prog_rom/ram_1024_x_18/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/my_regfile/REG_reg_0_31_7_7/SP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.476ns  (logic 5.621ns (59.317%)  route 3.855ns (40.683%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.608     5.129    MCU/my_prog_rom/CLK_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  MCU/my_prog_rom/ram_1024_x_18/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     7.583 f  MCU/my_prog_rom/ram_1024_x_18/DOPADOP[0]
                         net (fo=43, routed)          1.052     8.635    MCU/my_prog_rom/PS_reg[1][6]
    SLICE_X51Y11         LUT6 (Prop_lut6_I2_O)        0.124     8.759 r  MCU/my_prog_rom/minusOp_carry_i_6/O
                         net (fo=10, routed)          0.208     8.967    MCU/my_prog_rom/minusOp_carry_i_6_n_0
    SLICE_X51Y11         LUT3 (Prop_lut3_I2_O)        0.124     9.091 r  MCU/my_prog_rom/minusOp_carry_i_5/O
                         net (fo=23, routed)          0.784     9.875    MCU/my_regfile/ALU_OPY_SEL
    SLICE_X48Y10         LUT4 (Prop_lut4_I2_O)        0.124     9.999 r  MCU/my_regfile/__0_carry_i_12/O
                         net (fo=1, routed)           0.000     9.999    MCU/my_regfile/__0_carry_i_12_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.549 r  MCU/my_regfile/__0_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.549    MCU/my_regfile/__0_carry_i_8_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.883 r  MCU/my_regfile/__0_carry__0_i_9/O[1]
                         net (fo=4, routed)           0.851    11.734    MCU/my_alu/data0[5]
    SLICE_X50Y11         LUT5 (Prop_lut5_I3_O)        0.303    12.037 r  MCU/my_alu/__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.037    MCU/my_alu/__0_carry__0_i_7_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.680 r  MCU/my_alu/__0_carry__0/O[3]
                         net (fo=1, routed)           0.300    12.979    MCU/my_alu/data1[7]
    SLICE_X51Y12         LUT5 (Prop_lut5_I2_O)        0.307    13.286 r  MCU/my_alu/REG_reg_0_31_7_7_i_6/O
                         net (fo=1, routed)           0.000    13.286    MCU/my_prog_rom/PS_reg[1]_2
    SLICE_X51Y12         MUXF7 (Prop_muxf7_I0_O)      0.238    13.524 r  MCU/my_prog_rom/REG_reg_0_31_7_7_i_4/O
                         net (fo=1, routed)           0.000    13.524    MCU/my_prog_rom/REG_reg_0_31_7_7_i_4_n_0
    SLICE_X51Y12         MUXF8 (Prop_muxf8_I0_O)      0.104    13.628 r  MCU/my_prog_rom/REG_reg_0_31_7_7_i_3/O
                         net (fo=2, routed)           0.322    13.950    MCU/my_prog_rom/my_alu/result_and_flags__125[7]
    SLICE_X50Y13         LUT6 (Prop_lut6_I5_O)        0.316    14.266 r  MCU/my_prog_rom/REG_reg_0_31_7_7_i_1/O
                         net (fo=2, routed)           0.339    14.605    MCU/my_regfile/REG_reg_0_31_7_7/D
    SLICE_X50Y14         RAMD32                                       r  MCU/my_regfile/REG_reg_0_31_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.447    14.788    MCU/my_regfile/REG_reg_0_31_7_7/WCLK
    SLICE_X50Y14         RAMD32                                       r  MCU/my_regfile/REG_reg_0_31_7_7/SP/CLK
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X50Y14         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.785    MCU/my_regfile/REG_reg_0_31_7_7/SP
  -------------------------------------------------------------------
                         required time                         14.785    
                         arrival time                         -14.605    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 MCU/my_prog_rom/ram_1024_x_18/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/my_regfile/REG_reg_0_31_5_5/SP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.645ns  (logic 5.547ns (57.513%)  route 4.098ns (42.487%))
  Logic Levels:           10  (CARRY4=3 LUT4=1 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.608     5.129    MCU/my_prog_rom/CLK_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  MCU/my_prog_rom/ram_1024_x_18/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.583 r  MCU/my_prog_rom/ram_1024_x_18/DOADO[3]
                         net (fo=25, routed)          1.353     8.936    MCU/my_regfile/REG_reg_0_31_1_1/DPRA0
    SLICE_X50Y9          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     9.089 r  MCU/my_regfile/REG_reg_0_31_1_1/DP/O
                         net (fo=5, routed)           0.609     9.698    MCU/my_prog_rom/DY_OUT[1]
    SLICE_X49Y10         LUT4 (Prop_lut4_I2_O)        0.331    10.029 r  MCU/my_prog_rom/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000    10.029    MCU/my_alu/S[1]
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.669 r  MCU/my_alu/minusOp_carry/O[3]
                         net (fo=5, routed)           0.872    11.541    MCU/my_alu/data2[3]
    SLICE_X50Y10         LUT5 (Prop_lut5_I4_O)        0.306    11.847 r  MCU/my_alu/__0_carry_i_4/O
                         net (fo=1, routed)           0.000    11.847    MCU/my_alu/__0_carry_i_4_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.223 r  MCU/my_alu/__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.223    MCU/my_alu/__0_carry_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.546 r  MCU/my_alu/__0_carry__0/O[1]
                         net (fo=1, routed)           0.514    13.060    MCU/my_alu/data1[5]
    SLICE_X52Y12         LUT5 (Prop_lut5_I2_O)        0.306    13.366 r  MCU/my_alu/REG_reg_0_31_5_5_i_6/O
                         net (fo=1, routed)           0.000    13.366    MCU/my_prog_rom/PS_reg[1]_4
    SLICE_X52Y12         MUXF7 (Prop_muxf7_I0_O)      0.241    13.607 r  MCU/my_prog_rom/REG_reg_0_31_5_5_i_4/O
                         net (fo=1, routed)           0.000    13.607    MCU/my_prog_rom/REG_reg_0_31_5_5_i_4_n_0
    SLICE_X52Y12         MUXF8 (Prop_muxf8_I0_O)      0.098    13.705 r  MCU/my_prog_rom/REG_reg_0_31_5_5_i_3/O
                         net (fo=2, routed)           0.427    14.131    MCU/my_prog_rom/my_alu/result_and_flags__125[5]
    SLICE_X53Y14         LUT6 (Prop_lut6_I5_O)        0.319    14.450 r  MCU/my_prog_rom/REG_reg_0_31_5_5_i_1/O
                         net (fo=2, routed)           0.323    14.774    MCU/my_regfile/REG_reg_0_31_5_5/D
    SLICE_X50Y14         RAMD32                                       r  MCU/my_regfile/REG_reg_0_31_5_5/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.447    14.788    MCU/my_regfile/REG_reg_0_31_5_5/WCLK
    SLICE_X50Y14         RAMD32                                       r  MCU/my_regfile/REG_reg_0_31_5_5/SP/CLK
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X50Y14         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.011    15.002    MCU/my_regfile/REG_reg_0_31_5_5/SP
  -------------------------------------------------------------------
                         required time                         15.002    
                         arrival time                         -14.774    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.253ns  (required time - arrival time)
  Source:                 MCU/my_prog_rom/ram_1024_x_18/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/my_flags/my_ZFlag/s_D_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.663ns  (logic 5.556ns (57.495%)  route 4.107ns (42.505%))
  Logic Levels:           11  (CARRY4=3 LUT4=2 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.608     5.129    MCU/my_prog_rom/CLK_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  MCU/my_prog_rom/ram_1024_x_18/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.583 r  MCU/my_prog_rom/ram_1024_x_18/DOADO[3]
                         net (fo=25, routed)          1.353     8.936    MCU/my_regfile/REG_reg_0_31_1_1/DPRA0
    SLICE_X50Y9          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     9.089 r  MCU/my_regfile/REG_reg_0_31_1_1/DP/O
                         net (fo=5, routed)           0.609     9.698    MCU/my_prog_rom/DY_OUT[1]
    SLICE_X49Y10         LUT4 (Prop_lut4_I2_O)        0.331    10.029 r  MCU/my_prog_rom/minusOp_carry_i_3/O
                         net (fo=1, routed)           0.000    10.029    MCU/my_alu/S[1]
    SLICE_X49Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.669 r  MCU/my_alu/minusOp_carry/O[3]
                         net (fo=5, routed)           0.872    11.541    MCU/my_alu/data2[3]
    SLICE_X50Y10         LUT5 (Prop_lut5_I4_O)        0.306    11.847 r  MCU/my_alu/__0_carry_i_4/O
                         net (fo=1, routed)           0.000    11.847    MCU/my_alu/__0_carry_i_4_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.223 r  MCU/my_alu/__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.223    MCU/my_alu/__0_carry_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.442 f  MCU/my_alu/__0_carry__0/O[0]
                         net (fo=1, routed)           0.465    12.907    MCU/my_alu/data1[4]
    SLICE_X52Y13         LUT5 (Prop_lut5_I2_O)        0.295    13.202 f  MCU/my_alu/REG_reg_0_31_4_4_i_7/O
                         net (fo=1, routed)           0.000    13.202    MCU/my_prog_rom/PS_reg[1]_5
    SLICE_X52Y13         MUXF7 (Prop_muxf7_I0_O)      0.241    13.443 f  MCU/my_prog_rom/REG_reg_0_31_4_4_i_5/O
                         net (fo=1, routed)           0.000    13.443    MCU/my_prog_rom/REG_reg_0_31_4_4_i_5_n_0
    SLICE_X52Y13         MUXF8 (Prop_muxf8_I0_O)      0.098    13.541 f  MCU/my_prog_rom/REG_reg_0_31_4_4_i_3/O
                         net (fo=2, routed)           0.660    14.200    MCU/my_prog_rom/my_alu/result_and_flags__125[4]
    SLICE_X53Y12         LUT4 (Prop_lut4_I3_O)        0.319    14.519 r  MCU/my_prog_rom/s_D_i_3__0/O
                         net (fo=1, routed)           0.149    14.668    MCU/my_prog_rom/s_D_i_3__0_n_0
    SLICE_X53Y12         LUT6 (Prop_lut6_I1_O)        0.124    14.792 r  MCU/my_prog_rom/s_D_i_1__0/O
                         net (fo=1, routed)           0.000    14.792    MCU/my_flags/my_ZFlag/s_D_reg_1
    SLICE_X53Y12         FDRE                                         r  MCU/my_flags/my_ZFlag/s_D_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.448    14.789    MCU/my_flags/my_ZFlag/CLK_IBUF_BUFG
    SLICE_X53Y12         FDRE                                         r  MCU/my_flags/my_ZFlag/s_D_reg/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X53Y12         FDRE (Setup_fdre_C_D)        0.031    15.045    MCU/my_flags/my_ZFlag/s_D_reg
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -14.792    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.310ns  (required time - arrival time)
  Source:                 MCU/my_prog_rom/ram_1024_x_18/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/my_regfile/REG_reg_0_31_6_6/SP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.389ns  (logic 5.550ns (59.113%)  route 3.839ns (40.887%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.608     5.129    MCU/my_prog_rom/CLK_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  MCU/my_prog_rom/ram_1024_x_18/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     7.583 f  MCU/my_prog_rom/ram_1024_x_18/DOPADOP[0]
                         net (fo=43, routed)          1.052     8.635    MCU/my_prog_rom/PS_reg[1][6]
    SLICE_X51Y11         LUT6 (Prop_lut6_I2_O)        0.124     8.759 r  MCU/my_prog_rom/minusOp_carry_i_6/O
                         net (fo=10, routed)          0.208     8.967    MCU/my_prog_rom/minusOp_carry_i_6_n_0
    SLICE_X51Y11         LUT3 (Prop_lut3_I2_O)        0.124     9.091 r  MCU/my_prog_rom/minusOp_carry_i_5/O
                         net (fo=23, routed)          0.784     9.875    MCU/my_regfile/ALU_OPY_SEL
    SLICE_X48Y10         LUT4 (Prop_lut4_I2_O)        0.124     9.999 r  MCU/my_regfile/__0_carry_i_12/O
                         net (fo=1, routed)           0.000     9.999    MCU/my_regfile/__0_carry_i_12_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.549 r  MCU/my_regfile/__0_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.549    MCU/my_regfile/__0_carry_i_8_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.883 r  MCU/my_regfile/__0_carry__0_i_9/O[1]
                         net (fo=4, routed)           0.851    11.734    MCU/my_alu/data0[5]
    SLICE_X50Y11         LUT5 (Prop_lut5_I3_O)        0.303    12.037 r  MCU/my_alu/__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.037    MCU/my_alu/__0_carry__0_i_7_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.615 r  MCU/my_alu/__0_carry__0/O[2]
                         net (fo=1, routed)           0.292    12.906    MCU/my_alu/data1[6]
    SLICE_X53Y11         LUT5 (Prop_lut5_I2_O)        0.301    13.207 r  MCU/my_alu/REG_reg_0_31_6_6_i_6/O
                         net (fo=1, routed)           0.000    13.207    MCU/my_prog_rom/PS_reg[1]_3
    SLICE_X53Y11         MUXF7 (Prop_muxf7_I0_O)      0.238    13.445 r  MCU/my_prog_rom/REG_reg_0_31_6_6_i_4/O
                         net (fo=1, routed)           0.000    13.445    MCU/my_prog_rom/REG_reg_0_31_6_6_i_4_n_0
    SLICE_X53Y11         MUXF8 (Prop_muxf8_I0_O)      0.104    13.549 r  MCU/my_prog_rom/REG_reg_0_31_6_6_i_3/O
                         net (fo=2, routed)           0.463    14.012    MCU/my_prog_rom/my_alu/result_and_flags__125[6]
    SLICE_X51Y14         LUT6 (Prop_lut6_I5_O)        0.316    14.328 r  MCU/my_prog_rom/REG_reg_0_31_6_6_i_1/O
                         net (fo=2, routed)           0.190    14.518    MCU/my_regfile/REG_reg_0_31_6_6/D
    SLICE_X50Y14         RAMD32                                       r  MCU/my_regfile/REG_reg_0_31_6_6/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.447    14.788    MCU/my_regfile/REG_reg_0_31_6_6/WCLK
    SLICE_X50Y14         RAMD32                                       r  MCU/my_regfile/REG_reg_0_31_6_6/SP/CLK
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X50Y14         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.828    MCU/my_regfile/REG_reg_0_31_6_6/SP
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                         -14.518    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.320ns  (required time - arrival time)
  Source:                 MCU/my_prog_rom/ram_1024_x_18/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/my_regfile/REG_reg_0_31_2_2/DP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.160ns  (logic 4.917ns (53.681%)  route 4.243ns (46.319%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=2 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.608     5.129    MCU/my_prog_rom/CLK_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  MCU/my_prog_rom/ram_1024_x_18/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     7.583 f  MCU/my_prog_rom/ram_1024_x_18/DOPADOP[0]
                         net (fo=43, routed)          1.052     8.635    MCU/my_prog_rom/PS_reg[1][6]
    SLICE_X51Y11         LUT6 (Prop_lut6_I2_O)        0.124     8.759 r  MCU/my_prog_rom/minusOp_carry_i_6/O
                         net (fo=10, routed)          0.208     8.967    MCU/my_prog_rom/minusOp_carry_i_6_n_0
    SLICE_X51Y11         LUT3 (Prop_lut3_I2_O)        0.124     9.091 r  MCU/my_prog_rom/minusOp_carry_i_5/O
                         net (fo=23, routed)          0.784     9.875    MCU/my_regfile/ALU_OPY_SEL
    SLICE_X48Y10         LUT4 (Prop_lut4_I2_O)        0.124     9.999 r  MCU/my_regfile/__0_carry_i_12/O
                         net (fo=1, routed)           0.000     9.999    MCU/my_regfile/__0_carry_i_12_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.579 r  MCU/my_regfile/__0_carry_i_8/O[2]
                         net (fo=4, routed)           0.835    11.413    MCU/my_prog_rom/data0[1]
    SLICE_X50Y10         LUT4 (Prop_lut4_I2_O)        0.302    11.715 r  MCU/my_prog_rom/__0_carry_i_5/O
                         net (fo=1, routed)           0.000    11.715    MCU/my_alu/PS_reg[1]_0[0]
    SLICE_X50Y10         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    11.965 r  MCU/my_alu/__0_carry/O[2]
                         net (fo=1, routed)           0.460    12.425    MCU/my_alu/data1[2]
    SLICE_X49Y8          LUT5 (Prop_lut5_I2_O)        0.301    12.726 r  MCU/my_alu/REG_reg_0_31_2_2_i_7/O
                         net (fo=1, routed)           0.000    12.726    MCU/my_prog_rom/PS_reg[1]_7
    SLICE_X49Y8          MUXF7 (Prop_muxf7_I0_O)      0.238    12.964 r  MCU/my_prog_rom/REG_reg_0_31_2_2_i_5/O
                         net (fo=1, routed)           0.000    12.964    MCU/my_prog_rom/REG_reg_0_31_2_2_i_5_n_0
    SLICE_X49Y8          MUXF8 (Prop_muxf8_I0_O)      0.104    13.068 r  MCU/my_prog_rom/REG_reg_0_31_2_2_i_3/O
                         net (fo=2, routed)           0.423    13.491    MCU/my_prog_rom/my_alu/result_and_flags__125[2]
    SLICE_X49Y9          LUT6 (Prop_lut6_I5_O)        0.316    13.807 r  MCU/my_prog_rom/REG_reg_0_31_2_2_i_1/O
                         net (fo=2, routed)           0.482    14.288    MCU/my_regfile/REG_reg_0_31_2_2/D
    SLICE_X50Y9          RAMD32                                       r  MCU/my_regfile/REG_reg_0_31_2_2/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.450    14.791    MCU/my_regfile/REG_reg_0_31_2_2/WCLK
    SLICE_X50Y9          RAMD32                                       r  MCU/my_regfile/REG_reg_0_31_2_2/DP/CLK
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X50Y9          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.407    14.609    MCU/my_regfile/REG_reg_0_31_2_2/DP
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                         -14.288    
  -------------------------------------------------------------------
                         slack                                  0.320    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 my_tc/r_counter24b_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_tc/r_counter24b_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.355ns (74.499%)  route 0.122ns (25.501%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.647ns
    Source Clock Delay      (SCD):    1.165ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.724     0.950    my_tc/CLK_IBUF
    SLICE_X41Y19         LUT6 (Prop_lut6_I0_O)        0.045     0.995 r  my_tc/r_counter24b[0]_i_2/O
                         net (fo=25, routed)          0.170     1.165    my_tc/s_clk_scaled
    SLICE_X43Y19         FDCE                                         r  my_tc/r_counter24b_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDCE (Prop_fdce_C_Q)         0.141     1.306 r  my_tc/r_counter24b_reg[10]/Q
                         net (fo=2, routed)           0.122     1.428    my_tc/r_counter24b_reg[10]
    SLICE_X43Y19         LUT2 (Prop_lut2_I0_O)        0.045     1.473 r  my_tc/r_counter24b[8]_i_3/O
                         net (fo=1, routed)           0.000     1.473    my_tc/r_counter24b[8]_i_3_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.588 r  my_tc/r_counter24b_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.588    my_tc/r_counter24b_reg[8]_i_1_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.642 r  my_tc/r_counter24b_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.642    my_tc/r_counter24b_reg[12]_i_1_n_7
    SLICE_X43Y20         FDCE                                         r  my_tc/r_counter24b_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.840     1.254    my_tc/CLK_IBUF
    SLICE_X41Y19         LUT6 (Prop_lut6_I0_O)        0.056     1.310 r  my_tc/r_counter24b[0]_i_2/O
                         net (fo=25, routed)          0.337     1.647    my_tc/s_clk_scaled
    SLICE_X43Y20         FDCE                                         r  my_tc/r_counter24b_reg[12]/C
                         clock pessimism             -0.315     1.332    
    SLICE_X43Y20         FDCE (Hold_fdce_C_D)         0.105     1.437    my_tc/r_counter24b_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.642    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 MCU/my_PC/program_counter/t_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/my_PC/program_counter/t_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.261%)  route 0.133ns (41.739%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.562     1.445    MCU/my_PC/program_counter/CLK_IBUF_BUFG
    SLICE_X44Y10         FDCE                                         r  MCU/my_PC/program_counter/t_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y10         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  MCU/my_PC/program_counter/t_cnt_reg[0]/Q
                         net (fo=9, routed)           0.133     1.719    MCU/my_PC/program_counter/Q[0]
    SLICE_X45Y10         LUT6 (Prop_lut6_I3_O)        0.045     1.764 r  MCU/my_PC/program_counter/t_cnt[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.764    MCU/my_PC/program_counter/p_0_in__1[3]
    SLICE_X45Y10         FDCE                                         r  MCU/my_PC/program_counter/t_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.832     1.959    MCU/my_PC/program_counter/CLK_IBUF_BUFG
    SLICE_X45Y10         FDCE                                         r  MCU/my_PC/program_counter/t_cnt_reg[3]/C
                         clock pessimism             -0.501     1.458    
    SLICE_X45Y10         FDCE (Hold_fdce_C_D)         0.091     1.549    MCU/my_PC/program_counter/t_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 my_tc/r_counter24b_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_tc/r_counter24b_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.366ns (75.075%)  route 0.122ns (24.925%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.647ns
    Source Clock Delay      (SCD):    1.165ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.724     0.950    my_tc/CLK_IBUF
    SLICE_X41Y19         LUT6 (Prop_lut6_I0_O)        0.045     0.995 r  my_tc/r_counter24b[0]_i_2/O
                         net (fo=25, routed)          0.170     1.165    my_tc/s_clk_scaled
    SLICE_X43Y19         FDCE                                         r  my_tc/r_counter24b_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDCE (Prop_fdce_C_Q)         0.141     1.306 r  my_tc/r_counter24b_reg[10]/Q
                         net (fo=2, routed)           0.122     1.428    my_tc/r_counter24b_reg[10]
    SLICE_X43Y19         LUT2 (Prop_lut2_I0_O)        0.045     1.473 r  my_tc/r_counter24b[8]_i_3/O
                         net (fo=1, routed)           0.000     1.473    my_tc/r_counter24b[8]_i_3_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.588 r  my_tc/r_counter24b_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.588    my_tc/r_counter24b_reg[8]_i_1_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.653 r  my_tc/r_counter24b_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.653    my_tc/r_counter24b_reg[12]_i_1_n_5
    SLICE_X43Y20         FDCE                                         r  my_tc/r_counter24b_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.840     1.254    my_tc/CLK_IBUF
    SLICE_X41Y19         LUT6 (Prop_lut6_I0_O)        0.056     1.310 r  my_tc/r_counter24b[0]_i_2/O
                         net (fo=25, routed)          0.337     1.647    my_tc/s_clk_scaled
    SLICE_X43Y20         FDCE                                         r  my_tc/r_counter24b_reg[14]/C
                         clock pessimism             -0.315     1.332    
    SLICE_X43Y20         FDCE (Hold_fdce_C_D)         0.105     1.437    my_tc/r_counter24b_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 MCU/my_PC/program_counter/t_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/my_prog_rom/ram_1024_x_18/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.141ns (29.522%)  route 0.337ns (70.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.562     1.445    MCU/my_PC/program_counter/CLK_IBUF_BUFG
    SLICE_X47Y10         FDCE                                         r  MCU/my_PC/program_counter/t_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  MCU/my_PC/program_counter/t_cnt_reg[6]/Q
                         net (fo=6, routed)           0.337     1.923    MCU/my_prog_rom/Q[6]
    RAMB18_X1Y4          RAMB18E1                                     r  MCU/my_prog_rom/ram_1024_x_18/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.873     2.001    MCU/my_prog_rom/CLK_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  MCU/my_prog_rom/ram_1024_x_18/CLKARDCLK
                         clock pessimism             -0.478     1.523    
    RAMB18_X1Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.706    MCU/my_prog_rom/ram_1024_x_18
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 my_tc/r_counter24b_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_tc/r_counter24b_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.394ns (76.429%)  route 0.122ns (23.571%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.667ns
    Source Clock Delay      (SCD):    1.165ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.724     0.950    my_tc/CLK_IBUF
    SLICE_X41Y19         LUT6 (Prop_lut6_I0_O)        0.045     0.995 r  my_tc/r_counter24b[0]_i_2/O
                         net (fo=25, routed)          0.170     1.165    my_tc/s_clk_scaled
    SLICE_X43Y19         FDCE                                         r  my_tc/r_counter24b_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDCE (Prop_fdce_C_Q)         0.141     1.306 r  my_tc/r_counter24b_reg[10]/Q
                         net (fo=2, routed)           0.122     1.428    my_tc/r_counter24b_reg[10]
    SLICE_X43Y19         LUT2 (Prop_lut2_I0_O)        0.045     1.473 r  my_tc/r_counter24b[8]_i_3/O
                         net (fo=1, routed)           0.000     1.473    my_tc/r_counter24b[8]_i_3_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.588 r  my_tc/r_counter24b_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.588    my_tc/r_counter24b_reg[8]_i_1_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.627 r  my_tc/r_counter24b_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.627    my_tc/r_counter24b_reg[12]_i_1_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.681 r  my_tc/r_counter24b_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.681    my_tc/r_counter24b_reg[16]_i_1_n_7
    SLICE_X43Y21         FDCE                                         r  my_tc/r_counter24b_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.840     1.254    my_tc/CLK_IBUF
    SLICE_X41Y19         LUT6 (Prop_lut6_I0_O)        0.056     1.310 r  my_tc/r_counter24b[0]_i_2/O
                         net (fo=25, routed)          0.358     1.667    my_tc/s_clk_scaled
    SLICE_X43Y21         FDCE                                         r  my_tc/r_counter24b_reg[16]/C
                         clock pessimism             -0.315     1.353    
    SLICE_X43Y21         FDCE (Hold_fdce_C_D)         0.105     1.458    my_tc/r_counter24b_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 MCU/my_PC/program_counter/t_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/my_prog_rom/ram_1024_x_18/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (29.039%)  route 0.345ns (70.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.562     1.445    MCU/my_PC/program_counter/CLK_IBUF_BUFG
    SLICE_X44Y11         FDCE                                         r  MCU/my_PC/program_counter/t_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y11         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  MCU/my_PC/program_counter/t_cnt_reg[1]/Q
                         net (fo=8, routed)           0.345     1.931    MCU/my_prog_rom/Q[1]
    RAMB18_X1Y4          RAMB18E1                                     r  MCU/my_prog_rom/ram_1024_x_18/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.873     2.001    MCU/my_prog_rom/CLK_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  MCU/my_prog_rom/ram_1024_x_18/CLKARDCLK
                         clock pessimism             -0.478     1.523    
    RAMB18_X1Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.706    MCU/my_prog_rom/ram_1024_x_18
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 my_tc/r_counter24b_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_tc/r_counter24b_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.405ns (76.921%)  route 0.122ns (23.079%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.667ns
    Source Clock Delay      (SCD):    1.165ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.724     0.950    my_tc/CLK_IBUF
    SLICE_X41Y19         LUT6 (Prop_lut6_I0_O)        0.045     0.995 r  my_tc/r_counter24b[0]_i_2/O
                         net (fo=25, routed)          0.170     1.165    my_tc/s_clk_scaled
    SLICE_X43Y19         FDCE                                         r  my_tc/r_counter24b_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDCE (Prop_fdce_C_Q)         0.141     1.306 r  my_tc/r_counter24b_reg[10]/Q
                         net (fo=2, routed)           0.122     1.428    my_tc/r_counter24b_reg[10]
    SLICE_X43Y19         LUT2 (Prop_lut2_I0_O)        0.045     1.473 r  my_tc/r_counter24b[8]_i_3/O
                         net (fo=1, routed)           0.000     1.473    my_tc/r_counter24b[8]_i_3_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.588 r  my_tc/r_counter24b_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.588    my_tc/r_counter24b_reg[8]_i_1_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.627 r  my_tc/r_counter24b_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.627    my_tc/r_counter24b_reg[12]_i_1_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.692 r  my_tc/r_counter24b_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.692    my_tc/r_counter24b_reg[16]_i_1_n_5
    SLICE_X43Y21         FDCE                                         r  my_tc/r_counter24b_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.840     1.254    my_tc/CLK_IBUF
    SLICE_X41Y19         LUT6 (Prop_lut6_I0_O)        0.056     1.310 r  my_tc/r_counter24b[0]_i_2/O
                         net (fo=25, routed)          0.358     1.667    my_tc/s_clk_scaled
    SLICE_X43Y21         FDCE                                         r  my_tc/r_counter24b_reg[18]/C
                         clock pessimism             -0.315     1.353    
    SLICE_X43Y21         FDCE (Hold_fdce_C_D)         0.105     1.458    my_tc/r_counter24b_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 my_tc/r_counter24b_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_tc/r_counter24b_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.291%)  route 0.122ns (23.709%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.647ns
    Source Clock Delay      (SCD):    1.165ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.724     0.950    my_tc/CLK_IBUF
    SLICE_X41Y19         LUT6 (Prop_lut6_I0_O)        0.045     0.995 r  my_tc/r_counter24b[0]_i_2/O
                         net (fo=25, routed)          0.170     1.165    my_tc/s_clk_scaled
    SLICE_X43Y19         FDCE                                         r  my_tc/r_counter24b_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDCE (Prop_fdce_C_Q)         0.141     1.306 r  my_tc/r_counter24b_reg[10]/Q
                         net (fo=2, routed)           0.122     1.428    my_tc/r_counter24b_reg[10]
    SLICE_X43Y19         LUT2 (Prop_lut2_I0_O)        0.045     1.473 r  my_tc/r_counter24b[8]_i_3/O
                         net (fo=1, routed)           0.000     1.473    my_tc/r_counter24b[8]_i_3_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.588 r  my_tc/r_counter24b_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.588    my_tc/r_counter24b_reg[8]_i_1_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.678 r  my_tc/r_counter24b_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.678    my_tc/r_counter24b_reg[12]_i_1_n_6
    SLICE_X43Y20         FDCE                                         r  my_tc/r_counter24b_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.840     1.254    my_tc/CLK_IBUF
    SLICE_X41Y19         LUT6 (Prop_lut6_I0_O)        0.056     1.310 r  my_tc/r_counter24b[0]_i_2/O
                         net (fo=25, routed)          0.337     1.647    my_tc/s_clk_scaled
    SLICE_X43Y20         FDCE                                         r  my_tc/r_counter24b_reg[13]/C
                         clock pessimism             -0.315     1.332    
    SLICE_X43Y20         FDCE (Hold_fdce_C_D)         0.105     1.437    my_tc/r_counter24b_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 my_tc/r_counter24b_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_tc/r_counter24b_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.291%)  route 0.122ns (23.709%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.647ns
    Source Clock Delay      (SCD):    1.165ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.724     0.950    my_tc/CLK_IBUF
    SLICE_X41Y19         LUT6 (Prop_lut6_I0_O)        0.045     0.995 r  my_tc/r_counter24b[0]_i_2/O
                         net (fo=25, routed)          0.170     1.165    my_tc/s_clk_scaled
    SLICE_X43Y19         FDCE                                         r  my_tc/r_counter24b_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDCE (Prop_fdce_C_Q)         0.141     1.306 r  my_tc/r_counter24b_reg[10]/Q
                         net (fo=2, routed)           0.122     1.428    my_tc/r_counter24b_reg[10]
    SLICE_X43Y19         LUT2 (Prop_lut2_I0_O)        0.045     1.473 r  my_tc/r_counter24b[8]_i_3/O
                         net (fo=1, routed)           0.000     1.473    my_tc/r_counter24b[8]_i_3_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.588 r  my_tc/r_counter24b_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.588    my_tc/r_counter24b_reg[8]_i_1_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.678 r  my_tc/r_counter24b_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.678    my_tc/r_counter24b_reg[12]_i_1_n_4
    SLICE_X43Y20         FDCE                                         r  my_tc/r_counter24b_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.840     1.254    my_tc/CLK_IBUF
    SLICE_X41Y19         LUT6 (Prop_lut6_I0_O)        0.056     1.310 r  my_tc/r_counter24b[0]_i_2/O
                         net (fo=25, routed)          0.337     1.647    my_tc/s_clk_scaled
    SLICE_X43Y20         FDCE                                         r  my_tc/r_counter24b_reg[15]/C
                         clock pessimism             -0.315     1.332    
    SLICE_X43Y20         FDCE (Hold_fdce_C_D)         0.105     1.437    my_tc/r_counter24b_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 MCU/my_PC/program_counter/t_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/my_prog_rom/ram_1024_x_18/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.141ns (28.082%)  route 0.361ns (71.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.563     1.446    MCU/my_PC/program_counter/CLK_IBUF_BUFG
    SLICE_X47Y9          FDCE                                         r  MCU/my_PC/program_counter/t_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y9          FDCE (Prop_fdce_C_Q)         0.141     1.587 r  MCU/my_PC/program_counter/t_cnt_reg[4]/Q
                         net (fo=5, routed)           0.361     1.948    MCU/my_prog_rom/Q[4]
    RAMB18_X1Y4          RAMB18E1                                     r  MCU/my_prog_rom/ram_1024_x_18/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.873     2.001    MCU/my_prog_rom/CLK_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  MCU/my_prog_rom/ram_1024_x_18/CLKARDCLK
                         clock pessimism             -0.478     1.523    
    RAMB18_X1Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.706    MCU/my_prog_rom/ram_1024_x_18
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.243    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y4    MCU/my_prog_rom/ram_1024_x_18/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y15   MCU/interrupt/s_D_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X43Y17   my_tc/r_counter24b_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X43Y19   my_tc/r_counter24b_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X43Y19   my_tc/r_counter24b_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X43Y20   my_tc/r_counter24b_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X43Y20   my_tc/r_counter24b_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X43Y20   my_tc/r_counter24b_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X43Y20   my_tc/r_counter24b_reg[15]/C
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y8    MCU/SCR/MY_RAM_reg_0_255_2_2/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y10   MCU/SCR/MY_RAM_reg_0_255_8_8/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y8    MCU/SCR/MY_RAM_reg_0_255_9_9/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y8    MCU/SCR/MY_RAM_reg_0_255_9_9/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y8    MCU/SCR/MY_RAM_reg_0_255_9_9/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y8    MCU/SCR/MY_RAM_reg_0_255_9_9/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y14   MCU/my_regfile/REG_reg_0_31_4_4/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y14   MCU/my_regfile/REG_reg_0_31_4_4/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y14   MCU/my_regfile/REG_reg_0_31_5_5/DP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y9    MCU/SCR/MY_RAM_reg_0_255_4_4/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y12   MCU/SCR/MY_RAM_reg_0_255_6_6/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y12   MCU/SCR/MY_RAM_reg_0_255_6_6/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y12   MCU/SCR/MY_RAM_reg_0_255_6_6/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y12   MCU/SCR/MY_RAM_reg_0_255_6_6/RAMS64E_D/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y9    MCU/my_regfile/REG_reg_0_31_3_3/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y9    MCU/my_regfile/REG_reg_0_31_3_3/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y9    MCU/my_regfile/REG_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y9    MCU/my_regfile/REG_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y9    MCU/my_regfile/REG_reg_0_31_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y9    MCU/my_regfile/REG_reg_0_31_1_1/SP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.508ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.780ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.508ns  (required time - arrival time)
  Source:                 r_tccr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_tc/r_counter24b_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.666ns  (logic 0.642ns (24.081%)  route 2.024ns (75.919%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.621ns = ( 13.621 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.555     5.076    CLK_IBUF_BUFG
    SLICE_X42Y18         FDRE                                         r  r_tccr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  r_tccr_reg[7]/Q
                         net (fo=2, routed)           0.669     6.263    my_tc/Q[4]
    SLICE_X42Y17         LUT1 (Prop_lut1_I0_O)        0.124     6.387 f  my_tc/r_counter24b[0]_i_3/O
                         net (fo=24, routed)          1.355     7.742    my_tc/r_counter24b[0]_i_3_n_0
    SLICE_X43Y22         FDCE                                         f  my_tc/r_counter24b_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.508    12.896    my_tc/CLK_IBUF
    SLICE_X41Y19         LUT6 (Prop_lut6_I0_O)        0.100    12.996 r  my_tc/r_counter24b[0]_i_2/O
                         net (fo=25, routed)          0.625    13.621    my_tc/s_clk_scaled
    SLICE_X43Y22         FDCE                                         r  my_tc/r_counter24b_reg[20]/C
                         clock pessimism              0.070    13.691    
                         clock uncertainty           -0.035    13.656    
    SLICE_X43Y22         FDCE (Recov_fdce_C_CLR)     -0.405    13.251    my_tc/r_counter24b_reg[20]
  -------------------------------------------------------------------
                         required time                         13.251    
                         arrival time                          -7.742    
  -------------------------------------------------------------------
                         slack                                  5.508    

Slack (MET) :             5.508ns  (required time - arrival time)
  Source:                 r_tccr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_tc/r_counter24b_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.666ns  (logic 0.642ns (24.081%)  route 2.024ns (75.919%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.621ns = ( 13.621 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.555     5.076    CLK_IBUF_BUFG
    SLICE_X42Y18         FDRE                                         r  r_tccr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  r_tccr_reg[7]/Q
                         net (fo=2, routed)           0.669     6.263    my_tc/Q[4]
    SLICE_X42Y17         LUT1 (Prop_lut1_I0_O)        0.124     6.387 f  my_tc/r_counter24b[0]_i_3/O
                         net (fo=24, routed)          1.355     7.742    my_tc/r_counter24b[0]_i_3_n_0
    SLICE_X43Y22         FDCE                                         f  my_tc/r_counter24b_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.508    12.896    my_tc/CLK_IBUF
    SLICE_X41Y19         LUT6 (Prop_lut6_I0_O)        0.100    12.996 r  my_tc/r_counter24b[0]_i_2/O
                         net (fo=25, routed)          0.625    13.621    my_tc/s_clk_scaled
    SLICE_X43Y22         FDCE                                         r  my_tc/r_counter24b_reg[21]/C
                         clock pessimism              0.070    13.691    
                         clock uncertainty           -0.035    13.656    
    SLICE_X43Y22         FDCE (Recov_fdce_C_CLR)     -0.405    13.251    my_tc/r_counter24b_reg[21]
  -------------------------------------------------------------------
                         required time                         13.251    
                         arrival time                          -7.742    
  -------------------------------------------------------------------
                         slack                                  5.508    

Slack (MET) :             5.508ns  (required time - arrival time)
  Source:                 r_tccr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_tc/r_counter24b_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.666ns  (logic 0.642ns (24.081%)  route 2.024ns (75.919%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.621ns = ( 13.621 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.555     5.076    CLK_IBUF_BUFG
    SLICE_X42Y18         FDRE                                         r  r_tccr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  r_tccr_reg[7]/Q
                         net (fo=2, routed)           0.669     6.263    my_tc/Q[4]
    SLICE_X42Y17         LUT1 (Prop_lut1_I0_O)        0.124     6.387 f  my_tc/r_counter24b[0]_i_3/O
                         net (fo=24, routed)          1.355     7.742    my_tc/r_counter24b[0]_i_3_n_0
    SLICE_X43Y22         FDCE                                         f  my_tc/r_counter24b_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.508    12.896    my_tc/CLK_IBUF
    SLICE_X41Y19         LUT6 (Prop_lut6_I0_O)        0.100    12.996 r  my_tc/r_counter24b[0]_i_2/O
                         net (fo=25, routed)          0.625    13.621    my_tc/s_clk_scaled
    SLICE_X43Y22         FDCE                                         r  my_tc/r_counter24b_reg[22]/C
                         clock pessimism              0.070    13.691    
                         clock uncertainty           -0.035    13.656    
    SLICE_X43Y22         FDCE (Recov_fdce_C_CLR)     -0.405    13.251    my_tc/r_counter24b_reg[22]
  -------------------------------------------------------------------
                         required time                         13.251    
                         arrival time                          -7.742    
  -------------------------------------------------------------------
                         slack                                  5.508    

Slack (MET) :             5.508ns  (required time - arrival time)
  Source:                 r_tccr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_tc/r_counter24b_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.666ns  (logic 0.642ns (24.081%)  route 2.024ns (75.919%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.621ns = ( 13.621 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.555     5.076    CLK_IBUF_BUFG
    SLICE_X42Y18         FDRE                                         r  r_tccr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  r_tccr_reg[7]/Q
                         net (fo=2, routed)           0.669     6.263    my_tc/Q[4]
    SLICE_X42Y17         LUT1 (Prop_lut1_I0_O)        0.124     6.387 f  my_tc/r_counter24b[0]_i_3/O
                         net (fo=24, routed)          1.355     7.742    my_tc/r_counter24b[0]_i_3_n_0
    SLICE_X43Y22         FDCE                                         f  my_tc/r_counter24b_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.508    12.896    my_tc/CLK_IBUF
    SLICE_X41Y19         LUT6 (Prop_lut6_I0_O)        0.100    12.996 r  my_tc/r_counter24b[0]_i_2/O
                         net (fo=25, routed)          0.625    13.621    my_tc/s_clk_scaled
    SLICE_X43Y22         FDCE                                         r  my_tc/r_counter24b_reg[23]/C
                         clock pessimism              0.070    13.691    
                         clock uncertainty           -0.035    13.656    
    SLICE_X43Y22         FDCE (Recov_fdce_C_CLR)     -0.405    13.251    my_tc/r_counter24b_reg[23]
  -------------------------------------------------------------------
                         required time                         13.251    
                         arrival time                          -7.742    
  -------------------------------------------------------------------
                         slack                                  5.508    

Slack (MET) :             5.625ns  (required time - arrival time)
  Source:                 r_tccr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_tc/r_counter24b_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 0.642ns (25.399%)  route 1.886ns (74.601%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.598ns = ( 13.598 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.555     5.076    CLK_IBUF_BUFG
    SLICE_X42Y18         FDRE                                         r  r_tccr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  r_tccr_reg[7]/Q
                         net (fo=2, routed)           0.669     6.263    my_tc/Q[4]
    SLICE_X42Y17         LUT1 (Prop_lut1_I0_O)        0.124     6.387 f  my_tc/r_counter24b[0]_i_3/O
                         net (fo=24, routed)          1.216     7.604    my_tc/r_counter24b[0]_i_3_n_0
    SLICE_X43Y21         FDCE                                         f  my_tc/r_counter24b_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.508    12.896    my_tc/CLK_IBUF
    SLICE_X41Y19         LUT6 (Prop_lut6_I0_O)        0.100    12.996 r  my_tc/r_counter24b[0]_i_2/O
                         net (fo=25, routed)          0.603    13.598    my_tc/s_clk_scaled
    SLICE_X43Y21         FDCE                                         r  my_tc/r_counter24b_reg[16]/C
                         clock pessimism              0.070    13.669    
                         clock uncertainty           -0.035    13.633    
    SLICE_X43Y21         FDCE (Recov_fdce_C_CLR)     -0.405    13.228    my_tc/r_counter24b_reg[16]
  -------------------------------------------------------------------
                         required time                         13.228    
                         arrival time                          -7.604    
  -------------------------------------------------------------------
                         slack                                  5.625    

Slack (MET) :             5.625ns  (required time - arrival time)
  Source:                 r_tccr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_tc/r_counter24b_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 0.642ns (25.399%)  route 1.886ns (74.601%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.598ns = ( 13.598 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.555     5.076    CLK_IBUF_BUFG
    SLICE_X42Y18         FDRE                                         r  r_tccr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  r_tccr_reg[7]/Q
                         net (fo=2, routed)           0.669     6.263    my_tc/Q[4]
    SLICE_X42Y17         LUT1 (Prop_lut1_I0_O)        0.124     6.387 f  my_tc/r_counter24b[0]_i_3/O
                         net (fo=24, routed)          1.216     7.604    my_tc/r_counter24b[0]_i_3_n_0
    SLICE_X43Y21         FDCE                                         f  my_tc/r_counter24b_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.508    12.896    my_tc/CLK_IBUF
    SLICE_X41Y19         LUT6 (Prop_lut6_I0_O)        0.100    12.996 r  my_tc/r_counter24b[0]_i_2/O
                         net (fo=25, routed)          0.603    13.598    my_tc/s_clk_scaled
    SLICE_X43Y21         FDCE                                         r  my_tc/r_counter24b_reg[17]/C
                         clock pessimism              0.070    13.669    
                         clock uncertainty           -0.035    13.633    
    SLICE_X43Y21         FDCE (Recov_fdce_C_CLR)     -0.405    13.228    my_tc/r_counter24b_reg[17]
  -------------------------------------------------------------------
                         required time                         13.228    
                         arrival time                          -7.604    
  -------------------------------------------------------------------
                         slack                                  5.625    

Slack (MET) :             5.625ns  (required time - arrival time)
  Source:                 r_tccr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_tc/r_counter24b_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 0.642ns (25.399%)  route 1.886ns (74.601%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.598ns = ( 13.598 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.555     5.076    CLK_IBUF_BUFG
    SLICE_X42Y18         FDRE                                         r  r_tccr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  r_tccr_reg[7]/Q
                         net (fo=2, routed)           0.669     6.263    my_tc/Q[4]
    SLICE_X42Y17         LUT1 (Prop_lut1_I0_O)        0.124     6.387 f  my_tc/r_counter24b[0]_i_3/O
                         net (fo=24, routed)          1.216     7.604    my_tc/r_counter24b[0]_i_3_n_0
    SLICE_X43Y21         FDCE                                         f  my_tc/r_counter24b_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.508    12.896    my_tc/CLK_IBUF
    SLICE_X41Y19         LUT6 (Prop_lut6_I0_O)        0.100    12.996 r  my_tc/r_counter24b[0]_i_2/O
                         net (fo=25, routed)          0.603    13.598    my_tc/s_clk_scaled
    SLICE_X43Y21         FDCE                                         r  my_tc/r_counter24b_reg[18]/C
                         clock pessimism              0.070    13.669    
                         clock uncertainty           -0.035    13.633    
    SLICE_X43Y21         FDCE (Recov_fdce_C_CLR)     -0.405    13.228    my_tc/r_counter24b_reg[18]
  -------------------------------------------------------------------
                         required time                         13.228    
                         arrival time                          -7.604    
  -------------------------------------------------------------------
                         slack                                  5.625    

Slack (MET) :             5.625ns  (required time - arrival time)
  Source:                 r_tccr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_tc/r_counter24b_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 0.642ns (25.399%)  route 1.886ns (74.601%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.598ns = ( 13.598 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.555     5.076    CLK_IBUF_BUFG
    SLICE_X42Y18         FDRE                                         r  r_tccr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  r_tccr_reg[7]/Q
                         net (fo=2, routed)           0.669     6.263    my_tc/Q[4]
    SLICE_X42Y17         LUT1 (Prop_lut1_I0_O)        0.124     6.387 f  my_tc/r_counter24b[0]_i_3/O
                         net (fo=24, routed)          1.216     7.604    my_tc/r_counter24b[0]_i_3_n_0
    SLICE_X43Y21         FDCE                                         f  my_tc/r_counter24b_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.508    12.896    my_tc/CLK_IBUF
    SLICE_X41Y19         LUT6 (Prop_lut6_I0_O)        0.100    12.996 r  my_tc/r_counter24b[0]_i_2/O
                         net (fo=25, routed)          0.603    13.598    my_tc/s_clk_scaled
    SLICE_X43Y21         FDCE                                         r  my_tc/r_counter24b_reg[19]/C
                         clock pessimism              0.070    13.669    
                         clock uncertainty           -0.035    13.633    
    SLICE_X43Y21         FDCE (Recov_fdce_C_CLR)     -0.405    13.228    my_tc/r_counter24b_reg[19]
  -------------------------------------------------------------------
                         required time                         13.228    
                         arrival time                          -7.604    
  -------------------------------------------------------------------
                         slack                                  5.625    

Slack (MET) :             5.651ns  (required time - arrival time)
  Source:                 r_tccr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_tc/r_counter24b_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 0.642ns (28.776%)  route 1.589ns (71.224%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.328ns = ( 13.328 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.555     5.076    CLK_IBUF_BUFG
    SLICE_X42Y18         FDRE                                         r  r_tccr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  r_tccr_reg[7]/Q
                         net (fo=2, routed)           0.669     6.263    my_tc/Q[4]
    SLICE_X42Y17         LUT1 (Prop_lut1_I0_O)        0.124     6.387 f  my_tc/r_counter24b[0]_i_3/O
                         net (fo=24, routed)          0.920     7.307    my_tc/r_counter24b[0]_i_3_n_0
    SLICE_X43Y19         FDCE                                         f  my_tc/r_counter24b_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.508    12.896    my_tc/CLK_IBUF
    SLICE_X41Y19         LUT6 (Prop_lut6_I0_O)        0.100    12.996 r  my_tc/r_counter24b[0]_i_2/O
                         net (fo=25, routed)          0.332    13.328    my_tc/s_clk_scaled
    SLICE_X43Y19         FDCE                                         r  my_tc/r_counter24b_reg[10]/C
                         clock pessimism              0.070    13.398    
                         clock uncertainty           -0.035    13.363    
    SLICE_X43Y19         FDCE (Recov_fdce_C_CLR)     -0.405    12.958    my_tc/r_counter24b_reg[10]
  -------------------------------------------------------------------
                         required time                         12.958    
                         arrival time                          -7.307    
  -------------------------------------------------------------------
                         slack                                  5.651    

Slack (MET) :             5.651ns  (required time - arrival time)
  Source:                 r_tccr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_tc/r_counter24b_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 0.642ns (28.776%)  route 1.589ns (71.224%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.328ns = ( 13.328 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.555     5.076    CLK_IBUF_BUFG
    SLICE_X42Y18         FDRE                                         r  r_tccr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  r_tccr_reg[7]/Q
                         net (fo=2, routed)           0.669     6.263    my_tc/Q[4]
    SLICE_X42Y17         LUT1 (Prop_lut1_I0_O)        0.124     6.387 f  my_tc/r_counter24b[0]_i_3/O
                         net (fo=24, routed)          0.920     7.307    my_tc/r_counter24b[0]_i_3_n_0
    SLICE_X43Y19         FDCE                                         f  my_tc/r_counter24b_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           1.508    12.896    my_tc/CLK_IBUF
    SLICE_X41Y19         LUT6 (Prop_lut6_I0_O)        0.100    12.996 r  my_tc/r_counter24b[0]_i_2/O
                         net (fo=25, routed)          0.332    13.328    my_tc/s_clk_scaled
    SLICE_X43Y19         FDCE                                         r  my_tc/r_counter24b_reg[11]/C
                         clock pessimism              0.070    13.398    
                         clock uncertainty           -0.035    13.363    
    SLICE_X43Y19         FDCE (Recov_fdce_C_CLR)     -0.405    12.958    my_tc/r_counter24b_reg[11]
  -------------------------------------------------------------------
                         required time                         12.958    
                         arrival time                          -7.307    
  -------------------------------------------------------------------
                         slack                                  5.651    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.780ns  (arrival time - required time)
  Source:                 r_tccr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_tc/r_counter24b_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.209ns (32.180%)  route 0.440ns (67.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.556     1.439    CLK_IBUF_BUFG
    SLICE_X42Y18         FDRE                                         r  r_tccr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  r_tccr_reg[7]/Q
                         net (fo=2, routed)           0.226     1.829    my_tc/Q[4]
    SLICE_X42Y17         LUT1 (Prop_lut1_I0_O)        0.045     1.874 f  my_tc/r_counter24b[0]_i_3/O
                         net (fo=24, routed)          0.214     2.089    my_tc/r_counter24b[0]_i_3_n_0
    SLICE_X43Y17         FDCE                                         f  my_tc/r_counter24b_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.840     1.254    my_tc/CLK_IBUF
    SLICE_X41Y19         LUT6 (Prop_lut6_I0_O)        0.056     1.310 r  my_tc/r_counter24b[0]_i_2/O
                         net (fo=25, routed)          0.279     1.589    my_tc/s_clk_scaled
    SLICE_X43Y17         FDCE                                         r  my_tc/r_counter24b_reg[0]/C
                         clock pessimism             -0.188     1.401    
    SLICE_X43Y17         FDCE (Remov_fdce_C_CLR)     -0.092     1.309    my_tc/r_counter24b_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.780ns  (arrival time - required time)
  Source:                 r_tccr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_tc/r_counter24b_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.209ns (32.180%)  route 0.440ns (67.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.556     1.439    CLK_IBUF_BUFG
    SLICE_X42Y18         FDRE                                         r  r_tccr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  r_tccr_reg[7]/Q
                         net (fo=2, routed)           0.226     1.829    my_tc/Q[4]
    SLICE_X42Y17         LUT1 (Prop_lut1_I0_O)        0.045     1.874 f  my_tc/r_counter24b[0]_i_3/O
                         net (fo=24, routed)          0.214     2.089    my_tc/r_counter24b[0]_i_3_n_0
    SLICE_X43Y17         FDCE                                         f  my_tc/r_counter24b_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.840     1.254    my_tc/CLK_IBUF
    SLICE_X41Y19         LUT6 (Prop_lut6_I0_O)        0.056     1.310 r  my_tc/r_counter24b[0]_i_2/O
                         net (fo=25, routed)          0.279     1.589    my_tc/s_clk_scaled
    SLICE_X43Y17         FDCE                                         r  my_tc/r_counter24b_reg[1]/C
                         clock pessimism             -0.188     1.401    
    SLICE_X43Y17         FDCE (Remov_fdce_C_CLR)     -0.092     1.309    my_tc/r_counter24b_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.780ns  (arrival time - required time)
  Source:                 r_tccr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_tc/r_counter24b_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.209ns (32.180%)  route 0.440ns (67.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.556     1.439    CLK_IBUF_BUFG
    SLICE_X42Y18         FDRE                                         r  r_tccr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  r_tccr_reg[7]/Q
                         net (fo=2, routed)           0.226     1.829    my_tc/Q[4]
    SLICE_X42Y17         LUT1 (Prop_lut1_I0_O)        0.045     1.874 f  my_tc/r_counter24b[0]_i_3/O
                         net (fo=24, routed)          0.214     2.089    my_tc/r_counter24b[0]_i_3_n_0
    SLICE_X43Y17         FDCE                                         f  my_tc/r_counter24b_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.840     1.254    my_tc/CLK_IBUF
    SLICE_X41Y19         LUT6 (Prop_lut6_I0_O)        0.056     1.310 r  my_tc/r_counter24b[0]_i_2/O
                         net (fo=25, routed)          0.279     1.589    my_tc/s_clk_scaled
    SLICE_X43Y17         FDCE                                         r  my_tc/r_counter24b_reg[2]/C
                         clock pessimism             -0.188     1.401    
    SLICE_X43Y17         FDCE (Remov_fdce_C_CLR)     -0.092     1.309    my_tc/r_counter24b_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.780ns  (arrival time - required time)
  Source:                 r_tccr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_tc/r_counter24b_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.209ns (32.180%)  route 0.440ns (67.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.556     1.439    CLK_IBUF_BUFG
    SLICE_X42Y18         FDRE                                         r  r_tccr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  r_tccr_reg[7]/Q
                         net (fo=2, routed)           0.226     1.829    my_tc/Q[4]
    SLICE_X42Y17         LUT1 (Prop_lut1_I0_O)        0.045     1.874 f  my_tc/r_counter24b[0]_i_3/O
                         net (fo=24, routed)          0.214     2.089    my_tc/r_counter24b[0]_i_3_n_0
    SLICE_X43Y17         FDCE                                         f  my_tc/r_counter24b_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.840     1.254    my_tc/CLK_IBUF
    SLICE_X41Y19         LUT6 (Prop_lut6_I0_O)        0.056     1.310 r  my_tc/r_counter24b[0]_i_2/O
                         net (fo=25, routed)          0.279     1.589    my_tc/s_clk_scaled
    SLICE_X43Y17         FDCE                                         r  my_tc/r_counter24b_reg[3]/C
                         clock pessimism             -0.188     1.401    
    SLICE_X43Y17         FDCE (Remov_fdce_C_CLR)     -0.092     1.309    my_tc/r_counter24b_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.867ns  (arrival time - required time)
  Source:                 r_tccr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_tc/r_counter24b_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.209ns (29.323%)  route 0.504ns (70.677%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.565ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.556     1.439    CLK_IBUF_BUFG
    SLICE_X42Y18         FDRE                                         r  r_tccr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  r_tccr_reg[7]/Q
                         net (fo=2, routed)           0.226     1.829    my_tc/Q[4]
    SLICE_X42Y17         LUT1 (Prop_lut1_I0_O)        0.045     1.874 f  my_tc/r_counter24b[0]_i_3/O
                         net (fo=24, routed)          0.278     2.152    my_tc/r_counter24b[0]_i_3_n_0
    SLICE_X43Y18         FDCE                                         f  my_tc/r_counter24b_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.840     1.254    my_tc/CLK_IBUF
    SLICE_X41Y19         LUT6 (Prop_lut6_I0_O)        0.056     1.310 r  my_tc/r_counter24b[0]_i_2/O
                         net (fo=25, routed)          0.255     1.565    my_tc/s_clk_scaled
    SLICE_X43Y18         FDCE                                         r  my_tc/r_counter24b_reg[4]/C
                         clock pessimism             -0.188     1.377    
    SLICE_X43Y18         FDCE (Remov_fdce_C_CLR)     -0.092     1.285    my_tc/r_counter24b_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.867ns  (arrival time - required time)
  Source:                 r_tccr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_tc/r_counter24b_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.209ns (29.323%)  route 0.504ns (70.677%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.565ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.556     1.439    CLK_IBUF_BUFG
    SLICE_X42Y18         FDRE                                         r  r_tccr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  r_tccr_reg[7]/Q
                         net (fo=2, routed)           0.226     1.829    my_tc/Q[4]
    SLICE_X42Y17         LUT1 (Prop_lut1_I0_O)        0.045     1.874 f  my_tc/r_counter24b[0]_i_3/O
                         net (fo=24, routed)          0.278     2.152    my_tc/r_counter24b[0]_i_3_n_0
    SLICE_X43Y18         FDCE                                         f  my_tc/r_counter24b_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.840     1.254    my_tc/CLK_IBUF
    SLICE_X41Y19         LUT6 (Prop_lut6_I0_O)        0.056     1.310 r  my_tc/r_counter24b[0]_i_2/O
                         net (fo=25, routed)          0.255     1.565    my_tc/s_clk_scaled
    SLICE_X43Y18         FDCE                                         r  my_tc/r_counter24b_reg[5]/C
                         clock pessimism             -0.188     1.377    
    SLICE_X43Y18         FDCE (Remov_fdce_C_CLR)     -0.092     1.285    my_tc/r_counter24b_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.867ns  (arrival time - required time)
  Source:                 r_tccr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_tc/r_counter24b_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.209ns (29.323%)  route 0.504ns (70.677%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.565ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.556     1.439    CLK_IBUF_BUFG
    SLICE_X42Y18         FDRE                                         r  r_tccr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  r_tccr_reg[7]/Q
                         net (fo=2, routed)           0.226     1.829    my_tc/Q[4]
    SLICE_X42Y17         LUT1 (Prop_lut1_I0_O)        0.045     1.874 f  my_tc/r_counter24b[0]_i_3/O
                         net (fo=24, routed)          0.278     2.152    my_tc/r_counter24b[0]_i_3_n_0
    SLICE_X43Y18         FDCE                                         f  my_tc/r_counter24b_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.840     1.254    my_tc/CLK_IBUF
    SLICE_X41Y19         LUT6 (Prop_lut6_I0_O)        0.056     1.310 r  my_tc/r_counter24b[0]_i_2/O
                         net (fo=25, routed)          0.255     1.565    my_tc/s_clk_scaled
    SLICE_X43Y18         FDCE                                         r  my_tc/r_counter24b_reg[6]/C
                         clock pessimism             -0.188     1.377    
    SLICE_X43Y18         FDCE (Remov_fdce_C_CLR)     -0.092     1.285    my_tc/r_counter24b_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.867ns  (arrival time - required time)
  Source:                 r_tccr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_tc/r_counter24b_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.209ns (29.323%)  route 0.504ns (70.677%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.565ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.556     1.439    CLK_IBUF_BUFG
    SLICE_X42Y18         FDRE                                         r  r_tccr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  r_tccr_reg[7]/Q
                         net (fo=2, routed)           0.226     1.829    my_tc/Q[4]
    SLICE_X42Y17         LUT1 (Prop_lut1_I0_O)        0.045     1.874 f  my_tc/r_counter24b[0]_i_3/O
                         net (fo=24, routed)          0.278     2.152    my_tc/r_counter24b[0]_i_3_n_0
    SLICE_X43Y18         FDCE                                         f  my_tc/r_counter24b_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.840     1.254    my_tc/CLK_IBUF
    SLICE_X41Y19         LUT6 (Prop_lut6_I0_O)        0.056     1.310 r  my_tc/r_counter24b[0]_i_2/O
                         net (fo=25, routed)          0.255     1.565    my_tc/s_clk_scaled
    SLICE_X43Y18         FDCE                                         r  my_tc/r_counter24b_reg[7]/C
                         clock pessimism             -0.188     1.377    
    SLICE_X43Y18         FDCE (Remov_fdce_C_CLR)     -0.092     1.285    my_tc/r_counter24b_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.911ns  (arrival time - required time)
  Source:                 r_tccr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_tc/r_counter24b_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.209ns (24.901%)  route 0.630ns (75.099%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.647ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.556     1.439    CLK_IBUF_BUFG
    SLICE_X42Y18         FDRE                                         r  r_tccr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  r_tccr_reg[7]/Q
                         net (fo=2, routed)           0.226     1.829    my_tc/Q[4]
    SLICE_X42Y17         LUT1 (Prop_lut1_I0_O)        0.045     1.874 f  my_tc/r_counter24b[0]_i_3/O
                         net (fo=24, routed)          0.404     2.278    my_tc/r_counter24b[0]_i_3_n_0
    SLICE_X43Y20         FDCE                                         f  my_tc/r_counter24b_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.840     1.254    my_tc/CLK_IBUF
    SLICE_X41Y19         LUT6 (Prop_lut6_I0_O)        0.056     1.310 r  my_tc/r_counter24b[0]_i_2/O
                         net (fo=25, routed)          0.337     1.647    my_tc/s_clk_scaled
    SLICE_X43Y20         FDCE                                         r  my_tc/r_counter24b_reg[12]/C
                         clock pessimism             -0.188     1.459    
    SLICE_X43Y20         FDCE (Remov_fdce_C_CLR)     -0.092     1.367    my_tc/r_counter24b_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.911    

Slack (MET) :             0.911ns  (arrival time - required time)
  Source:                 r_tccr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_tc/r_counter24b_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.209ns (24.901%)  route 0.630ns (75.099%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.647ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.556     1.439    CLK_IBUF_BUFG
    SLICE_X42Y18         FDRE                                         r  r_tccr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  r_tccr_reg[7]/Q
                         net (fo=2, routed)           0.226     1.829    my_tc/Q[4]
    SLICE_X42Y17         LUT1 (Prop_lut1_I0_O)        0.045     1.874 f  my_tc/r_counter24b[0]_i_3/O
                         net (fo=24, routed)          0.404     2.278    my_tc/r_counter24b[0]_i_3_n_0
    SLICE_X43Y20         FDCE                                         f  my_tc/r_counter24b_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=2, routed)           0.840     1.254    my_tc/CLK_IBUF
    SLICE_X41Y19         LUT6 (Prop_lut6_I0_O)        0.056     1.310 r  my_tc/r_counter24b[0]_i_2/O
                         net (fo=25, routed)          0.337     1.647    my_tc/s_clk_scaled
    SLICE_X43Y20         FDCE                                         r  my_tc/r_counter24b_reg[13]/C
                         clock pessimism             -0.188     1.459    
    SLICE_X43Y20         FDCE (Remov_fdce_C_CLR)     -0.092     1.367    my_tc/r_counter24b_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.911    





