// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _a0_block_mmult_HH_
#define _a0_block_mmult_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "a0_matxvec.h"
#include "a0_block_mmult_b_0.h"
#include "a0_block_mmult_A_m_axi.h"
#include "a0_block_mmult_B_m_axi.h"
#include "a0_block_mmult_C_m_axi.h"

namespace ap_rtl {

template<unsigned int C_M_AXI_A_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_A_ID_WIDTH = 1,
         unsigned int C_M_AXI_A_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_A_DATA_WIDTH = 32,
         unsigned int C_M_AXI_A_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_A_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_A_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_A_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_B_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_B_ID_WIDTH = 1,
         unsigned int C_M_AXI_B_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_B_DATA_WIDTH = 32,
         unsigned int C_M_AXI_B_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_B_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_B_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_B_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_C_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_C_ID_WIDTH = 1,
         unsigned int C_M_AXI_C_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_C_DATA_WIDTH = 32,
         unsigned int C_M_AXI_C_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_C_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_C_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_C_BUSER_WIDTH = 1>
struct a0_block_mmult : public sc_module {
    // Port declarations 144
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > m_axi_A_AWVALID;
    sc_in< sc_logic > m_axi_A_AWREADY;
    sc_out< sc_uint<C_M_AXI_A_ADDR_WIDTH> > m_axi_A_AWADDR;
    sc_out< sc_uint<C_M_AXI_A_ID_WIDTH> > m_axi_A_AWID;
    sc_out< sc_lv<8> > m_axi_A_AWLEN;
    sc_out< sc_lv<3> > m_axi_A_AWSIZE;
    sc_out< sc_lv<2> > m_axi_A_AWBURST;
    sc_out< sc_lv<2> > m_axi_A_AWLOCK;
    sc_out< sc_lv<4> > m_axi_A_AWCACHE;
    sc_out< sc_lv<3> > m_axi_A_AWPROT;
    sc_out< sc_lv<4> > m_axi_A_AWQOS;
    sc_out< sc_lv<4> > m_axi_A_AWREGION;
    sc_out< sc_uint<C_M_AXI_A_AWUSER_WIDTH> > m_axi_A_AWUSER;
    sc_out< sc_logic > m_axi_A_WVALID;
    sc_in< sc_logic > m_axi_A_WREADY;
    sc_out< sc_uint<C_M_AXI_A_DATA_WIDTH> > m_axi_A_WDATA;
    sc_out< sc_uint<C_M_AXI_A_DATA_WIDTH/8> > m_axi_A_WSTRB;
    sc_out< sc_logic > m_axi_A_WLAST;
    sc_out< sc_uint<C_M_AXI_A_ID_WIDTH> > m_axi_A_WID;
    sc_out< sc_uint<C_M_AXI_A_WUSER_WIDTH> > m_axi_A_WUSER;
    sc_out< sc_logic > m_axi_A_ARVALID;
    sc_in< sc_logic > m_axi_A_ARREADY;
    sc_out< sc_uint<C_M_AXI_A_ADDR_WIDTH> > m_axi_A_ARADDR;
    sc_out< sc_uint<C_M_AXI_A_ID_WIDTH> > m_axi_A_ARID;
    sc_out< sc_lv<8> > m_axi_A_ARLEN;
    sc_out< sc_lv<3> > m_axi_A_ARSIZE;
    sc_out< sc_lv<2> > m_axi_A_ARBURST;
    sc_out< sc_lv<2> > m_axi_A_ARLOCK;
    sc_out< sc_lv<4> > m_axi_A_ARCACHE;
    sc_out< sc_lv<3> > m_axi_A_ARPROT;
    sc_out< sc_lv<4> > m_axi_A_ARQOS;
    sc_out< sc_lv<4> > m_axi_A_ARREGION;
    sc_out< sc_uint<C_M_AXI_A_ARUSER_WIDTH> > m_axi_A_ARUSER;
    sc_in< sc_logic > m_axi_A_RVALID;
    sc_out< sc_logic > m_axi_A_RREADY;
    sc_in< sc_uint<C_M_AXI_A_DATA_WIDTH> > m_axi_A_RDATA;
    sc_in< sc_logic > m_axi_A_RLAST;
    sc_in< sc_uint<C_M_AXI_A_ID_WIDTH> > m_axi_A_RID;
    sc_in< sc_uint<C_M_AXI_A_RUSER_WIDTH> > m_axi_A_RUSER;
    sc_in< sc_lv<2> > m_axi_A_RRESP;
    sc_in< sc_logic > m_axi_A_BVALID;
    sc_out< sc_logic > m_axi_A_BREADY;
    sc_in< sc_lv<2> > m_axi_A_BRESP;
    sc_in< sc_uint<C_M_AXI_A_ID_WIDTH> > m_axi_A_BID;
    sc_in< sc_uint<C_M_AXI_A_BUSER_WIDTH> > m_axi_A_BUSER;
    sc_out< sc_logic > m_axi_B_AWVALID;
    sc_in< sc_logic > m_axi_B_AWREADY;
    sc_out< sc_uint<C_M_AXI_B_ADDR_WIDTH> > m_axi_B_AWADDR;
    sc_out< sc_uint<C_M_AXI_B_ID_WIDTH> > m_axi_B_AWID;
    sc_out< sc_lv<8> > m_axi_B_AWLEN;
    sc_out< sc_lv<3> > m_axi_B_AWSIZE;
    sc_out< sc_lv<2> > m_axi_B_AWBURST;
    sc_out< sc_lv<2> > m_axi_B_AWLOCK;
    sc_out< sc_lv<4> > m_axi_B_AWCACHE;
    sc_out< sc_lv<3> > m_axi_B_AWPROT;
    sc_out< sc_lv<4> > m_axi_B_AWQOS;
    sc_out< sc_lv<4> > m_axi_B_AWREGION;
    sc_out< sc_uint<C_M_AXI_B_AWUSER_WIDTH> > m_axi_B_AWUSER;
    sc_out< sc_logic > m_axi_B_WVALID;
    sc_in< sc_logic > m_axi_B_WREADY;
    sc_out< sc_uint<C_M_AXI_B_DATA_WIDTH> > m_axi_B_WDATA;
    sc_out< sc_uint<C_M_AXI_B_DATA_WIDTH/8> > m_axi_B_WSTRB;
    sc_out< sc_logic > m_axi_B_WLAST;
    sc_out< sc_uint<C_M_AXI_B_ID_WIDTH> > m_axi_B_WID;
    sc_out< sc_uint<C_M_AXI_B_WUSER_WIDTH> > m_axi_B_WUSER;
    sc_out< sc_logic > m_axi_B_ARVALID;
    sc_in< sc_logic > m_axi_B_ARREADY;
    sc_out< sc_uint<C_M_AXI_B_ADDR_WIDTH> > m_axi_B_ARADDR;
    sc_out< sc_uint<C_M_AXI_B_ID_WIDTH> > m_axi_B_ARID;
    sc_out< sc_lv<8> > m_axi_B_ARLEN;
    sc_out< sc_lv<3> > m_axi_B_ARSIZE;
    sc_out< sc_lv<2> > m_axi_B_ARBURST;
    sc_out< sc_lv<2> > m_axi_B_ARLOCK;
    sc_out< sc_lv<4> > m_axi_B_ARCACHE;
    sc_out< sc_lv<3> > m_axi_B_ARPROT;
    sc_out< sc_lv<4> > m_axi_B_ARQOS;
    sc_out< sc_lv<4> > m_axi_B_ARREGION;
    sc_out< sc_uint<C_M_AXI_B_ARUSER_WIDTH> > m_axi_B_ARUSER;
    sc_in< sc_logic > m_axi_B_RVALID;
    sc_out< sc_logic > m_axi_B_RREADY;
    sc_in< sc_uint<C_M_AXI_B_DATA_WIDTH> > m_axi_B_RDATA;
    sc_in< sc_logic > m_axi_B_RLAST;
    sc_in< sc_uint<C_M_AXI_B_ID_WIDTH> > m_axi_B_RID;
    sc_in< sc_uint<C_M_AXI_B_RUSER_WIDTH> > m_axi_B_RUSER;
    sc_in< sc_lv<2> > m_axi_B_RRESP;
    sc_in< sc_logic > m_axi_B_BVALID;
    sc_out< sc_logic > m_axi_B_BREADY;
    sc_in< sc_lv<2> > m_axi_B_BRESP;
    sc_in< sc_uint<C_M_AXI_B_ID_WIDTH> > m_axi_B_BID;
    sc_in< sc_uint<C_M_AXI_B_BUSER_WIDTH> > m_axi_B_BUSER;
    sc_out< sc_logic > m_axi_C_AWVALID;
    sc_in< sc_logic > m_axi_C_AWREADY;
    sc_out< sc_uint<C_M_AXI_C_ADDR_WIDTH> > m_axi_C_AWADDR;
    sc_out< sc_uint<C_M_AXI_C_ID_WIDTH> > m_axi_C_AWID;
    sc_out< sc_lv<8> > m_axi_C_AWLEN;
    sc_out< sc_lv<3> > m_axi_C_AWSIZE;
    sc_out< sc_lv<2> > m_axi_C_AWBURST;
    sc_out< sc_lv<2> > m_axi_C_AWLOCK;
    sc_out< sc_lv<4> > m_axi_C_AWCACHE;
    sc_out< sc_lv<3> > m_axi_C_AWPROT;
    sc_out< sc_lv<4> > m_axi_C_AWQOS;
    sc_out< sc_lv<4> > m_axi_C_AWREGION;
    sc_out< sc_uint<C_M_AXI_C_AWUSER_WIDTH> > m_axi_C_AWUSER;
    sc_out< sc_logic > m_axi_C_WVALID;
    sc_in< sc_logic > m_axi_C_WREADY;
    sc_out< sc_uint<C_M_AXI_C_DATA_WIDTH> > m_axi_C_WDATA;
    sc_out< sc_uint<C_M_AXI_C_DATA_WIDTH/8> > m_axi_C_WSTRB;
    sc_out< sc_logic > m_axi_C_WLAST;
    sc_out< sc_uint<C_M_AXI_C_ID_WIDTH> > m_axi_C_WID;
    sc_out< sc_uint<C_M_AXI_C_WUSER_WIDTH> > m_axi_C_WUSER;
    sc_out< sc_logic > m_axi_C_ARVALID;
    sc_in< sc_logic > m_axi_C_ARREADY;
    sc_out< sc_uint<C_M_AXI_C_ADDR_WIDTH> > m_axi_C_ARADDR;
    sc_out< sc_uint<C_M_AXI_C_ID_WIDTH> > m_axi_C_ARID;
    sc_out< sc_lv<8> > m_axi_C_ARLEN;
    sc_out< sc_lv<3> > m_axi_C_ARSIZE;
    sc_out< sc_lv<2> > m_axi_C_ARBURST;
    sc_out< sc_lv<2> > m_axi_C_ARLOCK;
    sc_out< sc_lv<4> > m_axi_C_ARCACHE;
    sc_out< sc_lv<3> > m_axi_C_ARPROT;
    sc_out< sc_lv<4> > m_axi_C_ARQOS;
    sc_out< sc_lv<4> > m_axi_C_ARREGION;
    sc_out< sc_uint<C_M_AXI_C_ARUSER_WIDTH> > m_axi_C_ARUSER;
    sc_in< sc_logic > m_axi_C_RVALID;
    sc_out< sc_logic > m_axi_C_RREADY;
    sc_in< sc_uint<C_M_AXI_C_DATA_WIDTH> > m_axi_C_RDATA;
    sc_in< sc_logic > m_axi_C_RLAST;
    sc_in< sc_uint<C_M_AXI_C_ID_WIDTH> > m_axi_C_RID;
    sc_in< sc_uint<C_M_AXI_C_RUSER_WIDTH> > m_axi_C_RUSER;
    sc_in< sc_lv<2> > m_axi_C_RRESP;
    sc_in< sc_logic > m_axi_C_BVALID;
    sc_out< sc_logic > m_axi_C_BREADY;
    sc_in< sc_lv<2> > m_axi_C_BRESP;
    sc_in< sc_uint<C_M_AXI_C_ID_WIDTH> > m_axi_C_BID;
    sc_in< sc_uint<C_M_AXI_C_BUSER_WIDTH> > m_axi_C_BUSER;
    sc_in< sc_lv<32> > A_offset;
    sc_in< sc_lv<32> > B_offset;
    sc_in< sc_lv<32> > C_offset;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<32> > ap_var_for_const2;
    sc_signal< sc_lv<1> > ap_var_for_const3;
    sc_signal< sc_lv<32> > ap_var_for_const7;
    sc_signal< sc_lv<3> > ap_var_for_const4;
    sc_signal< sc_lv<2> > ap_var_for_const5;
    sc_signal< sc_lv<4> > ap_var_for_const6;


    // Module declarations
    a0_block_mmult(sc_module_name name);
    SC_HAS_PROCESS(a0_block_mmult);

    ~a0_block_mmult();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    a0_block_mmult_A_m_axi<0,32,32,5,16,16,16,16,C_M_AXI_A_ID_WIDTH,C_M_AXI_A_ADDR_WIDTH,C_M_AXI_A_DATA_WIDTH,C_M_AXI_A_AWUSER_WIDTH,C_M_AXI_A_ARUSER_WIDTH,C_M_AXI_A_WUSER_WIDTH,C_M_AXI_A_RUSER_WIDTH,C_M_AXI_A_BUSER_WIDTH,C_M_AXI_A_USER_VALUE,C_M_AXI_A_PROT_VALUE,C_M_AXI_A_CACHE_VALUE>* block_mmult_A_m_axi_U;
    a0_block_mmult_B_m_axi<0,32,32,5,16,16,16,16,C_M_AXI_B_ID_WIDTH,C_M_AXI_B_ADDR_WIDTH,C_M_AXI_B_DATA_WIDTH,C_M_AXI_B_AWUSER_WIDTH,C_M_AXI_B_ARUSER_WIDTH,C_M_AXI_B_WUSER_WIDTH,C_M_AXI_B_RUSER_WIDTH,C_M_AXI_B_BUSER_WIDTH,C_M_AXI_B_USER_VALUE,C_M_AXI_B_PROT_VALUE,C_M_AXI_B_CACHE_VALUE>* block_mmult_B_m_axi_U;
    a0_block_mmult_C_m_axi<0,32,32,5,16,16,16,16,C_M_AXI_C_ID_WIDTH,C_M_AXI_C_ADDR_WIDTH,C_M_AXI_C_DATA_WIDTH,C_M_AXI_C_AWUSER_WIDTH,C_M_AXI_C_ARUSER_WIDTH,C_M_AXI_C_WUSER_WIDTH,C_M_AXI_C_RUSER_WIDTH,C_M_AXI_C_BUSER_WIDTH,C_M_AXI_C_USER_VALUE,C_M_AXI_C_PROT_VALUE,C_M_AXI_C_CACHE_VALUE>* block_mmult_C_m_axi_U;
    a0_block_mmult_b_0* b_0_U;
    a0_block_mmult_b_0* b_1_U;
    a0_block_mmult_b_0* b_2_U;
    a0_block_mmult_b_0* b_3_U;
    a0_block_mmult_b_0* b_4_U;
    a0_block_mmult_b_0* b_5_U;
    a0_block_mmult_b_0* b_6_U;
    a0_block_mmult_b_0* b_7_U;
    a0_block_mmult_b_0* b_8_U;
    a0_block_mmult_b_0* b_9_U;
    a0_block_mmult_b_0* b_10_U;
    a0_block_mmult_b_0* b_11_U;
    a0_block_mmult_b_0* b_12_U;
    a0_block_mmult_b_0* b_13_U;
    a0_block_mmult_b_0* b_14_U;
    a0_block_mmult_b_0* b_15_U;
    a0_matxvec* grp_matxvec_fu_481;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_lv<6> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > B_blk_n_AR;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > tmp_7_reg_802;
    sc_signal< sc_logic > B_blk_n_R;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > A_AWREADY;
    sc_signal< sc_logic > A_WREADY;
    sc_signal< sc_logic > A_ARVALID;
    sc_signal< sc_logic > A_ARREADY;
    sc_signal< sc_logic > A_RVALID;
    sc_signal< sc_logic > A_RREADY;
    sc_signal< sc_lv<32> > A_RDATA;
    sc_signal< sc_logic > A_RLAST;
    sc_signal< sc_lv<1> > A_RID;
    sc_signal< sc_lv<1> > A_RUSER;
    sc_signal< sc_lv<2> > A_RRESP;
    sc_signal< sc_logic > A_BVALID;
    sc_signal< sc_lv<2> > A_BRESP;
    sc_signal< sc_lv<1> > A_BID;
    sc_signal< sc_lv<1> > A_BUSER;
    sc_signal< sc_logic > B_AWREADY;
    sc_signal< sc_logic > B_WREADY;
    sc_signal< sc_logic > B_ARVALID;
    sc_signal< sc_logic > B_ARREADY;
    sc_signal< sc_logic > B_RVALID;
    sc_signal< sc_logic > B_RREADY;
    sc_signal< sc_lv<32> > B_RDATA;
    sc_signal< sc_logic > B_RLAST;
    sc_signal< sc_lv<1> > B_RID;
    sc_signal< sc_lv<1> > B_RUSER;
    sc_signal< sc_lv<2> > B_RRESP;
    sc_signal< sc_logic > B_BVALID;
    sc_signal< sc_lv<2> > B_BRESP;
    sc_signal< sc_lv<1> > B_BID;
    sc_signal< sc_lv<1> > B_BUSER;
    sc_signal< sc_logic > C_AWVALID;
    sc_signal< sc_logic > C_AWREADY;
    sc_signal< sc_logic > C_WVALID;
    sc_signal< sc_logic > C_WREADY;
    sc_signal< sc_logic > C_ARREADY;
    sc_signal< sc_logic > C_RVALID;
    sc_signal< sc_lv<32> > C_RDATA;
    sc_signal< sc_logic > C_RLAST;
    sc_signal< sc_lv<1> > C_RID;
    sc_signal< sc_lv<1> > C_RUSER;
    sc_signal< sc_lv<2> > C_RRESP;
    sc_signal< sc_logic > C_BVALID;
    sc_signal< sc_logic > C_BREADY;
    sc_signal< sc_lv<2> > C_BRESP;
    sc_signal< sc_lv<1> > C_BID;
    sc_signal< sc_lv<1> > C_BUSER;
    sc_signal< sc_lv<17> > indvar_flatten_reg_437;
    sc_signal< sc_lv<11> > i_reg_448;
    sc_signal< sc_lv<7> > j_reg_459;
    sc_signal< sc_lv<30> > C_offset5_reg_751;
    sc_signal< sc_lv<31> > tmp_15_cast_fu_529_p1;
    sc_signal< sc_lv<31> > tmp_15_cast_reg_756;
    sc_signal< sc_lv<30> > A_offset1_reg_761;
    sc_signal< sc_lv<1> > exitcond3_fu_543_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<5> > k_2_fu_549_p2;
    sc_signal< sc_lv<5> > k_2_reg_770;
    sc_signal< sc_lv<4> > tmp_1_fu_555_p1;
    sc_signal< sc_lv<4> > tmp_1_reg_775;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_572_p2;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_782;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1;
    sc_signal< sc_logic > ap_sig_ioackin_B_ARREADY;
    sc_signal< bool > ap_block_state4_io;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter9;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<17> > indvar_flatten_next_fu_578_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<11> > i_cast6_mid2_v_fu_604_p3;
    sc_signal< sc_lv<11> > i_cast6_mid2_v_reg_791;
    sc_signal< sc_lv<11> > i_cast6_mid2_v_reg_791_pp0_iter1_reg;
    sc_signal< sc_lv<11> > i_cast6_mid2_v_reg_791_pp0_iter2_reg;
    sc_signal< sc_lv<11> > i_cast6_mid2_v_reg_791_pp0_iter3_reg;
    sc_signal< sc_lv<11> > i_cast6_mid2_v_reg_791_pp0_iter4_reg;
    sc_signal< sc_lv<11> > i_cast6_mid2_v_reg_791_pp0_iter5_reg;
    sc_signal< sc_lv<11> > i_cast6_mid2_v_reg_791_pp0_iter6_reg;
    sc_signal< sc_lv<11> > i_cast6_mid2_v_reg_791_pp0_iter7_reg;
    sc_signal< sc_lv<11> > i_cast6_mid2_v_reg_791_pp0_iter8_reg;
    sc_signal< sc_lv<31> > B4_sum7_fu_637_p2;
    sc_signal< sc_lv<31> > B4_sum7_reg_797;
    sc_signal< sc_lv<1> > tmp_7_fu_654_p2;
    sc_signal< sc_lv<5> > arrayNo_cast_reg_806;
    sc_signal< sc_lv<5> > arrayNo_cast_reg_806_pp0_iter1_reg;
    sc_signal< sc_lv<5> > arrayNo_cast_reg_806_pp0_iter2_reg;
    sc_signal< sc_lv<5> > arrayNo_cast_reg_806_pp0_iter3_reg;
    sc_signal< sc_lv<5> > arrayNo_cast_reg_806_pp0_iter4_reg;
    sc_signal< sc_lv<5> > arrayNo_cast_reg_806_pp0_iter5_reg;
    sc_signal< sc_lv<5> > arrayNo_cast_reg_806_pp0_iter6_reg;
    sc_signal< sc_lv<5> > arrayNo_cast_reg_806_pp0_iter7_reg;
    sc_signal< sc_lv<5> > arrayNo_cast_reg_806_pp0_iter8_reg;
    sc_signal< sc_lv<2> > tmp_10_fu_670_p1;
    sc_signal< sc_lv<2> > tmp_10_reg_810;
    sc_signal< sc_lv<2> > tmp_10_reg_810_pp0_iter1_reg;
    sc_signal< sc_lv<2> > tmp_10_reg_810_pp0_iter2_reg;
    sc_signal< sc_lv<2> > tmp_10_reg_810_pp0_iter3_reg;
    sc_signal< sc_lv<2> > tmp_10_reg_810_pp0_iter4_reg;
    sc_signal< sc_lv<2> > tmp_10_reg_810_pp0_iter5_reg;
    sc_signal< sc_lv<2> > tmp_10_reg_810_pp0_iter6_reg;
    sc_signal< sc_lv<2> > tmp_10_reg_810_pp0_iter7_reg;
    sc_signal< sc_lv<2> > tmp_10_reg_810_pp0_iter8_reg;
    sc_signal< sc_lv<7> > j_1_fu_674_p2;
    sc_signal< sc_lv<32> > B_addr_read_reg_826;
    sc_signal< sc_lv<11> > p_1_fu_722_p2;
    sc_signal< sc_lv<11> > p_1_reg_849;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_lv<20> > tmp_s_fu_732_p3;
    sc_signal< sc_lv<20> > tmp_s_reg_854;
    sc_signal< sc_lv<1> > exitcond_fu_716_p2;
    sc_signal< sc_lv<20> > sum6_fu_741_p4;
    sc_signal< sc_lv<20> > sum6_reg_859;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_lv<12> > b_0_address0;
    sc_signal< sc_logic > b_0_ce0;
    sc_signal< sc_logic > b_0_we0;
    sc_signal< sc_lv<32> > b_0_q0;
    sc_signal< sc_logic > b_0_ce1;
    sc_signal< sc_lv<32> > b_0_q1;
    sc_signal< sc_lv<12> > b_1_address0;
    sc_signal< sc_logic > b_1_ce0;
    sc_signal< sc_logic > b_1_we0;
    sc_signal< sc_lv<32> > b_1_q0;
    sc_signal< sc_logic > b_1_ce1;
    sc_signal< sc_lv<32> > b_1_q1;
    sc_signal< sc_lv<12> > b_2_address0;
    sc_signal< sc_logic > b_2_ce0;
    sc_signal< sc_logic > b_2_we0;
    sc_signal< sc_lv<32> > b_2_q0;
    sc_signal< sc_logic > b_2_ce1;
    sc_signal< sc_lv<32> > b_2_q1;
    sc_signal< sc_lv<12> > b_3_address0;
    sc_signal< sc_logic > b_3_ce0;
    sc_signal< sc_logic > b_3_we0;
    sc_signal< sc_lv<32> > b_3_q0;
    sc_signal< sc_logic > b_3_ce1;
    sc_signal< sc_lv<32> > b_3_q1;
    sc_signal< sc_lv<12> > b_4_address0;
    sc_signal< sc_logic > b_4_ce0;
    sc_signal< sc_logic > b_4_we0;
    sc_signal< sc_lv<32> > b_4_q0;
    sc_signal< sc_logic > b_4_ce1;
    sc_signal< sc_lv<32> > b_4_q1;
    sc_signal< sc_lv<12> > b_5_address0;
    sc_signal< sc_logic > b_5_ce0;
    sc_signal< sc_logic > b_5_we0;
    sc_signal< sc_lv<32> > b_5_q0;
    sc_signal< sc_logic > b_5_ce1;
    sc_signal< sc_lv<32> > b_5_q1;
    sc_signal< sc_lv<12> > b_6_address0;
    sc_signal< sc_logic > b_6_ce0;
    sc_signal< sc_logic > b_6_we0;
    sc_signal< sc_lv<32> > b_6_q0;
    sc_signal< sc_logic > b_6_ce1;
    sc_signal< sc_lv<32> > b_6_q1;
    sc_signal< sc_lv<12> > b_7_address0;
    sc_signal< sc_logic > b_7_ce0;
    sc_signal< sc_logic > b_7_we0;
    sc_signal< sc_lv<32> > b_7_q0;
    sc_signal< sc_logic > b_7_ce1;
    sc_signal< sc_lv<32> > b_7_q1;
    sc_signal< sc_lv<12> > b_8_address0;
    sc_signal< sc_logic > b_8_ce0;
    sc_signal< sc_logic > b_8_we0;
    sc_signal< sc_lv<32> > b_8_q0;
    sc_signal< sc_logic > b_8_ce1;
    sc_signal< sc_lv<32> > b_8_q1;
    sc_signal< sc_lv<12> > b_9_address0;
    sc_signal< sc_logic > b_9_ce0;
    sc_signal< sc_logic > b_9_we0;
    sc_signal< sc_lv<32> > b_9_q0;
    sc_signal< sc_logic > b_9_ce1;
    sc_signal< sc_lv<32> > b_9_q1;
    sc_signal< sc_lv<12> > b_10_address0;
    sc_signal< sc_logic > b_10_ce0;
    sc_signal< sc_logic > b_10_we0;
    sc_signal< sc_lv<32> > b_10_q0;
    sc_signal< sc_logic > b_10_ce1;
    sc_signal< sc_lv<32> > b_10_q1;
    sc_signal< sc_lv<12> > b_11_address0;
    sc_signal< sc_logic > b_11_ce0;
    sc_signal< sc_logic > b_11_we0;
    sc_signal< sc_lv<32> > b_11_q0;
    sc_signal< sc_logic > b_11_ce1;
    sc_signal< sc_lv<32> > b_11_q1;
    sc_signal< sc_lv<12> > b_12_address0;
    sc_signal< sc_logic > b_12_ce0;
    sc_signal< sc_logic > b_12_we0;
    sc_signal< sc_lv<32> > b_12_q0;
    sc_signal< sc_logic > b_12_ce1;
    sc_signal< sc_lv<32> > b_12_q1;
    sc_signal< sc_lv<12> > b_13_address0;
    sc_signal< sc_logic > b_13_ce0;
    sc_signal< sc_logic > b_13_we0;
    sc_signal< sc_lv<32> > b_13_q0;
    sc_signal< sc_logic > b_13_ce1;
    sc_signal< sc_lv<32> > b_13_q1;
    sc_signal< sc_lv<12> > b_14_address0;
    sc_signal< sc_logic > b_14_ce0;
    sc_signal< sc_logic > b_14_we0;
    sc_signal< sc_lv<32> > b_14_q0;
    sc_signal< sc_logic > b_14_ce1;
    sc_signal< sc_lv<32> > b_14_q1;
    sc_signal< sc_lv<12> > b_15_address0;
    sc_signal< sc_logic > b_15_ce0;
    sc_signal< sc_logic > b_15_we0;
    sc_signal< sc_lv<32> > b_15_q0;
    sc_signal< sc_logic > b_15_ce1;
    sc_signal< sc_lv<32> > b_15_q1;
    sc_signal< sc_logic > grp_matxvec_fu_481_ap_start;
    sc_signal< sc_logic > grp_matxvec_fu_481_ap_done;
    sc_signal< sc_logic > grp_matxvec_fu_481_ap_idle;
    sc_signal< sc_logic > grp_matxvec_fu_481_ap_ready;
    sc_signal< sc_logic > grp_matxvec_fu_481_m_axi_A_AWVALID;
    sc_signal< sc_lv<32> > grp_matxvec_fu_481_m_axi_A_AWADDR;
    sc_signal< sc_lv<1> > grp_matxvec_fu_481_m_axi_A_AWID;
    sc_signal< sc_lv<32> > grp_matxvec_fu_481_m_axi_A_AWLEN;
    sc_signal< sc_lv<3> > grp_matxvec_fu_481_m_axi_A_AWSIZE;
    sc_signal< sc_lv<2> > grp_matxvec_fu_481_m_axi_A_AWBURST;
    sc_signal< sc_lv<2> > grp_matxvec_fu_481_m_axi_A_AWLOCK;
    sc_signal< sc_lv<4> > grp_matxvec_fu_481_m_axi_A_AWCACHE;
    sc_signal< sc_lv<3> > grp_matxvec_fu_481_m_axi_A_AWPROT;
    sc_signal< sc_lv<4> > grp_matxvec_fu_481_m_axi_A_AWQOS;
    sc_signal< sc_lv<4> > grp_matxvec_fu_481_m_axi_A_AWREGION;
    sc_signal< sc_lv<1> > grp_matxvec_fu_481_m_axi_A_AWUSER;
    sc_signal< sc_logic > grp_matxvec_fu_481_m_axi_A_WVALID;
    sc_signal< sc_lv<32> > grp_matxvec_fu_481_m_axi_A_WDATA;
    sc_signal< sc_lv<4> > grp_matxvec_fu_481_m_axi_A_WSTRB;
    sc_signal< sc_logic > grp_matxvec_fu_481_m_axi_A_WLAST;
    sc_signal< sc_lv<1> > grp_matxvec_fu_481_m_axi_A_WID;
    sc_signal< sc_lv<1> > grp_matxvec_fu_481_m_axi_A_WUSER;
    sc_signal< sc_logic > grp_matxvec_fu_481_m_axi_A_ARVALID;
    sc_signal< sc_lv<32> > grp_matxvec_fu_481_m_axi_A_ARADDR;
    sc_signal< sc_lv<1> > grp_matxvec_fu_481_m_axi_A_ARID;
    sc_signal< sc_lv<32> > grp_matxvec_fu_481_m_axi_A_ARLEN;
    sc_signal< sc_lv<3> > grp_matxvec_fu_481_m_axi_A_ARSIZE;
    sc_signal< sc_lv<2> > grp_matxvec_fu_481_m_axi_A_ARBURST;
    sc_signal< sc_lv<2> > grp_matxvec_fu_481_m_axi_A_ARLOCK;
    sc_signal< sc_lv<4> > grp_matxvec_fu_481_m_axi_A_ARCACHE;
    sc_signal< sc_lv<3> > grp_matxvec_fu_481_m_axi_A_ARPROT;
    sc_signal< sc_lv<4> > grp_matxvec_fu_481_m_axi_A_ARQOS;
    sc_signal< sc_lv<4> > grp_matxvec_fu_481_m_axi_A_ARREGION;
    sc_signal< sc_lv<1> > grp_matxvec_fu_481_m_axi_A_ARUSER;
    sc_signal< sc_logic > grp_matxvec_fu_481_m_axi_A_RREADY;
    sc_signal< sc_logic > grp_matxvec_fu_481_m_axi_A_BREADY;
    sc_signal< sc_lv<12> > grp_matxvec_fu_481_B_0_address0;
    sc_signal< sc_logic > grp_matxvec_fu_481_B_0_ce0;
    sc_signal< sc_lv<12> > grp_matxvec_fu_481_B_0_address1;
    sc_signal< sc_logic > grp_matxvec_fu_481_B_0_ce1;
    sc_signal< sc_lv<12> > grp_matxvec_fu_481_B_1_address0;
    sc_signal< sc_logic > grp_matxvec_fu_481_B_1_ce0;
    sc_signal< sc_lv<12> > grp_matxvec_fu_481_B_1_address1;
    sc_signal< sc_logic > grp_matxvec_fu_481_B_1_ce1;
    sc_signal< sc_lv<12> > grp_matxvec_fu_481_B_2_address0;
    sc_signal< sc_logic > grp_matxvec_fu_481_B_2_ce0;
    sc_signal< sc_lv<12> > grp_matxvec_fu_481_B_2_address1;
    sc_signal< sc_logic > grp_matxvec_fu_481_B_2_ce1;
    sc_signal< sc_lv<12> > grp_matxvec_fu_481_B_3_address0;
    sc_signal< sc_logic > grp_matxvec_fu_481_B_3_ce0;
    sc_signal< sc_lv<12> > grp_matxvec_fu_481_B_3_address1;
    sc_signal< sc_logic > grp_matxvec_fu_481_B_3_ce1;
    sc_signal< sc_lv<12> > grp_matxvec_fu_481_B_4_address0;
    sc_signal< sc_logic > grp_matxvec_fu_481_B_4_ce0;
    sc_signal< sc_lv<12> > grp_matxvec_fu_481_B_4_address1;
    sc_signal< sc_logic > grp_matxvec_fu_481_B_4_ce1;
    sc_signal< sc_lv<12> > grp_matxvec_fu_481_B_5_address0;
    sc_signal< sc_logic > grp_matxvec_fu_481_B_5_ce0;
    sc_signal< sc_lv<12> > grp_matxvec_fu_481_B_5_address1;
    sc_signal< sc_logic > grp_matxvec_fu_481_B_5_ce1;
    sc_signal< sc_lv<12> > grp_matxvec_fu_481_B_6_address0;
    sc_signal< sc_logic > grp_matxvec_fu_481_B_6_ce0;
    sc_signal< sc_lv<12> > grp_matxvec_fu_481_B_6_address1;
    sc_signal< sc_logic > grp_matxvec_fu_481_B_6_ce1;
    sc_signal< sc_lv<12> > grp_matxvec_fu_481_B_7_address0;
    sc_signal< sc_logic > grp_matxvec_fu_481_B_7_ce0;
    sc_signal< sc_lv<12> > grp_matxvec_fu_481_B_7_address1;
    sc_signal< sc_logic > grp_matxvec_fu_481_B_7_ce1;
    sc_signal< sc_lv<12> > grp_matxvec_fu_481_B_8_address0;
    sc_signal< sc_logic > grp_matxvec_fu_481_B_8_ce0;
    sc_signal< sc_lv<12> > grp_matxvec_fu_481_B_8_address1;
    sc_signal< sc_logic > grp_matxvec_fu_481_B_8_ce1;
    sc_signal< sc_lv<12> > grp_matxvec_fu_481_B_9_address0;
    sc_signal< sc_logic > grp_matxvec_fu_481_B_9_ce0;
    sc_signal< sc_lv<12> > grp_matxvec_fu_481_B_9_address1;
    sc_signal< sc_logic > grp_matxvec_fu_481_B_9_ce1;
    sc_signal< sc_lv<12> > grp_matxvec_fu_481_B_10_address0;
    sc_signal< sc_logic > grp_matxvec_fu_481_B_10_ce0;
    sc_signal< sc_lv<12> > grp_matxvec_fu_481_B_10_address1;
    sc_signal< sc_logic > grp_matxvec_fu_481_B_10_ce1;
    sc_signal< sc_lv<12> > grp_matxvec_fu_481_B_11_address0;
    sc_signal< sc_logic > grp_matxvec_fu_481_B_11_ce0;
    sc_signal< sc_lv<12> > grp_matxvec_fu_481_B_11_address1;
    sc_signal< sc_logic > grp_matxvec_fu_481_B_11_ce1;
    sc_signal< sc_lv<12> > grp_matxvec_fu_481_B_12_address0;
    sc_signal< sc_logic > grp_matxvec_fu_481_B_12_ce0;
    sc_signal< sc_lv<12> > grp_matxvec_fu_481_B_12_address1;
    sc_signal< sc_logic > grp_matxvec_fu_481_B_12_ce1;
    sc_signal< sc_lv<12> > grp_matxvec_fu_481_B_13_address0;
    sc_signal< sc_logic > grp_matxvec_fu_481_B_13_ce0;
    sc_signal< sc_lv<12> > grp_matxvec_fu_481_B_13_address1;
    sc_signal< sc_logic > grp_matxvec_fu_481_B_13_ce1;
    sc_signal< sc_lv<12> > grp_matxvec_fu_481_B_14_address0;
    sc_signal< sc_logic > grp_matxvec_fu_481_B_14_ce0;
    sc_signal< sc_lv<12> > grp_matxvec_fu_481_B_14_address1;
    sc_signal< sc_logic > grp_matxvec_fu_481_B_14_ce1;
    sc_signal< sc_lv<12> > grp_matxvec_fu_481_B_15_address0;
    sc_signal< sc_logic > grp_matxvec_fu_481_B_15_ce0;
    sc_signal< sc_lv<12> > grp_matxvec_fu_481_B_15_address1;
    sc_signal< sc_logic > grp_matxvec_fu_481_B_15_ce1;
    sc_signal< sc_logic > grp_matxvec_fu_481_m_axi_C_AWVALID;
    sc_signal< sc_lv<32> > grp_matxvec_fu_481_m_axi_C_AWADDR;
    sc_signal< sc_lv<1> > grp_matxvec_fu_481_m_axi_C_AWID;
    sc_signal< sc_lv<32> > grp_matxvec_fu_481_m_axi_C_AWLEN;
    sc_signal< sc_lv<3> > grp_matxvec_fu_481_m_axi_C_AWSIZE;
    sc_signal< sc_lv<2> > grp_matxvec_fu_481_m_axi_C_AWBURST;
    sc_signal< sc_lv<2> > grp_matxvec_fu_481_m_axi_C_AWLOCK;
    sc_signal< sc_lv<4> > grp_matxvec_fu_481_m_axi_C_AWCACHE;
    sc_signal< sc_lv<3> > grp_matxvec_fu_481_m_axi_C_AWPROT;
    sc_signal< sc_lv<4> > grp_matxvec_fu_481_m_axi_C_AWQOS;
    sc_signal< sc_lv<4> > grp_matxvec_fu_481_m_axi_C_AWREGION;
    sc_signal< sc_lv<1> > grp_matxvec_fu_481_m_axi_C_AWUSER;
    sc_signal< sc_logic > grp_matxvec_fu_481_m_axi_C_WVALID;
    sc_signal< sc_lv<32> > grp_matxvec_fu_481_m_axi_C_WDATA;
    sc_signal< sc_lv<4> > grp_matxvec_fu_481_m_axi_C_WSTRB;
    sc_signal< sc_logic > grp_matxvec_fu_481_m_axi_C_WLAST;
    sc_signal< sc_lv<1> > grp_matxvec_fu_481_m_axi_C_WID;
    sc_signal< sc_lv<1> > grp_matxvec_fu_481_m_axi_C_WUSER;
    sc_signal< sc_logic > grp_matxvec_fu_481_m_axi_C_ARVALID;
    sc_signal< sc_lv<32> > grp_matxvec_fu_481_m_axi_C_ARADDR;
    sc_signal< sc_lv<1> > grp_matxvec_fu_481_m_axi_C_ARID;
    sc_signal< sc_lv<32> > grp_matxvec_fu_481_m_axi_C_ARLEN;
    sc_signal< sc_lv<3> > grp_matxvec_fu_481_m_axi_C_ARSIZE;
    sc_signal< sc_lv<2> > grp_matxvec_fu_481_m_axi_C_ARBURST;
    sc_signal< sc_lv<2> > grp_matxvec_fu_481_m_axi_C_ARLOCK;
    sc_signal< sc_lv<4> > grp_matxvec_fu_481_m_axi_C_ARCACHE;
    sc_signal< sc_lv<3> > grp_matxvec_fu_481_m_axi_C_ARPROT;
    sc_signal< sc_lv<4> > grp_matxvec_fu_481_m_axi_C_ARQOS;
    sc_signal< sc_lv<4> > grp_matxvec_fu_481_m_axi_C_ARREGION;
    sc_signal< sc_lv<1> > grp_matxvec_fu_481_m_axi_C_ARUSER;
    sc_signal< sc_logic > grp_matxvec_fu_481_m_axi_C_RREADY;
    sc_signal< sc_logic > grp_matxvec_fu_481_m_axi_C_BREADY;
    sc_signal< sc_lv<5> > k_reg_426;
    sc_signal< sc_lv<11> > ap_phi_mux_i_phi_fu_452_p4;
    sc_signal< sc_lv<11> > p_reg_470;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_logic > grp_matxvec_fu_481_ap_start_reg;
    sc_signal< sc_lv<32> > tmp_12_fu_696_p1;
    sc_signal< sc_lv<32> > B4_sum7_cast_fu_680_p1;
    sc_signal< sc_logic > ap_reg_ioackin_B_ARREADY;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<30> > tmp_fu_519_p4;
    sc_signal< sc_lv<10> > tmp_2_fu_559_p1;
    sc_signal< sc_lv<1> > exitcond1_fu_590_p2;
    sc_signal< sc_lv<11> > i_1_fu_584_p2;
    sc_signal< sc_lv<10> > tmp_3_fu_612_p1;
    sc_signal< sc_lv<20> > tmp_9_mid1_fu_616_p4;
    sc_signal< sc_lv<20> > tmp_9_fu_563_p4;
    sc_signal< sc_lv<20> > tmp_4_fu_625_p3;
    sc_signal< sc_lv<31> > tmp_10_mid2_cast_fu_633_p1;
    sc_signal< sc_lv<6> > tmp_5_fu_642_p1;
    sc_signal< sc_lv<17> > tmp_6_fu_646_p3;
    sc_signal< sc_lv<7> > j_mid2_fu_596_p3;
    sc_signal< sc_lv<13> > tmp_11_fu_690_p3;
    sc_signal< sc_lv<10> > tmp_13_fu_728_p1;
    sc_signal< sc_lv<6> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_1296;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<6> ap_ST_fsm_state1;
    static const sc_lv<6> ap_ST_fsm_state2;
    static const sc_lv<6> ap_ST_fsm_pp0_stage0;
    static const sc_lv<6> ap_ST_fsm_state13;
    static const sc_lv<6> ap_ST_fsm_state14;
    static const sc_lv<6> ap_ST_fsm_state15;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const int C_M_AXI_A_USER_VALUE;
    static const int C_M_AXI_A_PROT_VALUE;
    static const int C_M_AXI_A_CACHE_VALUE;
    static const int C_M_AXI_DATA_WIDTH;
    static const int C_M_AXI_B_USER_VALUE;
    static const int C_M_AXI_B_PROT_VALUE;
    static const int C_M_AXI_B_CACHE_VALUE;
    static const int C_M_AXI_C_USER_VALUE;
    static const int C_M_AXI_C_PROT_VALUE;
    static const int C_M_AXI_C_CACHE_VALUE;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<17> ap_const_lv17_0;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_40;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<5> ap_const_lv5_E;
    static const sc_lv<5> ap_const_lv5_D;
    static const sc_lv<5> ap_const_lv5_C;
    static const sc_lv<5> ap_const_lv5_B;
    static const sc_lv<5> ap_const_lv5_A;
    static const sc_lv<5> ap_const_lv5_9;
    static const sc_lv<5> ap_const_lv5_8;
    static const sc_lv<5> ap_const_lv5_7;
    static const sc_lv<5> ap_const_lv5_6;
    static const sc_lv<5> ap_const_lv5_5;
    static const sc_lv<5> ap_const_lv5_4;
    static const sc_lv<5> ap_const_lv5_3;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<17> ap_const_lv17_10000;
    static const sc_lv<17> ap_const_lv17_1;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<7> ap_const_lv7_40;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<11> ap_const_lv11_400;
    static const sc_lv<10> ap_const_lv10_0;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const7();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const6();
    void thread_ap_clk_no_reset_();
    void thread_A_ARVALID();
    void thread_A_RREADY();
    void thread_B4_sum7_cast_fu_680_p1();
    void thread_B4_sum7_fu_637_p2();
    void thread_B_ARVALID();
    void thread_B_RREADY();
    void thread_B_blk_n_AR();
    void thread_B_blk_n_R();
    void thread_C_AWVALID();
    void thread_C_BREADY();
    void thread_C_WVALID();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state2();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter7();
    void thread_ap_block_state11_pp0_stage0_iter8();
    void thread_ap_block_state12_pp0_stage0_iter9();
    void thread_ap_block_state3_pp0_stage0_iter0();
    void thread_ap_block_state4_io();
    void thread_ap_block_state4_pp0_stage0_iter1();
    void thread_ap_block_state5_pp0_stage0_iter2();
    void thread_ap_block_state6_pp0_stage0_iter3();
    void thread_ap_block_state7_pp0_stage0_iter4();
    void thread_ap_block_state8_pp0_stage0_iter5();
    void thread_ap_block_state9_pp0_stage0_iter6();
    void thread_ap_condition_1296();
    void thread_ap_condition_pp0_exit_iter0_state3();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_i_phi_fu_452_p4();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_ap_sig_ioackin_B_ARREADY();
    void thread_b_0_address0();
    void thread_b_0_ce0();
    void thread_b_0_ce1();
    void thread_b_0_we0();
    void thread_b_10_address0();
    void thread_b_10_ce0();
    void thread_b_10_ce1();
    void thread_b_10_we0();
    void thread_b_11_address0();
    void thread_b_11_ce0();
    void thread_b_11_ce1();
    void thread_b_11_we0();
    void thread_b_12_address0();
    void thread_b_12_ce0();
    void thread_b_12_ce1();
    void thread_b_12_we0();
    void thread_b_13_address0();
    void thread_b_13_ce0();
    void thread_b_13_ce1();
    void thread_b_13_we0();
    void thread_b_14_address0();
    void thread_b_14_ce0();
    void thread_b_14_ce1();
    void thread_b_14_we0();
    void thread_b_15_address0();
    void thread_b_15_ce0();
    void thread_b_15_ce1();
    void thread_b_15_we0();
    void thread_b_1_address0();
    void thread_b_1_ce0();
    void thread_b_1_ce1();
    void thread_b_1_we0();
    void thread_b_2_address0();
    void thread_b_2_ce0();
    void thread_b_2_ce1();
    void thread_b_2_we0();
    void thread_b_3_address0();
    void thread_b_3_ce0();
    void thread_b_3_ce1();
    void thread_b_3_we0();
    void thread_b_4_address0();
    void thread_b_4_ce0();
    void thread_b_4_ce1();
    void thread_b_4_we0();
    void thread_b_5_address0();
    void thread_b_5_ce0();
    void thread_b_5_ce1();
    void thread_b_5_we0();
    void thread_b_6_address0();
    void thread_b_6_ce0();
    void thread_b_6_ce1();
    void thread_b_6_we0();
    void thread_b_7_address0();
    void thread_b_7_ce0();
    void thread_b_7_ce1();
    void thread_b_7_we0();
    void thread_b_8_address0();
    void thread_b_8_ce0();
    void thread_b_8_ce1();
    void thread_b_8_we0();
    void thread_b_9_address0();
    void thread_b_9_ce0();
    void thread_b_9_ce1();
    void thread_b_9_we0();
    void thread_exitcond1_fu_590_p2();
    void thread_exitcond3_fu_543_p2();
    void thread_exitcond_flatten_fu_572_p2();
    void thread_exitcond_fu_716_p2();
    void thread_grp_matxvec_fu_481_ap_start();
    void thread_i_1_fu_584_p2();
    void thread_i_cast6_mid2_v_fu_604_p3();
    void thread_indvar_flatten_next_fu_578_p2();
    void thread_j_1_fu_674_p2();
    void thread_j_mid2_fu_596_p3();
    void thread_k_2_fu_549_p2();
    void thread_p_1_fu_722_p2();
    void thread_sum6_fu_741_p4();
    void thread_tmp_10_fu_670_p1();
    void thread_tmp_10_mid2_cast_fu_633_p1();
    void thread_tmp_11_fu_690_p3();
    void thread_tmp_12_fu_696_p1();
    void thread_tmp_13_fu_728_p1();
    void thread_tmp_15_cast_fu_529_p1();
    void thread_tmp_1_fu_555_p1();
    void thread_tmp_2_fu_559_p1();
    void thread_tmp_3_fu_612_p1();
    void thread_tmp_4_fu_625_p3();
    void thread_tmp_5_fu_642_p1();
    void thread_tmp_6_fu_646_p3();
    void thread_tmp_7_fu_654_p2();
    void thread_tmp_9_fu_563_p4();
    void thread_tmp_9_mid1_fu_616_p4();
    void thread_tmp_fu_519_p4();
    void thread_tmp_s_fu_732_p3();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
