# Processor Architecture: Detailed Table of Contents

## 1. Single-Cycle MIPS Architecture
   - [1.1 Core Concepts and Principles](#11-core-concepts-and-principles)
   - [1.2 Datapath Components](#12-datapath-components)
     - [1.2.1 Program Counter (PC)](#121-program-counter-pc)
     - [1.2.2 Instruction Memory](#122-instruction-memory)
     - [1.2.3 Register File](#123-register-file)
     - [1.2.4 ALU](#124-alu)
     - [1.2.5 Data Memory](#125-data-memory)
     - [1.2.6 Control Unit](#126-control-unit)
     - [1.2.7 Multiplexers](#127-multiplexers)
   - [1.3 Control Signals](#13-control-signals)
   - [1.4 Instruction Execution Flow](#14-instruction-execution-flow)
     - [1.4.1 R-type Instructions](#141-r-type-instructions)
     - [1.4.2 Load Instructions](#142-load-instructions)
     - [1.4.3 Store Instructions](#143-store-instructions)
     - [1.4.4 Branch Instructions](#144-branch-instructions)
     - [1.4.5 Jump Instructions](#145-jump-instructions)
   - [1.5 Performance Characteristics](#15-performance-characteristics)
   - [1.6 Advantages and Disadvantages](#16-advantages-and-disadvantages)
   - [1.7 Critical Path Analysis](#17-critical-path-analysis)

## 2. Multi-Cycle MIPS Architecture
   - [2.1 Core Concepts and Principles](#21-core-concepts-and-principles)
   - [2.2 Additional Datapath Components](#22-additional-datapath-components)
     - [2.2.1 Instruction Register (IR)](#221-instruction-register-ir)
     - [2.2.2 Memory Data Register (MDR)](#222-memory-data-register-mdr)
     - [2.2.3 A and B Registers](#223-a-and-b-registers)
     - [2.2.4 ALUOut Register](#224-aluout-register)
   - [2.3 Control Implementation as Finite State Machine](#23-control-implementation-as-finite-state-machine)
   - [2.4 Instruction Cycle Breakdown](#24-instruction-cycle-breakdown)
     - [2.4.1 Fetch Cycle](#241-fetch-cycle)
     - [2.4.2 Decode Cycle](#242-decode-cycle)
     - [2.4.3 Execute Cycle](#243-execute-cycle)
     - [2.4.4 Memory Access Cycle](#244-memory-access-cycle)
     - [2.4.5 Write Back Cycle](#245-write-back-cycle)
   - [2.5 Control Signals per Cycle](#25-control-signals-per-cycle)
   - [2.6 Performance Characteristics](#26-performance-characteristics)
   - [2.7 Advantages and Disadvantages](#27-advantages-and-disadvantages)
   - [2.8 Critical Path Analysis](#28-critical-path-analysis)

## 3. Pipelined MIPS Architecture
   - [3.1 Core Concepts and Principles](#31-core-concepts-and-principles)
   - [3.2 Pipeline Stages](#32-pipeline-stages)
     - [3.2.1 IF (Instruction Fetch)](#321-if-instruction-fetch)
     - [3.2.2 ID (Instruction Decode)](#322-id-instruction-decode)
     - [3.2.3 EX (Execute)](#323-ex-execute)
     - [3.2.4 MEM (Memory Access)](#324-mem-memory-access)
     - [3.2.5 WB (Write Back)](#325-wb-write-back)
   - [3.3 Pipeline Registers](#33-pipeline-registers)
     - [3.3.1 IF/ID Register](#331-ifid-register)
     - [3.3.2 ID/EX Register](#332-idex-register)
     - [3.3.3 EX/MEM Register](#333-exmem-register)
     - [3.3.4 MEM/WB Register](#334-memwb-register)
   - [3.4 Pipeline Hazards](#34-pipeline-hazards)
     - [3.4.1 Data Hazards](#341-data-hazards)
     - [3.4.2 Control Hazards](#342-control-hazards)
     - [3.4.3 Structural Hazards](#343-structural-hazards)
   - [3.5 Hazard Detection Unit](#35-hazard-detection-unit)
   - [3.6 Forwarding Unit](#36-forwarding-unit)
   - [3.7 Branch Prediction](#37-branch-prediction)
   - [3.8 Performance Characteristics](#38-performance-characteristics)
   - [3.9 Advantages and Disadvantages](#39-advantages-and-disadvantages)
   - [3.10 Critical Path Analysis](#310-critical-path-analysis)

## 4. Microcoded Architecture
   - [4.1 Core Concepts and Principles](#41-core-concepts-and-principles)
   - [4.2 Key Components](#42-key-components)
     - [4.2.1 Control Store](#421-control-store)
     - [4.2.2 Microinstruction Register](#422-microinstruction-register)
     - [4.2.3 Microsequencer](#423-microsequencer)
     - [4.2.4 Microinstruction Decoder](#424-microinstruction-decoder)
   - [4.3 Microinstruction Formats](#43-microinstruction-formats)
     - [4.3.1 Horizontal Microcode](#431-horizontal-microcode)
     - [4.3.2 Vertical Microcode](#432-vertical-microcode)
   - [4.4 Microcode Implementation Examples](#44-microcode-implementation-examples)
     - [4.4.1 R-type Instruction](#441-r-type-instruction)
     - [4.4.2 Load Instruction](#442-load-instruction)
     - [4.4.3 Branch Instruction](#443-branch-instruction)
     - [4.4.4 Jump Register (JR) Implementation](#444-jump-register-jr-implementation)
   - [4.5 Dispatch Tables and Next Address Generation](#45-dispatch-tables-and-next-address-generation)
   - [4.6 Performance Characteristics](#46-performance-characteristics)
   - [4.7 Advantages and Disadvantages](#47-advantages-and-disadvantages)
   - [4.8 Critical Path Analysis](#48-critical-path-analysis)

## 5. Comparing Architectures
   - [5.1 Performance Comparison](#51-performance-comparison)
     - [5.1.1 Clock Rate](#511-clock-rate)
     - [5.1.2 CPI (Cycles Per Instruction)](#512-cpi-cycles-per-instruction)
     - [5.1.3 Execution Time](#513-execution-time)
     - [5.1.4 MIPS Rating](#514-mips-rating)
   - [5.2 Resource Utilization](#52-resource-utilization)
   - [5.3 Power Consumption](#53-power-consumption)
   - [5.4 Design Complexity](#54-design-complexity)
   - [5.5 Flexibility and Extensibility](#55-flexibility-and-extensibility)
   - [5.6 Best Use Cases](#56-best-use-cases)
     - [5.6.1 When to Use Single-Cycle](#561-when-to-use-single-cycle)
     - [5.6.2 When to Use Multi-Cycle](#562-when-to-use-multi-cycle)
     - [5.6.3 When to Use Pipelined](#563-when-to-use-pipelined)
     - [5.6.4 When to Use Microcoded](#564-when-to-use-microcoded)
   - [5.7 Historical Evolution](#57-historical-evolution)
   - [5.8 Modern Hybrid Approaches](#58-modern-hybrid-approaches)

## 6. Throughput vs. Latency
   - [6.1 Definitions](#61-definitions)
   - [6.2 Throughput Metrics](#62-throughput-metrics)
   - [6.3 Latency Metrics](#63-latency-metrics)
   - [6.4 Architecture Impact on Throughput](#64-architecture-impact-on-throughput)
   - [6.5 Architecture Impact on Latency](#65-architecture-impact-on-latency)
   - [6.6 Optimization Strategies](#66-optimization-strategies)
     - [6.6.1 Throughput Optimization](#661-throughput-optimization)
     - [6.6.2 Latency Optimization](#662-latency-optimization)
   - [6.7 Trade-offs Between Throughput and Latency](#67-trade-offs-between-throughput-and-latency)
