/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.01
Build    : 0.9.28
Hash     : 0207cc3
Date     : Jan 25 2024
Type     : Engineering
Log Time   : Wed Feb  7 14:23:01 2024 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 5
# Timing Graph Levels: 6

#Path 1
Startpoint: $auto$memory_libmap.cc:2267:execute$12473.Q[0] (dffre at (5,2) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12472[1].D[0] (dffre at (5,2) clocked by clock1)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2267:execute$12473.C[0] (dffre at (5,2))                          0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2267:execute$12473.Q[0] (dffre at (5,2)) [clock-to-output]        0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
rq_b[1].in[0] (.names at (5,2))                                                          0.000     0.874
| (primitive '.names' combinational delay)                                               0.065     0.939
rq_b[1].out[0] (.names at (5,2))                                                         0.000     0.939
| (intra 'clb' routing)                                                                  0.131     1.070
$auto$memory_libmap.cc:2266:execute$12472[1].D[0] (dffre at (5,2))                       0.000     1.070
data arrival time                                                                                  1.070

clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$12472[1].C[0] (dffre at (5,2))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.070
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.320


#Path 2
Startpoint: $auto$memory_libmap.cc:2266:execute$12479[4].Q[0] (dffre at (5,3) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12479[4].D[0] (dffre at (5,3) clocked by clock0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$12479[4].C[0] (dffre at (5,3))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$12479[4].Q[0] (dffre at (5,3)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
rq_a[4].in[2] (.names at (5,3))                                                          0.000     0.874
| (primitive '.names' combinational delay)                                               0.065     0.939
rq_a[4].out[0] (.names at (5,3))                                                         0.000     0.939
| (intra 'clb' routing)                                                                  0.131     1.070
$auto$memory_libmap.cc:2266:execute$12479[4].D[0] (dffre at (5,3))                       0.000     1.070
data arrival time                                                                                  1.070

clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$12479[4].C[0] (dffre at (5,3))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.070
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.320


#Path 3
Startpoint: $auto$memory_libmap.cc:2267:execute$12473.Q[0] (dffre at (5,2) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12472[7].D[0] (dffre at (5,2) clocked by clock1)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2267:execute$12473.C[0] (dffre at (5,2))                          0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2267:execute$12473.Q[0] (dffre at (5,2)) [clock-to-output]        0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
rq_b[7].in[0] (.names at (5,2))                                                          0.000     0.874
| (primitive '.names' combinational delay)                                               0.065     0.939
rq_b[7].out[0] (.names at (5,2))                                                         0.000     0.939
| (intra 'clb' routing)                                                                  0.165     1.105
$auto$memory_libmap.cc:2266:execute$12472[7].D[0] (dffre at (5,2))                       0.000     1.105
data arrival time                                                                                  1.105

clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$12472[7].C[0] (dffre at (5,2))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.105
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.354


#Path 4
Startpoint: $auto$memory_libmap.cc:2267:execute$12473.Q[0] (dffre at (5,2) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12472[2].D[0] (dffre at (5,2) clocked by clock1)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2267:execute$12473.C[0] (dffre at (5,2))                          0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2267:execute$12473.Q[0] (dffre at (5,2)) [clock-to-output]        0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
rq_b[2].in[0] (.names at (5,2))                                                          0.000     0.874
| (primitive '.names' combinational delay)                                               0.065     0.939
rq_b[2].out[0] (.names at (5,2))                                                         0.000     0.939
| (intra 'clb' routing)                                                                  0.167     1.107
$auto$memory_libmap.cc:2266:execute$12472[2].D[0] (dffre at (5,2))                       0.000     1.107
data arrival time                                                                                  1.107

clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$12472[2].C[0] (dffre at (5,2))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.107
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.356


#Path 5
Startpoint: $auto$memory_libmap.cc:2266:execute$12479[3].Q[0] (dffre at (5,3) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12479[3].D[0] (dffre at (5,3) clocked by clock0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$12479[3].C[0] (dffre at (5,3))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$12479[3].Q[0] (dffre at (5,3)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
rq_a[3].in[2] (.names at (5,3))                                                          0.000     0.874
| (primitive '.names' combinational delay)                                               0.101     0.976
rq_a[3].out[0] (.names at (5,3))                                                         0.000     0.976
| (intra 'clb' routing)                                                                  0.165     1.141
$auto$memory_libmap.cc:2266:execute$12479[3].D[0] (dffre at (5,3))                       0.000     1.141
data arrival time                                                                                  1.141

clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$12479[3].C[0] (dffre at (5,3))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.141
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.390


#Path 6
Startpoint: $auto$memory_libmap.cc:2267:execute$12473.Q[0] (dffre at (5,2) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12472[0].D[0] (dffre at (5,2) clocked by clock1)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2267:execute$12473.C[0] (dffre at (5,2))                          0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2267:execute$12473.Q[0] (dffre at (5,2)) [clock-to-output]        0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
rq_b[0].in[0] (.names at (5,2))                                                          0.000     0.874
| (primitive '.names' combinational delay)                                               0.065     0.939
rq_b[0].out[0] (.names at (5,2))                                                         0.000     0.939
| (intra 'clb' routing)                                                                  0.210     1.149
$auto$memory_libmap.cc:2266:execute$12472[0].D[0] (dffre at (5,2))                       0.000     1.149
data arrival time                                                                                  1.149

clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$12472[0].C[0] (dffre at (5,2))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.149
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.398


#Path 7
Startpoint: $auto$memory_libmap.cc:2266:execute$12479[5].Q[0] (dffre at (5,3) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12479[5].D[0] (dffre at (5,3) clocked by clock0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$12479[5].C[0] (dffre at (5,3))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$12479[5].Q[0] (dffre at (5,3)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
rq_a[5].in[2] (.names at (5,3))                                                          0.000     0.874
| (primitive '.names' combinational delay)                                               0.065     0.939
rq_a[5].out[0] (.names at (5,3))                                                         0.000     0.939
| (intra 'clb' routing)                                                                  0.210     1.149
$auto$memory_libmap.cc:2266:execute$12479[5].D[0] (dffre at (5,3))                       0.000     1.149
data arrival time                                                                                  1.149

clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$12479[5].C[0] (dffre at (5,3))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.149
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.398


#Path 8
Startpoint: $auto$memory_libmap.cc:2266:execute$12479[6].Q[0] (dffre at (5,3) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12479[6].D[0] (dffre at (5,3) clocked by clock0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$12479[6].C[0] (dffre at (5,3))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$12479[6].Q[0] (dffre at (5,3)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
rq_a[6].in[2] (.names at (5,3))                                                          0.000     0.874
| (primitive '.names' combinational delay)                                               0.144     1.018
rq_a[6].out[0] (.names at (5,3))                                                         0.000     1.018
| (intra 'clb' routing)                                                                  0.167     1.185
$auto$memory_libmap.cc:2266:execute$12479[6].D[0] (dffre at (5,3))                       0.000     1.185
data arrival time                                                                                  1.185

clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$12479[6].C[0] (dffre at (5,3))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.185
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.435


#Path 9
Startpoint: $auto$memory_libmap.cc:2266:execute$12472[4].Q[0] (dffre at (5,2) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12472[4].D[0] (dffre at (5,2) clocked by clock1)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$12472[4].C[0] (dffre at (5,2))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$12472[4].Q[0] (dffre at (5,2)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
rq_b[4].in[2] (.names at (5,2))                                                          0.000     0.874
| (primitive '.names' combinational delay)                                               0.144     1.018
rq_b[4].out[0] (.names at (5,2))                                                         0.000     1.018
| (intra 'clb' routing)                                                                  0.210     1.228
$auto$memory_libmap.cc:2266:execute$12472[4].D[0] (dffre at (5,2))                       0.000     1.228
data arrival time                                                                                  1.228

clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$12472[4].C[0] (dffre at (5,2))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.228
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.477


#Path 10
Startpoint: $auto$memory_libmap.cc:2267:execute$12480.Q[0] (dffre at (5,3) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12479[7].D[0] (dffre at (5,3) clocked by clock0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2267:execute$12480.C[0] (dffre at (5,3))                          0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2267:execute$12480.Q[0] (dffre at (5,3)) [clock-to-output]        0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
rq_a[7].in[0] (.names at (5,3))                                                          0.000     0.874
| (primitive '.names' combinational delay)                                               0.144     1.018
rq_a[7].out[0] (.names at (5,3))                                                         0.000     1.018
| (intra 'clb' routing)                                                                  0.221     1.239
$auto$memory_libmap.cc:2266:execute$12479[7].D[0] (dffre at (5,3))                       0.000     1.239
data arrival time                                                                                  1.239

clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$12479[7].C[0] (dffre at (5,3))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.239
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.488


#Path 11
Startpoint: $auto$memory_libmap.cc:2267:execute$12480.Q[0] (dffre at (5,3) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12479[1].D[0] (dffre at (5,3) clocked by clock0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2267:execute$12480.C[0] (dffre at (5,3))                          0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2267:execute$12480.Q[0] (dffre at (5,3)) [clock-to-output]        0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
rq_a[1].in[0] (.names at (5,3))                                                          0.000     0.874
| (primitive '.names' combinational delay)                                               0.144     1.018
rq_a[1].out[0] (.names at (5,3))                                                         0.000     1.018
| (intra 'clb' routing)                                                                  0.221     1.239
$auto$memory_libmap.cc:2266:execute$12479[1].D[0] (dffre at (5,3))                       0.000     1.239
data arrival time                                                                                  1.239

clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$12479[1].C[0] (dffre at (5,3))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.239
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.488


#Path 12
Startpoint: $auto$memory_libmap.cc:2266:execute$12472[5].Q[0] (dffre at (5,2) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12472[5].D[0] (dffre at (5,2) clocked by clock1)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$12472[5].C[0] (dffre at (5,2))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$12472[5].Q[0] (dffre at (5,2)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
rq_b[5].in[2] (.names at (5,2))                                                          0.000     0.874
| (primitive '.names' combinational delay)                                               0.154     1.029
rq_b[5].out[0] (.names at (5,2))                                                         0.000     1.029
| (intra 'clb' routing)                                                                  0.221     1.250
$auto$memory_libmap.cc:2266:execute$12472[5].D[0] (dffre at (5,2))                       0.000     1.250
data arrival time                                                                                  1.250

clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$12472[5].C[0] (dffre at (5,2))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.250
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.499


#Path 13
Startpoint: $auto$memory_libmap.cc:2267:execute$12473.Q[0] (dffre at (5,2) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12472[6].D[0] (dffre at (5,2) clocked by clock1)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2267:execute$12473.C[0] (dffre at (5,2))                          0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2267:execute$12473.Q[0] (dffre at (5,2)) [clock-to-output]        0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
rq_b[6].in[0] (.names at (5,2))                                                          0.000     0.874
| (primitive '.names' combinational delay)                                               0.065     0.939
rq_b[6].out[0] (.names at (5,2))                                                         0.000     0.939
| (intra 'clb' routing)                                                                  0.000     0.939
| (OPIN:32432 side: (RIGHT,) (5,2,0)0))                                                  0.000     0.939
| (CHANY:109956 L1 length:1 (5,2,0)-> (5,2,0))                                           0.061     1.000
| (CHANX:101959 L1 length:1 (5,2,0)-> (5,2,0))                                           0.061     1.061
| (IPIN:32448 side: (TOP,) (5,2,0)0))                                                    0.101     1.162
| (intra 'clb' routing)                                                                  0.221     1.383
$auto$memory_libmap.cc:2266:execute$12472[6].D[0] (dffre at (5,2))                       0.000     1.383
data arrival time                                                                                  1.383

clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$12472[6].C[0] (dffre at (5,2))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.383
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.632


#Path 14
Startpoint: $auto$memory_libmap.cc:2267:execute$12480.Q[0] (dffre at (5,3) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12479[0].D[0] (dffre at (5,4) clocked by clock0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2267:execute$12480.C[0] (dffre at (5,3))                          0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2267:execute$12480.Q[0] (dffre at (5,3)) [clock-to-output]        0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
rq_a[0].in[0] (.names at (5,3))                                                          0.000     0.874
| (primitive '.names' combinational delay)                                               0.144     1.018
rq_a[0].out[0] (.names at (5,3))                                                         0.000     1.018
| (intra 'clb' routing)                                                                  0.000     1.018
| (OPIN:39979 side: (RIGHT,) (5,3,0)0))                                                  0.000     1.018
| (CHANY:110052 L4 length:4 (5,3,0)-> (5,6,0))                                           0.119     1.137
| (IPIN:46679 side: (RIGHT,) (5,4,0)0))                                                  0.101     1.238
| (intra 'clb' routing)                                                                  0.167     1.405
$auto$memory_libmap.cc:2266:execute$12479[0].D[0] (dffre at (5,4))                       0.000     1.405
data arrival time                                                                                  1.405

clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$12479[0].C[0] (dffre at (5,4))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.405
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.654


#Path 15
Startpoint: $auto$memory_libmap.cc:2266:execute$12479[2].Q[0] (dffre at (5,3) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12479[2].D[0] (dffre at (5,3) clocked by clock0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$12479[2].C[0] (dffre at (5,3))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$12479[2].Q[0] (dffre at (5,3)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
rq_a[2].in[2] (.names at (5,3))                                                          0.000     0.874
| (primitive '.names' combinational delay)                                               0.099     0.973
rq_a[2].out[0] (.names at (5,3))                                                         0.000     0.973
| (intra 'clb' routing)                                                                  0.000     0.973
| (OPIN:39970 side: (RIGHT,) (5,3,0)0))                                                  0.000     0.973
| (CHANY:110002 L1 length:1 (5,3,0)-> (5,3,0))                                           0.061     1.034
| (CHANX:102677 L1 length:1 (5,3,0)-> (5,3,0))                                           0.061     1.095
| (IPIN:39986 side: (TOP,) (5,3,0)0))                                                    0.101     1.196
| (intra 'clb' routing)                                                                  0.221     1.417
$auto$memory_libmap.cc:2266:execute$12479[2].D[0] (dffre at (5,3))                       0.000     1.417
data arrival time                                                                                  1.417

clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$12479[2].C[0] (dffre at (5,3))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.417
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.666


#Path 16
Startpoint: $auto$memory_libmap.cc:2267:execute$12473.Q[0] (dffre at (5,2) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12472[3].D[0] (dffre at (6,3) clocked by clock1)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2267:execute$12473.C[0] (dffre at (5,2))                          0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2267:execute$12473.Q[0] (dffre at (5,2)) [clock-to-output]        0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
rq_b[3].in[0] (.names at (5,2))                                                          0.000     0.874
| (primitive '.names' combinational delay)                                               0.065     0.939
rq_b[3].out[0] (.names at (5,2))                                                         0.000     0.939
| (intra 'clb' routing)                                                                  0.000     0.939
| (OPIN:32426 side: (RIGHT,) (5,2,0)0))                                                  0.000     0.939
| (CHANY:109992 L4 length:4 (5,2,0)-> (5,5,0))                                           0.119     1.058
| (CHANX:102746 L1 length:1 (6,3,0)-> (6,3,0))                                           0.061     1.119
| (IPIN:40156 side: (TOP,) (6,3,0)0))                                                    0.101     1.220
| (intra 'clb' routing)                                                                  0.210     1.430
$auto$memory_libmap.cc:2266:execute$12472[3].D[0] (dffre at (6,3))                       0.000     1.430
data arrival time                                                                                  1.430

clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$12472[3].C[0] (dffre at (6,3))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.430
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.679


#Path 17
Startpoint: addr_b[11].inpad[0] (.input at (8,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[14] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : hold

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
addr_b[11].inpad[0] (.input at (8,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                          0.779     1.779
| (OPIN:92916 side: (TOP,) (8,8,0)0))                                                                           0.000     1.779
| (CHANX:106409 L4 length:4 (8,8,0)-> (5,8,0))                                                                  0.119     1.898
| (CHANY:111387 L4 length:4 (7,8,0)-> (7,5,0))                                                                  0.119     2.017
| (CHANX:103559 L1 length:1 (7,4,0)-> (7,4,0))                                                                  0.061     2.078
| (IPIN:33425 side: (TOP,) (7,4,0)0))                                                                           0.101     2.179
| (intra 'bram' routing)                                                                                        0.000     2.179
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[14] (RS_TDP36K at (7,2))                       0.000     2.179
data arrival time                                                                                                         2.179

clock clock1 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                          0.779     0.779
| (inter-block routing:global net)                                                                              0.000     0.779
| (intra 'bram' routing)                                                                                        0.000     0.779
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K at (7,2))                         0.000     0.779
clock uncertainty                                                                                               0.000     0.779
cell hold time                                                                                                  0.212     0.991
data required time                                                                                                        0.991
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       -0.991
data arrival time                                                                                                         2.179
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               1.188


#Path 18
Startpoint: addr_b[5].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[8] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_b[5].inpad[0] (.input at (6,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.779     1.779
| (OPIN:87214 side: (RIGHT,) (6,8,0)0))                                                                        0.000     1.779
| (CHANY:110913 L4 length:2 (6,8,0)-> (6,7,0))                                                                 0.119     1.898
| (CHANY:110725 L4 length:4 (6,7,0)-> (6,4,0))                                                                 0.119     2.017
| (CHANX:103536 L1 length:1 (7,4,0)-> (7,4,0))                                                                 0.061     2.078
| (IPIN:33414 side: (TOP,) (7,4,0)0))                                                                          0.101     2.179
| (intra 'bram' routing)                                                                                       0.000     2.179
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[8] (RS_TDP36K at (7,2))                       0.000     2.179
data arrival time                                                                                                        2.179

clock clock1 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                             0.000     0.779
| (intra 'bram' routing)                                                                                       0.000     0.779
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K at (7,2))                        0.000     0.779
clock uncertainty                                                                                              0.000     0.779
cell hold time                                                                                                 0.212     0.991
data required time                                                                                                       0.991
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -0.991
data arrival time                                                                                                        2.179
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              1.188


#Path 19
Startpoint: addr_a[10].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[13] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : hold

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
addr_a[10].inpad[0] (.input at (5,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                          0.779     1.779
| (OPIN:84332 side: (RIGHT,) (5,8,0)0))                                                                         0.000     1.779
| (CHANY:110169 L4 length:4 (5,8,0)-> (5,5,0))                                                                  0.119     1.898
| (CHANX:103514 L4 length:4 (6,4,0)-> (9,4,0))                                                                  0.119     2.017
| (IPIN:33419 side: (TOP,) (7,4,0)0))                                                                           0.101     2.118
| (intra 'bram' routing)                                                                                        0.000     2.118
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[13] (RS_TDP36K at (7,2))                       0.000     2.118
data arrival time                                                                                                         2.118

clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                          0.779     0.779
| (inter-block routing:global net)                                                                              0.000     0.779
| (intra 'bram' routing)                                                                                        0.000     0.779
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                         0.000     0.779
clock uncertainty                                                                                               0.000     0.779
cell hold time                                                                                                  0.130     0.910
data required time                                                                                                        0.910
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       -0.910
data arrival time                                                                                                         2.118
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               1.208


#Path 20
Startpoint: addr_b[4].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[7] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_b[4].inpad[0] (.input at (6,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.779     1.779
| (OPIN:87213 side: (RIGHT,) (6,8,0)0))                                                                        0.000     1.779
| (CHANY:110849 L4 length:3 (6,8,0)-> (6,6,0))                                                                 0.119     1.898
| (CHANX:104322 L4 length:4 (7,5,0)-> (10,5,0))                                                                0.119     2.017
| (CHANY:111207 L4 length:4 (7,5,0)-> (7,2,0))                                                                 0.119     2.136
| (IPIN:33389 side: (RIGHT,) (7,3,0)0))                                                                        0.101     2.237
| (intra 'bram' routing)                                                                                       0.000     2.237
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[7] (RS_TDP36K at (7,2))                       0.000     2.237
data arrival time                                                                                                        2.237

clock clock1 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                             0.000     0.779
| (intra 'bram' routing)                                                                                       0.000     0.779
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K at (7,2))                        0.000     0.779
clock uncertainty                                                                                              0.000     0.779
cell hold time                                                                                                 0.212     0.991
data required time                                                                                                       0.991
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -0.991
data arrival time                                                                                                        2.237
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              1.245


#Path 21
Startpoint: addr_b[3].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[6] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_b[3].inpad[0] (.input at (6,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.779     1.779
| (OPIN:87212 side: (RIGHT,) (6,8,0)0))                                                                        0.000     1.779
| (CHANY:110769 L4 length:4 (6,8,0)-> (6,5,0))                                                                 0.119     1.898
| (CHANX:105744 L1 length:1 (7,7,0)-> (7,7,0))                                                                 0.061     1.959
| (CHANY:111343 L4 length:4 (7,7,0)-> (7,4,0))                                                                 0.119     2.078
| (CHANX:102803 L1 length:1 (7,3,0)-> (7,3,0))                                                                 0.061     2.139
| (IPIN:33341 side: (TOP,) (7,3,0)0))                                                                          0.101     2.240
| (intra 'bram' routing)                                                                                       0.000     2.240
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[6] (RS_TDP36K at (7,2))                       0.000     2.240
data arrival time                                                                                                        2.240

clock clock1 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                             0.000     0.779
| (intra 'bram' routing)                                                                                       0.000     0.779
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K at (7,2))                        0.000     0.779
clock uncertainty                                                                                              0.000     0.779
cell hold time                                                                                                 0.212     0.991
data required time                                                                                                       0.991
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -0.991
data arrival time                                                                                                        2.240
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              1.249


#Path 22
Startpoint: addr_b[8].inpad[0] (.input at (8,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[11] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : hold

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
addr_b[8].inpad[0] (.input at (8,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                          0.779     1.779
| (OPIN:92913 side: (TOP,) (8,8,0)0))                                                                           0.000     1.779
| (CHANX:106546 L1 length:1 (8,8,0)-> (8,8,0))                                                                  0.061     1.840
| (CHANY:112145 L1 length:1 (8,8,0)-> (8,8,0))                                                                  0.061     1.901
| (CHANX:105809 L1 length:1 (8,7,0)-> (8,7,0))                                                                  0.061     1.962
| (CHANY:111341 L4 length:4 (7,7,0)-> (7,4,0))                                                                  0.119     2.081
| (CHANX:103561 L1 length:1 (7,4,0)-> (7,4,0))                                                                  0.061     2.142
| (IPIN:33426 side: (TOP,) (7,4,0)0))                                                                           0.101     2.243
| (intra 'bram' routing)                                                                                        0.000     2.243
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[11] (RS_TDP36K at (7,2))                       0.000     2.243
data arrival time                                                                                                         2.243

clock clock1 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                          0.779     0.779
| (inter-block routing:global net)                                                                              0.000     0.779
| (intra 'bram' routing)                                                                                        0.000     0.779
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K at (7,2))                         0.000     0.779
clock uncertainty                                                                                               0.000     0.779
cell hold time                                                                                                  0.212     0.991
data required time                                                                                                        0.991
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       -0.991
data arrival time                                                                                                         2.243
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               1.252


#Path 23
Startpoint: addr_a[8].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[11] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : hold

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
addr_a[8].inpad[0] (.input at (5,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                          0.779     1.779
| (OPIN:84282 side: (TOP,) (5,8,0)0))                                                                           0.000     1.779
| (CHANX:106373 L1 length:1 (5,8,0)-> (5,8,0))                                                                  0.061     1.840
| (CHANY:109579 L4 length:4 (4,8,0)-> (4,5,0))                                                                  0.119     1.959
| (CHANX:103468 L4 length:4 (5,4,0)-> (8,4,0))                                                                  0.119     2.078
| (IPIN:33432 side: (TOP,) (7,4,0)0))                                                                           0.101     2.179
| (intra 'bram' routing)                                                                                        0.000     2.179
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[11] (RS_TDP36K at (7,2))                       0.000     2.179
data arrival time                                                                                                         2.179

clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                          0.779     0.779
| (inter-block routing:global net)                                                                              0.000     0.779
| (intra 'bram' routing)                                                                                        0.000     0.779
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B2[0] (RS_TDP36K at (7,2))                         0.000     0.779
clock uncertainty                                                                                               0.000     0.779
cell hold time                                                                                                  0.133     0.913
data required time                                                                                                        0.913
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       -0.913
data arrival time                                                                                                         2.179
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               1.266


#Path 24
Startpoint: addr_a[8].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[11] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : hold

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
addr_a[8].inpad[0] (.input at (5,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                          0.779     1.779
| (OPIN:84282 side: (TOP,) (5,8,0)0))                                                                           0.000     1.779
| (CHANX:106373 L1 length:1 (5,8,0)-> (5,8,0))                                                                  0.061     1.840
| (CHANY:109579 L4 length:4 (4,8,0)-> (4,5,0))                                                                  0.119     1.959
| (CHANX:103468 L4 length:4 (5,4,0)-> (8,4,0))                                                                  0.119     2.078
| (IPIN:33432 side: (TOP,) (7,4,0)0))                                                                           0.101     2.179
| (intra 'bram' routing)                                                                                        0.000     2.179
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[11] (RS_TDP36K at (7,2))                       0.000     2.179
data arrival time                                                                                                         2.179

clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                          0.779     0.779
| (inter-block routing:global net)                                                                              0.000     0.779
| (intra 'bram' routing)                                                                                        0.000     0.779
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                         0.000     0.779
clock uncertainty                                                                                               0.000     0.779
cell hold time                                                                                                  0.130     0.910
data required time                                                                                                        0.910
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       -0.910
data arrival time                                                                                                         2.179
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               1.269


#Path 25
Startpoint: addr_b[5].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[8] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_b[5].inpad[0] (.input at (6,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.779     1.779
| (OPIN:87214 side: (RIGHT,) (6,8,0)0))                                                                        0.000     1.779
| (CHANY:110913 L4 length:2 (6,8,0)-> (6,7,0))                                                                 0.119     1.898
| (CHANY:110725 L4 length:4 (6,7,0)-> (6,4,0))                                                                 0.119     2.017
| (CHANX:103536 L1 length:1 (7,4,0)-> (7,4,0))                                                                 0.061     2.078
| (IPIN:33414 side: (TOP,) (7,4,0)0))                                                                          0.101     2.179
| (intra 'bram' routing)                                                                                       0.000     2.179
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[8] (RS_TDP36K at (7,2))                       0.000     2.179
data arrival time                                                                                                        2.179

clock clock1 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                             0.000     0.779
| (intra 'bram' routing)                                                                                       0.000     0.779
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A2[0] (RS_TDP36K at (7,2))                        0.000     0.779
clock uncertainty                                                                                              0.000     0.779
cell hold time                                                                                                 0.125     0.905
data required time                                                                                                       0.905
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -0.905
data arrival time                                                                                                        2.179
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              1.274


#Path 26
Startpoint: wd_a[7].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[7] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : hold

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
wd_a[7].inpad[0] (.input at (6,8))                                                                              0.000     1.000
| (intra 'io' routing)                                                                                          0.779     1.779
| (OPIN:87158 side: (TOP,) (6,8,0)0))                                                                           0.000     1.779
| (CHANX:106476 L4 length:4 (6,8,0)-> (9,8,0))                                                                  0.119     1.898
| (CHANY:111999 L4 length:4 (8,8,0)-> (8,5,0))                                                                  0.119     2.017
| (CHANX:103619 L1 length:1 (8,4,0)-> (8,4,0))                                                                  0.061     2.078
| (CHANY:111071 L4 length:4 (7,4,0)-> (7,1,0))                                                                  0.119     2.197
| (IPIN:33380 side: (RIGHT,) (7,3,0)0))                                                                         0.101     2.298
| (intra 'bram' routing)                                                                                        0.000     2.298
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[7] (RS_TDP36K at (7,2))                       0.000     2.298
data arrival time                                                                                                         2.298

clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                          0.779     0.779
| (inter-block routing:global net)                                                                              0.000     0.779
| (intra 'bram' routing)                                                                                        0.000     0.779
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                         0.000     0.779
clock uncertainty                                                                                               0.000     0.779
cell hold time                                                                                                  0.241     1.020
data required time                                                                                                        1.020
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       -1.020
data arrival time                                                                                                         2.298
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               1.278


#Path 27
Startpoint: wd_a[6].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[6] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : hold

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
wd_a[6].inpad[0] (.input at (6,8))                                                                              0.000     1.000
| (intra 'io' routing)                                                                                          0.779     1.779
| (OPIN:87157 side: (TOP,) (6,8,0)0))                                                                           0.000     1.779
| (CHANX:106474 L4 length:4 (6,8,0)-> (9,8,0))                                                                  0.119     1.898
| (CHANY:111389 L4 length:4 (7,8,0)-> (7,5,0))                                                                  0.119     2.017
| (CHANY:111255 L4 length:4 (7,6,0)-> (7,3,0))                                                                  0.119     2.136
| (CHANX:102823 L1 length:1 (7,3,0)-> (7,3,0))                                                                  0.061     2.197
| (IPIN:33351 side: (TOP,) (7,3,0)0))                                                                           0.101     2.298
| (intra 'bram' routing)                                                                                        0.000     2.298
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[6] (RS_TDP36K at (7,2))                       0.000     2.298
data arrival time                                                                                                         2.298

clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                          0.779     0.779
| (inter-block routing:global net)                                                                              0.000     0.779
| (intra 'bram' routing)                                                                                        0.000     0.779
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                         0.000     0.779
clock uncertainty                                                                                               0.000     0.779
cell hold time                                                                                                  0.241     1.020
data required time                                                                                                        1.020
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       -1.020
data arrival time                                                                                                         2.298
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               1.278


#Path 28
Startpoint: wd_a[3].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[3] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : hold

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
wd_a[3].inpad[0] (.input at (6,8))                                                                              0.000     1.000
| (intra 'io' routing)                                                                                          0.779     1.779
| (OPIN:87154 side: (TOP,) (6,8,0)0))                                                                           0.000     1.779
| (CHANX:106421 L1 length:1 (6,8,0)-> (6,8,0))                                                                  0.061     1.840
| (CHANY:110191 L4 length:4 (5,8,0)-> (5,5,0))                                                                  0.119     1.959
| (CHANX:103472 L1 length:1 (6,4,0)-> (6,4,0))                                                                  0.061     2.020
| (CHANY:110543 L4 length:4 (6,4,0)-> (6,1,0))                                                                  0.119     2.139
| (CHANX:102092 L1 length:1 (7,2,0)-> (7,2,0))                                                                  0.061     2.200
| (IPIN:33236 side: (TOP,) (7,2,0)0))                                                                           0.101     2.301
| (intra 'bram' routing)                                                                                        0.000     2.301
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[3] (RS_TDP36K at (7,2))                       0.000     2.301
data arrival time                                                                                                         2.301

clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                          0.779     0.779
| (inter-block routing:global net)                                                                              0.000     0.779
| (intra 'bram' routing)                                                                                        0.000     0.779
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                         0.000     0.779
clock uncertainty                                                                                               0.000     0.779
cell hold time                                                                                                  0.241     1.020
data required time                                                                                                        1.020
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       -1.020
data arrival time                                                                                                         2.301
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               1.281


#Path 29
Startpoint: addr_b[6].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[9] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_b[6].inpad[0] (.input at (6,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.779     1.779
| (OPIN:87215 side: (RIGHT,) (6,8,0)0))                                                                        0.000     1.779
| (CHANY:110981 L4 length:1 (6,8,0)-> (6,8,0))                                                                 0.119     1.898
| (CHANX:105693 L1 length:1 (6,7,0)-> (6,7,0))                                                                 0.061     1.959
| (CHANY:110113 L4 length:4 (5,7,0)-> (5,4,0))                                                                 0.119     2.078
| (CHANX:103524 L4 length:4 (6,4,0)-> (9,4,0))                                                                 0.119     2.197
| (IPIN:33431 side: (TOP,) (7,4,0)0))                                                                          0.101     2.298
| (intra 'bram' routing)                                                                                       0.000     2.298
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[9] (RS_TDP36K at (7,2))                       0.000     2.298
data arrival time                                                                                                        2.298

clock clock1 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                             0.000     0.779
| (intra 'bram' routing)                                                                                       0.000     0.779
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K at (7,2))                        0.000     0.779
clock uncertainty                                                                                              0.000     0.779
cell hold time                                                                                                 0.212     0.991
data required time                                                                                                       0.991
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -0.991
data arrival time                                                                                                        2.298
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              1.306


#Path 30
Startpoint: addr_b[7].inpad[0] (.input at (8,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[10] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : hold

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
addr_b[7].inpad[0] (.input at (8,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                          0.779     1.779
| (OPIN:92912 side: (TOP,) (8,8,0)0))                                                                           0.000     1.779
| (CHANX:106592 L4 length:3 (8,8,0)-> (10,8,0))                                                                 0.119     1.898
| (CHANY:111989 L4 length:4 (8,8,0)-> (8,5,0))                                                                  0.119     2.017
| (CHANY:111969 L1 length:1 (8,5,0)-> (8,5,0))                                                                  0.061     2.078
| (CHANX:103457 L4 length:4 (8,4,0)-> (5,4,0))                                                                  0.119     2.197
| (IPIN:33415 side: (TOP,) (7,4,0)0))                                                                           0.101     2.298
| (intra 'bram' routing)                                                                                        0.000     2.298
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[10] (RS_TDP36K at (7,2))                       0.000     2.298
data arrival time                                                                                                         2.298

clock clock1 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                          0.779     0.779
| (inter-block routing:global net)                                                                              0.000     0.779
| (intra 'bram' routing)                                                                                        0.000     0.779
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K at (7,2))                         0.000     0.779
clock uncertainty                                                                                               0.000     0.779
cell hold time                                                                                                  0.212     0.991
data required time                                                                                                        0.991
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       -0.991
data arrival time                                                                                                         2.298
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               1.306


#Path 31
Startpoint: addr_b[10].inpad[0] (.input at (8,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[13] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : hold

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
addr_b[10].inpad[0] (.input at (8,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                          0.779     1.779
| (OPIN:92915 side: (TOP,) (8,8,0)0))                                                                           0.000     1.779
| (CHANX:106598 L4 length:3 (8,8,0)-> (10,8,0))                                                                 0.119     1.898
| (CHANY:112057 L4 length:3 (8,8,0)-> (8,6,0))                                                                  0.119     2.017
| (CHANX:104361 L1 length:1 (8,5,0)-> (8,5,0))                                                                  0.061     2.078
| (CHANY:111189 L4 length:4 (7,5,0)-> (7,2,0))                                                                  0.119     2.197
| (IPIN:33385 side: (RIGHT,) (7,3,0)0))                                                                         0.101     2.298
| (intra 'bram' routing)                                                                                        0.000     2.298
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[13] (RS_TDP36K at (7,2))                       0.000     2.298
data arrival time                                                                                                         2.298

clock clock1 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                          0.779     0.779
| (inter-block routing:global net)                                                                              0.000     0.779
| (intra 'bram' routing)                                                                                        0.000     0.779
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K at (7,2))                         0.000     0.779
clock uncertainty                                                                                               0.000     0.779
cell hold time                                                                                                  0.212     0.991
data required time                                                                                                        0.991
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       -0.991
data arrival time                                                                                                         2.298
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               1.306


#Path 32
Startpoint: addr_b[9].inpad[0] (.input at (8,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[12] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : hold

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
addr_b[9].inpad[0] (.input at (8,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                          0.779     1.779
| (OPIN:92914 side: (TOP,) (8,8,0)0))                                                                           0.000     1.779
| (CHANX:106549 L1 length:1 (8,8,0)-> (8,8,0))                                                                  0.061     1.840
| (CHANY:111407 L4 length:4 (7,8,0)-> (7,5,0))                                                                  0.119     1.959
| (CHANX:105037 L1 length:1 (7,6,0)-> (7,6,0))                                                                  0.061     2.020
| (CHANY:110641 L4 length:4 (6,6,0)-> (6,3,0))                                                                  0.119     2.139
| (CHANX:102804 L1 length:1 (7,3,0)-> (7,3,0))                                                                  0.061     2.200
| (IPIN:33342 side: (TOP,) (7,3,0)0))                                                                           0.101     2.301
| (intra 'bram' routing)                                                                                        0.000     2.301
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[12] (RS_TDP36K at (7,2))                       0.000     2.301
data arrival time                                                                                                         2.301

clock clock1 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                          0.779     0.779
| (inter-block routing:global net)                                                                              0.000     0.779
| (intra 'bram' routing)                                                                                        0.000     0.779
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K at (7,2))                         0.000     0.779
clock uncertainty                                                                                               0.000     0.779
cell hold time                                                                                                  0.212     0.991
data required time                                                                                                        0.991
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       -0.991
data arrival time                                                                                                         2.301
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               1.309


#Path 33
Startpoint: addr_a[10].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[13] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : hold

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
addr_a[10].inpad[0] (.input at (5,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                          0.779     1.779
| (OPIN:84332 side: (RIGHT,) (5,8,0)0))                                                                         0.000     1.779
| (CHANY:110169 L4 length:4 (5,8,0)-> (5,5,0))                                                                  0.119     1.898
| (CHANX:103514 L4 length:4 (6,4,0)-> (9,4,0))                                                                  0.119     2.017
| (CHANY:111031 L4 length:4 (7,4,0)-> (7,1,0))                                                                  0.119     2.136
| (IPIN:33531 side: (RIGHT,) (7,4,0)0))                                                                         0.101     2.237
| (intra 'bram' routing)                                                                                        0.000     2.237
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[13] (RS_TDP36K at (7,2))                       0.000     2.237
data arrival time                                                                                                         2.237

clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                          0.779     0.779
| (inter-block routing:global net)                                                                              0.000     0.779
| (intra 'bram' routing)                                                                                        0.000     0.779
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B2[0] (RS_TDP36K at (7,2))                         0.000     0.779
clock uncertainty                                                                                               0.000     0.779
cell hold time                                                                                                  0.133     0.913
data required time                                                                                                        0.913
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       -0.913
data arrival time                                                                                                         2.237
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               1.324


#Path 34
Startpoint: addr_a[7].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[10] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : hold

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
addr_a[7].inpad[0] (.input at (5,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                          0.779     1.779
| (OPIN:84281 side: (TOP,) (5,8,0)0))                                                                           0.000     1.779
| (CHANX:106402 L4 length:4 (5,8,0)-> (8,8,0))                                                                  0.119     1.898
| (CHANY:110775 L4 length:4 (6,8,0)-> (6,5,0))                                                                  0.119     2.017
| (CHANX:103576 L4 length:4 (7,4,0)-> (10,4,0))                                                                 0.119     2.136
| (IPIN:33422 side: (TOP,) (7,4,0)0))                                                                           0.101     2.237
| (intra 'bram' routing)                                                                                        0.000     2.237
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[10] (RS_TDP36K at (7,2))                       0.000     2.237
data arrival time                                                                                                         2.237

clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                          0.779     0.779
| (inter-block routing:global net)                                                                              0.000     0.779
| (intra 'bram' routing)                                                                                        0.000     0.779
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B2[0] (RS_TDP36K at (7,2))                         0.000     0.779
clock uncertainty                                                                                               0.000     0.779
cell hold time                                                                                                  0.133     0.913
data required time                                                                                                        0.913
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       -0.913
data arrival time                                                                                                         2.237
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               1.324


#Path 35
Startpoint: addr_a[6].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[9] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_a[6].inpad[0] (.input at (5,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.779     1.779
| (OPIN:84280 side: (TOP,) (5,8,0)0))                                                                          0.000     1.779
| (CHANX:106400 L4 length:4 (5,8,0)-> (8,8,0))                                                                 0.119     1.898
| (CHANY:110165 L4 length:4 (5,8,0)-> (5,5,0))                                                                 0.119     2.017
| (CHANX:103510 L4 length:4 (6,4,0)-> (9,4,0))                                                                 0.119     2.136
| (IPIN:33427 side: (TOP,) (7,4,0)0))                                                                          0.101     2.237
| (intra 'bram' routing)                                                                                       0.000     2.237
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[9] (RS_TDP36K at (7,2))                       0.000     2.237
data arrival time                                                                                                        2.237

clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                             0.000     0.779
| (intra 'bram' routing)                                                                                       0.000     0.779
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B2[0] (RS_TDP36K at (7,2))                        0.000     0.779
clock uncertainty                                                                                              0.000     0.779
cell hold time                                                                                                 0.133     0.913
data required time                                                                                                       0.913
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -0.913
data arrival time                                                                                                        2.237
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              1.324


#Path 36
Startpoint: addr_a[4].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[7] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_a[4].inpad[0] (.input at (5,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.779     1.779
| (OPIN:84278 side: (TOP,) (5,8,0)0))                                                                          0.000     1.779
| (CHANX:106412 L4 length:4 (5,8,0)-> (8,8,0))                                                                 0.119     1.898
| (CHANY:111391 L4 length:4 (7,8,0)-> (7,5,0))                                                                 0.119     2.017
| (CHANY:111199 L4 length:4 (7,5,0)-> (7,2,0))                                                                 0.119     2.136
| (IPIN:33381 side: (RIGHT,) (7,3,0)0))                                                                        0.101     2.237
| (intra 'bram' routing)                                                                                       0.000     2.237
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[7] (RS_TDP36K at (7,2))                       0.000     2.237
data arrival time                                                                                                        2.237

clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                             0.000     0.779
| (intra 'bram' routing)                                                                                       0.000     0.779
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B2[0] (RS_TDP36K at (7,2))                        0.000     0.779
clock uncertainty                                                                                              0.000     0.779
cell hold time                                                                                                 0.133     0.913
data required time                                                                                                       0.913
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -0.913
data arrival time                                                                                                        2.237
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              1.324


#Path 37
Startpoint: addr_a[6].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[9] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_a[6].inpad[0] (.input at (5,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.779     1.779
| (OPIN:84280 side: (TOP,) (5,8,0)0))                                                                          0.000     1.779
| (CHANX:106400 L4 length:4 (5,8,0)-> (8,8,0))                                                                 0.119     1.898
| (CHANY:110165 L4 length:4 (5,8,0)-> (5,5,0))                                                                 0.119     2.017
| (CHANX:103510 L4 length:4 (6,4,0)-> (9,4,0))                                                                 0.119     2.136
| (IPIN:33427 side: (TOP,) (7,4,0)0))                                                                          0.101     2.237
| (intra 'bram' routing)                                                                                       0.000     2.237
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[9] (RS_TDP36K at (7,2))                       0.000     2.237
data arrival time                                                                                                        2.237

clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                             0.000     0.779
| (intra 'bram' routing)                                                                                       0.000     0.779
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                        0.000     0.779
clock uncertainty                                                                                              0.000     0.779
cell hold time                                                                                                 0.130     0.910
data required time                                                                                                       0.910
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -0.910
data arrival time                                                                                                        2.237
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              1.327


#Path 38
Startpoint: addr_a[7].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[10] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : hold

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
addr_a[7].inpad[0] (.input at (5,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                          0.779     1.779
| (OPIN:84281 side: (TOP,) (5,8,0)0))                                                                           0.000     1.779
| (CHANX:106402 L4 length:4 (5,8,0)-> (8,8,0))                                                                  0.119     1.898
| (CHANY:110775 L4 length:4 (6,8,0)-> (6,5,0))                                                                  0.119     2.017
| (CHANX:103576 L4 length:4 (7,4,0)-> (10,4,0))                                                                 0.119     2.136
| (IPIN:33422 side: (TOP,) (7,4,0)0))                                                                           0.101     2.237
| (intra 'bram' routing)                                                                                        0.000     2.237
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[10] (RS_TDP36K at (7,2))                       0.000     2.237
data arrival time                                                                                                         2.237

clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                          0.779     0.779
| (inter-block routing:global net)                                                                              0.000     0.779
| (intra 'bram' routing)                                                                                        0.000     0.779
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                         0.000     0.779
clock uncertainty                                                                                               0.000     0.779
cell hold time                                                                                                  0.130     0.910
data required time                                                                                                        0.910
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       -0.910
data arrival time                                                                                                         2.237
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               1.327


#Path 39
Startpoint: addr_a[4].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[7] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_a[4].inpad[0] (.input at (5,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.779     1.779
| (OPIN:84278 side: (TOP,) (5,8,0)0))                                                                          0.000     1.779
| (CHANX:106412 L4 length:4 (5,8,0)-> (8,8,0))                                                                 0.119     1.898
| (CHANY:111391 L4 length:4 (7,8,0)-> (7,5,0))                                                                 0.119     2.017
| (CHANY:111199 L4 length:4 (7,5,0)-> (7,2,0))                                                                 0.119     2.136
| (IPIN:33381 side: (RIGHT,) (7,3,0)0))                                                                        0.101     2.237
| (intra 'bram' routing)                                                                                       0.000     2.237
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[7] (RS_TDP36K at (7,2))                       0.000     2.237
data arrival time                                                                                                        2.237

clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                             0.000     0.779
| (intra 'bram' routing)                                                                                       0.000     0.779
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                        0.000     0.779
clock uncertainty                                                                                              0.000     0.779
cell hold time                                                                                                 0.130     0.910
data required time                                                                                                       0.910
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -0.910
data arrival time                                                                                                        2.237
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              1.327


#Path 40
Startpoint: addr_a[11].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[14] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : hold

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
addr_a[11].inpad[0] (.input at (5,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                          0.779     1.779
| (OPIN:84333 side: (RIGHT,) (5,8,0)0))                                                                         0.000     1.779
| (CHANY:110245 L4 length:3 (5,8,0)-> (5,6,0))                                                                  0.119     1.898
| (CHANX:104944 L1 length:1 (6,6,0)-> (6,6,0))                                                                  0.061     1.959
| (CHANY:110671 L4 length:4 (6,6,0)-> (6,3,0))                                                                  0.119     2.078
| (CHANX:103564 L1 length:1 (7,4,0)-> (7,4,0))                                                                  0.061     2.139
| (IPIN:33428 side: (TOP,) (7,4,0)0))                                                                           0.101     2.240
| (intra 'bram' routing)                                                                                        0.000     2.240
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[14] (RS_TDP36K at (7,2))                       0.000     2.240
data arrival time                                                                                                         2.240

clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                          0.779     0.779
| (inter-block routing:global net)                                                                              0.000     0.779
| (intra 'bram' routing)                                                                                        0.000     0.779
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                         0.000     0.779
clock uncertainty                                                                                               0.000     0.779
cell hold time                                                                                                  0.130     0.910
data required time                                                                                                        0.910
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       -0.910
data arrival time                                                                                                         2.240
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               1.330


#Path 41
Startpoint: addr_b[4].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[7] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_b[4].inpad[0] (.input at (6,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.779     1.779
| (OPIN:87213 side: (RIGHT,) (6,8,0)0))                                                                        0.000     1.779
| (CHANY:110849 L4 length:3 (6,8,0)-> (6,6,0))                                                                 0.119     1.898
| (CHANX:104322 L4 length:4 (7,5,0)-> (10,5,0))                                                                0.119     2.017
| (CHANY:111207 L4 length:4 (7,5,0)-> (7,2,0))                                                                 0.119     2.136
| (IPIN:33389 side: (RIGHT,) (7,3,0)0))                                                                        0.101     2.237
| (intra 'bram' routing)                                                                                       0.000     2.237
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[7] (RS_TDP36K at (7,2))                       0.000     2.237
data arrival time                                                                                                        2.237

clock clock1 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                             0.000     0.779
| (intra 'bram' routing)                                                                                       0.000     0.779
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A2[0] (RS_TDP36K at (7,2))                        0.000     0.779
clock uncertainty                                                                                              0.000     0.779
cell hold time                                                                                                 0.125     0.905
data required time                                                                                                       0.905
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -0.905
data arrival time                                                                                                        2.237
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              1.332


#Path 42
Startpoint: addr_b[3].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[6] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_b[3].inpad[0] (.input at (6,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.779     1.779
| (OPIN:87212 side: (RIGHT,) (6,8,0)0))                                                                        0.000     1.779
| (CHANY:110769 L4 length:4 (6,8,0)-> (6,5,0))                                                                 0.119     1.898
| (CHANX:105744 L1 length:1 (7,7,0)-> (7,7,0))                                                                 0.061     1.959
| (CHANY:111343 L4 length:4 (7,7,0)-> (7,4,0))                                                                 0.119     2.078
| (CHANX:102803 L1 length:1 (7,3,0)-> (7,3,0))                                                                 0.061     2.139
| (IPIN:33341 side: (TOP,) (7,3,0)0))                                                                          0.101     2.240
| (intra 'bram' routing)                                                                                       0.000     2.240
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[6] (RS_TDP36K at (7,2))                       0.000     2.240
data arrival time                                                                                                        2.240

clock clock1 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                             0.000     0.779
| (intra 'bram' routing)                                                                                       0.000     0.779
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A2[0] (RS_TDP36K at (7,2))                        0.000     0.779
clock uncertainty                                                                                              0.000     0.779
cell hold time                                                                                                 0.125     0.905
data required time                                                                                                       0.905
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -0.905
data arrival time                                                                                                        2.240
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              1.335


#Path 43
Startpoint: wd_a[0].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[0] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : hold

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
wd_a[0].inpad[0] (.input at (5,8))                                                                              0.000     1.000
| (intra 'io' routing)                                                                                          0.779     1.779
| (OPIN:84335 side: (RIGHT,) (5,8,0)0))                                                                         0.000     1.779
| (CHANY:110365 L4 length:1 (5,8,0)-> (5,8,0))                                                                  0.119     1.898
| (CHANX:105726 L4 length:4 (6,7,0)-> (9,7,0))                                                                  0.119     2.017
| (CHANY:111325 L4 length:4 (7,7,0)-> (7,4,0))                                                                  0.119     2.136
| (CHANY:111063 L4 length:4 (7,4,0)-> (7,1,0))                                                                  0.119     2.255
| (IPIN:33251 side: (RIGHT,) (7,2,0)0))                                                                         0.101     2.356
| (intra 'bram' routing)                                                                                        0.000     2.356
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[0] (RS_TDP36K at (7,2))                       0.000     2.356
data arrival time                                                                                                         2.356

clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                          0.779     0.779
| (inter-block routing:global net)                                                                              0.000     0.779
| (intra 'bram' routing)                                                                                        0.000     0.779
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                         0.000     0.779
clock uncertainty                                                                                               0.000     0.779
cell hold time                                                                                                  0.241     1.020
data required time                                                                                                        1.020
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       -1.020
data arrival time                                                                                                         2.356
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               1.336


#Path 44
Startpoint: wd_a[5].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[5] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : hold

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
wd_a[5].inpad[0] (.input at (6,8))                                                                              0.000     1.000
| (intra 'io' routing)                                                                                          0.779     1.779
| (OPIN:87156 side: (TOP,) (6,8,0)0))                                                                           0.000     1.779
| (CHANX:106281 L4 length:4 (6,8,0)-> (3,8,0))                                                                  0.119     1.898
| (CHANY:110171 L4 length:4 (5,8,0)-> (5,5,0))                                                                  0.119     2.017
| (CHANX:103516 L4 length:4 (6,4,0)-> (9,4,0))                                                                  0.119     2.136
| (CHANY:111055 L4 length:4 (7,4,0)-> (7,1,0))                                                                  0.119     2.255
| (IPIN:33372 side: (RIGHT,) (7,3,0)0))                                                                         0.101     2.356
| (intra 'bram' routing)                                                                                        0.000     2.356
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[5] (RS_TDP36K at (7,2))                       0.000     2.356
data arrival time                                                                                                         2.356

clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                          0.779     0.779
| (inter-block routing:global net)                                                                              0.000     0.779
| (intra 'bram' routing)                                                                                        0.000     0.779
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                         0.000     0.779
clock uncertainty                                                                                               0.000     0.779
cell hold time                                                                                                  0.241     1.020
data required time                                                                                                        1.020
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       -1.020
data arrival time                                                                                                         2.356
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               1.336


#Path 45
Startpoint: addr_b[8].inpad[0] (.input at (8,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[11] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : hold

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
addr_b[8].inpad[0] (.input at (8,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                          0.779     1.779
| (OPIN:92913 side: (TOP,) (8,8,0)0))                                                                           0.000     1.779
| (CHANX:106546 L1 length:1 (8,8,0)-> (8,8,0))                                                                  0.061     1.840
| (CHANY:112145 L1 length:1 (8,8,0)-> (8,8,0))                                                                  0.061     1.901
| (CHANX:105809 L1 length:1 (8,7,0)-> (8,7,0))                                                                  0.061     1.962
| (CHANY:111341 L4 length:4 (7,7,0)-> (7,4,0))                                                                  0.119     2.081
| (CHANX:103561 L1 length:1 (7,4,0)-> (7,4,0))                                                                  0.061     2.142
| (IPIN:33426 side: (TOP,) (7,4,0)0))                                                                           0.101     2.243
| (intra 'bram' routing)                                                                                        0.000     2.243
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[11] (RS_TDP36K at (7,2))                       0.000     2.243
data arrival time                                                                                                         2.243

clock clock1 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                          0.779     0.779
| (inter-block routing:global net)                                                                              0.000     0.779
| (intra 'bram' routing)                                                                                        0.000     0.779
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A2[0] (RS_TDP36K at (7,2))                         0.000     0.779
clock uncertainty                                                                                               0.000     0.779
cell hold time                                                                                                  0.125     0.905
data required time                                                                                                        0.905
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       -0.905
data arrival time                                                                                                         2.243
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               1.338


#Path 46
Startpoint: wd_a[2].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[2] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : hold

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
wd_a[2].inpad[0] (.input at (6,8))                                                                              0.000     1.000
| (intra 'io' routing)                                                                                          0.779     1.779
| (OPIN:87153 side: (TOP,) (6,8,0)0))                                                                           0.000     1.779
| (CHANX:106466 L4 length:4 (6,8,0)-> (9,8,0))                                                                  0.119     1.898
| (CHANY:111383 L4 length:4 (7,8,0)-> (7,5,0))                                                                  0.119     2.017
| (CHANX:103563 L1 length:1 (7,4,0)-> (7,4,0))                                                                  0.061     2.078
| (CHANY:110431 L4 length:4 (6,4,0)-> (6,1,0))                                                                  0.119     2.197
| (CHANX:102072 L1 length:1 (7,2,0)-> (7,2,0))                                                                  0.061     2.258
| (IPIN:33226 side: (TOP,) (7,2,0)0))                                                                           0.101     2.359
| (intra 'bram' routing)                                                                                        0.000     2.359
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[2] (RS_TDP36K at (7,2))                       0.000     2.359
data arrival time                                                                                                         2.359

clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                          0.779     0.779
| (inter-block routing:global net)                                                                              0.000     0.779
| (intra 'bram' routing)                                                                                        0.000     0.779
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                         0.000     0.779
clock uncertainty                                                                                               0.000     0.779
cell hold time                                                                                                  0.241     1.020
data required time                                                                                                        1.020
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       -1.020
data arrival time                                                                                                         2.359
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               1.339


#Path 47
Startpoint: wd_a[4].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[4] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : hold

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
wd_a[4].inpad[0] (.input at (6,8))                                                                              0.000     1.000
| (intra 'io' routing)                                                                                          0.779     1.779
| (OPIN:87155 side: (TOP,) (6,8,0)0))                                                                           0.000     1.779
| (CHANX:106470 L4 length:4 (6,8,0)-> (9,8,0))                                                                  0.119     1.898
| (CHANY:111513 L4 length:2 (7,8,0)-> (7,7,0))                                                                  0.119     2.017
| (CHANX:105033 L1 length:1 (7,6,0)-> (7,6,0))                                                                  0.061     2.078
| (CHANY:110645 L4 length:4 (6,6,0)-> (6,3,0))                                                                  0.119     2.197
| (CHANX:102816 L1 length:1 (7,3,0)-> (7,3,0))                                                                  0.061     2.258
| (IPIN:33348 side: (TOP,) (7,3,0)0))                                                                           0.101     2.359
| (intra 'bram' routing)                                                                                        0.000     2.359
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[4] (RS_TDP36K at (7,2))                       0.000     2.359
data arrival time                                                                                                         2.359

clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                          0.779     0.779
| (inter-block routing:global net)                                                                              0.000     0.779
| (intra 'bram' routing)                                                                                        0.000     0.779
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                         0.000     0.779
clock uncertainty                                                                                               0.000     0.779
cell hold time                                                                                                  0.241     1.020
data required time                                                                                                        1.020
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       -1.020
data arrival time                                                                                                         2.359
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               1.339


#Path 48
Startpoint: wd_b[6].inpad[0] (.input at (1,5) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_A1[6] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : hold

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
wd_b[6].inpad[0] (.input at (1,5))                                                                              0.000     1.000
| (intra 'io' routing)                                                                                          0.779     1.779
| (OPIN:51496 side: (TOP,) (1,5,0)0))                                                                           0.000     1.779
| (CHANX:103904 L4 length:4 (1,5,0)-> (4,5,0))                                                                  0.119     1.898
| (CHANY:109379 L4 length:4 (4,5,0)-> (4,2,0))                                                                  0.119     2.017
| (CHANX:102728 L4 length:4 (5,3,0)-> (8,3,0))                                                                  0.119     2.136
| (IPIN:33350 side: (TOP,) (7,3,0)0))                                                                           0.101     2.237
| (intra 'bram' routing)                                                                                        0.000     2.237
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_A1[6] (RS_TDP36K at (7,2))                       0.000     2.237
data arrival time                                                                                                         2.237

clock clock1 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                          0.779     0.779
| (inter-block routing:global net)                                                                              0.000     0.779
| (intra 'bram' routing)                                                                                        0.000     0.779
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K at (7,2))                         0.000     0.779
clock uncertainty                                                                                               0.000     0.779
cell hold time                                                                                                  0.099     0.878
data required time                                                                                                        0.878
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       -0.878
data arrival time                                                                                                         2.237
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               1.359


#Path 49
Startpoint: wd_b[2].inpad[0] (.input at (1,2) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_A1[2] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : hold

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
wd_b[2].inpad[0] (.input at (1,2))                                                                              0.000     1.000
| (intra 'io' routing)                                                                                          0.779     1.779
| (OPIN:30246 side: (TOP,) (1,2,0)0))                                                                           0.000     1.779
| (CHANX:101676 L4 length:2 (1,2,0)-> (2,2,0))                                                                  0.119     1.898
| (CHANX:101790 L4 length:4 (2,2,0)-> (5,2,0))                                                                  0.119     2.017
| (CHANX:101916 L4 length:4 (4,2,0)-> (7,2,0))                                                                  0.119     2.136
| (IPIN:33225 side: (TOP,) (7,2,0)0))                                                                           0.101     2.237
| (intra 'bram' routing)                                                                                        0.000     2.237
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_A1[2] (RS_TDP36K at (7,2))                       0.000     2.237
data arrival time                                                                                                         2.237

clock clock1 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                          0.779     0.779
| (inter-block routing:global net)                                                                              0.000     0.779
| (intra 'bram' routing)                                                                                        0.000     0.779
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K at (7,2))                         0.000     0.779
clock uncertainty                                                                                               0.000     0.779
cell hold time                                                                                                  0.099     0.878
data required time                                                                                                        0.878
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       -0.878
data arrival time                                                                                                         2.237
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               1.359


#Path 50
Startpoint: wd_b[3].inpad[0] (.input at (1,3) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_A1[3] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : hold

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
wd_b[3].inpad[0] (.input at (1,3))                                                                              0.000     1.000
| (intra 'io' routing)                                                                                          0.779     1.779
| (OPIN:38164 side: (TOP,) (1,3,0)0))                                                                           0.000     1.779
| (CHANX:102352 L4 length:4 (1,3,0)-> (4,3,0))                                                                  0.119     1.898
| (CHANY:109423 L1 length:1 (4,3,0)-> (4,3,0))                                                                  0.061     1.959
| (CHANX:101968 L4 length:4 (5,2,0)-> (8,2,0))                                                                  0.119     2.078
| (CHANY:111157 L1 length:1 (7,2,0)-> (7,2,0))                                                                  0.061     2.139
| (IPIN:33267 side: (RIGHT,) (7,2,0)0))                                                                         0.101     2.240
| (intra 'bram' routing)                                                                                        0.000     2.240
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_A1[3] (RS_TDP36K at (7,2))                       0.000     2.240
data arrival time                                                                                                         2.240

clock clock1 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                          0.779     0.779
| (inter-block routing:global net)                                                                              0.000     0.779
| (intra 'bram' routing)                                                                                        0.000     0.779
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K at (7,2))                         0.000     0.779
clock uncertainty                                                                                               0.000     0.779
cell hold time                                                                                                  0.099     0.878
data required time                                                                                                        0.878
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       -0.878
data arrival time                                                                                                         2.240
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               1.362


#Path 51
Startpoint: addr_b[2].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[5] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_b[2].inpad[0] (.input at (6,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.779     1.779
| (OPIN:87163 side: (TOP,) (6,8,0)0))                                                                          0.000     1.779
| (CHANX:106279 L4 length:4 (6,8,0)-> (3,8,0))                                                                 0.119     1.898
| (CHANY:110233 L4 length:3 (5,8,0)-> (5,6,0))                                                                 0.119     2.017
| (CHANX:104250 L4 length:4 (6,5,0)-> (9,5,0))                                                                 0.119     2.136
| (CHANY:111185 L4 length:4 (7,5,0)-> (7,2,0))                                                                 0.119     2.255
| (IPIN:33369 side: (RIGHT,) (7,3,0)0))                                                                        0.101     2.356
| (intra 'bram' routing)                                                                                       0.000     2.356
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[5] (RS_TDP36K at (7,2))                       0.000     2.356
data arrival time                                                                                                        2.356

clock clock1 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                             0.000     0.779
| (intra 'bram' routing)                                                                                       0.000     0.779
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K at (7,2))                        0.000     0.779
clock uncertainty                                                                                              0.000     0.779
cell hold time                                                                                                 0.212     0.991
data required time                                                                                                       0.991
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -0.991
data arrival time                                                                                                        2.356
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              1.364


#Path 52
Startpoint: addr_b[0].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[3] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_b[0].inpad[0] (.input at (6,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.779     1.779
| (OPIN:87161 side: (TOP,) (6,8,0)0))                                                                          0.000     1.779
| (CHANX:106435 L1 length:1 (6,8,0)-> (6,8,0))                                                                 0.061     1.840
| (CHANY:110251 L4 length:3 (5,8,0)-> (5,6,0))                                                                 0.119     1.959
| (CHANX:104899 L1 length:1 (5,6,0)-> (5,6,0))                                                                 0.061     2.020
| (CHANY:109435 L4 length:4 (4,6,0)-> (4,3,0))                                                                 0.119     2.139
| (CHANX:101980 L4 length:4 (5,2,0)-> (8,2,0))                                                                 0.119     2.258
| (IPIN:33240 side: (TOP,) (7,2,0)0))                                                                          0.101     2.359
| (intra 'bram' routing)                                                                                       0.000     2.359
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[3] (RS_TDP36K at (7,2))                       0.000     2.359
data arrival time                                                                                                        2.359

clock clock1 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                             0.000     0.779
| (intra 'bram' routing)                                                                                       0.000     0.779
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K at (7,2))                        0.000     0.779
clock uncertainty                                                                                              0.000     0.779
cell hold time                                                                                                 0.212     0.991
data required time                                                                                                       0.991
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -0.991
data arrival time                                                                                                        2.359
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              1.367


#Path 53
Startpoint: addr_b[1].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[4] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_b[1].inpad[0] (.input at (6,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.779     1.779
| (OPIN:87162 side: (TOP,) (6,8,0)0))                                                                          0.000     1.779
| (CHANX:106468 L4 length:4 (6,8,0)-> (9,8,0))                                                                 0.119     1.898
| (CHANY:111993 L4 length:4 (8,8,0)-> (8,5,0))                                                                 0.119     2.017
| (CHANX:103625 L1 length:1 (8,4,0)-> (8,4,0))                                                                 0.061     2.078
| (CHANY:111047 L4 length:4 (7,4,0)-> (7,1,0))                                                                 0.119     2.197
| (CHANX:102813 L1 length:1 (7,3,0)-> (7,3,0))                                                                 0.061     2.258
| (IPIN:33346 side: (TOP,) (7,3,0)0))                                                                          0.101     2.359
| (intra 'bram' routing)                                                                                       0.000     2.359
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[4] (RS_TDP36K at (7,2))                       0.000     2.359
data arrival time                                                                                                        2.359

clock clock1 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                             0.000     0.779
| (intra 'bram' routing)                                                                                       0.000     0.779
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K at (7,2))                        0.000     0.779
clock uncertainty                                                                                              0.000     0.779
cell hold time                                                                                                 0.212     0.991
data required time                                                                                                       0.991
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -0.991
data arrival time                                                                                                        2.359
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              1.367


#Path 54
Startpoint: addr_b[10].inpad[0] (.input at (8,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[13] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : hold

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
addr_b[10].inpad[0] (.input at (8,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                          0.779     1.779
| (OPIN:92915 side: (TOP,) (8,8,0)0))                                                                           0.000     1.779
| (CHANX:106598 L4 length:3 (8,8,0)-> (10,8,0))                                                                 0.119     1.898
| (CHANY:112057 L4 length:3 (8,8,0)-> (8,6,0))                                                                  0.119     2.017
| (CHANX:104361 L1 length:1 (8,5,0)-> (8,5,0))                                                                  0.061     2.078
| (CHANY:111189 L4 length:4 (7,5,0)-> (7,2,0))                                                                  0.119     2.197
| (IPIN:33385 side: (RIGHT,) (7,3,0)0))                                                                         0.101     2.298
| (intra 'bram' routing)                                                                                        0.000     2.298
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[13] (RS_TDP36K at (7,2))                       0.000     2.298
data arrival time                                                                                                         2.298

clock clock1 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                          0.779     0.779
| (inter-block routing:global net)                                                                              0.000     0.779
| (intra 'bram' routing)                                                                                        0.000     0.779
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A2[0] (RS_TDP36K at (7,2))                         0.000     0.779
clock uncertainty                                                                                               0.000     0.779
cell hold time                                                                                                  0.125     0.905
data required time                                                                                                        0.905
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       -0.905
data arrival time                                                                                                         2.298
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               1.393


#Path 55
Startpoint: addr_b[7].inpad[0] (.input at (8,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[10] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : hold

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
addr_b[7].inpad[0] (.input at (8,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                          0.779     1.779
| (OPIN:92912 side: (TOP,) (8,8,0)0))                                                                           0.000     1.779
| (CHANX:106592 L4 length:3 (8,8,0)-> (10,8,0))                                                                 0.119     1.898
| (CHANY:111989 L4 length:4 (8,8,0)-> (8,5,0))                                                                  0.119     2.017
| (CHANY:111969 L1 length:1 (8,5,0)-> (8,5,0))                                                                  0.061     2.078
| (CHANX:103457 L4 length:4 (8,4,0)-> (5,4,0))                                                                  0.119     2.197
| (IPIN:33415 side: (TOP,) (7,4,0)0))                                                                           0.101     2.298
| (intra 'bram' routing)                                                                                        0.000     2.298
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[10] (RS_TDP36K at (7,2))                       0.000     2.298
data arrival time                                                                                                         2.298

clock clock1 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                          0.779     0.779
| (inter-block routing:global net)                                                                              0.000     0.779
| (intra 'bram' routing)                                                                                        0.000     0.779
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A2[0] (RS_TDP36K at (7,2))                         0.000     0.779
clock uncertainty                                                                                               0.000     0.779
cell hold time                                                                                                  0.125     0.905
data required time                                                                                                        0.905
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       -0.905
data arrival time                                                                                                         2.298
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               1.393


#Path 56
Startpoint: addr_b[6].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[9] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_b[6].inpad[0] (.input at (6,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.779     1.779
| (OPIN:87215 side: (RIGHT,) (6,8,0)0))                                                                        0.000     1.779
| (CHANY:110981 L4 length:1 (6,8,0)-> (6,8,0))                                                                 0.119     1.898
| (CHANX:105693 L1 length:1 (6,7,0)-> (6,7,0))                                                                 0.061     1.959
| (CHANY:110113 L4 length:4 (5,7,0)-> (5,4,0))                                                                 0.119     2.078
| (CHANX:103524 L4 length:4 (6,4,0)-> (9,4,0))                                                                 0.119     2.197
| (IPIN:33431 side: (TOP,) (7,4,0)0))                                                                          0.101     2.298
| (intra 'bram' routing)                                                                                       0.000     2.298
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[9] (RS_TDP36K at (7,2))                       0.000     2.298
data arrival time                                                                                                        2.298

clock clock1 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                             0.000     0.779
| (intra 'bram' routing)                                                                                       0.000     0.779
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A2[0] (RS_TDP36K at (7,2))                        0.000     0.779
clock uncertainty                                                                                              0.000     0.779
cell hold time                                                                                                 0.125     0.905
data required time                                                                                                       0.905
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -0.905
data arrival time                                                                                                        2.298
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              1.393


#Path 57
Startpoint: addr_b[9].inpad[0] (.input at (8,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[12] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : hold

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
addr_b[9].inpad[0] (.input at (8,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                          0.779     1.779
| (OPIN:92914 side: (TOP,) (8,8,0)0))                                                                           0.000     1.779
| (CHANX:106549 L1 length:1 (8,8,0)-> (8,8,0))                                                                  0.061     1.840
| (CHANY:111407 L4 length:4 (7,8,0)-> (7,5,0))                                                                  0.119     1.959
| (CHANX:105037 L1 length:1 (7,6,0)-> (7,6,0))                                                                  0.061     2.020
| (CHANY:110641 L4 length:4 (6,6,0)-> (6,3,0))                                                                  0.119     2.139
| (CHANX:102804 L1 length:1 (7,3,0)-> (7,3,0))                                                                  0.061     2.200
| (IPIN:33342 side: (TOP,) (7,3,0)0))                                                                           0.101     2.301
| (intra 'bram' routing)                                                                                        0.000     2.301
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[12] (RS_TDP36K at (7,2))                       0.000     2.301
data arrival time                                                                                                         2.301

clock clock1 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                          0.779     0.779
| (inter-block routing:global net)                                                                              0.000     0.779
| (intra 'bram' routing)                                                                                        0.000     0.779
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A2[0] (RS_TDP36K at (7,2))                         0.000     0.779
clock uncertainty                                                                                               0.000     0.779
cell hold time                                                                                                  0.125     0.905
data required time                                                                                                        0.905
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       -0.905
data arrival time                                                                                                         2.301
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               1.396


#Path 58
Startpoint: wd_b[1].inpad[0] (.input at (8,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_A1[1] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : hold

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
wd_b[1].inpad[0] (.input at (8,8))                                                                              0.000     1.000
| (intra 'io' routing)                                                                                          0.779     1.779
| (OPIN:92919 side: (TOP,) (8,8,0)0))                                                                           0.000     1.779
| (CHANX:106606 L4 length:3 (8,8,0)-> (10,8,0))                                                                 0.119     1.898
| (CHANY:112063 L4 length:3 (8,8,0)-> (8,6,0))                                                                  0.119     2.017
| (CHANX:104355 L1 length:1 (8,5,0)-> (8,5,0))                                                                  0.061     2.078
| (CHANY:111195 L4 length:4 (7,5,0)-> (7,2,0))                                                                  0.119     2.197
| (IPIN:33256 side: (RIGHT,) (7,2,0)0))                                                                         0.101     2.298
| (intra 'bram' routing)                                                                                        0.000     2.298
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_A1[1] (RS_TDP36K at (7,2))                       0.000     2.298
data arrival time                                                                                                         2.298

clock clock1 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                          0.779     0.779
| (inter-block routing:global net)                                                                              0.000     0.779
| (intra 'bram' routing)                                                                                        0.000     0.779
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K at (7,2))                         0.000     0.779
clock uncertainty                                                                                               0.000     0.779
cell hold time                                                                                                  0.099     0.878
data required time                                                                                                        0.878
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       -0.878
data arrival time                                                                                                         2.298
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               1.420


#Path 59
Startpoint: addr_a[3].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[6] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_a[3].inpad[0] (.input at (5,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.779     1.779
| (OPIN:84277 side: (TOP,) (5,8,0)0))                                                                          0.000     1.779
| (CHANX:106410 L4 length:4 (5,8,0)-> (8,8,0))                                                                 0.119     1.898
| (CHANY:111991 L4 length:4 (8,8,0)-> (8,5,0))                                                                 0.119     2.017
| (CHANX:103627 L1 length:1 (8,4,0)-> (8,4,0))                                                                 0.061     2.078
| (CHANY:111039 L4 length:4 (7,4,0)-> (7,1,0))                                                                 0.119     2.197
| (CHANX:102807 L1 length:1 (7,3,0)-> (7,3,0))                                                                 0.061     2.258
| (IPIN:33343 side: (TOP,) (7,3,0)0))                                                                          0.101     2.359
| (intra 'bram' routing)                                                                                       0.000     2.359
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[6] (RS_TDP36K at (7,2))                       0.000     2.359
data arrival time                                                                                                        2.359

clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                             0.000     0.779
| (intra 'bram' routing)                                                                                       0.000     0.779
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B2[0] (RS_TDP36K at (7,2))                        0.000     0.779
clock uncertainty                                                                                              0.000     0.779
cell hold time                                                                                                 0.133     0.913
data required time                                                                                                       0.913
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -0.913
data arrival time                                                                                                        2.359
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              1.446


#Path 60
Startpoint: addr_a[5].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[8] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_a[5].inpad[0] (.input at (5,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.779     1.779
| (OPIN:84279 side: (TOP,) (5,8,0)0))                                                                          0.000     1.779
| (CHANX:106398 L4 length:4 (5,8,0)-> (8,8,0))                                                                 0.119     1.898
| (CHANY:110227 L4 length:3 (5,8,0)-> (5,6,0))                                                                 0.119     2.017
| (CHANX:104175 L1 length:1 (5,5,0)-> (5,5,0))                                                                 0.061     2.078
| (CHANY:109551 L1 length:1 (4,5,0)-> (4,5,0))                                                                 0.061     2.139
| (CHANX:103440 L4 length:4 (5,4,0)-> (8,4,0))                                                                 0.119     2.258
| (IPIN:33416 side: (TOP,) (7,4,0)0))                                                                          0.101     2.359
| (intra 'bram' routing)                                                                                       0.000     2.359
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[8] (RS_TDP36K at (7,2))                       0.000     2.359
data arrival time                                                                                                        2.359

clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                             0.000     0.779
| (intra 'bram' routing)                                                                                       0.000     0.779
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B2[0] (RS_TDP36K at (7,2))                        0.000     0.779
clock uncertainty                                                                                              0.000     0.779
cell hold time                                                                                                 0.133     0.913
data required time                                                                                                       0.913
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -0.913
data arrival time                                                                                                        2.359
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              1.446


#Path 61
Startpoint: addr_a[1].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[4] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_a[1].inpad[0] (.input at (5,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.779     1.779
| (OPIN:84275 side: (TOP,) (5,8,0)0))                                                                          0.000     1.779
| (CHANX:106390 L4 length:4 (5,8,0)-> (8,8,0))                                                                 0.119     1.898
| (CHANY:112113 L4 length:2 (8,8,0)-> (8,7,0))                                                                 0.119     2.017
| (CHANX:105813 L1 length:1 (8,7,0)-> (8,7,0))                                                                 0.061     2.078
| (CHANY:111337 L4 length:4 (7,7,0)-> (7,4,0))                                                                 0.119     2.197
| (CHANX:102809 L1 length:1 (7,3,0)-> (7,3,0))                                                                 0.061     2.258
| (IPIN:33344 side: (TOP,) (7,3,0)0))                                                                          0.101     2.359
| (intra 'bram' routing)                                                                                       0.000     2.359
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[4] (RS_TDP36K at (7,2))                       0.000     2.359
data arrival time                                                                                                        2.359

clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                             0.000     0.779
| (intra 'bram' routing)                                                                                       0.000     0.779
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B2[0] (RS_TDP36K at (7,2))                        0.000     0.779
clock uncertainty                                                                                              0.000     0.779
cell hold time                                                                                                 0.133     0.913
data required time                                                                                                       0.913
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -0.913
data arrival time                                                                                                        2.359
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              1.446


#Path 62
Startpoint: addr_a[0].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[3] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_a[0].inpad[0] (.input at (5,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.779     1.779
| (OPIN:84274 side: (TOP,) (5,8,0)0))                                                                          0.000     1.779
| (CHANX:106357 L1 length:1 (5,8,0)-> (5,8,0))                                                                 0.061     1.840
| (CHANY:109583 L4 length:4 (4,8,0)-> (4,5,0))                                                                 0.119     1.959
| (CHANX:104845 L1 length:1 (4,6,0)-> (4,6,0))                                                                 0.061     2.020
| (CHANY:108817 L4 length:4 (3,6,0)-> (3,3,0))                                                                 0.119     2.139
| (CHANX:101906 L4 length:4 (4,2,0)-> (7,2,0))                                                                 0.119     2.258
| (IPIN:33237 side: (TOP,) (7,2,0)0))                                                                          0.101     2.359
| (intra 'bram' routing)                                                                                       0.000     2.359
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[3] (RS_TDP36K at (7,2))                       0.000     2.359
data arrival time                                                                                                        2.359

clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                             0.000     0.779
| (intra 'bram' routing)                                                                                       0.000     0.779
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B2[0] (RS_TDP36K at (7,2))                        0.000     0.779
clock uncertainty                                                                                              0.000     0.779
cell hold time                                                                                                 0.133     0.913
data required time                                                                                                       0.913
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -0.913
data arrival time                                                                                                        2.359
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              1.446


#Path 63
Startpoint: addr_a[9].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[12] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : hold

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
addr_a[9].inpad[0] (.input at (5,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                          0.779     1.779
| (OPIN:84283 side: (TOP,) (5,8,0)0))                                                                           0.000     1.779
| (CHANX:106215 L4 length:4 (5,8,0)-> (2,8,0))                                                                  0.119     1.898
| (CHANY:109625 L4 length:3 (4,8,0)-> (4,6,0))                                                                  0.119     2.017
| (CHANX:104186 L4 length:4 (5,5,0)-> (8,5,0))                                                                  0.119     2.136
| (CHANY:111187 L4 length:4 (7,5,0)-> (7,2,0))                                                                  0.119     2.255
| (IPIN:33520 side: (RIGHT,) (7,4,0)0))                                                                         0.101     2.356
| (intra 'bram' routing)                                                                                        0.000     2.356
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[12] (RS_TDP36K at (7,2))                       0.000     2.356
data arrival time                                                                                                         2.356

clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                          0.779     0.779
| (inter-block routing:global net)                                                                              0.000     0.779
| (intra 'bram' routing)                                                                                        0.000     0.779
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                         0.000     0.779
clock uncertainty                                                                                               0.000     0.779
cell hold time                                                                                                  0.130     0.910
data required time                                                                                                        0.910
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       -0.910
data arrival time                                                                                                         2.356
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               1.446


#Path 64
Startpoint: addr_a[5].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[8] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_a[5].inpad[0] (.input at (5,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.779     1.779
| (OPIN:84279 side: (TOP,) (5,8,0)0))                                                                          0.000     1.779
| (CHANX:106398 L4 length:4 (5,8,0)-> (8,8,0))                                                                 0.119     1.898
| (CHANY:110227 L4 length:3 (5,8,0)-> (5,6,0))                                                                 0.119     2.017
| (CHANX:104175 L1 length:1 (5,5,0)-> (5,5,0))                                                                 0.061     2.078
| (CHANY:109551 L1 length:1 (4,5,0)-> (4,5,0))                                                                 0.061     2.139
| (CHANX:103440 L4 length:4 (5,4,0)-> (8,4,0))                                                                 0.119     2.258
| (IPIN:33416 side: (TOP,) (7,4,0)0))                                                                          0.101     2.359
| (intra 'bram' routing)                                                                                       0.000     2.359
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[8] (RS_TDP36K at (7,2))                       0.000     2.359
data arrival time                                                                                                        2.359

clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                             0.000     0.779
| (intra 'bram' routing)                                                                                       0.000     0.779
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                        0.000     0.779
clock uncertainty                                                                                              0.000     0.779
cell hold time                                                                                                 0.130     0.910
data required time                                                                                                       0.910
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -0.910
data arrival time                                                                                                        2.359
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              1.449


#Path 65
Startpoint: addr_a[3].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[6] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_a[3].inpad[0] (.input at (5,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.779     1.779
| (OPIN:84277 side: (TOP,) (5,8,0)0))                                                                          0.000     1.779
| (CHANX:106410 L4 length:4 (5,8,0)-> (8,8,0))                                                                 0.119     1.898
| (CHANY:111991 L4 length:4 (8,8,0)-> (8,5,0))                                                                 0.119     2.017
| (CHANX:103627 L1 length:1 (8,4,0)-> (8,4,0))                                                                 0.061     2.078
| (CHANY:111039 L4 length:4 (7,4,0)-> (7,1,0))                                                                 0.119     2.197
| (CHANX:102807 L1 length:1 (7,3,0)-> (7,3,0))                                                                 0.061     2.258
| (IPIN:33343 side: (TOP,) (7,3,0)0))                                                                          0.101     2.359
| (intra 'bram' routing)                                                                                       0.000     2.359
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[6] (RS_TDP36K at (7,2))                       0.000     2.359
data arrival time                                                                                                        2.359

clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                             0.000     0.779
| (intra 'bram' routing)                                                                                       0.000     0.779
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                        0.000     0.779
clock uncertainty                                                                                              0.000     0.779
cell hold time                                                                                                 0.130     0.910
data required time                                                                                                       0.910
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -0.910
data arrival time                                                                                                        2.359
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              1.449


#Path 66
Startpoint: addr_a[1].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[4] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_a[1].inpad[0] (.input at (5,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.779     1.779
| (OPIN:84275 side: (TOP,) (5,8,0)0))                                                                          0.000     1.779
| (CHANX:106390 L4 length:4 (5,8,0)-> (8,8,0))                                                                 0.119     1.898
| (CHANY:112113 L4 length:2 (8,8,0)-> (8,7,0))                                                                 0.119     2.017
| (CHANX:105813 L1 length:1 (8,7,0)-> (8,7,0))                                                                 0.061     2.078
| (CHANY:111337 L4 length:4 (7,7,0)-> (7,4,0))                                                                 0.119     2.197
| (CHANX:102809 L1 length:1 (7,3,0)-> (7,3,0))                                                                 0.061     2.258
| (IPIN:33344 side: (TOP,) (7,3,0)0))                                                                          0.101     2.359
| (intra 'bram' routing)                                                                                       0.000     2.359
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[4] (RS_TDP36K at (7,2))                       0.000     2.359
data arrival time                                                                                                        2.359

clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                             0.000     0.779
| (intra 'bram' routing)                                                                                       0.000     0.779
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                        0.000     0.779
clock uncertainty                                                                                              0.000     0.779
cell hold time                                                                                                 0.130     0.910
data required time                                                                                                       0.910
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -0.910
data arrival time                                                                                                        2.359
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              1.449


#Path 67
Startpoint: addr_a[0].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[3] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_a[0].inpad[0] (.input at (5,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.779     1.779
| (OPIN:84274 side: (TOP,) (5,8,0)0))                                                                          0.000     1.779
| (CHANX:106357 L1 length:1 (5,8,0)-> (5,8,0))                                                                 0.061     1.840
| (CHANY:109583 L4 length:4 (4,8,0)-> (4,5,0))                                                                 0.119     1.959
| (CHANX:104845 L1 length:1 (4,6,0)-> (4,6,0))                                                                 0.061     2.020
| (CHANY:108817 L4 length:4 (3,6,0)-> (3,3,0))                                                                 0.119     2.139
| (CHANX:101906 L4 length:4 (4,2,0)-> (7,2,0))                                                                 0.119     2.258
| (IPIN:33237 side: (TOP,) (7,2,0)0))                                                                          0.101     2.359
| (intra 'bram' routing)                                                                                       0.000     2.359
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[3] (RS_TDP36K at (7,2))                       0.000     2.359
data arrival time                                                                                                        2.359

clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                             0.000     0.779
| (intra 'bram' routing)                                                                                       0.000     0.779
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                        0.000     0.779
clock uncertainty                                                                                              0.000     0.779
cell hold time                                                                                                 0.130     0.910
data required time                                                                                                       0.910
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -0.910
data arrival time                                                                                                        2.359
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              1.449


#Path 68
Startpoint: addr_b[2].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[5] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_b[2].inpad[0] (.input at (6,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.779     1.779
| (OPIN:87163 side: (TOP,) (6,8,0)0))                                                                          0.000     1.779
| (CHANX:106279 L4 length:4 (6,8,0)-> (3,8,0))                                                                 0.119     1.898
| (CHANY:110233 L4 length:3 (5,8,0)-> (5,6,0))                                                                 0.119     2.017
| (CHANX:104250 L4 length:4 (6,5,0)-> (9,5,0))                                                                 0.119     2.136
| (CHANY:111185 L4 length:4 (7,5,0)-> (7,2,0))                                                                 0.119     2.255
| (IPIN:33369 side: (RIGHT,) (7,3,0)0))                                                                        0.101     2.356
| (intra 'bram' routing)                                                                                       0.000     2.356
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[5] (RS_TDP36K at (7,2))                       0.000     2.356
data arrival time                                                                                                        2.356

clock clock1 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                             0.000     0.779
| (intra 'bram' routing)                                                                                       0.000     0.779
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A2[0] (RS_TDP36K at (7,2))                        0.000     0.779
clock uncertainty                                                                                              0.000     0.779
cell hold time                                                                                                 0.125     0.905
data required time                                                                                                       0.905
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -0.905
data arrival time                                                                                                        2.356
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              1.451


#Path 69
Startpoint: addr_b[1].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[4] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_b[1].inpad[0] (.input at (6,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.779     1.779
| (OPIN:87162 side: (TOP,) (6,8,0)0))                                                                          0.000     1.779
| (CHANX:106468 L4 length:4 (6,8,0)-> (9,8,0))                                                                 0.119     1.898
| (CHANY:111993 L4 length:4 (8,8,0)-> (8,5,0))                                                                 0.119     2.017
| (CHANX:103625 L1 length:1 (8,4,0)-> (8,4,0))                                                                 0.061     2.078
| (CHANY:111047 L4 length:4 (7,4,0)-> (7,1,0))                                                                 0.119     2.197
| (CHANX:102813 L1 length:1 (7,3,0)-> (7,3,0))                                                                 0.061     2.258
| (IPIN:33346 side: (TOP,) (7,3,0)0))                                                                          0.101     2.359
| (intra 'bram' routing)                                                                                       0.000     2.359
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[4] (RS_TDP36K at (7,2))                       0.000     2.359
data arrival time                                                                                                        2.359

clock clock1 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                             0.000     0.779
| (intra 'bram' routing)                                                                                       0.000     0.779
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A2[0] (RS_TDP36K at (7,2))                        0.000     0.779
clock uncertainty                                                                                              0.000     0.779
cell hold time                                                                                                 0.125     0.905
data required time                                                                                                       0.905
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -0.905
data arrival time                                                                                                        2.359
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              1.454


#Path 70
Startpoint: addr_b[0].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[3] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_b[0].inpad[0] (.input at (6,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.779     1.779
| (OPIN:87161 side: (TOP,) (6,8,0)0))                                                                          0.000     1.779
| (CHANX:106435 L1 length:1 (6,8,0)-> (6,8,0))                                                                 0.061     1.840
| (CHANY:110251 L4 length:3 (5,8,0)-> (5,6,0))                                                                 0.119     1.959
| (CHANX:104899 L1 length:1 (5,6,0)-> (5,6,0))                                                                 0.061     2.020
| (CHANY:109435 L4 length:4 (4,6,0)-> (4,3,0))                                                                 0.119     2.139
| (CHANX:101980 L4 length:4 (5,2,0)-> (8,2,0))                                                                 0.119     2.258
| (IPIN:33240 side: (TOP,) (7,2,0)0))                                                                          0.101     2.359
| (intra 'bram' routing)                                                                                       0.000     2.359
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[3] (RS_TDP36K at (7,2))                       0.000     2.359
data arrival time                                                                                                        2.359

clock clock1 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                             0.000     0.779
| (intra 'bram' routing)                                                                                       0.000     0.779
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A2[0] (RS_TDP36K at (7,2))                        0.000     0.779
clock uncertainty                                                                                              0.000     0.779
cell hold time                                                                                                 0.125     0.905
data required time                                                                                                       0.905
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -0.905
data arrival time                                                                                                        2.359
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              1.454


#Path 71
Startpoint: wd_a[1].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[1] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : hold

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
wd_a[1].inpad[0] (.input at (6,8))                                                                              0.000     1.000
| (intra 'io' routing)                                                                                          0.779     1.779
| (OPIN:87152 side: (TOP,) (6,8,0)0))                                                                           0.000     1.779
| (CHANX:106417 L1 length:1 (6,8,0)-> (6,8,0))                                                                  0.061     1.840
| (CHANY:110319 L4 length:2 (5,8,0)-> (5,7,0))                                                                  0.119     1.959
| (CHANX:104883 L1 length:1 (5,6,0)-> (5,6,0))                                                                  0.061     2.020
| (CHANY:109451 L4 length:4 (4,6,0)-> (4,3,0))                                                                  0.119     2.139
| (CHANX:101996 L4 length:4 (5,2,0)-> (8,2,0))                                                                  0.119     2.258
| (CHANX:102086 L1 length:1 (7,2,0)-> (7,2,0))                                                                  0.061     2.319
| (CHANY:111173 L1 length:1 (7,2,0)-> (7,2,0))                                                                  0.061     2.380
| (IPIN:33259 side: (RIGHT,) (7,2,0)0))                                                                         0.101     2.480
| (intra 'bram' routing)                                                                                        0.000     2.480
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[1] (RS_TDP36K at (7,2))                       0.000     2.480
data arrival time                                                                                                         2.480

clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                          0.779     0.779
| (inter-block routing:global net)                                                                              0.000     0.779
| (intra 'bram' routing)                                                                                        0.000     0.779
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                         0.000     0.779
clock uncertainty                                                                                               0.000     0.779
cell hold time                                                                                                  0.241     1.020
data required time                                                                                                        1.020
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       -1.020
data arrival time                                                                                                         2.480
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               1.461


#Path 72
Startpoint: wd_b[4].inpad[0] (.input at (1,3) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_A1[4] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : hold

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
wd_b[4].inpad[0] (.input at (1,3))                                                                              0.000     1.000
| (intra 'io' routing)                                                                                          0.779     1.779
| (OPIN:38175 side: (TOP,) (1,3,0)0))                                                                           0.000     1.779
| (CHANX:102358 L4 length:1 (1,3,0)-> (1,3,0))                                                                  0.119     1.898
| (CHANY:107599 L1 length:1 (1,3,0)-> (1,3,0))                                                                  0.061     1.959
| (CHANX:101776 L4 length:4 (2,2,0)-> (5,2,0))                                                                  0.119     2.078
| (CHANY:108786 L1 length:1 (3,3,0)-> (3,3,0))                                                                  0.061     2.139
| (CHANX:102666 L4 length:4 (4,3,0)-> (7,3,0))                                                                  0.119     2.258
| (IPIN:33347 side: (TOP,) (7,3,0)0))                                                                           0.101     2.359
| (intra 'bram' routing)                                                                                        0.000     2.359
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_A1[4] (RS_TDP36K at (7,2))                       0.000     2.359
data arrival time                                                                                                         2.359

clock clock1 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                          0.779     0.779
| (inter-block routing:global net)                                                                              0.000     0.779
| (intra 'bram' routing)                                                                                        0.000     0.779
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K at (7,2))                         0.000     0.779
clock uncertainty                                                                                               0.000     0.779
cell hold time                                                                                                  0.099     0.878
data required time                                                                                                        0.878
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       -0.878
data arrival time                                                                                                         2.359
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               1.481


#Path 73
Startpoint: wd_b[0].inpad[0] (.input at (8,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_A1[0] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : hold

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
wd_b[0].inpad[0] (.input at (8,8))                                                                              0.000     1.000
| (intra 'io' routing)                                                                                          0.779     1.779
| (OPIN:92918 side: (TOP,) (8,8,0)0))                                                                           0.000     1.779
| (CHANX:106557 L1 length:1 (8,8,0)-> (8,8,0))                                                                  0.061     1.840
| (CHANY:111405 L4 length:4 (7,8,0)-> (7,5,0))                                                                  0.119     1.959
| (CHANX:103541 L1 length:1 (7,4,0)-> (7,4,0))                                                                  0.061     2.020
| (CHANY:110519 L4 length:4 (6,4,0)-> (6,1,0))                                                                  0.119     2.139
| (CHANX:102074 L1 length:1 (7,2,0)-> (7,2,0))                                                                  0.061     2.200
| (CHANY:111161 L1 length:1 (7,2,0)-> (7,2,0))                                                                  0.061     2.261
| (IPIN:33253 side: (RIGHT,) (7,2,0)0))                                                                         0.101     2.362
| (intra 'bram' routing)                                                                                        0.000     2.362
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_A1[0] (RS_TDP36K at (7,2))                       0.000     2.362
data arrival time                                                                                                         2.362

clock clock1 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                          0.779     0.779
| (inter-block routing:global net)                                                                              0.000     0.779
| (intra 'bram' routing)                                                                                        0.000     0.779
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K at (7,2))                         0.000     0.779
clock uncertainty                                                                                               0.000     0.779
cell hold time                                                                                                  0.099     0.878
data required time                                                                                                        0.878
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       -0.878
data arrival time                                                                                                         2.362
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               1.484


#Path 74
Startpoint: addr_a[9].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[12] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : hold

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
addr_a[9].inpad[0] (.input at (5,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                          0.779     1.779
| (OPIN:84283 side: (TOP,) (5,8,0)0))                                                                           0.000     1.779
| (CHANX:106215 L4 length:4 (5,8,0)-> (2,8,0))                                                                  0.119     1.898
| (CHANY:109625 L4 length:3 (4,8,0)-> (4,6,0))                                                                  0.119     2.017
| (CHANX:104186 L4 length:4 (5,5,0)-> (8,5,0))                                                                  0.119     2.136
| (CHANY:111187 L4 length:4 (7,5,0)-> (7,2,0))                                                                  0.119     2.255
| (CHANX:103543 L1 length:1 (7,4,0)-> (7,4,0))                                                                  0.061     2.316
| (IPIN:33417 side: (TOP,) (7,4,0)0))                                                                           0.101     2.416
| (intra 'bram' routing)                                                                                        0.000     2.416
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[12] (RS_TDP36K at (7,2))                       0.000     2.416
data arrival time                                                                                                         2.416

clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                          0.779     0.779
| (inter-block routing:global net)                                                                              0.000     0.779
| (intra 'bram' routing)                                                                                        0.000     0.779
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B2[0] (RS_TDP36K at (7,2))                         0.000     0.779
clock uncertainty                                                                                               0.000     0.779
cell hold time                                                                                                  0.133     0.913
data required time                                                                                                        0.913
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       -0.913
data arrival time                                                                                                         2.416
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               1.504


#Path 75
Startpoint: wd_b[5].inpad[0] (.input at (1,4) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_A1[5] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : hold

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
wd_b[5].inpad[0] (.input at (1,4))                                                                              0.000     1.000
| (intra 'io' routing)                                                                                          0.779     1.779
| (OPIN:44836 side: (TOP,) (1,4,0)0))                                                                           0.000     1.779
| (CHANX:103132 L4 length:2 (1,4,0)-> (2,4,0))                                                                  0.119     1.898
| (CHANX:103250 L4 length:4 (2,4,0)-> (5,4,0))                                                                  0.119     2.017
| (CHANY:109530 L1 length:1 (4,5,0)-> (4,5,0))                                                                  0.061     2.078
| (CHANX:104194 L4 length:4 (5,5,0)-> (8,5,0))                                                                  0.119     2.197
| (CHANY:111211 L4 length:4 (7,5,0)-> (7,2,0))                                                                  0.119     2.316
| (IPIN:33373 side: (RIGHT,) (7,3,0)0))                                                                         0.101     2.416
| (intra 'bram' routing)                                                                                        0.000     2.416
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_A1[5] (RS_TDP36K at (7,2))                       0.000     2.416
data arrival time                                                                                                         2.416

clock clock1 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                          0.779     0.779
| (inter-block routing:global net)                                                                              0.000     0.779
| (intra 'bram' routing)                                                                                        0.000     0.779
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K at (7,2))                         0.000     0.779
clock uncertainty                                                                                               0.000     0.779
cell hold time                                                                                                  0.099     0.878
data required time                                                                                                        0.878
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       -0.878
data arrival time                                                                                                         2.416
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               1.539


#Path 76
Startpoint: addr_a[2].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[5] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_a[2].inpad[0] (.input at (5,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.779     1.779
| (OPIN:84276 side: (TOP,) (5,8,0)0))                                                                          0.000     1.779
| (CHANX:106361 L1 length:1 (5,8,0)-> (5,8,0))                                                                 0.061     1.840
| (CHANY:109709 L4 length:2 (4,8,0)-> (4,7,0))                                                                 0.119     1.959
| (CHANX:104942 L4 length:4 (5,6,0)-> (8,6,0))                                                                 0.119     2.078
| (CHANY:111885 L4 length:4 (8,6,0)-> (8,3,0))                                                                 0.119     2.197
| (CHANX:104357 L1 length:1 (8,5,0)-> (8,5,0))                                                                 0.061     2.258
| (CHANY:111193 L4 length:4 (7,5,0)-> (7,2,0))                                                                 0.119     2.377
| (IPIN:33377 side: (RIGHT,) (7,3,0)0))                                                                        0.101     2.477
| (intra 'bram' routing)                                                                                       0.000     2.477
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[5] (RS_TDP36K at (7,2))                       0.000     2.477
data arrival time                                                                                                        2.477

clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                             0.000     0.779
| (intra 'bram' routing)                                                                                       0.000     0.779
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B2[0] (RS_TDP36K at (7,2))                        0.000     0.779
clock uncertainty                                                                                              0.000     0.779
cell hold time                                                                                                 0.133     0.913
data required time                                                                                                       0.913
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -0.913
data arrival time                                                                                                        2.477
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              1.565


#Path 77
Startpoint: addr_a[2].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[5] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_a[2].inpad[0] (.input at (5,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.779     1.779
| (OPIN:84276 side: (TOP,) (5,8,0)0))                                                                          0.000     1.779
| (CHANX:106361 L1 length:1 (5,8,0)-> (5,8,0))                                                                 0.061     1.840
| (CHANY:109709 L4 length:2 (4,8,0)-> (4,7,0))                                                                 0.119     1.959
| (CHANX:104942 L4 length:4 (5,6,0)-> (8,6,0))                                                                 0.119     2.078
| (CHANY:111885 L4 length:4 (8,6,0)-> (8,3,0))                                                                 0.119     2.197
| (CHANX:104357 L1 length:1 (8,5,0)-> (8,5,0))                                                                 0.061     2.258
| (CHANY:111193 L4 length:4 (7,5,0)-> (7,2,0))                                                                 0.119     2.377
| (IPIN:33377 side: (RIGHT,) (7,3,0)0))                                                                        0.101     2.477
| (intra 'bram' routing)                                                                                       0.000     2.477
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[5] (RS_TDP36K at (7,2))                       0.000     2.477
data arrival time                                                                                                        2.477

clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                             0.000     0.779
| (intra 'bram' routing)                                                                                       0.000     0.779
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                        0.000     0.779
clock uncertainty                                                                                              0.000     0.779
cell hold time                                                                                                 0.130     0.910
data required time                                                                                                       0.910
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -0.910
data arrival time                                                                                                        2.477
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              1.568


#Path 78
Startpoint: wd_b[7].inpad[0] (.input at (1,5) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_A1[7] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : hold

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
wd_b[7].inpad[0] (.input at (1,5))                                                                              0.000     1.000
| (intra 'io' routing)                                                                                          0.779     1.779
| (OPIN:51507 side: (TOP,) (1,5,0)0))                                                                           0.000     1.779
| (CHANX:103894 L4 length:1 (1,5,0)-> (1,5,0))                                                                  0.119     1.898
| (CHANY:107551 L4 length:4 (1,5,0)-> (1,2,0))                                                                  0.119     2.017
| (CHANX:102524 L4 length:4 (2,3,0)-> (5,3,0))                                                                  0.119     2.136
| (CHANX:102646 L4 length:4 (4,3,0)-> (7,3,0))                                                                  0.119     2.255
| (CHANY:111045 L4 length:3 (7,3,0)-> (7,1,0))                                                                  0.119     2.374
| (IPIN:33383 side: (RIGHT,) (7,3,0)0))                                                                         0.101     2.474
| (intra 'bram' routing)                                                                                        0.000     2.474
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_A1[7] (RS_TDP36K at (7,2))                       0.000     2.474
data arrival time                                                                                                         2.474

clock clock1 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                          0.779     0.779
| (inter-block routing:global net)                                                                              0.000     0.779
| (intra 'bram' routing)                                                                                        0.000     0.779
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K at (7,2))                         0.000     0.779
clock uncertainty                                                                                               0.000     0.779
cell hold time                                                                                                  0.099     0.878
data required time                                                                                                        0.878
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       -0.878
data arrival time                                                                                                         2.474
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               1.597


#Path 79
Startpoint: wce_a.inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WEN_B1[0] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
wce_a.inpad[0] (.input at (5,8))                                                                              0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:84334 side: (RIGHT,) (5,8,0)0))                                                                       0.000     1.779
| (CHANY:110305 L4 length:2 (5,8,0)-> (5,7,0))                                                                0.119     1.898
| (CHANY:110117 L4 length:4 (5,7,0)-> (5,4,0))                                                                0.119     2.017
| (CHANX:102790 L4 length:4 (6,3,0)-> (9,3,0))                                                                0.119     2.136
| (IPIN:40139 side: (TOP,) (6,3,0)0))                                                                         0.101     2.237
| (intra 'clb' routing)                                                                                       0.066     2.303
$abc$12766$auto$rtlil.cc:2388:ReduceOr$12489.in[0] (.names at (6,3))                                          0.000     2.303
| (primitive '.names' combinational delay)                                                                    0.065     2.368
$abc$12766$auto$rtlil.cc:2388:ReduceOr$12489.out[0] (.names at (6,3))                                         0.000     2.368
| (intra 'clb' routing)                                                                                       0.000     2.368
| (OPIN:40118 side: (TOP,) (6,3,0)0))                                                                         0.000     2.368
| (CHANX:102772 L4 length:4 (6,3,0)-> (9,3,0))                                                                0.119     2.487
| (CHANY:111841 L1 length:1 (8,3,0)-> (8,3,0))                                                                0.061     2.548
| (CHANX:101985 L4 length:4 (8,2,0)-> (5,2,0))                                                                0.119     2.667
| (IPIN:33247 side: (TOP,) (7,2,0)0))                                                                         0.101     2.767
| (intra 'bram' routing)                                                                                      0.000     2.767
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WEN_B1[0] (RS_TDP36K at (7,2))                       0.000     2.767
data arrival time                                                                                                       2.767

clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                       0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.231     1.010
data required time                                                                                                      1.010
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -1.010
data arrival time                                                                                                       2.767
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.757


#Path 80
Startpoint: wce_a.inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WEN_B2[0] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
wce_a.inpad[0] (.input at (5,8))                                                                              0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:84334 side: (RIGHT,) (5,8,0)0))                                                                       0.000     1.779
| (CHANY:110305 L4 length:2 (5,8,0)-> (5,7,0))                                                                0.119     1.898
| (CHANY:110117 L4 length:4 (5,7,0)-> (5,4,0))                                                                0.119     2.017
| (CHANX:102790 L4 length:4 (6,3,0)-> (9,3,0))                                                                0.119     2.136
| (IPIN:40139 side: (TOP,) (6,3,0)0))                                                                         0.101     2.237
| (intra 'clb' routing)                                                                                       0.066     2.303
$abc$12766$auto$rtlil.cc:2388:ReduceOr$12489.in[0] (.names at (6,3))                                          0.000     2.303
| (primitive '.names' combinational delay)                                                                    0.065     2.368
$abc$12766$auto$rtlil.cc:2388:ReduceOr$12489.out[0] (.names at (6,3))                                         0.000     2.368
| (intra 'clb' routing)                                                                                       0.000     2.368
| (OPIN:40118 side: (TOP,) (6,3,0)0))                                                                         0.000     2.368
| (CHANX:102772 L4 length:4 (6,3,0)-> (9,3,0))                                                                0.119     2.487
| (CHANY:111841 L1 length:1 (8,3,0)-> (8,3,0))                                                                0.061     2.548
| (CHANX:101985 L4 length:4 (8,2,0)-> (5,2,0))                                                                0.119     2.667
| (IPIN:33247 side: (TOP,) (7,2,0)0))                                                                         0.101     2.767
| (intra 'bram' routing)                                                                                      0.000     2.767
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WEN_B2[0] (RS_TDP36K at (7,2))                       0.000     2.767
data arrival time                                                                                                       2.767

clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B2[0] (RS_TDP36K at (7,2))                       0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.228     1.007
data required time                                                                                                      1.007
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -1.007
data arrival time                                                                                                       2.767
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.760


#Path 81
Startpoint: wce_b.inpad[0] (.input at (8,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WEN_A2[0] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
wce_b.inpad[0] (.input at (8,8))                                                                              0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:92917 side: (TOP,) (8,8,0)0))                                                                         0.000     1.779
| (CHANX:106411 L4 length:4 (8,8,0)-> (5,8,0))                                                                0.119     1.898
| (CHANY:110781 L4 length:4 (6,8,0)-> (6,5,0))                                                                0.119     2.017
| (CHANY:110585 L4 length:4 (6,5,0)-> (6,2,0))                                                                0.119     2.136
| (IPIN:40165 side: (RIGHT,) (6,3,0)0))                                                                       0.101     2.237
| (intra 'clb' routing)                                                                                       0.066     2.303
$abc$12766$auto$rtlil.cc:2388:ReduceOr$12486.in[0] (.names at (6,3))                                          0.000     2.303
| (primitive '.names' combinational delay)                                                                    0.101     2.404
$abc$12766$auto$rtlil.cc:2388:ReduceOr$12486.out[0] (.names at (6,3))                                         0.000     2.404
| (intra 'clb' routing)                                                                                       0.000     2.404
| (OPIN:40111 side: (TOP,) (6,3,0)0))                                                                         0.000     2.404
| (CHANX:102774 L4 length:4 (6,3,0)-> (9,3,0))                                                                0.119     2.523
| (CHANY:110627 L1 length:1 (6,3,0)-> (6,3,0))                                                                0.061     2.584
| (CHANX:102084 L1 length:1 (7,2,0)-> (7,2,0))                                                                0.061     2.645
| (IPIN:33248 side: (TOP,) (7,2,0)0))                                                                         0.101     2.746
| (intra 'bram' routing)                                                                                      0.000     2.746
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WEN_A2[0] (RS_TDP36K at (7,2))                       0.000     2.746
data arrival time                                                                                                       2.746

clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A2[0] (RS_TDP36K at (7,2))                       0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.199     0.978
data required time                                                                                                      0.978
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.978
data arrival time                                                                                                       2.746
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.768


#Path 82
Startpoint: wce_b.inpad[0] (.input at (8,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WEN_A1[0] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
wce_b.inpad[0] (.input at (8,8))                                                                              0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:92917 side: (TOP,) (8,8,0)0))                                                                         0.000     1.779
| (CHANX:106411 L4 length:4 (8,8,0)-> (5,8,0))                                                                0.119     1.898
| (CHANY:110781 L4 length:4 (6,8,0)-> (6,5,0))                                                                0.119     2.017
| (CHANY:110585 L4 length:4 (6,5,0)-> (6,2,0))                                                                0.119     2.136
| (IPIN:40165 side: (RIGHT,) (6,3,0)0))                                                                       0.101     2.237
| (intra 'clb' routing)                                                                                       0.066     2.303
$abc$12766$auto$rtlil.cc:2388:ReduceOr$12486.in[0] (.names at (6,3))                                          0.000     2.303
| (primitive '.names' combinational delay)                                                                    0.101     2.404
$abc$12766$auto$rtlil.cc:2388:ReduceOr$12486.out[0] (.names at (6,3))                                         0.000     2.404
| (intra 'clb' routing)                                                                                       0.000     2.404
| (OPIN:40111 side: (TOP,) (6,3,0)0))                                                                         0.000     2.404
| (CHANX:102774 L4 length:4 (6,3,0)-> (9,3,0))                                                                0.119     2.523
| (CHANY:110627 L1 length:1 (6,3,0)-> (6,3,0))                                                                0.061     2.584
| (CHANX:102084 L1 length:1 (7,2,0)-> (7,2,0))                                                                0.061     2.645
| (IPIN:33248 side: (TOP,) (7,2,0)0))                                                                         0.101     2.746
| (intra 'bram' routing)                                                                                      0.000     2.746
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WEN_A1[0] (RS_TDP36K at (7,2))                       0.000     2.746
data arrival time                                                                                                       2.746

clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K at (7,2))                       0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.159     0.938
data required time                                                                                                      0.938
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.938
data arrival time                                                                                                       2.746
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.808


#Path 83
Startpoint: wce_b.inpad[0] (.input at (8,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].BE_A1[0] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
wce_b.inpad[0] (.input at (8,8))                                                                              0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:92917 side: (TOP,) (8,8,0)0))                                                                         0.000     1.779
| (CHANX:106411 L4 length:4 (8,8,0)-> (5,8,0))                                                                0.119     1.898
| (CHANY:110781 L4 length:4 (6,8,0)-> (6,5,0))                                                                0.119     2.017
| (CHANY:110585 L4 length:4 (6,5,0)-> (6,2,0))                                                                0.119     2.136
| (IPIN:40165 side: (RIGHT,) (6,3,0)0))                                                                       0.101     2.237
| (intra 'clb' routing)                                                                                       0.066     2.303
$abc$12766$auto$rtlil.cc:2388:ReduceOr$12486.in[0] (.names at (6,3))                                          0.000     2.303
| (primitive '.names' combinational delay)                                                                    0.101     2.404
$abc$12766$auto$rtlil.cc:2388:ReduceOr$12486.out[0] (.names at (6,3))                                         0.000     2.404
| (intra 'clb' routing)                                                                                       0.000     2.404
| (OPIN:40111 side: (TOP,) (6,3,0)0))                                                                         0.000     2.404
| (CHANX:102774 L4 length:4 (6,3,0)-> (9,3,0))                                                                0.119     2.523
| (CHANY:110627 L1 length:1 (6,3,0)-> (6,3,0))                                                                0.061     2.584
| (CHANX:102084 L1 length:1 (7,2,0)-> (7,2,0))                                                                0.061     2.645
| (IPIN:33248 side: (TOP,) (7,2,0)0))                                                                         0.101     2.746
| (intra 'bram' routing)                                                                                      0.000     2.746
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].BE_A1[0] (RS_TDP36K at (7,2))                        0.000     2.746
data arrival time                                                                                                       2.746

clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K at (7,2))                       0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.112     0.891
data required time                                                                                                      0.891
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.891
data arrival time                                                                                                       2.746
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.855


#Path 84
Startpoint: wce_a.inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].BE_B1[0] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
wce_a.inpad[0] (.input at (5,8))                                                                              0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:84334 side: (RIGHT,) (5,8,0)0))                                                                       0.000     1.779
| (CHANY:110305 L4 length:2 (5,8,0)-> (5,7,0))                                                                0.119     1.898
| (CHANY:110117 L4 length:4 (5,7,0)-> (5,4,0))                                                                0.119     2.017
| (CHANX:102790 L4 length:4 (6,3,0)-> (9,3,0))                                                                0.119     2.136
| (IPIN:40139 side: (TOP,) (6,3,0)0))                                                                         0.101     2.237
| (intra 'clb' routing)                                                                                       0.066     2.303
$abc$12766$auto$rtlil.cc:2388:ReduceOr$12489.in[0] (.names at (6,3))                                          0.000     2.303
| (primitive '.names' combinational delay)                                                                    0.065     2.368
$abc$12766$auto$rtlil.cc:2388:ReduceOr$12489.out[0] (.names at (6,3))                                         0.000     2.368
| (intra 'clb' routing)                                                                                       0.000     2.368
| (OPIN:40118 side: (TOP,) (6,3,0)0))                                                                         0.000     2.368
| (CHANX:102772 L4 length:4 (6,3,0)-> (9,3,0))                                                                0.119     2.487
| (CHANY:111841 L1 length:1 (8,3,0)-> (8,3,0))                                                                0.061     2.548
| (CHANX:101985 L4 length:4 (8,2,0)-> (5,2,0))                                                                0.119     2.667
| (IPIN:33247 side: (TOP,) (7,2,0)0))                                                                         0.101     2.767
| (intra 'bram' routing)                                                                                      0.000     2.767
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].BE_B1[0] (RS_TDP36K at (7,2))                        0.000     2.767
data arrival time                                                                                                       2.767

clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                       0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.111     0.890
data required time                                                                                                      0.890
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.890
data arrival time                                                                                                       2.767
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.877


#Path 85
Startpoint: id[0].inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].REN_B1[0] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
id[0].inpad[0] (.input at (10,2))                                                                             0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:35296 side: (RIGHT,) (10,2,0)0))                                                                      0.000     1.779
| (CHANY:113024 L4 length:4 (10,2,0)-> (10,5,0))                                                              0.119     1.898
| (CHANX:102101 L4 length:4 (10,2,0)-> (7,2,0))                                                               0.119     2.017
| (CHANY:110642 L4 length:4 (6,3,0)-> (6,6,0))                                                                0.119     2.136
| (CHANX:102743 L1 length:1 (6,3,0)-> (6,3,0))                                                                0.061     2.197
| (IPIN:40154 side: (TOP,) (6,3,0)0))                                                                         0.101     2.298
| (intra 'clb' routing)                                                                                       0.066     2.364
genblk1[0].dpram_8x4096_submodule.rce_a.in[1] (.names at (6,3))                                              -0.000     2.364
| (primitive '.names' combinational delay)                                                                    0.099     2.463
genblk1[0].dpram_8x4096_submodule.rce_a.out[0] (.names at (6,3))                                              0.000     2.463
| (intra 'clb' routing)                                                                                       0.000     2.463
| (OPIN:40117 side: (TOP,) (6,3,0)0))                                                                         0.000     2.463
| (CHANX:102786 L4 length:4 (6,3,0)-> (9,3,0))                                                                0.119     2.582
| (CHANY:111125 L4 length:3 (7,3,0)-> (7,1,0))                                                                0.119     2.701
| (IPIN:33391 side: (RIGHT,) (7,3,0)0))                                                                       0.101     2.801
| (intra 'bram' routing)                                                                                      0.000     2.801
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].REN_B1[0] (RS_TDP36K at (7,2))                       0.000     2.801
data arrival time                                                                                                       2.801

clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                       0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.140     0.920
data required time                                                                                                      0.920
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.920
data arrival time                                                                                                       2.801
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.882


#Path 86
Startpoint: id[0].inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].REN_B2[0] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
id[0].inpad[0] (.input at (10,2))                                                                             0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:35296 side: (RIGHT,) (10,2,0)0))                                                                      0.000     1.779
| (CHANY:113024 L4 length:4 (10,2,0)-> (10,5,0))                                                              0.119     1.898
| (CHANX:102101 L4 length:4 (10,2,0)-> (7,2,0))                                                               0.119     2.017
| (CHANY:110642 L4 length:4 (6,3,0)-> (6,6,0))                                                                0.119     2.136
| (CHANX:102743 L1 length:1 (6,3,0)-> (6,3,0))                                                                0.061     2.197
| (IPIN:40154 side: (TOP,) (6,3,0)0))                                                                         0.101     2.298
| (intra 'clb' routing)                                                                                       0.066     2.364
genblk1[0].dpram_8x4096_submodule.rce_a.in[1] (.names at (6,3))                                              -0.000     2.364
| (primitive '.names' combinational delay)                                                                    0.099     2.463
genblk1[0].dpram_8x4096_submodule.rce_a.out[0] (.names at (6,3))                                              0.000     2.463
| (intra 'clb' routing)                                                                                       0.000     2.463
| (OPIN:40117 side: (TOP,) (6,3,0)0))                                                                         0.000     2.463
| (CHANX:102786 L4 length:4 (6,3,0)-> (9,3,0))                                                                0.119     2.582
| (CHANY:111125 L4 length:3 (7,3,0)-> (7,1,0))                                                                0.119     2.701
| (IPIN:33391 side: (RIGHT,) (7,3,0)0))                                                                       0.101     2.801
| (intra 'bram' routing)                                                                                      0.000     2.801
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].REN_B2[0] (RS_TDP36K at (7,2))                       0.000     2.801
data arrival time                                                                                                       2.801

clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B2[0] (RS_TDP36K at (7,2))                       0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.121     0.900
data required time                                                                                                      0.900
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.900
data arrival time                                                                                                       2.801
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.901


#Path 87
Startpoint: id[0].inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].REN_A2[0] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
id[0].inpad[0] (.input at (10,2))                                                                             0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:35296 side: (RIGHT,) (10,2,0)0))                                                                      0.000     1.779
| (CHANY:113024 L4 length:4 (10,2,0)-> (10,5,0))                                                              0.119     1.898
| (CHANX:102101 L4 length:4 (10,2,0)-> (7,2,0))                                                               0.119     2.017
| (CHANY:110642 L4 length:4 (6,3,0)-> (6,6,0))                                                                0.119     2.136
| (CHANX:102743 L1 length:1 (6,3,0)-> (6,3,0))                                                                0.061     2.197
| (IPIN:40154 side: (TOP,) (6,3,0)0))                                                                         0.101     2.298
| (intra 'clb' routing)                                                                                       0.066     2.364
genblk1[0].dpram_8x4096_submodule.rce_b.in[1] (.names at (6,3))                                              -0.000     2.364
| (primitive '.names' combinational delay)                                                                    0.099     2.463
genblk1[0].dpram_8x4096_submodule.rce_b.out[0] (.names at (6,3))                                              0.000     2.463
| (intra 'clb' routing)                                                                                       0.000     2.463
| (OPIN:40121 side: (RIGHT,) (6,3,0)0))                                                                       0.000     2.463
| (CHANY:110429 L4 length:3 (6,3,0)-> (6,1,0))                                                                0.119     2.582
| (CHANX:101336 L1 length:1 (7,1,0)-> (7,1,0))                                                                0.061     2.643
| (CHANY:111208 L4 length:4 (7,2,0)-> (7,5,0))                                                                0.119     2.762
| (IPIN:33273 side: (RIGHT,) (7,2,0)0))                                                                       0.101     2.862
| (intra 'bram' routing)                                                                                      0.000     2.862
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].REN_A2[0] (RS_TDP36K at (7,2))                       0.000     2.862
data arrival time                                                                                                       2.862

clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A2[0] (RS_TDP36K at (7,2))                       0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.085     0.865
data required time                                                                                                      0.865
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.865
data arrival time                                                                                                       2.862
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.998


#Path 88
Startpoint: id[0].inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12472[3].E[0] (dffre at (6,3) clocked by clock1)
Path Type : hold

Point                                                                                                                                                                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                                                1.000     1.000
id[0].inpad[0] (.input at (10,2))                                                                                                                                                                                                                                   0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                              0.779     1.779
| (OPIN:35296 side: (RIGHT,) (10,2,0)0))                                                                                                                                                                                                                            0.000     1.779
| (CHANY:113024 L4 length:4 (10,2,0)-> (10,5,0))                                                                                                                                                                                                                    0.119     1.898
| (CHANX:102101 L4 length:4 (10,2,0)-> (7,2,0))                                                                                                                                                                                                                     0.119     2.017
| (CHANY:110642 L4 length:4 (6,3,0)-> (6,6,0))                                                                                                                                                                                                                      0.119     2.136
| (CHANX:102743 L1 length:1 (6,3,0)-> (6,3,0))                                                                                                                                                                                                                      0.061     2.197
| (IPIN:40154 side: (TOP,) (6,3,0)0))                                                                                                                                                                                                                               0.101     2.298
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.066     2.364
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[1] (.names at (6,3))                       -0.000     2.364
| (primitive '.names' combinational delay)                                                                                                                                                                                                                          0.099     2.463
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names at (6,3))                       0.000     2.463
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     2.463
| (OPIN:40112 side: (TOP,) (6,3,0)0))                                                                                                                                                                                                                               0.000     2.463
| (CHANX:102776 L4 length:4 (6,3,0)-> (9,3,0))                                                                                                                                                                                                                      0.119     2.582
| (IPIN:40159 side: (TOP,) (6,3,0)0))                                                                                                                                                                                                                               0.101     2.683
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.066     2.749
$auto$memory_libmap.cc:2266:execute$12472[3].E[0] (dffre at (6,3))                                                                                                                                                                                                 -0.000     2.749
data arrival time                                                                                                                                                                                                                                                             2.749

clock clock1 (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                                0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                              0.779     0.779
| (inter-block routing:global net)                                                                                                                                                                                                                                  0.000     0.779
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     0.779
$auto$memory_libmap.cc:2266:execute$12472[3].C[0] (dffre at (6,3))                                                                                                                                                                                                  0.000     0.779
clock uncertainty                                                                                                                                                                                                                                                   0.000     0.779
cell hold time                                                                                                                                                                                                                                                     -0.028     0.751
data required time                                                                                                                                                                                                                                                            0.751
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                           -0.751
data arrival time                                                                                                                                                                                                                                                             2.749
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                                   1.998


#Path 89
Startpoint: id[0].inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].REN_A1[0] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
id[0].inpad[0] (.input at (10,2))                                                                             0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:35296 side: (RIGHT,) (10,2,0)0))                                                                      0.000     1.779
| (CHANY:113024 L4 length:4 (10,2,0)-> (10,5,0))                                                              0.119     1.898
| (CHANX:102101 L4 length:4 (10,2,0)-> (7,2,0))                                                               0.119     2.017
| (CHANY:110642 L4 length:4 (6,3,0)-> (6,6,0))                                                                0.119     2.136
| (CHANX:102743 L1 length:1 (6,3,0)-> (6,3,0))                                                                0.061     2.197
| (IPIN:40154 side: (TOP,) (6,3,0)0))                                                                         0.101     2.298
| (intra 'clb' routing)                                                                                       0.066     2.364
genblk1[0].dpram_8x4096_submodule.rce_b.in[1] (.names at (6,3))                                              -0.000     2.364
| (primitive '.names' combinational delay)                                                                    0.099     2.463
genblk1[0].dpram_8x4096_submodule.rce_b.out[0] (.names at (6,3))                                              0.000     2.463
| (intra 'clb' routing)                                                                                       0.000     2.463
| (OPIN:40121 side: (RIGHT,) (6,3,0)0))                                                                       0.000     2.463
| (CHANY:110429 L4 length:3 (6,3,0)-> (6,1,0))                                                                0.119     2.582
| (CHANX:101336 L1 length:1 (7,1,0)-> (7,1,0))                                                                0.061     2.643
| (CHANY:111208 L4 length:4 (7,2,0)-> (7,5,0))                                                                0.119     2.762
| (IPIN:33273 side: (RIGHT,) (7,2,0)0))                                                                       0.101     2.862
| (intra 'bram' routing)                                                                                      0.000     2.862
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].REN_A1[0] (RS_TDP36K at (7,2))                       0.000     2.862
data arrival time                                                                                                       2.862

clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K at (7,2))                       0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.081     0.861
data required time                                                                                                      0.861
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.861
data arrival time                                                                                                       2.862
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             2.002


#Path 90
Startpoint: id[0].inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12472[7].E[0] (dffre at (5,2) clocked by clock1)
Path Type : hold

Point                                                                                                                                                                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                                                1.000     1.000
id[0].inpad[0] (.input at (10,2))                                                                                                                                                                                                                                   0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                              0.779     1.779
| (OPIN:35296 side: (RIGHT,) (10,2,0)0))                                                                                                                                                                                                                            0.000     1.779
| (CHANY:113024 L4 length:4 (10,2,0)-> (10,5,0))                                                                                                                                                                                                                    0.119     1.898
| (CHANX:102101 L4 length:4 (10,2,0)-> (7,2,0))                                                                                                                                                                                                                     0.119     2.017
| (CHANY:110642 L4 length:4 (6,3,0)-> (6,6,0))                                                                                                                                                                                                                      0.119     2.136
| (CHANX:102743 L1 length:1 (6,3,0)-> (6,3,0))                                                                                                                                                                                                                      0.061     2.197
| (IPIN:40154 side: (TOP,) (6,3,0)0))                                                                                                                                                                                                                               0.101     2.298
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.066     2.364
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[1] (.names at (6,3))                       -0.000     2.364
| (primitive '.names' combinational delay)                                                                                                                                                                                                                          0.099     2.463
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names at (6,3))                       0.000     2.463
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     2.463
| (OPIN:40112 side: (TOP,) (6,3,0)0))                                                                                                                                                                                                                               0.000     2.463
| (CHANX:102745 L1 length:1 (6,3,0)-> (6,3,0))                                                                                                                                                                                                                      0.061     2.524
| (CHANY:109893 L4 length:3 (5,3,0)-> (5,1,0))                                                                                                                                                                                                                      0.119     2.643
| (IPIN:32490 side: (RIGHT,) (5,2,0)0))                                                                                                                                                                                                                             0.101     2.743
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.066     2.810
$auto$memory_libmap.cc:2266:execute$12472[7].E[0] (dffre at (5,2))                                                                                                                                                                                                  0.000     2.810
data arrival time                                                                                                                                                                                                                                                             2.810

clock clock1 (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                                0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                              0.779     0.779
| (inter-block routing:global net)                                                                                                                                                                                                                                  0.000     0.779
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     0.779
$auto$memory_libmap.cc:2266:execute$12472[7].C[0] (dffre at (5,2))                                                                                                                                                                                                  0.000     0.779
clock uncertainty                                                                                                                                                                                                                                                   0.000     0.779
cell hold time                                                                                                                                                                                                                                                     -0.028     0.751
data required time                                                                                                                                                                                                                                                            0.751
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                           -0.751
data arrival time                                                                                                                                                                                                                                                             2.810
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                                   2.059


#Path 91
Startpoint: id[0].inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12472[2].E[0] (dffre at (5,2) clocked by clock1)
Path Type : hold

Point                                                                                                                                                                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                                                1.000     1.000
id[0].inpad[0] (.input at (10,2))                                                                                                                                                                                                                                   0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                              0.779     1.779
| (OPIN:35296 side: (RIGHT,) (10,2,0)0))                                                                                                                                                                                                                            0.000     1.779
| (CHANY:113024 L4 length:4 (10,2,0)-> (10,5,0))                                                                                                                                                                                                                    0.119     1.898
| (CHANX:102101 L4 length:4 (10,2,0)-> (7,2,0))                                                                                                                                                                                                                     0.119     2.017
| (CHANY:110642 L4 length:4 (6,3,0)-> (6,6,0))                                                                                                                                                                                                                      0.119     2.136
| (CHANX:102743 L1 length:1 (6,3,0)-> (6,3,0))                                                                                                                                                                                                                      0.061     2.197
| (IPIN:40154 side: (TOP,) (6,3,0)0))                                                                                                                                                                                                                               0.101     2.298
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.066     2.364
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[1] (.names at (6,3))                       -0.000     2.364
| (primitive '.names' combinational delay)                                                                                                                                                                                                                          0.099     2.463
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names at (6,3))                       0.000     2.463
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     2.463
| (OPIN:40112 side: (TOP,) (6,3,0)0))                                                                                                                                                                                                                               0.000     2.463
| (CHANX:102745 L1 length:1 (6,3,0)-> (6,3,0))                                                                                                                                                                                                                      0.061     2.524
| (CHANY:109893 L4 length:3 (5,3,0)-> (5,1,0))                                                                                                                                                                                                                      0.119     2.643
| (IPIN:32490 side: (RIGHT,) (5,2,0)0))                                                                                                                                                                                                                             0.101     2.743
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.066     2.810
$auto$memory_libmap.cc:2266:execute$12472[2].E[0] (dffre at (5,2))                                                                                                                                                                                                  0.000     2.810
data arrival time                                                                                                                                                                                                                                                             2.810

clock clock1 (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                                0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                              0.779     0.779
| (inter-block routing:global net)                                                                                                                                                                                                                                  0.000     0.779
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     0.779
$auto$memory_libmap.cc:2266:execute$12472[2].C[0] (dffre at (5,2))                                                                                                                                                                                                  0.000     0.779
clock uncertainty                                                                                                                                                                                                                                                   0.000     0.779
cell hold time                                                                                                                                                                                                                                                     -0.028     0.751
data required time                                                                                                                                                                                                                                                            0.751
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                           -0.751
data arrival time                                                                                                                                                                                                                                                             2.810
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                                   2.059


#Path 92
Startpoint: id[0].inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12472[4].E[0] (dffre at (5,2) clocked by clock1)
Path Type : hold

Point                                                                                                                                                                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                                                1.000     1.000
id[0].inpad[0] (.input at (10,2))                                                                                                                                                                                                                                   0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                              0.779     1.779
| (OPIN:35296 side: (RIGHT,) (10,2,0)0))                                                                                                                                                                                                                            0.000     1.779
| (CHANY:113024 L4 length:4 (10,2,0)-> (10,5,0))                                                                                                                                                                                                                    0.119     1.898
| (CHANX:102101 L4 length:4 (10,2,0)-> (7,2,0))                                                                                                                                                                                                                     0.119     2.017
| (CHANY:110642 L4 length:4 (6,3,0)-> (6,6,0))                                                                                                                                                                                                                      0.119     2.136
| (CHANX:102743 L1 length:1 (6,3,0)-> (6,3,0))                                                                                                                                                                                                                      0.061     2.197
| (IPIN:40154 side: (TOP,) (6,3,0)0))                                                                                                                                                                                                                               0.101     2.298
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.066     2.364
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[1] (.names at (6,3))                       -0.000     2.364
| (primitive '.names' combinational delay)                                                                                                                                                                                                                          0.099     2.463
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names at (6,3))                       0.000     2.463
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     2.463
| (OPIN:40112 side: (TOP,) (6,3,0)0))                                                                                                                                                                                                                               0.000     2.463
| (CHANX:102745 L1 length:1 (6,3,0)-> (6,3,0))                                                                                                                                                                                                                      0.061     2.524
| (CHANY:109893 L4 length:3 (5,3,0)-> (5,1,0))                                                                                                                                                                                                                      0.119     2.643
| (IPIN:32490 side: (RIGHT,) (5,2,0)0))                                                                                                                                                                                                                             0.101     2.743
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.066     2.810
$auto$memory_libmap.cc:2266:execute$12472[4].E[0] (dffre at (5,2))                                                                                                                                                                                                  0.000     2.810
data arrival time                                                                                                                                                                                                                                                             2.810

clock clock1 (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                                0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                              0.779     0.779
| (inter-block routing:global net)                                                                                                                                                                                                                                  0.000     0.779
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     0.779
$auto$memory_libmap.cc:2266:execute$12472[4].C[0] (dffre at (5,2))                                                                                                                                                                                                  0.000     0.779
clock uncertainty                                                                                                                                                                                                                                                   0.000     0.779
cell hold time                                                                                                                                                                                                                                                     -0.028     0.751
data required time                                                                                                                                                                                                                                                            0.751
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                           -0.751
data arrival time                                                                                                                                                                                                                                                             2.810
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                                   2.059


#Path 93
Startpoint: id[0].inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12472[0].E[0] (dffre at (5,2) clocked by clock1)
Path Type : hold

Point                                                                                                                                                                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                                                1.000     1.000
id[0].inpad[0] (.input at (10,2))                                                                                                                                                                                                                                   0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                              0.779     1.779
| (OPIN:35296 side: (RIGHT,) (10,2,0)0))                                                                                                                                                                                                                            0.000     1.779
| (CHANY:113024 L4 length:4 (10,2,0)-> (10,5,0))                                                                                                                                                                                                                    0.119     1.898
| (CHANX:102101 L4 length:4 (10,2,0)-> (7,2,0))                                                                                                                                                                                                                     0.119     2.017
| (CHANY:110642 L4 length:4 (6,3,0)-> (6,6,0))                                                                                                                                                                                                                      0.119     2.136
| (CHANX:102743 L1 length:1 (6,3,0)-> (6,3,0))                                                                                                                                                                                                                      0.061     2.197
| (IPIN:40154 side: (TOP,) (6,3,0)0))                                                                                                                                                                                                                               0.101     2.298
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.066     2.364
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[1] (.names at (6,3))                       -0.000     2.364
| (primitive '.names' combinational delay)                                                                                                                                                                                                                          0.099     2.463
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names at (6,3))                       0.000     2.463
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     2.463
| (OPIN:40112 side: (TOP,) (6,3,0)0))                                                                                                                                                                                                                               0.000     2.463
| (CHANX:102745 L1 length:1 (6,3,0)-> (6,3,0))                                                                                                                                                                                                                      0.061     2.524
| (CHANY:109893 L4 length:3 (5,3,0)-> (5,1,0))                                                                                                                                                                                                                      0.119     2.643
| (IPIN:32490 side: (RIGHT,) (5,2,0)0))                                                                                                                                                                                                                             0.101     2.743
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.066     2.810
$auto$memory_libmap.cc:2266:execute$12472[0].E[0] (dffre at (5,2))                                                                                                                                                                                                  0.000     2.810
data arrival time                                                                                                                                                                                                                                                             2.810

clock clock1 (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                                0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                              0.779     0.779
| (inter-block routing:global net)                                                                                                                                                                                                                                  0.000     0.779
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     0.779
$auto$memory_libmap.cc:2266:execute$12472[0].C[0] (dffre at (5,2))                                                                                                                                                                                                  0.000     0.779
clock uncertainty                                                                                                                                                                                                                                                   0.000     0.779
cell hold time                                                                                                                                                                                                                                                     -0.028     0.751
data required time                                                                                                                                                                                                                                                            0.751
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                           -0.751
data arrival time                                                                                                                                                                                                                                                             2.810
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                                   2.059


#Path 94
Startpoint: id[0].inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12472[1].E[0] (dffre at (5,2) clocked by clock1)
Path Type : hold

Point                                                                                                                                                                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                                                1.000     1.000
id[0].inpad[0] (.input at (10,2))                                                                                                                                                                                                                                   0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                              0.779     1.779
| (OPIN:35296 side: (RIGHT,) (10,2,0)0))                                                                                                                                                                                                                            0.000     1.779
| (CHANY:113024 L4 length:4 (10,2,0)-> (10,5,0))                                                                                                                                                                                                                    0.119     1.898
| (CHANX:102101 L4 length:4 (10,2,0)-> (7,2,0))                                                                                                                                                                                                                     0.119     2.017
| (CHANY:110642 L4 length:4 (6,3,0)-> (6,6,0))                                                                                                                                                                                                                      0.119     2.136
| (CHANX:102743 L1 length:1 (6,3,0)-> (6,3,0))                                                                                                                                                                                                                      0.061     2.197
| (IPIN:40154 side: (TOP,) (6,3,0)0))                                                                                                                                                                                                                               0.101     2.298
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.066     2.364
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[1] (.names at (6,3))                       -0.000     2.364
| (primitive '.names' combinational delay)                                                                                                                                                                                                                          0.099     2.463
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names at (6,3))                       0.000     2.463
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     2.463
| (OPIN:40112 side: (TOP,) (6,3,0)0))                                                                                                                                                                                                                               0.000     2.463
| (CHANX:102745 L1 length:1 (6,3,0)-> (6,3,0))                                                                                                                                                                                                                      0.061     2.524
| (CHANY:109893 L4 length:3 (5,3,0)-> (5,1,0))                                                                                                                                                                                                                      0.119     2.643
| (IPIN:32490 side: (RIGHT,) (5,2,0)0))                                                                                                                                                                                                                             0.101     2.743
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.066     2.810
$auto$memory_libmap.cc:2266:execute$12472[1].E[0] (dffre at (5,2))                                                                                                                                                                                                  0.000     2.810
data arrival time                                                                                                                                                                                                                                                             2.810

clock clock1 (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                                0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                              0.779     0.779
| (inter-block routing:global net)                                                                                                                                                                                                                                  0.000     0.779
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     0.779
$auto$memory_libmap.cc:2266:execute$12472[1].C[0] (dffre at (5,2))                                                                                                                                                                                                  0.000     0.779
clock uncertainty                                                                                                                                                                                                                                                   0.000     0.779
cell hold time                                                                                                                                                                                                                                                     -0.028     0.751
data required time                                                                                                                                                                                                                                                            0.751
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                           -0.751
data arrival time                                                                                                                                                                                                                                                             2.810
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                                   2.059


#Path 95
Startpoint: id[0].inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12472[5].E[0] (dffre at (5,2) clocked by clock1)
Path Type : hold

Point                                                                                                                                                                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                                                1.000     1.000
id[0].inpad[0] (.input at (10,2))                                                                                                                                                                                                                                   0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                              0.779     1.779
| (OPIN:35296 side: (RIGHT,) (10,2,0)0))                                                                                                                                                                                                                            0.000     1.779
| (CHANY:113024 L4 length:4 (10,2,0)-> (10,5,0))                                                                                                                                                                                                                    0.119     1.898
| (CHANX:102101 L4 length:4 (10,2,0)-> (7,2,0))                                                                                                                                                                                                                     0.119     2.017
| (CHANY:110642 L4 length:4 (6,3,0)-> (6,6,0))                                                                                                                                                                                                                      0.119     2.136
| (CHANX:102743 L1 length:1 (6,3,0)-> (6,3,0))                                                                                                                                                                                                                      0.061     2.197
| (IPIN:40154 side: (TOP,) (6,3,0)0))                                                                                                                                                                                                                               0.101     2.298
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.066     2.364
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[1] (.names at (6,3))                       -0.000     2.364
| (primitive '.names' combinational delay)                                                                                                                                                                                                                          0.099     2.463
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names at (6,3))                       0.000     2.463
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     2.463
| (OPIN:40112 side: (TOP,) (6,3,0)0))                                                                                                                                                                                                                               0.000     2.463
| (CHANX:102745 L1 length:1 (6,3,0)-> (6,3,0))                                                                                                                                                                                                                      0.061     2.524
| (CHANY:109893 L4 length:3 (5,3,0)-> (5,1,0))                                                                                                                                                                                                                      0.119     2.643
| (IPIN:32490 side: (RIGHT,) (5,2,0)0))                                                                                                                                                                                                                             0.101     2.743
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.066     2.810
$auto$memory_libmap.cc:2266:execute$12472[5].E[0] (dffre at (5,2))                                                                                                                                                                                                  0.000     2.810
data arrival time                                                                                                                                                                                                                                                             2.810

clock clock1 (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                                0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                              0.779     0.779
| (inter-block routing:global net)                                                                                                                                                                                                                                  0.000     0.779
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     0.779
$auto$memory_libmap.cc:2266:execute$12472[5].C[0] (dffre at (5,2))                                                                                                                                                                                                  0.000     0.779
clock uncertainty                                                                                                                                                                                                                                                   0.000     0.779
cell hold time                                                                                                                                                                                                                                                     -0.028     0.751
data required time                                                                                                                                                                                                                                                            0.751
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                           -0.751
data arrival time                                                                                                                                                                                                                                                             2.810
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                                   2.059


#Path 96
Startpoint: id[0].inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12472[6].E[0] (dffre at (5,2) clocked by clock1)
Path Type : hold

Point                                                                                                                                                                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                                                1.000     1.000
id[0].inpad[0] (.input at (10,2))                                                                                                                                                                                                                                   0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                              0.779     1.779
| (OPIN:35296 side: (RIGHT,) (10,2,0)0))                                                                                                                                                                                                                            0.000     1.779
| (CHANY:113024 L4 length:4 (10,2,0)-> (10,5,0))                                                                                                                                                                                                                    0.119     1.898
| (CHANX:102101 L4 length:4 (10,2,0)-> (7,2,0))                                                                                                                                                                                                                     0.119     2.017
| (CHANY:110642 L4 length:4 (6,3,0)-> (6,6,0))                                                                                                                                                                                                                      0.119     2.136
| (CHANX:102743 L1 length:1 (6,3,0)-> (6,3,0))                                                                                                                                                                                                                      0.061     2.197
| (IPIN:40154 side: (TOP,) (6,3,0)0))                                                                                                                                                                                                                               0.101     2.298
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.066     2.364
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[1] (.names at (6,3))                       -0.000     2.364
| (primitive '.names' combinational delay)                                                                                                                                                                                                                          0.099     2.463
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names at (6,3))                       0.000     2.463
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     2.463
| (OPIN:40112 side: (TOP,) (6,3,0)0))                                                                                                                                                                                                                               0.000     2.463
| (CHANX:102745 L1 length:1 (6,3,0)-> (6,3,0))                                                                                                                                                                                                                      0.061     2.524
| (CHANY:109893 L4 length:3 (5,3,0)-> (5,1,0))                                                                                                                                                                                                                      0.119     2.643
| (IPIN:32490 side: (RIGHT,) (5,2,0)0))                                                                                                                                                                                                                             0.101     2.743
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.066     2.810
$auto$memory_libmap.cc:2266:execute$12472[6].E[0] (dffre at (5,2))                                                                                                                                                                                                  0.000     2.810
data arrival time                                                                                                                                                                                                                                                             2.810

clock clock1 (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                                0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                              0.779     0.779
| (inter-block routing:global net)                                                                                                                                                                                                                                  0.000     0.779
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     0.779
$auto$memory_libmap.cc:2266:execute$12472[6].C[0] (dffre at (5,2))                                                                                                                                                                                                  0.000     0.779
clock uncertainty                                                                                                                                                                                                                                                   0.000     0.779
cell hold time                                                                                                                                                                                                                                                     -0.028     0.751
data required time                                                                                                                                                                                                                                                            0.751
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                           -0.751
data arrival time                                                                                                                                                                                                                                                             2.810
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                                   2.059


#Path 97
Startpoint: id[0].inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2267:execute$12480.D[0] (dffre at (5,3) clocked by clock0)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                               0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   1.000     1.000
id[0].inpad[0] (.input at (10,2))                                                      0.000     1.000
| (intra 'io' routing)                                                                 0.779     1.779
| (OPIN:35296 side: (RIGHT,) (10,2,0)0))                                               0.000     1.779
| (CHANY:113024 L4 length:4 (10,2,0)-> (10,5,0))                                       0.119     1.898
| (CHANX:102101 L4 length:4 (10,2,0)-> (7,2,0))                                        0.119     2.017
| (CHANY:110642 L4 length:4 (6,3,0)-> (6,6,0))                                         0.119     2.136
| (CHANX:102743 L1 length:1 (6,3,0)-> (6,3,0))                                         0.061     2.197
| (IPIN:40154 side: (TOP,) (6,3,0)0))                                                  0.101     2.298
| (intra 'clb' routing)                                                                0.066     2.364
genblk1[0].dpram_8x4096_submodule.rce_a.in[1] (.names at (6,3))                       -0.000     2.364
| (primitive '.names' combinational delay)                                             0.099     2.463
genblk1[0].dpram_8x4096_submodule.rce_a.out[0] (.names at (6,3))                       0.000     2.463
| (intra 'clb' routing)                                                                0.000     2.463
| (OPIN:40117 side: (TOP,) (6,3,0)0))                                                  0.000     2.463
| (CHANX:102579 L4 length:4 (6,3,0)-> (3,3,0))                                         0.119     2.582
| (CHANX:102679 L1 length:1 (5,3,0)-> (5,3,0))                                         0.061     2.643
| (IPIN:40003 side: (TOP,) (5,3,0)0))                                                  0.101     2.743
| (intra 'clb' routing)                                                                0.165     2.909
$auto$memory_libmap.cc:2267:execute$12480.D[0] (dffre at (5,3))                        0.000     2.909
data arrival time                                                                                2.909

clock clock0 (rise edge)                                                               0.000     0.000
clock source latency                                                                   0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                      0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
$auto$memory_libmap.cc:2267:execute$12480.C[0] (dffre at (5,3))                        0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                2.909
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      2.158


#Path 98
Startpoint: id[0].inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12479[7].E[0] (dffre at (5,3) clocked by clock0)
Path Type : hold

Point                                                                                                                                                                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                                                1.000     1.000
id[0].inpad[0] (.input at (10,2))                                                                                                                                                                                                                                   0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                              0.779     1.779
| (OPIN:35296 side: (RIGHT,) (10,2,0)0))                                                                                                                                                                                                                            0.000     1.779
| (CHANY:113024 L4 length:4 (10,2,0)-> (10,5,0))                                                                                                                                                                                                                    0.119     1.898
| (CHANX:102101 L4 length:4 (10,2,0)-> (7,2,0))                                                                                                                                                                                                                     0.119     2.017
| (CHANY:110642 L4 length:4 (6,3,0)-> (6,6,0))                                                                                                                                                                                                                      0.119     2.136
| (CHANX:102743 L1 length:1 (6,3,0)-> (6,3,0))                                                                                                                                                                                                                      0.061     2.197
| (IPIN:40154 side: (TOP,) (6,3,0)0))                                                                                                                                                                                                                               0.101     2.298
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.066     2.364
$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[1] (.names at (6,3))                       -0.000     2.364
| (primitive '.names' combinational delay)                                                                                                                                                                                                                          0.099     2.463
$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names at (6,3))                       0.000     2.463
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     2.463
| (OPIN:40120 side: (RIGHT,) (6,3,0)0))                                                                                                                                                                                                                             0.000     2.463
| (CHANY:110640 L4 length:4 (6,3,0)-> (6,6,0))                                                                                                                                                                                                                      0.119     2.582
| (CHANX:104213 L1 length:1 (6,5,0)-> (6,5,0))                                                                                                                                                                                                                      0.061     2.643
| (CHANY:109993 L4 length:4 (5,5,0)-> (5,2,0))                                                                                                                                                                                                                      0.119     2.762
| (IPIN:40038 side: (RIGHT,) (5,3,0)0))                                                                                                                                                                                                                             0.101     2.862
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.066     2.929
$auto$memory_libmap.cc:2266:execute$12479[7].E[0] (dffre at (5,3))                                                                                                                                                                                                  0.000     2.929
data arrival time                                                                                                                                                                                                                                                             2.929

clock clock0 (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                                0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                              0.779     0.779
| (inter-block routing:global net)                                                                                                                                                                                                                                  0.000     0.779
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     0.779
$auto$memory_libmap.cc:2266:execute$12479[7].C[0] (dffre at (5,3))                                                                                                                                                                                                  0.000     0.779
clock uncertainty                                                                                                                                                                                                                                                   0.000     0.779
cell hold time                                                                                                                                                                                                                                                     -0.028     0.751
data required time                                                                                                                                                                                                                                                            0.751
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                           -0.751
data arrival time                                                                                                                                                                                                                                                             2.929
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                                   2.178


#Path 99
Startpoint: id[0].inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12479[0].E[0] (dffre at (5,4) clocked by clock0)
Path Type : hold

Point                                                                                                                                                                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                                                1.000     1.000
id[0].inpad[0] (.input at (10,2))                                                                                                                                                                                                                                   0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                              0.779     1.779
| (OPIN:35296 side: (RIGHT,) (10,2,0)0))                                                                                                                                                                                                                            0.000     1.779
| (CHANY:113024 L4 length:4 (10,2,0)-> (10,5,0))                                                                                                                                                                                                                    0.119     1.898
| (CHANX:102101 L4 length:4 (10,2,0)-> (7,2,0))                                                                                                                                                                                                                     0.119     2.017
| (CHANY:110642 L4 length:4 (6,3,0)-> (6,6,0))                                                                                                                                                                                                                      0.119     2.136
| (CHANX:102743 L1 length:1 (6,3,0)-> (6,3,0))                                                                                                                                                                                                                      0.061     2.197
| (IPIN:40154 side: (TOP,) (6,3,0)0))                                                                                                                                                                                                                               0.101     2.298
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.066     2.364
$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[1] (.names at (6,3))                       -0.000     2.364
| (primitive '.names' combinational delay)                                                                                                                                                                                                                          0.099     2.463
$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names at (6,3))                       0.000     2.463
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     2.463
| (OPIN:40120 side: (RIGHT,) (6,3,0)0))                                                                                                                                                                                                                             0.000     2.463
| (CHANY:110640 L4 length:4 (6,3,0)-> (6,6,0))                                                                                                                                                                                                                      0.119     2.582
| (CHANX:104213 L1 length:1 (6,5,0)-> (6,5,0))                                                                                                                                                                                                                      0.061     2.643
| (CHANY:109993 L4 length:4 (5,5,0)-> (5,2,0))                                                                                                                                                                                                                      0.119     2.762
| (IPIN:46703 side: (RIGHT,) (5,4,0)0))                                                                                                                                                                                                                             0.101     2.862
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.066     2.929
$auto$memory_libmap.cc:2266:execute$12479[0].E[0] (dffre at (5,4))                                                                                                                                                                                                  0.000     2.929
data arrival time                                                                                                                                                                                                                                                             2.929

clock clock0 (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                                0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                              0.779     0.779
| (inter-block routing:global net)                                                                                                                                                                                                                                  0.000     0.779
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     0.779
$auto$memory_libmap.cc:2266:execute$12479[0].C[0] (dffre at (5,4))                                                                                                                                                                                                  0.000     0.779
clock uncertainty                                                                                                                                                                                                                                                   0.000     0.779
cell hold time                                                                                                                                                                                                                                                     -0.028     0.751
data required time                                                                                                                                                                                                                                                            0.751
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                           -0.751
data arrival time                                                                                                                                                                                                                                                             2.929
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                                   2.178


#Path 100
Startpoint: id[0].inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12479[6].E[0] (dffre at (5,3) clocked by clock0)
Path Type : hold

Point                                                                                                                                                                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                                                1.000     1.000
id[0].inpad[0] (.input at (10,2))                                                                                                                                                                                                                                   0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                              0.779     1.779
| (OPIN:35296 side: (RIGHT,) (10,2,0)0))                                                                                                                                                                                                                            0.000     1.779
| (CHANY:113024 L4 length:4 (10,2,0)-> (10,5,0))                                                                                                                                                                                                                    0.119     1.898
| (CHANX:102101 L4 length:4 (10,2,0)-> (7,2,0))                                                                                                                                                                                                                     0.119     2.017
| (CHANY:110642 L4 length:4 (6,3,0)-> (6,6,0))                                                                                                                                                                                                                      0.119     2.136
| (CHANX:102743 L1 length:1 (6,3,0)-> (6,3,0))                                                                                                                                                                                                                      0.061     2.197
| (IPIN:40154 side: (TOP,) (6,3,0)0))                                                                                                                                                                                                                               0.101     2.298
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.066     2.364
$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[1] (.names at (6,3))                       -0.000     2.364
| (primitive '.names' combinational delay)                                                                                                                                                                                                                          0.099     2.463
$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names at (6,3))                       0.000     2.463
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     2.463
| (OPIN:40120 side: (RIGHT,) (6,3,0)0))                                                                                                                                                                                                                             0.000     2.463
| (CHANY:110640 L4 length:4 (6,3,0)-> (6,6,0))                                                                                                                                                                                                                      0.119     2.582
| (CHANX:104213 L1 length:1 (6,5,0)-> (6,5,0))                                                                                                                                                                                                                      0.061     2.643
| (CHANY:109993 L4 length:4 (5,5,0)-> (5,2,0))                                                                                                                                                                                                                      0.119     2.762
| (IPIN:40038 side: (RIGHT,) (5,3,0)0))                                                                                                                                                                                                                             0.101     2.862
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.066     2.929
$auto$memory_libmap.cc:2266:execute$12479[6].E[0] (dffre at (5,3))                                                                                                                                                                                                  0.000     2.929
data arrival time                                                                                                                                                                                                                                                             2.929

clock clock0 (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                                0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                                                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                              0.779     0.779
| (inter-block routing:global net)                                                                                                                                                                                                                                  0.000     0.779
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     0.779
$auto$memory_libmap.cc:2266:execute$12479[6].C[0] (dffre at (5,3))                                                                                                                                                                                                  0.000     0.779
clock uncertainty                                                                                                                                                                                                                                                   0.000     0.779
cell hold time                                                                                                                                                                                                                                                     -0.028     0.751
data required time                                                                                                                                                                                                                                                            0.751
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                           -0.751
data arrival time                                                                                                                                                                                                                                                             2.929
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                                   2.178


#End of timing report
