{
  "module_name": "cs4234.h",
  "hash_id": "d6efafd41d0f9f0d527848a470a631eb948dc73f8f78356611c154ed9f5f0c54",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/codecs/cs4234.h",
  "human_readable_source": " \n \n\n#ifndef CS4234_H\n#define CS4234_H\n\n#define CS4234_DEVID_AB\t\t\t0x01\n#define CS4234_DEVID_CD\t\t\t0x02\n#define CS4234_DEVID_EF\t\t\t0x03\n#define CS4234_REVID\t\t\t0x05\n\n#define CS4234_CLOCK_SP\t\t\t0x06\n#define CS4234_BASE_RATE_MASK\t\t0xC0\n#define CS4234_BASE_RATE_SHIFT\t\t6\n#define CS4234_SPEED_MODE_MASK\t\t0x30\n#define CS4234_SPEED_MODE_SHIFT\t\t4\n#define CS4234_MCLK_RATE_MASK\t\t0x0E\n#define CS4234_MCLK_RATE_SHIFT\t\t1\n\n#define CS4234_SAMPLE_WIDTH\t\t0x07\n#define CS4234_SDOUTX_SW_MASK\t\t0xC0\n#define CS4234_SDOUTX_SW_SHIFT\t\t6\n#define CS4234_INPUT_SW_MASK\t\t0x30\n#define CS4234_INPUT_SW_SHIFT\t\t4\n#define CS4234_LOW_LAT_SW_MASK\t\t0x0C\n#define CS4234_LOW_LAT_SW_SHIFT\t\t2\n#define CS4234_DAC5_SW_MASK\t\t0x03\n#define CS4234_DAC5_SW_SHIFT\t\t0\n\n#define CS4234_SP_CTRL\t\t\t0x08\n#define CS4234_INVT_SCLK_MASK\t\t0x80\n#define CS4234_INVT_SCLK_SHIFT\t\t7\n#define CS4234_DAC5_SRC_MASK\t\t0x70\n#define CS4234_DAC5_SRC_SHIFT\t\t4\n#define CS4234_SP_FORMAT_MASK\t\t0x0C\n#define CS4234_SP_FORMAT_SHIFT\t\t2\n#define CS4234_SDO_CHAIN_MASK\t\t0x02\n#define CS4234_SDO_CHAIN_SHIFT\t\t1\n#define CS4234_MST_SLV_MASK\t\t0x01\n#define CS4234_MST_SLV_SHIFT\t\t0\n\n#define CS4234_SP_DATA_SEL\t\t0x09\n#define CS4234_DAC14_SRC_MASK\t\t0x38\n#define CS4234_DAC14_SRC_SHIFT\t\t3\n#define CS4234_LL_SRC_MASK\t\t0x07\n#define CS4234_LL_SRC_SHIFT\t\t0\n\n#define CS4234_SDIN1_MASK1\t\t0x0A\n#define CS4234_SDIN1_MASK2\t\t0x0B\n#define CS4234_SDIN2_MASK1\t\t0x0C\n#define CS4234_SDIN2_MASK2\t\t0x0D\n\n#define CS4234_TPS_CTRL\t\t\t0x0E\n#define CS4234_TPS_MODE_MASK\t\t0x80\n#define CS4234_TPS_MODE_SHIFT\t\t7\n#define CS4234_TPS_OFST_MASK\t\t0x70\n#define CS4234_TPS_OFST_SHIFT\t\t4\n#define CS4234_GRP_DELAY_MASK\t\t0x0F\n#define CS4234_GRP_DELAY_SHIFT\t\t0\n\n#define CS4234_ADC_CTRL1\t\t0x0F\n#define CS4234_VA_SEL_MASK\t\t0x20\n#define CS4234_VA_SEL_SHIFT\t\t5\n#define CS4234_ENA_HPF_MASK\t\t0x10\n#define CS4234_ENA_HPF_SHIFT\t\t4\n#define CS4234_INV_ADC_MASK\t\t0x0F\n#define CS4234_INV_ADC4_MASK\t\t0x08\n#define CS4234_INV_ADC4_SHIFT\t\t3\n#define CS4234_INV_ADC3_MASK\t\t0x04\n#define CS4234_INV_ADC3_SHIFT\t\t2\n#define CS4234_INV_ADC2_MASK\t\t0x02\n#define CS4234_INV_ADC2_SHIFT\t\t1\n#define CS4234_INV_ADC1_MASK\t\t0x01\n#define CS4234_INV_ADC1_SHIFT\t\t0\n\n#define CS4234_ADC_CTRL2\t\t0x10\n#define CS4234_MUTE_ADC4_MASK\t\t0x80\n#define CS4234_MUTE_ADC4_SHIFT\t\t7\n#define CS4234_MUTE_ADC3_MASK\t\t0x40\n#define CS4234_MUTE_ADC3_SHIFT\t\t6\n#define CS4234_MUTE_ADC2_MASK\t\t0x20\n#define CS4234_MUTE_ADC2_SHIFT\t\t5\n#define CS4234_MUTE_ADC1_MASK\t\t0x10\n#define CS4234_MUTE_ADC1_SHIFT\t\t4\n#define CS4234_PDN_ADC4_MASK\t\t0x08\n#define CS4234_PDN_ADC4_SHIFT\t\t3\n#define CS4234_PDN_ADC3_MASK\t\t0x04\n#define CS4234_PDN_ADC3_SHIFT\t\t2\n#define CS4234_PDN_ADC2_MASK\t\t0x02\n#define CS4234_PDN_ADC2_SHIFT\t\t1\n#define CS4234_PDN_ADC1_MASK\t\t0x01\n#define CS4234_PDN_ADC1_SHIFT\t\t0\n\n#define CS4234_LOW_LAT_CTRL1\t\t0x11\n#define CS4234_LL_NG_MASK\t\t0xE0\n#define CS4234_LL_NG_SHIFT\t\t5\n#define CS4234_INV_LL_MASK\t\t0x0F\n#define CS4234_INV_LL4_MASK\t\t0x08\n#define CS4234_INV_LL4_SHIFT\t\t3\n#define CS4234_INV_LL3_MASK\t\t0x04\n#define CS4234_INV_LL3_SHIFT\t\t2\n#define CS4234_INV_LL2_MASK\t\t0x02\n#define CS4234_INV_LL2_SHIFT\t\t1\n#define CS4234_INV_LL1_MASK\t\t0x01\n#define CS4234_INV_LL1_SHIFT\t\t0\n\n#define CS4234_DAC_CTRL1\t\t0x12\n#define CS4234_DAC14_NG_MASK\t\t0xE0\n#define CS4234_DAC14_NG_SHIFT\t\t5\n#define CS4234_DAC14_DE_MASK\t\t0x10\n#define CS4234_DAC14_DE_SHIFT\t\t4\n#define CS4234_DAC5_DE_MASK\t\t0x08\n#define CS4234_DAC5_DE_SHIFT\t\t3\n#define CS4234_DAC5_MVC_MASK\t\t0x04\n#define CS4234_DAC5_MVC_SHIFT\t\t2\n#define CS4234_DAC5_CFG_FLTR_MASK\t0x03\n#define CS4234_DAC5_CFG_FLTR_SHIFT\t0\n\n#define CS4234_DAC_CTRL2\t\t0x13\n#define CS4234_DAC5_NG_MASK\t\t0xE0\n#define CS4234_DAC5_NG_SHIFT\t\t5\n#define CS4234_INV_DAC_MASK\t\t0x1F\n#define CS4234_INV_DAC5_MASK\t\t0x10\n#define CS4234_INV_DAC5_SHIFT\t\t4\n#define CS4234_INV_DAC4_MASK\t\t0x08\n#define CS4234_INV_DAC4_SHIFT\t\t3\n#define CS4234_INV_DAC3_MASK\t\t0x04\n#define CS4234_INV_DAC3_SHIFT\t\t2\n#define CS4234_INV_DAC2_MASK\t\t0x02\n#define CS4234_INV_DAC2_SHIFT\t\t1\n#define CS4234_INV_DAC1_MASK\t\t0x01\n#define CS4234_INV_DAC1_SHIFT\t\t0\n\n#define CS4234_DAC_CTRL3\t\t0x14\n#define CS4234_DAC5_ATT_MASK\t\t0x80\n#define CS4234_DAC5_ATT_SHIFT\t\t7\n#define CS4234_DAC14_ATT_MASK\t\t0x40\n#define CS4234_DAC14_ATT_SHIFT\t\t6\n#define CS4234_MUTE_LL_MASK\t\t0x20\n#define CS4234_MUTE_LL_SHIFT\t\t5\n#define CS4234_MUTE_DAC5_MASK\t\t0x10\n#define CS4234_MUTE_DAC5_SHIFT\t\t4\n#define CS4234_MUTE_DAC4_MASK\t\t0x08\n#define CS4234_MUTE_DAC4_SHIFT\t\t3\n#define CS4234_MUTE_DAC3_MASK\t\t0x04\n#define CS4234_MUTE_DAC3_SHIFT\t\t2\n#define CS4234_MUTE_DAC2_MASK\t\t0x02\n#define CS4234_MUTE_DAC2_SHIFT\t\t1\n#define CS4234_MUTE_DAC1_MASK\t\t0x01\n#define CS4234_MUTE_DAC1_SHIFT\t\t0\n\n#define CS4234_DAC_CTRL4\t\t0x15\n#define CS4234_VQ_RAMP_MASK\t\t0x80\n#define CS4234_VQ_RAMP_SHIFT\t\t7\n#define CS4234_TPS_GAIN_MASK\t\t0x40\n#define CS4234_TPS_GAIN_SHIFT\t\t6\n#define CS4234_PDN_DAC5_MASK\t\t0x10\n#define CS4234_PDN_DAC5_SHIFT\t\t4\n#define CS4234_PDN_DAC4_MASK\t\t0x08\n#define CS4234_PDN_DAC4_SHIFT\t\t3\n#define CS4234_PDN_DAC3_MASK\t\t0x04\n#define CS4234_PDN_DAC3_SHIFT\t\t2\n#define CS4234_PDN_DAC2_MASK\t\t0x02\n#define CS4234_PDN_DAC2_SHIFT\t\t1\n#define CS4234_PDN_DAC1_MASK\t\t0x01\n#define CS4234_PDN_DAC1_SHIFT\t\t0\n\n#define CS4234_VOLUME_MODE\t\t0x16\n#define CS4234_MUTE_DELAY_MASK\t\t0xC0\n#define CS4234_MUTE_DELAY_SHIFT\t\t6\n#define CS4234_MIN_DELAY_MASK\t\t0x38\n#define CS4234_MIN_DELAY_SHIFT\t\t3\n#define CS4234_MAX_DELAY_MASK\t\t0x07\n#define CS4234_MAX_DELAY_SHIFT\t\t0\n\n#define CS4234_MASTER_VOL\t\t0x17\n#define CS4234_DAC1_VOL\t\t\t0x18\n#define CS4234_DAC2_VOL\t\t\t0x19\n#define CS4234_DAC3_VOL\t\t\t0x1A\n#define CS4234_DAC4_VOL\t\t\t0x1B\n#define CS4234_DAC5_VOL\t\t\t0x1C\n\n#define CS4234_INT_CTRL\t\t\t0x1E\n#define CS4234_INT_MODE_MASK\t\t0x80\n#define CS4234_INT_MODE_SHIFT\t\t7\n#define CS4234_INT_PIN_MASK\t\t0x60\n#define CS4234_INT_PIN_SHIFT\t\t5\n\n#define CS4234_INT_MASK1\t\t0x1F\n#define CS4234_MSK_TST_MODE_MASK\t0x80\n#define CS4234_MSK_TST_MODE_ERR_SHIFT\t7\n#define CS4234_MSK_SP_ERR_MASK\t\t0x40\n#define CS4234_MSK_SP_ERR_SHIFT\t\t6\n#define CS4234_MSK_CLK_ERR_MASK\t\t0x08\n#define CS4234_MSK_CLK_ERR_SHIFT\t5\n#define CS4234_MSK_ADC4_OVFL_MASK\t0x08\n#define CS4234_MSK_ADC4_OVFL_SHIFT\t3\n#define CS4234_MSK_ADC3_OVFL_MASK\t0x04\n#define CS4234_MSK_ADC3_OVFL_SHIFT\t2\n#define CS4234_MSK_ADC2_OVFL_MASK\t0x02\n#define CS4234_MSK_ADC2_OVFL_SHIFT\t1\n#define CS4234_MSK_ADC1_OVFL_MASK\t0x01\n#define CS4234_MSK_ADC1_OVFL_SHIFT\t0\n\n#define CS4234_INT_MASK2\t\t0x20\n#define CS4234_MSK_DAC5_CLIP_MASK\t0x10\n#define CS4234_MSK_DAC5_CLIP_SHIFT\t4\n#define CS4234_MSK_DAC4_CLIP_MASK\t0x08\n#define CS4234_MSK_DAC4_CLIP_SHIFT\t3\n#define CS4234_MSK_DAC3_CLIP_MASK\t0x04\n#define CS4234_MSK_DAC3_CLIP_SHIFT\t2\n#define CS4234_MSK_DAC2_CLIP_MASK\t0x02\n#define CS4234_MSK_DAC2_CLIP_SHIFT\t1\n#define CS4234_MSK_DAC1_CLIP_MASK\t0x01\n#define CS4234_MSK_DAC1_CLIP_SHIFT\t0\n\n#define CS4234_INT_NOTIFY1\t\t0x21\n#define CS4234_TST_MODE_MASK\t\t0x80\n#define CS4234_TST_MODE_SHIFT\t\t7\n#define CS4234_SP_ERR_MASK\t\t0x40\n#define CS4234_SP_ERR_SHIFT\t\t6\n#define CS4234_CLK_MOD_ERR_MASK\t\t0x08\n#define CS4234_CLK_MOD_ERR_SHIFT\t5\n#define CS4234_ADC4_OVFL_MASK\t\t0x08\n#define CS4234_ADC4_OVFL_SHIFT\t\t3\n#define CS4234_ADC3_OVFL_MASK\t\t0x04\n#define CS4234_ADC3_OVFL_SHIFT\t\t2\n#define CS4234_ADC2_OVFL_MASK\t\t0x02\n#define CS4234_ADC2_OVFL_SHIFT\t\t1\n#define CS4234_ADC1_OVFL_MASK\t\t0x01\n#define CS4234_ADC1_OVFL_SHIFT\t\t0\n\n#define CS4234_INT_NOTIFY2\t\t0x22\n#define CS4234_DAC5_CLIP_MASK\t\t0x10\n#define CS4234_DAC5_CLIP_SHIFT\t\t4\n#define CS4234_DAC4_CLIP_MASK\t\t0x08\n#define CS4234_DAC4_CLIP_SHIFT\t\t3\n#define CS4234_DAC3_CLIP_MASK\t\t0x04\n#define CS4234_DAC3_CLIP_SHIFT\t\t2\n#define CS4234_DAC2_CLIP_MASK\t\t0x02\n#define CS4234_DAC2_CLIP_SHIFT\t\t1\n#define CS4234_DAC1_CLIP_MASK\t\t0x01\n#define CS4234_DAC1_CLIP_SHIFT\t\t0\n\n#define CS4234_MAX_REGISTER\t\tCS4234_INT_NOTIFY2\n\n#define CS4234_SUPPORTED_ID\t\t0x423400\n#define CS4234_BOOT_TIME_US\t\t3000\n#define CS4234_HOLD_RESET_TIME_US\t1000\n#define CS4234_VQ_CHARGE_MS\t\t1000\n\n#define CS4234_PCM_RATES\t(SNDRV_PCM_RATE_32000 | SNDRV_PCM_RATE_44100 | \\\n\t\t\t\t SNDRV_PCM_RATE_48000 | SNDRV_PCM_RATE_64000 | \\\n\t\t\t\t SNDRV_PCM_RATE_88200 | SNDRV_PCM_RATE_96000)\n\n#define CS4234_FORMATS (SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S18_3LE | \\\n\t\t\tSNDRV_PCM_FMTBIT_S20_LE | SNDRV_PCM_FMTBIT_S24_LE | \\\n\t\t\tSNDRV_PCM_FMTBIT_S24_3LE)\n\nenum cs4234_supplies {\n\tCS4234_SUPPLY_VA = 0,\n\tCS4234_SUPPLY_VL,\n};\n\nenum cs4234_va_sel {\n\tCS4234_3V3 = 0,\n\tCS4234_5V,\n};\n\nenum cs4234_sp_format {\n\tCS4234_LEFT_J = 0,\n\tCS4234_I2S,\n\tCS4234_TDM,\n};\n\nenum cs4234_base_rate_advisory {\n\tCS4234_48K = 0,\n\tCS4234_44K1,\n\tCS4234_32K,\n};\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}