// Seed: 3594421409
module module_0 (
    output wor id_0,
    input wor id_1,
    output uwire id_2,
    input tri1 id_3,
    output tri1 id_4,
    input supply1 id_5,
    input wire id_6,
    input wire id_7,
    input tri1 id_8,
    input supply1 id_9,
    input wor id_10,
    output wor id_11,
    output supply0 id_12,
    input tri id_13,
    input tri0 id_14,
    output tri0 id_15,
    input tri0 id_16,
    input wire id_17,
    input tri1 id_18,
    input wire id_19
    , id_23,
    input uwire id_20,
    output tri0 id_21
);
  assign id_12 = 1;
endmodule
module module_1 (
    output tri1 id_0,
    input supply1 id_1
    , id_13,
    output wor id_2,
    output tri id_3,
    input tri1 id_4,
    output supply0 id_5,
    output wand id_6,
    output uwire id_7,
    output tri1 id_8,
    output uwire id_9,
    input supply1 id_10,
    output tri1 id_11
);
  assign id_11 = 1'b0;
  module_0(
      id_11,
      id_10,
      id_8,
      id_4,
      id_11,
      id_4,
      id_10,
      id_10,
      id_10,
      id_1,
      id_1,
      id_0,
      id_6,
      id_4,
      id_4,
      id_7,
      id_1,
      id_4,
      id_1,
      id_4,
      id_10,
      id_11
  );
endmodule
