
`timescale 1ns / 1ps

module topM(input clk,input uart_in,output [3:0] sAnode, output  [3:0] Anode,  
output [6:0] LED_out, output [7:0] out1  );

    wire [3:0]sum_cla;

    UART_receiver_multiple_Keys  uart(
           clk, // input clock
           uart_in, // input receiving data line
           out1 // output
        );
        CLA cl (out1[3:0],out1[7:4],sum_cla);   
              seven S( clk, sum_cla, Anode, sAnode,   LED_out);
endmodule

