#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Nov 16 13:40:44 2018
# Process ID: 7236
# Current directory: D:/FPGA/hardware/Olimex_RGB_Matrix/matrix_vc
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3244 D:\FPGA\hardware\Olimex_RGB_Matrix\matrix_vc\matrix_vc.xpr
# Log file: D:/FPGA/hardware/Olimex_RGB_Matrix/matrix_vc/vivado.log
# Journal file: D:/FPGA/hardware/Olimex_RGB_Matrix/matrix_vc\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA/hardware/Olimex_RGB_Matrix/matrix_vc/matrix_vc.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/20002890/matrix_vc' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_processing_system7_0_0

INFO: [Project 1-230] Project 'matrix_vc.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 795.379 ; gain = 85.535
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
upgrade_ip -vlnv xilinx.com:ip:processing_system7:5.5 [get_ips  design_1_processing_system7_0_0] -log ip_upgrade.log
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Successfully read diagram <design_1> from BD file <D:/FPGA/hardware/Olimex_RGB_Matrix/matrix_vc/matrix_vc.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'D:/FPGA/hardware/Olimex_RGB_Matrix/matrix_vc/matrix_vc.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [PS7-6] Configuring Board Preset part0. Please wait ......
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.034 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.03 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.082 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.034 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.03 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.082 . PS DDR interfaces might fail when entering negative DQS skew values. 
INFO: [IP_Flow 19-3422] Upgraded design_1_processing_system7_0_0 (ZYNQ7 Processing System 5.5) from revision 3 to revision 6
Wrote  : <D:/FPGA/hardware/Olimex_RGB_Matrix/matrix_vc/matrix_vc.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <D:/FPGA/hardware/Olimex_RGB_Matrix/matrix_vc/matrix_vc.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/FPGA/hardware/Olimex_RGB_Matrix/matrix_vc/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 936.273 ; gain = 140.895
export_ip_user_files -of_objects [get_ips design_1_processing_system7_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/FPGA/hardware/Olimex_RGB_Matrix/matrix_vc/matrix_vc.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <D:/FPGA/hardware/Olimex_RGB_Matrix/matrix_vc/matrix_vc.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : D:/FPGA/hardware/Olimex_RGB_Matrix/matrix_vc/matrix_vc.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : D:/FPGA/hardware/Olimex_RGB_Matrix/matrix_vc/matrix_vc.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : D:/FPGA/hardware/Olimex_RGB_Matrix/matrix_vc/matrix_vc.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file D:/FPGA/hardware/Olimex_RGB_Matrix/matrix_vc/matrix_vc.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/FPGA/hardware/Olimex_RGB_Matrix/matrix_vc/matrix_vc.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/FPGA/hardware/Olimex_RGB_Matrix/matrix_vc/matrix_vc.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1047.641 ; gain = 106.363
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
export_ip_user_files -of_objects [get_files D:/FPGA/hardware/Olimex_RGB_Matrix/matrix_vc/matrix_vc.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/FPGA/hardware/Olimex_RGB_Matrix/matrix_vc/matrix_vc.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_processing_system7_0_0_synth_1
[Fri Nov 16 13:42:34 2018] Launched design_1_processing_system7_0_0_synth_1...
Run output will be captured here: D:/FPGA/hardware/Olimex_RGB_Matrix/matrix_vc/matrix_vc.runs/design_1_processing_system7_0_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/FPGA/hardware/Olimex_RGB_Matrix/matrix_vc/matrix_vc.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/FPGA/hardware/Olimex_RGB_Matrix/matrix_vc/matrix_vc.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA/hardware/Olimex_RGB_Matrix/matrix_vc/matrix_vc.ip_user_files -ipstatic_source_dir D:/FPGA/hardware/Olimex_RGB_Matrix/matrix_vc/matrix_vc.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA/hardware/Olimex_RGB_Matrix/matrix_vc/matrix_vc.cache/compile_simlib/modelsim} {questa=D:/FPGA/hardware/Olimex_RGB_Matrix/matrix_vc/matrix_vc.cache/compile_simlib/questa} {riviera=D:/FPGA/hardware/Olimex_RGB_Matrix/matrix_vc/matrix_vc.cache/compile_simlib/riviera} {activehdl=D:/FPGA/hardware/Olimex_RGB_Matrix/matrix_vc/matrix_vc.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA/hardware/Olimex_RGB_Matrix/matrix_vc/matrix_vc.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Nov 16 13:43:03 2018] Launched design_1_processing_system7_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_processing_system7_0_0_synth_1: D:/FPGA/hardware/Olimex_RGB_Matrix/matrix_vc/matrix_vc.runs/design_1_processing_system7_0_0_synth_1/runme.log
synth_1: D:/FPGA/hardware/Olimex_RGB_Matrix/matrix_vc/matrix_vc.runs/synth_1/runme.log
[Fri Nov 16 13:43:03 2018] Launched impl_1...
Run output will be captured here: D:/FPGA/hardware/Olimex_RGB_Matrix/matrix_vc/matrix_vc.runs/impl_1/runme.log
open_run impl_1
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.348 . Memory (MB): peak = 1809.063 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.348 . Memory (MB): peak = 1809.063 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:34 ; elapsed = 00:00:32 . Memory (MB): peak = 1884.969 ; gain = 814.063
file copy -force D:/FPGA/hardware/Olimex_RGB_Matrix/matrix_vc/matrix_vc.runs/impl_1/design_1_wrapper.sysdef D:/FPGA/hardware/Olimex_RGB_Matrix/matrix_vc/sdk2/design_1_wrapper.hdf

launch_sdk -workspace D:/FPGA/hardware/Olimex_RGB_Matrix/matrix_vc/sdk2 -hwspec D:/FPGA/hardware/Olimex_RGB_Matrix/matrix_vc/sdk2/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/FPGA/hardware/Olimex_RGB_Matrix/matrix_vc/sdk2 -hwspec D:/FPGA/hardware/Olimex_RGB_Matrix/matrix_vc/sdk2/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {D:/FPGA/hardware/Olimex_RGB_Matrix/matrix_vc/matrix_vc.srcs/sources_1/bd/design_1/design_1.bd}
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.034 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.03 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.082 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.034 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.03 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.082 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.034 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.03 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.082 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.034 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.03 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.082 . PS DDR interfaces might fail when entering negative DQS skew values. 
launch_sdk -workspace D:/FPGA/hardware/Olimex_RGB_Matrix/matrix_vc/sdk2 -hwspec D:/FPGA/hardware/Olimex_RGB_Matrix/matrix_vc/sdk2/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/FPGA/hardware/Olimex_RGB_Matrix/matrix_vc/sdk2 -hwspec D:/FPGA/hardware/Olimex_RGB_Matrix/matrix_vc/sdk2/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 16 17:10:58 2018...
