{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1606126194619 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1606126194619 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 23 18:09:54 2020 " "Processing started: Mon Nov 23 18:09:54 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1606126194619 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1606126194619 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpq -c fpq " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpq -c fpq" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1606126194619 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1606126195021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpq.v 1 1 " "Found 1 design units, including 1 entities, in source file fpq.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpq " "Found entity 1: fpq" {  } { { "fpq.v" "" { Text "C:/Users/Administrator/Desktop/shu/shiyan7/tuozhan/fpq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606126195096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606126195096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shu/shiyan7/tuozhan/Block1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606126195096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606126195096 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block1 " "Elaborating entity \"Block1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1606126195129 ""}
{ "Warning" "WGDFX_PINS_OVERLAP_WARNING" "d " "Pin \"d\" overlaps another pin, block, or symbol" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shu/shiyan7/tuozhan/Block1.bdf" { { 216 1152 1328 232 "d" "" } } } }  } 0 275012 "Pin \"%1!s!\" overlaps another pin, block, or symbol" 0 0 "Quartus II" 0 -1 1606126195129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpq fpq:inst " "Elaborating entity \"fpq\" for hierarchy \"fpq:inst\"" {  } { { "Block1.bdf" "inst" { Schematic "C:/Users/Administrator/Desktop/shu/shiyan7/tuozhan/Block1.bdf" { { 136 248 424 248 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606126195129 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "wxwjwjsq.v(45) " "Verilog HDL warning at wxwjwjsq.v(45): extended using \"x\" or \"z\"" {  } { { "wxwjwjsq.v" "" { Text "C:/Users/Administrator/Desktop/shu/shiyan7/tuozhan/wxwjwjsq.v" 45 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1606126195160 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wxwjwjsq.v 3 3 " "Using design file wxwjwjsq.v, which is not specified as a design file for the current project, but contains definitions for 3 design units and 3 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wxwjwjsq " "Found entity 1: wxwjwjsq" {  } { { "wxwjwjsq.v" "" { Text "C:/Users/Administrator/Desktop/shu/shiyan7/tuozhan/wxwjwjsq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606126195160 ""} { "Info" "ISGN_ENTITY_NAME" "2 jishuqi " "Found entity 2: jishuqi" {  } { { "wxwjwjsq.v" "" { Text "C:/Users/Administrator/Desktop/shu/shiyan7/tuozhan/wxwjwjsq.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606126195160 ""} { "Info" "ISGN_ENTITY_NAME" "3 BCDqiduan " "Found entity 3: BCDqiduan" {  } { { "wxwjwjsq.v" "" { Text "C:/Users/Administrator/Desktop/shu/shiyan7/tuozhan/wxwjwjsq.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606126195160 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606126195160 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "wxwjwjsq.v(4) " "Verilog HDL Instantiation warning at wxwjwjsq.v(4): instance has no name" {  } { { "wxwjwjsq.v" "" { Text "C:/Users/Administrator/Desktop/shu/shiyan7/tuozhan/wxwjwjsq.v" 4 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1606126195160 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "wxwjwjsq.v(5) " "Verilog HDL Instantiation warning at wxwjwjsq.v(5): instance has no name" {  } { { "wxwjwjsq.v" "" { Text "C:/Users/Administrator/Desktop/shu/shiyan7/tuozhan/wxwjwjsq.v" 5 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1606126195160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wxwjwjsq wxwjwjsq:inst1 " "Elaborating entity \"wxwjwjsq\" for hierarchy \"wxwjwjsq:inst1\"" {  } { { "Block1.bdf" "inst1" { Schematic "C:/Users/Administrator/Desktop/shu/shiyan7/tuozhan/Block1.bdf" { { 104 896 1048 312 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606126195160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jishuqi wxwjwjsq:inst1\|jishuqi:comb_3 " "Elaborating entity \"jishuqi\" for hierarchy \"wxwjwjsq:inst1\|jishuqi:comb_3\"" {  } { { "wxwjwjsq.v" "comb_3" { Text "C:/Users/Administrator/Desktop/shu/shiyan7/tuozhan/wxwjwjsq.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606126195160 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 wxwjwjsq.v(14) " "Verilog HDL assignment warning at wxwjwjsq.v(14): truncated value with size 32 to match size of target (4)" {  } { { "wxwjwjsq.v" "" { Text "C:/Users/Administrator/Desktop/shu/shiyan7/tuozhan/wxwjwjsq.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1606126195160 "|Block1|wxwjwjsq:inst1|jishuqi:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 wxwjwjsq.v(17) " "Verilog HDL assignment warning at wxwjwjsq.v(17): truncated value with size 32 to match size of target (1)" {  } { { "wxwjwjsq.v" "" { Text "C:/Users/Administrator/Desktop/shu/shiyan7/tuozhan/wxwjwjsq.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1606126195160 "|Block1|wxwjwjsq:inst1|jishuqi:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDqiduan wxwjwjsq:inst1\|BCDqiduan:comb_4 " "Elaborating entity \"BCDqiduan\" for hierarchy \"wxwjwjsq:inst1\|BCDqiduan:comb_4\"" {  } { { "wxwjwjsq.v" "comb_4" { Text "C:/Users/Administrator/Desktop/shu/shiyan7/tuozhan/wxwjwjsq.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606126195160 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 wxwjwjsq.v(31) " "Verilog HDL assignment warning at wxwjwjsq.v(31): truncated value with size 32 to match size of target (4)" {  } { { "wxwjwjsq.v" "" { Text "C:/Users/Administrator/Desktop/shu/shiyan7/tuozhan/wxwjwjsq.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1606126195160 "|Block1|wxwjwjsq:inst1|BCDqiduan:comb_4"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sel GND " "Pin \"sel\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/shu/shiyan7/tuozhan/Block1.bdf" { { 288 1160 1336 304 "sel" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606126195562 "|Block1|sel"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1606126195562 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1606126195655 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Administrator/Desktop/shu/shiyan7/tuozhan/output_files/fpq.map.smsg " "Generated suppressed messages file C:/Users/Administrator/Desktop/shu/shiyan7/tuozhan/output_files/fpq.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1606126195812 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1606126195921 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606126195921 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "130 " "Implemented 130 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1606126195968 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1606126195968 ""} { "Info" "ICUT_CUT_TM_LCELLS" "107 " "Implemented 107 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1606126195968 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1606126195968 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4609 " "Peak virtual memory: 4609 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606126195983 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 23 18:09:55 2020 " "Processing ended: Mon Nov 23 18:09:55 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606126195983 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606126195983 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606126195983 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1606126195983 ""}
