###############################################################
#  Generated by:      Cadence Encounter 09.10-p004_1
#  OS:                Linux i686(Host ID esl2-9)
#  Generated on:      Mon Mar  3 17:51:21 2014
#  Command:           timeDesign -drvReports -slackReports -pathreports -exp...
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[30]                (^) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                12.06750
= Slack Time                  -3.16750
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +----------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell    |  Slew   |  Delay  |  Arrival | Required | 
     |                                  |                       |           |         |         |   Time   |   Time   | 
     |----------------------------------+-----------------------+-----------+---------+---------+----------+----------| 
     |                                  | CLK ^                 |           | 0.00000 |         |  0.00000 | -3.16750 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1   | 3.46310 | 3.94610 |  3.94610 |  0.77860 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X2   | 0.11380 | 0.77410 |  4.72020 |  1.55270 | 
     | \UUT/Mpath/the_alu/add_95 /U40   | A1 ^ -> ZN v          | NAND2_X1  | 0.34020 | 0.07790 |  4.79810 |  1.63060 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A1 v -> ZN ^          | NAND3_X1  | 0.13020 | 0.22010 |  5.01820 |  1.85070 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v          | NAND2_X1  | 0.36570 | 0.08230 |  5.10050 |  1.93300 | 
     | \UUT/Mpath/the_alu/add_95 /U51   | A1 v -> ZN ^          | NAND3_X1  | 0.11080 | 0.18090 |  5.28140 |  2.11390 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1  | 0.52890 | 0.07940 |  5.36080 |  2.19330 | 
     | \UUT/Mpath/the_alu/add_95 /U99   | A3 v -> ZN ^          | NAND3_X1  | 0.12070 | 0.26160 |  5.62240 |  2.45490 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1  | 0.37450 | 0.07950 |  5.70190 |  2.53440 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1  | 0.15630 | 0.29600 |  5.99790 |  2.83040 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1  | 0.04300 | 0.06500 |  6.06290 |  2.89540 | 
     | \UUT/Mpath/the_alu/add_95 /U173  | A3 v -> ZN ^          | NAND3_X1  | 0.04170 | 0.08020 |  6.14310 |  2.97560 | 
     | \UUT/Mpath/the_alu/add_95 /U210  | A2 ^ -> ZN v          | NAND2_X1  | 0.08730 | 0.05270 |  6.19580 |  3.02830 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A1 v -> ZN ^          | NAND3_X1  | 0.06580 | 0.11820 |  6.31400 |  3.14650 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1  | 0.05740 | 0.04970 |  6.36370 |  3.19620 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1  | 0.06140 | 0.10290 |  6.46660 |  3.29910 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1     | 0.04760 | 0.15290 |  6.61950 |  3.45200 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1     | 0.04550 | 0.14230 |  6.76180 |  3.59430 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1     | 0.06760 | 0.16930 |  6.93110 |  3.76360 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1  | 0.04370 | 0.06400 |  6.99510 |  3.82760 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X2  | 0.05210 | 0.09200 |  7.08710 |  3.91960 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1  | 0.04230 | 0.05680 |  7.14390 |  3.97640 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X2  | 0.05110 | 0.09020 |  7.23410 |  4.06660 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1  | 0.04180 | 0.05620 |  7.29030 |  4.12280 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X2  | 0.05320 | 0.09210 |  7.38240 |  4.21490 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1  | 0.03510 | 0.04480 |  7.42720 |  4.25970 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1  | 0.08080 | 0.11730 |  7.54450 |  4.37700 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1  | 0.04240 | 0.06790 |  7.61240 |  4.44490 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2  | 0.05610 | 0.09550 |  7.70790 |  4.54040 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1  | 0.04180 | 0.05920 |  7.76710 |  4.59960 | 
     | \UUT/Mpath/the_alu/add_95 /U146  | A3 v -> ZN ^          | NAND3_X1  | 0.05650 | 0.09560 |  7.86270 |  4.69520 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1  | 0.04030 | 0.05640 |  7.91910 |  4.75160 | 
     | \UUT/Mpath/the_alu/add_95 /U164  | A3 v -> ZN ^          | NAND3_X1  | 0.05500 | 0.09310 |  8.01220 |  4.84470 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1  | 0.04070 | 0.05730 |  8.06950 |  4.90200 | 
     | \UUT/Mpath/the_alu/add_95 /U179  | A3 v -> ZN ^          | NAND3_X1  | 0.05590 | 0.09430 |  8.16380 |  4.99630 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1  | 0.04050 | 0.05750 |  8.22130 |  5.05380 | 
     | \UUT/Mpath/the_alu/add_95 /U201  | A3 v -> ZN ^          | NAND3_X1  | 0.05370 | 0.09180 |  8.31310 |  5.14560 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1  | 0.03390 | 0.04560 |  8.35870 |  5.19120 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1  | 0.07870 | 0.11440 |  8.47310 |  5.30560 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1  | 0.04590 | 0.06620 |  8.53930 |  5.37180 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1  | 0.06070 | 0.10240 |  8.64170 |  5.47420 | 
     | \UUT/Mpath/the_alu/add_95 /U137  | A1 ^ -> ZN v          | NAND2_X1  | 0.04150 | 0.05820 |  8.69990 |  5.53240 | 
     | \UUT/Mpath/the_alu/add_95 /U140  | A1 v -> ZN ^          | NAND3_X1  | 0.05360 | 0.07780 |  8.77770 |  5.61020 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1  | 0.03950 | 0.05550 |  8.83320 |  5.66570 | 
     | \UUT/Mpath/the_alu/add_95 /U148  | A3 v -> ZN ^          | NAND3_X1  | 0.05900 | 0.09690 |  8.93010 |  5.76260 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1  | 0.03980 | 0.05830 |  8.98840 |  5.82090 | 
     | \UUT/Mpath/the_alu/add_95 /U31   | A3 v -> ZN ^          | NAND3_X1  | 0.05780 | 0.09580 |  9.08420 |  5.91670 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1  | 0.03890 | 0.05570 |  9.13990 |  5.97240 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1  | 0.05660 | 0.09410 |  9.23400 |  6.06650 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1  | 0.03650 | 0.04660 |  9.28060 |  6.11310 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1  | 0.05510 | 0.09090 |  9.37150 |  6.20400 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1  | 0.03740 | 0.05300 |  9.42450 |  6.25700 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1  | 0.05490 | 0.08420 |  9.50870 |  6.34120 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1  | 0.04710 | 0.06750 |  9.57620 |  6.40870 | 
     | \UUT/Mpath/the_alu/add_95 /U92   | A3 v -> ZN ^          | NAND3_X1  | 0.04070 | 0.08130 |  9.65750 |  6.49000 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1  | 0.09920 | 0.05330 |  9.71080 |  6.54330 | 
     | \UUT/Mpath/the_alu/add_95 /U53   | A3 v -> ZN ^          | NAND3_X1  | 0.05740 | 0.12750 |  9.83830 |  6.67080 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1  | 0.06760 | 0.04720 |  9.88550 |  6.71800 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1  | 0.04790 | 0.09260 |  9.97810 |  6.81060 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN ^           | XNOR2_X1  | 0.07180 | 0.12290 | 10.10100 |  6.93350 | 
     | U5824                            | A1 ^ -> ZN v          | NAND2_X1  | 0.07280 | 0.05820 | 10.15920 |  6.99170 | 
     | U5723                            | A2 v -> ZN v          | AND3_X1   | 0.02070 | 0.14480 | 10.30400 |  7.13650 | 
     | U6012                            | A1 v -> ZN ^          | NAND2_X1  | 0.12620 | 0.14570 | 10.44970 |  7.28220 | 
     | U5632                            | A2 ^ -> ZN ^          | AND2_X1   | 0.15200 | 0.26920 | 10.71890 |  7.55140 | 
     | U5630                            | A ^ -> ZN v           | INV_X1    | 0.03040 | 0.03260 | 10.75150 |  7.58400 | 
     | U5631                            | A2 v -> ZN v          | AND2_X1   | 0.01820 | 0.10920 | 10.86070 |  7.69320 | 
     | U6298                            | A v -> ZN ^           | INV_X1    | 0.03950 | 0.05770 | 10.91840 |  7.75090 | 
     | U6300                            | A ^ -> ZN v           | AOI221_X1 | 0.03560 | 0.04150 | 10.95990 |  7.79240 | 
     | U5627                            | A1 v -> ZN ^          | NAND3_X1  | 0.04100 | 0.06120 | 11.02110 |  7.85360 | 
     | U5822                            | A2 ^ -> ZN v          | NAND2_X1  | 0.01710 | 0.04490 | 11.06600 |  7.89850 | 
     | \localbus/C964                   | A2 v -> ZN v          | AND2_X2   | 0.02100 | 0.10420 | 11.17020 |  8.00270 | 
     | U5674                            | A1 v -> ZN v          | OR3_X4    | 0.04880 | 0.24510 | 11.41530 |  8.24780 | 
     | \localbus/C760                   | A1 v -> ZN v          | OR2_X2    | 0.03150 | 0.17660 | 11.59190 |  8.42440 | 
     | \localbus/I_7                    | A v -> ZN ^           | INV_X2    | 0.02590 | 0.05040 | 11.64230 |  8.47480 | 
     | U5174                            | A ^ -> ZN v           | INV_X1    | 0.09070 | 0.11920 | 11.76150 |  8.59400 | 
     | U5120                            | A2 v -> ZN ^          | NOR2_X1   | 0.20560 | 0.30460 | 12.06610 |  8.89860 | 
     |                                  | BUS_DATA_OUTBUS[30] ^ |           | 0.20560 | 0.00140 | 12.06750 |  8.90000 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[31]                (^) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                12.06580
= Slack Time                  -3.16580
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +----------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell    |  Slew   |  Delay  |  Arrival | Required | 
     |                                  |                       |           |         |         |   Time   |   Time   | 
     |----------------------------------+-----------------------+-----------+---------+---------+----------+----------| 
     |                                  | CLK ^                 |           | 0.00000 |         |  0.00000 | -3.16580 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1   | 3.46310 | 3.94610 |  3.94610 |  0.78030 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X2   | 0.11380 | 0.77410 |  4.72020 |  1.55440 | 
     | \UUT/Mpath/the_alu/add_95 /U40   | A1 ^ -> ZN v          | NAND2_X1  | 0.34020 | 0.07790 |  4.79810 |  1.63230 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A1 v -> ZN ^          | NAND3_X1  | 0.13020 | 0.22010 |  5.01820 |  1.85240 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v          | NAND2_X1  | 0.36570 | 0.08230 |  5.10050 |  1.93470 | 
     | \UUT/Mpath/the_alu/add_95 /U51   | A1 v -> ZN ^          | NAND3_X1  | 0.11080 | 0.18090 |  5.28140 |  2.11560 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1  | 0.52890 | 0.07940 |  5.36080 |  2.19500 | 
     | \UUT/Mpath/the_alu/add_95 /U99   | A3 v -> ZN ^          | NAND3_X1  | 0.12070 | 0.26160 |  5.62240 |  2.45660 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1  | 0.37450 | 0.07950 |  5.70190 |  2.53610 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1  | 0.15630 | 0.29600 |  5.99790 |  2.83210 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1  | 0.04300 | 0.06500 |  6.06290 |  2.89710 | 
     | \UUT/Mpath/the_alu/add_95 /U173  | A3 v -> ZN ^          | NAND3_X1  | 0.04170 | 0.08020 |  6.14310 |  2.97730 | 
     | \UUT/Mpath/the_alu/add_95 /U210  | A2 ^ -> ZN v          | NAND2_X1  | 0.08730 | 0.05270 |  6.19580 |  3.03000 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A1 v -> ZN ^          | NAND3_X1  | 0.06580 | 0.11820 |  6.31400 |  3.14820 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1  | 0.05740 | 0.04970 |  6.36370 |  3.19790 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1  | 0.06140 | 0.10290 |  6.46660 |  3.30080 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1     | 0.04760 | 0.15290 |  6.61950 |  3.45370 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1     | 0.04550 | 0.14230 |  6.76180 |  3.59600 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1     | 0.06760 | 0.16930 |  6.93110 |  3.76530 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1  | 0.04370 | 0.06400 |  6.99510 |  3.82930 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X2  | 0.05210 | 0.09200 |  7.08710 |  3.92130 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1  | 0.04230 | 0.05680 |  7.14390 |  3.97810 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X2  | 0.05110 | 0.09020 |  7.23410 |  4.06830 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1  | 0.04180 | 0.05620 |  7.29030 |  4.12450 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X2  | 0.05320 | 0.09210 |  7.38240 |  4.21660 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1  | 0.03510 | 0.04480 |  7.42720 |  4.26140 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1  | 0.08080 | 0.11730 |  7.54450 |  4.37870 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1  | 0.04240 | 0.06790 |  7.61240 |  4.44660 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2  | 0.05610 | 0.09550 |  7.70790 |  4.54210 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1  | 0.04180 | 0.05920 |  7.76710 |  4.60130 | 
     | \UUT/Mpath/the_alu/add_95 /U146  | A3 v -> ZN ^          | NAND3_X1  | 0.05650 | 0.09560 |  7.86270 |  4.69690 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1  | 0.04030 | 0.05640 |  7.91910 |  4.75330 | 
     | \UUT/Mpath/the_alu/add_95 /U164  | A3 v -> ZN ^          | NAND3_X1  | 0.05500 | 0.09310 |  8.01220 |  4.84640 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1  | 0.04070 | 0.05730 |  8.06950 |  4.90370 | 
     | \UUT/Mpath/the_alu/add_95 /U179  | A3 v -> ZN ^          | NAND3_X1  | 0.05590 | 0.09430 |  8.16380 |  4.99800 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1  | 0.04050 | 0.05750 |  8.22130 |  5.05550 | 
     | \UUT/Mpath/the_alu/add_95 /U201  | A3 v -> ZN ^          | NAND3_X1  | 0.05370 | 0.09180 |  8.31310 |  5.14730 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1  | 0.03390 | 0.04560 |  8.35870 |  5.19290 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1  | 0.07870 | 0.11440 |  8.47310 |  5.30730 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1  | 0.04590 | 0.06620 |  8.53930 |  5.37350 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1  | 0.06070 | 0.10240 |  8.64170 |  5.47590 | 
     | \UUT/Mpath/the_alu/add_95 /U137  | A1 ^ -> ZN v          | NAND2_X1  | 0.04150 | 0.05820 |  8.69990 |  5.53410 | 
     | \UUT/Mpath/the_alu/add_95 /U140  | A1 v -> ZN ^          | NAND3_X1  | 0.05360 | 0.07780 |  8.77770 |  5.61190 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1  | 0.03950 | 0.05550 |  8.83320 |  5.66740 | 
     | \UUT/Mpath/the_alu/add_95 /U148  | A3 v -> ZN ^          | NAND3_X1  | 0.05900 | 0.09690 |  8.93010 |  5.76430 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1  | 0.03980 | 0.05830 |  8.98840 |  5.82260 | 
     | \UUT/Mpath/the_alu/add_95 /U31   | A3 v -> ZN ^          | NAND3_X1  | 0.05780 | 0.09580 |  9.08420 |  5.91840 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1  | 0.03890 | 0.05570 |  9.13990 |  5.97410 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1  | 0.05660 | 0.09410 |  9.23400 |  6.06820 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1  | 0.03650 | 0.04660 |  9.28060 |  6.11480 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1  | 0.05510 | 0.09090 |  9.37150 |  6.20570 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1  | 0.03740 | 0.05300 |  9.42450 |  6.25870 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1  | 0.05490 | 0.08420 |  9.50870 |  6.34290 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1  | 0.04710 | 0.06750 |  9.57620 |  6.41040 | 
     | \UUT/Mpath/the_alu/add_95 /U92   | A3 v -> ZN ^          | NAND3_X1  | 0.04070 | 0.08130 |  9.65750 |  6.49170 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1  | 0.09920 | 0.05330 |  9.71080 |  6.54500 | 
     | \UUT/Mpath/the_alu/add_95 /U53   | A3 v -> ZN ^          | NAND3_X1  | 0.05740 | 0.12750 |  9.83830 |  6.67250 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1  | 0.06760 | 0.04720 |  9.88550 |  6.71970 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1  | 0.04790 | 0.09260 |  9.97810 |  6.81230 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN ^           | XNOR2_X1  | 0.07180 | 0.12290 | 10.10100 |  6.93520 | 
     | U5824                            | A1 ^ -> ZN v          | NAND2_X1  | 0.07280 | 0.05820 | 10.15920 |  6.99340 | 
     | U5723                            | A2 v -> ZN v          | AND3_X1   | 0.02070 | 0.14480 | 10.30400 |  7.13820 | 
     | U6012                            | A1 v -> ZN ^          | NAND2_X1  | 0.12620 | 0.14570 | 10.44970 |  7.28390 | 
     | U5632                            | A2 ^ -> ZN ^          | AND2_X1   | 0.15200 | 0.26920 | 10.71890 |  7.55310 | 
     | U5630                            | A ^ -> ZN v           | INV_X1    | 0.03040 | 0.03260 | 10.75150 |  7.58570 | 
     | U5631                            | A2 v -> ZN v          | AND2_X1   | 0.01820 | 0.10920 | 10.86070 |  7.69490 | 
     | U6298                            | A v -> ZN ^           | INV_X1    | 0.03950 | 0.05770 | 10.91840 |  7.75260 | 
     | U6300                            | A ^ -> ZN v           | AOI221_X1 | 0.03560 | 0.04150 | 10.95990 |  7.79410 | 
     | U5627                            | A1 v -> ZN ^          | NAND3_X1  | 0.04100 | 0.06120 | 11.02110 |  7.85530 | 
     | U5822                            | A2 ^ -> ZN v          | NAND2_X1  | 0.01710 | 0.04490 | 11.06600 |  7.90020 | 
     | \localbus/C964                   | A2 v -> ZN v          | AND2_X2   | 0.02100 | 0.10420 | 11.17020 |  8.00440 | 
     | U5674                            | A1 v -> ZN v          | OR3_X4    | 0.04880 | 0.24510 | 11.41530 |  8.24950 | 
     | \localbus/C760                   | A1 v -> ZN v          | OR2_X2    | 0.03150 | 0.17660 | 11.59190 |  8.42610 | 
     | \localbus/I_7                    | A v -> ZN ^           | INV_X2    | 0.02590 | 0.05040 | 11.64230 |  8.47650 | 
     | U5174                            | A ^ -> ZN v           | INV_X1    | 0.09070 | 0.11920 | 11.76150 |  8.59570 | 
     | U5117                            | A2 v -> ZN ^          | NOR2_X1   | 0.20400 | 0.30290 | 12.06440 |  8.89860 | 
     |                                  | BUS_DATA_OUTBUS[31] ^ |           | 0.20400 | 0.00140 | 12.06580 |  8.90000 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[29]                (^) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                12.06260
= Slack Time                  -3.16260
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +----------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell    |  Slew   |  Delay  |  Arrival | Required | 
     |                                  |                       |           |         |         |   Time   |   Time   | 
     |----------------------------------+-----------------------+-----------+---------+---------+----------+----------| 
     |                                  | CLK ^                 |           | 0.00000 |         |  0.00000 | -3.16260 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1   | 3.46310 | 3.94610 |  3.94610 |  0.78350 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X2   | 0.11380 | 0.77410 |  4.72020 |  1.55760 | 
     | \UUT/Mpath/the_alu/add_95 /U40   | A1 ^ -> ZN v          | NAND2_X1  | 0.34020 | 0.07790 |  4.79810 |  1.63550 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A1 v -> ZN ^          | NAND3_X1  | 0.13020 | 0.22010 |  5.01820 |  1.85560 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v          | NAND2_X1  | 0.36570 | 0.08230 |  5.10050 |  1.93790 | 
     | \UUT/Mpath/the_alu/add_95 /U51   | A1 v -> ZN ^          | NAND3_X1  | 0.11080 | 0.18090 |  5.28140 |  2.11880 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1  | 0.52890 | 0.07940 |  5.36080 |  2.19820 | 
     | \UUT/Mpath/the_alu/add_95 /U99   | A3 v -> ZN ^          | NAND3_X1  | 0.12070 | 0.26160 |  5.62240 |  2.45980 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1  | 0.37450 | 0.07950 |  5.70190 |  2.53930 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1  | 0.15630 | 0.29600 |  5.99790 |  2.83530 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1  | 0.04300 | 0.06500 |  6.06290 |  2.90030 | 
     | \UUT/Mpath/the_alu/add_95 /U173  | A3 v -> ZN ^          | NAND3_X1  | 0.04170 | 0.08020 |  6.14310 |  2.98050 | 
     | \UUT/Mpath/the_alu/add_95 /U210  | A2 ^ -> ZN v          | NAND2_X1  | 0.08730 | 0.05270 |  6.19580 |  3.03320 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A1 v -> ZN ^          | NAND3_X1  | 0.06580 | 0.11820 |  6.31400 |  3.15140 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1  | 0.05740 | 0.04970 |  6.36370 |  3.20110 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1  | 0.06140 | 0.10290 |  6.46660 |  3.30400 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1     | 0.04760 | 0.15290 |  6.61950 |  3.45690 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1     | 0.04550 | 0.14230 |  6.76180 |  3.59920 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1     | 0.06760 | 0.16930 |  6.93110 |  3.76850 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1  | 0.04370 | 0.06400 |  6.99510 |  3.83250 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X2  | 0.05210 | 0.09200 |  7.08710 |  3.92450 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1  | 0.04230 | 0.05680 |  7.14390 |  3.98130 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X2  | 0.05110 | 0.09020 |  7.23410 |  4.07150 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1  | 0.04180 | 0.05620 |  7.29030 |  4.12770 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X2  | 0.05320 | 0.09210 |  7.38240 |  4.21980 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1  | 0.03510 | 0.04480 |  7.42720 |  4.26460 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1  | 0.08080 | 0.11730 |  7.54450 |  4.38190 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1  | 0.04240 | 0.06790 |  7.61240 |  4.44980 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2  | 0.05610 | 0.09550 |  7.70790 |  4.54530 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1  | 0.04180 | 0.05920 |  7.76710 |  4.60450 | 
     | \UUT/Mpath/the_alu/add_95 /U146  | A3 v -> ZN ^          | NAND3_X1  | 0.05650 | 0.09560 |  7.86270 |  4.70010 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1  | 0.04030 | 0.05640 |  7.91910 |  4.75650 | 
     | \UUT/Mpath/the_alu/add_95 /U164  | A3 v -> ZN ^          | NAND3_X1  | 0.05500 | 0.09310 |  8.01220 |  4.84960 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1  | 0.04070 | 0.05730 |  8.06950 |  4.90690 | 
     | \UUT/Mpath/the_alu/add_95 /U179  | A3 v -> ZN ^          | NAND3_X1  | 0.05590 | 0.09430 |  8.16380 |  5.00120 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1  | 0.04050 | 0.05750 |  8.22130 |  5.05870 | 
     | \UUT/Mpath/the_alu/add_95 /U201  | A3 v -> ZN ^          | NAND3_X1  | 0.05370 | 0.09180 |  8.31310 |  5.15050 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1  | 0.03390 | 0.04560 |  8.35870 |  5.19610 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1  | 0.07870 | 0.11440 |  8.47310 |  5.31050 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1  | 0.04590 | 0.06620 |  8.53930 |  5.37670 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1  | 0.06070 | 0.10240 |  8.64170 |  5.47910 | 
     | \UUT/Mpath/the_alu/add_95 /U137  | A1 ^ -> ZN v          | NAND2_X1  | 0.04150 | 0.05820 |  8.69990 |  5.53730 | 
     | \UUT/Mpath/the_alu/add_95 /U140  | A1 v -> ZN ^          | NAND3_X1  | 0.05360 | 0.07780 |  8.77770 |  5.61510 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1  | 0.03950 | 0.05550 |  8.83320 |  5.67060 | 
     | \UUT/Mpath/the_alu/add_95 /U148  | A3 v -> ZN ^          | NAND3_X1  | 0.05900 | 0.09690 |  8.93010 |  5.76750 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1  | 0.03980 | 0.05830 |  8.98840 |  5.82580 | 
     | \UUT/Mpath/the_alu/add_95 /U31   | A3 v -> ZN ^          | NAND3_X1  | 0.05780 | 0.09580 |  9.08420 |  5.92160 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1  | 0.03890 | 0.05570 |  9.13990 |  5.97730 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1  | 0.05660 | 0.09410 |  9.23400 |  6.07140 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1  | 0.03650 | 0.04660 |  9.28060 |  6.11800 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1  | 0.05510 | 0.09090 |  9.37150 |  6.20890 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1  | 0.03740 | 0.05300 |  9.42450 |  6.26190 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1  | 0.05490 | 0.08420 |  9.50870 |  6.34610 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1  | 0.04710 | 0.06750 |  9.57620 |  6.41360 | 
     | \UUT/Mpath/the_alu/add_95 /U92   | A3 v -> ZN ^          | NAND3_X1  | 0.04070 | 0.08130 |  9.65750 |  6.49490 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1  | 0.09920 | 0.05330 |  9.71080 |  6.54820 | 
     | \UUT/Mpath/the_alu/add_95 /U53   | A3 v -> ZN ^          | NAND3_X1  | 0.05740 | 0.12750 |  9.83830 |  6.67570 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1  | 0.06760 | 0.04720 |  9.88550 |  6.72290 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1  | 0.04790 | 0.09260 |  9.97810 |  6.81550 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN ^           | XNOR2_X1  | 0.07180 | 0.12290 | 10.10100 |  6.93840 | 
     | U5824                            | A1 ^ -> ZN v          | NAND2_X1  | 0.07280 | 0.05820 | 10.15920 |  6.99660 | 
     | U5723                            | A2 v -> ZN v          | AND3_X1   | 0.02070 | 0.14480 | 10.30400 |  7.14140 | 
     | U6012                            | A1 v -> ZN ^          | NAND2_X1  | 0.12620 | 0.14570 | 10.44970 |  7.28710 | 
     | U5632                            | A2 ^ -> ZN ^          | AND2_X1   | 0.15200 | 0.26920 | 10.71890 |  7.55630 | 
     | U5630                            | A ^ -> ZN v           | INV_X1    | 0.03040 | 0.03260 | 10.75150 |  7.58890 | 
     | U5631                            | A2 v -> ZN v          | AND2_X1   | 0.01820 | 0.10920 | 10.86070 |  7.69810 | 
     | U6298                            | A v -> ZN ^           | INV_X1    | 0.03950 | 0.05770 | 10.91840 |  7.75580 | 
     | U6300                            | A ^ -> ZN v           | AOI221_X1 | 0.03560 | 0.04150 | 10.95990 |  7.79730 | 
     | U5627                            | A1 v -> ZN ^          | NAND3_X1  | 0.04100 | 0.06120 | 11.02110 |  7.85850 | 
     | U5822                            | A2 ^ -> ZN v          | NAND2_X1  | 0.01710 | 0.04490 | 11.06600 |  7.90340 | 
     | \localbus/C964                   | A2 v -> ZN v          | AND2_X2   | 0.02100 | 0.10420 | 11.17020 |  8.00760 | 
     | U5674                            | A1 v -> ZN v          | OR3_X4    | 0.04880 | 0.24510 | 11.41530 |  8.25270 | 
     | \localbus/C760                   | A1 v -> ZN v          | OR2_X2    | 0.03150 | 0.17660 | 11.59190 |  8.42930 | 
     | \localbus/I_7                    | A v -> ZN ^           | INV_X2    | 0.02590 | 0.05040 | 11.64230 |  8.47970 | 
     | U5174                            | A ^ -> ZN v           | INV_X1    | 0.09070 | 0.11920 | 11.76150 |  8.59890 | 
     | U5124                            | A2 v -> ZN ^          | NOR2_X1   | 0.20120 | 0.29980 | 12.06130 |  8.89870 | 
     |                                  | BUS_DATA_OUTBUS[29] ^ |           | 0.20120 | 0.00130 | 12.06260 |  8.90000 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[28]                (^) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                12.05210
= Slack Time                  -3.15210
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +----------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell    |  Slew   |  Delay  |  Arrival | Required | 
     |                                  |                       |           |         |         |   Time   |   Time   | 
     |----------------------------------+-----------------------+-----------+---------+---------+----------+----------| 
     |                                  | CLK ^                 |           | 0.00000 |         |  0.00000 | -3.15210 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1   | 3.46310 | 3.94610 |  3.94610 |  0.79400 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X2   | 0.11380 | 0.77410 |  4.72020 |  1.56810 | 
     | \UUT/Mpath/the_alu/add_95 /U40   | A1 ^ -> ZN v          | NAND2_X1  | 0.34020 | 0.07790 |  4.79810 |  1.64600 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A1 v -> ZN ^          | NAND3_X1  | 0.13020 | 0.22010 |  5.01820 |  1.86610 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v          | NAND2_X1  | 0.36570 | 0.08230 |  5.10050 |  1.94840 | 
     | \UUT/Mpath/the_alu/add_95 /U51   | A1 v -> ZN ^          | NAND3_X1  | 0.11080 | 0.18090 |  5.28140 |  2.12930 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1  | 0.52890 | 0.07940 |  5.36080 |  2.20870 | 
     | \UUT/Mpath/the_alu/add_95 /U99   | A3 v -> ZN ^          | NAND3_X1  | 0.12070 | 0.26160 |  5.62240 |  2.47030 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1  | 0.37450 | 0.07950 |  5.70190 |  2.54980 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1  | 0.15630 | 0.29600 |  5.99790 |  2.84580 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1  | 0.04300 | 0.06500 |  6.06290 |  2.91080 | 
     | \UUT/Mpath/the_alu/add_95 /U173  | A3 v -> ZN ^          | NAND3_X1  | 0.04170 | 0.08020 |  6.14310 |  2.99100 | 
     | \UUT/Mpath/the_alu/add_95 /U210  | A2 ^ -> ZN v          | NAND2_X1  | 0.08730 | 0.05270 |  6.19580 |  3.04370 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A1 v -> ZN ^          | NAND3_X1  | 0.06580 | 0.11820 |  6.31400 |  3.16190 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1  | 0.05740 | 0.04970 |  6.36370 |  3.21160 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1  | 0.06140 | 0.10290 |  6.46660 |  3.31450 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1     | 0.04760 | 0.15290 |  6.61950 |  3.46740 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1     | 0.04550 | 0.14230 |  6.76180 |  3.60970 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1     | 0.06760 | 0.16930 |  6.93110 |  3.77900 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1  | 0.04370 | 0.06400 |  6.99510 |  3.84300 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X2  | 0.05210 | 0.09200 |  7.08710 |  3.93500 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1  | 0.04230 | 0.05680 |  7.14390 |  3.99180 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X2  | 0.05110 | 0.09020 |  7.23410 |  4.08200 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1  | 0.04180 | 0.05620 |  7.29030 |  4.13820 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X2  | 0.05320 | 0.09210 |  7.38240 |  4.23030 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1  | 0.03510 | 0.04480 |  7.42720 |  4.27510 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1  | 0.08080 | 0.11730 |  7.54450 |  4.39240 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1  | 0.04240 | 0.06790 |  7.61240 |  4.46030 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2  | 0.05610 | 0.09550 |  7.70790 |  4.55580 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1  | 0.04180 | 0.05920 |  7.76710 |  4.61500 | 
     | \UUT/Mpath/the_alu/add_95 /U146  | A3 v -> ZN ^          | NAND3_X1  | 0.05650 | 0.09560 |  7.86270 |  4.71060 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1  | 0.04030 | 0.05640 |  7.91910 |  4.76700 | 
     | \UUT/Mpath/the_alu/add_95 /U164  | A3 v -> ZN ^          | NAND3_X1  | 0.05500 | 0.09310 |  8.01220 |  4.86010 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1  | 0.04070 | 0.05730 |  8.06950 |  4.91740 | 
     | \UUT/Mpath/the_alu/add_95 /U179  | A3 v -> ZN ^          | NAND3_X1  | 0.05590 | 0.09430 |  8.16380 |  5.01170 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1  | 0.04050 | 0.05750 |  8.22130 |  5.06920 | 
     | \UUT/Mpath/the_alu/add_95 /U201  | A3 v -> ZN ^          | NAND3_X1  | 0.05370 | 0.09180 |  8.31310 |  5.16100 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1  | 0.03390 | 0.04560 |  8.35870 |  5.20660 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1  | 0.07870 | 0.11440 |  8.47310 |  5.32100 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1  | 0.04590 | 0.06620 |  8.53930 |  5.38720 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1  | 0.06070 | 0.10240 |  8.64170 |  5.48960 | 
     | \UUT/Mpath/the_alu/add_95 /U137  | A1 ^ -> ZN v          | NAND2_X1  | 0.04150 | 0.05820 |  8.69990 |  5.54780 | 
     | \UUT/Mpath/the_alu/add_95 /U140  | A1 v -> ZN ^          | NAND3_X1  | 0.05360 | 0.07780 |  8.77770 |  5.62560 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1  | 0.03950 | 0.05550 |  8.83320 |  5.68110 | 
     | \UUT/Mpath/the_alu/add_95 /U148  | A3 v -> ZN ^          | NAND3_X1  | 0.05900 | 0.09690 |  8.93010 |  5.77800 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1  | 0.03980 | 0.05830 |  8.98840 |  5.83630 | 
     | \UUT/Mpath/the_alu/add_95 /U31   | A3 v -> ZN ^          | NAND3_X1  | 0.05780 | 0.09580 |  9.08420 |  5.93210 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1  | 0.03890 | 0.05570 |  9.13990 |  5.98780 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1  | 0.05660 | 0.09410 |  9.23400 |  6.08190 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1  | 0.03650 | 0.04660 |  9.28060 |  6.12850 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1  | 0.05510 | 0.09090 |  9.37150 |  6.21940 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1  | 0.03740 | 0.05300 |  9.42450 |  6.27240 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1  | 0.05490 | 0.08420 |  9.50870 |  6.35660 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1  | 0.04710 | 0.06750 |  9.57620 |  6.42410 | 
     | \UUT/Mpath/the_alu/add_95 /U92   | A3 v -> ZN ^          | NAND3_X1  | 0.04070 | 0.08130 |  9.65750 |  6.50540 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1  | 0.09920 | 0.05330 |  9.71080 |  6.55870 | 
     | \UUT/Mpath/the_alu/add_95 /U53   | A3 v -> ZN ^          | NAND3_X1  | 0.05740 | 0.12750 |  9.83830 |  6.68620 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1  | 0.06760 | 0.04720 |  9.88550 |  6.73340 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1  | 0.04790 | 0.09260 |  9.97810 |  6.82600 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN ^           | XNOR2_X1  | 0.07180 | 0.12290 | 10.10100 |  6.94890 | 
     | U5824                            | A1 ^ -> ZN v          | NAND2_X1  | 0.07280 | 0.05820 | 10.15920 |  7.00710 | 
     | U5723                            | A2 v -> ZN v          | AND3_X1   | 0.02070 | 0.14480 | 10.30400 |  7.15190 | 
     | U6012                            | A1 v -> ZN ^          | NAND2_X1  | 0.12620 | 0.14570 | 10.44970 |  7.29760 | 
     | U5632                            | A2 ^ -> ZN ^          | AND2_X1   | 0.15200 | 0.26920 | 10.71890 |  7.56680 | 
     | U5630                            | A ^ -> ZN v           | INV_X1    | 0.03040 | 0.03260 | 10.75150 |  7.59940 | 
     | U5631                            | A2 v -> ZN v          | AND2_X1   | 0.01820 | 0.10920 | 10.86070 |  7.70860 | 
     | U6298                            | A v -> ZN ^           | INV_X1    | 0.03950 | 0.05770 | 10.91840 |  7.76630 | 
     | U6300                            | A ^ -> ZN v           | AOI221_X1 | 0.03560 | 0.04150 | 10.95990 |  7.80780 | 
     | U5627                            | A1 v -> ZN ^          | NAND3_X1  | 0.04100 | 0.06120 | 11.02110 |  7.86900 | 
     | U5822                            | A2 ^ -> ZN v          | NAND2_X1  | 0.01710 | 0.04490 | 11.06600 |  7.91390 | 
     | \localbus/C964                   | A2 v -> ZN v          | AND2_X2   | 0.02100 | 0.10420 | 11.17020 |  8.01810 | 
     | U5674                            | A1 v -> ZN v          | OR3_X4    | 0.04880 | 0.24510 | 11.41530 |  8.26320 | 
     | \localbus/C760                   | A1 v -> ZN v          | OR2_X2    | 0.03150 | 0.17660 | 11.59190 |  8.43980 | 
     | \localbus/I_7                    | A v -> ZN ^           | INV_X2    | 0.02590 | 0.05040 | 11.64230 |  8.49020 | 
     | U5174                            | A ^ -> ZN v           | INV_X1    | 0.09070 | 0.11920 | 11.76150 |  8.60940 | 
     | U5127                            | A2 v -> ZN ^          | NOR2_X1   | 0.19180 | 0.28950 | 12.05100 |  8.89890 | 
     |                                  | BUS_DATA_OUTBUS[28] ^ |           | 0.19180 | 0.00110 | 12.05210 |  8.90000 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[27]                (^) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                12.04940
= Slack Time                  -3.14940
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +----------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell    |  Slew   |  Delay  |  Arrival | Required | 
     |                                  |                       |           |         |         |   Time   |   Time   | 
     |----------------------------------+-----------------------+-----------+---------+---------+----------+----------| 
     |                                  | CLK ^                 |           | 0.00000 |         |  0.00000 | -3.14940 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1   | 3.46310 | 3.94610 |  3.94610 |  0.79670 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X2   | 0.11380 | 0.77410 |  4.72020 |  1.57080 | 
     | \UUT/Mpath/the_alu/add_95 /U40   | A1 ^ -> ZN v          | NAND2_X1  | 0.34020 | 0.07790 |  4.79810 |  1.64870 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A1 v -> ZN ^          | NAND3_X1  | 0.13020 | 0.22010 |  5.01820 |  1.86880 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v          | NAND2_X1  | 0.36570 | 0.08230 |  5.10050 |  1.95110 | 
     | \UUT/Mpath/the_alu/add_95 /U51   | A1 v -> ZN ^          | NAND3_X1  | 0.11080 | 0.18090 |  5.28140 |  2.13200 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1  | 0.52890 | 0.07940 |  5.36080 |  2.21140 | 
     | \UUT/Mpath/the_alu/add_95 /U99   | A3 v -> ZN ^          | NAND3_X1  | 0.12070 | 0.26160 |  5.62240 |  2.47300 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1  | 0.37450 | 0.07950 |  5.70190 |  2.55250 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1  | 0.15630 | 0.29600 |  5.99790 |  2.84850 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1  | 0.04300 | 0.06500 |  6.06290 |  2.91350 | 
     | \UUT/Mpath/the_alu/add_95 /U173  | A3 v -> ZN ^          | NAND3_X1  | 0.04170 | 0.08020 |  6.14310 |  2.99370 | 
     | \UUT/Mpath/the_alu/add_95 /U210  | A2 ^ -> ZN v          | NAND2_X1  | 0.08730 | 0.05270 |  6.19580 |  3.04640 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A1 v -> ZN ^          | NAND3_X1  | 0.06580 | 0.11820 |  6.31400 |  3.16460 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1  | 0.05740 | 0.04970 |  6.36370 |  3.21430 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1  | 0.06140 | 0.10290 |  6.46660 |  3.31720 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1     | 0.04760 | 0.15290 |  6.61950 |  3.47010 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1     | 0.04550 | 0.14230 |  6.76180 |  3.61240 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1     | 0.06760 | 0.16930 |  6.93110 |  3.78170 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1  | 0.04370 | 0.06400 |  6.99510 |  3.84570 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X2  | 0.05210 | 0.09200 |  7.08710 |  3.93770 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1  | 0.04230 | 0.05680 |  7.14390 |  3.99450 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X2  | 0.05110 | 0.09020 |  7.23410 |  4.08470 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1  | 0.04180 | 0.05620 |  7.29030 |  4.14090 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X2  | 0.05320 | 0.09210 |  7.38240 |  4.23300 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1  | 0.03510 | 0.04480 |  7.42720 |  4.27780 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1  | 0.08080 | 0.11730 |  7.54450 |  4.39510 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1  | 0.04240 | 0.06790 |  7.61240 |  4.46300 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2  | 0.05610 | 0.09550 |  7.70790 |  4.55850 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1  | 0.04180 | 0.05920 |  7.76710 |  4.61770 | 
     | \UUT/Mpath/the_alu/add_95 /U146  | A3 v -> ZN ^          | NAND3_X1  | 0.05650 | 0.09560 |  7.86270 |  4.71330 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1  | 0.04030 | 0.05640 |  7.91910 |  4.76970 | 
     | \UUT/Mpath/the_alu/add_95 /U164  | A3 v -> ZN ^          | NAND3_X1  | 0.05500 | 0.09310 |  8.01220 |  4.86280 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1  | 0.04070 | 0.05730 |  8.06950 |  4.92010 | 
     | \UUT/Mpath/the_alu/add_95 /U179  | A3 v -> ZN ^          | NAND3_X1  | 0.05590 | 0.09430 |  8.16380 |  5.01440 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1  | 0.04050 | 0.05750 |  8.22130 |  5.07190 | 
     | \UUT/Mpath/the_alu/add_95 /U201  | A3 v -> ZN ^          | NAND3_X1  | 0.05370 | 0.09180 |  8.31310 |  5.16370 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1  | 0.03390 | 0.04560 |  8.35870 |  5.20930 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1  | 0.07870 | 0.11440 |  8.47310 |  5.32370 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1  | 0.04590 | 0.06620 |  8.53930 |  5.38990 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1  | 0.06070 | 0.10240 |  8.64170 |  5.49230 | 
     | \UUT/Mpath/the_alu/add_95 /U137  | A1 ^ -> ZN v          | NAND2_X1  | 0.04150 | 0.05820 |  8.69990 |  5.55050 | 
     | \UUT/Mpath/the_alu/add_95 /U140  | A1 v -> ZN ^          | NAND3_X1  | 0.05360 | 0.07780 |  8.77770 |  5.62830 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1  | 0.03950 | 0.05550 |  8.83320 |  5.68380 | 
     | \UUT/Mpath/the_alu/add_95 /U148  | A3 v -> ZN ^          | NAND3_X1  | 0.05900 | 0.09690 |  8.93010 |  5.78070 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1  | 0.03980 | 0.05830 |  8.98840 |  5.83900 | 
     | \UUT/Mpath/the_alu/add_95 /U31   | A3 v -> ZN ^          | NAND3_X1  | 0.05780 | 0.09580 |  9.08420 |  5.93480 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1  | 0.03890 | 0.05570 |  9.13990 |  5.99050 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1  | 0.05660 | 0.09410 |  9.23400 |  6.08460 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1  | 0.03650 | 0.04660 |  9.28060 |  6.13120 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1  | 0.05510 | 0.09090 |  9.37150 |  6.22210 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1  | 0.03740 | 0.05300 |  9.42450 |  6.27510 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1  | 0.05490 | 0.08420 |  9.50870 |  6.35930 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1  | 0.04710 | 0.06750 |  9.57620 |  6.42680 | 
     | \UUT/Mpath/the_alu/add_95 /U92   | A3 v -> ZN ^          | NAND3_X1  | 0.04070 | 0.08130 |  9.65750 |  6.50810 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1  | 0.09920 | 0.05330 |  9.71080 |  6.56140 | 
     | \UUT/Mpath/the_alu/add_95 /U53   | A3 v -> ZN ^          | NAND3_X1  | 0.05740 | 0.12750 |  9.83830 |  6.68890 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1  | 0.06760 | 0.04720 |  9.88550 |  6.73610 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1  | 0.04790 | 0.09260 |  9.97810 |  6.82870 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN ^           | XNOR2_X1  | 0.07180 | 0.12290 | 10.10100 |  6.95160 | 
     | U5824                            | A1 ^ -> ZN v          | NAND2_X1  | 0.07280 | 0.05820 | 10.15920 |  7.00980 | 
     | U5723                            | A2 v -> ZN v          | AND3_X1   | 0.02070 | 0.14480 | 10.30400 |  7.15460 | 
     | U6012                            | A1 v -> ZN ^          | NAND2_X1  | 0.12620 | 0.14570 | 10.44970 |  7.30030 | 
     | U5632                            | A2 ^ -> ZN ^          | AND2_X1   | 0.15200 | 0.26920 | 10.71890 |  7.56950 | 
     | U5630                            | A ^ -> ZN v           | INV_X1    | 0.03040 | 0.03260 | 10.75150 |  7.60210 | 
     | U5631                            | A2 v -> ZN v          | AND2_X1   | 0.01820 | 0.10920 | 10.86070 |  7.71130 | 
     | U6298                            | A v -> ZN ^           | INV_X1    | 0.03950 | 0.05770 | 10.91840 |  7.76900 | 
     | U6300                            | A ^ -> ZN v           | AOI221_X1 | 0.03560 | 0.04150 | 10.95990 |  7.81050 | 
     | U5627                            | A1 v -> ZN ^          | NAND3_X1  | 0.04100 | 0.06120 | 11.02110 |  7.87170 | 
     | U5822                            | A2 ^ -> ZN v          | NAND2_X1  | 0.01710 | 0.04490 | 11.06600 |  7.91660 | 
     | \localbus/C964                   | A2 v -> ZN v          | AND2_X2   | 0.02100 | 0.10420 | 11.17020 |  8.02080 | 
     | U5674                            | A1 v -> ZN v          | OR3_X4    | 0.04880 | 0.24510 | 11.41530 |  8.26590 | 
     | \localbus/C760                   | A1 v -> ZN v          | OR2_X2    | 0.03150 | 0.17660 | 11.59190 |  8.44250 | 
     | \localbus/I_7                    | A v -> ZN ^           | INV_X2    | 0.02590 | 0.05040 | 11.64230 |  8.49290 | 
     | U5174                            | A ^ -> ZN v           | INV_X1    | 0.09070 | 0.11920 | 11.76150 |  8.61210 | 
     | U5130                            | A2 v -> ZN ^          | NOR2_X1   | 0.18940 | 0.28680 | 12.04830 |  8.89890 | 
     |                                  | BUS_DATA_OUTBUS[27] ^ |           | 0.18940 | 0.00110 | 12.04940 |  8.90000 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[24]                (^) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                12.03270
= Slack Time                  -3.13270
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +----------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell    |  Slew   |  Delay  |  Arrival | Required | 
     |                                  |                       |           |         |         |   Time   |   Time   | 
     |----------------------------------+-----------------------+-----------+---------+---------+----------+----------| 
     |                                  | CLK ^                 |           | 0.00000 |         |  0.00000 | -3.13270 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1   | 3.46310 | 3.94610 |  3.94610 |  0.81340 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X2   | 0.11380 | 0.77410 |  4.72020 |  1.58750 | 
     | \UUT/Mpath/the_alu/add_95 /U40   | A1 ^ -> ZN v          | NAND2_X1  | 0.34020 | 0.07790 |  4.79810 |  1.66540 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A1 v -> ZN ^          | NAND3_X1  | 0.13020 | 0.22010 |  5.01820 |  1.88550 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v          | NAND2_X1  | 0.36570 | 0.08230 |  5.10050 |  1.96780 | 
     | \UUT/Mpath/the_alu/add_95 /U51   | A1 v -> ZN ^          | NAND3_X1  | 0.11080 | 0.18090 |  5.28140 |  2.14870 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1  | 0.52890 | 0.07940 |  5.36080 |  2.22810 | 
     | \UUT/Mpath/the_alu/add_95 /U99   | A3 v -> ZN ^          | NAND3_X1  | 0.12070 | 0.26160 |  5.62240 |  2.48970 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1  | 0.37450 | 0.07950 |  5.70190 |  2.56920 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1  | 0.15630 | 0.29600 |  5.99790 |  2.86520 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1  | 0.04300 | 0.06500 |  6.06290 |  2.93020 | 
     | \UUT/Mpath/the_alu/add_95 /U173  | A3 v -> ZN ^          | NAND3_X1  | 0.04170 | 0.08020 |  6.14310 |  3.01040 | 
     | \UUT/Mpath/the_alu/add_95 /U210  | A2 ^ -> ZN v          | NAND2_X1  | 0.08730 | 0.05270 |  6.19580 |  3.06310 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A1 v -> ZN ^          | NAND3_X1  | 0.06580 | 0.11820 |  6.31400 |  3.18130 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1  | 0.05740 | 0.04970 |  6.36370 |  3.23100 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1  | 0.06140 | 0.10290 |  6.46660 |  3.33390 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1     | 0.04760 | 0.15290 |  6.61950 |  3.48680 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1     | 0.04550 | 0.14230 |  6.76180 |  3.62910 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1     | 0.06760 | 0.16930 |  6.93110 |  3.79840 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1  | 0.04370 | 0.06400 |  6.99510 |  3.86240 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X2  | 0.05210 | 0.09200 |  7.08710 |  3.95440 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1  | 0.04230 | 0.05680 |  7.14390 |  4.01120 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X2  | 0.05110 | 0.09020 |  7.23410 |  4.10140 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1  | 0.04180 | 0.05620 |  7.29030 |  4.15760 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X2  | 0.05320 | 0.09210 |  7.38240 |  4.24970 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1  | 0.03510 | 0.04480 |  7.42720 |  4.29450 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1  | 0.08080 | 0.11730 |  7.54450 |  4.41180 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1  | 0.04240 | 0.06790 |  7.61240 |  4.47970 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2  | 0.05610 | 0.09550 |  7.70790 |  4.57520 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1  | 0.04180 | 0.05920 |  7.76710 |  4.63440 | 
     | \UUT/Mpath/the_alu/add_95 /U146  | A3 v -> ZN ^          | NAND3_X1  | 0.05650 | 0.09560 |  7.86270 |  4.73000 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1  | 0.04030 | 0.05640 |  7.91910 |  4.78640 | 
     | \UUT/Mpath/the_alu/add_95 /U164  | A3 v -> ZN ^          | NAND3_X1  | 0.05500 | 0.09310 |  8.01220 |  4.87950 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1  | 0.04070 | 0.05730 |  8.06950 |  4.93680 | 
     | \UUT/Mpath/the_alu/add_95 /U179  | A3 v -> ZN ^          | NAND3_X1  | 0.05590 | 0.09430 |  8.16380 |  5.03110 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1  | 0.04050 | 0.05750 |  8.22130 |  5.08860 | 
     | \UUT/Mpath/the_alu/add_95 /U201  | A3 v -> ZN ^          | NAND3_X1  | 0.05370 | 0.09180 |  8.31310 |  5.18040 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1  | 0.03390 | 0.04560 |  8.35870 |  5.22600 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1  | 0.07870 | 0.11440 |  8.47310 |  5.34040 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1  | 0.04590 | 0.06620 |  8.53930 |  5.40660 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1  | 0.06070 | 0.10240 |  8.64170 |  5.50900 | 
     | \UUT/Mpath/the_alu/add_95 /U137  | A1 ^ -> ZN v          | NAND2_X1  | 0.04150 | 0.05820 |  8.69990 |  5.56720 | 
     | \UUT/Mpath/the_alu/add_95 /U140  | A1 v -> ZN ^          | NAND3_X1  | 0.05360 | 0.07780 |  8.77770 |  5.64500 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1  | 0.03950 | 0.05550 |  8.83320 |  5.70050 | 
     | \UUT/Mpath/the_alu/add_95 /U148  | A3 v -> ZN ^          | NAND3_X1  | 0.05900 | 0.09690 |  8.93010 |  5.79740 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1  | 0.03980 | 0.05830 |  8.98840 |  5.85570 | 
     | \UUT/Mpath/the_alu/add_95 /U31   | A3 v -> ZN ^          | NAND3_X1  | 0.05780 | 0.09580 |  9.08420 |  5.95150 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1  | 0.03890 | 0.05570 |  9.13990 |  6.00720 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1  | 0.05660 | 0.09410 |  9.23400 |  6.10130 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1  | 0.03650 | 0.04660 |  9.28060 |  6.14790 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1  | 0.05510 | 0.09090 |  9.37150 |  6.23880 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1  | 0.03740 | 0.05300 |  9.42450 |  6.29180 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1  | 0.05490 | 0.08420 |  9.50870 |  6.37600 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1  | 0.04710 | 0.06750 |  9.57620 |  6.44350 | 
     | \UUT/Mpath/the_alu/add_95 /U92   | A3 v -> ZN ^          | NAND3_X1  | 0.04070 | 0.08130 |  9.65750 |  6.52480 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1  | 0.09920 | 0.05330 |  9.71080 |  6.57810 | 
     | \UUT/Mpath/the_alu/add_95 /U53   | A3 v -> ZN ^          | NAND3_X1  | 0.05740 | 0.12750 |  9.83830 |  6.70560 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1  | 0.06760 | 0.04720 |  9.88550 |  6.75280 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1  | 0.04790 | 0.09260 |  9.97810 |  6.84540 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN ^           | XNOR2_X1  | 0.07180 | 0.12290 | 10.10100 |  6.96830 | 
     | U5824                            | A1 ^ -> ZN v          | NAND2_X1  | 0.07280 | 0.05820 | 10.15920 |  7.02650 | 
     | U5723                            | A2 v -> ZN v          | AND3_X1   | 0.02070 | 0.14480 | 10.30400 |  7.17130 | 
     | U6012                            | A1 v -> ZN ^          | NAND2_X1  | 0.12620 | 0.14570 | 10.44970 |  7.31700 | 
     | U5632                            | A2 ^ -> ZN ^          | AND2_X1   | 0.15200 | 0.26920 | 10.71890 |  7.58620 | 
     | U5630                            | A ^ -> ZN v           | INV_X1    | 0.03040 | 0.03260 | 10.75150 |  7.61880 | 
     | U5631                            | A2 v -> ZN v          | AND2_X1   | 0.01820 | 0.10920 | 10.86070 |  7.72800 | 
     | U6298                            | A v -> ZN ^           | INV_X1    | 0.03950 | 0.05770 | 10.91840 |  7.78570 | 
     | U6300                            | A ^ -> ZN v           | AOI221_X1 | 0.03560 | 0.04150 | 10.95990 |  7.82720 | 
     | U5627                            | A1 v -> ZN ^          | NAND3_X1  | 0.04100 | 0.06120 | 11.02110 |  7.88840 | 
     | U5822                            | A2 ^ -> ZN v          | NAND2_X1  | 0.01710 | 0.04490 | 11.06600 |  7.93330 | 
     | \localbus/C964                   | A2 v -> ZN v          | AND2_X2   | 0.02100 | 0.10420 | 11.17020 |  8.03750 | 
     | U5674                            | A1 v -> ZN v          | OR3_X4    | 0.04880 | 0.24510 | 11.41530 |  8.28260 | 
     | \localbus/C760                   | A1 v -> ZN v          | OR2_X2    | 0.03150 | 0.17660 | 11.59190 |  8.45920 | 
     | \localbus/I_7                    | A v -> ZN ^           | INV_X2    | 0.02590 | 0.05040 | 11.64230 |  8.50960 | 
     | U5174                            | A ^ -> ZN v           | INV_X1    | 0.09070 | 0.11920 | 11.76150 |  8.62880 | 
     | U5139                            | A2 v -> ZN ^          | NOR2_X1   | 0.17460 | 0.27040 | 12.03190 |  8.89920 | 
     |                                  | BUS_DATA_OUTBUS[24] ^ |           | 0.17460 | 0.00080 | 12.03270 |  8.90000 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[21]                (^) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                12.03110
= Slack Time                  -3.13110
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +----------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell    |  Slew   |  Delay  |  Arrival | Required | 
     |                                  |                       |           |         |         |   Time   |   Time   | 
     |----------------------------------+-----------------------+-----------+---------+---------+----------+----------| 
     |                                  | CLK ^                 |           | 0.00000 |         |  0.00000 | -3.13110 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1   | 3.46310 | 3.94610 |  3.94610 |  0.81500 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X2   | 0.11380 | 0.77410 |  4.72020 |  1.58910 | 
     | \UUT/Mpath/the_alu/add_95 /U40   | A1 ^ -> ZN v          | NAND2_X1  | 0.34020 | 0.07790 |  4.79810 |  1.66700 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A1 v -> ZN ^          | NAND3_X1  | 0.13020 | 0.22010 |  5.01820 |  1.88710 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v          | NAND2_X1  | 0.36570 | 0.08230 |  5.10050 |  1.96940 | 
     | \UUT/Mpath/the_alu/add_95 /U51   | A1 v -> ZN ^          | NAND3_X1  | 0.11080 | 0.18090 |  5.28140 |  2.15030 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1  | 0.52890 | 0.07940 |  5.36080 |  2.22970 | 
     | \UUT/Mpath/the_alu/add_95 /U99   | A3 v -> ZN ^          | NAND3_X1  | 0.12070 | 0.26160 |  5.62240 |  2.49130 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1  | 0.37450 | 0.07950 |  5.70190 |  2.57080 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1  | 0.15630 | 0.29600 |  5.99790 |  2.86680 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1  | 0.04300 | 0.06500 |  6.06290 |  2.93180 | 
     | \UUT/Mpath/the_alu/add_95 /U173  | A3 v -> ZN ^          | NAND3_X1  | 0.04170 | 0.08020 |  6.14310 |  3.01200 | 
     | \UUT/Mpath/the_alu/add_95 /U210  | A2 ^ -> ZN v          | NAND2_X1  | 0.08730 | 0.05270 |  6.19580 |  3.06470 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A1 v -> ZN ^          | NAND3_X1  | 0.06580 | 0.11820 |  6.31400 |  3.18290 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1  | 0.05740 | 0.04970 |  6.36370 |  3.23260 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1  | 0.06140 | 0.10290 |  6.46660 |  3.33550 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1     | 0.04760 | 0.15290 |  6.61950 |  3.48840 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1     | 0.04550 | 0.14230 |  6.76180 |  3.63070 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1     | 0.06760 | 0.16930 |  6.93110 |  3.80000 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1  | 0.04370 | 0.06400 |  6.99510 |  3.86400 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X2  | 0.05210 | 0.09200 |  7.08710 |  3.95600 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1  | 0.04230 | 0.05680 |  7.14390 |  4.01280 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X2  | 0.05110 | 0.09020 |  7.23410 |  4.10300 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1  | 0.04180 | 0.05620 |  7.29030 |  4.15920 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X2  | 0.05320 | 0.09210 |  7.38240 |  4.25130 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1  | 0.03510 | 0.04480 |  7.42720 |  4.29610 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1  | 0.08080 | 0.11730 |  7.54450 |  4.41340 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1  | 0.04240 | 0.06790 |  7.61240 |  4.48130 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2  | 0.05610 | 0.09550 |  7.70790 |  4.57680 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1  | 0.04180 | 0.05920 |  7.76710 |  4.63600 | 
     | \UUT/Mpath/the_alu/add_95 /U146  | A3 v -> ZN ^          | NAND3_X1  | 0.05650 | 0.09560 |  7.86270 |  4.73160 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1  | 0.04030 | 0.05640 |  7.91910 |  4.78800 | 
     | \UUT/Mpath/the_alu/add_95 /U164  | A3 v -> ZN ^          | NAND3_X1  | 0.05500 | 0.09310 |  8.01220 |  4.88110 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1  | 0.04070 | 0.05730 |  8.06950 |  4.93840 | 
     | \UUT/Mpath/the_alu/add_95 /U179  | A3 v -> ZN ^          | NAND3_X1  | 0.05590 | 0.09430 |  8.16380 |  5.03270 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1  | 0.04050 | 0.05750 |  8.22130 |  5.09020 | 
     | \UUT/Mpath/the_alu/add_95 /U201  | A3 v -> ZN ^          | NAND3_X1  | 0.05370 | 0.09180 |  8.31310 |  5.18200 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1  | 0.03390 | 0.04560 |  8.35870 |  5.22760 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1  | 0.07870 | 0.11440 |  8.47310 |  5.34200 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1  | 0.04590 | 0.06620 |  8.53930 |  5.40820 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1  | 0.06070 | 0.10240 |  8.64170 |  5.51060 | 
     | \UUT/Mpath/the_alu/add_95 /U137  | A1 ^ -> ZN v          | NAND2_X1  | 0.04150 | 0.05820 |  8.69990 |  5.56880 | 
     | \UUT/Mpath/the_alu/add_95 /U140  | A1 v -> ZN ^          | NAND3_X1  | 0.05360 | 0.07780 |  8.77770 |  5.64660 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1  | 0.03950 | 0.05550 |  8.83320 |  5.70210 | 
     | \UUT/Mpath/the_alu/add_95 /U148  | A3 v -> ZN ^          | NAND3_X1  | 0.05900 | 0.09690 |  8.93010 |  5.79900 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1  | 0.03980 | 0.05830 |  8.98840 |  5.85730 | 
     | \UUT/Mpath/the_alu/add_95 /U31   | A3 v -> ZN ^          | NAND3_X1  | 0.05780 | 0.09580 |  9.08420 |  5.95310 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1  | 0.03890 | 0.05570 |  9.13990 |  6.00880 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1  | 0.05660 | 0.09410 |  9.23400 |  6.10290 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1  | 0.03650 | 0.04660 |  9.28060 |  6.14950 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1  | 0.05510 | 0.09090 |  9.37150 |  6.24040 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1  | 0.03740 | 0.05300 |  9.42450 |  6.29340 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1  | 0.05490 | 0.08420 |  9.50870 |  6.37760 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1  | 0.04710 | 0.06750 |  9.57620 |  6.44510 | 
     | \UUT/Mpath/the_alu/add_95 /U92   | A3 v -> ZN ^          | NAND3_X1  | 0.04070 | 0.08130 |  9.65750 |  6.52640 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1  | 0.09920 | 0.05330 |  9.71080 |  6.57970 | 
     | \UUT/Mpath/the_alu/add_95 /U53   | A3 v -> ZN ^          | NAND3_X1  | 0.05740 | 0.12750 |  9.83830 |  6.70720 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1  | 0.06760 | 0.04720 |  9.88550 |  6.75440 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1  | 0.04790 | 0.09260 |  9.97810 |  6.84700 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN ^           | XNOR2_X1  | 0.07180 | 0.12290 | 10.10100 |  6.96990 | 
     | U5824                            | A1 ^ -> ZN v          | NAND2_X1  | 0.07280 | 0.05820 | 10.15920 |  7.02810 | 
     | U5723                            | A2 v -> ZN v          | AND3_X1   | 0.02070 | 0.14480 | 10.30400 |  7.17290 | 
     | U6012                            | A1 v -> ZN ^          | NAND2_X1  | 0.12620 | 0.14570 | 10.44970 |  7.31860 | 
     | U5632                            | A2 ^ -> ZN ^          | AND2_X1   | 0.15200 | 0.26920 | 10.71890 |  7.58780 | 
     | U5630                            | A ^ -> ZN v           | INV_X1    | 0.03040 | 0.03260 | 10.75150 |  7.62040 | 
     | U5631                            | A2 v -> ZN v          | AND2_X1   | 0.01820 | 0.10920 | 10.86070 |  7.72960 | 
     | U6298                            | A v -> ZN ^           | INV_X1    | 0.03950 | 0.05770 | 10.91840 |  7.78730 | 
     | U6300                            | A ^ -> ZN v           | AOI221_X1 | 0.03560 | 0.04150 | 10.95990 |  7.82880 | 
     | U5627                            | A1 v -> ZN ^          | NAND3_X1  | 0.04100 | 0.06120 | 11.02110 |  7.89000 | 
     | U5822                            | A2 ^ -> ZN v          | NAND2_X1  | 0.01710 | 0.04490 | 11.06600 |  7.93490 | 
     | \localbus/C964                   | A2 v -> ZN v          | AND2_X2   | 0.02100 | 0.10420 | 11.17020 |  8.03910 | 
     | U5674                            | A1 v -> ZN v          | OR3_X4    | 0.04880 | 0.24510 | 11.41530 |  8.28420 | 
     | \localbus/C760                   | A1 v -> ZN v          | OR2_X2    | 0.03150 | 0.17660 | 11.59190 |  8.46080 | 
     | \localbus/I_7                    | A v -> ZN ^           | INV_X2    | 0.02590 | 0.05040 | 11.64230 |  8.51120 | 
     | U5174                            | A ^ -> ZN v           | INV_X1    | 0.09070 | 0.11920 | 11.76150 |  8.63040 | 
     | U5147                            | A2 v -> ZN ^          | NOR2_X1   | 0.17320 | 0.26880 | 12.03030 |  8.89920 | 
     |                                  | BUS_DATA_OUTBUS[21] ^ |           | 0.17320 | 0.00080 | 12.03110 |  8.90000 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[25]                (^) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                12.03050
= Slack Time                  -3.13050
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +----------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell    |  Slew   |  Delay  |  Arrival | Required | 
     |                                  |                       |           |         |         |   Time   |   Time   | 
     |----------------------------------+-----------------------+-----------+---------+---------+----------+----------| 
     |                                  | CLK ^                 |           | 0.00000 |         |  0.00000 | -3.13050 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1   | 3.46310 | 3.94610 |  3.94610 |  0.81560 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X2   | 0.11380 | 0.77410 |  4.72020 |  1.58970 | 
     | \UUT/Mpath/the_alu/add_95 /U40   | A1 ^ -> ZN v          | NAND2_X1  | 0.34020 | 0.07790 |  4.79810 |  1.66760 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A1 v -> ZN ^          | NAND3_X1  | 0.13020 | 0.22010 |  5.01820 |  1.88770 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v          | NAND2_X1  | 0.36570 | 0.08230 |  5.10050 |  1.97000 | 
     | \UUT/Mpath/the_alu/add_95 /U51   | A1 v -> ZN ^          | NAND3_X1  | 0.11080 | 0.18090 |  5.28140 |  2.15090 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1  | 0.52890 | 0.07940 |  5.36080 |  2.23030 | 
     | \UUT/Mpath/the_alu/add_95 /U99   | A3 v -> ZN ^          | NAND3_X1  | 0.12070 | 0.26160 |  5.62240 |  2.49190 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1  | 0.37450 | 0.07950 |  5.70190 |  2.57140 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1  | 0.15630 | 0.29600 |  5.99790 |  2.86740 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1  | 0.04300 | 0.06500 |  6.06290 |  2.93240 | 
     | \UUT/Mpath/the_alu/add_95 /U173  | A3 v -> ZN ^          | NAND3_X1  | 0.04170 | 0.08020 |  6.14310 |  3.01260 | 
     | \UUT/Mpath/the_alu/add_95 /U210  | A2 ^ -> ZN v          | NAND2_X1  | 0.08730 | 0.05270 |  6.19580 |  3.06530 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A1 v -> ZN ^          | NAND3_X1  | 0.06580 | 0.11820 |  6.31400 |  3.18350 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1  | 0.05740 | 0.04970 |  6.36370 |  3.23320 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1  | 0.06140 | 0.10290 |  6.46660 |  3.33610 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1     | 0.04760 | 0.15290 |  6.61950 |  3.48900 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1     | 0.04550 | 0.14230 |  6.76180 |  3.63130 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1     | 0.06760 | 0.16930 |  6.93110 |  3.80060 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1  | 0.04370 | 0.06400 |  6.99510 |  3.86460 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X2  | 0.05210 | 0.09200 |  7.08710 |  3.95660 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1  | 0.04230 | 0.05680 |  7.14390 |  4.01340 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X2  | 0.05110 | 0.09020 |  7.23410 |  4.10360 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1  | 0.04180 | 0.05620 |  7.29030 |  4.15980 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X2  | 0.05320 | 0.09210 |  7.38240 |  4.25190 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1  | 0.03510 | 0.04480 |  7.42720 |  4.29670 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1  | 0.08080 | 0.11730 |  7.54450 |  4.41400 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1  | 0.04240 | 0.06790 |  7.61240 |  4.48190 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2  | 0.05610 | 0.09550 |  7.70790 |  4.57740 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1  | 0.04180 | 0.05920 |  7.76710 |  4.63660 | 
     | \UUT/Mpath/the_alu/add_95 /U146  | A3 v -> ZN ^          | NAND3_X1  | 0.05650 | 0.09560 |  7.86270 |  4.73220 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1  | 0.04030 | 0.05640 |  7.91910 |  4.78860 | 
     | \UUT/Mpath/the_alu/add_95 /U164  | A3 v -> ZN ^          | NAND3_X1  | 0.05500 | 0.09310 |  8.01220 |  4.88170 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1  | 0.04070 | 0.05730 |  8.06950 |  4.93900 | 
     | \UUT/Mpath/the_alu/add_95 /U179  | A3 v -> ZN ^          | NAND3_X1  | 0.05590 | 0.09430 |  8.16380 |  5.03330 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1  | 0.04050 | 0.05750 |  8.22130 |  5.09080 | 
     | \UUT/Mpath/the_alu/add_95 /U201  | A3 v -> ZN ^          | NAND3_X1  | 0.05370 | 0.09180 |  8.31310 |  5.18260 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1  | 0.03390 | 0.04560 |  8.35870 |  5.22820 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1  | 0.07870 | 0.11440 |  8.47310 |  5.34260 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1  | 0.04590 | 0.06620 |  8.53930 |  5.40880 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1  | 0.06070 | 0.10240 |  8.64170 |  5.51120 | 
     | \UUT/Mpath/the_alu/add_95 /U137  | A1 ^ -> ZN v          | NAND2_X1  | 0.04150 | 0.05820 |  8.69990 |  5.56940 | 
     | \UUT/Mpath/the_alu/add_95 /U140  | A1 v -> ZN ^          | NAND3_X1  | 0.05360 | 0.07780 |  8.77770 |  5.64720 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1  | 0.03950 | 0.05550 |  8.83320 |  5.70270 | 
     | \UUT/Mpath/the_alu/add_95 /U148  | A3 v -> ZN ^          | NAND3_X1  | 0.05900 | 0.09690 |  8.93010 |  5.79960 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1  | 0.03980 | 0.05830 |  8.98840 |  5.85790 | 
     | \UUT/Mpath/the_alu/add_95 /U31   | A3 v -> ZN ^          | NAND3_X1  | 0.05780 | 0.09580 |  9.08420 |  5.95370 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1  | 0.03890 | 0.05570 |  9.13990 |  6.00940 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1  | 0.05660 | 0.09410 |  9.23400 |  6.10350 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1  | 0.03650 | 0.04660 |  9.28060 |  6.15010 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1  | 0.05510 | 0.09090 |  9.37150 |  6.24100 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1  | 0.03740 | 0.05300 |  9.42450 |  6.29400 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1  | 0.05490 | 0.08420 |  9.50870 |  6.37820 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1  | 0.04710 | 0.06750 |  9.57620 |  6.44570 | 
     | \UUT/Mpath/the_alu/add_95 /U92   | A3 v -> ZN ^          | NAND3_X1  | 0.04070 | 0.08130 |  9.65750 |  6.52700 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1  | 0.09920 | 0.05330 |  9.71080 |  6.58030 | 
     | \UUT/Mpath/the_alu/add_95 /U53   | A3 v -> ZN ^          | NAND3_X1  | 0.05740 | 0.12750 |  9.83830 |  6.70780 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1  | 0.06760 | 0.04720 |  9.88550 |  6.75500 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1  | 0.04790 | 0.09260 |  9.97810 |  6.84760 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN ^           | XNOR2_X1  | 0.07180 | 0.12290 | 10.10100 |  6.97050 | 
     | U5824                            | A1 ^ -> ZN v          | NAND2_X1  | 0.07280 | 0.05820 | 10.15920 |  7.02870 | 
     | U5723                            | A2 v -> ZN v          | AND3_X1   | 0.02070 | 0.14480 | 10.30400 |  7.17350 | 
     | U6012                            | A1 v -> ZN ^          | NAND2_X1  | 0.12620 | 0.14570 | 10.44970 |  7.31920 | 
     | U5632                            | A2 ^ -> ZN ^          | AND2_X1   | 0.15200 | 0.26920 | 10.71890 |  7.58840 | 
     | U5630                            | A ^ -> ZN v           | INV_X1    | 0.03040 | 0.03260 | 10.75150 |  7.62100 | 
     | U5631                            | A2 v -> ZN v          | AND2_X1   | 0.01820 | 0.10920 | 10.86070 |  7.73020 | 
     | U6298                            | A v -> ZN ^           | INV_X1    | 0.03950 | 0.05770 | 10.91840 |  7.78790 | 
     | U6300                            | A ^ -> ZN v           | AOI221_X1 | 0.03560 | 0.04150 | 10.95990 |  7.82940 | 
     | U5627                            | A1 v -> ZN ^          | NAND3_X1  | 0.04100 | 0.06120 | 11.02110 |  7.89060 | 
     | U5822                            | A2 ^ -> ZN v          | NAND2_X1  | 0.01710 | 0.04490 | 11.06600 |  7.93550 | 
     | \localbus/C964                   | A2 v -> ZN v          | AND2_X2   | 0.02100 | 0.10420 | 11.17020 |  8.03970 | 
     | U5674                            | A1 v -> ZN v          | OR3_X4    | 0.04880 | 0.24510 | 11.41530 |  8.28480 | 
     | \localbus/C760                   | A1 v -> ZN v          | OR2_X2    | 0.03150 | 0.17660 | 11.59190 |  8.46140 | 
     | \localbus/I_7                    | A v -> ZN ^           | INV_X2    | 0.02590 | 0.05040 | 11.64230 |  8.51180 | 
     | U5174                            | A ^ -> ZN v           | INV_X1    | 0.09070 | 0.11920 | 11.76150 |  8.63100 | 
     | U5136                            | A2 v -> ZN ^          | NOR2_X1   | 0.17220 | 0.26820 | 12.02970 |  8.89920 | 
     |                                  | BUS_DATA_OUTBUS[25] ^ |           | 0.17220 | 0.00080 | 12.03050 |  8.90000 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[26]                (^) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                12.02960
= Slack Time                  -3.12960
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +----------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell    |  Slew   |  Delay  |  Arrival | Required | 
     |                                  |                       |           |         |         |   Time   |   Time   | 
     |----------------------------------+-----------------------+-----------+---------+---------+----------+----------| 
     |                                  | CLK ^                 |           | 0.00000 |         |  0.00000 | -3.12960 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1   | 3.46310 | 3.94610 |  3.94610 |  0.81650 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X2   | 0.11380 | 0.77410 |  4.72020 |  1.59060 | 
     | \UUT/Mpath/the_alu/add_95 /U40   | A1 ^ -> ZN v          | NAND2_X1  | 0.34020 | 0.07790 |  4.79810 |  1.66850 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A1 v -> ZN ^          | NAND3_X1  | 0.13020 | 0.22010 |  5.01820 |  1.88860 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v          | NAND2_X1  | 0.36570 | 0.08230 |  5.10050 |  1.97090 | 
     | \UUT/Mpath/the_alu/add_95 /U51   | A1 v -> ZN ^          | NAND3_X1  | 0.11080 | 0.18090 |  5.28140 |  2.15180 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1  | 0.52890 | 0.07940 |  5.36080 |  2.23120 | 
     | \UUT/Mpath/the_alu/add_95 /U99   | A3 v -> ZN ^          | NAND3_X1  | 0.12070 | 0.26160 |  5.62240 |  2.49280 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1  | 0.37450 | 0.07950 |  5.70190 |  2.57230 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1  | 0.15630 | 0.29600 |  5.99790 |  2.86830 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1  | 0.04300 | 0.06500 |  6.06290 |  2.93330 | 
     | \UUT/Mpath/the_alu/add_95 /U173  | A3 v -> ZN ^          | NAND3_X1  | 0.04170 | 0.08020 |  6.14310 |  3.01350 | 
     | \UUT/Mpath/the_alu/add_95 /U210  | A2 ^ -> ZN v          | NAND2_X1  | 0.08730 | 0.05270 |  6.19580 |  3.06620 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A1 v -> ZN ^          | NAND3_X1  | 0.06580 | 0.11820 |  6.31400 |  3.18440 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1  | 0.05740 | 0.04970 |  6.36370 |  3.23410 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1  | 0.06140 | 0.10290 |  6.46660 |  3.33700 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1     | 0.04760 | 0.15290 |  6.61950 |  3.48990 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1     | 0.04550 | 0.14230 |  6.76180 |  3.63220 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1     | 0.06760 | 0.16930 |  6.93110 |  3.80150 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1  | 0.04370 | 0.06400 |  6.99510 |  3.86550 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X2  | 0.05210 | 0.09200 |  7.08710 |  3.95750 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1  | 0.04230 | 0.05680 |  7.14390 |  4.01430 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X2  | 0.05110 | 0.09020 |  7.23410 |  4.10450 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1  | 0.04180 | 0.05620 |  7.29030 |  4.16070 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X2  | 0.05320 | 0.09210 |  7.38240 |  4.25280 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1  | 0.03510 | 0.04480 |  7.42720 |  4.29760 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1  | 0.08080 | 0.11730 |  7.54450 |  4.41490 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1  | 0.04240 | 0.06790 |  7.61240 |  4.48280 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2  | 0.05610 | 0.09550 |  7.70790 |  4.57830 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1  | 0.04180 | 0.05920 |  7.76710 |  4.63750 | 
     | \UUT/Mpath/the_alu/add_95 /U146  | A3 v -> ZN ^          | NAND3_X1  | 0.05650 | 0.09560 |  7.86270 |  4.73310 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1  | 0.04030 | 0.05640 |  7.91910 |  4.78950 | 
     | \UUT/Mpath/the_alu/add_95 /U164  | A3 v -> ZN ^          | NAND3_X1  | 0.05500 | 0.09310 |  8.01220 |  4.88260 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1  | 0.04070 | 0.05730 |  8.06950 |  4.93990 | 
     | \UUT/Mpath/the_alu/add_95 /U179  | A3 v -> ZN ^          | NAND3_X1  | 0.05590 | 0.09430 |  8.16380 |  5.03420 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1  | 0.04050 | 0.05750 |  8.22130 |  5.09170 | 
     | \UUT/Mpath/the_alu/add_95 /U201  | A3 v -> ZN ^          | NAND3_X1  | 0.05370 | 0.09180 |  8.31310 |  5.18350 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1  | 0.03390 | 0.04560 |  8.35870 |  5.22910 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1  | 0.07870 | 0.11440 |  8.47310 |  5.34350 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1  | 0.04590 | 0.06620 |  8.53930 |  5.40970 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1  | 0.06070 | 0.10240 |  8.64170 |  5.51210 | 
     | \UUT/Mpath/the_alu/add_95 /U137  | A1 ^ -> ZN v          | NAND2_X1  | 0.04150 | 0.05820 |  8.69990 |  5.57030 | 
     | \UUT/Mpath/the_alu/add_95 /U140  | A1 v -> ZN ^          | NAND3_X1  | 0.05360 | 0.07780 |  8.77770 |  5.64810 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1  | 0.03950 | 0.05550 |  8.83320 |  5.70360 | 
     | \UUT/Mpath/the_alu/add_95 /U148  | A3 v -> ZN ^          | NAND3_X1  | 0.05900 | 0.09690 |  8.93010 |  5.80050 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1  | 0.03980 | 0.05830 |  8.98840 |  5.85880 | 
     | \UUT/Mpath/the_alu/add_95 /U31   | A3 v -> ZN ^          | NAND3_X1  | 0.05780 | 0.09580 |  9.08420 |  5.95460 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1  | 0.03890 | 0.05570 |  9.13990 |  6.01030 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1  | 0.05660 | 0.09410 |  9.23400 |  6.10440 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1  | 0.03650 | 0.04660 |  9.28060 |  6.15100 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1  | 0.05510 | 0.09090 |  9.37150 |  6.24190 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1  | 0.03740 | 0.05300 |  9.42450 |  6.29490 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1  | 0.05490 | 0.08420 |  9.50870 |  6.37910 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1  | 0.04710 | 0.06750 |  9.57620 |  6.44660 | 
     | \UUT/Mpath/the_alu/add_95 /U92   | A3 v -> ZN ^          | NAND3_X1  | 0.04070 | 0.08130 |  9.65750 |  6.52790 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1  | 0.09920 | 0.05330 |  9.71080 |  6.58120 | 
     | \UUT/Mpath/the_alu/add_95 /U53   | A3 v -> ZN ^          | NAND3_X1  | 0.05740 | 0.12750 |  9.83830 |  6.70870 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1  | 0.06760 | 0.04720 |  9.88550 |  6.75590 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1  | 0.04790 | 0.09260 |  9.97810 |  6.84850 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN ^           | XNOR2_X1  | 0.07180 | 0.12290 | 10.10100 |  6.97140 | 
     | U5824                            | A1 ^ -> ZN v          | NAND2_X1  | 0.07280 | 0.05820 | 10.15920 |  7.02960 | 
     | U5723                            | A2 v -> ZN v          | AND3_X1   | 0.02070 | 0.14480 | 10.30400 |  7.17440 | 
     | U6012                            | A1 v -> ZN ^          | NAND2_X1  | 0.12620 | 0.14570 | 10.44970 |  7.32010 | 
     | U5632                            | A2 ^ -> ZN ^          | AND2_X1   | 0.15200 | 0.26920 | 10.71890 |  7.58930 | 
     | U5630                            | A ^ -> ZN v           | INV_X1    | 0.03040 | 0.03260 | 10.75150 |  7.62190 | 
     | U5631                            | A2 v -> ZN v          | AND2_X1   | 0.01820 | 0.10920 | 10.86070 |  7.73110 | 
     | U6298                            | A v -> ZN ^           | INV_X1    | 0.03950 | 0.05770 | 10.91840 |  7.78880 | 
     | U6300                            | A ^ -> ZN v           | AOI221_X1 | 0.03560 | 0.04150 | 10.95990 |  7.83030 | 
     | U5627                            | A1 v -> ZN ^          | NAND3_X1  | 0.04100 | 0.06120 | 11.02110 |  7.89150 | 
     | U5822                            | A2 ^ -> ZN v          | NAND2_X1  | 0.01710 | 0.04490 | 11.06600 |  7.93640 | 
     | \localbus/C964                   | A2 v -> ZN v          | AND2_X2   | 0.02100 | 0.10420 | 11.17020 |  8.04060 | 
     | U5674                            | A1 v -> ZN v          | OR3_X4    | 0.04880 | 0.24510 | 11.41530 |  8.28570 | 
     | \localbus/C760                   | A1 v -> ZN v          | OR2_X2    | 0.03150 | 0.17660 | 11.59190 |  8.46230 | 
     | \localbus/I_7                    | A v -> ZN ^           | INV_X2    | 0.02590 | 0.05040 | 11.64230 |  8.51270 | 
     | U5174                            | A ^ -> ZN v           | INV_X1    | 0.09070 | 0.11920 | 11.76150 |  8.63190 | 
     | U5133                            | A2 v -> ZN ^          | NOR2_X1   | 0.17140 | 0.26730 | 12.02880 |  8.89920 | 
     |                                  | BUS_DATA_OUTBUS[26] ^ |           | 0.17140 | 0.00080 | 12.02960 |  8.90000 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[23]                (v) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                12.02360
= Slack Time                  -3.12360
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +----------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell    |  Slew   |  Delay  |  Arrival | Required | 
     |                                  |                       |           |         |         |   Time   |   Time   | 
     |----------------------------------+-----------------------+-----------+---------+---------+----------+----------| 
     |                                  | CLK ^                 |           | 0.00000 |         |  0.00000 | -3.12360 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1   | 3.46310 | 3.94610 |  3.94610 |  0.82250 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X2   | 0.11380 | 0.77410 |  4.72020 |  1.59660 | 
     | \UUT/Mpath/the_alu/add_95 /U40   | A1 ^ -> ZN v          | NAND2_X1  | 0.34020 | 0.07790 |  4.79810 |  1.67450 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A1 v -> ZN ^          | NAND3_X1  | 0.13020 | 0.22010 |  5.01820 |  1.89460 | 
     | \UUT/Mpath/the_alu/add_95 /U48   | A1 ^ -> ZN v          | NAND2_X1  | 0.36570 | 0.08230 |  5.10050 |  1.97690 | 
     | \UUT/Mpath/the_alu/add_95 /U51   | A1 v -> ZN ^          | NAND3_X1  | 0.11080 | 0.18090 |  5.28140 |  2.15780 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1  | 0.52890 | 0.07940 |  5.36080 |  2.23720 | 
     | \UUT/Mpath/the_alu/add_95 /U99   | A3 v -> ZN ^          | NAND3_X1  | 0.12070 | 0.26160 |  5.62240 |  2.49880 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1  | 0.37450 | 0.07950 |  5.70190 |  2.57830 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1  | 0.15630 | 0.29600 |  5.99790 |  2.87430 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1  | 0.04300 | 0.06500 |  6.06290 |  2.93930 | 
     | \UUT/Mpath/the_alu/add_95 /U173  | A3 v -> ZN ^          | NAND3_X1  | 0.04170 | 0.08020 |  6.14310 |  3.01950 | 
     | \UUT/Mpath/the_alu/add_95 /U210  | A2 ^ -> ZN v          | NAND2_X1  | 0.08730 | 0.05270 |  6.19580 |  3.07220 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A1 v -> ZN ^          | NAND3_X1  | 0.06580 | 0.11820 |  6.31400 |  3.19040 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1  | 0.05740 | 0.04970 |  6.36370 |  3.24010 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1  | 0.06140 | 0.10290 |  6.46660 |  3.34300 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1     | 0.04760 | 0.15290 |  6.61950 |  3.49590 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1     | 0.04550 | 0.14230 |  6.76180 |  3.63820 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1     | 0.06760 | 0.16930 |  6.93110 |  3.80750 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1  | 0.04370 | 0.06400 |  6.99510 |  3.87150 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X2  | 0.05210 | 0.09200 |  7.08710 |  3.96350 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1  | 0.04230 | 0.05680 |  7.14390 |  4.02030 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X2  | 0.05110 | 0.09020 |  7.23410 |  4.11050 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1  | 0.04180 | 0.05620 |  7.29030 |  4.16670 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X2  | 0.05320 | 0.09210 |  7.38240 |  4.25880 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1  | 0.03510 | 0.04480 |  7.42720 |  4.30360 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1  | 0.08080 | 0.11730 |  7.54450 |  4.42090 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1  | 0.04240 | 0.06790 |  7.61240 |  4.48880 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2  | 0.05610 | 0.09550 |  7.70790 |  4.58430 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1  | 0.04180 | 0.05920 |  7.76710 |  4.64350 | 
     | \UUT/Mpath/the_alu/add_95 /U146  | A3 v -> ZN ^          | NAND3_X1  | 0.05650 | 0.09560 |  7.86270 |  4.73910 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1  | 0.04030 | 0.05640 |  7.91910 |  4.79550 | 
     | \UUT/Mpath/the_alu/add_95 /U164  | A3 v -> ZN ^          | NAND3_X1  | 0.05500 | 0.09310 |  8.01220 |  4.88860 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1  | 0.04070 | 0.05730 |  8.06950 |  4.94590 | 
     | \UUT/Mpath/the_alu/add_95 /U179  | A3 v -> ZN ^          | NAND3_X1  | 0.05590 | 0.09430 |  8.16380 |  5.04020 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1  | 0.04050 | 0.05750 |  8.22130 |  5.09770 | 
     | \UUT/Mpath/the_alu/add_95 /U201  | A3 v -> ZN ^          | NAND3_X1  | 0.05370 | 0.09180 |  8.31310 |  5.18950 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1  | 0.03390 | 0.04560 |  8.35870 |  5.23510 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1  | 0.07870 | 0.11440 |  8.47310 |  5.34950 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1  | 0.04590 | 0.06620 |  8.53930 |  5.41570 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1  | 0.06070 | 0.10240 |  8.64170 |  5.51810 | 
     | \UUT/Mpath/the_alu/add_95 /U137  | A1 ^ -> ZN v          | NAND2_X1  | 0.04150 | 0.05820 |  8.69990 |  5.57630 | 
     | \UUT/Mpath/the_alu/add_95 /U140  | A1 v -> ZN ^          | NAND3_X1  | 0.05360 | 0.07780 |  8.77770 |  5.65410 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1  | 0.03950 | 0.05550 |  8.83320 |  5.70960 | 
     | \UUT/Mpath/the_alu/add_95 /U148  | A3 v -> ZN ^          | NAND3_X1  | 0.05900 | 0.09690 |  8.93010 |  5.80650 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1  | 0.03980 | 0.05830 |  8.98840 |  5.86480 | 
     | \UUT/Mpath/the_alu/add_95 /U31   | A3 v -> ZN ^          | NAND3_X1  | 0.05780 | 0.09580 |  9.08420 |  5.96060 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1  | 0.03890 | 0.05570 |  9.13990 |  6.01630 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1  | 0.05660 | 0.09410 |  9.23400 |  6.11040 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1  | 0.03650 | 0.04660 |  9.28060 |  6.15700 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1  | 0.05510 | 0.09090 |  9.37150 |  6.24790 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1  | 0.03740 | 0.05300 |  9.42450 |  6.30090 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1  | 0.05490 | 0.08420 |  9.50870 |  6.38510 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1  | 0.04710 | 0.06750 |  9.57620 |  6.45260 | 
     | \UUT/Mpath/the_alu/add_95 /U92   | A3 v -> ZN ^          | NAND3_X1  | 0.04070 | 0.08130 |  9.65750 |  6.53390 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1  | 0.09920 | 0.05330 |  9.71080 |  6.58720 | 
     | \UUT/Mpath/the_alu/add_95 /U53   | A3 v -> ZN ^          | NAND3_X1  | 0.05740 | 0.12750 |  9.83830 |  6.71470 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1  | 0.06760 | 0.04720 |  9.88550 |  6.76190 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1  | 0.04790 | 0.09260 |  9.97810 |  6.85450 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN ^           | XNOR2_X1  | 0.07180 | 0.12290 | 10.10100 |  6.97740 | 
     | U5824                            | A1 ^ -> ZN v          | NAND2_X1  | 0.07280 | 0.05820 | 10.15920 |  7.03560 | 
     | U5723                            | A2 v -> ZN v          | AND3_X1   | 0.02070 | 0.14480 | 10.30400 |  7.18040 | 
     | U6012                            | A1 v -> ZN ^          | NAND2_X1  | 0.12620 | 0.14570 | 10.44970 |  7.32610 | 
     | U5632                            | A2 ^ -> ZN ^          | AND2_X1   | 0.15200 | 0.26920 | 10.71890 |  7.59530 | 
     | U5630                            | A ^ -> ZN v           | INV_X1    | 0.03040 | 0.03260 | 10.75150 |  7.62790 | 
     | U5631                            | A2 v -> ZN v          | AND2_X1   | 0.01820 | 0.10920 | 10.86070 |  7.73710 | 
     | U6298                            | A v -> ZN ^           | INV_X1    | 0.03950 | 0.05770 | 10.91840 |  7.79480 | 
     | U6300                            | A ^ -> ZN v           | AOI221_X1 | 0.03560 | 0.04150 | 10.95990 |  7.83630 | 
     | U5627                            | A1 v -> ZN ^          | NAND3_X1  | 0.04100 | 0.06120 | 11.02110 |  7.89750 | 
     | U5822                            | A2 ^ -> ZN v          | NAND2_X1  | 0.01710 | 0.04490 | 11.06600 |  7.94240 | 
     | \localbus/C964                   | A2 v -> ZN v          | AND2_X2   | 0.02100 | 0.10420 | 11.17020 |  8.04660 | 
     | U5949                            | A1 v -> ZN v          | OR2_X4    | 0.02840 | 0.15220 | 11.32240 |  8.19880 | 
     | U5950                            | A1 v -> ZN ^          | NAND2_X4  | 0.05170 | 0.07210 | 11.39450 |  8.27090 | 
     | \localbus/C760                   | A2 ^ -> ZN ^          | OR2_X2    | 0.03190 | 0.09030 | 11.48480 |  8.36120 | 
     | \localbus/I_7                    | A ^ -> ZN v           | INV_X2    | 0.01100 | 0.02490 | 11.50970 |  8.38610 | 
     | U5174                            | A v -> ZN ^           | INV_X1    | 0.35330 | 0.38200 | 11.89170 |  8.76810 | 
     | U5143                            | A2 ^ -> ZN v          | NOR2_X1   | 0.08670 | 0.13120 | 12.02290 |  8.89930 | 
     |                                  | BUS_DATA_OUTBUS[23] v |           | 0.08670 | 0.00070 | 12.02360 |  8.90000 | 
     +----------------------------------------------------------------------------------------------------------------+ 

