var areaJSON='{"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[116.164, 82.1667, 42.7085, 53.1884, 38.4717], "total":[618652, 729803, 1443, 584, 4169], "name":"Kernel System", "max_resources":[854400, 1708800, 2713, 1518, 42720], "children":[{"name":"Static Partition", "type":"partition", "children":[{"name":"Board interface", "type":"resource", "data":[66866, 133600, 179, 0, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}]}, {"name":"Global interconnect", "type":"resource", "data":[18813, 23832, 61, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 12 global loads and 30 global stores. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"brief", "text":"For 12 global loads and 30 global stores."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/hnj1476724450050.html"}]}]}, {"name":"System description ROM", "type":"resource", "data":[0, 67, 2, 0, 0], "details":[{"type":"text", "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program."}, {"type":"brief", "text":"Contains information for the host."}]}, {"name":"Pipe and channel resources", "type":"group", "children":[{"name":"lbm.cl:40 (SINGALG2DATAR_CHAR_CHANNEL)", "type":"resource", "data":[11, 22, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/lbm.cl", "line":40}]], "details":[{"type":"text", "text":"Channel is implemented 8 bits wide by 1 deep."}, {"type":"brief", "text":"8b wide by 1 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}]}]}, {"name":"lbm.cl:41 (DATAR2BD_CELLVECTOR_CHANNEL)", "type":"resource", "data":[11, 5766, 0, 0, 96], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/lbm.cl", "line":41}]], "details":[{"type":"text", "text":"Channel is implemented 1920 bits wide by 8 deep."}, {"type":"brief", "text":"1920b wide by 8 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}]}]}, {"name":"lbm.cl:42 (ISTREAMER2DATAR_CHAR_CHANNEL)", "type":"resource", "data":[15, 32, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/lbm.cl", "line":42}]], "details":[{"type":"text", "text":"Channel is implemented 8 bits wide by 1 deep."}, {"type":"brief", "text":"8b wide by 1 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}]}]}, {"name":"lbm.cl:43 (BSTREAMER2DATAR_CHAR_CHANNEL)", "type":"resource", "data":[15, 32, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/lbm.cl", "line":43}]], "details":[{"type":"text", "text":"Channel is implemented 8 bits wide by 1 deep."}, {"type":"brief", "text":"8b wide by 1 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}]}]}, {"name":"lbm.cl:44 (BD2CU_CELLVECTOR_CHANNEL)", "type":"resource", "data":[11, 5766, 0, 0, 96], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/lbm.cl", "line":44}]], "details":[{"type":"text", "text":"Channel is implemented 1920 bits wide by 8 deep."}, {"type":"brief", "text":"1920b wide by 8 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}]}]}, {"name":"lbm.cl:45 (CU2VW_CELLVECTOR_CHANNEL)", "type":"resource", "data":[11, 5766, 0, 0, 96], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/lbm.cl", "line":45}]], "details":[{"type":"text", "text":"Channel is implemented 1920 bits wide by 8 deep."}, {"type":"brief", "text":"1920b wide by 8 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}]}]}, {"name":"lbm.cl:46 (DR2CU_REAL_CHANNEL)", "type":"resource", "data":[11, 70, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/lbm.cl", "line":46}]], "details":[{"type":"text", "text":"Channel is implemented 32 bits wide by 1 deep."}, {"type":"brief", "text":"32b wide by 1 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}]}]}, {"name":"lbm.cl:47 (BD2BU_CWBV_CHANNEL)", "type":"resource", "data":[11, 6534, 0, 0, 109], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/lbm.cl", "line":47}]], "details":[{"type":"text", "text":"Channel is implemented 2176 bits wide by 8 deep."}, {"type":"brief", "text":"2176b wide by 8 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}]}]}, {"name":"lbm.cl:48 (CU2ISTREAMER_FWP_CHANNEL)", "type":"resource", "data":[11, 390, 0, 0, 7], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/lbm.cl", "line":48}]], "details":[{"type":"text", "text":"Channel is implemented 128 bits wide by 8 deep."}, {"type":"brief", "text":"128b wide by 8 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}]}]}, {"name":"lbm.cl:49 (BU2BSTREAMER_CELL_CHANNEL)", "type":"resource", "data":[11, 1446, 0, 0, 24], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/lbm.cl", "line":49}]], "details":[{"type":"text", "text":"Channel is implemented 480 bits wide by 8 deep."}, {"type":"brief", "text":"480b wide by 8 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}]}]}, {"name":"lbm.cl:50 (VW2SINGALG_CHAR_CHANNEL)", "type":"resource", "data":[15, 32, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/lbm.cl", "line":50}]], "details":[{"type":"text", "text":"Channel is implemented 8 bits wide by 1 deep."}, {"type":"brief", "text":"8b wide by 1 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"name":"boundary_detector", "compute_units":1, "type":"function", "total_percent":[4.86578, 2.95974, 2.15789, 4.57059, 0], "total_kernel_resources":[16488, 36874, 124, 0, 440], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nMax global work dimension: 0\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"boundary_detector.cl:9 (cellvector.cells)", "type":"resource", "data":[1056, 8192, 40, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":9}]], "details":[{"type":"table", "Local memory":"Potentially inefficient configuration", "Requested size":"256 bytes", "Implemented size":"256 bytes", "Number of banks":"32 (banked on bits 2, 3, 4, 5, 6)", "Bank width":"32 bits", "Bank depth":"2 words", "Total replication":"1", "Clock":"Running memory at 2x clock to support more concurrent ports", "Additional information":[{"type":"text", "text":"Requested size 256 bytes, implemented size 256 bytes, <b>stallable</b>, 23 reads and 64 writes. ", "details":[{"type":"text", "text":"Reduce the number of write accesses or fix banking to make this memory system stall-free. Banking may be improved by using compile-time known indexing on lowest array dimension."}]}, {"type":"text", "text":"Banked on bits 2, 3, 4, 5, 6 into 32 separate banks."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/chn1469549457114.html"}]}]}, {"type":"brief", "text":"Potentially inefficient configuration,\\n256B requested,\\n256B implemented."}]}, {"name":"boundary_detector.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[32, 64, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[32, 64, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[13, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"boundary_detector.cl:11", "type":"resource", "data":[8, 2, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":11}]]}, {"name":"boundary_detector.cl:6", "type":"resource", "data":[5, 5, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":6}]]}]}]}, {"name":"boundary_detector.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[2509, 5605, 84, 0, 128], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2509, 5605, 84, 0, 128]}]}, {"name":"Feedback", "type":"resource", "data":[85, 148, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[85, 148, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[16, 12, 0, 0, 105], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[84, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit Or", "type":"resource", "count":45, "data":[45, 0, 0, 0, 0]}, {"name":"32-bit Or", "type":"resource", "count":12, "data":[12, 0, 0, 0, 0]}, {"name":"8-bit Integer Compare", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"8-bit Or", "type":"resource", "count":3, "data":[24, 0, 0, 0, 0]}]}, {"name":"boundary_detector.cl:9", "type":"resource", "data":[2314, 2240, 0, 0, 16], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":9}]], "children":[{"name":"1-bit Or", "type":"resource", "count":3, "data":[3, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":3, "data":[90, 64, 0, 0, 0]}, {"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":60, "data":[2220, 2176, 0, 0, 16], "details":[{"type":"text", "text":"Store uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Store uses a Local-pipelined LSU"}, {"type":"brief", "text":"Local-pipelined LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":"9"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}, {"type":"text", "text":"Stallable write to memory declared on %L.", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":"9"}]}]}], "replace_name":"true"}, {"name":"boundary_detector.cl:11", "type":"resource", "data":[1837, 1656, 0, 0, 31], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":11}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[1796, 1395, 0, 0, 31], "details":[{"type":"text", "text":"Store to global memory that implements printf functionality. printf is a debug tool that may slow down overall system performance. Remove from production code."}, {"type":"brief", "text":"Store to global memory that implements printf functionality."}]}, {"name":"llvm.fpga.printf", "type":"resource", "count":1, "data":[41, 261, 0, 0, 0]}], "replace_name":"true"}, {"name":"boundary_detector.cl:25", "type":"resource", "data":[104, 164, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":25}]], "children":[{"name":"Load", "type":"resource", "count":4, "data":[104, 164, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":"9"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"boundary_detector.cl:28", "type":"resource", "data":[112, 96, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":28}]], "children":[{"name":"32-bit Select", "type":"resource", "count":4, "data":[112, 96, 0, 0, 0]}], "replace_name":"true"}, {"name":"boundary_detector.cl:32", "type":"resource", "data":[82, 34, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":32}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":4, "data":[2, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":4, "data":[80, 32, 0, 0, 0]}], "replace_name":"true"}, {"name":"boundary_detector.cl:37", "type":"resource", "data":[6328, 16240, 0, 0, 124], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":37}]], "children":[{"name":"Store", "type":"resource", "count":4, "data":[6164, 15196, 0, 0, 124], "details":[{"type":"text", "text":"Store to global memory that implements printf functionality. printf is a debug tool that may slow down overall system performance. Remove from production code."}, {"type":"brief", "text":"Store to global memory that implements printf functionality."}]}, {"name":"llvm.fpga.printf", "type":"resource", "count":4, "data":[164, 1044, 0, 0, 0]}], "replace_name":"true"}, {"name":"boundary_detector.cl:39", "type":"resource", "data":[12, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":39}]], "children":[{"name":"8-bit Integer Compare", "type":"resource", "count":4, "data":[12, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"boundary_detector.cl:43", "type":"resource", "data":[1418, 1700, 0, 0, 32], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":43}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":4, "data":[128, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":4, "data":[972, 868, 0, 0, 16], "details":[{"type":"text", "text":"Load uses a Local-pipelined LSU"}, {"type":"brief", "text":"Local-pipelined LSU"}, {"type":"text", "text":"Stallable read from memory declared on %L.", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":"9"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}, {"name":"Store", "type":"resource", "count":4, "data":[318, 832, 0, 0, 16], "details":[{"type":"text", "text":"Store uses a Local-pipelined LSU"}, {"type":"brief", "text":"Local-pipelined LSU"}, {"type":"text", "text":"Stallable write to memory declared on %L.", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":"9"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"boundary_detector.cl:84", "type":"resource", "data":[483, 714, 0, 0, 4], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":84}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":15, "data":[480, 712, 0, 0, 4], "details":[{"type":"text", "text":"Load uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Load uses a Local-pipelined LSU"}, {"type":"brief", "text":"Local-pipelined LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":"9"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}, {"type":"text", "text":"Stallable read from memory declared on %L.", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":"9"}]}]}], "replace_name":"true"}, {"name":"boundary_detector.cl:112", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":112}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"boundary_streamer", "compute_units":1, "type":"function", "total_percent":[1.20083, 0.726475, 0.535581, 0.589753, 0.131752], "total_kernel_resources":[4187, 9152, 16, 1.5, 101], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nMax global work dimension: 0\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Private Variable: \\n - \'buf_flag\' (boundary_streamer.cl:7)", "type":"resource", "data":[7, 5, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl", "line":7}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 1 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 1 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'count\' (boundary_streamer.cl:12)", "type":"resource", "data":[24, 101, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl", "line":12}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'offset\' (boundary_streamer.cl:13)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl", "line":13}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"boundary_streamer.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[36, 127, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[34, 96, 0, 0, 0]}, {"name":"boundary_streamer.cl:11", "type":"resource", "data":[2, 31, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl", "line":11}]]}]}, {"name":"Feedback", "type":"resource", "data":[13, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"boundary_streamer.cl:16", "type":"resource", "data":[5, 5, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl", "line":16}]]}, {"name":"boundary_streamer.cl:5", "type":"resource", "data":[8, 2, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl", "line":5}]]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"boundary_streamer.cl:11", "type":"resource", "data":[63, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl", "line":11}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[63, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"boundary_streamer.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[195, 428, 0, 0, 29], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[195, 428, 0, 0, 29]}]}, {"name":"Feedback", "type":"resource", "data":[18, 75, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[15, 75, 0, 0, 0]}, {"name":"boundary_streamer.cl:11", "type":"resource", "data":[0.25, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl", "line":11}]]}, {"name":"boundary_streamer.cl:12", "type":"resource", "data":[0.25, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl", "line":12}]]}, {"name":"boundary_streamer.cl:13", "type":"resource", "data":[0.333333, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl", "line":13}]]}, {"name":"boundary_streamer.cl:23", "type":"resource", "data":[0.25, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl", "line":23}]]}, {"name":"boundary_streamer.cl:28", "type":"resource", "data":[0.25, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl", "line":28}]]}, {"name":"boundary_streamer.cl:30", "type":"resource", "data":[0.333333, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl", "line":30}]]}, {"name":"boundary_streamer.cl:32", "type":"resource", "data":[0.333333, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl", "line":32}]]}, {"name":"boundary_streamer.cl:33", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl", "line":33}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[17, 12, 0, 0, 41], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"boundary_streamer.cl:11", "type":"resource", "data":[21, 8, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl", "line":11}]], "children":[{"name":"32-bit Select", "type":"resource", "count":2, "data":[21, 8, 0, 0, 0]}], "replace_name":"true"}, {"name":"boundary_streamer.cl:12", "type":"resource", "data":[8, 8, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl", "line":12}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[8, 8, 0, 0, 0]}], "replace_name":"true"}, {"name":"boundary_streamer.cl:13", "type":"resource", "data":[19.1667, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl", "line":13}]], "children":[{"name":"32-bit Select", "type":"resource", "count":3, "data":[19.1667, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"boundary_streamer.cl:18", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl", "line":18}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"boundary_streamer.cl:20", "type":"resource", "data":[408, 2433, 0, 0, 31], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl", "line":20}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[367, 2172, 0, 0, 31], "details":[{"type":"text", "text":"Store to global memory that implements printf functionality. printf is a debug tool that may slow down overall system performance. Remove from production code."}, {"type":"brief", "text":"Store to global memory that implements printf functionality."}]}, {"name":"llvm.fpga.printf", "type":"resource", "count":1, "data":[41, 261, 0, 0, 0]}], "replace_name":"true"}, {"name":"boundary_streamer.cl:21", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl", "line":21}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"boundary_streamer.cl:21 > defines.h:140", "type":"resource", "data":[64, 0, 0, 1.5, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl", "line":21}, {"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h", "line":140}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}], "replace_name":"true"}, {"name":"boundary_streamer.cl:22", "type":"resource", "data":[3129, 5894, 16, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl", "line":22}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[3129, 5894, 16, 0, 0], "details":[{"type":"brief", "text":"Burst-coalesced non-aligned LSU"}, {"type":"text", "text":"Store uses a Burst-coalesced non-aligned LSU.  Use Dynamic Profiler to determine performance impact of this LSU."}]}], "replace_name":"true"}, {"name":"boundary_streamer.cl:23", "type":"resource", "data":[58.5, 8, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl", "line":23}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[5.5, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[21, 8, 0, 0, 0]}], "replace_name":"true"}, {"name":"boundary_streamer.cl:24", "type":"resource", "data":[5.5, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl", "line":24}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[5.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"boundary_streamer.cl:25", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl", "line":25}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"boundary_streamer.cl:28", "type":"resource", "data":[8, 8, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl", "line":28}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[8, 8, 0, 0, 0]}], "replace_name":"true"}, {"name":"boundary_streamer.cl:30", "type":"resource", "data":[19.1667, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl", "line":30}]], "children":[{"name":"32-bit Select", "type":"resource", "count":3, "data":[19.1667, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"boundary_streamer.cl:31", "type":"resource", "data":[10.5, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl", "line":31}]], "children":[{"name":"32-bit Select", "type":"resource", "count":2, "data":[10.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"boundary_streamer.cl:32", "type":"resource", "data":[19.1667, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl", "line":32}]], "children":[{"name":"32-bit Select", "type":"resource", "count":3, "data":[19.1667, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"boundary_streamer.cl:33", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl", "line":33}]], "children":[{"name":"1-bit Xor", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"bu", "compute_units":1, "type":"function", "total_percent":[6.89643, 3.56273, 3.54237, 13.4537, 1.77866], "total_kernel_resources":[28620, 60532, 365, 27, 91], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nMax global work dimension: 0\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Private Variable: \\n - \'cell\' (bu.cl:18)", "type":"resource", "data":[63, 324, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":18}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"9 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n9 regs, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'i\' (bu.cl:23)", "type":"resource", "data":[31, 110, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":23}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 5 and depth 1"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 5 width by 1 depth,\\n1 reg, 32 width by 1 depth"}]}, {"name":"bu.cl:13 (cellwbvector)", "type":"resource", "data":[1025, 32768, 364, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":13}]], "details":[{"type":"table", "Private memory":"Stall-Free with Replication", "Requested size":"272 bytes", "Implemented size":"3584 bytes", "Number of banks":"1", "Bank width":"1024 bits", "Bank depth":"4 words", "Total replication":"7", "Clock":"Running memory at 2x clock to support more concurrent ports", "Additional information":[{"type":"text", "text":"Requested size 272 bytes, implemented size 3584 bytes, replicated 7 times total, stall-free, 29 reads and 3 writes. "}, {"type":"text", "text":"Replicated 7 times to efficiently support multiple accesses. To reduce this replication factor, reduce number of read and write accesses."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/chn1469549457114.html"}]}]}, {"type":"brief", "text":"Stall-Free with Replication,\\n272B requested,\\n3584B implemented."}]}, {"name":"bu.B0", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[13, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"bu.cl:11", "type":"resource", "data":[13, 7, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":11}]]}]}]}, {"name":"bu.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 2081, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 2081, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[5, 4, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"bu.cl:13", "type":"resource", "data":[103, 72, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":13}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":3, "data":[102, 72, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":"13"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}]}]}, {"name":"bu.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[71, 4884, 0, 0, 12], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[71, 4140, 0, 0, 12]}, {"name":"bu.cl:16", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":16}]]}, {"name":"bu.cl:18", "type":"resource", "data":[0, 516, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":18}]]}, {"name":"bu.cl:19", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":19}]]}, {"name":"bu.cl:22", "type":"resource", "data":[0, 128, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":22}]]}, {"name":"bu.cl:31", "type":"resource", "data":[0, 35, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":31}]]}, {"name":"bu.cl:34", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":34}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[7, 6, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"bu.cl:16", "type":"resource", "data":[16, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":16}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"bu.cl:18", "type":"resource", "data":[326, 509, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":18}]], "children":[{"name":"Load", "type":"resource", "count":13, "data":[326, 509, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":"13"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"bu.cl:19", "type":"resource", "data":[3, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":19}]], "children":[{"name":"8-bit Integer Compare", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"bu.cl:21", "type":"resource", "data":[52, 82, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":21}]], "children":[{"name":"Load", "type":"resource", "count":2, "data":[52, 82, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":"13"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"bu.cl:22", "type":"resource", "data":[376, 492, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":22}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":12, "data":[312, 492, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":"13"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"bu.cl:31", "type":"resource", "data":[18, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":31}]], "children":[{"name":"3-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"bu.cl:34", "type":"resource", "data":[16, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":34}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"bu.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[20, 131, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[16, 32, 0, 0, 0]}, {"name":"bu.cl:16", "type":"resource", "data":[4, 35, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":16}]]}, {"name":"bu.cl:31", "type":"resource", "data":[0, 64, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":31}]]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"bu.cl:16", "type":"resource", "data":[36, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":16}]], "children":[{"name":"3-bit Integer Add", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"3-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"bu.cl:27", "type":"resource", "data":[5, 2, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":27}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[5, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"bu.cl:31", "type":"resource", "data":[92, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":31}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"FFwd Destination", "type":"resource", "count":3, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"bu.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[634, 3341, 0, 0, 13], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[634, 2989, 0, 0, 13]}, {"name":"bu.cl:18", "type":"resource", "data":[0, 64, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":18}]]}, {"name":"bu.cl:25", "type":"resource", "data":[0, 288, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":25}]]}]}, {"name":"Feedback", "type":"resource", "data":[18, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"bu.cl:18", "type":"resource", "data":[10, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":18}]]}, {"name":"bu.cl:23", "type":"resource", "data":[8, 7, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":23}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[9, 8, 1, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"bu.cl:18", "type":"resource", "data":[286, 82, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":18}]], "children":[{"name":"32-bit Select", "type":"resource", "count":9, "data":[234, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":2, "data":[52, 82, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":"13"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"bu.cl:23", "type":"resource", "data":[40, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":23}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"5-bit Integer Add", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"5-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"bu.cl:25", "type":"resource", "data":[482, 40, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":25}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":8, "data":[88, 8, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":9, "data":[234, 0, 0, 0, 0]}, {"name":"llvm.fpga.case", "type":"resource", "count":1, "data":[160, 32, 0, 0, 0]}], "replace_name":"true"}, {"name":"bu.cl:25 > defines.h:160", "type":"resource", "data":[0, 0, 0, 2, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":25}, {"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h", "line":160}]], "children":[{"name":"Hardened Floating-point Add", "type":"resource", "count":1, "data":[0, 0, 0, 1, 0]}, {"name":"Hardened Floating-point Sub", "type":"resource", "count":1, "data":[0, 0, 0, 1, 0]}], "replace_name":"true"}, {"name":"bu.cl:25 > defines.h:160 > \\ndefines.h:146", "type":"resource", "data":[24157, 15230, 0, 17, 64], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":25}, {"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h", "line":160}, {"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h", "line":146}]], "children":[{"name":"32-bit to 64-bit Floating-point Extension", "type":"resource", "count":5, "data":[595, 220, 0, 0, 0]}, {"name":"64-bit Double-precision Floating-point Add", "type":"resource", "count":4, "data":[8020, 5356, 0, 0, 16]}, {"name":"64-bit Double-precision Floating-point Multiply", "type":"resource", "count":10, "data":[11144, 6832, 0, 16, 40]}, {"name":"64-bit Double-precision Floating-point Subtract", "type":"resource", "count":2, "data":[4010, 2678, 0, 0, 8]}, {"name":"64-bit to 32-bit Floating-point Truncation", "type":"resource", "count":2, "data":[258, 78, 0, 0, 0]}, {"name":"Hardened Floating-point Multiply", "type":"resource", "count":1, "data":[0, 0, 0, 1, 0]}, {"name":"On-chip Read-Only Memory Lookup", "type":"resource", "count":3, "data":[130, 66, 0, 0, 0], "details":[{"type":"brief", "text":"Read from 288 bit ROM. "}, {"type":"text", "text":"Read from 288 bit ROM. A copy of the ROM is created for each access."}, {"type":"brief", "text":"Read from 576 bit ROM. "}, {"type":"text", "text":"Read from 576 bit ROM. A copy of the ROM is created for each access."}]}], "replace_name":"true"}, {"name":"bu.cl:25 > defines.h:160 > \\ndefines.h:146 > defines.h:87", "type":"resource", "data":[0, 0, 0, 4, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":25}, {"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h", "line":160}, {"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h", "line":146}, {"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h", "line":87}]], "children":[{"name":"Hardened Floating-Point Dot Product of Size 2", "type":"resource", "count":2, "data":[0, 0, 0, 4, 0]}], "replace_name":"true"}, {"name":"bu.cl:25 > defines.h:160 > \\ndefines.h:146 > defines.h:91", "type":"resource", "data":[716, 352, 0, 4, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":25}, {"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h", "line":160}, {"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h", "line":146}, {"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h", "line":91}]], "children":[{"name":"32-bit Integer to Floating-point Conversion", "type":"resource", "count":2, "data":[716, 352, 0, 0, 0]}, {"name":"Hardened Floating-Point Dot Product of Size 2", "type":"resource", "count":2, "data":[0, 0, 0, 4, 0]}], "replace_name":"true"}]}]}]}, {"name":"cu", "compute_units":1, "type":"function", "total_percent":[64.5791, 53.5681, 17.7043, 1.95356, 27.4045], "total_kernel_resources":[422206, 302531, 53, 416, 1774], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nMax global work dimension: 0\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Private Variable: \\n - \'i\' (cu.cl:52)", "type":"resource", "data":[14, 47, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":52}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 7 and depth 1"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 7 width by 1 depth,\\n1 reg, 32 width by 1 depth"}]}, {"name":"cu.cl:13 (fwithposition)", "type":"resource", "data":[0, 0, 0, 0, 410], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":13}]], "details":[{"type":"table", "Private memory":"Stall-Free with Replication", "Requested size":"576 bytes", "Implemented size":"2048 bytes", "Number of banks":"1", "Bank width":"8192 bits", "Bank depth":"1 word", "Total replication":"2", "Additional information":[{"type":"text", "text":"Requested size 576 bytes, implemented size 2048 bytes, replicated 2 times total, stall-free, 1 read and 1 write. "}, {"type":"text", "text":"2 independent copies of this memory were created to enable simultaneous execution of 2 loop iterations defined at  (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":"7"}]}, {"type":"text", "text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/chn1469549457114.html"}]}]}, {"type":"brief", "text":"Stall-Free with Replication,\\n576B requested,\\n2048B implemented."}]}, {"name":"cu.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[33, 96, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[32, 64, 0, 0, 0]}, {"name":"cu.cl:6", "type":"resource", "data":[1, 32, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":6}]]}]}, {"name":"Feedback", "type":"resource", "data":[62, 55, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"cu.cl:6", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":6}]]}, {"name":"cu.cl:7", "type":"resource", "data":[55, 53, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":7}]]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"cu.cl:6", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":6}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"cu.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1708, 32660, 51, 0, 159], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1708, 32660, 51, 0, 159]}]}, {"name":"Feedback", "type":"resource", "data":[26, 86, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[26, 86, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[19, 15, 2, 0, 8], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"cu.cl:10", "type":"resource", "data":[805, 1652, 0, 0, 31], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":10}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[764, 1391, 0, 0, 31], "details":[{"type":"text", "text":"Store to global memory that implements printf functionality. printf is a debug tool that may slow down overall system performance. Remove from production code."}, {"type":"brief", "text":"Store to global memory that implements printf functionality."}]}, {"name":"llvm.fpga.printf", "type":"resource", "count":1, "data":[41, 261, 0, 0, 0]}], "replace_name":"true"}, {"name":"cu.cl:11", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":11}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"cu.cl:12", "type":"resource", "data":[10, 9, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":12}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[10, 9, 0, 0, 0]}], "replace_name":"true"}, {"name":"cu.cl:24", "type":"resource", "data":[256, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":24}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":8, "data":[256, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"cu.cl:25", "type":"resource", "data":[256, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":25}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":8, "data":[256, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"cu.cl:26 > defines.h:155", "type":"resource", "data":[0, 0, 0, 72, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":26}, {"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h", "line":155}]], "children":[{"name":"Hardened Floating-point Sub", "type":"resource", "count":72, "data":[0, 0, 0, 72, 0]}], "replace_name":"true"}, {"name":"cu.cl:26 > defines.h:155 > \\ndefines.h:146", "type":"resource", "data":[418492, 266864, 0, 300, 1152], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":26}, {"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h", "line":155}, {"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h", "line":146}]], "children":[{"name":"32-bit to 64-bit Floating-point Extension", "type":"resource", "count":52, "data":[6188, 2288, 0, 0, 0]}, {"name":"64-bit Double-precision Floating-point Add", "type":"resource", "count":72, "data":[144360, 96408, 0, 0, 288]}, {"name":"64-bit Double-precision Floating-point Multiply", "type":"resource", "count":148, "data":[191120, 118560, 0, 288, 720]}, {"name":"64-bit Double-precision Floating-point Subtract", "type":"resource", "count":36, "data":[72180, 48204, 0, 0, 144]}, {"name":"64-bit to 32-bit Floating-point Truncation", "type":"resource", "count":36, "data":[4644, 1404, 0, 0, 0]}, {"name":"Hardened Floating-point Multiply", "type":"resource", "count":12, "data":[0, 0, 0, 12, 0]}], "replace_name":"true"}, {"name":"cu.cl:26 > defines.h:155 > \\ndefines.h:146 > defines.h:87", "type":"resource", "data":[0, 0, 0, 8, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":26}, {"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h", "line":155}, {"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h", "line":146}, {"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h", "line":87}]], "children":[{"name":"Hardened Floating-Point Dot Product of Size 2", "type":"resource", "count":4, "data":[0, 0, 0, 8, 0]}], "replace_name":"true"}, {"name":"cu.cl:26 > defines.h:155 > \\ndefines.h:146 > defines.h:91", "type":"resource", "data":[60, 0, 0, 36, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":26}, {"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h", "line":155}, {"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h", "line":146}, {"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h", "line":91}]], "children":[{"name":"Hardened Floating-point Add", "type":"resource", "count":16, "data":[0, 0, 0, 16, 0]}, {"name":"Hardened Floating-point Multiply", "type":"resource", "count":4, "data":[60, 0, 0, 0, 0]}, {"name":"Hardened Floating-point Sub", "type":"resource", "count":20, "data":[0, 0, 0, 20, 0]}], "replace_name":"true"}, {"name":"cu.cl:27", "type":"resource", "data":[34, 24, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":27}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":"13"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}]}]}, {"name":"cu.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[11, 20, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[11, 20, 0, 0, 0]}]}]}, {"name":"cu.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[228, 520, 0, 0, 4], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[228, 520, 0, 0, 4]}]}, {"name":"Feedback", "type":"resource", "data":[66, 340, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[57, 333, 0, 0, 0]}, {"name":"cu.cl:52", "type":"resource", "data":[9, 7, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":52}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[5, 4, 0, 0, 10], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"cu.cl:52", "type":"resource", "data":[41, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":52}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"7-bit Integer Add", "type":"resource", "count":1, "data":[7, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"cu.cl:54", "type":"resource", "data":[78, 139, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":54}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[4, 2, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[74, 137, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":"13"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}]}]}]}, {"name":"data_reader", "compute_units":1, "type":"function", "total_percent":[13.7922, 8.15169, 6.29863, 23.4795, 8.8274], "total_kernel_resources":[51448, 107631, 637, 133.5, 910], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nMax global work dimension: 0\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Private Variable: \\n - \'buf_flag\' (data_reader.cl:17)", "type":"resource", "data":[7, 5, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":17}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 1 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 1 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'num_interval\' (data_reader.cl:18)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":18}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'offset\' (data_reader.cl:21)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":21}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'x\' (data_reader.cl:20)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":20}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'y\' (data_reader.cl:19)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":19}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"data_reader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[38, 160, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[38, 160, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[62, 55, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"data_reader.cl:10", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":10}]]}, {"name":"data_reader.cl:22", "type":"resource", "data":[55, 53, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":22}]]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"data_reader.cl:13", "type":"resource", "data":[5, 2, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":13}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[5, 2, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"data_reader.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[2850, 14446, 87, 0, 204], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2850, 14446, 87, 0, 204]}]}, {"name":"Feedback", "type":"resource", "data":[20, 75, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[16, 75, 0, 0, 0]}, {"name":"data_reader.cl:113", "type":"resource", "data":[0.333333, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":113}]]}, {"name":"data_reader.cl:115", "type":"resource", "data":[0.333333, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":115}]]}, {"name":"data_reader.cl:116", "type":"resource", "data":[0.333333, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":116}]]}, {"name":"data_reader.cl:118", "type":"resource", "data":[0.333333, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":118}]]}, {"name":"data_reader.cl:127", "type":"resource", "data":[0.333333, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":127}]]}, {"name":"data_reader.cl:129", "type":"resource", "data":[0.333333, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":129}]]}, {"name":"data_reader.cl:134", "type":"resource", "data":[0.333333, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":134}]]}, {"name":"data_reader.cl:135", "type":"resource", "data":[0.333333, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":135}]]}, {"name":"data_reader.cl:18", "type":"resource", "data":[0.333333, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":18}]]}, {"name":"data_reader.cl:19", "type":"resource", "data":[0.333333, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":19}]]}, {"name":"data_reader.cl:20", "type":"resource", "data":[0.333333, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":20}]]}, {"name":"data_reader.cl:21", "type":"resource", "data":[0.333333, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":21}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[26, 20, 46, 0, 263], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}, {"name":"data_reader.cl:18", "type":"resource", "data":[17.3333, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":18}]], "children":[{"name":"32-bit Select", "type":"resource", "count":2, "data":[17.3333, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"data_reader.cl:19", "type":"resource", "data":[14, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":19}]], "children":[{"name":"32-bit Select", "type":"resource", "count":2, "data":[14, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"data_reader.cl:21", "type":"resource", "data":[8.66667, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":21}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[8.66667, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"data_reader.cl:25", "type":"resource", "data":[95, 0, 0, 1.5, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":25}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[31, 0, 0, 1.5, 0]}], "replace_name":"true"}, {"name":"data_reader.cl:36", "type":"resource", "data":[20906.7, 38122.7, 285.333, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":36}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":28, "data":[528, 320, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":12, "data":[20314.7, 37802.7, 285.333, 0, 0], "details":[{"type":"brief", "text":"Burst-coalesced non-aligned LSU"}, {"type":"text", "text":"Load uses a Burst-coalesced non-aligned LSU.  Use Dynamic Profiler to determine performance impact of this LSU."}, {"type":"text", "text":"Load uses a Burst-coalesced non-aligned cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced non-aligned cached LSU,\\nLoad with a private 512 kilobit cache"}]}], "replace_name":"true"}, {"name":"data_reader.cl:38", "type":"resource", "data":[12, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":38}]], "children":[{"name":"8-bit Integer Compare", "type":"resource", "count":4, "data":[12, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"data_reader.cl:45", "type":"resource", "data":[64, 64, 0, 36, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":45}]], "children":[{"name":"32-bit Select", "type":"resource", "count":4, "data":[64, 64, 0, 0, 0]}, {"name":"Hardened Floating-point Add", "type":"resource", "count":36, "data":[0, 0, 0, 36, 0]}], "replace_name":"true"}, {"name":"data_reader.cl:46", "type":"resource", "data":[0, 0, 0, 36, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":46}]], "children":[{"name":"Hardened Floating-Point Dot Product of Size 2", "type":"resource", "count":4, "data":[0, 0, 0, 8, 0]}, {"name":"Hardened Floating-Point Multiply-Add", "type":"resource", "count":8, "data":[0, 0, 0, 8, 0]}, {"name":"Hardened Floating-point Add", "type":"resource", "count":8, "data":[0, 0, 0, 8, 0]}, {"name":"Hardened Floating-point Sub", "type":"resource", "count":12, "data":[0, 0, 0, 12, 0]}], "replace_name":"true"}, {"name":"data_reader.cl:47", "type":"resource", "data":[0, 0, 0, 32, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":47}]], "children":[{"name":"Hardened Floating-Point Dot Product of Size 2", "type":"resource", "count":4, "data":[0, 0, 0, 8, 0]}, {"name":"Hardened Floating-Point Multiply-Add", "type":"resource", "count":4, "data":[0, 0, 0, 4, 0]}, {"name":"Hardened Floating-point Add", "type":"resource", "count":8, "data":[0, 0, 0, 8, 0]}, {"name":"Hardened Floating-point Sub", "type":"resource", "count":12, "data":[0, 0, 0, 12, 0]}], "replace_name":"true"}, {"name":"data_reader.cl:49", "type":"resource", "data":[3288, 3940, 12, 14, 20], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":49}]], "children":[{"name":"32-bit Select", "type":"resource", "count":4, "data":[64, 64, 0, 0, 0]}, {"name":"Floating-point Divide", "type":"resource", "count":4, "data":[3224, 3876, 12, 14, 20]}], "replace_name":"true"}, {"name":"data_reader.cl:50", "type":"resource", "data":[3288, 3940, 12, 14, 20], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":50}]], "children":[{"name":"32-bit Select", "type":"resource", "count":4, "data":[64, 64, 0, 0, 0]}, {"name":"Floating-point Divide", "type":"resource", "count":4, "data":[3224, 3876, 12, 14, 20]}], "replace_name":"true"}, {"name":"data_reader.cl:54", "type":"resource", "data":[4, 1, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":54}]], "children":[{"name":"1-bit And", "type":"resource", "count":4, "data":[4, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"data_reader.cl:58", "type":"resource", "data":[1675, 10832, 0, 0, 124], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":58}]], "children":[{"name":"32-bit to 64-bit Floating-point Extension", "type":"resource", "count":1, "data":[119, 44, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":4, "data":[1392, 9744, 0, 0, 124], "details":[{"type":"text", "text":"Store to global memory that implements printf functionality. printf is a debug tool that may slow down overall system performance. Remove from production code."}, {"type":"brief", "text":"Store to global memory that implements printf functionality."}]}, {"name":"llvm.fpga.printf", "type":"resource", "count":4, "data":[164, 1044, 0, 0, 0]}], "replace_name":"true"}, {"name":"data_reader.cl:61", "type":"resource", "data":[15245.3, 25101.3, 194.667, 0, 124], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":61}]], "children":[{"name":"32-bit Select", "type":"resource", "count":8, "data":[128, 128, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":8, "data":[9853.33, 11613.3, 194.667, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced non-aligned cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced non-aligned cached LSU,\\nLoad with a private 512 kilobit cache"}]}, {"name":"Store", "type":"resource", "count":4, "data":[5100, 12316, 0, 0, 124], "details":[{"type":"text", "text":"Store to global memory that implements printf functionality. printf is a debug tool that may slow down overall system performance. Remove from production code."}, {"type":"brief", "text":"Store to global memory that implements printf functionality."}]}, {"name":"llvm.fpga.printf", "type":"resource", "count":4, "data":[164, 1044, 0, 0, 0]}], "replace_name":"true"}, {"name":"data_reader.cl:67", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":67}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"data_reader.cl:108", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":108}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"data_reader.cl:110", "type":"resource", "data":[1316, 3340, 0, 0, 31], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":110}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[1275, 3079, 0, 0, 31], "details":[{"type":"text", "text":"Store to global memory that implements printf functionality. printf is a debug tool that may slow down overall system performance. Remove from production code."}, {"type":"brief", "text":"Store to global memory that implements printf functionality."}]}, {"name":"llvm.fpga.printf", "type":"resource", "count":1, "data":[41, 261, 0, 0, 0]}], "replace_name":"true"}, {"name":"data_reader.cl:113", "type":"resource", "data":[60, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":113}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"data_reader.cl:116", "type":"resource", "data":[58, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":116}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[14, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"data_reader.cl:118", "type":"resource", "data":[14, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":118}]], "children":[{"name":"32-bit Select", "type":"resource", "count":2, "data":[14, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"data_reader.cl:120", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":120}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"data_reader.cl:122", "type":"resource", "data":[805, 1724, 0, 0, 31], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":122}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[764, 1463, 0, 0, 31], "details":[{"type":"text", "text":"Store to global memory that implements printf functionality. printf is a debug tool that may slow down overall system performance. Remove from production code."}, {"type":"brief", "text":"Store to global memory that implements printf functionality."}]}, {"name":"llvm.fpga.printf", "type":"resource", "count":1, "data":[41, 261, 0, 0, 0]}], "replace_name":"true"}, {"name":"data_reader.cl:123", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":123}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"data_reader.cl:125", "type":"resource", "data":[679, 1725, 0, 0, 31], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":125}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[638, 1464, 0, 0, 31], "details":[{"type":"text", "text":"Store to global memory that implements printf functionality. printf is a debug tool that may slow down overall system performance. Remove from production code."}, {"type":"brief", "text":"Store to global memory that implements printf functionality."}]}, {"name":"llvm.fpga.printf", "type":"resource", "count":1, "data":[41, 261, 0, 0, 0]}], "replace_name":"true"}, {"name":"data_reader.cl:127", "type":"resource", "data":[88.3333, 1, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":127}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":3, "data":[43.3333, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"data_reader.cl:129", "type":"resource", "data":[17.3333, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":129}]], "children":[{"name":"32-bit Select", "type":"resource", "count":2, "data":[17.3333, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"data_reader.cl:130", "type":"resource", "data":[2, 1, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":130}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[2, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"data_reader.cl:134", "type":"resource", "data":[24.6667, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":134}]], "children":[{"name":"32-bit Select", "type":"resource", "count":2, "data":[24.6667, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"data_reader.cl:135", "type":"resource", "data":[8.66667, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":135}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[8.66667, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"data_reader.cl:136", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":136}]], "children":[{"name":"1-bit Xor", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"data_reader.cl:139", "type":"resource", "data":[341, 1965, 0, 0, 31], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":139}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[300, 1704, 0, 0, 31], "details":[{"type":"text", "text":"Store to global memory that implements printf functionality. printf is a debug tool that may slow down overall system performance. Remove from production code."}, {"type":"brief", "text":"Store to global memory that implements printf functionality."}]}, {"name":"llvm.fpga.printf", "type":"resource", "count":1, "data":[41, 261, 0, 0, 0]}], "replace_name":"true"}, {"name":"data_reader.cl:140", "type":"resource", "data":[341, 1965, 0, 0, 31], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":140}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[300, 1704, 0, 0, 31], "details":[{"type":"text", "text":"Store to global memory that implements printf functionality. printf is a debug tool that may slow down overall system performance. Remove from production code."}, {"type":"brief", "text":"Store to global memory that implements printf functionality."}]}, {"name":"llvm.fpga.printf", "type":"resource", "count":1, "data":[41, 261, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"interior_streamer", "compute_units":1, "type":"function", "total_percent":[0.672116, 0.401451, 0.303722, 0, 0.197628], "total_kernel_resources":[2410, 5190, 0, 3, 51], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'buf_flag\' (interior_streamer.cl:7)", "type":"resource", "data":[7, 5, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl", "line":7}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 1 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 1 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'count\' (interior_streamer.cl:12)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl", "line":12}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'offset\' (interior_streamer.cl:13)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl", "line":13}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"interior_streamer.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1, 131, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 35, 0, 0, 0]}, {"name":"interior_streamer.cl:19", "type":"resource", "data":[0, 64, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl", "line":19}]]}, {"name":"interior_streamer.cl:9", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl", "line":9}]]}]}, {"name":"Feedback", "type":"resource", "data":[15, 10, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"interior_streamer.cl:15", "type":"resource", "data":[5, 5, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl", "line":15}]]}, {"name":"interior_streamer.cl:4", "type":"resource", "data":[10, 5, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl", "line":4}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[5, 4, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"interior_streamer.cl:9", "type":"resource", "data":[64, 0, 0, 1.5, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl", "line":9}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}], "replace_name":"true"}, {"name":"interior_streamer.cl:19", "type":"resource", "data":[64, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl", "line":19}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"interior_streamer.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[83, 406, 0, 0, 4], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[83, 406, 0, 0, 4]}]}, {"name":"Feedback", "type":"resource", "data":[10, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 7, 0, 0, 0]}, {"name":"interior_streamer.cl:12", "type":"resource", "data":[0.25, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl", "line":12}]]}, {"name":"interior_streamer.cl:13", "type":"resource", "data":[0.333333, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl", "line":13}]]}, {"name":"interior_streamer.cl:24", "type":"resource", "data":[0.25, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl", "line":24}]]}, {"name":"interior_streamer.cl:29", "type":"resource", "data":[0.25, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl", "line":29}]]}, {"name":"interior_streamer.cl:31", "type":"resource", "data":[0.333333, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl", "line":31}]]}, {"name":"interior_streamer.cl:33", "type":"resource", "data":[0.333333, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl", "line":33}]]}, {"name":"interior_streamer.cl:34", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl", "line":34}]]}, {"name":"interior_streamer.cl:9", "type":"resource", "data":[0.25, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl", "line":9}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[11, 8, 0, 0, 5], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"interior_streamer.cl:9", "type":"resource", "data":[19.5, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl", "line":9}]], "children":[{"name":"32-bit Select", "type":"resource", "count":2, "data":[19.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"interior_streamer.cl:12", "type":"resource", "data":[6.5, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl", "line":12}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[6.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"interior_streamer.cl:13", "type":"resource", "data":[19.1667, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl", "line":13}]], "children":[{"name":"32-bit Select", "type":"resource", "count":3, "data":[19.1667, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"interior_streamer.cl:18", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl", "line":18}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"interior_streamer.cl:19", "type":"resource", "data":[143, 6, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl", "line":19}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[3, 2, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":4, "data":[140, 4, 0, 0, 0]}], "replace_name":"true"}, {"name":"interior_streamer.cl:21", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl", "line":21}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"interior_streamer.cl:21 > defines.h:140", "type":"resource", "data":[64, 0, 0, 1.5, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl", "line":21}, {"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h", "line":140}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}], "replace_name":"true"}, {"name":"interior_streamer.cl:22", "type":"resource", "data":[391, 2128, 0, 0, 31], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl", "line":22}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[391, 2128, 0, 0, 31], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"interior_streamer.cl:24", "type":"resource", "data":[57, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl", "line":24}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[5.5, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[19.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"interior_streamer.cl:25", "type":"resource", "data":[5.5, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl", "line":25}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[5.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"interior_streamer.cl:26", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl", "line":26}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"interior_streamer.cl:29", "type":"resource", "data":[6.5, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl", "line":29}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[6.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"interior_streamer.cl:31", "type":"resource", "data":[19.1667, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl", "line":31}]], "children":[{"name":"32-bit Select", "type":"resource", "count":3, "data":[19.1667, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"interior_streamer.cl:32", "type":"resource", "data":[10.5, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl", "line":32}]], "children":[{"name":"32-bit Select", "type":"resource", "count":2, "data":[10.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"interior_streamer.cl:33", "type":"resource", "data":[19.1667, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl", "line":33}]], "children":[{"name":"32-bit Select", "type":"resource", "count":3, "data":[19.1667, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"interior_streamer.cl:34", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl", "line":34}]], "children":[{"name":"1-bit Xor", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"signal_generator", "compute_units":1, "type":"function", "total_percent":[0.26846, 0.128394, 0.145775, 0, 0], "total_kernel_resources":[477, 2491, 0, 0, 31], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nMax global work dimension: 0\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"signal_generator.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1, 1, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 1, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[62, 55, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"signal_generator.cl:10", "type":"resource", "data":[55, 53, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/signal_generator.cl", "line":10}]]}, {"name":"signal_generator.cl:6", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/signal_generator.cl", "line":6}]]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"signal_generator.cl:6", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/signal_generator.cl", "line":6}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"signal_generator.cl:7", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/signal_generator.cl", "line":7}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"signal_generator.cl:9", "type":"resource", "data":[409, 2433, 0, 0, 31], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/signal_generator.cl", "line":9}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[368, 2172, 0, 0, 31], "details":[{"type":"text", "text":"Store to global memory that implements printf functionality. printf is a debug tool that may slow down overall system performance. Remove from production code."}, {"type":"brief", "text":"Store to global memory that implements printf functionality."}]}, {"name":"llvm.fpga.printf", "type":"resource", "count":1, "data":[41, 261, 0, 0, 0]}], "replace_name":"true"}, {"name":"signal_generator.cl:10", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/signal_generator.cl", "line":10}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"velocity_writer", "compute_units":1, "type":"function", "total_percent":[2.7855, 1.62266, 1.2902, 0.221157, 0.197628], "total_kernel_resources":[7004, 22047, 6, 3, 343], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nMax global work dimension: 0\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Private Variable: \\n - \'interval\' (velocity_writer.cl:12)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":12}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'m\' (velocity_writer.cl:13)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":13}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"velocity_writer.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[225, 547, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[225, 483, 0, 0, 0]}, {"name":"velocity_writer.cl:10", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":10}]]}, {"name":"velocity_writer.cl:18", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":18}]]}]}, {"name":"Feedback", "type":"resource", "data":[15, 10, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"velocity_writer.cl:15", "type":"resource", "data":[5, 5, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":15}]]}, {"name":"velocity_writer.cl:6", "type":"resource", "data":[10, 5, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":6}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[5, 4, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"velocity_writer.cl:10", "type":"resource", "data":[32, 0, 0, 1.5, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":10}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}], "replace_name":"true"}, {"name":"velocity_writer.cl:18", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":18}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"velocity_writer.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[254, 698, 5, 0, 38], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[254, 698, 5, 0, 38]}]}, {"name":"Feedback", "type":"resource", "data":[17, 75, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[15, 75, 0, 0, 0]}, {"name":"velocity_writer.cl:12", "type":"resource", "data":[0.333333, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":12}]]}, {"name":"velocity_writer.cl:13", "type":"resource", "data":[0.333333, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":13}]]}, {"name":"velocity_writer.cl:54", "type":"resource", "data":[0.333333, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":54}]]}, {"name":"velocity_writer.cl:56", "type":"resource", "data":[0.333333, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":56}]]}, {"name":"velocity_writer.cl:57", "type":"resource", "data":[0.333333, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":57}]]}, {"name":"velocity_writer.cl:61", "type":"resource", "data":[0.333333, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":61}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[16, 12, 0, 0, 87], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}, {"name":"velocity_writer.cl:12", "type":"resource", "data":[14, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":12}]], "children":[{"name":"32-bit Select", "type":"resource", "count":2, "data":[14, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"velocity_writer.cl:17", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":17}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"velocity_writer.cl:18", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":18}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"velocity_writer.cl:21", "type":"resource", "data":[63, 0, 0, 1.5, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":21}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[31, 0, 0, 1.5, 0]}], "replace_name":"true"}, {"name":"velocity_writer.cl:30", "type":"resource", "data":[2754, 6288, 1, 0, 62], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":30}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":2, "data":[2690, 6288, 1, 0, 62], "details":[{"type":"brief", "text":"Burst-coalesced non-aligned LSU"}, {"type":"text", "text":"Store uses a Burst-coalesced non-aligned LSU.  Use Dynamic Profiler to determine performance impact of this LSU."}]}], "replace_name":"true"}, {"name":"velocity_writer.cl:32", "type":"resource", "data":[2060, 10992, 0, 0, 124], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":32}]], "children":[{"name":"32-bit to 64-bit Floating-point Extension", "type":"resource", "count":4, "data":[476, 176, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":4, "data":[1420, 9772, 0, 0, 124], "details":[{"type":"text", "text":"Store to global memory that implements printf functionality. printf is a debug tool that may slow down overall system performance. Remove from production code."}, {"type":"brief", "text":"Store to global memory that implements printf functionality."}]}, {"name":"llvm.fpga.printf", "type":"resource", "count":4, "data":[164, 1044, 0, 0, 0]}], "replace_name":"true"}, {"name":"velocity_writer.cl:38", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":38}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"velocity_writer.cl:54", "type":"resource", "data":[60, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":54}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"velocity_writer.cl:57", "type":"resource", "data":[58, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":57}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[14, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"velocity_writer.cl:60", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":60}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"velocity_writer.cl:61", "type":"resource", "data":[14, 0, 0, 0, 0], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":61}]], "children":[{"name":"32-bit Select", "type":"resource", "count":2, "data":[14, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"velocity_writer.cl:65", "type":"resource", "data":[1323, 3347, 0, 0, 31], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":65}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[1282, 3086, 0, 0, 31], "details":[{"type":"text", "text":"Store to global memory that implements printf functionality. printf is a debug tool that may slow down overall system performance. Remove from production code."}, {"type":"brief", "text":"Store to global memory that implements printf functionality."}]}, {"name":"llvm.fpga.printf", "type":"resource", "count":1, "data":[41, 261, 0, 0, 0]}], "replace_name":"true"}]}]}]}]}';
var area_srcJSON='{"children":[{"children":[{"data":[66866,133600,179,0,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[18813,23832,61,0,0],"details":[{"text":"Global interconnect for 12 global loads and 30 global stores. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 12 global loads and 30 global stores.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/hnj1476724450050.html"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[0,67,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[11,22,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/lbm.cl","line":40}]],"details":[{"text":"Channel is implemented 8 bits wide by 1 deep.","type":"text"},{"text":"8b wide by 1 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}],"text":"See %L for more information","type":"text"}],"name":"lbm.cl:40 (SINGALG2DATAR_CHAR_CHANNEL)","type":"resource"},{"data":[11,5766,0,0,96],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/lbm.cl","line":41}]],"details":[{"text":"Channel is implemented 1920 bits wide by 8 deep.","type":"text"},{"text":"1920b wide by 8 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}],"text":"See %L for more information","type":"text"}],"name":"lbm.cl:41 (DATAR2BD_CELLVECTOR_CHANNEL)","type":"resource"},{"data":[15,32,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/lbm.cl","line":42}]],"details":[{"text":"Channel is implemented 8 bits wide by 1 deep.","type":"text"},{"text":"8b wide by 1 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}],"text":"See %L for more information","type":"text"}],"name":"lbm.cl:42 (ISTREAMER2DATAR_CHAR_CHANNEL)","type":"resource"},{"data":[15,32,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/lbm.cl","line":43}]],"details":[{"text":"Channel is implemented 8 bits wide by 1 deep.","type":"text"},{"text":"8b wide by 1 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}],"text":"See %L for more information","type":"text"}],"name":"lbm.cl:43 (BSTREAMER2DATAR_CHAR_CHANNEL)","type":"resource"},{"data":[11,5766,0,0,96],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/lbm.cl","line":44}]],"details":[{"text":"Channel is implemented 1920 bits wide by 8 deep.","type":"text"},{"text":"1920b wide by 8 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}],"text":"See %L for more information","type":"text"}],"name":"lbm.cl:44 (BD2CU_CELLVECTOR_CHANNEL)","type":"resource"},{"data":[11,5766,0,0,96],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/lbm.cl","line":45}]],"details":[{"text":"Channel is implemented 1920 bits wide by 8 deep.","type":"text"},{"text":"1920b wide by 8 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}],"text":"See %L for more information","type":"text"}],"name":"lbm.cl:45 (CU2VW_CELLVECTOR_CHANNEL)","type":"resource"},{"data":[11,70,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/lbm.cl","line":46}]],"details":[{"text":"Channel is implemented 32 bits wide by 1 deep.","type":"text"},{"text":"32b wide by 1 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}],"text":"See %L for more information","type":"text"}],"name":"lbm.cl:46 (DR2CU_REAL_CHANNEL)","type":"resource"},{"data":[11,6534,0,0,109],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/lbm.cl","line":47}]],"details":[{"text":"Channel is implemented 2176 bits wide by 8 deep.","type":"text"},{"text":"2176b wide by 8 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}],"text":"See %L for more information","type":"text"}],"name":"lbm.cl:47 (BD2BU_CWBV_CHANNEL)","type":"resource"},{"data":[11,390,0,0,7],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/lbm.cl","line":48}]],"details":[{"text":"Channel is implemented 128 bits wide by 8 deep.","type":"text"},{"text":"128b wide by 8 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}],"text":"See %L for more information","type":"text"}],"name":"lbm.cl:48 (CU2ISTREAMER_FWP_CHANNEL)","type":"resource"},{"data":[11,1446,0,0,24],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/lbm.cl","line":49}]],"details":[{"text":"Channel is implemented 480 bits wide by 8 deep.","type":"text"},{"text":"480b wide by 8 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}],"text":"See %L for more information","type":"text"}],"name":"lbm.cl:49 (BU2BSTREAMER_CELL_CHANNEL)","type":"resource"},{"data":[15,32,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/lbm.cl","line":50}]],"details":[{"text":"Channel is implemented 8 bits wide by 1 deep.","type":"text"},{"text":"8b wide by 1 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}],"text":"See %L for more information","type":"text"}],"name":"lbm.cl:50 (VW2SINGALG_CHAR_CHANNEL)","type":"resource"}],"data":[133,25856,0,0,428],"name":"Pipe and channel resources","type":"group"},{"children":[{"data":[114,167,0,0,105],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1056,8192,40,0,0],"details":[{"Additional information":[{"details":[{"text":"Reduce the number of write accesses or fix banking to make this memory system stall-free. Banking may be improved by using compile-time known indexing on lowest array dimension.","type":"text"}],"text":"Requested size 256 bytes, implemented size 256 bytes, <b>stallable</b>, 23 reads and 64 writes. ","type":"text"},{"text":"Banked on bits 2, 3, 4, 5, 6 into 32 separate banks.","type":"text"}],"Bank depth":"2 words","Bank width":"32 bits","Clock":"Running memory at 2x clock to support more concurrent ports","Implemented size":"256 bytes","Local memory":"Potentially inefficient configuration","Number of banks":"32 (banked on bits 2, 3, 4, 5, 6)","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"256 bytes","Total replication":1,"type":"table"},{"text":"Potentially inefficient configuration,\\n256B requested,\\n256B implemented.","type":"brief"}],"name":"boundary_detector.cl:9 (cellvector.cells)","type":"resource"},{"children":[{"count":2,"data":[2541,5669,84,0,128],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":45,"data":[45,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"},{"count":12,"data":[12,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Or","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"8-bit Integer Compare","type":"resource"},{"count":3,"data":[24,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"8-bit Or","type":"resource"}],"data":[2625,5669,84,0,128],"name":"No Source Line","type":"resource"},{"children":[{"count":3,"data":[3,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl","line":9}]],"name":"1-bit Or","type":"resource"},{"count":3,"data":[90,64,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl","line":9}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl","line":9}]],"name":"Channel Read","type":"resource"},{"count":60,"data":[2220,2176,0,0,16],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl","line":9}]],"name":"Store","type":"resource"}],"data":[2314,2240,0,0,16],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl","line":9}]],"name":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl:9","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1796,1395,0,0,31],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl","line":11}]],"name":"Store","type":"resource"},{"count":1,"data":[41,261,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl","line":11}]],"name":"llvm.fpga.printf","type":"resource"}],"data":[1837,1656,0,0,31],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl","line":11}]],"name":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl:11","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[104,164,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl","line":25}]],"name":"Load","type":"resource"}],"data":[104,164,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl","line":25}]],"name":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl:25","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[112,96,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl","line":28}]],"name":"32-bit Select","type":"resource"}],"data":[112,96,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl","line":28}]],"name":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl:28","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[2,2,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl","line":32}]],"name":"32-bit Integer Compare","type":"resource"},{"count":4,"data":[80,32,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl","line":32}]],"name":"32-bit Select","type":"resource"}],"data":[82,34,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl","line":32}]],"name":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl:32","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[6164,15196,0,0,124],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl","line":37}]],"name":"Store","type":"resource"},{"count":4,"data":[164,1044,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl","line":37}]],"name":"llvm.fpga.printf","type":"resource"}],"data":[6328,16240,0,0,124],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl","line":37}]],"name":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl:37","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[12,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl","line":39}]],"name":"8-bit Integer Compare","type":"resource"}],"data":[12,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl","line":39}]],"name":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl:39","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[128,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl","line":43}]],"name":"32-bit Integer Add","type":"resource"},{"count":4,"data":[972,868,0,0,16],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl","line":43}]],"name":"Load","type":"resource"},{"count":4,"data":[318,832,0,0,16],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl","line":43}]],"name":"Store","type":"resource"}],"data":[1418,1700,0,0,32],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl","line":43}]],"name":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl:43","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl","line":84}]],"name":"Channel Write","type":"resource"},{"count":15,"data":[480,712,0,0,4],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl","line":84}]],"name":"Load","type":"resource"}],"data":[483,714,0,0,4],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl","line":84}]],"name":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl:84","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl","line":112}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl","line":112}]],"name":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl:112","replace_name":"true","type":"resource"}],"compute_units":1,"data":[16488,36874,124,0,440],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl","line":9}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nMax global work dimension: 0\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"boundary_detector","total_kernel_resources":[16488,36874,124,0,440],"total_percent":[4.86578,2.95974,2.15789,4.57059,0],"type":"function"},{"children":[{"data":[48,94,0,0,41],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[7,5,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 1 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 1 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'buf_flag\' (boundary_streamer.cl:7)","type":"resource"},{"data":[24,101,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'count\' (boundary_streamer.cl:12)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'offset\' (boundary_streamer.cl:13)","type":"resource"},{"children":[{"count":2,"data":[229,524,0,0,29],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[229,524,0,0,29],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,31,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl","line":11}]],"name":"State","type":"resource"},{"count":2,"data":[63,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl","line":11}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[21,8,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl","line":11}]],"name":"32-bit Select","type":"resource"}],"data":[86,39,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl","line":11}]],"name":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl:11","type":"resource"},{"children":[{"count":1,"data":[8,8,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl","line":12}]],"name":"32-bit Select","type":"resource"}],"data":[8,8,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl","line":12}]],"name":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl:12","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[19.1667,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl","line":13}]],"name":"32-bit Select","type":"resource"}],"data":[19.1667,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl","line":13}]],"name":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl:13","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl","line":18}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl","line":18}]],"name":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl:18","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[367,2172,0,0,31],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl","line":20}]],"name":"Store","type":"resource"},{"count":1,"data":[41,261,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl","line":20}]],"name":"llvm.fpga.printf","type":"resource"}],"data":[408,2433,0,0,31],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl","line":20}]],"name":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl:20","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl","line":21}]],"name":"32-bit Integer Add","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl","line":21}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl","line":21}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[64,0,0,1.5,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl","line":21},{"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h","line":140}]],"name":"boundary_streamer.cl:21 > defines.h:140","replace_name":true,"type":"resource"}],"data":[96,0,0,1.5,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl","line":21}]],"name":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl:21","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3129,5894,16,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl","line":22}]],"name":"Store","type":"resource"}],"data":[3129,5894,16,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl","line":22}]],"name":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl:22","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl","line":23}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[5.5,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl","line":23}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[21,8,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl","line":23}]],"name":"32-bit Select","type":"resource"}],"data":[58.5,8,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl","line":23}]],"name":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl:23","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[5.5,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl","line":24}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[5.5,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl","line":24}]],"name":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl:24","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl","line":25}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl","line":25}]],"name":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl:25","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[8,8,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl","line":28}]],"name":"32-bit Select","type":"resource"}],"data":[8,8,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl","line":28}]],"name":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl:28","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[19.1667,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl","line":30}]],"name":"32-bit Select","type":"resource"}],"data":[19.1667,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl","line":30}]],"name":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl:30","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[10.5,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl","line":31}]],"name":"32-bit Select","type":"resource"}],"data":[10.5,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl","line":31}]],"name":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl:31","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[19.1667,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl","line":32}]],"name":"32-bit Select","type":"resource"}],"data":[19.1667,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl","line":32}]],"name":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl:32","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl","line":33}]],"name":"1-bit Xor","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl","line":33}]],"name":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl:33","replace_name":"true","type":"resource"}],"compute_units":1,"data":[4187.0001,9152,16,1.5,101],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl","line":7}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nMax global work dimension: 0\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"boundary_streamer","total_kernel_resources":[4187,9152,16,1.5,101],"total_percent":[1.20083,0.726475,0.535581,0.589753,0.131752],"type":"function"},{"children":[{"data":[52,32,1,0,2],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[63,324,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"9 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n9 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'cell\' (bu.cl:18)","type":"resource"},{"data":[31,110,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 5 and depth 1","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 5 width by 1 depth,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'i\' (bu.cl:23)","type":"resource"},{"data":[1025,32768,364,0,0],"details":[{"Additional information":[{"text":"Requested size 272 bytes, implemented size 3584 bytes, replicated 7 times total, stall-free, 29 reads and 3 writes. ","type":"text"},{"text":"Replicated 7 times to efficiently support multiple accesses. To reduce this replication factor, reduce number of read and write accesses.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"4 words","Bank width":"1024 bits","Clock":"Running memory at 2x clock to support more concurrent ports","Implemented size":"3584 bytes","Number of banks":1,"Private memory":"Stall-Free with Replication","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"272 bytes","Total replication":7,"type":"table"},{"text":"Stall-Free with Replication,\\n272B requested,\\n3584B implemented.","type":"brief"}],"name":"bu.cl:13 (cellwbvector)","type":"resource"},{"children":[{"count":4,"data":[721,9242,0,0,25],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[721,9242,0,0,25],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":13}]],"name":"Channel Read","type":"resource"},{"count":3,"data":[102,72,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":13}]],"name":"Store","type":"resource"}],"data":[103,72,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":13}]],"name":"/root/yan/lbm/fpga/lbm/device/bu.cl:13","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[4,67,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":16}]],"name":"State","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":16}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":16}]],"name":"3-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":16}]],"name":"3-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":16}]],"name":"32-bit Integer Add","type":"resource"}],"data":[56,67,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":16}]],"name":"/root/yan/lbm/fpga/lbm/device/bu.cl:16","type":"resource"},{"children":[{"count":2,"data":[0,580,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":18}]],"name":"State","type":"resource"},{"count":15,"data":[378,591,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":18}]],"name":"Load","type":"resource"},{"count":9,"data":[234,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":18}]],"name":"32-bit Select","type":"resource"}],"data":[612,1171,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":18}]],"name":"/root/yan/lbm/fpga/lbm/device/bu.cl:18","type":"resource"},{"children":[{"count":1,"data":[0,1,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":19}]],"name":"State","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":19}]],"name":"8-bit Integer Compare","type":"resource"}],"data":[3,1,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":19}]],"name":"/root/yan/lbm/fpga/lbm/device/bu.cl:19","type":"resource"},{"children":[{"count":1,"data":[0,128,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":22}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":22}]],"name":"32-bit Integer Add","type":"resource"},{"count":12,"data":[312,492,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":22}]],"name":"Load","type":"resource"}],"data":[376,620,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":22}]],"name":"/root/yan/lbm/fpga/lbm/device/bu.cl:22","type":"resource"},{"children":[{"count":2,"data":[0,99,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":31}]],"name":"State","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":31}]],"name":"3-bit Select","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":31}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":31}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":31}]],"name":"32-bit Integer Compare","type":"resource"},{"count":3,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":31}]],"name":"FFwd Destination","type":"resource"}],"data":[110,99,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":31}]],"name":"/root/yan/lbm/fpga/lbm/device/bu.cl:31","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":34}]],"name":"State","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":34}]],"name":"32-bit Select","type":"resource"}],"data":[16,32,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":34}]],"name":"/root/yan/lbm/fpga/lbm/device/bu.cl:34","type":"resource"},{"children":[{"count":2,"data":[52,82,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":21}]],"name":"Load","type":"resource"}],"data":[52,82,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":21}]],"name":"/root/yan/lbm/fpga/lbm/device/bu.cl:21","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[5,2,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":27}]],"name":"Channel Write","type":"resource"}],"data":[5,2,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":27}]],"name":"/root/yan/lbm/fpga/lbm/device/bu.cl:27","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0,288,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":25}]],"name":"State","type":"resource"},{"count":8,"data":[88,8,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":25}]],"name":"32-bit Integer Compare","type":"resource"},{"count":9,"data":[234,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":25}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[160,32,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":25}]],"name":"llvm.fpga.case","type":"resource"},{"children":[{"count":1,"data":[0,0,0,1,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":25}]],"name":"Hardened Floating-point Add","type":"resource"},{"count":1,"data":[0,0,0,1,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":25}]],"name":"Hardened Floating-point Sub","type":"resource"}],"data":[0,0,0,2,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":25},{"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h","line":160}]],"name":"bu.cl:25 > defines.h:160","replace_name":true,"type":"resource"},{"children":[{"count":5,"data":[595,220,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":25}]],"name":"32-bit to 64-bit Floating-point Extension","type":"resource"},{"count":4,"data":[8020,5356,0,0,16],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":25}]],"name":"64-bit Double-precision Floating-point Add","type":"resource"},{"count":10,"data":[11144,6832,0,16,40],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":25}]],"name":"64-bit Double-precision Floating-point Multiply","type":"resource"},{"count":2,"data":[4010,2678,0,0,8],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":25}]],"name":"64-bit Double-precision Floating-point Subtract","type":"resource"},{"count":2,"data":[258,78,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":25}]],"name":"64-bit to 32-bit Floating-point Truncation","type":"resource"},{"count":1,"data":[0,0,0,1,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":25}]],"name":"Hardened Floating-point Multiply","type":"resource"},{"count":3,"data":[130,66,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":25}]],"name":"On-chip Read-Only Memory Lookup","type":"resource"}],"data":[24157,15230,0,17,64],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":25},{"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h","line":160},{"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h","line":146}]],"name":"bu.cl:25 > defines.h:160 > \\ndefines.h:146","replace_name":true,"type":"resource"},{"children":[{"count":2,"data":[0,0,0,4,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":25}]],"name":"Hardened Floating-Point Dot Product of Size 2","type":"resource"}],"data":[0,0,0,4,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":25},{"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h","line":160},{"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h","line":146},{"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h","line":87}]],"name":"bu.cl:25 > defines.h:160 > \\ndefines.h:146 > defines.h:87","replace_name":true,"type":"resource"},{"children":[{"count":2,"data":[716,352,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":25}]],"name":"32-bit Integer to Floating-point Conversion","type":"resource"},{"count":2,"data":[0,0,0,4,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":25}]],"name":"Hardened Floating-Point Dot Product of Size 2","type":"resource"}],"data":[716,352,0,4,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":25},{"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h","line":160},{"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h","line":146},{"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h","line":91}]],"name":"bu.cl:25 > defines.h:160 > \\ndefines.h:146 > defines.h:91","replace_name":true,"type":"resource"}],"data":[25355,15910,0,27,64],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":25}]],"name":"/root/yan/lbm/fpga/lbm/device/bu.cl:25","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":23}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":23}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":23}]],"name":"5-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":23}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[40,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":23}]],"name":"/root/yan/lbm/fpga/lbm/device/bu.cl:23","replace_name":"true","type":"resource"}],"compute_units":1,"data":[28620,60532,365,27,91],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl","line":13}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nMax global work dimension: 0\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"bu","total_kernel_resources":[28620,60532,365,27,91],"total_percent":[6.89643,3.56273,3.54237,13.4537,1.77866],"type":"function"},{"children":[{"data":[189,520,2,0,18],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[14,47,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 7 and depth 1","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 7 width by 1 depth,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'i\' (cu.cl:52)","type":"resource"},{"data":[0,0,0,0,410],"details":[{"Additional information":[{"text":"Requested size 576 bytes, implemented size 2048 bytes, replicated 2 times total, stall-free, 1 read and 1 write. ","type":"text"},{"links":[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":7}],"text":"2 independent copies of this memory were created to enable simultaneous execution of 2 loop iterations defined at  (%L)","type":"text"},{"text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"1 word","Bank width":"8192 bits","Implemented size":"2048 bytes","Number of banks":1,"Private memory":"Stall-Free with Replication","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"576 bytes","Total replication":2,"type":"table"},{"text":"Stall-Free with Replication,\\n576B requested,\\n2048B implemented.","type":"brief"}],"name":"cu.cl:13 (fwithposition)","type":"resource"},{"children":[{"count":3,"data":[1968,33244,51,0,163],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[1968,33244,51,0,163],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[1,32,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":6}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":6}]],"name":"Channel Read","type":"resource"}],"data":[2,32,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":6}]],"name":"/root/yan/lbm/fpga/lbm/device/cu.cl:6","type":"resource"},{"children":[{"count":1,"data":[764,1391,0,0,31],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":10}]],"name":"Store","type":"resource"},{"count":1,"data":[41,261,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":10}]],"name":"llvm.fpga.printf","type":"resource"}],"data":[805,1652,0,0,31],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":10}]],"name":"/root/yan/lbm/fpga/lbm/device/cu.cl:10","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":11}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":11}]],"name":"/root/yan/lbm/fpga/lbm/device/cu.cl:11","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[10,9,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":12}]],"name":"Channel Write","type":"resource"}],"data":[10,9,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":12}]],"name":"/root/yan/lbm/fpga/lbm/device/cu.cl:12","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[256,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":24}]],"name":"32-bit Integer Add","type":"resource"}],"data":[256,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":24}]],"name":"/root/yan/lbm/fpga/lbm/device/cu.cl:24","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[256,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":25}]],"name":"32-bit Integer Add","type":"resource"}],"data":[256,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":25}]],"name":"/root/yan/lbm/fpga/lbm/device/cu.cl:25","replace_name":"true","type":"resource"},{"children":[{"children":[{"count":72,"data":[0,0,0,72,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":26}]],"name":"Hardened Floating-point Sub","type":"resource"}],"data":[0,0,0,72,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":26},{"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h","line":155}]],"name":"cu.cl:26 > defines.h:155","replace_name":true,"type":"resource"},{"children":[{"count":52,"data":[6188,2288,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":26}]],"name":"32-bit to 64-bit Floating-point Extension","type":"resource"},{"count":72,"data":[144360,96408,0,0,288],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":26}]],"name":"64-bit Double-precision Floating-point Add","type":"resource"},{"count":148,"data":[191120,118560,0,288,720],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":26}]],"name":"64-bit Double-precision Floating-point Multiply","type":"resource"},{"count":36,"data":[72180,48204,0,0,144],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":26}]],"name":"64-bit Double-precision Floating-point Subtract","type":"resource"},{"count":36,"data":[4644,1404,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":26}]],"name":"64-bit to 32-bit Floating-point Truncation","type":"resource"},{"count":12,"data":[0,0,0,12,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":26}]],"name":"Hardened Floating-point Multiply","type":"resource"}],"data":[418492,266864,0,300,1152],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":26},{"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h","line":155},{"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h","line":146}]],"name":"cu.cl:26 > defines.h:155 > \\ndefines.h:146","replace_name":true,"type":"resource"},{"children":[{"count":4,"data":[0,0,0,8,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":26}]],"name":"Hardened Floating-Point Dot Product of Size 2","type":"resource"}],"data":[0,0,0,8,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":26},{"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h","line":155},{"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h","line":146},{"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h","line":87}]],"name":"cu.cl:26 > defines.h:155 > \\ndefines.h:146 > defines.h:87","replace_name":true,"type":"resource"},{"children":[{"count":16,"data":[0,0,0,16,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":26}]],"name":"Hardened Floating-point Add","type":"resource"},{"count":4,"data":[60,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":26}]],"name":"Hardened Floating-point Multiply","type":"resource"},{"count":20,"data":[0,0,0,20,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":26}]],"name":"Hardened Floating-point Sub","type":"resource"}],"data":[60,0,0,36,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":26},{"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h","line":155},{"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h","line":146},{"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h","line":91}]],"name":"cu.cl:26 > defines.h:155 > \\ndefines.h:146 > defines.h:91","replace_name":true,"type":"resource"}],"data":[418552,266864,0,416,1152],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":26}]],"name":"/root/yan/lbm/fpga/lbm/device/cu.cl:26","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":27}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":27}]],"name":"/root/yan/lbm/fpga/lbm/device/cu.cl:27","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":52}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":52}]],"name":"7-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":52}]],"name":"7-bit Integer Compare","type":"resource"}],"data":[41,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":52}]],"name":"/root/yan/lbm/fpga/lbm/device/cu.cl:52","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":54}]],"name":"Channel Write","type":"resource"},{"count":1,"data":[74,137,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":54}]],"name":"Load","type":"resource"}],"data":[78,139,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":54}]],"name":"/root/yan/lbm/fpga/lbm/device/cu.cl:54","replace_name":"true","type":"resource"}],"compute_units":1,"data":[422206,302531,53,416,1774],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl","line":13}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nMax global work dimension: 0\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"cu","total_kernel_resources":[422206,302531,53,416,1774],"total_percent":[64.5791,53.5681,17.7043,1.95356,27.4045],"type":"function"},{"children":[{"data":[108,150,46,0,263],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[7,5,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 1 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 1 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'buf_flag\' (data_reader.cl:17)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'num_interval\' (data_reader.cl:18)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'offset\' (data_reader.cl:21)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'x\' (data_reader.cl:20)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'y\' (data_reader.cl:19)","type":"resource"},{"children":[{"count":2,"data":[2888,14606,87,0,204],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"}],"data":[2889,14606,87,0,204],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[5,2,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":13}]],"name":"Channel Write","type":"resource"}],"data":[5,2,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":13}]],"name":"/root/yan/lbm/fpga/lbm/device/data_reader.cl:13","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[17.3333,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":18}]],"name":"32-bit Select","type":"resource"}],"data":[17.3333,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":18}]],"name":"/root/yan/lbm/fpga/lbm/device/data_reader.cl:18","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[14,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":19}]],"name":"32-bit Select","type":"resource"}],"data":[14,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":19}]],"name":"/root/yan/lbm/fpga/lbm/device/data_reader.cl:19","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[8.66667,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":21}]],"name":"32-bit Select","type":"resource"}],"data":[8.66667,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":21}]],"name":"/root/yan/lbm/fpga/lbm/device/data_reader.cl:21","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":25}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[31,0,0,1.5,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":25}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[95,0,0,1.5,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":25}]],"name":"/root/yan/lbm/fpga/lbm/device/data_reader.cl:25","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":36}]],"name":"32-bit Integer Add","type":"resource"},{"count":28,"data":[528,320,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":36}]],"name":"32-bit Select","type":"resource"},{"count":12,"data":[20314.7,37802.7,285.333,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":36}]],"name":"Load","type":"resource"}],"data":[20906.7,38122.7,285.333,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":36}]],"name":"/root/yan/lbm/fpga/lbm/device/data_reader.cl:36","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[12,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":38}]],"name":"8-bit Integer Compare","type":"resource"}],"data":[12,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":38}]],"name":"/root/yan/lbm/fpga/lbm/device/data_reader.cl:38","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[64,64,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":45}]],"name":"32-bit Select","type":"resource"},{"count":36,"data":[0,0,0,36,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":45}]],"name":"Hardened Floating-point Add","type":"resource"}],"data":[64,64,0,36,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":45}]],"name":"/root/yan/lbm/fpga/lbm/device/data_reader.cl:45","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[0,0,0,8,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":46}]],"name":"Hardened Floating-Point Dot Product of Size 2","type":"resource"},{"count":8,"data":[0,0,0,8,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":46}]],"name":"Hardened Floating-Point Multiply-Add","type":"resource"},{"count":8,"data":[0,0,0,8,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":46}]],"name":"Hardened Floating-point Add","type":"resource"},{"count":12,"data":[0,0,0,12,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":46}]],"name":"Hardened Floating-point Sub","type":"resource"}],"data":[0,0,0,36,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":46}]],"name":"/root/yan/lbm/fpga/lbm/device/data_reader.cl:46","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[0,0,0,8,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":47}]],"name":"Hardened Floating-Point Dot Product of Size 2","type":"resource"},{"count":4,"data":[0,0,0,4,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":47}]],"name":"Hardened Floating-Point Multiply-Add","type":"resource"},{"count":8,"data":[0,0,0,8,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":47}]],"name":"Hardened Floating-point Add","type":"resource"},{"count":12,"data":[0,0,0,12,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":47}]],"name":"Hardened Floating-point Sub","type":"resource"}],"data":[0,0,0,32,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":47}]],"name":"/root/yan/lbm/fpga/lbm/device/data_reader.cl:47","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[64,64,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":49}]],"name":"32-bit Select","type":"resource"},{"count":4,"data":[3224,3876,12,14,20],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":49}]],"name":"Floating-point Divide","type":"resource"}],"data":[3288,3940,12,14,20],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":49}]],"name":"/root/yan/lbm/fpga/lbm/device/data_reader.cl:49","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[64,64,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":50}]],"name":"32-bit Select","type":"resource"},{"count":4,"data":[3224,3876,12,14,20],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":50}]],"name":"Floating-point Divide","type":"resource"}],"data":[3288,3940,12,14,20],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":50}]],"name":"/root/yan/lbm/fpga/lbm/device/data_reader.cl:50","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[4,1,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":54}]],"name":"1-bit And","type":"resource"}],"data":[4,1,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":54}]],"name":"/root/yan/lbm/fpga/lbm/device/data_reader.cl:54","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[119,44,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":58}]],"name":"32-bit to 64-bit Floating-point Extension","type":"resource"},{"count":4,"data":[1392,9744,0,0,124],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":58}]],"name":"Store","type":"resource"},{"count":4,"data":[164,1044,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":58}]],"name":"llvm.fpga.printf","type":"resource"}],"data":[1675,10832,0,0,124],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":58}]],"name":"/root/yan/lbm/fpga/lbm/device/data_reader.cl:58","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[128,128,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":61}]],"name":"32-bit Select","type":"resource"},{"count":8,"data":[9853.33,11613.3,194.667,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":61}]],"name":"Load","type":"resource"},{"count":4,"data":[5100,12316,0,0,124],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":61}]],"name":"Store","type":"resource"},{"count":4,"data":[164,1044,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":61}]],"name":"llvm.fpga.printf","type":"resource"}],"data":[15245.3,25101.3,194.667,0,124],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":61}]],"name":"/root/yan/lbm/fpga/lbm/device/data_reader.cl:61","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":67}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":67}]],"name":"/root/yan/lbm/fpga/lbm/device/data_reader.cl:67","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":108}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":108}]],"name":"/root/yan/lbm/fpga/lbm/device/data_reader.cl:108","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1275,3079,0,0,31],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":110}]],"name":"Store","type":"resource"},{"count":1,"data":[41,261,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":110}]],"name":"llvm.fpga.printf","type":"resource"}],"data":[1316,3340,0,0,31],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":110}]],"name":"/root/yan/lbm/fpga/lbm/device/data_reader.cl:110","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":113}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":113}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":113}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":113}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":113}]],"name":"32-bit Select","type":"resource"}],"data":[60,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":113}]],"name":"/root/yan/lbm/fpga/lbm/device/data_reader.cl:113","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":116}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":116}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":116}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":116}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[14,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":116}]],"name":"32-bit Select","type":"resource"}],"data":[58,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":116}]],"name":"/root/yan/lbm/fpga/lbm/device/data_reader.cl:116","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[14,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":118}]],"name":"32-bit Select","type":"resource"}],"data":[14,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":118}]],"name":"/root/yan/lbm/fpga/lbm/device/data_reader.cl:118","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":120}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":120}]],"name":"/root/yan/lbm/fpga/lbm/device/data_reader.cl:120","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[764,1463,0,0,31],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":122}]],"name":"Store","type":"resource"},{"count":1,"data":[41,261,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":122}]],"name":"llvm.fpga.printf","type":"resource"}],"data":[805,1724,0,0,31],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":122}]],"name":"/root/yan/lbm/fpga/lbm/device/data_reader.cl:122","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":123}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":123}]],"name":"/root/yan/lbm/fpga/lbm/device/data_reader.cl:123","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[638,1464,0,0,31],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":125}]],"name":"Store","type":"resource"},{"count":1,"data":[41,261,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":125}]],"name":"llvm.fpga.printf","type":"resource"}],"data":[679,1725,0,0,31],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":125}]],"name":"/root/yan/lbm/fpga/lbm/device/data_reader.cl:125","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":127}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":127}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":127}]],"name":"32-bit Integer Compare","type":"resource"},{"count":3,"data":[43.3333,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":127}]],"name":"32-bit Select","type":"resource"}],"data":[88.3333,1,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":127}]],"name":"/root/yan/lbm/fpga/lbm/device/data_reader.cl:127","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[17.3333,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":129}]],"name":"32-bit Select","type":"resource"}],"data":[17.3333,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":129}]],"name":"/root/yan/lbm/fpga/lbm/device/data_reader.cl:129","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[2,1,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":130}]],"name":"Channel Read","type":"resource"}],"data":[2,1,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":130}]],"name":"/root/yan/lbm/fpga/lbm/device/data_reader.cl:130","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[24.6667,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":134}]],"name":"32-bit Select","type":"resource"}],"data":[24.6667,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":134}]],"name":"/root/yan/lbm/fpga/lbm/device/data_reader.cl:134","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[8.66667,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":135}]],"name":"32-bit Select","type":"resource"}],"data":[8.66667,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":135}]],"name":"/root/yan/lbm/fpga/lbm/device/data_reader.cl:135","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":136}]],"name":"1-bit Xor","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":136}]],"name":"/root/yan/lbm/fpga/lbm/device/data_reader.cl:136","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[300,1704,0,0,31],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":139}]],"name":"Store","type":"resource"},{"count":1,"data":[41,261,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":139}]],"name":"llvm.fpga.printf","type":"resource"}],"data":[341,1965,0,0,31],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":139}]],"name":"/root/yan/lbm/fpga/lbm/device/data_reader.cl:139","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[300,1704,0,0,31],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":140}]],"name":"Store","type":"resource"},{"count":1,"data":[41,261,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":140}]],"name":"llvm.fpga.printf","type":"resource"}],"data":[341,1965,0,0,31],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":140}]],"name":"/root/yan/lbm/fpga/lbm/device/data_reader.cl:140","replace_name":"true","type":"resource"}],"compute_units":1,"data":[51447.99994,107631,637,133.5,910],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl","line":17}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nMax global work dimension: 0\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"data_reader","total_kernel_resources":[51448,107631,637,133.5,910],"total_percent":[13.7922,8.15169,6.29863,23.4795,8.8274],"type":"function"},{"children":[{"data":[41,29,0,0,6],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,5,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 1 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 1 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'buf_flag\' (interior_streamer.cl:7)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'count\' (interior_streamer.cl:12)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'offset\' (interior_streamer.cl:13)","type":"resource"},{"children":[{"count":2,"data":[84,441,0,0,4],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[84,441,0,0,4],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,64,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl","line":19}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl","line":19}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[3,2,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl","line":19}]],"name":"1-bit And","type":"resource"},{"count":4,"data":[140,4,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl","line":19}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[207,70,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl","line":19}]],"name":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl:19","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl","line":9}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl","line":9}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl","line":9}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":2,"data":[19.5,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl","line":9}]],"name":"32-bit Select","type":"resource"}],"data":[83.5,32,0,1.5,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl","line":9}]],"name":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl:9","type":"resource"},{"children":[{"count":1,"data":[6.5,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl","line":12}]],"name":"32-bit Select","type":"resource"}],"data":[6.5,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl","line":12}]],"name":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl:12","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[19.1667,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl","line":13}]],"name":"32-bit Select","type":"resource"}],"data":[19.1667,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl","line":13}]],"name":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl:13","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl","line":18}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl","line":18}]],"name":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl:18","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl","line":21}]],"name":"32-bit Integer Add","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl","line":21}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl","line":21}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[64,0,0,1.5,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl","line":21},{"filename":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h","line":140}]],"name":"interior_streamer.cl:21 > defines.h:140","replace_name":true,"type":"resource"}],"data":[96,0,0,1.5,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl","line":21}]],"name":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl:21","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[391,2128,0,0,31],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl","line":22}]],"name":"Store","type":"resource"}],"data":[391,2128,0,0,31],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl","line":22}]],"name":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl:22","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl","line":24}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[5.5,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl","line":24}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[19.5,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl","line":24}]],"name":"32-bit Select","type":"resource"}],"data":[57,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl","line":24}]],"name":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl:24","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[5.5,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl","line":25}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[5.5,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl","line":25}]],"name":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl:25","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl","line":26}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl","line":26}]],"name":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl:26","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[6.5,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl","line":29}]],"name":"32-bit Select","type":"resource"}],"data":[6.5,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl","line":29}]],"name":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl:29","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[19.1667,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl","line":31}]],"name":"32-bit Select","type":"resource"}],"data":[19.1667,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl","line":31}]],"name":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl:31","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[10.5,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl","line":32}]],"name":"32-bit Select","type":"resource"}],"data":[10.5,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl","line":32}]],"name":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl:32","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[19.1667,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl","line":33}]],"name":"32-bit Select","type":"resource"}],"data":[19.1667,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl","line":33}]],"name":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl:33","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl","line":34}]],"name":"1-bit Xor","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl","line":34}]],"name":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl:34","replace_name":"true","type":"resource"}],"compute_units":1,"data":[2410.0001,5190,0,3,51],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl","line":7}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"interior_streamer","total_kernel_resources":[2410,5190,0,3,51],"total_percent":[0.672116,0.401451,0.303722,0,0.197628],"type":"function"},{"children":[{"data":[62,55,0,0,0],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[1,1,0,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/signal_generator.cl","line":6}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/signal_generator.cl","line":6}]],"name":"/root/yan/lbm/fpga/lbm/device/signal_generator.cl:6","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/signal_generator.cl","line":7}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/signal_generator.cl","line":7}]],"name":"/root/yan/lbm/fpga/lbm/device/signal_generator.cl:7","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[368,2172,0,0,31],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/signal_generator.cl","line":9}]],"name":"Store","type":"resource"},{"count":1,"data":[41,261,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/signal_generator.cl","line":9}]],"name":"llvm.fpga.printf","type":"resource"}],"data":[409,2433,0,0,31],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/signal_generator.cl","line":9}]],"name":"/root/yan/lbm/fpga/lbm/device/signal_generator.cl:9","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/signal_generator.cl","line":10}]],"name":"1-bit Or","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/signal_generator.cl","line":10}]],"name":"/root/yan/lbm/fpga/lbm/device/signal_generator.cl:10","replace_name":"true","type":"resource"}],"compute_units":1,"data":[477,2491,0,0,31],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nMax global work dimension: 0\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"signal_generator","total_kernel_resources":[477,2491,0,0,31],"total_percent":[0.26846,0.128394,0.145775,0,0],"type":"function"},{"children":[{"data":[53,101,0,0,88],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'interval\' (velocity_writer.cl:12)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'m\' (velocity_writer.cl:13)","type":"resource"},{"children":[{"count":2,"data":[479,1181,5,0,38],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"}],"data":[480,1181,5,0,38],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl","line":10}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl","line":10}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[32,32,0,1.5,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl","line":10}]],"name":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl:10","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl","line":18}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl","line":18}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl","line":18}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[43,32,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl","line":18}]],"name":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl:18","type":"resource"},{"children":[{"count":2,"data":[14,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl","line":12}]],"name":"32-bit Select","type":"resource"}],"data":[14,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl","line":12}]],"name":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl:12","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl","line":17}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl","line":17}]],"name":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl:17","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl","line":21}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[31,0,0,1.5,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl","line":21}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[63,0,0,1.5,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl","line":21}]],"name":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl:21","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl","line":30}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[2690,6288,1,0,62],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl","line":30}]],"name":"Store","type":"resource"}],"data":[2754,6288,1,0,62],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl","line":30}]],"name":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl:30","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[476,176,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl","line":32}]],"name":"32-bit to 64-bit Floating-point Extension","type":"resource"},{"count":4,"data":[1420,9772,0,0,124],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl","line":32}]],"name":"Store","type":"resource"},{"count":4,"data":[164,1044,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl","line":32}]],"name":"llvm.fpga.printf","type":"resource"}],"data":[2060,10992,0,0,124],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl","line":32}]],"name":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl:32","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl","line":38}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl","line":38}]],"name":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl:38","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl","line":54}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl","line":54}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl","line":54}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl","line":54}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl","line":54}]],"name":"32-bit Select","type":"resource"}],"data":[60,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl","line":54}]],"name":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl:54","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl","line":57}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl","line":57}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl","line":57}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl","line":57}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[14,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl","line":57}]],"name":"32-bit Select","type":"resource"}],"data":[58,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl","line":57}]],"name":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl:57","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl","line":60}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl","line":60}]],"name":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl:60","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[14,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl","line":61}]],"name":"32-bit Select","type":"resource"}],"data":[14,0,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl","line":61}]],"name":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl:61","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1282,3086,0,0,31],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl","line":65}]],"name":"Store","type":"resource"},{"count":1,"data":[41,261,0,0,0],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl","line":65}]],"name":"llvm.fpga.printf","type":"resource"}],"data":[1323,3347,0,0,31],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl","line":65}]],"name":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl:65","replace_name":"true","type":"resource"}],"compute_units":1,"data":[7004,22047,6,3,343],"debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl","line":12}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nMax global work dimension: 0\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"velocity_writer","total_kernel_resources":[7004,22047,6,3,343],"total_percent":[2.7855,1.62266,1.2902,0.221157,0.197628],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[551786.00014,596203,1264,584,4169],"debug_enabled":"true","max_resources":[854400,1708800,2713,1518,42720],"name":"Kernel System","total":[618652,729803,1443,584,4169],"total_percent":[116.164,82.1667,42.7085,53.1884,38.4717],"type":"module"}';
var mavJSON='{"nodes":[{"type":"kernel", "id":2, "name":"bu", "children":[{"type":"bb", "id":3, "name":"bu.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":4, "name":"bu.B1", "children":[{"type":"inst", "id":9, "name":"Channel Read", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":13}]], "details":[{"type":"table", "Width":"2176 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"1", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":11, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":13}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"cellwbvector", "Start Cycle":"2", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":12, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":13}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"cellwbvector", "Start Cycle":"2", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":13, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":13}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"cellwbvector", "Start Cycle":"2", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":45, "name":"Loop Input", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":11}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"5"}]}, {"type":"inst", "id":46, "name":"End", "details":[{"type":"table", "Start Cycle":"6", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"6", "II":"0", "Subloops":"Yes", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. "}]}, {"type":"bb", "id":5, "name":"bu.B2", "details":[{"type":"table", "Latency":"0", "II":"0", "Subloops":"Yes", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":6, "name":"bu.B3", "children":[{"type":"inst", "id":14, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":18}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"cellwbvector", "Start Cycle":"10", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":15, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":18}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"cellwbvector", "Start Cycle":"10", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":16, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":18}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"cellwbvector", "Start Cycle":"10", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":17, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":18}]], "details":[{"type":"table", "Width":"8 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"cellwbvector", "Start Cycle":"4", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":18, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":18}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"cellwbvector", "Start Cycle":"10", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":19, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":18}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"cellwbvector", "Start Cycle":"10", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":20, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":18}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"cellwbvector", "Start Cycle":"10", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":21, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":18}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"cellwbvector", "Start Cycle":"10", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":22, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":18}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"cellwbvector", "Start Cycle":"10", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":23, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":18}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"cellwbvector", "Start Cycle":"10", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":24, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":18}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"cellwbvector", "Start Cycle":"10", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":25, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":18}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"cellwbvector", "Start Cycle":"10", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":26, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":18}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"cellwbvector", "Start Cycle":"10", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":27, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":21}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"cellwbvector", "Start Cycle":"10", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":28, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":21}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"cellwbvector", "Start Cycle":"10", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":29, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":22}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"cellwbvector", "Start Cycle":"17", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":30, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":22}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"cellwbvector", "Start Cycle":"17", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":31, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":22}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"cellwbvector", "Start Cycle":"17", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":32, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":22}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"cellwbvector", "Start Cycle":"17", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":33, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":22}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"cellwbvector", "Start Cycle":"17", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":34, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":22}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"cellwbvector", "Start Cycle":"17", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":35, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":22}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"cellwbvector", "Start Cycle":"17", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":36, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":22}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"cellwbvector", "Start Cycle":"17", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":37, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":22}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"cellwbvector", "Start Cycle":"17", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":38, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":22}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"cellwbvector", "Start Cycle":"17", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":39, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":22}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"cellwbvector", "Start Cycle":"17", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":40, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":22}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"cellwbvector", "Start Cycle":"17", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":47, "name":"Loop Input", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":16}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"50"}]}, {"type":"inst", "id":48, "name":"End", "details":[{"type":"table", "Start Cycle":"25", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"25", "II":"0", "Subloops":"Yes", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. "}]}, {"type":"bb", "id":7, "name":"bu.B4", "children":[{"type":"inst", "id":41, "name":"Channel Write", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":27}]], "details":[{"type":"table", "Width":"480 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"0", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":49, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":50, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"1", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"1", "II":"0", "Subloops":"Yes", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":8, "name":"bu.B5", "children":[{"type":"inst", "id":43, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":18}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"cellwbvector", "Start Cycle":"8", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":44, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":18}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"cellwbvector", "Start Cycle":"5", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":51, "name":"Loop Input", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":23}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"52"}]}, {"type":"inst", "id":52, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"88", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"88", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"memtype", "id":53, "name":"Local Memory", "children":[{"type":"memsys", "id":54, "name":"cellwbvector", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":13}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"272B requested\\n3584B implemented"}], "Requested size":"272 bytes", "Implemented size":"3584 bytes", "Number of banks":"1", "Bank width":"1024 bits", "Bank depth":"4 words", "Total replication":"7", "Additional Information":[{"type":"text", "text":"Replicated 7 times to efficiently support multiple accesses"}, {"type":"text", "text":"Running memory at 2x clock to support more concurrent ports"}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/chn1469549457114.html"}]}]}]}]}]}, {"type":"kernel", "id":106, "name":"interior_streamer", "children":[{"type":"bb", "id":107, "name":"interior_streamer.B0", "details":[{"type":"table", "Latency":"8"}]}, {"type":"bb", "id":108, "name":"interior_streamer.B1", "children":[{"type":"inst", "id":109, "name":"Channel Read", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl", "line":18}]], "details":[{"type":"table", "Width":"128 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"4", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":111, "name":"Channel Write", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl", "line":26}]], "details":[{"type":"table", "Width":"8 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"14", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":113, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl", "line":22}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"14", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":114, "name":"Loop Input", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl", "line":15}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"115"}]}, {"type":"inst", "id":115, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"16", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"16", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"kernel", "id":117, "name":"boundary_detector", "children":[{"type":"bb", "id":118, "name":"boundary_detector.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":119, "name":"boundary_detector.B1", "children":[{"type":"inst", "id":120, "name":"Channel Read", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":9}]], "details":[{"type":"table", "Width":"1920 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"2", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":122, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":9}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"cellvector.cells", "Start Cycle":"3", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":123, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":9}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"cellvector.cells", "Start Cycle":"3", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":124, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":9}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"cellvector.cells", "Start Cycle":"3", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":125, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":9}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"cellvector.cells", "Start Cycle":"3", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":126, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":9}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"cellvector.cells", "Start Cycle":"3", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":127, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":9}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"cellvector.cells", "Start Cycle":"3", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":128, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":9}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"cellvector.cells", "Start Cycle":"3", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":129, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":9}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"cellvector.cells", "Start Cycle":"3", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":130, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":9}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"cellvector.cells", "Start Cycle":"3", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":131, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":9}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"cellvector.cells", "Start Cycle":"3", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":132, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":9}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"cellvector.cells", "Start Cycle":"3", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":133, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":9}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"cellvector.cells", "Start Cycle":"3", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":134, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":9}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"cellvector.cells", "Start Cycle":"3", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":135, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":9}]], "details":[{"type":"table", "Width":"8 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"cellvector.cells", "Start Cycle":"3", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":136, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":9}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"cellvector.cells", "Start Cycle":"3", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":137, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":9}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"cellvector.cells", "Start Cycle":"3", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":138, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":9}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"cellvector.cells", "Start Cycle":"3", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":139, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":9}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"cellvector.cells", "Start Cycle":"3", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":140, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":9}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"cellvector.cells", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":141, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":9}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"cellvector.cells", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":142, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":9}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"cellvector.cells", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":143, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":9}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"cellvector.cells", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":144, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":9}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"cellvector.cells", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":145, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":9}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"cellvector.cells", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":146, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":9}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"cellvector.cells", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":147, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":9}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"cellvector.cells", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":148, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":9}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"cellvector.cells", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":149, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":9}]], "details":[{"type":"table", "Width":"8 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"cellvector.cells", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":150, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":9}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"cellvector.cells", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":151, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":9}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"cellvector.cells", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":152, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":9}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"cellvector.cells", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":153, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":9}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"cellvector.cells", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":154, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":9}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"cellvector.cells", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":155, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":9}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"cellvector.cells", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":156, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":9}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"cellvector.cells", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":157, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":9}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"cellvector.cells", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":158, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":9}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"cellvector.cells", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":159, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":9}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"cellvector.cells", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":160, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":9}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"cellvector.cells", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":161, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":9}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"cellvector.cells", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":162, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":9}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"cellvector.cells", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":163, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":9}]], "details":[{"type":"table", "Width":"8 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"cellvector.cells", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":164, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":9}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"cellvector.cells", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":165, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":9}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"cellvector.cells", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":166, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":9}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"cellvector.cells", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":167, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":9}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"cellvector.cells", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":168, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":9}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"cellvector.cells", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":169, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":9}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"cellvector.cells", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":170, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":9}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"cellvector.cells", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":171, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":9}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"cellvector.cells", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":172, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":9}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"cellvector.cells", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":173, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":9}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"cellvector.cells", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":174, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":9}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"cellvector.cells", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":175, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":9}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"cellvector.cells", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":176, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":9}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"cellvector.cells", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":177, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":9}]], "details":[{"type":"table", "Width":"8 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"cellvector.cells", "Start Cycle":"8", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":178, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":25}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"cellvector.cells", "Start Cycle":"4", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":179, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":25}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"cellvector.cells", "Start Cycle":"4", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":180, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":25}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"cellvector.cells", "Start Cycle":"4", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":181, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":25}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"cellvector.cells", "Start Cycle":"4", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":182, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":84}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"cellvector.cells", "Start Cycle":"4", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":183, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":84}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"cellvector.cells", "Start Cycle":"4", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":184, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":84}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"cellvector.cells", "Start Cycle":"4", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":185, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":84}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"cellvector.cells", "Start Cycle":"4", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":186, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":84}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"cellvector.cells", "Start Cycle":"4", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":187, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":84}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"cellvector.cells", "Start Cycle":"4", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":188, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":84}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"cellvector.cells", "Start Cycle":"4", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":189, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":84}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"cellvector.cells", "Start Cycle":"4", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":190, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":84}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"cellvector.cells", "Start Cycle":"4", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":191, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":84}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"cellvector.cells", "Start Cycle":"4", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":192, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":84}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"cellvector.cells", "Start Cycle":"4", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":193, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":84}]], "details":[{"type":"table", "Width":"8 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"cellvector.cells", "Start Cycle":"4", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":194, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":84}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"cellvector.cells", "Start Cycle":"4", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":195, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":84}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"cellvector.cells", "Start Cycle":"4", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":196, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":9}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined", "Stall-free":"No", "Stores to":"cellvector.cells", "Start Cycle":"12", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":197, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":9}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined", "Stall-free":"No", "Stores to":"cellvector.cells", "Start Cycle":"12", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":198, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":9}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined", "Stall-free":"No", "Stores to":"cellvector.cells", "Start Cycle":"12", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":199, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":9}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined", "Stall-free":"No", "Stores to":"cellvector.cells", "Start Cycle":"12", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":200, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":11}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"230", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":201, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":37}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced non-aligned", "Stall-free":"No", "Start Cycle":"230", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":202, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":43}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined", "Stall-free":"No", "Loads from":"cellvector.cells", "Start Cycle":"43", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":203, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":37}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced non-aligned", "Stall-free":"No", "Start Cycle":"230", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":204, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":37}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced non-aligned", "Stall-free":"No", "Start Cycle":"230", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":205, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":37}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced non-aligned", "Stall-free":"No", "Start Cycle":"230", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":206, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":43}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined", "Stall-free":"No", "Stores to":"cellvector.cells", "Start Cycle":"75", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":207, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":43}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined", "Stall-free":"No", "Loads from":"cellvector.cells", "Start Cycle":"106", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":208, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":84}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined", "Stall-free":"No", "Loads from":"cellvector.cells", "Start Cycle":"232", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":209, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":43}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined", "Stall-free":"No", "Stores to":"cellvector.cells", "Start Cycle":"138", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":210, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":43}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined", "Stall-free":"No", "Loads from":"cellvector.cells", "Start Cycle":"169", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":211, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":43}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined", "Stall-free":"No", "Stores to":"cellvector.cells", "Start Cycle":"201", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":212, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":43}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined", "Stall-free":"No", "Loads from":"cellvector.cells", "Start Cycle":"232", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":213, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":43}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined", "Stall-free":"No", "Stores to":"cellvector.cells", "Start Cycle":"264", "Latency":"31", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":214, "name":"Channel Write", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":84}]], "details":[{"type":"table", "Width":"1920 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"265", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":216, "name":"Channel Write", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":112}]], "details":[{"type":"table", "Width":"2176 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"265", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":217, "name":"Loop Input", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":6}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"218"}]}, {"type":"inst", "id":218, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"295", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"295", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"memtype", "id":219, "name":"Local Memory", "children":[{"type":"memsys", "id":220, "name":"cellvector.cells", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":9}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"256B requested\\n256B implemented"}], "Requested size":"256 bytes", "Implemented size":"256 bytes", "Number of banks":"32", "Bank width":"32 bits", "Bank depth":"2 words", "Total replication":"1", "Additional Information":"Running memory at 2x clock to support more concurrent ports", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/chn1469549457114.html"}]}]}]}]}]}, {"type":"kernel", "id":343, "name":"boundary_streamer", "children":[{"type":"bb", "id":344, "name":"boundary_streamer.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":345, "name":"boundary_streamer.B1", "children":[{"type":"inst", "id":346, "name":"Channel Read", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl", "line":18}]], "details":[{"type":"table", "Width":"480 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"4", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":347, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl", "line":22}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced non-aligned", "Stall-free":"No", "Start Cycle":"13", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":348, "name":"Channel Write", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl", "line":25}]], "details":[{"type":"table", "Width":"8 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"13", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":350, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl", "line":20}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"13", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":351, "name":"Loop Input", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl", "line":16}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"352"}]}, {"type":"inst", "id":352, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"15", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"15", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"kernel", "id":353, "name":"cu", "children":[{"type":"bb", "id":354, "name":"cu.B0", "children":[{"type":"inst", "id":358, "name":"Channel Read", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":6}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"2", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":367, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":368, "name":"End", "details":[{"type":"table", "Start Cycle":"2", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":355, "name":"cu.B1", "children":[{"type":"inst", "id":360, "name":"Channel Read", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":11}]], "details":[{"type":"table", "Width":"1920 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"2", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":361, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":27}]], "details":[{"type":"table", "Width":"8192 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"fwithposition", "Start Cycle":"76", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":362, "name":"Channel Write", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":12}]], "details":[{"type":"table", "Width":"1920 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"2", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":364, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":10}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"78", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":369, "name":"Loop Input", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":7}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"356"}]}, {"type":"inst", "id":370, "name":"End", "details":[{"type":"table", "Start Cycle":"80", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"80", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. "}]}, {"type":"bb", "id":356, "name":"cu.B2", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":357, "name":"cu.B3", "children":[{"type":"inst", "id":365, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":54}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"fwithposition", "Start Cycle":"1", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":366, "name":"Channel Write", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":54}]], "details":[{"type":"table", "Width":"128 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"8", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":371, "name":"Loop Input", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":52}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"372"}]}, {"type":"inst", "id":372, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"8", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"8", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"memtype", "id":373, "name":"Local Memory", "children":[{"type":"memsys", "id":374, "name":"fwithposition", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":13}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"576B requested\\n2048B implemented"}], "Requested size":"576 bytes", "Implemented size":"2048 bytes", "Number of banks":"1", "Bank width":"8192 bits", "Bank depth":"1 word", "Total replication":"2", "Additional Information":[{"type":"text", "text":"2 independent copies of this memory were created to enable simultaneous execution of 2 loop iterations defined at  (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":"7"}]}, {"type":"text", "text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details."}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/chn1469549457114.html"}]}]}]}]}]}, {"type":"kernel", "id":378, "name":"data_reader", "children":[{"type":"bb", "id":379, "name":"data_reader.B0", "children":[{"type":"inst", "id":381, "name":"Channel Write", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":13}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"2", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":412, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":413, "name":"End", "details":[{"type":"table", "Start Cycle":"2", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":380, "name":"data_reader.B1", "children":[{"type":"inst", "id":382, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":36}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Burst-coalesced non-aligned", "Stall-free":"No", "Start Cycle":"375", "Latency":"174", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":383, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":36}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced non-aligned", "Stall-free":"No", "Start Cycle":"11", "Latency":"257", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":384, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":36}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Burst-coalesced non-aligned", "Stall-free":"No", "Start Cycle":"11", "Latency":"174", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":385, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":36}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced non-aligned", "Stall-free":"No", "Start Cycle":"11", "Latency":"257", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":386, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":36}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Burst-coalesced non-aligned", "Stall-free":"No", "Start Cycle":"11", "Latency":"174", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":387, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":36}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced non-aligned", "Stall-free":"No", "Start Cycle":"11", "Latency":"257", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":388, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":36}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Burst-coalesced non-aligned", "Stall-free":"No", "Start Cycle":"11", "Latency":"174", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":389, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":36}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced non-aligned", "Stall-free":"No", "Start Cycle":"11", "Latency":"257", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":390, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":36}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Burst-coalesced non-aligned cached", "Stall-free":"No", "Start Cycle":"330", "Latency":"219", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":391, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":36}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Burst-coalesced non-aligned cached", "Stall-free":"No", "Start Cycle":"330", "Latency":"219", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":392, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":36}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Burst-coalesced non-aligned cached", "Stall-free":"No", "Start Cycle":"330", "Latency":"219", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":393, "name":"Load", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":36}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Burst-coalesced non-aligned cached", "Stall-free":"No", "Start Cycle":"330", "Latency":"219", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":394, "name":"Channel Read", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":120}]], "details":[{"type":"table", "Width":"8 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"557", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":395, "name":"Channel Read", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":123}]], "details":[{"type":"table", "Width":"8 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"557", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":396, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":58}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"555", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":397, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":61}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Burst-coalesced non-aligned", "Stall-free":"No", "Start Cycle":"555", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":398, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":58}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"555", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":399, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":61}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Burst-coalesced non-aligned", "Stall-free":"No", "Start Cycle":"555", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":400, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":58}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"555", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":401, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":61}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Burst-coalesced non-aligned", "Stall-free":"No", "Start Cycle":"555", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":402, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":61}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Burst-coalesced non-aligned", "Stall-free":"No", "Start Cycle":"555", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":403, "name":"Channel Write", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":108}]], "details":[{"type":"table", "Width":"1920 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"555", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":404, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":110}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Burst-coalesced non-aligned", "Stall-free":"No", "Start Cycle":"555", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":405, "name":"Channel Read", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":130}]], "details":[{"type":"table", "Width":"8 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"555", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":407, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":58}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"555", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":408, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":122}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"555", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":409, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":125}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"555", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":410, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":139}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"555", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":411, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":140}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"555", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":414, "name":"Loop Input", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":22}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"415"}]}, {"type":"inst", "id":415, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"557", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"557", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"kernel", "id":416, "name":"signal_generator", "children":[{"type":"bb", "id":417, "name":"signal_generator.B0", "children":[{"type":"inst", "id":418, "name":"Channel Write", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/signal_generator.cl", "line":6}]], "details":[{"type":"table", "Width":"8 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"4", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":419, "name":"Channel Read", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/signal_generator.cl", "line":7}]], "details":[{"type":"table", "Width":"8 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"3", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":421, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/signal_generator.cl", "line":9}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"3", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":422, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":423, "name":"End", "details":[{"type":"table", "Start Cycle":"4", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"4"}]}]}, {"type":"kernel", "id":424, "name":"velocity_writer", "children":[{"type":"bb", "id":425, "name":"velocity_writer.B0", "details":[{"type":"table", "Latency":"8"}]}, {"type":"bb", "id":426, "name":"velocity_writer.B1", "children":[{"type":"inst", "id":427, "name":"Channel Read", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":17}]], "details":[{"type":"table", "Width":"1920 bits", "Depth":"8", "Stall-free":"No", "Start Cycle":"4", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":428, "name":"Channel Write", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":60}]], "details":[{"type":"table", "Width":"8 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"4", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":429, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":30}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Burst-coalesced non-aligned", "Stall-free":"No", "Start Cycle":"13", "Latency":"99", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":430, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":32}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"13", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":431, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":32}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"13", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":432, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":32}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"13", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":433, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":32}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"13", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":434, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":65}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Burst-coalesced non-aligned", "Stall-free":"No", "Start Cycle":"13", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":435, "name":"Store", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":30}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Burst-coalesced non-aligned", "Stall-free":"No", "Start Cycle":"112", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":436, "name":"Loop Input", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":15}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"437"}]}, {"type":"inst", "id":437, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"114", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"114", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":116, "name":"DDR", "details":[{"type":"table", "Number of banks":"2"}]}]}, {"type":"channel", "id":10, "name":"BD2BU_CWBV_CHANNEL", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":9}]], "details":[{"type":"table", "Width":"2176 bits", "Depth":"8"}]}, {"type":"channel", "id":215, "name":"BD2CU_CELLVECTOR_CHANNEL", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":4}]], "details":[{"type":"table", "Width":"1920 bits", "Depth":"8"}]}, {"type":"channel", "id":349, "name":"BSTREAMER2DATAR_CHAR_CHANNEL", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl", "line":3}]], "details":[{"type":"table", "Width":"8 bits", "Depth":"1"}]}, {"type":"channel", "id":42, "name":"BU2BSTREAMER_CELL_CHANNEL", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":9}]], "details":[{"type":"table", "Width":"480 bits", "Depth":"8"}]}, {"type":"channel", "id":110, "name":"CU2ISTREAMER_FWP_CHANNEL", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl", "line":3}]], "details":[{"type":"table", "Width":"128 bits", "Depth":"8"}]}, {"type":"channel", "id":363, "name":"CU2VW_CELLVECTOR_CHANNEL", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":4}]], "details":[{"type":"table", "Width":"1920 bits", "Depth":"8"}]}, {"type":"channel", "id":121, "name":"DATAR2BD_CELLVECTOR_CHANNEL", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":4}]], "details":[{"type":"table", "Width":"1920 bits", "Depth":"8"}]}, {"type":"channel", "id":359, "name":"DR2CU_REAL_CHANNEL", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":4}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"1"}]}, {"type":"channel", "id":112, "name":"ISTREAMER2DATAR_CHAR_CHANNEL", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl", "line":3}]], "details":[{"type":"table", "Width":"8 bits", "Depth":"1"}]}, {"type":"channel", "id":406, "name":"SINGALG2DATAR_CHAR_CHANNEL", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":3}]], "details":[{"type":"table", "Width":"8 bits", "Depth":"1"}]}, {"type":"channel", "id":420, "name":"VW2SINGALG_CHAR_CHANNEL", "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/signal_generator.cl", "line":4}]], "details":[{"type":"table", "Width":"8 bits", "Depth":"1"}]}], "links":[{"from":10, "to":9}, {"from":41, "to":42}, {"from":13, "to":54}, {"from":54, "to":14}, {"from":54, "to":15}, {"from":11, "to":54}, {"from":54, "to":16}, {"from":54, "to":17}, {"from":54, "to":20}, {"from":12, "to":54}, {"from":54, "to":18}, {"from":54, "to":19}, {"from":54, "to":21}, {"from":54, "to":22}, {"from":54, "to":23}, {"from":54, "to":24}, {"from":54, "to":25}, {"from":54, "to":26}, {"from":54, "to":27}, {"from":54, "to":34}, {"from":54, "to":28}, {"from":54, "to":30}, {"from":54, "to":29}, {"from":54, "to":31}, {"from":54, "to":32}, {"from":54, "to":33}, {"from":54, "to":35}, {"from":54, "to":36}, {"from":54, "to":37}, {"from":54, "to":38}, {"from":54, "to":39}, {"from":54, "to":40}, {"from":54, "to":43}, {"from":54, "to":44}, {"from":5, "to":45}, {"from":3, "to":45}, {"from":9, "to":46}, {"from":11, "to":46}, {"from":12, "to":46}, {"from":13, "to":46}, {"from":50, "to":5}, {"from":50, "to":47}, {"from":46, "to":47}, {"from":14, "to":48}, {"from":15, "to":48}, {"from":16, "to":48}, {"from":18, "to":48}, {"from":19, "to":48}, {"from":20, "to":48}, {"from":21, "to":48}, {"from":22, "to":48}, {"from":23, "to":48}, {"from":24, "to":48}, {"from":25, "to":48}, {"from":26, "to":48}, {"from":29, "to":48}, {"from":30, "to":48}, {"from":31, "to":48}, {"from":32, "to":48}, {"from":33, "to":48}, {"from":34, "to":48}, {"from":35, "to":48}, {"from":36, "to":48}, {"from":37, "to":48}, {"from":38, "to":48}, {"from":39, "to":48}, {"from":40, "to":48}, {"from":52, "to":49}, {"from":41, "to":50}, {"from":52, "to":51}, {"from":48, "to":51}, {"from":43, "to":52}, {"from":44, "to":52}, {"from":45, "to":9}, {"from":9, "to":11}, {"from":9, "to":12}, {"from":9, "to":13}, {"from":47, "to":14}, {"from":47, "to":15}, {"from":47, "to":16}, {"from":47, "to":17}, {"from":17, "to":18}, {"from":17, "to":19}, {"from":17, "to":20}, {"from":17, "to":21}, {"from":17, "to":22}, {"from":17, "to":23}, {"from":17, "to":24}, {"from":17, "to":25}, {"from":17, "to":26}, {"from":17, "to":27}, {"from":17, "to":28}, {"from":17, "to":29}, {"from":28, "to":29}, {"from":27, "to":29}, {"from":17, "to":30}, {"from":28, "to":30}, {"from":27, "to":30}, {"from":17, "to":31}, {"from":28, "to":31}, {"from":27, "to":31}, {"from":17, "to":32}, {"from":28, "to":32}, {"from":27, "to":32}, {"from":17, "to":33}, {"from":28, "to":33}, {"from":27, "to":33}, {"from":17, "to":34}, {"from":28, "to":34}, {"from":27, "to":34}, {"from":17, "to":35}, {"from":28, "to":35}, {"from":27, "to":35}, {"from":17, "to":36}, {"from":28, "to":36}, {"from":27, "to":36}, {"from":17, "to":37}, {"from":28, "to":37}, {"from":27, "to":37}, {"from":17, "to":38}, {"from":28, "to":38}, {"from":27, "to":38}, {"from":17, "to":39}, {"from":28, "to":39}, {"from":27, "to":39}, {"from":17, "to":40}, {"from":28, "to":40}, {"from":27, "to":40}, {"from":49, "to":41}, {"from":51, "to":43}, {"from":51, "to":44}, {"from":110, "to":109}, {"from":111, "to":112}, {"from":115, "to":114}, {"from":107, "to":114}, {"from":109, "to":115}, {"from":111, "to":115}, {"from":113, "to":115}, {"from":114, "to":109}, {"from":109, "to":111}, {"from":109, "to":113}, {"from":113, "to":116}, {"from":121, "to":120}, {"from":214, "to":215}, {"from":216, "to":10}, {"from":220, "to":178}, {"from":220, "to":179}, {"from":220, "to":180}, {"from":220, "to":181}, {"from":220, "to":182}, {"from":220, "to":183}, {"from":220, "to":184}, {"from":220, "to":185}, {"from":220, "to":186}, {"from":220, "to":187}, {"from":220, "to":188}, {"from":220, "to":189}, {"from":220, "to":190}, {"from":220, "to":191}, {"from":220, "to":192}, {"from":220, "to":193}, {"from":220, "to":194}, {"from":220, "to":195}, {"from":196, "to":220}, {"from":220, "to":202}, {"from":220, "to":208}, {"from":197, "to":220}, {"from":198, "to":220}, {"from":220, "to":207}, {"from":199, "to":220}, {"from":206, "to":220}, {"from":220, "to":210}, {"from":209, "to":220}, {"from":211, "to":220}, {"from":220, "to":212}, {"from":213, "to":220}, {"from":122, "to":220}, {"from":123, "to":220}, {"from":124, "to":220}, {"from":125, "to":220}, {"from":126, "to":220}, {"from":127, "to":220}, {"from":128, "to":220}, {"from":129, "to":220}, {"from":130, "to":220}, {"from":131, "to":220}, {"from":132, "to":220}, {"from":133, "to":220}, {"from":134, "to":220}, {"from":135, "to":220}, {"from":136, "to":220}, {"from":137, "to":220}, {"from":138, "to":220}, {"from":139, "to":220}, {"from":140, "to":220}, {"from":141, "to":220}, {"from":142, "to":220}, {"from":143, "to":220}, {"from":144, "to":220}, {"from":145, "to":220}, {"from":146, "to":220}, {"from":147, "to":220}, {"from":148, "to":220}, {"from":149, "to":220}, {"from":150, "to":220}, {"from":151, "to":220}, {"from":152, "to":220}, {"from":153, "to":220}, {"from":154, "to":220}, {"from":155, "to":220}, {"from":156, "to":220}, {"from":157, "to":220}, {"from":158, "to":220}, {"from":159, "to":220}, {"from":160, "to":220}, {"from":161, "to":220}, {"from":162, "to":220}, {"from":163, "to":220}, {"from":164, "to":220}, {"from":165, "to":220}, {"from":166, "to":220}, {"from":167, "to":220}, {"from":168, "to":220}, {"from":169, "to":220}, {"from":170, "to":220}, {"from":171, "to":220}, {"from":172, "to":220}, {"from":173, "to":220}, {"from":174, "to":220}, {"from":175, "to":220}, {"from":176, "to":220}, {"from":177, "to":220}, {"from":218, "to":217}, {"from":118, "to":217}, {"from":120, "to":218}, {"from":122, "to":218}, {"from":123, "to":218}, {"from":124, "to":218}, {"from":125, "to":218}, {"from":126, "to":218}, {"from":127, "to":218}, {"from":128, "to":218}, {"from":129, "to":218}, {"from":130, "to":218}, {"from":131, "to":218}, {"from":132, "to":218}, {"from":133, "to":218}, {"from":134, "to":218}, {"from":135, "to":218}, {"from":136, "to":218}, {"from":137, "to":218}, {"from":138, "to":218}, {"from":139, "to":218}, {"from":140, "to":218}, {"from":141, "to":218}, {"from":142, "to":218}, {"from":143, "to":218}, {"from":144, "to":218}, {"from":145, "to":218}, {"from":146, "to":218}, {"from":147, "to":218}, {"from":148, "to":218}, {"from":149, "to":218}, {"from":150, "to":218}, {"from":151, "to":218}, {"from":152, "to":218}, {"from":153, "to":218}, {"from":154, "to":218}, {"from":155, "to":218}, {"from":156, "to":218}, {"from":157, "to":218}, {"from":158, "to":218}, {"from":159, "to":218}, {"from":160, "to":218}, {"from":161, "to":218}, {"from":162, "to":218}, {"from":163, "to":218}, {"from":164, "to":218}, {"from":165, "to":218}, {"from":166, "to":218}, {"from":167, "to":218}, {"from":168, "to":218}, {"from":169, "to":218}, {"from":170, "to":218}, {"from":171, "to":218}, {"from":172, "to":218}, {"from":173, "to":218}, {"from":174, "to":218}, {"from":175, "to":218}, {"from":176, "to":218}, {"from":177, "to":218}, {"from":178, "to":218}, {"from":179, "to":218}, {"from":180, "to":218}, {"from":181, "to":218}, {"from":182, "to":218}, {"from":183, "to":218}, {"from":184, "to":218}, {"from":185, "to":218}, {"from":186, "to":218}, {"from":187, "to":218}, {"from":188, "to":218}, {"from":189, "to":218}, {"from":190, "to":218}, {"from":191, "to":218}, {"from":192, "to":218}, {"from":193, "to":218}, {"from":194, "to":218}, {"from":195, "to":218}, {"from":196, "to":218}, {"from":197, "to":218}, {"from":198, "to":218}, {"from":199, "to":218}, {"from":200, "to":218}, {"from":201, "to":218}, {"from":202, "to":218}, {"from":203, "to":218}, {"from":204, "to":218}, {"from":205, "to":218}, {"from":206, "to":218}, {"from":207, "to":218}, {"from":208, "to":218}, {"from":209, "to":218}, {"from":210, "to":218}, {"from":211, "to":218}, {"from":212, "to":218}, {"from":213, "to":218}, {"from":214, "to":218}, {"from":216, "to":218}, {"from":217, "to":120}, {"from":120, "to":122}, {"from":120, "to":123}, {"from":120, "to":124}, {"from":120, "to":125}, {"from":120, "to":126}, {"from":120, "to":127}, {"from":120, "to":128}, {"from":120, "to":129}, {"from":120, "to":130}, {"from":120, "to":131}, {"from":120, "to":132}, {"from":120, "to":133}, {"from":120, "to":134}, {"from":120, "to":135}, {"from":120, "to":136}, {"from":120, "to":137}, {"from":120, "to":138}, {"from":120, "to":139}, {"from":120, "to":140}, {"from":120, "to":141}, {"from":120, "to":142}, {"from":120, "to":143}, {"from":120, "to":144}, {"from":120, "to":145}, {"from":120, "to":146}, {"from":120, "to":147}, {"from":120, "to":148}, {"from":120, "to":149}, {"from":120, "to":150}, {"from":120, "to":151}, {"from":120, "to":152}, {"from":120, "to":153}, {"from":120, "to":154}, {"from":120, "to":155}, {"from":120, "to":156}, {"from":120, "to":157}, {"from":120, "to":158}, {"from":120, "to":159}, {"from":120, "to":160}, {"from":120, "to":161}, {"from":120, "to":162}, {"from":120, "to":163}, {"from":120, "to":164}, {"from":120, "to":165}, {"from":120, "to":166}, {"from":120, "to":167}, {"from":120, "to":168}, {"from":120, "to":169}, {"from":120, "to":170}, {"from":120, "to":171}, {"from":120, "to":172}, {"from":120, "to":173}, {"from":120, "to":174}, {"from":120, "to":175}, {"from":120, "to":176}, {"from":120, "to":177}, {"from":120, "to":178}, {"from":120, "to":179}, {"from":120, "to":180}, {"from":120, "to":181}, {"from":120, "to":182}, {"from":120, "to":183}, {"from":120, "to":184}, {"from":120, "to":185}, {"from":120, "to":186}, {"from":120, "to":187}, {"from":120, "to":188}, {"from":120, "to":189}, {"from":120, "to":190}, {"from":120, "to":191}, {"from":120, "to":192}, {"from":120, "to":193}, {"from":120, "to":194}, {"from":120, "to":195}, {"from":120, "to":196}, {"from":122, "to":196}, {"from":123, "to":196}, {"from":124, "to":196}, {"from":125, "to":196}, {"from":126, "to":196}, {"from":127, "to":196}, {"from":128, "to":196}, {"from":129, "to":196}, {"from":130, "to":196}, {"from":131, "to":196}, {"from":132, "to":196}, {"from":133, "to":196}, {"from":134, "to":196}, {"from":135, "to":196}, {"from":136, "to":196}, {"from":137, "to":196}, {"from":138, "to":196}, {"from":139, "to":196}, {"from":140, "to":196}, {"from":141, "to":196}, {"from":142, "to":196}, {"from":143, "to":196}, {"from":144, "to":196}, {"from":145, "to":196}, {"from":146, "to":196}, {"from":147, "to":196}, {"from":148, "to":196}, {"from":149, "to":196}, {"from":150, "to":196}, {"from":151, "to":196}, {"from":152, "to":196}, {"from":153, "to":196}, {"from":154, "to":196}, {"from":155, "to":196}, {"from":156, "to":196}, {"from":157, "to":196}, {"from":158, "to":196}, {"from":159, "to":196}, {"from":160, "to":196}, {"from":161, "to":196}, {"from":162, "to":196}, {"from":163, "to":196}, {"from":164, "to":196}, {"from":165, "to":196}, {"from":166, "to":196}, {"from":167, "to":196}, {"from":168, "to":196}, {"from":169, "to":196}, {"from":170, "to":196}, {"from":171, "to":196}, {"from":172, "to":196}, {"from":173, "to":196}, {"from":174, "to":196}, {"from":175, "to":196}, {"from":176, "to":196}, {"from":177, "to":196}, {"from":178, "to":196}, {"from":179, "to":196}, {"from":180, "to":196}, {"from":181, "to":196}, {"from":182, "to":196}, {"from":183, "to":196}, {"from":184, "to":196}, {"from":185, "to":196}, {"from":186, "to":196}, {"from":187, "to":196}, {"from":188, "to":196}, {"from":189, "to":196}, {"from":190, "to":196}, {"from":191, "to":196}, {"from":192, "to":196}, {"from":193, "to":196}, {"from":194, "to":196}, {"from":195, "to":196}, {"from":122, "to":197}, {"from":123, "to":197}, {"from":124, "to":197}, {"from":125, "to":197}, {"from":126, "to":197}, {"from":127, "to":197}, {"from":128, "to":197}, {"from":129, "to":197}, {"from":130, "to":197}, {"from":131, "to":197}, {"from":132, "to":197}, {"from":133, "to":197}, {"from":134, "to":197}, {"from":135, "to":197}, {"from":136, "to":197}, {"from":137, "to":197}, {"from":138, "to":197}, {"from":139, "to":197}, {"from":140, "to":197}, {"from":141, "to":197}, {"from":142, "to":197}, {"from":143, "to":197}, {"from":144, "to":197}, {"from":145, "to":197}, {"from":146, "to":197}, {"from":147, "to":197}, {"from":148, "to":197}, {"from":149, "to":197}, {"from":150, "to":197}, {"from":151, "to":197}, {"from":152, "to":197}, {"from":153, "to":197}, {"from":154, "to":197}, {"from":155, "to":197}, {"from":156, "to":197}, {"from":157, "to":197}, {"from":158, "to":197}, {"from":159, "to":197}, {"from":160, "to":197}, {"from":161, "to":197}, {"from":162, "to":197}, {"from":163, "to":197}, {"from":164, "to":197}, {"from":165, "to":197}, {"from":166, "to":197}, {"from":167, "to":197}, {"from":168, "to":197}, {"from":169, "to":197}, {"from":170, "to":197}, {"from":171, "to":197}, {"from":172, "to":197}, {"from":173, "to":197}, {"from":174, "to":197}, {"from":175, "to":197}, {"from":176, "to":197}, {"from":177, "to":197}, {"from":178, "to":197}, {"from":179, "to":197}, {"from":180, "to":197}, {"from":181, "to":197}, {"from":182, "to":197}, {"from":183, "to":197}, {"from":184, "to":197}, {"from":185, "to":197}, {"from":186, "to":197}, {"from":187, "to":197}, {"from":188, "to":197}, {"from":189, "to":197}, {"from":190, "to":197}, {"from":191, "to":197}, {"from":192, "to":197}, {"from":193, "to":197}, {"from":194, "to":197}, {"from":195, "to":197}, {"from":122, "to":198}, {"from":123, "to":198}, {"from":124, "to":198}, {"from":125, "to":198}, {"from":126, "to":198}, {"from":127, "to":198}, {"from":128, "to":198}, {"from":129, "to":198}, {"from":130, "to":198}, {"from":131, "to":198}, {"from":132, "to":198}, {"from":133, "to":198}, {"from":134, "to":198}, {"from":135, "to":198}, {"from":136, "to":198}, {"from":137, "to":198}, {"from":138, "to":198}, {"from":139, "to":198}, {"from":140, "to":198}, {"from":141, "to":198}, {"from":142, "to":198}, {"from":143, "to":198}, {"from":144, "to":198}, {"from":145, "to":198}, {"from":146, "to":198}, {"from":147, "to":198}, {"from":148, "to":198}, {"from":149, "to":198}, {"from":150, "to":198}, {"from":151, "to":198}, {"from":152, "to":198}, {"from":153, "to":198}, {"from":154, "to":198}, {"from":155, "to":198}, {"from":156, "to":198}, {"from":157, "to":198}, {"from":158, "to":198}, {"from":159, "to":198}, {"from":160, "to":198}, {"from":161, "to":198}, {"from":162, "to":198}, {"from":163, "to":198}, {"from":164, "to":198}, {"from":165, "to":198}, {"from":166, "to":198}, {"from":167, "to":198}, {"from":168, "to":198}, {"from":169, "to":198}, {"from":170, "to":198}, {"from":171, "to":198}, {"from":172, "to":198}, {"from":173, "to":198}, {"from":174, "to":198}, {"from":175, "to":198}, {"from":176, "to":198}, {"from":177, "to":198}, {"from":178, "to":198}, {"from":179, "to":198}, {"from":180, "to":198}, {"from":181, "to":198}, {"from":182, "to":198}, {"from":183, "to":198}, {"from":184, "to":198}, {"from":185, "to":198}, {"from":186, "to":198}, {"from":187, "to":198}, {"from":188, "to":198}, {"from":189, "to":198}, {"from":190, "to":198}, {"from":191, "to":198}, {"from":192, "to":198}, {"from":193, "to":198}, {"from":194, "to":198}, {"from":195, "to":198}, {"from":122, "to":199}, {"from":123, "to":199}, {"from":124, "to":199}, {"from":125, "to":199}, {"from":126, "to":199}, {"from":127, "to":199}, {"from":128, "to":199}, {"from":129, "to":199}, {"from":130, "to":199}, {"from":131, "to":199}, {"from":132, "to":199}, {"from":133, "to":199}, {"from":134, "to":199}, {"from":135, "to":199}, {"from":136, "to":199}, {"from":137, "to":199}, {"from":138, "to":199}, {"from":139, "to":199}, {"from":140, "to":199}, {"from":141, "to":199}, {"from":142, "to":199}, {"from":143, "to":199}, {"from":144, "to":199}, {"from":145, "to":199}, {"from":146, "to":199}, {"from":147, "to":199}, {"from":148, "to":199}, {"from":149, "to":199}, {"from":150, "to":199}, {"from":151, "to":199}, {"from":152, "to":199}, {"from":153, "to":199}, {"from":154, "to":199}, {"from":155, "to":199}, {"from":156, "to":199}, {"from":157, "to":199}, {"from":158, "to":199}, {"from":159, "to":199}, {"from":160, "to":199}, {"from":161, "to":199}, {"from":162, "to":199}, {"from":163, "to":199}, {"from":164, "to":199}, {"from":165, "to":199}, {"from":166, "to":199}, {"from":167, "to":199}, {"from":168, "to":199}, {"from":169, "to":199}, {"from":170, "to":199}, {"from":171, "to":199}, {"from":172, "to":199}, {"from":173, "to":199}, {"from":174, "to":199}, {"from":175, "to":199}, {"from":176, "to":199}, {"from":177, "to":199}, {"from":178, "to":199}, {"from":179, "to":199}, {"from":180, "to":199}, {"from":181, "to":199}, {"from":182, "to":199}, {"from":183, "to":199}, {"from":184, "to":199}, {"from":185, "to":199}, {"from":186, "to":199}, {"from":187, "to":199}, {"from":188, "to":199}, {"from":189, "to":199}, {"from":190, "to":199}, {"from":191, "to":199}, {"from":192, "to":199}, {"from":193, "to":199}, {"from":194, "to":199}, {"from":195, "to":199}, {"from":217, "to":200}, {"from":122, "to":201}, {"from":123, "to":201}, {"from":124, "to":201}, {"from":125, "to":201}, {"from":126, "to":201}, {"from":127, "to":201}, {"from":128, "to":201}, {"from":129, "to":201}, {"from":130, "to":201}, {"from":131, "to":201}, {"from":132, "to":201}, {"from":133, "to":201}, {"from":134, "to":201}, {"from":135, "to":201}, {"from":136, "to":201}, {"from":137, "to":201}, {"from":138, "to":201}, {"from":139, "to":201}, {"from":140, "to":201}, {"from":141, "to":201}, {"from":142, "to":201}, {"from":143, "to":201}, {"from":144, "to":201}, {"from":145, "to":201}, {"from":146, "to":201}, {"from":147, "to":201}, {"from":148, "to":201}, {"from":149, "to":201}, {"from":150, "to":201}, {"from":151, "to":201}, {"from":152, "to":201}, {"from":153, "to":201}, {"from":154, "to":201}, {"from":155, "to":201}, {"from":156, "to":201}, {"from":157, "to":201}, {"from":158, "to":201}, {"from":159, "to":201}, {"from":160, "to":201}, {"from":161, "to":201}, {"from":162, "to":201}, {"from":163, "to":201}, {"from":164, "to":201}, {"from":165, "to":201}, {"from":166, "to":201}, {"from":167, "to":201}, {"from":168, "to":201}, {"from":169, "to":201}, {"from":170, "to":201}, {"from":171, "to":201}, {"from":172, "to":201}, {"from":173, "to":201}, {"from":174, "to":201}, {"from":175, "to":201}, {"from":176, "to":201}, {"from":177, "to":201}, {"from":178, "to":201}, {"from":179, "to":201}, {"from":180, "to":201}, {"from":181, "to":201}, {"from":182, "to":201}, {"from":183, "to":201}, {"from":184, "to":201}, {"from":185, "to":201}, {"from":186, "to":201}, {"from":187, "to":201}, {"from":188, "to":201}, {"from":189, "to":201}, {"from":190, "to":201}, {"from":191, "to":201}, {"from":192, "to":201}, {"from":193, "to":201}, {"from":194, "to":201}, {"from":195, "to":201}, {"from":122, "to":202}, {"from":123, "to":202}, {"from":124, "to":202}, {"from":125, "to":202}, {"from":126, "to":202}, {"from":127, "to":202}, {"from":128, "to":202}, {"from":129, "to":202}, {"from":130, "to":202}, {"from":131, "to":202}, {"from":132, "to":202}, {"from":133, "to":202}, {"from":134, "to":202}, {"from":135, "to":202}, {"from":136, "to":202}, {"from":137, "to":202}, {"from":138, "to":202}, {"from":139, "to":202}, {"from":140, "to":202}, {"from":141, "to":202}, {"from":142, "to":202}, {"from":143, "to":202}, {"from":144, "to":202}, {"from":145, "to":202}, {"from":146, "to":202}, {"from":147, "to":202}, {"from":148, "to":202}, {"from":149, "to":202}, {"from":150, "to":202}, {"from":151, "to":202}, {"from":152, "to":202}, {"from":153, "to":202}, {"from":154, "to":202}, {"from":155, "to":202}, {"from":156, "to":202}, {"from":157, "to":202}, {"from":158, "to":202}, {"from":159, "to":202}, {"from":160, "to":202}, {"from":161, "to":202}, {"from":162, "to":202}, {"from":163, "to":202}, {"from":164, "to":202}, {"from":165, "to":202}, {"from":166, "to":202}, {"from":167, "to":202}, {"from":168, "to":202}, {"from":169, "to":202}, {"from":170, "to":202}, {"from":171, "to":202}, {"from":172, "to":202}, {"from":173, "to":202}, {"from":174, "to":202}, {"from":175, "to":202}, {"from":176, "to":202}, {"from":177, "to":202}, {"from":178, "to":202}, {"from":179, "to":202}, {"from":180, "to":202}, {"from":181, "to":202}, {"from":182, "to":202}, {"from":183, "to":202}, {"from":184, "to":202}, {"from":185, "to":202}, {"from":186, "to":202}, {"from":187, "to":202}, {"from":188, "to":202}, {"from":189, "to":202}, {"from":190, "to":202}, {"from":191, "to":202}, {"from":192, "to":202}, {"from":193, "to":202}, {"from":194, "to":202}, {"from":195, "to":202}, {"from":196, "to":202}, {"from":197, "to":202}, {"from":198, "to":202}, {"from":199, "to":202}, {"from":122, "to":203}, {"from":123, "to":203}, {"from":124, "to":203}, {"from":125, "to":203}, {"from":126, "to":203}, {"from":127, "to":203}, {"from":128, "to":203}, {"from":129, "to":203}, {"from":130, "to":203}, {"from":131, "to":203}, {"from":132, "to":203}, {"from":133, "to":203}, {"from":134, "to":203}, {"from":135, "to":203}, {"from":136, "to":203}, {"from":137, "to":203}, {"from":138, "to":203}, {"from":139, "to":203}, {"from":140, "to":203}, {"from":141, "to":203}, {"from":142, "to":203}, {"from":143, "to":203}, {"from":144, "to":203}, {"from":145, "to":203}, {"from":146, "to":203}, {"from":147, "to":203}, {"from":148, "to":203}, {"from":149, "to":203}, {"from":150, "to":203}, {"from":151, "to":203}, {"from":152, "to":203}, {"from":153, "to":203}, {"from":154, "to":203}, {"from":155, "to":203}, {"from":156, "to":203}, {"from":157, "to":203}, {"from":158, "to":203}, {"from":159, "to":203}, {"from":160, "to":203}, {"from":161, "to":203}, {"from":162, "to":203}, {"from":163, "to":203}, {"from":164, "to":203}, {"from":165, "to":203}, {"from":166, "to":203}, {"from":167, "to":203}, {"from":168, "to":203}, {"from":169, "to":203}, {"from":170, "to":203}, {"from":171, "to":203}, {"from":172, "to":203}, {"from":173, "to":203}, {"from":174, "to":203}, {"from":175, "to":203}, {"from":176, "to":203}, {"from":177, "to":203}, {"from":178, "to":203}, {"from":179, "to":203}, {"from":180, "to":203}, {"from":181, "to":203}, {"from":182, "to":203}, {"from":183, "to":203}, {"from":184, "to":203}, {"from":185, "to":203}, {"from":186, "to":203}, {"from":187, "to":203}, {"from":188, "to":203}, {"from":189, "to":203}, {"from":190, "to":203}, {"from":191, "to":203}, {"from":192, "to":203}, {"from":193, "to":203}, {"from":194, "to":203}, {"from":195, "to":203}, {"from":122, "to":204}, {"from":123, "to":204}, {"from":124, "to":204}, {"from":125, "to":204}, {"from":126, "to":204}, {"from":127, "to":204}, {"from":128, "to":204}, {"from":129, "to":204}, {"from":130, "to":204}, {"from":131, "to":204}, {"from":132, "to":204}, {"from":133, "to":204}, {"from":134, "to":204}, {"from":135, "to":204}, {"from":136, "to":204}, {"from":137, "to":204}, {"from":138, "to":204}, {"from":139, "to":204}, {"from":140, "to":204}, {"from":141, "to":204}, {"from":142, "to":204}, {"from":143, "to":204}, {"from":144, "to":204}, {"from":145, "to":204}, {"from":146, "to":204}, {"from":147, "to":204}, {"from":148, "to":204}, {"from":149, "to":204}, {"from":150, "to":204}, {"from":151, "to":204}, {"from":152, "to":204}, {"from":153, "to":204}, {"from":154, "to":204}, {"from":155, "to":204}, {"from":156, "to":204}, {"from":157, "to":204}, {"from":158, "to":204}, {"from":159, "to":204}, {"from":160, "to":204}, {"from":161, "to":204}, {"from":162, "to":204}, {"from":163, "to":204}, {"from":164, "to":204}, {"from":165, "to":204}, {"from":166, "to":204}, {"from":167, "to":204}, {"from":168, "to":204}, {"from":169, "to":204}, {"from":170, "to":204}, {"from":171, "to":204}, {"from":172, "to":204}, {"from":173, "to":204}, {"from":174, "to":204}, {"from":175, "to":204}, {"from":176, "to":204}, {"from":177, "to":204}, {"from":178, "to":204}, {"from":179, "to":204}, {"from":180, "to":204}, {"from":181, "to":204}, {"from":182, "to":204}, {"from":183, "to":204}, {"from":184, "to":204}, {"from":185, "to":204}, {"from":186, "to":204}, {"from":187, "to":204}, {"from":188, "to":204}, {"from":189, "to":204}, {"from":190, "to":204}, {"from":191, "to":204}, {"from":192, "to":204}, {"from":193, "to":204}, {"from":194, "to":204}, {"from":195, "to":204}, {"from":122, "to":205}, {"from":123, "to":205}, {"from":124, "to":205}, {"from":125, "to":205}, {"from":126, "to":205}, {"from":127, "to":205}, {"from":128, "to":205}, {"from":129, "to":205}, {"from":130, "to":205}, {"from":131, "to":205}, {"from":132, "to":205}, {"from":133, "to":205}, {"from":134, "to":205}, {"from":135, "to":205}, {"from":136, "to":205}, {"from":137, "to":205}, {"from":138, "to":205}, {"from":139, "to":205}, {"from":140, "to":205}, {"from":141, "to":205}, {"from":142, "to":205}, {"from":143, "to":205}, {"from":144, "to":205}, {"from":145, "to":205}, {"from":146, "to":205}, {"from":147, "to":205}, {"from":148, "to":205}, {"from":149, "to":205}, {"from":150, "to":205}, {"from":151, "to":205}, {"from":152, "to":205}, {"from":153, "to":205}, {"from":154, "to":205}, {"from":155, "to":205}, {"from":156, "to":205}, {"from":157, "to":205}, {"from":158, "to":205}, {"from":159, "to":205}, {"from":160, "to":205}, {"from":161, "to":205}, {"from":162, "to":205}, {"from":163, "to":205}, {"from":164, "to":205}, {"from":165, "to":205}, {"from":166, "to":205}, {"from":167, "to":205}, {"from":168, "to":205}, {"from":169, "to":205}, {"from":170, "to":205}, {"from":171, "to":205}, {"from":172, "to":205}, {"from":173, "to":205}, {"from":174, "to":205}, {"from":175, "to":205}, {"from":176, "to":205}, {"from":177, "to":205}, {"from":178, "to":205}, {"from":179, "to":205}, {"from":180, "to":205}, {"from":181, "to":205}, {"from":182, "to":205}, {"from":183, "to":205}, {"from":184, "to":205}, {"from":185, "to":205}, {"from":186, "to":205}, {"from":187, "to":205}, {"from":188, "to":205}, {"from":189, "to":205}, {"from":190, "to":205}, {"from":191, "to":205}, {"from":192, "to":205}, {"from":193, "to":205}, {"from":194, "to":205}, {"from":195, "to":205}, {"from":122, "to":206}, {"from":123, "to":206}, {"from":124, "to":206}, {"from":125, "to":206}, {"from":126, "to":206}, {"from":127, "to":206}, {"from":128, "to":206}, {"from":129, "to":206}, {"from":130, "to":206}, {"from":131, "to":206}, {"from":132, "to":206}, {"from":133, "to":206}, {"from":134, "to":206}, {"from":135, "to":206}, {"from":136, "to":206}, {"from":137, "to":206}, {"from":138, "to":206}, {"from":139, "to":206}, {"from":140, "to":206}, {"from":141, "to":206}, {"from":142, "to":206}, {"from":143, "to":206}, {"from":144, "to":206}, {"from":145, "to":206}, {"from":146, "to":206}, {"from":147, "to":206}, {"from":148, "to":206}, {"from":149, "to":206}, {"from":150, "to":206}, {"from":151, "to":206}, {"from":152, "to":206}, {"from":153, "to":206}, {"from":154, "to":206}, {"from":155, "to":206}, {"from":156, "to":206}, {"from":157, "to":206}, {"from":158, "to":206}, {"from":159, "to":206}, {"from":160, "to":206}, {"from":161, "to":206}, {"from":162, "to":206}, {"from":163, "to":206}, {"from":164, "to":206}, {"from":165, "to":206}, {"from":166, "to":206}, {"from":167, "to":206}, {"from":168, "to":206}, {"from":169, "to":206}, {"from":170, "to":206}, {"from":171, "to":206}, {"from":172, "to":206}, {"from":173, "to":206}, {"from":174, "to":206}, {"from":175, "to":206}, {"from":176, "to":206}, {"from":177, "to":206}, {"from":178, "to":206}, {"from":179, "to":206}, {"from":180, "to":206}, {"from":181, "to":206}, {"from":182, "to":206}, {"from":183, "to":206}, {"from":184, "to":206}, {"from":185, "to":206}, {"from":186, "to":206}, {"from":187, "to":206}, {"from":188, "to":206}, {"from":189, "to":206}, {"from":190, "to":206}, {"from":191, "to":206}, {"from":192, "to":206}, {"from":193, "to":206}, {"from":194, "to":206}, {"from":195, "to":206}, {"from":202, "to":206}, {"from":122, "to":207}, {"from":123, "to":207}, {"from":124, "to":207}, {"from":125, "to":207}, {"from":126, "to":207}, {"from":127, "to":207}, {"from":128, "to":207}, {"from":129, "to":207}, {"from":130, "to":207}, {"from":131, "to":207}, {"from":132, "to":207}, {"from":133, "to":207}, {"from":134, "to":207}, {"from":135, "to":207}, {"from":136, "to":207}, {"from":137, "to":207}, {"from":138, "to":207}, {"from":139, "to":207}, {"from":140, "to":207}, {"from":141, "to":207}, {"from":142, "to":207}, {"from":143, "to":207}, {"from":144, "to":207}, {"from":145, "to":207}, {"from":146, "to":207}, {"from":147, "to":207}, {"from":148, "to":207}, {"from":149, "to":207}, {"from":150, "to":207}, {"from":151, "to":207}, {"from":152, "to":207}, {"from":153, "to":207}, {"from":154, "to":207}, {"from":155, "to":207}, {"from":156, "to":207}, {"from":157, "to":207}, {"from":158, "to":207}, {"from":159, "to":207}, {"from":160, "to":207}, {"from":161, "to":207}, {"from":162, "to":207}, {"from":163, "to":207}, {"from":164, "to":207}, {"from":165, "to":207}, {"from":166, "to":207}, {"from":167, "to":207}, {"from":168, "to":207}, {"from":169, "to":207}, {"from":170, "to":207}, {"from":171, "to":207}, {"from":172, "to":207}, {"from":173, "to":207}, {"from":174, "to":207}, {"from":175, "to":207}, {"from":176, "to":207}, {"from":177, "to":207}, {"from":178, "to":207}, {"from":179, "to":207}, {"from":180, "to":207}, {"from":181, "to":207}, {"from":182, "to":207}, {"from":183, "to":207}, {"from":184, "to":207}, {"from":185, "to":207}, {"from":186, "to":207}, {"from":187, "to":207}, {"from":188, "to":207}, {"from":189, "to":207}, {"from":190, "to":207}, {"from":191, "to":207}, {"from":192, "to":207}, {"from":193, "to":207}, {"from":194, "to":207}, {"from":195, "to":207}, {"from":206, "to":207}, {"from":122, "to":208}, {"from":123, "to":208}, {"from":124, "to":208}, {"from":125, "to":208}, {"from":126, "to":208}, {"from":127, "to":208}, {"from":128, "to":208}, {"from":129, "to":208}, {"from":130, "to":208}, {"from":131, "to":208}, {"from":132, "to":208}, {"from":133, "to":208}, {"from":134, "to":208}, {"from":135, "to":208}, {"from":136, "to":208}, {"from":137, "to":208}, {"from":138, "to":208}, {"from":139, "to":208}, {"from":140, "to":208}, {"from":141, "to":208}, {"from":142, "to":208}, {"from":143, "to":208}, {"from":144, "to":208}, {"from":145, "to":208}, {"from":146, "to":208}, {"from":147, "to":208}, {"from":148, "to":208}, {"from":149, "to":208}, {"from":150, "to":208}, {"from":151, "to":208}, {"from":152, "to":208}, {"from":153, "to":208}, {"from":154, "to":208}, {"from":155, "to":208}, {"from":156, "to":208}, {"from":157, "to":208}, {"from":158, "to":208}, {"from":159, "to":208}, {"from":160, "to":208}, {"from":161, "to":208}, {"from":162, "to":208}, {"from":163, "to":208}, {"from":164, "to":208}, {"from":165, "to":208}, {"from":166, "to":208}, {"from":167, "to":208}, {"from":168, "to":208}, {"from":169, "to":208}, {"from":170, "to":208}, {"from":171, "to":208}, {"from":172, "to":208}, {"from":173, "to":208}, {"from":174, "to":208}, {"from":175, "to":208}, {"from":176, "to":208}, {"from":177, "to":208}, {"from":178, "to":208}, {"from":179, "to":208}, {"from":180, "to":208}, {"from":181, "to":208}, {"from":182, "to":208}, {"from":183, "to":208}, {"from":184, "to":208}, {"from":185, "to":208}, {"from":186, "to":208}, {"from":187, "to":208}, {"from":188, "to":208}, {"from":189, "to":208}, {"from":190, "to":208}, {"from":191, "to":208}, {"from":192, "to":208}, {"from":193, "to":208}, {"from":194, "to":208}, {"from":195, "to":208}, {"from":206, "to":208}, {"from":122, "to":209}, {"from":123, "to":209}, {"from":124, "to":209}, {"from":125, "to":209}, {"from":126, "to":209}, {"from":127, "to":209}, {"from":128, "to":209}, {"from":129, "to":209}, {"from":130, "to":209}, {"from":131, "to":209}, {"from":132, "to":209}, {"from":133, "to":209}, {"from":134, "to":209}, {"from":135, "to":209}, {"from":136, "to":209}, {"from":137, "to":209}, {"from":138, "to":209}, {"from":139, "to":209}, {"from":140, "to":209}, {"from":141, "to":209}, {"from":142, "to":209}, {"from":143, "to":209}, {"from":144, "to":209}, {"from":145, "to":209}, {"from":146, "to":209}, {"from":147, "to":209}, {"from":148, "to":209}, {"from":149, "to":209}, {"from":150, "to":209}, {"from":151, "to":209}, {"from":152, "to":209}, {"from":153, "to":209}, {"from":154, "to":209}, {"from":155, "to":209}, {"from":156, "to":209}, {"from":157, "to":209}, {"from":158, "to":209}, {"from":159, "to":209}, {"from":160, "to":209}, {"from":161, "to":209}, {"from":162, "to":209}, {"from":163, "to":209}, {"from":164, "to":209}, {"from":165, "to":209}, {"from":166, "to":209}, {"from":167, "to":209}, {"from":168, "to":209}, {"from":169, "to":209}, {"from":170, "to":209}, {"from":171, "to":209}, {"from":172, "to":209}, {"from":173, "to":209}, {"from":174, "to":209}, {"from":175, "to":209}, {"from":176, "to":209}, {"from":177, "to":209}, {"from":178, "to":209}, {"from":179, "to":209}, {"from":180, "to":209}, {"from":181, "to":209}, {"from":182, "to":209}, {"from":183, "to":209}, {"from":184, "to":209}, {"from":185, "to":209}, {"from":186, "to":209}, {"from":187, "to":209}, {"from":188, "to":209}, {"from":189, "to":209}, {"from":190, "to":209}, {"from":191, "to":209}, {"from":192, "to":209}, {"from":193, "to":209}, {"from":194, "to":209}, {"from":195, "to":209}, {"from":207, "to":209}, {"from":122, "to":210}, {"from":123, "to":210}, {"from":124, "to":210}, {"from":125, "to":210}, {"from":126, "to":210}, {"from":127, "to":210}, {"from":128, "to":210}, {"from":129, "to":210}, {"from":130, "to":210}, {"from":131, "to":210}, {"from":132, "to":210}, {"from":133, "to":210}, {"from":134, "to":210}, {"from":135, "to":210}, {"from":136, "to":210}, {"from":137, "to":210}, {"from":138, "to":210}, {"from":139, "to":210}, {"from":140, "to":210}, {"from":141, "to":210}, {"from":142, "to":210}, {"from":143, "to":210}, {"from":144, "to":210}, {"from":145, "to":210}, {"from":146, "to":210}, {"from":147, "to":210}, {"from":148, "to":210}, {"from":149, "to":210}, {"from":150, "to":210}, {"from":151, "to":210}, {"from":152, "to":210}, {"from":153, "to":210}, {"from":154, "to":210}, {"from":155, "to":210}, {"from":156, "to":210}, {"from":157, "to":210}, {"from":158, "to":210}, {"from":159, "to":210}, {"from":160, "to":210}, {"from":161, "to":210}, {"from":162, "to":210}, {"from":163, "to":210}, {"from":164, "to":210}, {"from":165, "to":210}, {"from":166, "to":210}, {"from":167, "to":210}, {"from":168, "to":210}, {"from":169, "to":210}, {"from":170, "to":210}, {"from":171, "to":210}, {"from":172, "to":210}, {"from":173, "to":210}, {"from":174, "to":210}, {"from":175, "to":210}, {"from":176, "to":210}, {"from":177, "to":210}, {"from":178, "to":210}, {"from":179, "to":210}, {"from":180, "to":210}, {"from":181, "to":210}, {"from":182, "to":210}, {"from":183, "to":210}, {"from":184, "to":210}, {"from":185, "to":210}, {"from":186, "to":210}, {"from":187, "to":210}, {"from":188, "to":210}, {"from":189, "to":210}, {"from":190, "to":210}, {"from":191, "to":210}, {"from":192, "to":210}, {"from":193, "to":210}, {"from":194, "to":210}, {"from":195, "to":210}, {"from":209, "to":210}, {"from":122, "to":211}, {"from":123, "to":211}, {"from":124, "to":211}, {"from":125, "to":211}, {"from":126, "to":211}, {"from":127, "to":211}, {"from":128, "to":211}, {"from":129, "to":211}, {"from":130, "to":211}, {"from":131, "to":211}, {"from":132, "to":211}, {"from":133, "to":211}, {"from":134, "to":211}, {"from":135, "to":211}, {"from":136, "to":211}, {"from":137, "to":211}, {"from":138, "to":211}, {"from":139, "to":211}, {"from":140, "to":211}, {"from":141, "to":211}, {"from":142, "to":211}, {"from":143, "to":211}, {"from":144, "to":211}, {"from":145, "to":211}, {"from":146, "to":211}, {"from":147, "to":211}, {"from":148, "to":211}, {"from":149, "to":211}, {"from":150, "to":211}, {"from":151, "to":211}, {"from":152, "to":211}, {"from":153, "to":211}, {"from":154, "to":211}, {"from":155, "to":211}, {"from":156, "to":211}, {"from":157, "to":211}, {"from":158, "to":211}, {"from":159, "to":211}, {"from":160, "to":211}, {"from":161, "to":211}, {"from":162, "to":211}, {"from":163, "to":211}, {"from":164, "to":211}, {"from":165, "to":211}, {"from":166, "to":211}, {"from":167, "to":211}, {"from":168, "to":211}, {"from":169, "to":211}, {"from":170, "to":211}, {"from":171, "to":211}, {"from":172, "to":211}, {"from":173, "to":211}, {"from":174, "to":211}, {"from":175, "to":211}, {"from":176, "to":211}, {"from":177, "to":211}, {"from":178, "to":211}, {"from":179, "to":211}, {"from":180, "to":211}, {"from":181, "to":211}, {"from":182, "to":211}, {"from":183, "to":211}, {"from":184, "to":211}, {"from":185, "to":211}, {"from":186, "to":211}, {"from":187, "to":211}, {"from":188, "to":211}, {"from":189, "to":211}, {"from":190, "to":211}, {"from":191, "to":211}, {"from":192, "to":211}, {"from":193, "to":211}, {"from":194, "to":211}, {"from":195, "to":211}, {"from":210, "to":211}, {"from":122, "to":212}, {"from":123, "to":212}, {"from":124, "to":212}, {"from":125, "to":212}, {"from":126, "to":212}, {"from":127, "to":212}, {"from":128, "to":212}, {"from":129, "to":212}, {"from":130, "to":212}, {"from":131, "to":212}, {"from":132, "to":212}, {"from":133, "to":212}, {"from":134, "to":212}, {"from":135, "to":212}, {"from":136, "to":212}, {"from":137, "to":212}, {"from":138, "to":212}, {"from":139, "to":212}, {"from":140, "to":212}, {"from":141, "to":212}, {"from":142, "to":212}, {"from":143, "to":212}, {"from":144, "to":212}, {"from":145, "to":212}, {"from":146, "to":212}, {"from":147, "to":212}, {"from":148, "to":212}, {"from":149, "to":212}, {"from":150, "to":212}, {"from":151, "to":212}, {"from":152, "to":212}, {"from":153, "to":212}, {"from":154, "to":212}, {"from":155, "to":212}, {"from":156, "to":212}, {"from":157, "to":212}, {"from":158, "to":212}, {"from":159, "to":212}, {"from":160, "to":212}, {"from":161, "to":212}, {"from":162, "to":212}, {"from":163, "to":212}, {"from":164, "to":212}, {"from":165, "to":212}, {"from":166, "to":212}, {"from":167, "to":212}, {"from":168, "to":212}, {"from":169, "to":212}, {"from":170, "to":212}, {"from":171, "to":212}, {"from":172, "to":212}, {"from":173, "to":212}, {"from":174, "to":212}, {"from":175, "to":212}, {"from":176, "to":212}, {"from":177, "to":212}, {"from":178, "to":212}, {"from":179, "to":212}, {"from":180, "to":212}, {"from":181, "to":212}, {"from":182, "to":212}, {"from":183, "to":212}, {"from":184, "to":212}, {"from":185, "to":212}, {"from":186, "to":212}, {"from":187, "to":212}, {"from":188, "to":212}, {"from":189, "to":212}, {"from":190, "to":212}, {"from":191, "to":212}, {"from":192, "to":212}, {"from":193, "to":212}, {"from":194, "to":212}, {"from":195, "to":212}, {"from":211, "to":212}, {"from":122, "to":213}, {"from":123, "to":213}, {"from":124, "to":213}, {"from":125, "to":213}, {"from":126, "to":213}, {"from":127, "to":213}, {"from":128, "to":213}, {"from":129, "to":213}, {"from":130, "to":213}, {"from":131, "to":213}, {"from":132, "to":213}, {"from":133, "to":213}, {"from":134, "to":213}, {"from":135, "to":213}, {"from":136, "to":213}, {"from":137, "to":213}, {"from":138, "to":213}, {"from":139, "to":213}, {"from":140, "to":213}, {"from":141, "to":213}, {"from":142, "to":213}, {"from":143, "to":213}, {"from":144, "to":213}, {"from":145, "to":213}, {"from":146, "to":213}, {"from":147, "to":213}, {"from":148, "to":213}, {"from":149, "to":213}, {"from":150, "to":213}, {"from":151, "to":213}, {"from":152, "to":213}, {"from":153, "to":213}, {"from":154, "to":213}, {"from":155, "to":213}, {"from":156, "to":213}, {"from":157, "to":213}, {"from":158, "to":213}, {"from":159, "to":213}, {"from":160, "to":213}, {"from":161, "to":213}, {"from":162, "to":213}, {"from":163, "to":213}, {"from":164, "to":213}, {"from":165, "to":213}, {"from":166, "to":213}, {"from":167, "to":213}, {"from":168, "to":213}, {"from":169, "to":213}, {"from":170, "to":213}, {"from":171, "to":213}, {"from":172, "to":213}, {"from":173, "to":213}, {"from":174, "to":213}, {"from":175, "to":213}, {"from":176, "to":213}, {"from":177, "to":213}, {"from":178, "to":213}, {"from":179, "to":213}, {"from":180, "to":213}, {"from":181, "to":213}, {"from":182, "to":213}, {"from":183, "to":213}, {"from":184, "to":213}, {"from":185, "to":213}, {"from":186, "to":213}, {"from":187, "to":213}, {"from":188, "to":213}, {"from":189, "to":213}, {"from":190, "to":213}, {"from":191, "to":213}, {"from":192, "to":213}, {"from":193, "to":213}, {"from":194, "to":213}, {"from":195, "to":213}, {"from":212, "to":213}, {"from":122, "to":214}, {"from":123, "to":214}, {"from":124, "to":214}, {"from":125, "to":214}, {"from":126, "to":214}, {"from":127, "to":214}, {"from":128, "to":214}, {"from":129, "to":214}, {"from":130, "to":214}, {"from":131, "to":214}, {"from":132, "to":214}, {"from":133, "to":214}, {"from":134, "to":214}, {"from":135, "to":214}, {"from":136, "to":214}, {"from":137, "to":214}, {"from":138, "to":214}, {"from":139, "to":214}, {"from":140, "to":214}, {"from":141, "to":214}, {"from":142, "to":214}, {"from":143, "to":214}, {"from":144, "to":214}, {"from":145, "to":214}, {"from":146, "to":214}, {"from":147, "to":214}, {"from":148, "to":214}, {"from":149, "to":214}, {"from":150, "to":214}, {"from":151, "to":214}, {"from":152, "to":214}, {"from":153, "to":214}, {"from":154, "to":214}, {"from":155, "to":214}, {"from":156, "to":214}, {"from":157, "to":214}, {"from":158, "to":214}, {"from":159, "to":214}, {"from":160, "to":214}, {"from":161, "to":214}, {"from":162, "to":214}, {"from":163, "to":214}, {"from":164, "to":214}, {"from":165, "to":214}, {"from":166, "to":214}, {"from":167, "to":214}, {"from":168, "to":214}, {"from":169, "to":214}, {"from":170, "to":214}, {"from":171, "to":214}, {"from":172, "to":214}, {"from":173, "to":214}, {"from":174, "to":214}, {"from":175, "to":214}, {"from":176, "to":214}, {"from":177, "to":214}, {"from":178, "to":214}, {"from":179, "to":214}, {"from":180, "to":214}, {"from":181, "to":214}, {"from":182, "to":214}, {"from":183, "to":214}, {"from":184, "to":214}, {"from":185, "to":214}, {"from":186, "to":214}, {"from":187, "to":214}, {"from":188, "to":214}, {"from":189, "to":214}, {"from":190, "to":214}, {"from":191, "to":214}, {"from":192, "to":214}, {"from":193, "to":214}, {"from":194, "to":214}, {"from":195, "to":214}, {"from":212, "to":214}, {"from":210, "to":214}, {"from":207, "to":214}, {"from":208, "to":214}, {"from":122, "to":216}, {"from":123, "to":216}, {"from":124, "to":216}, {"from":125, "to":216}, {"from":126, "to":216}, {"from":127, "to":216}, {"from":128, "to":216}, {"from":129, "to":216}, {"from":130, "to":216}, {"from":131, "to":216}, {"from":132, "to":216}, {"from":133, "to":216}, {"from":134, "to":216}, {"from":135, "to":216}, {"from":136, "to":216}, {"from":137, "to":216}, {"from":138, "to":216}, {"from":139, "to":216}, {"from":140, "to":216}, {"from":141, "to":216}, {"from":142, "to":216}, {"from":143, "to":216}, {"from":144, "to":216}, {"from":145, "to":216}, {"from":146, "to":216}, {"from":147, "to":216}, {"from":148, "to":216}, {"from":149, "to":216}, {"from":150, "to":216}, {"from":151, "to":216}, {"from":152, "to":216}, {"from":153, "to":216}, {"from":154, "to":216}, {"from":155, "to":216}, {"from":156, "to":216}, {"from":157, "to":216}, {"from":158, "to":216}, {"from":159, "to":216}, {"from":160, "to":216}, {"from":161, "to":216}, {"from":162, "to":216}, {"from":163, "to":216}, {"from":164, "to":216}, {"from":165, "to":216}, {"from":166, "to":216}, {"from":167, "to":216}, {"from":168, "to":216}, {"from":169, "to":216}, {"from":170, "to":216}, {"from":171, "to":216}, {"from":172, "to":216}, {"from":173, "to":216}, {"from":174, "to":216}, {"from":175, "to":216}, {"from":176, "to":216}, {"from":177, "to":216}, {"from":178, "to":216}, {"from":179, "to":216}, {"from":180, "to":216}, {"from":181, "to":216}, {"from":182, "to":216}, {"from":183, "to":216}, {"from":184, "to":216}, {"from":185, "to":216}, {"from":186, "to":216}, {"from":187, "to":216}, {"from":188, "to":216}, {"from":189, "to":216}, {"from":190, "to":216}, {"from":191, "to":216}, {"from":192, "to":216}, {"from":193, "to":216}, {"from":194, "to":216}, {"from":195, "to":216}, {"from":212, "to":216}, {"from":210, "to":216}, {"from":207, "to":216}, {"from":208, "to":216}, {"from":203, "to":116}, {"from":204, "to":116}, {"from":200, "to":116}, {"from":205, "to":116}, {"from":201, "to":116}, {"from":42, "to":346}, {"from":348, "to":349}, {"from":352, "to":351}, {"from":344, "to":351}, {"from":346, "to":352}, {"from":347, "to":352}, {"from":348, "to":352}, {"from":350, "to":352}, {"from":351, "to":346}, {"from":346, "to":347}, {"from":346, "to":348}, {"from":346, "to":350}, {"from":347, "to":116}, {"from":350, "to":116}, {"from":359, "to":358}, {"from":215, "to":360}, {"from":362, "to":363}, {"from":366, "to":110}, {"from":374, "to":365}, {"from":361, "to":374}, {"from":358, "to":368}, {"from":356, "to":369}, {"from":368, "to":369}, {"from":360, "to":370}, {"from":361, "to":370}, {"from":362, "to":370}, {"from":364, "to":370}, {"from":372, "to":356}, {"from":372, "to":371}, {"from":370, "to":371}, {"from":365, "to":372}, {"from":366, "to":372}, {"from":367, "to":358}, {"from":369, "to":360}, {"from":360, "to":361}, {"from":360, "to":362}, {"from":369, "to":364}, {"from":371, "to":365}, {"from":365, "to":366}, {"from":364, "to":116}, {"from":381, "to":359}, {"from":112, "to":394}, {"from":349, "to":395}, {"from":403, "to":121}, {"from":406, "to":405}, {"from":381, "to":413}, {"from":415, "to":414}, {"from":413, "to":414}, {"from":382, "to":415}, {"from":383, "to":415}, {"from":384, "to":415}, {"from":385, "to":415}, {"from":386, "to":415}, {"from":387, "to":415}, {"from":388, "to":415}, {"from":389, "to":415}, {"from":390, "to":415}, {"from":391, "to":415}, {"from":392, "to":415}, {"from":393, "to":415}, {"from":394, "to":415}, {"from":395, "to":415}, {"from":396, "to":415}, {"from":397, "to":415}, {"from":398, "to":415}, {"from":399, "to":415}, {"from":400, "to":415}, {"from":401, "to":415}, {"from":402, "to":415}, {"from":403, "to":415}, {"from":404, "to":415}, {"from":405, "to":415}, {"from":407, "to":415}, {"from":408, "to":415}, {"from":409, "to":415}, {"from":410, "to":415}, {"from":411, "to":415}, {"from":412, "to":381}, {"from":414, "to":382}, {"from":414, "to":383}, {"from":414, "to":384}, {"from":414, "to":385}, {"from":414, "to":386}, {"from":414, "to":387}, {"from":414, "to":388}, {"from":414, "to":389}, {"from":383, "to":390}, {"from":385, "to":390}, {"from":387, "to":390}, {"from":389, "to":390}, {"from":383, "to":391}, {"from":385, "to":391}, {"from":387, "to":391}, {"from":389, "to":391}, {"from":383, "to":392}, {"from":385, "to":392}, {"from":387, "to":392}, {"from":389, "to":392}, {"from":383, "to":393}, {"from":385, "to":393}, {"from":387, "to":393}, {"from":389, "to":393}, {"from":383, "to":394}, {"from":385, "to":394}, {"from":387, "to":394}, {"from":389, "to":394}, {"from":383, "to":395}, {"from":385, "to":395}, {"from":387, "to":395}, {"from":389, "to":395}, {"from":383, "to":396}, {"from":385, "to":396}, {"from":387, "to":396}, {"from":389, "to":396}, {"from":382, "to":396}, {"from":384, "to":396}, {"from":386, "to":396}, {"from":388, "to":396}, {"from":390, "to":396}, {"from":391, "to":396}, {"from":392, "to":396}, {"from":393, "to":396}, {"from":382, "to":397}, {"from":384, "to":397}, {"from":386, "to":397}, {"from":388, "to":397}, {"from":383, "to":397}, {"from":385, "to":397}, {"from":387, "to":397}, {"from":389, "to":397}, {"from":390, "to":397}, {"from":391, "to":397}, {"from":392, "to":397}, {"from":393, "to":397}, {"from":383, "to":398}, {"from":385, "to":398}, {"from":387, "to":398}, {"from":389, "to":398}, {"from":382, "to":398}, {"from":384, "to":398}, {"from":386, "to":398}, {"from":388, "to":398}, {"from":390, "to":398}, {"from":391, "to":398}, {"from":392, "to":398}, {"from":393, "to":398}, {"from":382, "to":399}, {"from":384, "to":399}, {"from":386, "to":399}, {"from":388, "to":399}, {"from":383, "to":399}, {"from":385, "to":399}, {"from":387, "to":399}, {"from":389, "to":399}, {"from":390, "to":399}, {"from":391, "to":399}, {"from":392, "to":399}, {"from":393, "to":399}, {"from":383, "to":400}, {"from":385, "to":400}, {"from":387, "to":400}, {"from":389, "to":400}, {"from":382, "to":400}, {"from":384, "to":400}, {"from":386, "to":400}, {"from":388, "to":400}, {"from":390, "to":400}, {"from":391, "to":400}, {"from":392, "to":400}, {"from":393, "to":400}, {"from":382, "to":401}, {"from":384, "to":401}, {"from":386, "to":401}, {"from":388, "to":401}, {"from":383, "to":401}, {"from":385, "to":401}, {"from":387, "to":401}, {"from":389, "to":401}, {"from":390, "to":401}, {"from":391, "to":401}, {"from":392, "to":401}, {"from":393, "to":401}, {"from":382, "to":402}, {"from":384, "to":402}, {"from":386, "to":402}, {"from":388, "to":402}, {"from":383, "to":402}, {"from":385, "to":402}, {"from":387, "to":402}, {"from":389, "to":402}, {"from":390, "to":402}, {"from":391, "to":402}, {"from":392, "to":402}, {"from":393, "to":402}, {"from":382, "to":403}, {"from":384, "to":403}, {"from":386, "to":403}, {"from":388, "to":403}, {"from":383, "to":403}, {"from":385, "to":403}, {"from":387, "to":403}, {"from":389, "to":403}, {"from":390, "to":403}, {"from":391, "to":403}, {"from":392, "to":403}, {"from":393, "to":403}, {"from":382, "to":404}, {"from":384, "to":404}, {"from":386, "to":404}, {"from":388, "to":404}, {"from":383, "to":404}, {"from":385, "to":404}, {"from":387, "to":404}, {"from":389, "to":404}, {"from":390, "to":404}, {"from":391, "to":404}, {"from":392, "to":404}, {"from":393, "to":404}, {"from":382, "to":405}, {"from":384, "to":405}, {"from":386, "to":405}, {"from":388, "to":405}, {"from":383, "to":405}, {"from":385, "to":405}, {"from":387, "to":405}, {"from":389, "to":405}, {"from":390, "to":405}, {"from":391, "to":405}, {"from":392, "to":405}, {"from":393, "to":405}, {"from":383, "to":407}, {"from":385, "to":407}, {"from":387, "to":407}, {"from":389, "to":407}, {"from":382, "to":407}, {"from":384, "to":407}, {"from":386, "to":407}, {"from":388, "to":407}, {"from":390, "to":407}, {"from":391, "to":407}, {"from":392, "to":407}, {"from":393, "to":407}, {"from":383, "to":408}, {"from":385, "to":408}, {"from":387, "to":408}, {"from":389, "to":408}, {"from":383, "to":409}, {"from":385, "to":409}, {"from":387, "to":409}, {"from":389, "to":409}, {"from":383, "to":410}, {"from":385, "to":410}, {"from":387, "to":410}, {"from":389, "to":410}, {"from":382, "to":410}, {"from":384, "to":410}, {"from":386, "to":410}, {"from":388, "to":410}, {"from":390, "to":410}, {"from":391, "to":410}, {"from":392, "to":410}, {"from":393, "to":410}, {"from":383, "to":411}, {"from":385, "to":411}, {"from":387, "to":411}, {"from":389, "to":411}, {"from":382, "to":411}, {"from":384, "to":411}, {"from":386, "to":411}, {"from":388, "to":411}, {"from":390, "to":411}, {"from":391, "to":411}, {"from":392, "to":411}, {"from":393, "to":411}, {"from":407, "to":116}, {"from":410, "to":116}, {"from":116, "to":393}, {"from":116, "to":391}, {"from":116, "to":383}, {"from":116, "to":387}, {"from":396, "to":116}, {"from":399, "to":116}, {"from":116, "to":382}, {"from":402, "to":116}, {"from":411, "to":116}, {"from":116, "to":389}, {"from":116, "to":386}, {"from":401, "to":116}, {"from":398, "to":116}, {"from":116, "to":392}, {"from":404, "to":116}, {"from":116, "to":390}, {"from":408, "to":116}, {"from":409, "to":116}, {"from":116, "to":385}, {"from":116, "to":384}, {"from":116, "to":388}, {"from":400, "to":116}, {"from":397, "to":116}, {"from":418, "to":406}, {"from":420, "to":419}, {"from":418, "to":423}, {"from":419, "to":423}, {"from":421, "to":423}, {"from":422, "to":418}, {"from":422, "to":419}, {"from":419, "to":421}, {"from":421, "to":116}, {"from":363, "to":427}, {"from":428, "to":420}, {"from":437, "to":436}, {"from":425, "to":436}, {"from":427, "to":437}, {"from":428, "to":437}, {"from":429, "to":437}, {"from":430, "to":437}, {"from":431, "to":437}, {"from":432, "to":437}, {"from":433, "to":437}, {"from":434, "to":437}, {"from":435, "to":437}, {"from":436, "to":427}, {"from":436, "to":428}, {"from":427, "to":429}, {"from":427, "to":430}, {"from":427, "to":431}, {"from":427, "to":432}, {"from":427, "to":433}, {"from":427, "to":434}, {"from":427, "to":435}, {"from":429, "to":435}, {"from":434, "to":116}, {"from":430, "to":116}, {"from":433, "to":116}, {"from":431, "to":116}, {"from":432, "to":116}, {"from":429, "to":116}, {"from":435, "to":116}]}';
var loopsJSON='{"columns":["", "Pipelined", "II", "Speculated iterations", "Details"], "children":[{"name":"Kernel: bu", "data":["", "", ""], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":9}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"bu.B1", "data":["No", "n/a", "n/a"], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":11}]], "details":[{"type":"brief", "text":"Out-of-order inner loop"}, {"type":"text", "text":"Loop not pipelined due to:", "details":[{"type":"text", "text":"Loop iteration ordering: iterations of inner loop shown may get out of order with respect to the listed inner loop, as the number of iterations of the listed inner loop may be different for different iterations of this loop.", "details":[{"type":"text", "text":"bu.B5 (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":"23"}]}]}]}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: 1 due to not being pipelined"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/rfr1469543500580.html"}]}], "children":[{"name":"bu.B3", "data":["No", "n/a", "n/a"], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":16}]], "details":[{"type":"brief", "text":"Out-of-order inner loop"}, {"type":"text", "text":"Loop not pipelined due to:", "details":[{"type":"text", "text":"Loop iteration ordering: iterations of inner loop shown may get out of order with respect to the listed inner loop, as the number of iterations of the listed inner loop may be different for different iterations of this loop.", "details":[{"type":"text", "text":"bu.B5 (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":"23"}]}]}]}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: 1 due to not being pipelined"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/rfr1469543500580.html"}]}], "children":[{"name":"bu.B5", "data":["Yes", "1", "0"], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":23}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: None"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}]}]}]}, {"name":"Kernel: interior_streamer", "data":["", "", ""], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl", "line":3}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"interior_streamer.B1", "data":["Yes", "~1", "0"], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl", "line":15}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl", "line":"18"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl", "line":"26"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl", "line":"22"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}]}, {"name":"Kernel: boundary_detector", "data":["", "", ""], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":4}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"boundary_detector.B1", "data":["Yes", "~1", "0"], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":6}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":"9"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":"9"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":"9"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":"9"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":"9"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":"11"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":"37"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":"43"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":"37"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":"37"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":"37"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":"43"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":"43"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":"84"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":"43"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":"43"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":"43"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":"43"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":"43"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":"84"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":"112"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":22}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":91}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Kernel: boundary_streamer", "data":["", "", ""], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl", "line":3}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"boundary_streamer.B1", "data":["Yes", "~1", "0"], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl", "line":16}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl", "line":"18"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl", "line":"22"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl", "line":"25"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl", "line":"20"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}]}, {"name":"Kernel: cu", "data":["", "", ""], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":4}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"cu.B1", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":7}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/rfr1469543500580.html"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":18}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":22}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"cu.B3", "data":["Yes", "~1", "0"], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":52}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":"54"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}]}]}, {"name":"Kernel: data_reader", "data":["", "", ""], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":3}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"data_reader.B1", "data":["Yes", "~1", "0"], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":22}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"36"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"36"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"36"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"36"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"36"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"36"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"36"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"36"}]}, {"type":"text", "text":"Load Operation (%L, %L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"36"}, {"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"61"}]}, {"type":"text", "text":"Load Operation (%L, %L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"36"}, {"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"61"}]}, {"type":"text", "text":"Load Operation (%L, %L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"36"}, {"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"61"}]}, {"type":"text", "text":"Load Operation (%L, %L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"36"}, {"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"61"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"120"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"123"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"58"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"61"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"58"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"61"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"58"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"61"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"61"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"108"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"110"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"130"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"58"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"122"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"125"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"139"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"140"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":33}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":43}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}, {"name":"Kernel: signal_generator", "data":["", "", ""], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/signal_generator.cl", "line":4}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/ipp1476408832230.html"}]}]}, {"name":"Kernel: velocity_writer", "data":["", "", ""], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":1}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"velocity_writer.B1", "data":["Yes", "~1", "0"], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":15}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":"17"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":"60"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":"30"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":"32"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":"32"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":"32"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":"32"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":"65"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":"30"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":27}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}';
var summaryJSON='{"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units"], "children":[{"name":"boundary_detector", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":4}]]}, {"name":"boundary_streamer", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl", "line":3}]]}, {"name":"bu", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":9}]]}, {"name":"cu", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":4}]]}, {"name":"data_reader", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":3}]]}, {"name":"interior_streamer", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl", "line":3}]]}, {"name":"signal_generator", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/signal_generator.cl", "line":4}]]}, {"name":"velocity_writer", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":1}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"boundary_detector", "data":[16488, 36874, 124, 0, 440], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":4}]]}, {"name":"boundary_streamer", "data":[4187, 9152, 16, 1.5, 101], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl", "line":3}]]}, {"name":"bu", "data":[28620, 60532, 365, 27, 91], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":9}]]}, {"name":"cu", "data":[422206, 302531, 53, 416, 1774], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":4}]]}, {"name":"data_reader", "data":[51448, 107631, 637, 133.5, 910], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":3}]]}, {"name":"interior_streamer", "data":[2410, 5190, 0, 3, 51], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl", "line":3}]]}, {"name":"signal_generator", "data":[477, 2491, 0, 0, 31], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/signal_generator.cl", "line":4}]]}, {"name":"velocity_writer", "data":[7004, 22047, 6, 3, 343], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":1}]]}, {"name":"Kernel Subtotal", "classes":["summary-highlight", "nohover"], "data":[532840, 546448, 1201, 584, 3741]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[18813, 23832, 61, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[66866, 133600, 179, 0, 0]}, {"name":"System description ROM", "classes":["summary-highlight", "nohover"], "data":[0, 67, 2, 0, 0]}, {"name":"Pipe and channel resources", "classes":["summary-highlight", "nohover"], "data":[133, 25856, 0, 0, 428]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[618652, 729803, 1443, 584, 4169], "data_percent":[72.4078, 42.7085, 53.1884, 38.4717]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[854400, 1708800, 2713, 1518, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[{"name":"Store uses a Burst-coalesced non-aligned LSU", "details":[{"type":"text", "text":"Use Dynamic Profiler to determine performance impact of this LSU."}], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl", "line":22}]]}, {"name":"Load uses a Burst-coalesced non-aligned LSU", "details":[{"type":"text", "text":"Use Dynamic Profiler to determine performance impact of this LSU."}], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":36}]]}, {"name":"Load uses a Burst-coalesced non-aligned LSU", "details":[{"type":"text", "text":"Use Dynamic Profiler to determine performance impact of this LSU."}], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":36}]]}, {"name":"Load uses a Burst-coalesced non-aligned LSU", "details":[{"type":"text", "text":"Use Dynamic Profiler to determine performance impact of this LSU."}], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":36}]]}, {"name":"Load uses a Burst-coalesced non-aligned LSU", "details":[{"type":"text", "text":"Use Dynamic Profiler to determine performance impact of this LSU."}], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":36}]]}, {"name":"Load uses a Burst-coalesced non-aligned LSU", "details":[{"type":"text", "text":"Use Dynamic Profiler to determine performance impact of this LSU."}], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":36}]]}, {"name":"Load uses a Burst-coalesced non-aligned LSU", "details":[{"type":"text", "text":"Use Dynamic Profiler to determine performance impact of this LSU."}], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":36}]]}, {"name":"Load uses a Burst-coalesced non-aligned LSU", "details":[{"type":"text", "text":"Use Dynamic Profiler to determine performance impact of this LSU."}], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":36}]]}, {"name":"Load uses a Burst-coalesced non-aligned LSU", "details":[{"type":"text", "text":"Use Dynamic Profiler to determine performance impact of this LSU."}], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":36}]]}, {"name":"Load uses a Burst-coalesced non-aligned cached LSU", "details":[{"type":"text", "text":"Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":36}], [{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":61}], [{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":61}]]}, {"name":"Load uses a Burst-coalesced non-aligned cached LSU", "details":[{"type":"text", "text":"Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":36}], [{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":61}], [{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":61}]]}, {"name":"Load uses a Burst-coalesced non-aligned cached LSU", "details":[{"type":"text", "text":"Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":36}], [{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":61}], [{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":61}]]}, {"name":"Load uses a Burst-coalesced non-aligned cached LSU", "details":[{"type":"text", "text":"Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":36}], [{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":61}], [{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":61}]]}, {"name":"Store uses a Burst-coalesced non-aligned LSU", "details":[{"type":"text", "text":"Use Dynamic Profiler to determine performance impact of this LSU."}], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":30}]]}, {"name":"Store uses a Burst-coalesced non-aligned LSU", "details":[{"type":"text", "text":"Use Dynamic Profiler to determine performance impact of this LSU."}], "debug":[[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":30}]]}]}}';
var infoJSON='{"name":"Info","rows":[{"classes":["info-table"],"data":["lbm"],"name":"Project Name"},{"data":["Arria 10, 10AX115S2F45I2SGES, f10a_sr2x8g:inspur_2bank_a10"],"name":"Target Family, Device, Board"},{"data":["19.1.0 Build 240"],"name":"AOC Version"},{"data":["19.1.0 Build 240 Pro"],"name":"Quartus Version"},{"data":["aoc -v -board=inspur_2bank_a10 device/lbm.cl -o bin/lbm_bin.aocx -report"],"name":"Command"},{"data":["Thu Oct 10 13:23:20 2019"],"name":"Reports Generated At"}]}';
var warningsJSON='{"rows":[{"details":["Compiler Warning: Functions  boundary_detector, boundary_streamer, bu, cu, data_reader, interior_streamer, signal_generator and velocity_writer may form a cycle due to connectivity of channels BD2BU_CWBV_CHANNEL, BD2CU_CELLVECTOR_CHANNEL, BSTREAMER2DATAR_CHAR_CHANNEL, BU2BSTREAMER_CELL_CHANNEL, CU2ISTREAMER_FWP_CHANNEL, CU2VW_CELLVECTOR_CHANNEL, DATAR2BD_CELLVECTOR_CHANNEL, DR2CU_REAL_CHANNEL, ISTREAMER2DATAR_CHAR_CHANNEL, SINGALG2DATAR_CHAR_CHANNEL and VW2SINGALG_CHAR_CHANNEL. Use mem_fence if you require source code-based ordering of channel operations. Channel depths cannot be optimized."],"name":"Functions  boundary_detector, boundary_streamer, bu, cu, data_reader, interior_streamer, signal_generator and velocity_writer may form a cycle due to connectivity of channels BD2BU_CWBV_CHANNEL, BD2CU_CELLVECTOR_CHANNEL, BSTREAMER2DATAR_CHAR_CHANNEL, BU2BSTREAMER_CELL_CHANNEL, CU2ISTREAMER_FWP_CHANNEL, CU2VW_CELLVECTOR_CHANNEL, DATAR2BD_CELLVECTOR_CHANNEL, DR2CU_REAL_CHANNEL, ISTREAMER2DATAR_CHAR_CHANNEL, SINGALG2DATAR_CHAR_CHANNEL and VW2SINGALG_CHAR_CHANNEL. Use mem_fence if you require source code-based ordering of channel operations. Channel depths cannot be optimized."}]}';
var quartusJSON='{"quartusFitClockSummary":{"children":[{"details":[{"text":"This section contains a summary of the area and fmax data generated by compiling the kernels through Quartus. \\nTo generate the data, run a Quartus compile on the project created for this design. \\nTo run the Quartus compile, please run command without flag -c, -rtl or -march=emulator","type":"text"}],"name":"Run Quartus compile to populate this section. See details for more information."}],"name":"Quartus Fit Summary"}}';
var fmax_iiJSON='{"basicblocks":{"bu.B0":{"name":"bu.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "bu.B1":{"name":"bu.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":6, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":"11"}]}]}}, "bu.B2":{"name":"bu.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "bu.B3":{"name":"bu.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":25, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":"16"}]}]}}, "bu.B4":{"name":"bu.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":1, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "bu.B5":{"name":"bu.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":88, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":"23"}]}]}}, "interior_streamer.B0":{"name":"interior_streamer.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":8, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "interior_streamer.B1":{"name":"interior_streamer.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":16, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl", "line":"15"}]}]}}, "boundary_detector.B0":{"name":"boundary_detector.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "boundary_detector.B1":{"name":"boundary_detector.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":295, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":"6"}]}]}}, "boundary_streamer.B0":{"name":"boundary_streamer.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "boundary_streamer.B1":{"name":"boundary_streamer.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":15, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl", "line":"16"}]}]}}, "cu.B0":{"name":"cu.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "cu.B1":{"name":"cu.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":80, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":"7"}]}]}}, "cu.B2":{"name":"cu.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "cu.B3":{"name":"cu.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":8, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":"52"}]}]}}, "data_reader.B0":{"name":"data_reader.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "data_reader.B1":{"name":"data_reader.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":557, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":"22"}]}]}}, "signal_generator.B0":{"name":"signal_generator.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":2, "latency":4, "max_interleaving":2, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "velocity_writer.B0":{"name":"velocity_writer.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":8, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "velocity_writer.B1":{"name":"velocity_writer.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":114, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":"15"}]}]}}}, "functions":{"bu":{"debug":[{"filename":"/root/yan/lbm/fpga/lbm/device/bu.cl", "line":9}], "loop_hierachy":{"bu__no_loop":["bu.B0"], "bu.B1":["bu.B1", "bu.B3", "bu.B2"], "bu.B3":["bu.B3", "bu.B5", "bu.B4"], "bu.B5":["bu.B5"]}}, "interior_streamer":{"debug":[{"filename":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl", "line":3}], "loop_hierachy":{"interior_streamer__no_loop":["interior_streamer.B0"], "interior_streamer.B1":["interior_streamer.B1"]}}, "boundary_detector":{"debug":[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "line":4}], "loop_hierachy":{"boundary_detector__no_loop":["boundary_detector.B0"], "boundary_detector.B1":["boundary_detector.B1"]}}, "boundary_streamer":{"debug":[{"filename":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl", "line":3}], "loop_hierachy":{"boundary_streamer__no_loop":["boundary_streamer.B0"], "boundary_streamer.B1":["boundary_streamer.B1"]}}, "cu":{"debug":[{"filename":"/root/yan/lbm/fpga/lbm/device/cu.cl", "line":4}], "loop_hierachy":{"cu__no_loop":["cu.B0"], "cu.B1":["cu.B1", "cu.B3", "cu.B2"], "cu.B3":["cu.B3"]}}, "data_reader":{"debug":[{"filename":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "line":3}], "loop_hierachy":{"data_reader__no_loop":["data_reader.B0"], "data_reader.B1":["data_reader.B1"]}}, "signal_generator":{"debug":[{"filename":"/root/yan/lbm/fpga/lbm/device/signal_generator.cl", "line":4}], "loop_hierachy":{"signal_generator__no_loop":["signal_generator.B0"]}}, "velocity_writer":{"debug":[{"filename":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "line":1}], "loop_hierachy":{"velocity_writer__no_loop":["velocity_writer.B0"], "velocity_writer.B1":["velocity_writer.B1"]}}}}';
var fileJSON=[{"path":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "name":"boundary_detector.cl", "has_active_debug_locs":false, "absName":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl", "content":"/**\012detecte boundary condition\012*/\012TASK AUTORUN kernel void boundary_detector()\012{\012    while (true)\012    {\012        // get cellvector.cells[N_Vector][N_Vector] from dr\012        CellVector cellvector = read_channel_intel(DATAR2BD_CELLVECTOR_CHANNEL);\012        if (DEBUG)\012            printf(\"boundary_detector getting Group data...\\n\");\012\012        // define boundary datas\012        CellWithBoundaryVector cellwbvector;\012        Vector2DIndex offsets[N_VECTOR][N_VECTOR];\012\012        // flag for mask the boundary cell\012        bool flag = false;\012        int i = 0;\012        int j = 0;\012#pragma unroll\012        for (int n = 0; n < N_VECTOR * N_VECTOR; n++)\012        {\012            Vector2DIndex offset = MakeVecIndex(0, 0);\012            Cell cell = cellvector.cells[j][i];\012            // get offset(x,y)\012            char mask = cellvector.cells[j][i].mask;\012            if (ISUP(mask))\012                offset.y = -1;\012            else if (ISDOWN(mask))\012                offset.y = 1;\012            if (ISRIGHT(mask))\012                offset.x = -1;\012            else if (ISLEFT(mask))\012                offset.x = 1;\012            if (DEBUG)\012                printf(\"boundary_detector: cells(%d,%d).offset=(%d,%d)\\n\", cell.position.x, cell.position.y, offset.x, offset.y);\012            // if has offset mask\012            if (mask != 0x0)\012            {\012                flag = true;\012                // set boundary.rho\012                cellvector.cells[j][i].rho = cellvector.cells[j + offset.y][i + offset.x].rho;\012            }\012            offsets[j][i] = offset;\012            // compute index(j,i)\012            if (++i == N_VECTOR)\012            {\012                i = 0;\012                j++;\012            }\012        }\012        // #pragma unroll\012        //         for (int j = 0; j < N_VECTOR; j++)\012        //         {\012        // #pragma unroll\012        //             for (int i = 0; i < N_VECTOR; i++)\012        //             {\012        //                 Vector2DIndex offset = MakeVecIndex(0, 0);\012        //                 Cell cell = cellvector.cells[j][i];\012        //                 // get offset(x,y)\012        //                 char mask = cellvector.cells[j][i].mask;\012        //                 if (ISUP(mask))\012        //                     offset.y = -1;\012        //                 else if (ISDOWN(mask))\012        //                     offset.y = 1;\012        //                 if (ISRIGHT(mask))\012        //                     offset.x = -1;\012        //                 else if (ISLEFT(mask))\012        //                     offset.x = 1;\012        //                 if (DEBUG)\012        //                     printf(\"boundary_detector: cells(%d,%d).offset=(%d,%d)\\n\", cell.position.x, cell.position.y, offset.x, offset.y);\012        //                 // if has offset mask\012        //                 if (mask != 0x0)\012        //                 {\012        //                     flag = true;\012        //                     cellvector.cells[j][i].rho = cellvector.cells[j + offset.y][i + offset.x].rho;\012        //                 }\012        //                 offsets[j][i] = offset;\012        //             }\012        //         }\012\012        // transfer cellvector.cells[N_Vector][N_Vector] to cu\012        write_channel_intel(BD2CU_CELLVECTOR_CHANNEL, cellvector);\012\012        if (flag)\012        {\012            int j = 0;\012            int i = 0;\012#pragma unroll\012            for (int n = 0; n < N_VECTOR * N_VECTOR; n++)\012            {\012                cellwbvector.cellwbs[j][i].offset = offsets[j][i];\012                cellwbvector.cellwbs[j][i].cell = cellvector.cells[j][i];\012                if (++i == N_VECTOR)\012                {\012                    i = 0;\012                    j++;\012                }\012            }\012            // #pragma unroll\012            //             for (int j = 0; j < N_VECTOR; j++)\012            //             {\012            // #pragma unroll\012            //                 for (int i = 0; i < N_VECTOR; i++)\012            //                 {\012            //                     cellwbvector.cellwbs[j][i].offset = offsets[j][i];\012            //                     cellwbvector.cellwbs[j][i].cell = cellvector.cells[j][i];\012            //                 }\012            //             }\012            // transfer data to bu\012            write_channel_intel(BD2BU_CWBV_CHANNEL, cellwbvector);\012        }\012    }\012}"}, {"path":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl", "name":"boundary_streamer.cl", "has_active_debug_locs":false, "absName":"/root/yan/lbm/fpga/lbm/device/boundary_streamer.cl", "content":"/**\012writer cell data from global buffer */\012TASK kernel void boundary_streamer(\012    global Cell *restrict cells,\012    LongIndex ncells, Index size_x, Index size_y)\012{\012    bool buf_flag = false;\012    Vector2DIndex size = MakeVecIndex(size_x, size_y);\012    // LongIndex count_flag = (size.x + size.y - 2); // avoide divide\012    LongIndex count_flag = 0; // avoide divide\012    LongIndex fullsize = (size.x + size.y - 2) * 2;\012    LongIndex count = fullsize;\012    LongIndex offset = ncells;\012\012#pragma ivdep\012    while (true)\012    {\012        Cell boundary = read_channel_intel(BU2BSTREAMER_CELL_CHANNEL);\012        if (DEBUG)\012            printf(\"boundary_streamer: getted data from bu count=%d\\n\", count);\012        LongIndex cellIndex = getIndex(boundary.position, size) + offset;\012        cells[cellIndex] = boundary;\012        count--;\012        if (count == count_flag)\012            write_channel_intel(BSTREAMER2DATAR_CHAR_CHANNEL, '1');\012        if (count == 0)\012        {\012            count = fullsize;\012            // ping-pong buffer, using offset\012            offset = 0;\012            if (buf_flag)\012                offset = ncells;\012            buf_flag = !buf_flag;\012        }\012    }\012}"}, {"path":"/root/yan/lbm/fpga/lbm/device/bu.cl", "name":"bu.cl", "has_active_debug_locs":false, "absName":"/root/yan/lbm/fpga/lbm/device/bu.cl", "content":"/**\012\012 struct BoundaryWithInterior\012{\012    Vector2D position;\012    Vector2D u;\012    Cell cell_interior;\012};*/\012TASK AUTORUN kernel void bu()\012{\012    while (true)\012    {\012        CellWithBoundaryVector cellwbvector = read_channel_intel(BD2BU_CWBV_CHANNEL);\012        int x = 0;\012        int y = 0;\012        for (int m = 0; m < N_VECTOR * N_VECTOR; m++)\012        {\012            Cell cell = cellwbvector.cellwbs[y][x].cell;\012            if (cell.mask != 0x0)\012            {\012                Vector2DIndex offset = cellwbvector.cellwbs[y][x].offset;\012                Cell cell_interior = cellwbvector.cellwbs[y + offset.y][x + offset.x].cell;\012                for (int i = 0; i < Q_VECTOR; i++)\012                {\012                    cell.f[i] = nfeq_boundary(cell_interior.f[i], cell_interior.rho, cell_interior.u, cell.u, i);\012                }\012                write_channel_intel(BU2BSTREAMER_CELL_CHANNEL, cell);\012            }\012\012            //compute index\012            if (++x == N_VECTOR)\012            {\012                x = 0;\012                y++;\012            }\012        }\012    }\012}"}, {"path":"/root/yan/lbm/fpga/lbm/device/cu.cl", "name":"cu.cl", "has_active_debug_locs":false, "absName":"/root/yan/lbm/fpga/lbm/device/cu.cl", "content":"/**\012this code is for colliding parallel */\012// this function is the prototype code for each cu kernels in N_VECTOR cu arrays\012AUTORUN TASK kernel void cu()\012{\012    real tau_f = read_channel_intel(DR2CU_REAL_CHANNEL);\012    while (true)\012    {\012        if (DEBUG)\012            printf(\"Cu getting data...\\n\");\012        CellVector cellvector = read_channel_intel(BD2CU_CELLVECTOR_CHANNEL);\012        write_channel_intel(CU2VW_CELLVECTOR_CHANNEL, cellvector);\012        FWithPosition fwithposition[N_VECTOR * N_VECTOR * Q_VECTOR];\012        int findex = 0;\012        int i = 0;\012        int j = 0;\012#pragma unroll\012        for (int n = 0; n < N_VECTOR * N_VECTOR; n++)\012        {\012            Cell cell = cellvector.cells[j][i];\012#pragma unroll\012            for (int m = 0; m < Q_VECTOR; m++)\012            {\012                int new_x = cell.position.x + e[m].x;\012                int new_y = cell.position.y + e[m].y;\012                FWithPosition ftmp = {bgk(cell.f[m], cell.rho, cell.u, m, tau_f), MakeVecIndex(new_x, new_y), m};\012                fwithposition[findex++] = ftmp;\012            }\012            if (++i == N_VECTOR)\012            {\012                i = 0;\012                j++;\012            }\012        }\012        // #pragma unroll\012        //         for (int j = 0; j < N_VECTOR; j++)\012        //         {\012        // #pragma unroll\012        //             for (int i = 0; i < N_VECTOR; i++)\012        //             {\012        //                 Cell cell = cellvector.cells[j][i];\012        // #pragma unroll\012        //                 for (int m = 0; m < Q_VECTOR; m++)\012        //                 {\012        //                     int new_x = cell.position.x + e[m].x;\012        //                     int new_y = cell.position.y + e[m].y;\012        //                     FWithPosition ftmp = {bgk(cell.f[m], cell.rho, cell.u, m, tau_f), MakeVecIndex(new_x, new_y), m};\012        //                     fwithposition[findex++] = ftmp;\012        //                 }\012        //             }\012        //         }\012        for (int i = 0; i < N_VECTOR * N_VECTOR * Q_VECTOR; i++)\012        {\012            write_channel_intel(CU2ISTREAMER_FWP_CHANNEL, fwithposition[i]);\012        }\012    }\012}"}, {"path":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "name":"data_reader.cl", "has_active_debug_locs":false, "absName":"/root/yan/lbm/fpga/lbm/device/data_reader.cl", "content":"/**\012read cell data from global buffer */\012TASK kernel void data_reader(\012    global Cell *restrict cells,\012    Index groupsize_x,\012    Index groupsize_y,\012    // Vector2DIndex groupsize, //groupsize*{N_VECTOR,N_VECTOR}\012    LongIndex ncells,\012    real u0x, real u0y,\012    real tau_f, int interval)\012{\012    // tau_f cus\012    write_channel_intel(DR2CU_REAL_CHANNEL, tau_f);\012    Vector2DIndex groupsize = MakeVecIndex(groupsize_x, groupsize_y);\012    Index size_x = groupsize.x * N_VECTOR;\012    // Vector2DIndex groupsize = MakeVecIndex(1, 1);\012    bool buf_flag = false;\012    int num_interval = interval;\012    Index y = 0;\012    Index x = 0;\012    Index offset = 0;\012    while (true)\012    {\012        // N_VECTOR * N_VECTOR vectorization : y * N_VECTOR * size_x + x * N_VECTOR\012        LongIndex groupstart = (y * size_x + x) * N_VECTOR + offset;\012\012        // ================start reader data==================\012        CellVector buffer;\012        int i = 0;\012        int j = 0;\012        LongIndex jstart = groupstart + j * size_x;\012#pragma unroll\012        for (int n = 0; n < N_VECTOR * N_VECTOR; n++)\012        {\012            // read data from global_mem\012            buffer.cells[j][i] = cells[jstart + i];\012            // compute rho and u\012            if (buffer.cells[j][i].mask == 0x0) //normal point\012            {\012                real rho = 0.f;\012                Vector2DReal u = {0.f, 0.f};\012#pragma unroll\012                for (int m = 0; m < Q_VECTOR; m++)\012                {\012                    rho += buffer.cells[j][i].f[m];\012                    u.x += e[m].x * buffer.cells[j][i].f[m];\012                    u.y += e[m].y * buffer.cells[j][i].f[m];\012                }\012                u.x /= rho;\012                u.y /= rho;\012                buffer.cells[j][i].rho = rho;\012                buffer.cells[j][i].u = u;\012            }\012            else if (ISUP(buffer.cells[j][i].mask)) // drive point\012            {\012                buffer.cells[j][i].u = MakeVecReal(u0x, u0y);\012                if (DEBUG)\012                    printf(\"data_reader u: cells(%d,%d).u=%f\\n\", cells[jstart + i].position.x, cells[jstart + i].position.y, buffer.cells[j][i].u.x);\012            }\012            if (DEBUG)\012                printf(\"data_reader: cells(%d,%d)=%d\\n\", cells[jstart + i].position.x, cells[jstart + i].position.y, jstart + i);\012            // compute index(j,i)\012            if (++i == N_VECTOR)\012            {\012                i = 0;\012                j++;\012                jstart = groupstart + j * size_x;\012            }\012        }\012        // #pragma unroll\012        //         for (int j = 0; j < N_VECTOR; j++)\012        //         {\012        //             LongIndex jstart = groupstart + j * size_x;\012        // #pragma unroll\012        //             for (int i = 0; i < N_VECTOR; i++)\012        //             {\012        //                 buffer.cells[j][i] = cells[jstart + i];\012        //                 // compute rho and u\012        //                 if (buffer.cells[j][i].mask == 0x0)\012        //                 {\012        //                     real rho = 0.f;\012        //                     Vector2DReal u = {0.f, 0.f};\012        // #pragma unroll\012        //                     for (int m = 0; m < Q_VECTOR; m++)\012        //                     {\012        //                         rho += buffer.cells[j][i].f[m];\012        //                         u.x += e[m].x * buffer.cells[j][i].f[m];\012        //                         u.y += e[m].y * buffer.cells[j][i].f[m];\012        //                     }\012        //                     u.x /= rho;\012        //                     u.y /= rho;\012        //                     buffer.cells[j][i].rho = rho;\012        //                     buffer.cells[j][i].u = u;\012        //                 }\012        //                 else if (ISUP(buffer.cells[j][i].mask))\012        //                 {\012        //                     buffer.cells[j][i].u = MakeVecReal(u0x, u0y);\012        //                     if (DEBUG)\012        //                         printf(\"data_reader u: cells(%d,%d).u=%f\\n\", cells[jstart + i].position.x, cells[jstart + i].position.y, buffer.cells[j][i].u.x);\012        //                 }\012        //                 if (DEBUG)\012        //                     printf(\"data_reader: cells(%d,%d)=%d\\n\", cells[jstart + i].position.x, cells[jstart + i].position.y, jstart + i);\012        //             }\012        //         }\012        // ================end reader data==================\012\012        // transfer data to boundary_detector\012        write_channel_intel(DATAR2BD_CELLVECTOR_CHANNEL, buffer);\012        if (DEBUG)\012            printf(\"data_reader:transfer group(%d,%d) to bd\\n\", x, y);\012\012        // compute index\012        if (++x == groupsize.x)\012        {\012            x = 0;\012            if (++y == groupsize.y)\012            {\012                y = 0;\012                // receive next iterate signal from streamer\012                read_channel_intel(ISTREAMER2DATAR_CHAR_CHANNEL);\012                if (DEBUG)\012                    printf(\"data_reader: get signal from Is\\n\");\012                read_channel_intel(BSTREAMER2DATAR_CHAR_CHANNEL);\012                if (DEBUG)\012                    printf(\"data_reader: get signal from Bs\\n\");\012                // receive interval from signal\012                if (--num_interval == 0)\012                {\012                    num_interval = interval;\012                    read_channel_intel(SINGALG2DATAR_CHAR_CHANNEL);\012                }\012                // ping-pong buffer, using offset\012                offset = ncells;\012                if (buf_flag)\012                    offset = 0;\012                buf_flag = !buf_flag;\012                if (DEBUG)\012                {\012                    printf(\"data_reader: interval= %d\\n\", num_interval);\012                    printf(\"data_reader: offset= %d\\n\", offset);\012                }\012            }\012        }\012    }\012}"}, {"path":"/root/yan/lbm/fpga/lbm/device/../host/inc/defines.h", "name":"defines.h", "has_active_debug_locs":false, "absName":"/root/yan/lbm/fpga/lbm/host/inc/defines.h", "content":"#ifndef __DEFINES_H__\012#define __DEFINES_H__\012/**\012 * define some fix value\012*/\012\012#define SUCCESS_EXIT 0\012#define D_VECTOR 2\012#define Q_VECTOR 9\012#define REAL0 0.f\012#define DEBUG true\012#define N_VECTOR 2\012// mask\012// 00(0) 01(1) 10(-1) (0,1,-1)\012#define UP 0x2    // (0,-1)0010\012#define DOWN 0x1  // (0,1)0001\012#define LEFT 0x4  // (1,0)0100\012#define RIGHT 0x8 // (-1,0)1000\012\012#define SETUP(x) x = (x | UP)\012#define SETDOWN(x) x = (x | DOWN)\012#define SETLEFT(x) x = (x | LEFT)\012#define SETRIGHT(x) x = (x | RIGHT)\012\012#define ISUP(x) ((x & UP) == UP)\012#define ISLEFT(x) ((x & LEFT) == LEFT)\012#define ISDOWN(x) ((x & DOWN) == DOWN)\012#define ISRIGHT(x) ((x & RIGHT) == RIGHT)\012\012#define SHIFT(x) (x << 4)\012\012typedef float real;\012typedef double dreal;\012typedef int Index;\012typedef int LongIndex;\012\012// 2 dimension model\012typedef struct\012{\012    real x;\012    real y;\012} Vector2DReal;\012\012typedef struct\012{\012    Index x;\012    Index y;\012} Vector2DIndex;\012\012// cell structure\012typedef struct\012{\012    Vector2DIndex position;\012    Vector2DReal u;\012    real rho;\012    real f[Q_VECTOR];\012    char mask;\012} Cell;\012\012// w and e\012#if defined(__OPENCL__)\012constant real w[Q_VECTOR] = {4.f / 9.f, 1.f / 9.f, 1.f / 9.f,\012                             1.f / 9.f, 1.f / 9.f, 1.f / 36.f,\012                             1.f / 36.f, 1.f / 36.f, 1.f / 36.f};\012constant Vector2DIndex e[Q_VECTOR] = {{0, 0},\012                                      {1, 0},\012                                      {0, 1},\012                                      {-1, 0},\012                                      {0, -1},\012                                      {1, 1},\012                                      {-1, 1},\012                                      {-1, -1},\012                                      {1, -1}};\012inline Vector2DIndex MakeVecIndex(Index x, Index y)\012{\012    Vector2DIndex vec = {x, y};\012    return vec;\012}\012\012inline Vector2DReal MakeVecReal(real x, real y)\012{\012    Vector2DReal vec = {x, y};\012    return vec;\012}\012inline real dotVecReal(Vector2DReal m, Vector2DReal n)\012{\012    return m.x * n.x + m.y * n.y;\012}\012inline real dotVecIndex_Real(Vector2DIndex m, Vector2DReal n)\012{\012    return m.x * n.x + m.y * n.y;\012}\012#else\012const static real w[Q_VECTOR] = {4.f / 9.f, 1.f / 9.f, 1.f / 9.f,\012                                 1.f / 9.f, 1.f / 9.f, 1.f / 36.f,\012                                 1.f / 36.f, 1.f / 36.f, 1.f / 36.f};\012const static Vector2DIndex e[Q_VECTOR] = {{0, 0},\012                                          {1, 0},\012                                          {0, 1},\012                                          {-1, 0},\012                                          {0, -1},\012                                          {1, 1},\012                                          {-1, 1},\012                                          {-1, -1},\012                                          {1, -1}};\012\012inline Vector2DIndex MakeVec(Index x, Index y)\012{\012    Vector2DIndex vec = {x, y};\012    return vec;\012}\012\012inline Vector2DReal MakeVec(real x, real y)\012{\012    Vector2DReal vec = {x, y};\012    return vec;\012}\012inline real dotVec(Vector2DReal m, Vector2DReal n)\012{\012    return m.x * n.x + m.y * n.y;\012}\012inline real dotVec(Vector2DIndex m, Vector2DReal n)\012{\012    return m.x * n.x + m.y * n.y;\012}\012\012#endif\012\012inline real computeVec(Vector2DReal v)\012{\012#if defined(__OPENCL__)\012    return sqrt(dotVecReal(v, v));\012#else\012    return sqrt(dotVec(v, v));\012#endif\012}\012\012inline LongIndex getIndex(Vector2DIndex position, Vector2DIndex size)\012{\012    return position.y * size.x + position.x;\012}\012\012inline real feq(real rho, Vector2DReal u, int i)\012{\012#if defined(__OPENCL__)\012    return rho * w[i] * (1.0 + 3.0 * dotVecIndex_Real(e[i], u) + 9.0 / 2.0 * dotVecIndex_Real(e[i], u) * dotVecIndex_Real(e[i], u) - 3.0 / 2.0 * dotVecReal(u, u));\012#else\012    return rho * w[i] * (1.0 + 3.0 * dotVec(e[i], u) + 9.0 / 2.0 * dotVec(e[i], u) * dotVec(e[i], u) - 3.0 / 2.0 * dotVec(u, u));\012#endif\012}\012// Bhatnagar-Gross-Kroop approximation collision operator\012inline real bgk(real f, real rho, Vector2DReal u, int i, real tau_f)\012{\012    //Without gravitational drag\012    return f - (f - feq(rho, u, i)) * tau_f;\012}\012inline real nfeq_boundary(real f, real rho, Vector2DReal u_interior, Vector2DReal u, int i)\012{\012    //Without gravitational drag\012    return feq(rho, u, i) + (f - feq(rho, u_interior, i));\012}\012#endif"}, {"path":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl", "name":"interior_streamer.cl", "has_active_debug_locs":false, "absName":"/root/yan/lbm/fpga/lbm/device/interior_streamer.cl", "content":"/**\012read cell data from global buffer */\012kernel void interior_streamer(\012    global Cell *restrict cells,\012    LongIndex ncells, Index size_x, Index size_y)\012{\012    bool buf_flag = false;\012    Vector2DIndex size = MakeVecIndex(size_x, size_y);\012    LongIndex fullsize = size.x * size.y * Q_VECTOR; // every cell has Q_VECTOR fs\012    // LongIndex count_flag = count / 3;\012    LongIndex count_flag = 0;\012    LongIndex count = fullsize;\012    LongIndex offset = ncells;\012#pragma ivdep\012    while (true)\012    {\012        // printf(\"interior_streamer%d\\n\", count);\012        FWithPosition fwp = read_channel_intel(CU2ISTREAMER_FWP_CHANNEL);\012        if (fwp.position.x > 0 && fwp.position.x < size.x - 1 && fwp.position.y > 0 && fwp.position.y < size.y - 1)\012        {\012            LongIndex cellIndex = getIndex(fwp.position, size) + offset;\012            cells[cellIndex].f[fwp.i] = fwp.f;\012        }\012        count--;\012        if (count == count_flag)\012            write_channel_intel(ISTREAMER2DATAR_CHAR_CHANNEL, '1');\012        if (count == 0)\012        {\012            count = fullsize;\012            // ping-pong buffer, using offset\012            offset = 0;\012            if (buf_flag)\012                offset = ncells;\012            buf_flag = !buf_flag;\012        }\012    }\012}"}, {"path":"/root/yan/lbm/fpga/lbm/device/lbm.cl", "name":"lbm.cl", "has_active_debug_locs":false, "absName":"/root/yan/lbm/fpga/lbm/device/lbm.cl", "content":"// some opencl for fpga defines\012#define USE_AUTORUN_KERNELS\012#define EMULATOR\012#if defined(USE_AUTORUN_KERNELS) && !defined(EMULATOR)\012#define AUTORUN __attribute__((autorun))\012#else\012#define AUTORUN\012#endif\012#define TASK __attribute__((max_global_work_dim(0)))\012\012#pragma OPENCL EXTENSION cl_intel_channels : enable\012#define __OPENCL__\012// some datas and funcs defines\012#include \"../host/inc/defines.h\"\012\012typedef struct\012{\012    Cell cells[N_VECTOR][N_VECTOR];\012} CellVector;\012\012typedef struct\012{\012    Cell cell;\012    Vector2DIndex offset;\012} CellWithBoundary;\012\012typedef struct\012{\012    CellWithBoundary cellwbs[N_VECTOR][N_VECTOR];\012} CellWithBoundaryVector;\012\012typedef struct\012{\012    real f;\012    Vector2DIndex position;\012    int i;\012} FWithPosition;\012\012// channel define\012channel char SINGALG2DATAR_CHAR_CHANNEL __attribute__((depth(1)));\012channel CellVector DATAR2BD_CELLVECTOR_CHANNEL __attribute__((depth(8)));\012channel char ISTREAMER2DATAR_CHAR_CHANNEL __attribute__((depth(1)));\012channel char BSTREAMER2DATAR_CHAR_CHANNEL __attribute__((depth(1)));\012channel CellVector BD2CU_CELLVECTOR_CHANNEL __attribute__((depth(8)));\012channel CellVector CU2VW_CELLVECTOR_CHANNEL __attribute__((depth(8)));\012channel real DR2CU_REAL_CHANNEL __attribute__((depth(1)));\012channel CellWithBoundaryVector BD2BU_CWBV_CHANNEL __attribute__((depth(8)));\012channel FWithPosition CU2ISTREAMER_FWP_CHANNEL __attribute__((depth(8)));\012channel Cell BU2BSTREAMER_CELL_CHANNEL __attribute__((depth(8)));\012channel char VW2SINGALG_CHAR_CHANNEL __attribute__((depth(1)));\012\012// top level\012#include \"boundary_detector.cl\"\012#include \"boundary_streamer.cl\"\012#include \"bu.cl\"\012#include \"cu.cl\"\012#include \"data_reader.cl\"\012#include \"interior_streamer.cl\"\012#include \"signal_generator.cl\"\012#include \"velocity_writer.cl\""}, {"path":"/root/yan/lbm/fpga/lbm/device/signal_generator.cl", "name":"signal_generator.cl", "has_active_debug_locs":false, "absName":"/root/yan/lbm/fpga/lbm/device/signal_generator.cl", "content":"/**\012    transfer signal from cpu to data_reader\012 */\012TASK kernel void signal_generator()\012{\012    write_channel_intel(SINGALG2DATAR_CHAR_CHANNEL, 'a');\012    char s = read_channel_intel(VW2SINGALG_CHAR_CHANNEL);\012    if (DEBUG)\012        printf(\"signal_generator: s= %c\\n\", s);\012}"}, {"path":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "name":"velocity_writer.cl", "has_active_debug_locs":false, "absName":"/root/yan/lbm/fpga/lbm/device/velocity_writer.cl", "content":"TASK kernel void velocity_writer(\012    global Vector2DReal *restrict u,\012    // Vector2DIndex groupsize, // groupsize*{N_VECTOR,N_VECTOR}\012    Index groupsize_x,\012    Index groupsize_y,\012    int num_interval // \012)\012{\012    Vector2DIndex groupsize = MakeVecIndex(groupsize_x, groupsize_y);\012    Index num_group = groupsize.x * groupsize.y;\012    Index size_x = groupsize.x * N_VECTOR;\012    int interval = 0;\012    int m = 0;\012#pragma ivdep\012    while (true)\012    {\012        CellVector cell_vector = read_channel_intel(CU2VW_CELLVECTOR_CHANNEL);\012        if (interval == num_interval - 1)\012        {\012            // compute group start index\012            LongIndex groupstart = cell_vector.cells[0][0].position.y * size_x + cell_vector.cells[0][0].position.x;\012            // write velocity to ddr\012            int i = 0;\012            int j = 0;\012            LongIndex jstart = groupstart + j * size_x;\012#pragma unroll\012            for (int n = 0; n < N_VECTOR * N_VECTOR; n++)\012            {\012                // write u to global_mem\012                u[jstart + i] = cell_vector.cells[j][i].u;\012                if (DEBUG)\012                    printf(\"velocity_writer u: cells(%d,%d)(%d).u.x=%f\\n\", cell_vector.cells[j][i].position.x, cell_vector.cells[j][i].position.y, jstart + i, u[jstart + i].x);\012\012                if (++i == N_VECTOR)\012                {\012                    i = 0;\012                    j++;\012                    jstart = groupstart + j * size_x;\012                }\012            }\012            // #pragma unroll\012            //             for (int j = 0; j < N_VECTOR; j++)\012            //             {\012            //                 LongIndex jstart = groupstart + j * size_x;\012            // #pragma unroll\012            //                 for (int i = 0; i < N_VECTOR; i++)\012            //                 {\012            //                     u[jstart + i] = cell_vector.cells[j][i].u;\012            //                     if (DEBUG)\012            //                         printf(\"velocity_writer u: cells(%d,%d)(%d).u.x=%f\\n\", cell_vector.cells[j][i].position.x, cell_vector.cells[j][i].position.y, jstart + i, u[jstart + i].x);\012            //                 }\012            //             }\012        }\012        if (++m == num_group)\012        {\012            m = 0;\012            if (++interval == num_interval)\012            {\012                // \012                write_channel_intel(VW2SINGALG_CHAR_CHANNEL, '1');\012                interval = 0;\012            }\012        }\012        if (DEBUG)\012            printf(\"velocity_writer: read from cu group %d,interval=%d\\n\", m, interval);\012    }\012}"}];