xst -intstyle ise -ifn "D:/FPGA/DigitalSignalProcessor/controlUnit.xst" -ofn "D:/FPGA/DigitalSignalProcessor/controlUnit.syr" 
xst -intstyle ise -ifn "D:/FPGA/DigitalSignalProcessor/controlUnit.xst" -ofn "D:/FPGA/DigitalSignalProcessor/controlUnit.syr" 
xst -intstyle ise -ifn "D:/FPGA/DigitalSignalProcessor/controlUnit.xst" -ofn "D:/FPGA/DigitalSignalProcessor/controlUnit.syr" 
xst -intstyle ise -ifn "D:/FPGA/DigitalSignalProcessor/controlUnit.xst" -ofn "D:/FPGA/DigitalSignalProcessor/controlUnit.syr" 
xst -intstyle ise -ifn "D:/FPGA/DigitalSignalProcessor/controlUnit.xst" -ofn "D:/FPGA/DigitalSignalProcessor/controlUnit.syr" 
xst -intstyle ise -ifn "D:/FPGA/DigitalSignalProcessor/controlUnit.xst" -ofn "D:/FPGA/DigitalSignalProcessor/controlUnit.syr" 
xst -intstyle ise -ifn "D:/FPGA/DigitalSignalProcessor/controlUnit.xst" -ofn "D:/FPGA/DigitalSignalProcessor/controlUnit.syr" 
xst -intstyle ise -ifn "D:/FPGA/DigitalSignalProcessor/controlUnit.xst" -ofn "D:/FPGA/DigitalSignalProcessor/controlUnit.syr" 
xst -intstyle ise -ifn "D:/FPGA/DigitalSignalProcessor/controlUnit.xst" -ofn "D:/FPGA/DigitalSignalProcessor/controlUnit.syr" 
xst -intstyle ise -ifn "D:/FPGA/DigitalSignalProcessor/controlUnit.xst" -ofn "D:/FPGA/DigitalSignalProcessor/controlUnit.syr" 
xst -intstyle ise -ifn "D:/FPGA/DigitalSignalProcessor/controlUnit.xst" -ofn "D:/FPGA/DigitalSignalProcessor/controlUnit.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DigitalSignalProcessor_ucf.ucf -p xc3s700an-fgg484-4 controlUnit.ngc controlUnit.ngd  
map -intstyle ise -p xc3s700an-fgg484-4 -cm area -ir off -pr off -c 100 -o controlUnit_map.ncd controlUnit.ngd controlUnit.pcf 
par -w -intstyle ise -ol high -t 1 controlUnit_map.ncd controlUnit.ncd controlUnit.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml controlUnit.twx controlUnit.ncd -o controlUnit.twr controlUnit.pcf -ucf DigitalSignalProcessor_ucf.ucf 
bitgen -intstyle ise -f controlUnit.ut controlUnit.ncd 
xst -intstyle ise -ifn "D:/FPGA/DigitalSignalProcessor/controlUnit.xst" -ofn "D:/FPGA/DigitalSignalProcessor/controlUnit.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DigitalSignalProcessor_ucf.ucf -p xc3s700an-fgg484-4 controlUnit.ngc controlUnit.ngd  
map -intstyle ise -p xc3s700an-fgg484-4 -cm area -ir off -pr off -c 100 -o controlUnit_map.ncd controlUnit.ngd controlUnit.pcf 
par -w -intstyle ise -ol high -t 1 controlUnit_map.ncd controlUnit.ncd controlUnit.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml controlUnit.twx controlUnit.ncd -o controlUnit.twr controlUnit.pcf -ucf DigitalSignalProcessor_ucf.ucf 
bitgen -intstyle ise -f controlUnit.ut controlUnit.ncd 
xst -intstyle ise -ifn "D:/FPGA/DigitalSignalProcessor/controlUnit.xst" -ofn "D:/FPGA/DigitalSignalProcessor/controlUnit.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DigitalSignalProcessor_ucf.ucf -p xc3s700an-fgg484-4 controlUnit.ngc controlUnit.ngd  
map -intstyle ise -p xc3s700an-fgg484-4 -cm area -ir off -pr off -c 100 -o controlUnit_map.ncd controlUnit.ngd controlUnit.pcf 
par -w -intstyle ise -ol high -t 1 controlUnit_map.ncd controlUnit.ncd controlUnit.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml controlUnit.twx controlUnit.ncd -o controlUnit.twr controlUnit.pcf -ucf DigitalSignalProcessor_ucf.ucf 
bitgen -intstyle ise -f controlUnit.ut controlUnit.ncd 
xst -intstyle ise -ifn "D:/FPGA/DigitalSignalProcessor/controlUnit.xst" -ofn "D:/FPGA/DigitalSignalProcessor/controlUnit.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DigitalSignalProcessor_ucf.ucf -p xc3s700an-fgg484-4 controlUnit.ngc controlUnit.ngd  
map -intstyle ise -p xc3s700an-fgg484-4 -cm area -ir off -pr off -c 100 -o controlUnit_map.ncd controlUnit.ngd controlUnit.pcf 
par -w -intstyle ise -ol high -t 1 controlUnit_map.ncd controlUnit.ncd controlUnit.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml controlUnit.twx controlUnit.ncd -o controlUnit.twr controlUnit.pcf -ucf DigitalSignalProcessor_ucf.ucf 
bitgen -intstyle ise -f controlUnit.ut controlUnit.ncd 
xst -intstyle ise -ifn "D:/FPGA/DigitalSignalProcessor/controlUnit.xst" -ofn "D:/FPGA/DigitalSignalProcessor/controlUnit.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DigitalSignalProcessor_ucf.ucf -p xc3s700an-fgg484-4 controlUnit.ngc controlUnit.ngd  
map -intstyle ise -p xc3s700an-fgg484-4 -cm area -ir off -pr off -c 100 -o controlUnit_map.ncd controlUnit.ngd controlUnit.pcf 
par -w -intstyle ise -ol high -t 1 controlUnit_map.ncd controlUnit.ncd controlUnit.pcf 
bitgen -intstyle ise -f controlUnit.ut controlUnit.ncd 
xst -intstyle ise -ifn "D:/FPGA/DigitalSignalProcessor/controlUnit.xst" -ofn "D:/FPGA/DigitalSignalProcessor/controlUnit.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DigitalSignalProcessor_ucf.ucf -p xc3s700an-fgg484-4 controlUnit.ngc controlUnit.ngd  
map -intstyle ise -p xc3s700an-fgg484-4 -cm area -ir off -pr off -c 100 -o controlUnit_map.ncd controlUnit.ngd controlUnit.pcf 
par -w -intstyle ise -ol high -t 1 controlUnit_map.ncd controlUnit.ncd controlUnit.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml controlUnit.twx controlUnit.ncd -o controlUnit.twr controlUnit.pcf -ucf DigitalSignalProcessor_ucf.ucf 
bitgen -intstyle ise -f controlUnit.ut controlUnit.ncd 
xst -intstyle ise -ifn "D:/FPGA/DigitalSignalProcessor/controlUnit.xst" -ofn "D:/FPGA/DigitalSignalProcessor/controlUnit.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DigitalSignalProcessor_ucf.ucf -p xc3s700an-fgg484-4 controlUnit.ngc controlUnit.ngd  
xst -intstyle ise -ifn "D:/FPGA/DigitalSignalProcessor/controlUnit.xst" -ofn "D:/FPGA/DigitalSignalProcessor/controlUnit.syr" 
xst -intstyle ise -ifn "D:/FPGA/DigitalSignalProcessor/controlUnit.xst" -ofn "D:/FPGA/DigitalSignalProcessor/controlUnit.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DigitalSignalProcessor_ucf.ucf -p xc3s700an-fgg484-4 controlUnit.ngc controlUnit.ngd  
map -intstyle ise -p xc3s700an-fgg484-4 -cm area -ir off -pr off -c 100 -o controlUnit_map.ncd controlUnit.ngd controlUnit.pcf 
par -w -intstyle ise -ol high -t 1 controlUnit_map.ncd controlUnit.ncd controlUnit.pcf 
xst -intstyle ise -ifn "D:/FPGA/DigitalSignalProcessor/controlUnit.xst" -ofn "D:/FPGA/DigitalSignalProcessor/controlUnit.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DigitalSignalProcessor_ucf.ucf -p xc3s700an-fgg484-4 controlUnit.ngc controlUnit.ngd  
map -intstyle ise -p xc3s700an-fgg484-4 -cm area -ir off -pr off -c 100 -o controlUnit_map.ncd controlUnit.ngd controlUnit.pcf 
par -w -intstyle ise -ol high -t 1 controlUnit_map.ncd controlUnit.ncd controlUnit.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml controlUnit.twx controlUnit.ncd -o controlUnit.twr controlUnit.pcf -ucf DigitalSignalProcessor_ucf.ucf 
bitgen -intstyle ise -f controlUnit.ut controlUnit.ncd 
xst -intstyle ise -ifn "D:/FPGA/DigitalSignalProcessor/controlUnit.xst" -ofn "D:/FPGA/DigitalSignalProcessor/controlUnit.syr" 
xst -intstyle ise -ifn "D:/FPGA/DigitalSignalProcessor/controlUnit.xst" -ofn "D:/FPGA/DigitalSignalProcessor/controlUnit.syr" 
xst -intstyle ise -ifn "D:/FPGA/DigitalSignalProcessor/controlUnit.xst" -ofn "D:/FPGA/DigitalSignalProcessor/controlUnit.syr" 
xst -intstyle ise -ifn "D:/FPGA/DigitalSignalProcessor/controlUnit.xst" -ofn "D:/FPGA/DigitalSignalProcessor/controlUnit.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DigitalSignalProcessor_ucf.ucf -p xc3s700an-fgg484-4 controlUnit.ngc controlUnit.ngd  
map -intstyle ise -p xc3s700an-fgg484-4 -cm area -ir off -pr off -c 100 -o controlUnit_map.ncd controlUnit.ngd controlUnit.pcf 
par -w -intstyle ise -ol high -t 1 controlUnit_map.ncd controlUnit.ncd controlUnit.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml controlUnit.twx controlUnit.ncd -o controlUnit.twr controlUnit.pcf -ucf DigitalSignalProcessor_ucf.ucf 
bitgen -intstyle ise -f controlUnit.ut controlUnit.ncd 
xst -intstyle ise -ifn "D:/FPGA/DigitalSignalProcessor/controlUnit.xst" -ofn "D:/FPGA/DigitalSignalProcessor/controlUnit.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DigitalSignalProcessor_ucf.ucf -p xc3s700an-fgg484-4 controlUnit.ngc controlUnit.ngd  
map -intstyle ise -p xc3s700an-fgg484-4 -cm area -ir off -pr off -c 100 -o controlUnit_map.ncd controlUnit.ngd controlUnit.pcf 
par -w -intstyle ise -ol high -t 1 controlUnit_map.ncd controlUnit.ncd controlUnit.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml controlUnit.twx controlUnit.ncd -o controlUnit.twr controlUnit.pcf -ucf DigitalSignalProcessor_ucf.ucf 
bitgen -intstyle ise -f controlUnit.ut controlUnit.ncd 
xst -intstyle ise -ifn "D:/FPGA/DigitalSignalProcessor/controlUnit.xst" -ofn "D:/FPGA/DigitalSignalProcessor/controlUnit.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DigitalSignalProcessor_ucf.ucf -p xc3s700an-fgg484-4 controlUnit.ngc controlUnit.ngd  
map -intstyle ise -p xc3s700an-fgg484-4 -cm area -ir off -pr off -c 100 -o controlUnit_map.ncd controlUnit.ngd controlUnit.pcf 
par -w -intstyle ise -ol high -t 1 controlUnit_map.ncd controlUnit.ncd controlUnit.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml controlUnit.twx controlUnit.ncd -o controlUnit.twr controlUnit.pcf -ucf DigitalSignalProcessor_ucf.ucf 
bitgen -intstyle ise -f controlUnit.ut controlUnit.ncd 
xst -intstyle ise -ifn "D:/FPGA/DigitalSignalProcessor/controlUnit.xst" -ofn "D:/FPGA/DigitalSignalProcessor/controlUnit.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc DigitalSignalProcessor_ucf.ucf -p xc3s700an-fgg484-4 controlUnit.ngc controlUnit.ngd  
map -intstyle ise -p xc3s700an-fgg484-4 -cm area -ir off -pr off -c 100 -o controlUnit_map.ncd controlUnit.ngd controlUnit.pcf 
par -w -intstyle ise -ol high -t 1 controlUnit_map.ncd controlUnit.ncd controlUnit.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml controlUnit.twx controlUnit.ncd -o controlUnit.twr controlUnit.pcf -ucf DigitalSignalProcessor_ucf.ucf 
bitgen -intstyle ise -f controlUnit.ut controlUnit.ncd 
vhdtdtfi -lib work D:/FPGA/DigitalSignalProcessor/controlUnit.v -lang verilog -prj DigitalSignalProcessor -o controlUnit.spl -module controlUnit -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan3a controlUnit.spl D:/FPGA/DigitalSignalProcessor/controlUnit.sym 
