      ## track: Broad Histone
      autoload :WgEncodeBroadChipSeqPeaksGm12878Ctcf, "#{base}/wgencodebroadchipseqpeaksgm12878ctcf"
      autoload :WgEncodeBroadChipSeqSignalGm12878Ctcf, "#{base}/wgencodebroadchipseqsignalgm12878ctcf"
      autoload :WgEncodeBroadChipSeqPeaksGm12878H3k4me1, "#{base}/wgencodebroadchipseqpeaksgm12878h3k4me1"
      autoload :WgEncodeBroadChipSeqPeaksGm12878H3k4me2, "#{base}/wgencodebroadchipseqpeaksgm12878h3k4me2"
      autoload :WgEncodeBroadChipSeqSignalGm12878H3k4me2, "#{base}/wgencodebroadchipseqsignalgm12878h3k4me2"
      autoload :WgEncodeBroadChipSeqPeaksGm12878H3k4me3, "#{base}/wgencodebroadchipseqpeaksgm12878h3k4me3"
      autoload :WgEncodeBroadChipSeqPeaksGm12878H3k9ac, "#{base}/wgencodebroadchipseqpeaksgm12878h3k9ac"
      autoload :WgEncodeBroadChipSeqSignalGm12878H3k9ac, "#{base}/wgencodebroadchipseqsignalgm12878h3k9ac"
      autoload :WgEncodeBroadChipSeqPeaksGm12878H3k27ac, "#{base}/wgencodebroadchipseqpeaksgm12878h3k27ac"
      autoload :WgEncodeBroadChipSeqPeaksGm12878H3k27me3, "#{base}/wgencodebroadchipseqpeaksgm12878h3k27me3"
      autoload :WgEncodeBroadChipSeqSignalGm12878H3k27me3, "#{base}/wgencodebroadchipseqsignalgm12878h3k27me3"
      autoload :WgEncodeBroadChipSeqPeaksGm12878H3k36me3, "#{base}/wgencodebroadchipseqpeaksgm12878h3k36me3"
      autoload :WgEncodeBroadChipSeqSignalGm12878H3k36me3, "#{base}/wgencodebroadchipseqsignalgm12878h3k36me3"
      autoload :WgEncodeBroadChipSeqPeaksGm12878H4k20me1, "#{base}/wgencodebroadchipseqpeaksgm12878h4k20me1"
      autoload :WgEncodeBroadChipSeqSignalGm12878H4k20me1, "#{base}/wgencodebroadchipseqsignalgm12878h4k20me1"
      autoload :WgEncodeBroadChipSeqSignalGm12878Control, "#{base}/wgencodebroadchipseqsignalgm12878control"
      autoload :WgEncodeBroadChipSeqPeaksH1hescCtcf, "#{base}/wgencodebroadchipseqpeaksh1hescctcf"
      autoload :WgEncodeBroadChipSeqSignalH1hescCtcf, "#{base}/wgencodebroadchipseqsignalh1hescctcf"
      autoload :WgEncodeBroadChipSeqPeaksH1hescH3k4me1, "#{base}/wgencodebroadchipseqpeaksh1hesch3k4me1"
      autoload :WgEncodeBroadChipSeqPeaksH1hescH3k4me2, "#{base}/wgencodebroadchipseqpeaksh1hesch3k4me2"
      autoload :WgEncodeBroadChipSeqSignalH1hescH3k4me2, "#{base}/wgencodebroadchipseqsignalh1hesch3k4me2"
      autoload :WgEncodeBroadChipSeqPeaksH1hescH3k4me3, "#{base}/wgencodebroadchipseqpeaksh1hesch3k4me3"
      autoload :WgEncodeBroadChipSeqPeaksH1hescH3k9ac, "#{base}/wgencodebroadchipseqpeaksh1hesch3k9ac"
      autoload :WgEncodeBroadChipSeqSignalH1hescH3k9ac, "#{base}/wgencodebroadchipseqsignalh1hesch3k9ac"
      autoload :WgEncodeBroadChipSeqPeaksH1hescH3k27me3, "#{base}/wgencodebroadchipseqpeaksh1hesch3k27me3"
      autoload :WgEncodeBroadChipSeqSignalH1hescH3k27me3, "#{base}/wgencodebroadchipseqsignalh1hesch3k27me3"
      autoload :WgEncodeBroadChipSeqPeaksH1hescH3k36me3, "#{base}/wgencodebroadchipseqpeaksh1hesch3k36me3"
      autoload :WgEncodeBroadChipSeqSignalH1hescH3k36me3, "#{base}/wgencodebroadchipseqsignalh1hesch3k36me3"
      autoload :WgEncodeBroadChipSeqPeaksH1hescH4k20me1, "#{base}/wgencodebroadchipseqpeaksh1hesch4k20me1"
      autoload :WgEncodeBroadChipSeqSignalH1hescH4k20me1, "#{base}/wgencodebroadchipseqsignalh1hesch4k20me1"
      autoload :WgEncodeBroadChipSeqSignalH1hescControl, "#{base}/wgencodebroadchipseqsignalh1hesccontrol"
      autoload :WgEncodeBroadChipSeqPeaksHepg2Ctcf, "#{base}/wgencodebroadchipseqpeakshepg2ctcf"
      autoload :WgEncodeBroadChipSeqSignalHepg2Ctcf, "#{base}/wgencodebroadchipseqsignalhepg2ctcf"
      autoload :WgEncodeBroadChipSeqPeaksHepg2H3k4me2, "#{base}/wgencodebroadchipseqpeakshepg2h3k4me2"
      autoload :WgEncodeBroadChipSeqSignalHepg2H3k4me2, "#{base}/wgencodebroadchipseqsignalhepg2h3k4me2"
      autoload :WgEncodeBroadChipSeqPeaksHepg2H3k4me3, "#{base}/wgencodebroadchipseqpeakshepg2h3k4me3"
      autoload :WgEncodeBroadChipSeqPeaksHepg2H3k9ac, "#{base}/wgencodebroadchipseqpeakshepg2h3k9ac"
      autoload :WgEncodeBroadChipSeqSignalHepg2H3k9ac, "#{base}/wgencodebroadchipseqsignalhepg2h3k9ac"
      autoload :WgEncodeBroadChipSeqPeaksHepg2H3k27ac, "#{base}/wgencodebroadchipseqpeakshepg2h3k27ac"
      autoload :WgEncodeBroadChipSeqPeaksHepg2H3k36me3, "#{base}/wgencodebroadchipseqpeakshepg2h3k36me3"
      autoload :WgEncodeBroadChipSeqSignalHepg2H3k36me3, "#{base}/wgencodebroadchipseqsignalhepg2h3k36me3"
      autoload :WgEncodeBroadChipSeqPeaksHepg2H4k20me1, "#{base}/wgencodebroadchipseqpeakshepg2h4k20me1"
      autoload :WgEncodeBroadChipSeqSignalHepg2H4k20me1, "#{base}/wgencodebroadchipseqsignalhepg2h4k20me1"
      autoload :WgEncodeBroadChipSeqSignalHepg2Control, "#{base}/wgencodebroadchipseqsignalhepg2control"
      autoload :WgEncodeBroadChipSeqPeaksHmecCtcf, "#{base}/wgencodebroadchipseqpeakshmecctcf"
      autoload :WgEncodeBroadChipSeqSignalHmecCtcf, "#{base}/wgencodebroadchipseqsignalhmecctcf"
      autoload :WgEncodeBroadChipSeqPeaksHmecH3k4me1, "#{base}/wgencodebroadchipseqpeakshmech3k4me1"
      autoload :WgEncodeBroadChipSeqPeaksHmecH3k4me2, "#{base}/wgencodebroadchipseqpeakshmech3k4me2"
      autoload :WgEncodeBroadChipSeqSignalHmecH3k4me2, "#{base}/wgencodebroadchipseqsignalhmech3k4me2"
      autoload :WgEncodeBroadChipSeqPeaksHmecH3k4me3, "#{base}/wgencodebroadchipseqpeakshmech3k4me3"
      autoload :WgEncodeBroadChipSeqPeaksHmecH3k9ac, "#{base}/wgencodebroadchipseqpeakshmech3k9ac"
      autoload :WgEncodeBroadChipSeqSignalHmecH3k9ac, "#{base}/wgencodebroadchipseqsignalhmech3k9ac"
      autoload :WgEncodeBroadChipSeqPeaksHmecH3k27ac, "#{base}/wgencodebroadchipseqpeakshmech3k27ac"
      autoload :WgEncodeBroadChipSeqPeaksHmecH3k27me3, "#{base}/wgencodebroadchipseqpeakshmech3k27me3"
      autoload :WgEncodeBroadChipSeqSignalHmecH3k27me3, "#{base}/wgencodebroadchipseqsignalhmech3k27me3"
      autoload :WgEncodeBroadChipSeqPeaksHmecH3k36me3, "#{base}/wgencodebroadchipseqpeakshmech3k36me3"
      autoload :WgEncodeBroadChipSeqSignalHmecH3k36me3, "#{base}/wgencodebroadchipseqsignalhmech3k36me3"
      autoload :WgEncodeBroadChipSeqPeaksHmecH4k20me1, "#{base}/wgencodebroadchipseqpeakshmech4k20me1"
      autoload :WgEncodeBroadChipSeqSignalHmecH4k20me1, "#{base}/wgencodebroadchipseqsignalhmech4k20me1"
      autoload :WgEncodeBroadChipSeqSignalHmecControl, "#{base}/wgencodebroadchipseqsignalhmeccontrol"
      autoload :WgEncodeBroadChipSeqPeaksHsmmCtcf, "#{base}/wgencodebroadchipseqpeakshsmmctcf"
      autoload :WgEncodeBroadChipSeqSignalHsmmCtcf, "#{base}/wgencodebroadchipseqsignalhsmmctcf"
      autoload :WgEncodeBroadChipSeqPeaksHsmmH3k4me1, "#{base}/wgencodebroadchipseqpeakshsmmh3k4me1"
      autoload :WgEncodeBroadChipSeqPeaksHsmmH3k4me2, "#{base}/wgencodebroadchipseqpeakshsmmh3k4me2"
      autoload :WgEncodeBroadChipSeqSignalHsmmH3k4me2, "#{base}/wgencodebroadchipseqsignalhsmmh3k4me2"
      autoload :WgEncodeBroadChipSeqPeaksHsmmH3k4me3, "#{base}/wgencodebroadchipseqpeakshsmmh3k4me3"
      autoload :WgEncodeBroadChipSeqPeaksHsmmH3k9ac, "#{base}/wgencodebroadchipseqpeakshsmmh3k9ac"
      autoload :WgEncodeBroadChipSeqSignalHsmmH3k9ac, "#{base}/wgencodebroadchipseqsignalhsmmh3k9ac"
      autoload :WgEncodeBroadChipSeqPeaksHsmmH3k27ac, "#{base}/wgencodebroadchipseqpeakshsmmh3k27ac"
      autoload :WgEncodeBroadChipSeqPeaksHsmmH3k27me3, "#{base}/wgencodebroadchipseqpeakshsmmh3k27me3"
      autoload :WgEncodeBroadChipSeqSignalHsmmH3k27me3, "#{base}/wgencodebroadchipseqsignalhsmmh3k27me3"
      autoload :WgEncodeBroadChipSeqPeaksHsmmH3k36me3, "#{base}/wgencodebroadchipseqpeakshsmmh3k36me3"
      autoload :WgEncodeBroadChipSeqSignalHsmmH3k36me3, "#{base}/wgencodebroadchipseqsignalhsmmh3k36me3"
      autoload :WgEncodeBroadChipSeqPeaksHsmmH4k20me1, "#{base}/wgencodebroadchipseqpeakshsmmh4k20me1"
      autoload :WgEncodeBroadChipSeqSignalHsmmH4k20me1, "#{base}/wgencodebroadchipseqsignalhsmmh4k20me1"
      autoload :WgEncodeBroadChipSeqSignalHsmmControl, "#{base}/wgencodebroadchipseqsignalhsmmcontrol"
      autoload :WgEncodeBroadChipSeqPeaksHuvecCtcf, "#{base}/wgencodebroadchipseqpeakshuvecctcf"
      autoload :WgEncodeBroadChipSeqSignalHuvecCtcf, "#{base}/wgencodebroadchipseqsignalhuvecctcf"
      autoload :WgEncodeBroadChipSeqPeaksHuvecH3k4me1, "#{base}/wgencodebroadchipseqpeakshuvech3k4me1"
      autoload :WgEncodeBroadChipSeqPeaksHuvecH3k4me2, "#{base}/wgencodebroadchipseqpeakshuvech3k4me2"
      autoload :WgEncodeBroadChipSeqSignalHuvecH3k4me2, "#{base}/wgencodebroadchipseqsignalhuvech3k4me2"
      autoload :WgEncodeBroadChipSeqPeaksHuvecH3k4me3, "#{base}/wgencodebroadchipseqpeakshuvech3k4me3"
      autoload :WgEncodeBroadChipSeqPeaksHuvecH3k9ac, "#{base}/wgencodebroadchipseqpeakshuvech3k9ac"
      autoload :WgEncodeBroadChipSeqSignalHuvecH3k9ac, "#{base}/wgencodebroadchipseqsignalhuvech3k9ac"
      autoload :WgEncodeBroadChipSeqPeaksHuvecH3k9me1, "#{base}/wgencodebroadchipseqpeakshuvech3k9me1"
      autoload :WgEncodeBroadChipSeqSignalHuvecH3k9me1, "#{base}/wgencodebroadchipseqsignalhuvech3k9me1"
      autoload :WgEncodeBroadChipSeqPeaksHuvecH3k27ac, "#{base}/wgencodebroadchipseqpeakshuvech3k27ac"
      autoload :WgEncodeBroadChipSeqPeaksHuvecH3k27me3, "#{base}/wgencodebroadchipseqpeakshuvech3k27me3"
      autoload :WgEncodeBroadChipSeqSignalHuvecH3k27me3, "#{base}/wgencodebroadchipseqsignalhuvech3k27me3"
      autoload :WgEncodeBroadChipSeqPeaksHuvecH3k36me3, "#{base}/wgencodebroadchipseqpeakshuvech3k36me3"
      autoload :WgEncodeBroadChipSeqSignalHuvecH3k36me3, "#{base}/wgencodebroadchipseqsignalhuvech3k36me3"
      autoload :WgEncodeBroadChipSeqPeaksHuvecH4k20me1, "#{base}/wgencodebroadchipseqpeakshuvech4k20me1"
      autoload :WgEncodeBroadChipSeqSignalHuvecH4k20me1, "#{base}/wgencodebroadchipseqsignalhuvech4k20me1"
      autoload :WgEncodeBroadChipSeqPeaksHuvecPol2b, "#{base}/wgencodebroadchipseqpeakshuvecpol2b"
      autoload :WgEncodeBroadChipSeqSignalHuvecPol2b, "#{base}/wgencodebroadchipseqsignalhuvecpol2b"
      autoload :WgEncodeBroadChipSeqSignalHuvecControl, "#{base}/wgencodebroadchipseqsignalhuveccontrol"
      autoload :WgEncodeBroadChipSeqPeaksK562Ctcf, "#{base}/wgencodebroadchipseqpeaksk562ctcf"
      autoload :WgEncodeBroadChipSeqSignalK562Ctcf, "#{base}/wgencodebroadchipseqsignalk562ctcf"
      autoload :WgEncodeBroadChipSeqPeaksK562H3k4me1, "#{base}/wgencodebroadchipseqpeaksk562h3k4me1"
      autoload :WgEncodeBroadChipSeqPeaksK562H3k4me2, "#{base}/wgencodebroadchipseqpeaksk562h3k4me2"
      autoload :WgEncodeBroadChipSeqSignalK562H3k4me2, "#{base}/wgencodebroadchipseqsignalk562h3k4me2"
      autoload :WgEncodeBroadChipSeqPeaksK562H3k4me3, "#{base}/wgencodebroadchipseqpeaksk562h3k4me3"
      autoload :WgEncodeBroadChipSeqPeaksK562H3k9ac, "#{base}/wgencodebroadchipseqpeaksk562h3k9ac"
      autoload :WgEncodeBroadChipSeqSignalK562H3k9ac, "#{base}/wgencodebroadchipseqsignalk562h3k9ac"
      autoload :WgEncodeBroadChipSeqPeaksK562H3k9me1, "#{base}/wgencodebroadchipseqpeaksk562h3k9me1"
      autoload :WgEncodeBroadChipSeqSignalK562H3k9me1, "#{base}/wgencodebroadchipseqsignalk562h3k9me1"
      autoload :WgEncodeBroadChipSeqPeaksK562H3k27ac, "#{base}/wgencodebroadchipseqpeaksk562h3k27ac"
      autoload :WgEncodeBroadChipSeqPeaksK562H3k27me3, "#{base}/wgencodebroadchipseqpeaksk562h3k27me3"
      autoload :WgEncodeBroadChipSeqSignalK562H3k27me3, "#{base}/wgencodebroadchipseqsignalk562h3k27me3"
      autoload :WgEncodeBroadChipSeqPeaksK562H3k36me3, "#{base}/wgencodebroadchipseqpeaksk562h3k36me3"
      autoload :WgEncodeBroadChipSeqSignalK562H3k36me3, "#{base}/wgencodebroadchipseqsignalk562h3k36me3"
      autoload :WgEncodeBroadChipSeqPeaksK562H4k20me1, "#{base}/wgencodebroadchipseqpeaksk562h4k20me1"
      autoload :WgEncodeBroadChipSeqSignalK562H4k20me1, "#{base}/wgencodebroadchipseqsignalk562h4k20me1"
      autoload :WgEncodeBroadChipSeqPeaksK562Pol2b, "#{base}/wgencodebroadchipseqpeaksk562pol2b"
      autoload :WgEncodeBroadChipSeqSignalK562Pol2b, "#{base}/wgencodebroadchipseqsignalk562pol2b"
      autoload :WgEncodeBroadChipSeqSignalK562Control, "#{base}/wgencodebroadchipseqsignalk562control"
      autoload :WgEncodeBroadChipSeqPeaksNhekCtcf, "#{base}/wgencodebroadchipseqpeaksnhekctcf"
      autoload :WgEncodeBroadChipSeqSignalNhekCtcf, "#{base}/wgencodebroadchipseqsignalnhekctcf"
      autoload :WgEncodeBroadChipSeqPeaksNhekH3k4me1, "#{base}/wgencodebroadchipseqpeaksnhekh3k4me1"
      autoload :WgEncodeBroadChipSeqPeaksNhekH3k4me2, "#{base}/wgencodebroadchipseqpeaksnhekh3k4me2"
      autoload :WgEncodeBroadChipSeqSignalNhekH3k4me2, "#{base}/wgencodebroadchipseqsignalnhekh3k4me2"
      autoload :WgEncodeBroadChipSeqPeaksNhekH3k4me3, "#{base}/wgencodebroadchipseqpeaksnhekh3k4me3"
      autoload :WgEncodeBroadChipSeqPeaksNhekH3k9ac, "#{base}/wgencodebroadchipseqpeaksnhekh3k9ac"
      autoload :WgEncodeBroadChipSeqSignalNhekH3k9ac, "#{base}/wgencodebroadchipseqsignalnhekh3k9ac"
      autoload :WgEncodeBroadChipSeqPeaksNhekH3k9me1, "#{base}/wgencodebroadchipseqpeaksnhekh3k9me1"
      autoload :WgEncodeBroadChipSeqSignalNhekH3k9me1, "#{base}/wgencodebroadchipseqsignalnhekh3k9me1"
      autoload :WgEncodeBroadChipSeqPeaksNhekH3k27ac, "#{base}/wgencodebroadchipseqpeaksnhekh3k27ac"
      autoload :WgEncodeBroadChipSeqPeaksNhekH3k27me3, "#{base}/wgencodebroadchipseqpeaksnhekh3k27me3"
      autoload :WgEncodeBroadChipSeqSignalNhekH3k27me3, "#{base}/wgencodebroadchipseqsignalnhekh3k27me3"
      autoload :WgEncodeBroadChipSeqPeaksNhekH3k36me3, "#{base}/wgencodebroadchipseqpeaksnhekh3k36me3"
      autoload :WgEncodeBroadChipSeqSignalNhekH3k36me3, "#{base}/wgencodebroadchipseqsignalnhekh3k36me3"
      autoload :WgEncodeBroadChipSeqPeaksNhekH4k20me1, "#{base}/wgencodebroadchipseqpeaksnhekh4k20me1"
      autoload :WgEncodeBroadChipSeqSignalNhekH4k20me1, "#{base}/wgencodebroadchipseqsignalnhekh4k20me1"
      autoload :WgEncodeBroadChipSeqPeaksNhekPol2b, "#{base}/wgencodebroadchipseqpeaksnhekpol2b"
      autoload :WgEncodeBroadChipSeqSignalNhekPol2b, "#{base}/wgencodebroadchipseqsignalnhekpol2b"
      autoload :WgEncodeBroadChipSeqSignalNhekControl, "#{base}/wgencodebroadchipseqsignalnhekcontrol"
      autoload :WgEncodeBroadChipSeqPeaksNhlfCtcf, "#{base}/wgencodebroadchipseqpeaksnhlfctcf"
      autoload :WgEncodeBroadChipSeqSignalNhlfCtcf, "#{base}/wgencodebroadchipseqsignalnhlfctcf"
      autoload :WgEncodeBroadChipSeqPeaksNhlfH3k4me1, "#{base}/wgencodebroadchipseqpeaksnhlfh3k4me1"
      autoload :WgEncodeBroadChipSeqPeaksNhlfH3k4me2, "#{base}/wgencodebroadchipseqpeaksnhlfh3k4me2"
      autoload :WgEncodeBroadChipSeqSignalNhlfH3k4me2, "#{base}/wgencodebroadchipseqsignalnhlfh3k4me2"
      autoload :WgEncodeBroadChipSeqPeaksNhlfH3k4me3, "#{base}/wgencodebroadchipseqpeaksnhlfh3k4me3"
      autoload :WgEncodeBroadChipSeqPeaksNhlfH3k9ac, "#{base}/wgencodebroadchipseqpeaksnhlfh3k9ac"
      autoload :WgEncodeBroadChipSeqSignalNhlfH3k9ac, "#{base}/wgencodebroadchipseqsignalnhlfh3k9ac"
      autoload :WgEncodeBroadChipSeqPeaksNhlfH3k27ac, "#{base}/wgencodebroadchipseqpeaksnhlfh3k27ac"
      autoload :WgEncodeBroadChipSeqPeaksNhlfH3k27me3, "#{base}/wgencodebroadchipseqpeaksnhlfh3k27me3"
      autoload :WgEncodeBroadChipSeqSignalNhlfH3k27me3, "#{base}/wgencodebroadchipseqsignalnhlfh3k27me3"
      autoload :WgEncodeBroadChipSeqPeaksNhlfH3k36me3, "#{base}/wgencodebroadchipseqpeaksnhlfh3k36me3"
      autoload :WgEncodeBroadChipSeqSignalNhlfH3k36me3, "#{base}/wgencodebroadchipseqsignalnhlfh3k36me3"
      autoload :WgEncodeBroadChipSeqPeaksNhlfH4k20me1, "#{base}/wgencodebroadchipseqpeaksnhlfh4k20me1"
      autoload :WgEncodeBroadChipSeqSignalNhlfH4k20me1, "#{base}/wgencodebroadchipseqsignalnhlfh4k20me1"
      autoload :WgEncodeBroadChipSeqSignalNhlfControl, "#{base}/wgencodebroadchipseqsignalnhlfcontrol"
