0.6
2019.2
Nov  6 2019
21:57:16
C:/Xilinx/Vivado/2019.2/bin/MiniProj_Final/MiniProj_final.srcs/sim_1/new/test_sys.vhd,1715980407,vhdl,,,,test_sys,,,,,,,,
C:/Xilinx/Vivado/2019.2/bin/MiniProj_Final/MiniProj_final.srcs/sources_1/imports/Users/denal/Downloads/ECNG3016 VHDL Lab Files/ECNG3016 VHDL Lab Files/time multiplexing/frequency_divider.vhd,1715969870,vhdl,,,,frequency_divider,,,,,,,,
C:/Xilinx/Vivado/2019.2/bin/MiniProj_Final/MiniProj_final.srcs/sources_1/imports/Xilinx/Vivado/2019.2/bin/u5_test/u5_test.srcs/sources_1/new/controlpath.vhd,1715969566,vhdl,,,,main_controller_unit,,,,,,,,
C:/Xilinx/Vivado/2019.2/bin/MiniProj_Final/MiniProj_final.srcs/sources_1/imports/Xilinx/Vivado/2019.2/bin/u5_test/u5_test.srcs/sources_1/new/datapath.vhd,1715964467,vhdl,,,,datapath,,,,,,,,
C:/Xilinx/Vivado/2019.2/bin/MiniProj_Final/MiniProj_final.srcs/sources_1/new/Traffic_control_system.vhd,1715966657,vhdl,,,,traffic_control_system,,,,,,,,
C:/Xilinx/Vivado/2019.2/bin/MiniProj_Final/MiniProj_final.srcs/sources_1/new/count1min15sec.vhd,1715966657,vhdl,,,,count_1min15sec,,,,,,,,
C:/Xilinx/Vivado/2019.2/bin/MiniProj_Final/MiniProj_final.srcs/sources_1/new/count_15sec.vhd,1715885898,vhdl,,,,count_15sec,,,,,,,,
C:/Xilinx/Vivado/2019.2/bin/MiniProj_Final/MiniProj_final.srcs/sources_1/new/count_25sec.vhd,1715962837,vhdl,,,,count_25sec,,,,,,,,
C:/Xilinx/Vivado/2019.2/bin/MiniProj_Final/MiniProj_final.srcs/sources_1/new/count_2sec.vhd,1715884035,vhdl,,,,count_2sec,,,,,,,,
C:/Xilinx/Vivado/2019.2/bin/MiniProj_Final/MiniProj_final.srcs/sources_1/new/count_30sec.vhd,1715962616,vhdl,,,,count_30sec,,,,,,,,
C:/Xilinx/Vivado/2019.2/bin/MiniProj_Final/MiniProj_final.srcs/sources_1/new/count_4sec.vhd,1715886035,vhdl,,,,count_4sec,,,,,,,,
C:/Xilinx/Vivado/2019.2/bin/MiniProj_Final/MiniProj_final.srcs/sources_1/new/count_5sec.vhd,1715962833,vhdl,,,,count_5sec,,,,,,,,
C:/Xilinx/Vivado/2019.2/bin/MiniProj_Final/MiniProj_final.srcs/sources_1/new/count_8sec.vhd,1715795439,vhdl,,,,count_8sec,,,,,,,,
C:/Xilinx/Vivado/2019.2/bin/MiniProj_Final/MiniProj_final.srcs/sources_1/new/counter.vhd,1715966657,vhdl,,,,count_1min,,,,,,,,
C:/Xilinx/Vivado/2019.2/bin/MiniProj_Final/MiniProj_final.srcs/sources_1/new/display.vhd,1715946189,vhdl,,,,display,,,,,,,,
