
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000b6  00800200  0001eece  00000f62  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000ece  0001e000  0001e000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000002b7  008002b6  008002b6  00001018  2**0
                  ALLOC
  3 .debug_aranges 000000c8  00000000  00000000  00001018  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 000002f0  00000000  00000000  000010e0  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00000ffe  00000000  00000000  000013d0  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 0000081c  00000000  00000000  000023ce  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000ee7  00000000  00000000  00002bea  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000001d0  00000000  00000000  00003ad4  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000455  00000000  00000000  00003ca4  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000799  00000000  00000000  000040f9  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000128  00000000  00000000  00004892  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0001e000 <__vectors>:
   1e000:	0c 94 66 f0 	jmp	0x1e0cc	; 0x1e0cc <__ctors_end>
   1e004:	0c 94 8e f0 	jmp	0x1e11c	; 0x1e11c <__bad_interrupt>
   1e008:	0c 94 8e f0 	jmp	0x1e11c	; 0x1e11c <__bad_interrupt>
   1e00c:	0c 94 8e f0 	jmp	0x1e11c	; 0x1e11c <__bad_interrupt>
   1e010:	0c 94 8e f0 	jmp	0x1e11c	; 0x1e11c <__bad_interrupt>
   1e014:	0c 94 8e f0 	jmp	0x1e11c	; 0x1e11c <__bad_interrupt>
   1e018:	0c 94 8e f0 	jmp	0x1e11c	; 0x1e11c <__bad_interrupt>
   1e01c:	0c 94 8e f0 	jmp	0x1e11c	; 0x1e11c <__bad_interrupt>
   1e020:	0c 94 8e f0 	jmp	0x1e11c	; 0x1e11c <__bad_interrupt>
   1e024:	0c 94 8e f0 	jmp	0x1e11c	; 0x1e11c <__bad_interrupt>
   1e028:	0c 94 8e f0 	jmp	0x1e11c	; 0x1e11c <__bad_interrupt>
   1e02c:	0c 94 8e f0 	jmp	0x1e11c	; 0x1e11c <__bad_interrupt>
   1e030:	0c 94 8e f0 	jmp	0x1e11c	; 0x1e11c <__bad_interrupt>
   1e034:	0c 94 8e f0 	jmp	0x1e11c	; 0x1e11c <__bad_interrupt>
   1e038:	0c 94 8e f0 	jmp	0x1e11c	; 0x1e11c <__bad_interrupt>
   1e03c:	0c 94 8e f0 	jmp	0x1e11c	; 0x1e11c <__bad_interrupt>
   1e040:	0c 94 8e f0 	jmp	0x1e11c	; 0x1e11c <__bad_interrupt>
   1e044:	0c 94 8e f0 	jmp	0x1e11c	; 0x1e11c <__bad_interrupt>
   1e048:	0c 94 8e f0 	jmp	0x1e11c	; 0x1e11c <__bad_interrupt>
   1e04c:	0c 94 8e f0 	jmp	0x1e11c	; 0x1e11c <__bad_interrupt>
   1e050:	0c 94 8e f0 	jmp	0x1e11c	; 0x1e11c <__bad_interrupt>
   1e054:	0c 94 8e f0 	jmp	0x1e11c	; 0x1e11c <__bad_interrupt>
   1e058:	0c 94 8e f0 	jmp	0x1e11c	; 0x1e11c <__bad_interrupt>
   1e05c:	0c 94 8e f0 	jmp	0x1e11c	; 0x1e11c <__bad_interrupt>
   1e060:	0c 94 8e f0 	jmp	0x1e11c	; 0x1e11c <__bad_interrupt>
   1e064:	0c 94 03 f3 	jmp	0x1e606	; 0x1e606 <__vector_25>
   1e068:	0c 94 87 f3 	jmp	0x1e70e	; 0x1e70e <__vector_26>
   1e06c:	0c 94 8e f0 	jmp	0x1e11c	; 0x1e11c <__bad_interrupt>
   1e070:	0c 94 8e f0 	jmp	0x1e11c	; 0x1e11c <__bad_interrupt>
   1e074:	0c 94 8e f0 	jmp	0x1e11c	; 0x1e11c <__bad_interrupt>
   1e078:	0c 94 8e f0 	jmp	0x1e11c	; 0x1e11c <__bad_interrupt>
   1e07c:	0c 94 8e f0 	jmp	0x1e11c	; 0x1e11c <__bad_interrupt>
   1e080:	0c 94 8e f0 	jmp	0x1e11c	; 0x1e11c <__bad_interrupt>
   1e084:	0c 94 8e f0 	jmp	0x1e11c	; 0x1e11c <__bad_interrupt>
   1e088:	0c 94 8e f0 	jmp	0x1e11c	; 0x1e11c <__bad_interrupt>
   1e08c:	0c 94 8e f0 	jmp	0x1e11c	; 0x1e11c <__bad_interrupt>
   1e090:	0c 94 45 f3 	jmp	0x1e68a	; 0x1e68a <__vector_36>
   1e094:	0c 94 d8 f3 	jmp	0x1e7b0	; 0x1e7b0 <__vector_37>
   1e098:	0c 94 8e f0 	jmp	0x1e11c	; 0x1e11c <__bad_interrupt>
   1e09c:	0c 94 8e f0 	jmp	0x1e11c	; 0x1e11c <__bad_interrupt>
   1e0a0:	0c 94 8e f0 	jmp	0x1e11c	; 0x1e11c <__bad_interrupt>
   1e0a4:	0c 94 8e f0 	jmp	0x1e11c	; 0x1e11c <__bad_interrupt>
   1e0a8:	0c 94 8e f0 	jmp	0x1e11c	; 0x1e11c <__bad_interrupt>
   1e0ac:	0c 94 8e f0 	jmp	0x1e11c	; 0x1e11c <__bad_interrupt>
   1e0b0:	0c 94 8e f0 	jmp	0x1e11c	; 0x1e11c <__bad_interrupt>
   1e0b4:	0c 94 8e f0 	jmp	0x1e11c	; 0x1e11c <__bad_interrupt>
   1e0b8:	0c 94 8e f0 	jmp	0x1e11c	; 0x1e11c <__bad_interrupt>
   1e0bc:	0c 94 8e f0 	jmp	0x1e11c	; 0x1e11c <__bad_interrupt>
   1e0c0:	0c 94 8e f0 	jmp	0x1e11c	; 0x1e11c <__bad_interrupt>
   1e0c4:	0c 94 8e f0 	jmp	0x1e11c	; 0x1e11c <__bad_interrupt>
   1e0c8:	0c 94 8e f0 	jmp	0x1e11c	; 0x1e11c <__bad_interrupt>

0001e0cc <__ctors_end>:
   1e0cc:	11 24       	eor	r1, r1
   1e0ce:	1f be       	out	0x3f, r1	; 63
   1e0d0:	cf ef       	ldi	r28, 0xFF	; 255
   1e0d2:	d1 e2       	ldi	r29, 0x21	; 33
   1e0d4:	de bf       	out	0x3e, r29	; 62
   1e0d6:	cd bf       	out	0x3d, r28	; 61

0001e0d8 <get_mcusr>:
// Watchdog fix for 1281
void get_mcusr(void) \
      __attribute__((naked)) \
      __attribute__((section(".init3")));
void get_mcusr(void)
{
   1e0d8:	14 be       	out	0x34, r1	; 52
	MCUSR = 0;
    wdt_disable();
   1e0da:	88 e1       	ldi	r24, 0x18	; 24
   1e0dc:	0f b6       	in	r0, 0x3f	; 63
   1e0de:	f8 94       	cli
   1e0e0:	80 93 60 00 	sts	0x0060, r24
   1e0e4:	10 92 60 00 	sts	0x0060, r1
   1e0e8:	0f be       	out	0x3f, r0	; 63

0001e0ea <__do_copy_data>:
   1e0ea:	12 e0       	ldi	r17, 0x02	; 2
   1e0ec:	a0 e0       	ldi	r26, 0x00	; 0
   1e0ee:	b2 e0       	ldi	r27, 0x02	; 2
   1e0f0:	ee ec       	ldi	r30, 0xCE	; 206
   1e0f2:	fe ee       	ldi	r31, 0xEE	; 238
   1e0f4:	01 e0       	ldi	r16, 0x01	; 1
   1e0f6:	0b bf       	out	0x3b, r16	; 59
   1e0f8:	02 c0       	rjmp	.+4      	; 0x1e0fe <__do_copy_data+0x14>
   1e0fa:	07 90       	elpm	r0, Z+
   1e0fc:	0d 92       	st	X+, r0
   1e0fe:	a6 3b       	cpi	r26, 0xB6	; 182
   1e100:	b1 07       	cpc	r27, r17
   1e102:	d9 f7       	brne	.-10     	; 0x1e0fa <__do_copy_data+0x10>

0001e104 <__do_clear_bss>:
   1e104:	15 e0       	ldi	r17, 0x05	; 5
   1e106:	a6 eb       	ldi	r26, 0xB6	; 182
   1e108:	b2 e0       	ldi	r27, 0x02	; 2
   1e10a:	01 c0       	rjmp	.+2      	; 0x1e10e <.do_clear_bss_start>

0001e10c <.do_clear_bss_loop>:
   1e10c:	1d 92       	st	X+, r1

0001e10e <.do_clear_bss_start>:
   1e10e:	ad 36       	cpi	r26, 0x6D	; 109
   1e110:	b1 07       	cpc	r27, r17
   1e112:	e1 f7       	brne	.-8      	; 0x1e10c <.do_clear_bss_loop>
   1e114:	0e 94 90 f0 	call	0x1e120	; 0x1e120 <main>
   1e118:	0c 94 65 f7 	jmp	0x1eeca	; 0x1eeca <_exit>

0001e11c <__bad_interrupt>:
   1e11c:	0c 94 00 f0 	jmp	0x1e000	; 0x1e000 <__vectors>

0001e120 <main>:
}
	
// Main application routine.
int main(void)
{
   1e120:	ef 92       	push	r14
   1e122:	ff 92       	push	r15
   1e124:	1f 93       	push	r17
   1e126:	cf 93       	push	r28
   1e128:	df 93       	push	r29
	int timeout;
	char *char_ptr, failed, finished;
	
	if(uart_init())	// detect ' ' on com 1 or 0, then configure that port
   1e12a:	0e 94 29 f4 	call	0x1e852	; 0x1e852 <uart_init>
   1e12e:	88 23       	and	r24, r24
   1e130:	09 f4       	brne	.+2      	; 0x1e134 <main+0x14>
   1e132:	bd c0       	rjmp	.+378    	; 0x1e2ae <main+0x18e>
	{
		MCUCR = _BV(IVCE);
   1e134:	81 e0       	ldi	r24, 0x01	; 1
   1e136:	85 bf       	out	0x35, r24	; 53
		MCUCR = _BV(IVSEL);
   1e138:	82 e0       	ldi	r24, 0x02	; 2
   1e13a:	85 bf       	out	0x35, r24	; 53
		
		sei();
   1e13c:	78 94       	sei
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
   1e13e:	80 e4       	ldi	r24, 0x40	; 64
   1e140:	e8 2e       	mov	r14, r24
   1e142:	8c e9       	ldi	r24, 0x9C	; 156
   1e144:	f8 2e       	mov	r15, r24
		do
		{
			timeout=TIMEOUT_ZPROMPT/0.010;
			UART_TX("\r\nMICKBOOT V1.1 Uart");
   1e146:	80 e0       	ldi	r24, 0x00	; 0
   1e148:	92 e0       	ldi	r25, 0x02	; 2
   1e14a:	0e 94 b6 f2 	call	0x1e56c	; 0x1e56c <uart_write_string>
			
			if(UCSR1B & _BV(RXEN1))
   1e14e:	80 91 c9 00 	lds	r24, 0x00C9
   1e152:	84 ff       	sbrs	r24, 4
   1e154:	03 c0       	rjmp	.+6      	; 0x1e15c <main+0x3c>
				UART_TX("1");
   1e156:	85 e1       	ldi	r24, 0x15	; 21
   1e158:	92 e0       	ldi	r25, 0x02	; 2
   1e15a:	02 c0       	rjmp	.+4      	; 0x1e160 <main+0x40>
			else
				UART_TX("0");
   1e15c:	87 e1       	ldi	r24, 0x17	; 23
   1e15e:	92 e0       	ldi	r25, 0x02	; 2
   1e160:	0e 94 b6 f2 	call	0x1e56c	; 0x1e56c <uart_write_string>
			
			UART_TX("\r\nSend Z\r\n");
   1e164:	89 e1       	ldi	r24, 0x19	; 25
   1e166:	92 e0       	ldi	r25, 0x02	; 2
   1e168:	0e 94 b6 f2 	call	0x1e56c	; 0x1e56c <uart_write_string>
   1e16c:	28 eb       	ldi	r18, 0xB8	; 184
   1e16e:	3b e0       	ldi	r19, 0x0B	; 11
			
			finished=FALSE;
			failed=FALSE;
			do
			{
				if(uart_fifo_rx.bytes_used)
   1e170:	80 91 c7 03 	lds	r24, 0x03C7
   1e174:	88 23       	and	r24, r24
   1e176:	09 f4       	brne	.+2      	; 0x1e17a <main+0x5a>
   1e178:	70 c0       	rjmp	.+224    	; 0x1e25a <main+0x13a>
				{
					timeout=TIMEOUT_ZPROMPT/0.010;
					if(fifo_read_char()=='Z')
   1e17a:	0e 94 92 f6 	call	0x1ed24	; 0x1ed24 <fifo_read_char>
   1e17e:	8a 35       	cpi	r24, 0x5A	; 90
   1e180:	a9 f7       	brne	.-22     	; 0x1e16c <main+0x4c>
					{
						UART_TX("\r\nSend hex file in ASCII\r\n");
   1e182:	84 e2       	ldi	r24, 0x24	; 36
   1e184:	92 e0       	ldi	r25, 0x02	; 2
   1e186:	0e 94 b6 f2 	call	0x1e56c	; 0x1e56c <uart_write_string>
						timeout=TIMEOUT_HEX_DATA/0.010;
						failed=FALSE;
						finished=FALSE;
						ihex_init();
   1e18a:	0e 94 67 f5 	call	0x1eace	; 0x1eace <ihex_init>
   1e18e:	c0 e7       	ldi	r28, 0x70	; 112
   1e190:	d7 e1       	ldi	r29, 0x17	; 23
						do
						{
							if(uart_fifo_rx.bytes_used)
   1e192:	80 91 c7 03 	lds	r24, 0x03C7
   1e196:	88 23       	and	r24, r24
   1e198:	09 f4       	brne	.+2      	; 0x1e19c <main+0x7c>
   1e19a:	41 c0       	rjmp	.+130    	; 0x1e21e <main+0xfe>
							{
								timeout=TIMEOUT_HEX_DATA/0.010;
								ihex_char(fifo_read_char());
   1e19c:	0e 94 92 f6 	call	0x1ed24	; 0x1ed24 <fifo_read_char>
   1e1a0:	0e 94 63 f6 	call	0x1ecc6	; 0x1ecc6 <ihex_char>
								if(ihex_byte_count)
   1e1a4:	80 91 30 05 	lds	r24, 0x0530
   1e1a8:	88 23       	and	r24, r24
   1e1aa:	39 f1       	breq	.+78     	; 0x1e1fa <main+0xda>
   1e1ac:	c0 e2       	ldi	r28, 0x20	; 32
   1e1ae:	d5 e0       	ldi	r29, 0x05	; 5
   1e1b0:	1b c0       	rjmp	.+54     	; 0x1e1e8 <main+0xc8>
								{
									char_ptr = ihex_data;
									while(ihex_byte_count--)
										flash_byte(ihex_address++, *char_ptr++);
   1e1b2:	60 91 ba 02 	lds	r22, 0x02BA
   1e1b6:	70 91 bb 02 	lds	r23, 0x02BB
   1e1ba:	80 91 bc 02 	lds	r24, 0x02BC
   1e1be:	90 91 bd 02 	lds	r25, 0x02BD
   1e1c2:	6f 5f       	subi	r22, 0xFF	; 255
   1e1c4:	7f 4f       	sbci	r23, 0xFF	; 255
   1e1c6:	8f 4f       	sbci	r24, 0xFF	; 255
   1e1c8:	9f 4f       	sbci	r25, 0xFF	; 255
   1e1ca:	60 93 ba 02 	sts	0x02BA, r22
   1e1ce:	70 93 bb 02 	sts	0x02BB, r23
   1e1d2:	80 93 bc 02 	sts	0x02BC, r24
   1e1d6:	90 93 bd 02 	sts	0x02BD, r25
   1e1da:	61 50       	subi	r22, 0x01	; 1
   1e1dc:	70 40       	sbci	r23, 0x00	; 0
   1e1de:	80 40       	sbci	r24, 0x00	; 0
   1e1e0:	90 40       	sbci	r25, 0x00	; 0
   1e1e2:	49 91       	ld	r20, Y+
   1e1e4:	0e 94 29 f2 	call	0x1e452	; 0x1e452 <flash_byte>
								timeout=TIMEOUT_HEX_DATA/0.010;
								ihex_char(fifo_read_char());
								if(ihex_byte_count)
								{
									char_ptr = ihex_data;
									while(ihex_byte_count--)
   1e1e8:	80 91 30 05 	lds	r24, 0x0530
   1e1ec:	81 50       	subi	r24, 0x01	; 1
   1e1ee:	80 93 30 05 	sts	0x0530, r24
   1e1f2:	8f 5f       	subi	r24, 0xFF	; 255
   1e1f4:	f1 f6       	brne	.-68     	; 0x1e1b2 <main+0x92>
										flash_byte(ihex_address++, *char_ptr++);
									ihex_byte_count=0;
   1e1f6:	10 92 30 05 	sts	0x0530, r1
								};
								if(ihex_status==IHEX_STATUS_EOF)
   1e1fa:	80 91 1f 05 	lds	r24, 0x051F
   1e1fe:	81 30       	cpi	r24, 0x01	; 1
   1e200:	09 f0       	breq	.+2      	; 0x1e204 <main+0xe4>
   1e202:	62 c0       	rjmp	.+196    	; 0x1e2c8 <main+0x1a8>
								{
									flash_finish();
   1e204:	0e 94 26 f2 	call	0x1e44c	; 0x1e44c <flash_finish>
									if(!writer_failed)
   1e208:	80 91 b8 02 	lds	r24, 0x02B8
   1e20c:	88 23       	and	r24, r24
   1e20e:	09 f0       	breq	.+2      	; 0x1e212 <main+0xf2>
   1e210:	5b c0       	rjmp	.+182    	; 0x1e2c8 <main+0x1a8>
									{
										UART_TX("Success!\r\n");
   1e212:	8f e3       	ldi	r24, 0x3F	; 63
   1e214:	92 e0       	ldi	r25, 0x02	; 2
   1e216:	0e 94 b6 f2 	call	0x1e56c	; 0x1e56c <uart_write_string>
   1e21a:	11 e0       	ldi	r17, 0x01	; 1
   1e21c:	56 c0       	rjmp	.+172    	; 0x1e2ca <main+0x1aa>
									};							
								};
							}
							else
							{
								timeout--;
   1e21e:	21 97       	sbiw	r28, 0x01	; 1
   1e220:	c7 01       	movw	r24, r14
   1e222:	01 97       	sbiw	r24, 0x01	; 1
   1e224:	f1 f7       	brne	.-4      	; 0x1e222 <main+0x102>
								_delay_ms(10);
							};
							
							if(!timeout)	//if timeout looking for hex data, repeat Z prompt
   1e226:	20 97       	sbiw	r28, 0x00	; 0
   1e228:	11 f0       	breq	.+4      	; 0x1e22e <main+0x10e>
   1e22a:	90 e0       	ldi	r25, 0x00	; 0
   1e22c:	05 c0       	rjmp	.+10     	; 0x1e238 <main+0x118>
							{
								UART_TX("Timeout waiting for hex data\r\n");
   1e22e:	8a e4       	ldi	r24, 0x4A	; 74
   1e230:	92 e0       	ldi	r25, 0x02	; 2
   1e232:	0e 94 b6 f2 	call	0x1e56c	; 0x1e56c <uart_write_string>
   1e236:	91 e0       	ldi	r25, 0x01	; 1
   1e238:	10 e0       	ldi	r17, 0x00	; 0
								failed=TRUE;
							};
							
							if(ihex_status == IHEX_STATUS_ERROR)
   1e23a:	80 91 1f 05 	lds	r24, 0x051F
   1e23e:	82 30       	cpi	r24, 0x02	; 2
   1e240:	29 f4       	brne	.+10     	; 0x1e24c <main+0x12c>
							{
								UART_TX("Hex file ERROR!\r\n");
   1e242:	89 e6       	ldi	r24, 0x69	; 105
   1e244:	92 e0       	ldi	r25, 0x02	; 2
   1e246:	0e 94 b6 f2 	call	0x1e56c	; 0x1e56c <uart_write_string>
   1e24a:	43 c0       	rjmp	.+134    	; 0x1e2d2 <main+0x1b2>
								failed=TRUE;
							};
							
						}while(!failed && !finished);
   1e24c:	99 23       	and	r25, r25
   1e24e:	09 f0       	breq	.+2      	; 0x1e252 <main+0x132>
   1e250:	40 c0       	rjmp	.+128    	; 0x1e2d2 <main+0x1b2>
   1e252:	11 23       	and	r17, r17
   1e254:	09 f4       	brne	.+2      	; 0x1e258 <main+0x138>
   1e256:	9d cf       	rjmp	.-198    	; 0x1e192 <main+0x72>
   1e258:	0d c0       	rjmp	.+26     	; 0x1e274 <main+0x154>
					};
				}
				else
				{
					timeout--;
   1e25a:	21 50       	subi	r18, 0x01	; 1
   1e25c:	30 40       	sbci	r19, 0x00	; 0
   1e25e:	c7 01       	movw	r24, r14
   1e260:	01 97       	sbiw	r24, 0x01	; 1
   1e262:	f1 f7       	brne	.-4      	; 0x1e260 <main+0x140>
					_delay_ms(10);
					if(!timeout)	//if timeout looking for Z, finish and run main app
   1e264:	21 15       	cp	r18, r1
   1e266:	31 05       	cpc	r19, r1
   1e268:	09 f0       	breq	.+2      	; 0x1e26c <main+0x14c>
   1e26a:	82 cf       	rjmp	.-252    	; 0x1e170 <main+0x50>
					{
						finished=TRUE;
						UART_TX("Timeout waiting for Z\r\n");
   1e26c:	8b e7       	ldi	r24, 0x7B	; 123
   1e26e:	92 e0       	ldi	r25, 0x02	; 2
   1e270:	0e 94 b6 f2 	call	0x1e56c	; 0x1e56c <uart_write_string>
			}while(!failed && !finished);
			
		//repeat Z prompt until finished
		}while(!finished);
		
		UART_TX("RUNNING\r\n");
   1e274:	83 e9       	ldi	r24, 0x93	; 147
   1e276:	92 e0       	ldi	r25, 0x02	; 2
   1e278:	0e 94 b6 f2 	call	0x1e56c	; 0x1e56c <uart_write_string>
   1e27c:	88 e8       	ldi	r24, 0x88	; 136
   1e27e:	93 e1       	ldi	r25, 0x13	; 19
   1e280:	20 e9       	ldi	r18, 0x90	; 144
   1e282:	31 e0       	ldi	r19, 0x01	; 1
   1e284:	f9 01       	movw	r30, r18
   1e286:	31 97       	sbiw	r30, 0x01	; 1
   1e288:	f1 f7       	brne	.-4      	; 0x1e286 <main+0x166>
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
   1e28a:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
   1e28c:	d9 f7       	brne	.-10     	; 0x1e284 <main+0x164>
		_delay_ms(500);
		cli();
   1e28e:	f8 94       	cli
		MCUCR = _BV(IVCE);
   1e290:	81 e0       	ldi	r24, 0x01	; 1
   1e292:	85 bf       	out	0x35, r24	; 53
		MCUCR = 0;
   1e294:	15 be       	out	0x35, r1	; 53
		wdt_enable(WDTO_15MS);
   1e296:	28 e0       	ldi	r18, 0x08	; 8
   1e298:	88 e1       	ldi	r24, 0x18	; 24
   1e29a:	90 e0       	ldi	r25, 0x00	; 0
   1e29c:	0f b6       	in	r0, 0x3f	; 63
   1e29e:	f8 94       	cli
   1e2a0:	a8 95       	wdr
   1e2a2:	80 93 60 00 	sts	0x0060, r24
   1e2a6:	0f be       	out	0x3f, r0	; 63
   1e2a8:	20 93 60 00 	sts	0x0060, r18
   1e2ac:	ff cf       	rjmp	.-2      	; 0x1e2ac <main+0x18c>
		while(1);
		//once finished run main app
	};
	
	(*mainapp)();
   1e2ae:	e0 91 b6 02 	lds	r30, 0x02B6
   1e2b2:	f0 91 b7 02 	lds	r31, 0x02B7
   1e2b6:	09 95       	icall

	return 0;
}
   1e2b8:	80 e0       	ldi	r24, 0x00	; 0
   1e2ba:	90 e0       	ldi	r25, 0x00	; 0
   1e2bc:	df 91       	pop	r29
   1e2be:	cf 91       	pop	r28
   1e2c0:	1f 91       	pop	r17
   1e2c2:	ff 90       	pop	r15
   1e2c4:	ef 90       	pop	r14
   1e2c6:	08 95       	ret
		wdt_enable(WDTO_15MS);
		while(1);
		//once finished run main app
	};
	
	(*mainapp)();
   1e2c8:	10 e0       	ldi	r17, 0x00	; 0
   1e2ca:	90 e0       	ldi	r25, 0x00	; 0
   1e2cc:	c0 e7       	ldi	r28, 0x70	; 112
   1e2ce:	d7 e1       	ldi	r29, 0x17	; 23
   1e2d0:	b4 cf       	rjmp	.-152    	; 0x1e23a <main+0x11a>
				
			//look for Z while not failed and not finished (a failure must repeat z prompt)
			}while(!failed && !finished);
			
		//repeat Z prompt until finished
		}while(!finished);
   1e2d2:	11 23       	and	r17, r17
   1e2d4:	09 f4       	brne	.+2      	; 0x1e2d8 <main+0x1b8>
   1e2d6:	37 cf       	rjmp	.-402    	; 0x1e146 <main+0x26>
   1e2d8:	cd cf       	rjmp	.-102    	; 0x1e274 <main+0x154>

0001e2da <memcmp_farP>:
{
	write_page();
}

char memcmp_farP(void* ram_ptr, unsigned long progmem_add, unsigned int size)
{
   1e2da:	1f 93       	push	r17
   1e2dc:	dc 01       	movw	r26, r24
   1e2de:	10 e0       	ldi	r17, 0x00	; 0
   1e2e0:	11 c0       	rjmp	.+34     	; 0x1e304 <memcmp_farP+0x2a>
	char retval=0;

	while(size--)
	{
		if( (*(char*)ram_ptr++) != pgm_read_byte_far(progmem_add++) )
   1e2e2:	6b bf       	out	0x3b, r22	; 59
   1e2e4:	fa 01       	movw	r30, r20
   1e2e6:	97 91       	elpm	r25, Z+
   1e2e8:	8c 91       	ld	r24, X
   1e2ea:	89 17       	cp	r24, r25
   1e2ec:	21 f0       	breq	.+8      	; 0x1e2f6 <memcmp_farP+0x1c>
   1e2ee:	20 e0       	ldi	r18, 0x00	; 0
   1e2f0:	30 e0       	ldi	r19, 0x00	; 0
   1e2f2:	11 e0       	ldi	r17, 0x01	; 1
   1e2f4:	02 c0       	rjmp	.+4      	; 0x1e2fa <memcmp_farP+0x20>

char memcmp_farP(void* ram_ptr, unsigned long progmem_add, unsigned int size)
{
	char retval=0;

	while(size--)
   1e2f6:	21 50       	subi	r18, 0x01	; 1
   1e2f8:	30 40       	sbci	r19, 0x00	; 0
	{
		if( (*(char*)ram_ptr++) != pgm_read_byte_far(progmem_add++) )
   1e2fa:	4f 5f       	subi	r20, 0xFF	; 255
   1e2fc:	5f 4f       	sbci	r21, 0xFF	; 255
   1e2fe:	6f 4f       	sbci	r22, 0xFF	; 255
   1e300:	7f 4f       	sbci	r23, 0xFF	; 255
   1e302:	11 96       	adiw	r26, 0x01	; 1

char memcmp_farP(void* ram_ptr, unsigned long progmem_add, unsigned int size)
{
	char retval=0;

	while(size--)
   1e304:	21 15       	cp	r18, r1
   1e306:	31 05       	cpc	r19, r1
   1e308:	61 f7       	brne	.-40     	; 0x1e2e2 <memcmp_farP+0x8>
			retval=1;
			size=0;
		};
	};
	return retval;
}
   1e30a:	81 2f       	mov	r24, r17
   1e30c:	1f 91       	pop	r17
   1e30e:	08 95       	ret

0001e310 <write_page>:

void write_page(void)
{		
   1e310:	cf 92       	push	r12
   1e312:	df 92       	push	r13
   1e314:	ef 92       	push	r14
   1e316:	ff 92       	push	r15
   1e318:	0f 93       	push	r16
   1e31a:	1f 93       	push	r17
   1e31c:	cf 93       	push	r28
   1e31e:	df 93       	push	r29
   1e320:	0a e0       	ldi	r16, 0x0A	; 10
			tempint2=buffer_verify[tempint+1];
			tempint2<<=8;
			tempint2+=buffer_verify[tempint];
			ATOMIC_BLOCK(ATOMIC_FORCEON)
			{
				boot_page_fill(progmem_add, tempint2);	
   1e322:	cc 24       	eor	r12, r12
   1e324:	c3 94       	inc	r12
			tempint+=2;
		};
		
		ATOMIC_BLOCK(ATOMIC_FORCEON)
		{
			boot_page_erase(current_page);
   1e326:	23 e0       	ldi	r18, 0x03	; 3
   1e328:	d2 2e       	mov	r13, r18
		}
		boot_spm_busy_wait();      // Wait until the memory is erased.
		ATOMIC_BLOCK(ATOMIC_FORCEON)
		{
			boot_page_write(current_page);
   1e32a:	95 e0       	ldi	r25, 0x05	; 5
   1e32c:	e9 2e       	mov	r14, r25
		}
		boot_spm_busy_wait();      // Wait until the memory is programmed.
		
		progmem_add = current_page;
		boot_rww_enable();
   1e32e:	81 e1       	ldi	r24, 0x11	; 17
   1e330:	f8 2e       	mov	r15, r24
	unsigned int tempint, tempint2;
	
	do
	{
		//fill buffer
		progmem_add = current_page;
   1e332:	20 91 b1 02 	lds	r18, 0x02B1
   1e336:	30 91 b2 02 	lds	r19, 0x02B2
   1e33a:	40 91 b3 02 	lds	r20, 0x02B3
   1e33e:	50 91 b4 02 	lds	r21, 0x02B4
   1e342:	a6 ec       	ldi	r26, 0xC6	; 198
   1e344:	b2 e0       	ldi	r27, 0x02	; 2
		tempint=0;
		while(tempint!=FLASH_PAGE_SIZE)
		{
			tempint2=buffer_verify[tempint+1];
			tempint2<<=8;
   1e346:	11 96       	adiw	r26, 0x01	; 1
   1e348:	dc 91       	ld	r29, X
   1e34a:	11 97       	sbiw	r26, 0x01	; 1
   1e34c:	c0 e0       	ldi	r28, 0x00	; 0
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
   1e34e:	f8 94       	cli
			tempint2+=buffer_verify[tempint];
			ATOMIC_BLOCK(ATOMIC_FORCEON)
			{
				boot_page_fill(progmem_add, tempint2);	
   1e350:	8c 91       	ld	r24, X
   1e352:	be 01       	movw	r22, r28
   1e354:	68 0f       	add	r22, r24
   1e356:	71 1d       	adc	r23, r1
   1e358:	0b 01       	movw	r0, r22
   1e35a:	f9 01       	movw	r30, r18
   1e35c:	40 93 5b 00 	sts	0x005B, r20
   1e360:	c0 92 57 00 	sts	0x0057, r12
   1e364:	e8 95       	spm
   1e366:	11 24       	eor	r1, r1
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
   1e368:	78 94       	sei
			}
			progmem_add+=2;
   1e36a:	2e 5f       	subi	r18, 0xFE	; 254
   1e36c:	3f 4f       	sbci	r19, 0xFF	; 255
   1e36e:	4f 4f       	sbci	r20, 0xFF	; 255
   1e370:	5f 4f       	sbci	r21, 0xFF	; 255
   1e372:	12 96       	adiw	r26, 0x02	; 2
	do
	{
		//fill buffer
		progmem_add = current_page;
		tempint=0;
		while(tempint!=FLASH_PAGE_SIZE)
   1e374:	73 e0       	ldi	r23, 0x03	; 3
   1e376:	a6 3c       	cpi	r26, 0xC6	; 198
   1e378:	b7 07       	cpc	r27, r23
   1e37a:	29 f7       	brne	.-54     	; 0x1e346 <write_page+0x36>
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
   1e37c:	f8 94       	cli
			tempint+=2;
		};
		
		ATOMIC_BLOCK(ATOMIC_FORCEON)
		{
			boot_page_erase(current_page);
   1e37e:	80 91 b1 02 	lds	r24, 0x02B1
   1e382:	90 91 b2 02 	lds	r25, 0x02B2
   1e386:	a0 91 b3 02 	lds	r26, 0x02B3
   1e38a:	b0 91 b4 02 	lds	r27, 0x02B4
   1e38e:	fc 01       	movw	r30, r24
   1e390:	a0 93 5b 00 	sts	0x005B, r26
   1e394:	d0 92 57 00 	sts	0x0057, r13
   1e398:	e8 95       	spm
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
   1e39a:	78 94       	sei
		}
		boot_spm_busy_wait();      // Wait until the memory is erased.
   1e39c:	07 b6       	in	r0, 0x37	; 55
   1e39e:	00 fc       	sbrc	r0, 0
   1e3a0:	fd cf       	rjmp	.-6      	; 0x1e39c <write_page+0x8c>
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
   1e3a2:	f8 94       	cli
		ATOMIC_BLOCK(ATOMIC_FORCEON)
		{
			boot_page_write(current_page);
   1e3a4:	80 91 b1 02 	lds	r24, 0x02B1
   1e3a8:	90 91 b2 02 	lds	r25, 0x02B2
   1e3ac:	a0 91 b3 02 	lds	r26, 0x02B3
   1e3b0:	b0 91 b4 02 	lds	r27, 0x02B4
   1e3b4:	fc 01       	movw	r30, r24
   1e3b6:	a0 93 5b 00 	sts	0x005B, r26
   1e3ba:	e0 92 57 00 	sts	0x0057, r14
   1e3be:	e8 95       	spm
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
   1e3c0:	78 94       	sei
		}
		boot_spm_busy_wait();      // Wait until the memory is programmed.
   1e3c2:	07 b6       	in	r0, 0x37	; 55
   1e3c4:	00 fc       	sbrc	r0, 0
   1e3c6:	fd cf       	rjmp	.-6      	; 0x1e3c2 <write_page+0xb2>
		
		progmem_add = current_page;
   1e3c8:	20 91 b1 02 	lds	r18, 0x02B1
   1e3cc:	30 91 b2 02 	lds	r19, 0x02B2
   1e3d0:	40 91 b3 02 	lds	r20, 0x02B3
   1e3d4:	50 91 b4 02 	lds	r21, 0x02B4
		boot_rww_enable();
   1e3d8:	f0 92 57 00 	sts	0x0057, r15
   1e3dc:	e8 95       	spm
   1e3de:	a6 ec       	ldi	r26, 0xC6	; 198
   1e3e0:	b2 e0       	ldi	r27, 0x02	; 2
   1e3e2:	60 e0       	ldi	r22, 0x00	; 0
   1e3e4:	71 e0       	ldi	r23, 0x01	; 1
   1e3e6:	10 e0       	ldi	r17, 0x00	; 0
{
	char retval=0;

	while(size--)
	{
		if( (*(char*)ram_ptr++) != pgm_read_byte_far(progmem_add++) )
   1e3e8:	4b bf       	out	0x3b, r20	; 59
   1e3ea:	f9 01       	movw	r30, r18
   1e3ec:	97 91       	elpm	r25, Z+
   1e3ee:	8c 91       	ld	r24, X
   1e3f0:	89 17       	cp	r24, r25
   1e3f2:	21 f0       	breq	.+8      	; 0x1e3fc <write_page+0xec>
   1e3f4:	11 e0       	ldi	r17, 0x01	; 1
   1e3f6:	60 e0       	ldi	r22, 0x00	; 0
   1e3f8:	70 e0       	ldi	r23, 0x00	; 0
   1e3fa:	02 c0       	rjmp	.+4      	; 0x1e400 <write_page+0xf0>

char memcmp_farP(void* ram_ptr, unsigned long progmem_add, unsigned int size)
{
	char retval=0;

	while(size--)
   1e3fc:	61 50       	subi	r22, 0x01	; 1
   1e3fe:	70 40       	sbci	r23, 0x00	; 0
	{
		if( (*(char*)ram_ptr++) != pgm_read_byte_far(progmem_add++) )
   1e400:	2f 5f       	subi	r18, 0xFF	; 255
   1e402:	3f 4f       	sbci	r19, 0xFF	; 255
   1e404:	4f 4f       	sbci	r20, 0xFF	; 255
   1e406:	5f 4f       	sbci	r21, 0xFF	; 255
   1e408:	11 96       	adiw	r26, 0x01	; 1

char memcmp_farP(void* ram_ptr, unsigned long progmem_add, unsigned int size)
{
	char retval=0;

	while(size--)
   1e40a:	61 15       	cp	r22, r1
   1e40c:	71 05       	cpc	r23, r1
   1e40e:	61 f7       	brne	.-40     	; 0x1e3e8 <write_page+0xd8>
		boot_spm_busy_wait();      // Wait until the memory is programmed.
		
		progmem_add = current_page;
		boot_rww_enable();
		
		if( memcmp_farP(buffer_verify, progmem_add, FLASH_PAGE_SIZE) )
   1e410:	11 23       	and	r17, r17
   1e412:	11 f4       	brne	.+4      	; 0x1e418 <write_page+0x108>
   1e414:	81 e0       	ldi	r24, 0x01	; 1
   1e416:	06 c0       	rjmp	.+12     	; 0x1e424 <write_page+0x114>
		{
			UART_TX("Retrying\r\n");
   1e418:	8d e9       	ldi	r24, 0x9D	; 157
   1e41a:	92 e0       	ldi	r25, 0x02	; 2
   1e41c:	0e 94 b6 f2 	call	0x1e56c	; 0x1e56c <uart_write_string>
			retry--;
   1e420:	01 50       	subi	r16, 0x01	; 1
   1e422:	80 e0       	ldi	r24, 0x00	; 0
		}
		else
			verified=TRUE;
			
	}while(retry && !verified);
   1e424:	00 23       	and	r16, r16
   1e426:	21 f0       	breq	.+8      	; 0x1e430 <write_page+0x120>
   1e428:	88 23       	and	r24, r24
   1e42a:	09 f4       	brne	.+2      	; 0x1e42e <write_page+0x11e>
   1e42c:	82 cf       	rjmp	.-252    	; 0x1e332 <write_page+0x22>
   1e42e:	05 c0       	rjmp	.+10     	; 0x1e43a <write_page+0x12a>
	
	if(!verified)
   1e430:	88 23       	and	r24, r24
   1e432:	19 f4       	brne	.+6      	; 0x1e43a <write_page+0x12a>
		writer_failed=TRUE;
   1e434:	81 e0       	ldi	r24, 0x01	; 1
   1e436:	80 93 b8 02 	sts	0x02B8, r24
}
   1e43a:	df 91       	pop	r29
   1e43c:	cf 91       	pop	r28
   1e43e:	1f 91       	pop	r17
   1e440:	0f 91       	pop	r16
   1e442:	ff 90       	pop	r15
   1e444:	ef 90       	pop	r14
   1e446:	df 90       	pop	r13
   1e448:	cf 90       	pop	r12
   1e44a:	08 95       	ret

0001e44c <flash_finish>:
	write_needed=TRUE;
}

void flash_finish(void)
{
	write_page();
   1e44c:	0e 94 88 f1 	call	0x1e310	; 0x1e310 <write_page>
}
   1e450:	08 95       	ret

0001e452 <flash_byte>:
	char memcmp_farP(void* ram_ptr, unsigned long progmem_add, unsigned int size);
	void write_page(void);

// call with bytes, builds pages and writes pages to flash.
void flash_byte(unsigned long address, char byte)
{
   1e452:	9f 92       	push	r9
   1e454:	af 92       	push	r10
   1e456:	bf 92       	push	r11
   1e458:	cf 92       	push	r12
   1e45a:	df 92       	push	r13
   1e45c:	ef 92       	push	r14
   1e45e:	ff 92       	push	r15
   1e460:	0f 93       	push	r16
   1e462:	1f 93       	push	r17
   1e464:	df 93       	push	r29
   1e466:	cf 93       	push	r28
   1e468:	cd b7       	in	r28, 0x3d	; 61
   1e46a:	de b7       	in	r29, 0x3e	; 62
   1e46c:	2a 97       	sbiw	r28, 0x0a	; 10
   1e46e:	0f b6       	in	r0, 0x3f	; 63
   1e470:	f8 94       	cli
   1e472:	de bf       	out	0x3e, r29	; 62
   1e474:	0f be       	out	0x3f, r0	; 63
   1e476:	cd bf       	out	0x3d, r28	; 61
   1e478:	5b 01       	movw	r10, r22
   1e47a:	6c 01       	movw	r12, r24
   1e47c:	94 2e       	mov	r9, r20
	static char write_needed=FALSE;
	int tempint=0;
	unsigned long progmem_add;

	//new page?
	if((address & FLASH_PAGE_MASK) != current_page)
   1e47e:	e1 2c       	mov	r14, r1
   1e480:	3f ef       	ldi	r19, 0xFF	; 255
   1e482:	f3 2e       	mov	r15, r19
   1e484:	3f ef       	ldi	r19, 0xFF	; 255
   1e486:	03 2f       	mov	r16, r19
   1e488:	3f ef       	ldi	r19, 0xFF	; 255
   1e48a:	13 2f       	mov	r17, r19
   1e48c:	e6 22       	and	r14, r22
   1e48e:	f7 22       	and	r15, r23
   1e490:	08 23       	and	r16, r24
   1e492:	19 23       	and	r17, r25
   1e494:	80 91 b1 02 	lds	r24, 0x02B1
   1e498:	90 91 b2 02 	lds	r25, 0x02B2
   1e49c:	a0 91 b3 02 	lds	r26, 0x02B3
   1e4a0:	b0 91 b4 02 	lds	r27, 0x02B4
   1e4a4:	e8 16       	cp	r14, r24
   1e4a6:	f9 06       	cpc	r15, r25
   1e4a8:	0a 07       	cpc	r16, r26
   1e4aa:	1b 07       	cpc	r17, r27
   1e4ac:	09 f4       	brne	.+2      	; 0x1e4b0 <flash_byte+0x5e>
   1e4ae:	44 c0       	rjmp	.+136    	; 0x1e538 <flash_byte+0xe6>
	{
		//write previous page (if there is one)
		if(write_needed)
   1e4b0:	80 91 b9 02 	lds	r24, 0x02B9
   1e4b4:	88 23       	and	r24, r24
   1e4b6:	11 f0       	breq	.+4      	; 0x1e4bc <flash_byte+0x6a>
			write_page();
   1e4b8:	0e 94 88 f1 	call	0x1e310	; 0x1e310 <write_page>
		
		current_page = address & FLASH_PAGE_MASK;
   1e4bc:	e0 92 b1 02 	sts	0x02B1, r14
   1e4c0:	f0 92 b2 02 	sts	0x02B2, r15
   1e4c4:	00 93 b3 02 	sts	0x02B3, r16
   1e4c8:	10 93 b4 02 	sts	0x02B4, r17
		
		UART_TX("PAGE ");
   1e4cc:	88 ea       	ldi	r24, 0xA8	; 168
   1e4ce:	92 e0       	ldi	r25, 0x02	; 2
   1e4d0:	0e 94 b6 f2 	call	0x1e56c	; 0x1e56c <uart_write_string>
		UART_TX(ltoa(current_page, tempbuf, 16));
   1e4d4:	60 91 b1 02 	lds	r22, 0x02B1
   1e4d8:	70 91 b2 02 	lds	r23, 0x02B2
   1e4dc:	80 91 b3 02 	lds	r24, 0x02B3
   1e4e0:	90 91 b4 02 	lds	r25, 0x02B4
   1e4e4:	ae 01       	movw	r20, r28
   1e4e6:	4f 5f       	subi	r20, 0xFF	; 255
   1e4e8:	5f 4f       	sbci	r21, 0xFF	; 255
   1e4ea:	20 e1       	ldi	r18, 0x10	; 16
   1e4ec:	30 e0       	ldi	r19, 0x00	; 0
   1e4ee:	0e 94 fc f6 	call	0x1edf8	; 0x1edf8 <ltoa>
   1e4f2:	0e 94 b6 f2 	call	0x1e56c	; 0x1e56c <uart_write_string>
		UART_TX("\r\n");
   1e4f6:	8e ea       	ldi	r24, 0xAE	; 174
   1e4f8:	92 e0       	ldi	r25, 0x02	; 2
   1e4fa:	0e 94 b6 f2 	call	0x1e56c	; 0x1e56c <uart_write_string>
		
		//read new page into buffer
		progmem_add = current_page;
   1e4fe:	80 91 b1 02 	lds	r24, 0x02B1
   1e502:	90 91 b2 02 	lds	r25, 0x02B2
   1e506:	a0 91 b3 02 	lds	r26, 0x02B3
   1e50a:	b0 91 b4 02 	lds	r27, 0x02B4
   1e50e:	26 ec       	ldi	r18, 0xC6	; 198
   1e510:	32 e0       	ldi	r19, 0x02	; 2
		tempint=0;
		while(tempint!=FLASH_PAGE_SIZE)
			buffer_verify[tempint++]=pgm_read_byte_far(progmem_add++);
   1e512:	ac 01       	movw	r20, r24
   1e514:	bd 01       	movw	r22, r26
   1e516:	4f 5f       	subi	r20, 0xFF	; 255
   1e518:	5f 4f       	sbci	r21, 0xFF	; 255
   1e51a:	6f 4f       	sbci	r22, 0xFF	; 255
   1e51c:	7f 4f       	sbci	r23, 0xFF	; 255
   1e51e:	ab bf       	out	0x3b, r26	; 59
   1e520:	fc 01       	movw	r30, r24
   1e522:	87 91       	elpm	r24, Z+
   1e524:	f9 01       	movw	r30, r18
   1e526:	81 93       	st	Z+, r24
   1e528:	9f 01       	movw	r18, r30
		UART_TX("\r\n");
		
		//read new page into buffer
		progmem_add = current_page;
		tempint=0;
		while(tempint!=FLASH_PAGE_SIZE)
   1e52a:	f3 e0       	ldi	r31, 0x03	; 3
   1e52c:	26 3c       	cpi	r18, 0xC6	; 198
   1e52e:	3f 07       	cpc	r19, r31
   1e530:	19 f0       	breq	.+6      	; 0x1e538 <flash_byte+0xe6>
   1e532:	db 01       	movw	r26, r22
   1e534:	ca 01       	movw	r24, r20
   1e536:	ed cf       	rjmp	.-38     	; 0x1e512 <flash_byte+0xc0>
			buffer_verify[tempint++]=pgm_read_byte_far(progmem_add++);
	};

	buffer_verify[address&0xFF]=byte;
   1e538:	f5 01       	movw	r30, r10
   1e53a:	f0 70       	andi	r31, 0x00	; 0
   1e53c:	ea 53       	subi	r30, 0x3A	; 58
   1e53e:	fd 4f       	sbci	r31, 0xFD	; 253
   1e540:	90 82       	st	Z, r9
//	buffer_verify[(address+1)&0xFF]=(char)(word>>8);
	write_needed=TRUE;
   1e542:	81 e0       	ldi	r24, 0x01	; 1
   1e544:	80 93 b9 02 	sts	0x02B9, r24
}
   1e548:	2a 96       	adiw	r28, 0x0a	; 10
   1e54a:	0f b6       	in	r0, 0x3f	; 63
   1e54c:	f8 94       	cli
   1e54e:	de bf       	out	0x3e, r29	; 62
   1e550:	0f be       	out	0x3f, r0	; 63
   1e552:	cd bf       	out	0x3d, r28	; 61
   1e554:	cf 91       	pop	r28
   1e556:	df 91       	pop	r29
   1e558:	1f 91       	pop	r17
   1e55a:	0f 91       	pop	r16
   1e55c:	ff 90       	pop	r15
   1e55e:	ef 90       	pop	r14
   1e560:	df 90       	pop	r13
   1e562:	cf 90       	pop	r12
   1e564:	bf 90       	pop	r11
   1e566:	af 90       	pop	r10
   1e568:	9f 90       	pop	r9
   1e56a:	08 95       	ret

0001e56c <uart_write_string>:
	};
	return found;
}

void uart_write_string(char*string)
{
   1e56c:	cf 93       	push	r28
   1e56e:	df 93       	push	r29
   1e570:	ec 01       	movw	r28, r24
   1e572:	37 c0       	rjmp	.+110    	; 0x1e5e2 <uart_write_string+0x76>
	while(*string)
	{
		while(uart_fifo_tx.bytes_free==0);
   1e574:	80 91 d1 04 	lds	r24, 0x04D1
   1e578:	88 23       	and	r24, r24
   1e57a:	e1 f3       	breq	.-8      	; 0x1e574 <uart_write_string+0x8>
		
		*((char*)uart_fifo_tx.head_ptr) = *string;
   1e57c:	e0 91 d3 04 	lds	r30, 0x04D3
   1e580:	f0 91 d4 04 	lds	r31, 0x04D4
   1e584:	90 83       	st	Z, r25
		uart_fifo_tx.head_ptr++;
   1e586:	80 91 d3 04 	lds	r24, 0x04D3
   1e58a:	90 91 d4 04 	lds	r25, 0x04D4
   1e58e:	01 96       	adiw	r24, 0x01	; 1
   1e590:	90 93 d4 04 	sts	0x04D4, r25
   1e594:	80 93 d3 04 	sts	0x04D3, r24
		
		if(uart_fifo_tx.head_ptr == uart_fifo_tx.end)
   1e598:	20 91 d3 04 	lds	r18, 0x04D3
   1e59c:	30 91 d4 04 	lds	r19, 0x04D4
   1e5a0:	80 91 d9 04 	lds	r24, 0x04D9
   1e5a4:	90 91 da 04 	lds	r25, 0x04DA
   1e5a8:	28 17       	cp	r18, r24
   1e5aa:	39 07       	cpc	r19, r25
   1e5ac:	41 f4       	brne	.+16     	; 0x1e5be <uart_write_string+0x52>
			uart_fifo_tx.head_ptr = uart_fifo_tx.start;
   1e5ae:	80 91 d7 04 	lds	r24, 0x04D7
   1e5b2:	90 91 d8 04 	lds	r25, 0x04D8
   1e5b6:	90 93 d4 04 	sts	0x04D4, r25
   1e5ba:	80 93 d3 04 	sts	0x04D3, r24
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
   1e5be:	f8 94       	cli
		
		ATOMIC_BLOCK(ATOMIC_FORCEON)
		{
			uart_fifo_tx.bytes_free --;
   1e5c0:	80 91 d1 04 	lds	r24, 0x04D1
   1e5c4:	81 50       	subi	r24, 0x01	; 1
   1e5c6:	80 93 d1 04 	sts	0x04D1, r24
			uart_fifo_tx.bytes_used ++;
   1e5ca:	80 91 d2 04 	lds	r24, 0x04D2
   1e5ce:	8f 5f       	subi	r24, 0xFF	; 255
   1e5d0:	80 93 d2 04 	sts	0x04D2, r24
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
   1e5d4:	78 94       	sei
		}
		
		uart_fifo_tx.post_fptr();
   1e5d6:	e0 91 db 04 	lds	r30, 0x04DB
   1e5da:	f0 91 dc 04 	lds	r31, 0x04DC
   1e5de:	09 95       	icall
		string++;
   1e5e0:	21 96       	adiw	r28, 0x01	; 1
	return found;
}

void uart_write_string(char*string)
{
	while(*string)
   1e5e2:	98 81       	ld	r25, Y
   1e5e4:	99 23       	and	r25, r25
   1e5e6:	31 f6       	brne	.-116    	; 0x1e574 <uart_write_string+0x8>
		}
		
		uart_fifo_tx.post_fptr();
		string++;
	};
}
   1e5e8:	df 91       	pop	r29
   1e5ea:	cf 91       	pop	r28
   1e5ec:	08 95       	ret

0001e5ee <uart0_isrtx_enable>:

void uart0_isrtx_enable(void)
{
	UCSR0B |= _BV(UDRIE0);	// tx interrupt
   1e5ee:	e1 ec       	ldi	r30, 0xC1	; 193
   1e5f0:	f0 e0       	ldi	r31, 0x00	; 0
   1e5f2:	80 81       	ld	r24, Z
   1e5f4:	80 62       	ori	r24, 0x20	; 32
   1e5f6:	80 83       	st	Z, r24
}
   1e5f8:	08 95       	ret

0001e5fa <uart1_isrtx_enable>:

void uart1_isrtx_enable(void)
{
	UCSR1B |= _BV(UDRIE1);	// tx interrupt
   1e5fa:	e9 ec       	ldi	r30, 0xC9	; 201
   1e5fc:	f0 e0       	ldi	r31, 0x00	; 0
   1e5fe:	80 81       	ld	r24, Z
   1e600:	80 62       	ori	r24, 0x20	; 32
   1e602:	80 83       	st	Z, r24
}
   1e604:	08 95       	ret

0001e606 <__vector_25>:

ISR(USART0_RX_vect)
{
   1e606:	1f 92       	push	r1
   1e608:	0f 92       	push	r0
   1e60a:	0f b6       	in	r0, 0x3f	; 63
   1e60c:	0f 92       	push	r0
   1e60e:	0b b6       	in	r0, 0x3b	; 59
   1e610:	0f 92       	push	r0
   1e612:	11 24       	eor	r1, r1
   1e614:	2f 93       	push	r18
   1e616:	3f 93       	push	r19
   1e618:	8f 93       	push	r24
   1e61a:	9f 93       	push	r25
   1e61c:	ef 93       	push	r30
   1e61e:	ff 93       	push	r31
	*((char*)uart_fifo_rx.head_ptr) = UDR0;
   1e620:	e0 91 c8 03 	lds	r30, 0x03C8
   1e624:	f0 91 c9 03 	lds	r31, 0x03C9
   1e628:	80 91 c6 00 	lds	r24, 0x00C6
   1e62c:	80 83       	st	Z, r24
	uart_fifo_rx.head_ptr++;
   1e62e:	80 91 c8 03 	lds	r24, 0x03C8
   1e632:	90 91 c9 03 	lds	r25, 0x03C9
   1e636:	01 96       	adiw	r24, 0x01	; 1
   1e638:	90 93 c9 03 	sts	0x03C9, r25
   1e63c:	80 93 c8 03 	sts	0x03C8, r24

	if(uart_fifo_rx.head_ptr == uart_fifo_rx.end)
   1e640:	20 91 c8 03 	lds	r18, 0x03C8
   1e644:	30 91 c9 03 	lds	r19, 0x03C9
   1e648:	80 91 ce 03 	lds	r24, 0x03CE
   1e64c:	90 91 cf 03 	lds	r25, 0x03CF
   1e650:	28 17       	cp	r18, r24
   1e652:	39 07       	cpc	r19, r25
   1e654:	41 f4       	brne	.+16     	; 0x1e666 <__vector_25+0x60>
		uart_fifo_rx.head_ptr = uart_fifo_rx.start;	
   1e656:	80 91 cc 03 	lds	r24, 0x03CC
   1e65a:	90 91 cd 03 	lds	r25, 0x03CD
   1e65e:	90 93 c9 03 	sts	0x03C9, r25
   1e662:	80 93 c8 03 	sts	0x03C8, r24
	uart_fifo_rx.bytes_used ++;
   1e666:	80 91 c7 03 	lds	r24, 0x03C7
   1e66a:	8f 5f       	subi	r24, 0xFF	; 255
   1e66c:	80 93 c7 03 	sts	0x03C7, r24
}
   1e670:	ff 91       	pop	r31
   1e672:	ef 91       	pop	r30
   1e674:	9f 91       	pop	r25
   1e676:	8f 91       	pop	r24
   1e678:	3f 91       	pop	r19
   1e67a:	2f 91       	pop	r18
   1e67c:	0f 90       	pop	r0
   1e67e:	0b be       	out	0x3b, r0	; 59
   1e680:	0f 90       	pop	r0
   1e682:	0f be       	out	0x3f, r0	; 63
   1e684:	0f 90       	pop	r0
   1e686:	1f 90       	pop	r1
   1e688:	18 95       	reti

0001e68a <__vector_36>:

ISR(USART1_RX_vect)
{
   1e68a:	1f 92       	push	r1
   1e68c:	0f 92       	push	r0
   1e68e:	0f b6       	in	r0, 0x3f	; 63
   1e690:	0f 92       	push	r0
   1e692:	0b b6       	in	r0, 0x3b	; 59
   1e694:	0f 92       	push	r0
   1e696:	11 24       	eor	r1, r1
   1e698:	2f 93       	push	r18
   1e69a:	3f 93       	push	r19
   1e69c:	8f 93       	push	r24
   1e69e:	9f 93       	push	r25
   1e6a0:	ef 93       	push	r30
   1e6a2:	ff 93       	push	r31
	*((char*)uart_fifo_rx.head_ptr) = UDR1;
   1e6a4:	e0 91 c8 03 	lds	r30, 0x03C8
   1e6a8:	f0 91 c9 03 	lds	r31, 0x03C9
   1e6ac:	80 91 ce 00 	lds	r24, 0x00CE
   1e6b0:	80 83       	st	Z, r24
	uart_fifo_rx.head_ptr++;
   1e6b2:	80 91 c8 03 	lds	r24, 0x03C8
   1e6b6:	90 91 c9 03 	lds	r25, 0x03C9
   1e6ba:	01 96       	adiw	r24, 0x01	; 1
   1e6bc:	90 93 c9 03 	sts	0x03C9, r25
   1e6c0:	80 93 c8 03 	sts	0x03C8, r24

	if(uart_fifo_rx.head_ptr == uart_fifo_rx.end)
   1e6c4:	20 91 c8 03 	lds	r18, 0x03C8
   1e6c8:	30 91 c9 03 	lds	r19, 0x03C9
   1e6cc:	80 91 ce 03 	lds	r24, 0x03CE
   1e6d0:	90 91 cf 03 	lds	r25, 0x03CF
   1e6d4:	28 17       	cp	r18, r24
   1e6d6:	39 07       	cpc	r19, r25
   1e6d8:	41 f4       	brne	.+16     	; 0x1e6ea <__vector_36+0x60>
		uart_fifo_rx.head_ptr = uart_fifo_rx.start;	
   1e6da:	80 91 cc 03 	lds	r24, 0x03CC
   1e6de:	90 91 cd 03 	lds	r25, 0x03CD
   1e6e2:	90 93 c9 03 	sts	0x03C9, r25
   1e6e6:	80 93 c8 03 	sts	0x03C8, r24
	uart_fifo_rx.bytes_used ++;
   1e6ea:	80 91 c7 03 	lds	r24, 0x03C7
   1e6ee:	8f 5f       	subi	r24, 0xFF	; 255
   1e6f0:	80 93 c7 03 	sts	0x03C7, r24
}
   1e6f4:	ff 91       	pop	r31
   1e6f6:	ef 91       	pop	r30
   1e6f8:	9f 91       	pop	r25
   1e6fa:	8f 91       	pop	r24
   1e6fc:	3f 91       	pop	r19
   1e6fe:	2f 91       	pop	r18
   1e700:	0f 90       	pop	r0
   1e702:	0b be       	out	0x3b, r0	; 59
   1e704:	0f 90       	pop	r0
   1e706:	0f be       	out	0x3f, r0	; 63
   1e708:	0f 90       	pop	r0
   1e70a:	1f 90       	pop	r1
   1e70c:	18 95       	reti

0001e70e <__vector_26>:

ISR(USART0_UDRE_vect)
{
   1e70e:	1f 92       	push	r1
   1e710:	0f 92       	push	r0
   1e712:	0f b6       	in	r0, 0x3f	; 63
   1e714:	0f 92       	push	r0
   1e716:	0b b6       	in	r0, 0x3b	; 59
   1e718:	0f 92       	push	r0
   1e71a:	11 24       	eor	r1, r1
   1e71c:	2f 93       	push	r18
   1e71e:	3f 93       	push	r19
   1e720:	8f 93       	push	r24
   1e722:	9f 93       	push	r25
   1e724:	ef 93       	push	r30
   1e726:	ff 93       	push	r31
	if(uart_fifo_tx.bytes_used==0)
   1e728:	80 91 d2 04 	lds	r24, 0x04D2
   1e72c:	88 23       	and	r24, r24
   1e72e:	31 f4       	brne	.+12     	; 0x1e73c <__vector_26+0x2e>
		UCSR0B &= ~_BV(UDRIE0);			// disable tx interrupt
   1e730:	80 91 c1 00 	lds	r24, 0x00C1
   1e734:	8f 7d       	andi	r24, 0xDF	; 223
   1e736:	80 93 c1 00 	sts	0x00C1, r24
   1e73a:	2d c0       	rjmp	.+90     	; 0x1e796 <__vector_26+0x88>
	else
	{
		UDR0=*((char*)uart_fifo_tx.tail_ptr);
   1e73c:	e0 91 d5 04 	lds	r30, 0x04D5
   1e740:	f0 91 d6 04 	lds	r31, 0x04D6
   1e744:	80 81       	ld	r24, Z
   1e746:	80 93 c6 00 	sts	0x00C6, r24
		uart_fifo_tx.tail_ptr++;	
   1e74a:	80 91 d5 04 	lds	r24, 0x04D5
   1e74e:	90 91 d6 04 	lds	r25, 0x04D6
   1e752:	01 96       	adiw	r24, 0x01	; 1
   1e754:	90 93 d6 04 	sts	0x04D6, r25
   1e758:	80 93 d5 04 	sts	0x04D5, r24
		
		if(uart_fifo_tx.tail_ptr == uart_fifo_tx.end)
   1e75c:	20 91 d5 04 	lds	r18, 0x04D5
   1e760:	30 91 d6 04 	lds	r19, 0x04D6
   1e764:	80 91 d9 04 	lds	r24, 0x04D9
   1e768:	90 91 da 04 	lds	r25, 0x04DA
   1e76c:	28 17       	cp	r18, r24
   1e76e:	39 07       	cpc	r19, r25
   1e770:	41 f4       	brne	.+16     	; 0x1e782 <__vector_26+0x74>
			uart_fifo_tx.tail_ptr = uart_fifo_tx.start;
   1e772:	80 91 d7 04 	lds	r24, 0x04D7
   1e776:	90 91 d8 04 	lds	r25, 0x04D8
   1e77a:	90 93 d6 04 	sts	0x04D6, r25
   1e77e:	80 93 d5 04 	sts	0x04D5, r24
		
		uart_fifo_tx.bytes_free ++;
   1e782:	80 91 d1 04 	lds	r24, 0x04D1
   1e786:	8f 5f       	subi	r24, 0xFF	; 255
   1e788:	80 93 d1 04 	sts	0x04D1, r24
		uart_fifo_tx.bytes_used --;
   1e78c:	80 91 d2 04 	lds	r24, 0x04D2
   1e790:	81 50       	subi	r24, 0x01	; 1
   1e792:	80 93 d2 04 	sts	0x04D2, r24
	};
}
   1e796:	ff 91       	pop	r31
   1e798:	ef 91       	pop	r30
   1e79a:	9f 91       	pop	r25
   1e79c:	8f 91       	pop	r24
   1e79e:	3f 91       	pop	r19
   1e7a0:	2f 91       	pop	r18
   1e7a2:	0f 90       	pop	r0
   1e7a4:	0b be       	out	0x3b, r0	; 59
   1e7a6:	0f 90       	pop	r0
   1e7a8:	0f be       	out	0x3f, r0	; 63
   1e7aa:	0f 90       	pop	r0
   1e7ac:	1f 90       	pop	r1
   1e7ae:	18 95       	reti

0001e7b0 <__vector_37>:

ISR(USART1_UDRE_vect)
{
   1e7b0:	1f 92       	push	r1
   1e7b2:	0f 92       	push	r0
   1e7b4:	0f b6       	in	r0, 0x3f	; 63
   1e7b6:	0f 92       	push	r0
   1e7b8:	0b b6       	in	r0, 0x3b	; 59
   1e7ba:	0f 92       	push	r0
   1e7bc:	11 24       	eor	r1, r1
   1e7be:	2f 93       	push	r18
   1e7c0:	3f 93       	push	r19
   1e7c2:	8f 93       	push	r24
   1e7c4:	9f 93       	push	r25
   1e7c6:	ef 93       	push	r30
   1e7c8:	ff 93       	push	r31
	if(uart_fifo_tx.bytes_used==0)
   1e7ca:	80 91 d2 04 	lds	r24, 0x04D2
   1e7ce:	88 23       	and	r24, r24
   1e7d0:	31 f4       	brne	.+12     	; 0x1e7de <__vector_37+0x2e>
		UCSR1B &= ~_BV(UDRIE1);			// disable tx interrupt
   1e7d2:	80 91 c9 00 	lds	r24, 0x00C9
   1e7d6:	8f 7d       	andi	r24, 0xDF	; 223
   1e7d8:	80 93 c9 00 	sts	0x00C9, r24
   1e7dc:	2d c0       	rjmp	.+90     	; 0x1e838 <__vector_37+0x88>
	else
	{
		UDR1=*((char*)uart_fifo_tx.tail_ptr);
   1e7de:	e0 91 d5 04 	lds	r30, 0x04D5
   1e7e2:	f0 91 d6 04 	lds	r31, 0x04D6
   1e7e6:	80 81       	ld	r24, Z
   1e7e8:	80 93 ce 00 	sts	0x00CE, r24
		uart_fifo_tx.tail_ptr++;
   1e7ec:	80 91 d5 04 	lds	r24, 0x04D5
   1e7f0:	90 91 d6 04 	lds	r25, 0x04D6
   1e7f4:	01 96       	adiw	r24, 0x01	; 1
   1e7f6:	90 93 d6 04 	sts	0x04D6, r25
   1e7fa:	80 93 d5 04 	sts	0x04D5, r24
		
		if(uart_fifo_tx.tail_ptr == uart_fifo_tx.end)
   1e7fe:	20 91 d5 04 	lds	r18, 0x04D5
   1e802:	30 91 d6 04 	lds	r19, 0x04D6
   1e806:	80 91 d9 04 	lds	r24, 0x04D9
   1e80a:	90 91 da 04 	lds	r25, 0x04DA
   1e80e:	28 17       	cp	r18, r24
   1e810:	39 07       	cpc	r19, r25
   1e812:	41 f4       	brne	.+16     	; 0x1e824 <__vector_37+0x74>
			uart_fifo_tx.tail_ptr = uart_fifo_tx.start;
   1e814:	80 91 d7 04 	lds	r24, 0x04D7
   1e818:	90 91 d8 04 	lds	r25, 0x04D8
   1e81c:	90 93 d6 04 	sts	0x04D6, r25
   1e820:	80 93 d5 04 	sts	0x04D5, r24
		
		uart_fifo_tx.bytes_free ++;
   1e824:	80 91 d1 04 	lds	r24, 0x04D1
   1e828:	8f 5f       	subi	r24, 0xFF	; 255
   1e82a:	80 93 d1 04 	sts	0x04D1, r24
		uart_fifo_tx.bytes_used --;
   1e82e:	80 91 d2 04 	lds	r24, 0x04D2
   1e832:	81 50       	subi	r24, 0x01	; 1
   1e834:	80 93 d2 04 	sts	0x04D2, r24
	};
}
   1e838:	ff 91       	pop	r31
   1e83a:	ef 91       	pop	r30
   1e83c:	9f 91       	pop	r25
   1e83e:	8f 91       	pop	r24
   1e840:	3f 91       	pop	r19
   1e842:	2f 91       	pop	r18
   1e844:	0f 90       	pop	r0
   1e846:	0b be       	out	0x3b, r0	; 59
   1e848:	0f 90       	pop	r0
   1e84a:	0f be       	out	0x3f, r0	; 63
   1e84c:	0f 90       	pop	r0
   1e84e:	1f 90       	pop	r1
   1e850:	18 95       	reti

0001e852 <uart_init>:

	struct fifo_control uart_fifo_tx;
	struct fifo_control uart_fifo_rx;

char uart_init(void)
{
   1e852:	cf 93       	push	r28
   1e854:	df 93       	push	r29
	int tempint;
	char found=FALSE;

	//Uart0 already configured? (means bootloader called from main app)
	if(UCSR0B & _BV(RXEN0))
   1e856:	80 91 c1 00 	lds	r24, 0x00C1
   1e85a:	84 ff       	sbrs	r24, 4
   1e85c:	0c c0       	rjmp	.+24     	; 0x1e876 <uart_init+0x24>
	{
		UCSR0B |= _BV(RXCIE0);	// enable rx interrupt (writes to fifo)
   1e85e:	80 91 c1 00 	lds	r24, 0x00C1
   1e862:	80 68       	ori	r24, 0x80	; 128
   1e864:	80 93 c1 00 	sts	0x00C1, r24
		fifo_init(&uart_fifo_tx,UART_FIFO_TX_SIZE, uart0_isrtx_enable, uart_fifo_data_tx);
   1e868:	81 ed       	ldi	r24, 0xD1	; 209
   1e86a:	94 e0       	ldi	r25, 0x04	; 4
   1e86c:	60 e4       	ldi	r22, 0x40	; 64
   1e86e:	70 e0       	ldi	r23, 0x00	; 0
   1e870:	47 ef       	ldi	r20, 0xF7	; 247
   1e872:	52 ef       	ldi	r21, 0xF2	; 242
   1e874:	0f c0       	rjmp	.+30     	; 0x1e894 <uart_init+0x42>
		fifo_init(&uart_fifo_rx,UART_FIFO_RX_SIZE, NULL, uart_fifo_data_rx);
		found=TRUE;
	}
	else if(UCSR1B & _BV(RXEN1))
   1e876:	80 91 c9 00 	lds	r24, 0x00C9
   1e87a:	84 ff       	sbrs	r24, 4
   1e87c:	1b c0       	rjmp	.+54     	; 0x1e8b4 <uart_init+0x62>
	{
		UCSR1B |= _BV(RXCIE1);	// enable rx interrupt (writes to fifo)
   1e87e:	80 91 c9 00 	lds	r24, 0x00C9
   1e882:	80 68       	ori	r24, 0x80	; 128
   1e884:	80 93 c9 00 	sts	0x00C9, r24
		fifo_init(&uart_fifo_tx,UART_FIFO_TX_SIZE, uart1_isrtx_enable, uart_fifo_data_tx);
   1e888:	81 ed       	ldi	r24, 0xD1	; 209
   1e88a:	94 e0       	ldi	r25, 0x04	; 4
   1e88c:	60 e4       	ldi	r22, 0x40	; 64
   1e88e:	70 e0       	ldi	r23, 0x00	; 0
   1e890:	4d ef       	ldi	r20, 0xFD	; 253
   1e892:	52 ef       	ldi	r21, 0xF2	; 242
   1e894:	2d ed       	ldi	r18, 0xDD	; 221
   1e896:	34 e0       	ldi	r19, 0x04	; 4
   1e898:	0e 94 d9 f6 	call	0x1edb2	; 0x1edb2 <fifo_init>
		fifo_init(&uart_fifo_rx,UART_FIFO_RX_SIZE, NULL, uart_fifo_data_rx);
   1e89c:	86 ec       	ldi	r24, 0xC6	; 198
   1e89e:	93 e0       	ldi	r25, 0x03	; 3
   1e8a0:	6f ef       	ldi	r22, 0xFF	; 255
   1e8a2:	70 e0       	ldi	r23, 0x00	; 0
   1e8a4:	40 e0       	ldi	r20, 0x00	; 0
   1e8a6:	50 e0       	ldi	r21, 0x00	; 0
   1e8a8:	22 ed       	ldi	r18, 0xD2	; 210
   1e8aa:	33 e0       	ldi	r19, 0x03	; 3
   1e8ac:	0e 94 d9 f6 	call	0x1edb2	; 0x1edb2 <fifo_init>
   1e8b0:	91 e0       	ldi	r25, 0x01	; 1
   1e8b2:	c0 c0       	rjmp	.+384    	; 0x1ea34 <uart_init+0x1e2>
	}
	else 
	{
	
		// Setup Uart0
		DDRE &=~_BV(PE0);		// UTX0 input
   1e8b4:	68 98       	cbi	0x0d, 0	; 13
		UCSR0B |= _BV(RXEN0);	// enable rx
   1e8b6:	80 91 c1 00 	lds	r24, 0x00C1
   1e8ba:	80 61       	ori	r24, 0x10	; 16
   1e8bc:	80 93 c1 00 	sts	0x00C1, r24
		UCSR0B |= _BV(RXCIE0);	// enable rx interrupt (writes to fifo)
   1e8c0:	80 91 c1 00 	lds	r24, 0x00C1
   1e8c4:	80 68       	ori	r24, 0x80	; 128
   1e8c6:	80 93 c1 00 	sts	0x00C1, r24
		UCSR0B &= ~_BV(UDRIE0);	// disable tx interrupt (for now)	
   1e8ca:	80 91 c1 00 	lds	r24, 0x00C1
   1e8ce:	8f 7d       	andi	r24, 0xDF	; 223
   1e8d0:	80 93 c1 00 	sts	0x00C1, r24

		// Setup Uart1
		DDRD &=~_BV(PD2);		// URX1 input
   1e8d4:	52 98       	cbi	0x0a, 2	; 10
		UCSR1B |= _BV(RXEN1);	// enable rx
   1e8d6:	80 91 c9 00 	lds	r24, 0x00C9
   1e8da:	80 61       	ori	r24, 0x10	; 16
   1e8dc:	80 93 c9 00 	sts	0x00C9, r24
		UCSR1B |= _BV(RXCIE1);	// enable rx interrupt (writes to fifo)
   1e8e0:	80 91 c9 00 	lds	r24, 0x00C9
   1e8e4:	80 68       	ori	r24, 0x80	; 128
   1e8e6:	80 93 c9 00 	sts	0x00C9, r24
		UCSR1B &= ~_BV(UDRIE1);	// disable tx interrupt (for now)	
   1e8ea:	80 91 c9 00 	lds	r24, 0x00C9
   1e8ee:	8f 7d       	andi	r24, 0xDF	; 223
   1e8f0:	80 93 c9 00 	sts	0x00C9, r24

		#define BAUD_TOL	5
		#define BAUD		UART0BAUD
		#include <util/setbaud.h>
		UBRR0H = (char)(UBRR_VALUE>>8);
   1e8f4:	10 92 c5 00 	sts	0x00C5, r1
		UBRR0L = (char)(UBRR_VALUE);
   1e8f8:	97 e6       	ldi	r25, 0x67	; 103
   1e8fa:	90 93 c4 00 	sts	0x00C4, r25
		#if USE_2X
			UCSR0A |= _BV(U2X0);
		#else
			UCSR0A &= _BV(U2X0);
   1e8fe:	80 91 c0 00 	lds	r24, 0x00C0
   1e902:	82 70       	andi	r24, 0x02	; 2
   1e904:	80 93 c0 00 	sts	0x00C0, r24
		#endif
		
		#undef	BAUD
		#define	BAUD		UART1BAUD
		#include <util/setbaud.h>
		UBRR1H = (char)(UBRR_VALUE>>8);
   1e908:	10 92 cd 00 	sts	0x00CD, r1
		UBRR1L = (char)(UBRR_VALUE);
   1e90c:	90 93 cc 00 	sts	0x00CC, r25
		#if USE_2X
			UCSR1A |= _BV(U2X1);
		#else
			UCSR1A &= _BV(U2X1);
   1e910:	80 91 c8 00 	lds	r24, 0x00C8
   1e914:	82 70       	andi	r24, 0x02	; 2
   1e916:	80 93 c8 00 	sts	0x00C8, r24
   1e91a:	88 ec       	ldi	r24, 0xC8	; 200
   1e91c:	90 e0       	ldi	r25, 0x00	; 0
   1e91e:	40 e0       	ldi	r20, 0x00	; 0
   1e920:	c0 ea       	ldi	r28, 0xA0	; 160
   1e922:	df e0       	ldi	r29, 0x0F	; 15
   1e924:	6c c0       	rjmp	.+216    	; 0x1e9fe <uart_init+0x1ac>
		#endif
		
		tempint=BOOTWINDOW;
		while(tempint--)
		{
			if(UCSR0A & _BV(RXC0))
   1e926:	80 91 c0 00 	lds	r24, 0x00C0
   1e92a:	87 ff       	sbrs	r24, 7
   1e92c:	30 c0       	rjmp	.+96     	; 0x1e98e <uart_init+0x13c>
			{
				if(UDR0==' ')
   1e92e:	80 91 c6 00 	lds	r24, 0x00C6
   1e932:	80 32       	cpi	r24, 0x20	; 32
   1e934:	61 f5       	brne	.+88     	; 0x1e98e <uart_init+0x13c>
				{
					UCSR1B &=~_BV(RXEN1);	// disable rx
   1e936:	80 91 c9 00 	lds	r24, 0x00C9
   1e93a:	8f 7e       	andi	r24, 0xEF	; 239
   1e93c:	80 93 c9 00 	sts	0x00C9, r24
					UCSR1B &=~_BV(RXCIE1);	// disable rx interrupt (writes to fifo)
   1e940:	80 91 c9 00 	lds	r24, 0x00C9
   1e944:	8f 77       	andi	r24, 0x7F	; 127
   1e946:	80 93 c9 00 	sts	0x00C9, r24
					fifo_init(&uart_fifo_tx,UART_FIFO_TX_SIZE, uart0_isrtx_enable, uart_fifo_data_tx);
   1e94a:	81 ed       	ldi	r24, 0xD1	; 209
   1e94c:	94 e0       	ldi	r25, 0x04	; 4
   1e94e:	60 e4       	ldi	r22, 0x40	; 64
   1e950:	70 e0       	ldi	r23, 0x00	; 0
   1e952:	47 ef       	ldi	r20, 0xF7	; 247
   1e954:	52 ef       	ldi	r21, 0xF2	; 242
   1e956:	2d ed       	ldi	r18, 0xDD	; 221
   1e958:	34 e0       	ldi	r19, 0x04	; 4
   1e95a:	0e 94 d9 f6 	call	0x1edb2	; 0x1edb2 <fifo_init>
					fifo_init(&uart_fifo_rx,UART_FIFO_RX_SIZE, NULL, uart_fifo_data_rx);
   1e95e:	86 ec       	ldi	r24, 0xC6	; 198
   1e960:	93 e0       	ldi	r25, 0x03	; 3
   1e962:	6f ef       	ldi	r22, 0xFF	; 255
   1e964:	70 e0       	ldi	r23, 0x00	; 0
   1e966:	40 e0       	ldi	r20, 0x00	; 0
   1e968:	50 e0       	ldi	r21, 0x00	; 0
   1e96a:	22 ed       	ldi	r18, 0xD2	; 210
   1e96c:	33 e0       	ldi	r19, 0x03	; 3
   1e96e:	0e 94 d9 f6 	call	0x1edb2	; 0x1edb2 <fifo_init>
					DDRE |=_BV(PE1);		// UTX0 output
   1e972:	69 9a       	sbi	0x0d, 1	; 13
					UCSR0B |= _BV(TXEN0);	// enable tx
   1e974:	80 91 c1 00 	lds	r24, 0x00C1
   1e978:	88 60       	ori	r24, 0x08	; 8
   1e97a:	80 93 c1 00 	sts	0x00C1, r24
					UCSR0B |= _BV(UDRIE0);	// enable tx interrupt
   1e97e:	80 91 c1 00 	lds	r24, 0x00C1
   1e982:	80 62       	ori	r24, 0x20	; 32
   1e984:	80 93 c1 00 	sts	0x00C1, r24
   1e988:	20 e0       	ldi	r18, 0x00	; 0
   1e98a:	30 e0       	ldi	r19, 0x00	; 0
   1e98c:	41 e0       	ldi	r20, 0x01	; 1
					tempint=0;
					found=TRUE;
				};
			};
			
			if(UCSR1A & _BV(RXC1))
   1e98e:	80 91 c8 00 	lds	r24, 0x00C8
   1e992:	87 ff       	sbrs	r24, 7
   1e994:	30 c0       	rjmp	.+96     	; 0x1e9f6 <uart_init+0x1a4>
			{
				if(UDR1==' ')
   1e996:	80 91 ce 00 	lds	r24, 0x00CE
   1e99a:	80 32       	cpi	r24, 0x20	; 32
   1e99c:	61 f5       	brne	.+88     	; 0x1e9f6 <uart_init+0x1a4>
				{
					UCSR0B &=~_BV(RXEN0);	// disable rx
   1e99e:	80 91 c1 00 	lds	r24, 0x00C1
   1e9a2:	8f 7e       	andi	r24, 0xEF	; 239
   1e9a4:	80 93 c1 00 	sts	0x00C1, r24
					UCSR0B &=~_BV(RXCIE0);	// disable rx interrupt (writes to fifo)
   1e9a8:	80 91 c1 00 	lds	r24, 0x00C1
   1e9ac:	8f 77       	andi	r24, 0x7F	; 127
   1e9ae:	80 93 c1 00 	sts	0x00C1, r24
					fifo_init(&uart_fifo_tx,UART_FIFO_TX_SIZE, uart1_isrtx_enable, uart_fifo_data_tx);
   1e9b2:	81 ed       	ldi	r24, 0xD1	; 209
   1e9b4:	94 e0       	ldi	r25, 0x04	; 4
   1e9b6:	60 e4       	ldi	r22, 0x40	; 64
   1e9b8:	70 e0       	ldi	r23, 0x00	; 0
   1e9ba:	4d ef       	ldi	r20, 0xFD	; 253
   1e9bc:	52 ef       	ldi	r21, 0xF2	; 242
   1e9be:	2d ed       	ldi	r18, 0xDD	; 221
   1e9c0:	34 e0       	ldi	r19, 0x04	; 4
   1e9c2:	0e 94 d9 f6 	call	0x1edb2	; 0x1edb2 <fifo_init>
					fifo_init(&uart_fifo_rx,UART_FIFO_RX_SIZE, NULL, uart_fifo_data_rx);
   1e9c6:	86 ec       	ldi	r24, 0xC6	; 198
   1e9c8:	93 e0       	ldi	r25, 0x03	; 3
   1e9ca:	6f ef       	ldi	r22, 0xFF	; 255
   1e9cc:	70 e0       	ldi	r23, 0x00	; 0
   1e9ce:	40 e0       	ldi	r20, 0x00	; 0
   1e9d0:	50 e0       	ldi	r21, 0x00	; 0
   1e9d2:	22 ed       	ldi	r18, 0xD2	; 210
   1e9d4:	33 e0       	ldi	r19, 0x03	; 3
   1e9d6:	0e 94 d9 f6 	call	0x1edb2	; 0x1edb2 <fifo_init>
					DDRD |=_BV(PD3);		// UTX1 output
   1e9da:	53 9a       	sbi	0x0a, 3	; 10
					UCSR1B |= _BV(TXEN1);	// enable tx
   1e9dc:	80 91 c9 00 	lds	r24, 0x00C9
   1e9e0:	88 60       	ori	r24, 0x08	; 8
   1e9e2:	80 93 c9 00 	sts	0x00C9, r24
					UCSR1B |= _BV(UDRIE1);	// enable tx interrupt
   1e9e6:	80 91 c9 00 	lds	r24, 0x00C9
   1e9ea:	80 62       	ori	r24, 0x20	; 32
   1e9ec:	80 93 c9 00 	sts	0x00C9, r24
   1e9f0:	20 e0       	ldi	r18, 0x00	; 0
   1e9f2:	30 e0       	ldi	r19, 0x00	; 0
   1e9f4:	41 e0       	ldi	r20, 0x01	; 1
   1e9f6:	ce 01       	movw	r24, r28
   1e9f8:	01 97       	sbiw	r24, 0x01	; 1
   1e9fa:	f1 f7       	brne	.-4      	; 0x1e9f8 <uart_init+0x1a6>
   1e9fc:	c9 01       	movw	r24, r18
		#else
			UCSR1A &= _BV(U2X1);
		#endif
		
		tempint=BOOTWINDOW;
		while(tempint--)
   1e9fe:	9c 01       	movw	r18, r24
   1ea00:	21 50       	subi	r18, 0x01	; 1
   1ea02:	30 40       	sbci	r19, 0x00	; 0
   1ea04:	89 2b       	or	r24, r25
   1ea06:	09 f0       	breq	.+2      	; 0x1ea0a <uart_init+0x1b8>
   1ea08:	8e cf       	rjmp	.-228    	; 0x1e926 <uart_init+0xd4>
   1ea0a:	94 2f       	mov	r25, r20
			};
			_delay_ms(1);
		};
	};
	
	if(!found)
   1ea0c:	44 23       	and	r20, r20
   1ea0e:	91 f4       	brne	.+36     	; 0x1ea34 <uart_init+0x1e2>
	{
		DDRD=0;
   1ea10:	1a b8       	out	0x0a, r1	; 10
		UCSR0B=0;
   1ea12:	10 92 c1 00 	sts	0x00C1, r1
		UCSR1B=0;
   1ea16:	10 92 c9 00 	sts	0x00C9, r1
	
		UBRR0H = 0;
   1ea1a:	10 92 c5 00 	sts	0x00C5, r1
		UBRR0L = 0;
   1ea1e:	10 92 c4 00 	sts	0x00C4, r1
		UBRR1H = 0;
   1ea22:	10 92 cd 00 	sts	0x00CD, r1
		UBRR1L = 0;
   1ea26:	10 92 cc 00 	sts	0x00CC, r1
	
		UCSR0A =0x20;
   1ea2a:	80 e2       	ldi	r24, 0x20	; 32
   1ea2c:	80 93 c0 00 	sts	0x00C0, r24
		UCSR1A =0x20;	
   1ea30:	80 93 c8 00 	sts	0x00C8, r24
	};
	return found;
}
   1ea34:	89 2f       	mov	r24, r25
   1ea36:	df 91       	pop	r29
   1ea38:	cf 91       	pop	r28
   1ea3a:	08 95       	ret

0001ea3c <hex2ascii>:

// call to print memory to a text buffer as hex data
// option=0, ############
// option=1, ##:##:##:##:##:## (used for MAC)
char* hex2ascii(char* textbuf, void* startadd, unsigned char length, unsigned char option)
{
   1ea3c:	0f 93       	push	r16
   1ea3e:	1f 93       	push	r17
   1ea40:	cf 93       	push	r28
   1ea42:	df 93       	push	r29
   1ea44:	18 2f       	mov	r17, r24
   1ea46:	09 2f       	mov	r16, r25
   1ea48:	eb 01       	movw	r28, r22
   1ea4a:	62 2f       	mov	r22, r18
	void* endadd = (unsigned char*)startadd+length;
   1ea4c:	ce 01       	movw	r24, r28
   1ea4e:	84 0f       	add	r24, r20
   1ea50:	91 1d       	adc	r25, r1
   1ea52:	ac 01       	movw	r20, r24
   1ea54:	21 2f       	mov	r18, r17
   1ea56:	30 2f       	mov	r19, r16
   1ea58:	c9 01       	movw	r24, r18
   1ea5a:	fc 01       	movw	r30, r24
			textbuf[0]+=7;
		if(textbuf[1]>0x39)
			textbuf[1]+=7;
		textbuf+=2;
		if(option==1 && startadd != endadd)
			*textbuf++=':';
   1ea5c:	2a e3       	ldi	r18, 0x3A	; 58
	char* retval = textbuf;

	unsigned char tempchar;
	do
	{
		tempchar=*(unsigned char*)startadd++;
   1ea5e:	89 91       	ld	r24, Y+
		textbuf[0]=0x30+(tempchar>>4);
   1ea60:	98 2f       	mov	r25, r24
   1ea62:	92 95       	swap	r25
   1ea64:	9f 70       	andi	r25, 0x0F	; 15
   1ea66:	90 5d       	subi	r25, 0xD0	; 208
   1ea68:	df 01       	movw	r26, r30
   1ea6a:	9d 93       	st	X+, r25
		textbuf[1]=0x30+(tempchar&0x0F);
   1ea6c:	8f 70       	andi	r24, 0x0F	; 15
   1ea6e:	80 5d       	subi	r24, 0xD0	; 208
   1ea70:	81 83       	std	Z+1, r24	; 0x01
		if(textbuf[0]>0x39)
   1ea72:	9a 33       	cpi	r25, 0x3A	; 58
   1ea74:	10 f0       	brcs	.+4      	; 0x1ea7a <hex2ascii+0x3e>
			textbuf[0]+=7;
   1ea76:	99 5f       	subi	r25, 0xF9	; 249
   1ea78:	90 83       	st	Z, r25
		if(textbuf[1]>0x39)
   1ea7a:	8c 91       	ld	r24, X
   1ea7c:	8a 33       	cpi	r24, 0x3A	; 58
   1ea7e:	10 f0       	brcs	.+4      	; 0x1ea84 <hex2ascii+0x48>
			textbuf[1]+=7;
   1ea80:	89 5f       	subi	r24, 0xF9	; 249
   1ea82:	8c 93       	st	X, r24
		textbuf+=2;
   1ea84:	32 96       	adiw	r30, 0x02	; 2
		if(option==1 && startadd != endadd)
   1ea86:	61 30       	cpi	r22, 0x01	; 1
   1ea88:	29 f4       	brne	.+10     	; 0x1ea94 <hex2ascii+0x58>
   1ea8a:	c4 17       	cp	r28, r20
   1ea8c:	d5 07       	cpc	r29, r21
   1ea8e:	29 f0       	breq	.+10     	; 0x1ea9a <hex2ascii+0x5e>
			*textbuf++=':';
   1ea90:	21 93       	st	Z+, r18
   1ea92:	e5 cf       	rjmp	.-54     	; 0x1ea5e <hex2ascii+0x22>
	}while(startadd != endadd);
   1ea94:	c4 17       	cp	r28, r20
   1ea96:	d5 07       	cpc	r29, r21
   1ea98:	11 f7       	brne	.-60     	; 0x1ea5e <hex2ascii+0x22>
	*textbuf++=0;
   1ea9a:	10 82       	st	Z, r1
	return retval;
}
   1ea9c:	81 2f       	mov	r24, r17
   1ea9e:	90 2f       	mov	r25, r16
   1eaa0:	df 91       	pop	r29
   1eaa2:	cf 91       	pop	r28
   1eaa4:	1f 91       	pop	r17
   1eaa6:	0f 91       	pop	r16
   1eaa8:	08 95       	ret

0001eaaa <read_bige_uint>:

unsigned int read_bige_uint(unsigned int bige)
{
   1eaaa:	df 93       	push	r29
   1eaac:	cf 93       	push	r28
   1eaae:	00 d0       	rcall	.+0      	; 0x1eab0 <read_bige_uint+0x6>
   1eab0:	cd b7       	in	r28, 0x3d	; 61
   1eab2:	de b7       	in	r29, 0x3e	; 62
   1eab4:	9a 83       	std	Y+2, r25	; 0x02
   1eab6:	89 83       	std	Y+1, r24	; 0x01
	unsigned int retval;
	retval = ((unsigned char*)&bige)[0];
	retval<<=8;
   1eab8:	38 2f       	mov	r19, r24
   1eaba:	20 e0       	ldi	r18, 0x00	; 0
   1eabc:	8a 81       	ldd	r24, Y+2	; 0x02
   1eabe:	28 0f       	add	r18, r24
   1eac0:	31 1d       	adc	r19, r1
	retval+= ((unsigned char*)&bige)[1];
	return retval;
}
   1eac2:	c9 01       	movw	r24, r18
   1eac4:	0f 90       	pop	r0
   1eac6:	0f 90       	pop	r0
   1eac8:	cf 91       	pop	r28
   1eaca:	df 91       	pop	r29
   1eacc:	08 95       	ret

0001eace <ihex_init>:
	char *line_ptr;

//call to initialise ihex parser
void ihex_init()
{
	ext_seg_add=0;
   1eace:	10 92 be 02 	sts	0x02BE, r1
   1ead2:	10 92 bf 02 	sts	0x02BF, r1
   1ead6:	10 92 c0 02 	sts	0x02C0, r1
   1eada:	10 92 c1 02 	sts	0x02C1, r1
	ext_lin_add=0;
   1eade:	10 92 c2 02 	sts	0x02C2, r1
   1eae2:	10 92 c3 02 	sts	0x02C3, r1
   1eae6:	10 92 c4 02 	sts	0x02C4, r1
   1eaea:	10 92 c5 02 	sts	0x02C5, r1
	line_ptr=hexline.ascii;
   1eaee:	81 e3       	ldi	r24, 0x31	; 49
   1eaf0:	95 e0       	ldi	r25, 0x05	; 5
   1eaf2:	90 93 1e 05 	sts	0x051E, r25
   1eaf6:	80 93 1d 05 	sts	0x051D, r24
	*line_ptr=0;
   1eafa:	10 92 31 05 	sts	0x0531, r1
	ihex_status=0;
   1eafe:	10 92 1f 05 	sts	0x051F, r1
}
   1eb02:	08 95       	ret

0001eb04 <ascii2hex>:
	else
		ihex_status=IHEX_STATUS_ERROR;
}

char ascii2hex(char* ascii)
{
   1eb04:	fc 01       	movw	r30, r24
	char retval=0;
	if(ascii[0] > '9')
   1eb06:	80 81       	ld	r24, Z
   1eb08:	8a 33       	cpi	r24, 0x3A	; 58
   1eb0a:	10 f0       	brcs	.+4      	; 0x1eb10 <ascii2hex+0xc>
		retval += 0x0A + ascii[0] -'A';
   1eb0c:	87 53       	subi	r24, 0x37	; 55
   1eb0e:	01 c0       	rjmp	.+2      	; 0x1eb12 <ascii2hex+0xe>
	else
		retval += 0x00 + ascii[0] -'0';
   1eb10:	80 53       	subi	r24, 0x30	; 48
	retval<<=4;
   1eb12:	98 2f       	mov	r25, r24
   1eb14:	92 95       	swap	r25
   1eb16:	90 7f       	andi	r25, 0xF0	; 240
	if(ascii[1] > '9')
   1eb18:	81 81       	ldd	r24, Z+1	; 0x01
   1eb1a:	8a 33       	cpi	r24, 0x3A	; 58
   1eb1c:	18 f0       	brcs	.+6      	; 0x1eb24 <ascii2hex+0x20>
		retval += 0x0A + ascii[1] -'A';
   1eb1e:	87 53       	subi	r24, 0x37	; 55
   1eb20:	89 0f       	add	r24, r25
   1eb22:	08 95       	ret
	else
		retval += 0x00 + ascii[1] -'0';
   1eb24:	80 53       	subi	r24, 0x30	; 48
   1eb26:	89 0f       	add	r24, r25
	return retval;
}
   1eb28:	08 95       	ret

0001eb2a <ihex_process_line>:
	};
}

//called from ihex_char when a hex line is complete
void ihex_process_line(void)
{
   1eb2a:	ef 92       	push	r14
   1eb2c:	ff 92       	push	r15
   1eb2e:	0f 93       	push	r16
   1eb30:	1f 93       	push	r17
   1eb32:	cf 93       	push	r28
   1eb34:	df 93       	push	r29
	char byte_count, *target, *source, checksum;
	unsigned char index;

	//if valid size
	if(isxdigit(hexline.ascii[1]) && isxdigit(hexline.ascii[2]))
   1eb36:	80 91 32 05 	lds	r24, 0x0532
   1eb3a:	90 e0       	ldi	r25, 0x00	; 0
   1eb3c:	0e 94 e8 f6 	call	0x1edd0	; 0x1edd0 <isxdigit>
   1eb40:	89 2b       	or	r24, r25
   1eb42:	71 f0       	breq	.+28     	; 0x1eb60 <ihex_process_line+0x36>
   1eb44:	80 91 33 05 	lds	r24, 0x0533
   1eb48:	90 e0       	ldi	r25, 0x00	; 0
   1eb4a:	0e 94 e8 f6 	call	0x1edd0	; 0x1edd0 <isxdigit>
   1eb4e:	89 2b       	or	r24, r25
   1eb50:	39 f0       	breq	.+14     	; 0x1eb60 <ihex_process_line+0x36>
		hexline.ihex.byte_count = ascii2hex(&hexline.ascii[1]);
   1eb52:	82 e3       	ldi	r24, 0x32	; 50
   1eb54:	95 e0       	ldi	r25, 0x05	; 5
   1eb56:	0e 94 82 f5 	call	0x1eb04	; 0x1eb04 <ascii2hex>
   1eb5a:	80 93 31 05 	sts	0x0531, r24
   1eb5e:	02 c0       	rjmp	.+4      	; 0x1eb64 <ihex_process_line+0x3a>
	else
		hexline.ihex.byte_count=0;
   1eb60:	10 92 31 05 	sts	0x0531, r1

	//convert ascii to hex
	byte_count=hexline.ihex.byte_count+sizeof(struct ihex_struct)-1;
   1eb64:	e0 90 31 05 	lds	r14, 0x0531
   1eb68:	84 e0       	ldi	r24, 0x04	; 4
   1eb6a:	e8 0e       	add	r14, r24
	target = &hexline.raw[1];
	source = &hexline.ascii[3];	//skip : and length field
	if(byte_count > (MAXLEN-6)/2)	//MAXLEN -'CR' -':' -'0terminator' -'size low byte' -'size hi byte'
   1eb6c:	eb e1       	ldi	r30, 0x1B	; 27
   1eb6e:	ee 15       	cp	r30, r14
   1eb70:	08 f4       	brcc	.+2      	; 0x1eb74 <ihex_process_line+0x4a>
   1eb72:	ee 24       	eor	r14, r14
   1eb74:	02 e3       	ldi	r16, 0x32	; 50
   1eb76:	15 e0       	ldi	r17, 0x05	; 5
   1eb78:	e8 01       	movw	r28, r16
   1eb7a:	22 96       	adiw	r28, 0x02	; 2
   1eb7c:	08 c0       	rjmp	.+16     	; 0x1eb8e <ihex_process_line+0x64>
		byte_count=0;
	while(byte_count)
	{
		*target++=ascii2hex(source);
   1eb7e:	ce 01       	movw	r24, r28
   1eb80:	0e 94 82 f5 	call	0x1eb04	; 0x1eb04 <ascii2hex>
   1eb84:	f8 01       	movw	r30, r16
   1eb86:	81 93       	st	Z+, r24
   1eb88:	8f 01       	movw	r16, r30
		source+=2;
   1eb8a:	22 96       	adiw	r28, 0x02	; 2
		byte_count--;
   1eb8c:	ea 94       	dec	r14
	byte_count=hexline.ihex.byte_count+sizeof(struct ihex_struct)-1;
	target = &hexline.raw[1];
	source = &hexline.ascii[3];	//skip : and length field
	if(byte_count > (MAXLEN-6)/2)	//MAXLEN -'CR' -':' -'0terminator' -'size low byte' -'size hi byte'
		byte_count=0;
	while(byte_count)
   1eb8e:	ee 20       	and	r14, r14
   1eb90:	b1 f7       	brne	.-20     	; 0x1eb7e <ihex_process_line+0x54>
		source+=2;
		byte_count--;
	};

	//test checksum
	byte_count=hexline.ihex.byte_count+sizeof(struct ihex_struct)-1;
   1eb92:	80 91 31 05 	lds	r24, 0x0531
   1eb96:	8c 5f       	subi	r24, 0xFC	; 252
   1eb98:	e1 e3       	ldi	r30, 0x31	; 49
   1eb9a:	f5 e0       	ldi	r31, 0x05	; 5
   1eb9c:	20 e0       	ldi	r18, 0x00	; 0
	checksum=0;
	index=0;
	while(byte_count--)
   1eb9e:	90 e0       	ldi	r25, 0x00	; 0
   1eba0:	8e 0f       	add	r24, r30
   1eba2:	9f 1f       	adc	r25, r31
   1eba4:	02 c0       	rjmp	.+4      	; 0x1ebaa <ihex_process_line+0x80>
		checksum-=hexline.raw[index++];
   1eba6:	23 1b       	sub	r18, r19
   1eba8:	31 96       	adiw	r30, 0x01	; 1
   1ebaa:	30 81       	ld	r19, Z

	//test checksum
	byte_count=hexline.ihex.byte_count+sizeof(struct ihex_struct)-1;
	checksum=0;
	index=0;
	while(byte_count--)
   1ebac:	e8 17       	cp	r30, r24
   1ebae:	f9 07       	cpc	r31, r25
   1ebb0:	d1 f7       	brne	.-12     	; 0x1eba6 <ihex_process_line+0x7c>
		checksum-=hexline.raw[index++];
	
	if(checksum == hexline.raw[index])
   1ebb2:	23 17       	cp	r18, r19
   1ebb4:	09 f0       	breq	.+2      	; 0x1ebb8 <ihex_process_line+0x8e>
   1ebb6:	7d c0       	rjmp	.+250    	; 0x1ecb2 <ihex_process_line+0x188>
	{
		if(hexline.ihex.type == IHEX_TYPE_DATA)
   1ebb8:	80 91 34 05 	lds	r24, 0x0534
   1ebbc:	88 23       	and	r24, r24
   1ebbe:	c1 f5       	brne	.+112    	; 0x1ec30 <ihex_process_line+0x106>
		{
			//calculate actual address
			ihex_address=(unsigned long)read_bige_uint(hexline.ihex.address);
   1ebc0:	80 91 32 05 	lds	r24, 0x0532
   1ebc4:	90 91 33 05 	lds	r25, 0x0533
   1ebc8:	0e 94 55 f5 	call	0x1eaaa	; 0x1eaaa <read_bige_uint>
			ihex_address+=ext_seg_add;
			ihex_address+=ext_lin_add;
   1ebcc:	20 91 c2 02 	lds	r18, 0x02C2
   1ebd0:	30 91 c3 02 	lds	r19, 0x02C3
   1ebd4:	40 91 c4 02 	lds	r20, 0x02C4
   1ebd8:	50 91 c5 02 	lds	r21, 0x02C5
   1ebdc:	e0 90 be 02 	lds	r14, 0x02BE
   1ebe0:	f0 90 bf 02 	lds	r15, 0x02BF
   1ebe4:	00 91 c0 02 	lds	r16, 0x02C0
   1ebe8:	10 91 c1 02 	lds	r17, 0x02C1
   1ebec:	2e 0d       	add	r18, r14
   1ebee:	3f 1d       	adc	r19, r15
   1ebf0:	40 1f       	adc	r20, r16
   1ebf2:	51 1f       	adc	r21, r17
   1ebf4:	a0 e0       	ldi	r26, 0x00	; 0
   1ebf6:	b0 e0       	ldi	r27, 0x00	; 0
   1ebf8:	28 0f       	add	r18, r24
   1ebfa:	39 1f       	adc	r19, r25
   1ebfc:	4a 1f       	adc	r20, r26
   1ebfe:	5b 1f       	adc	r21, r27
   1ec00:	20 93 ba 02 	sts	0x02BA, r18
   1ec04:	30 93 bb 02 	sts	0x02BB, r19
   1ec08:	40 93 bc 02 	sts	0x02BC, r20
   1ec0c:	50 93 bd 02 	sts	0x02BD, r21
			
			//copy data to output
			memcpy(ihex_data, hexline.ihex.data, hexline.ihex.byte_count);
   1ec10:	20 e2       	ldi	r18, 0x20	; 32
   1ec12:	35 e0       	ldi	r19, 0x05	; 5
   1ec14:	40 91 31 05 	lds	r20, 0x0531
   1ec18:	e5 e3       	ldi	r30, 0x35	; 53
   1ec1a:	f5 e0       	ldi	r31, 0x05	; 5
   1ec1c:	c9 01       	movw	r24, r18
   1ec1e:	bf 01       	movw	r22, r30
   1ec20:	50 e0       	ldi	r21, 0x00	; 0
   1ec22:	0e 94 f3 f6 	call	0x1ede6	; 0x1ede6 <memcpy>
			//copy byte count to output
			ihex_byte_count=hexline.ihex.byte_count;
   1ec26:	80 91 31 05 	lds	r24, 0x0531
   1ec2a:	80 93 30 05 	sts	0x0530, r24
   1ec2e:	44 c0       	rjmp	.+136    	; 0x1ecb8 <ihex_process_line+0x18e>
		}
		else if(hexline.ihex.type == IHEX_TYPE_EXT_SEG_ADD)
   1ec30:	82 30       	cpi	r24, 0x02	; 2
   1ec32:	f9 f4       	brne	.+62     	; 0x1ec72 <ihex_process_line+0x148>
		{
			ext_seg_add=hexline.ihex.data[0];
			ext_seg_add<<=8;
			ext_seg_add+=hexline.ihex.data[1];
			ext_seg_add<<=4;
   1ec34:	80 91 35 05 	lds	r24, 0x0535
   1ec38:	90 e0       	ldi	r25, 0x00	; 0
   1ec3a:	a0 e0       	ldi	r26, 0x00	; 0
   1ec3c:	b0 e0       	ldi	r27, 0x00	; 0
   1ec3e:	ba 2f       	mov	r27, r26
   1ec40:	a9 2f       	mov	r26, r25
   1ec42:	98 2f       	mov	r25, r24
   1ec44:	88 27       	eor	r24, r24
   1ec46:	20 91 36 05 	lds	r18, 0x0536
   1ec4a:	82 0f       	add	r24, r18
   1ec4c:	91 1d       	adc	r25, r1
   1ec4e:	a1 1d       	adc	r26, r1
   1ec50:	b1 1d       	adc	r27, r1
   1ec52:	44 e0       	ldi	r20, 0x04	; 4
   1ec54:	88 0f       	add	r24, r24
   1ec56:	99 1f       	adc	r25, r25
   1ec58:	aa 1f       	adc	r26, r26
   1ec5a:	bb 1f       	adc	r27, r27
   1ec5c:	4a 95       	dec	r20
   1ec5e:	d1 f7       	brne	.-12     	; 0x1ec54 <ihex_process_line+0x12a>
   1ec60:	80 93 be 02 	sts	0x02BE, r24
   1ec64:	90 93 bf 02 	sts	0x02BF, r25
   1ec68:	a0 93 c0 02 	sts	0x02C0, r26
   1ec6c:	b0 93 c1 02 	sts	0x02C1, r27
   1ec70:	23 c0       	rjmp	.+70     	; 0x1ecb8 <ihex_process_line+0x18e>
		}
		else if(hexline.ihex.type == IHEX_TYPE_EXT_LIN_ADD)
   1ec72:	84 30       	cpi	r24, 0x04	; 4
   1ec74:	d9 f4       	brne	.+54     	; 0x1ecac <ihex_process_line+0x182>
		{
			ext_lin_add=hexline.ihex.data[0];
			ext_lin_add<<=8;
			ext_lin_add+=hexline.ihex.data[1];
			ext_lin_add<<=16;
   1ec76:	80 91 35 05 	lds	r24, 0x0535
   1ec7a:	90 e0       	ldi	r25, 0x00	; 0
   1ec7c:	a0 e0       	ldi	r26, 0x00	; 0
   1ec7e:	b0 e0       	ldi	r27, 0x00	; 0
   1ec80:	ba 2f       	mov	r27, r26
   1ec82:	a9 2f       	mov	r26, r25
   1ec84:	98 2f       	mov	r25, r24
   1ec86:	88 27       	eor	r24, r24
   1ec88:	20 91 36 05 	lds	r18, 0x0536
   1ec8c:	82 0f       	add	r24, r18
   1ec8e:	91 1d       	adc	r25, r1
   1ec90:	a1 1d       	adc	r26, r1
   1ec92:	b1 1d       	adc	r27, r1
   1ec94:	dc 01       	movw	r26, r24
   1ec96:	99 27       	eor	r25, r25
   1ec98:	88 27       	eor	r24, r24
   1ec9a:	80 93 c2 02 	sts	0x02C2, r24
   1ec9e:	90 93 c3 02 	sts	0x02C3, r25
   1eca2:	a0 93 c4 02 	sts	0x02C4, r26
   1eca6:	b0 93 c5 02 	sts	0x02C5, r27
   1ecaa:	06 c0       	rjmp	.+12     	; 0x1ecb8 <ihex_process_line+0x18e>
		}
		else if(hexline.ihex.type == IHEX_TYPE_EOF)
   1ecac:	81 30       	cpi	r24, 0x01	; 1
   1ecae:	21 f4       	brne	.+8      	; 0x1ecb8 <ihex_process_line+0x18e>
   1ecb0:	01 c0       	rjmp	.+2      	; 0x1ecb4 <ihex_process_line+0x18a>
			ihex_status=IHEX_STATUS_EOF;
	}
	else
		ihex_status=IHEX_STATUS_ERROR;
   1ecb2:	82 e0       	ldi	r24, 0x02	; 2
   1ecb4:	80 93 1f 05 	sts	0x051F, r24
}
   1ecb8:	df 91       	pop	r29
   1ecba:	cf 91       	pop	r28
   1ecbc:	1f 91       	pop	r17
   1ecbe:	0f 91       	pop	r16
   1ecc0:	ff 90       	pop	r15
   1ecc2:	ef 90       	pop	r14
   1ecc4:	08 95       	ret

0001ecc6 <ihex_char>:
	ihex_status=0;
}

//characters are passed to this function
void ihex_char(char x)
{
   1ecc6:	98 2f       	mov	r25, r24
	//start of new line?
	if(x==':')
   1ecc8:	8a 33       	cpi	r24, 0x3A	; 58
   1ecca:	59 f4       	brne	.+22     	; 0x1ece2 <ihex_char+0x1c>
	{
		line_ptr=hexline.ascii;
		*line_ptr=x;
   1eccc:	80 93 31 05 	sts	0x0531, r24
		line_ptr++;
   1ecd0:	82 e3       	ldi	r24, 0x32	; 50
   1ecd2:	95 e0       	ldi	r25, 0x05	; 5
   1ecd4:	90 93 1e 05 	sts	0x051E, r25
   1ecd8:	80 93 1d 05 	sts	0x051D, r24
		*line_ptr=0;
   1ecdc:	10 92 32 05 	sts	0x0532, r1
   1ece0:	08 95       	ret
	}
	//else if line in progress, append to line
	else if(hexline.ascii[0]==':')
   1ece2:	80 91 31 05 	lds	r24, 0x0531
   1ece6:	8a 33       	cpi	r24, 0x3A	; 58
   1ece8:	e1 f4       	brne	.+56     	; 0x1ed22 <ihex_char+0x5c>
	{
		if(line_ptr != &hexline.ascii[MAXLEN-1])
   1ecea:	a0 91 1d 05 	lds	r26, 0x051D
   1ecee:	b0 91 1e 05 	lds	r27, 0x051E
   1ecf2:	85 e0       	ldi	r24, 0x05	; 5
   1ecf4:	ac 36       	cpi	r26, 0x6C	; 108
   1ecf6:	b8 07       	cpc	r27, r24
   1ecf8:	41 f0       	breq	.+16     	; 0x1ed0a <ihex_char+0x44>
		{
			*line_ptr++=x;
   1ecfa:	fd 01       	movw	r30, r26
   1ecfc:	91 93       	st	Z+, r25
   1ecfe:	f0 93 1e 05 	sts	0x051E, r31
   1ed02:	e0 93 1d 05 	sts	0x051D, r30
			*line_ptr=0;
   1ed06:	11 96       	adiw	r26, 0x01	; 1
   1ed08:	1c 92       	st	X, r1
		};
		if(x=='\r')
   1ed0a:	9d 30       	cpi	r25, 0x0D	; 13
   1ed0c:	51 f4       	brne	.+20     	; 0x1ed22 <ihex_char+0x5c>
		{
			ihex_process_line();
   1ed0e:	0e 94 95 f5 	call	0x1eb2a	; 0x1eb2a <ihex_process_line>
			line_ptr=hexline.ascii;
   1ed12:	81 e3       	ldi	r24, 0x31	; 49
   1ed14:	95 e0       	ldi	r25, 0x05	; 5
   1ed16:	90 93 1e 05 	sts	0x051E, r25
   1ed1a:	80 93 1d 05 	sts	0x051D, r24
			*line_ptr=0;
   1ed1e:	10 92 31 05 	sts	0x0531, r1
   1ed22:	08 95       	ret

0001ed24 <fifo_read_char>:

char fifo_read_char(void)
{
	char retval=0;
	
	while(uart_fifo_rx.bytes_used==0);
   1ed24:	80 91 c7 03 	lds	r24, 0x03C7
   1ed28:	88 23       	and	r24, r24
   1ed2a:	e1 f3       	breq	.-8      	; 0x1ed24 <fifo_read_char>

	retval=*((char*)uart_fifo_rx.tail_ptr);
   1ed2c:	e0 91 ca 03 	lds	r30, 0x03CA
   1ed30:	f0 91 cb 03 	lds	r31, 0x03CB
   1ed34:	e0 81       	ld	r30, Z
	uart_fifo_rx.tail_ptr++;	
   1ed36:	80 91 ca 03 	lds	r24, 0x03CA
   1ed3a:	90 91 cb 03 	lds	r25, 0x03CB
   1ed3e:	01 96       	adiw	r24, 0x01	; 1
   1ed40:	90 93 cb 03 	sts	0x03CB, r25
   1ed44:	80 93 ca 03 	sts	0x03CA, r24
	
	if(uart_fifo_rx.tail_ptr == uart_fifo_rx.end)
   1ed48:	20 91 ca 03 	lds	r18, 0x03CA
   1ed4c:	30 91 cb 03 	lds	r19, 0x03CB
   1ed50:	80 91 ce 03 	lds	r24, 0x03CE
   1ed54:	90 91 cf 03 	lds	r25, 0x03CF
   1ed58:	28 17       	cp	r18, r24
   1ed5a:	39 07       	cpc	r19, r25
   1ed5c:	41 f4       	brne	.+16     	; 0x1ed6e <fifo_read_char+0x4a>
		uart_fifo_rx.tail_ptr = uart_fifo_rx.start;
   1ed5e:	80 91 cc 03 	lds	r24, 0x03CC
   1ed62:	90 91 cd 03 	lds	r25, 0x03CD
   1ed66:	90 93 cb 03 	sts	0x03CB, r25
   1ed6a:	80 93 ca 03 	sts	0x03CA, r24
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
   1ed6e:	f8 94       	cli

	ATOMIC_BLOCK(ATOMIC_FORCEON)
	{
		uart_fifo_rx.bytes_free ++;
   1ed70:	80 91 c6 03 	lds	r24, 0x03C6
   1ed74:	8f 5f       	subi	r24, 0xFF	; 255
   1ed76:	80 93 c6 03 	sts	0x03C6, r24
		uart_fifo_rx.bytes_used --;
   1ed7a:	80 91 c7 03 	lds	r24, 0x03C7
   1ed7e:	81 50       	subi	r24, 0x01	; 1
   1ed80:	80 93 c7 03 	sts	0x03C7, r24
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
   1ed84:	78 94       	sei
	}

	return retval;
}
   1ed86:	8e 2f       	mov	r24, r30
   1ed88:	08 95       	ret

0001ed8a <fifo_flush>:
	fifo_flush(obj);
} 

//100506, made atomic so pointers cannot be corrupted by ISR's
void fifo_flush(struct fifo_control *obj)
{
   1ed8a:	fc 01       	movw	r30, r24
	ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
   1ed8c:	4f b7       	in	r20, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
   1ed8e:	f8 94       	cli
	{
		(*obj).tail_ptr = (*obj).start;
   1ed90:	86 81       	ldd	r24, Z+6	; 0x06
   1ed92:	97 81       	ldd	r25, Z+7	; 0x07
   1ed94:	95 83       	std	Z+5, r25	; 0x05
   1ed96:	84 83       	std	Z+4, r24	; 0x04
		(*obj).head_ptr = (*obj).start;
   1ed98:	86 81       	ldd	r24, Z+6	; 0x06
   1ed9a:	97 81       	ldd	r25, Z+7	; 0x07
   1ed9c:	93 83       	std	Z+3, r25	; 0x03
   1ed9e:	82 83       	std	Z+2, r24	; 0x02
		(*obj).bytes_free=(*obj).end-(*obj).start;
   1eda0:	80 85       	ldd	r24, Z+8	; 0x08
   1eda2:	91 85       	ldd	r25, Z+9	; 0x09
   1eda4:	26 81       	ldd	r18, Z+6	; 0x06
   1eda6:	37 81       	ldd	r19, Z+7	; 0x07
   1eda8:	82 1b       	sub	r24, r18
   1edaa:	80 83       	st	Z, r24
		(*obj).bytes_used=0;
   1edac:	11 82       	std	Z+1, r1	; 0x01
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
   1edae:	4f bf       	out	0x3f, r20	; 63
	}
}
   1edb0:	08 95       	ret

0001edb2 <fifo_init>:
	return retval;
}


void fifo_init(struct fifo_control *obj, unsigned int size, void(*post_fptr)(void), void* data_space)
{
   1edb2:	fc 01       	movw	r30, r24
	(*obj).start = data_space;
   1edb4:	37 83       	std	Z+7, r19	; 0x07
   1edb6:	26 83       	std	Z+6, r18	; 0x06
	(*obj).end=(*obj).start + size;		// note, end points to last item in buffer + 1
   1edb8:	86 81       	ldd	r24, Z+6	; 0x06
   1edba:	97 81       	ldd	r25, Z+7	; 0x07
   1edbc:	86 0f       	add	r24, r22
   1edbe:	97 1f       	adc	r25, r23
   1edc0:	91 87       	std	Z+9, r25	; 0x09
   1edc2:	80 87       	std	Z+8, r24	; 0x08
	(*obj).post_fptr=post_fptr;
   1edc4:	53 87       	std	Z+11, r21	; 0x0b
   1edc6:	42 87       	std	Z+10, r20	; 0x0a
	fifo_flush(obj);
   1edc8:	cf 01       	movw	r24, r30
   1edca:	0e 94 c5 f6 	call	0x1ed8a	; 0x1ed8a <fifo_flush>
} 
   1edce:	08 95       	ret

0001edd0 <isxdigit>:
   1edd0:	91 11       	cpse	r25, r1
   1edd2:	46 c0       	rjmp	.+140    	; 0x1ee60 <__ctype_isfalse>
   1edd4:	80 53       	subi	r24, 0x30	; 48
   1edd6:	8a 50       	subi	r24, 0x0A	; 10
   1edd8:	28 f0       	brcs	.+10     	; 0x1ede4 <isxdigit+0x14>
   1edda:	86 5c       	subi	r24, 0xC6	; 198
   1eddc:	80 62       	ori	r24, 0x20	; 32
   1edde:	81 56       	subi	r24, 0x61	; 97
   1ede0:	86 50       	subi	r24, 0x06	; 6
   1ede2:	b8 f7       	brcc	.-18     	; 0x1edd2 <isxdigit+0x2>
   1ede4:	08 95       	ret

0001ede6 <memcpy>:
   1ede6:	fb 01       	movw	r30, r22
   1ede8:	dc 01       	movw	r26, r24
   1edea:	02 c0       	rjmp	.+4      	; 0x1edf0 <memcpy+0xa>
   1edec:	01 90       	ld	r0, Z+
   1edee:	0d 92       	st	X+, r0
   1edf0:	41 50       	subi	r20, 0x01	; 1
   1edf2:	50 40       	sbci	r21, 0x00	; 0
   1edf4:	d8 f7       	brcc	.-10     	; 0x1edec <memcpy+0x6>
   1edf6:	08 95       	ret

0001edf8 <ltoa>:
   1edf8:	fa 01       	movw	r30, r20
   1edfa:	cf 93       	push	r28
   1edfc:	ff 93       	push	r31
   1edfe:	ef 93       	push	r30
   1ee00:	22 30       	cpi	r18, 0x02	; 2
   1ee02:	44 f1       	brlt	.+80     	; 0x1ee54 <ltoa+0x5c>
   1ee04:	25 32       	cpi	r18, 0x25	; 37
   1ee06:	34 f5       	brge	.+76     	; 0x1ee54 <ltoa+0x5c>
   1ee08:	c2 2f       	mov	r28, r18
   1ee0a:	e8 94       	clt
   1ee0c:	ca 30       	cpi	r28, 0x0A	; 10
   1ee0e:	49 f4       	brne	.+18     	; 0x1ee22 <ltoa+0x2a>
   1ee10:	97 fb       	bst	r25, 7
   1ee12:	3e f4       	brtc	.+14     	; 0x1ee22 <ltoa+0x2a>
   1ee14:	90 95       	com	r25
   1ee16:	80 95       	com	r24
   1ee18:	70 95       	com	r23
   1ee1a:	61 95       	neg	r22
   1ee1c:	7f 4f       	sbci	r23, 0xFF	; 255
   1ee1e:	8f 4f       	sbci	r24, 0xFF	; 255
   1ee20:	9f 4f       	sbci	r25, 0xFF	; 255
   1ee22:	2c 2f       	mov	r18, r28
   1ee24:	33 27       	eor	r19, r19
   1ee26:	44 27       	eor	r20, r20
   1ee28:	55 27       	eor	r21, r21
   1ee2a:	ff 93       	push	r31
   1ee2c:	ef 93       	push	r30
   1ee2e:	0e 94 43 f7 	call	0x1ee86	; 0x1ee86 <__udivmodsi4>
   1ee32:	ef 91       	pop	r30
   1ee34:	ff 91       	pop	r31
   1ee36:	60 5d       	subi	r22, 0xD0	; 208
   1ee38:	6a 33       	cpi	r22, 0x3A	; 58
   1ee3a:	0c f0       	brlt	.+2      	; 0x1ee3e <ltoa+0x46>
   1ee3c:	69 5d       	subi	r22, 0xD9	; 217
   1ee3e:	61 93       	st	Z+, r22
   1ee40:	b9 01       	movw	r22, r18
   1ee42:	ca 01       	movw	r24, r20
   1ee44:	60 50       	subi	r22, 0x00	; 0
   1ee46:	70 40       	sbci	r23, 0x00	; 0
   1ee48:	80 40       	sbci	r24, 0x00	; 0
   1ee4a:	90 40       	sbci	r25, 0x00	; 0
   1ee4c:	51 f7       	brne	.-44     	; 0x1ee22 <ltoa+0x2a>
   1ee4e:	16 f4       	brtc	.+4      	; 0x1ee54 <ltoa+0x5c>
   1ee50:	cd e2       	ldi	r28, 0x2D	; 45
   1ee52:	c1 93       	st	Z+, r28
   1ee54:	10 82       	st	Z, r1
   1ee56:	8f 91       	pop	r24
   1ee58:	9f 91       	pop	r25
   1ee5a:	cf 91       	pop	r28
   1ee5c:	0c 94 33 f7 	jmp	0x1ee66	; 0x1ee66 <strrev>

0001ee60 <__ctype_isfalse>:
   1ee60:	99 27       	eor	r25, r25
   1ee62:	88 27       	eor	r24, r24

0001ee64 <__ctype_istrue>:
   1ee64:	08 95       	ret

0001ee66 <strrev>:
   1ee66:	dc 01       	movw	r26, r24
   1ee68:	fc 01       	movw	r30, r24
   1ee6a:	67 2f       	mov	r22, r23
   1ee6c:	71 91       	ld	r23, Z+
   1ee6e:	77 23       	and	r23, r23
   1ee70:	e1 f7       	brne	.-8      	; 0x1ee6a <strrev+0x4>
   1ee72:	32 97       	sbiw	r30, 0x02	; 2
   1ee74:	04 c0       	rjmp	.+8      	; 0x1ee7e <strrev+0x18>
   1ee76:	7c 91       	ld	r23, X
   1ee78:	6d 93       	st	X+, r22
   1ee7a:	70 83       	st	Z, r23
   1ee7c:	62 91       	ld	r22, -Z
   1ee7e:	ae 17       	cp	r26, r30
   1ee80:	bf 07       	cpc	r27, r31
   1ee82:	c8 f3       	brcs	.-14     	; 0x1ee76 <strrev+0x10>
   1ee84:	08 95       	ret

0001ee86 <__udivmodsi4>:
   1ee86:	a1 e2       	ldi	r26, 0x21	; 33
   1ee88:	1a 2e       	mov	r1, r26
   1ee8a:	aa 1b       	sub	r26, r26
   1ee8c:	bb 1b       	sub	r27, r27
   1ee8e:	fd 01       	movw	r30, r26
   1ee90:	0d c0       	rjmp	.+26     	; 0x1eeac <__udivmodsi4_ep>

0001ee92 <__udivmodsi4_loop>:
   1ee92:	aa 1f       	adc	r26, r26
   1ee94:	bb 1f       	adc	r27, r27
   1ee96:	ee 1f       	adc	r30, r30
   1ee98:	ff 1f       	adc	r31, r31
   1ee9a:	a2 17       	cp	r26, r18
   1ee9c:	b3 07       	cpc	r27, r19
   1ee9e:	e4 07       	cpc	r30, r20
   1eea0:	f5 07       	cpc	r31, r21
   1eea2:	20 f0       	brcs	.+8      	; 0x1eeac <__udivmodsi4_ep>
   1eea4:	a2 1b       	sub	r26, r18
   1eea6:	b3 0b       	sbc	r27, r19
   1eea8:	e4 0b       	sbc	r30, r20
   1eeaa:	f5 0b       	sbc	r31, r21

0001eeac <__udivmodsi4_ep>:
   1eeac:	66 1f       	adc	r22, r22
   1eeae:	77 1f       	adc	r23, r23
   1eeb0:	88 1f       	adc	r24, r24
   1eeb2:	99 1f       	adc	r25, r25
   1eeb4:	1a 94       	dec	r1
   1eeb6:	69 f7       	brne	.-38     	; 0x1ee92 <__udivmodsi4_loop>
   1eeb8:	60 95       	com	r22
   1eeba:	70 95       	com	r23
   1eebc:	80 95       	com	r24
   1eebe:	90 95       	com	r25
   1eec0:	9b 01       	movw	r18, r22
   1eec2:	ac 01       	movw	r20, r24
   1eec4:	bd 01       	movw	r22, r26
   1eec6:	cf 01       	movw	r24, r30
   1eec8:	08 95       	ret

0001eeca <_exit>:
   1eeca:	f8 94       	cli

0001eecc <__stop_program>:
   1eecc:	ff cf       	rjmp	.-2      	; 0x1eecc <__stop_program>
