Synthesizing design: state_controller.sv
dc_shell-t -x "source -echo do_mapping.tcl"
                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
               Version K-2015.06-SP1 for linux64 - Jul 21, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/ecegrid/a/mg77/.synopsys_dv_prefs.tcl
# Step 1:  Read in the source file
analyze -format sverilog -lib WORK { state_controller.sv}
Running PRESTO HDLC
Compiling source file ./source/state_controller.sv
Presto compilation completed successfully.
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/dw_foundation.sldb'
elaborate state_controller -lib WORK
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/gtech.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/standard.sldb'
  Loading link library 'osu05_stdcells'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
	in routine state_controller line 77 in file
		'./source/state_controller.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'state_controller'.
uniquify
# Step 2: Set design constraints
# Uncomment below to set timing, area, power, etc. constraints
# set_max_delay <delay> -from "<input>" -to "<output>"
# set_max_area <area>
# set_max_total_power <power> mW
create_clock "clk" -name "clk" -period 10
# Step 3: Compile the design
compile -map_effort medium
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.1 |     *     |
| Licensed DW Building Blocks        | K-2015.06-DWBB_201506.1 |     *     |
============================================================================


Information: There are 4 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'state_controller'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00   11295.0      0.00       0.0       0.0                          
    0:00:00   11295.0      0.00       0.0       0.0                          
    0:00:00   11295.0      0.00       0.0       0.0                          
    0:00:00   11295.0      0.00       0.0       0.0                          
    0:00:00   11295.0      0.00       0.0       0.0                          
    0:00:00   11295.0      0.00       0.0       0.0                          
    0:00:00   11295.0      0.00       0.0       0.0                          
    0:00:00   11295.0      0.00       0.0       0.0                          
    0:00:00   11295.0      0.00       0.0       0.0                          
    0:00:00   11295.0      0.00       0.0       0.0                          
    0:00:00   11295.0      0.00       0.0       0.0                          
    0:00:00   11295.0      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00   11295.0      0.00       0.0       0.0                          
    0:00:00   11295.0      0.00       0.0       0.0                          
    0:00:00   11295.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00   11295.0      0.00       0.0       0.0                          
    0:00:00   11295.0      0.00       0.0       0.0                          
    0:00:00   11295.0      0.00       0.0       0.0                          
    0:00:00   11295.0      0.00       0.0       0.0                          
    0:00:00   11295.0      0.00       0.0       0.0                          
    0:00:00   11295.0      0.00       0.0       0.0                          
    0:00:00   11295.0      0.00       0.0       0.0                          
    0:00:00   11295.0      0.00       0.0       0.0                          
    0:00:00   11295.0      0.00       0.0       0.0                          
    0:00:00   11295.0      0.00       0.0       0.0                          
    0:00:00   11295.0      0.00       0.0       0.0                          
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
# Step 4: Output reports
report_timing -path full -delay max -max_paths 1 -nworst 1 > reports/state_controller.rep
report_area >> reports/state_controller.rep
report_power -hier >> reports/state_controller.rep
# Step 5: Output final VHDL and Verilog files
write_file -format verilog -hierarchy -output "mapped/state_controller.v"
Writing verilog file '/home/ecegrid/a/mg77/ece337/USB-AHB-Module/holden/cdl/mapped/state_controller.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
echo "\nScript Done\n"

Script Done

echo "\nChecking Design\n"

Checking Design

check_design
 
****************************************
check_design summary:
Version:     K-2015.06-SP1
Date:        Wed Apr 24 06:28:40 2019
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      2
    Feedthrough (LINT-29)                                           2
--------------------------------------------------------------------------------

Warning: In design 'state_controller', input port 'hsize[1]' is connected directly to output port 'dataSize[1]'. (LINT-29)
Warning: In design 'state_controller', input port 'hsize[0]' is connected directly to output port 'dataSize[0]'. (LINT-29)
quit

Thank you...
Done


