Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Dec 11 09:41:43 2023
| Host         : BAYERNchampions running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file leemujin_timing_summary_routed.rpt -pb leemujin_timing_summary_routed.pb -rpx leemujin_timing_summary_routed.rpx -warn_on_violation
| Design       : leemujin
| Device       : 7s75-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  239         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (239)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (612)
5. checking no_input_delay (6)
6. checking no_output_delay (34)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (239)
--------------------------
 There are 239 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (612)
--------------------------------------------------
 There are 612 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (34)
--------------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  647          inf        0.000                      0                  647           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           647 Endpoints
Min Delay           647 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            LCD_E
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.637ns  (logic 5.136ns (48.281%)  route 5.501ns (51.719%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B6                   IBUF (Prop_ibuf_I_O)         1.500     1.500 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.315     3.815    LCD_E_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.911 r  LCD_E_OBUF_BUFG_inst/O
                         net (fo=240, routed)         3.186     7.098    LCD_E_OBUF_BUFG
    A6                   OBUF (Prop_obuf_I_O)         3.540    10.637 r  LCD_E_OBUF_inst/O
                         net (fo=0)                   0.000    10.637    LCD_E
    A6                                                                r  LCD_E (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            LCD_DATA_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.365ns  (logic 1.648ns (15.899%)  route 8.717ns (84.101%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=6, routed)           4.636     6.160    b2/rst_IBUF
    SLICE_X42Y158        LUT1 (Prop_lut1_I0_O)        0.124     6.284 f  b2/FSM_sequential_state_LCD[2]_i_2/O
                         net (fo=218, routed)         4.081    10.365    b2_n_10
    SLICE_X79Y160        FDCE                                         f  LCD_DATA_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            LCD_DATA_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.365ns  (logic 1.648ns (15.899%)  route 8.717ns (84.101%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=6, routed)           4.636     6.160    b2/rst_IBUF
    SLICE_X42Y158        LUT1 (Prop_lut1_I0_O)        0.124     6.284 f  b2/FSM_sequential_state_LCD[2]_i_2/O
                         net (fo=218, routed)         4.081    10.365    b2_n_10
    SLICE_X79Y160        FDCE                                         f  LCD_DATA_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt_LCD_reg[28]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.058ns  (logic 1.648ns (16.383%)  route 8.410ns (83.617%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=6, routed)           4.636     6.160    b2/rst_IBUF
    SLICE_X42Y158        LUT1 (Prop_lut1_I0_O)        0.124     6.284 f  b2/FSM_sequential_state_LCD[2]_i_2/O
                         net (fo=218, routed)         3.775    10.058    b2_n_10
    SLICE_X82Y161        FDCE                                         f  cnt_LCD_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt_LCD_reg[29]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.058ns  (logic 1.648ns (16.383%)  route 8.410ns (83.617%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=6, routed)           4.636     6.160    b2/rst_IBUF
    SLICE_X42Y158        LUT1 (Prop_lut1_I0_O)        0.124     6.284 f  b2/FSM_sequential_state_LCD[2]_i_2/O
                         net (fo=218, routed)         3.775    10.058    b2_n_10
    SLICE_X82Y161        FDCE                                         f  cnt_LCD_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt_LCD_reg[26]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.054ns  (logic 1.648ns (16.390%)  route 8.406ns (83.610%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=6, routed)           4.636     6.160    b2/rst_IBUF
    SLICE_X42Y158        LUT1 (Prop_lut1_I0_O)        0.124     6.284 f  b2/FSM_sequential_state_LCD[2]_i_2/O
                         net (fo=218, routed)         3.770    10.054    b2_n_10
    SLICE_X83Y161        FDCE                                         f  cnt_LCD_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt_LCD_reg[27]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.054ns  (logic 1.648ns (16.390%)  route 8.406ns (83.610%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=6, routed)           4.636     6.160    b2/rst_IBUF
    SLICE_X42Y158        LUT1 (Prop_lut1_I0_O)        0.124     6.284 f  b2/FSM_sequential_state_LCD[2]_i_2/O
                         net (fo=218, routed)         3.770    10.054    b2_n_10
    SLICE_X83Y161        FDCE                                         f  cnt_LCD_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt_LCD_reg[31]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.054ns  (logic 1.648ns (16.390%)  route 8.406ns (83.610%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=6, routed)           4.636     6.160    b2/rst_IBUF
    SLICE_X42Y158        LUT1 (Prop_lut1_I0_O)        0.124     6.284 f  b2/FSM_sequential_state_LCD[2]_i_2/O
                         net (fo=218, routed)         3.770    10.054    b2_n_10
    SLICE_X83Y161        FDCE                                         f  cnt_LCD_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cnt_LCD_reg[30]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.904ns  (logic 1.648ns (16.638%)  route 8.256ns (83.362%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=6, routed)           4.636     6.160    b2/rst_IBUF
    SLICE_X42Y158        LUT1 (Prop_lut1_I0_O)        0.124     6.284 f  b2/FSM_sequential_state_LCD[2]_i_2/O
                         net (fo=218, routed)         3.620     9.904    b2_n_10
    SLICE_X81Y160        FDCE                                         f  cnt_LCD_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u0/btn_reg_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.822ns  (logic 1.648ns (16.777%)  route 8.174ns (83.223%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=6, routed)           4.636     6.160    b2/rst_IBUF
    SLICE_X42Y158        LUT1 (Prop_lut1_I0_O)        0.124     6.284 f  b2/FSM_sequential_state_LCD[2]_i_2/O
                         net (fo=218, routed)         3.538     9.822    u0/btn_reg_reg[0]_0
    SLICE_X78Y145        FDCE                                         f  u0/btn_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 state_save_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            state_traffic_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y156        FDRE                         0.000     0.000 r  state_save_reg[3]/C
    SLICE_X76Y156        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  state_save_reg[3]/Q
                         net (fo=1, routed)           0.051     0.215    u0/Q[3]
    SLICE_X77Y156        LUT6 (Prop_lut6_I2_O)        0.045     0.260 r  u0/state_traffic[3]_i_2/O
                         net (fo=1, routed)           0.000     0.260    u0_n_7
    SLICE_X77Y156        FDCE                                         r  state_traffic_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sec_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sec_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.186ns (67.282%)  route 0.090ns (32.718%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y147        FDCE                         0.000     0.000 r  sec_reg[3]/C
    SLICE_X77Y147        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  sec_reg[3]/Q
                         net (fo=7, routed)           0.090     0.231    sec_reg_n_0_[3]
    SLICE_X76Y147        LUT5 (Prop_lut5_I4_O)        0.045     0.276 r  sec[0]_i_1/O
                         net (fo=2, routed)           0.000     0.276    sec[0]_i_1_n_0
    SLICE_X76Y147        FDCE                                         r  sec_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/btn_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u0/btn_trig_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y147        FDCE                         0.000     0.000 r  u0/btn_reg_reg[1]/C
    SLICE_X79Y147        FDCE (Prop_fdce_C_Q)         0.128     0.128 f  u0/btn_reg_reg[1]/Q
                         net (fo=1, routed)           0.054     0.182    u0/btn_reg[1]
    SLICE_X79Y147        LUT2 (Prop_lut2_I1_O)        0.099     0.281 r  u0/btn_trig[1]_i_1/O
                         net (fo=1, routed)           0.000     0.281    u0/btn_trig[1]_i_1_n_0
    SLICE_X79Y147        FDCE                                         r  u0/btn_trig_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 min_reg_rep[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            b2/bcd_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.209ns (73.556%)  route 0.075ns (26.444%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y151        FDCE                         0.000     0.000 r  min_reg_rep[2]/C
    SLICE_X76Y151        FDCE (Prop_fdce_C_Q)         0.164     0.164 f  min_reg_rep[2]/Q
                         net (fo=7, routed)           0.075     0.239    b2/bcd_reg[1]_0[2]
    SLICE_X77Y151        LUT4 (Prop_lut4_I0_O)        0.045     0.284 r  b2/bcd[6]_i_1/O
                         net (fo=1, routed)           0.000     0.284    b2/bcd[6]
    SLICE_X77Y151        FDCE                                         r  b2/bcd_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/btn_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u0/btn_trig_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y145        FDCE                         0.000     0.000 r  u0/btn_reg_reg[0]/C
    SLICE_X78Y145        FDCE (Prop_fdce_C_Q)         0.128     0.128 f  u0/btn_reg_reg[0]/Q
                         net (fo=1, routed)           0.062     0.190    u0/btn_reg[0]
    SLICE_X78Y145        LUT2 (Prop_lut2_I1_O)        0.099     0.289 r  u0/btn_trig[0]_i_1/O
                         net (fo=1, routed)           0.000     0.289    u0/btn_trig[0]_i_1_n_0
    SLICE_X78Y145        FDCE                                         r  u0/btn_trig_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sec_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sec_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.209ns (71.451%)  route 0.084ns (28.549%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y147        FDCE                         0.000     0.000 r  sec_reg[4]/C
    SLICE_X76Y147        FDCE (Prop_fdce_C_Q)         0.164     0.164 f  sec_reg[4]/Q
                         net (fo=7, routed)           0.084     0.248    sec_reg_n_0_[4]
    SLICE_X77Y147        LUT6 (Prop_lut6_I3_O)        0.045     0.293 r  sec[3]_i_1/O
                         net (fo=2, routed)           0.000     0.293    sec[3]_i_1_n_0
    SLICE_X77Y147        FDCE                                         r  sec_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sec_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sec_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.209ns (71.223%)  route 0.084ns (28.777%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y147        FDCE                         0.000     0.000 r  sec_reg[5]/C
    SLICE_X76Y147        FDCE (Prop_fdce_C_Q)         0.164     0.164 f  sec_reg[5]/Q
                         net (fo=7, routed)           0.084     0.248    sec_reg_n_0_[5]
    SLICE_X77Y147        LUT6 (Prop_lut6_I1_O)        0.045     0.293 r  sec[2]_i_1/O
                         net (fo=2, routed)           0.000     0.293    sec[2]_i_1_n_0
    SLICE_X77Y147        FDCE                                         r  sec_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_traffic_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            state_save_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.141ns (46.728%)  route 0.161ns (53.272%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y156        FDCE                         0.000     0.000 r  state_traffic_reg[3]/C
    SLICE_X77Y156        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  state_traffic_reg[3]/Q
                         net (fo=38, routed)          0.161     0.302    state_traffic_reg_n_0_[3]
    SLICE_X76Y156        FDRE                                         r  state_save_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 min_reg_rep[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            b2/bcd_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.209ns (68.930%)  route 0.094ns (31.070%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y151        FDCE                         0.000     0.000 r  min_reg_rep[1]/C
    SLICE_X76Y151        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  min_reg_rep[1]/Q
                         net (fo=4, routed)           0.094     0.258    b2/bcd_reg[1]_0[1]
    SLICE_X77Y151        LUT5 (Prop_lut5_I1_O)        0.045     0.303 r  b2/bcd[1]_i_1/O
                         net (fo=1, routed)           0.000     0.303    b2/bcd[1]
    SLICE_X77Y151        FDCE                                         r  b2/bcd_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 min_reg_rep[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            b2/bcd_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.213ns (69.334%)  route 0.094ns (30.666%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y151        FDCE                         0.000     0.000 r  min_reg_rep[1]/C
    SLICE_X76Y151        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  min_reg_rep[1]/Q
                         net (fo=4, routed)           0.094     0.258    b2/bcd_reg[1]_0[1]
    SLICE_X77Y151        LUT5 (Prop_lut5_I1_O)        0.049     0.307 r  b2/bcd[2]_i_1/O
                         net (fo=1, routed)           0.000     0.307    b2/bcd[2]
    SLICE_X77Y151        FDCE                                         r  b2/bcd_reg[2]/D
  -------------------------------------------------------------------    -------------------





