Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Tue Nov 28 18:29:19 2017

All signals are completely routed.

WARNING:ParHelpers:361 - There are 7 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   Sw0_IBUF
   Sw2_IBUF
   Sw3_IBUF
   Sw4_IBUF
   Sw5_IBUF
   Sw6_IBUF
   Sw7_IBUF


