#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Mar 30 17:04:08 2022
# Process ID: 29732
# Current directory: D:/desktop/COD_Labs/Lab2/Lab2_Q4_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22200 D:\desktop\COD_Labs\Lab2\Lab2_Q4_2\Lab2_Q3.xpr
# Log file: D:/desktop/COD_Labs/Lab2/Lab2_Q4_2/vivado.log
# Journal file: D:/desktop/COD_Labs/Lab2/Lab2_Q4_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/desktop/COD_Labs/Lab2/Lab2_Q4_2/Lab2_Q3.xpr
INFO: [Project 1-313] Project file moved from 'D:/desktop/COD_Labs/Lab2/Lab2_Q4_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 1015.020 ; gain = 0.000
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/desktop/COD_Labs/Lab2/Lab2_Q4_2/Lab2_Q3.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  -fileset dist_mem_gen_0 D:/desktop/COD_Labs/Lab2/Lab2_Q4_2/Lab2_Q3.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci
INFO: [Project 1-386] Moving file 'D:/desktop/COD_Labs/Lab2/Lab2_Q4_2/Lab2_Q3.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci' from fileset 'dist_mem_gen_0' to fileset 'sources_1'.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/desktop/COD_Labs/Lab2/Lab2_Q3.coe' provided. It will be converted relative to IP Instance files '../../../../../Lab2_Q3.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name dist_mem_gen_0
set_property -dict [list CONFIG.Component_Name {dist_mem_gen_0} CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Write_Width_A {16} CONFIG.Write_Depth_A {4096} CONFIG.Read_Width_A {16} CONFIG.Operating_Mode_A {WRITE_FIRST} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Load_Init_File {true} CONFIG.Coe_File {D:/desktop/COD_Labs/Lab2/Lab2_Q3.coe} CONFIG.Port_A_Write_Rate {50} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {0} CONFIG.Port_B_Enable_Rate {100}] [get_ips dist_mem_gen_0]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'dist_mem_gen_0' to 'dist_mem_gen_0' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/desktop/COD_Labs/Lab2/Lab2_Q3.coe' provided. It will be converted relative to IP Instance files '../../../../../Lab2_Q3.coe'
generate_target {instantiation_template} [get_files d:/desktop/COD_Labs/Lab2/Lab2_Q4_2/Lab2_Q3.srcs/sources_1/ip/dist_mem_gen_0_1/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dist_mem_gen_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  d:/desktop/COD_Labs/Lab2/Lab2_Q4_2/Lab2_Q3.srcs/sources_1/ip/dist_mem_gen_0_1/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dist_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all dist_mem_gen_0] }
export_ip_user_files -of_objects [get_files d:/desktop/COD_Labs/Lab2/Lab2_Q4_2/Lab2_Q3.srcs/sources_1/ip/dist_mem_gen_0_1/dist_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/desktop/COD_Labs/Lab2/Lab2_Q4_2/Lab2_Q3.srcs/sources_1/ip/dist_mem_gen_0_1/dist_mem_gen_0.xci]
launch_runs dist_mem_gen_0_synth_1 -jobs 4
[Wed Mar 30 17:14:58 2022] Launched dist_mem_gen_0_synth_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab2/Lab2_Q4_2/Lab2_Q3.runs/dist_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files d:/desktop/COD_Labs/Lab2/Lab2_Q4_2/Lab2_Q3.srcs/sources_1/ip/dist_mem_gen_0_1/dist_mem_gen_0.xci] -directory D:/desktop/COD_Labs/Lab2/Lab2_Q4_2/Lab2_Q3.ip_user_files/sim_scripts -ip_user_files_dir D:/desktop/COD_Labs/Lab2/Lab2_Q4_2/Lab2_Q3.ip_user_files -ipstatic_source_dir D:/desktop/COD_Labs/Lab2/Lab2_Q4_2/Lab2_Q3.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/desktop/COD_Labs/Lab2/Lab2_Q4_2/Lab2_Q3.cache/compile_simlib/modelsim} {questa=D:/desktop/COD_Labs/Lab2/Lab2_Q4_2/Lab2_Q3.cache/compile_simlib/questa} {riviera=D:/desktop/COD_Labs/Lab2/Lab2_Q4_2/Lab2_Q3.cache/compile_simlib/riviera} {activehdl=D:/desktop/COD_Labs/Lab2/Lab2_Q4_2/Lab2_Q3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Fill_Remaining_Memory_Locations {true} CONFIG.Remaining_Memory_Locations {ffff} CONFIG.Port_B_Write_Rate {50}] [get_ips dist_mem_gen_0]
generate_target all [get_files  d:/desktop/COD_Labs/Lab2/Lab2_Q4_2/Lab2_Q3.srcs/sources_1/ip/dist_mem_gen_0_1/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'dist_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dist_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all dist_mem_gen_0] }
export_ip_user_files -of_objects [get_files d:/desktop/COD_Labs/Lab2/Lab2_Q4_2/Lab2_Q3.srcs/sources_1/ip/dist_mem_gen_0_1/dist_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run dist_mem_gen_0_synth_1
launch_runs dist_mem_gen_0_synth_1 -jobs 4
[Wed Mar 30 17:20:57 2022] Launched dist_mem_gen_0_synth_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab2/Lab2_Q4_2/Lab2_Q3.runs/dist_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files d:/desktop/COD_Labs/Lab2/Lab2_Q4_2/Lab2_Q3.srcs/sources_1/ip/dist_mem_gen_0_1/dist_mem_gen_0.xci] -directory D:/desktop/COD_Labs/Lab2/Lab2_Q4_2/Lab2_Q3.ip_user_files/sim_scripts -ip_user_files_dir D:/desktop/COD_Labs/Lab2/Lab2_Q4_2/Lab2_Q3.ip_user_files -ipstatic_source_dir D:/desktop/COD_Labs/Lab2/Lab2_Q4_2/Lab2_Q3.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/desktop/COD_Labs/Lab2/Lab2_Q4_2/Lab2_Q3.cache/compile_simlib/modelsim} {questa=D:/desktop/COD_Labs/Lab2/Lab2_Q4_2/Lab2_Q3.cache/compile_simlib/questa} {riviera=D:/desktop/COD_Labs/Lab2/Lab2_Q4_2/Lab2_Q3.cache/compile_simlib/riviera} {activehdl=D:/desktop/COD_Labs/Lab2/Lab2_Q4_2/Lab2_Q3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Mar 30 18:30:11 2022] Launched synth_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab2/Lab2_Q4_2/Lab2_Q3.runs/synth_1/runme.log
[Wed Mar 30 18:30:11 2022] Launched impl_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab2/Lab2_Q4_2/Lab2_Q3.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Mar 30 18:31:51 2022] Launched synth_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab2/Lab2_Q4_2/Lab2_Q3.runs/synth_1/runme.log
[Wed Mar 30 18:31:51 2022] Launched impl_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab2/Lab2_Q4_2/Lab2_Q3.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1015.020 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF75DA
set_property PROGRAM.FILE {D:/desktop/COD_Labs/Lab2/Lab2_Q4_2/Lab2_Q3.runs/impl_1/RegFile.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/desktop/COD_Labs/Lab2/Lab2_Q4_2/Lab2_Q3.runs/impl_1/RegFile.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/desktop/COD_Labs/Lab2/Lab2_Q4_2/Lab2_Q3.runs/impl_1/RegFile.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Mar 30 18:43:44 2022] Launched synth_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab2/Lab2_Q4_2/Lab2_Q3.runs/synth_1/runme.log
[Wed Mar 30 18:43:44 2022] Launched impl_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab2/Lab2_Q4_2/Lab2_Q3.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/desktop/COD_Labs/Lab2/Lab2_Q4_2/Lab2_Q3.runs/impl_1/RegFile.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/desktop/COD_Labs/Lab2/Lab2_Q4_2/Lab2_Q3.runs/impl_1/RegFile.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292ABF75DA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF75DA
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/desktop/COD_Labs/Lab2/Lab2_Q4_2/Lab2_Q3.runs/impl_1/RegFile.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Mar 30 18:58:28 2022] Launched synth_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab2/Lab2_Q4_2/Lab2_Q3.runs/synth_1/runme.log
[Wed Mar 30 18:58:28 2022] Launched impl_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab2/Lab2_Q4_2/Lab2_Q3.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Mar 30 18:59:03 2022] Launched synth_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab2/Lab2_Q4_2/Lab2_Q3.runs/synth_1/runme.log
[Wed Mar 30 18:59:03 2022] Launched impl_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab2/Lab2_Q4_2/Lab2_Q3.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/desktop/COD_Labs/Lab2/Lab2_Q4_2/Lab2_Q3.runs/impl_1/RegFile.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
export_ip_user_files -of_objects  [get_files d:/desktop/COD_Labs/Lab2/Lab2_Q4_2/Lab2_Q3.srcs/sources_1/ip/dist_mem_gen_0_1/dist_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  -fileset dist_mem_gen_0 d:/desktop/COD_Labs/Lab2/Lab2_Q4_2/Lab2_Q3.srcs/sources_1/ip/dist_mem_gen_0_1/dist_mem_gen_0.xci
INFO: [Project 1-386] Moving file 'd:/desktop/COD_Labs/Lab2/Lab2_Q4_2/Lab2_Q3.srcs/sources_1/ip/dist_mem_gen_0_1/dist_mem_gen_0.xci' from fileset 'dist_mem_gen_0' to fileset 'sources_1'.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/desktop/COD_Labs/Lab2/Lab2_Q3.coe' provided. It will be converted relative to IP Instance files '../../../../../Lab2_Q3.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Write_Depth_A {4096} CONFIG.Enable_A {Always_Enabled} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Load_Init_File {false} CONFIG.Coe_File {no_coe_file_loaded} CONFIG.Fill_Remaining_Memory_Locations {true} CONFIG.Remaining_Memory_Locations {ffff} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files d:/desktop/COD_Labs/Lab2/Lab2_Q4_2/Lab2_Q3.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
generate_target all [get_files  d:/desktop/COD_Labs/Lab2/Lab2_Q4_2/Lab2_Q3.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files d:/desktop/COD_Labs/Lab2/Lab2_Q4_2/Lab2_Q3.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/desktop/COD_Labs/Lab2/Lab2_Q4_2/Lab2_Q3.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_runs blk_mem_gen_0_synth_1 -jobs 4
[Wed Mar 30 19:05:21 2022] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab2/Lab2_Q4_2/Lab2_Q3.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files d:/desktop/COD_Labs/Lab2/Lab2_Q4_2/Lab2_Q3.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory D:/desktop/COD_Labs/Lab2/Lab2_Q4_2/Lab2_Q3.ip_user_files/sim_scripts -ip_user_files_dir D:/desktop/COD_Labs/Lab2/Lab2_Q4_2/Lab2_Q3.ip_user_files -ipstatic_source_dir D:/desktop/COD_Labs/Lab2/Lab2_Q4_2/Lab2_Q3.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/desktop/COD_Labs/Lab2/Lab2_Q4_2/Lab2_Q3.cache/compile_simlib/modelsim} {questa=D:/desktop/COD_Labs/Lab2/Lab2_Q4_2/Lab2_Q3.cache/compile_simlib/questa} {riviera=D:/desktop/COD_Labs/Lab2/Lab2_Q4_2/Lab2_Q3.cache/compile_simlib/riviera} {activehdl=D:/desktop/COD_Labs/Lab2/Lab2_Q4_2/Lab2_Q3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Mar 30 19:07:04 2022] Launched synth_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab2/Lab2_Q4_2/Lab2_Q3.runs/synth_1/runme.log
[Wed Mar 30 19:07:04 2022] Launched impl_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab2/Lab2_Q4_2/Lab2_Q3.runs/impl_1/runme.log
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
reset_run impl_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Enable_B {Always_Enabled}] [get_ips blk_mem_gen_0]
generate_target all [get_files  d:/desktop/COD_Labs/Lab2/Lab2_Q4_2/Lab2_Q3.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files d:/desktop/COD_Labs/Lab2/Lab2_Q4_2/Lab2_Q3.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
launch_runs blk_mem_gen_0_synth_1 -jobs 4
[Wed Mar 30 19:08:19 2022] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab2/Lab2_Q4_2/Lab2_Q3.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files d:/desktop/COD_Labs/Lab2/Lab2_Q4_2/Lab2_Q3.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory D:/desktop/COD_Labs/Lab2/Lab2_Q4_2/Lab2_Q3.ip_user_files/sim_scripts -ip_user_files_dir D:/desktop/COD_Labs/Lab2/Lab2_Q4_2/Lab2_Q3.ip_user_files -ipstatic_source_dir D:/desktop/COD_Labs/Lab2/Lab2_Q4_2/Lab2_Q3.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/desktop/COD_Labs/Lab2/Lab2_Q4_2/Lab2_Q3.cache/compile_simlib/modelsim} {questa=D:/desktop/COD_Labs/Lab2/Lab2_Q4_2/Lab2_Q3.cache/compile_simlib/questa} {riviera=D:/desktop/COD_Labs/Lab2/Lab2_Q4_2/Lab2_Q3.cache/compile_simlib/riviera} {activehdl=D:/desktop/COD_Labs/Lab2/Lab2_Q4_2/Lab2_Q3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Mar 30 19:10:38 2022] Launched synth_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab2/Lab2_Q4_2/Lab2_Q3.runs/synth_1/runme.log
[Wed Mar 30 19:10:38 2022] Launched impl_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab2/Lab2_Q4_2/Lab2_Q3.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/desktop/COD_Labs/Lab2/Lab2_Q4_2/Lab2_Q3.runs/impl_1/RegFile.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/desktop/COD_Labs/Lab2/Lab2_Q4_2/Lab2_Q3.runs/impl_1/RegFile.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar 30 19:14:54 2022...
