Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: UART_Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "UART_Top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "UART_Top"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : UART_Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\CSULB_Classes\CECS_460\Projects\Project_4\Project_Full_UART_TSI\UART\Rx_SR_Flop.v" into library work
Parsing module <Rx_SR_Flop>.
Analyzing Verilog file "D:\CSULB_Classes\CECS_460\Projects\Project_4\Project_Full_UART_TSI\UART\Rx_Shift_Reg.v" into library work
Parsing module <Rx_Shift_Reg>.
Analyzing Verilog file "D:\CSULB_Classes\CECS_460\Projects\Project_4\Project_Full_UART_TSI\UART\Rx_Remap.v" into library work
Parsing module <Rx_Remap>.
Analyzing Verilog file "D:\CSULB_Classes\CECS_460\Projects\Project_4\Project_Full_UART_TSI\UART\Rx_FSM.v" into library work
Parsing module <Rx_FSM>.
Analyzing Verilog file "D:\CSULB_Classes\CECS_460\Projects\Project_4\Project_Full_UART_TSI\UART\Rx_bit_time_counter.v" into library work
Parsing module <Rx_bit_time_counter>.
Analyzing Verilog file "D:\CSULB_Classes\CECS_460\Projects\Project_4\Project_Full_UART_TSI\UART\Rx_bit_counter.v" into library work
Parsing module <Rx_bit_counter>.
Analyzing Verilog file "D:\CSULB_Classes\CECS_460\Projects\Project_4\Project_Full_UART_TSI\UART\Tx_SR_Flop.v" into library work
Parsing module <Tx_SR_Flop>.
Analyzing Verilog file "D:\CSULB_Classes\CECS_460\Projects\Project_4\Project_Full_UART_TSI\UART\Tx_shift_register.v" into library work
Parsing module <Tx_shift_register>.
Analyzing Verilog file "D:\CSULB_Classes\CECS_460\Projects\Project_4\Project_Full_UART_TSI\UART\Tx_Parity_Gen_Dec.v" into library work
Parsing module <Tx_Parity_Gen_Dec>.
Analyzing Verilog file "D:\CSULB_Classes\CECS_460\Projects\Project_4\Project_Full_UART_TSI\UART\Tx_Load_Reg.v" into library work
Parsing module <Tx_Load_Reg>.
Analyzing Verilog file "D:\CSULB_Classes\CECS_460\Projects\Project_4\Project_Full_UART_TSI\UART\Tx_bit_time_counter.v" into library work
Parsing module <Tx_bit_time_counter>.
Analyzing Verilog file "D:\CSULB_Classes\CECS_460\Projects\Project_4\Project_Full_UART_TSI\UART\Tx_bit_counter.v" into library work
Parsing module <Tx_bit_counter>.
Analyzing Verilog file "D:\CSULB_Classes\CECS_460\Projects\Project_4\Project_Full_UART_TSI\UART\SR_Flop_Txrdy.v" into library work
Parsing module <SR_Flop_Txrdy>.
Analyzing Verilog file "D:\CSULB_Classes\CECS_460\Projects\Project_4\Project_Full_UART_TSI\UART\Rx_Engine_Control.v" into library work
Parsing module <Rx_Engine_Control>.
Analyzing Verilog file "D:\CSULB_Classes\CECS_460\Projects\Project_4\Project_Full_UART_TSI\UART\Rx_DataPath.v" into library work
Parsing module <Rx_DataPath>.
Analyzing Verilog file "D:\CSULB_Classes\CECS_460\Projects\Project_4\Project_Full_UART_TSI\UART\Tx_Engine.v" into library work
Parsing module <Tx_Engine>.
Analyzing Verilog file "D:\CSULB_Classes\CECS_460\Projects\Project_4\Project_Full_UART_TSI\UART\Rx_Engine.v" into library work
Parsing module <Rx_Engine>.
Analyzing Verilog file "D:\CSULB_Classes\CECS_460\Projects\Project_4\Project_Full_UART_TSI\UART\PED.v" into library work
Parsing module <PED>.
Analyzing Verilog file "D:\CSULB_Classes\CECS_460\Projects\Project_4\Project_Full_UART_TSI\UART\Baud_Dec.v" into library work
Parsing module <Baud_Dec>.
Analyzing Verilog file "D:\CSULB_Classes\CECS_460\Projects\Project_4\Project_Full_UART_TSI\UART\UART_Top.v" into library work
Parsing module <UART_Top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <UART_Top>.

Elaborating module <Baud_Dec>.

Elaborating module <Tx_Engine>.

Elaborating module <SR_Flop_Txrdy>.

Elaborating module <Tx_SR_Flop>.

Elaborating module <Tx_Load_Reg>.

Elaborating module <Tx_Parity_Gen_Dec>.

Elaborating module <Tx_shift_register>.

Elaborating module <Tx_bit_time_counter>.

Elaborating module <Tx_bit_counter>.

Elaborating module <Rx_Engine>.

Elaborating module <Rx_Engine_Control>.

Elaborating module <Rx_FSM>.

Elaborating module <Rx_bit_time_counter>.

Elaborating module <Rx_bit_counter>.

Elaborating module <Rx_DataPath>.

Elaborating module <Rx_Shift_Reg>.

Elaborating module <Rx_Remap>.

Elaborating module <Rx_SR_Flop>.

Elaborating module <PED>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <UART_Top>.
    Related source file is "D:\CSULB_Classes\CECS_460\Projects\Project_4\Project_Full_UART_TSI\UART\UART_Top.v".
    Summary:
	inferred   2 Multiplexer(s).
Unit <UART_Top> synthesized.

Synthesizing Unit <Baud_Dec>.
    Related source file is "D:\CSULB_Classes\CECS_460\Projects\Project_4\Project_Full_UART_TSI\UART\Baud_Dec.v".
    Found 16x19-bit Read Only RAM for signal <baud_count>
    Summary:
	inferred   1 RAM(s).
Unit <Baud_Dec> synthesized.

Synthesizing Unit <Tx_Engine>.
    Related source file is "D:\CSULB_Classes\CECS_460\Projects\Project_4\Project_Full_UART_TSI\UART\Tx_Engine.v".
    Found 1-bit register for signal <w_load_d1>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Tx_Engine> synthesized.

Synthesizing Unit <SR_Flop_Txrdy>.
    Related source file is "D:\CSULB_Classes\CECS_460\Projects\Project_4\Project_Full_UART_TSI\UART\SR_Flop_Txrdy.v".
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <SR_Flop_Txrdy> synthesized.

Synthesizing Unit <Tx_SR_Flop>.
    Related source file is "D:\CSULB_Classes\CECS_460\Projects\Project_4\Project_Full_UART_TSI\UART\Tx_SR_Flop.v".
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Tx_SR_Flop> synthesized.

Synthesizing Unit <Tx_Load_Reg>.
    Related source file is "D:\CSULB_Classes\CECS_460\Projects\Project_4\Project_Full_UART_TSI\UART\Tx_Load_Reg.v".
    Found 8-bit register for signal <Q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <Tx_Load_Reg> synthesized.

Synthesizing Unit <Tx_Parity_Gen_Dec>.
    Related source file is "D:\CSULB_Classes\CECS_460\Projects\Project_4\Project_Full_UART_TSI\UART\Tx_Parity_Gen_Dec.v".
    Summary:
	inferred   8 Multiplexer(s).
Unit <Tx_Parity_Gen_Dec> synthesized.

Synthesizing Unit <Tx_shift_register>.
    Related source file is "D:\CSULB_Classes\CECS_460\Projects\Project_4\Project_Full_UART_TSI\UART\Tx_shift_register.v".
    Found 11-bit register for signal <shift_reg>.
    Summary:
	inferred  11 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Tx_shift_register> synthesized.

Synthesizing Unit <Tx_bit_time_counter>.
    Related source file is "D:\CSULB_Classes\CECS_460\Projects\Project_4\Project_Full_UART_TSI\UART\Tx_bit_time_counter.v".
    Found 19-bit register for signal <bit_time_count>.
    Found 19-bit adder for signal <bit_time_count[18]_GND_11_o_add_0_OUT> created at line 41.
    Found 19-bit comparator equal for signal <btu> created at line 54
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <Tx_bit_time_counter> synthesized.

Synthesizing Unit <Tx_bit_counter>.
    Related source file is "D:\CSULB_Classes\CECS_460\Projects\Project_4\Project_Full_UART_TSI\UART\Tx_bit_counter.v".
    Found 4-bit register for signal <bit_count>.
    Found 4-bit adder for signal <bit_count[3]_GND_12_o_add_0_OUT> created at line 42.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Tx_bit_counter> synthesized.

Synthesizing Unit <Rx_Engine>.
    Related source file is "D:\CSULB_Classes\CECS_460\Projects\Project_4\Project_Full_UART_TSI\UART\Rx_Engine.v".
    Summary:
	no macro.
Unit <Rx_Engine> synthesized.

Synthesizing Unit <Rx_Engine_Control>.
    Related source file is "D:\CSULB_Classes\CECS_460\Projects\Project_4\Project_Full_UART_TSI\UART\Rx_Engine_Control.v".
    Summary:
	no macro.
Unit <Rx_Engine_Control> synthesized.

Synthesizing Unit <Rx_FSM>.
    Related source file is "D:\CSULB_Classes\CECS_460\Projects\Project_4\Project_Full_UART_TSI\UART\Rx_FSM.v".
        s0 = 2'b00
        s1 = 2'b01
        s2 = 2'b10
    Found 2-bit register for signal <CurrentState>.
    Found 1-bit register for signal <start>.
    Found 1-bit register for signal <do_it>.
    Found 1-bit 4-to-1 multiplexer for signal <NxtDo_It> created at line 54.
    Found 1-bit 4-to-1 multiplexer for signal <NxtStart> created at line 54.
    Found 2-bit 4-to-1 multiplexer for signal <NxtState> created at line 54.
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <Rx_FSM> synthesized.

Synthesizing Unit <Rx_bit_time_counter>.
    Related source file is "D:\CSULB_Classes\CECS_460\Projects\Project_4\Project_Full_UART_TSI\UART\Rx_bit_time_counter.v".
    Found 19-bit register for signal <bit_time_count>.
    Found 19-bit adder for signal <bit_time_count[18]_GND_16_o_add_0_OUT> created at line 44.
    Found 19-bit comparator equal for signal <btu> created at line 56
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <Rx_bit_time_counter> synthesized.

Synthesizing Unit <Rx_bit_counter>.
    Related source file is "D:\CSULB_Classes\CECS_460\Projects\Project_4\Project_Full_UART_TSI\UART\Rx_bit_counter.v".
    Found 4-bit register for signal <bit_count>.
    Found 4-bit adder for signal <bit_count[3]_GND_17_o_add_0_OUT> created at line 45.
    Found 4-bit comparator equal for signal <done> created at line 70
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <Rx_bit_counter> synthesized.

Synthesizing Unit <Rx_DataPath>.
    Related source file is "D:\CSULB_Classes\CECS_460\Projects\Project_4\Project_Full_UART_TSI\UART\Rx_DataPath.v".
    Found 1-bit 4-to-1 multiplexer for signal <stop_bit_mux_out> created at line 87.
    Summary:
	inferred   4 Multiplexer(s).
Unit <Rx_DataPath> synthesized.

Synthesizing Unit <Rx_Shift_Reg>.
    Related source file is "D:\CSULB_Classes\CECS_460\Projects\Project_4\Project_Full_UART_TSI\UART\Rx_Shift_Reg.v".
    Found 10-bit register for signal <data_out>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <Rx_Shift_Reg> synthesized.

Synthesizing Unit <Rx_Remap>.
    Related source file is "D:\CSULB_Classes\CECS_460\Projects\Project_4\Project_Full_UART_TSI\UART\Rx_Remap.v".
    Found 10-bit 4-to-1 multiplexer for signal <remap> created at line 35.
    Summary:
	inferred   1 Multiplexer(s).
Unit <Rx_Remap> synthesized.

Synthesizing Unit <Rx_SR_Flop>.
    Related source file is "D:\CSULB_Classes\CECS_460\Projects\Project_4\Project_Full_UART_TSI\UART\Rx_SR_Flop.v".
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Rx_SR_Flop> synthesized.

Synthesizing Unit <PED>.
    Related source file is "D:\CSULB_Classes\CECS_460\Projects\Project_4\Project_Full_UART_TSI\UART\PED.v".
    Found 1-bit register for signal <q1>.
    Found 1-bit register for signal <q2>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <PED> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x19-bit single-port Read Only RAM                   : 1
# Adders/Subtractors                                   : 4
 19-bit adder                                          : 2
 4-bit adder                                           : 2
# Registers                                            : 21
 1-bit register                                        : 13
 10-bit register                                       : 1
 11-bit register                                       : 1
 19-bit register                                       : 2
 2-bit register                                        : 1
 4-bit register                                        : 2
 8-bit register                                        : 1
# Comparators                                          : 3
 19-bit comparator equal                               : 2
 4-bit comparator equal                                : 1
# Multiplexers                                         : 25
 1-bit 2-to-1 multiplexer                              : 11
 1-bit 4-to-1 multiplexer                              : 3
 10-bit 4-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 1
 19-bit 2-to-1 multiplexer                             : 3
 2-bit 4-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 2
# Xors                                                 : 4
 1-bit xor2                                            : 1
 1-bit xor7                                            : 1
 1-bit xor8                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Baud_Dec>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_baud_count> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 19-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <baud>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <baud_count>    |          |
    -----------------------------------------------------------------------
Unit <Baud_Dec> synthesized (advanced).

Synthesizing (advanced) Unit <Rx_bit_counter>.
The following registers are absorbed into counter <bit_count>: 1 register on signal <bit_count>.
Unit <Rx_bit_counter> synthesized (advanced).

Synthesizing (advanced) Unit <Rx_bit_time_counter>.
The following registers are absorbed into counter <bit_time_count>: 1 register on signal <bit_time_count>.
Unit <Rx_bit_time_counter> synthesized (advanced).

Synthesizing (advanced) Unit <Tx_bit_counter>.
The following registers are absorbed into counter <bit_count>: 1 register on signal <bit_count>.
Unit <Tx_bit_counter> synthesized (advanced).

Synthesizing (advanced) Unit <Tx_bit_time_counter>.
The following registers are absorbed into counter <bit_time_count>: 1 register on signal <bit_time_count>.
Unit <Tx_bit_time_counter> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x19-bit single-port distributed Read Only RAM       : 1
# Counters                                             : 4
 19-bit up counter                                     : 2
 4-bit up counter                                      : 2
# Registers                                            : 44
 Flip-Flops                                            : 44
# Comparators                                          : 3
 19-bit comparator equal                               : 2
 4-bit comparator equal                                : 1
# Multiplexers                                         : 20
 1-bit 2-to-1 multiplexer                              : 10
 1-bit 4-to-1 multiplexer                              : 3
 10-bit 4-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 1
 19-bit 2-to-1 multiplexer                             : 1
 2-bit 4-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 2
# Xors                                                 : 4
 1-bit xor2                                            : 1
 1-bit xor7                                            : 1
 1-bit xor8                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <CurrentState_0> in Unit <Rx_FSM> is equivalent to the following FF/Latch, which will be removed : <start> 

Optimizing unit <Tx_Load_Reg> ...

Optimizing unit <Rx_Shift_Reg> ...

Optimizing unit <UART_Top> ...

Optimizing unit <Tx_Engine> ...

Optimizing unit <Tx_shift_register> ...

Optimizing unit <Rx_FSM> ...

Optimizing unit <Rx_bit_counter> ...

Optimizing unit <Rx_DataPath> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block UART_Top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 89
 Flip-Flops                                            : 89

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : UART_Top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 238
#      GND                         : 1
#      LUT1                        : 2
#      LUT2                        : 11
#      LUT3                        : 54
#      LUT4                        : 27
#      LUT5                        : 30
#      LUT6                        : 22
#      MUXCY                       : 52
#      VCC                         : 1
#      XORCY                       : 38
# FlipFlops/Latches                : 89
#      FDC                         : 51
#      FDCE                        : 26
#      FDP                         : 1
#      FDPE                        : 11
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 30
#      IBUF                        : 20
#      OBUF                        : 10

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              89  out of  126800     0%  
 Number of Slice LUTs:                  146  out of  63400     0%  
    Number used as Logic:               146  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    162
   Number with an unused Flip Flop:      73  out of    162    45%  
   Number with an unused LUT:            16  out of    162     9%  
   Number of fully used LUT-FF pairs:    73  out of    162    45%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          31
 Number of bonded IOBs:                  31  out of    210    14%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 89    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.556ns (Maximum Frequency: 281.223MHz)
   Minimum input arrival time before clock: 3.652ns
   Maximum output required time after clock: 1.743ns
   Maximum combinational path delay: 1.591ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.556ns (frequency: 281.223MHz)
  Total number of paths / destination ports: 13789 / 108
-------------------------------------------------------------------------
Delay:               3.556ns (Levels of Logic = 29)
  Source:            receive_engine/control_rx/rx_fsm/CurrentState_0 (FF)
  Destination:       receive_engine/control_rx/rx_btc/bit_time_count_18 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: receive_engine/control_rx/rx_fsm/CurrentState_0 to receive_engine/control_rx/rx_btc/bit_time_count_18
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             21   0.361   0.386  receive_engine/control_rx/rx_fsm/CurrentState_0 (receive_engine/control_rx/rx_fsm/CurrentState_0)
     LUT5:I4->O            1   0.097   0.511  receive_engine/control_rx/rx_btc/Mmux_mux_baud_count_out11 (receive_engine/control_rx/rx_btc/mux_baud_count_out<0>)
     LUT6:I3->O            1   0.097   0.000  receive_engine/control_rx/rx_btc/Mcompar_btu_lut<0> (receive_engine/control_rx/rx_btc/Mcompar_btu_lut<0>)
     MUXCY:S->O            1   0.353   0.000  receive_engine/control_rx/rx_btc/Mcompar_btu_cy<0> (receive_engine/control_rx/rx_btc/Mcompar_btu_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  receive_engine/control_rx/rx_btc/Mcompar_btu_cy<1> (receive_engine/control_rx/rx_btc/Mcompar_btu_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  receive_engine/control_rx/rx_btc/Mcompar_btu_cy<2> (receive_engine/control_rx/rx_btc/Mcompar_btu_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  receive_engine/control_rx/rx_btc/Mcompar_btu_cy<3> (receive_engine/control_rx/rx_btc/Mcompar_btu_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  receive_engine/control_rx/rx_btc/Mcompar_btu_cy<4> (receive_engine/control_rx/rx_btc/Mcompar_btu_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  receive_engine/control_rx/rx_btc/Mcompar_btu_cy<5> (receive_engine/control_rx/rx_btc/Mcompar_btu_cy<5>)
     MUXCY:CI->O          23   0.023   0.393  receive_engine/control_rx/rx_btc/Mcompar_btu_cy<6> (receive_engine/w_btu)
     LUT3:I2->O            1   0.097   0.000  receive_engine/control_rx/rx_btc/Mcount_bit_time_count_lut<0> (receive_engine/control_rx/rx_btc/Mcount_bit_time_count_lut<0>)
     MUXCY:S->O            1   0.353   0.000  receive_engine/control_rx/rx_btc/Mcount_bit_time_count_cy<0> (receive_engine/control_rx/rx_btc/Mcount_bit_time_count_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  receive_engine/control_rx/rx_btc/Mcount_bit_time_count_cy<1> (receive_engine/control_rx/rx_btc/Mcount_bit_time_count_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  receive_engine/control_rx/rx_btc/Mcount_bit_time_count_cy<2> (receive_engine/control_rx/rx_btc/Mcount_bit_time_count_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  receive_engine/control_rx/rx_btc/Mcount_bit_time_count_cy<3> (receive_engine/control_rx/rx_btc/Mcount_bit_time_count_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  receive_engine/control_rx/rx_btc/Mcount_bit_time_count_cy<4> (receive_engine/control_rx/rx_btc/Mcount_bit_time_count_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  receive_engine/control_rx/rx_btc/Mcount_bit_time_count_cy<5> (receive_engine/control_rx/rx_btc/Mcount_bit_time_count_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  receive_engine/control_rx/rx_btc/Mcount_bit_time_count_cy<6> (receive_engine/control_rx/rx_btc/Mcount_bit_time_count_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  receive_engine/control_rx/rx_btc/Mcount_bit_time_count_cy<7> (receive_engine/control_rx/rx_btc/Mcount_bit_time_count_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  receive_engine/control_rx/rx_btc/Mcount_bit_time_count_cy<8> (receive_engine/control_rx/rx_btc/Mcount_bit_time_count_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  receive_engine/control_rx/rx_btc/Mcount_bit_time_count_cy<9> (receive_engine/control_rx/rx_btc/Mcount_bit_time_count_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  receive_engine/control_rx/rx_btc/Mcount_bit_time_count_cy<10> (receive_engine/control_rx/rx_btc/Mcount_bit_time_count_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  receive_engine/control_rx/rx_btc/Mcount_bit_time_count_cy<11> (receive_engine/control_rx/rx_btc/Mcount_bit_time_count_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  receive_engine/control_rx/rx_btc/Mcount_bit_time_count_cy<12> (receive_engine/control_rx/rx_btc/Mcount_bit_time_count_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  receive_engine/control_rx/rx_btc/Mcount_bit_time_count_cy<13> (receive_engine/control_rx/rx_btc/Mcount_bit_time_count_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  receive_engine/control_rx/rx_btc/Mcount_bit_time_count_cy<14> (receive_engine/control_rx/rx_btc/Mcount_bit_time_count_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  receive_engine/control_rx/rx_btc/Mcount_bit_time_count_cy<15> (receive_engine/control_rx/rx_btc/Mcount_bit_time_count_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  receive_engine/control_rx/rx_btc/Mcount_bit_time_count_cy<16> (receive_engine/control_rx/rx_btc/Mcount_bit_time_count_cy<16>)
     MUXCY:CI->O           0   0.023   0.000  receive_engine/control_rx/rx_btc/Mcount_bit_time_count_cy<17> (receive_engine/control_rx/rx_btc/Mcount_bit_time_count_cy<17>)
     XORCY:CI->O           1   0.370   0.000  receive_engine/control_rx/rx_btc/Mcount_bit_time_count_xor<18> (receive_engine/control_rx/rx_btc/Mcount_bit_time_count18)
     FDC:D                     0.008          receive_engine/control_rx/rx_btc/bit_time_count_18
    ----------------------------------------
    Total                      3.556ns (2.265ns logic, 1.291ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 32482 / 184
-------------------------------------------------------------------------
Offset:              3.652ns (Levels of Logic = 30)
  Source:            baud<0> (PAD)
  Destination:       transmit_engine/tx_btc/bit_time_count_18 (FF)
  Destination Clock: clk rising

  Data Path: baud<0> to transmit_engine/tx_btc/bit_time_count_18
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            35   0.001   0.664  baud_0_IBUF (baud_0_IBUF)
     LUT4:I0->O            1   0.097   0.693  baud_dec/Mram_baud_count21 (baud_dec/Mram_baud_count2)
     LUT6:I0->O            1   0.097   0.000  transmit_engine/tx_btc/Mcompar_btu_lut<0> (transmit_engine/tx_btc/Mcompar_btu_lut<0>)
     MUXCY:S->O            1   0.353   0.000  transmit_engine/tx_btc/Mcompar_btu_cy<0> (transmit_engine/tx_btc/Mcompar_btu_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  transmit_engine/tx_btc/Mcompar_btu_cy<1> (transmit_engine/tx_btc/Mcompar_btu_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  transmit_engine/tx_btc/Mcompar_btu_cy<2> (transmit_engine/tx_btc/Mcompar_btu_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  transmit_engine/tx_btc/Mcompar_btu_cy<3> (transmit_engine/tx_btc/Mcompar_btu_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  transmit_engine/tx_btc/Mcompar_btu_cy<4> (transmit_engine/tx_btc/Mcompar_btu_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  transmit_engine/tx_btc/Mcompar_btu_cy<5> (transmit_engine/tx_btc/Mcompar_btu_cy<5>)
     MUXCY:CI->O          22   0.023   0.390  transmit_engine/tx_btc/Mcompar_btu_cy<6> (transmit_engine/w_btu)
     LUT3:I2->O            1   0.097   0.000  transmit_engine/tx_btc/Mcount_bit_time_count_lut<0> (transmit_engine/tx_btc/Mcount_bit_time_count_lut<0>)
     MUXCY:S->O            1   0.353   0.000  transmit_engine/tx_btc/Mcount_bit_time_count_cy<0> (transmit_engine/tx_btc/Mcount_bit_time_count_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  transmit_engine/tx_btc/Mcount_bit_time_count_cy<1> (transmit_engine/tx_btc/Mcount_bit_time_count_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  transmit_engine/tx_btc/Mcount_bit_time_count_cy<2> (transmit_engine/tx_btc/Mcount_bit_time_count_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  transmit_engine/tx_btc/Mcount_bit_time_count_cy<3> (transmit_engine/tx_btc/Mcount_bit_time_count_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  transmit_engine/tx_btc/Mcount_bit_time_count_cy<4> (transmit_engine/tx_btc/Mcount_bit_time_count_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  transmit_engine/tx_btc/Mcount_bit_time_count_cy<5> (transmit_engine/tx_btc/Mcount_bit_time_count_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  transmit_engine/tx_btc/Mcount_bit_time_count_cy<6> (transmit_engine/tx_btc/Mcount_bit_time_count_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  transmit_engine/tx_btc/Mcount_bit_time_count_cy<7> (transmit_engine/tx_btc/Mcount_bit_time_count_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  transmit_engine/tx_btc/Mcount_bit_time_count_cy<8> (transmit_engine/tx_btc/Mcount_bit_time_count_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  transmit_engine/tx_btc/Mcount_bit_time_count_cy<9> (transmit_engine/tx_btc/Mcount_bit_time_count_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  transmit_engine/tx_btc/Mcount_bit_time_count_cy<10> (transmit_engine/tx_btc/Mcount_bit_time_count_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  transmit_engine/tx_btc/Mcount_bit_time_count_cy<11> (transmit_engine/tx_btc/Mcount_bit_time_count_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  transmit_engine/tx_btc/Mcount_bit_time_count_cy<12> (transmit_engine/tx_btc/Mcount_bit_time_count_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  transmit_engine/tx_btc/Mcount_bit_time_count_cy<13> (transmit_engine/tx_btc/Mcount_bit_time_count_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  transmit_engine/tx_btc/Mcount_bit_time_count_cy<14> (transmit_engine/tx_btc/Mcount_bit_time_count_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  transmit_engine/tx_btc/Mcount_bit_time_count_cy<15> (transmit_engine/tx_btc/Mcount_bit_time_count_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  transmit_engine/tx_btc/Mcount_bit_time_count_cy<16> (transmit_engine/tx_btc/Mcount_bit_time_count_cy<16>)
     MUXCY:CI->O           0   0.023   0.000  transmit_engine/tx_btc/Mcount_bit_time_count_cy<17> (transmit_engine/tx_btc/Mcount_bit_time_count_cy<17>)
     XORCY:CI->O           1   0.370   0.000  transmit_engine/tx_btc/Mcount_bit_time_count_xor<18> (transmit_engine/tx_btc/Mcount_bit_time_count18)
     FDC:D                     0.008          transmit_engine/tx_btc/bit_time_count_18
    ----------------------------------------
    Total                      3.652ns (1.905ns logic, 1.747ns route)
                                       (52.2% logic, 47.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 33 / 10
-------------------------------------------------------------------------
Offset:              1.743ns (Levels of Logic = 3)
  Source:            receive_engine/datapath_rx/rx_shift_reg/data_out_5 (FF)
  Destination:       UART_DS<4> (PAD)
  Source Clock:      clk rising

  Data Path: receive_engine/datapath_rx/rx_shift_reg/data_out_5 to UART_DS<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.361   0.525  receive_engine/datapath_rx/rx_shift_reg/data_out_5 (receive_engine/datapath_rx/rx_shift_reg/data_out_5)
     LUT5:I2->O            2   0.097   0.383  receive_engine/datapath_rx/Mmux_w_p_gen_mux151 (w_data_to_TB<4>)
     LUT4:I2->O            1   0.097   0.279  Mmux_UART_DS51 (UART_DS_4_OBUF)
     OBUF:I->O                 0.000          UART_DS_4_OBUF (UART_DS<4>)
    ----------------------------------------
    Total                      1.743ns (0.555ns logic, 1.188ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 32 / 8
-------------------------------------------------------------------------
Delay:               1.591ns (Levels of Logic = 4)
  Source:            eight (PAD)
  Destination:       UART_DS<4> (PAD)

  Data Path: eight to UART_DS<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   0.001   0.734  eight_IBUF (eight_IBUF)
     LUT5:I0->O            2   0.097   0.383  receive_engine/datapath_rx/Mmux_w_p_gen_mux131 (w_data_to_TB<2>)
     LUT4:I2->O            1   0.097   0.279  Mmux_UART_DS31 (UART_DS_2_OBUF)
     OBUF:I->O                 0.000          UART_DS_2_OBUF (UART_DS<2>)
    ----------------------------------------
    Total                      1.591ns (0.195ns logic, 1.396ns route)
                                       (12.3% logic, 87.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.556|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.97 secs
 
--> 

Total memory usage is 4639192 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    2 (   0 filtered)

