
MCPS_V1.2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d380  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000aec  0800d510  0800d510  0001d510  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800dffc  0800dffc  000201e0  2**0
                  CONTENTS
  4 .ARM          00000000  0800dffc  0800dffc  000201e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800dffc  0800dffc  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800dffc  0800dffc  0001dffc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e000  0800e000  0001e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800e004  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201e0  2**0
                  CONTENTS
 10 .bss          00000a5c  200001e0  200001e0  000201e0  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000c3c  20000c3c  000201e0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY
 14 .debug_info   00012126  00000000  00000000  00020253  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00002a2a  00000000  00000000  00032379  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000010d0  00000000  00000000  00034da8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000d05  00000000  00000000  00035e78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000226b2  00000000  00000000  00036b7d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001626e  00000000  00000000  0005922f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000cbd38  00000000  00000000  0006f49d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00005b7c  00000000  00000000  0013b1d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000007d  00000000  00000000  00140d54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800d4f8 	.word	0x0800d4f8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	0800d4f8 	.word	0x0800d4f8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_d2lz>:
 8000c88:	b538      	push	{r3, r4, r5, lr}
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	4604      	mov	r4, r0
 8000c90:	460d      	mov	r5, r1
 8000c92:	f7ff ff23 	bl	8000adc <__aeabi_dcmplt>
 8000c96:	b928      	cbnz	r0, 8000ca4 <__aeabi_d2lz+0x1c>
 8000c98:	4620      	mov	r0, r4
 8000c9a:	4629      	mov	r1, r5
 8000c9c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ca0:	f000 b80a 	b.w	8000cb8 <__aeabi_d2ulz>
 8000ca4:	4620      	mov	r0, r4
 8000ca6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000caa:	f000 f805 	bl	8000cb8 <__aeabi_d2ulz>
 8000cae:	4240      	negs	r0, r0
 8000cb0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cb4:	bd38      	pop	{r3, r4, r5, pc}
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_d2ulz>:
 8000cb8:	b5d0      	push	{r4, r6, r7, lr}
 8000cba:	4b0c      	ldr	r3, [pc, #48]	; (8000cec <__aeabi_d2ulz+0x34>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	4606      	mov	r6, r0
 8000cc0:	460f      	mov	r7, r1
 8000cc2:	f7ff fc99 	bl	80005f8 <__aeabi_dmul>
 8000cc6:	f7ff ff6f 	bl	8000ba8 <__aeabi_d2uiz>
 8000cca:	4604      	mov	r4, r0
 8000ccc:	f7ff fc1a 	bl	8000504 <__aeabi_ui2d>
 8000cd0:	4b07      	ldr	r3, [pc, #28]	; (8000cf0 <__aeabi_d2ulz+0x38>)
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	f7ff fc90 	bl	80005f8 <__aeabi_dmul>
 8000cd8:	4602      	mov	r2, r0
 8000cda:	460b      	mov	r3, r1
 8000cdc:	4630      	mov	r0, r6
 8000cde:	4639      	mov	r1, r7
 8000ce0:	f7ff fad2 	bl	8000288 <__aeabi_dsub>
 8000ce4:	f7ff ff60 	bl	8000ba8 <__aeabi_d2uiz>
 8000ce8:	4621      	mov	r1, r4
 8000cea:	bdd0      	pop	{r4, r6, r7, pc}
 8000cec:	3df00000 	.word	0x3df00000
 8000cf0:	41f00000 	.word	0x41f00000

08000cf4 <debounce>:
 *	This function check button state and set the button_down variable if a 
 *	debounced button down press or release is detected.
 *	Call this function about 100 times per second. 	
 */
static inline void debounce(void)
{
 8000cf4:	b480      	push	{r7}
 8000cf6:	b083      	sub	sp, #12
 8000cf8:	af00      	add	r7, sp, #0
    static uint8_t button_state = 0;

    /* Read buttons (buttons are active low so invert with hardware in panel_library.c).
     * Xor with button_state to see which ones are about to change state.
     */
    uint8_t state_changed = ( KEY_READ ) ^ button_state;
 8000cfa:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000cfe:	691b      	ldr	r3, [r3, #16]
 8000d00:	0a9b      	lsrs	r3, r3, #10
 8000d02:	b25b      	sxtb	r3, r3
 8000d04:	f003 0307 	and.w	r3, r3, #7
 8000d08:	b25a      	sxtb	r2, r3
 8000d0a:	4b25      	ldr	r3, [pc, #148]	; (8000da0 <debounce+0xac>)
 8000d0c:	691b      	ldr	r3, [r3, #16]
 8000d0e:	0adb      	lsrs	r3, r3, #11
 8000d10:	b25b      	sxtb	r3, r3
 8000d12:	f003 0308 	and.w	r3, r3, #8
 8000d16:	b25b      	sxtb	r3, r3
 8000d18:	4313      	orrs	r3, r2
 8000d1a:	b25a      	sxtb	r2, r3
 8000d1c:	4b21      	ldr	r3, [pc, #132]	; (8000da4 <debounce+0xb0>)
 8000d1e:	781b      	ldrb	r3, [r3, #0]
 8000d20:	b25b      	sxtb	r3, r3
 8000d22:	4053      	eors	r3, r2
 8000d24:	b25b      	sxtb	r3, r3
 8000d26:	71fb      	strb	r3, [r7, #7]
	  								 for weld connection debounce 
	 */
// 	uint8_t state_debounced = ((PORTB.IN & PIN4_bm)>>1);
	
    /* Decrease counters where state_changed = 1, set the others to 0b11. */
    VC_DEC_OR_SET(vcount_high, vcount_low, state_changed);
 8000d28:	4b1f      	ldr	r3, [pc, #124]	; (8000da8 <debounce+0xb4>)
 8000d2a:	781a      	ldrb	r2, [r3, #0]
 8000d2c:	79fb      	ldrb	r3, [r7, #7]
 8000d2e:	4013      	ands	r3, r2
 8000d30:	b2db      	uxtb	r3, r3
 8000d32:	43db      	mvns	r3, r3
 8000d34:	b2da      	uxtb	r2, r3
 8000d36:	4b1c      	ldr	r3, [pc, #112]	; (8000da8 <debounce+0xb4>)
 8000d38:	701a      	strb	r2, [r3, #0]
 8000d3a:	4b1c      	ldr	r3, [pc, #112]	; (8000dac <debounce+0xb8>)
 8000d3c:	781a      	ldrb	r2, [r3, #0]
 8000d3e:	79fb      	ldrb	r3, [r7, #7]
 8000d40:	4013      	ands	r3, r2
 8000d42:	b2da      	uxtb	r2, r3
 8000d44:	4b18      	ldr	r3, [pc, #96]	; (8000da8 <debounce+0xb4>)
 8000d46:	781b      	ldrb	r3, [r3, #0]
 8000d48:	4053      	eors	r3, r2
 8000d4a:	b2da      	uxtb	r2, r3
 8000d4c:	4b17      	ldr	r3, [pc, #92]	; (8000dac <debounce+0xb8>)
 8000d4e:	701a      	strb	r2, [r3, #0]
    
    /* Update state_changed to have a 1 only if the counter overflowed. */
    state_changed &= vcount_low & vcount_high;
 8000d50:	4b15      	ldr	r3, [pc, #84]	; (8000da8 <debounce+0xb4>)
 8000d52:	781a      	ldrb	r2, [r3, #0]
 8000d54:	4b15      	ldr	r3, [pc, #84]	; (8000dac <debounce+0xb8>)
 8000d56:	781b      	ldrb	r3, [r3, #0]
 8000d58:	4013      	ands	r3, r2
 8000d5a:	b2da      	uxtb	r2, r3
 8000d5c:	79fb      	ldrb	r3, [r7, #7]
 8000d5e:	4013      	ands	r3, r2
 8000d60:	71fb      	strb	r3, [r7, #7]
	
    /* Change button_state for the buttons who's counters rolled over. */
    button_state ^= state_changed;
 8000d62:	4b10      	ldr	r3, [pc, #64]	; (8000da4 <debounce+0xb0>)
 8000d64:	781a      	ldrb	r2, [r3, #0]
 8000d66:	79fb      	ldrb	r3, [r7, #7]
 8000d68:	4053      	eors	r3, r2
 8000d6a:	b2da      	uxtb	r2, r3
 8000d6c:	4b0d      	ldr	r3, [pc, #52]	; (8000da4 <debounce+0xb0>)
 8000d6e:	701a      	strb	r2, [r3, #0]
// 	buttons_hold = (button_state);

    /* Update buttons_release with buttons who's counters rolled over
     * and still them states is 0 (released).
     */
    buttons_release |= (button_state & (KEY_RELEASE_MASK/*|PIN3_bm*/)) & state_changed;   //release action.
 8000d70:	4b0c      	ldr	r3, [pc, #48]	; (8000da4 <debounce+0xb0>)
 8000d72:	781a      	ldrb	r2, [r3, #0]
 8000d74:	79fb      	ldrb	r3, [r7, #7]
 8000d76:	4013      	ands	r3, r2
 8000d78:	b2db      	uxtb	r3, r3
 8000d7a:	b25b      	sxtb	r3, r3
 8000d7c:	f003 030f 	and.w	r3, r3, #15
 8000d80:	b25a      	sxtb	r2, r3
 8000d82:	4b0b      	ldr	r3, [pc, #44]	; (8000db0 <debounce+0xbc>)
 8000d84:	781b      	ldrb	r3, [r3, #0]
 8000d86:	b2db      	uxtb	r3, r3
 8000d88:	b25b      	sxtb	r3, r3
 8000d8a:	4313      	orrs	r3, r2
 8000d8c:	b25b      	sxtb	r3, r3
 8000d8e:	b2da      	uxtb	r2, r3
 8000d90:	4b07      	ldr	r3, [pc, #28]	; (8000db0 <debounce+0xbc>)
 8000d92:	701a      	strb	r2, [r3, #0]
	// buttons_press |= (button_state ^ (KEY_RELEASE_MASK/*|PIN3_bm*/)) & state_changed;   //press action.
/* 	pedalHold		 = (button_state & PIN3_bm); // Pedal state   // its state has holded , not release
	armSensor		 = (button_state & PIN2_bm); // sensor state    // its state has holded  , not release */
}
 8000d94:	bf00      	nop
 8000d96:	370c      	adds	r7, #12
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9e:	4770      	bx	lr
 8000da0:	48000800 	.word	0x48000800
 8000da4:	20000a8c 	.word	0x20000a8c
 8000da8:	2000000a 	.word	0x2000000a
 8000dac:	2000000b 	.word	0x2000000b
 8000db0:	20000aed 	.word	0x20000aed

08000db4 <ContactUs>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
char ContactUs( char input )
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b082      	sub	sp, #8
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	4603      	mov	r3, r0
 8000dbc:	71fb      	strb	r3, [r7, #7]
	static uint8_t enterFunction = 1;
	if ( enterFunction==1 )
 8000dbe:	4b1c      	ldr	r3, [pc, #112]	; (8000e30 <ContactUs+0x7c>)
 8000dc0:	781b      	ldrb	r3, [r3, #0]
 8000dc2:	2b01      	cmp	r3, #1
 8000dc4:	d115      	bne.n	8000df2 <ContactUs+0x3e>
	{
		LCD_Clear();
 8000dc6:	f007 fe05 	bl	80089d4 <LCD_Clear>
		LCD_Puts(1,LCD_LINE1, "Tel:021-66760674");
 8000dca:	4a1a      	ldr	r2, [pc, #104]	; (8000e34 <ContactUs+0x80>)
 8000dcc:	2100      	movs	r1, #0
 8000dce:	2001      	movs	r0, #1
 8000dd0:	f007 fe0a 	bl	80089e8 <LCD_Puts>
		LCD_Puts(1,LCD_LINE2, "Tel:09191143937");
 8000dd4:	4a18      	ldr	r2, [pc, #96]	; (8000e38 <ContactUs+0x84>)
 8000dd6:	2101      	movs	r1, #1
 8000dd8:	2001      	movs	r0, #1
 8000dda:	f007 fe05 	bl	80089e8 <LCD_Puts>
		LCD_Puts(1,LCD_LINE3, "website");
 8000dde:	4a17      	ldr	r2, [pc, #92]	; (8000e3c <ContactUs+0x88>)
 8000de0:	2102      	movs	r1, #2
 8000de2:	2001      	movs	r0, #1
 8000de4:	f007 fe00 	bl	80089e8 <LCD_Puts>
		LCD_Puts(2,LCD_LINE4, "Nekoorad.com");
 8000de8:	4a15      	ldr	r2, [pc, #84]	; (8000e40 <ContactUs+0x8c>)
 8000dea:	2103      	movs	r1, #3
 8000dec:	2002      	movs	r0, #2
 8000dee:	f007 fdfb 	bl	80089e8 <LCD_Puts>
	}
	enterFunction=0;
 8000df2:	4b0f      	ldr	r3, [pc, #60]	; (8000e30 <ContactUs+0x7c>)
 8000df4:	2200      	movs	r2, #0
 8000df6:	701a      	strb	r2, [r3, #0]
	if (input == KEY_STANDBY)
 8000df8:	79fb      	ldrb	r3, [r7, #7]
 8000dfa:	2b08      	cmp	r3, #8
 8000dfc:	d104      	bne.n	8000e08 <ContactUs+0x54>
	{
		enterFunction = 1;
 8000dfe:	4b0c      	ldr	r3, [pc, #48]	; (8000e30 <ContactUs+0x7c>)
 8000e00:	2201      	movs	r2, #1
 8000e02:	701a      	strb	r2, [r3, #0]
		return ST_STANDBY;
 8000e04:	2314      	movs	r3, #20
 8000e06:	e00e      	b.n	8000e26 <ContactUs+0x72>
	}
	else if (input==KEY_BACK)
 8000e08:	79fb      	ldrb	r3, [r7, #7]
 8000e0a:	2b04      	cmp	r3, #4
 8000e0c:	d10a      	bne.n	8000e24 <ContactUs+0x70>
	{
		refreshLcd = true;  // atention to DisplyRunMenu	function
 8000e0e:	4b0d      	ldr	r3, [pc, #52]	; (8000e44 <ContactUs+0x90>)
 8000e10:	2201      	movs	r2, #1
 8000e12:	701a      	strb	r2, [r3, #0]
		variable = ST_CHANGE_MENU;
 8000e14:	4b0c      	ldr	r3, [pc, #48]	; (8000e48 <ContactUs+0x94>)
 8000e16:	2250      	movs	r2, #80	; 0x50
 8000e18:	701a      	strb	r2, [r3, #0]
		enterFunction = 1;
 8000e1a:	4b05      	ldr	r3, [pc, #20]	; (8000e30 <ContactUs+0x7c>)
 8000e1c:	2201      	movs	r2, #1
 8000e1e:	701a      	strb	r2, [r3, #0]
		return ST_MAIN_STATE;
 8000e20:	231e      	movs	r3, #30
 8000e22:	e000      	b.n	8000e26 <ContactUs+0x72>
	}

 	return ST_CONTACT_US;
 8000e24:	2364      	movs	r3, #100	; 0x64
}
 8000e26:	4618      	mov	r0, r3
 8000e28:	3708      	adds	r7, #8
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bd80      	pop	{r7, pc}
 8000e2e:	bf00      	nop
 8000e30:	20000003 	.word	0x20000003
 8000e34:	0800d510 	.word	0x0800d510
 8000e38:	0800d524 	.word	0x0800d524
 8000e3c:	0800d534 	.word	0x0800d534
 8000e40:	0800d53c 	.word	0x0800d53c
 8000e44:	20000924 	.word	0x20000924
 8000e48:	200008fd 	.word	0x200008fd

08000e4c <HLine>:
	}
}

// It draws lines in lcd.
void HLine (char x, char y, uint8_t KindofLine,char mem8)
{
 8000e4c:	b590      	push	{r4, r7, lr}
 8000e4e:	b083      	sub	sp, #12
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	4604      	mov	r4, r0
 8000e54:	4608      	mov	r0, r1
 8000e56:	4611      	mov	r1, r2
 8000e58:	461a      	mov	r2, r3
 8000e5a:	4623      	mov	r3, r4
 8000e5c:	71fb      	strb	r3, [r7, #7]
 8000e5e:	4603      	mov	r3, r0
 8000e60:	71bb      	strb	r3, [r7, #6]
 8000e62:	460b      	mov	r3, r1
 8000e64:	717b      	strb	r3, [r7, #5]
 8000e66:	4613      	mov	r3, r2
 8000e68:	713b      	strb	r3, [r7, #4]
	 LCD_CreateChar(mem8,line[KindofLine]);
 8000e6a:	797b      	ldrb	r3, [r7, #5]
 8000e6c:	00db      	lsls	r3, r3, #3
 8000e6e:	4a0a      	ldr	r2, [pc, #40]	; (8000e98 <HLine+0x4c>)
 8000e70:	441a      	add	r2, r3
 8000e72:	793b      	ldrb	r3, [r7, #4]
 8000e74:	4611      	mov	r1, r2
 8000e76:	4618      	mov	r0, r3
 8000e78:	f007 fe28 	bl	8008acc <LCD_CreateChar>
	 LCD_CursorSet(x,y);
 8000e7c:	79ba      	ldrb	r2, [r7, #6]
 8000e7e:	79fb      	ldrb	r3, [r7, #7]
 8000e80:	4611      	mov	r1, r2
 8000e82:	4618      	mov	r0, r3
 8000e84:	f007 fec6 	bl	8008c14 <LCD_CursorSet>
	 LCD_Data(mem8);
 8000e88:	793b      	ldrb	r3, [r7, #4]
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	f007 fe63 	bl	8008b56 <LCD_Data>
}
 8000e90:	bf00      	nop
 8000e92:	370c      	adds	r7, #12
 8000e94:	46bd      	mov	sp, r7
 8000e96:	bd90      	pop	{r4, r7, pc}
 8000e98:	0800d5f0 	.word	0x0800d5f0

08000e9c <WeldDisplay>:

// It shows weld animation.
void WeldDisplay(void)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b082      	sub	sp, #8
 8000ea0:	af00      	add	r7, sp, #0
	 uint8_t ArcNumber=0;
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	71fb      	strb	r3, [r7, #7]
	 while (ArcNumber<5)
 8000ea6:	e019      	b.n	8000edc <WeldDisplay+0x40>
	 {
		 if (flcd100ms)
 8000ea8:	4b10      	ldr	r3, [pc, #64]	; (8000eec <WeldDisplay+0x50>)
 8000eaa:	781b      	ldrb	r3, [r3, #0]
 8000eac:	b2db      	uxtb	r3, r3
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d014      	beq.n	8000edc <WeldDisplay+0x40>
		 {
			 LCD_CreateChar(LCD_Mem7,arcSymbol[ArcNumber]);
 8000eb2:	79fb      	ldrb	r3, [r7, #7]
 8000eb4:	00db      	lsls	r3, r3, #3
 8000eb6:	4a0e      	ldr	r2, [pc, #56]	; (8000ef0 <WeldDisplay+0x54>)
 8000eb8:	4413      	add	r3, r2
 8000eba:	4619      	mov	r1, r3
 8000ebc:	2007      	movs	r0, #7
 8000ebe:	f007 fe05 	bl	8008acc <LCD_CreateChar>
			 LCD_CursorSet(10,LCD_LINE1);
 8000ec2:	2100      	movs	r1, #0
 8000ec4:	200a      	movs	r0, #10
 8000ec6:	f007 fea5 	bl	8008c14 <LCD_CursorSet>
			 LCD_Data(LCD_Mem7);
 8000eca:	2007      	movs	r0, #7
 8000ecc:	f007 fe43 	bl	8008b56 <LCD_Data>
			 ArcNumber++;
 8000ed0:	79fb      	ldrb	r3, [r7, #7]
 8000ed2:	3301      	adds	r3, #1
 8000ed4:	71fb      	strb	r3, [r7, #7]
			 flcd100ms=false;
 8000ed6:	4b05      	ldr	r3, [pc, #20]	; (8000eec <WeldDisplay+0x50>)
 8000ed8:	2200      	movs	r2, #0
 8000eda:	701a      	strb	r2, [r3, #0]
	 while (ArcNumber<5)
 8000edc:	79fb      	ldrb	r3, [r7, #7]
 8000ede:	2b04      	cmp	r3, #4
 8000ee0:	d9e2      	bls.n	8000ea8 <WeldDisplay+0xc>
		 }

	 }
}
 8000ee2:	bf00      	nop
 8000ee4:	bf00      	nop
 8000ee6:	3708      	adds	r7, #8
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	bd80      	pop	{r7, pc}
 8000eec:	20000937 	.word	0x20000937
 8000ef0:	0800d5c8 	.word	0x0800d5c8

08000ef4 <DisplayRunMenu>:
 *
 *	This function displays LCD texts each 500 mS or if when a change in data occurs.
 *
 */
static inline void DisplayRunMenu(void)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b084      	sub	sp, #16
 8000ef8:	af00      	add	r7, sp, #0
	char lcdBuffer[12];

	if ( flagRefreshValue500ms == true )
 8000efa:	4b60      	ldr	r3, [pc, #384]	; (800107c <DisplayRunMenu+0x188>)
 8000efc:	781b      	ldrb	r3, [r3, #0]
 8000efe:	b2db      	uxtb	r3, r3
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d04f      	beq.n	8000fa4 <DisplayRunMenu+0xb0>
	{
		for ( uint8_t n = 0 ; n < 4 ; n++)
 8000f04:	2300      	movs	r3, #0
 8000f06:	73fb      	strb	r3, [r7, #15]
 8000f08:	e049      	b.n	8000f9e <DisplayRunMenu+0xaa>
		{
			/* Display values */
			switch(elementType[n])
 8000f0a:	7bfb      	ldrb	r3, [r7, #15]
 8000f0c:	4a5c      	ldr	r2, [pc, #368]	; (8001080 <DisplayRunMenu+0x18c>)
 8000f0e:	5cd3      	ldrb	r3, [r2, r3]
 8000f10:	2b04      	cmp	r3, #4
 8000f12:	d02c      	beq.n	8000f6e <DisplayRunMenu+0x7a>
 8000f14:	2b04      	cmp	r3, #4
 8000f16:	dc3c      	bgt.n	8000f92 <DisplayRunMenu+0x9e>
 8000f18:	2b01      	cmp	r3, #1
 8000f1a:	d002      	beq.n	8000f22 <DisplayRunMenu+0x2e>
 8000f1c:	2b03      	cmp	r3, #3
 8000f1e:	d015      	beq.n	8000f4c <DisplayRunMenu+0x58>
 8000f20:	e037      	b.n	8000f92 <DisplayRunMenu+0x9e>
			{
				case ET_FLT:	sprintf(lcdBuffer, "%-4.1f", pValues[n]->fval);
 8000f22:	7bfb      	ldrb	r3, [r7, #15]
 8000f24:	4a57      	ldr	r2, [pc, #348]	; (8001084 <DisplayRunMenu+0x190>)
 8000f26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	f7ff fb0b 	bl	8000548 <__aeabi_f2d>
 8000f32:	4602      	mov	r2, r0
 8000f34:	460b      	mov	r3, r1
 8000f36:	4638      	mov	r0, r7
 8000f38:	4953      	ldr	r1, [pc, #332]	; (8001088 <DisplayRunMenu+0x194>)
 8000f3a:	f008 fe01 	bl	8009b40 <siprintf>
								LCD_Puts(14,n, lcdBuffer);
 8000f3e:	463a      	mov	r2, r7
 8000f40:	7bfb      	ldrb	r3, [r7, #15]
 8000f42:	4619      	mov	r1, r3
 8000f44:	200e      	movs	r0, #14
 8000f46:	f007 fd4f 	bl	80089e8 <LCD_Puts>
								break;
 8000f4a:	e022      	b.n	8000f92 <DisplayRunMenu+0x9e>

				case ET_INT:
					            sprintf(lcdBuffer, "%-3d", pValues[n]->ival);
 8000f4c:	7bfb      	ldrb	r3, [r7, #15]
 8000f4e:	4a4d      	ldr	r2, [pc, #308]	; (8001084 <DisplayRunMenu+0x190>)
 8000f50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f54:	681a      	ldr	r2, [r3, #0]
 8000f56:	463b      	mov	r3, r7
 8000f58:	494c      	ldr	r1, [pc, #304]	; (800108c <DisplayRunMenu+0x198>)
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	f008 fdf0 	bl	8009b40 <siprintf>
								LCD_Puts(14,n, lcdBuffer);
 8000f60:	463a      	mov	r2, r7
 8000f62:	7bfb      	ldrb	r3, [r7, #15]
 8000f64:	4619      	mov	r1, r3
 8000f66:	200e      	movs	r0, #14
 8000f68:	f007 fd3e 	bl	80089e8 <LCD_Puts>
								break;
 8000f6c:	e011      	b.n	8000f92 <DisplayRunMenu+0x9e>

				case ET_FSTR:
					            LCD_Puts(14,n, pValues[n]->pText[pValues[n]->strNum]);
 8000f6e:	7bfb      	ldrb	r3, [r7, #15]
 8000f70:	4a44      	ldr	r2, [pc, #272]	; (8001084 <DisplayRunMenu+0x190>)
 8000f72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f76:	7bfa      	ldrb	r2, [r7, #15]
 8000f78:	4942      	ldr	r1, [pc, #264]	; (8001084 <DisplayRunMenu+0x190>)
 8000f7a:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000f7e:	f992 2010 	ldrsb.w	r2, [r2, #16]
 8000f82:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000f86:	7bfb      	ldrb	r3, [r7, #15]
 8000f88:	4619      	mov	r1, r3
 8000f8a:	200e      	movs	r0, #14
 8000f8c:	f007 fd2c 	bl	80089e8 <LCD_Puts>
								break;
 8000f90:	bf00      	nop
				/*case ET_ULNG:	sprintf(lcdBuffer, "%lu", pValues[n]->ulval);
								LCD_Puts(14,n, lcdBuffer);
								break;*/

			}
			flagRefreshValue500ms = false;
 8000f92:	4b3a      	ldr	r3, [pc, #232]	; (800107c <DisplayRunMenu+0x188>)
 8000f94:	2200      	movs	r2, #0
 8000f96:	701a      	strb	r2, [r3, #0]
		for ( uint8_t n = 0 ; n < 4 ; n++)
 8000f98:	7bfb      	ldrb	r3, [r7, #15]
 8000f9a:	3301      	adds	r3, #1
 8000f9c:	73fb      	strb	r3, [r7, #15]
 8000f9e:	7bfb      	ldrb	r3, [r7, #15]
 8000fa0:	2b03      	cmp	r3, #3
 8000fa2:	d9b2      	bls.n	8000f0a <DisplayRunMenu+0x16>
		}
	}

	// Plain menu text
	if (refreshLcd == true)
 8000fa4:	4b3a      	ldr	r3, [pc, #232]	; (8001090 <DisplayRunMenu+0x19c>)
 8000fa6:	781b      	ldrb	r3, [r3, #0]
 8000fa8:	2b01      	cmp	r3, #1
 8000faa:	d163      	bne.n	8001074 <DisplayRunMenu+0x180>
	{
		LCD_Clear();
 8000fac:	f007 fd12 	bl	80089d4 <LCD_Clear>
		LCD_CursorSet(0,cursorLine);
 8000fb0:	4b38      	ldr	r3, [pc, #224]	; (8001094 <DisplayRunMenu+0x1a0>)
 8000fb2:	781b      	ldrb	r3, [r3, #0]
 8000fb4:	4619      	mov	r1, r3
 8000fb6:	2000      	movs	r0, #0
 8000fb8:	f007 fe2c 	bl	8008c14 <LCD_CursorSet>
		LCD_Data(0x7E);  //  "->" character
 8000fbc:	207e      	movs	r0, #126	; 0x7e
 8000fbe:	f007 fdca 	bl	8008b56 <LCD_Data>

		for ( uint8_t n = 0 ; n < 4 ; n++)
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	73bb      	strb	r3, [r7, #14]
 8000fc6:	e04f      	b.n	8001068 <DisplayRunMenu+0x174>
		{
			// refresh lcd.
			LCD_Puts(1,n, statetext[n]);
 8000fc8:	7bbb      	ldrb	r3, [r7, #14]
 8000fca:	4a33      	ldr	r2, [pc, #204]	; (8001098 <DisplayRunMenu+0x1a4>)
 8000fcc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000fd0:	7bbb      	ldrb	r3, [r7, #14]
 8000fd2:	4619      	mov	r1, r3
 8000fd4:	2001      	movs	r0, #1
 8000fd6:	f007 fd07 	bl	80089e8 <LCD_Puts>

			/* Display values */
			switch(elementType[n])
 8000fda:	7bbb      	ldrb	r3, [r7, #14]
 8000fdc:	4a28      	ldr	r2, [pc, #160]	; (8001080 <DisplayRunMenu+0x18c>)
 8000fde:	5cd3      	ldrb	r3, [r2, r3]
 8000fe0:	2b04      	cmp	r3, #4
 8000fe2:	d02c      	beq.n	800103e <DisplayRunMenu+0x14a>
 8000fe4:	2b04      	cmp	r3, #4
 8000fe6:	dc3c      	bgt.n	8001062 <DisplayRunMenu+0x16e>
 8000fe8:	2b01      	cmp	r3, #1
 8000fea:	d002      	beq.n	8000ff2 <DisplayRunMenu+0xfe>
 8000fec:	2b03      	cmp	r3, #3
 8000fee:	d015      	beq.n	800101c <DisplayRunMenu+0x128>
 8000ff0:	e037      	b.n	8001062 <DisplayRunMenu+0x16e>
			{
				case ET_FLT:	sprintf(lcdBuffer, "%-4.1f", pValues[n]->fval);
 8000ff2:	7bbb      	ldrb	r3, [r7, #14]
 8000ff4:	4a23      	ldr	r2, [pc, #140]	; (8001084 <DisplayRunMenu+0x190>)
 8000ff6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	f7ff faa3 	bl	8000548 <__aeabi_f2d>
 8001002:	4602      	mov	r2, r0
 8001004:	460b      	mov	r3, r1
 8001006:	4638      	mov	r0, r7
 8001008:	491f      	ldr	r1, [pc, #124]	; (8001088 <DisplayRunMenu+0x194>)
 800100a:	f008 fd99 	bl	8009b40 <siprintf>
								LCD_Puts(14,n, lcdBuffer);
 800100e:	463a      	mov	r2, r7
 8001010:	7bbb      	ldrb	r3, [r7, #14]
 8001012:	4619      	mov	r1, r3
 8001014:	200e      	movs	r0, #14
 8001016:	f007 fce7 	bl	80089e8 <LCD_Puts>
								break;
 800101a:	e022      	b.n	8001062 <DisplayRunMenu+0x16e>

				case ET_INT:	sprintf(lcdBuffer, "%-3d", pValues[n]->ival);
 800101c:	7bbb      	ldrb	r3, [r7, #14]
 800101e:	4a19      	ldr	r2, [pc, #100]	; (8001084 <DisplayRunMenu+0x190>)
 8001020:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001024:	681a      	ldr	r2, [r3, #0]
 8001026:	463b      	mov	r3, r7
 8001028:	4918      	ldr	r1, [pc, #96]	; (800108c <DisplayRunMenu+0x198>)
 800102a:	4618      	mov	r0, r3
 800102c:	f008 fd88 	bl	8009b40 <siprintf>
								LCD_Puts(14,n, lcdBuffer);
 8001030:	463a      	mov	r2, r7
 8001032:	7bbb      	ldrb	r3, [r7, #14]
 8001034:	4619      	mov	r1, r3
 8001036:	200e      	movs	r0, #14
 8001038:	f007 fcd6 	bl	80089e8 <LCD_Puts>
								break;
 800103c:	e011      	b.n	8001062 <DisplayRunMenu+0x16e>

				case ET_FSTR:	LCD_Puts(14,n, pValues[n]->pText[pValues[n]->strNum]);
 800103e:	7bbb      	ldrb	r3, [r7, #14]
 8001040:	4a10      	ldr	r2, [pc, #64]	; (8001084 <DisplayRunMenu+0x190>)
 8001042:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001046:	7bba      	ldrb	r2, [r7, #14]
 8001048:	490e      	ldr	r1, [pc, #56]	; (8001084 <DisplayRunMenu+0x190>)
 800104a:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800104e:	f992 2010 	ldrsb.w	r2, [r2, #16]
 8001052:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001056:	7bbb      	ldrb	r3, [r7, #14]
 8001058:	4619      	mov	r1, r3
 800105a:	200e      	movs	r0, #14
 800105c:	f007 fcc4 	bl	80089e8 <LCD_Puts>
								break;
 8001060:	bf00      	nop
		for ( uint8_t n = 0 ; n < 4 ; n++)
 8001062:	7bbb      	ldrb	r3, [r7, #14]
 8001064:	3301      	adds	r3, #1
 8001066:	73bb      	strb	r3, [r7, #14]
 8001068:	7bbb      	ldrb	r3, [r7, #14]
 800106a:	2b03      	cmp	r3, #3
 800106c:	d9ac      	bls.n	8000fc8 <DisplayRunMenu+0xd4>
								break;*/

			}
		}

		refreshLcd = false;
 800106e:	4b08      	ldr	r3, [pc, #32]	; (8001090 <DisplayRunMenu+0x19c>)
 8001070:	2200      	movs	r2, #0
 8001072:	701a      	strb	r2, [r3, #0]
	}
}
 8001074:	bf00      	nop
 8001076:	3710      	adds	r7, #16
 8001078:	46bd      	mov	sp, r7
 800107a:	bd80      	pop	{r7, pc}
 800107c:	20000931 	.word	0x20000931
 8001080:	20000910 	.word	0x20000910
 8001084:	20000914 	.word	0x20000914
 8001088:	0800d54c 	.word	0x0800d54c
 800108c:	0800d554 	.word	0x0800d554
 8001090:	20000924 	.word	0x20000924
 8001094:	200008ff 	.word	0x200008ff
 8001098:	20000900 	.word	0x20000900

0800109c <VariableMachine>:
  * \param cursorLine	Pointer for save next cursor line to it.
  *
  * \return nextVariable    next state according to the current state and button input.
  */
unsigned char VariableMachine(unsigned char stimuli)
 {
 800109c:	b480      	push	{r7}
 800109e:	b085      	sub	sp, #20
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	4603      	mov	r3, r0
 80010a4:	71fb      	strb	r3, [r7, #7]
 	unsigned char nextVariable = variable;    // Default stay in same state
 80010a6:	4b1d      	ldr	r3, [pc, #116]	; (800111c <VariableMachine+0x80>)
 80010a8:	781b      	ldrb	r3, [r3, #0]
 80010aa:	73fb      	strb	r3, [r7, #15]
 	unsigned char i, j;
 	uint8_t cursorBuffer;

 	for (i=0; ( j=StateNextVar[i].variable) ; i++ )
 80010ac:	2300      	movs	r3, #0
 80010ae:	73bb      	strb	r3, [r7, #14]
 80010b0:	e022      	b.n	80010f8 <VariableMachine+0x5c>
 	{
 		if ( j == variable &&
 80010b2:	4b1a      	ldr	r3, [pc, #104]	; (800111c <VariableMachine+0x80>)
 80010b4:	781b      	ldrb	r3, [r3, #0]
 80010b6:	7b7a      	ldrb	r2, [r7, #13]
 80010b8:	429a      	cmp	r2, r3
 80010ba:	d11a      	bne.n	80010f2 <VariableMachine+0x56>
 				StateNextVar[i].input== stimuli)
 80010bc:	7bbb      	ldrb	r3, [r7, #14]
 80010be:	4a18      	ldr	r2, [pc, #96]	; (8001120 <VariableMachine+0x84>)
 80010c0:	009b      	lsls	r3, r3, #2
 80010c2:	4413      	add	r3, r2
 80010c4:	785b      	ldrb	r3, [r3, #1]
 		if ( j == variable &&
 80010c6:	79fa      	ldrb	r2, [r7, #7]
 80010c8:	429a      	cmp	r2, r3
 80010ca:	d112      	bne.n	80010f2 <VariableMachine+0x56>

 			{
 			nextVariable = StateNextVar[i].nextVariable;
 80010cc:	7bbb      	ldrb	r3, [r7, #14]
 80010ce:	4a14      	ldr	r2, [pc, #80]	; (8001120 <VariableMachine+0x84>)
 80010d0:	009b      	lsls	r3, r3, #2
 80010d2:	4413      	add	r3, r2
 80010d4:	789b      	ldrb	r3, [r3, #2]
 80010d6:	73fb      	strb	r3, [r7, #15]

 			cursorBuffer = StateNextVar[i].cursorLine;
 80010d8:	7bbb      	ldrb	r3, [r7, #14]
 80010da:	4a11      	ldr	r2, [pc, #68]	; (8001120 <VariableMachine+0x84>)
 80010dc:	009b      	lsls	r3, r3, #2
 80010de:	4413      	add	r3, r2
 80010e0:	78db      	ldrb	r3, [r3, #3]
 80010e2:	733b      	strb	r3, [r7, #12]


 			if ( cursorBuffer != LCD_LINE_RECENT )
 80010e4:	7b3b      	ldrb	r3, [r7, #12]
 80010e6:	2b04      	cmp	r3, #4
 80010e8:	d00f      	beq.n	800110a <VariableMachine+0x6e>
 			cursorLine = cursorBuffer;
 80010ea:	4a0e      	ldr	r2, [pc, #56]	; (8001124 <VariableMachine+0x88>)
 80010ec:	7b3b      	ldrb	r3, [r7, #12]
 80010ee:	7013      	strb	r3, [r2, #0]


 			break;
 80010f0:	e00b      	b.n	800110a <VariableMachine+0x6e>
 	for (i=0; ( j=StateNextVar[i].variable) ; i++ )
 80010f2:	7bbb      	ldrb	r3, [r7, #14]
 80010f4:	3301      	adds	r3, #1
 80010f6:	73bb      	strb	r3, [r7, #14]
 80010f8:	7bbb      	ldrb	r3, [r7, #14]
 80010fa:	4a09      	ldr	r2, [pc, #36]	; (8001120 <VariableMachine+0x84>)
 80010fc:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 8001100:	737b      	strb	r3, [r7, #13]
 8001102:	7b7b      	ldrb	r3, [r7, #13]
 8001104:	2b00      	cmp	r3, #0
 8001106:	d1d4      	bne.n	80010b2 <VariableMachine+0x16>
 8001108:	e000      	b.n	800110c <VariableMachine+0x70>
 			break;
 800110a:	bf00      	nop
 		}
 	}


 	return nextVariable;
 800110c:	7bfb      	ldrb	r3, [r7, #15]
 }
 800110e:	4618      	mov	r0, r3
 8001110:	3714      	adds	r7, #20
 8001112:	46bd      	mov	sp, r7
 8001114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001118:	4770      	bx	lr
 800111a:	bf00      	nop
 800111c:	200008fd 	.word	0x200008fd
 8001120:	20000960 	.word	0x20000960
 8001124:	200008ff 	.word	0x200008ff

08001128 <StandBy>:

char StandBy(char input)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b082      	sub	sp, #8
 800112c:	af00      	add	r7, sp, #0
 800112e:	4603      	mov	r3, r0
 8001130:	71fb      	strb	r3, [r7, #7]
	static char x1_dot=0/*,count1=0*/;

	static uint8_t	enterFunction = 1;

	if ( enterFunction==1 )
 8001132:	4b65      	ldr	r3, [pc, #404]	; (80012c8 <StandBy+0x1a0>)
 8001134:	781b      	ldrb	r3, [r3, #0]
 8001136:	2b01      	cmp	r3, #1
 8001138:	d108      	bne.n	800114c <StandBy+0x24>
	{
		buzzer[BUZZ_NUM] = 1;
 800113a:	4b64      	ldr	r3, [pc, #400]	; (80012cc <StandBy+0x1a4>)
 800113c:	2201      	movs	r2, #1
 800113e:	701a      	strb	r2, [r3, #0]
		buzzer[BUZZ_DELAY] = 255;
 8001140:	4b62      	ldr	r3, [pc, #392]	; (80012cc <StandBy+0x1a4>)
 8001142:	22ff      	movs	r2, #255	; 0xff
 8001144:	705a      	strb	r2, [r3, #1]
		enterFunction =0;
 8001146:	4b60      	ldr	r3, [pc, #384]	; (80012c8 <StandBy+0x1a0>)
 8001148:	2200      	movs	r2, #0
 800114a:	701a      	strb	r2, [r3, #0]
	}


	if(reWarning == 0 || warningVar == 0)	//need for show after some second warning occured or not any warnings.
 800114c:	4b60      	ldr	r3, [pc, #384]	; (80012d0 <StandBy+0x1a8>)
 800114e:	781b      	ldrb	r3, [r3, #0]
 8001150:	2b00      	cmp	r3, #0
 8001152:	d004      	beq.n	800115e <StandBy+0x36>
 8001154:	4b5f      	ldr	r3, [pc, #380]	; (80012d4 <StandBy+0x1ac>)
 8001156:	881b      	ldrh	r3, [r3, #0]
 8001158:	2b00      	cmp	r3, #0
 800115a:	f040 80a4 	bne.w	80012a6 <StandBy+0x17e>
	{
			if(f2lcd100ms)
 800115e:	4b5e      	ldr	r3, [pc, #376]	; (80012d8 <StandBy+0x1b0>)
 8001160:	781b      	ldrb	r3, [r3, #0]
 8001162:	b2db      	uxtb	r3, r3
 8001164:	2b00      	cmp	r3, #0
 8001166:	d075      	beq.n	8001254 <StandBy+0x12c>
			{

				// display animation of medinalTeb first time when turn on after that show "STANDBY"
				if (x1_dot>=6 && count1<19)
 8001168:	4b5c      	ldr	r3, [pc, #368]	; (80012dc <StandBy+0x1b4>)
 800116a:	781b      	ldrb	r3, [r3, #0]
 800116c:	2b05      	cmp	r3, #5
 800116e:	d958      	bls.n	8001222 <StandBy+0xfa>
 8001170:	4b5b      	ldr	r3, [pc, #364]	; (80012e0 <StandBy+0x1b8>)
 8001172:	781b      	ldrb	r3, [r3, #0]
 8001174:	2b12      	cmp	r3, #18
 8001176:	d854      	bhi.n	8001222 <StandBy+0xfa>
				{
					count1++;
 8001178:	4b59      	ldr	r3, [pc, #356]	; (80012e0 <StandBy+0x1b8>)
 800117a:	781b      	ldrb	r3, [r3, #0]
 800117c:	3301      	adds	r3, #1
 800117e:	b2da      	uxtb	r2, r3
 8001180:	4b57      	ldr	r3, [pc, #348]	; (80012e0 <StandBy+0x1b8>)
 8001182:	701a      	strb	r2, [r3, #0]
					if(count1<=5)
 8001184:	4b56      	ldr	r3, [pc, #344]	; (80012e0 <StandBy+0x1b8>)
 8001186:	781b      	ldrb	r3, [r3, #0]
 8001188:	2b05      	cmp	r3, #5
 800118a:	d813      	bhi.n	80011b4 <StandBy+0x8c>
					{
						HLine(9+count1,LCD_LINE3,LCD_UpLine,LCD_Mem0);
 800118c:	4b54      	ldr	r3, [pc, #336]	; (80012e0 <StandBy+0x1b8>)
 800118e:	781b      	ldrb	r3, [r3, #0]
 8001190:	3309      	adds	r3, #9
 8001192:	b2d8      	uxtb	r0, r3
 8001194:	2300      	movs	r3, #0
 8001196:	2202      	movs	r2, #2
 8001198:	2102      	movs	r1, #2
 800119a:	f7ff fe57 	bl	8000e4c <HLine>
						HLine(10-count1,LCD_LINE3,LCD_UpLine,LCD_Mem0);
 800119e:	4b50      	ldr	r3, [pc, #320]	; (80012e0 <StandBy+0x1b8>)
 80011a0:	781b      	ldrb	r3, [r3, #0]
 80011a2:	f1c3 030a 	rsb	r3, r3, #10
 80011a6:	b2d8      	uxtb	r0, r3
 80011a8:	2300      	movs	r3, #0
 80011aa:	2202      	movs	r2, #2
 80011ac:	2102      	movs	r1, #2
 80011ae:	f7ff fe4d 	bl	8000e4c <HLine>
					if(count1<=5)
 80011b2:	e04b      	b.n	800124c <StandBy+0x124>
					}
					else if (count1==6)
 80011b4:	4b4a      	ldr	r3, [pc, #296]	; (80012e0 <StandBy+0x1b8>)
 80011b6:	781b      	ldrb	r3, [r3, #0]
 80011b8:	2b06      	cmp	r3, #6
 80011ba:	d113      	bne.n	80011e4 <StandBy+0xbc>
					{
						HLine(9+count1,LCD_LINE2,LCD_RightLine,LCD_Mem1);
 80011bc:	4b48      	ldr	r3, [pc, #288]	; (80012e0 <StandBy+0x1b8>)
 80011be:	781b      	ldrb	r3, [r3, #0]
 80011c0:	3309      	adds	r3, #9
 80011c2:	b2d8      	uxtb	r0, r3
 80011c4:	2301      	movs	r3, #1
 80011c6:	2201      	movs	r2, #1
 80011c8:	2101      	movs	r1, #1
 80011ca:	f7ff fe3f 	bl	8000e4c <HLine>
						HLine(10-count1,LCD_LINE2,LCD_LeftLine,LCD_Mem2);
 80011ce:	4b44      	ldr	r3, [pc, #272]	; (80012e0 <StandBy+0x1b8>)
 80011d0:	781b      	ldrb	r3, [r3, #0]
 80011d2:	f1c3 030a 	rsb	r3, r3, #10
 80011d6:	b2d8      	uxtb	r0, r3
 80011d8:	2302      	movs	r3, #2
 80011da:	2203      	movs	r2, #3
 80011dc:	2101      	movs	r1, #1
 80011de:	f7ff fe35 	bl	8000e4c <HLine>
					if(count1<=5)
 80011e2:	e033      	b.n	800124c <StandBy+0x124>
					}
					else if (count1<=11)
 80011e4:	4b3e      	ldr	r3, [pc, #248]	; (80012e0 <StandBy+0x1b8>)
 80011e6:	781b      	ldrb	r3, [r3, #0]
 80011e8:	2b0b      	cmp	r3, #11
 80011ea:	d813      	bhi.n	8001214 <StandBy+0xec>
					{
						HLine(21-count1,LCD_LINE1,LCD_DownLine,LCD_Mem3);
 80011ec:	4b3c      	ldr	r3, [pc, #240]	; (80012e0 <StandBy+0x1b8>)
 80011ee:	781b      	ldrb	r3, [r3, #0]
 80011f0:	f1c3 0315 	rsb	r3, r3, #21
 80011f4:	b2d8      	uxtb	r0, r3
 80011f6:	2303      	movs	r3, #3
 80011f8:	2200      	movs	r2, #0
 80011fa:	2100      	movs	r1, #0
 80011fc:	f7ff fe26 	bl	8000e4c <HLine>
						HLine(count1-2,LCD_LINE1,LCD_DownLine,LCD_Mem3);
 8001200:	4b37      	ldr	r3, [pc, #220]	; (80012e0 <StandBy+0x1b8>)
 8001202:	781b      	ldrb	r3, [r3, #0]
 8001204:	3b02      	subs	r3, #2
 8001206:	b2d8      	uxtb	r0, r3
 8001208:	2303      	movs	r3, #3
 800120a:	2200      	movs	r2, #0
 800120c:	2100      	movs	r1, #0
 800120e:	f7ff fe1d 	bl	8000e4c <HLine>
					if(count1<=5)
 8001212:	e01b      	b.n	800124c <StandBy+0x124>
					}
					else if (count1<=12)
 8001214:	4b32      	ldr	r3, [pc, #200]	; (80012e0 <StandBy+0x1b8>)
 8001216:	781b      	ldrb	r3, [r3, #0]
 8001218:	2b0c      	cmp	r3, #12
 800121a:	d817      	bhi.n	800124c <StandBy+0x124>
					WeldDisplay();
 800121c:	f7ff fe3e 	bl	8000e9c <WeldDisplay>
					if(count1<=5)
 8001220:	e014      	b.n	800124c <StandBy+0x124>

				}
				else if (count1==19)
 8001222:	4b2f      	ldr	r3, [pc, #188]	; (80012e0 <StandBy+0x1b8>)
 8001224:	781b      	ldrb	r3, [r3, #0]
 8001226:	2b13      	cmp	r3, #19
 8001228:	d111      	bne.n	800124e <StandBy+0x126>
				{
					LCD_Clear();
 800122a:	f007 fbd3 	bl	80089d4 <LCD_Clear>
					LCD_Puts(7,LCD_LINE2, "STANDBY");
 800122e:	4a2d      	ldr	r2, [pc, #180]	; (80012e4 <StandBy+0x1bc>)
 8001230:	2101      	movs	r1, #1
 8001232:	2007      	movs	r0, #7
 8001234:	f007 fbd8 	bl	80089e8 <LCD_Puts>
					showARMWELD=false;
 8001238:	4b2b      	ldr	r3, [pc, #172]	; (80012e8 <StandBy+0x1c0>)
 800123a:	2200      	movs	r2, #0
 800123c:	701a      	strb	r2, [r3, #0]
//					WELD_FAN_OFF;   // turn off fan when ARMWELD animation finish.
					count1++;  // it runs just first time this (if).
 800123e:	4b28      	ldr	r3, [pc, #160]	; (80012e0 <StandBy+0x1b8>)
 8001240:	781b      	ldrb	r3, [r3, #0]
 8001242:	3301      	adds	r3, #1
 8001244:	b2da      	uxtb	r2, r3
 8001246:	4b26      	ldr	r3, [pc, #152]	; (80012e0 <StandBy+0x1b8>)
 8001248:	701a      	strb	r2, [r3, #0]
 800124a:	e000      	b.n	800124e <StandBy+0x126>
					if(count1<=5)
 800124c:	bf00      	nop
				}
				f2lcd100ms=false;
 800124e:	4b22      	ldr	r3, [pc, #136]	; (80012d8 <StandBy+0x1b0>)
 8001250:	2200      	movs	r2, #0
 8001252:	701a      	strb	r2, [r3, #0]
			}

			if (flcd500ms )
 8001254:	4b25      	ldr	r3, [pc, #148]	; (80012ec <StandBy+0x1c4>)
 8001256:	781b      	ldrb	r3, [r3, #0]
 8001258:	b2db      	uxtb	r3, r3
 800125a:	2b00      	cmp	r3, #0
 800125c:	d023      	beq.n	80012a6 <StandBy+0x17e>
			{
				if (showARMWELD==true)
 800125e:	4b22      	ldr	r3, [pc, #136]	; (80012e8 <StandBy+0x1c0>)
 8001260:	781b      	ldrb	r3, [r3, #0]
 8001262:	2b01      	cmp	r3, #1
 8001264:	d11c      	bne.n	80012a0 <StandBy+0x178>
				{
//					WELD_FAN_ON;   // turn on fan when the device  is turning on.
					if(x1_dot<6)
 8001266:	4b1d      	ldr	r3, [pc, #116]	; (80012dc <StandBy+0x1b4>)
 8001268:	781b      	ldrb	r3, [r3, #0]
 800126a:	2b05      	cmp	r3, #5
 800126c:	d807      	bhi.n	800127e <StandBy+0x156>
					{
						LCD_Clear();
 800126e:	f007 fbb1 	bl	80089d4 <LCD_Clear>
						x1_dot++;
 8001272:	4b1a      	ldr	r3, [pc, #104]	; (80012dc <StandBy+0x1b4>)
 8001274:	781b      	ldrb	r3, [r3, #0]
 8001276:	3301      	adds	r3, #1
 8001278:	b2da      	uxtb	r2, r3
 800127a:	4b18      	ldr	r3, [pc, #96]	; (80012dc <StandBy+0x1b4>)
 800127c:	701a      	strb	r2, [r3, #0]
					}
					LCD_Puts(x1_dot,1, "NEKOO");
 800127e:	4b17      	ldr	r3, [pc, #92]	; (80012dc <StandBy+0x1b4>)
 8001280:	781b      	ldrb	r3, [r3, #0]
 8001282:	4a1b      	ldr	r2, [pc, #108]	; (80012f0 <StandBy+0x1c8>)
 8001284:	2101      	movs	r1, #1
 8001286:	4618      	mov	r0, r3
 8001288:	f007 fbae 	bl	80089e8 <LCD_Puts>
					LCD_Puts((17-x1_dot),1, "RAD");
 800128c:	4b13      	ldr	r3, [pc, #76]	; (80012dc <StandBy+0x1b4>)
 800128e:	781b      	ldrb	r3, [r3, #0]
 8001290:	f1c3 0311 	rsb	r3, r3, #17
 8001294:	b2db      	uxtb	r3, r3
 8001296:	4a17      	ldr	r2, [pc, #92]	; (80012f4 <StandBy+0x1cc>)
 8001298:	2101      	movs	r1, #1
 800129a:	4618      	mov	r0, r3
 800129c:	f007 fba4 	bl	80089e8 <LCD_Puts>
				}

				flcd500ms= false;
 80012a0:	4b12      	ldr	r3, [pc, #72]	; (80012ec <StandBy+0x1c4>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	701a      	strb	r2, [r3, #0]
			}

	}
 	if ( input == KEY_STANDBY )
 80012a6:	79fb      	ldrb	r3, [r7, #7]
 80012a8:	2b08      	cmp	r3, #8
 80012aa:	d107      	bne.n	80012bc <StandBy+0x194>
	{
		enterFunction = 1;
 80012ac:	4b06      	ldr	r3, [pc, #24]	; (80012c8 <StandBy+0x1a0>)
 80012ae:	2201      	movs	r2, #1
 80012b0:	701a      	strb	r2, [r3, #0]
		showARMWELD=false;  // because of don't show ARMWELD when come from RunMeno.
 80012b2:	4b0d      	ldr	r3, [pc, #52]	; (80012e8 <StandBy+0x1c0>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	701a      	strb	r2, [r3, #0]
 		return ST_MAIN_STATE;
 80012b8:	231e      	movs	r3, #30
 80012ba:	e000      	b.n	80012be <StandBy+0x196>
	}

 	return ST_STANDBY;
 80012bc:	2314      	movs	r3, #20
}
 80012be:	4618      	mov	r0, r3
 80012c0:	3708      	adds	r7, #8
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}
 80012c6:	bf00      	nop
 80012c8:	20000004 	.word	0x20000004
 80012cc:	2000095c 	.word	0x2000095c
 80012d0:	20000000 	.word	0x20000000
 80012d4:	20000928 	.word	0x20000928
 80012d8:	20000938 	.word	0x20000938
 80012dc:	20000a78 	.word	0x20000a78
 80012e0:	2000092b 	.word	0x2000092b
 80012e4:	0800d55c 	.word	0x0800d55c
 80012e8:	20000001 	.word	0x20000001
 80012ec:	2000093a 	.word	0x2000093a
 80012f0:	0800d564 	.word	0x0800d564
 80012f4:	0800d56c 	.word	0x0800d56c

080012f8 <MainMenu>:

char MainMenu(char input)
{
 80012f8:	b5b0      	push	{r4, r5, r7, lr}
 80012fa:	b084      	sub	sp, #16
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	4603      	mov	r3, r0
 8001300:	71fb      	strb	r3, [r7, #7]
	/*if (values[VA_WAVE_TYPE].strNum == VOL_LEVEL_NONE )
	{

	}*/

	if ( nextVariable != variable )
 8001302:	4b99      	ldr	r3, [pc, #612]	; (8001568 <MainMenu+0x270>)
 8001304:	781a      	ldrb	r2, [r3, #0]
 8001306:	4b99      	ldr	r3, [pc, #612]	; (800156c <MainMenu+0x274>)
 8001308:	781b      	ldrb	r3, [r3, #0]
 800130a:	429a      	cmp	r2, r3
 800130c:	d071      	beq.n	80013f2 <MainMenu+0xfa>
	{
		variable = nextVariable;
 800130e:	4b96      	ldr	r3, [pc, #600]	; (8001568 <MainMenu+0x270>)
 8001310:	781a      	ldrb	r2, [r3, #0]
 8001312:	4b96      	ldr	r3, [pc, #600]	; (800156c <MainMenu+0x274>)
 8001314:	701a      	strb	r2, [r3, #0]
		refreshLcd = true;  // atention to DisplyRunMenu	function
 8001316:	4b96      	ldr	r3, [pc, #600]	; (8001570 <MainMenu+0x278>)
 8001318:	2201      	movs	r2, #1
 800131a:	701a      	strb	r2, [r3, #0]
		for ( uint8_t currentVariable = 0; (j=StateVar[currentVariable].variable); currentVariable++ )
 800131c:	2300      	movs	r3, #0
 800131e:	73fb      	strb	r3, [r7, #15]
 8001320:	e051      	b.n	80013c6 <MainMenu+0xce>
		{
			/* macro to determine which variable must be displayed in first line in LCD. */
			#define FIRST_LINE_VAR		currentVariable-cursorLine

			if ( j == variable )
 8001322:	4b92      	ldr	r3, [pc, #584]	; (800156c <MainMenu+0x274>)
 8001324:	781b      	ldrb	r3, [r3, #0]
 8001326:	7b7a      	ldrb	r2, [r7, #13]
 8001328:	429a      	cmp	r2, r3
 800132a:	d149      	bne.n	80013c0 <MainMenu+0xc8>
			{
				adjustState = StateVar[currentVariable].adjustState;
 800132c:	7bfa      	ldrb	r2, [r7, #15]
 800132e:	4991      	ldr	r1, [pc, #580]	; (8001574 <MainMenu+0x27c>)
 8001330:	4613      	mov	r3, r2
 8001332:	009b      	lsls	r3, r3, #2
 8001334:	4413      	add	r3, r2
 8001336:	009b      	lsls	r3, r3, #2
 8001338:	440b      	add	r3, r1
 800133a:	3308      	adds	r3, #8
 800133c:	781a      	ldrb	r2, [r3, #0]
 800133e:	4b8e      	ldr	r3, [pc, #568]	; (8001578 <MainMenu+0x280>)
 8001340:	701a      	strb	r2, [r3, #0]
				for ( uint8_t n = 0 ; n<4 ; n++ )
 8001342:	2300      	movs	r3, #0
 8001344:	73bb      	strb	r3, [r7, #14]
 8001346:	e037      	b.n	80013b8 <MainMenu+0xc0>
				{
					statetext[n]  = StateVar[FIRST_LINE_VAR +n].pText;
 8001348:	7bfb      	ldrb	r3, [r7, #15]
 800134a:	4a8c      	ldr	r2, [pc, #560]	; (800157c <MainMenu+0x284>)
 800134c:	7812      	ldrb	r2, [r2, #0]
 800134e:	1a9a      	subs	r2, r3, r2
 8001350:	7bbb      	ldrb	r3, [r7, #14]
 8001352:	441a      	add	r2, r3
 8001354:	7bb9      	ldrb	r1, [r7, #14]
 8001356:	4887      	ldr	r0, [pc, #540]	; (8001574 <MainMenu+0x27c>)
 8001358:	4613      	mov	r3, r2
 800135a:	009b      	lsls	r3, r3, #2
 800135c:	4413      	add	r3, r2
 800135e:	009b      	lsls	r3, r3, #2
 8001360:	4403      	add	r3, r0
 8001362:	3304      	adds	r3, #4
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	4a86      	ldr	r2, [pc, #536]	; (8001580 <MainMenu+0x288>)
 8001368:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
					elementType[n] = StateVar[FIRST_LINE_VAR +n].elementType;
 800136c:	7bfb      	ldrb	r3, [r7, #15]
 800136e:	4a83      	ldr	r2, [pc, #524]	; (800157c <MainMenu+0x284>)
 8001370:	7812      	ldrb	r2, [r2, #0]
 8001372:	1a9a      	subs	r2, r3, r2
 8001374:	7bbb      	ldrb	r3, [r7, #14]
 8001376:	441a      	add	r2, r3
 8001378:	7bb9      	ldrb	r1, [r7, #14]
 800137a:	487e      	ldr	r0, [pc, #504]	; (8001574 <MainMenu+0x27c>)
 800137c:	4613      	mov	r3, r2
 800137e:	009b      	lsls	r3, r3, #2
 8001380:	4413      	add	r3, r2
 8001382:	009b      	lsls	r3, r3, #2
 8001384:	4403      	add	r3, r0
 8001386:	3310      	adds	r3, #16
 8001388:	781a      	ldrb	r2, [r3, #0]
 800138a:	4b7e      	ldr	r3, [pc, #504]	; (8001584 <MainMenu+0x28c>)
 800138c:	545a      	strb	r2, [r3, r1]
					pValues[n] = (ValueStruct*)StateVar[FIRST_LINE_VAR +n].pValueStruct;
 800138e:	7bfb      	ldrb	r3, [r7, #15]
 8001390:	4a7a      	ldr	r2, [pc, #488]	; (800157c <MainMenu+0x284>)
 8001392:	7812      	ldrb	r2, [r2, #0]
 8001394:	1a9a      	subs	r2, r3, r2
 8001396:	7bbb      	ldrb	r3, [r7, #14]
 8001398:	441a      	add	r2, r3
 800139a:	7bb9      	ldrb	r1, [r7, #14]
 800139c:	4875      	ldr	r0, [pc, #468]	; (8001574 <MainMenu+0x27c>)
 800139e:	4613      	mov	r3, r2
 80013a0:	009b      	lsls	r3, r3, #2
 80013a2:	4413      	add	r3, r2
 80013a4:	009b      	lsls	r3, r3, #2
 80013a6:	4403      	add	r3, r0
 80013a8:	330c      	adds	r3, #12
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	4a76      	ldr	r2, [pc, #472]	; (8001588 <MainMenu+0x290>)
 80013ae:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
				for ( uint8_t n = 0 ; n<4 ; n++ )
 80013b2:	7bbb      	ldrb	r3, [r7, #14]
 80013b4:	3301      	adds	r3, #1
 80013b6:	73bb      	strb	r3, [r7, #14]
 80013b8:	7bbb      	ldrb	r3, [r7, #14]
 80013ba:	2b03      	cmp	r3, #3
 80013bc:	d9c4      	bls.n	8001348 <MainMenu+0x50>
				}
				break;
 80013be:	e00e      	b.n	80013de <MainMenu+0xe6>
		for ( uint8_t currentVariable = 0; (j=StateVar[currentVariable].variable); currentVariable++ )
 80013c0:	7bfb      	ldrb	r3, [r7, #15]
 80013c2:	3301      	adds	r3, #1
 80013c4:	73fb      	strb	r3, [r7, #15]
 80013c6:	7bfa      	ldrb	r2, [r7, #15]
 80013c8:	496a      	ldr	r1, [pc, #424]	; (8001574 <MainMenu+0x27c>)
 80013ca:	4613      	mov	r3, r2
 80013cc:	009b      	lsls	r3, r3, #2
 80013ce:	4413      	add	r3, r2
 80013d0:	009b      	lsls	r3, r3, #2
 80013d2:	440b      	add	r3, r1
 80013d4:	781b      	ldrb	r3, [r3, #0]
 80013d6:	737b      	strb	r3, [r7, #13]
 80013d8:	7b7b      	ldrb	r3, [r7, #13]
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d1a1      	bne.n	8001322 <MainMenu+0x2a>
			}
		}
		if( reWarning == 0 || warningVar == 0 )	//need for show after some second warning occured or not any warnings.
 80013de:	4b6b      	ldr	r3, [pc, #428]	; (800158c <MainMenu+0x294>)
 80013e0:	781b      	ldrb	r3, [r3, #0]
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d003      	beq.n	80013ee <MainMenu+0xf6>
 80013e6:	4b6a      	ldr	r3, [pc, #424]	; (8001590 <MainMenu+0x298>)
 80013e8:	881b      	ldrh	r3, [r3, #0]
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d101      	bne.n	80013f2 <MainMenu+0xfa>
			DisplayRunMenu();
 80013ee:	f7ff fd81 	bl	8000ef4 <DisplayRunMenu>
	}
	if ( input == KEY_STANDBY && StateVar[cursorLine].IndexMenu == First_Menu )
 80013f2:	79fb      	ldrb	r3, [r7, #7]
 80013f4:	2b08      	cmp	r3, #8
 80013f6:	d11a      	bne.n	800142e <MainMenu+0x136>
 80013f8:	4b60      	ldr	r3, [pc, #384]	; (800157c <MainMenu+0x284>)
 80013fa:	781b      	ldrb	r3, [r3, #0]
 80013fc:	4619      	mov	r1, r3
 80013fe:	4a5d      	ldr	r2, [pc, #372]	; (8001574 <MainMenu+0x27c>)
 8001400:	460b      	mov	r3, r1
 8001402:	009b      	lsls	r3, r3, #2
 8001404:	440b      	add	r3, r1
 8001406:	009b      	lsls	r3, r3, #2
 8001408:	4413      	add	r3, r2
 800140a:	3311      	adds	r3, #17
 800140c:	781b      	ldrb	r3, [r3, #0]
 800140e:	2bc8      	cmp	r3, #200	; 0xc8
 8001410:	d10d      	bne.n	800142e <MainMenu+0x136>
	{
		count1=19;
 8001412:	4b60      	ldr	r3, [pc, #384]	; (8001594 <MainMenu+0x29c>)
 8001414:	2213      	movs	r2, #19
 8001416:	701a      	strb	r2, [r3, #0]
		nextVariable = VA_FIRST_VARIABLE;
 8001418:	4b53      	ldr	r3, [pc, #332]	; (8001568 <MainMenu+0x270>)
 800141a:	2201      	movs	r2, #1
 800141c:	701a      	strb	r2, [r3, #0]
		cursorLine = LCD_LINE1;
 800141e:	4b57      	ldr	r3, [pc, #348]	; (800157c <MainMenu+0x284>)
 8001420:	2200      	movs	r2, #0
 8001422:	701a      	strb	r2, [r3, #0]
		variable=VA_SECOND_VARIABLE;
 8001424:	4b51      	ldr	r3, [pc, #324]	; (800156c <MainMenu+0x274>)
 8001426:	2202      	movs	r2, #2
 8001428:	701a      	strb	r2, [r3, #0]
		return ST_STANDBY;
 800142a:	2314      	movs	r3, #20
 800142c:	e145      	b.n	80016ba <MainMenu+0x3c2>
	}
	else if ( input == KEY_ACCEPT )
 800142e:	79fb      	ldrb	r3, [r7, #7]
 8001430:	2b01      	cmp	r3, #1
 8001432:	f040 80d3 	bne.w	80015dc <MainMenu+0x2e4>
	{
		if( StateVar[cursorLine].IndexMenu == First_Menu )
 8001436:	4b51      	ldr	r3, [pc, #324]	; (800157c <MainMenu+0x284>)
 8001438:	781b      	ldrb	r3, [r3, #0]
 800143a:	4619      	mov	r1, r3
 800143c:	4a4d      	ldr	r2, [pc, #308]	; (8001574 <MainMenu+0x27c>)
 800143e:	460b      	mov	r3, r1
 8001440:	009b      	lsls	r3, r3, #2
 8001442:	440b      	add	r3, r1
 8001444:	009b      	lsls	r3, r3, #2
 8001446:	4413      	add	r3, r2
 8001448:	3311      	adds	r3, #17
 800144a:	781b      	ldrb	r3, [r3, #0]
 800144c:	2bc8      	cmp	r3, #200	; 0xc8
 800144e:	f040 8088 	bne.w	8001562 <MainMenu+0x26a>
		{
			if( adjustState == ST_CONTACT_US )
 8001452:	4b49      	ldr	r3, [pc, #292]	; (8001578 <MainMenu+0x280>)
 8001454:	781b      	ldrb	r3, [r3, #0]
 8001456:	2b64      	cmp	r3, #100	; 0x64
 8001458:	d102      	bne.n	8001460 <MainMenu+0x168>
				return adjustState;
 800145a:	4b47      	ldr	r3, [pc, #284]	; (8001578 <MainMenu+0x280>)
 800145c:	781b      	ldrb	r3, [r3, #0]
 800145e:	e12c      	b.n	80016ba <MainMenu+0x3c2>
			else
			{
				if( variable==MAIN_Alfa )
 8001460:	4b42      	ldr	r3, [pc, #264]	; (800156c <MainMenu+0x274>)
 8001462:	781b      	ldrb	r3, [r3, #0]
 8001464:	2b01      	cmp	r3, #1
 8001466:	d11a      	bne.n	800149e <MainMenu+0x1a6>
				{
					memcpy(&StateVar, &stateVariable_Alfa, sizeof(stateVariable_Alfa));
 8001468:	4a42      	ldr	r2, [pc, #264]	; (8001574 <MainMenu+0x27c>)
 800146a:	4b4b      	ldr	r3, [pc, #300]	; (8001598 <MainMenu+0x2a0>)
 800146c:	4610      	mov	r0, r2
 800146e:	4619      	mov	r1, r3
 8001470:	238c      	movs	r3, #140	; 0x8c
 8001472:	461a      	mov	r2, r3
 8001474:	f008 fc47 	bl	8009d06 <memcpy>
					Frequency = values_Alfa[2].fval;
 8001478:	4b48      	ldr	r3, [pc, #288]	; (800159c <MainMenu+0x2a4>)
 800147a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800147c:	4a48      	ldr	r2, [pc, #288]	; (80015a0 <MainMenu+0x2a8>)
 800147e:	6013      	str	r3, [r2, #0]
					Time_ON = values_Alfa[3].fval;
 8001480:	4b46      	ldr	r3, [pc, #280]	; (800159c <MainMenu+0x2a4>)
 8001482:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001484:	4a47      	ldr	r2, [pc, #284]	; (80015a4 <MainMenu+0x2ac>)
 8001486:	6013      	str	r3, [r2, #0]
					StepRamp = (values_Alfa[4].fval * 1000)/1.000;
 8001488:	4b44      	ldr	r3, [pc, #272]	; (800159c <MainMenu+0x2a4>)
 800148a:	edd3 7a1c 	vldr	s15, [r3, #112]	; 0x70
 800148e:	ed9f 7a46 	vldr	s14, [pc, #280]	; 80015a8 <MainMenu+0x2b0>
 8001492:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001496:	4b45      	ldr	r3, [pc, #276]	; (80015ac <MainMenu+0x2b4>)
 8001498:	edc3 7a00 	vstr	s15, [r3]
 800149c:	e03f      	b.n	800151e <MainMenu+0x226>
				}
				else if( variable==MAIN_Beta )
 800149e:	4b33      	ldr	r3, [pc, #204]	; (800156c <MainMenu+0x274>)
 80014a0:	781b      	ldrb	r3, [r3, #0]
 80014a2:	2b02      	cmp	r3, #2
 80014a4:	d108      	bne.n	80014b8 <MainMenu+0x1c0>
					memcpy(&StateVar, &stateVariable_Beta, sizeof(stateVariable_Beta));
 80014a6:	4a33      	ldr	r2, [pc, #204]	; (8001574 <MainMenu+0x27c>)
 80014a8:	4b41      	ldr	r3, [pc, #260]	; (80015b0 <MainMenu+0x2b8>)
 80014aa:	4610      	mov	r0, r2
 80014ac:	4619      	mov	r1, r3
 80014ae:	238c      	movs	r3, #140	; 0x8c
 80014b0:	461a      	mov	r2, r3
 80014b2:	f008 fc28 	bl	8009d06 <memcpy>
 80014b6:	e032      	b.n	800151e <MainMenu+0x226>
				else if( variable==MAIN_Teta )
 80014b8:	4b2c      	ldr	r3, [pc, #176]	; (800156c <MainMenu+0x274>)
 80014ba:	781b      	ldrb	r3, [r3, #0]
 80014bc:	2b03      	cmp	r3, #3
 80014be:	d108      	bne.n	80014d2 <MainMenu+0x1da>
					memcpy(&StateVar, &stateVariable_Teta, sizeof(stateVariable_Teta));
 80014c0:	4a2c      	ldr	r2, [pc, #176]	; (8001574 <MainMenu+0x27c>)
 80014c2:	4b3c      	ldr	r3, [pc, #240]	; (80015b4 <MainMenu+0x2bc>)
 80014c4:	4610      	mov	r0, r2
 80014c6:	4619      	mov	r1, r3
 80014c8:	238c      	movs	r3, #140	; 0x8c
 80014ca:	461a      	mov	r2, r3
 80014cc:	f008 fc1b 	bl	8009d06 <memcpy>
 80014d0:	e025      	b.n	800151e <MainMenu+0x226>
				else if( variable==MAIN_Delta )
 80014d2:	4b26      	ldr	r3, [pc, #152]	; (800156c <MainMenu+0x274>)
 80014d4:	781b      	ldrb	r3, [r3, #0]
 80014d6:	2b04      	cmp	r3, #4
 80014d8:	d108      	bne.n	80014ec <MainMenu+0x1f4>
					memcpy(&StateVar, &stateVariable_Delta, sizeof(stateVariable_Delta));
 80014da:	4a26      	ldr	r2, [pc, #152]	; (8001574 <MainMenu+0x27c>)
 80014dc:	4b36      	ldr	r3, [pc, #216]	; (80015b8 <MainMenu+0x2c0>)
 80014de:	4610      	mov	r0, r2
 80014e0:	4619      	mov	r1, r3
 80014e2:	238c      	movs	r3, #140	; 0x8c
 80014e4:	461a      	mov	r2, r3
 80014e6:	f008 fc0e 	bl	8009d06 <memcpy>
 80014ea:	e018      	b.n	800151e <MainMenu+0x226>
				else if( variable==MAIN_Gama )
 80014ec:	4b1f      	ldr	r3, [pc, #124]	; (800156c <MainMenu+0x274>)
 80014ee:	781b      	ldrb	r3, [r3, #0]
 80014f0:	2b05      	cmp	r3, #5
 80014f2:	d108      	bne.n	8001506 <MainMenu+0x20e>
					memcpy(&StateVar, &stateVariable_Gama, sizeof(stateVariable_Gama));
 80014f4:	4a1f      	ldr	r2, [pc, #124]	; (8001574 <MainMenu+0x27c>)
 80014f6:	4b31      	ldr	r3, [pc, #196]	; (80015bc <MainMenu+0x2c4>)
 80014f8:	4610      	mov	r0, r2
 80014fa:	4619      	mov	r1, r3
 80014fc:	238c      	movs	r3, #140	; 0x8c
 80014fe:	461a      	mov	r2, r3
 8001500:	f008 fc01 	bl	8009d06 <memcpy>
 8001504:	e00b      	b.n	800151e <MainMenu+0x226>
				else if( variable==MAIN_Custom )
 8001506:	4b19      	ldr	r3, [pc, #100]	; (800156c <MainMenu+0x274>)
 8001508:	781b      	ldrb	r3, [r3, #0]
 800150a:	2b06      	cmp	r3, #6
 800150c:	d107      	bne.n	800151e <MainMenu+0x226>
					memcpy(&StateVar, &stateVariable_Custom, sizeof(stateVariable_Custom));
 800150e:	4a19      	ldr	r2, [pc, #100]	; (8001574 <MainMenu+0x27c>)
 8001510:	4b2b      	ldr	r3, [pc, #172]	; (80015c0 <MainMenu+0x2c8>)
 8001512:	4610      	mov	r0, r2
 8001514:	4619      	mov	r1, r3
 8001516:	238c      	movs	r3, #140	; 0x8c
 8001518:	461a      	mov	r2, r3
 800151a:	f008 fbf4 	bl	8009d06 <memcpy>

				memcpy(&StateNextVar, &state_nextVariable, sizeof(state_nextVariable));
 800151e:	4a29      	ldr	r2, [pc, #164]	; (80015c4 <MainMenu+0x2cc>)
 8001520:	4b29      	ldr	r3, [pc, #164]	; (80015c8 <MainMenu+0x2d0>)
 8001522:	4614      	mov	r4, r2
 8001524:	461d      	mov	r5, r3
 8001526:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001528:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800152a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800152c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800152e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001532:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
				//memcpy(&StateVar, &stateVariable, sizeof(stateVariable));
				memcpy(&StateMenu, &menuState, sizeof(menuState));
 8001536:	2248      	movs	r2, #72	; 0x48
 8001538:	4924      	ldr	r1, [pc, #144]	; (80015cc <MainMenu+0x2d4>)
 800153a:	4825      	ldr	r0, [pc, #148]	; (80015d0 <MainMenu+0x2d8>)
 800153c:	f008 fbe3 	bl	8009d06 <memcpy>
				nextVariable = VA_EIGHTH_VARIABLE;
 8001540:	4b09      	ldr	r3, [pc, #36]	; (8001568 <MainMenu+0x270>)
 8001542:	2208      	movs	r2, #8
 8001544:	701a      	strb	r2, [r3, #0]
				cursor_main = cursorLine;
 8001546:	4b0d      	ldr	r3, [pc, #52]	; (800157c <MainMenu+0x284>)
 8001548:	781a      	ldrb	r2, [r3, #0]
 800154a:	4b22      	ldr	r3, [pc, #136]	; (80015d4 <MainMenu+0x2dc>)
 800154c:	701a      	strb	r2, [r3, #0]
				cursorLine = LCD_LINE1;
 800154e:	4b0b      	ldr	r3, [pc, #44]	; (800157c <MainMenu+0x284>)
 8001550:	2200      	movs	r2, #0
 8001552:	701a      	strb	r2, [r3, #0]
				cursor_variable = variable;
 8001554:	4b05      	ldr	r3, [pc, #20]	; (800156c <MainMenu+0x274>)
 8001556:	781a      	ldrb	r2, [r3, #0]
 8001558:	4b1f      	ldr	r3, [pc, #124]	; (80015d8 <MainMenu+0x2e0>)
 800155a:	701a      	strb	r2, [r3, #0]
				return (adjustState);
 800155c:	4b06      	ldr	r3, [pc, #24]	; (8001578 <MainMenu+0x280>)
 800155e:	781b      	ldrb	r3, [r3, #0]
 8001560:	e0ab      	b.n	80016ba <MainMenu+0x3c2>
			}
		}
		else
		{
			return adjustState;
 8001562:	4b05      	ldr	r3, [pc, #20]	; (8001578 <MainMenu+0x280>)
 8001564:	781b      	ldrb	r3, [r3, #0]
 8001566:	e0a8      	b.n	80016ba <MainMenu+0x3c2>
 8001568:	20000005 	.word	0x20000005
 800156c:	200008fd 	.word	0x200008fd
 8001570:	20000924 	.word	0x20000924
 8001574:	2000099c 	.word	0x2000099c
 8001578:	20000006 	.word	0x20000006
 800157c:	200008ff 	.word	0x200008ff
 8001580:	20000900 	.word	0x20000900
 8001584:	20000910 	.word	0x20000910
 8001588:	20000914 	.word	0x20000914
 800158c:	20000000 	.word	0x20000000
 8001590:	20000928 	.word	0x20000928
 8001594:	2000092b 	.word	0x2000092b
 8001598:	0800d7dc 	.word	0x0800d7dc
 800159c:	200002dc 	.word	0x200002dc
 80015a0:	20000958 	.word	0x20000958
 80015a4:	20000954 	.word	0x20000954
 80015a8:	447a0000 	.word	0x447a0000
 80015ac:	2000094c 	.word	0x2000094c
 80015b0:	0800d868 	.word	0x0800d868
 80015b4:	0800d8f4 	.word	0x0800d8f4
 80015b8:	0800d980 	.word	0x0800d980
 80015bc:	0800da0c 	.word	0x0800da0c
 80015c0:	0800da98 	.word	0x0800da98
 80015c4:	20000960 	.word	0x20000960
 80015c8:	0800d7ac 	.word	0x0800d7ac
 80015cc:	0800db24 	.word	0x0800db24
 80015d0:	20000a3c 	.word	0x20000a3c
 80015d4:	20000a79 	.word	0x20000a79
 80015d8:	20000a7a 	.word	0x20000a7a
		}
	}
	else if ( input == KEY_BACK )
 80015dc:	79fb      	ldrb	r3, [r7, #7]
 80015de:	2b04      	cmp	r3, #4
 80015e0:	d12b      	bne.n	800163a <MainMenu+0x342>
	{
		memcpy(&StateNextVar, &main_state_nextVariable, sizeof(main_state_nextVariable));
 80015e2:	4a38      	ldr	r2, [pc, #224]	; (80016c4 <MainMenu+0x3cc>)
 80015e4:	4b38      	ldr	r3, [pc, #224]	; (80016c8 <MainMenu+0x3d0>)
 80015e6:	4614      	mov	r4, r2
 80015e8:	461d      	mov	r5, r3
 80015ea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80015ec:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80015ee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80015f0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80015f2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80015f4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80015f6:	e895 0003 	ldmia.w	r5, {r0, r1}
 80015fa:	e884 0003 	stmia.w	r4, {r0, r1}
		memcpy(&StateVar, &main_stateVariable, sizeof(main_stateVariable));
 80015fe:	4a33      	ldr	r2, [pc, #204]	; (80016cc <MainMenu+0x3d4>)
 8001600:	4b33      	ldr	r3, [pc, #204]	; (80016d0 <MainMenu+0x3d8>)
 8001602:	4610      	mov	r0, r2
 8001604:	4619      	mov	r1, r3
 8001606:	23a0      	movs	r3, #160	; 0xa0
 8001608:	461a      	mov	r2, r3
 800160a:	f008 fb7c 	bl	8009d06 <memcpy>
		memcpy(&StateMenu, &main_menuState, sizeof(main_menuState));
 800160e:	4a31      	ldr	r2, [pc, #196]	; (80016d4 <MainMenu+0x3dc>)
 8001610:	4b31      	ldr	r3, [pc, #196]	; (80016d8 <MainMenu+0x3e0>)
 8001612:	4614      	mov	r4, r2
 8001614:	461d      	mov	r5, r3
 8001616:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001618:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800161a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800161c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800161e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001622:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		cursorLine = cursor_main;
 8001626:	4b2d      	ldr	r3, [pc, #180]	; (80016dc <MainMenu+0x3e4>)
 8001628:	781a      	ldrb	r2, [r3, #0]
 800162a:	4b2d      	ldr	r3, [pc, #180]	; (80016e0 <MainMenu+0x3e8>)
 800162c:	701a      	strb	r2, [r3, #0]
		//nextVariable = cursorLine+1;
	    nextVariable = cursor_variable;
 800162e:	4b2d      	ldr	r3, [pc, #180]	; (80016e4 <MainMenu+0x3ec>)
 8001630:	781a      	ldrb	r2, [r3, #0]
 8001632:	4b2d      	ldr	r3, [pc, #180]	; (80016e8 <MainMenu+0x3f0>)
 8001634:	701a      	strb	r2, [r3, #0]
		return ST_MAIN_STATE;
 8001636:	231e      	movs	r3, #30
 8001638:	e03f      	b.n	80016ba <MainMenu+0x3c2>
	}
	else if ( input == KEY_START )
 800163a:	79fb      	ldrb	r3, [r7, #7]
 800163c:	2b02      	cmp	r3, #2
 800163e:	d130      	bne.n	80016a2 <MainMenu+0x3aa>
	{
		if( StateVar[cursorLine].IndexMenu != First_Menu )
 8001640:	4b27      	ldr	r3, [pc, #156]	; (80016e0 <MainMenu+0x3e8>)
 8001642:	781b      	ldrb	r3, [r3, #0]
 8001644:	4619      	mov	r1, r3
 8001646:	4a21      	ldr	r2, [pc, #132]	; (80016cc <MainMenu+0x3d4>)
 8001648:	460b      	mov	r3, r1
 800164a:	009b      	lsls	r3, r3, #2
 800164c:	440b      	add	r3, r1
 800164e:	009b      	lsls	r3, r3, #2
 8001650:	4413      	add	r3, r2
 8001652:	3311      	adds	r3, #17
 8001654:	781b      	ldrb	r3, [r3, #0]
 8001656:	2bc8      	cmp	r3, #200	; 0xc8
 8001658:	d021      	beq.n	800169e <MainMenu+0x3a6>
		{
			// Act like Start Buttom
			if ( enterFunction == 1 )  // If it is the first time the button is pushed and the variables of frequency and time-on(duty cycle) are set
 800165a:	4b24      	ldr	r3, [pc, #144]	; (80016ec <MainMenu+0x3f4>)
 800165c:	781b      	ldrb	r3, [r3, #0]
 800165e:	2b01      	cmp	r3, #1
 8001660:	d110      	bne.n	8001684 <MainMenu+0x38c>
			{
				HAL_TIM_PWM_Start_IT(&htim3, TIM_CHANNEL_1);
 8001662:	2100      	movs	r1, #0
 8001664:	4822      	ldr	r0, [pc, #136]	; (80016f0 <MainMenu+0x3f8>)
 8001666:	f005 fd23 	bl	80070b0 <HAL_TIM_PWM_Start_IT>
				LED1_SET(1);
 800166a:	2201      	movs	r2, #1
 800166c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001670:	4820      	ldr	r0, [pc, #128]	; (80016f4 <MainMenu+0x3fc>)
 8001672:	f003 fa27 	bl	8004ac4 <HAL_GPIO_WritePin>
				flagUpdatePWM = true; // set variable of frequency and duty cycle of PWM on TIM3 Intrupt
 8001676:	4b20      	ldr	r3, [pc, #128]	; (80016f8 <MainMenu+0x400>)
 8001678:	2201      	movs	r2, #1
 800167a:	701a      	strb	r2, [r3, #0]
				enterFunction = 0;
 800167c:	4b1b      	ldr	r3, [pc, #108]	; (80016ec <MainMenu+0x3f4>)
 800167e:	2200      	movs	r2, #0
 8001680:	701a      	strb	r2, [r3, #0]
 8001682:	e00c      	b.n	800169e <MainMenu+0x3a6>
			}
			//Act like Stop Buttom
			else
			{
				HAL_TIM_PWM_Stop_IT(&htim3, TIM_CHANNEL_1);
 8001684:	2100      	movs	r1, #0
 8001686:	481a      	ldr	r0, [pc, #104]	; (80016f0 <MainMenu+0x3f8>)
 8001688:	f005 fe4c 	bl	8007324 <HAL_TIM_PWM_Stop_IT>
				LED1_SET(0);
 800168c:	2200      	movs	r2, #0
 800168e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001692:	4818      	ldr	r0, [pc, #96]	; (80016f4 <MainMenu+0x3fc>)
 8001694:	f003 fa16 	bl	8004ac4 <HAL_GPIO_WritePin>
				enterFunction = 1;
 8001698:	4b14      	ldr	r3, [pc, #80]	; (80016ec <MainMenu+0x3f4>)
 800169a:	2201      	movs	r2, #1
 800169c:	701a      	strb	r2, [r3, #0]
			}
		}
		return ST_MAIN_STATE;
 800169e:	231e      	movs	r3, #30
 80016a0:	e00b      	b.n	80016ba <MainMenu+0x3c2>
	}
	else if ( input != KEY_NULL )
 80016a2:	79fb      	ldrb	r3, [r7, #7]
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d007      	beq.n	80016b8 <MainMenu+0x3c0>
	{
		// Plain menu, clock the state machine
		nextVariable = VariableMachine(input);
 80016a8:	79fb      	ldrb	r3, [r7, #7]
 80016aa:	4618      	mov	r0, r3
 80016ac:	f7ff fcf6 	bl	800109c <VariableMachine>
 80016b0:	4603      	mov	r3, r0
 80016b2:	461a      	mov	r2, r3
 80016b4:	4b0c      	ldr	r3, [pc, #48]	; (80016e8 <MainMenu+0x3f0>)
 80016b6:	701a      	strb	r2, [r3, #0]
	}

	return ST_MAIN_STATE;
 80016b8:	231e      	movs	r3, #30
}
 80016ba:	4618      	mov	r0, r3
 80016bc:	3710      	adds	r7, #16
 80016be:	46bd      	mov	sp, r7
 80016c0:	bdb0      	pop	{r4, r5, r7, pc}
 80016c2:	bf00      	nop
 80016c4:	20000960 	.word	0x20000960
 80016c8:	0800d658 	.word	0x0800d658
 80016cc:	2000099c 	.word	0x2000099c
 80016d0:	0800d690 	.word	0x0800d690
 80016d4:	20000a3c 	.word	0x20000a3c
 80016d8:	0800d730 	.word	0x0800d730
 80016dc:	20000a79 	.word	0x20000a79
 80016e0:	200008ff 	.word	0x200008ff
 80016e4:	20000a7a 	.word	0x20000a7a
 80016e8:	20000005 	.word	0x20000005
 80016ec:	20000002 	.word	0x20000002
 80016f0:	20000864 	.word	0x20000864
 80016f4:	48000800 	.word	0x48000800
 80016f8:	2000093c 	.word	0x2000093c

080016fc <IntAdjust>:
 * \param input			Buttons state after debouncig.
 *
 * \return nextState    next state according to the current state and button input.
 */
char IntAdjust(char input)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b08a      	sub	sp, #40	; 0x28
 8001700:	af00      	add	r7, sp, #0
 8001702:	4603      	mov	r3, r0
 8001704:	71fb      	strb	r3, [r7, #7]
	int16_t valueIA;
    uint8_t j=1;
 8001706:	2301      	movs	r3, #1
 8001708:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	static char enterFunction = 1;

	char lcdBufferIA[15];

	if ( enterFunction==1 )
 800170c:	4bb3      	ldr	r3, [pc, #716]	; (80019dc <IntAdjust+0x2e0>)
 800170e:	781b      	ldrb	r3, [r3, #0]
 8001710:	2b01      	cmp	r3, #1
 8001712:	d10c      	bne.n	800172e <IntAdjust+0x32>
	{
		//pValues[cursorLine]->ival=values[cursorLine+1].ival;
		TIM1->CNT = (pValues[cursorLine]->ival)*ROTARY_SPC;       //The amount of variable(that cursor point it)  return to CNT of timer or QDEC .
 8001714:	4bb2      	ldr	r3, [pc, #712]	; (80019e0 <IntAdjust+0x2e4>)
 8001716:	781b      	ldrb	r3, [r3, #0]
 8001718:	461a      	mov	r2, r3
 800171a:	4bb2      	ldr	r3, [pc, #712]	; (80019e4 <IntAdjust+0x2e8>)
 800171c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	005a      	lsls	r2, r3, #1
 8001724:	4bb0      	ldr	r3, [pc, #704]	; (80019e8 <IntAdjust+0x2ec>)
 8001726:	625a      	str	r2, [r3, #36]	; 0x24
		enterFunction = 0;
 8001728:	4bac      	ldr	r3, [pc, #688]	; (80019dc <IntAdjust+0x2e0>)
 800172a:	2200      	movs	r2, #0
 800172c:	701a      	strb	r2, [r3, #0]
	}
	LCD_CreateChar(0,updownCharacter);// "<>" character
 800172e:	49af      	ldr	r1, [pc, #700]	; (80019ec <IntAdjust+0x2f0>)
 8001730:	2000      	movs	r0, #0
 8001732:	f007 f9cb 	bl	8008acc <LCD_CreateChar>
	LCD_CursorSet(13,cursorLine);
 8001736:	4baa      	ldr	r3, [pc, #680]	; (80019e0 <IntAdjust+0x2e4>)
 8001738:	781b      	ldrb	r3, [r3, #0]
 800173a:	4619      	mov	r1, r3
 800173c:	200d      	movs	r0, #13
 800173e:	f007 fa69 	bl	8008c14 <LCD_CursorSet>
	LCD_Data(0);  //  "<>" character
 8001742:	2000      	movs	r0, #0
 8001744:	f007 fa07 	bl	8008b56 <LCD_Data>


	/* Check timer valueIA to be in range. */
	valueIA = (int16_t)TIM1->CNT/ROTARY_SPC;// int16_t to avoid of roll over timer valueIA from bottom to top.
 8001748:	4ba7      	ldr	r3, [pc, #668]	; (80019e8 <IntAdjust+0x2ec>)
 800174a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800174c:	b21b      	sxth	r3, r3
 800174e:	0fda      	lsrs	r2, r3, #31
 8001750:	4413      	add	r3, r2
 8001752:	105b      	asrs	r3, r3, #1
 8001754:	83fb      	strh	r3, [r7, #30]

	if( valueIA > (int16_t)pValues[cursorLine]->upLimit )
 8001756:	4ba2      	ldr	r3, [pc, #648]	; (80019e0 <IntAdjust+0x2e4>)
 8001758:	781b      	ldrb	r3, [r3, #0]
 800175a:	461a      	mov	r2, r3
 800175c:	4ba1      	ldr	r3, [pc, #644]	; (80019e4 <IntAdjust+0x2e8>)
 800175e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001762:	edd3 7a06 	vldr	s15, [r3, #24]
 8001766:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800176a:	ee17 3a90 	vmov	r3, s15
 800176e:	b21b      	sxth	r3, r3
 8001770:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 8001774:	429a      	cmp	r2, r3
 8001776:	dd10      	ble.n	800179a <IntAdjust+0x9e>
		TIM1->CNT = (int16_t)pValues[cursorLine]->upLimit*ROTARY_SPC;
 8001778:	4b99      	ldr	r3, [pc, #612]	; (80019e0 <IntAdjust+0x2e4>)
 800177a:	781b      	ldrb	r3, [r3, #0]
 800177c:	461a      	mov	r2, r3
 800177e:	4b99      	ldr	r3, [pc, #612]	; (80019e4 <IntAdjust+0x2e8>)
 8001780:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001784:	edd3 7a06 	vldr	s15, [r3, #24]
 8001788:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800178c:	ee17 3a90 	vmov	r3, s15
 8001790:	b21b      	sxth	r3, r3
 8001792:	005a      	lsls	r2, r3, #1
 8001794:	4b94      	ldr	r3, [pc, #592]	; (80019e8 <IntAdjust+0x2ec>)
 8001796:	625a      	str	r2, [r3, #36]	; 0x24
 8001798:	e020      	b.n	80017dc <IntAdjust+0xe0>

	else if ( valueIA < (int16_t)pValues[cursorLine]->downLimit )
 800179a:	4b91      	ldr	r3, [pc, #580]	; (80019e0 <IntAdjust+0x2e4>)
 800179c:	781b      	ldrb	r3, [r3, #0]
 800179e:	461a      	mov	r2, r3
 80017a0:	4b90      	ldr	r3, [pc, #576]	; (80019e4 <IntAdjust+0x2e8>)
 80017a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80017a6:	edd3 7a05 	vldr	s15, [r3, #20]
 80017aa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80017ae:	ee17 3a90 	vmov	r3, s15
 80017b2:	b21b      	sxth	r3, r3
 80017b4:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 80017b8:	429a      	cmp	r2, r3
 80017ba:	da0f      	bge.n	80017dc <IntAdjust+0xe0>
		TIM1->CNT = (int16_t)pValues[cursorLine]->downLimit*ROTARY_SPC;
 80017bc:	4b88      	ldr	r3, [pc, #544]	; (80019e0 <IntAdjust+0x2e4>)
 80017be:	781b      	ldrb	r3, [r3, #0]
 80017c0:	461a      	mov	r2, r3
 80017c2:	4b88      	ldr	r3, [pc, #544]	; (80019e4 <IntAdjust+0x2e8>)
 80017c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80017c8:	edd3 7a05 	vldr	s15, [r3, #20]
 80017cc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80017d0:	ee17 3a90 	vmov	r3, s15
 80017d4:	b21b      	sxth	r3, r3
 80017d6:	005a      	lsls	r2, r3, #1
 80017d8:	4b83      	ldr	r3, [pc, #524]	; (80019e8 <IntAdjust+0x2ec>)
 80017da:	625a      	str	r2, [r3, #36]	; 0x24

	sprintf(lcdBufferIA,"%-3d", TIM1->CNT/ROTARY_SPC);
 80017dc:	4b82      	ldr	r3, [pc, #520]	; (80019e8 <IntAdjust+0x2ec>)
 80017de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017e0:	085a      	lsrs	r2, r3, #1
 80017e2:	f107 030c 	add.w	r3, r7, #12
 80017e6:	4982      	ldr	r1, [pc, #520]	; (80019f0 <IntAdjust+0x2f4>)
 80017e8:	4618      	mov	r0, r3
 80017ea:	f008 f9a9 	bl	8009b40 <siprintf>
	LCD_Puts(14,cursorLine, lcdBufferIA);
 80017ee:	4b7c      	ldr	r3, [pc, #496]	; (80019e0 <IntAdjust+0x2e4>)
 80017f0:	781b      	ldrb	r3, [r3, #0]
 80017f2:	f107 020c 	add.w	r2, r7, #12
 80017f6:	4619      	mov	r1, r3
 80017f8:	200e      	movs	r0, #14
 80017fa:	f007 f8f5 	bl	80089e8 <LCD_Puts>

	switch (input)
 80017fe:	79fb      	ldrb	r3, [r7, #7]
 8001800:	2b01      	cmp	r3, #1
 8001802:	d003      	beq.n	800180c <IntAdjust+0x110>
 8001804:	2b08      	cmp	r3, #8
 8001806:	f000 8167 	beq.w	8001ad8 <IntAdjust+0x3dc>
 800180a:	e173      	b.n	8001af4 <IntAdjust+0x3f8>
	{
		case KEY_ACCEPT:
			pValues[cursorLine]->ival = TIM1->CNT/ROTARY_SPC;
 800180c:	4b76      	ldr	r3, [pc, #472]	; (80019e8 <IntAdjust+0x2ec>)
 800180e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001810:	085a      	lsrs	r2, r3, #1
 8001812:	4b73      	ldr	r3, [pc, #460]	; (80019e0 <IntAdjust+0x2e4>)
 8001814:	781b      	ldrb	r3, [r3, #0]
 8001816:	4619      	mov	r1, r3
 8001818:	4b72      	ldr	r3, [pc, #456]	; (80019e4 <IntAdjust+0x2e8>)
 800181a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800181e:	601a      	str	r2, [r3, #0]

			if( StateVar[cursorLine].IndexMenu == Second_Menu_1 ) //if we are in sub menu Alfa:
 8001820:	4b6f      	ldr	r3, [pc, #444]	; (80019e0 <IntAdjust+0x2e4>)
 8001822:	781b      	ldrb	r3, [r3, #0]
 8001824:	4619      	mov	r1, r3
 8001826:	4a73      	ldr	r2, [pc, #460]	; (80019f4 <IntAdjust+0x2f8>)
 8001828:	460b      	mov	r3, r1
 800182a:	009b      	lsls	r3, r3, #2
 800182c:	440b      	add	r3, r1
 800182e:	009b      	lsls	r3, r3, #2
 8001830:	4413      	add	r3, r2
 8001832:	3311      	adds	r3, #17
 8001834:	781b      	ldrb	r3, [r3, #0]
 8001836:	2bc9      	cmp	r3, #201	; 0xc9
 8001838:	d11c      	bne.n	8001874 <IntAdjust+0x178>
			{
				for(uint8_t i=1; i<=NUMBER_OF_VARIABLES; i++)
 800183a:	2301      	movs	r3, #1
 800183c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8001840:	e013      	b.n	800186a <IntAdjust+0x16e>
				{
					EEPROM_Write(i,0, (uint8_t*)&values_Alfa[i], sizeof(ValueStruct));
 8001842:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001846:	b298      	uxth	r0, r3
 8001848:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800184c:	4613      	mov	r3, r2
 800184e:	00db      	lsls	r3, r3, #3
 8001850:	1a9b      	subs	r3, r3, r2
 8001852:	009b      	lsls	r3, r3, #2
 8001854:	4a68      	ldr	r2, [pc, #416]	; (80019f8 <IntAdjust+0x2fc>)
 8001856:	441a      	add	r2, r3
 8001858:	231c      	movs	r3, #28
 800185a:	2100      	movs	r1, #0
 800185c:	f006 ff1c 	bl	8008698 <EEPROM_Write>
				for(uint8_t i=1; i<=NUMBER_OF_VARIABLES; i++)
 8001860:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001864:	3301      	adds	r3, #1
 8001866:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800186a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800186e:	2b06      	cmp	r3, #6
 8001870:	d9e7      	bls.n	8001842 <IntAdjust+0x146>
 8001872:	e123      	b.n	8001abc <IntAdjust+0x3c0>
				}
			}
			else if(StateVar[cursorLine].IndexMenu==Second_Menu_2)
 8001874:	4b5a      	ldr	r3, [pc, #360]	; (80019e0 <IntAdjust+0x2e4>)
 8001876:	781b      	ldrb	r3, [r3, #0]
 8001878:	4619      	mov	r1, r3
 800187a:	4a5e      	ldr	r2, [pc, #376]	; (80019f4 <IntAdjust+0x2f8>)
 800187c:	460b      	mov	r3, r1
 800187e:	009b      	lsls	r3, r3, #2
 8001880:	440b      	add	r3, r1
 8001882:	009b      	lsls	r3, r3, #2
 8001884:	4413      	add	r3, r2
 8001886:	3311      	adds	r3, #17
 8001888:	781b      	ldrb	r3, [r3, #0]
 800188a:	2bca      	cmp	r3, #202	; 0xca
 800188c:	d128      	bne.n	80018e0 <IntAdjust+0x1e4>
			{
				for(uint8_t i=(1+(1*NUMBER_OF_VARIABLES)); i<=(2*NUMBER_OF_VARIABLES); i++)
 800188e:	2307      	movs	r3, #7
 8001890:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8001894:	e01f      	b.n	80018d6 <IntAdjust+0x1da>
				{
				    EEPROM_Write(i,0, (uint8_t*)&values_Beta[j], sizeof(ValueStruct));
 8001896:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800189a:	b298      	uxth	r0, r3
 800189c:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80018a0:	4613      	mov	r3, r2
 80018a2:	00db      	lsls	r3, r3, #3
 80018a4:	1a9b      	subs	r3, r3, r2
 80018a6:	009b      	lsls	r3, r3, #2
 80018a8:	4a54      	ldr	r2, [pc, #336]	; (80019fc <IntAdjust+0x300>)
 80018aa:	441a      	add	r2, r3
 80018ac:	231c      	movs	r3, #28
 80018ae:	2100      	movs	r1, #0
 80018b0:	f006 fef2 	bl	8008698 <EEPROM_Write>
				    j++;
 80018b4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80018b8:	3301      	adds	r3, #1
 80018ba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					if(j==7)
 80018be:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80018c2:	2b07      	cmp	r3, #7
 80018c4:	d102      	bne.n	80018cc <IntAdjust+0x1d0>
						j=1;
 80018c6:	2301      	movs	r3, #1
 80018c8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				for(uint8_t i=(1+(1*NUMBER_OF_VARIABLES)); i<=(2*NUMBER_OF_VARIABLES); i++)
 80018cc:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80018d0:	3301      	adds	r3, #1
 80018d2:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 80018d6:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80018da:	2b0c      	cmp	r3, #12
 80018dc:	d9db      	bls.n	8001896 <IntAdjust+0x19a>
 80018de:	e0ed      	b.n	8001abc <IntAdjust+0x3c0>
				}
			}
			else if(StateVar[cursorLine].IndexMenu==Second_Menu_3)
 80018e0:	4b3f      	ldr	r3, [pc, #252]	; (80019e0 <IntAdjust+0x2e4>)
 80018e2:	781b      	ldrb	r3, [r3, #0]
 80018e4:	4619      	mov	r1, r3
 80018e6:	4a43      	ldr	r2, [pc, #268]	; (80019f4 <IntAdjust+0x2f8>)
 80018e8:	460b      	mov	r3, r1
 80018ea:	009b      	lsls	r3, r3, #2
 80018ec:	440b      	add	r3, r1
 80018ee:	009b      	lsls	r3, r3, #2
 80018f0:	4413      	add	r3, r2
 80018f2:	3311      	adds	r3, #17
 80018f4:	781b      	ldrb	r3, [r3, #0]
 80018f6:	2bcb      	cmp	r3, #203	; 0xcb
 80018f8:	d128      	bne.n	800194c <IntAdjust+0x250>
			{
				for(uint8_t i=(1+(2*NUMBER_OF_VARIABLES)); i<=(3*NUMBER_OF_VARIABLES); i++)
 80018fa:	230d      	movs	r3, #13
 80018fc:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 8001900:	e01f      	b.n	8001942 <IntAdjust+0x246>
				{
					EEPROM_Write(i,0, (uint8_t*)&values_Teta[j], sizeof(ValueStruct));
 8001902:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001906:	b298      	uxth	r0, r3
 8001908:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800190c:	4613      	mov	r3, r2
 800190e:	00db      	lsls	r3, r3, #3
 8001910:	1a9b      	subs	r3, r3, r2
 8001912:	009b      	lsls	r3, r3, #2
 8001914:	4a3a      	ldr	r2, [pc, #232]	; (8001a00 <IntAdjust+0x304>)
 8001916:	441a      	add	r2, r3
 8001918:	231c      	movs	r3, #28
 800191a:	2100      	movs	r1, #0
 800191c:	f006 febc 	bl	8008698 <EEPROM_Write>
					j++;
 8001920:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001924:	3301      	adds	r3, #1
 8001926:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					if(j==7)
 800192a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800192e:	2b07      	cmp	r3, #7
 8001930:	d102      	bne.n	8001938 <IntAdjust+0x23c>
						j=1;
 8001932:	2301      	movs	r3, #1
 8001934:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				for(uint8_t i=(1+(2*NUMBER_OF_VARIABLES)); i<=(3*NUMBER_OF_VARIABLES); i++)
 8001938:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800193c:	3301      	adds	r3, #1
 800193e:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 8001942:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001946:	2b12      	cmp	r3, #18
 8001948:	d9db      	bls.n	8001902 <IntAdjust+0x206>
 800194a:	e0b7      	b.n	8001abc <IntAdjust+0x3c0>
				}
			}
			else if(StateVar[cursorLine].IndexMenu==Second_Menu_4)
 800194c:	4b24      	ldr	r3, [pc, #144]	; (80019e0 <IntAdjust+0x2e4>)
 800194e:	781b      	ldrb	r3, [r3, #0]
 8001950:	4619      	mov	r1, r3
 8001952:	4a28      	ldr	r2, [pc, #160]	; (80019f4 <IntAdjust+0x2f8>)
 8001954:	460b      	mov	r3, r1
 8001956:	009b      	lsls	r3, r3, #2
 8001958:	440b      	add	r3, r1
 800195a:	009b      	lsls	r3, r3, #2
 800195c:	4413      	add	r3, r2
 800195e:	3311      	adds	r3, #17
 8001960:	781b      	ldrb	r3, [r3, #0]
 8001962:	2bcc      	cmp	r3, #204	; 0xcc
 8001964:	d128      	bne.n	80019b8 <IntAdjust+0x2bc>
			{
				for(uint8_t i=(1+(3*NUMBER_OF_VARIABLES)); i<=(4*NUMBER_OF_VARIABLES); i++)
 8001966:	2313      	movs	r3, #19
 8001968:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800196c:	e01f      	b.n	80019ae <IntAdjust+0x2b2>
				{
					EEPROM_Write(i,0, (uint8_t*)&values_Delta[j], sizeof(ValueStruct));
 800196e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001972:	b298      	uxth	r0, r3
 8001974:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8001978:	4613      	mov	r3, r2
 800197a:	00db      	lsls	r3, r3, #3
 800197c:	1a9b      	subs	r3, r3, r2
 800197e:	009b      	lsls	r3, r3, #2
 8001980:	4a20      	ldr	r2, [pc, #128]	; (8001a04 <IntAdjust+0x308>)
 8001982:	441a      	add	r2, r3
 8001984:	231c      	movs	r3, #28
 8001986:	2100      	movs	r1, #0
 8001988:	f006 fe86 	bl	8008698 <EEPROM_Write>
					j++;
 800198c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001990:	3301      	adds	r3, #1
 8001992:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					if(j==7)
 8001996:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800199a:	2b07      	cmp	r3, #7
 800199c:	d102      	bne.n	80019a4 <IntAdjust+0x2a8>
						j=1;
 800199e:	2301      	movs	r3, #1
 80019a0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				for(uint8_t i=(1+(3*NUMBER_OF_VARIABLES)); i<=(4*NUMBER_OF_VARIABLES); i++)
 80019a4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80019a8:	3301      	adds	r3, #1
 80019aa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80019ae:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80019b2:	2b18      	cmp	r3, #24
 80019b4:	d9db      	bls.n	800196e <IntAdjust+0x272>
 80019b6:	e081      	b.n	8001abc <IntAdjust+0x3c0>
				}
			}
			else if(StateVar[cursorLine].IndexMenu==Second_Menu_5)
 80019b8:	4b09      	ldr	r3, [pc, #36]	; (80019e0 <IntAdjust+0x2e4>)
 80019ba:	781b      	ldrb	r3, [r3, #0]
 80019bc:	4619      	mov	r1, r3
 80019be:	4a0d      	ldr	r2, [pc, #52]	; (80019f4 <IntAdjust+0x2f8>)
 80019c0:	460b      	mov	r3, r1
 80019c2:	009b      	lsls	r3, r3, #2
 80019c4:	440b      	add	r3, r1
 80019c6:	009b      	lsls	r3, r3, #2
 80019c8:	4413      	add	r3, r2
 80019ca:	3311      	adds	r3, #17
 80019cc:	781b      	ldrb	r3, [r3, #0]
 80019ce:	2bcd      	cmp	r3, #205	; 0xcd
 80019d0:	d13f      	bne.n	8001a52 <IntAdjust+0x356>
			{
				for(uint8_t i=(1+(4*NUMBER_OF_VARIABLES)); i<=(5*NUMBER_OF_VARIABLES); i++)
 80019d2:	2319      	movs	r3, #25
 80019d4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80019d8:	e036      	b.n	8001a48 <IntAdjust+0x34c>
 80019da:	bf00      	nop
 80019dc:	20000007 	.word	0x20000007
 80019e0:	200008ff 	.word	0x200008ff
 80019e4:	20000914 	.word	0x20000914
 80019e8:	40012c00 	.word	0x40012c00
 80019ec:	0800d5c0 	.word	0x0800d5c0
 80019f0:	0800d554 	.word	0x0800d554
 80019f4:	2000099c 	.word	0x2000099c
 80019f8:	200002dc 	.word	0x200002dc
 80019fc:	200003a0 	.word	0x200003a0
 8001a00:	20000464 	.word	0x20000464
 8001a04:	20000528 	.word	0x20000528
				{
					EEPROM_Write(i,0, (uint8_t*)&values_Gama[j], sizeof(ValueStruct));
 8001a08:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8001a0c:	b298      	uxth	r0, r3
 8001a0e:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8001a12:	4613      	mov	r3, r2
 8001a14:	00db      	lsls	r3, r3, #3
 8001a16:	1a9b      	subs	r3, r3, r2
 8001a18:	009b      	lsls	r3, r3, #2
 8001a1a:	4a39      	ldr	r2, [pc, #228]	; (8001b00 <IntAdjust+0x404>)
 8001a1c:	441a      	add	r2, r3
 8001a1e:	231c      	movs	r3, #28
 8001a20:	2100      	movs	r1, #0
 8001a22:	f006 fe39 	bl	8008698 <EEPROM_Write>
					j++;
 8001a26:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001a2a:	3301      	adds	r3, #1
 8001a2c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					if(j==7)
 8001a30:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001a34:	2b07      	cmp	r3, #7
 8001a36:	d102      	bne.n	8001a3e <IntAdjust+0x342>
						j=1;
 8001a38:	2301      	movs	r3, #1
 8001a3a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				for(uint8_t i=(1+(4*NUMBER_OF_VARIABLES)); i<=(5*NUMBER_OF_VARIABLES); i++)
 8001a3e:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8001a42:	3301      	adds	r3, #1
 8001a44:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8001a48:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8001a4c:	2b1e      	cmp	r3, #30
 8001a4e:	d9db      	bls.n	8001a08 <IntAdjust+0x30c>
 8001a50:	e034      	b.n	8001abc <IntAdjust+0x3c0>
				}
			}
			else if(StateVar[cursorLine].IndexMenu==Second_Menu_6)
 8001a52:	4b2c      	ldr	r3, [pc, #176]	; (8001b04 <IntAdjust+0x408>)
 8001a54:	781b      	ldrb	r3, [r3, #0]
 8001a56:	4619      	mov	r1, r3
 8001a58:	4a2b      	ldr	r2, [pc, #172]	; (8001b08 <IntAdjust+0x40c>)
 8001a5a:	460b      	mov	r3, r1
 8001a5c:	009b      	lsls	r3, r3, #2
 8001a5e:	440b      	add	r3, r1
 8001a60:	009b      	lsls	r3, r3, #2
 8001a62:	4413      	add	r3, r2
 8001a64:	3311      	adds	r3, #17
 8001a66:	781b      	ldrb	r3, [r3, #0]
 8001a68:	2bce      	cmp	r3, #206	; 0xce
 8001a6a:	d127      	bne.n	8001abc <IntAdjust+0x3c0>
			{
				for(uint8_t i=(1+(5*NUMBER_OF_VARIABLES)); i<=(6*NUMBER_OF_VARIABLES); i++)
 8001a6c:	231f      	movs	r3, #31
 8001a6e:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
 8001a72:	e01f      	b.n	8001ab4 <IntAdjust+0x3b8>
				{
					EEPROM_Write(i,0, (uint8_t*)&values_Custom[j], sizeof(ValueStruct));
 8001a74:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8001a78:	b298      	uxth	r0, r3
 8001a7a:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8001a7e:	4613      	mov	r3, r2
 8001a80:	00db      	lsls	r3, r3, #3
 8001a82:	1a9b      	subs	r3, r3, r2
 8001a84:	009b      	lsls	r3, r3, #2
 8001a86:	4a21      	ldr	r2, [pc, #132]	; (8001b0c <IntAdjust+0x410>)
 8001a88:	441a      	add	r2, r3
 8001a8a:	231c      	movs	r3, #28
 8001a8c:	2100      	movs	r1, #0
 8001a8e:	f006 fe03 	bl	8008698 <EEPROM_Write>
					j++;
 8001a92:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001a96:	3301      	adds	r3, #1
 8001a98:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					if(j==7)
 8001a9c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001aa0:	2b07      	cmp	r3, #7
 8001aa2:	d102      	bne.n	8001aaa <IntAdjust+0x3ae>
						j=1;
 8001aa4:	2301      	movs	r3, #1
 8001aa6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				for(uint8_t i=(1+(5*NUMBER_OF_VARIABLES)); i<=(6*NUMBER_OF_VARIABLES); i++)
 8001aaa:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8001aae:	3301      	adds	r3, #1
 8001ab0:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
 8001ab4:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8001ab8:	2b24      	cmp	r3, #36	; 0x24
 8001aba:	d9db      	bls.n	8001a74 <IntAdjust+0x378>
				}
			}
			enterFunction = 1;
 8001abc:	4b14      	ldr	r3, [pc, #80]	; (8001b10 <IntAdjust+0x414>)
 8001abe:	2201      	movs	r2, #1
 8001ac0:	701a      	strb	r2, [r3, #0]
			LCD_CursorSet(13,cursorLine);
 8001ac2:	4b10      	ldr	r3, [pc, #64]	; (8001b04 <IntAdjust+0x408>)
 8001ac4:	781b      	ldrb	r3, [r3, #0]
 8001ac6:	4619      	mov	r1, r3
 8001ac8:	200d      	movs	r0, #13
 8001aca:	f007 f8a3 	bl	8008c14 <LCD_CursorSet>
			LCD_Data(0x20);  //  "blank" character
 8001ace:	2020      	movs	r0, #32
 8001ad0:	f007 f841 	bl	8008b56 <LCD_Data>
			return ST_MAIN_STATE;
 8001ad4:	231e      	movs	r3, #30
 8001ad6:	e00e      	b.n	8001af6 <IntAdjust+0x3fa>
			LCD_CursorSet(13,cursorLine);
			LCD_Data(0x20);  //  "blank" character
			return ST_MAIN_STATE;*/

		case KEY_STANDBY:
			enterFunction = 1;
 8001ad8:	4b0d      	ldr	r3, [pc, #52]	; (8001b10 <IntAdjust+0x414>)
 8001ada:	2201      	movs	r2, #1
 8001adc:	701a      	strb	r2, [r3, #0]
			LCD_CursorSet(13,cursorLine);
 8001ade:	4b09      	ldr	r3, [pc, #36]	; (8001b04 <IntAdjust+0x408>)
 8001ae0:	781b      	ldrb	r3, [r3, #0]
 8001ae2:	4619      	mov	r1, r3
 8001ae4:	200d      	movs	r0, #13
 8001ae6:	f007 f895 	bl	8008c14 <LCD_CursorSet>
			LCD_Data(0x20);  //  "blank" character
 8001aea:	2020      	movs	r0, #32
 8001aec:	f007 f833 	bl	8008b56 <LCD_Data>
			return ST_STANDBY;
 8001af0:	2314      	movs	r3, #20
 8001af2:	e000      	b.n	8001af6 <IntAdjust+0x3fa>
	}
	return ST_INT_ADJUST;
 8001af4:	2332      	movs	r3, #50	; 0x32
}
 8001af6:	4618      	mov	r0, r3
 8001af8:	3728      	adds	r7, #40	; 0x28
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bd80      	pop	{r7, pc}
 8001afe:	bf00      	nop
 8001b00:	200005ec 	.word	0x200005ec
 8001b04:	200008ff 	.word	0x200008ff
 8001b08:	2000099c 	.word	0x2000099c
 8001b0c:	200006b0 	.word	0x200006b0
 8001b10:	20000007 	.word	0x20000007

08001b14 <StringChange>:
 * \param input			Buttons state after debouncig.
 *
 * \return nextState    next state according to the current state and button input.
 */
char StringChange(char input)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b082      	sub	sp, #8
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	71fb      	strb	r3, [r7, #7]
	static char enterFunction = 1;
	static int8_t strNumTemp;
	if ( enterFunction==1 )
 8001b1e:	4bbb      	ldr	r3, [pc, #748]	; (8001e0c <StringChange+0x2f8>)
 8001b20:	781b      	ldrb	r3, [r3, #0]
 8001b22:	2b01      	cmp	r3, #1
 8001b24:	d10c      	bne.n	8001b40 <StringChange+0x2c>
	{
		strNumTemp = pValues[cursorLine]->strNum;
 8001b26:	4bba      	ldr	r3, [pc, #744]	; (8001e10 <StringChange+0x2fc>)
 8001b28:	781b      	ldrb	r3, [r3, #0]
 8001b2a:	461a      	mov	r2, r3
 8001b2c:	4bb9      	ldr	r3, [pc, #740]	; (8001e14 <StringChange+0x300>)
 8001b2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b32:	f993 2010 	ldrsb.w	r2, [r3, #16]
 8001b36:	4bb8      	ldr	r3, [pc, #736]	; (8001e18 <StringChange+0x304>)
 8001b38:	701a      	strb	r2, [r3, #0]
		enterFunction = 0;
 8001b3a:	4bb4      	ldr	r3, [pc, #720]	; (8001e0c <StringChange+0x2f8>)
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	701a      	strb	r2, [r3, #0]
	}

	switch (input)
 8001b40:	79fb      	ldrb	r3, [r7, #7]
 8001b42:	3b01      	subs	r3, #1
 8001b44:	2b1f      	cmp	r3, #31
 8001b46:	f200 80f4 	bhi.w	8001d32 <StringChange+0x21e>
 8001b4a:	a201      	add	r2, pc, #4	; (adr r2, 8001b50 <StringChange+0x3c>)
 8001b4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b50:	08001bf9 	.word	0x08001bf9
 8001b54:	08001d33 	.word	0x08001d33
 8001b58:	08001d33 	.word	0x08001d33
 8001b5c:	08001d33 	.word	0x08001d33
 8001b60:	08001d33 	.word	0x08001d33
 8001b64:	08001d33 	.word	0x08001d33
 8001b68:	08001d33 	.word	0x08001d33
 8001b6c:	08001d17 	.word	0x08001d17
 8001b70:	08001d33 	.word	0x08001d33
 8001b74:	08001d33 	.word	0x08001d33
 8001b78:	08001d33 	.word	0x08001d33
 8001b7c:	08001d33 	.word	0x08001d33
 8001b80:	08001d33 	.word	0x08001d33
 8001b84:	08001d33 	.word	0x08001d33
 8001b88:	08001d33 	.word	0x08001d33
 8001b8c:	08001bd1 	.word	0x08001bd1
 8001b90:	08001d33 	.word	0x08001d33
 8001b94:	08001d33 	.word	0x08001d33
 8001b98:	08001d33 	.word	0x08001d33
 8001b9c:	08001d33 	.word	0x08001d33
 8001ba0:	08001d33 	.word	0x08001d33
 8001ba4:	08001d33 	.word	0x08001d33
 8001ba8:	08001d33 	.word	0x08001d33
 8001bac:	08001d33 	.word	0x08001d33
 8001bb0:	08001d33 	.word	0x08001d33
 8001bb4:	08001d33 	.word	0x08001d33
 8001bb8:	08001d33 	.word	0x08001d33
 8001bbc:	08001d33 	.word	0x08001d33
 8001bc0:	08001d33 	.word	0x08001d33
 8001bc4:	08001d33 	.word	0x08001d33
 8001bc8:	08001d33 	.word	0x08001d33
 8001bcc:	08001be5 	.word	0x08001be5
	{
		case ROTARY_CW_DIR:		strNumTemp ++;	break;
 8001bd0:	4b91      	ldr	r3, [pc, #580]	; (8001e18 <StringChange+0x304>)
 8001bd2:	f993 3000 	ldrsb.w	r3, [r3]
 8001bd6:	b2db      	uxtb	r3, r3
 8001bd8:	3301      	adds	r3, #1
 8001bda:	b2db      	uxtb	r3, r3
 8001bdc:	b25a      	sxtb	r2, r3
 8001bde:	4b8e      	ldr	r3, [pc, #568]	; (8001e18 <StringChange+0x304>)
 8001be0:	701a      	strb	r2, [r3, #0]
 8001be2:	e0a6      	b.n	8001d32 <StringChange+0x21e>

		case ROTARY_CCW_DIR:	strNumTemp --;	break;
 8001be4:	4b8c      	ldr	r3, [pc, #560]	; (8001e18 <StringChange+0x304>)
 8001be6:	f993 3000 	ldrsb.w	r3, [r3]
 8001bea:	b2db      	uxtb	r3, r3
 8001bec:	3b01      	subs	r3, #1
 8001bee:	b2db      	uxtb	r3, r3
 8001bf0:	b25a      	sxtb	r2, r3
 8001bf2:	4b89      	ldr	r3, [pc, #548]	; (8001e18 <StringChange+0x304>)
 8001bf4:	701a      	strb	r2, [r3, #0]
 8001bf6:	e09c      	b.n	8001d32 <StringChange+0x21e>

		case KEY_ACCEPT:

			// store the temporary adjusted value to the global variable
			pValues[cursorLine]->strNum = strNumTemp;
 8001bf8:	4b85      	ldr	r3, [pc, #532]	; (8001e10 <StringChange+0x2fc>)
 8001bfa:	781b      	ldrb	r3, [r3, #0]
 8001bfc:	461a      	mov	r2, r3
 8001bfe:	4b85      	ldr	r3, [pc, #532]	; (8001e14 <StringChange+0x300>)
 8001c00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c04:	4a84      	ldr	r2, [pc, #528]	; (8001e18 <StringChange+0x304>)
 8001c06:	f992 2000 	ldrsb.w	r2, [r2]
 8001c0a:	741a      	strb	r2, [r3, #16]

			if(StateVar[cursorLine].IndexMenu==Second_Menu_1)
 8001c0c:	4b80      	ldr	r3, [pc, #512]	; (8001e10 <StringChange+0x2fc>)
 8001c0e:	781b      	ldrb	r3, [r3, #0]
 8001c10:	4619      	mov	r1, r3
 8001c12:	4a82      	ldr	r2, [pc, #520]	; (8001e1c <StringChange+0x308>)
 8001c14:	460b      	mov	r3, r1
 8001c16:	009b      	lsls	r3, r3, #2
 8001c18:	440b      	add	r3, r1
 8001c1a:	009b      	lsls	r3, r3, #2
 8001c1c:	4413      	add	r3, r2
 8001c1e:	3311      	adds	r3, #17
 8001c20:	781b      	ldrb	r3, [r3, #0]
 8001c22:	2bc9      	cmp	r3, #201	; 0xc9
 8001c24:	d106      	bne.n	8001c34 <StringChange+0x120>
			{
				if ( variable == VA_VOLTAGE /*&& pValues[cursorLine]->strNum==VOL_LEVEL_LOW*/ )
				{
					//LED2_SET(1);
				}
				EEPROM_Write(1,0, (uint8_t*)&values_Alfa[1], sizeof(ValueStruct));
 8001c26:	231c      	movs	r3, #28
 8001c28:	4a7d      	ldr	r2, [pc, #500]	; (8001e20 <StringChange+0x30c>)
 8001c2a:	2100      	movs	r1, #0
 8001c2c:	2001      	movs	r0, #1
 8001c2e:	f006 fd33 	bl	8008698 <EEPROM_Write>
 8001c32:	e062      	b.n	8001cfa <StringChange+0x1e6>
			}

			else if(StateVar[cursorLine].IndexMenu==Second_Menu_2)
 8001c34:	4b76      	ldr	r3, [pc, #472]	; (8001e10 <StringChange+0x2fc>)
 8001c36:	781b      	ldrb	r3, [r3, #0]
 8001c38:	4619      	mov	r1, r3
 8001c3a:	4a78      	ldr	r2, [pc, #480]	; (8001e1c <StringChange+0x308>)
 8001c3c:	460b      	mov	r3, r1
 8001c3e:	009b      	lsls	r3, r3, #2
 8001c40:	440b      	add	r3, r1
 8001c42:	009b      	lsls	r3, r3, #2
 8001c44:	4413      	add	r3, r2
 8001c46:	3311      	adds	r3, #17
 8001c48:	781b      	ldrb	r3, [r3, #0]
 8001c4a:	2bca      	cmp	r3, #202	; 0xca
 8001c4c:	d106      	bne.n	8001c5c <StringChange+0x148>
			{
				EEPROM_Write((1+(1*NUMBER_OF_VARIABLES)),0, (uint8_t*)&values_Beta[1], sizeof(ValueStruct));
 8001c4e:	231c      	movs	r3, #28
 8001c50:	4a74      	ldr	r2, [pc, #464]	; (8001e24 <StringChange+0x310>)
 8001c52:	2100      	movs	r1, #0
 8001c54:	2007      	movs	r0, #7
 8001c56:	f006 fd1f 	bl	8008698 <EEPROM_Write>
 8001c5a:	e04e      	b.n	8001cfa <StringChange+0x1e6>
			}
			else if(StateVar[cursorLine].IndexMenu==Second_Menu_3)
 8001c5c:	4b6c      	ldr	r3, [pc, #432]	; (8001e10 <StringChange+0x2fc>)
 8001c5e:	781b      	ldrb	r3, [r3, #0]
 8001c60:	4619      	mov	r1, r3
 8001c62:	4a6e      	ldr	r2, [pc, #440]	; (8001e1c <StringChange+0x308>)
 8001c64:	460b      	mov	r3, r1
 8001c66:	009b      	lsls	r3, r3, #2
 8001c68:	440b      	add	r3, r1
 8001c6a:	009b      	lsls	r3, r3, #2
 8001c6c:	4413      	add	r3, r2
 8001c6e:	3311      	adds	r3, #17
 8001c70:	781b      	ldrb	r3, [r3, #0]
 8001c72:	2bcb      	cmp	r3, #203	; 0xcb
 8001c74:	d106      	bne.n	8001c84 <StringChange+0x170>
			{
                EEPROM_Write((1+(2*NUMBER_OF_VARIABLES)),0, (uint8_t*)&values_Teta[1], sizeof(ValueStruct));
 8001c76:	231c      	movs	r3, #28
 8001c78:	4a6b      	ldr	r2, [pc, #428]	; (8001e28 <StringChange+0x314>)
 8001c7a:	2100      	movs	r1, #0
 8001c7c:	200d      	movs	r0, #13
 8001c7e:	f006 fd0b 	bl	8008698 <EEPROM_Write>
 8001c82:	e03a      	b.n	8001cfa <StringChange+0x1e6>
			}
			else if(StateVar[cursorLine].IndexMenu==Second_Menu_4)
 8001c84:	4b62      	ldr	r3, [pc, #392]	; (8001e10 <StringChange+0x2fc>)
 8001c86:	781b      	ldrb	r3, [r3, #0]
 8001c88:	4619      	mov	r1, r3
 8001c8a:	4a64      	ldr	r2, [pc, #400]	; (8001e1c <StringChange+0x308>)
 8001c8c:	460b      	mov	r3, r1
 8001c8e:	009b      	lsls	r3, r3, #2
 8001c90:	440b      	add	r3, r1
 8001c92:	009b      	lsls	r3, r3, #2
 8001c94:	4413      	add	r3, r2
 8001c96:	3311      	adds	r3, #17
 8001c98:	781b      	ldrb	r3, [r3, #0]
 8001c9a:	2bcc      	cmp	r3, #204	; 0xcc
 8001c9c:	d106      	bne.n	8001cac <StringChange+0x198>
			{
				EEPROM_Write((1+(3*NUMBER_OF_VARIABLES)),0, (uint8_t*)&values_Delta[1], sizeof(ValueStruct));
 8001c9e:	231c      	movs	r3, #28
 8001ca0:	4a62      	ldr	r2, [pc, #392]	; (8001e2c <StringChange+0x318>)
 8001ca2:	2100      	movs	r1, #0
 8001ca4:	2013      	movs	r0, #19
 8001ca6:	f006 fcf7 	bl	8008698 <EEPROM_Write>
 8001caa:	e026      	b.n	8001cfa <StringChange+0x1e6>
			}
			else if(StateVar[cursorLine].IndexMenu==Second_Menu_5)
 8001cac:	4b58      	ldr	r3, [pc, #352]	; (8001e10 <StringChange+0x2fc>)
 8001cae:	781b      	ldrb	r3, [r3, #0]
 8001cb0:	4619      	mov	r1, r3
 8001cb2:	4a5a      	ldr	r2, [pc, #360]	; (8001e1c <StringChange+0x308>)
 8001cb4:	460b      	mov	r3, r1
 8001cb6:	009b      	lsls	r3, r3, #2
 8001cb8:	440b      	add	r3, r1
 8001cba:	009b      	lsls	r3, r3, #2
 8001cbc:	4413      	add	r3, r2
 8001cbe:	3311      	adds	r3, #17
 8001cc0:	781b      	ldrb	r3, [r3, #0]
 8001cc2:	2bcd      	cmp	r3, #205	; 0xcd
 8001cc4:	d106      	bne.n	8001cd4 <StringChange+0x1c0>
			{
				EEPROM_Write((1+(4*NUMBER_OF_VARIABLES)),0, (uint8_t*)&values_Gama[1], sizeof(ValueStruct));
 8001cc6:	231c      	movs	r3, #28
 8001cc8:	4a59      	ldr	r2, [pc, #356]	; (8001e30 <StringChange+0x31c>)
 8001cca:	2100      	movs	r1, #0
 8001ccc:	2019      	movs	r0, #25
 8001cce:	f006 fce3 	bl	8008698 <EEPROM_Write>
 8001cd2:	e012      	b.n	8001cfa <StringChange+0x1e6>
			}
			else if(StateVar[cursorLine].IndexMenu==Second_Menu_6)
 8001cd4:	4b4e      	ldr	r3, [pc, #312]	; (8001e10 <StringChange+0x2fc>)
 8001cd6:	781b      	ldrb	r3, [r3, #0]
 8001cd8:	4619      	mov	r1, r3
 8001cda:	4a50      	ldr	r2, [pc, #320]	; (8001e1c <StringChange+0x308>)
 8001cdc:	460b      	mov	r3, r1
 8001cde:	009b      	lsls	r3, r3, #2
 8001ce0:	440b      	add	r3, r1
 8001ce2:	009b      	lsls	r3, r3, #2
 8001ce4:	4413      	add	r3, r2
 8001ce6:	3311      	adds	r3, #17
 8001ce8:	781b      	ldrb	r3, [r3, #0]
 8001cea:	2bce      	cmp	r3, #206	; 0xce
 8001cec:	d105      	bne.n	8001cfa <StringChange+0x1e6>
			{
				EEPROM_Write((1+(5*NUMBER_OF_VARIABLES)),0, (uint8_t*)&values_Custom[1], sizeof(ValueStruct));
 8001cee:	231c      	movs	r3, #28
 8001cf0:	4a50      	ldr	r2, [pc, #320]	; (8001e34 <StringChange+0x320>)
 8001cf2:	2100      	movs	r1, #0
 8001cf4:	201f      	movs	r0, #31
 8001cf6:	f006 fccf 	bl	8008698 <EEPROM_Write>
			}
			enterFunction = 1;
 8001cfa:	4b44      	ldr	r3, [pc, #272]	; (8001e0c <StringChange+0x2f8>)
 8001cfc:	2201      	movs	r2, #1
 8001cfe:	701a      	strb	r2, [r3, #0]
			LCD_CursorSet(13,cursorLine);
 8001d00:	4b43      	ldr	r3, [pc, #268]	; (8001e10 <StringChange+0x2fc>)
 8001d02:	781b      	ldrb	r3, [r3, #0]
 8001d04:	4619      	mov	r1, r3
 8001d06:	200d      	movs	r0, #13
 8001d08:	f006 ff84 	bl	8008c14 <LCD_CursorSet>
			LCD_Data(0x20);  //  "blank" character
 8001d0c:	2020      	movs	r0, #32
 8001d0e:	f006 ff22 	bl	8008b56 <LCD_Data>

			return ST_MAIN_STATE;
 8001d12:	231e      	movs	r3, #30
 8001d14:	e075      	b.n	8001e02 <StringChange+0x2ee>
			LCD_CursorSet(13,cursorLine);
			LCD_Data(0x20);  //  "blank" character
			return ST_MAIN_STATE;*/

		case KEY_STANDBY:
			enterFunction = 1;
 8001d16:	4b3d      	ldr	r3, [pc, #244]	; (8001e0c <StringChange+0x2f8>)
 8001d18:	2201      	movs	r2, #1
 8001d1a:	701a      	strb	r2, [r3, #0]
			LCD_CursorSet(13,cursorLine);
 8001d1c:	4b3c      	ldr	r3, [pc, #240]	; (8001e10 <StringChange+0x2fc>)
 8001d1e:	781b      	ldrb	r3, [r3, #0]
 8001d20:	4619      	mov	r1, r3
 8001d22:	200d      	movs	r0, #13
 8001d24:	f006 ff76 	bl	8008c14 <LCD_CursorSet>
			LCD_Data(0x20);  //  "blank" character
 8001d28:	2020      	movs	r0, #32
 8001d2a:	f006 ff14 	bl	8008b56 <LCD_Data>
			return ST_STANDBY;
 8001d2e:	2314      	movs	r3, #20
 8001d30:	e067      	b.n	8001e02 <StringChange+0x2ee>
	}

	LCD_CreateChar(0,updownCharacter);// "<>" character
 8001d32:	4941      	ldr	r1, [pc, #260]	; (8001e38 <StringChange+0x324>)
 8001d34:	2000      	movs	r0, #0
 8001d36:	f006 fec9 	bl	8008acc <LCD_CreateChar>
	LCD_CursorSet(13,cursorLine);
 8001d3a:	4b35      	ldr	r3, [pc, #212]	; (8001e10 <StringChange+0x2fc>)
 8001d3c:	781b      	ldrb	r3, [r3, #0]
 8001d3e:	4619      	mov	r1, r3
 8001d40:	200d      	movs	r0, #13
 8001d42:	f006 ff67 	bl	8008c14 <LCD_CursorSet>
	LCD_Data(0);  //  "<>" character
 8001d46:	2000      	movs	r0, #0
 8001d48:	f006 ff05 	bl	8008b56 <LCD_Data>


	if( strNumTemp > pValues[cursorLine]->upLimit )
 8001d4c:	4b32      	ldr	r3, [pc, #200]	; (8001e18 <StringChange+0x304>)
 8001d4e:	f993 3000 	ldrsb.w	r3, [r3]
 8001d52:	ee07 3a90 	vmov	s15, r3
 8001d56:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d5a:	4b2d      	ldr	r3, [pc, #180]	; (8001e10 <StringChange+0x2fc>)
 8001d5c:	781b      	ldrb	r3, [r3, #0]
 8001d5e:	461a      	mov	r2, r3
 8001d60:	4b2c      	ldr	r3, [pc, #176]	; (8001e14 <StringChange+0x300>)
 8001d62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d66:	edd3 7a06 	vldr	s15, [r3, #24]
 8001d6a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001d6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d72:	dd10      	ble.n	8001d96 <StringChange+0x282>
	{
		strNumTemp = pValues[cursorLine]->upLimit;
 8001d74:	4b26      	ldr	r3, [pc, #152]	; (8001e10 <StringChange+0x2fc>)
 8001d76:	781b      	ldrb	r3, [r3, #0]
 8001d78:	461a      	mov	r2, r3
 8001d7a:	4b26      	ldr	r3, [pc, #152]	; (8001e14 <StringChange+0x300>)
 8001d7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d80:	edd3 7a06 	vldr	s15, [r3, #24]
 8001d84:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001d88:	edc7 7a00 	vstr	s15, [r7]
 8001d8c:	783b      	ldrb	r3, [r7, #0]
 8001d8e:	b25a      	sxtb	r2, r3
 8001d90:	4b21      	ldr	r3, [pc, #132]	; (8001e18 <StringChange+0x304>)
 8001d92:	701a      	strb	r2, [r3, #0]
 8001d94:	e023      	b.n	8001dde <StringChange+0x2ca>
	}
	else if ( strNumTemp < pValues[cursorLine]->downLimit )
 8001d96:	4b20      	ldr	r3, [pc, #128]	; (8001e18 <StringChange+0x304>)
 8001d98:	f993 3000 	ldrsb.w	r3, [r3]
 8001d9c:	ee07 3a90 	vmov	s15, r3
 8001da0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001da4:	4b1a      	ldr	r3, [pc, #104]	; (8001e10 <StringChange+0x2fc>)
 8001da6:	781b      	ldrb	r3, [r3, #0]
 8001da8:	461a      	mov	r2, r3
 8001daa:	4b1a      	ldr	r3, [pc, #104]	; (8001e14 <StringChange+0x300>)
 8001dac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001db0:	edd3 7a05 	vldr	s15, [r3, #20]
 8001db4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001db8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dbc:	d50f      	bpl.n	8001dde <StringChange+0x2ca>
	{
		strNumTemp = pValues[cursorLine]->downLimit;
 8001dbe:	4b14      	ldr	r3, [pc, #80]	; (8001e10 <StringChange+0x2fc>)
 8001dc0:	781b      	ldrb	r3, [r3, #0]
 8001dc2:	461a      	mov	r2, r3
 8001dc4:	4b13      	ldr	r3, [pc, #76]	; (8001e14 <StringChange+0x300>)
 8001dc6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001dca:	edd3 7a05 	vldr	s15, [r3, #20]
 8001dce:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001dd2:	edc7 7a00 	vstr	s15, [r7]
 8001dd6:	783b      	ldrb	r3, [r7, #0]
 8001dd8:	b25a      	sxtb	r2, r3
 8001dda:	4b0f      	ldr	r3, [pc, #60]	; (8001e18 <StringChange+0x304>)
 8001ddc:	701a      	strb	r2, [r3, #0]
	}
	LCD_Puts(14,cursorLine,pValues[cursorLine]->pText[strNumTemp]);
 8001dde:	4b0c      	ldr	r3, [pc, #48]	; (8001e10 <StringChange+0x2fc>)
 8001de0:	7819      	ldrb	r1, [r3, #0]
 8001de2:	4b0b      	ldr	r3, [pc, #44]	; (8001e10 <StringChange+0x2fc>)
 8001de4:	781b      	ldrb	r3, [r3, #0]
 8001de6:	461a      	mov	r2, r3
 8001de8:	4b0a      	ldr	r3, [pc, #40]	; (8001e14 <StringChange+0x300>)
 8001dea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001dee:	4a0a      	ldr	r2, [pc, #40]	; (8001e18 <StringChange+0x304>)
 8001df0:	f992 2000 	ldrsb.w	r2, [r2]
 8001df4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001df8:	461a      	mov	r2, r3
 8001dfa:	200e      	movs	r0, #14
 8001dfc:	f006 fdf4 	bl	80089e8 <LCD_Puts>

	return ST_STR_CHANGE;
 8001e00:	2346      	movs	r3, #70	; 0x46
}
 8001e02:	4618      	mov	r0, r3
 8001e04:	3708      	adds	r7, #8
 8001e06:	46bd      	mov	sp, r7
 8001e08:	bd80      	pop	{r7, pc}
 8001e0a:	bf00      	nop
 8001e0c:	20000008 	.word	0x20000008
 8001e10:	200008ff 	.word	0x200008ff
 8001e14:	20000914 	.word	0x20000914
 8001e18:	20000a7b 	.word	0x20000a7b
 8001e1c:	2000099c 	.word	0x2000099c
 8001e20:	200002f8 	.word	0x200002f8
 8001e24:	200003bc 	.word	0x200003bc
 8001e28:	20000480 	.word	0x20000480
 8001e2c:	20000544 	.word	0x20000544
 8001e30:	20000608 	.word	0x20000608
 8001e34:	200006cc 	.word	0x200006cc
 8001e38:	0800d5c0 	.word	0x0800d5c0

08001e3c <FloatAdjust>:
 * \param input			Buttons state after debouncig.
 *
 * \return nextState    next state according to the current state and button input.
 */
char FloatAdjust(char input)
{
 8001e3c:	b5b0      	push	{r4, r5, r7, lr}
 8001e3e:	b08a      	sub	sp, #40	; 0x28
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	4603      	mov	r3, r0
 8001e44:	71fb      	strb	r3, [r7, #7]
    #define INTEGER_PART	0
    #define DECIMAL_PART	1
	static uint8_t mode = INTEGER_PART;
	static int FloatTemp[2];
	static char enterFunction = 1;
	uint8_t j=1;
 8001e46:	2301      	movs	r3, #1
 8001e48:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	char lcdBufferIA[15];
    //int16_t UpLimit_DEC;
	int16_t DownLimit_DEC;

	if ( enterFunction==1 )
 8001e4c:	4b7b      	ldr	r3, [pc, #492]	; (800203c <FloatAdjust+0x200>)
 8001e4e:	781b      	ldrb	r3, [r3, #0]
 8001e50:	2b01      	cmp	r3, #1
 8001e52:	d16d      	bne.n	8001f30 <FloatAdjust+0xf4>
	{
		//FloatTemp[DECIMAL_PART] = modf(pValues[cursorLine]->fval, &FloatTemp[INTEGER_PART]);
		FloatTemp[INTEGER_PART] = (int) pValues[cursorLine]->fval;
 8001e54:	4b7a      	ldr	r3, [pc, #488]	; (8002040 <FloatAdjust+0x204>)
 8001e56:	781b      	ldrb	r3, [r3, #0]
 8001e58:	461a      	mov	r2, r3
 8001e5a:	4b7a      	ldr	r3, [pc, #488]	; (8002044 <FloatAdjust+0x208>)
 8001e5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e60:	edd3 7a00 	vldr	s15, [r3]
 8001e64:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001e68:	ee17 2a90 	vmov	r2, s15
 8001e6c:	4b76      	ldr	r3, [pc, #472]	; (8002048 <FloatAdjust+0x20c>)
 8001e6e:	601a      	str	r2, [r3, #0]
		FloatTemp[DECIMAL_PART] = round((pValues[cursorLine]->fval - FloatTemp[INTEGER_PART])*10);
 8001e70:	4b73      	ldr	r3, [pc, #460]	; (8002040 <FloatAdjust+0x204>)
 8001e72:	781b      	ldrb	r3, [r3, #0]
 8001e74:	461a      	mov	r2, r3
 8001e76:	4b73      	ldr	r3, [pc, #460]	; (8002044 <FloatAdjust+0x208>)
 8001e78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e7c:	ed93 7a00 	vldr	s14, [r3]
 8001e80:	4b71      	ldr	r3, [pc, #452]	; (8002048 <FloatAdjust+0x20c>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	ee07 3a90 	vmov	s15, r3
 8001e88:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001e8c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e90:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001e94:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e98:	ee17 0a90 	vmov	r0, s15
 8001e9c:	f7fe fb54 	bl	8000548 <__aeabi_f2d>
 8001ea0:	4602      	mov	r2, r0
 8001ea2:	460b      	mov	r3, r1
 8001ea4:	ec43 2b10 	vmov	d0, r2, r3
 8001ea8:	f00b faba 	bl	800d420 <round>
 8001eac:	ec53 2b10 	vmov	r2, r3, d0
 8001eb0:	4610      	mov	r0, r2
 8001eb2:	4619      	mov	r1, r3
 8001eb4:	f7fe fe50 	bl	8000b58 <__aeabi_d2iz>
 8001eb8:	4603      	mov	r3, r0
 8001eba:	4a63      	ldr	r2, [pc, #396]	; (8002048 <FloatAdjust+0x20c>)
 8001ebc:	6053      	str	r3, [r2, #4]

		//UpLimit_DEC = round((pValues[cursorLine]->upLimit - (int)pValues[cursorLine]->upLimit)*10);
		DownLimit_DEC = round((pValues[cursorLine]->downLimit - (int)pValues[cursorLine]->downLimit)*10);
 8001ebe:	4b60      	ldr	r3, [pc, #384]	; (8002040 <FloatAdjust+0x204>)
 8001ec0:	781b      	ldrb	r3, [r3, #0]
 8001ec2:	461a      	mov	r2, r3
 8001ec4:	4b5f      	ldr	r3, [pc, #380]	; (8002044 <FloatAdjust+0x208>)
 8001ec6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001eca:	ed93 7a05 	vldr	s14, [r3, #20]
 8001ece:	4b5c      	ldr	r3, [pc, #368]	; (8002040 <FloatAdjust+0x204>)
 8001ed0:	781b      	ldrb	r3, [r3, #0]
 8001ed2:	461a      	mov	r2, r3
 8001ed4:	4b5b      	ldr	r3, [pc, #364]	; (8002044 <FloatAdjust+0x208>)
 8001ed6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001eda:	edd3 7a05 	vldr	s15, [r3, #20]
 8001ede:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001ee2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ee6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001eea:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001eee:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ef2:	ee17 0a90 	vmov	r0, s15
 8001ef6:	f7fe fb27 	bl	8000548 <__aeabi_f2d>
 8001efa:	4602      	mov	r2, r0
 8001efc:	460b      	mov	r3, r1
 8001efe:	ec43 2b10 	vmov	d0, r2, r3
 8001f02:	f00b fa8d 	bl	800d420 <round>
 8001f06:	ec53 2b10 	vmov	r2, r3, d0
 8001f0a:	4610      	mov	r0, r2
 8001f0c:	4619      	mov	r1, r3
 8001f0e:	f7fe fe23 	bl	8000b58 <__aeabi_d2iz>
 8001f12:	4603      	mov	r3, r0
 8001f14:	84bb      	strh	r3, [r7, #36]	; 0x24

		if (mode == INTEGER_PART)
 8001f16:	4b4d      	ldr	r3, [pc, #308]	; (800204c <FloatAdjust+0x210>)
 8001f18:	781b      	ldrb	r3, [r3, #0]
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d105      	bne.n	8001f2a <FloatAdjust+0xee>
		{
			TIM1->CNT = (int16_t)(FloatTemp[INTEGER_PART])*ROTARY_SPC;
 8001f1e:	4b4a      	ldr	r3, [pc, #296]	; (8002048 <FloatAdjust+0x20c>)
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	b21b      	sxth	r3, r3
 8001f24:	005a      	lsls	r2, r3, #1
 8001f26:	4b4a      	ldr	r3, [pc, #296]	; (8002050 <FloatAdjust+0x214>)
 8001f28:	625a      	str	r2, [r3, #36]	; 0x24
		}
		/*else if ( mode == DECIMAL_PART)
		{
			TIM1->CNT = ((int16_t)(FloatTemp[DECIMAL_PART])*10)*ROTARY_SPC;
		}*/
		enterFunction = 0;
 8001f2a:	4b44      	ldr	r3, [pc, #272]	; (800203c <FloatAdjust+0x200>)
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	701a      	strb	r2, [r3, #0]
	}

	if (mode == INTEGER_PART)
 8001f30:	4b46      	ldr	r3, [pc, #280]	; (800204c <FloatAdjust+0x210>)
 8001f32:	781b      	ldrb	r3, [r3, #0]
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d163      	bne.n	8002000 <FloatAdjust+0x1c4>
	{
		FloatTemp[INTEGER_PART] = (int16_t)TIM1->CNT/ROTARY_SPC;
 8001f38:	4b45      	ldr	r3, [pc, #276]	; (8002050 <FloatAdjust+0x214>)
 8001f3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f3c:	b21b      	sxth	r3, r3
 8001f3e:	0fda      	lsrs	r2, r3, #31
 8001f40:	4413      	add	r3, r2
 8001f42:	105b      	asrs	r3, r3, #1
 8001f44:	b21b      	sxth	r3, r3
 8001f46:	461a      	mov	r2, r3
 8001f48:	4b3f      	ldr	r3, [pc, #252]	; (8002048 <FloatAdjust+0x20c>)
 8001f4a:	601a      	str	r2, [r3, #0]
		if( FloatTemp[INTEGER_PART] > (int16_t)pValues[cursorLine]->upLimit )
 8001f4c:	4b3e      	ldr	r3, [pc, #248]	; (8002048 <FloatAdjust+0x20c>)
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	4a3b      	ldr	r2, [pc, #236]	; (8002040 <FloatAdjust+0x204>)
 8001f52:	7812      	ldrb	r2, [r2, #0]
 8001f54:	4611      	mov	r1, r2
 8001f56:	4a3b      	ldr	r2, [pc, #236]	; (8002044 <FloatAdjust+0x208>)
 8001f58:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8001f5c:	edd2 7a06 	vldr	s15, [r2, #24]
 8001f60:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001f64:	ee17 2a90 	vmov	r2, s15
 8001f68:	b212      	sxth	r2, r2
 8001f6a:	4293      	cmp	r3, r2
 8001f6c:	dd10      	ble.n	8001f90 <FloatAdjust+0x154>
			TIM1->CNT = (int16_t)pValues[cursorLine]->upLimit*ROTARY_SPC;
 8001f6e:	4b34      	ldr	r3, [pc, #208]	; (8002040 <FloatAdjust+0x204>)
 8001f70:	781b      	ldrb	r3, [r3, #0]
 8001f72:	461a      	mov	r2, r3
 8001f74:	4b33      	ldr	r3, [pc, #204]	; (8002044 <FloatAdjust+0x208>)
 8001f76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f7a:	edd3 7a06 	vldr	s15, [r3, #24]
 8001f7e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001f82:	ee17 3a90 	vmov	r3, s15
 8001f86:	b21b      	sxth	r3, r3
 8001f88:	005a      	lsls	r2, r3, #1
 8001f8a:	4b31      	ldr	r3, [pc, #196]	; (8002050 <FloatAdjust+0x214>)
 8001f8c:	625a      	str	r2, [r3, #36]	; 0x24
 8001f8e:	e020      	b.n	8001fd2 <FloatAdjust+0x196>

		else if ( FloatTemp[INTEGER_PART] < (int16_t)pValues[cursorLine]->downLimit )
 8001f90:	4b2d      	ldr	r3, [pc, #180]	; (8002048 <FloatAdjust+0x20c>)
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	4a2a      	ldr	r2, [pc, #168]	; (8002040 <FloatAdjust+0x204>)
 8001f96:	7812      	ldrb	r2, [r2, #0]
 8001f98:	4611      	mov	r1, r2
 8001f9a:	4a2a      	ldr	r2, [pc, #168]	; (8002044 <FloatAdjust+0x208>)
 8001f9c:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8001fa0:	edd2 7a05 	vldr	s15, [r2, #20]
 8001fa4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001fa8:	ee17 2a90 	vmov	r2, s15
 8001fac:	b212      	sxth	r2, r2
 8001fae:	4293      	cmp	r3, r2
 8001fb0:	da0f      	bge.n	8001fd2 <FloatAdjust+0x196>
			TIM1->CNT = (int16_t)pValues[cursorLine]->downLimit*ROTARY_SPC;
 8001fb2:	4b23      	ldr	r3, [pc, #140]	; (8002040 <FloatAdjust+0x204>)
 8001fb4:	781b      	ldrb	r3, [r3, #0]
 8001fb6:	461a      	mov	r2, r3
 8001fb8:	4b22      	ldr	r3, [pc, #136]	; (8002044 <FloatAdjust+0x208>)
 8001fba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001fbe:	edd3 7a05 	vldr	s15, [r3, #20]
 8001fc2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001fc6:	ee17 3a90 	vmov	r3, s15
 8001fca:	b21b      	sxth	r3, r3
 8001fcc:	005a      	lsls	r2, r3, #1
 8001fce:	4b20      	ldr	r3, [pc, #128]	; (8002050 <FloatAdjust+0x214>)
 8001fd0:	625a      	str	r2, [r3, #36]	; 0x24

		LCD_CreateChar(0,updownCharacter);// "<>" character
 8001fd2:	4920      	ldr	r1, [pc, #128]	; (8002054 <FloatAdjust+0x218>)
 8001fd4:	2000      	movs	r0, #0
 8001fd6:	f006 fd79 	bl	8008acc <LCD_CreateChar>

		LCD_CursorSet(19,cursorLine);
 8001fda:	4b19      	ldr	r3, [pc, #100]	; (8002040 <FloatAdjust+0x204>)
 8001fdc:	781b      	ldrb	r3, [r3, #0]
 8001fde:	4619      	mov	r1, r3
 8001fe0:	2013      	movs	r0, #19
 8001fe2:	f006 fe17 	bl	8008c14 <LCD_CursorSet>
		LCD_Data(0x20);  //  "blank" character
 8001fe6:	2020      	movs	r0, #32
 8001fe8:	f006 fdb5 	bl	8008b56 <LCD_Data>

		LCD_CursorSet(13,cursorLine);
 8001fec:	4b14      	ldr	r3, [pc, #80]	; (8002040 <FloatAdjust+0x204>)
 8001fee:	781b      	ldrb	r3, [r3, #0]
 8001ff0:	4619      	mov	r1, r3
 8001ff2:	200d      	movs	r0, #13
 8001ff4:	f006 fe0e 	bl	8008c14 <LCD_CursorSet>
		LCD_Data(0);  //  "<>" character
 8001ff8:	2000      	movs	r0, #0
 8001ffa:	f006 fdac 	bl	8008b56 <LCD_Data>
 8001ffe:	e04e      	b.n	800209e <FloatAdjust+0x262>
	}
	else if (mode == DECIMAL_PART)
 8002000:	4b12      	ldr	r3, [pc, #72]	; (800204c <FloatAdjust+0x210>)
 8002002:	781b      	ldrb	r3, [r3, #0]
 8002004:	2b01      	cmp	r3, #1
 8002006:	d14a      	bne.n	800209e <FloatAdjust+0x262>
	{
		FloatTemp[DECIMAL_PART] = (int16_t)TIM1->CNT/ROTARY_SPC;
 8002008:	4b11      	ldr	r3, [pc, #68]	; (8002050 <FloatAdjust+0x214>)
 800200a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800200c:	b21b      	sxth	r3, r3
 800200e:	0fda      	lsrs	r2, r3, #31
 8002010:	4413      	add	r3, r2
 8002012:	105b      	asrs	r3, r3, #1
 8002014:	b21b      	sxth	r3, r3
 8002016:	461a      	mov	r2, r3
 8002018:	4b0b      	ldr	r3, [pc, #44]	; (8002048 <FloatAdjust+0x20c>)
 800201a:	605a      	str	r2, [r3, #4]
		if( FloatTemp[DECIMAL_PART] > 9 )
 800201c:	4b0a      	ldr	r3, [pc, #40]	; (8002048 <FloatAdjust+0x20c>)
 800201e:	685b      	ldr	r3, [r3, #4]
 8002020:	2b09      	cmp	r3, #9
 8002022:	dd03      	ble.n	800202c <FloatAdjust+0x1f0>
			TIM1->CNT = 9*ROTARY_SPC;
 8002024:	4b0a      	ldr	r3, [pc, #40]	; (8002050 <FloatAdjust+0x214>)
 8002026:	2212      	movs	r2, #18
 8002028:	625a      	str	r2, [r3, #36]	; 0x24
 800202a:	e022      	b.n	8002072 <FloatAdjust+0x236>

		else if ( FloatTemp[DECIMAL_PART] < 0 )
 800202c:	4b06      	ldr	r3, [pc, #24]	; (8002048 <FloatAdjust+0x20c>)
 800202e:	685b      	ldr	r3, [r3, #4]
 8002030:	2b00      	cmp	r3, #0
 8002032:	da11      	bge.n	8002058 <FloatAdjust+0x21c>
			TIM1->CNT = 0*ROTARY_SPC;
 8002034:	4b06      	ldr	r3, [pc, #24]	; (8002050 <FloatAdjust+0x214>)
 8002036:	2200      	movs	r2, #0
 8002038:	625a      	str	r2, [r3, #36]	; 0x24
 800203a:	e01a      	b.n	8002072 <FloatAdjust+0x236>
 800203c:	20000009 	.word	0x20000009
 8002040:	200008ff 	.word	0x200008ff
 8002044:	20000914 	.word	0x20000914
 8002048:	20000a7c 	.word	0x20000a7c
 800204c:	20000a84 	.word	0x20000a84
 8002050:	40012c00 	.word	0x40012c00
 8002054:	0800d5c0 	.word	0x0800d5c0

        //The value of the float number should not be below downlimit of the value
		else if ( FloatTemp[DECIMAL_PART] == 0 && FloatTemp[INTEGER_PART]==0 )
 8002058:	4bb6      	ldr	r3, [pc, #728]	; (8002334 <FloatAdjust+0x4f8>)
 800205a:	685b      	ldr	r3, [r3, #4]
 800205c:	2b00      	cmp	r3, #0
 800205e:	d108      	bne.n	8002072 <FloatAdjust+0x236>
 8002060:	4bb4      	ldr	r3, [pc, #720]	; (8002334 <FloatAdjust+0x4f8>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	2b00      	cmp	r3, #0
 8002066:	d104      	bne.n	8002072 <FloatAdjust+0x236>
			TIM1->CNT = DownLimit_DEC*ROTARY_SPC;
 8002068:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 800206c:	005a      	lsls	r2, r3, #1
 800206e:	4bb2      	ldr	r3, [pc, #712]	; (8002338 <FloatAdjust+0x4fc>)
 8002070:	625a      	str	r2, [r3, #36]	; 0x24

		LCD_CreateChar(0,updownCharacter);// "<>" character
 8002072:	49b2      	ldr	r1, [pc, #712]	; (800233c <FloatAdjust+0x500>)
 8002074:	2000      	movs	r0, #0
 8002076:	f006 fd29 	bl	8008acc <LCD_CreateChar>

		LCD_CursorSet(19,cursorLine);
 800207a:	4bb1      	ldr	r3, [pc, #708]	; (8002340 <FloatAdjust+0x504>)
 800207c:	781b      	ldrb	r3, [r3, #0]
 800207e:	4619      	mov	r1, r3
 8002080:	2013      	movs	r0, #19
 8002082:	f006 fdc7 	bl	8008c14 <LCD_CursorSet>
		LCD_Data(0);  //  "<>" character
 8002086:	2000      	movs	r0, #0
 8002088:	f006 fd65 	bl	8008b56 <LCD_Data>

		LCD_CursorSet(13,cursorLine);
 800208c:	4bac      	ldr	r3, [pc, #688]	; (8002340 <FloatAdjust+0x504>)
 800208e:	781b      	ldrb	r3, [r3, #0]
 8002090:	4619      	mov	r1, r3
 8002092:	200d      	movs	r0, #13
 8002094:	f006 fdbe 	bl	8008c14 <LCD_CursorSet>
		LCD_Data(0x20);  //  "blank" character
 8002098:	2020      	movs	r0, #32
 800209a:	f006 fd5c 	bl	8008b56 <LCD_Data>
	}

	// store the temporary adjusted value to the global variable
	pValues[cursorLine]->fval = (FloatTemp[INTEGER_PART] + (FloatTemp[DECIMAL_PART]/10.0));
 800209e:	4ba5      	ldr	r3, [pc, #660]	; (8002334 <FloatAdjust+0x4f8>)
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	4618      	mov	r0, r3
 80020a4:	f7fe fa3e 	bl	8000524 <__aeabi_i2d>
 80020a8:	4604      	mov	r4, r0
 80020aa:	460d      	mov	r5, r1
 80020ac:	4ba1      	ldr	r3, [pc, #644]	; (8002334 <FloatAdjust+0x4f8>)
 80020ae:	685b      	ldr	r3, [r3, #4]
 80020b0:	4618      	mov	r0, r3
 80020b2:	f7fe fa37 	bl	8000524 <__aeabi_i2d>
 80020b6:	f04f 0200 	mov.w	r2, #0
 80020ba:	4ba2      	ldr	r3, [pc, #648]	; (8002344 <FloatAdjust+0x508>)
 80020bc:	f7fe fbc6 	bl	800084c <__aeabi_ddiv>
 80020c0:	4602      	mov	r2, r0
 80020c2:	460b      	mov	r3, r1
 80020c4:	4620      	mov	r0, r4
 80020c6:	4629      	mov	r1, r5
 80020c8:	f7fe f8e0 	bl	800028c <__adddf3>
 80020cc:	4602      	mov	r2, r0
 80020ce:	460b      	mov	r3, r1
 80020d0:	499b      	ldr	r1, [pc, #620]	; (8002340 <FloatAdjust+0x504>)
 80020d2:	7809      	ldrb	r1, [r1, #0]
 80020d4:	4608      	mov	r0, r1
 80020d6:	499c      	ldr	r1, [pc, #624]	; (8002348 <FloatAdjust+0x50c>)
 80020d8:	f851 4020 	ldr.w	r4, [r1, r0, lsl #2]
 80020dc:	4610      	mov	r0, r2
 80020de:	4619      	mov	r1, r3
 80020e0:	f7fe fd82 	bl	8000be8 <__aeabi_d2f>
 80020e4:	4603      	mov	r3, r0
 80020e6:	6023      	str	r3, [r4, #0]
	sprintf(lcdBufferIA,"%-4.1f", pValues[cursorLine]->fval);
 80020e8:	4b95      	ldr	r3, [pc, #596]	; (8002340 <FloatAdjust+0x504>)
 80020ea:	781b      	ldrb	r3, [r3, #0]
 80020ec:	461a      	mov	r2, r3
 80020ee:	4b96      	ldr	r3, [pc, #600]	; (8002348 <FloatAdjust+0x50c>)
 80020f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	4618      	mov	r0, r3
 80020f8:	f7fe fa26 	bl	8000548 <__aeabi_f2d>
 80020fc:	4602      	mov	r2, r0
 80020fe:	460b      	mov	r3, r1
 8002100:	f107 000c 	add.w	r0, r7, #12
 8002104:	4991      	ldr	r1, [pc, #580]	; (800234c <FloatAdjust+0x510>)
 8002106:	f007 fd1b 	bl	8009b40 <siprintf>
	LCD_Puts(14,cursorLine, lcdBufferIA);
 800210a:	4b8d      	ldr	r3, [pc, #564]	; (8002340 <FloatAdjust+0x504>)
 800210c:	781b      	ldrb	r3, [r3, #0]
 800210e:	f107 020c 	add.w	r2, r7, #12
 8002112:	4619      	mov	r1, r3
 8002114:	200e      	movs	r0, #14
 8002116:	f006 fc67 	bl	80089e8 <LCD_Puts>

	switch (input)
 800211a:	79fb      	ldrb	r3, [r7, #7]
 800211c:	3b01      	subs	r3, #1
 800211e:	2b1f      	cmp	r3, #31
 8002120:	f200 823b 	bhi.w	800259a <FloatAdjust+0x75e>
 8002124:	a201      	add	r2, pc, #4	; (adr r2, 800212c <FloatAdjust+0x2f0>)
 8002126:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800212a:	bf00      	nop
 800212c:	080021d5 	.word	0x080021d5
 8002130:	0800259b 	.word	0x0800259b
 8002134:	0800259b 	.word	0x0800259b
 8002138:	0800259b 	.word	0x0800259b
 800213c:	0800259b 	.word	0x0800259b
 8002140:	0800259b 	.word	0x0800259b
 8002144:	0800259b 	.word	0x0800259b
 8002148:	0800257f 	.word	0x0800257f
 800214c:	0800259b 	.word	0x0800259b
 8002150:	0800259b 	.word	0x0800259b
 8002154:	0800259b 	.word	0x0800259b
 8002158:	0800259b 	.word	0x0800259b
 800215c:	0800259b 	.word	0x0800259b
 8002160:	0800259b 	.word	0x0800259b
 8002164:	0800259b 	.word	0x0800259b
 8002168:	080021ad 	.word	0x080021ad
 800216c:	0800259b 	.word	0x0800259b
 8002170:	0800259b 	.word	0x0800259b
 8002174:	0800259b 	.word	0x0800259b
 8002178:	0800259b 	.word	0x0800259b
 800217c:	0800259b 	.word	0x0800259b
 8002180:	0800259b 	.word	0x0800259b
 8002184:	0800259b 	.word	0x0800259b
 8002188:	0800259b 	.word	0x0800259b
 800218c:	0800259b 	.word	0x0800259b
 8002190:	0800259b 	.word	0x0800259b
 8002194:	0800259b 	.word	0x0800259b
 8002198:	0800259b 	.word	0x0800259b
 800219c:	0800259b 	.word	0x0800259b
 80021a0:	0800259b 	.word	0x0800259b
 80021a4:	0800259b 	.word	0x0800259b
 80021a8:	080021c1 	.word	0x080021c1
	{
		case ROTARY_CW_DIR:  FloatTemp[mode] ++;   break;
 80021ac:	4b68      	ldr	r3, [pc, #416]	; (8002350 <FloatAdjust+0x514>)
 80021ae:	781b      	ldrb	r3, [r3, #0]
 80021b0:	4a60      	ldr	r2, [pc, #384]	; (8002334 <FloatAdjust+0x4f8>)
 80021b2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80021b6:	3201      	adds	r2, #1
 80021b8:	495e      	ldr	r1, [pc, #376]	; (8002334 <FloatAdjust+0x4f8>)
 80021ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80021be:	e1ec      	b.n	800259a <FloatAdjust+0x75e>

		case ROTARY_CCW_DIR:  FloatTemp[mode] --;	break;
 80021c0:	4b63      	ldr	r3, [pc, #396]	; (8002350 <FloatAdjust+0x514>)
 80021c2:	781b      	ldrb	r3, [r3, #0]
 80021c4:	4a5b      	ldr	r2, [pc, #364]	; (8002334 <FloatAdjust+0x4f8>)
 80021c6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80021ca:	3a01      	subs	r2, #1
 80021cc:	4959      	ldr	r1, [pc, #356]	; (8002334 <FloatAdjust+0x4f8>)
 80021ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80021d2:	e1e2      	b.n	800259a <FloatAdjust+0x75e>

		case KEY_ACCEPT:

			pValues[cursorLine]->fval = (FloatTemp[INTEGER_PART] + (FloatTemp[DECIMAL_PART]/10.0));
 80021d4:	4b57      	ldr	r3, [pc, #348]	; (8002334 <FloatAdjust+0x4f8>)
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	4618      	mov	r0, r3
 80021da:	f7fe f9a3 	bl	8000524 <__aeabi_i2d>
 80021de:	4604      	mov	r4, r0
 80021e0:	460d      	mov	r5, r1
 80021e2:	4b54      	ldr	r3, [pc, #336]	; (8002334 <FloatAdjust+0x4f8>)
 80021e4:	685b      	ldr	r3, [r3, #4]
 80021e6:	4618      	mov	r0, r3
 80021e8:	f7fe f99c 	bl	8000524 <__aeabi_i2d>
 80021ec:	f04f 0200 	mov.w	r2, #0
 80021f0:	4b54      	ldr	r3, [pc, #336]	; (8002344 <FloatAdjust+0x508>)
 80021f2:	f7fe fb2b 	bl	800084c <__aeabi_ddiv>
 80021f6:	4602      	mov	r2, r0
 80021f8:	460b      	mov	r3, r1
 80021fa:	4620      	mov	r0, r4
 80021fc:	4629      	mov	r1, r5
 80021fe:	f7fe f845 	bl	800028c <__adddf3>
 8002202:	4602      	mov	r2, r0
 8002204:	460b      	mov	r3, r1
 8002206:	494e      	ldr	r1, [pc, #312]	; (8002340 <FloatAdjust+0x504>)
 8002208:	7809      	ldrb	r1, [r1, #0]
 800220a:	4608      	mov	r0, r1
 800220c:	494e      	ldr	r1, [pc, #312]	; (8002348 <FloatAdjust+0x50c>)
 800220e:	f851 4020 	ldr.w	r4, [r1, r0, lsl #2]
 8002212:	4610      	mov	r0, r2
 8002214:	4619      	mov	r1, r3
 8002216:	f7fe fce7 	bl	8000be8 <__aeabi_d2f>
 800221a:	4603      	mov	r3, r0
 800221c:	6023      	str	r3, [r4, #0]
			if (mode == INTEGER_PART)
 800221e:	4b4c      	ldr	r3, [pc, #304]	; (8002350 <FloatAdjust+0x514>)
 8002220:	781b      	ldrb	r3, [r3, #0]
 8002222:	2b00      	cmp	r3, #0
 8002224:	d10c      	bne.n	8002240 <FloatAdjust+0x404>
			{
				mode++;
 8002226:	4b4a      	ldr	r3, [pc, #296]	; (8002350 <FloatAdjust+0x514>)
 8002228:	781b      	ldrb	r3, [r3, #0]
 800222a:	3301      	adds	r3, #1
 800222c:	b2da      	uxtb	r2, r3
 800222e:	4b48      	ldr	r3, [pc, #288]	; (8002350 <FloatAdjust+0x514>)
 8002230:	701a      	strb	r2, [r3, #0]
				TIM1->CNT = (int16_t)(FloatTemp[DECIMAL_PART])*ROTARY_SPC;
 8002232:	4b40      	ldr	r3, [pc, #256]	; (8002334 <FloatAdjust+0x4f8>)
 8002234:	685b      	ldr	r3, [r3, #4]
 8002236:	b21b      	sxth	r3, r3
 8002238:	005a      	lsls	r2, r3, #1
 800223a:	4b3f      	ldr	r3, [pc, #252]	; (8002338 <FloatAdjust+0x4fc>)
 800223c:	625a      	str	r2, [r3, #36]	; 0x24
				break;
 800223e:	e1ac      	b.n	800259a <FloatAdjust+0x75e>
			}
			else if (mode == DECIMAL_PART)
 8002240:	4b43      	ldr	r3, [pc, #268]	; (8002350 <FloatAdjust+0x514>)
 8002242:	781b      	ldrb	r3, [r3, #0]
 8002244:	2b01      	cmp	r3, #1
 8002246:	f040 819a 	bne.w	800257e <FloatAdjust+0x742>
			{
				if ( variable == VA_FREQUENCY )
 800224a:	4b42      	ldr	r3, [pc, #264]	; (8002354 <FloatAdjust+0x518>)
 800224c:	781b      	ldrb	r3, [r3, #0]
 800224e:	2b09      	cmp	r3, #9
 8002250:	d109      	bne.n	8002266 <FloatAdjust+0x42a>
				{
					Frequency = (pValues[cursorLine]->fval)/1.000;
 8002252:	4b3b      	ldr	r3, [pc, #236]	; (8002340 <FloatAdjust+0x504>)
 8002254:	781b      	ldrb	r3, [r3, #0]
 8002256:	461a      	mov	r2, r3
 8002258:	4b3b      	ldr	r3, [pc, #236]	; (8002348 <FloatAdjust+0x50c>)
 800225a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	4a3d      	ldr	r2, [pc, #244]	; (8002358 <FloatAdjust+0x51c>)
 8002262:	6013      	str	r3, [r2, #0]
 8002264:	e020      	b.n	80022a8 <FloatAdjust+0x46c>
				}
				else if ( variable == VA_TIME )
 8002266:	4b3b      	ldr	r3, [pc, #236]	; (8002354 <FloatAdjust+0x518>)
 8002268:	781b      	ldrb	r3, [r3, #0]
 800226a:	2b0a      	cmp	r3, #10
 800226c:	d109      	bne.n	8002282 <FloatAdjust+0x446>
				{
					Time_ON = (pValues[cursorLine]->fval/1.000);
 800226e:	4b34      	ldr	r3, [pc, #208]	; (8002340 <FloatAdjust+0x504>)
 8002270:	781b      	ldrb	r3, [r3, #0]
 8002272:	461a      	mov	r2, r3
 8002274:	4b34      	ldr	r3, [pc, #208]	; (8002348 <FloatAdjust+0x50c>)
 8002276:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	4a37      	ldr	r2, [pc, #220]	; (800235c <FloatAdjust+0x520>)
 800227e:	6013      	str	r3, [r2, #0]
 8002280:	e012      	b.n	80022a8 <FloatAdjust+0x46c>
				}
				else if ( variable == VA_RAMP /*&& pValues[cursorLine]->ival==3*/ )
 8002282:	4b34      	ldr	r3, [pc, #208]	; (8002354 <FloatAdjust+0x518>)
 8002284:	781b      	ldrb	r3, [r3, #0]
 8002286:	2b0b      	cmp	r3, #11
 8002288:	d10e      	bne.n	80022a8 <FloatAdjust+0x46c>
				{
					StepRamp = (pValues[cursorLine]->fval * 1000)/1.000;
 800228a:	4b2d      	ldr	r3, [pc, #180]	; (8002340 <FloatAdjust+0x504>)
 800228c:	781b      	ldrb	r3, [r3, #0]
 800228e:	461a      	mov	r2, r3
 8002290:	4b2d      	ldr	r3, [pc, #180]	; (8002348 <FloatAdjust+0x50c>)
 8002292:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002296:	edd3 7a00 	vldr	s15, [r3]
 800229a:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8002360 <FloatAdjust+0x524>
 800229e:	ee67 7a87 	vmul.f32	s15, s15, s14
 80022a2:	4b30      	ldr	r3, [pc, #192]	; (8002364 <FloatAdjust+0x528>)
 80022a4:	edc3 7a00 	vstr	s15, [r3]
				}

				if ( enterFunction == 0 && variable != VA_RAMP) // change variables in the RUN time
 80022a8:	4b2f      	ldr	r3, [pc, #188]	; (8002368 <FloatAdjust+0x52c>)
 80022aa:	781b      	ldrb	r3, [r3, #0]
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d106      	bne.n	80022be <FloatAdjust+0x482>
 80022b0:	4b28      	ldr	r3, [pc, #160]	; (8002354 <FloatAdjust+0x518>)
 80022b2:	781b      	ldrb	r3, [r3, #0]
 80022b4:	2b0b      	cmp	r3, #11
 80022b6:	d002      	beq.n	80022be <FloatAdjust+0x482>
					flagUpdatePWM = true;
 80022b8:	4b2c      	ldr	r3, [pc, #176]	; (800236c <FloatAdjust+0x530>)
 80022ba:	2201      	movs	r2, #1
 80022bc:	701a      	strb	r2, [r3, #0]

				if(StateVar[cursorLine].IndexMenu==Second_Menu_1)
 80022be:	4b20      	ldr	r3, [pc, #128]	; (8002340 <FloatAdjust+0x504>)
 80022c0:	781b      	ldrb	r3, [r3, #0]
 80022c2:	4619      	mov	r1, r3
 80022c4:	4a2a      	ldr	r2, [pc, #168]	; (8002370 <FloatAdjust+0x534>)
 80022c6:	460b      	mov	r3, r1
 80022c8:	009b      	lsls	r3, r3, #2
 80022ca:	440b      	add	r3, r1
 80022cc:	009b      	lsls	r3, r3, #2
 80022ce:	4413      	add	r3, r2
 80022d0:	3311      	adds	r3, #17
 80022d2:	781b      	ldrb	r3, [r3, #0]
 80022d4:	2bc9      	cmp	r3, #201	; 0xc9
 80022d6:	d11c      	bne.n	8002312 <FloatAdjust+0x4d6>
				{
					for(uint8_t i=1; i<=NUMBER_OF_VARIABLES; i++)
 80022d8:	2301      	movs	r3, #1
 80022da:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80022de:	e013      	b.n	8002308 <FloatAdjust+0x4cc>
					{
						EEPROM_Write(i,0, (uint8_t*)&values_Alfa[i], sizeof(ValueStruct));
 80022e0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80022e4:	b298      	uxth	r0, r3
 80022e6:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 80022ea:	4613      	mov	r3, r2
 80022ec:	00db      	lsls	r3, r3, #3
 80022ee:	1a9b      	subs	r3, r3, r2
 80022f0:	009b      	lsls	r3, r3, #2
 80022f2:	4a20      	ldr	r2, [pc, #128]	; (8002374 <FloatAdjust+0x538>)
 80022f4:	441a      	add	r2, r3
 80022f6:	231c      	movs	r3, #28
 80022f8:	2100      	movs	r1, #0
 80022fa:	f006 f9cd 	bl	8008698 <EEPROM_Write>
					for(uint8_t i=1; i<=NUMBER_OF_VARIABLES; i++)
 80022fe:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002302:	3301      	adds	r3, #1
 8002304:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002308:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800230c:	2b06      	cmp	r3, #6
 800230e:	d9e7      	bls.n	80022e0 <FloatAdjust+0x4a4>
 8002310:	e124      	b.n	800255c <FloatAdjust+0x720>
					}
				}
				else if(StateVar[cursorLine].IndexMenu==Second_Menu_2)
 8002312:	4b0b      	ldr	r3, [pc, #44]	; (8002340 <FloatAdjust+0x504>)
 8002314:	781b      	ldrb	r3, [r3, #0]
 8002316:	4619      	mov	r1, r3
 8002318:	4a15      	ldr	r2, [pc, #84]	; (8002370 <FloatAdjust+0x534>)
 800231a:	460b      	mov	r3, r1
 800231c:	009b      	lsls	r3, r3, #2
 800231e:	440b      	add	r3, r1
 8002320:	009b      	lsls	r3, r3, #2
 8002322:	4413      	add	r3, r2
 8002324:	3311      	adds	r3, #17
 8002326:	781b      	ldrb	r3, [r3, #0]
 8002328:	2bca      	cmp	r3, #202	; 0xca
 800232a:	d14a      	bne.n	80023c2 <FloatAdjust+0x586>
				{
					for(uint8_t i=(1+(1*NUMBER_OF_VARIABLES)); i<=(2*NUMBER_OF_VARIABLES); i++)
 800232c:	2307      	movs	r3, #7
 800232e:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8002332:	e041      	b.n	80023b8 <FloatAdjust+0x57c>
 8002334:	20000a7c 	.word	0x20000a7c
 8002338:	40012c00 	.word	0x40012c00
 800233c:	0800d5c0 	.word	0x0800d5c0
 8002340:	200008ff 	.word	0x200008ff
 8002344:	40240000 	.word	0x40240000
 8002348:	20000914 	.word	0x20000914
 800234c:	0800d54c 	.word	0x0800d54c
 8002350:	20000a84 	.word	0x20000a84
 8002354:	200008fd 	.word	0x200008fd
 8002358:	20000958 	.word	0x20000958
 800235c:	20000954 	.word	0x20000954
 8002360:	447a0000 	.word	0x447a0000
 8002364:	2000094c 	.word	0x2000094c
 8002368:	20000009 	.word	0x20000009
 800236c:	2000093c 	.word	0x2000093c
 8002370:	2000099c 	.word	0x2000099c
 8002374:	200002dc 	.word	0x200002dc
					{
					    EEPROM_Write(i,0, (uint8_t*)&values_Beta[j], sizeof(ValueStruct));
 8002378:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800237c:	b298      	uxth	r0, r3
 800237e:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8002382:	4613      	mov	r3, r2
 8002384:	00db      	lsls	r3, r3, #3
 8002386:	1a9b      	subs	r3, r3, r2
 8002388:	009b      	lsls	r3, r3, #2
 800238a:	4a86      	ldr	r2, [pc, #536]	; (80025a4 <FloatAdjust+0x768>)
 800238c:	441a      	add	r2, r3
 800238e:	231c      	movs	r3, #28
 8002390:	2100      	movs	r1, #0
 8002392:	f006 f981 	bl	8008698 <EEPROM_Write>
					    j++;
 8002396:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800239a:	3301      	adds	r3, #1
 800239c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						if(j==7)
 80023a0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80023a4:	2b07      	cmp	r3, #7
 80023a6:	d102      	bne.n	80023ae <FloatAdjust+0x572>
							j=1;
 80023a8:	2301      	movs	r3, #1
 80023aa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					for(uint8_t i=(1+(1*NUMBER_OF_VARIABLES)); i<=(2*NUMBER_OF_VARIABLES); i++)
 80023ae:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80023b2:	3301      	adds	r3, #1
 80023b4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80023b8:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80023bc:	2b0c      	cmp	r3, #12
 80023be:	d9db      	bls.n	8002378 <FloatAdjust+0x53c>
 80023c0:	e0cc      	b.n	800255c <FloatAdjust+0x720>
					}
				}
				else if(StateVar[cursorLine].IndexMenu==Second_Menu_3)
 80023c2:	4b79      	ldr	r3, [pc, #484]	; (80025a8 <FloatAdjust+0x76c>)
 80023c4:	781b      	ldrb	r3, [r3, #0]
 80023c6:	4619      	mov	r1, r3
 80023c8:	4a78      	ldr	r2, [pc, #480]	; (80025ac <FloatAdjust+0x770>)
 80023ca:	460b      	mov	r3, r1
 80023cc:	009b      	lsls	r3, r3, #2
 80023ce:	440b      	add	r3, r1
 80023d0:	009b      	lsls	r3, r3, #2
 80023d2:	4413      	add	r3, r2
 80023d4:	3311      	adds	r3, #17
 80023d6:	781b      	ldrb	r3, [r3, #0]
 80023d8:	2bcb      	cmp	r3, #203	; 0xcb
 80023da:	d128      	bne.n	800242e <FloatAdjust+0x5f2>
				{
					for(uint8_t i=(1+(2*NUMBER_OF_VARIABLES)); i<=(3*NUMBER_OF_VARIABLES); i++)
 80023dc:	230d      	movs	r3, #13
 80023de:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
 80023e2:	e01f      	b.n	8002424 <FloatAdjust+0x5e8>
					{
						EEPROM_Write(i,0, (uint8_t*)&values_Teta[j], sizeof(ValueStruct));
 80023e4:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80023e8:	b298      	uxth	r0, r3
 80023ea:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80023ee:	4613      	mov	r3, r2
 80023f0:	00db      	lsls	r3, r3, #3
 80023f2:	1a9b      	subs	r3, r3, r2
 80023f4:	009b      	lsls	r3, r3, #2
 80023f6:	4a6e      	ldr	r2, [pc, #440]	; (80025b0 <FloatAdjust+0x774>)
 80023f8:	441a      	add	r2, r3
 80023fa:	231c      	movs	r3, #28
 80023fc:	2100      	movs	r1, #0
 80023fe:	f006 f94b 	bl	8008698 <EEPROM_Write>
						j++;
 8002402:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002406:	3301      	adds	r3, #1
 8002408:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						if(j==7)
 800240c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002410:	2b07      	cmp	r3, #7
 8002412:	d102      	bne.n	800241a <FloatAdjust+0x5de>
							j=1;
 8002414:	2301      	movs	r3, #1
 8002416:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					for(uint8_t i=(1+(2*NUMBER_OF_VARIABLES)); i<=(3*NUMBER_OF_VARIABLES); i++)
 800241a:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800241e:	3301      	adds	r3, #1
 8002420:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
 8002424:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8002428:	2b12      	cmp	r3, #18
 800242a:	d9db      	bls.n	80023e4 <FloatAdjust+0x5a8>
 800242c:	e096      	b.n	800255c <FloatAdjust+0x720>
					}
				}
				else if(StateVar[cursorLine].IndexMenu==Second_Menu_4)
 800242e:	4b5e      	ldr	r3, [pc, #376]	; (80025a8 <FloatAdjust+0x76c>)
 8002430:	781b      	ldrb	r3, [r3, #0]
 8002432:	4619      	mov	r1, r3
 8002434:	4a5d      	ldr	r2, [pc, #372]	; (80025ac <FloatAdjust+0x770>)
 8002436:	460b      	mov	r3, r1
 8002438:	009b      	lsls	r3, r3, #2
 800243a:	440b      	add	r3, r1
 800243c:	009b      	lsls	r3, r3, #2
 800243e:	4413      	add	r3, r2
 8002440:	3311      	adds	r3, #17
 8002442:	781b      	ldrb	r3, [r3, #0]
 8002444:	2bcc      	cmp	r3, #204	; 0xcc
 8002446:	d128      	bne.n	800249a <FloatAdjust+0x65e>
				{
					for(uint8_t i=(1+(3*NUMBER_OF_VARIABLES)); i<=(4*NUMBER_OF_VARIABLES); i++)
 8002448:	2313      	movs	r3, #19
 800244a:	f887 3020 	strb.w	r3, [r7, #32]
 800244e:	e01f      	b.n	8002490 <FloatAdjust+0x654>
					{
						EEPROM_Write(i,0, (uint8_t*)&values_Delta[j], sizeof(ValueStruct));
 8002450:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002454:	b298      	uxth	r0, r3
 8002456:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800245a:	4613      	mov	r3, r2
 800245c:	00db      	lsls	r3, r3, #3
 800245e:	1a9b      	subs	r3, r3, r2
 8002460:	009b      	lsls	r3, r3, #2
 8002462:	4a54      	ldr	r2, [pc, #336]	; (80025b4 <FloatAdjust+0x778>)
 8002464:	441a      	add	r2, r3
 8002466:	231c      	movs	r3, #28
 8002468:	2100      	movs	r1, #0
 800246a:	f006 f915 	bl	8008698 <EEPROM_Write>
						j++;
 800246e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002472:	3301      	adds	r3, #1
 8002474:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						if(j==7)
 8002478:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800247c:	2b07      	cmp	r3, #7
 800247e:	d102      	bne.n	8002486 <FloatAdjust+0x64a>
							j=1;
 8002480:	2301      	movs	r3, #1
 8002482:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					for(uint8_t i=(1+(3*NUMBER_OF_VARIABLES)); i<=(4*NUMBER_OF_VARIABLES); i++)
 8002486:	f897 3020 	ldrb.w	r3, [r7, #32]
 800248a:	3301      	adds	r3, #1
 800248c:	f887 3020 	strb.w	r3, [r7, #32]
 8002490:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002494:	2b18      	cmp	r3, #24
 8002496:	d9db      	bls.n	8002450 <FloatAdjust+0x614>
 8002498:	e060      	b.n	800255c <FloatAdjust+0x720>
					}
				}
				else if(StateVar[cursorLine].IndexMenu==Second_Menu_5)
 800249a:	4b43      	ldr	r3, [pc, #268]	; (80025a8 <FloatAdjust+0x76c>)
 800249c:	781b      	ldrb	r3, [r3, #0]
 800249e:	4619      	mov	r1, r3
 80024a0:	4a42      	ldr	r2, [pc, #264]	; (80025ac <FloatAdjust+0x770>)
 80024a2:	460b      	mov	r3, r1
 80024a4:	009b      	lsls	r3, r3, #2
 80024a6:	440b      	add	r3, r1
 80024a8:	009b      	lsls	r3, r3, #2
 80024aa:	4413      	add	r3, r2
 80024ac:	3311      	adds	r3, #17
 80024ae:	781b      	ldrb	r3, [r3, #0]
 80024b0:	2bcd      	cmp	r3, #205	; 0xcd
 80024b2:	d123      	bne.n	80024fc <FloatAdjust+0x6c0>
				{
					for(uint8_t i=(1+(4*NUMBER_OF_VARIABLES)); i<=(5*NUMBER_OF_VARIABLES); i++)
 80024b4:	2319      	movs	r3, #25
 80024b6:	77fb      	strb	r3, [r7, #31]
 80024b8:	e01c      	b.n	80024f4 <FloatAdjust+0x6b8>
					{
						EEPROM_Write(i,0, (uint8_t*)&values_Gama[j], sizeof(ValueStruct));
 80024ba:	7ffb      	ldrb	r3, [r7, #31]
 80024bc:	b298      	uxth	r0, r3
 80024be:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80024c2:	4613      	mov	r3, r2
 80024c4:	00db      	lsls	r3, r3, #3
 80024c6:	1a9b      	subs	r3, r3, r2
 80024c8:	009b      	lsls	r3, r3, #2
 80024ca:	4a3b      	ldr	r2, [pc, #236]	; (80025b8 <FloatAdjust+0x77c>)
 80024cc:	441a      	add	r2, r3
 80024ce:	231c      	movs	r3, #28
 80024d0:	2100      	movs	r1, #0
 80024d2:	f006 f8e1 	bl	8008698 <EEPROM_Write>
						j++;
 80024d6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80024da:	3301      	adds	r3, #1
 80024dc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						if(j==7)
 80024e0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80024e4:	2b07      	cmp	r3, #7
 80024e6:	d102      	bne.n	80024ee <FloatAdjust+0x6b2>
							j=1;
 80024e8:	2301      	movs	r3, #1
 80024ea:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					for(uint8_t i=(1+(4*NUMBER_OF_VARIABLES)); i<=(5*NUMBER_OF_VARIABLES); i++)
 80024ee:	7ffb      	ldrb	r3, [r7, #31]
 80024f0:	3301      	adds	r3, #1
 80024f2:	77fb      	strb	r3, [r7, #31]
 80024f4:	7ffb      	ldrb	r3, [r7, #31]
 80024f6:	2b1e      	cmp	r3, #30
 80024f8:	d9df      	bls.n	80024ba <FloatAdjust+0x67e>
 80024fa:	e02f      	b.n	800255c <FloatAdjust+0x720>
					}
				}
				else if(StateVar[cursorLine].IndexMenu==Second_Menu_6)
 80024fc:	4b2a      	ldr	r3, [pc, #168]	; (80025a8 <FloatAdjust+0x76c>)
 80024fe:	781b      	ldrb	r3, [r3, #0]
 8002500:	4619      	mov	r1, r3
 8002502:	4a2a      	ldr	r2, [pc, #168]	; (80025ac <FloatAdjust+0x770>)
 8002504:	460b      	mov	r3, r1
 8002506:	009b      	lsls	r3, r3, #2
 8002508:	440b      	add	r3, r1
 800250a:	009b      	lsls	r3, r3, #2
 800250c:	4413      	add	r3, r2
 800250e:	3311      	adds	r3, #17
 8002510:	781b      	ldrb	r3, [r3, #0]
 8002512:	2bce      	cmp	r3, #206	; 0xce
 8002514:	d122      	bne.n	800255c <FloatAdjust+0x720>
				{
					for(uint8_t i=(1+(5*NUMBER_OF_VARIABLES)); i<=(6*NUMBER_OF_VARIABLES); i++)
 8002516:	231f      	movs	r3, #31
 8002518:	77bb      	strb	r3, [r7, #30]
 800251a:	e01c      	b.n	8002556 <FloatAdjust+0x71a>
					{
						EEPROM_Write(i,0, (uint8_t*)&values_Custom[j], sizeof(ValueStruct));
 800251c:	7fbb      	ldrb	r3, [r7, #30]
 800251e:	b298      	uxth	r0, r3
 8002520:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8002524:	4613      	mov	r3, r2
 8002526:	00db      	lsls	r3, r3, #3
 8002528:	1a9b      	subs	r3, r3, r2
 800252a:	009b      	lsls	r3, r3, #2
 800252c:	4a23      	ldr	r2, [pc, #140]	; (80025bc <FloatAdjust+0x780>)
 800252e:	441a      	add	r2, r3
 8002530:	231c      	movs	r3, #28
 8002532:	2100      	movs	r1, #0
 8002534:	f006 f8b0 	bl	8008698 <EEPROM_Write>
						j++;
 8002538:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800253c:	3301      	adds	r3, #1
 800253e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						if(j==7)
 8002542:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002546:	2b07      	cmp	r3, #7
 8002548:	d102      	bne.n	8002550 <FloatAdjust+0x714>
							j=1;
 800254a:	2301      	movs	r3, #1
 800254c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					for(uint8_t i=(1+(5*NUMBER_OF_VARIABLES)); i<=(6*NUMBER_OF_VARIABLES); i++)
 8002550:	7fbb      	ldrb	r3, [r7, #30]
 8002552:	3301      	adds	r3, #1
 8002554:	77bb      	strb	r3, [r7, #30]
 8002556:	7fbb      	ldrb	r3, [r7, #30]
 8002558:	2b24      	cmp	r3, #36	; 0x24
 800255a:	d9df      	bls.n	800251c <FloatAdjust+0x6e0>
					}
				}

				mode = INTEGER_PART;
 800255c:	4b18      	ldr	r3, [pc, #96]	; (80025c0 <FloatAdjust+0x784>)
 800255e:	2200      	movs	r2, #0
 8002560:	701a      	strb	r2, [r3, #0]
				enterFunction = 1;
 8002562:	4b18      	ldr	r3, [pc, #96]	; (80025c4 <FloatAdjust+0x788>)
 8002564:	2201      	movs	r2, #1
 8002566:	701a      	strb	r2, [r3, #0]
				LCD_CursorSet(19,cursorLine);
 8002568:	4b0f      	ldr	r3, [pc, #60]	; (80025a8 <FloatAdjust+0x76c>)
 800256a:	781b      	ldrb	r3, [r3, #0]
 800256c:	4619      	mov	r1, r3
 800256e:	2013      	movs	r0, #19
 8002570:	f006 fb50 	bl	8008c14 <LCD_CursorSet>
				LCD_Data(0x20);  //  "blank" character
 8002574:	2020      	movs	r0, #32
 8002576:	f006 faee 	bl	8008b56 <LCD_Data>
				return ST_MAIN_STATE;
 800257a:	231e      	movs	r3, #30
 800257c:	e00e      	b.n	800259c <FloatAdjust+0x760>
				LCD_Data(0x20);  //  "blank" character
				return ST_MAIN_STATE;
			}*/

		case KEY_STANDBY:
			enterFunction = 1;
 800257e:	4b11      	ldr	r3, [pc, #68]	; (80025c4 <FloatAdjust+0x788>)
 8002580:	2201      	movs	r2, #1
 8002582:	701a      	strb	r2, [r3, #0]
			LCD_CursorSet(13,cursorLine);
 8002584:	4b08      	ldr	r3, [pc, #32]	; (80025a8 <FloatAdjust+0x76c>)
 8002586:	781b      	ldrb	r3, [r3, #0]
 8002588:	4619      	mov	r1, r3
 800258a:	200d      	movs	r0, #13
 800258c:	f006 fb42 	bl	8008c14 <LCD_CursorSet>
			LCD_Data(0x20);  //  "blank" character
 8002590:	2020      	movs	r0, #32
 8002592:	f006 fae0 	bl	8008b56 <LCD_Data>
			return ST_STANDBY;
 8002596:	2314      	movs	r3, #20
 8002598:	e000      	b.n	800259c <FloatAdjust+0x760>
	}

	return ST_FLT_ADJUST;
 800259a:	233c      	movs	r3, #60	; 0x3c
}
 800259c:	4618      	mov	r0, r3
 800259e:	3728      	adds	r7, #40	; 0x28
 80025a0:	46bd      	mov	sp, r7
 80025a2:	bdb0      	pop	{r4, r5, r7, pc}
 80025a4:	200003a0 	.word	0x200003a0
 80025a8:	200008ff 	.word	0x200008ff
 80025ac:	2000099c 	.word	0x2000099c
 80025b0:	20000464 	.word	0x20000464
 80025b4:	20000528 	.word	0x20000528
 80025b8:	200005ec 	.word	0x200005ec
 80025bc:	200006b0 	.word	0x200006b0
 80025c0:	20000a84 	.word	0x20000a84
 80025c4:	20000009 	.word	0x20000009

080025c8 <ValuInit_Read_EE>:
	}
}

//Read initial values from external eeprom.
void ValuInit_Read_EE(void)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b082      	sub	sp, #8
 80025cc:	af00      	add	r7, sp, #0
	uint8_t j=1;
 80025ce:	2301      	movs	r3, #1
 80025d0:	71fb      	strb	r3, [r7, #7]
	for(uint8_t i=1; i<=NUMBER_OF_VARIABLES; i++)
 80025d2:	2301      	movs	r3, #1
 80025d4:	71bb      	strb	r3, [r7, #6]
 80025d6:	e00f      	b.n	80025f8 <ValuInit_Read_EE+0x30>
	{
		EEPROM_Read(i,0, (uint8_t*)&values_Alfa[i], sizeof(ValueStruct));
 80025d8:	79bb      	ldrb	r3, [r7, #6]
 80025da:	b298      	uxth	r0, r3
 80025dc:	79ba      	ldrb	r2, [r7, #6]
 80025de:	4613      	mov	r3, r2
 80025e0:	00db      	lsls	r3, r3, #3
 80025e2:	1a9b      	subs	r3, r3, r2
 80025e4:	009b      	lsls	r3, r3, #2
 80025e6:	4a77      	ldr	r2, [pc, #476]	; (80027c4 <ValuInit_Read_EE+0x1fc>)
 80025e8:	441a      	add	r2, r3
 80025ea:	231c      	movs	r3, #28
 80025ec:	2100      	movs	r1, #0
 80025ee:	f006 f8b9 	bl	8008764 <EEPROM_Read>
	for(uint8_t i=1; i<=NUMBER_OF_VARIABLES; i++)
 80025f2:	79bb      	ldrb	r3, [r7, #6]
 80025f4:	3301      	adds	r3, #1
 80025f6:	71bb      	strb	r3, [r7, #6]
 80025f8:	79bb      	ldrb	r3, [r7, #6]
 80025fa:	2b06      	cmp	r3, #6
 80025fc:	d9ec      	bls.n	80025d8 <ValuInit_Read_EE+0x10>
	}
	for(uint8_t i=(1+(1*NUMBER_OF_VARIABLES)); i<=(2*NUMBER_OF_VARIABLES); i++)
 80025fe:	2307      	movs	r3, #7
 8002600:	717b      	strb	r3, [r7, #5]
 8002602:	e017      	b.n	8002634 <ValuInit_Read_EE+0x6c>
	{
		EEPROM_Read(i,0, (uint8_t*)&values_Beta[j], sizeof(ValueStruct));
 8002604:	797b      	ldrb	r3, [r7, #5]
 8002606:	b298      	uxth	r0, r3
 8002608:	79fa      	ldrb	r2, [r7, #7]
 800260a:	4613      	mov	r3, r2
 800260c:	00db      	lsls	r3, r3, #3
 800260e:	1a9b      	subs	r3, r3, r2
 8002610:	009b      	lsls	r3, r3, #2
 8002612:	4a6d      	ldr	r2, [pc, #436]	; (80027c8 <ValuInit_Read_EE+0x200>)
 8002614:	441a      	add	r2, r3
 8002616:	231c      	movs	r3, #28
 8002618:	2100      	movs	r1, #0
 800261a:	f006 f8a3 	bl	8008764 <EEPROM_Read>
		j++;
 800261e:	79fb      	ldrb	r3, [r7, #7]
 8002620:	3301      	adds	r3, #1
 8002622:	71fb      	strb	r3, [r7, #7]
		if(j==7)
 8002624:	79fb      	ldrb	r3, [r7, #7]
 8002626:	2b07      	cmp	r3, #7
 8002628:	d101      	bne.n	800262e <ValuInit_Read_EE+0x66>
			j=1;
 800262a:	2301      	movs	r3, #1
 800262c:	71fb      	strb	r3, [r7, #7]
	for(uint8_t i=(1+(1*NUMBER_OF_VARIABLES)); i<=(2*NUMBER_OF_VARIABLES); i++)
 800262e:	797b      	ldrb	r3, [r7, #5]
 8002630:	3301      	adds	r3, #1
 8002632:	717b      	strb	r3, [r7, #5]
 8002634:	797b      	ldrb	r3, [r7, #5]
 8002636:	2b0c      	cmp	r3, #12
 8002638:	d9e4      	bls.n	8002604 <ValuInit_Read_EE+0x3c>
	}
	for(uint8_t i=(1+(2*NUMBER_OF_VARIABLES)); i<=(3*NUMBER_OF_VARIABLES); i++)
 800263a:	230d      	movs	r3, #13
 800263c:	713b      	strb	r3, [r7, #4]
 800263e:	e017      	b.n	8002670 <ValuInit_Read_EE+0xa8>
	{
		EEPROM_Read(i,0, (uint8_t*)&values_Teta[j], sizeof(ValueStruct));
 8002640:	793b      	ldrb	r3, [r7, #4]
 8002642:	b298      	uxth	r0, r3
 8002644:	79fa      	ldrb	r2, [r7, #7]
 8002646:	4613      	mov	r3, r2
 8002648:	00db      	lsls	r3, r3, #3
 800264a:	1a9b      	subs	r3, r3, r2
 800264c:	009b      	lsls	r3, r3, #2
 800264e:	4a5f      	ldr	r2, [pc, #380]	; (80027cc <ValuInit_Read_EE+0x204>)
 8002650:	441a      	add	r2, r3
 8002652:	231c      	movs	r3, #28
 8002654:	2100      	movs	r1, #0
 8002656:	f006 f885 	bl	8008764 <EEPROM_Read>
		j++;
 800265a:	79fb      	ldrb	r3, [r7, #7]
 800265c:	3301      	adds	r3, #1
 800265e:	71fb      	strb	r3, [r7, #7]
		if(j==7)
 8002660:	79fb      	ldrb	r3, [r7, #7]
 8002662:	2b07      	cmp	r3, #7
 8002664:	d101      	bne.n	800266a <ValuInit_Read_EE+0xa2>
			j=1;
 8002666:	2301      	movs	r3, #1
 8002668:	71fb      	strb	r3, [r7, #7]
	for(uint8_t i=(1+(2*NUMBER_OF_VARIABLES)); i<=(3*NUMBER_OF_VARIABLES); i++)
 800266a:	793b      	ldrb	r3, [r7, #4]
 800266c:	3301      	adds	r3, #1
 800266e:	713b      	strb	r3, [r7, #4]
 8002670:	793b      	ldrb	r3, [r7, #4]
 8002672:	2b12      	cmp	r3, #18
 8002674:	d9e4      	bls.n	8002640 <ValuInit_Read_EE+0x78>
	}
	for(uint8_t i=(1+(3*NUMBER_OF_VARIABLES)); i<=(4*NUMBER_OF_VARIABLES); i++)
 8002676:	2313      	movs	r3, #19
 8002678:	70fb      	strb	r3, [r7, #3]
 800267a:	e017      	b.n	80026ac <ValuInit_Read_EE+0xe4>
	{
		EEPROM_Read(i,0, (uint8_t*)&values_Delta[j], sizeof(ValueStruct));
 800267c:	78fb      	ldrb	r3, [r7, #3]
 800267e:	b298      	uxth	r0, r3
 8002680:	79fa      	ldrb	r2, [r7, #7]
 8002682:	4613      	mov	r3, r2
 8002684:	00db      	lsls	r3, r3, #3
 8002686:	1a9b      	subs	r3, r3, r2
 8002688:	009b      	lsls	r3, r3, #2
 800268a:	4a51      	ldr	r2, [pc, #324]	; (80027d0 <ValuInit_Read_EE+0x208>)
 800268c:	441a      	add	r2, r3
 800268e:	231c      	movs	r3, #28
 8002690:	2100      	movs	r1, #0
 8002692:	f006 f867 	bl	8008764 <EEPROM_Read>
		j++;
 8002696:	79fb      	ldrb	r3, [r7, #7]
 8002698:	3301      	adds	r3, #1
 800269a:	71fb      	strb	r3, [r7, #7]
		if(j==7)
 800269c:	79fb      	ldrb	r3, [r7, #7]
 800269e:	2b07      	cmp	r3, #7
 80026a0:	d101      	bne.n	80026a6 <ValuInit_Read_EE+0xde>
			j=1;
 80026a2:	2301      	movs	r3, #1
 80026a4:	71fb      	strb	r3, [r7, #7]
	for(uint8_t i=(1+(3*NUMBER_OF_VARIABLES)); i<=(4*NUMBER_OF_VARIABLES); i++)
 80026a6:	78fb      	ldrb	r3, [r7, #3]
 80026a8:	3301      	adds	r3, #1
 80026aa:	70fb      	strb	r3, [r7, #3]
 80026ac:	78fb      	ldrb	r3, [r7, #3]
 80026ae:	2b18      	cmp	r3, #24
 80026b0:	d9e4      	bls.n	800267c <ValuInit_Read_EE+0xb4>
	}
	for(uint8_t i=(1+(4*NUMBER_OF_VARIABLES)); i<=(5*NUMBER_OF_VARIABLES); i++)
 80026b2:	2319      	movs	r3, #25
 80026b4:	70bb      	strb	r3, [r7, #2]
 80026b6:	e017      	b.n	80026e8 <ValuInit_Read_EE+0x120>
	{
		EEPROM_Read(i,0, (uint8_t*)&values_Gama[j], sizeof(ValueStruct));
 80026b8:	78bb      	ldrb	r3, [r7, #2]
 80026ba:	b298      	uxth	r0, r3
 80026bc:	79fa      	ldrb	r2, [r7, #7]
 80026be:	4613      	mov	r3, r2
 80026c0:	00db      	lsls	r3, r3, #3
 80026c2:	1a9b      	subs	r3, r3, r2
 80026c4:	009b      	lsls	r3, r3, #2
 80026c6:	4a43      	ldr	r2, [pc, #268]	; (80027d4 <ValuInit_Read_EE+0x20c>)
 80026c8:	441a      	add	r2, r3
 80026ca:	231c      	movs	r3, #28
 80026cc:	2100      	movs	r1, #0
 80026ce:	f006 f849 	bl	8008764 <EEPROM_Read>
		j++;
 80026d2:	79fb      	ldrb	r3, [r7, #7]
 80026d4:	3301      	adds	r3, #1
 80026d6:	71fb      	strb	r3, [r7, #7]
		if(j==7)
 80026d8:	79fb      	ldrb	r3, [r7, #7]
 80026da:	2b07      	cmp	r3, #7
 80026dc:	d101      	bne.n	80026e2 <ValuInit_Read_EE+0x11a>
			j=1;
 80026de:	2301      	movs	r3, #1
 80026e0:	71fb      	strb	r3, [r7, #7]
	for(uint8_t i=(1+(4*NUMBER_OF_VARIABLES)); i<=(5*NUMBER_OF_VARIABLES); i++)
 80026e2:	78bb      	ldrb	r3, [r7, #2]
 80026e4:	3301      	adds	r3, #1
 80026e6:	70bb      	strb	r3, [r7, #2]
 80026e8:	78bb      	ldrb	r3, [r7, #2]
 80026ea:	2b1e      	cmp	r3, #30
 80026ec:	d9e4      	bls.n	80026b8 <ValuInit_Read_EE+0xf0>
	}
	for(uint8_t i=(1+(5*NUMBER_OF_VARIABLES)); i<=(6*NUMBER_OF_VARIABLES); i++)
 80026ee:	231f      	movs	r3, #31
 80026f0:	707b      	strb	r3, [r7, #1]
 80026f2:	e017      	b.n	8002724 <ValuInit_Read_EE+0x15c>
	{
		EEPROM_Read(i,0, (uint8_t*)&values_Custom[j], sizeof(ValueStruct));
 80026f4:	787b      	ldrb	r3, [r7, #1]
 80026f6:	b298      	uxth	r0, r3
 80026f8:	79fa      	ldrb	r2, [r7, #7]
 80026fa:	4613      	mov	r3, r2
 80026fc:	00db      	lsls	r3, r3, #3
 80026fe:	1a9b      	subs	r3, r3, r2
 8002700:	009b      	lsls	r3, r3, #2
 8002702:	4a35      	ldr	r2, [pc, #212]	; (80027d8 <ValuInit_Read_EE+0x210>)
 8002704:	441a      	add	r2, r3
 8002706:	231c      	movs	r3, #28
 8002708:	2100      	movs	r1, #0
 800270a:	f006 f82b 	bl	8008764 <EEPROM_Read>
		j++;
 800270e:	79fb      	ldrb	r3, [r7, #7]
 8002710:	3301      	adds	r3, #1
 8002712:	71fb      	strb	r3, [r7, #7]
		if(j==7)
 8002714:	79fb      	ldrb	r3, [r7, #7]
 8002716:	2b07      	cmp	r3, #7
 8002718:	d101      	bne.n	800271e <ValuInit_Read_EE+0x156>
			j=1;
 800271a:	2301      	movs	r3, #1
 800271c:	71fb      	strb	r3, [r7, #7]
	for(uint8_t i=(1+(5*NUMBER_OF_VARIABLES)); i<=(6*NUMBER_OF_VARIABLES); i++)
 800271e:	787b      	ldrb	r3, [r7, #1]
 8002720:	3301      	adds	r3, #1
 8002722:	707b      	strb	r3, [r7, #1]
 8002724:	787b      	ldrb	r3, [r7, #1]
 8002726:	2b24      	cmp	r3, #36	; 0x24
 8002728:	d9e4      	bls.n	80026f4 <ValuInit_Read_EE+0x12c>
	}

	values_Alfa[1].pText[VOL_LEVEL_NONE] = NON;
 800272a:	4b26      	ldr	r3, [pc, #152]	; (80027c4 <ValuInit_Read_EE+0x1fc>)
 800272c:	4a2b      	ldr	r2, [pc, #172]	; (80027dc <ValuInit_Read_EE+0x214>)
 800272e:	61da      	str	r2, [r3, #28]
	values_Alfa[1].pText[VOL_LEVEL_LOW] = LOW;
 8002730:	4b24      	ldr	r3, [pc, #144]	; (80027c4 <ValuInit_Read_EE+0x1fc>)
 8002732:	4a2b      	ldr	r2, [pc, #172]	; (80027e0 <ValuInit_Read_EE+0x218>)
 8002734:	621a      	str	r2, [r3, #32]
	values_Alfa[1].pText[VOL_LEVEL_MED] = MED;
 8002736:	4b23      	ldr	r3, [pc, #140]	; (80027c4 <ValuInit_Read_EE+0x1fc>)
 8002738:	4a2a      	ldr	r2, [pc, #168]	; (80027e4 <ValuInit_Read_EE+0x21c>)
 800273a:	625a      	str	r2, [r3, #36]	; 0x24
	values_Alfa[1].pText[VOL_LEVEL_HIGH] = HIGH;
 800273c:	4b21      	ldr	r3, [pc, #132]	; (80027c4 <ValuInit_Read_EE+0x1fc>)
 800273e:	4a2a      	ldr	r2, [pc, #168]	; (80027e8 <ValuInit_Read_EE+0x220>)
 8002740:	629a      	str	r2, [r3, #40]	; 0x28

	values_Beta[1].pText[VOL_LEVEL_NONE] = NON;
 8002742:	4b21      	ldr	r3, [pc, #132]	; (80027c8 <ValuInit_Read_EE+0x200>)
 8002744:	4a25      	ldr	r2, [pc, #148]	; (80027dc <ValuInit_Read_EE+0x214>)
 8002746:	61da      	str	r2, [r3, #28]
	values_Beta[1].pText[VOL_LEVEL_LOW] = LOW;
 8002748:	4b1f      	ldr	r3, [pc, #124]	; (80027c8 <ValuInit_Read_EE+0x200>)
 800274a:	4a25      	ldr	r2, [pc, #148]	; (80027e0 <ValuInit_Read_EE+0x218>)
 800274c:	621a      	str	r2, [r3, #32]
	values_Beta[1].pText[VOL_LEVEL_MED] = MED;
 800274e:	4b1e      	ldr	r3, [pc, #120]	; (80027c8 <ValuInit_Read_EE+0x200>)
 8002750:	4a24      	ldr	r2, [pc, #144]	; (80027e4 <ValuInit_Read_EE+0x21c>)
 8002752:	625a      	str	r2, [r3, #36]	; 0x24
	values_Beta[1].pText[VOL_LEVEL_HIGH] = HIGH;
 8002754:	4b1c      	ldr	r3, [pc, #112]	; (80027c8 <ValuInit_Read_EE+0x200>)
 8002756:	4a24      	ldr	r2, [pc, #144]	; (80027e8 <ValuInit_Read_EE+0x220>)
 8002758:	629a      	str	r2, [r3, #40]	; 0x28

	values_Teta[1].pText[VOL_LEVEL_NONE] = NON;
 800275a:	4b1c      	ldr	r3, [pc, #112]	; (80027cc <ValuInit_Read_EE+0x204>)
 800275c:	4a1f      	ldr	r2, [pc, #124]	; (80027dc <ValuInit_Read_EE+0x214>)
 800275e:	61da      	str	r2, [r3, #28]
	values_Teta[1].pText[VOL_LEVEL_LOW] = LOW;
 8002760:	4b1a      	ldr	r3, [pc, #104]	; (80027cc <ValuInit_Read_EE+0x204>)
 8002762:	4a1f      	ldr	r2, [pc, #124]	; (80027e0 <ValuInit_Read_EE+0x218>)
 8002764:	621a      	str	r2, [r3, #32]
	values_Teta[1].pText[VOL_LEVEL_MED] = MED;
 8002766:	4b19      	ldr	r3, [pc, #100]	; (80027cc <ValuInit_Read_EE+0x204>)
 8002768:	4a1e      	ldr	r2, [pc, #120]	; (80027e4 <ValuInit_Read_EE+0x21c>)
 800276a:	625a      	str	r2, [r3, #36]	; 0x24
	values_Teta[1].pText[VOL_LEVEL_HIGH] = HIGH;
 800276c:	4b17      	ldr	r3, [pc, #92]	; (80027cc <ValuInit_Read_EE+0x204>)
 800276e:	4a1e      	ldr	r2, [pc, #120]	; (80027e8 <ValuInit_Read_EE+0x220>)
 8002770:	629a      	str	r2, [r3, #40]	; 0x28

	values_Delta[1].pText[VOL_LEVEL_NONE] = NON;
 8002772:	4b17      	ldr	r3, [pc, #92]	; (80027d0 <ValuInit_Read_EE+0x208>)
 8002774:	4a19      	ldr	r2, [pc, #100]	; (80027dc <ValuInit_Read_EE+0x214>)
 8002776:	61da      	str	r2, [r3, #28]
	values_Delta[1].pText[VOL_LEVEL_LOW] = LOW;
 8002778:	4b15      	ldr	r3, [pc, #84]	; (80027d0 <ValuInit_Read_EE+0x208>)
 800277a:	4a19      	ldr	r2, [pc, #100]	; (80027e0 <ValuInit_Read_EE+0x218>)
 800277c:	621a      	str	r2, [r3, #32]
	values_Delta[1].pText[VOL_LEVEL_MED] = MED;
 800277e:	4b14      	ldr	r3, [pc, #80]	; (80027d0 <ValuInit_Read_EE+0x208>)
 8002780:	4a18      	ldr	r2, [pc, #96]	; (80027e4 <ValuInit_Read_EE+0x21c>)
 8002782:	625a      	str	r2, [r3, #36]	; 0x24
	values_Delta[1].pText[VOL_LEVEL_HIGH] = HIGH;
 8002784:	4b12      	ldr	r3, [pc, #72]	; (80027d0 <ValuInit_Read_EE+0x208>)
 8002786:	4a18      	ldr	r2, [pc, #96]	; (80027e8 <ValuInit_Read_EE+0x220>)
 8002788:	629a      	str	r2, [r3, #40]	; 0x28

	values_Gama[1].pText[VOL_LEVEL_NONE] = NON;
 800278a:	4b12      	ldr	r3, [pc, #72]	; (80027d4 <ValuInit_Read_EE+0x20c>)
 800278c:	4a13      	ldr	r2, [pc, #76]	; (80027dc <ValuInit_Read_EE+0x214>)
 800278e:	61da      	str	r2, [r3, #28]
	values_Gama[1].pText[VOL_LEVEL_LOW] = LOW;
 8002790:	4b10      	ldr	r3, [pc, #64]	; (80027d4 <ValuInit_Read_EE+0x20c>)
 8002792:	4a13      	ldr	r2, [pc, #76]	; (80027e0 <ValuInit_Read_EE+0x218>)
 8002794:	621a      	str	r2, [r3, #32]
	values_Gama[1].pText[VOL_LEVEL_MED] = MED;
 8002796:	4b0f      	ldr	r3, [pc, #60]	; (80027d4 <ValuInit_Read_EE+0x20c>)
 8002798:	4a12      	ldr	r2, [pc, #72]	; (80027e4 <ValuInit_Read_EE+0x21c>)
 800279a:	625a      	str	r2, [r3, #36]	; 0x24
	values_Gama[1].pText[VOL_LEVEL_HIGH] = HIGH;
 800279c:	4b0d      	ldr	r3, [pc, #52]	; (80027d4 <ValuInit_Read_EE+0x20c>)
 800279e:	4a12      	ldr	r2, [pc, #72]	; (80027e8 <ValuInit_Read_EE+0x220>)
 80027a0:	629a      	str	r2, [r3, #40]	; 0x28

	values_Custom[1].pText[VOL_LEVEL_NONE] = NON;
 80027a2:	4b0d      	ldr	r3, [pc, #52]	; (80027d8 <ValuInit_Read_EE+0x210>)
 80027a4:	4a0d      	ldr	r2, [pc, #52]	; (80027dc <ValuInit_Read_EE+0x214>)
 80027a6:	61da      	str	r2, [r3, #28]
	values_Custom[1].pText[VOL_LEVEL_LOW] = LOW;
 80027a8:	4b0b      	ldr	r3, [pc, #44]	; (80027d8 <ValuInit_Read_EE+0x210>)
 80027aa:	4a0d      	ldr	r2, [pc, #52]	; (80027e0 <ValuInit_Read_EE+0x218>)
 80027ac:	621a      	str	r2, [r3, #32]
	values_Custom[1].pText[VOL_LEVEL_MED] = MED;
 80027ae:	4b0a      	ldr	r3, [pc, #40]	; (80027d8 <ValuInit_Read_EE+0x210>)
 80027b0:	4a0c      	ldr	r2, [pc, #48]	; (80027e4 <ValuInit_Read_EE+0x21c>)
 80027b2:	625a      	str	r2, [r3, #36]	; 0x24
	values_Custom[1].pText[VOL_LEVEL_HIGH] = HIGH;
 80027b4:	4b08      	ldr	r3, [pc, #32]	; (80027d8 <ValuInit_Read_EE+0x210>)
 80027b6:	4a0c      	ldr	r2, [pc, #48]	; (80027e8 <ValuInit_Read_EE+0x220>)
 80027b8:	629a      	str	r2, [r3, #40]	; 0x28
}
 80027ba:	bf00      	nop
 80027bc:	3708      	adds	r7, #8
 80027be:	46bd      	mov	sp, r7
 80027c0:	bd80      	pop	{r7, pc}
 80027c2:	bf00      	nop
 80027c4:	200002dc 	.word	0x200002dc
 80027c8:	200003a0 	.word	0x200003a0
 80027cc:	20000464 	.word	0x20000464
 80027d0:	20000528 	.word	0x20000528
 80027d4:	200005ec 	.word	0x200005ec
 80027d8:	200006b0 	.word	0x200006b0
 80027dc:	0800db6c 	.word	0x0800db6c
 80027e0:	0800db74 	.word	0x0800db74
 80027e4:	0800db7c 	.word	0x0800db7c
 80027e8:	0800db84 	.word	0x0800db84

080027ec <Set_Frequency>:

void Set_Frequency(float frequency)
{
 80027ec:	b480      	push	{r7}
 80027ee:	b083      	sub	sp, #12
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	ed87 0a01 	vstr	s0, [r7, #4]
	 * Frequency_PWM = It is the input of function that user want to set
	 * Frequency_CLK = 72 MHz
	 * APRx = Auto-reload register
	 * PSCx = The value of prescaler */
	volatile static uint32_t PWM_APR;  //start PWM-Frequency with 100Hz
	PWM_APR = (PWM_CLK/frequency) - 1 ;
 80027f6:	eddf 6a0d 	vldr	s13, [pc, #52]	; 800282c <Set_Frequency+0x40>
 80027fa:	ed97 7a01 	vldr	s14, [r7, #4]
 80027fe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002802:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002806:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800280a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800280e:	ee17 2a90 	vmov	r2, s15
 8002812:	4b07      	ldr	r3, [pc, #28]	; (8002830 <Set_Frequency+0x44>)
 8002814:	601a      	str	r2, [r3, #0]
	TIM3->ARR = PWM_APR;
 8002816:	4a07      	ldr	r2, [pc, #28]	; (8002834 <Set_Frequency+0x48>)
 8002818:	4b05      	ldr	r3, [pc, #20]	; (8002830 <Set_Frequency+0x44>)
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	62d3      	str	r3, [r2, #44]	; 0x2c
}
 800281e:	bf00      	nop
 8002820:	370c      	adds	r7, #12
 8002822:	46bd      	mov	sp, r7
 8002824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002828:	4770      	bx	lr
 800282a:	bf00      	nop
 800282c:	461c4000 	.word	0x461c4000
 8002830:	20000a88 	.word	0x20000a88
 8002834:	40000400 	.word	0x40000400

08002838 <Set_DutyCycle>:

void Set_DutyCycle(float Ton)
{
 8002838:	b5b0      	push	{r4, r5, r7, lr}
 800283a:	b084      	sub	sp, #16
 800283c:	af00      	add	r7, sp, #0
 800283e:	ed87 0a01 	vstr	s0, [r7, #4]
	/* DutyCycle = CCRx/APRx = Ton/(Ton + Toff)
	 * CCRx = The value for compare */
	float dutycycle = (Ton/1000.000) * (Frequency/1.000);
 8002842:	6878      	ldr	r0, [r7, #4]
 8002844:	f7fd fe80 	bl	8000548 <__aeabi_f2d>
 8002848:	f04f 0200 	mov.w	r2, #0
 800284c:	4b3a      	ldr	r3, [pc, #232]	; (8002938 <Set_DutyCycle+0x100>)
 800284e:	f7fd fffd 	bl	800084c <__aeabi_ddiv>
 8002852:	4602      	mov	r2, r0
 8002854:	460b      	mov	r3, r1
 8002856:	4614      	mov	r4, r2
 8002858:	461d      	mov	r5, r3
 800285a:	4b38      	ldr	r3, [pc, #224]	; (800293c <Set_DutyCycle+0x104>)
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	4618      	mov	r0, r3
 8002860:	f7fd fe72 	bl	8000548 <__aeabi_f2d>
 8002864:	4602      	mov	r2, r0
 8002866:	460b      	mov	r3, r1
 8002868:	4620      	mov	r0, r4
 800286a:	4629      	mov	r1, r5
 800286c:	f7fd fec4 	bl	80005f8 <__aeabi_dmul>
 8002870:	4602      	mov	r2, r0
 8002872:	460b      	mov	r3, r1
 8002874:	4610      	mov	r0, r2
 8002876:	4619      	mov	r1, r3
 8002878:	f7fe f9b6 	bl	8000be8 <__aeabi_d2f>
 800287c:	4603      	mov	r3, r0
 800287e:	60bb      	str	r3, [r7, #8]

	assert(((dutycycle*100) >= 0.0F) && ((dutycycle*100) <= 100.0F));
 8002880:	edd7 7a02 	vldr	s15, [r7, #8]
 8002884:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 8002940 <Set_DutyCycle+0x108>
 8002888:	ee67 7a87 	vmul.f32	s15, s15, s14
 800288c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002890:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002894:	bfac      	ite	ge
 8002896:	2301      	movge	r3, #1
 8002898:	2300      	movlt	r3, #0
 800289a:	b2db      	uxtb	r3, r3
 800289c:	f083 0301 	eor.w	r3, r3, #1
 80028a0:	b2db      	uxtb	r3, r3
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d114      	bne.n	80028d0 <Set_DutyCycle+0x98>
 80028a6:	edd7 7a02 	vldr	s15, [r7, #8]
 80028aa:	ed9f 7a25 	vldr	s14, [pc, #148]	; 8002940 <Set_DutyCycle+0x108>
 80028ae:	ee67 7a87 	vmul.f32	s15, s15, s14
 80028b2:	ed9f 7a23 	vldr	s14, [pc, #140]	; 8002940 <Set_DutyCycle+0x108>
 80028b6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80028ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028be:	bf94      	ite	ls
 80028c0:	2301      	movls	r3, #1
 80028c2:	2300      	movhi	r3, #0
 80028c4:	b2db      	uxtb	r3, r3
 80028c6:	f083 0301 	eor.w	r3, r3, #1
 80028ca:	b2db      	uxtb	r3, r3
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d006      	beq.n	80028de <Set_DutyCycle+0xa6>
 80028d0:	4b1c      	ldr	r3, [pc, #112]	; (8002944 <Set_DutyCycle+0x10c>)
 80028d2:	4a1d      	ldr	r2, [pc, #116]	; (8002948 <Set_DutyCycle+0x110>)
 80028d4:	f240 41af 	movw	r1, #1199	; 0x4af
 80028d8:	481c      	ldr	r0, [pc, #112]	; (800294c <Set_DutyCycle+0x114>)
 80028da:	f006 f9c9 	bl	8008c70 <__assert_func>

	uint32_t newRegVal = (uint32_t)roundf((float)(TIM3->ARR + 1) * dutycycle);
 80028de:	4b1c      	ldr	r3, [pc, #112]	; (8002950 <Set_DutyCycle+0x118>)
 80028e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028e2:	3301      	adds	r3, #1
 80028e4:	ee07 3a90 	vmov	s15, r3
 80028e8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80028ec:	edd7 7a02 	vldr	s15, [r7, #8]
 80028f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80028f4:	eeb0 0a67 	vmov.f32	s0, s15
 80028f8:	f00a fdda 	bl	800d4b0 <roundf>
 80028fc:	eef0 7a40 	vmov.f32	s15, s0
 8002900:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002904:	ee17 3a90 	vmov	r3, s15
 8002908:	60fb      	str	r3, [r7, #12]

    //In case of the dutycycle being calculated as higher than the reload register, cap it to the reload register
	if(newRegVal > TIM3->ARR)
 800290a:	4b11      	ldr	r3, [pc, #68]	; (8002950 <Set_DutyCycle+0x118>)
 800290c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800290e:	68fa      	ldr	r2, [r7, #12]
 8002910:	429a      	cmp	r2, r3
 8002912:	d902      	bls.n	800291a <Set_DutyCycle+0xe2>
		newRegVal = TIM3->ARR;
 8002914:	4b0e      	ldr	r3, [pc, #56]	; (8002950 <Set_DutyCycle+0x118>)
 8002916:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002918:	60fb      	str	r3, [r7, #12]

	TIM3->CCR1 = (uint32_t)(roundf(newRegVal));
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	ee07 3a90 	vmov	s15, r3
 8002920:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002924:	4b0a      	ldr	r3, [pc, #40]	; (8002950 <Set_DutyCycle+0x118>)
 8002926:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800292a:	ee17 2a90 	vmov	r2, s15
 800292e:	635a      	str	r2, [r3, #52]	; 0x34
	//__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, TIM3->CCR1);
}
 8002930:	bf00      	nop
 8002932:	3710      	adds	r7, #16
 8002934:	46bd      	mov	sp, r7
 8002936:	bdb0      	pop	{r4, r5, r7, pc}
 8002938:	408f4000 	.word	0x408f4000
 800293c:	20000958 	.word	0x20000958
 8002940:	42c80000 	.word	0x42c80000
 8002944:	0800d570 	.word	0x0800d570
 8002948:	0800db8c 	.word	0x0800db8c
 800294c:	0800d5ac 	.word	0x0800d5ac
 8002950:	40000400 	.word	0x40000400

08002954 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002954:	b5b0      	push	{r4, r5, r7, lr}
 8002956:	b084      	sub	sp, #16
 8002958:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800295a:	f001 f889 	bl	8003a70 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800295e:	f000 f981 	bl	8002c64 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002962:	f000 fb9d 	bl	80030a0 <MX_GPIO_Init>
  MX_ADC1_Init();
 8002966:	f000 f9e3 	bl	8002d30 <MX_ADC1_Init>
  MX_TIM1_Init();
 800296a:	f000 fa91 	bl	8002e90 <MX_TIM1_Init>
  MX_TIM3_Init();
 800296e:	f000 fae9 	bl	8002f44 <MX_TIM3_Init>
  MX_TIM7_Init();
 8002972:	f000 fb5f 	bl	8003034 <MX_TIM7_Init>
  MX_I2C1_Init();
 8002976:	f000 fa4b 	bl	8002e10 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  /*first uncomment ValuInit_Write_EE() to write initial values,
  then comment it and upload the program again on the micro*/
  //ValuInit_Write_EE();
  ValuInit_Read_EE();
 800297a:	f7ff fe25 	bl	80025c8 <ValuInit_Read_EE>
  values_Custom[4] = EEValues_Custom[4];
  values_Custom[5] = EEValues_Custom[5];
  values_Custom[6] = EEValues_Custom[6];*/

  //start encoder timer 1 for reading rotary encoder
  HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 800297e:	213c      	movs	r1, #60	; 0x3c
 8002980:	489c      	ldr	r0, [pc, #624]	; (8002bf4 <main+0x2a0>)
 8002982:	f004 fe51 	bl	8007628 <HAL_TIM_Encoder_Start>

  //create different flags base on 1ms timer 7
  //__HAL_TIM_ENABLE_IT(&htim7, TIM_IT_UPDATE );
  HAL_TIM_Base_Start_IT(&htim7);
 8002986:	489c      	ldr	r0, [pc, #624]	; (8002bf8 <main+0x2a4>)
 8002988:	f004 fad4 	bl	8006f34 <HAL_TIM_Base_Start_IT>

  //create PWM and change Frequency and Duty Cycle
  __HAL_TIM_ENABLE_IT(&htim3, TIM_IT_UPDATE );
 800298c:	4b9b      	ldr	r3, [pc, #620]	; (8002bfc <main+0x2a8>)
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	68da      	ldr	r2, [r3, #12]
 8002992:	4b9a      	ldr	r3, [pc, #616]	; (8002bfc <main+0x2a8>)
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f042 0201 	orr.w	r2, r2, #1
 800299a:	60da      	str	r2, [r3, #12]
  volatile char input;// holds the current keys state.
  uint8_t j;

  char (*pStateFunc)(char);
  // Initial state variables
  uint8_t state = ST_STANDBY;
 800299c:	2314      	movs	r3, #20
 800299e:	72fb      	strb	r3, [r7, #11]
  pStateFunc = StandBy;
 80029a0:	4b97      	ldr	r3, [pc, #604]	; (8002c00 <main+0x2ac>)
 80029a2:	60fb      	str	r3, [r7, #12]

  memcpy(&StateNextVar, &main_state_nextVariable, sizeof(main_state_nextVariable));
 80029a4:	4a97      	ldr	r2, [pc, #604]	; (8002c04 <main+0x2b0>)
 80029a6:	4b98      	ldr	r3, [pc, #608]	; (8002c08 <main+0x2b4>)
 80029a8:	4614      	mov	r4, r2
 80029aa:	461d      	mov	r5, r3
 80029ac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80029ae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80029b0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80029b2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80029b4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80029b6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80029b8:	e895 0003 	ldmia.w	r5, {r0, r1}
 80029bc:	e884 0003 	stmia.w	r4, {r0, r1}
  memcpy(&StateVar, &main_stateVariable, sizeof(main_stateVariable));
 80029c0:	4a92      	ldr	r2, [pc, #584]	; (8002c0c <main+0x2b8>)
 80029c2:	4b93      	ldr	r3, [pc, #588]	; (8002c10 <main+0x2bc>)
 80029c4:	4610      	mov	r0, r2
 80029c6:	4619      	mov	r1, r3
 80029c8:	23a0      	movs	r3, #160	; 0xa0
 80029ca:	461a      	mov	r2, r3
 80029cc:	f007 f99b 	bl	8009d06 <memcpy>
  memcpy(&StateMenu, &main_menuState, sizeof(main_menuState));
 80029d0:	4a90      	ldr	r2, [pc, #576]	; (8002c14 <main+0x2c0>)
 80029d2:	4b91      	ldr	r3, [pc, #580]	; (8002c18 <main+0x2c4>)
 80029d4:	4614      	mov	r4, r2
 80029d6:	461d      	mov	r5, r3
 80029d8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80029da:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80029dc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80029de:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80029e0:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80029e4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

  LCD_Init();
 80029e8:	f005 ff68 	bl	80088bc <LCD_Init>
  LCD_Clear();
 80029ec:	f005 fff2 	bl	80089d4 <LCD_Clear>
  LCD_DisplayOn();
 80029f0:	f006 f856 	bl	8008aa0 <LCD_DisplayOn>
  LCD_BL_SET(1);
 80029f4:	2201      	movs	r2, #1
 80029f6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80029fa:	4888      	ldr	r0, [pc, #544]	; (8002c1c <main+0x2c8>)
 80029fc:	f002 f862 	bl	8004ac4 <HAL_GPIO_WritePin>
  uint8_t Blink =1;
 8002a00:	2301      	movs	r3, #1
 8002a02:	727b      	strb	r3, [r7, #9]
			  Blink=1;
		  }

		  fLcdError500ms=false;
	  }*/
		encoder_counter = __HAL_TIM_GET_COUNTER(&htim1)/4;
 8002a04:	4b7b      	ldr	r3, [pc, #492]	; (8002bf4 <main+0x2a0>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a0a:	089b      	lsrs	r3, r3, #2
 8002a0c:	461a      	mov	r2, r3
 8002a0e:	4b84      	ldr	r3, [pc, #528]	; (8002c20 <main+0x2cc>)
 8002a10:	601a      	str	r2, [r3, #0]
		diff = encoder_counter - last_count;  // Calculate the difference between the current count and the last count
 8002a12:	4b83      	ldr	r3, [pc, #524]	; (8002c20 <main+0x2cc>)
 8002a14:	681a      	ldr	r2, [r3, #0]
 8002a16:	4b83      	ldr	r3, [pc, #524]	; (8002c24 <main+0x2d0>)
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	1ad3      	subs	r3, r2, r3
 8002a1c:	4a82      	ldr	r2, [pc, #520]	; (8002c28 <main+0x2d4>)
 8002a1e:	6013      	str	r3, [r2, #0]

		if (diff != 0)
 8002a20:	4b81      	ldr	r3, [pc, #516]	; (8002c28 <main+0x2d4>)
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d018      	beq.n	8002a5a <main+0x106>
		{
			if (diff > 0)
 8002a28:	4b7f      	ldr	r3, [pc, #508]	; (8002c28 <main+0x2d4>)
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	dd06      	ble.n	8002a3e <main+0xea>
			{
				flagRotaryCW = true; //Clockwise rotation
 8002a30:	4b7e      	ldr	r3, [pc, #504]	; (8002c2c <main+0x2d8>)
 8002a32:	2201      	movs	r2, #1
 8002a34:	701a      	strb	r2, [r3, #0]
				flagRotaryCCW = false;
 8002a36:	4b7e      	ldr	r3, [pc, #504]	; (8002c30 <main+0x2dc>)
 8002a38:	2200      	movs	r2, #0
 8002a3a:	701a      	strb	r2, [r3, #0]
 8002a3c:	e009      	b.n	8002a52 <main+0xfe>
			}
			else if (diff < 0)
 8002a3e:	4b7a      	ldr	r3, [pc, #488]	; (8002c28 <main+0x2d4>)
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	da05      	bge.n	8002a52 <main+0xfe>
			{
				flagRotaryCW = false;
 8002a46:	4b79      	ldr	r3, [pc, #484]	; (8002c2c <main+0x2d8>)
 8002a48:	2200      	movs	r2, #0
 8002a4a:	701a      	strb	r2, [r3, #0]
				flagRotaryCCW = true; //Counter-clockwise rotation
 8002a4c:	4b78      	ldr	r3, [pc, #480]	; (8002c30 <main+0x2dc>)
 8002a4e:	2201      	movs	r2, #1
 8002a50:	701a      	strb	r2, [r3, #0]
			}

			last_count = encoder_counter; //Update the last count
 8002a52:	4b73      	ldr	r3, [pc, #460]	; (8002c20 <main+0x2cc>)
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	4a73      	ldr	r2, [pc, #460]	; (8002c24 <main+0x2d0>)
 8002a58:	6013      	str	r3, [r2, #0]
		}

		if ( flag10ms == true )
 8002a5a:	4b76      	ldr	r3, [pc, #472]	; (8002c34 <main+0x2e0>)
 8002a5c:	781b      	ldrb	r3, [r3, #0]
 8002a5e:	b2db      	uxtb	r3, r3
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d004      	beq.n	8002a6e <main+0x11a>
		{
			debounce();  // Update button_state.
 8002a64:	f7fe f946 	bl	8000cf4 <debounce>

			//if (buzzer[BUZZ_NUM])
				//ToggleBuzzer(buzzer);

			flag10ms = false;
 8002a68:	4b72      	ldr	r3, [pc, #456]	; (8002c34 <main+0x2e0>)
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	701a      	strb	r2, [r3, #0]
		}

		if ( flag1ms == true && flagSetPWM == true )
 8002a6e:	4b72      	ldr	r3, [pc, #456]	; (8002c38 <main+0x2e4>)
 8002a70:	781b      	ldrb	r3, [r3, #0]
 8002a72:	b2db      	uxtb	r3, r3
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d036      	beq.n	8002ae6 <main+0x192>
 8002a78:	4b70      	ldr	r3, [pc, #448]	; (8002c3c <main+0x2e8>)
 8002a7a:	781b      	ldrb	r3, [r3, #0]
 8002a7c:	b2db      	uxtb	r3, r3
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d031      	beq.n	8002ae6 <main+0x192>
		{
			CountRamp++;
 8002a82:	4b6f      	ldr	r3, [pc, #444]	; (8002c40 <main+0x2ec>)
 8002a84:	881b      	ldrh	r3, [r3, #0]
 8002a86:	3301      	adds	r3, #1
 8002a88:	b29a      	uxth	r2, r3
 8002a8a:	4b6d      	ldr	r3, [pc, #436]	; (8002c40 <main+0x2ec>)
 8002a8c:	801a      	strh	r2, [r3, #0]
			if( CountRamp > StepRamp )
 8002a8e:	4b6c      	ldr	r3, [pc, #432]	; (8002c40 <main+0x2ec>)
 8002a90:	881b      	ldrh	r3, [r3, #0]
 8002a92:	ee07 3a90 	vmov	s15, r3
 8002a96:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002a9a:	4b6a      	ldr	r3, [pc, #424]	; (8002c44 <main+0x2f0>)
 8002a9c:	edd3 7a00 	vldr	s15, [r3]
 8002aa0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002aa4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002aa8:	dd06      	ble.n	8002ab8 <main+0x164>
			{
				CountRamp = 0;
 8002aaa:	4b65      	ldr	r3, [pc, #404]	; (8002c40 <main+0x2ec>)
 8002aac:	2200      	movs	r2, #0
 8002aae:	801a      	strh	r2, [r3, #0]
				flagSetPWM = false;
 8002ab0:	4b62      	ldr	r3, [pc, #392]	; (8002c3c <main+0x2e8>)
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	701a      	strb	r2, [r3, #0]
 8002ab6:	e013      	b.n	8002ae0 <main+0x18c>
				//Set_DutyCycle(DutyCycle);
			}
			else
			    Set_DutyCycle( (Time_ON/StepRamp) * CountRamp );
 8002ab8:	4b63      	ldr	r3, [pc, #396]	; (8002c48 <main+0x2f4>)
 8002aba:	edd3 6a00 	vldr	s13, [r3]
 8002abe:	4b61      	ldr	r3, [pc, #388]	; (8002c44 <main+0x2f0>)
 8002ac0:	edd3 7a00 	vldr	s15, [r3]
 8002ac4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002ac8:	4b5d      	ldr	r3, [pc, #372]	; (8002c40 <main+0x2ec>)
 8002aca:	881b      	ldrh	r3, [r3, #0]
 8002acc:	ee07 3a90 	vmov	s15, r3
 8002ad0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002ad4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ad8:	eeb0 0a67 	vmov.f32	s0, s15
 8002adc:	f7ff feac 	bl	8002838 <Set_DutyCycle>

			flag1ms = false;
 8002ae0:	4b55      	ldr	r3, [pc, #340]	; (8002c38 <main+0x2e4>)
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	701a      	strb	r2, [r3, #0]
		}
	  debounce();
 8002ae6:	f7fe f905 	bl	8000cf4 <debounce>
	  HAL_Delay(10);
 8002aea:	200a      	movs	r0, #10
 8002aec:	f000 fff6 	bl	8003adc <HAL_Delay>
		// Read input and change states
		buttonMask=KEY_MASK;
 8002af0:	4b56      	ldr	r3, [pc, #344]	; (8002c4c <main+0x2f8>)
 8002af2:	220f      	movs	r2, #15
 8002af4:	701a      	strb	r2, [r3, #0]
		buttonMask &= buttons_release;
 8002af6:	4b56      	ldr	r3, [pc, #344]	; (8002c50 <main+0x2fc>)
 8002af8:	781b      	ldrb	r3, [r3, #0]
 8002afa:	b2da      	uxtb	r2, r3
 8002afc:	4b53      	ldr	r3, [pc, #332]	; (8002c4c <main+0x2f8>)
 8002afe:	781b      	ldrb	r3, [r3, #0]
 8002b00:	b2db      	uxtb	r3, r3
 8002b02:	4013      	ands	r3, r2
 8002b04:	b2da      	uxtb	r2, r3
 8002b06:	4b51      	ldr	r3, [pc, #324]	; (8002c4c <main+0x2f8>)
 8002b08:	701a      	strb	r2, [r3, #0]
		buttons_release ^= buttonMask;
 8002b0a:	4b50      	ldr	r3, [pc, #320]	; (8002c4c <main+0x2f8>)
 8002b0c:	781b      	ldrb	r3, [r3, #0]
 8002b0e:	b2da      	uxtb	r2, r3
 8002b10:	4b4f      	ldr	r3, [pc, #316]	; (8002c50 <main+0x2fc>)
 8002b12:	781b      	ldrb	r3, [r3, #0]
 8002b14:	b2db      	uxtb	r3, r3
 8002b16:	4053      	eors	r3, r2
 8002b18:	b2da      	uxtb	r2, r3
 8002b1a:	4b4d      	ldr	r3, [pc, #308]	; (8002c50 <main+0x2fc>)
 8002b1c:	701a      	strb	r2, [r3, #0]
		input = buttonMask | ((flagRotaryCCW*ROTARY_CCW_DIR)) | ((flagRotaryCW*ROTARY_CW_DIR)); // Read buttons
 8002b1e:	4b44      	ldr	r3, [pc, #272]	; (8002c30 <main+0x2dc>)
 8002b20:	781b      	ldrb	r3, [r3, #0]
 8002b22:	b2db      	uxtb	r3, r3
 8002b24:	015b      	lsls	r3, r3, #5
 8002b26:	b2db      	uxtb	r3, r3
 8002b28:	b25a      	sxtb	r2, r3
 8002b2a:	4b48      	ldr	r3, [pc, #288]	; (8002c4c <main+0x2f8>)
 8002b2c:	781b      	ldrb	r3, [r3, #0]
 8002b2e:	b2db      	uxtb	r3, r3
 8002b30:	b25b      	sxtb	r3, r3
 8002b32:	4313      	orrs	r3, r2
 8002b34:	b25a      	sxtb	r2, r3
 8002b36:	4b3d      	ldr	r3, [pc, #244]	; (8002c2c <main+0x2d8>)
 8002b38:	781b      	ldrb	r3, [r3, #0]
 8002b3a:	b2db      	uxtb	r3, r3
 8002b3c:	011b      	lsls	r3, r3, #4
 8002b3e:	b2db      	uxtb	r3, r3
 8002b40:	b25b      	sxtb	r3, r3
 8002b42:	4313      	orrs	r3, r2
 8002b44:	b25b      	sxtb	r3, r3
 8002b46:	b2db      	uxtb	r3, r3
 8002b48:	71fb      	strb	r3, [r7, #7]
		flagRotaryCW = false;
 8002b4a:	4b38      	ldr	r3, [pc, #224]	; (8002c2c <main+0x2d8>)
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	701a      	strb	r2, [r3, #0]
		flagRotaryCCW = false;
 8002b50:	4b37      	ldr	r3, [pc, #220]	; (8002c30 <main+0x2dc>)
 8002b52:	2200      	movs	r2, #0
 8002b54:	701a      	strb	r2, [r3, #0]
	    //Set buzzer to beep if one button is pressed.
		if (input)
 8002b56:	79fb      	ldrb	r3, [r7, #7]
 8002b58:	b2db      	uxtb	r3, r3
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d005      	beq.n	8002b6a <main+0x216>
		{
			buzzer[BUZZ_NUM] = 1;
 8002b5e:	4b3d      	ldr	r3, [pc, #244]	; (8002c54 <main+0x300>)
 8002b60:	2201      	movs	r2, #1
 8002b62:	701a      	strb	r2, [r3, #0]
			buzzer[BUZZ_DELAY] = 10;
 8002b64:	4b3b      	ldr	r3, [pc, #236]	; (8002c54 <main+0x300>)
 8002b66:	220a      	movs	r2, #10
 8002b68:	705a      	strb	r2, [r3, #1]
		}

		if (tapChangerState == 0 || errorVar != 0)
 8002b6a:	4b3b      	ldr	r3, [pc, #236]	; (8002c58 <main+0x304>)
 8002b6c:	781b      	ldrb	r3, [r3, #0]
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d004      	beq.n	8002b7c <main+0x228>
 8002b72:	4b3a      	ldr	r3, [pc, #232]	; (8002c5c <main+0x308>)
 8002b74:	881b      	ldrh	r3, [r3, #0]
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	f43f af44 	beq.w	8002a04 <main+0xb0>
		{
			// When in this state, we must call the state function
			nextState = pStateFunc(input);
 8002b7c:	79fb      	ldrb	r3, [r7, #7]
 8002b7e:	b2da      	uxtb	r2, r3
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	4610      	mov	r0, r2
 8002b84:	4798      	blx	r3
 8002b86:	4603      	mov	r3, r0
 8002b88:	461a      	mov	r2, r3
 8002b8a:	4b35      	ldr	r3, [pc, #212]	; (8002c60 <main+0x30c>)
 8002b8c:	701a      	strb	r2, [r3, #0]
			if(errorVar != 0)
 8002b8e:	4b33      	ldr	r3, [pc, #204]	; (8002c5c <main+0x308>)
 8002b90:	881b      	ldrh	r3, [r3, #0]
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d002      	beq.n	8002b9c <main+0x248>
				nextState = ST_ERRORS;
 8002b96:	4b32      	ldr	r3, [pc, #200]	; (8002c60 <main+0x30c>)
 8002b98:	225a      	movs	r2, #90	; 0x5a
 8002b9a:	701a      	strb	r2, [r3, #0]
			if (nextState != state)
 8002b9c:	4b30      	ldr	r3, [pc, #192]	; (8002c60 <main+0x30c>)
 8002b9e:	781b      	ldrb	r3, [r3, #0]
 8002ba0:	b2db      	uxtb	r3, r3
 8002ba2:	7afa      	ldrb	r2, [r7, #11]
 8002ba4:	429a      	cmp	r2, r3
 8002ba6:	f43f af2d 	beq.w	8002a04 <main+0xb0>
			{
				state = nextState;
 8002baa:	4b2d      	ldr	r3, [pc, #180]	; (8002c60 <main+0x30c>)
 8002bac:	781b      	ldrb	r3, [r3, #0]
 8002bae:	72fb      	strb	r3, [r7, #11]

				for (uint8_t n = 0; (j=StateMenu[n].state); n++)
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	72bb      	strb	r3, [r7, #10]
 8002bb4:	e011      	b.n	8002bda <main+0x286>
				{
					if (j == state)
 8002bb6:	7a3a      	ldrb	r2, [r7, #8]
 8002bb8:	7afb      	ldrb	r3, [r7, #11]
 8002bba:	429a      	cmp	r2, r3
 8002bbc:	d10a      	bne.n	8002bd4 <main+0x280>
					{
						pStateFunc = StateMenu[n].pFunc;
 8002bbe:	7aba      	ldrb	r2, [r7, #10]
 8002bc0:	4914      	ldr	r1, [pc, #80]	; (8002c14 <main+0x2c0>)
 8002bc2:	4613      	mov	r3, r2
 8002bc4:	005b      	lsls	r3, r3, #1
 8002bc6:	4413      	add	r3, r2
 8002bc8:	009b      	lsls	r3, r3, #2
 8002bca:	440b      	add	r3, r1
 8002bcc:	3308      	adds	r3, #8
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	60fb      	str	r3, [r7, #12]
						break;
 8002bd2:	e00e      	b.n	8002bf2 <main+0x29e>
				for (uint8_t n = 0; (j=StateMenu[n].state); n++)
 8002bd4:	7abb      	ldrb	r3, [r7, #10]
 8002bd6:	3301      	adds	r3, #1
 8002bd8:	72bb      	strb	r3, [r7, #10]
 8002bda:	7aba      	ldrb	r2, [r7, #10]
 8002bdc:	490d      	ldr	r1, [pc, #52]	; (8002c14 <main+0x2c0>)
 8002bde:	4613      	mov	r3, r2
 8002be0:	005b      	lsls	r3, r3, #1
 8002be2:	4413      	add	r3, r2
 8002be4:	009b      	lsls	r3, r3, #2
 8002be6:	440b      	add	r3, r1
 8002be8:	781b      	ldrb	r3, [r3, #0]
 8002bea:	723b      	strb	r3, [r7, #8]
 8002bec:	7a3b      	ldrb	r3, [r7, #8]
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d1e1      	bne.n	8002bb6 <main+0x262>
		encoder_counter = __HAL_TIM_GET_COUNTER(&htim1)/4;
 8002bf2:	e707      	b.n	8002a04 <main+0xb0>
 8002bf4:	20000818 	.word	0x20000818
 8002bf8:	200008b0 	.word	0x200008b0
 8002bfc:	20000864 	.word	0x20000864
 8002c00:	08001129 	.word	0x08001129
 8002c04:	20000960 	.word	0x20000960
 8002c08:	0800d658 	.word	0x0800d658
 8002c0c:	2000099c 	.word	0x2000099c
 8002c10:	0800d690 	.word	0x0800d690
 8002c14:	20000a3c 	.word	0x20000a3c
 8002c18:	0800d730 	.word	0x0800d730
 8002c1c:	48000800 	.word	0x48000800
 8002c20:	20000940 	.word	0x20000940
 8002c24:	20000944 	.word	0x20000944
 8002c28:	20000948 	.word	0x20000948
 8002c2c:	2000093e 	.word	0x2000093e
 8002c30:	2000093f 	.word	0x2000093f
 8002c34:	2000092f 	.word	0x2000092f
 8002c38:	2000092e 	.word	0x2000092e
 8002c3c:	2000093d 	.word	0x2000093d
 8002c40:	20000950 	.word	0x20000950
 8002c44:	2000094c 	.word	0x2000094c
 8002c48:	20000954 	.word	0x20000954
 8002c4c:	200008fc 	.word	0x200008fc
 8002c50:	20000aed 	.word	0x20000aed
 8002c54:	2000095c 	.word	0x2000095c
 8002c58:	2000092a 	.word	0x2000092a
 8002c5c:	20000926 	.word	0x20000926
 8002c60:	200008fe 	.word	0x200008fe

08002c64 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	b096      	sub	sp, #88	; 0x58
 8002c68:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002c6a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002c6e:	2228      	movs	r2, #40	; 0x28
 8002c70:	2100      	movs	r1, #0
 8002c72:	4618      	mov	r0, r3
 8002c74:	f006 ffc7 	bl	8009c06 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002c78:	f107 031c 	add.w	r3, r7, #28
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	601a      	str	r2, [r3, #0]
 8002c80:	605a      	str	r2, [r3, #4]
 8002c82:	609a      	str	r2, [r3, #8]
 8002c84:	60da      	str	r2, [r3, #12]
 8002c86:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002c88:	463b      	mov	r3, r7
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	601a      	str	r2, [r3, #0]
 8002c8e:	605a      	str	r2, [r3, #4]
 8002c90:	609a      	str	r2, [r3, #8]
 8002c92:	60da      	str	r2, [r3, #12]
 8002c94:	611a      	str	r2, [r3, #16]
 8002c96:	615a      	str	r2, [r3, #20]
 8002c98:	619a      	str	r2, [r3, #24]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8002c9a:	2303      	movs	r3, #3
 8002c9c:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002c9e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002ca2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002ca8:	2301      	movs	r3, #1
 8002caa:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002cac:	2310      	movs	r3, #16
 8002cae:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002cb0:	2302      	movs	r3, #2
 8002cb2:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002cb4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002cb8:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002cba:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8002cbe:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002cc0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	f002 fd23 	bl	8005710 <HAL_RCC_OscConfig>
 8002cca:	4603      	mov	r3, r0
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d001      	beq.n	8002cd4 <SystemClock_Config+0x70>
  {
    Error_Handler();
 8002cd0:	f000 fbc0 	bl	8003454 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002cd4:	230f      	movs	r3, #15
 8002cd6:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002cd8:	2302      	movs	r3, #2
 8002cda:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002cdc:	2300      	movs	r3, #0
 8002cde:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002ce0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002ce4:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002cea:	f107 031c 	add.w	r3, r7, #28
 8002cee:	2102      	movs	r1, #2
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	f003 fd4b 	bl	800678c <HAL_RCC_ClockConfig>
 8002cf6:	4603      	mov	r3, r0
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d001      	beq.n	8002d00 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8002cfc:	f000 fbaa 	bl	8003454 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_TIM1
 8002d00:	f44f 5385 	mov.w	r3, #4256	; 0x10a0
 8002d04:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_ADC12;
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 8002d06:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002d0a:	613b      	str	r3, [r7, #16]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8002d0c:	2300      	movs	r3, #0
 8002d0e:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 8002d10:	2300      	movs	r3, #0
 8002d12:	617b      	str	r3, [r7, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002d14:	463b      	mov	r3, r7
 8002d16:	4618      	mov	r0, r3
 8002d18:	f003 ff7e 	bl	8006c18 <HAL_RCCEx_PeriphCLKConfig>
 8002d1c:	4603      	mov	r3, r0
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d001      	beq.n	8002d26 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002d22:	f000 fb97 	bl	8003454 <Error_Handler>
  }
}
 8002d26:	bf00      	nop
 8002d28:	3758      	adds	r7, #88	; 0x58
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	bd80      	pop	{r7, pc}
	...

08002d30 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002d30:	b580      	push	{r7, lr}
 8002d32:	b08a      	sub	sp, #40	; 0x28
 8002d34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8002d36:	f107 031c 	add.w	r3, r7, #28
 8002d3a:	2200      	movs	r2, #0
 8002d3c:	601a      	str	r2, [r3, #0]
 8002d3e:	605a      	str	r2, [r3, #4]
 8002d40:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8002d42:	1d3b      	adds	r3, r7, #4
 8002d44:	2200      	movs	r2, #0
 8002d46:	601a      	str	r2, [r3, #0]
 8002d48:	605a      	str	r2, [r3, #4]
 8002d4a:	609a      	str	r2, [r3, #8]
 8002d4c:	60da      	str	r2, [r3, #12]
 8002d4e:	611a      	str	r2, [r3, #16]
 8002d50:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8002d52:	4b2e      	ldr	r3, [pc, #184]	; (8002e0c <MX_ADC1_Init+0xdc>)
 8002d54:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8002d58:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8002d5a:	4b2c      	ldr	r3, [pc, #176]	; (8002e0c <MX_ADC1_Init+0xdc>)
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002d60:	4b2a      	ldr	r3, [pc, #168]	; (8002e0c <MX_ADC1_Init+0xdc>)
 8002d62:	2200      	movs	r2, #0
 8002d64:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002d66:	4b29      	ldr	r3, [pc, #164]	; (8002e0c <MX_ADC1_Init+0xdc>)
 8002d68:	2200      	movs	r2, #0
 8002d6a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002d6c:	4b27      	ldr	r3, [pc, #156]	; (8002e0c <MX_ADC1_Init+0xdc>)
 8002d6e:	2200      	movs	r2, #0
 8002d70:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002d72:	4b26      	ldr	r3, [pc, #152]	; (8002e0c <MX_ADC1_Init+0xdc>)
 8002d74:	2200      	movs	r2, #0
 8002d76:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002d7a:	4b24      	ldr	r3, [pc, #144]	; (8002e0c <MX_ADC1_Init+0xdc>)
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002d80:	4b22      	ldr	r3, [pc, #136]	; (8002e0c <MX_ADC1_Init+0xdc>)
 8002d82:	2201      	movs	r2, #1
 8002d84:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002d86:	4b21      	ldr	r3, [pc, #132]	; (8002e0c <MX_ADC1_Init+0xdc>)
 8002d88:	2200      	movs	r2, #0
 8002d8a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8002d8c:	4b1f      	ldr	r3, [pc, #124]	; (8002e0c <MX_ADC1_Init+0xdc>)
 8002d8e:	2201      	movs	r2, #1
 8002d90:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002d92:	4b1e      	ldr	r3, [pc, #120]	; (8002e0c <MX_ADC1_Init+0xdc>)
 8002d94:	2200      	movs	r2, #0
 8002d96:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002d9a:	4b1c      	ldr	r3, [pc, #112]	; (8002e0c <MX_ADC1_Init+0xdc>)
 8002d9c:	2204      	movs	r2, #4
 8002d9e:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8002da0:	4b1a      	ldr	r3, [pc, #104]	; (8002e0c <MX_ADC1_Init+0xdc>)
 8002da2:	2200      	movs	r2, #0
 8002da4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8002da6:	4b19      	ldr	r3, [pc, #100]	; (8002e0c <MX_ADC1_Init+0xdc>)
 8002da8:	2200      	movs	r2, #0
 8002daa:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002dac:	4817      	ldr	r0, [pc, #92]	; (8002e0c <MX_ADC1_Init+0xdc>)
 8002dae:	f000 feb9 	bl	8003b24 <HAL_ADC_Init>
 8002db2:	4603      	mov	r3, r0
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d001      	beq.n	8002dbc <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 8002db8:	f000 fb4c 	bl	8003454 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8002dbc:	2300      	movs	r3, #0
 8002dbe:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8002dc0:	f107 031c 	add.w	r3, r7, #28
 8002dc4:	4619      	mov	r1, r3
 8002dc6:	4811      	ldr	r0, [pc, #68]	; (8002e0c <MX_ADC1_Init+0xdc>)
 8002dc8:	f001 fafc 	bl	80043c4 <HAL_ADCEx_MultiModeConfigChannel>
 8002dcc:	4603      	mov	r3, r0
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d001      	beq.n	8002dd6 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8002dd2:	f000 fb3f 	bl	8003454 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8002dd6:	2312      	movs	r3, #18
 8002dd8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002dda:	2301      	movs	r3, #1
 8002ddc:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8002dde:	2300      	movs	r3, #0
 8002de0:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8002de2:	2300      	movs	r3, #0
 8002de4:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8002de6:	2300      	movs	r3, #0
 8002de8:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8002dea:	2300      	movs	r3, #0
 8002dec:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002dee:	1d3b      	adds	r3, r7, #4
 8002df0:	4619      	mov	r1, r3
 8002df2:	4806      	ldr	r0, [pc, #24]	; (8002e0c <MX_ADC1_Init+0xdc>)
 8002df4:	f001 f828 	bl	8003e48 <HAL_ADC_ConfigChannel>
 8002df8:	4603      	mov	r3, r0
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d001      	beq.n	8002e02 <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 8002dfe:	f000 fb29 	bl	8003454 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002e02:	bf00      	nop
 8002e04:	3728      	adds	r7, #40	; 0x28
 8002e06:	46bd      	mov	sp, r7
 8002e08:	bd80      	pop	{r7, pc}
 8002e0a:	bf00      	nop
 8002e0c:	20000774 	.word	0x20000774

08002e10 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002e14:	4b1b      	ldr	r3, [pc, #108]	; (8002e84 <MX_I2C1_Init+0x74>)
 8002e16:	4a1c      	ldr	r2, [pc, #112]	; (8002e88 <MX_I2C1_Init+0x78>)
 8002e18:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00101827;
 8002e1a:	4b1a      	ldr	r3, [pc, #104]	; (8002e84 <MX_I2C1_Init+0x74>)
 8002e1c:	4a1b      	ldr	r2, [pc, #108]	; (8002e8c <MX_I2C1_Init+0x7c>)
 8002e1e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002e20:	4b18      	ldr	r3, [pc, #96]	; (8002e84 <MX_I2C1_Init+0x74>)
 8002e22:	2200      	movs	r2, #0
 8002e24:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002e26:	4b17      	ldr	r3, [pc, #92]	; (8002e84 <MX_I2C1_Init+0x74>)
 8002e28:	2201      	movs	r2, #1
 8002e2a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002e2c:	4b15      	ldr	r3, [pc, #84]	; (8002e84 <MX_I2C1_Init+0x74>)
 8002e2e:	2200      	movs	r2, #0
 8002e30:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002e32:	4b14      	ldr	r3, [pc, #80]	; (8002e84 <MX_I2C1_Init+0x74>)
 8002e34:	2200      	movs	r2, #0
 8002e36:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002e38:	4b12      	ldr	r3, [pc, #72]	; (8002e84 <MX_I2C1_Init+0x74>)
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002e3e:	4b11      	ldr	r3, [pc, #68]	; (8002e84 <MX_I2C1_Init+0x74>)
 8002e40:	2200      	movs	r2, #0
 8002e42:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002e44:	4b0f      	ldr	r3, [pc, #60]	; (8002e84 <MX_I2C1_Init+0x74>)
 8002e46:	2200      	movs	r2, #0
 8002e48:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002e4a:	480e      	ldr	r0, [pc, #56]	; (8002e84 <MX_I2C1_Init+0x74>)
 8002e4c:	f001 fe52 	bl	8004af4 <HAL_I2C_Init>
 8002e50:	4603      	mov	r3, r0
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d001      	beq.n	8002e5a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002e56:	f000 fafd 	bl	8003454 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002e5a:	2100      	movs	r1, #0
 8002e5c:	4809      	ldr	r0, [pc, #36]	; (8002e84 <MX_I2C1_Init+0x74>)
 8002e5e:	f002 fbbf 	bl	80055e0 <HAL_I2CEx_ConfigAnalogFilter>
 8002e62:	4603      	mov	r3, r0
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d001      	beq.n	8002e6c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002e68:	f000 faf4 	bl	8003454 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 5) != HAL_OK)
 8002e6c:	2105      	movs	r1, #5
 8002e6e:	4805      	ldr	r0, [pc, #20]	; (8002e84 <MX_I2C1_Init+0x74>)
 8002e70:	f002 fc01 	bl	8005676 <HAL_I2CEx_ConfigDigitalFilter>
 8002e74:	4603      	mov	r3, r0
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d001      	beq.n	8002e7e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002e7a:	f000 faeb 	bl	8003454 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002e7e:	bf00      	nop
 8002e80:	bd80      	pop	{r7, pc}
 8002e82:	bf00      	nop
 8002e84:	200007c4 	.word	0x200007c4
 8002e88:	40005400 	.word	0x40005400
 8002e8c:	00101827 	.word	0x00101827

08002e90 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	b08c      	sub	sp, #48	; 0x30
 8002e94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002e96:	f107 030c 	add.w	r3, r7, #12
 8002e9a:	2224      	movs	r2, #36	; 0x24
 8002e9c:	2100      	movs	r1, #0
 8002e9e:	4618      	mov	r0, r3
 8002ea0:	f006 feb1 	bl	8009c06 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ea4:	463b      	mov	r3, r7
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	601a      	str	r2, [r3, #0]
 8002eaa:	605a      	str	r2, [r3, #4]
 8002eac:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002eae:	4b23      	ldr	r3, [pc, #140]	; (8002f3c <MX_TIM1_Init+0xac>)
 8002eb0:	4a23      	ldr	r2, [pc, #140]	; (8002f40 <MX_TIM1_Init+0xb0>)
 8002eb2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8002eb4:	4b21      	ldr	r3, [pc, #132]	; (8002f3c <MX_TIM1_Init+0xac>)
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002eba:	4b20      	ldr	r3, [pc, #128]	; (8002f3c <MX_TIM1_Init+0xac>)
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8002ec0:	4b1e      	ldr	r3, [pc, #120]	; (8002f3c <MX_TIM1_Init+0xac>)
 8002ec2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002ec6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002ec8:	4b1c      	ldr	r3, [pc, #112]	; (8002f3c <MX_TIM1_Init+0xac>)
 8002eca:	2200      	movs	r2, #0
 8002ecc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002ece:	4b1b      	ldr	r3, [pc, #108]	; (8002f3c <MX_TIM1_Init+0xac>)
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002ed4:	4b19      	ldr	r3, [pc, #100]	; (8002f3c <MX_TIM1_Init+0xac>)
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002eda:	2303      	movs	r3, #3
 8002edc:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002ede:	2300      	movs	r3, #0
 8002ee0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002ee2:	2301      	movs	r3, #1
 8002ee4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002eea:	2300      	movs	r3, #0
 8002eec:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002eee:	2300      	movs	r3, #0
 8002ef0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002ef6:	2300      	movs	r3, #0
 8002ef8:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8002efa:	2300      	movs	r3, #0
 8002efc:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8002efe:	f107 030c 	add.w	r3, r7, #12
 8002f02:	4619      	mov	r1, r3
 8002f04:	480d      	ldr	r0, [pc, #52]	; (8002f3c <MX_TIM1_Init+0xac>)
 8002f06:	f004 fae9 	bl	80074dc <HAL_TIM_Encoder_Init>
 8002f0a:	4603      	mov	r3, r0
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d001      	beq.n	8002f14 <MX_TIM1_Init+0x84>
  {
    Error_Handler();
 8002f10:	f000 faa0 	bl	8003454 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f14:	2300      	movs	r3, #0
 8002f16:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002f18:	2300      	movs	r3, #0
 8002f1a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002f20:	463b      	mov	r3, r7
 8002f22:	4619      	mov	r1, r3
 8002f24:	4805      	ldr	r0, [pc, #20]	; (8002f3c <MX_TIM1_Init+0xac>)
 8002f26:	f005 fb11 	bl	800854c <HAL_TIMEx_MasterConfigSynchronization>
 8002f2a:	4603      	mov	r3, r0
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d001      	beq.n	8002f34 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8002f30:	f000 fa90 	bl	8003454 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002f34:	bf00      	nop
 8002f36:	3730      	adds	r7, #48	; 0x30
 8002f38:	46bd      	mov	sp, r7
 8002f3a:	bd80      	pop	{r7, pc}
 8002f3c:	20000818 	.word	0x20000818
 8002f40:	40012c00 	.word	0x40012c00

08002f44 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	b08e      	sub	sp, #56	; 0x38
 8002f48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002f4a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002f4e:	2200      	movs	r2, #0
 8002f50:	601a      	str	r2, [r3, #0]
 8002f52:	605a      	str	r2, [r3, #4]
 8002f54:	609a      	str	r2, [r3, #8]
 8002f56:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f58:	f107 031c 	add.w	r3, r7, #28
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	601a      	str	r2, [r3, #0]
 8002f60:	605a      	str	r2, [r3, #4]
 8002f62:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002f64:	463b      	mov	r3, r7
 8002f66:	2200      	movs	r2, #0
 8002f68:	601a      	str	r2, [r3, #0]
 8002f6a:	605a      	str	r2, [r3, #4]
 8002f6c:	609a      	str	r2, [r3, #8]
 8002f6e:	60da      	str	r2, [r3, #12]
 8002f70:	611a      	str	r2, [r3, #16]
 8002f72:	615a      	str	r2, [r3, #20]
 8002f74:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002f76:	4b2d      	ldr	r3, [pc, #180]	; (800302c <MX_TIM3_Init+0xe8>)
 8002f78:	4a2d      	ldr	r2, [pc, #180]	; (8003030 <MX_TIM3_Init+0xec>)
 8002f7a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7200-1;
 8002f7c:	4b2b      	ldr	r3, [pc, #172]	; (800302c <MX_TIM3_Init+0xe8>)
 8002f7e:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8002f82:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f84:	4b29      	ldr	r3, [pc, #164]	; (800302c <MX_TIM3_Init+0xe8>)
 8002f86:	2200      	movs	r2, #0
 8002f88:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 8002f8a:	4b28      	ldr	r3, [pc, #160]	; (800302c <MX_TIM3_Init+0xe8>)
 8002f8c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002f90:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f92:	4b26      	ldr	r3, [pc, #152]	; (800302c <MX_TIM3_Init+0xe8>)
 8002f94:	2200      	movs	r2, #0
 8002f96:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002f98:	4b24      	ldr	r3, [pc, #144]	; (800302c <MX_TIM3_Init+0xe8>)
 8002f9a:	2280      	movs	r2, #128	; 0x80
 8002f9c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002f9e:	4823      	ldr	r0, [pc, #140]	; (800302c <MX_TIM3_Init+0xe8>)
 8002fa0:	f003 ff70 	bl	8006e84 <HAL_TIM_Base_Init>
 8002fa4:	4603      	mov	r3, r0
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d001      	beq.n	8002fae <MX_TIM3_Init+0x6a>
  {
    Error_Handler();
 8002faa:	f000 fa53 	bl	8003454 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002fae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002fb2:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002fb4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002fb8:	4619      	mov	r1, r3
 8002fba:	481c      	ldr	r0, [pc, #112]	; (800302c <MX_TIM3_Init+0xe8>)
 8002fbc:	f004 fdf6 	bl	8007bac <HAL_TIM_ConfigClockSource>
 8002fc0:	4603      	mov	r3, r0
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d001      	beq.n	8002fca <MX_TIM3_Init+0x86>
  {
    Error_Handler();
 8002fc6:	f000 fa45 	bl	8003454 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002fca:	4818      	ldr	r0, [pc, #96]	; (800302c <MX_TIM3_Init+0xe8>)
 8002fcc:	f004 f80e 	bl	8006fec <HAL_TIM_PWM_Init>
 8002fd0:	4603      	mov	r3, r0
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d001      	beq.n	8002fda <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 8002fd6:	f000 fa3d 	bl	8003454 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002fda:	2300      	movs	r3, #0
 8002fdc:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002fde:	2300      	movs	r3, #0
 8002fe0:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002fe2:	f107 031c 	add.w	r3, r7, #28
 8002fe6:	4619      	mov	r1, r3
 8002fe8:	4810      	ldr	r0, [pc, #64]	; (800302c <MX_TIM3_Init+0xe8>)
 8002fea:	f005 faaf 	bl	800854c <HAL_TIMEx_MasterConfigSynchronization>
 8002fee:	4603      	mov	r3, r0
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d001      	beq.n	8002ff8 <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8002ff4:	f000 fa2e 	bl	8003454 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002ff8:	2360      	movs	r3, #96	; 0x60
 8002ffa:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002ffc:	2300      	movs	r3, #0
 8002ffe:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003000:	2300      	movs	r3, #0
 8003002:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003004:	2300      	movs	r3, #0
 8003006:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003008:	463b      	mov	r3, r7
 800300a:	2200      	movs	r2, #0
 800300c:	4619      	mov	r1, r3
 800300e:	4807      	ldr	r0, [pc, #28]	; (800302c <MX_TIM3_Init+0xe8>)
 8003010:	f004 fcb8 	bl	8007984 <HAL_TIM_PWM_ConfigChannel>
 8003014:	4603      	mov	r3, r0
 8003016:	2b00      	cmp	r3, #0
 8003018:	d001      	beq.n	800301e <MX_TIM3_Init+0xda>
  {
    Error_Handler();
 800301a:	f000 fa1b 	bl	8003454 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800301e:	4803      	ldr	r0, [pc, #12]	; (800302c <MX_TIM3_Init+0xe8>)
 8003020:	f000 fb2a 	bl	8003678 <HAL_TIM_MspPostInit>

}
 8003024:	bf00      	nop
 8003026:	3738      	adds	r7, #56	; 0x38
 8003028:	46bd      	mov	sp, r7
 800302a:	bd80      	pop	{r7, pc}
 800302c:	20000864 	.word	0x20000864
 8003030:	40000400 	.word	0x40000400

08003034 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	b084      	sub	sp, #16
 8003038:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800303a:	1d3b      	adds	r3, r7, #4
 800303c:	2200      	movs	r2, #0
 800303e:	601a      	str	r2, [r3, #0]
 8003040:	605a      	str	r2, [r3, #4]
 8003042:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8003044:	4b14      	ldr	r3, [pc, #80]	; (8003098 <MX_TIM7_Init+0x64>)
 8003046:	4a15      	ldr	r2, [pc, #84]	; (800309c <MX_TIM7_Init+0x68>)
 8003048:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 72-1;
 800304a:	4b13      	ldr	r3, [pc, #76]	; (8003098 <MX_TIM7_Init+0x64>)
 800304c:	2247      	movs	r2, #71	; 0x47
 800304e:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003050:	4b11      	ldr	r3, [pc, #68]	; (8003098 <MX_TIM7_Init+0x64>)
 8003052:	2200      	movs	r2, #0
 8003054:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 1000-1;
 8003056:	4b10      	ldr	r3, [pc, #64]	; (8003098 <MX_TIM7_Init+0x64>)
 8003058:	f240 32e7 	movw	r2, #999	; 0x3e7
 800305c:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800305e:	4b0e      	ldr	r3, [pc, #56]	; (8003098 <MX_TIM7_Init+0x64>)
 8003060:	2280      	movs	r2, #128	; 0x80
 8003062:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8003064:	480c      	ldr	r0, [pc, #48]	; (8003098 <MX_TIM7_Init+0x64>)
 8003066:	f003 ff0d 	bl	8006e84 <HAL_TIM_Base_Init>
 800306a:	4603      	mov	r3, r0
 800306c:	2b00      	cmp	r3, #0
 800306e:	d001      	beq.n	8003074 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8003070:	f000 f9f0 	bl	8003454 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003074:	2300      	movs	r3, #0
 8003076:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003078:	2300      	movs	r3, #0
 800307a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800307c:	1d3b      	adds	r3, r7, #4
 800307e:	4619      	mov	r1, r3
 8003080:	4805      	ldr	r0, [pc, #20]	; (8003098 <MX_TIM7_Init+0x64>)
 8003082:	f005 fa63 	bl	800854c <HAL_TIMEx_MasterConfigSynchronization>
 8003086:	4603      	mov	r3, r0
 8003088:	2b00      	cmp	r3, #0
 800308a:	d001      	beq.n	8003090 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 800308c:	f000 f9e2 	bl	8003454 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8003090:	bf00      	nop
 8003092:	3710      	adds	r7, #16
 8003094:	46bd      	mov	sp, r7
 8003096:	bd80      	pop	{r7, pc}
 8003098:	200008b0 	.word	0x200008b0
 800309c:	40001400 	.word	0x40001400

080030a0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b08a      	sub	sp, #40	; 0x28
 80030a4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030a6:	f107 0314 	add.w	r3, r7, #20
 80030aa:	2200      	movs	r2, #0
 80030ac:	601a      	str	r2, [r3, #0]
 80030ae:	605a      	str	r2, [r3, #4]
 80030b0:	609a      	str	r2, [r3, #8]
 80030b2:	60da      	str	r2, [r3, #12]
 80030b4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80030b6:	4b66      	ldr	r3, [pc, #408]	; (8003250 <MX_GPIO_Init+0x1b0>)
 80030b8:	695b      	ldr	r3, [r3, #20]
 80030ba:	4a65      	ldr	r2, [pc, #404]	; (8003250 <MX_GPIO_Init+0x1b0>)
 80030bc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80030c0:	6153      	str	r3, [r2, #20]
 80030c2:	4b63      	ldr	r3, [pc, #396]	; (8003250 <MX_GPIO_Init+0x1b0>)
 80030c4:	695b      	ldr	r3, [r3, #20]
 80030c6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80030ca:	613b      	str	r3, [r7, #16]
 80030cc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80030ce:	4b60      	ldr	r3, [pc, #384]	; (8003250 <MX_GPIO_Init+0x1b0>)
 80030d0:	695b      	ldr	r3, [r3, #20]
 80030d2:	4a5f      	ldr	r2, [pc, #380]	; (8003250 <MX_GPIO_Init+0x1b0>)
 80030d4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80030d8:	6153      	str	r3, [r2, #20]
 80030da:	4b5d      	ldr	r3, [pc, #372]	; (8003250 <MX_GPIO_Init+0x1b0>)
 80030dc:	695b      	ldr	r3, [r3, #20]
 80030de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80030e2:	60fb      	str	r3, [r7, #12]
 80030e4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80030e6:	4b5a      	ldr	r3, [pc, #360]	; (8003250 <MX_GPIO_Init+0x1b0>)
 80030e8:	695b      	ldr	r3, [r3, #20]
 80030ea:	4a59      	ldr	r2, [pc, #356]	; (8003250 <MX_GPIO_Init+0x1b0>)
 80030ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80030f0:	6153      	str	r3, [r2, #20]
 80030f2:	4b57      	ldr	r3, [pc, #348]	; (8003250 <MX_GPIO_Init+0x1b0>)
 80030f4:	695b      	ldr	r3, [r3, #20]
 80030f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030fa:	60bb      	str	r3, [r7, #8]
 80030fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80030fe:	4b54      	ldr	r3, [pc, #336]	; (8003250 <MX_GPIO_Init+0x1b0>)
 8003100:	695b      	ldr	r3, [r3, #20]
 8003102:	4a53      	ldr	r2, [pc, #332]	; (8003250 <MX_GPIO_Init+0x1b0>)
 8003104:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003108:	6153      	str	r3, [r2, #20]
 800310a:	4b51      	ldr	r3, [pc, #324]	; (8003250 <MX_GPIO_Init+0x1b0>)
 800310c:	695b      	ldr	r3, [r3, #20]
 800310e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003112:	607b      	str	r3, [r7, #4]
 8003114:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003116:	4b4e      	ldr	r3, [pc, #312]	; (8003250 <MX_GPIO_Init+0x1b0>)
 8003118:	695b      	ldr	r3, [r3, #20]
 800311a:	4a4d      	ldr	r2, [pc, #308]	; (8003250 <MX_GPIO_Init+0x1b0>)
 800311c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003120:	6153      	str	r3, [r2, #20]
 8003122:	4b4b      	ldr	r3, [pc, #300]	; (8003250 <MX_GPIO_Init+0x1b0>)
 8003124:	695b      	ldr	r3, [r3, #20]
 8003126:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800312a:	603b      	str	r3, [r7, #0]
 800312c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LCD_BKL_Pin|LCD4_Pin|LCD5_Pin|LCD6_Pin
 800312e:	2200      	movs	r2, #0
 8003130:	f643 410f 	movw	r1, #15375	; 0x3c0f
 8003134:	4847      	ldr	r0, [pc, #284]	; (8003254 <MX_GPIO_Init+0x1b4>)
 8003136:	f001 fcc5 	bl	8004ac4 <HAL_GPIO_WritePin>
                          |LCD7_Pin|LED1_Pin|LED2_Pin|LED3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LCD_EN_Pin|LCD_RS_Pin|Madule_LED_Pin, GPIO_PIN_RESET);
 800313a:	2200      	movs	r2, #0
 800313c:	f248 0184 	movw	r1, #32900	; 0x8084
 8003140:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003144:	f001 fcbe 	bl	8004ac4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BUZZ_GPIO_Port, BUZZ_Pin, GPIO_PIN_RESET);
 8003148:	2200      	movs	r2, #0
 800314a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800314e:	4842      	ldr	r0, [pc, #264]	; (8003258 <MX_GPIO_Init+0x1b8>)
 8003150:	f001 fcb8 	bl	8004ac4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, GPIO_PIN_RESET);
 8003154:	2200      	movs	r2, #0
 8003156:	2104      	movs	r1, #4
 8003158:	4840      	ldr	r0, [pc, #256]	; (800325c <MX_GPIO_Init+0x1bc>)
 800315a:	f001 fcb3 	bl	8004ac4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LCD_BKL_Pin LED1_Pin LED2_Pin LED3_Pin */
  GPIO_InitStruct.Pin = LCD_BKL_Pin|LED1_Pin|LED2_Pin|LED3_Pin;
 800315e:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8003162:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003164:	2301      	movs	r3, #1
 8003166:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003168:	2302      	movs	r3, #2
 800316a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800316c:	2300      	movs	r3, #0
 800316e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003170:	f107 0314 	add.w	r3, r7, #20
 8003174:	4619      	mov	r1, r3
 8003176:	4837      	ldr	r0, [pc, #220]	; (8003254 <MX_GPIO_Init+0x1b4>)
 8003178:	f001 fb32 	bl	80047e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : KEY6_Pin */
  GPIO_InitStruct.Pin = KEY6_Pin;
 800317c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003180:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003182:	2300      	movs	r3, #0
 8003184:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003186:	2301      	movs	r3, #1
 8003188:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(KEY6_GPIO_Port, &GPIO_InitStruct);
 800318a:	f107 0314 	add.w	r3, r7, #20
 800318e:	4619      	mov	r1, r3
 8003190:	4830      	ldr	r0, [pc, #192]	; (8003254 <MX_GPIO_Init+0x1b4>)
 8003192:	f001 fb25 	bl	80047e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD4_Pin LCD5_Pin LCD6_Pin LCD7_Pin */
  GPIO_InitStruct.Pin = LCD4_Pin|LCD5_Pin|LCD6_Pin|LCD7_Pin;
 8003196:	230f      	movs	r3, #15
 8003198:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800319a:	2301      	movs	r3, #1
 800319c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800319e:	2300      	movs	r3, #0
 80031a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031a2:	2300      	movs	r3, #0
 80031a4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80031a6:	f107 0314 	add.w	r3, r7, #20
 80031aa:	4619      	mov	r1, r3
 80031ac:	4829      	ldr	r0, [pc, #164]	; (8003254 <MX_GPIO_Init+0x1b4>)
 80031ae:	f001 fb17 	bl	80047e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_EN_Pin LCD_RS_Pin */
  GPIO_InitStruct.Pin = LCD_EN_Pin|LCD_RS_Pin;
 80031b2:	2384      	movs	r3, #132	; 0x84
 80031b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80031b6:	2301      	movs	r3, #1
 80031b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031ba:	2300      	movs	r3, #0
 80031bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031be:	2300      	movs	r3, #0
 80031c0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80031c2:	f107 0314 	add.w	r3, r7, #20
 80031c6:	4619      	mov	r1, r3
 80031c8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80031cc:	f001 fb08 	bl	80047e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUZZ_Pin */
  GPIO_InitStruct.Pin = BUZZ_Pin;
 80031d0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80031d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80031d6:	2301      	movs	r3, #1
 80031d8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031da:	2300      	movs	r3, #0
 80031dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031de:	2300      	movs	r3, #0
 80031e0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BUZZ_GPIO_Port, &GPIO_InitStruct);
 80031e2:	f107 0314 	add.w	r3, r7, #20
 80031e6:	4619      	mov	r1, r3
 80031e8:	481b      	ldr	r0, [pc, #108]	; (8003258 <MX_GPIO_Init+0x1b8>)
 80031ea:	f001 faf9 	bl	80047e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : rotaryMiddle_Pin Key4_Pin Key5_Pin */
  GPIO_InitStruct.Pin = rotaryMiddle_Pin|Key4_Pin|Key5_Pin;
 80031ee:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80031f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80031f4:	2300      	movs	r3, #0
 80031f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80031f8:	2301      	movs	r3, #1
 80031fa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80031fc:	f107 0314 	add.w	r3, r7, #20
 8003200:	4619      	mov	r1, r3
 8003202:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003206:	f001 faeb 	bl	80047e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : Madule_LED_Pin */
  GPIO_InitStruct.Pin = Madule_LED_Pin;
 800320a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800320e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003210:	2301      	movs	r3, #1
 8003212:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003214:	2302      	movs	r3, #2
 8003216:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003218:	2300      	movs	r3, #0
 800321a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Madule_LED_GPIO_Port, &GPIO_InitStruct);
 800321c:	f107 0314 	add.w	r3, r7, #20
 8003220:	4619      	mov	r1, r3
 8003222:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003226:	f001 fadb 	bl	80047e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED4_Pin */
  GPIO_InitStruct.Pin = LED4_Pin;
 800322a:	2304      	movs	r3, #4
 800322c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800322e:	2301      	movs	r3, #1
 8003230:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003232:	2302      	movs	r3, #2
 8003234:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003236:	2300      	movs	r3, #0
 8003238:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED4_GPIO_Port, &GPIO_InitStruct);
 800323a:	f107 0314 	add.w	r3, r7, #20
 800323e:	4619      	mov	r1, r3
 8003240:	4806      	ldr	r0, [pc, #24]	; (800325c <MX_GPIO_Init+0x1bc>)
 8003242:	f001 facd 	bl	80047e0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8003246:	bf00      	nop
 8003248:	3728      	adds	r7, #40	; 0x28
 800324a:	46bd      	mov	sp, r7
 800324c:	bd80      	pop	{r7, pc}
 800324e:	bf00      	nop
 8003250:	40021000 	.word	0x40021000
 8003254:	48000800 	.word	0x48000800
 8003258:	48000400 	.word	0x48000400
 800325c:	48000c00 	.word	0x48000c00

08003260 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003260:	b580      	push	{r7, lr}
 8003262:	b082      	sub	sp, #8
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	4a5b      	ldr	r2, [pc, #364]	; (80033dc <HAL_TIM_PeriodElapsedCallback+0x17c>)
 800326e:	4293      	cmp	r3, r2
 8003270:	d101      	bne.n	8003276 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8003272:	f000 fc13 	bl	8003a9c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  if (htim->Instance == TIM7) {
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	4a59      	ldr	r2, [pc, #356]	; (80033e0 <HAL_TIM_PeriodElapsedCallback+0x180>)
 800327c:	4293      	cmp	r3, r2
 800327e:	d17d      	bne.n	800337c <HAL_TIM_PeriodElapsedCallback+0x11c>
	volatile static uint32_t count1ms = 0;
	count1ms++;
 8003280:	4b58      	ldr	r3, [pc, #352]	; (80033e4 <HAL_TIM_PeriodElapsedCallback+0x184>)
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	3301      	adds	r3, #1
 8003286:	4a57      	ldr	r2, [pc, #348]	; (80033e4 <HAL_TIM_PeriodElapsedCallback+0x184>)
 8003288:	6013      	str	r3, [r2, #0]
	flag1ms = true;
 800328a:	4b57      	ldr	r3, [pc, #348]	; (80033e8 <HAL_TIM_PeriodElapsedCallback+0x188>)
 800328c:	2201      	movs	r2, #1
 800328e:	701a      	strb	r2, [r3, #0]

	if ( (count1ms % 10) == 0 )
 8003290:	4b54      	ldr	r3, [pc, #336]	; (80033e4 <HAL_TIM_PeriodElapsedCallback+0x184>)
 8003292:	6819      	ldr	r1, [r3, #0]
 8003294:	4b55      	ldr	r3, [pc, #340]	; (80033ec <HAL_TIM_PeriodElapsedCallback+0x18c>)
 8003296:	fba3 2301 	umull	r2, r3, r3, r1
 800329a:	08da      	lsrs	r2, r3, #3
 800329c:	4613      	mov	r3, r2
 800329e:	009b      	lsls	r3, r3, #2
 80032a0:	4413      	add	r3, r2
 80032a2:	005b      	lsls	r3, r3, #1
 80032a4:	1aca      	subs	r2, r1, r3
 80032a6:	2a00      	cmp	r2, #0
 80032a8:	d168      	bne.n	800337c <HAL_TIM_PeriodElapsedCallback+0x11c>
	{
		//if ( (count1ms % 10) == 0 )
		//{
			flag10ms = true;
 80032aa:	4b51      	ldr	r3, [pc, #324]	; (80033f0 <HAL_TIM_PeriodElapsedCallback+0x190>)
 80032ac:	2201      	movs	r2, #1
 80032ae:	701a      	strb	r2, [r3, #0]
			flcd10ms = true;
 80032b0:	4b50      	ldr	r3, [pc, #320]	; (80033f4 <HAL_TIM_PeriodElapsedCallback+0x194>)
 80032b2:	2201      	movs	r2, #1
 80032b4:	701a      	strb	r2, [r3, #0]
			flagADC10ms= true;
 80032b6:	4b50      	ldr	r3, [pc, #320]	; (80033f8 <HAL_TIM_PeriodElapsedCallback+0x198>)
 80032b8:	2201      	movs	r2, #1
 80032ba:	701a      	strb	r2, [r3, #0]
		//}
		if ( (count1ms % 100) == 0 )
 80032bc:	4b49      	ldr	r3, [pc, #292]	; (80033e4 <HAL_TIM_PeriodElapsedCallback+0x184>)
 80032be:	681a      	ldr	r2, [r3, #0]
 80032c0:	4b4e      	ldr	r3, [pc, #312]	; (80033fc <HAL_TIM_PeriodElapsedCallback+0x19c>)
 80032c2:	fba3 1302 	umull	r1, r3, r3, r2
 80032c6:	095b      	lsrs	r3, r3, #5
 80032c8:	2164      	movs	r1, #100	; 0x64
 80032ca:	fb01 f303 	mul.w	r3, r1, r3
 80032ce:	1ad3      	subs	r3, r2, r3
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d10b      	bne.n	80032ec <HAL_TIM_PeriodElapsedCallback+0x8c>
		{
			flag100ms = true;
 80032d4:	4b4a      	ldr	r3, [pc, #296]	; (8003400 <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 80032d6:	2201      	movs	r2, #1
 80032d8:	701a      	strb	r2, [r3, #0]
			flcd100ms = true;
 80032da:	4b4a      	ldr	r3, [pc, #296]	; (8003404 <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 80032dc:	2201      	movs	r2, #1
 80032de:	701a      	strb	r2, [r3, #0]
			f2lcd100ms = true;
 80032e0:	4b49      	ldr	r3, [pc, #292]	; (8003408 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 80032e2:	2201      	movs	r2, #1
 80032e4:	701a      	strb	r2, [r3, #0]
			fSlope100ms = true;
 80032e6:	4b49      	ldr	r3, [pc, #292]	; (800340c <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 80032e8:	2201      	movs	r2, #1
 80032ea:	701a      	strb	r2, [r3, #0]
		}
		if ( (count1ms % 300) == 0 )
 80032ec:	4b3d      	ldr	r3, [pc, #244]	; (80033e4 <HAL_TIM_PeriodElapsedCallback+0x184>)
 80032ee:	681a      	ldr	r2, [r3, #0]
 80032f0:	4b47      	ldr	r3, [pc, #284]	; (8003410 <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 80032f2:	fba3 1302 	umull	r1, r3, r3, r2
 80032f6:	095b      	lsrs	r3, r3, #5
 80032f8:	f44f 7196 	mov.w	r1, #300	; 0x12c
 80032fc:	fb01 f303 	mul.w	r3, r1, r3
 8003300:	1ad3      	subs	r3, r2, r3
 8003302:	2b00      	cmp	r3, #0
 8003304:	d105      	bne.n	8003312 <HAL_TIM_PeriodElapsedCallback+0xb2>
		{
			flag300ms = true;
 8003306:	4b43      	ldr	r3, [pc, #268]	; (8003414 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 8003308:	2201      	movs	r2, #1
 800330a:	701a      	strb	r2, [r3, #0]
			flcd300ms = true;
 800330c:	4b42      	ldr	r3, [pc, #264]	; (8003418 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 800330e:	2201      	movs	r2, #1
 8003310:	701a      	strb	r2, [r3, #0]
		}
		if ( (count1ms % 500) == 0 )
 8003312:	4b34      	ldr	r3, [pc, #208]	; (80033e4 <HAL_TIM_PeriodElapsedCallback+0x184>)
 8003314:	681a      	ldr	r2, [r3, #0]
 8003316:	4b41      	ldr	r3, [pc, #260]	; (800341c <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 8003318:	fba3 1302 	umull	r1, r3, r3, r2
 800331c:	095b      	lsrs	r3, r3, #5
 800331e:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8003322:	fb01 f303 	mul.w	r3, r1, r3
 8003326:	1ad3      	subs	r3, r2, r3
 8003328:	2b00      	cmp	r3, #0
 800332a:	d108      	bne.n	800333e <HAL_TIM_PeriodElapsedCallback+0xde>
		{
			fLcdError500ms = true;
 800332c:	4b3c      	ldr	r3, [pc, #240]	; (8003420 <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 800332e:	2201      	movs	r2, #1
 8003330:	701a      	strb	r2, [r3, #0]
			flagRefreshValue500ms = true;
 8003332:	4b3c      	ldr	r3, [pc, #240]	; (8003424 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 8003334:	2201      	movs	r2, #1
 8003336:	701a      	strb	r2, [r3, #0]
			flcd500ms = true;
 8003338:	4b3b      	ldr	r3, [pc, #236]	; (8003428 <HAL_TIM_PeriodElapsedCallback+0x1c8>)
 800333a:	2201      	movs	r2, #1
 800333c:	701a      	strb	r2, [r3, #0]

		}
		if ( (count1ms % 1000) == 0 )
 800333e:	4b29      	ldr	r3, [pc, #164]	; (80033e4 <HAL_TIM_PeriodElapsedCallback+0x184>)
 8003340:	681a      	ldr	r2, [r3, #0]
 8003342:	4b36      	ldr	r3, [pc, #216]	; (800341c <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 8003344:	fba3 1302 	umull	r1, r3, r3, r2
 8003348:	099b      	lsrs	r3, r3, #6
 800334a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800334e:	fb01 f303 	mul.w	r3, r1, r3
 8003352:	1ad3      	subs	r3, r2, r3
 8003354:	2b00      	cmp	r3, #0
 8003356:	d108      	bne.n	800336a <HAL_TIM_PeriodElapsedCallback+0x10a>
		{
			//flagZeroDetectEr1s = true;
			flag1s = true;
 8003358:	4b34      	ldr	r3, [pc, #208]	; (800342c <HAL_TIM_PeriodElapsedCallback+0x1cc>)
 800335a:	2201      	movs	r2, #1
 800335c:	701a      	strb	r2, [r3, #0]
			flcd1s = true;
 800335e:	4b34      	ldr	r3, [pc, #208]	; (8003430 <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 8003360:	2201      	movs	r2, #1
 8003362:	701a      	strb	r2, [r3, #0]
			fupdate1s = true;
 8003364:	4b33      	ldr	r3, [pc, #204]	; (8003434 <HAL_TIM_PeriodElapsedCallback+0x1d4>)
 8003366:	2201      	movs	r2, #1
 8003368:	701a      	strb	r2, [r3, #0]
		/*if ( (count100us % StepRamp) == 0 )
		{
			flagCountRamp = true;
			CountRamp++;
		}*/
		if (count1ms == 10000)
 800336a:	4b1e      	ldr	r3, [pc, #120]	; (80033e4 <HAL_TIM_PeriodElapsedCallback+0x184>)
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f242 7210 	movw	r2, #10000	; 0x2710
 8003372:	4293      	cmp	r3, r2
 8003374:	d102      	bne.n	800337c <HAL_TIM_PeriodElapsedCallback+0x11c>
		{
			//fErr2s = true;
			count1ms = 0;
 8003376:	4b1b      	ldr	r3, [pc, #108]	; (80033e4 <HAL_TIM_PeriodElapsedCallback+0x184>)
 8003378:	2200      	movs	r2, #0
 800337a:	601a      	str	r2, [r3, #0]
			//fErr2s = true;
			count10ms = 0;
		}
	}*/
  }
  if (htim->Instance == TIM3 && flagUpdatePWM == true) {
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	4a2d      	ldr	r2, [pc, #180]	; (8003438 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8003382:	4293      	cmp	r3, r2
 8003384:	d125      	bne.n	80033d2 <HAL_TIM_PeriodElapsedCallback+0x172>
 8003386:	4b2d      	ldr	r3, [pc, #180]	; (800343c <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 8003388:	781b      	ldrb	r3, [r3, #0]
 800338a:	b2db      	uxtb	r3, r3
 800338c:	2b00      	cmp	r3, #0
 800338e:	d020      	beq.n	80033d2 <HAL_TIM_PeriodElapsedCallback+0x172>
	  if(StateVar[cursorLine].IndexMenu==Second_Menu_1)
 8003390:	4b2b      	ldr	r3, [pc, #172]	; (8003440 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 8003392:	781b      	ldrb	r3, [r3, #0]
 8003394:	4619      	mov	r1, r3
 8003396:	4a2b      	ldr	r2, [pc, #172]	; (8003444 <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8003398:	460b      	mov	r3, r1
 800339a:	009b      	lsls	r3, r3, #2
 800339c:	440b      	add	r3, r1
 800339e:	009b      	lsls	r3, r3, #2
 80033a0:	4413      	add	r3, r2
 80033a2:	3311      	adds	r3, #17
 80033a4:	781b      	ldrb	r3, [r3, #0]
 80033a6:	2bc9      	cmp	r3, #201	; 0xc9
 80033a8:	d10d      	bne.n	80033c6 <HAL_TIM_PeriodElapsedCallback+0x166>
	  {
		  Set_Frequency(Frequency);  //VA_FREQUENCY
 80033aa:	4b27      	ldr	r3, [pc, #156]	; (8003448 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 80033ac:	edd3 7a00 	vldr	s15, [r3]
 80033b0:	eeb0 0a67 	vmov.f32	s0, s15
 80033b4:	f7ff fa1a 	bl	80027ec <Set_Frequency>
		  Set_DutyCycle(Time_ON);  //VA_TIME
 80033b8:	4b24      	ldr	r3, [pc, #144]	; (800344c <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 80033ba:	edd3 7a00 	vldr	s15, [r3]
 80033be:	eeb0 0a67 	vmov.f32	s0, s15
 80033c2:	f7ff fa39 	bl	8002838 <Set_DutyCycle>
	  }
	  flagSetPWM = true;
 80033c6:	4b22      	ldr	r3, [pc, #136]	; (8003450 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 80033c8:	2201      	movs	r2, #1
 80033ca:	701a      	strb	r2, [r3, #0]
	  flagUpdatePWM = false;
 80033cc:	4b1b      	ldr	r3, [pc, #108]	; (800343c <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 80033ce:	2200      	movs	r2, #0
 80033d0:	701a      	strb	r2, [r3, #0]
  }
  /* USER CODE END Callback 1 */
}
 80033d2:	bf00      	nop
 80033d4:	3708      	adds	r7, #8
 80033d6:	46bd      	mov	sp, r7
 80033d8:	bd80      	pop	{r7, pc}
 80033da:	bf00      	nop
 80033dc:	40001000 	.word	0x40001000
 80033e0:	40001400 	.word	0x40001400
 80033e4:	20000a90 	.word	0x20000a90
 80033e8:	2000092e 	.word	0x2000092e
 80033ec:	cccccccd 	.word	0xcccccccd
 80033f0:	2000092f 	.word	0x2000092f
 80033f4:	20000936 	.word	0x20000936
 80033f8:	20000933 	.word	0x20000933
 80033fc:	51eb851f 	.word	0x51eb851f
 8003400:	20000930 	.word	0x20000930
 8003404:	20000937 	.word	0x20000937
 8003408:	20000938 	.word	0x20000938
 800340c:	20000935 	.word	0x20000935
 8003410:	1b4e81b5 	.word	0x1b4e81b5
 8003414:	20000932 	.word	0x20000932
 8003418:	2000093b 	.word	0x2000093b
 800341c:	10624dd3 	.word	0x10624dd3
 8003420:	20000939 	.word	0x20000939
 8003424:	20000931 	.word	0x20000931
 8003428:	2000093a 	.word	0x2000093a
 800342c:	2000092c 	.word	0x2000092c
 8003430:	20000934 	.word	0x20000934
 8003434:	2000092d 	.word	0x2000092d
 8003438:	40000400 	.word	0x40000400
 800343c:	2000093c 	.word	0x2000093c
 8003440:	200008ff 	.word	0x200008ff
 8003444:	2000099c 	.word	0x2000099c
 8003448:	20000958 	.word	0x20000958
 800344c:	20000954 	.word	0x20000954
 8003450:	2000093d 	.word	0x2000093d

08003454 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003454:	b480      	push	{r7}
 8003456:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003458:	b672      	cpsid	i
}
 800345a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800345c:	e7fe      	b.n	800345c <Error_Handler+0x8>
	...

08003460 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003460:	b480      	push	{r7}
 8003462:	b083      	sub	sp, #12
 8003464:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003466:	4b0f      	ldr	r3, [pc, #60]	; (80034a4 <HAL_MspInit+0x44>)
 8003468:	699b      	ldr	r3, [r3, #24]
 800346a:	4a0e      	ldr	r2, [pc, #56]	; (80034a4 <HAL_MspInit+0x44>)
 800346c:	f043 0301 	orr.w	r3, r3, #1
 8003470:	6193      	str	r3, [r2, #24]
 8003472:	4b0c      	ldr	r3, [pc, #48]	; (80034a4 <HAL_MspInit+0x44>)
 8003474:	699b      	ldr	r3, [r3, #24]
 8003476:	f003 0301 	and.w	r3, r3, #1
 800347a:	607b      	str	r3, [r7, #4]
 800347c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800347e:	4b09      	ldr	r3, [pc, #36]	; (80034a4 <HAL_MspInit+0x44>)
 8003480:	69db      	ldr	r3, [r3, #28]
 8003482:	4a08      	ldr	r2, [pc, #32]	; (80034a4 <HAL_MspInit+0x44>)
 8003484:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003488:	61d3      	str	r3, [r2, #28]
 800348a:	4b06      	ldr	r3, [pc, #24]	; (80034a4 <HAL_MspInit+0x44>)
 800348c:	69db      	ldr	r3, [r3, #28]
 800348e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003492:	603b      	str	r3, [r7, #0]
 8003494:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003496:	bf00      	nop
 8003498:	370c      	adds	r7, #12
 800349a:	46bd      	mov	sp, r7
 800349c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a0:	4770      	bx	lr
 80034a2:	bf00      	nop
 80034a4:	40021000 	.word	0x40021000

080034a8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80034a8:	b480      	push	{r7}
 80034aa:	b085      	sub	sp, #20
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	6078      	str	r0, [r7, #4]
  if(hadc->Instance==ADC1)
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80034b8:	d10b      	bne.n	80034d2 <HAL_ADC_MspInit+0x2a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80034ba:	4b09      	ldr	r3, [pc, #36]	; (80034e0 <HAL_ADC_MspInit+0x38>)
 80034bc:	695b      	ldr	r3, [r3, #20]
 80034be:	4a08      	ldr	r2, [pc, #32]	; (80034e0 <HAL_ADC_MspInit+0x38>)
 80034c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80034c4:	6153      	str	r3, [r2, #20]
 80034c6:	4b06      	ldr	r3, [pc, #24]	; (80034e0 <HAL_ADC_MspInit+0x38>)
 80034c8:	695b      	ldr	r3, [r3, #20]
 80034ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034ce:	60fb      	str	r3, [r7, #12]
 80034d0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80034d2:	bf00      	nop
 80034d4:	3714      	adds	r7, #20
 80034d6:	46bd      	mov	sp, r7
 80034d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034dc:	4770      	bx	lr
 80034de:	bf00      	nop
 80034e0:	40021000 	.word	0x40021000

080034e4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80034e4:	b580      	push	{r7, lr}
 80034e6:	b08a      	sub	sp, #40	; 0x28
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034ec:	f107 0314 	add.w	r3, r7, #20
 80034f0:	2200      	movs	r2, #0
 80034f2:	601a      	str	r2, [r3, #0]
 80034f4:	605a      	str	r2, [r3, #4]
 80034f6:	609a      	str	r2, [r3, #8]
 80034f8:	60da      	str	r2, [r3, #12]
 80034fa:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	4a17      	ldr	r2, [pc, #92]	; (8003560 <HAL_I2C_MspInit+0x7c>)
 8003502:	4293      	cmp	r3, r2
 8003504:	d128      	bne.n	8003558 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003506:	4b17      	ldr	r3, [pc, #92]	; (8003564 <HAL_I2C_MspInit+0x80>)
 8003508:	695b      	ldr	r3, [r3, #20]
 800350a:	4a16      	ldr	r2, [pc, #88]	; (8003564 <HAL_I2C_MspInit+0x80>)
 800350c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003510:	6153      	str	r3, [r2, #20]
 8003512:	4b14      	ldr	r3, [pc, #80]	; (8003564 <HAL_I2C_MspInit+0x80>)
 8003514:	695b      	ldr	r3, [r3, #20]
 8003516:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800351a:	613b      	str	r3, [r7, #16]
 800351c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800351e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003522:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003524:	2312      	movs	r3, #18
 8003526:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003528:	2300      	movs	r3, #0
 800352a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800352c:	2303      	movs	r3, #3
 800352e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003530:	2304      	movs	r3, #4
 8003532:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003534:	f107 0314 	add.w	r3, r7, #20
 8003538:	4619      	mov	r1, r3
 800353a:	480b      	ldr	r0, [pc, #44]	; (8003568 <HAL_I2C_MspInit+0x84>)
 800353c:	f001 f950 	bl	80047e0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003540:	4b08      	ldr	r3, [pc, #32]	; (8003564 <HAL_I2C_MspInit+0x80>)
 8003542:	69db      	ldr	r3, [r3, #28]
 8003544:	4a07      	ldr	r2, [pc, #28]	; (8003564 <HAL_I2C_MspInit+0x80>)
 8003546:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800354a:	61d3      	str	r3, [r2, #28]
 800354c:	4b05      	ldr	r3, [pc, #20]	; (8003564 <HAL_I2C_MspInit+0x80>)
 800354e:	69db      	ldr	r3, [r3, #28]
 8003550:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003554:	60fb      	str	r3, [r7, #12]
 8003556:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8003558:	bf00      	nop
 800355a:	3728      	adds	r7, #40	; 0x28
 800355c:	46bd      	mov	sp, r7
 800355e:	bd80      	pop	{r7, pc}
 8003560:	40005400 	.word	0x40005400
 8003564:	40021000 	.word	0x40021000
 8003568:	48000400 	.word	0x48000400

0800356c <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 800356c:	b580      	push	{r7, lr}
 800356e:	b08a      	sub	sp, #40	; 0x28
 8003570:	af00      	add	r7, sp, #0
 8003572:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003574:	f107 0314 	add.w	r3, r7, #20
 8003578:	2200      	movs	r2, #0
 800357a:	601a      	str	r2, [r3, #0]
 800357c:	605a      	str	r2, [r3, #4]
 800357e:	609a      	str	r2, [r3, #8]
 8003580:	60da      	str	r2, [r3, #12]
 8003582:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	4a18      	ldr	r2, [pc, #96]	; (80035ec <HAL_TIM_Encoder_MspInit+0x80>)
 800358a:	4293      	cmp	r3, r2
 800358c:	d129      	bne.n	80035e2 <HAL_TIM_Encoder_MspInit+0x76>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800358e:	4b18      	ldr	r3, [pc, #96]	; (80035f0 <HAL_TIM_Encoder_MspInit+0x84>)
 8003590:	699b      	ldr	r3, [r3, #24]
 8003592:	4a17      	ldr	r2, [pc, #92]	; (80035f0 <HAL_TIM_Encoder_MspInit+0x84>)
 8003594:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003598:	6193      	str	r3, [r2, #24]
 800359a:	4b15      	ldr	r3, [pc, #84]	; (80035f0 <HAL_TIM_Encoder_MspInit+0x84>)
 800359c:	699b      	ldr	r3, [r3, #24]
 800359e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80035a2:	613b      	str	r3, [r7, #16]
 80035a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80035a6:	4b12      	ldr	r3, [pc, #72]	; (80035f0 <HAL_TIM_Encoder_MspInit+0x84>)
 80035a8:	695b      	ldr	r3, [r3, #20]
 80035aa:	4a11      	ldr	r2, [pc, #68]	; (80035f0 <HAL_TIM_Encoder_MspInit+0x84>)
 80035ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80035b0:	6153      	str	r3, [r2, #20]
 80035b2:	4b0f      	ldr	r3, [pc, #60]	; (80035f0 <HAL_TIM_Encoder_MspInit+0x84>)
 80035b4:	695b      	ldr	r3, [r3, #20]
 80035b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035ba:	60fb      	str	r3, [r7, #12]
 80035bc:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = rotaryA_Pin|rotaryB_Pin;
 80035be:	f44f 7340 	mov.w	r3, #768	; 0x300
 80035c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035c4:	2302      	movs	r3, #2
 80035c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035c8:	2300      	movs	r3, #0
 80035ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035cc:	2300      	movs	r3, #0
 80035ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80035d0:	2306      	movs	r3, #6
 80035d2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80035d4:	f107 0314 	add.w	r3, r7, #20
 80035d8:	4619      	mov	r1, r3
 80035da:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80035de:	f001 f8ff 	bl	80047e0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80035e2:	bf00      	nop
 80035e4:	3728      	adds	r7, #40	; 0x28
 80035e6:	46bd      	mov	sp, r7
 80035e8:	bd80      	pop	{r7, pc}
 80035ea:	bf00      	nop
 80035ec:	40012c00 	.word	0x40012c00
 80035f0:	40021000 	.word	0x40021000

080035f4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80035f4:	b580      	push	{r7, lr}
 80035f6:	b084      	sub	sp, #16
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	4a1a      	ldr	r2, [pc, #104]	; (800366c <HAL_TIM_Base_MspInit+0x78>)
 8003602:	4293      	cmp	r3, r2
 8003604:	d114      	bne.n	8003630 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003606:	4b1a      	ldr	r3, [pc, #104]	; (8003670 <HAL_TIM_Base_MspInit+0x7c>)
 8003608:	69db      	ldr	r3, [r3, #28]
 800360a:	4a19      	ldr	r2, [pc, #100]	; (8003670 <HAL_TIM_Base_MspInit+0x7c>)
 800360c:	f043 0302 	orr.w	r3, r3, #2
 8003610:	61d3      	str	r3, [r2, #28]
 8003612:	4b17      	ldr	r3, [pc, #92]	; (8003670 <HAL_TIM_Base_MspInit+0x7c>)
 8003614:	69db      	ldr	r3, [r3, #28]
 8003616:	f003 0302 	and.w	r3, r3, #2
 800361a:	60fb      	str	r3, [r7, #12]
 800361c:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800361e:	2200      	movs	r2, #0
 8003620:	2100      	movs	r1, #0
 8003622:	201d      	movs	r0, #29
 8003624:	f001 f8b2 	bl	800478c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003628:	201d      	movs	r0, #29
 800362a:	f001 f8cb 	bl	80047c4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 800362e:	e018      	b.n	8003662 <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM7)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	4a0f      	ldr	r2, [pc, #60]	; (8003674 <HAL_TIM_Base_MspInit+0x80>)
 8003636:	4293      	cmp	r3, r2
 8003638:	d113      	bne.n	8003662 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800363a:	4b0d      	ldr	r3, [pc, #52]	; (8003670 <HAL_TIM_Base_MspInit+0x7c>)
 800363c:	69db      	ldr	r3, [r3, #28]
 800363e:	4a0c      	ldr	r2, [pc, #48]	; (8003670 <HAL_TIM_Base_MspInit+0x7c>)
 8003640:	f043 0320 	orr.w	r3, r3, #32
 8003644:	61d3      	str	r3, [r2, #28]
 8003646:	4b0a      	ldr	r3, [pc, #40]	; (8003670 <HAL_TIM_Base_MspInit+0x7c>)
 8003648:	69db      	ldr	r3, [r3, #28]
 800364a:	f003 0320 	and.w	r3, r3, #32
 800364e:	60bb      	str	r3, [r7, #8]
 8003650:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_DAC2_IRQn, 0, 0);
 8003652:	2200      	movs	r2, #0
 8003654:	2100      	movs	r1, #0
 8003656:	2037      	movs	r0, #55	; 0x37
 8003658:	f001 f898 	bl	800478c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_DAC2_IRQn);
 800365c:	2037      	movs	r0, #55	; 0x37
 800365e:	f001 f8b1 	bl	80047c4 <HAL_NVIC_EnableIRQ>
}
 8003662:	bf00      	nop
 8003664:	3710      	adds	r7, #16
 8003666:	46bd      	mov	sp, r7
 8003668:	bd80      	pop	{r7, pc}
 800366a:	bf00      	nop
 800366c:	40000400 	.word	0x40000400
 8003670:	40021000 	.word	0x40021000
 8003674:	40001400 	.word	0x40001400

08003678 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003678:	b580      	push	{r7, lr}
 800367a:	b088      	sub	sp, #32
 800367c:	af00      	add	r7, sp, #0
 800367e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003680:	f107 030c 	add.w	r3, r7, #12
 8003684:	2200      	movs	r2, #0
 8003686:	601a      	str	r2, [r3, #0]
 8003688:	605a      	str	r2, [r3, #4]
 800368a:	609a      	str	r2, [r3, #8]
 800368c:	60da      	str	r2, [r3, #12]
 800368e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	4a11      	ldr	r2, [pc, #68]	; (80036dc <HAL_TIM_MspPostInit+0x64>)
 8003696:	4293      	cmp	r3, r2
 8003698:	d11c      	bne.n	80036d4 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800369a:	4b11      	ldr	r3, [pc, #68]	; (80036e0 <HAL_TIM_MspPostInit+0x68>)
 800369c:	695b      	ldr	r3, [r3, #20]
 800369e:	4a10      	ldr	r2, [pc, #64]	; (80036e0 <HAL_TIM_MspPostInit+0x68>)
 80036a0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80036a4:	6153      	str	r3, [r2, #20]
 80036a6:	4b0e      	ldr	r3, [pc, #56]	; (80036e0 <HAL_TIM_MspPostInit+0x68>)
 80036a8:	695b      	ldr	r3, [r3, #20]
 80036aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036ae:	60bb      	str	r3, [r7, #8]
 80036b0:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80036b2:	2340      	movs	r3, #64	; 0x40
 80036b4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036b6:	2302      	movs	r3, #2
 80036b8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036ba:	2300      	movs	r3, #0
 80036bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036be:	2300      	movs	r3, #0
 80036c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80036c2:	2302      	movs	r3, #2
 80036c4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80036c6:	f107 030c 	add.w	r3, r7, #12
 80036ca:	4619      	mov	r1, r3
 80036cc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80036d0:	f001 f886 	bl	80047e0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80036d4:	bf00      	nop
 80036d6:	3720      	adds	r7, #32
 80036d8:	46bd      	mov	sp, r7
 80036da:	bd80      	pop	{r7, pc}
 80036dc:	40000400 	.word	0x40000400
 80036e0:	40021000 	.word	0x40021000

080036e4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80036e4:	b580      	push	{r7, lr}
 80036e6:	b08e      	sub	sp, #56	; 0x38
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80036ec:	2300      	movs	r3, #0
 80036ee:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80036f0:	2300      	movs	r3, #0
 80036f2:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80036f4:	4b33      	ldr	r3, [pc, #204]	; (80037c4 <HAL_InitTick+0xe0>)
 80036f6:	69db      	ldr	r3, [r3, #28]
 80036f8:	4a32      	ldr	r2, [pc, #200]	; (80037c4 <HAL_InitTick+0xe0>)
 80036fa:	f043 0310 	orr.w	r3, r3, #16
 80036fe:	61d3      	str	r3, [r2, #28]
 8003700:	4b30      	ldr	r3, [pc, #192]	; (80037c4 <HAL_InitTick+0xe0>)
 8003702:	69db      	ldr	r3, [r3, #28]
 8003704:	f003 0310 	and.w	r3, r3, #16
 8003708:	60fb      	str	r3, [r7, #12]
 800370a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800370c:	f107 0210 	add.w	r2, r7, #16
 8003710:	f107 0314 	add.w	r3, r7, #20
 8003714:	4611      	mov	r1, r2
 8003716:	4618      	mov	r0, r3
 8003718:	f003 fa4c 	bl	8006bb4 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800371c:	6a3b      	ldr	r3, [r7, #32]
 800371e:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8003720:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003722:	2b00      	cmp	r3, #0
 8003724:	d103      	bne.n	800372e <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8003726:	f003 fa23 	bl	8006b70 <HAL_RCC_GetPCLK1Freq>
 800372a:	6378      	str	r0, [r7, #52]	; 0x34
 800372c:	e004      	b.n	8003738 <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800372e:	f003 fa1f 	bl	8006b70 <HAL_RCC_GetPCLK1Freq>
 8003732:	4603      	mov	r3, r0
 8003734:	005b      	lsls	r3, r3, #1
 8003736:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8003738:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800373a:	4a23      	ldr	r2, [pc, #140]	; (80037c8 <HAL_InitTick+0xe4>)
 800373c:	fba2 2303 	umull	r2, r3, r2, r3
 8003740:	0c9b      	lsrs	r3, r3, #18
 8003742:	3b01      	subs	r3, #1
 8003744:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8003746:	4b21      	ldr	r3, [pc, #132]	; (80037cc <HAL_InitTick+0xe8>)
 8003748:	4a21      	ldr	r2, [pc, #132]	; (80037d0 <HAL_InitTick+0xec>)
 800374a:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800374c:	4b1f      	ldr	r3, [pc, #124]	; (80037cc <HAL_InitTick+0xe8>)
 800374e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003752:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8003754:	4a1d      	ldr	r2, [pc, #116]	; (80037cc <HAL_InitTick+0xe8>)
 8003756:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003758:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800375a:	4b1c      	ldr	r3, [pc, #112]	; (80037cc <HAL_InitTick+0xe8>)
 800375c:	2200      	movs	r2, #0
 800375e:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003760:	4b1a      	ldr	r3, [pc, #104]	; (80037cc <HAL_InitTick+0xe8>)
 8003762:	2200      	movs	r2, #0
 8003764:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003766:	4b19      	ldr	r3, [pc, #100]	; (80037cc <HAL_InitTick+0xe8>)
 8003768:	2200      	movs	r2, #0
 800376a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 800376c:	4817      	ldr	r0, [pc, #92]	; (80037cc <HAL_InitTick+0xe8>)
 800376e:	f003 fb89 	bl	8006e84 <HAL_TIM_Base_Init>
 8003772:	4603      	mov	r3, r0
 8003774:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8003778:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800377c:	2b00      	cmp	r3, #0
 800377e:	d11b      	bne.n	80037b8 <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8003780:	4812      	ldr	r0, [pc, #72]	; (80037cc <HAL_InitTick+0xe8>)
 8003782:	f003 fbd7 	bl	8006f34 <HAL_TIM_Base_Start_IT>
 8003786:	4603      	mov	r3, r0
 8003788:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 800378c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003790:	2b00      	cmp	r3, #0
 8003792:	d111      	bne.n	80037b8 <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC1_IRQn);
 8003794:	2036      	movs	r0, #54	; 0x36
 8003796:	f001 f815 	bl	80047c4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	2b0f      	cmp	r3, #15
 800379e:	d808      	bhi.n	80037b2 <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC1_IRQn, TickPriority, 0U);
 80037a0:	2200      	movs	r2, #0
 80037a2:	6879      	ldr	r1, [r7, #4]
 80037a4:	2036      	movs	r0, #54	; 0x36
 80037a6:	f000 fff1 	bl	800478c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80037aa:	4a0a      	ldr	r2, [pc, #40]	; (80037d4 <HAL_InitTick+0xf0>)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	6013      	str	r3, [r2, #0]
 80037b0:	e002      	b.n	80037b8 <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 80037b2:	2301      	movs	r3, #1
 80037b4:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80037b8:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 80037bc:	4618      	mov	r0, r3
 80037be:	3738      	adds	r7, #56	; 0x38
 80037c0:	46bd      	mov	sp, r7
 80037c2:	bd80      	pop	{r7, pc}
 80037c4:	40021000 	.word	0x40021000
 80037c8:	431bde83 	.word	0x431bde83
 80037cc:	20000a94 	.word	0x20000a94
 80037d0:	40001000 	.word	0x40001000
 80037d4:	20000010 	.word	0x20000010

080037d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80037d8:	b480      	push	{r7}
 80037da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80037dc:	e7fe      	b.n	80037dc <NMI_Handler+0x4>

080037de <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80037de:	b480      	push	{r7}
 80037e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80037e2:	e7fe      	b.n	80037e2 <HardFault_Handler+0x4>

080037e4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80037e4:	b480      	push	{r7}
 80037e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80037e8:	e7fe      	b.n	80037e8 <MemManage_Handler+0x4>

080037ea <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80037ea:	b480      	push	{r7}
 80037ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80037ee:	e7fe      	b.n	80037ee <BusFault_Handler+0x4>

080037f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80037f0:	b480      	push	{r7}
 80037f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80037f4:	e7fe      	b.n	80037f4 <UsageFault_Handler+0x4>

080037f6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80037f6:	b480      	push	{r7}
 80037f8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80037fa:	bf00      	nop
 80037fc:	46bd      	mov	sp, r7
 80037fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003802:	4770      	bx	lr

08003804 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003804:	b480      	push	{r7}
 8003806:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003808:	bf00      	nop
 800380a:	46bd      	mov	sp, r7
 800380c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003810:	4770      	bx	lr

08003812 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003812:	b480      	push	{r7}
 8003814:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003816:	bf00      	nop
 8003818:	46bd      	mov	sp, r7
 800381a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800381e:	4770      	bx	lr

08003820 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003820:	b480      	push	{r7}
 8003822:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003824:	bf00      	nop
 8003826:	46bd      	mov	sp, r7
 8003828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382c:	4770      	bx	lr
	...

08003830 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003834:	4802      	ldr	r0, [pc, #8]	; (8003840 <TIM3_IRQHandler+0x10>)
 8003836:	f003 ff85 	bl	8007744 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800383a:	bf00      	nop
 800383c:	bd80      	pop	{r7, pc}
 800383e:	bf00      	nop
 8003840:	20000864 	.word	0x20000864

08003844 <TIM6_DAC1_IRQHandler>:

/**
  * @brief This function handles TIM6 global and DAC1 underrun error interrupts.
  */
void TIM6_DAC1_IRQHandler(void)
{
 8003844:	b580      	push	{r7, lr}
 8003846:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC1_IRQn 0 */

  /* USER CODE END TIM6_DAC1_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003848:	4802      	ldr	r0, [pc, #8]	; (8003854 <TIM6_DAC1_IRQHandler+0x10>)
 800384a:	f003 ff7b 	bl	8007744 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC1_IRQn 1 */

  /* USER CODE END TIM6_DAC1_IRQn 1 */
}
 800384e:	bf00      	nop
 8003850:	bd80      	pop	{r7, pc}
 8003852:	bf00      	nop
 8003854:	20000a94 	.word	0x20000a94

08003858 <TIM7_DAC2_IRQHandler>:

/**
  * @brief This function handles TIM7 global and DAC2 underrun error interrupts.
  */
void TIM7_DAC2_IRQHandler(void)
{
 8003858:	b580      	push	{r7, lr}
 800385a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_DAC2_IRQn 0 */

  /* USER CODE END TIM7_DAC2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 800385c:	4802      	ldr	r0, [pc, #8]	; (8003868 <TIM7_DAC2_IRQHandler+0x10>)
 800385e:	f003 ff71 	bl	8007744 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_DAC2_IRQn 1 */

  /* USER CODE END TIM7_DAC2_IRQn 1 */
}
 8003862:	bf00      	nop
 8003864:	bd80      	pop	{r7, pc}
 8003866:	bf00      	nop
 8003868:	200008b0 	.word	0x200008b0

0800386c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800386c:	b480      	push	{r7}
 800386e:	af00      	add	r7, sp, #0
  return 1;
 8003870:	2301      	movs	r3, #1
}
 8003872:	4618      	mov	r0, r3
 8003874:	46bd      	mov	sp, r7
 8003876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387a:	4770      	bx	lr

0800387c <_kill>:

int _kill(int pid, int sig)
{
 800387c:	b580      	push	{r7, lr}
 800387e:	b082      	sub	sp, #8
 8003880:	af00      	add	r7, sp, #0
 8003882:	6078      	str	r0, [r7, #4]
 8003884:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003886:	f006 fa11 	bl	8009cac <__errno>
 800388a:	4603      	mov	r3, r0
 800388c:	2216      	movs	r2, #22
 800388e:	601a      	str	r2, [r3, #0]
  return -1;
 8003890:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003894:	4618      	mov	r0, r3
 8003896:	3708      	adds	r7, #8
 8003898:	46bd      	mov	sp, r7
 800389a:	bd80      	pop	{r7, pc}

0800389c <_exit>:

void _exit (int status)
{
 800389c:	b580      	push	{r7, lr}
 800389e:	b082      	sub	sp, #8
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80038a4:	f04f 31ff 	mov.w	r1, #4294967295
 80038a8:	6878      	ldr	r0, [r7, #4]
 80038aa:	f7ff ffe7 	bl	800387c <_kill>
  while (1) {}    /* Make sure we hang here */
 80038ae:	e7fe      	b.n	80038ae <_exit+0x12>

080038b0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80038b0:	b580      	push	{r7, lr}
 80038b2:	b086      	sub	sp, #24
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	60f8      	str	r0, [r7, #12]
 80038b8:	60b9      	str	r1, [r7, #8]
 80038ba:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80038bc:	2300      	movs	r3, #0
 80038be:	617b      	str	r3, [r7, #20]
 80038c0:	e00a      	b.n	80038d8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80038c2:	f3af 8000 	nop.w
 80038c6:	4601      	mov	r1, r0
 80038c8:	68bb      	ldr	r3, [r7, #8]
 80038ca:	1c5a      	adds	r2, r3, #1
 80038cc:	60ba      	str	r2, [r7, #8]
 80038ce:	b2ca      	uxtb	r2, r1
 80038d0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80038d2:	697b      	ldr	r3, [r7, #20]
 80038d4:	3301      	adds	r3, #1
 80038d6:	617b      	str	r3, [r7, #20]
 80038d8:	697a      	ldr	r2, [r7, #20]
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	429a      	cmp	r2, r3
 80038de:	dbf0      	blt.n	80038c2 <_read+0x12>
  }

  return len;
 80038e0:	687b      	ldr	r3, [r7, #4]
}
 80038e2:	4618      	mov	r0, r3
 80038e4:	3718      	adds	r7, #24
 80038e6:	46bd      	mov	sp, r7
 80038e8:	bd80      	pop	{r7, pc}

080038ea <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80038ea:	b580      	push	{r7, lr}
 80038ec:	b086      	sub	sp, #24
 80038ee:	af00      	add	r7, sp, #0
 80038f0:	60f8      	str	r0, [r7, #12]
 80038f2:	60b9      	str	r1, [r7, #8]
 80038f4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80038f6:	2300      	movs	r3, #0
 80038f8:	617b      	str	r3, [r7, #20]
 80038fa:	e009      	b.n	8003910 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80038fc:	68bb      	ldr	r3, [r7, #8]
 80038fe:	1c5a      	adds	r2, r3, #1
 8003900:	60ba      	str	r2, [r7, #8]
 8003902:	781b      	ldrb	r3, [r3, #0]
 8003904:	4618      	mov	r0, r3
 8003906:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800390a:	697b      	ldr	r3, [r7, #20]
 800390c:	3301      	adds	r3, #1
 800390e:	617b      	str	r3, [r7, #20]
 8003910:	697a      	ldr	r2, [r7, #20]
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	429a      	cmp	r2, r3
 8003916:	dbf1      	blt.n	80038fc <_write+0x12>
  }
  return len;
 8003918:	687b      	ldr	r3, [r7, #4]
}
 800391a:	4618      	mov	r0, r3
 800391c:	3718      	adds	r7, #24
 800391e:	46bd      	mov	sp, r7
 8003920:	bd80      	pop	{r7, pc}

08003922 <_close>:

int _close(int file)
{
 8003922:	b480      	push	{r7}
 8003924:	b083      	sub	sp, #12
 8003926:	af00      	add	r7, sp, #0
 8003928:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800392a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800392e:	4618      	mov	r0, r3
 8003930:	370c      	adds	r7, #12
 8003932:	46bd      	mov	sp, r7
 8003934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003938:	4770      	bx	lr

0800393a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800393a:	b480      	push	{r7}
 800393c:	b083      	sub	sp, #12
 800393e:	af00      	add	r7, sp, #0
 8003940:	6078      	str	r0, [r7, #4]
 8003942:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003944:	683b      	ldr	r3, [r7, #0]
 8003946:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800394a:	605a      	str	r2, [r3, #4]
  return 0;
 800394c:	2300      	movs	r3, #0
}
 800394e:	4618      	mov	r0, r3
 8003950:	370c      	adds	r7, #12
 8003952:	46bd      	mov	sp, r7
 8003954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003958:	4770      	bx	lr

0800395a <_isatty>:

int _isatty(int file)
{
 800395a:	b480      	push	{r7}
 800395c:	b083      	sub	sp, #12
 800395e:	af00      	add	r7, sp, #0
 8003960:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003962:	2301      	movs	r3, #1
}
 8003964:	4618      	mov	r0, r3
 8003966:	370c      	adds	r7, #12
 8003968:	46bd      	mov	sp, r7
 800396a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396e:	4770      	bx	lr

08003970 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003970:	b480      	push	{r7}
 8003972:	b085      	sub	sp, #20
 8003974:	af00      	add	r7, sp, #0
 8003976:	60f8      	str	r0, [r7, #12]
 8003978:	60b9      	str	r1, [r7, #8]
 800397a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800397c:	2300      	movs	r3, #0
}
 800397e:	4618      	mov	r0, r3
 8003980:	3714      	adds	r7, #20
 8003982:	46bd      	mov	sp, r7
 8003984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003988:	4770      	bx	lr
	...

0800398c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800398c:	b580      	push	{r7, lr}
 800398e:	b086      	sub	sp, #24
 8003990:	af00      	add	r7, sp, #0
 8003992:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003994:	4a14      	ldr	r2, [pc, #80]	; (80039e8 <_sbrk+0x5c>)
 8003996:	4b15      	ldr	r3, [pc, #84]	; (80039ec <_sbrk+0x60>)
 8003998:	1ad3      	subs	r3, r2, r3
 800399a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800399c:	697b      	ldr	r3, [r7, #20]
 800399e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80039a0:	4b13      	ldr	r3, [pc, #76]	; (80039f0 <_sbrk+0x64>)
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d102      	bne.n	80039ae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80039a8:	4b11      	ldr	r3, [pc, #68]	; (80039f0 <_sbrk+0x64>)
 80039aa:	4a12      	ldr	r2, [pc, #72]	; (80039f4 <_sbrk+0x68>)
 80039ac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80039ae:	4b10      	ldr	r3, [pc, #64]	; (80039f0 <_sbrk+0x64>)
 80039b0:	681a      	ldr	r2, [r3, #0]
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	4413      	add	r3, r2
 80039b6:	693a      	ldr	r2, [r7, #16]
 80039b8:	429a      	cmp	r2, r3
 80039ba:	d207      	bcs.n	80039cc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80039bc:	f006 f976 	bl	8009cac <__errno>
 80039c0:	4603      	mov	r3, r0
 80039c2:	220c      	movs	r2, #12
 80039c4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80039c6:	f04f 33ff 	mov.w	r3, #4294967295
 80039ca:	e009      	b.n	80039e0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80039cc:	4b08      	ldr	r3, [pc, #32]	; (80039f0 <_sbrk+0x64>)
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80039d2:	4b07      	ldr	r3, [pc, #28]	; (80039f0 <_sbrk+0x64>)
 80039d4:	681a      	ldr	r2, [r3, #0]
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	4413      	add	r3, r2
 80039da:	4a05      	ldr	r2, [pc, #20]	; (80039f0 <_sbrk+0x64>)
 80039dc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80039de:	68fb      	ldr	r3, [r7, #12]
}
 80039e0:	4618      	mov	r0, r3
 80039e2:	3718      	adds	r7, #24
 80039e4:	46bd      	mov	sp, r7
 80039e6:	bd80      	pop	{r7, pc}
 80039e8:	20003000 	.word	0x20003000
 80039ec:	00000400 	.word	0x00000400
 80039f0:	20000ae0 	.word	0x20000ae0
 80039f4:	20000c40 	.word	0x20000c40

080039f8 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80039f8:	b480      	push	{r7}
 80039fa:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80039fc:	4b06      	ldr	r3, [pc, #24]	; (8003a18 <SystemInit+0x20>)
 80039fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a02:	4a05      	ldr	r2, [pc, #20]	; (8003a18 <SystemInit+0x20>)
 8003a04:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003a08:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */

}
 8003a0c:	bf00      	nop
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a14:	4770      	bx	lr
 8003a16:	bf00      	nop
 8003a18:	e000ed00 	.word	0xe000ed00

08003a1c <Reset_Handler>:
 8003a1c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003a54 <LoopForever+0x2>
 8003a20:	f7ff ffea 	bl	80039f8 <SystemInit>
 8003a24:	480c      	ldr	r0, [pc, #48]	; (8003a58 <LoopForever+0x6>)
 8003a26:	490d      	ldr	r1, [pc, #52]	; (8003a5c <LoopForever+0xa>)
 8003a28:	4a0d      	ldr	r2, [pc, #52]	; (8003a60 <LoopForever+0xe>)
 8003a2a:	2300      	movs	r3, #0
 8003a2c:	e002      	b.n	8003a34 <LoopCopyDataInit>

08003a2e <CopyDataInit>:
 8003a2e:	58d4      	ldr	r4, [r2, r3]
 8003a30:	50c4      	str	r4, [r0, r3]
 8003a32:	3304      	adds	r3, #4

08003a34 <LoopCopyDataInit>:
 8003a34:	18c4      	adds	r4, r0, r3
 8003a36:	428c      	cmp	r4, r1
 8003a38:	d3f9      	bcc.n	8003a2e <CopyDataInit>
 8003a3a:	4a0a      	ldr	r2, [pc, #40]	; (8003a64 <LoopForever+0x12>)
 8003a3c:	4c0a      	ldr	r4, [pc, #40]	; (8003a68 <LoopForever+0x16>)
 8003a3e:	2300      	movs	r3, #0
 8003a40:	e001      	b.n	8003a46 <LoopFillZerobss>

08003a42 <FillZerobss>:
 8003a42:	6013      	str	r3, [r2, #0]
 8003a44:	3204      	adds	r2, #4

08003a46 <LoopFillZerobss>:
 8003a46:	42a2      	cmp	r2, r4
 8003a48:	d3fb      	bcc.n	8003a42 <FillZerobss>
 8003a4a:	f006 f935 	bl	8009cb8 <__libc_init_array>
 8003a4e:	f7fe ff81 	bl	8002954 <main>

08003a52 <LoopForever>:
 8003a52:	e7fe      	b.n	8003a52 <LoopForever>
 8003a54:	20003000 	.word	0x20003000
 8003a58:	20000000 	.word	0x20000000
 8003a5c:	200001e0 	.word	0x200001e0
 8003a60:	0800e004 	.word	0x0800e004
 8003a64:	200001e0 	.word	0x200001e0
 8003a68:	20000c3c 	.word	0x20000c3c

08003a6c <ADC1_2_IRQHandler>:
 8003a6c:	e7fe      	b.n	8003a6c <ADC1_2_IRQHandler>
	...

08003a70 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003a70:	b580      	push	{r7, lr}
 8003a72:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003a74:	4b08      	ldr	r3, [pc, #32]	; (8003a98 <HAL_Init+0x28>)
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	4a07      	ldr	r2, [pc, #28]	; (8003a98 <HAL_Init+0x28>)
 8003a7a:	f043 0310 	orr.w	r3, r3, #16
 8003a7e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003a80:	2003      	movs	r0, #3
 8003a82:	f000 fe78 	bl	8004776 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003a86:	200f      	movs	r0, #15
 8003a88:	f7ff fe2c 	bl	80036e4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003a8c:	f7ff fce8 	bl	8003460 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003a90:	2300      	movs	r3, #0
}
 8003a92:	4618      	mov	r0, r3
 8003a94:	bd80      	pop	{r7, pc}
 8003a96:	bf00      	nop
 8003a98:	40022000 	.word	0x40022000

08003a9c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003a9c:	b480      	push	{r7}
 8003a9e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003aa0:	4b06      	ldr	r3, [pc, #24]	; (8003abc <HAL_IncTick+0x20>)
 8003aa2:	781b      	ldrb	r3, [r3, #0]
 8003aa4:	461a      	mov	r2, r3
 8003aa6:	4b06      	ldr	r3, [pc, #24]	; (8003ac0 <HAL_IncTick+0x24>)
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	4413      	add	r3, r2
 8003aac:	4a04      	ldr	r2, [pc, #16]	; (8003ac0 <HAL_IncTick+0x24>)
 8003aae:	6013      	str	r3, [r2, #0]
}
 8003ab0:	bf00      	nop
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab8:	4770      	bx	lr
 8003aba:	bf00      	nop
 8003abc:	20000014 	.word	0x20000014
 8003ac0:	20000ae4 	.word	0x20000ae4

08003ac4 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003ac4:	b480      	push	{r7}
 8003ac6:	af00      	add	r7, sp, #0
  return uwTick;  
 8003ac8:	4b03      	ldr	r3, [pc, #12]	; (8003ad8 <HAL_GetTick+0x14>)
 8003aca:	681b      	ldr	r3, [r3, #0]
}
 8003acc:	4618      	mov	r0, r3
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad4:	4770      	bx	lr
 8003ad6:	bf00      	nop
 8003ad8:	20000ae4 	.word	0x20000ae4

08003adc <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003adc:	b580      	push	{r7, lr}
 8003ade:	b084      	sub	sp, #16
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003ae4:	f7ff ffee 	bl	8003ac4 <HAL_GetTick>
 8003ae8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003af4:	d005      	beq.n	8003b02 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003af6:	4b0a      	ldr	r3, [pc, #40]	; (8003b20 <HAL_Delay+0x44>)
 8003af8:	781b      	ldrb	r3, [r3, #0]
 8003afa:	461a      	mov	r2, r3
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	4413      	add	r3, r2
 8003b00:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8003b02:	bf00      	nop
 8003b04:	f7ff ffde 	bl	8003ac4 <HAL_GetTick>
 8003b08:	4602      	mov	r2, r0
 8003b0a:	68bb      	ldr	r3, [r7, #8]
 8003b0c:	1ad3      	subs	r3, r2, r3
 8003b0e:	68fa      	ldr	r2, [r7, #12]
 8003b10:	429a      	cmp	r2, r3
 8003b12:	d8f7      	bhi.n	8003b04 <HAL_Delay+0x28>
  {
  }
}
 8003b14:	bf00      	nop
 8003b16:	bf00      	nop
 8003b18:	3710      	adds	r7, #16
 8003b1a:	46bd      	mov	sp, r7
 8003b1c:	bd80      	pop	{r7, pc}
 8003b1e:	bf00      	nop
 8003b20:	20000014 	.word	0x20000014

08003b24 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003b24:	b580      	push	{r7, lr}
 8003b26:	b09a      	sub	sp, #104	; 0x68
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003b2c:	2300      	movs	r3, #0
 8003b2e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8003b32:	2300      	movs	r3, #0
 8003b34:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 8003b36:	2300      	movs	r3, #0
 8003b38:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d101      	bne.n	8003b44 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8003b40:	2301      	movs	r3, #1
 8003b42:	e172      	b.n	8003e2a <HAL_ADC_Init+0x306>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	691b      	ldr	r3, [r3, #16]
 8003b48:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b4e:	f003 0310 	and.w	r3, r3, #16
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d176      	bne.n	8003c44 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d152      	bne.n	8003c04 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	2200      	movs	r2, #0
 8003b62:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	2200      	movs	r2, #0
 8003b68:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2200      	movs	r2, #0
 8003b74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003b78:	6878      	ldr	r0, [r7, #4]
 8003b7a:	f7ff fc95 	bl	80034a8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	689b      	ldr	r3, [r3, #8]
 8003b84:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d13b      	bne.n	8003c04 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8003b8c:	6878      	ldr	r0, [r7, #4]
 8003b8e:	f000 fcdf 	bl	8004550 <ADC_Disable>
 8003b92:	4603      	mov	r3, r0
 8003b94:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b9c:	f003 0310 	and.w	r3, r3, #16
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d12f      	bne.n	8003c04 <HAL_ADC_Init+0xe0>
 8003ba4:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d12b      	bne.n	8003c04 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bb0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003bb4:	f023 0302 	bic.w	r3, r3, #2
 8003bb8:	f043 0202 	orr.w	r2, r3, #2
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	689a      	ldr	r2, [r3, #8]
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003bce:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	689a      	ldr	r2, [r3, #8]
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003bde:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003be0:	4b94      	ldr	r3, [pc, #592]	; (8003e34 <HAL_ADC_Init+0x310>)
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	4a94      	ldr	r2, [pc, #592]	; (8003e38 <HAL_ADC_Init+0x314>)
 8003be6:	fba2 2303 	umull	r2, r3, r2, r3
 8003bea:	0c9a      	lsrs	r2, r3, #18
 8003bec:	4613      	mov	r3, r2
 8003bee:	009b      	lsls	r3, r3, #2
 8003bf0:	4413      	add	r3, r2
 8003bf2:	005b      	lsls	r3, r3, #1
 8003bf4:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003bf6:	e002      	b.n	8003bfe <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8003bf8:	68bb      	ldr	r3, [r7, #8]
 8003bfa:	3b01      	subs	r3, #1
 8003bfc:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003bfe:	68bb      	ldr	r3, [r7, #8]
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d1f9      	bne.n	8003bf8 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	689b      	ldr	r3, [r3, #8]
 8003c0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d007      	beq.n	8003c22 <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	689b      	ldr	r3, [r3, #8]
 8003c18:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8003c1c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003c20:	d110      	bne.n	8003c44 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c26:	f023 0312 	bic.w	r3, r3, #18
 8003c2a:	f043 0210 	orr.w	r2, r3, #16
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c36:	f043 0201 	orr.w	r2, r3, #1
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 8003c3e:	2301      	movs	r3, #1
 8003c40:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c48:	f003 0310 	and.w	r3, r3, #16
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	f040 80df 	bne.w	8003e10 <HAL_ADC_Init+0x2ec>
 8003c52:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	f040 80da 	bne.w	8003e10 <HAL_ADC_Init+0x2ec>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	689b      	ldr	r3, [r3, #8]
 8003c62:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	f040 80d2 	bne.w	8003e10 <HAL_ADC_Init+0x2ec>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c70:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8003c74:	f043 0202 	orr.w	r2, r3, #2
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003c7c:	4b6f      	ldr	r3, [pc, #444]	; (8003e3c <HAL_ADC_Init+0x318>)
 8003c7e:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003c88:	d102      	bne.n	8003c90 <HAL_ADC_Init+0x16c>
 8003c8a:	4b6d      	ldr	r3, [pc, #436]	; (8003e40 <HAL_ADC_Init+0x31c>)
 8003c8c:	60fb      	str	r3, [r7, #12]
 8003c8e:	e002      	b.n	8003c96 <HAL_ADC_Init+0x172>
 8003c90:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003c94:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	689b      	ldr	r3, [r3, #8]
 8003c9c:	f003 0303 	and.w	r3, r3, #3
 8003ca0:	2b01      	cmp	r3, #1
 8003ca2:	d108      	bne.n	8003cb6 <HAL_ADC_Init+0x192>
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f003 0301 	and.w	r3, r3, #1
 8003cae:	2b01      	cmp	r3, #1
 8003cb0:	d101      	bne.n	8003cb6 <HAL_ADC_Init+0x192>
 8003cb2:	2301      	movs	r3, #1
 8003cb4:	e000      	b.n	8003cb8 <HAL_ADC_Init+0x194>
 8003cb6:	2300      	movs	r3, #0
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d11c      	bne.n	8003cf6 <HAL_ADC_Init+0x1d2>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8003cbc:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d010      	beq.n	8003ce4 <HAL_ADC_Init+0x1c0>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	689b      	ldr	r3, [r3, #8]
 8003cc6:	f003 0303 	and.w	r3, r3, #3
 8003cca:	2b01      	cmp	r3, #1
 8003ccc:	d107      	bne.n	8003cde <HAL_ADC_Init+0x1ba>
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f003 0301 	and.w	r3, r3, #1
 8003cd6:	2b01      	cmp	r3, #1
 8003cd8:	d101      	bne.n	8003cde <HAL_ADC_Init+0x1ba>
 8003cda:	2301      	movs	r3, #1
 8003cdc:	e000      	b.n	8003ce0 <HAL_ADC_Init+0x1bc>
 8003cde:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d108      	bne.n	8003cf6 <HAL_ADC_Init+0x1d2>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8003ce4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003ce6:	689b      	ldr	r3, [r3, #8]
 8003ce8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	685b      	ldr	r3, [r3, #4]
 8003cf0:	431a      	orrs	r2, r3
 8003cf2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003cf4:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	7e5b      	ldrb	r3, [r3, #25]
 8003cfa:	035b      	lsls	r3, r3, #13
 8003cfc:	687a      	ldr	r2, [r7, #4]
 8003cfe:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003d00:	2a01      	cmp	r2, #1
 8003d02:	d002      	beq.n	8003d0a <HAL_ADC_Init+0x1e6>
 8003d04:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003d08:	e000      	b.n	8003d0c <HAL_ADC_Init+0x1e8>
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	431a      	orrs	r2, r3
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	68db      	ldr	r3, [r3, #12]
 8003d12:	431a      	orrs	r2, r3
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	689b      	ldr	r3, [r3, #8]
 8003d18:	4313      	orrs	r3, r2
 8003d1a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003d1c:	4313      	orrs	r3, r2
 8003d1e:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003d26:	2b01      	cmp	r3, #1
 8003d28:	d11b      	bne.n	8003d62 <HAL_ADC_Init+0x23e>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	7e5b      	ldrb	r3, [r3, #25]
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d109      	bne.n	8003d46 <HAL_ADC_Init+0x222>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d36:	3b01      	subs	r3, #1
 8003d38:	045a      	lsls	r2, r3, #17
 8003d3a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003d3c:	4313      	orrs	r3, r2
 8003d3e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d42:	663b      	str	r3, [r7, #96]	; 0x60
 8003d44:	e00d      	b.n	8003d62 <HAL_ADC_Init+0x23e>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d4a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8003d4e:	f043 0220 	orr.w	r2, r3, #32
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d5a:	f043 0201 	orr.w	r2, r3, #1
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d66:	2b01      	cmp	r3, #1
 8003d68:	d007      	beq.n	8003d7a <HAL_ADC_Init+0x256>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d72:	4313      	orrs	r3, r2
 8003d74:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003d76:	4313      	orrs	r3, r2
 8003d78:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	689b      	ldr	r3, [r3, #8]
 8003d80:	f003 030c 	and.w	r3, r3, #12
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d114      	bne.n	8003db2 <HAL_ADC_Init+0x28e>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	68db      	ldr	r3, [r3, #12]
 8003d8e:	687a      	ldr	r2, [r7, #4]
 8003d90:	6812      	ldr	r2, [r2, #0]
 8003d92:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003d96:	f023 0302 	bic.w	r3, r3, #2
 8003d9a:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	7e1b      	ldrb	r3, [r3, #24]
 8003da0:	039a      	lsls	r2, r3, #14
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003da8:	005b      	lsls	r3, r3, #1
 8003daa:	4313      	orrs	r3, r2
 8003dac:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003dae:	4313      	orrs	r3, r2
 8003db0:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	68da      	ldr	r2, [r3, #12]
 8003db8:	4b22      	ldr	r3, [pc, #136]	; (8003e44 <HAL_ADC_Init+0x320>)
 8003dba:	4013      	ands	r3, r2
 8003dbc:	687a      	ldr	r2, [r7, #4]
 8003dbe:	6812      	ldr	r2, [r2, #0]
 8003dc0:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8003dc2:	430b      	orrs	r3, r1
 8003dc4:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	691b      	ldr	r3, [r3, #16]
 8003dca:	2b01      	cmp	r3, #1
 8003dcc:	d10c      	bne.n	8003de8 <HAL_ADC_Init+0x2c4>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dd4:	f023 010f 	bic.w	r1, r3, #15
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	69db      	ldr	r3, [r3, #28]
 8003ddc:	1e5a      	subs	r2, r3, #1
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	430a      	orrs	r2, r1
 8003de4:	631a      	str	r2, [r3, #48]	; 0x30
 8003de6:	e007      	b.n	8003df8 <HAL_ADC_Init+0x2d4>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f022 020f 	bic.w	r2, r2, #15
 8003df6:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e02:	f023 0303 	bic.w	r3, r3, #3
 8003e06:	f043 0201 	orr.w	r2, r3, #1
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	641a      	str	r2, [r3, #64]	; 0x40
 8003e0e:	e00a      	b.n	8003e26 <HAL_ADC_Init+0x302>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e14:	f023 0312 	bic.w	r3, r3, #18
 8003e18:	f043 0210 	orr.w	r2, r3, #16
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8003e20:	2301      	movs	r3, #1
 8003e22:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8003e26:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8003e2a:	4618      	mov	r0, r3
 8003e2c:	3768      	adds	r7, #104	; 0x68
 8003e2e:	46bd      	mov	sp, r7
 8003e30:	bd80      	pop	{r7, pc}
 8003e32:	bf00      	nop
 8003e34:	2000000c 	.word	0x2000000c
 8003e38:	431bde83 	.word	0x431bde83
 8003e3c:	50000300 	.word	0x50000300
 8003e40:	50000100 	.word	0x50000100
 8003e44:	fff0c007 	.word	0xfff0c007

08003e48 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003e48:	b480      	push	{r7}
 8003e4a:	b09b      	sub	sp, #108	; 0x6c
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	6078      	str	r0, [r7, #4]
 8003e50:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003e52:	2300      	movs	r3, #0
 8003e54:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8003e58:	2300      	movs	r3, #0
 8003e5a:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e62:	2b01      	cmp	r3, #1
 8003e64:	d101      	bne.n	8003e6a <HAL_ADC_ConfigChannel+0x22>
 8003e66:	2302      	movs	r3, #2
 8003e68:	e2a1      	b.n	80043ae <HAL_ADC_ConfigChannel+0x566>
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	2201      	movs	r2, #1
 8003e6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	689b      	ldr	r3, [r3, #8]
 8003e78:	f003 0304 	and.w	r3, r3, #4
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	f040 8285 	bne.w	800438c <HAL_ADC_ConfigChannel+0x544>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8003e82:	683b      	ldr	r3, [r7, #0]
 8003e84:	685b      	ldr	r3, [r3, #4]
 8003e86:	2b04      	cmp	r3, #4
 8003e88:	d81c      	bhi.n	8003ec4 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003e90:	683b      	ldr	r3, [r7, #0]
 8003e92:	685a      	ldr	r2, [r3, #4]
 8003e94:	4613      	mov	r3, r2
 8003e96:	005b      	lsls	r3, r3, #1
 8003e98:	4413      	add	r3, r2
 8003e9a:	005b      	lsls	r3, r3, #1
 8003e9c:	461a      	mov	r2, r3
 8003e9e:	231f      	movs	r3, #31
 8003ea0:	4093      	lsls	r3, r2
 8003ea2:	43db      	mvns	r3, r3
 8003ea4:	4019      	ands	r1, r3
 8003ea6:	683b      	ldr	r3, [r7, #0]
 8003ea8:	6818      	ldr	r0, [r3, #0]
 8003eaa:	683b      	ldr	r3, [r7, #0]
 8003eac:	685a      	ldr	r2, [r3, #4]
 8003eae:	4613      	mov	r3, r2
 8003eb0:	005b      	lsls	r3, r3, #1
 8003eb2:	4413      	add	r3, r2
 8003eb4:	005b      	lsls	r3, r3, #1
 8003eb6:	fa00 f203 	lsl.w	r2, r0, r3
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	430a      	orrs	r2, r1
 8003ec0:	631a      	str	r2, [r3, #48]	; 0x30
 8003ec2:	e063      	b.n	8003f8c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8003ec4:	683b      	ldr	r3, [r7, #0]
 8003ec6:	685b      	ldr	r3, [r3, #4]
 8003ec8:	2b09      	cmp	r3, #9
 8003eca:	d81e      	bhi.n	8003f0a <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003ed2:	683b      	ldr	r3, [r7, #0]
 8003ed4:	685a      	ldr	r2, [r3, #4]
 8003ed6:	4613      	mov	r3, r2
 8003ed8:	005b      	lsls	r3, r3, #1
 8003eda:	4413      	add	r3, r2
 8003edc:	005b      	lsls	r3, r3, #1
 8003ede:	3b1e      	subs	r3, #30
 8003ee0:	221f      	movs	r2, #31
 8003ee2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ee6:	43db      	mvns	r3, r3
 8003ee8:	4019      	ands	r1, r3
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	6818      	ldr	r0, [r3, #0]
 8003eee:	683b      	ldr	r3, [r7, #0]
 8003ef0:	685a      	ldr	r2, [r3, #4]
 8003ef2:	4613      	mov	r3, r2
 8003ef4:	005b      	lsls	r3, r3, #1
 8003ef6:	4413      	add	r3, r2
 8003ef8:	005b      	lsls	r3, r3, #1
 8003efa:	3b1e      	subs	r3, #30
 8003efc:	fa00 f203 	lsl.w	r2, r0, r3
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	430a      	orrs	r2, r1
 8003f06:	635a      	str	r2, [r3, #52]	; 0x34
 8003f08:	e040      	b.n	8003f8c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8003f0a:	683b      	ldr	r3, [r7, #0]
 8003f0c:	685b      	ldr	r3, [r3, #4]
 8003f0e:	2b0e      	cmp	r3, #14
 8003f10:	d81e      	bhi.n	8003f50 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8003f18:	683b      	ldr	r3, [r7, #0]
 8003f1a:	685a      	ldr	r2, [r3, #4]
 8003f1c:	4613      	mov	r3, r2
 8003f1e:	005b      	lsls	r3, r3, #1
 8003f20:	4413      	add	r3, r2
 8003f22:	005b      	lsls	r3, r3, #1
 8003f24:	3b3c      	subs	r3, #60	; 0x3c
 8003f26:	221f      	movs	r2, #31
 8003f28:	fa02 f303 	lsl.w	r3, r2, r3
 8003f2c:	43db      	mvns	r3, r3
 8003f2e:	4019      	ands	r1, r3
 8003f30:	683b      	ldr	r3, [r7, #0]
 8003f32:	6818      	ldr	r0, [r3, #0]
 8003f34:	683b      	ldr	r3, [r7, #0]
 8003f36:	685a      	ldr	r2, [r3, #4]
 8003f38:	4613      	mov	r3, r2
 8003f3a:	005b      	lsls	r3, r3, #1
 8003f3c:	4413      	add	r3, r2
 8003f3e:	005b      	lsls	r3, r3, #1
 8003f40:	3b3c      	subs	r3, #60	; 0x3c
 8003f42:	fa00 f203 	lsl.w	r2, r0, r3
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	430a      	orrs	r2, r1
 8003f4c:	639a      	str	r2, [r3, #56]	; 0x38
 8003f4e:	e01d      	b.n	8003f8c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8003f56:	683b      	ldr	r3, [r7, #0]
 8003f58:	685a      	ldr	r2, [r3, #4]
 8003f5a:	4613      	mov	r3, r2
 8003f5c:	005b      	lsls	r3, r3, #1
 8003f5e:	4413      	add	r3, r2
 8003f60:	005b      	lsls	r3, r3, #1
 8003f62:	3b5a      	subs	r3, #90	; 0x5a
 8003f64:	221f      	movs	r2, #31
 8003f66:	fa02 f303 	lsl.w	r3, r2, r3
 8003f6a:	43db      	mvns	r3, r3
 8003f6c:	4019      	ands	r1, r3
 8003f6e:	683b      	ldr	r3, [r7, #0]
 8003f70:	6818      	ldr	r0, [r3, #0]
 8003f72:	683b      	ldr	r3, [r7, #0]
 8003f74:	685a      	ldr	r2, [r3, #4]
 8003f76:	4613      	mov	r3, r2
 8003f78:	005b      	lsls	r3, r3, #1
 8003f7a:	4413      	add	r3, r2
 8003f7c:	005b      	lsls	r3, r3, #1
 8003f7e:	3b5a      	subs	r3, #90	; 0x5a
 8003f80:	fa00 f203 	lsl.w	r2, r0, r3
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	430a      	orrs	r2, r1
 8003f8a:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	689b      	ldr	r3, [r3, #8]
 8003f92:	f003 030c 	and.w	r3, r3, #12
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	f040 80e5 	bne.w	8004166 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8003f9c:	683b      	ldr	r3, [r7, #0]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	2b09      	cmp	r3, #9
 8003fa2:	d91c      	bls.n	8003fde <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	6999      	ldr	r1, [r3, #24]
 8003faa:	683b      	ldr	r3, [r7, #0]
 8003fac:	681a      	ldr	r2, [r3, #0]
 8003fae:	4613      	mov	r3, r2
 8003fb0:	005b      	lsls	r3, r3, #1
 8003fb2:	4413      	add	r3, r2
 8003fb4:	3b1e      	subs	r3, #30
 8003fb6:	2207      	movs	r2, #7
 8003fb8:	fa02 f303 	lsl.w	r3, r2, r3
 8003fbc:	43db      	mvns	r3, r3
 8003fbe:	4019      	ands	r1, r3
 8003fc0:	683b      	ldr	r3, [r7, #0]
 8003fc2:	6898      	ldr	r0, [r3, #8]
 8003fc4:	683b      	ldr	r3, [r7, #0]
 8003fc6:	681a      	ldr	r2, [r3, #0]
 8003fc8:	4613      	mov	r3, r2
 8003fca:	005b      	lsls	r3, r3, #1
 8003fcc:	4413      	add	r3, r2
 8003fce:	3b1e      	subs	r3, #30
 8003fd0:	fa00 f203 	lsl.w	r2, r0, r3
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	430a      	orrs	r2, r1
 8003fda:	619a      	str	r2, [r3, #24]
 8003fdc:	e019      	b.n	8004012 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	6959      	ldr	r1, [r3, #20]
 8003fe4:	683b      	ldr	r3, [r7, #0]
 8003fe6:	681a      	ldr	r2, [r3, #0]
 8003fe8:	4613      	mov	r3, r2
 8003fea:	005b      	lsls	r3, r3, #1
 8003fec:	4413      	add	r3, r2
 8003fee:	2207      	movs	r2, #7
 8003ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ff4:	43db      	mvns	r3, r3
 8003ff6:	4019      	ands	r1, r3
 8003ff8:	683b      	ldr	r3, [r7, #0]
 8003ffa:	6898      	ldr	r0, [r3, #8]
 8003ffc:	683b      	ldr	r3, [r7, #0]
 8003ffe:	681a      	ldr	r2, [r3, #0]
 8004000:	4613      	mov	r3, r2
 8004002:	005b      	lsls	r3, r3, #1
 8004004:	4413      	add	r3, r2
 8004006:	fa00 f203 	lsl.w	r2, r0, r3
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	430a      	orrs	r2, r1
 8004010:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8004012:	683b      	ldr	r3, [r7, #0]
 8004014:	695a      	ldr	r2, [r3, #20]
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	68db      	ldr	r3, [r3, #12]
 800401c:	08db      	lsrs	r3, r3, #3
 800401e:	f003 0303 	and.w	r3, r3, #3
 8004022:	005b      	lsls	r3, r3, #1
 8004024:	fa02 f303 	lsl.w	r3, r2, r3
 8004028:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 800402a:	683b      	ldr	r3, [r7, #0]
 800402c:	691b      	ldr	r3, [r3, #16]
 800402e:	3b01      	subs	r3, #1
 8004030:	2b03      	cmp	r3, #3
 8004032:	d84f      	bhi.n	80040d4 <HAL_ADC_ConfigChannel+0x28c>
 8004034:	a201      	add	r2, pc, #4	; (adr r2, 800403c <HAL_ADC_ConfigChannel+0x1f4>)
 8004036:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800403a:	bf00      	nop
 800403c:	0800404d 	.word	0x0800404d
 8004040:	0800406f 	.word	0x0800406f
 8004044:	08004091 	.word	0x08004091
 8004048:	080040b3 	.word	0x080040b3
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004052:	4b9c      	ldr	r3, [pc, #624]	; (80042c4 <HAL_ADC_ConfigChannel+0x47c>)
 8004054:	4013      	ands	r3, r2
 8004056:	683a      	ldr	r2, [r7, #0]
 8004058:	6812      	ldr	r2, [r2, #0]
 800405a:	0691      	lsls	r1, r2, #26
 800405c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800405e:	430a      	orrs	r2, r1
 8004060:	431a      	orrs	r2, r3
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800406a:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800406c:	e07b      	b.n	8004166 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8004074:	4b93      	ldr	r3, [pc, #588]	; (80042c4 <HAL_ADC_ConfigChannel+0x47c>)
 8004076:	4013      	ands	r3, r2
 8004078:	683a      	ldr	r2, [r7, #0]
 800407a:	6812      	ldr	r2, [r2, #0]
 800407c:	0691      	lsls	r1, r2, #26
 800407e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004080:	430a      	orrs	r2, r1
 8004082:	431a      	orrs	r2, r3
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800408c:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800408e:	e06a      	b.n	8004166 <HAL_ADC_ConfigChannel+0x31e>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8004096:	4b8b      	ldr	r3, [pc, #556]	; (80042c4 <HAL_ADC_ConfigChannel+0x47c>)
 8004098:	4013      	ands	r3, r2
 800409a:	683a      	ldr	r2, [r7, #0]
 800409c:	6812      	ldr	r2, [r2, #0]
 800409e:	0691      	lsls	r1, r2, #26
 80040a0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80040a2:	430a      	orrs	r2, r1
 80040a4:	431a      	orrs	r2, r3
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80040ae:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80040b0:	e059      	b.n	8004166 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80040b8:	4b82      	ldr	r3, [pc, #520]	; (80042c4 <HAL_ADC_ConfigChannel+0x47c>)
 80040ba:	4013      	ands	r3, r2
 80040bc:	683a      	ldr	r2, [r7, #0]
 80040be:	6812      	ldr	r2, [r2, #0]
 80040c0:	0691      	lsls	r1, r2, #26
 80040c2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80040c4:	430a      	orrs	r2, r1
 80040c6:	431a      	orrs	r2, r3
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80040d0:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80040d2:	e048      	b.n	8004166 <HAL_ADC_ConfigChannel+0x31e>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80040da:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80040de:	683b      	ldr	r3, [r7, #0]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	069b      	lsls	r3, r3, #26
 80040e4:	429a      	cmp	r2, r3
 80040e6:	d107      	bne.n	80040f8 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80040f6:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80040fe:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004102:	683b      	ldr	r3, [r7, #0]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	069b      	lsls	r3, r3, #26
 8004108:	429a      	cmp	r2, r3
 800410a:	d107      	bne.n	800411c <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800411a:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004122:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004126:	683b      	ldr	r3, [r7, #0]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	069b      	lsls	r3, r3, #26
 800412c:	429a      	cmp	r2, r3
 800412e:	d107      	bne.n	8004140 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800413e:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004146:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800414a:	683b      	ldr	r3, [r7, #0]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	069b      	lsls	r3, r3, #26
 8004150:	429a      	cmp	r2, r3
 8004152:	d107      	bne.n	8004164 <HAL_ADC_ConfigChannel+0x31c>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004162:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8004164:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	689b      	ldr	r3, [r3, #8]
 800416c:	f003 0303 	and.w	r3, r3, #3
 8004170:	2b01      	cmp	r3, #1
 8004172:	d108      	bne.n	8004186 <HAL_ADC_ConfigChannel+0x33e>
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	f003 0301 	and.w	r3, r3, #1
 800417e:	2b01      	cmp	r3, #1
 8004180:	d101      	bne.n	8004186 <HAL_ADC_ConfigChannel+0x33e>
 8004182:	2301      	movs	r3, #1
 8004184:	e000      	b.n	8004188 <HAL_ADC_ConfigChannel+0x340>
 8004186:	2300      	movs	r3, #0
 8004188:	2b00      	cmp	r3, #0
 800418a:	f040 810a 	bne.w	80043a2 <HAL_ADC_ConfigChannel+0x55a>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 800418e:	683b      	ldr	r3, [r7, #0]
 8004190:	68db      	ldr	r3, [r3, #12]
 8004192:	2b01      	cmp	r3, #1
 8004194:	d00f      	beq.n	80041b6 <HAL_ADC_ConfigChannel+0x36e>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 800419e:	683b      	ldr	r3, [r7, #0]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	2201      	movs	r2, #1
 80041a4:	fa02 f303 	lsl.w	r3, r2, r3
 80041a8:	43da      	mvns	r2, r3
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	400a      	ands	r2, r1
 80041b0:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 80041b4:	e049      	b.n	800424a <HAL_ADC_ConfigChannel+0x402>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 80041be:	683b      	ldr	r3, [r7, #0]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	2201      	movs	r2, #1
 80041c4:	409a      	lsls	r2, r3
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	430a      	orrs	r2, r1
 80041cc:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 80041d0:	683b      	ldr	r3, [r7, #0]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	2b09      	cmp	r3, #9
 80041d6:	d91c      	bls.n	8004212 <HAL_ADC_ConfigChannel+0x3ca>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	6999      	ldr	r1, [r3, #24]
 80041de:	683b      	ldr	r3, [r7, #0]
 80041e0:	681a      	ldr	r2, [r3, #0]
 80041e2:	4613      	mov	r3, r2
 80041e4:	005b      	lsls	r3, r3, #1
 80041e6:	4413      	add	r3, r2
 80041e8:	3b1b      	subs	r3, #27
 80041ea:	2207      	movs	r2, #7
 80041ec:	fa02 f303 	lsl.w	r3, r2, r3
 80041f0:	43db      	mvns	r3, r3
 80041f2:	4019      	ands	r1, r3
 80041f4:	683b      	ldr	r3, [r7, #0]
 80041f6:	6898      	ldr	r0, [r3, #8]
 80041f8:	683b      	ldr	r3, [r7, #0]
 80041fa:	681a      	ldr	r2, [r3, #0]
 80041fc:	4613      	mov	r3, r2
 80041fe:	005b      	lsls	r3, r3, #1
 8004200:	4413      	add	r3, r2
 8004202:	3b1b      	subs	r3, #27
 8004204:	fa00 f203 	lsl.w	r2, r0, r3
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	430a      	orrs	r2, r1
 800420e:	619a      	str	r2, [r3, #24]
 8004210:	e01b      	b.n	800424a <HAL_ADC_ConfigChannel+0x402>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	6959      	ldr	r1, [r3, #20]
 8004218:	683b      	ldr	r3, [r7, #0]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	1c5a      	adds	r2, r3, #1
 800421e:	4613      	mov	r3, r2
 8004220:	005b      	lsls	r3, r3, #1
 8004222:	4413      	add	r3, r2
 8004224:	2207      	movs	r2, #7
 8004226:	fa02 f303 	lsl.w	r3, r2, r3
 800422a:	43db      	mvns	r3, r3
 800422c:	4019      	ands	r1, r3
 800422e:	683b      	ldr	r3, [r7, #0]
 8004230:	6898      	ldr	r0, [r3, #8]
 8004232:	683b      	ldr	r3, [r7, #0]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	1c5a      	adds	r2, r3, #1
 8004238:	4613      	mov	r3, r2
 800423a:	005b      	lsls	r3, r3, #1
 800423c:	4413      	add	r3, r2
 800423e:	fa00 f203 	lsl.w	r2, r0, r3
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	430a      	orrs	r2, r1
 8004248:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800424a:	4b1f      	ldr	r3, [pc, #124]	; (80042c8 <HAL_ADC_ConfigChannel+0x480>)
 800424c:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800424e:	683b      	ldr	r3, [r7, #0]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	2b10      	cmp	r3, #16
 8004254:	d105      	bne.n	8004262 <HAL_ADC_ConfigChannel+0x41a>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8004256:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004258:	689b      	ldr	r3, [r3, #8]
 800425a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800425e:	2b00      	cmp	r3, #0
 8004260:	d015      	beq.n	800428e <HAL_ADC_ConfigChannel+0x446>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8004262:	683b      	ldr	r3, [r7, #0]
 8004264:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8004266:	2b11      	cmp	r3, #17
 8004268:	d105      	bne.n	8004276 <HAL_ADC_ConfigChannel+0x42e>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 800426a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800426c:	689b      	ldr	r3, [r3, #8]
 800426e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8004272:	2b00      	cmp	r3, #0
 8004274:	d00b      	beq.n	800428e <HAL_ADC_ConfigChannel+0x446>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8004276:	683b      	ldr	r3, [r7, #0]
 8004278:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 800427a:	2b12      	cmp	r3, #18
 800427c:	f040 8091 	bne.w	80043a2 <HAL_ADC_ConfigChannel+0x55a>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8004280:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004282:	689b      	ldr	r3, [r3, #8]
 8004284:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8004288:	2b00      	cmp	r3, #0
 800428a:	f040 808a 	bne.w	80043a2 <HAL_ADC_ConfigChannel+0x55a>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004296:	d102      	bne.n	800429e <HAL_ADC_ConfigChannel+0x456>
 8004298:	4b0c      	ldr	r3, [pc, #48]	; (80042cc <HAL_ADC_ConfigChannel+0x484>)
 800429a:	60fb      	str	r3, [r7, #12]
 800429c:	e002      	b.n	80042a4 <HAL_ADC_ConfigChannel+0x45c>
 800429e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80042a2:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	689b      	ldr	r3, [r3, #8]
 80042aa:	f003 0303 	and.w	r3, r3, #3
 80042ae:	2b01      	cmp	r3, #1
 80042b0:	d10e      	bne.n	80042d0 <HAL_ADC_ConfigChannel+0x488>
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	f003 0301 	and.w	r3, r3, #1
 80042bc:	2b01      	cmp	r3, #1
 80042be:	d107      	bne.n	80042d0 <HAL_ADC_ConfigChannel+0x488>
 80042c0:	2301      	movs	r3, #1
 80042c2:	e006      	b.n	80042d2 <HAL_ADC_ConfigChannel+0x48a>
 80042c4:	83fff000 	.word	0x83fff000
 80042c8:	50000300 	.word	0x50000300
 80042cc:	50000100 	.word	0x50000100
 80042d0:	2300      	movs	r3, #0
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d150      	bne.n	8004378 <HAL_ADC_ConfigChannel+0x530>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80042d6:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d010      	beq.n	80042fe <HAL_ADC_ConfigChannel+0x4b6>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	689b      	ldr	r3, [r3, #8]
 80042e0:	f003 0303 	and.w	r3, r3, #3
 80042e4:	2b01      	cmp	r3, #1
 80042e6:	d107      	bne.n	80042f8 <HAL_ADC_ConfigChannel+0x4b0>
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f003 0301 	and.w	r3, r3, #1
 80042f0:	2b01      	cmp	r3, #1
 80042f2:	d101      	bne.n	80042f8 <HAL_ADC_ConfigChannel+0x4b0>
 80042f4:	2301      	movs	r3, #1
 80042f6:	e000      	b.n	80042fa <HAL_ADC_ConfigChannel+0x4b2>
 80042f8:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d13c      	bne.n	8004378 <HAL_ADC_ConfigChannel+0x530>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80042fe:	683b      	ldr	r3, [r7, #0]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	2b10      	cmp	r3, #16
 8004304:	d11d      	bne.n	8004342 <HAL_ADC_ConfigChannel+0x4fa>
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800430e:	d118      	bne.n	8004342 <HAL_ADC_ConfigChannel+0x4fa>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8004310:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004312:	689b      	ldr	r3, [r3, #8]
 8004314:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8004318:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800431a:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800431c:	4b27      	ldr	r3, [pc, #156]	; (80043bc <HAL_ADC_ConfigChannel+0x574>)
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	4a27      	ldr	r2, [pc, #156]	; (80043c0 <HAL_ADC_ConfigChannel+0x578>)
 8004322:	fba2 2303 	umull	r2, r3, r2, r3
 8004326:	0c9a      	lsrs	r2, r3, #18
 8004328:	4613      	mov	r3, r2
 800432a:	009b      	lsls	r3, r3, #2
 800432c:	4413      	add	r3, r2
 800432e:	005b      	lsls	r3, r3, #1
 8004330:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8004332:	e002      	b.n	800433a <HAL_ADC_ConfigChannel+0x4f2>
          {
            wait_loop_index--;
 8004334:	68bb      	ldr	r3, [r7, #8]
 8004336:	3b01      	subs	r3, #1
 8004338:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800433a:	68bb      	ldr	r3, [r7, #8]
 800433c:	2b00      	cmp	r3, #0
 800433e:	d1f9      	bne.n	8004334 <HAL_ADC_ConfigChannel+0x4ec>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8004340:	e02e      	b.n	80043a0 <HAL_ADC_ConfigChannel+0x558>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8004342:	683b      	ldr	r3, [r7, #0]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	2b11      	cmp	r3, #17
 8004348:	d10b      	bne.n	8004362 <HAL_ADC_ConfigChannel+0x51a>
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004352:	d106      	bne.n	8004362 <HAL_ADC_ConfigChannel+0x51a>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8004354:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004356:	689b      	ldr	r3, [r3, #8]
 8004358:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 800435c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800435e:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8004360:	e01e      	b.n	80043a0 <HAL_ADC_ConfigChannel+0x558>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8004362:	683b      	ldr	r3, [r7, #0]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	2b12      	cmp	r3, #18
 8004368:	d11a      	bne.n	80043a0 <HAL_ADC_ConfigChannel+0x558>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 800436a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800436c:	689b      	ldr	r3, [r3, #8]
 800436e:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8004372:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004374:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8004376:	e013      	b.n	80043a0 <HAL_ADC_ConfigChannel+0x558>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800437c:	f043 0220 	orr.w	r2, r3, #32
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8004384:	2301      	movs	r3, #1
 8004386:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800438a:	e00a      	b.n	80043a2 <HAL_ADC_ConfigChannel+0x55a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004390:	f043 0220 	orr.w	r2, r3, #32
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8004398:	2301      	movs	r3, #1
 800439a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800439e:	e000      	b.n	80043a2 <HAL_ADC_ConfigChannel+0x55a>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80043a0:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	2200      	movs	r2, #0
 80043a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80043aa:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 80043ae:	4618      	mov	r0, r3
 80043b0:	376c      	adds	r7, #108	; 0x6c
 80043b2:	46bd      	mov	sp, r7
 80043b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b8:	4770      	bx	lr
 80043ba:	bf00      	nop
 80043bc:	2000000c 	.word	0x2000000c
 80043c0:	431bde83 	.word	0x431bde83

080043c4 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 80043c4:	b480      	push	{r7}
 80043c6:	b099      	sub	sp, #100	; 0x64
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	6078      	str	r0, [r7, #4]
 80043cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80043ce:	2300      	movs	r3, #0
 80043d0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80043dc:	d102      	bne.n	80043e4 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 80043de:	4b5a      	ldr	r3, [pc, #360]	; (8004548 <HAL_ADCEx_MultiModeConfigChannel+0x184>)
 80043e0:	60bb      	str	r3, [r7, #8]
 80043e2:	e002      	b.n	80043ea <HAL_ADCEx_MultiModeConfigChannel+0x26>
 80043e4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80043e8:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 80043ea:	68bb      	ldr	r3, [r7, #8]
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d101      	bne.n	80043f4 <HAL_ADCEx_MultiModeConfigChannel+0x30>
  {
    /* Return function status */
    return HAL_ERROR;
 80043f0:	2301      	movs	r3, #1
 80043f2:	e0a2      	b.n	800453a <HAL_ADCEx_MultiModeConfigChannel+0x176>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80043fa:	2b01      	cmp	r3, #1
 80043fc:	d101      	bne.n	8004402 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80043fe:	2302      	movs	r3, #2
 8004400:	e09b      	b.n	800453a <HAL_ADCEx_MultiModeConfigChannel+0x176>
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	2201      	movs	r2, #1
 8004406:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	689b      	ldr	r3, [r3, #8]
 8004410:	f003 0304 	and.w	r3, r3, #4
 8004414:	2b00      	cmp	r3, #0
 8004416:	d17f      	bne.n	8004518 <HAL_ADCEx_MultiModeConfigChannel+0x154>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8004418:	68bb      	ldr	r3, [r7, #8]
 800441a:	689b      	ldr	r3, [r3, #8]
 800441c:	f003 0304 	and.w	r3, r3, #4
 8004420:	2b00      	cmp	r3, #0
 8004422:	d179      	bne.n	8004518 <HAL_ADCEx_MultiModeConfigChannel+0x154>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004424:	4b49      	ldr	r3, [pc, #292]	; (800454c <HAL_ADCEx_MultiModeConfigChannel+0x188>)
 8004426:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8004428:	683b      	ldr	r3, [r7, #0]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	2b00      	cmp	r3, #0
 800442e:	d040      	beq.n	80044b2 <HAL_ADCEx_MultiModeConfigChannel+0xee>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8004430:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004432:	689b      	ldr	r3, [r3, #8]
 8004434:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004438:	683b      	ldr	r3, [r7, #0]
 800443a:	6859      	ldr	r1, [r3, #4]
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004442:	035b      	lsls	r3, r3, #13
 8004444:	430b      	orrs	r3, r1
 8004446:	431a      	orrs	r2, r3
 8004448:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800444a:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	689b      	ldr	r3, [r3, #8]
 8004452:	f003 0303 	and.w	r3, r3, #3
 8004456:	2b01      	cmp	r3, #1
 8004458:	d108      	bne.n	800446c <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f003 0301 	and.w	r3, r3, #1
 8004464:	2b01      	cmp	r3, #1
 8004466:	d101      	bne.n	800446c <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8004468:	2301      	movs	r3, #1
 800446a:	e000      	b.n	800446e <HAL_ADCEx_MultiModeConfigChannel+0xaa>
 800446c:	2300      	movs	r3, #0
 800446e:	2b00      	cmp	r3, #0
 8004470:	d15c      	bne.n	800452c <HAL_ADCEx_MultiModeConfigChannel+0x168>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8004472:	68bb      	ldr	r3, [r7, #8]
 8004474:	689b      	ldr	r3, [r3, #8]
 8004476:	f003 0303 	and.w	r3, r3, #3
 800447a:	2b01      	cmp	r3, #1
 800447c:	d107      	bne.n	800448e <HAL_ADCEx_MultiModeConfigChannel+0xca>
 800447e:	68bb      	ldr	r3, [r7, #8]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f003 0301 	and.w	r3, r3, #1
 8004486:	2b01      	cmp	r3, #1
 8004488:	d101      	bne.n	800448e <HAL_ADCEx_MultiModeConfigChannel+0xca>
 800448a:	2301      	movs	r3, #1
 800448c:	e000      	b.n	8004490 <HAL_ADCEx_MultiModeConfigChannel+0xcc>
 800448e:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8004490:	2b00      	cmp	r3, #0
 8004492:	d14b      	bne.n	800452c <HAL_ADCEx_MultiModeConfigChannel+0x168>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8004494:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004496:	689b      	ldr	r3, [r3, #8]
 8004498:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800449c:	f023 030f 	bic.w	r3, r3, #15
 80044a0:	683a      	ldr	r2, [r7, #0]
 80044a2:	6811      	ldr	r1, [r2, #0]
 80044a4:	683a      	ldr	r2, [r7, #0]
 80044a6:	6892      	ldr	r2, [r2, #8]
 80044a8:	430a      	orrs	r2, r1
 80044aa:	431a      	orrs	r2, r3
 80044ac:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80044ae:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80044b0:	e03c      	b.n	800452c <HAL_ADCEx_MultiModeConfigChannel+0x168>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80044b2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80044b4:	689b      	ldr	r3, [r3, #8]
 80044b6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80044ba:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80044bc:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	689b      	ldr	r3, [r3, #8]
 80044c4:	f003 0303 	and.w	r3, r3, #3
 80044c8:	2b01      	cmp	r3, #1
 80044ca:	d108      	bne.n	80044de <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f003 0301 	and.w	r3, r3, #1
 80044d6:	2b01      	cmp	r3, #1
 80044d8:	d101      	bne.n	80044de <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 80044da:	2301      	movs	r3, #1
 80044dc:	e000      	b.n	80044e0 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
 80044de:	2300      	movs	r3, #0
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d123      	bne.n	800452c <HAL_ADCEx_MultiModeConfigChannel+0x168>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80044e4:	68bb      	ldr	r3, [r7, #8]
 80044e6:	689b      	ldr	r3, [r3, #8]
 80044e8:	f003 0303 	and.w	r3, r3, #3
 80044ec:	2b01      	cmp	r3, #1
 80044ee:	d107      	bne.n	8004500 <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 80044f0:	68bb      	ldr	r3, [r7, #8]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f003 0301 	and.w	r3, r3, #1
 80044f8:	2b01      	cmp	r3, #1
 80044fa:	d101      	bne.n	8004500 <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 80044fc:	2301      	movs	r3, #1
 80044fe:	e000      	b.n	8004502 <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8004500:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8004502:	2b00      	cmp	r3, #0
 8004504:	d112      	bne.n	800452c <HAL_ADCEx_MultiModeConfigChannel+0x168>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8004506:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004508:	689b      	ldr	r3, [r3, #8]
 800450a:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800450e:	f023 030f 	bic.w	r3, r3, #15
 8004512:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004514:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8004516:	e009      	b.n	800452c <HAL_ADCEx_MultiModeConfigChannel+0x168>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800451c:	f043 0220 	orr.w	r2, r3, #32
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8004524:	2301      	movs	r3, #1
 8004526:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800452a:	e000      	b.n	800452e <HAL_ADCEx_MultiModeConfigChannel+0x16a>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 800452c:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	2200      	movs	r2, #0
 8004532:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8004536:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 800453a:	4618      	mov	r0, r3
 800453c:	3764      	adds	r7, #100	; 0x64
 800453e:	46bd      	mov	sp, r7
 8004540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004544:	4770      	bx	lr
 8004546:	bf00      	nop
 8004548:	50000100 	.word	0x50000100
 800454c:	50000300 	.word	0x50000300

08004550 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8004550:	b580      	push	{r7, lr}
 8004552:	b084      	sub	sp, #16
 8004554:	af00      	add	r7, sp, #0
 8004556:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004558:	2300      	movs	r3, #0
 800455a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	689b      	ldr	r3, [r3, #8]
 8004562:	f003 0303 	and.w	r3, r3, #3
 8004566:	2b01      	cmp	r3, #1
 8004568:	d108      	bne.n	800457c <ADC_Disable+0x2c>
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f003 0301 	and.w	r3, r3, #1
 8004574:	2b01      	cmp	r3, #1
 8004576:	d101      	bne.n	800457c <ADC_Disable+0x2c>
 8004578:	2301      	movs	r3, #1
 800457a:	e000      	b.n	800457e <ADC_Disable+0x2e>
 800457c:	2300      	movs	r3, #0
 800457e:	2b00      	cmp	r3, #0
 8004580:	d047      	beq.n	8004612 <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	689b      	ldr	r3, [r3, #8]
 8004588:	f003 030d 	and.w	r3, r3, #13
 800458c:	2b01      	cmp	r3, #1
 800458e:	d10f      	bne.n	80045b0 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	689a      	ldr	r2, [r3, #8]
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f042 0202 	orr.w	r2, r2, #2
 800459e:	609a      	str	r2, [r3, #8]
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	2203      	movs	r2, #3
 80045a6:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 80045a8:	f7ff fa8c 	bl	8003ac4 <HAL_GetTick>
 80045ac:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80045ae:	e029      	b.n	8004604 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045b4:	f043 0210 	orr.w	r2, r3, #16
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045c0:	f043 0201 	orr.w	r2, r3, #1
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 80045c8:	2301      	movs	r3, #1
 80045ca:	e023      	b.n	8004614 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80045cc:	f7ff fa7a 	bl	8003ac4 <HAL_GetTick>
 80045d0:	4602      	mov	r2, r0
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	1ad3      	subs	r3, r2, r3
 80045d6:	2b02      	cmp	r3, #2
 80045d8:	d914      	bls.n	8004604 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	689b      	ldr	r3, [r3, #8]
 80045e0:	f003 0301 	and.w	r3, r3, #1
 80045e4:	2b01      	cmp	r3, #1
 80045e6:	d10d      	bne.n	8004604 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045ec:	f043 0210 	orr.w	r2, r3, #16
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045f8:	f043 0201 	orr.w	r2, r3, #1
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8004600:	2301      	movs	r3, #1
 8004602:	e007      	b.n	8004614 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	689b      	ldr	r3, [r3, #8]
 800460a:	f003 0301 	and.w	r3, r3, #1
 800460e:	2b01      	cmp	r3, #1
 8004610:	d0dc      	beq.n	80045cc <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8004612:	2300      	movs	r3, #0
}
 8004614:	4618      	mov	r0, r3
 8004616:	3710      	adds	r7, #16
 8004618:	46bd      	mov	sp, r7
 800461a:	bd80      	pop	{r7, pc}

0800461c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800461c:	b480      	push	{r7}
 800461e:	b085      	sub	sp, #20
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	f003 0307 	and.w	r3, r3, #7
 800462a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800462c:	4b0c      	ldr	r3, [pc, #48]	; (8004660 <__NVIC_SetPriorityGrouping+0x44>)
 800462e:	68db      	ldr	r3, [r3, #12]
 8004630:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004632:	68ba      	ldr	r2, [r7, #8]
 8004634:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004638:	4013      	ands	r3, r2
 800463a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004640:	68bb      	ldr	r3, [r7, #8]
 8004642:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004644:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004648:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800464c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800464e:	4a04      	ldr	r2, [pc, #16]	; (8004660 <__NVIC_SetPriorityGrouping+0x44>)
 8004650:	68bb      	ldr	r3, [r7, #8]
 8004652:	60d3      	str	r3, [r2, #12]
}
 8004654:	bf00      	nop
 8004656:	3714      	adds	r7, #20
 8004658:	46bd      	mov	sp, r7
 800465a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465e:	4770      	bx	lr
 8004660:	e000ed00 	.word	0xe000ed00

08004664 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004664:	b480      	push	{r7}
 8004666:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004668:	4b04      	ldr	r3, [pc, #16]	; (800467c <__NVIC_GetPriorityGrouping+0x18>)
 800466a:	68db      	ldr	r3, [r3, #12]
 800466c:	0a1b      	lsrs	r3, r3, #8
 800466e:	f003 0307 	and.w	r3, r3, #7
}
 8004672:	4618      	mov	r0, r3
 8004674:	46bd      	mov	sp, r7
 8004676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467a:	4770      	bx	lr
 800467c:	e000ed00 	.word	0xe000ed00

08004680 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004680:	b480      	push	{r7}
 8004682:	b083      	sub	sp, #12
 8004684:	af00      	add	r7, sp, #0
 8004686:	4603      	mov	r3, r0
 8004688:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800468a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800468e:	2b00      	cmp	r3, #0
 8004690:	db0b      	blt.n	80046aa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004692:	79fb      	ldrb	r3, [r7, #7]
 8004694:	f003 021f 	and.w	r2, r3, #31
 8004698:	4907      	ldr	r1, [pc, #28]	; (80046b8 <__NVIC_EnableIRQ+0x38>)
 800469a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800469e:	095b      	lsrs	r3, r3, #5
 80046a0:	2001      	movs	r0, #1
 80046a2:	fa00 f202 	lsl.w	r2, r0, r2
 80046a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80046aa:	bf00      	nop
 80046ac:	370c      	adds	r7, #12
 80046ae:	46bd      	mov	sp, r7
 80046b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b4:	4770      	bx	lr
 80046b6:	bf00      	nop
 80046b8:	e000e100 	.word	0xe000e100

080046bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80046bc:	b480      	push	{r7}
 80046be:	b083      	sub	sp, #12
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	4603      	mov	r3, r0
 80046c4:	6039      	str	r1, [r7, #0]
 80046c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80046c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	db0a      	blt.n	80046e6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80046d0:	683b      	ldr	r3, [r7, #0]
 80046d2:	b2da      	uxtb	r2, r3
 80046d4:	490c      	ldr	r1, [pc, #48]	; (8004708 <__NVIC_SetPriority+0x4c>)
 80046d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046da:	0112      	lsls	r2, r2, #4
 80046dc:	b2d2      	uxtb	r2, r2
 80046de:	440b      	add	r3, r1
 80046e0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80046e4:	e00a      	b.n	80046fc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80046e6:	683b      	ldr	r3, [r7, #0]
 80046e8:	b2da      	uxtb	r2, r3
 80046ea:	4908      	ldr	r1, [pc, #32]	; (800470c <__NVIC_SetPriority+0x50>)
 80046ec:	79fb      	ldrb	r3, [r7, #7]
 80046ee:	f003 030f 	and.w	r3, r3, #15
 80046f2:	3b04      	subs	r3, #4
 80046f4:	0112      	lsls	r2, r2, #4
 80046f6:	b2d2      	uxtb	r2, r2
 80046f8:	440b      	add	r3, r1
 80046fa:	761a      	strb	r2, [r3, #24]
}
 80046fc:	bf00      	nop
 80046fe:	370c      	adds	r7, #12
 8004700:	46bd      	mov	sp, r7
 8004702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004706:	4770      	bx	lr
 8004708:	e000e100 	.word	0xe000e100
 800470c:	e000ed00 	.word	0xe000ed00

08004710 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004710:	b480      	push	{r7}
 8004712:	b089      	sub	sp, #36	; 0x24
 8004714:	af00      	add	r7, sp, #0
 8004716:	60f8      	str	r0, [r7, #12]
 8004718:	60b9      	str	r1, [r7, #8]
 800471a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	f003 0307 	and.w	r3, r3, #7
 8004722:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004724:	69fb      	ldr	r3, [r7, #28]
 8004726:	f1c3 0307 	rsb	r3, r3, #7
 800472a:	2b04      	cmp	r3, #4
 800472c:	bf28      	it	cs
 800472e:	2304      	movcs	r3, #4
 8004730:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004732:	69fb      	ldr	r3, [r7, #28]
 8004734:	3304      	adds	r3, #4
 8004736:	2b06      	cmp	r3, #6
 8004738:	d902      	bls.n	8004740 <NVIC_EncodePriority+0x30>
 800473a:	69fb      	ldr	r3, [r7, #28]
 800473c:	3b03      	subs	r3, #3
 800473e:	e000      	b.n	8004742 <NVIC_EncodePriority+0x32>
 8004740:	2300      	movs	r3, #0
 8004742:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004744:	f04f 32ff 	mov.w	r2, #4294967295
 8004748:	69bb      	ldr	r3, [r7, #24]
 800474a:	fa02 f303 	lsl.w	r3, r2, r3
 800474e:	43da      	mvns	r2, r3
 8004750:	68bb      	ldr	r3, [r7, #8]
 8004752:	401a      	ands	r2, r3
 8004754:	697b      	ldr	r3, [r7, #20]
 8004756:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004758:	f04f 31ff 	mov.w	r1, #4294967295
 800475c:	697b      	ldr	r3, [r7, #20]
 800475e:	fa01 f303 	lsl.w	r3, r1, r3
 8004762:	43d9      	mvns	r1, r3
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004768:	4313      	orrs	r3, r2
         );
}
 800476a:	4618      	mov	r0, r3
 800476c:	3724      	adds	r7, #36	; 0x24
 800476e:	46bd      	mov	sp, r7
 8004770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004774:	4770      	bx	lr

08004776 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004776:	b580      	push	{r7, lr}
 8004778:	b082      	sub	sp, #8
 800477a:	af00      	add	r7, sp, #0
 800477c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800477e:	6878      	ldr	r0, [r7, #4]
 8004780:	f7ff ff4c 	bl	800461c <__NVIC_SetPriorityGrouping>
}
 8004784:	bf00      	nop
 8004786:	3708      	adds	r7, #8
 8004788:	46bd      	mov	sp, r7
 800478a:	bd80      	pop	{r7, pc}

0800478c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800478c:	b580      	push	{r7, lr}
 800478e:	b086      	sub	sp, #24
 8004790:	af00      	add	r7, sp, #0
 8004792:	4603      	mov	r3, r0
 8004794:	60b9      	str	r1, [r7, #8]
 8004796:	607a      	str	r2, [r7, #4]
 8004798:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800479a:	2300      	movs	r3, #0
 800479c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800479e:	f7ff ff61 	bl	8004664 <__NVIC_GetPriorityGrouping>
 80047a2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80047a4:	687a      	ldr	r2, [r7, #4]
 80047a6:	68b9      	ldr	r1, [r7, #8]
 80047a8:	6978      	ldr	r0, [r7, #20]
 80047aa:	f7ff ffb1 	bl	8004710 <NVIC_EncodePriority>
 80047ae:	4602      	mov	r2, r0
 80047b0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80047b4:	4611      	mov	r1, r2
 80047b6:	4618      	mov	r0, r3
 80047b8:	f7ff ff80 	bl	80046bc <__NVIC_SetPriority>
}
 80047bc:	bf00      	nop
 80047be:	3718      	adds	r7, #24
 80047c0:	46bd      	mov	sp, r7
 80047c2:	bd80      	pop	{r7, pc}

080047c4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80047c4:	b580      	push	{r7, lr}
 80047c6:	b082      	sub	sp, #8
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	4603      	mov	r3, r0
 80047cc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80047ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80047d2:	4618      	mov	r0, r3
 80047d4:	f7ff ff54 	bl	8004680 <__NVIC_EnableIRQ>
}
 80047d8:	bf00      	nop
 80047da:	3708      	adds	r7, #8
 80047dc:	46bd      	mov	sp, r7
 80047de:	bd80      	pop	{r7, pc}

080047e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80047e0:	b480      	push	{r7}
 80047e2:	b087      	sub	sp, #28
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	6078      	str	r0, [r7, #4]
 80047e8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80047ea:	2300      	movs	r3, #0
 80047ec:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80047ee:	e14e      	b.n	8004a8e <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80047f0:	683b      	ldr	r3, [r7, #0]
 80047f2:	681a      	ldr	r2, [r3, #0]
 80047f4:	2101      	movs	r1, #1
 80047f6:	697b      	ldr	r3, [r7, #20]
 80047f8:	fa01 f303 	lsl.w	r3, r1, r3
 80047fc:	4013      	ands	r3, r2
 80047fe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	2b00      	cmp	r3, #0
 8004804:	f000 8140 	beq.w	8004a88 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004808:	683b      	ldr	r3, [r7, #0]
 800480a:	685b      	ldr	r3, [r3, #4]
 800480c:	f003 0303 	and.w	r3, r3, #3
 8004810:	2b01      	cmp	r3, #1
 8004812:	d005      	beq.n	8004820 <HAL_GPIO_Init+0x40>
 8004814:	683b      	ldr	r3, [r7, #0]
 8004816:	685b      	ldr	r3, [r3, #4]
 8004818:	f003 0303 	and.w	r3, r3, #3
 800481c:	2b02      	cmp	r3, #2
 800481e:	d130      	bne.n	8004882 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	689b      	ldr	r3, [r3, #8]
 8004824:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8004826:	697b      	ldr	r3, [r7, #20]
 8004828:	005b      	lsls	r3, r3, #1
 800482a:	2203      	movs	r2, #3
 800482c:	fa02 f303 	lsl.w	r3, r2, r3
 8004830:	43db      	mvns	r3, r3
 8004832:	693a      	ldr	r2, [r7, #16]
 8004834:	4013      	ands	r3, r2
 8004836:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004838:	683b      	ldr	r3, [r7, #0]
 800483a:	68da      	ldr	r2, [r3, #12]
 800483c:	697b      	ldr	r3, [r7, #20]
 800483e:	005b      	lsls	r3, r3, #1
 8004840:	fa02 f303 	lsl.w	r3, r2, r3
 8004844:	693a      	ldr	r2, [r7, #16]
 8004846:	4313      	orrs	r3, r2
 8004848:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	693a      	ldr	r2, [r7, #16]
 800484e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	685b      	ldr	r3, [r3, #4]
 8004854:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004856:	2201      	movs	r2, #1
 8004858:	697b      	ldr	r3, [r7, #20]
 800485a:	fa02 f303 	lsl.w	r3, r2, r3
 800485e:	43db      	mvns	r3, r3
 8004860:	693a      	ldr	r2, [r7, #16]
 8004862:	4013      	ands	r3, r2
 8004864:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	685b      	ldr	r3, [r3, #4]
 800486a:	091b      	lsrs	r3, r3, #4
 800486c:	f003 0201 	and.w	r2, r3, #1
 8004870:	697b      	ldr	r3, [r7, #20]
 8004872:	fa02 f303 	lsl.w	r3, r2, r3
 8004876:	693a      	ldr	r2, [r7, #16]
 8004878:	4313      	orrs	r3, r2
 800487a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	693a      	ldr	r2, [r7, #16]
 8004880:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004882:	683b      	ldr	r3, [r7, #0]
 8004884:	685b      	ldr	r3, [r3, #4]
 8004886:	f003 0303 	and.w	r3, r3, #3
 800488a:	2b03      	cmp	r3, #3
 800488c:	d017      	beq.n	80048be <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	68db      	ldr	r3, [r3, #12]
 8004892:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8004894:	697b      	ldr	r3, [r7, #20]
 8004896:	005b      	lsls	r3, r3, #1
 8004898:	2203      	movs	r2, #3
 800489a:	fa02 f303 	lsl.w	r3, r2, r3
 800489e:	43db      	mvns	r3, r3
 80048a0:	693a      	ldr	r2, [r7, #16]
 80048a2:	4013      	ands	r3, r2
 80048a4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80048a6:	683b      	ldr	r3, [r7, #0]
 80048a8:	689a      	ldr	r2, [r3, #8]
 80048aa:	697b      	ldr	r3, [r7, #20]
 80048ac:	005b      	lsls	r3, r3, #1
 80048ae:	fa02 f303 	lsl.w	r3, r2, r3
 80048b2:	693a      	ldr	r2, [r7, #16]
 80048b4:	4313      	orrs	r3, r2
 80048b6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	693a      	ldr	r2, [r7, #16]
 80048bc:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80048be:	683b      	ldr	r3, [r7, #0]
 80048c0:	685b      	ldr	r3, [r3, #4]
 80048c2:	f003 0303 	and.w	r3, r3, #3
 80048c6:	2b02      	cmp	r3, #2
 80048c8:	d123      	bne.n	8004912 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80048ca:	697b      	ldr	r3, [r7, #20]
 80048cc:	08da      	lsrs	r2, r3, #3
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	3208      	adds	r2, #8
 80048d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80048d6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80048d8:	697b      	ldr	r3, [r7, #20]
 80048da:	f003 0307 	and.w	r3, r3, #7
 80048de:	009b      	lsls	r3, r3, #2
 80048e0:	220f      	movs	r2, #15
 80048e2:	fa02 f303 	lsl.w	r3, r2, r3
 80048e6:	43db      	mvns	r3, r3
 80048e8:	693a      	ldr	r2, [r7, #16]
 80048ea:	4013      	ands	r3, r2
 80048ec:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80048ee:	683b      	ldr	r3, [r7, #0]
 80048f0:	691a      	ldr	r2, [r3, #16]
 80048f2:	697b      	ldr	r3, [r7, #20]
 80048f4:	f003 0307 	and.w	r3, r3, #7
 80048f8:	009b      	lsls	r3, r3, #2
 80048fa:	fa02 f303 	lsl.w	r3, r2, r3
 80048fe:	693a      	ldr	r2, [r7, #16]
 8004900:	4313      	orrs	r3, r2
 8004902:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004904:	697b      	ldr	r3, [r7, #20]
 8004906:	08da      	lsrs	r2, r3, #3
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	3208      	adds	r2, #8
 800490c:	6939      	ldr	r1, [r7, #16]
 800490e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8004918:	697b      	ldr	r3, [r7, #20]
 800491a:	005b      	lsls	r3, r3, #1
 800491c:	2203      	movs	r2, #3
 800491e:	fa02 f303 	lsl.w	r3, r2, r3
 8004922:	43db      	mvns	r3, r3
 8004924:	693a      	ldr	r2, [r7, #16]
 8004926:	4013      	ands	r3, r2
 8004928:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800492a:	683b      	ldr	r3, [r7, #0]
 800492c:	685b      	ldr	r3, [r3, #4]
 800492e:	f003 0203 	and.w	r2, r3, #3
 8004932:	697b      	ldr	r3, [r7, #20]
 8004934:	005b      	lsls	r3, r3, #1
 8004936:	fa02 f303 	lsl.w	r3, r2, r3
 800493a:	693a      	ldr	r2, [r7, #16]
 800493c:	4313      	orrs	r3, r2
 800493e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	693a      	ldr	r2, [r7, #16]
 8004944:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004946:	683b      	ldr	r3, [r7, #0]
 8004948:	685b      	ldr	r3, [r3, #4]
 800494a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800494e:	2b00      	cmp	r3, #0
 8004950:	f000 809a 	beq.w	8004a88 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004954:	4b55      	ldr	r3, [pc, #340]	; (8004aac <HAL_GPIO_Init+0x2cc>)
 8004956:	699b      	ldr	r3, [r3, #24]
 8004958:	4a54      	ldr	r2, [pc, #336]	; (8004aac <HAL_GPIO_Init+0x2cc>)
 800495a:	f043 0301 	orr.w	r3, r3, #1
 800495e:	6193      	str	r3, [r2, #24]
 8004960:	4b52      	ldr	r3, [pc, #328]	; (8004aac <HAL_GPIO_Init+0x2cc>)
 8004962:	699b      	ldr	r3, [r3, #24]
 8004964:	f003 0301 	and.w	r3, r3, #1
 8004968:	60bb      	str	r3, [r7, #8]
 800496a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800496c:	4a50      	ldr	r2, [pc, #320]	; (8004ab0 <HAL_GPIO_Init+0x2d0>)
 800496e:	697b      	ldr	r3, [r7, #20]
 8004970:	089b      	lsrs	r3, r3, #2
 8004972:	3302      	adds	r3, #2
 8004974:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004978:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800497a:	697b      	ldr	r3, [r7, #20]
 800497c:	f003 0303 	and.w	r3, r3, #3
 8004980:	009b      	lsls	r3, r3, #2
 8004982:	220f      	movs	r2, #15
 8004984:	fa02 f303 	lsl.w	r3, r2, r3
 8004988:	43db      	mvns	r3, r3
 800498a:	693a      	ldr	r2, [r7, #16]
 800498c:	4013      	ands	r3, r2
 800498e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004996:	d013      	beq.n	80049c0 <HAL_GPIO_Init+0x1e0>
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	4a46      	ldr	r2, [pc, #280]	; (8004ab4 <HAL_GPIO_Init+0x2d4>)
 800499c:	4293      	cmp	r3, r2
 800499e:	d00d      	beq.n	80049bc <HAL_GPIO_Init+0x1dc>
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	4a45      	ldr	r2, [pc, #276]	; (8004ab8 <HAL_GPIO_Init+0x2d8>)
 80049a4:	4293      	cmp	r3, r2
 80049a6:	d007      	beq.n	80049b8 <HAL_GPIO_Init+0x1d8>
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	4a44      	ldr	r2, [pc, #272]	; (8004abc <HAL_GPIO_Init+0x2dc>)
 80049ac:	4293      	cmp	r3, r2
 80049ae:	d101      	bne.n	80049b4 <HAL_GPIO_Init+0x1d4>
 80049b0:	2303      	movs	r3, #3
 80049b2:	e006      	b.n	80049c2 <HAL_GPIO_Init+0x1e2>
 80049b4:	2305      	movs	r3, #5
 80049b6:	e004      	b.n	80049c2 <HAL_GPIO_Init+0x1e2>
 80049b8:	2302      	movs	r3, #2
 80049ba:	e002      	b.n	80049c2 <HAL_GPIO_Init+0x1e2>
 80049bc:	2301      	movs	r3, #1
 80049be:	e000      	b.n	80049c2 <HAL_GPIO_Init+0x1e2>
 80049c0:	2300      	movs	r3, #0
 80049c2:	697a      	ldr	r2, [r7, #20]
 80049c4:	f002 0203 	and.w	r2, r2, #3
 80049c8:	0092      	lsls	r2, r2, #2
 80049ca:	4093      	lsls	r3, r2
 80049cc:	693a      	ldr	r2, [r7, #16]
 80049ce:	4313      	orrs	r3, r2
 80049d0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80049d2:	4937      	ldr	r1, [pc, #220]	; (8004ab0 <HAL_GPIO_Init+0x2d0>)
 80049d4:	697b      	ldr	r3, [r7, #20]
 80049d6:	089b      	lsrs	r3, r3, #2
 80049d8:	3302      	adds	r3, #2
 80049da:	693a      	ldr	r2, [r7, #16]
 80049dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80049e0:	4b37      	ldr	r3, [pc, #220]	; (8004ac0 <HAL_GPIO_Init+0x2e0>)
 80049e2:	689b      	ldr	r3, [r3, #8]
 80049e4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	43db      	mvns	r3, r3
 80049ea:	693a      	ldr	r2, [r7, #16]
 80049ec:	4013      	ands	r3, r2
 80049ee:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80049f0:	683b      	ldr	r3, [r7, #0]
 80049f2:	685b      	ldr	r3, [r3, #4]
 80049f4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d003      	beq.n	8004a04 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 80049fc:	693a      	ldr	r2, [r7, #16]
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	4313      	orrs	r3, r2
 8004a02:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8004a04:	4a2e      	ldr	r2, [pc, #184]	; (8004ac0 <HAL_GPIO_Init+0x2e0>)
 8004a06:	693b      	ldr	r3, [r7, #16]
 8004a08:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004a0a:	4b2d      	ldr	r3, [pc, #180]	; (8004ac0 <HAL_GPIO_Init+0x2e0>)
 8004a0c:	68db      	ldr	r3, [r3, #12]
 8004a0e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	43db      	mvns	r3, r3
 8004a14:	693a      	ldr	r2, [r7, #16]
 8004a16:	4013      	ands	r3, r2
 8004a18:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004a1a:	683b      	ldr	r3, [r7, #0]
 8004a1c:	685b      	ldr	r3, [r3, #4]
 8004a1e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d003      	beq.n	8004a2e <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8004a26:	693a      	ldr	r2, [r7, #16]
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	4313      	orrs	r3, r2
 8004a2c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8004a2e:	4a24      	ldr	r2, [pc, #144]	; (8004ac0 <HAL_GPIO_Init+0x2e0>)
 8004a30:	693b      	ldr	r3, [r7, #16]
 8004a32:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004a34:	4b22      	ldr	r3, [pc, #136]	; (8004ac0 <HAL_GPIO_Init+0x2e0>)
 8004a36:	685b      	ldr	r3, [r3, #4]
 8004a38:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	43db      	mvns	r3, r3
 8004a3e:	693a      	ldr	r2, [r7, #16]
 8004a40:	4013      	ands	r3, r2
 8004a42:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004a44:	683b      	ldr	r3, [r7, #0]
 8004a46:	685b      	ldr	r3, [r3, #4]
 8004a48:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d003      	beq.n	8004a58 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8004a50:	693a      	ldr	r2, [r7, #16]
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	4313      	orrs	r3, r2
 8004a56:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8004a58:	4a19      	ldr	r2, [pc, #100]	; (8004ac0 <HAL_GPIO_Init+0x2e0>)
 8004a5a:	693b      	ldr	r3, [r7, #16]
 8004a5c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004a5e:	4b18      	ldr	r3, [pc, #96]	; (8004ac0 <HAL_GPIO_Init+0x2e0>)
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	43db      	mvns	r3, r3
 8004a68:	693a      	ldr	r2, [r7, #16]
 8004a6a:	4013      	ands	r3, r2
 8004a6c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004a6e:	683b      	ldr	r3, [r7, #0]
 8004a70:	685b      	ldr	r3, [r3, #4]
 8004a72:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d003      	beq.n	8004a82 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8004a7a:	693a      	ldr	r2, [r7, #16]
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	4313      	orrs	r3, r2
 8004a80:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8004a82:	4a0f      	ldr	r2, [pc, #60]	; (8004ac0 <HAL_GPIO_Init+0x2e0>)
 8004a84:	693b      	ldr	r3, [r7, #16]
 8004a86:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004a88:	697b      	ldr	r3, [r7, #20]
 8004a8a:	3301      	adds	r3, #1
 8004a8c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004a8e:	683b      	ldr	r3, [r7, #0]
 8004a90:	681a      	ldr	r2, [r3, #0]
 8004a92:	697b      	ldr	r3, [r7, #20]
 8004a94:	fa22 f303 	lsr.w	r3, r2, r3
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	f47f aea9 	bne.w	80047f0 <HAL_GPIO_Init+0x10>
  }
}
 8004a9e:	bf00      	nop
 8004aa0:	bf00      	nop
 8004aa2:	371c      	adds	r7, #28
 8004aa4:	46bd      	mov	sp, r7
 8004aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aaa:	4770      	bx	lr
 8004aac:	40021000 	.word	0x40021000
 8004ab0:	40010000 	.word	0x40010000
 8004ab4:	48000400 	.word	0x48000400
 8004ab8:	48000800 	.word	0x48000800
 8004abc:	48000c00 	.word	0x48000c00
 8004ac0:	40010400 	.word	0x40010400

08004ac4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004ac4:	b480      	push	{r7}
 8004ac6:	b083      	sub	sp, #12
 8004ac8:	af00      	add	r7, sp, #0
 8004aca:	6078      	str	r0, [r7, #4]
 8004acc:	460b      	mov	r3, r1
 8004ace:	807b      	strh	r3, [r7, #2]
 8004ad0:	4613      	mov	r3, r2
 8004ad2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004ad4:	787b      	ldrb	r3, [r7, #1]
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d003      	beq.n	8004ae2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004ada:	887a      	ldrh	r2, [r7, #2]
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004ae0:	e002      	b.n	8004ae8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004ae2:	887a      	ldrh	r2, [r7, #2]
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004ae8:	bf00      	nop
 8004aea:	370c      	adds	r7, #12
 8004aec:	46bd      	mov	sp, r7
 8004aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af2:	4770      	bx	lr

08004af4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004af4:	b580      	push	{r7, lr}
 8004af6:	b082      	sub	sp, #8
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d101      	bne.n	8004b06 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004b02:	2301      	movs	r3, #1
 8004b04:	e081      	b.n	8004c0a <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004b0c:	b2db      	uxtb	r3, r3
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d106      	bne.n	8004b20 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	2200      	movs	r2, #0
 8004b16:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004b1a:	6878      	ldr	r0, [r7, #4]
 8004b1c:	f7fe fce2 	bl	80034e4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2224      	movs	r2, #36	; 0x24
 8004b24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	681a      	ldr	r2, [r3, #0]
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	f022 0201 	bic.w	r2, r2, #1
 8004b36:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	685a      	ldr	r2, [r3, #4]
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004b44:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	689a      	ldr	r2, [r3, #8]
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004b54:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	68db      	ldr	r3, [r3, #12]
 8004b5a:	2b01      	cmp	r3, #1
 8004b5c:	d107      	bne.n	8004b6e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	689a      	ldr	r2, [r3, #8]
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004b6a:	609a      	str	r2, [r3, #8]
 8004b6c:	e006      	b.n	8004b7c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	689a      	ldr	r2, [r3, #8]
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8004b7a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	68db      	ldr	r3, [r3, #12]
 8004b80:	2b02      	cmp	r3, #2
 8004b82:	d104      	bne.n	8004b8e <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004b8c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	685b      	ldr	r3, [r3, #4]
 8004b94:	687a      	ldr	r2, [r7, #4]
 8004b96:	6812      	ldr	r2, [r2, #0]
 8004b98:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004b9c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004ba0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	68da      	ldr	r2, [r3, #12]
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004bb0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	691a      	ldr	r2, [r3, #16]
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	695b      	ldr	r3, [r3, #20]
 8004bba:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	699b      	ldr	r3, [r3, #24]
 8004bc2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	430a      	orrs	r2, r1
 8004bca:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	69d9      	ldr	r1, [r3, #28]
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	6a1a      	ldr	r2, [r3, #32]
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	430a      	orrs	r2, r1
 8004bda:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	681a      	ldr	r2, [r3, #0]
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f042 0201 	orr.w	r2, r2, #1
 8004bea:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	2200      	movs	r2, #0
 8004bf0:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	2220      	movs	r2, #32
 8004bf6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	2200      	movs	r2, #0
 8004bfe:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2200      	movs	r2, #0
 8004c04:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8004c08:	2300      	movs	r3, #0
}
 8004c0a:	4618      	mov	r0, r3
 8004c0c:	3708      	adds	r7, #8
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	bd80      	pop	{r7, pc}
	...

08004c14 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c14:	b580      	push	{r7, lr}
 8004c16:	b088      	sub	sp, #32
 8004c18:	af02      	add	r7, sp, #8
 8004c1a:	60f8      	str	r0, [r7, #12]
 8004c1c:	4608      	mov	r0, r1
 8004c1e:	4611      	mov	r1, r2
 8004c20:	461a      	mov	r2, r3
 8004c22:	4603      	mov	r3, r0
 8004c24:	817b      	strh	r3, [r7, #10]
 8004c26:	460b      	mov	r3, r1
 8004c28:	813b      	strh	r3, [r7, #8]
 8004c2a:	4613      	mov	r3, r2
 8004c2c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004c34:	b2db      	uxtb	r3, r3
 8004c36:	2b20      	cmp	r3, #32
 8004c38:	f040 80f9 	bne.w	8004e2e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004c3c:	6a3b      	ldr	r3, [r7, #32]
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d002      	beq.n	8004c48 <HAL_I2C_Mem_Write+0x34>
 8004c42:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d105      	bne.n	8004c54 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004c4e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8004c50:	2301      	movs	r3, #1
 8004c52:	e0ed      	b.n	8004e30 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004c5a:	2b01      	cmp	r3, #1
 8004c5c:	d101      	bne.n	8004c62 <HAL_I2C_Mem_Write+0x4e>
 8004c5e:	2302      	movs	r3, #2
 8004c60:	e0e6      	b.n	8004e30 <HAL_I2C_Mem_Write+0x21c>
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	2201      	movs	r2, #1
 8004c66:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004c6a:	f7fe ff2b 	bl	8003ac4 <HAL_GetTick>
 8004c6e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004c70:	697b      	ldr	r3, [r7, #20]
 8004c72:	9300      	str	r3, [sp, #0]
 8004c74:	2319      	movs	r3, #25
 8004c76:	2201      	movs	r2, #1
 8004c78:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004c7c:	68f8      	ldr	r0, [r7, #12]
 8004c7e:	f000 fac3 	bl	8005208 <I2C_WaitOnFlagUntilTimeout>
 8004c82:	4603      	mov	r3, r0
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d001      	beq.n	8004c8c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8004c88:	2301      	movs	r3, #1
 8004c8a:	e0d1      	b.n	8004e30 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	2221      	movs	r2, #33	; 0x21
 8004c90:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	2240      	movs	r2, #64	; 0x40
 8004c98:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	2200      	movs	r2, #0
 8004ca0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	6a3a      	ldr	r2, [r7, #32]
 8004ca6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004cac:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	2200      	movs	r2, #0
 8004cb2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004cb4:	88f8      	ldrh	r0, [r7, #6]
 8004cb6:	893a      	ldrh	r2, [r7, #8]
 8004cb8:	8979      	ldrh	r1, [r7, #10]
 8004cba:	697b      	ldr	r3, [r7, #20]
 8004cbc:	9301      	str	r3, [sp, #4]
 8004cbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cc0:	9300      	str	r3, [sp, #0]
 8004cc2:	4603      	mov	r3, r0
 8004cc4:	68f8      	ldr	r0, [r7, #12]
 8004cc6:	f000 f9d3 	bl	8005070 <I2C_RequestMemoryWrite>
 8004cca:	4603      	mov	r3, r0
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d005      	beq.n	8004cdc <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	2200      	movs	r2, #0
 8004cd4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8004cd8:	2301      	movs	r3, #1
 8004cda:	e0a9      	b.n	8004e30 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ce0:	b29b      	uxth	r3, r3
 8004ce2:	2bff      	cmp	r3, #255	; 0xff
 8004ce4:	d90e      	bls.n	8004d04 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	22ff      	movs	r2, #255	; 0xff
 8004cea:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004cf0:	b2da      	uxtb	r2, r3
 8004cf2:	8979      	ldrh	r1, [r7, #10]
 8004cf4:	2300      	movs	r3, #0
 8004cf6:	9300      	str	r3, [sp, #0]
 8004cf8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004cfc:	68f8      	ldr	r0, [r7, #12]
 8004cfe:	f000 fc3d 	bl	800557c <I2C_TransferConfig>
 8004d02:	e00f      	b.n	8004d24 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d08:	b29a      	uxth	r2, r3
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d12:	b2da      	uxtb	r2, r3
 8004d14:	8979      	ldrh	r1, [r7, #10]
 8004d16:	2300      	movs	r3, #0
 8004d18:	9300      	str	r3, [sp, #0]
 8004d1a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004d1e:	68f8      	ldr	r0, [r7, #12]
 8004d20:	f000 fc2c 	bl	800557c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004d24:	697a      	ldr	r2, [r7, #20]
 8004d26:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004d28:	68f8      	ldr	r0, [r7, #12]
 8004d2a:	f000 fabc 	bl	80052a6 <I2C_WaitOnTXISFlagUntilTimeout>
 8004d2e:	4603      	mov	r3, r0
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d001      	beq.n	8004d38 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8004d34:	2301      	movs	r3, #1
 8004d36:	e07b      	b.n	8004e30 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d3c:	781a      	ldrb	r2, [r3, #0]
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d48:	1c5a      	adds	r2, r3, #1
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d52:	b29b      	uxth	r3, r3
 8004d54:	3b01      	subs	r3, #1
 8004d56:	b29a      	uxth	r2, r3
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d60:	3b01      	subs	r3, #1
 8004d62:	b29a      	uxth	r2, r3
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d6c:	b29b      	uxth	r3, r3
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d034      	beq.n	8004ddc <HAL_I2C_Mem_Write+0x1c8>
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d130      	bne.n	8004ddc <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004d7a:	697b      	ldr	r3, [r7, #20]
 8004d7c:	9300      	str	r3, [sp, #0]
 8004d7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d80:	2200      	movs	r2, #0
 8004d82:	2180      	movs	r1, #128	; 0x80
 8004d84:	68f8      	ldr	r0, [r7, #12]
 8004d86:	f000 fa3f 	bl	8005208 <I2C_WaitOnFlagUntilTimeout>
 8004d8a:	4603      	mov	r3, r0
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d001      	beq.n	8004d94 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8004d90:	2301      	movs	r3, #1
 8004d92:	e04d      	b.n	8004e30 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d98:	b29b      	uxth	r3, r3
 8004d9a:	2bff      	cmp	r3, #255	; 0xff
 8004d9c:	d90e      	bls.n	8004dbc <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	22ff      	movs	r2, #255	; 0xff
 8004da2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004da8:	b2da      	uxtb	r2, r3
 8004daa:	8979      	ldrh	r1, [r7, #10]
 8004dac:	2300      	movs	r3, #0
 8004dae:	9300      	str	r3, [sp, #0]
 8004db0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004db4:	68f8      	ldr	r0, [r7, #12]
 8004db6:	f000 fbe1 	bl	800557c <I2C_TransferConfig>
 8004dba:	e00f      	b.n	8004ddc <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004dc0:	b29a      	uxth	r2, r3
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004dca:	b2da      	uxtb	r2, r3
 8004dcc:	8979      	ldrh	r1, [r7, #10]
 8004dce:	2300      	movs	r3, #0
 8004dd0:	9300      	str	r3, [sp, #0]
 8004dd2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004dd6:	68f8      	ldr	r0, [r7, #12]
 8004dd8:	f000 fbd0 	bl	800557c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004de0:	b29b      	uxth	r3, r3
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d19e      	bne.n	8004d24 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004de6:	697a      	ldr	r2, [r7, #20]
 8004de8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004dea:	68f8      	ldr	r0, [r7, #12]
 8004dec:	f000 faa2 	bl	8005334 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004df0:	4603      	mov	r3, r0
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d001      	beq.n	8004dfa <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8004df6:	2301      	movs	r3, #1
 8004df8:	e01a      	b.n	8004e30 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	2220      	movs	r2, #32
 8004e00:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	6859      	ldr	r1, [r3, #4]
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	681a      	ldr	r2, [r3, #0]
 8004e0c:	4b0a      	ldr	r3, [pc, #40]	; (8004e38 <HAL_I2C_Mem_Write+0x224>)
 8004e0e:	400b      	ands	r3, r1
 8004e10:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	2220      	movs	r2, #32
 8004e16:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	2200      	movs	r2, #0
 8004e1e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	2200      	movs	r2, #0
 8004e26:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004e2a:	2300      	movs	r3, #0
 8004e2c:	e000      	b.n	8004e30 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8004e2e:	2302      	movs	r3, #2
  }
}
 8004e30:	4618      	mov	r0, r3
 8004e32:	3718      	adds	r7, #24
 8004e34:	46bd      	mov	sp, r7
 8004e36:	bd80      	pop	{r7, pc}
 8004e38:	fe00e800 	.word	0xfe00e800

08004e3c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004e3c:	b580      	push	{r7, lr}
 8004e3e:	b088      	sub	sp, #32
 8004e40:	af02      	add	r7, sp, #8
 8004e42:	60f8      	str	r0, [r7, #12]
 8004e44:	4608      	mov	r0, r1
 8004e46:	4611      	mov	r1, r2
 8004e48:	461a      	mov	r2, r3
 8004e4a:	4603      	mov	r3, r0
 8004e4c:	817b      	strh	r3, [r7, #10]
 8004e4e:	460b      	mov	r3, r1
 8004e50:	813b      	strh	r3, [r7, #8]
 8004e52:	4613      	mov	r3, r2
 8004e54:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004e5c:	b2db      	uxtb	r3, r3
 8004e5e:	2b20      	cmp	r3, #32
 8004e60:	f040 80fd 	bne.w	800505e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8004e64:	6a3b      	ldr	r3, [r7, #32]
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d002      	beq.n	8004e70 <HAL_I2C_Mem_Read+0x34>
 8004e6a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d105      	bne.n	8004e7c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004e76:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8004e78:	2301      	movs	r3, #1
 8004e7a:	e0f1      	b.n	8005060 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004e82:	2b01      	cmp	r3, #1
 8004e84:	d101      	bne.n	8004e8a <HAL_I2C_Mem_Read+0x4e>
 8004e86:	2302      	movs	r3, #2
 8004e88:	e0ea      	b.n	8005060 <HAL_I2C_Mem_Read+0x224>
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	2201      	movs	r2, #1
 8004e8e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004e92:	f7fe fe17 	bl	8003ac4 <HAL_GetTick>
 8004e96:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004e98:	697b      	ldr	r3, [r7, #20]
 8004e9a:	9300      	str	r3, [sp, #0]
 8004e9c:	2319      	movs	r3, #25
 8004e9e:	2201      	movs	r2, #1
 8004ea0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004ea4:	68f8      	ldr	r0, [r7, #12]
 8004ea6:	f000 f9af 	bl	8005208 <I2C_WaitOnFlagUntilTimeout>
 8004eaa:	4603      	mov	r3, r0
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d001      	beq.n	8004eb4 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8004eb0:	2301      	movs	r3, #1
 8004eb2:	e0d5      	b.n	8005060 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	2222      	movs	r2, #34	; 0x22
 8004eb8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	2240      	movs	r2, #64	; 0x40
 8004ec0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	2200      	movs	r2, #0
 8004ec8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	6a3a      	ldr	r2, [r7, #32]
 8004ece:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004ed4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	2200      	movs	r2, #0
 8004eda:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004edc:	88f8      	ldrh	r0, [r7, #6]
 8004ede:	893a      	ldrh	r2, [r7, #8]
 8004ee0:	8979      	ldrh	r1, [r7, #10]
 8004ee2:	697b      	ldr	r3, [r7, #20]
 8004ee4:	9301      	str	r3, [sp, #4]
 8004ee6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ee8:	9300      	str	r3, [sp, #0]
 8004eea:	4603      	mov	r3, r0
 8004eec:	68f8      	ldr	r0, [r7, #12]
 8004eee:	f000 f913 	bl	8005118 <I2C_RequestMemoryRead>
 8004ef2:	4603      	mov	r3, r0
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d005      	beq.n	8004f04 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	2200      	movs	r2, #0
 8004efc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8004f00:	2301      	movs	r3, #1
 8004f02:	e0ad      	b.n	8005060 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f08:	b29b      	uxth	r3, r3
 8004f0a:	2bff      	cmp	r3, #255	; 0xff
 8004f0c:	d90e      	bls.n	8004f2c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	22ff      	movs	r2, #255	; 0xff
 8004f12:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f18:	b2da      	uxtb	r2, r3
 8004f1a:	8979      	ldrh	r1, [r7, #10]
 8004f1c:	4b52      	ldr	r3, [pc, #328]	; (8005068 <HAL_I2C_Mem_Read+0x22c>)
 8004f1e:	9300      	str	r3, [sp, #0]
 8004f20:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004f24:	68f8      	ldr	r0, [r7, #12]
 8004f26:	f000 fb29 	bl	800557c <I2C_TransferConfig>
 8004f2a:	e00f      	b.n	8004f4c <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f30:	b29a      	uxth	r2, r3
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f3a:	b2da      	uxtb	r2, r3
 8004f3c:	8979      	ldrh	r1, [r7, #10]
 8004f3e:	4b4a      	ldr	r3, [pc, #296]	; (8005068 <HAL_I2C_Mem_Read+0x22c>)
 8004f40:	9300      	str	r3, [sp, #0]
 8004f42:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004f46:	68f8      	ldr	r0, [r7, #12]
 8004f48:	f000 fb18 	bl	800557c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8004f4c:	697b      	ldr	r3, [r7, #20]
 8004f4e:	9300      	str	r3, [sp, #0]
 8004f50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f52:	2200      	movs	r2, #0
 8004f54:	2104      	movs	r1, #4
 8004f56:	68f8      	ldr	r0, [r7, #12]
 8004f58:	f000 f956 	bl	8005208 <I2C_WaitOnFlagUntilTimeout>
 8004f5c:	4603      	mov	r3, r0
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d001      	beq.n	8004f66 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8004f62:	2301      	movs	r3, #1
 8004f64:	e07c      	b.n	8005060 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f70:	b2d2      	uxtb	r2, r2
 8004f72:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f78:	1c5a      	adds	r2, r3, #1
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f82:	3b01      	subs	r3, #1
 8004f84:	b29a      	uxth	r2, r3
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f8e:	b29b      	uxth	r3, r3
 8004f90:	3b01      	subs	r3, #1
 8004f92:	b29a      	uxth	r2, r3
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f9c:	b29b      	uxth	r3, r3
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d034      	beq.n	800500c <HAL_I2C_Mem_Read+0x1d0>
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d130      	bne.n	800500c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004faa:	697b      	ldr	r3, [r7, #20]
 8004fac:	9300      	str	r3, [sp, #0]
 8004fae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fb0:	2200      	movs	r2, #0
 8004fb2:	2180      	movs	r1, #128	; 0x80
 8004fb4:	68f8      	ldr	r0, [r7, #12]
 8004fb6:	f000 f927 	bl	8005208 <I2C_WaitOnFlagUntilTimeout>
 8004fba:	4603      	mov	r3, r0
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d001      	beq.n	8004fc4 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8004fc0:	2301      	movs	r3, #1
 8004fc2:	e04d      	b.n	8005060 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fc8:	b29b      	uxth	r3, r3
 8004fca:	2bff      	cmp	r3, #255	; 0xff
 8004fcc:	d90e      	bls.n	8004fec <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	22ff      	movs	r2, #255	; 0xff
 8004fd2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004fd8:	b2da      	uxtb	r2, r3
 8004fda:	8979      	ldrh	r1, [r7, #10]
 8004fdc:	2300      	movs	r3, #0
 8004fde:	9300      	str	r3, [sp, #0]
 8004fe0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004fe4:	68f8      	ldr	r0, [r7, #12]
 8004fe6:	f000 fac9 	bl	800557c <I2C_TransferConfig>
 8004fea:	e00f      	b.n	800500c <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ff0:	b29a      	uxth	r2, r3
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ffa:	b2da      	uxtb	r2, r3
 8004ffc:	8979      	ldrh	r1, [r7, #10]
 8004ffe:	2300      	movs	r3, #0
 8005000:	9300      	str	r3, [sp, #0]
 8005002:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005006:	68f8      	ldr	r0, [r7, #12]
 8005008:	f000 fab8 	bl	800557c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005010:	b29b      	uxth	r3, r3
 8005012:	2b00      	cmp	r3, #0
 8005014:	d19a      	bne.n	8004f4c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005016:	697a      	ldr	r2, [r7, #20]
 8005018:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800501a:	68f8      	ldr	r0, [r7, #12]
 800501c:	f000 f98a 	bl	8005334 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005020:	4603      	mov	r3, r0
 8005022:	2b00      	cmp	r3, #0
 8005024:	d001      	beq.n	800502a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8005026:	2301      	movs	r3, #1
 8005028:	e01a      	b.n	8005060 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	2220      	movs	r2, #32
 8005030:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	6859      	ldr	r1, [r3, #4]
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	681a      	ldr	r2, [r3, #0]
 800503c:	4b0b      	ldr	r3, [pc, #44]	; (800506c <HAL_I2C_Mem_Read+0x230>)
 800503e:	400b      	ands	r3, r1
 8005040:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	2220      	movs	r2, #32
 8005046:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	2200      	movs	r2, #0
 800504e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	2200      	movs	r2, #0
 8005056:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800505a:	2300      	movs	r3, #0
 800505c:	e000      	b.n	8005060 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800505e:	2302      	movs	r3, #2
  }
}
 8005060:	4618      	mov	r0, r3
 8005062:	3718      	adds	r7, #24
 8005064:	46bd      	mov	sp, r7
 8005066:	bd80      	pop	{r7, pc}
 8005068:	80002400 	.word	0x80002400
 800506c:	fe00e800 	.word	0xfe00e800

08005070 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8005070:	b580      	push	{r7, lr}
 8005072:	b086      	sub	sp, #24
 8005074:	af02      	add	r7, sp, #8
 8005076:	60f8      	str	r0, [r7, #12]
 8005078:	4608      	mov	r0, r1
 800507a:	4611      	mov	r1, r2
 800507c:	461a      	mov	r2, r3
 800507e:	4603      	mov	r3, r0
 8005080:	817b      	strh	r3, [r7, #10]
 8005082:	460b      	mov	r3, r1
 8005084:	813b      	strh	r3, [r7, #8]
 8005086:	4613      	mov	r3, r2
 8005088:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800508a:	88fb      	ldrh	r3, [r7, #6]
 800508c:	b2da      	uxtb	r2, r3
 800508e:	8979      	ldrh	r1, [r7, #10]
 8005090:	4b20      	ldr	r3, [pc, #128]	; (8005114 <I2C_RequestMemoryWrite+0xa4>)
 8005092:	9300      	str	r3, [sp, #0]
 8005094:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005098:	68f8      	ldr	r0, [r7, #12]
 800509a:	f000 fa6f 	bl	800557c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800509e:	69fa      	ldr	r2, [r7, #28]
 80050a0:	69b9      	ldr	r1, [r7, #24]
 80050a2:	68f8      	ldr	r0, [r7, #12]
 80050a4:	f000 f8ff 	bl	80052a6 <I2C_WaitOnTXISFlagUntilTimeout>
 80050a8:	4603      	mov	r3, r0
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d001      	beq.n	80050b2 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80050ae:	2301      	movs	r3, #1
 80050b0:	e02c      	b.n	800510c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80050b2:	88fb      	ldrh	r3, [r7, #6]
 80050b4:	2b01      	cmp	r3, #1
 80050b6:	d105      	bne.n	80050c4 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80050b8:	893b      	ldrh	r3, [r7, #8]
 80050ba:	b2da      	uxtb	r2, r3
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	629a      	str	r2, [r3, #40]	; 0x28
 80050c2:	e015      	b.n	80050f0 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80050c4:	893b      	ldrh	r3, [r7, #8]
 80050c6:	0a1b      	lsrs	r3, r3, #8
 80050c8:	b29b      	uxth	r3, r3
 80050ca:	b2da      	uxtb	r2, r3
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80050d2:	69fa      	ldr	r2, [r7, #28]
 80050d4:	69b9      	ldr	r1, [r7, #24]
 80050d6:	68f8      	ldr	r0, [r7, #12]
 80050d8:	f000 f8e5 	bl	80052a6 <I2C_WaitOnTXISFlagUntilTimeout>
 80050dc:	4603      	mov	r3, r0
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d001      	beq.n	80050e6 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80050e2:	2301      	movs	r3, #1
 80050e4:	e012      	b.n	800510c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80050e6:	893b      	ldrh	r3, [r7, #8]
 80050e8:	b2da      	uxtb	r2, r3
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80050f0:	69fb      	ldr	r3, [r7, #28]
 80050f2:	9300      	str	r3, [sp, #0]
 80050f4:	69bb      	ldr	r3, [r7, #24]
 80050f6:	2200      	movs	r2, #0
 80050f8:	2180      	movs	r1, #128	; 0x80
 80050fa:	68f8      	ldr	r0, [r7, #12]
 80050fc:	f000 f884 	bl	8005208 <I2C_WaitOnFlagUntilTimeout>
 8005100:	4603      	mov	r3, r0
 8005102:	2b00      	cmp	r3, #0
 8005104:	d001      	beq.n	800510a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8005106:	2301      	movs	r3, #1
 8005108:	e000      	b.n	800510c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800510a:	2300      	movs	r3, #0
}
 800510c:	4618      	mov	r0, r3
 800510e:	3710      	adds	r7, #16
 8005110:	46bd      	mov	sp, r7
 8005112:	bd80      	pop	{r7, pc}
 8005114:	80002000 	.word	0x80002000

08005118 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8005118:	b580      	push	{r7, lr}
 800511a:	b086      	sub	sp, #24
 800511c:	af02      	add	r7, sp, #8
 800511e:	60f8      	str	r0, [r7, #12]
 8005120:	4608      	mov	r0, r1
 8005122:	4611      	mov	r1, r2
 8005124:	461a      	mov	r2, r3
 8005126:	4603      	mov	r3, r0
 8005128:	817b      	strh	r3, [r7, #10]
 800512a:	460b      	mov	r3, r1
 800512c:	813b      	strh	r3, [r7, #8]
 800512e:	4613      	mov	r3, r2
 8005130:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8005132:	88fb      	ldrh	r3, [r7, #6]
 8005134:	b2da      	uxtb	r2, r3
 8005136:	8979      	ldrh	r1, [r7, #10]
 8005138:	4b20      	ldr	r3, [pc, #128]	; (80051bc <I2C_RequestMemoryRead+0xa4>)
 800513a:	9300      	str	r3, [sp, #0]
 800513c:	2300      	movs	r3, #0
 800513e:	68f8      	ldr	r0, [r7, #12]
 8005140:	f000 fa1c 	bl	800557c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005144:	69fa      	ldr	r2, [r7, #28]
 8005146:	69b9      	ldr	r1, [r7, #24]
 8005148:	68f8      	ldr	r0, [r7, #12]
 800514a:	f000 f8ac 	bl	80052a6 <I2C_WaitOnTXISFlagUntilTimeout>
 800514e:	4603      	mov	r3, r0
 8005150:	2b00      	cmp	r3, #0
 8005152:	d001      	beq.n	8005158 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8005154:	2301      	movs	r3, #1
 8005156:	e02c      	b.n	80051b2 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005158:	88fb      	ldrh	r3, [r7, #6]
 800515a:	2b01      	cmp	r3, #1
 800515c:	d105      	bne.n	800516a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800515e:	893b      	ldrh	r3, [r7, #8]
 8005160:	b2da      	uxtb	r2, r3
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	629a      	str	r2, [r3, #40]	; 0x28
 8005168:	e015      	b.n	8005196 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800516a:	893b      	ldrh	r3, [r7, #8]
 800516c:	0a1b      	lsrs	r3, r3, #8
 800516e:	b29b      	uxth	r3, r3
 8005170:	b2da      	uxtb	r2, r3
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005178:	69fa      	ldr	r2, [r7, #28]
 800517a:	69b9      	ldr	r1, [r7, #24]
 800517c:	68f8      	ldr	r0, [r7, #12]
 800517e:	f000 f892 	bl	80052a6 <I2C_WaitOnTXISFlagUntilTimeout>
 8005182:	4603      	mov	r3, r0
 8005184:	2b00      	cmp	r3, #0
 8005186:	d001      	beq.n	800518c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8005188:	2301      	movs	r3, #1
 800518a:	e012      	b.n	80051b2 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800518c:	893b      	ldrh	r3, [r7, #8]
 800518e:	b2da      	uxtb	r2, r3
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8005196:	69fb      	ldr	r3, [r7, #28]
 8005198:	9300      	str	r3, [sp, #0]
 800519a:	69bb      	ldr	r3, [r7, #24]
 800519c:	2200      	movs	r2, #0
 800519e:	2140      	movs	r1, #64	; 0x40
 80051a0:	68f8      	ldr	r0, [r7, #12]
 80051a2:	f000 f831 	bl	8005208 <I2C_WaitOnFlagUntilTimeout>
 80051a6:	4603      	mov	r3, r0
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d001      	beq.n	80051b0 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80051ac:	2301      	movs	r3, #1
 80051ae:	e000      	b.n	80051b2 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80051b0:	2300      	movs	r3, #0
}
 80051b2:	4618      	mov	r0, r3
 80051b4:	3710      	adds	r7, #16
 80051b6:	46bd      	mov	sp, r7
 80051b8:	bd80      	pop	{r7, pc}
 80051ba:	bf00      	nop
 80051bc:	80002000 	.word	0x80002000

080051c0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80051c0:	b480      	push	{r7}
 80051c2:	b083      	sub	sp, #12
 80051c4:	af00      	add	r7, sp, #0
 80051c6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	699b      	ldr	r3, [r3, #24]
 80051ce:	f003 0302 	and.w	r3, r3, #2
 80051d2:	2b02      	cmp	r3, #2
 80051d4:	d103      	bne.n	80051de <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	2200      	movs	r2, #0
 80051dc:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	699b      	ldr	r3, [r3, #24]
 80051e4:	f003 0301 	and.w	r3, r3, #1
 80051e8:	2b01      	cmp	r3, #1
 80051ea:	d007      	beq.n	80051fc <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	699a      	ldr	r2, [r3, #24]
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	f042 0201 	orr.w	r2, r2, #1
 80051fa:	619a      	str	r2, [r3, #24]
  }
}
 80051fc:	bf00      	nop
 80051fe:	370c      	adds	r7, #12
 8005200:	46bd      	mov	sp, r7
 8005202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005206:	4770      	bx	lr

08005208 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005208:	b580      	push	{r7, lr}
 800520a:	b084      	sub	sp, #16
 800520c:	af00      	add	r7, sp, #0
 800520e:	60f8      	str	r0, [r7, #12]
 8005210:	60b9      	str	r1, [r7, #8]
 8005212:	603b      	str	r3, [r7, #0]
 8005214:	4613      	mov	r3, r2
 8005216:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005218:	e031      	b.n	800527e <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800521a:	683b      	ldr	r3, [r7, #0]
 800521c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005220:	d02d      	beq.n	800527e <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005222:	f7fe fc4f 	bl	8003ac4 <HAL_GetTick>
 8005226:	4602      	mov	r2, r0
 8005228:	69bb      	ldr	r3, [r7, #24]
 800522a:	1ad3      	subs	r3, r2, r3
 800522c:	683a      	ldr	r2, [r7, #0]
 800522e:	429a      	cmp	r2, r3
 8005230:	d302      	bcc.n	8005238 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005232:	683b      	ldr	r3, [r7, #0]
 8005234:	2b00      	cmp	r3, #0
 8005236:	d122      	bne.n	800527e <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	699a      	ldr	r2, [r3, #24]
 800523e:	68bb      	ldr	r3, [r7, #8]
 8005240:	4013      	ands	r3, r2
 8005242:	68ba      	ldr	r2, [r7, #8]
 8005244:	429a      	cmp	r2, r3
 8005246:	bf0c      	ite	eq
 8005248:	2301      	moveq	r3, #1
 800524a:	2300      	movne	r3, #0
 800524c:	b2db      	uxtb	r3, r3
 800524e:	461a      	mov	r2, r3
 8005250:	79fb      	ldrb	r3, [r7, #7]
 8005252:	429a      	cmp	r2, r3
 8005254:	d113      	bne.n	800527e <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800525a:	f043 0220 	orr.w	r2, r3, #32
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	2220      	movs	r2, #32
 8005266:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	2200      	movs	r2, #0
 800526e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	2200      	movs	r2, #0
 8005276:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 800527a:	2301      	movs	r3, #1
 800527c:	e00f      	b.n	800529e <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	699a      	ldr	r2, [r3, #24]
 8005284:	68bb      	ldr	r3, [r7, #8]
 8005286:	4013      	ands	r3, r2
 8005288:	68ba      	ldr	r2, [r7, #8]
 800528a:	429a      	cmp	r2, r3
 800528c:	bf0c      	ite	eq
 800528e:	2301      	moveq	r3, #1
 8005290:	2300      	movne	r3, #0
 8005292:	b2db      	uxtb	r3, r3
 8005294:	461a      	mov	r2, r3
 8005296:	79fb      	ldrb	r3, [r7, #7]
 8005298:	429a      	cmp	r2, r3
 800529a:	d0be      	beq.n	800521a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800529c:	2300      	movs	r3, #0
}
 800529e:	4618      	mov	r0, r3
 80052a0:	3710      	adds	r7, #16
 80052a2:	46bd      	mov	sp, r7
 80052a4:	bd80      	pop	{r7, pc}

080052a6 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80052a6:	b580      	push	{r7, lr}
 80052a8:	b084      	sub	sp, #16
 80052aa:	af00      	add	r7, sp, #0
 80052ac:	60f8      	str	r0, [r7, #12]
 80052ae:	60b9      	str	r1, [r7, #8]
 80052b0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80052b2:	e033      	b.n	800531c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80052b4:	687a      	ldr	r2, [r7, #4]
 80052b6:	68b9      	ldr	r1, [r7, #8]
 80052b8:	68f8      	ldr	r0, [r7, #12]
 80052ba:	f000 f87f 	bl	80053bc <I2C_IsErrorOccurred>
 80052be:	4603      	mov	r3, r0
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d001      	beq.n	80052c8 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80052c4:	2301      	movs	r3, #1
 80052c6:	e031      	b.n	800532c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80052c8:	68bb      	ldr	r3, [r7, #8]
 80052ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052ce:	d025      	beq.n	800531c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80052d0:	f7fe fbf8 	bl	8003ac4 <HAL_GetTick>
 80052d4:	4602      	mov	r2, r0
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	1ad3      	subs	r3, r2, r3
 80052da:	68ba      	ldr	r2, [r7, #8]
 80052dc:	429a      	cmp	r2, r3
 80052de:	d302      	bcc.n	80052e6 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80052e0:	68bb      	ldr	r3, [r7, #8]
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d11a      	bne.n	800531c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	699b      	ldr	r3, [r3, #24]
 80052ec:	f003 0302 	and.w	r3, r3, #2
 80052f0:	2b02      	cmp	r3, #2
 80052f2:	d013      	beq.n	800531c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052f8:	f043 0220 	orr.w	r2, r3, #32
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	2220      	movs	r2, #32
 8005304:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	2200      	movs	r2, #0
 800530c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	2200      	movs	r2, #0
 8005314:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8005318:	2301      	movs	r3, #1
 800531a:	e007      	b.n	800532c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	699b      	ldr	r3, [r3, #24]
 8005322:	f003 0302 	and.w	r3, r3, #2
 8005326:	2b02      	cmp	r3, #2
 8005328:	d1c4      	bne.n	80052b4 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800532a:	2300      	movs	r3, #0
}
 800532c:	4618      	mov	r0, r3
 800532e:	3710      	adds	r7, #16
 8005330:	46bd      	mov	sp, r7
 8005332:	bd80      	pop	{r7, pc}

08005334 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005334:	b580      	push	{r7, lr}
 8005336:	b084      	sub	sp, #16
 8005338:	af00      	add	r7, sp, #0
 800533a:	60f8      	str	r0, [r7, #12]
 800533c:	60b9      	str	r1, [r7, #8]
 800533e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005340:	e02f      	b.n	80053a2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005342:	687a      	ldr	r2, [r7, #4]
 8005344:	68b9      	ldr	r1, [r7, #8]
 8005346:	68f8      	ldr	r0, [r7, #12]
 8005348:	f000 f838 	bl	80053bc <I2C_IsErrorOccurred>
 800534c:	4603      	mov	r3, r0
 800534e:	2b00      	cmp	r3, #0
 8005350:	d001      	beq.n	8005356 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005352:	2301      	movs	r3, #1
 8005354:	e02d      	b.n	80053b2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005356:	f7fe fbb5 	bl	8003ac4 <HAL_GetTick>
 800535a:	4602      	mov	r2, r0
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	1ad3      	subs	r3, r2, r3
 8005360:	68ba      	ldr	r2, [r7, #8]
 8005362:	429a      	cmp	r2, r3
 8005364:	d302      	bcc.n	800536c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8005366:	68bb      	ldr	r3, [r7, #8]
 8005368:	2b00      	cmp	r3, #0
 800536a:	d11a      	bne.n	80053a2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	699b      	ldr	r3, [r3, #24]
 8005372:	f003 0320 	and.w	r3, r3, #32
 8005376:	2b20      	cmp	r3, #32
 8005378:	d013      	beq.n	80053a2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800537e:	f043 0220 	orr.w	r2, r3, #32
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	2220      	movs	r2, #32
 800538a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	2200      	movs	r2, #0
 8005392:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	2200      	movs	r2, #0
 800539a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800539e:	2301      	movs	r3, #1
 80053a0:	e007      	b.n	80053b2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	699b      	ldr	r3, [r3, #24]
 80053a8:	f003 0320 	and.w	r3, r3, #32
 80053ac:	2b20      	cmp	r3, #32
 80053ae:	d1c8      	bne.n	8005342 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80053b0:	2300      	movs	r3, #0
}
 80053b2:	4618      	mov	r0, r3
 80053b4:	3710      	adds	r7, #16
 80053b6:	46bd      	mov	sp, r7
 80053b8:	bd80      	pop	{r7, pc}
	...

080053bc <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80053bc:	b580      	push	{r7, lr}
 80053be:	b08a      	sub	sp, #40	; 0x28
 80053c0:	af00      	add	r7, sp, #0
 80053c2:	60f8      	str	r0, [r7, #12]
 80053c4:	60b9      	str	r1, [r7, #8]
 80053c6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80053c8:	2300      	movs	r3, #0
 80053ca:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	699b      	ldr	r3, [r3, #24]
 80053d4:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80053d6:	2300      	movs	r3, #0
 80053d8:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80053de:	69bb      	ldr	r3, [r7, #24]
 80053e0:	f003 0310 	and.w	r3, r3, #16
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d068      	beq.n	80054ba <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	2210      	movs	r2, #16
 80053ee:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80053f0:	e049      	b.n	8005486 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80053f2:	68bb      	ldr	r3, [r7, #8]
 80053f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053f8:	d045      	beq.n	8005486 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80053fa:	f7fe fb63 	bl	8003ac4 <HAL_GetTick>
 80053fe:	4602      	mov	r2, r0
 8005400:	69fb      	ldr	r3, [r7, #28]
 8005402:	1ad3      	subs	r3, r2, r3
 8005404:	68ba      	ldr	r2, [r7, #8]
 8005406:	429a      	cmp	r2, r3
 8005408:	d302      	bcc.n	8005410 <I2C_IsErrorOccurred+0x54>
 800540a:	68bb      	ldr	r3, [r7, #8]
 800540c:	2b00      	cmp	r3, #0
 800540e:	d13a      	bne.n	8005486 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	685b      	ldr	r3, [r3, #4]
 8005416:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800541a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005422:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	699b      	ldr	r3, [r3, #24]
 800542a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800542e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005432:	d121      	bne.n	8005478 <I2C_IsErrorOccurred+0xbc>
 8005434:	697b      	ldr	r3, [r7, #20]
 8005436:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800543a:	d01d      	beq.n	8005478 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800543c:	7cfb      	ldrb	r3, [r7, #19]
 800543e:	2b20      	cmp	r3, #32
 8005440:	d01a      	beq.n	8005478 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	685a      	ldr	r2, [r3, #4]
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005450:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8005452:	f7fe fb37 	bl	8003ac4 <HAL_GetTick>
 8005456:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005458:	e00e      	b.n	8005478 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800545a:	f7fe fb33 	bl	8003ac4 <HAL_GetTick>
 800545e:	4602      	mov	r2, r0
 8005460:	69fb      	ldr	r3, [r7, #28]
 8005462:	1ad3      	subs	r3, r2, r3
 8005464:	2b19      	cmp	r3, #25
 8005466:	d907      	bls.n	8005478 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8005468:	6a3b      	ldr	r3, [r7, #32]
 800546a:	f043 0320 	orr.w	r3, r3, #32
 800546e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8005470:	2301      	movs	r3, #1
 8005472:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8005476:	e006      	b.n	8005486 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	699b      	ldr	r3, [r3, #24]
 800547e:	f003 0320 	and.w	r3, r3, #32
 8005482:	2b20      	cmp	r3, #32
 8005484:	d1e9      	bne.n	800545a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	699b      	ldr	r3, [r3, #24]
 800548c:	f003 0320 	and.w	r3, r3, #32
 8005490:	2b20      	cmp	r3, #32
 8005492:	d003      	beq.n	800549c <I2C_IsErrorOccurred+0xe0>
 8005494:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005498:	2b00      	cmp	r3, #0
 800549a:	d0aa      	beq.n	80053f2 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800549c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d103      	bne.n	80054ac <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	2220      	movs	r2, #32
 80054aa:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80054ac:	6a3b      	ldr	r3, [r7, #32]
 80054ae:	f043 0304 	orr.w	r3, r3, #4
 80054b2:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80054b4:	2301      	movs	r3, #1
 80054b6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	699b      	ldr	r3, [r3, #24]
 80054c0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80054c2:	69bb      	ldr	r3, [r7, #24]
 80054c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d00b      	beq.n	80054e4 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80054cc:	6a3b      	ldr	r3, [r7, #32]
 80054ce:	f043 0301 	orr.w	r3, r3, #1
 80054d2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80054dc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80054de:	2301      	movs	r3, #1
 80054e0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80054e4:	69bb      	ldr	r3, [r7, #24]
 80054e6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d00b      	beq.n	8005506 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80054ee:	6a3b      	ldr	r3, [r7, #32]
 80054f0:	f043 0308 	orr.w	r3, r3, #8
 80054f4:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80054fe:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005500:	2301      	movs	r3, #1
 8005502:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8005506:	69bb      	ldr	r3, [r7, #24]
 8005508:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800550c:	2b00      	cmp	r3, #0
 800550e:	d00b      	beq.n	8005528 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8005510:	6a3b      	ldr	r3, [r7, #32]
 8005512:	f043 0302 	orr.w	r3, r3, #2
 8005516:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005520:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005522:	2301      	movs	r3, #1
 8005524:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8005528:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800552c:	2b00      	cmp	r3, #0
 800552e:	d01c      	beq.n	800556a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005530:	68f8      	ldr	r0, [r7, #12]
 8005532:	f7ff fe45 	bl	80051c0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	6859      	ldr	r1, [r3, #4]
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	681a      	ldr	r2, [r3, #0]
 8005540:	4b0d      	ldr	r3, [pc, #52]	; (8005578 <I2C_IsErrorOccurred+0x1bc>)
 8005542:	400b      	ands	r3, r1
 8005544:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800554a:	6a3b      	ldr	r3, [r7, #32]
 800554c:	431a      	orrs	r2, r3
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	2220      	movs	r2, #32
 8005556:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	2200      	movs	r2, #0
 800555e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	2200      	movs	r2, #0
 8005566:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 800556a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800556e:	4618      	mov	r0, r3
 8005570:	3728      	adds	r7, #40	; 0x28
 8005572:	46bd      	mov	sp, r7
 8005574:	bd80      	pop	{r7, pc}
 8005576:	bf00      	nop
 8005578:	fe00e800 	.word	0xfe00e800

0800557c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800557c:	b480      	push	{r7}
 800557e:	b087      	sub	sp, #28
 8005580:	af00      	add	r7, sp, #0
 8005582:	60f8      	str	r0, [r7, #12]
 8005584:	607b      	str	r3, [r7, #4]
 8005586:	460b      	mov	r3, r1
 8005588:	817b      	strh	r3, [r7, #10]
 800558a:	4613      	mov	r3, r2
 800558c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800558e:	897b      	ldrh	r3, [r7, #10]
 8005590:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005594:	7a7b      	ldrb	r3, [r7, #9]
 8005596:	041b      	lsls	r3, r3, #16
 8005598:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800559c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80055a2:	6a3b      	ldr	r3, [r7, #32]
 80055a4:	4313      	orrs	r3, r2
 80055a6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80055aa:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	685a      	ldr	r2, [r3, #4]
 80055b2:	6a3b      	ldr	r3, [r7, #32]
 80055b4:	0d5b      	lsrs	r3, r3, #21
 80055b6:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80055ba:	4b08      	ldr	r3, [pc, #32]	; (80055dc <I2C_TransferConfig+0x60>)
 80055bc:	430b      	orrs	r3, r1
 80055be:	43db      	mvns	r3, r3
 80055c0:	ea02 0103 	and.w	r1, r2, r3
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	697a      	ldr	r2, [r7, #20]
 80055ca:	430a      	orrs	r2, r1
 80055cc:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80055ce:	bf00      	nop
 80055d0:	371c      	adds	r7, #28
 80055d2:	46bd      	mov	sp, r7
 80055d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d8:	4770      	bx	lr
 80055da:	bf00      	nop
 80055dc:	03ff63ff 	.word	0x03ff63ff

080055e0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80055e0:	b480      	push	{r7}
 80055e2:	b083      	sub	sp, #12
 80055e4:	af00      	add	r7, sp, #0
 80055e6:	6078      	str	r0, [r7, #4]
 80055e8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80055f0:	b2db      	uxtb	r3, r3
 80055f2:	2b20      	cmp	r3, #32
 80055f4:	d138      	bne.n	8005668 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80055fc:	2b01      	cmp	r3, #1
 80055fe:	d101      	bne.n	8005604 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005600:	2302      	movs	r3, #2
 8005602:	e032      	b.n	800566a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	2201      	movs	r2, #1
 8005608:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2224      	movs	r2, #36	; 0x24
 8005610:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	681a      	ldr	r2, [r3, #0]
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	f022 0201 	bic.w	r2, r2, #1
 8005622:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	681a      	ldr	r2, [r3, #0]
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005632:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	6819      	ldr	r1, [r3, #0]
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	683a      	ldr	r2, [r7, #0]
 8005640:	430a      	orrs	r2, r1
 8005642:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	681a      	ldr	r2, [r3, #0]
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	f042 0201 	orr.w	r2, r2, #1
 8005652:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	2220      	movs	r2, #32
 8005658:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	2200      	movs	r2, #0
 8005660:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005664:	2300      	movs	r3, #0
 8005666:	e000      	b.n	800566a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005668:	2302      	movs	r3, #2
  }
}
 800566a:	4618      	mov	r0, r3
 800566c:	370c      	adds	r7, #12
 800566e:	46bd      	mov	sp, r7
 8005670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005674:	4770      	bx	lr

08005676 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005676:	b480      	push	{r7}
 8005678:	b085      	sub	sp, #20
 800567a:	af00      	add	r7, sp, #0
 800567c:	6078      	str	r0, [r7, #4]
 800567e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005686:	b2db      	uxtb	r3, r3
 8005688:	2b20      	cmp	r3, #32
 800568a:	d139      	bne.n	8005700 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005692:	2b01      	cmp	r3, #1
 8005694:	d101      	bne.n	800569a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005696:	2302      	movs	r3, #2
 8005698:	e033      	b.n	8005702 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	2201      	movs	r2, #1
 800569e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	2224      	movs	r2, #36	; 0x24
 80056a6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	681a      	ldr	r2, [r3, #0]
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	f022 0201 	bic.w	r2, r2, #1
 80056b8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80056c8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80056ca:	683b      	ldr	r3, [r7, #0]
 80056cc:	021b      	lsls	r3, r3, #8
 80056ce:	68fa      	ldr	r2, [r7, #12]
 80056d0:	4313      	orrs	r3, r2
 80056d2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	68fa      	ldr	r2, [r7, #12]
 80056da:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	681a      	ldr	r2, [r3, #0]
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f042 0201 	orr.w	r2, r2, #1
 80056ea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	2220      	movs	r2, #32
 80056f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	2200      	movs	r2, #0
 80056f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80056fc:	2300      	movs	r3, #0
 80056fe:	e000      	b.n	8005702 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005700:	2302      	movs	r3, #2
  }
}
 8005702:	4618      	mov	r0, r3
 8005704:	3714      	adds	r7, #20
 8005706:	46bd      	mov	sp, r7
 8005708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800570c:	4770      	bx	lr
	...

08005710 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005710:	b580      	push	{r7, lr}
 8005712:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8005716:	af00      	add	r7, sp, #0
 8005718:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800571c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005720:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005722:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005726:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	2b00      	cmp	r3, #0
 800572e:	d102      	bne.n	8005736 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8005730:	2301      	movs	r3, #1
 8005732:	f001 b823 	b.w	800677c <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005736:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800573a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	f003 0301 	and.w	r3, r3, #1
 8005746:	2b00      	cmp	r3, #0
 8005748:	f000 817d 	beq.w	8005a46 <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800574c:	4bbc      	ldr	r3, [pc, #752]	; (8005a40 <HAL_RCC_OscConfig+0x330>)
 800574e:	685b      	ldr	r3, [r3, #4]
 8005750:	f003 030c 	and.w	r3, r3, #12
 8005754:	2b04      	cmp	r3, #4
 8005756:	d00c      	beq.n	8005772 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005758:	4bb9      	ldr	r3, [pc, #740]	; (8005a40 <HAL_RCC_OscConfig+0x330>)
 800575a:	685b      	ldr	r3, [r3, #4]
 800575c:	f003 030c 	and.w	r3, r3, #12
 8005760:	2b08      	cmp	r3, #8
 8005762:	d15c      	bne.n	800581e <HAL_RCC_OscConfig+0x10e>
 8005764:	4bb6      	ldr	r3, [pc, #728]	; (8005a40 <HAL_RCC_OscConfig+0x330>)
 8005766:	685b      	ldr	r3, [r3, #4]
 8005768:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800576c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005770:	d155      	bne.n	800581e <HAL_RCC_OscConfig+0x10e>
 8005772:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005776:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800577a:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 800577e:	fa93 f3a3 	rbit	r3, r3
 8005782:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8005786:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800578a:	fab3 f383 	clz	r3, r3
 800578e:	b2db      	uxtb	r3, r3
 8005790:	095b      	lsrs	r3, r3, #5
 8005792:	b2db      	uxtb	r3, r3
 8005794:	f043 0301 	orr.w	r3, r3, #1
 8005798:	b2db      	uxtb	r3, r3
 800579a:	2b01      	cmp	r3, #1
 800579c:	d102      	bne.n	80057a4 <HAL_RCC_OscConfig+0x94>
 800579e:	4ba8      	ldr	r3, [pc, #672]	; (8005a40 <HAL_RCC_OscConfig+0x330>)
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	e015      	b.n	80057d0 <HAL_RCC_OscConfig+0xc0>
 80057a4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80057a8:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057ac:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 80057b0:	fa93 f3a3 	rbit	r3, r3
 80057b4:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 80057b8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80057bc:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 80057c0:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 80057c4:	fa93 f3a3 	rbit	r3, r3
 80057c8:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 80057cc:	4b9c      	ldr	r3, [pc, #624]	; (8005a40 <HAL_RCC_OscConfig+0x330>)
 80057ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057d0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80057d4:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 80057d8:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 80057dc:	fa92 f2a2 	rbit	r2, r2
 80057e0:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 80057e4:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 80057e8:	fab2 f282 	clz	r2, r2
 80057ec:	b2d2      	uxtb	r2, r2
 80057ee:	f042 0220 	orr.w	r2, r2, #32
 80057f2:	b2d2      	uxtb	r2, r2
 80057f4:	f002 021f 	and.w	r2, r2, #31
 80057f8:	2101      	movs	r1, #1
 80057fa:	fa01 f202 	lsl.w	r2, r1, r2
 80057fe:	4013      	ands	r3, r2
 8005800:	2b00      	cmp	r3, #0
 8005802:	f000 811f 	beq.w	8005a44 <HAL_RCC_OscConfig+0x334>
 8005806:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800580a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	685b      	ldr	r3, [r3, #4]
 8005812:	2b00      	cmp	r3, #0
 8005814:	f040 8116 	bne.w	8005a44 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8005818:	2301      	movs	r3, #1
 800581a:	f000 bfaf 	b.w	800677c <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800581e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005822:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	685b      	ldr	r3, [r3, #4]
 800582a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800582e:	d106      	bne.n	800583e <HAL_RCC_OscConfig+0x12e>
 8005830:	4b83      	ldr	r3, [pc, #524]	; (8005a40 <HAL_RCC_OscConfig+0x330>)
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	4a82      	ldr	r2, [pc, #520]	; (8005a40 <HAL_RCC_OscConfig+0x330>)
 8005836:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800583a:	6013      	str	r3, [r2, #0]
 800583c:	e036      	b.n	80058ac <HAL_RCC_OscConfig+0x19c>
 800583e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005842:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	685b      	ldr	r3, [r3, #4]
 800584a:	2b00      	cmp	r3, #0
 800584c:	d10c      	bne.n	8005868 <HAL_RCC_OscConfig+0x158>
 800584e:	4b7c      	ldr	r3, [pc, #496]	; (8005a40 <HAL_RCC_OscConfig+0x330>)
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	4a7b      	ldr	r2, [pc, #492]	; (8005a40 <HAL_RCC_OscConfig+0x330>)
 8005854:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005858:	6013      	str	r3, [r2, #0]
 800585a:	4b79      	ldr	r3, [pc, #484]	; (8005a40 <HAL_RCC_OscConfig+0x330>)
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	4a78      	ldr	r2, [pc, #480]	; (8005a40 <HAL_RCC_OscConfig+0x330>)
 8005860:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005864:	6013      	str	r3, [r2, #0]
 8005866:	e021      	b.n	80058ac <HAL_RCC_OscConfig+0x19c>
 8005868:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800586c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	685b      	ldr	r3, [r3, #4]
 8005874:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005878:	d10c      	bne.n	8005894 <HAL_RCC_OscConfig+0x184>
 800587a:	4b71      	ldr	r3, [pc, #452]	; (8005a40 <HAL_RCC_OscConfig+0x330>)
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	4a70      	ldr	r2, [pc, #448]	; (8005a40 <HAL_RCC_OscConfig+0x330>)
 8005880:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005884:	6013      	str	r3, [r2, #0]
 8005886:	4b6e      	ldr	r3, [pc, #440]	; (8005a40 <HAL_RCC_OscConfig+0x330>)
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	4a6d      	ldr	r2, [pc, #436]	; (8005a40 <HAL_RCC_OscConfig+0x330>)
 800588c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005890:	6013      	str	r3, [r2, #0]
 8005892:	e00b      	b.n	80058ac <HAL_RCC_OscConfig+0x19c>
 8005894:	4b6a      	ldr	r3, [pc, #424]	; (8005a40 <HAL_RCC_OscConfig+0x330>)
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	4a69      	ldr	r2, [pc, #420]	; (8005a40 <HAL_RCC_OscConfig+0x330>)
 800589a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800589e:	6013      	str	r3, [r2, #0]
 80058a0:	4b67      	ldr	r3, [pc, #412]	; (8005a40 <HAL_RCC_OscConfig+0x330>)
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	4a66      	ldr	r2, [pc, #408]	; (8005a40 <HAL_RCC_OscConfig+0x330>)
 80058a6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80058aa:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80058ac:	4b64      	ldr	r3, [pc, #400]	; (8005a40 <HAL_RCC_OscConfig+0x330>)
 80058ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058b0:	f023 020f 	bic.w	r2, r3, #15
 80058b4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80058b8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	689b      	ldr	r3, [r3, #8]
 80058c0:	495f      	ldr	r1, [pc, #380]	; (8005a40 <HAL_RCC_OscConfig+0x330>)
 80058c2:	4313      	orrs	r3, r2
 80058c4:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80058c6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80058ca:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	685b      	ldr	r3, [r3, #4]
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d059      	beq.n	800598a <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80058d6:	f7fe f8f5 	bl	8003ac4 <HAL_GetTick>
 80058da:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80058de:	e00a      	b.n	80058f6 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80058e0:	f7fe f8f0 	bl	8003ac4 <HAL_GetTick>
 80058e4:	4602      	mov	r2, r0
 80058e6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80058ea:	1ad3      	subs	r3, r2, r3
 80058ec:	2b64      	cmp	r3, #100	; 0x64
 80058ee:	d902      	bls.n	80058f6 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 80058f0:	2303      	movs	r3, #3
 80058f2:	f000 bf43 	b.w	800677c <HAL_RCC_OscConfig+0x106c>
 80058f6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80058fa:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058fe:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8005902:	fa93 f3a3 	rbit	r3, r3
 8005906:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 800590a:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800590e:	fab3 f383 	clz	r3, r3
 8005912:	b2db      	uxtb	r3, r3
 8005914:	095b      	lsrs	r3, r3, #5
 8005916:	b2db      	uxtb	r3, r3
 8005918:	f043 0301 	orr.w	r3, r3, #1
 800591c:	b2db      	uxtb	r3, r3
 800591e:	2b01      	cmp	r3, #1
 8005920:	d102      	bne.n	8005928 <HAL_RCC_OscConfig+0x218>
 8005922:	4b47      	ldr	r3, [pc, #284]	; (8005a40 <HAL_RCC_OscConfig+0x330>)
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	e015      	b.n	8005954 <HAL_RCC_OscConfig+0x244>
 8005928:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800592c:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005930:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8005934:	fa93 f3a3 	rbit	r3, r3
 8005938:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 800593c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005940:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8005944:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8005948:	fa93 f3a3 	rbit	r3, r3
 800594c:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8005950:	4b3b      	ldr	r3, [pc, #236]	; (8005a40 <HAL_RCC_OscConfig+0x330>)
 8005952:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005954:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005958:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 800595c:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8005960:	fa92 f2a2 	rbit	r2, r2
 8005964:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8005968:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 800596c:	fab2 f282 	clz	r2, r2
 8005970:	b2d2      	uxtb	r2, r2
 8005972:	f042 0220 	orr.w	r2, r2, #32
 8005976:	b2d2      	uxtb	r2, r2
 8005978:	f002 021f 	and.w	r2, r2, #31
 800597c:	2101      	movs	r1, #1
 800597e:	fa01 f202 	lsl.w	r2, r1, r2
 8005982:	4013      	ands	r3, r2
 8005984:	2b00      	cmp	r3, #0
 8005986:	d0ab      	beq.n	80058e0 <HAL_RCC_OscConfig+0x1d0>
 8005988:	e05d      	b.n	8005a46 <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800598a:	f7fe f89b 	bl	8003ac4 <HAL_GetTick>
 800598e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005992:	e00a      	b.n	80059aa <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005994:	f7fe f896 	bl	8003ac4 <HAL_GetTick>
 8005998:	4602      	mov	r2, r0
 800599a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800599e:	1ad3      	subs	r3, r2, r3
 80059a0:	2b64      	cmp	r3, #100	; 0x64
 80059a2:	d902      	bls.n	80059aa <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 80059a4:	2303      	movs	r3, #3
 80059a6:	f000 bee9 	b.w	800677c <HAL_RCC_OscConfig+0x106c>
 80059aa:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80059ae:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059b2:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 80059b6:	fa93 f3a3 	rbit	r3, r3
 80059ba:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 80059be:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80059c2:	fab3 f383 	clz	r3, r3
 80059c6:	b2db      	uxtb	r3, r3
 80059c8:	095b      	lsrs	r3, r3, #5
 80059ca:	b2db      	uxtb	r3, r3
 80059cc:	f043 0301 	orr.w	r3, r3, #1
 80059d0:	b2db      	uxtb	r3, r3
 80059d2:	2b01      	cmp	r3, #1
 80059d4:	d102      	bne.n	80059dc <HAL_RCC_OscConfig+0x2cc>
 80059d6:	4b1a      	ldr	r3, [pc, #104]	; (8005a40 <HAL_RCC_OscConfig+0x330>)
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	e015      	b.n	8005a08 <HAL_RCC_OscConfig+0x2f8>
 80059dc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80059e0:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059e4:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 80059e8:	fa93 f3a3 	rbit	r3, r3
 80059ec:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 80059f0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80059f4:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 80059f8:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 80059fc:	fa93 f3a3 	rbit	r3, r3
 8005a00:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8005a04:	4b0e      	ldr	r3, [pc, #56]	; (8005a40 <HAL_RCC_OscConfig+0x330>)
 8005a06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a08:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005a0c:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8005a10:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8005a14:	fa92 f2a2 	rbit	r2, r2
 8005a18:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8005a1c:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8005a20:	fab2 f282 	clz	r2, r2
 8005a24:	b2d2      	uxtb	r2, r2
 8005a26:	f042 0220 	orr.w	r2, r2, #32
 8005a2a:	b2d2      	uxtb	r2, r2
 8005a2c:	f002 021f 	and.w	r2, r2, #31
 8005a30:	2101      	movs	r1, #1
 8005a32:	fa01 f202 	lsl.w	r2, r1, r2
 8005a36:	4013      	ands	r3, r2
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d1ab      	bne.n	8005994 <HAL_RCC_OscConfig+0x284>
 8005a3c:	e003      	b.n	8005a46 <HAL_RCC_OscConfig+0x336>
 8005a3e:	bf00      	nop
 8005a40:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005a44:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005a46:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005a4a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	f003 0302 	and.w	r3, r3, #2
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	f000 817d 	beq.w	8005d56 <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8005a5c:	4ba6      	ldr	r3, [pc, #664]	; (8005cf8 <HAL_RCC_OscConfig+0x5e8>)
 8005a5e:	685b      	ldr	r3, [r3, #4]
 8005a60:	f003 030c 	and.w	r3, r3, #12
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d00b      	beq.n	8005a80 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8005a68:	4ba3      	ldr	r3, [pc, #652]	; (8005cf8 <HAL_RCC_OscConfig+0x5e8>)
 8005a6a:	685b      	ldr	r3, [r3, #4]
 8005a6c:	f003 030c 	and.w	r3, r3, #12
 8005a70:	2b08      	cmp	r3, #8
 8005a72:	d172      	bne.n	8005b5a <HAL_RCC_OscConfig+0x44a>
 8005a74:	4ba0      	ldr	r3, [pc, #640]	; (8005cf8 <HAL_RCC_OscConfig+0x5e8>)
 8005a76:	685b      	ldr	r3, [r3, #4]
 8005a78:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d16c      	bne.n	8005b5a <HAL_RCC_OscConfig+0x44a>
 8005a80:	2302      	movs	r3, #2
 8005a82:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a86:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8005a8a:	fa93 f3a3 	rbit	r3, r3
 8005a8e:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8005a92:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005a96:	fab3 f383 	clz	r3, r3
 8005a9a:	b2db      	uxtb	r3, r3
 8005a9c:	095b      	lsrs	r3, r3, #5
 8005a9e:	b2db      	uxtb	r3, r3
 8005aa0:	f043 0301 	orr.w	r3, r3, #1
 8005aa4:	b2db      	uxtb	r3, r3
 8005aa6:	2b01      	cmp	r3, #1
 8005aa8:	d102      	bne.n	8005ab0 <HAL_RCC_OscConfig+0x3a0>
 8005aaa:	4b93      	ldr	r3, [pc, #588]	; (8005cf8 <HAL_RCC_OscConfig+0x5e8>)
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	e013      	b.n	8005ad8 <HAL_RCC_OscConfig+0x3c8>
 8005ab0:	2302      	movs	r3, #2
 8005ab2:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ab6:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8005aba:	fa93 f3a3 	rbit	r3, r3
 8005abe:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8005ac2:	2302      	movs	r3, #2
 8005ac4:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8005ac8:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8005acc:	fa93 f3a3 	rbit	r3, r3
 8005ad0:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8005ad4:	4b88      	ldr	r3, [pc, #544]	; (8005cf8 <HAL_RCC_OscConfig+0x5e8>)
 8005ad6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ad8:	2202      	movs	r2, #2
 8005ada:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8005ade:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8005ae2:	fa92 f2a2 	rbit	r2, r2
 8005ae6:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8005aea:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8005aee:	fab2 f282 	clz	r2, r2
 8005af2:	b2d2      	uxtb	r2, r2
 8005af4:	f042 0220 	orr.w	r2, r2, #32
 8005af8:	b2d2      	uxtb	r2, r2
 8005afa:	f002 021f 	and.w	r2, r2, #31
 8005afe:	2101      	movs	r1, #1
 8005b00:	fa01 f202 	lsl.w	r2, r1, r2
 8005b04:	4013      	ands	r3, r2
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d00a      	beq.n	8005b20 <HAL_RCC_OscConfig+0x410>
 8005b0a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005b0e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	691b      	ldr	r3, [r3, #16]
 8005b16:	2b01      	cmp	r3, #1
 8005b18:	d002      	beq.n	8005b20 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8005b1a:	2301      	movs	r3, #1
 8005b1c:	f000 be2e 	b.w	800677c <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005b20:	4b75      	ldr	r3, [pc, #468]	; (8005cf8 <HAL_RCC_OscConfig+0x5e8>)
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005b28:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005b2c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	695b      	ldr	r3, [r3, #20]
 8005b34:	21f8      	movs	r1, #248	; 0xf8
 8005b36:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b3a:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8005b3e:	fa91 f1a1 	rbit	r1, r1
 8005b42:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8005b46:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8005b4a:	fab1 f181 	clz	r1, r1
 8005b4e:	b2c9      	uxtb	r1, r1
 8005b50:	408b      	lsls	r3, r1
 8005b52:	4969      	ldr	r1, [pc, #420]	; (8005cf8 <HAL_RCC_OscConfig+0x5e8>)
 8005b54:	4313      	orrs	r3, r2
 8005b56:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005b58:	e0fd      	b.n	8005d56 <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005b5a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005b5e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	691b      	ldr	r3, [r3, #16]
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	f000 8088 	beq.w	8005c7c <HAL_RCC_OscConfig+0x56c>
 8005b6c:	2301      	movs	r3, #1
 8005b6e:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b72:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8005b76:	fa93 f3a3 	rbit	r3, r3
 8005b7a:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8005b7e:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005b82:	fab3 f383 	clz	r3, r3
 8005b86:	b2db      	uxtb	r3, r3
 8005b88:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005b8c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005b90:	009b      	lsls	r3, r3, #2
 8005b92:	461a      	mov	r2, r3
 8005b94:	2301      	movs	r3, #1
 8005b96:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b98:	f7fd ff94 	bl	8003ac4 <HAL_GetTick>
 8005b9c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005ba0:	e00a      	b.n	8005bb8 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005ba2:	f7fd ff8f 	bl	8003ac4 <HAL_GetTick>
 8005ba6:	4602      	mov	r2, r0
 8005ba8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005bac:	1ad3      	subs	r3, r2, r3
 8005bae:	2b02      	cmp	r3, #2
 8005bb0:	d902      	bls.n	8005bb8 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8005bb2:	2303      	movs	r3, #3
 8005bb4:	f000 bde2 	b.w	800677c <HAL_RCC_OscConfig+0x106c>
 8005bb8:	2302      	movs	r3, #2
 8005bba:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005bbe:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8005bc2:	fa93 f3a3 	rbit	r3, r3
 8005bc6:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8005bca:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005bce:	fab3 f383 	clz	r3, r3
 8005bd2:	b2db      	uxtb	r3, r3
 8005bd4:	095b      	lsrs	r3, r3, #5
 8005bd6:	b2db      	uxtb	r3, r3
 8005bd8:	f043 0301 	orr.w	r3, r3, #1
 8005bdc:	b2db      	uxtb	r3, r3
 8005bde:	2b01      	cmp	r3, #1
 8005be0:	d102      	bne.n	8005be8 <HAL_RCC_OscConfig+0x4d8>
 8005be2:	4b45      	ldr	r3, [pc, #276]	; (8005cf8 <HAL_RCC_OscConfig+0x5e8>)
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	e013      	b.n	8005c10 <HAL_RCC_OscConfig+0x500>
 8005be8:	2302      	movs	r3, #2
 8005bea:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005bee:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8005bf2:	fa93 f3a3 	rbit	r3, r3
 8005bf6:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8005bfa:	2302      	movs	r3, #2
 8005bfc:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8005c00:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8005c04:	fa93 f3a3 	rbit	r3, r3
 8005c08:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8005c0c:	4b3a      	ldr	r3, [pc, #232]	; (8005cf8 <HAL_RCC_OscConfig+0x5e8>)
 8005c0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c10:	2202      	movs	r2, #2
 8005c12:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8005c16:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8005c1a:	fa92 f2a2 	rbit	r2, r2
 8005c1e:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8005c22:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8005c26:	fab2 f282 	clz	r2, r2
 8005c2a:	b2d2      	uxtb	r2, r2
 8005c2c:	f042 0220 	orr.w	r2, r2, #32
 8005c30:	b2d2      	uxtb	r2, r2
 8005c32:	f002 021f 	and.w	r2, r2, #31
 8005c36:	2101      	movs	r1, #1
 8005c38:	fa01 f202 	lsl.w	r2, r1, r2
 8005c3c:	4013      	ands	r3, r2
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d0af      	beq.n	8005ba2 <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005c42:	4b2d      	ldr	r3, [pc, #180]	; (8005cf8 <HAL_RCC_OscConfig+0x5e8>)
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005c4a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005c4e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	695b      	ldr	r3, [r3, #20]
 8005c56:	21f8      	movs	r1, #248	; 0xf8
 8005c58:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c5c:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8005c60:	fa91 f1a1 	rbit	r1, r1
 8005c64:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8005c68:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8005c6c:	fab1 f181 	clz	r1, r1
 8005c70:	b2c9      	uxtb	r1, r1
 8005c72:	408b      	lsls	r3, r1
 8005c74:	4920      	ldr	r1, [pc, #128]	; (8005cf8 <HAL_RCC_OscConfig+0x5e8>)
 8005c76:	4313      	orrs	r3, r2
 8005c78:	600b      	str	r3, [r1, #0]
 8005c7a:	e06c      	b.n	8005d56 <HAL_RCC_OscConfig+0x646>
 8005c7c:	2301      	movs	r3, #1
 8005c7e:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c82:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8005c86:	fa93 f3a3 	rbit	r3, r3
 8005c8a:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8005c8e:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005c92:	fab3 f383 	clz	r3, r3
 8005c96:	b2db      	uxtb	r3, r3
 8005c98:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005c9c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005ca0:	009b      	lsls	r3, r3, #2
 8005ca2:	461a      	mov	r2, r3
 8005ca4:	2300      	movs	r3, #0
 8005ca6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ca8:	f7fd ff0c 	bl	8003ac4 <HAL_GetTick>
 8005cac:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005cb0:	e00a      	b.n	8005cc8 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005cb2:	f7fd ff07 	bl	8003ac4 <HAL_GetTick>
 8005cb6:	4602      	mov	r2, r0
 8005cb8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005cbc:	1ad3      	subs	r3, r2, r3
 8005cbe:	2b02      	cmp	r3, #2
 8005cc0:	d902      	bls.n	8005cc8 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8005cc2:	2303      	movs	r3, #3
 8005cc4:	f000 bd5a 	b.w	800677c <HAL_RCC_OscConfig+0x106c>
 8005cc8:	2302      	movs	r3, #2
 8005cca:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005cce:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8005cd2:	fa93 f3a3 	rbit	r3, r3
 8005cd6:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8005cda:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005cde:	fab3 f383 	clz	r3, r3
 8005ce2:	b2db      	uxtb	r3, r3
 8005ce4:	095b      	lsrs	r3, r3, #5
 8005ce6:	b2db      	uxtb	r3, r3
 8005ce8:	f043 0301 	orr.w	r3, r3, #1
 8005cec:	b2db      	uxtb	r3, r3
 8005cee:	2b01      	cmp	r3, #1
 8005cf0:	d104      	bne.n	8005cfc <HAL_RCC_OscConfig+0x5ec>
 8005cf2:	4b01      	ldr	r3, [pc, #4]	; (8005cf8 <HAL_RCC_OscConfig+0x5e8>)
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	e015      	b.n	8005d24 <HAL_RCC_OscConfig+0x614>
 8005cf8:	40021000 	.word	0x40021000
 8005cfc:	2302      	movs	r3, #2
 8005cfe:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d02:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005d06:	fa93 f3a3 	rbit	r3, r3
 8005d0a:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8005d0e:	2302      	movs	r3, #2
 8005d10:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8005d14:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8005d18:	fa93 f3a3 	rbit	r3, r3
 8005d1c:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8005d20:	4bc8      	ldr	r3, [pc, #800]	; (8006044 <HAL_RCC_OscConfig+0x934>)
 8005d22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d24:	2202      	movs	r2, #2
 8005d26:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8005d2a:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8005d2e:	fa92 f2a2 	rbit	r2, r2
 8005d32:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8005d36:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8005d3a:	fab2 f282 	clz	r2, r2
 8005d3e:	b2d2      	uxtb	r2, r2
 8005d40:	f042 0220 	orr.w	r2, r2, #32
 8005d44:	b2d2      	uxtb	r2, r2
 8005d46:	f002 021f 	and.w	r2, r2, #31
 8005d4a:	2101      	movs	r1, #1
 8005d4c:	fa01 f202 	lsl.w	r2, r1, r2
 8005d50:	4013      	ands	r3, r2
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d1ad      	bne.n	8005cb2 <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005d56:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005d5a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	f003 0308 	and.w	r3, r3, #8
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	f000 8110 	beq.w	8005f8c <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005d6c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005d70:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	699b      	ldr	r3, [r3, #24]
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d079      	beq.n	8005e70 <HAL_RCC_OscConfig+0x760>
 8005d7c:	2301      	movs	r3, #1
 8005d7e:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d82:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8005d86:	fa93 f3a3 	rbit	r3, r3
 8005d8a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8005d8e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005d92:	fab3 f383 	clz	r3, r3
 8005d96:	b2db      	uxtb	r3, r3
 8005d98:	461a      	mov	r2, r3
 8005d9a:	4bab      	ldr	r3, [pc, #684]	; (8006048 <HAL_RCC_OscConfig+0x938>)
 8005d9c:	4413      	add	r3, r2
 8005d9e:	009b      	lsls	r3, r3, #2
 8005da0:	461a      	mov	r2, r3
 8005da2:	2301      	movs	r3, #1
 8005da4:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005da6:	f7fd fe8d 	bl	8003ac4 <HAL_GetTick>
 8005daa:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005dae:	e00a      	b.n	8005dc6 <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005db0:	f7fd fe88 	bl	8003ac4 <HAL_GetTick>
 8005db4:	4602      	mov	r2, r0
 8005db6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005dba:	1ad3      	subs	r3, r2, r3
 8005dbc:	2b02      	cmp	r3, #2
 8005dbe:	d902      	bls.n	8005dc6 <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8005dc0:	2303      	movs	r3, #3
 8005dc2:	f000 bcdb 	b.w	800677c <HAL_RCC_OscConfig+0x106c>
 8005dc6:	2302      	movs	r3, #2
 8005dc8:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005dcc:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8005dd0:	fa93 f3a3 	rbit	r3, r3
 8005dd4:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8005dd8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005ddc:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8005de0:	2202      	movs	r2, #2
 8005de2:	601a      	str	r2, [r3, #0]
 8005de4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005de8:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	fa93 f2a3 	rbit	r2, r3
 8005df2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005df6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8005dfa:	601a      	str	r2, [r3, #0]
 8005dfc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005e00:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005e04:	2202      	movs	r2, #2
 8005e06:	601a      	str	r2, [r3, #0]
 8005e08:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005e0c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	fa93 f2a3 	rbit	r2, r3
 8005e16:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005e1a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8005e1e:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005e20:	4b88      	ldr	r3, [pc, #544]	; (8006044 <HAL_RCC_OscConfig+0x934>)
 8005e22:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005e24:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005e28:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8005e2c:	2102      	movs	r1, #2
 8005e2e:	6019      	str	r1, [r3, #0]
 8005e30:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005e34:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	fa93 f1a3 	rbit	r1, r3
 8005e3e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005e42:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8005e46:	6019      	str	r1, [r3, #0]
  return result;
 8005e48:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005e4c:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	fab3 f383 	clz	r3, r3
 8005e56:	b2db      	uxtb	r3, r3
 8005e58:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8005e5c:	b2db      	uxtb	r3, r3
 8005e5e:	f003 031f 	and.w	r3, r3, #31
 8005e62:	2101      	movs	r1, #1
 8005e64:	fa01 f303 	lsl.w	r3, r1, r3
 8005e68:	4013      	ands	r3, r2
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d0a0      	beq.n	8005db0 <HAL_RCC_OscConfig+0x6a0>
 8005e6e:	e08d      	b.n	8005f8c <HAL_RCC_OscConfig+0x87c>
 8005e70:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005e74:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8005e78:	2201      	movs	r2, #1
 8005e7a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e7c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005e80:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	fa93 f2a3 	rbit	r2, r3
 8005e8a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005e8e:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8005e92:	601a      	str	r2, [r3, #0]
  return result;
 8005e94:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005e98:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8005e9c:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005e9e:	fab3 f383 	clz	r3, r3
 8005ea2:	b2db      	uxtb	r3, r3
 8005ea4:	461a      	mov	r2, r3
 8005ea6:	4b68      	ldr	r3, [pc, #416]	; (8006048 <HAL_RCC_OscConfig+0x938>)
 8005ea8:	4413      	add	r3, r2
 8005eaa:	009b      	lsls	r3, r3, #2
 8005eac:	461a      	mov	r2, r3
 8005eae:	2300      	movs	r3, #0
 8005eb0:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005eb2:	f7fd fe07 	bl	8003ac4 <HAL_GetTick>
 8005eb6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005eba:	e00a      	b.n	8005ed2 <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005ebc:	f7fd fe02 	bl	8003ac4 <HAL_GetTick>
 8005ec0:	4602      	mov	r2, r0
 8005ec2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005ec6:	1ad3      	subs	r3, r2, r3
 8005ec8:	2b02      	cmp	r3, #2
 8005eca:	d902      	bls.n	8005ed2 <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8005ecc:	2303      	movs	r3, #3
 8005ece:	f000 bc55 	b.w	800677c <HAL_RCC_OscConfig+0x106c>
 8005ed2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005ed6:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8005eda:	2202      	movs	r2, #2
 8005edc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ede:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005ee2:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	fa93 f2a3 	rbit	r2, r3
 8005eec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005ef0:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8005ef4:	601a      	str	r2, [r3, #0]
 8005ef6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005efa:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8005efe:	2202      	movs	r2, #2
 8005f00:	601a      	str	r2, [r3, #0]
 8005f02:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005f06:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	fa93 f2a3 	rbit	r2, r3
 8005f10:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005f14:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8005f18:	601a      	str	r2, [r3, #0]
 8005f1a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005f1e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005f22:	2202      	movs	r2, #2
 8005f24:	601a      	str	r2, [r3, #0]
 8005f26:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005f2a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	fa93 f2a3 	rbit	r2, r3
 8005f34:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005f38:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8005f3c:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005f3e:	4b41      	ldr	r3, [pc, #260]	; (8006044 <HAL_RCC_OscConfig+0x934>)
 8005f40:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005f42:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005f46:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8005f4a:	2102      	movs	r1, #2
 8005f4c:	6019      	str	r1, [r3, #0]
 8005f4e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005f52:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	fa93 f1a3 	rbit	r1, r3
 8005f5c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005f60:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8005f64:	6019      	str	r1, [r3, #0]
  return result;
 8005f66:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005f6a:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	fab3 f383 	clz	r3, r3
 8005f74:	b2db      	uxtb	r3, r3
 8005f76:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8005f7a:	b2db      	uxtb	r3, r3
 8005f7c:	f003 031f 	and.w	r3, r3, #31
 8005f80:	2101      	movs	r1, #1
 8005f82:	fa01 f303 	lsl.w	r3, r1, r3
 8005f86:	4013      	ands	r3, r2
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d197      	bne.n	8005ebc <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005f8c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005f90:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	f003 0304 	and.w	r3, r3, #4
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	f000 81a1 	beq.w	80062e4 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005fa2:	2300      	movs	r3, #0
 8005fa4:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005fa8:	4b26      	ldr	r3, [pc, #152]	; (8006044 <HAL_RCC_OscConfig+0x934>)
 8005faa:	69db      	ldr	r3, [r3, #28]
 8005fac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d116      	bne.n	8005fe2 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005fb4:	4b23      	ldr	r3, [pc, #140]	; (8006044 <HAL_RCC_OscConfig+0x934>)
 8005fb6:	69db      	ldr	r3, [r3, #28]
 8005fb8:	4a22      	ldr	r2, [pc, #136]	; (8006044 <HAL_RCC_OscConfig+0x934>)
 8005fba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005fbe:	61d3      	str	r3, [r2, #28]
 8005fc0:	4b20      	ldr	r3, [pc, #128]	; (8006044 <HAL_RCC_OscConfig+0x934>)
 8005fc2:	69db      	ldr	r3, [r3, #28]
 8005fc4:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8005fc8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005fcc:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8005fd0:	601a      	str	r2, [r3, #0]
 8005fd2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005fd6:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8005fda:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8005fdc:	2301      	movs	r3, #1
 8005fde:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005fe2:	4b1a      	ldr	r3, [pc, #104]	; (800604c <HAL_RCC_OscConfig+0x93c>)
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d11a      	bne.n	8006024 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005fee:	4b17      	ldr	r3, [pc, #92]	; (800604c <HAL_RCC_OscConfig+0x93c>)
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	4a16      	ldr	r2, [pc, #88]	; (800604c <HAL_RCC_OscConfig+0x93c>)
 8005ff4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005ff8:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005ffa:	f7fd fd63 	bl	8003ac4 <HAL_GetTick>
 8005ffe:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006002:	e009      	b.n	8006018 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006004:	f7fd fd5e 	bl	8003ac4 <HAL_GetTick>
 8006008:	4602      	mov	r2, r0
 800600a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800600e:	1ad3      	subs	r3, r2, r3
 8006010:	2b64      	cmp	r3, #100	; 0x64
 8006012:	d901      	bls.n	8006018 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8006014:	2303      	movs	r3, #3
 8006016:	e3b1      	b.n	800677c <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006018:	4b0c      	ldr	r3, [pc, #48]	; (800604c <HAL_RCC_OscConfig+0x93c>)
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006020:	2b00      	cmp	r3, #0
 8006022:	d0ef      	beq.n	8006004 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006024:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006028:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	68db      	ldr	r3, [r3, #12]
 8006030:	2b01      	cmp	r3, #1
 8006032:	d10d      	bne.n	8006050 <HAL_RCC_OscConfig+0x940>
 8006034:	4b03      	ldr	r3, [pc, #12]	; (8006044 <HAL_RCC_OscConfig+0x934>)
 8006036:	6a1b      	ldr	r3, [r3, #32]
 8006038:	4a02      	ldr	r2, [pc, #8]	; (8006044 <HAL_RCC_OscConfig+0x934>)
 800603a:	f043 0301 	orr.w	r3, r3, #1
 800603e:	6213      	str	r3, [r2, #32]
 8006040:	e03c      	b.n	80060bc <HAL_RCC_OscConfig+0x9ac>
 8006042:	bf00      	nop
 8006044:	40021000 	.word	0x40021000
 8006048:	10908120 	.word	0x10908120
 800604c:	40007000 	.word	0x40007000
 8006050:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006054:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	68db      	ldr	r3, [r3, #12]
 800605c:	2b00      	cmp	r3, #0
 800605e:	d10c      	bne.n	800607a <HAL_RCC_OscConfig+0x96a>
 8006060:	4bc1      	ldr	r3, [pc, #772]	; (8006368 <HAL_RCC_OscConfig+0xc58>)
 8006062:	6a1b      	ldr	r3, [r3, #32]
 8006064:	4ac0      	ldr	r2, [pc, #768]	; (8006368 <HAL_RCC_OscConfig+0xc58>)
 8006066:	f023 0301 	bic.w	r3, r3, #1
 800606a:	6213      	str	r3, [r2, #32]
 800606c:	4bbe      	ldr	r3, [pc, #760]	; (8006368 <HAL_RCC_OscConfig+0xc58>)
 800606e:	6a1b      	ldr	r3, [r3, #32]
 8006070:	4abd      	ldr	r2, [pc, #756]	; (8006368 <HAL_RCC_OscConfig+0xc58>)
 8006072:	f023 0304 	bic.w	r3, r3, #4
 8006076:	6213      	str	r3, [r2, #32]
 8006078:	e020      	b.n	80060bc <HAL_RCC_OscConfig+0x9ac>
 800607a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800607e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	68db      	ldr	r3, [r3, #12]
 8006086:	2b05      	cmp	r3, #5
 8006088:	d10c      	bne.n	80060a4 <HAL_RCC_OscConfig+0x994>
 800608a:	4bb7      	ldr	r3, [pc, #732]	; (8006368 <HAL_RCC_OscConfig+0xc58>)
 800608c:	6a1b      	ldr	r3, [r3, #32]
 800608e:	4ab6      	ldr	r2, [pc, #728]	; (8006368 <HAL_RCC_OscConfig+0xc58>)
 8006090:	f043 0304 	orr.w	r3, r3, #4
 8006094:	6213      	str	r3, [r2, #32]
 8006096:	4bb4      	ldr	r3, [pc, #720]	; (8006368 <HAL_RCC_OscConfig+0xc58>)
 8006098:	6a1b      	ldr	r3, [r3, #32]
 800609a:	4ab3      	ldr	r2, [pc, #716]	; (8006368 <HAL_RCC_OscConfig+0xc58>)
 800609c:	f043 0301 	orr.w	r3, r3, #1
 80060a0:	6213      	str	r3, [r2, #32]
 80060a2:	e00b      	b.n	80060bc <HAL_RCC_OscConfig+0x9ac>
 80060a4:	4bb0      	ldr	r3, [pc, #704]	; (8006368 <HAL_RCC_OscConfig+0xc58>)
 80060a6:	6a1b      	ldr	r3, [r3, #32]
 80060a8:	4aaf      	ldr	r2, [pc, #700]	; (8006368 <HAL_RCC_OscConfig+0xc58>)
 80060aa:	f023 0301 	bic.w	r3, r3, #1
 80060ae:	6213      	str	r3, [r2, #32]
 80060b0:	4bad      	ldr	r3, [pc, #692]	; (8006368 <HAL_RCC_OscConfig+0xc58>)
 80060b2:	6a1b      	ldr	r3, [r3, #32]
 80060b4:	4aac      	ldr	r2, [pc, #688]	; (8006368 <HAL_RCC_OscConfig+0xc58>)
 80060b6:	f023 0304 	bic.w	r3, r3, #4
 80060ba:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80060bc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80060c0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	68db      	ldr	r3, [r3, #12]
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	f000 8081 	beq.w	80061d0 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80060ce:	f7fd fcf9 	bl	8003ac4 <HAL_GetTick>
 80060d2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80060d6:	e00b      	b.n	80060f0 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80060d8:	f7fd fcf4 	bl	8003ac4 <HAL_GetTick>
 80060dc:	4602      	mov	r2, r0
 80060de:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80060e2:	1ad3      	subs	r3, r2, r3
 80060e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80060e8:	4293      	cmp	r3, r2
 80060ea:	d901      	bls.n	80060f0 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 80060ec:	2303      	movs	r3, #3
 80060ee:	e345      	b.n	800677c <HAL_RCC_OscConfig+0x106c>
 80060f0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80060f4:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 80060f8:	2202      	movs	r2, #2
 80060fa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80060fc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006100:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	fa93 f2a3 	rbit	r2, r3
 800610a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800610e:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8006112:	601a      	str	r2, [r3, #0]
 8006114:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006118:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 800611c:	2202      	movs	r2, #2
 800611e:	601a      	str	r2, [r3, #0]
 8006120:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006124:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	fa93 f2a3 	rbit	r2, r3
 800612e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006132:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8006136:	601a      	str	r2, [r3, #0]
  return result;
 8006138:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800613c:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8006140:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006142:	fab3 f383 	clz	r3, r3
 8006146:	b2db      	uxtb	r3, r3
 8006148:	095b      	lsrs	r3, r3, #5
 800614a:	b2db      	uxtb	r3, r3
 800614c:	f043 0302 	orr.w	r3, r3, #2
 8006150:	b2db      	uxtb	r3, r3
 8006152:	2b02      	cmp	r3, #2
 8006154:	d102      	bne.n	800615c <HAL_RCC_OscConfig+0xa4c>
 8006156:	4b84      	ldr	r3, [pc, #528]	; (8006368 <HAL_RCC_OscConfig+0xc58>)
 8006158:	6a1b      	ldr	r3, [r3, #32]
 800615a:	e013      	b.n	8006184 <HAL_RCC_OscConfig+0xa74>
 800615c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006160:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8006164:	2202      	movs	r2, #2
 8006166:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006168:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800616c:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	fa93 f2a3 	rbit	r2, r3
 8006176:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800617a:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 800617e:	601a      	str	r2, [r3, #0]
 8006180:	4b79      	ldr	r3, [pc, #484]	; (8006368 <HAL_RCC_OscConfig+0xc58>)
 8006182:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006184:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8006188:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 800618c:	2102      	movs	r1, #2
 800618e:	6011      	str	r1, [r2, #0]
 8006190:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8006194:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8006198:	6812      	ldr	r2, [r2, #0]
 800619a:	fa92 f1a2 	rbit	r1, r2
 800619e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80061a2:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 80061a6:	6011      	str	r1, [r2, #0]
  return result;
 80061a8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80061ac:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 80061b0:	6812      	ldr	r2, [r2, #0]
 80061b2:	fab2 f282 	clz	r2, r2
 80061b6:	b2d2      	uxtb	r2, r2
 80061b8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80061bc:	b2d2      	uxtb	r2, r2
 80061be:	f002 021f 	and.w	r2, r2, #31
 80061c2:	2101      	movs	r1, #1
 80061c4:	fa01 f202 	lsl.w	r2, r1, r2
 80061c8:	4013      	ands	r3, r2
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d084      	beq.n	80060d8 <HAL_RCC_OscConfig+0x9c8>
 80061ce:	e07f      	b.n	80062d0 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80061d0:	f7fd fc78 	bl	8003ac4 <HAL_GetTick>
 80061d4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80061d8:	e00b      	b.n	80061f2 <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80061da:	f7fd fc73 	bl	8003ac4 <HAL_GetTick>
 80061de:	4602      	mov	r2, r0
 80061e0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80061e4:	1ad3      	subs	r3, r2, r3
 80061e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80061ea:	4293      	cmp	r3, r2
 80061ec:	d901      	bls.n	80061f2 <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 80061ee:	2303      	movs	r3, #3
 80061f0:	e2c4      	b.n	800677c <HAL_RCC_OscConfig+0x106c>
 80061f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80061f6:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 80061fa:	2202      	movs	r2, #2
 80061fc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80061fe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006202:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	fa93 f2a3 	rbit	r2, r3
 800620c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006210:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8006214:	601a      	str	r2, [r3, #0]
 8006216:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800621a:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 800621e:	2202      	movs	r2, #2
 8006220:	601a      	str	r2, [r3, #0]
 8006222:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006226:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	fa93 f2a3 	rbit	r2, r3
 8006230:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006234:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8006238:	601a      	str	r2, [r3, #0]
  return result;
 800623a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800623e:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8006242:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006244:	fab3 f383 	clz	r3, r3
 8006248:	b2db      	uxtb	r3, r3
 800624a:	095b      	lsrs	r3, r3, #5
 800624c:	b2db      	uxtb	r3, r3
 800624e:	f043 0302 	orr.w	r3, r3, #2
 8006252:	b2db      	uxtb	r3, r3
 8006254:	2b02      	cmp	r3, #2
 8006256:	d102      	bne.n	800625e <HAL_RCC_OscConfig+0xb4e>
 8006258:	4b43      	ldr	r3, [pc, #268]	; (8006368 <HAL_RCC_OscConfig+0xc58>)
 800625a:	6a1b      	ldr	r3, [r3, #32]
 800625c:	e013      	b.n	8006286 <HAL_RCC_OscConfig+0xb76>
 800625e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006262:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8006266:	2202      	movs	r2, #2
 8006268:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800626a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800626e:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	fa93 f2a3 	rbit	r2, r3
 8006278:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800627c:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8006280:	601a      	str	r2, [r3, #0]
 8006282:	4b39      	ldr	r3, [pc, #228]	; (8006368 <HAL_RCC_OscConfig+0xc58>)
 8006284:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006286:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800628a:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 800628e:	2102      	movs	r1, #2
 8006290:	6011      	str	r1, [r2, #0]
 8006292:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8006296:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 800629a:	6812      	ldr	r2, [r2, #0]
 800629c:	fa92 f1a2 	rbit	r1, r2
 80062a0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80062a4:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80062a8:	6011      	str	r1, [r2, #0]
  return result;
 80062aa:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80062ae:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80062b2:	6812      	ldr	r2, [r2, #0]
 80062b4:	fab2 f282 	clz	r2, r2
 80062b8:	b2d2      	uxtb	r2, r2
 80062ba:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80062be:	b2d2      	uxtb	r2, r2
 80062c0:	f002 021f 	and.w	r2, r2, #31
 80062c4:	2101      	movs	r1, #1
 80062c6:	fa01 f202 	lsl.w	r2, r1, r2
 80062ca:	4013      	ands	r3, r2
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d184      	bne.n	80061da <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80062d0:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 80062d4:	2b01      	cmp	r3, #1
 80062d6:	d105      	bne.n	80062e4 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80062d8:	4b23      	ldr	r3, [pc, #140]	; (8006368 <HAL_RCC_OscConfig+0xc58>)
 80062da:	69db      	ldr	r3, [r3, #28]
 80062dc:	4a22      	ldr	r2, [pc, #136]	; (8006368 <HAL_RCC_OscConfig+0xc58>)
 80062de:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80062e2:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80062e4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80062e8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	69db      	ldr	r3, [r3, #28]
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	f000 8242 	beq.w	800677a <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80062f6:	4b1c      	ldr	r3, [pc, #112]	; (8006368 <HAL_RCC_OscConfig+0xc58>)
 80062f8:	685b      	ldr	r3, [r3, #4]
 80062fa:	f003 030c 	and.w	r3, r3, #12
 80062fe:	2b08      	cmp	r3, #8
 8006300:	f000 8213 	beq.w	800672a <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006304:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006308:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	69db      	ldr	r3, [r3, #28]
 8006310:	2b02      	cmp	r3, #2
 8006312:	f040 8162 	bne.w	80065da <HAL_RCC_OscConfig+0xeca>
 8006316:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800631a:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 800631e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006322:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006324:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006328:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	fa93 f2a3 	rbit	r2, r3
 8006332:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006336:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 800633a:	601a      	str	r2, [r3, #0]
  return result;
 800633c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006340:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8006344:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006346:	fab3 f383 	clz	r3, r3
 800634a:	b2db      	uxtb	r3, r3
 800634c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8006350:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8006354:	009b      	lsls	r3, r3, #2
 8006356:	461a      	mov	r2, r3
 8006358:	2300      	movs	r3, #0
 800635a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800635c:	f7fd fbb2 	bl	8003ac4 <HAL_GetTick>
 8006360:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006364:	e00c      	b.n	8006380 <HAL_RCC_OscConfig+0xc70>
 8006366:	bf00      	nop
 8006368:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800636c:	f7fd fbaa 	bl	8003ac4 <HAL_GetTick>
 8006370:	4602      	mov	r2, r0
 8006372:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8006376:	1ad3      	subs	r3, r2, r3
 8006378:	2b02      	cmp	r3, #2
 800637a:	d901      	bls.n	8006380 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 800637c:	2303      	movs	r3, #3
 800637e:	e1fd      	b.n	800677c <HAL_RCC_OscConfig+0x106c>
 8006380:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006384:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8006388:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800638c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800638e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006392:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	fa93 f2a3 	rbit	r2, r3
 800639c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80063a0:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80063a4:	601a      	str	r2, [r3, #0]
  return result;
 80063a6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80063aa:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80063ae:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80063b0:	fab3 f383 	clz	r3, r3
 80063b4:	b2db      	uxtb	r3, r3
 80063b6:	095b      	lsrs	r3, r3, #5
 80063b8:	b2db      	uxtb	r3, r3
 80063ba:	f043 0301 	orr.w	r3, r3, #1
 80063be:	b2db      	uxtb	r3, r3
 80063c0:	2b01      	cmp	r3, #1
 80063c2:	d102      	bne.n	80063ca <HAL_RCC_OscConfig+0xcba>
 80063c4:	4bb0      	ldr	r3, [pc, #704]	; (8006688 <HAL_RCC_OscConfig+0xf78>)
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	e027      	b.n	800641a <HAL_RCC_OscConfig+0xd0a>
 80063ca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80063ce:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80063d2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80063d6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80063d8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80063dc:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	fa93 f2a3 	rbit	r2, r3
 80063e6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80063ea:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 80063ee:	601a      	str	r2, [r3, #0]
 80063f0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80063f4:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80063f8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80063fc:	601a      	str	r2, [r3, #0]
 80063fe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006402:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	fa93 f2a3 	rbit	r2, r3
 800640c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006410:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8006414:	601a      	str	r2, [r3, #0]
 8006416:	4b9c      	ldr	r3, [pc, #624]	; (8006688 <HAL_RCC_OscConfig+0xf78>)
 8006418:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800641a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800641e:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8006422:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8006426:	6011      	str	r1, [r2, #0]
 8006428:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800642c:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8006430:	6812      	ldr	r2, [r2, #0]
 8006432:	fa92 f1a2 	rbit	r1, r2
 8006436:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800643a:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 800643e:	6011      	str	r1, [r2, #0]
  return result;
 8006440:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8006444:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8006448:	6812      	ldr	r2, [r2, #0]
 800644a:	fab2 f282 	clz	r2, r2
 800644e:	b2d2      	uxtb	r2, r2
 8006450:	f042 0220 	orr.w	r2, r2, #32
 8006454:	b2d2      	uxtb	r2, r2
 8006456:	f002 021f 	and.w	r2, r2, #31
 800645a:	2101      	movs	r1, #1
 800645c:	fa01 f202 	lsl.w	r2, r1, r2
 8006460:	4013      	ands	r3, r2
 8006462:	2b00      	cmp	r3, #0
 8006464:	d182      	bne.n	800636c <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006466:	4b88      	ldr	r3, [pc, #544]	; (8006688 <HAL_RCC_OscConfig+0xf78>)
 8006468:	685b      	ldr	r3, [r3, #4]
 800646a:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800646e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006472:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800647a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800647e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	6a1b      	ldr	r3, [r3, #32]
 8006486:	430b      	orrs	r3, r1
 8006488:	497f      	ldr	r1, [pc, #508]	; (8006688 <HAL_RCC_OscConfig+0xf78>)
 800648a:	4313      	orrs	r3, r2
 800648c:	604b      	str	r3, [r1, #4]
 800648e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006492:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8006496:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800649a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800649c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80064a0:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	fa93 f2a3 	rbit	r2, r3
 80064aa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80064ae:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80064b2:	601a      	str	r2, [r3, #0]
  return result;
 80064b4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80064b8:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80064bc:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80064be:	fab3 f383 	clz	r3, r3
 80064c2:	b2db      	uxtb	r3, r3
 80064c4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80064c8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80064cc:	009b      	lsls	r3, r3, #2
 80064ce:	461a      	mov	r2, r3
 80064d0:	2301      	movs	r3, #1
 80064d2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80064d4:	f7fd faf6 	bl	8003ac4 <HAL_GetTick>
 80064d8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80064dc:	e009      	b.n	80064f2 <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80064de:	f7fd faf1 	bl	8003ac4 <HAL_GetTick>
 80064e2:	4602      	mov	r2, r0
 80064e4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80064e8:	1ad3      	subs	r3, r2, r3
 80064ea:	2b02      	cmp	r3, #2
 80064ec:	d901      	bls.n	80064f2 <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 80064ee:	2303      	movs	r3, #3
 80064f0:	e144      	b.n	800677c <HAL_RCC_OscConfig+0x106c>
 80064f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80064f6:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80064fa:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80064fe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006500:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006504:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	fa93 f2a3 	rbit	r2, r3
 800650e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006512:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8006516:	601a      	str	r2, [r3, #0]
  return result;
 8006518:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800651c:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8006520:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006522:	fab3 f383 	clz	r3, r3
 8006526:	b2db      	uxtb	r3, r3
 8006528:	095b      	lsrs	r3, r3, #5
 800652a:	b2db      	uxtb	r3, r3
 800652c:	f043 0301 	orr.w	r3, r3, #1
 8006530:	b2db      	uxtb	r3, r3
 8006532:	2b01      	cmp	r3, #1
 8006534:	d102      	bne.n	800653c <HAL_RCC_OscConfig+0xe2c>
 8006536:	4b54      	ldr	r3, [pc, #336]	; (8006688 <HAL_RCC_OscConfig+0xf78>)
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	e027      	b.n	800658c <HAL_RCC_OscConfig+0xe7c>
 800653c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006540:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8006544:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006548:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800654a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800654e:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	fa93 f2a3 	rbit	r2, r3
 8006558:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800655c:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8006560:	601a      	str	r2, [r3, #0]
 8006562:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006566:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 800656a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800656e:	601a      	str	r2, [r3, #0]
 8006570:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006574:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	fa93 f2a3 	rbit	r2, r3
 800657e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006582:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8006586:	601a      	str	r2, [r3, #0]
 8006588:	4b3f      	ldr	r3, [pc, #252]	; (8006688 <HAL_RCC_OscConfig+0xf78>)
 800658a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800658c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8006590:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8006594:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8006598:	6011      	str	r1, [r2, #0]
 800659a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800659e:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 80065a2:	6812      	ldr	r2, [r2, #0]
 80065a4:	fa92 f1a2 	rbit	r1, r2
 80065a8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80065ac:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 80065b0:	6011      	str	r1, [r2, #0]
  return result;
 80065b2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80065b6:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 80065ba:	6812      	ldr	r2, [r2, #0]
 80065bc:	fab2 f282 	clz	r2, r2
 80065c0:	b2d2      	uxtb	r2, r2
 80065c2:	f042 0220 	orr.w	r2, r2, #32
 80065c6:	b2d2      	uxtb	r2, r2
 80065c8:	f002 021f 	and.w	r2, r2, #31
 80065cc:	2101      	movs	r1, #1
 80065ce:	fa01 f202 	lsl.w	r2, r1, r2
 80065d2:	4013      	ands	r3, r2
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d082      	beq.n	80064de <HAL_RCC_OscConfig+0xdce>
 80065d8:	e0cf      	b.n	800677a <HAL_RCC_OscConfig+0x106a>
 80065da:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80065de:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 80065e2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80065e6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80065e8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80065ec:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	fa93 f2a3 	rbit	r2, r3
 80065f6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80065fa:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 80065fe:	601a      	str	r2, [r3, #0]
  return result;
 8006600:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006604:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8006608:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800660a:	fab3 f383 	clz	r3, r3
 800660e:	b2db      	uxtb	r3, r3
 8006610:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8006614:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8006618:	009b      	lsls	r3, r3, #2
 800661a:	461a      	mov	r2, r3
 800661c:	2300      	movs	r3, #0
 800661e:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006620:	f7fd fa50 	bl	8003ac4 <HAL_GetTick>
 8006624:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006628:	e009      	b.n	800663e <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800662a:	f7fd fa4b 	bl	8003ac4 <HAL_GetTick>
 800662e:	4602      	mov	r2, r0
 8006630:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8006634:	1ad3      	subs	r3, r2, r3
 8006636:	2b02      	cmp	r3, #2
 8006638:	d901      	bls.n	800663e <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 800663a:	2303      	movs	r3, #3
 800663c:	e09e      	b.n	800677c <HAL_RCC_OscConfig+0x106c>
 800663e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006642:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8006646:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800664a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800664c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006650:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	fa93 f2a3 	rbit	r2, r3
 800665a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800665e:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8006662:	601a      	str	r2, [r3, #0]
  return result;
 8006664:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006668:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 800666c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800666e:	fab3 f383 	clz	r3, r3
 8006672:	b2db      	uxtb	r3, r3
 8006674:	095b      	lsrs	r3, r3, #5
 8006676:	b2db      	uxtb	r3, r3
 8006678:	f043 0301 	orr.w	r3, r3, #1
 800667c:	b2db      	uxtb	r3, r3
 800667e:	2b01      	cmp	r3, #1
 8006680:	d104      	bne.n	800668c <HAL_RCC_OscConfig+0xf7c>
 8006682:	4b01      	ldr	r3, [pc, #4]	; (8006688 <HAL_RCC_OscConfig+0xf78>)
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	e029      	b.n	80066dc <HAL_RCC_OscConfig+0xfcc>
 8006688:	40021000 	.word	0x40021000
 800668c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006690:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8006694:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006698:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800669a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800669e:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	fa93 f2a3 	rbit	r2, r3
 80066a8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80066ac:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 80066b0:	601a      	str	r2, [r3, #0]
 80066b2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80066b6:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 80066ba:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80066be:	601a      	str	r2, [r3, #0]
 80066c0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80066c4:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	fa93 f2a3 	rbit	r2, r3
 80066ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80066d2:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 80066d6:	601a      	str	r2, [r3, #0]
 80066d8:	4b2b      	ldr	r3, [pc, #172]	; (8006788 <HAL_RCC_OscConfig+0x1078>)
 80066da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066dc:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80066e0:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 80066e4:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80066e8:	6011      	str	r1, [r2, #0]
 80066ea:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80066ee:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 80066f2:	6812      	ldr	r2, [r2, #0]
 80066f4:	fa92 f1a2 	rbit	r1, r2
 80066f8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80066fc:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8006700:	6011      	str	r1, [r2, #0]
  return result;
 8006702:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8006706:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 800670a:	6812      	ldr	r2, [r2, #0]
 800670c:	fab2 f282 	clz	r2, r2
 8006710:	b2d2      	uxtb	r2, r2
 8006712:	f042 0220 	orr.w	r2, r2, #32
 8006716:	b2d2      	uxtb	r2, r2
 8006718:	f002 021f 	and.w	r2, r2, #31
 800671c:	2101      	movs	r1, #1
 800671e:	fa01 f202 	lsl.w	r2, r1, r2
 8006722:	4013      	ands	r3, r2
 8006724:	2b00      	cmp	r3, #0
 8006726:	d180      	bne.n	800662a <HAL_RCC_OscConfig+0xf1a>
 8006728:	e027      	b.n	800677a <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800672a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800672e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	69db      	ldr	r3, [r3, #28]
 8006736:	2b01      	cmp	r3, #1
 8006738:	d101      	bne.n	800673e <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 800673a:	2301      	movs	r3, #1
 800673c:	e01e      	b.n	800677c <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800673e:	4b12      	ldr	r3, [pc, #72]	; (8006788 <HAL_RCC_OscConfig+0x1078>)
 8006740:	685b      	ldr	r3, [r3, #4]
 8006742:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8006746:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800674a:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800674e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006752:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	6a1b      	ldr	r3, [r3, #32]
 800675a:	429a      	cmp	r2, r3
 800675c:	d10b      	bne.n	8006776 <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 800675e:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8006762:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8006766:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800676a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8006772:	429a      	cmp	r2, r3
 8006774:	d001      	beq.n	800677a <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8006776:	2301      	movs	r3, #1
 8006778:	e000      	b.n	800677c <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 800677a:	2300      	movs	r3, #0
}
 800677c:	4618      	mov	r0, r3
 800677e:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8006782:	46bd      	mov	sp, r7
 8006784:	bd80      	pop	{r7, pc}
 8006786:	bf00      	nop
 8006788:	40021000 	.word	0x40021000

0800678c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800678c:	b580      	push	{r7, lr}
 800678e:	b09e      	sub	sp, #120	; 0x78
 8006790:	af00      	add	r7, sp, #0
 8006792:	6078      	str	r0, [r7, #4]
 8006794:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8006796:	2300      	movs	r3, #0
 8006798:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	2b00      	cmp	r3, #0
 800679e:	d101      	bne.n	80067a4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80067a0:	2301      	movs	r3, #1
 80067a2:	e162      	b.n	8006a6a <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80067a4:	4b90      	ldr	r3, [pc, #576]	; (80069e8 <HAL_RCC_ClockConfig+0x25c>)
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	f003 0307 	and.w	r3, r3, #7
 80067ac:	683a      	ldr	r2, [r7, #0]
 80067ae:	429a      	cmp	r2, r3
 80067b0:	d910      	bls.n	80067d4 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80067b2:	4b8d      	ldr	r3, [pc, #564]	; (80069e8 <HAL_RCC_ClockConfig+0x25c>)
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	f023 0207 	bic.w	r2, r3, #7
 80067ba:	498b      	ldr	r1, [pc, #556]	; (80069e8 <HAL_RCC_ClockConfig+0x25c>)
 80067bc:	683b      	ldr	r3, [r7, #0]
 80067be:	4313      	orrs	r3, r2
 80067c0:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80067c2:	4b89      	ldr	r3, [pc, #548]	; (80069e8 <HAL_RCC_ClockConfig+0x25c>)
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	f003 0307 	and.w	r3, r3, #7
 80067ca:	683a      	ldr	r2, [r7, #0]
 80067cc:	429a      	cmp	r2, r3
 80067ce:	d001      	beq.n	80067d4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80067d0:	2301      	movs	r3, #1
 80067d2:	e14a      	b.n	8006a6a <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	f003 0302 	and.w	r3, r3, #2
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d008      	beq.n	80067f2 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80067e0:	4b82      	ldr	r3, [pc, #520]	; (80069ec <HAL_RCC_ClockConfig+0x260>)
 80067e2:	685b      	ldr	r3, [r3, #4]
 80067e4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	689b      	ldr	r3, [r3, #8]
 80067ec:	497f      	ldr	r1, [pc, #508]	; (80069ec <HAL_RCC_ClockConfig+0x260>)
 80067ee:	4313      	orrs	r3, r2
 80067f0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	f003 0301 	and.w	r3, r3, #1
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	f000 80dc 	beq.w	80069b8 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	685b      	ldr	r3, [r3, #4]
 8006804:	2b01      	cmp	r3, #1
 8006806:	d13c      	bne.n	8006882 <HAL_RCC_ClockConfig+0xf6>
 8006808:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800680c:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800680e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006810:	fa93 f3a3 	rbit	r3, r3
 8006814:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8006816:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006818:	fab3 f383 	clz	r3, r3
 800681c:	b2db      	uxtb	r3, r3
 800681e:	095b      	lsrs	r3, r3, #5
 8006820:	b2db      	uxtb	r3, r3
 8006822:	f043 0301 	orr.w	r3, r3, #1
 8006826:	b2db      	uxtb	r3, r3
 8006828:	2b01      	cmp	r3, #1
 800682a:	d102      	bne.n	8006832 <HAL_RCC_ClockConfig+0xa6>
 800682c:	4b6f      	ldr	r3, [pc, #444]	; (80069ec <HAL_RCC_ClockConfig+0x260>)
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	e00f      	b.n	8006852 <HAL_RCC_ClockConfig+0xc6>
 8006832:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006836:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006838:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800683a:	fa93 f3a3 	rbit	r3, r3
 800683e:	667b      	str	r3, [r7, #100]	; 0x64
 8006840:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006844:	663b      	str	r3, [r7, #96]	; 0x60
 8006846:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006848:	fa93 f3a3 	rbit	r3, r3
 800684c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800684e:	4b67      	ldr	r3, [pc, #412]	; (80069ec <HAL_RCC_ClockConfig+0x260>)
 8006850:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006852:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8006856:	65ba      	str	r2, [r7, #88]	; 0x58
 8006858:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800685a:	fa92 f2a2 	rbit	r2, r2
 800685e:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8006860:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8006862:	fab2 f282 	clz	r2, r2
 8006866:	b2d2      	uxtb	r2, r2
 8006868:	f042 0220 	orr.w	r2, r2, #32
 800686c:	b2d2      	uxtb	r2, r2
 800686e:	f002 021f 	and.w	r2, r2, #31
 8006872:	2101      	movs	r1, #1
 8006874:	fa01 f202 	lsl.w	r2, r1, r2
 8006878:	4013      	ands	r3, r2
 800687a:	2b00      	cmp	r3, #0
 800687c:	d17b      	bne.n	8006976 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800687e:	2301      	movs	r3, #1
 8006880:	e0f3      	b.n	8006a6a <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	685b      	ldr	r3, [r3, #4]
 8006886:	2b02      	cmp	r3, #2
 8006888:	d13c      	bne.n	8006904 <HAL_RCC_ClockConfig+0x178>
 800688a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800688e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006890:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006892:	fa93 f3a3 	rbit	r3, r3
 8006896:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8006898:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800689a:	fab3 f383 	clz	r3, r3
 800689e:	b2db      	uxtb	r3, r3
 80068a0:	095b      	lsrs	r3, r3, #5
 80068a2:	b2db      	uxtb	r3, r3
 80068a4:	f043 0301 	orr.w	r3, r3, #1
 80068a8:	b2db      	uxtb	r3, r3
 80068aa:	2b01      	cmp	r3, #1
 80068ac:	d102      	bne.n	80068b4 <HAL_RCC_ClockConfig+0x128>
 80068ae:	4b4f      	ldr	r3, [pc, #316]	; (80069ec <HAL_RCC_ClockConfig+0x260>)
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	e00f      	b.n	80068d4 <HAL_RCC_ClockConfig+0x148>
 80068b4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80068b8:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80068ba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80068bc:	fa93 f3a3 	rbit	r3, r3
 80068c0:	647b      	str	r3, [r7, #68]	; 0x44
 80068c2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80068c6:	643b      	str	r3, [r7, #64]	; 0x40
 80068c8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80068ca:	fa93 f3a3 	rbit	r3, r3
 80068ce:	63fb      	str	r3, [r7, #60]	; 0x3c
 80068d0:	4b46      	ldr	r3, [pc, #280]	; (80069ec <HAL_RCC_ClockConfig+0x260>)
 80068d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068d4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80068d8:	63ba      	str	r2, [r7, #56]	; 0x38
 80068da:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80068dc:	fa92 f2a2 	rbit	r2, r2
 80068e0:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 80068e2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80068e4:	fab2 f282 	clz	r2, r2
 80068e8:	b2d2      	uxtb	r2, r2
 80068ea:	f042 0220 	orr.w	r2, r2, #32
 80068ee:	b2d2      	uxtb	r2, r2
 80068f0:	f002 021f 	and.w	r2, r2, #31
 80068f4:	2101      	movs	r1, #1
 80068f6:	fa01 f202 	lsl.w	r2, r1, r2
 80068fa:	4013      	ands	r3, r2
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d13a      	bne.n	8006976 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8006900:	2301      	movs	r3, #1
 8006902:	e0b2      	b.n	8006a6a <HAL_RCC_ClockConfig+0x2de>
 8006904:	2302      	movs	r3, #2
 8006906:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006908:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800690a:	fa93 f3a3 	rbit	r3, r3
 800690e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8006910:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006912:	fab3 f383 	clz	r3, r3
 8006916:	b2db      	uxtb	r3, r3
 8006918:	095b      	lsrs	r3, r3, #5
 800691a:	b2db      	uxtb	r3, r3
 800691c:	f043 0301 	orr.w	r3, r3, #1
 8006920:	b2db      	uxtb	r3, r3
 8006922:	2b01      	cmp	r3, #1
 8006924:	d102      	bne.n	800692c <HAL_RCC_ClockConfig+0x1a0>
 8006926:	4b31      	ldr	r3, [pc, #196]	; (80069ec <HAL_RCC_ClockConfig+0x260>)
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	e00d      	b.n	8006948 <HAL_RCC_ClockConfig+0x1bc>
 800692c:	2302      	movs	r3, #2
 800692e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006930:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006932:	fa93 f3a3 	rbit	r3, r3
 8006936:	627b      	str	r3, [r7, #36]	; 0x24
 8006938:	2302      	movs	r3, #2
 800693a:	623b      	str	r3, [r7, #32]
 800693c:	6a3b      	ldr	r3, [r7, #32]
 800693e:	fa93 f3a3 	rbit	r3, r3
 8006942:	61fb      	str	r3, [r7, #28]
 8006944:	4b29      	ldr	r3, [pc, #164]	; (80069ec <HAL_RCC_ClockConfig+0x260>)
 8006946:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006948:	2202      	movs	r2, #2
 800694a:	61ba      	str	r2, [r7, #24]
 800694c:	69ba      	ldr	r2, [r7, #24]
 800694e:	fa92 f2a2 	rbit	r2, r2
 8006952:	617a      	str	r2, [r7, #20]
  return result;
 8006954:	697a      	ldr	r2, [r7, #20]
 8006956:	fab2 f282 	clz	r2, r2
 800695a:	b2d2      	uxtb	r2, r2
 800695c:	f042 0220 	orr.w	r2, r2, #32
 8006960:	b2d2      	uxtb	r2, r2
 8006962:	f002 021f 	and.w	r2, r2, #31
 8006966:	2101      	movs	r1, #1
 8006968:	fa01 f202 	lsl.w	r2, r1, r2
 800696c:	4013      	ands	r3, r2
 800696e:	2b00      	cmp	r3, #0
 8006970:	d101      	bne.n	8006976 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8006972:	2301      	movs	r3, #1
 8006974:	e079      	b.n	8006a6a <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006976:	4b1d      	ldr	r3, [pc, #116]	; (80069ec <HAL_RCC_ClockConfig+0x260>)
 8006978:	685b      	ldr	r3, [r3, #4]
 800697a:	f023 0203 	bic.w	r2, r3, #3
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	685b      	ldr	r3, [r3, #4]
 8006982:	491a      	ldr	r1, [pc, #104]	; (80069ec <HAL_RCC_ClockConfig+0x260>)
 8006984:	4313      	orrs	r3, r2
 8006986:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006988:	f7fd f89c 	bl	8003ac4 <HAL_GetTick>
 800698c:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800698e:	e00a      	b.n	80069a6 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006990:	f7fd f898 	bl	8003ac4 <HAL_GetTick>
 8006994:	4602      	mov	r2, r0
 8006996:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006998:	1ad3      	subs	r3, r2, r3
 800699a:	f241 3288 	movw	r2, #5000	; 0x1388
 800699e:	4293      	cmp	r3, r2
 80069a0:	d901      	bls.n	80069a6 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80069a2:	2303      	movs	r3, #3
 80069a4:	e061      	b.n	8006a6a <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80069a6:	4b11      	ldr	r3, [pc, #68]	; (80069ec <HAL_RCC_ClockConfig+0x260>)
 80069a8:	685b      	ldr	r3, [r3, #4]
 80069aa:	f003 020c 	and.w	r2, r3, #12
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	685b      	ldr	r3, [r3, #4]
 80069b2:	009b      	lsls	r3, r3, #2
 80069b4:	429a      	cmp	r2, r3
 80069b6:	d1eb      	bne.n	8006990 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80069b8:	4b0b      	ldr	r3, [pc, #44]	; (80069e8 <HAL_RCC_ClockConfig+0x25c>)
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	f003 0307 	and.w	r3, r3, #7
 80069c0:	683a      	ldr	r2, [r7, #0]
 80069c2:	429a      	cmp	r2, r3
 80069c4:	d214      	bcs.n	80069f0 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80069c6:	4b08      	ldr	r3, [pc, #32]	; (80069e8 <HAL_RCC_ClockConfig+0x25c>)
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	f023 0207 	bic.w	r2, r3, #7
 80069ce:	4906      	ldr	r1, [pc, #24]	; (80069e8 <HAL_RCC_ClockConfig+0x25c>)
 80069d0:	683b      	ldr	r3, [r7, #0]
 80069d2:	4313      	orrs	r3, r2
 80069d4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80069d6:	4b04      	ldr	r3, [pc, #16]	; (80069e8 <HAL_RCC_ClockConfig+0x25c>)
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	f003 0307 	and.w	r3, r3, #7
 80069de:	683a      	ldr	r2, [r7, #0]
 80069e0:	429a      	cmp	r2, r3
 80069e2:	d005      	beq.n	80069f0 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 80069e4:	2301      	movs	r3, #1
 80069e6:	e040      	b.n	8006a6a <HAL_RCC_ClockConfig+0x2de>
 80069e8:	40022000 	.word	0x40022000
 80069ec:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	f003 0304 	and.w	r3, r3, #4
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d008      	beq.n	8006a0e <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80069fc:	4b1d      	ldr	r3, [pc, #116]	; (8006a74 <HAL_RCC_ClockConfig+0x2e8>)
 80069fe:	685b      	ldr	r3, [r3, #4]
 8006a00:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	68db      	ldr	r3, [r3, #12]
 8006a08:	491a      	ldr	r1, [pc, #104]	; (8006a74 <HAL_RCC_ClockConfig+0x2e8>)
 8006a0a:	4313      	orrs	r3, r2
 8006a0c:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	f003 0308 	and.w	r3, r3, #8
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d009      	beq.n	8006a2e <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006a1a:	4b16      	ldr	r3, [pc, #88]	; (8006a74 <HAL_RCC_ClockConfig+0x2e8>)
 8006a1c:	685b      	ldr	r3, [r3, #4]
 8006a1e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	691b      	ldr	r3, [r3, #16]
 8006a26:	00db      	lsls	r3, r3, #3
 8006a28:	4912      	ldr	r1, [pc, #72]	; (8006a74 <HAL_RCC_ClockConfig+0x2e8>)
 8006a2a:	4313      	orrs	r3, r2
 8006a2c:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8006a2e:	f000 f829 	bl	8006a84 <HAL_RCC_GetSysClockFreq>
 8006a32:	4601      	mov	r1, r0
 8006a34:	4b0f      	ldr	r3, [pc, #60]	; (8006a74 <HAL_RCC_ClockConfig+0x2e8>)
 8006a36:	685b      	ldr	r3, [r3, #4]
 8006a38:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006a3c:	22f0      	movs	r2, #240	; 0xf0
 8006a3e:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006a40:	693a      	ldr	r2, [r7, #16]
 8006a42:	fa92 f2a2 	rbit	r2, r2
 8006a46:	60fa      	str	r2, [r7, #12]
  return result;
 8006a48:	68fa      	ldr	r2, [r7, #12]
 8006a4a:	fab2 f282 	clz	r2, r2
 8006a4e:	b2d2      	uxtb	r2, r2
 8006a50:	40d3      	lsrs	r3, r2
 8006a52:	4a09      	ldr	r2, [pc, #36]	; (8006a78 <HAL_RCC_ClockConfig+0x2ec>)
 8006a54:	5cd3      	ldrb	r3, [r2, r3]
 8006a56:	fa21 f303 	lsr.w	r3, r1, r3
 8006a5a:	4a08      	ldr	r2, [pc, #32]	; (8006a7c <HAL_RCC_ClockConfig+0x2f0>)
 8006a5c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8006a5e:	4b08      	ldr	r3, [pc, #32]	; (8006a80 <HAL_RCC_ClockConfig+0x2f4>)
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	4618      	mov	r0, r3
 8006a64:	f7fc fe3e 	bl	80036e4 <HAL_InitTick>
  
  return HAL_OK;
 8006a68:	2300      	movs	r3, #0
}
 8006a6a:	4618      	mov	r0, r3
 8006a6c:	3778      	adds	r7, #120	; 0x78
 8006a6e:	46bd      	mov	sp, r7
 8006a70:	bd80      	pop	{r7, pc}
 8006a72:	bf00      	nop
 8006a74:	40021000 	.word	0x40021000
 8006a78:	0800db9c 	.word	0x0800db9c
 8006a7c:	2000000c 	.word	0x2000000c
 8006a80:	20000010 	.word	0x20000010

08006a84 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006a84:	b480      	push	{r7}
 8006a86:	b08b      	sub	sp, #44	; 0x2c
 8006a88:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8006a8a:	2300      	movs	r3, #0
 8006a8c:	61fb      	str	r3, [r7, #28]
 8006a8e:	2300      	movs	r3, #0
 8006a90:	61bb      	str	r3, [r7, #24]
 8006a92:	2300      	movs	r3, #0
 8006a94:	627b      	str	r3, [r7, #36]	; 0x24
 8006a96:	2300      	movs	r3, #0
 8006a98:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8006a9a:	2300      	movs	r3, #0
 8006a9c:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8006a9e:	4b29      	ldr	r3, [pc, #164]	; (8006b44 <HAL_RCC_GetSysClockFreq+0xc0>)
 8006aa0:	685b      	ldr	r3, [r3, #4]
 8006aa2:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006aa4:	69fb      	ldr	r3, [r7, #28]
 8006aa6:	f003 030c 	and.w	r3, r3, #12
 8006aaa:	2b04      	cmp	r3, #4
 8006aac:	d002      	beq.n	8006ab4 <HAL_RCC_GetSysClockFreq+0x30>
 8006aae:	2b08      	cmp	r3, #8
 8006ab0:	d003      	beq.n	8006aba <HAL_RCC_GetSysClockFreq+0x36>
 8006ab2:	e03c      	b.n	8006b2e <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8006ab4:	4b24      	ldr	r3, [pc, #144]	; (8006b48 <HAL_RCC_GetSysClockFreq+0xc4>)
 8006ab6:	623b      	str	r3, [r7, #32]
      break;
 8006ab8:	e03c      	b.n	8006b34 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8006aba:	69fb      	ldr	r3, [r7, #28]
 8006abc:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8006ac0:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8006ac4:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006ac6:	68ba      	ldr	r2, [r7, #8]
 8006ac8:	fa92 f2a2 	rbit	r2, r2
 8006acc:	607a      	str	r2, [r7, #4]
  return result;
 8006ace:	687a      	ldr	r2, [r7, #4]
 8006ad0:	fab2 f282 	clz	r2, r2
 8006ad4:	b2d2      	uxtb	r2, r2
 8006ad6:	40d3      	lsrs	r3, r2
 8006ad8:	4a1c      	ldr	r2, [pc, #112]	; (8006b4c <HAL_RCC_GetSysClockFreq+0xc8>)
 8006ada:	5cd3      	ldrb	r3, [r2, r3]
 8006adc:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8006ade:	4b19      	ldr	r3, [pc, #100]	; (8006b44 <HAL_RCC_GetSysClockFreq+0xc0>)
 8006ae0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ae2:	f003 030f 	and.w	r3, r3, #15
 8006ae6:	220f      	movs	r2, #15
 8006ae8:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006aea:	693a      	ldr	r2, [r7, #16]
 8006aec:	fa92 f2a2 	rbit	r2, r2
 8006af0:	60fa      	str	r2, [r7, #12]
  return result;
 8006af2:	68fa      	ldr	r2, [r7, #12]
 8006af4:	fab2 f282 	clz	r2, r2
 8006af8:	b2d2      	uxtb	r2, r2
 8006afa:	40d3      	lsrs	r3, r2
 8006afc:	4a14      	ldr	r2, [pc, #80]	; (8006b50 <HAL_RCC_GetSysClockFreq+0xcc>)
 8006afe:	5cd3      	ldrb	r3, [r2, r3]
 8006b00:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8006b02:	69fb      	ldr	r3, [r7, #28]
 8006b04:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d008      	beq.n	8006b1e <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8006b0c:	4a0e      	ldr	r2, [pc, #56]	; (8006b48 <HAL_RCC_GetSysClockFreq+0xc4>)
 8006b0e:	69bb      	ldr	r3, [r7, #24]
 8006b10:	fbb2 f2f3 	udiv	r2, r2, r3
 8006b14:	697b      	ldr	r3, [r7, #20]
 8006b16:	fb02 f303 	mul.w	r3, r2, r3
 8006b1a:	627b      	str	r3, [r7, #36]	; 0x24
 8006b1c:	e004      	b.n	8006b28 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8006b1e:	697b      	ldr	r3, [r7, #20]
 8006b20:	4a0c      	ldr	r2, [pc, #48]	; (8006b54 <HAL_RCC_GetSysClockFreq+0xd0>)
 8006b22:	fb02 f303 	mul.w	r3, r2, r3
 8006b26:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8006b28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b2a:	623b      	str	r3, [r7, #32]
      break;
 8006b2c:	e002      	b.n	8006b34 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8006b2e:	4b06      	ldr	r3, [pc, #24]	; (8006b48 <HAL_RCC_GetSysClockFreq+0xc4>)
 8006b30:	623b      	str	r3, [r7, #32]
      break;
 8006b32:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006b34:	6a3b      	ldr	r3, [r7, #32]
}
 8006b36:	4618      	mov	r0, r3
 8006b38:	372c      	adds	r7, #44	; 0x2c
 8006b3a:	46bd      	mov	sp, r7
 8006b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b40:	4770      	bx	lr
 8006b42:	bf00      	nop
 8006b44:	40021000 	.word	0x40021000
 8006b48:	007a1200 	.word	0x007a1200
 8006b4c:	0800dbb4 	.word	0x0800dbb4
 8006b50:	0800dbc4 	.word	0x0800dbc4
 8006b54:	003d0900 	.word	0x003d0900

08006b58 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006b58:	b480      	push	{r7}
 8006b5a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006b5c:	4b03      	ldr	r3, [pc, #12]	; (8006b6c <HAL_RCC_GetHCLKFreq+0x14>)
 8006b5e:	681b      	ldr	r3, [r3, #0]
}
 8006b60:	4618      	mov	r0, r3
 8006b62:	46bd      	mov	sp, r7
 8006b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b68:	4770      	bx	lr
 8006b6a:	bf00      	nop
 8006b6c:	2000000c 	.word	0x2000000c

08006b70 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006b70:	b580      	push	{r7, lr}
 8006b72:	b082      	sub	sp, #8
 8006b74:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8006b76:	f7ff ffef 	bl	8006b58 <HAL_RCC_GetHCLKFreq>
 8006b7a:	4601      	mov	r1, r0
 8006b7c:	4b0b      	ldr	r3, [pc, #44]	; (8006bac <HAL_RCC_GetPCLK1Freq+0x3c>)
 8006b7e:	685b      	ldr	r3, [r3, #4]
 8006b80:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006b84:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8006b88:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006b8a:	687a      	ldr	r2, [r7, #4]
 8006b8c:	fa92 f2a2 	rbit	r2, r2
 8006b90:	603a      	str	r2, [r7, #0]
  return result;
 8006b92:	683a      	ldr	r2, [r7, #0]
 8006b94:	fab2 f282 	clz	r2, r2
 8006b98:	b2d2      	uxtb	r2, r2
 8006b9a:	40d3      	lsrs	r3, r2
 8006b9c:	4a04      	ldr	r2, [pc, #16]	; (8006bb0 <HAL_RCC_GetPCLK1Freq+0x40>)
 8006b9e:	5cd3      	ldrb	r3, [r2, r3]
 8006ba0:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8006ba4:	4618      	mov	r0, r3
 8006ba6:	3708      	adds	r7, #8
 8006ba8:	46bd      	mov	sp, r7
 8006baa:	bd80      	pop	{r7, pc}
 8006bac:	40021000 	.word	0x40021000
 8006bb0:	0800dbac 	.word	0x0800dbac

08006bb4 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006bb4:	b480      	push	{r7}
 8006bb6:	b083      	sub	sp, #12
 8006bb8:	af00      	add	r7, sp, #0
 8006bba:	6078      	str	r0, [r7, #4]
 8006bbc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	220f      	movs	r2, #15
 8006bc2:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006bc4:	4b12      	ldr	r3, [pc, #72]	; (8006c10 <HAL_RCC_GetClockConfig+0x5c>)
 8006bc6:	685b      	ldr	r3, [r3, #4]
 8006bc8:	f003 0203 	and.w	r2, r3, #3
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 8006bd0:	4b0f      	ldr	r3, [pc, #60]	; (8006c10 <HAL_RCC_GetClockConfig+0x5c>)
 8006bd2:	685b      	ldr	r3, [r3, #4]
 8006bd4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 8006bdc:	4b0c      	ldr	r3, [pc, #48]	; (8006c10 <HAL_RCC_GetClockConfig+0x5c>)
 8006bde:	685b      	ldr	r3, [r3, #4]
 8006be0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	60da      	str	r2, [r3, #12]
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8006be8:	4b09      	ldr	r3, [pc, #36]	; (8006c10 <HAL_RCC_GetClockConfig+0x5c>)
 8006bea:	685b      	ldr	r3, [r3, #4]
 8006bec:	08db      	lsrs	r3, r3, #3
 8006bee:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	611a      	str	r2, [r3, #16]
  
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 8006bf6:	4b07      	ldr	r3, [pc, #28]	; (8006c14 <HAL_RCC_GetClockConfig+0x60>)
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	f003 0207 	and.w	r2, r3, #7
 8006bfe:	683b      	ldr	r3, [r7, #0]
 8006c00:	601a      	str	r2, [r3, #0]
}
 8006c02:	bf00      	nop
 8006c04:	370c      	adds	r7, #12
 8006c06:	46bd      	mov	sp, r7
 8006c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c0c:	4770      	bx	lr
 8006c0e:	bf00      	nop
 8006c10:	40021000 	.word	0x40021000
 8006c14:	40022000 	.word	0x40022000

08006c18 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006c18:	b580      	push	{r7, lr}
 8006c1a:	b092      	sub	sp, #72	; 0x48
 8006c1c:	af00      	add	r7, sp, #0
 8006c1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006c20:	2300      	movs	r3, #0
 8006c22:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8006c24:	2300      	movs	r3, #0
 8006c26:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8006c28:	2300      	movs	r3, #0
 8006c2a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	f000 80cd 	beq.w	8006dd6 <HAL_RCCEx_PeriphCLKConfig+0x1be>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006c3c:	4b8e      	ldr	r3, [pc, #568]	; (8006e78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006c3e:	69db      	ldr	r3, [r3, #28]
 8006c40:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d10e      	bne.n	8006c66 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006c48:	4b8b      	ldr	r3, [pc, #556]	; (8006e78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006c4a:	69db      	ldr	r3, [r3, #28]
 8006c4c:	4a8a      	ldr	r2, [pc, #552]	; (8006e78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006c4e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006c52:	61d3      	str	r3, [r2, #28]
 8006c54:	4b88      	ldr	r3, [pc, #544]	; (8006e78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006c56:	69db      	ldr	r3, [r3, #28]
 8006c58:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006c5c:	60bb      	str	r3, [r7, #8]
 8006c5e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006c60:	2301      	movs	r3, #1
 8006c62:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006c66:	4b85      	ldr	r3, [pc, #532]	; (8006e7c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d118      	bne.n	8006ca4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006c72:	4b82      	ldr	r3, [pc, #520]	; (8006e7c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	4a81      	ldr	r2, [pc, #516]	; (8006e7c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8006c78:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006c7c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006c7e:	f7fc ff21 	bl	8003ac4 <HAL_GetTick>
 8006c82:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006c84:	e008      	b.n	8006c98 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006c86:	f7fc ff1d 	bl	8003ac4 <HAL_GetTick>
 8006c8a:	4602      	mov	r2, r0
 8006c8c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006c8e:	1ad3      	subs	r3, r2, r3
 8006c90:	2b64      	cmp	r3, #100	; 0x64
 8006c92:	d901      	bls.n	8006c98 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8006c94:	2303      	movs	r3, #3
 8006c96:	e0ea      	b.n	8006e6e <HAL_RCCEx_PeriphCLKConfig+0x256>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006c98:	4b78      	ldr	r3, [pc, #480]	; (8006e7c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d0f0      	beq.n	8006c86 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006ca4:	4b74      	ldr	r3, [pc, #464]	; (8006e78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006ca6:	6a1b      	ldr	r3, [r3, #32]
 8006ca8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006cac:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006cae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d07d      	beq.n	8006db0 <HAL_RCCEx_PeriphCLKConfig+0x198>
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	685b      	ldr	r3, [r3, #4]
 8006cb8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006cbc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006cbe:	429a      	cmp	r2, r3
 8006cc0:	d076      	beq.n	8006db0 <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006cc2:	4b6d      	ldr	r3, [pc, #436]	; (8006e78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006cc4:	6a1b      	ldr	r3, [r3, #32]
 8006cc6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006cca:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006ccc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006cd0:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006cd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cd4:	fa93 f3a3 	rbit	r3, r3
 8006cd8:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8006cda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006cdc:	fab3 f383 	clz	r3, r3
 8006ce0:	b2db      	uxtb	r3, r3
 8006ce2:	461a      	mov	r2, r3
 8006ce4:	4b66      	ldr	r3, [pc, #408]	; (8006e80 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006ce6:	4413      	add	r3, r2
 8006ce8:	009b      	lsls	r3, r3, #2
 8006cea:	461a      	mov	r2, r3
 8006cec:	2301      	movs	r3, #1
 8006cee:	6013      	str	r3, [r2, #0]
 8006cf0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006cf4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006cf6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006cf8:	fa93 f3a3 	rbit	r3, r3
 8006cfc:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8006cfe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006d00:	fab3 f383 	clz	r3, r3
 8006d04:	b2db      	uxtb	r3, r3
 8006d06:	461a      	mov	r2, r3
 8006d08:	4b5d      	ldr	r3, [pc, #372]	; (8006e80 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006d0a:	4413      	add	r3, r2
 8006d0c:	009b      	lsls	r3, r3, #2
 8006d0e:	461a      	mov	r2, r3
 8006d10:	2300      	movs	r3, #0
 8006d12:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8006d14:	4a58      	ldr	r2, [pc, #352]	; (8006e78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006d16:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006d18:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8006d1a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006d1c:	f003 0301 	and.w	r3, r3, #1
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d045      	beq.n	8006db0 <HAL_RCCEx_PeriphCLKConfig+0x198>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006d24:	f7fc fece 	bl	8003ac4 <HAL_GetTick>
 8006d28:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006d2a:	e00a      	b.n	8006d42 <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006d2c:	f7fc feca 	bl	8003ac4 <HAL_GetTick>
 8006d30:	4602      	mov	r2, r0
 8006d32:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006d34:	1ad3      	subs	r3, r2, r3
 8006d36:	f241 3288 	movw	r2, #5000	; 0x1388
 8006d3a:	4293      	cmp	r3, r2
 8006d3c:	d901      	bls.n	8006d42 <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8006d3e:	2303      	movs	r3, #3
 8006d40:	e095      	b.n	8006e6e <HAL_RCCEx_PeriphCLKConfig+0x256>
 8006d42:	2302      	movs	r3, #2
 8006d44:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d48:	fa93 f3a3 	rbit	r3, r3
 8006d4c:	627b      	str	r3, [r7, #36]	; 0x24
 8006d4e:	2302      	movs	r3, #2
 8006d50:	623b      	str	r3, [r7, #32]
 8006d52:	6a3b      	ldr	r3, [r7, #32]
 8006d54:	fa93 f3a3 	rbit	r3, r3
 8006d58:	61fb      	str	r3, [r7, #28]
  return result;
 8006d5a:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006d5c:	fab3 f383 	clz	r3, r3
 8006d60:	b2db      	uxtb	r3, r3
 8006d62:	095b      	lsrs	r3, r3, #5
 8006d64:	b2db      	uxtb	r3, r3
 8006d66:	f043 0302 	orr.w	r3, r3, #2
 8006d6a:	b2db      	uxtb	r3, r3
 8006d6c:	2b02      	cmp	r3, #2
 8006d6e:	d102      	bne.n	8006d76 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8006d70:	4b41      	ldr	r3, [pc, #260]	; (8006e78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006d72:	6a1b      	ldr	r3, [r3, #32]
 8006d74:	e007      	b.n	8006d86 <HAL_RCCEx_PeriphCLKConfig+0x16e>
 8006d76:	2302      	movs	r3, #2
 8006d78:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d7a:	69bb      	ldr	r3, [r7, #24]
 8006d7c:	fa93 f3a3 	rbit	r3, r3
 8006d80:	617b      	str	r3, [r7, #20]
 8006d82:	4b3d      	ldr	r3, [pc, #244]	; (8006e78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006d84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d86:	2202      	movs	r2, #2
 8006d88:	613a      	str	r2, [r7, #16]
 8006d8a:	693a      	ldr	r2, [r7, #16]
 8006d8c:	fa92 f2a2 	rbit	r2, r2
 8006d90:	60fa      	str	r2, [r7, #12]
  return result;
 8006d92:	68fa      	ldr	r2, [r7, #12]
 8006d94:	fab2 f282 	clz	r2, r2
 8006d98:	b2d2      	uxtb	r2, r2
 8006d9a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006d9e:	b2d2      	uxtb	r2, r2
 8006da0:	f002 021f 	and.w	r2, r2, #31
 8006da4:	2101      	movs	r1, #1
 8006da6:	fa01 f202 	lsl.w	r2, r1, r2
 8006daa:	4013      	ands	r3, r2
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d0bd      	beq.n	8006d2c <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8006db0:	4b31      	ldr	r3, [pc, #196]	; (8006e78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006db2:	6a1b      	ldr	r3, [r3, #32]
 8006db4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	685b      	ldr	r3, [r3, #4]
 8006dbc:	492e      	ldr	r1, [pc, #184]	; (8006e78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006dbe:	4313      	orrs	r3, r2
 8006dc0:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8006dc2:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8006dc6:	2b01      	cmp	r3, #1
 8006dc8:	d105      	bne.n	8006dd6 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006dca:	4b2b      	ldr	r3, [pc, #172]	; (8006e78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006dcc:	69db      	ldr	r3, [r3, #28]
 8006dce:	4a2a      	ldr	r2, [pc, #168]	; (8006e78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006dd0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006dd4:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	f003 0301 	and.w	r3, r3, #1
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d008      	beq.n	8006df4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006de2:	4b25      	ldr	r3, [pc, #148]	; (8006e78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006de4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006de6:	f023 0203 	bic.w	r2, r3, #3
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	689b      	ldr	r3, [r3, #8]
 8006dee:	4922      	ldr	r1, [pc, #136]	; (8006e78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006df0:	4313      	orrs	r3, r2
 8006df2:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	f003 0320 	and.w	r3, r3, #32
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d008      	beq.n	8006e12 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006e00:	4b1d      	ldr	r3, [pc, #116]	; (8006e78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006e02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e04:	f023 0210 	bic.w	r2, r3, #16
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	68db      	ldr	r3, [r3, #12]
 8006e0c:	491a      	ldr	r1, [pc, #104]	; (8006e78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006e0e:	4313      	orrs	r3, r2
 8006e10:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d008      	beq.n	8006e30 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8006e1e:	4b16      	ldr	r3, [pc, #88]	; (8006e78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006e20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e22:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	691b      	ldr	r3, [r3, #16]
 8006e2a:	4913      	ldr	r1, [pc, #76]	; (8006e78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006e2c:	4313      	orrs	r3, r2
 8006e2e:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d008      	beq.n	8006e4e <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8006e3c:	4b0e      	ldr	r3, [pc, #56]	; (8006e78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006e3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e40:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	695b      	ldr	r3, [r3, #20]
 8006e48:	490b      	ldr	r1, [pc, #44]	; (8006e78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006e4a:	4313      	orrs	r3, r2
 8006e4c:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F301x8 || STM32F302x8 || STM32F318xx */

#if defined(STM32F334x8)

  /*------------------------------ HRTIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d008      	beq.n	8006e6c <HAL_RCCEx_PeriphCLKConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));
    
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8006e5a:	4b07      	ldr	r3, [pc, #28]	; (8006e78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006e5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e5e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	699b      	ldr	r3, [r3, #24]
 8006e66:	4904      	ldr	r1, [pc, #16]	; (8006e78 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006e68:	4313      	orrs	r3, r2
 8006e6a:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8006e6c:	2300      	movs	r3, #0
}
 8006e6e:	4618      	mov	r0, r3
 8006e70:	3748      	adds	r7, #72	; 0x48
 8006e72:	46bd      	mov	sp, r7
 8006e74:	bd80      	pop	{r7, pc}
 8006e76:	bf00      	nop
 8006e78:	40021000 	.word	0x40021000
 8006e7c:	40007000 	.word	0x40007000
 8006e80:	10908100 	.word	0x10908100

08006e84 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006e84:	b580      	push	{r7, lr}
 8006e86:	b082      	sub	sp, #8
 8006e88:	af00      	add	r7, sp, #0
 8006e8a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d101      	bne.n	8006e96 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006e92:	2301      	movs	r3, #1
 8006e94:	e049      	b.n	8006f2a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006e9c:	b2db      	uxtb	r3, r3
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d106      	bne.n	8006eb0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	2200      	movs	r2, #0
 8006ea6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006eaa:	6878      	ldr	r0, [r7, #4]
 8006eac:	f7fc fba2 	bl	80035f4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	2202      	movs	r2, #2
 8006eb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681a      	ldr	r2, [r3, #0]
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	3304      	adds	r3, #4
 8006ec0:	4619      	mov	r1, r3
 8006ec2:	4610      	mov	r0, r2
 8006ec4:	f000 ff64 	bl	8007d90 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	2201      	movs	r2, #1
 8006ecc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	2201      	movs	r2, #1
 8006ed4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	2201      	movs	r2, #1
 8006edc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	2201      	movs	r2, #1
 8006ee4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	2201      	movs	r2, #1
 8006eec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	2201      	movs	r2, #1
 8006ef4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	2201      	movs	r2, #1
 8006efc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	2201      	movs	r2, #1
 8006f04:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	2201      	movs	r2, #1
 8006f0c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	2201      	movs	r2, #1
 8006f14:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	2201      	movs	r2, #1
 8006f1c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	2201      	movs	r2, #1
 8006f24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006f28:	2300      	movs	r3, #0
}
 8006f2a:	4618      	mov	r0, r3
 8006f2c:	3708      	adds	r7, #8
 8006f2e:	46bd      	mov	sp, r7
 8006f30:	bd80      	pop	{r7, pc}
	...

08006f34 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006f34:	b480      	push	{r7}
 8006f36:	b085      	sub	sp, #20
 8006f38:	af00      	add	r7, sp, #0
 8006f3a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f42:	b2db      	uxtb	r3, r3
 8006f44:	2b01      	cmp	r3, #1
 8006f46:	d001      	beq.n	8006f4c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006f48:	2301      	movs	r3, #1
 8006f4a:	e040      	b.n	8006fce <HAL_TIM_Base_Start_IT+0x9a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	2202      	movs	r2, #2
 8006f50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	68da      	ldr	r2, [r3, #12]
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	f042 0201 	orr.w	r2, r2, #1
 8006f62:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	4a1c      	ldr	r2, [pc, #112]	; (8006fdc <HAL_TIM_Base_Start_IT+0xa8>)
 8006f6a:	4293      	cmp	r3, r2
 8006f6c:	d00e      	beq.n	8006f8c <HAL_TIM_Base_Start_IT+0x58>
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006f76:	d009      	beq.n	8006f8c <HAL_TIM_Base_Start_IT+0x58>
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	4a18      	ldr	r2, [pc, #96]	; (8006fe0 <HAL_TIM_Base_Start_IT+0xac>)
 8006f7e:	4293      	cmp	r3, r2
 8006f80:	d004      	beq.n	8006f8c <HAL_TIM_Base_Start_IT+0x58>
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	4a17      	ldr	r2, [pc, #92]	; (8006fe4 <HAL_TIM_Base_Start_IT+0xb0>)
 8006f88:	4293      	cmp	r3, r2
 8006f8a:	d115      	bne.n	8006fb8 <HAL_TIM_Base_Start_IT+0x84>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	689a      	ldr	r2, [r3, #8]
 8006f92:	4b15      	ldr	r3, [pc, #84]	; (8006fe8 <HAL_TIM_Base_Start_IT+0xb4>)
 8006f94:	4013      	ands	r3, r2
 8006f96:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	2b06      	cmp	r3, #6
 8006f9c:	d015      	beq.n	8006fca <HAL_TIM_Base_Start_IT+0x96>
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006fa4:	d011      	beq.n	8006fca <HAL_TIM_Base_Start_IT+0x96>
    {
      __HAL_TIM_ENABLE(htim);
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	681a      	ldr	r2, [r3, #0]
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	f042 0201 	orr.w	r2, r2, #1
 8006fb4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006fb6:	e008      	b.n	8006fca <HAL_TIM_Base_Start_IT+0x96>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	681a      	ldr	r2, [r3, #0]
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	f042 0201 	orr.w	r2, r2, #1
 8006fc6:	601a      	str	r2, [r3, #0]
 8006fc8:	e000      	b.n	8006fcc <HAL_TIM_Base_Start_IT+0x98>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006fca:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006fcc:	2300      	movs	r3, #0
}
 8006fce:	4618      	mov	r0, r3
 8006fd0:	3714      	adds	r7, #20
 8006fd2:	46bd      	mov	sp, r7
 8006fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd8:	4770      	bx	lr
 8006fda:	bf00      	nop
 8006fdc:	40012c00 	.word	0x40012c00
 8006fe0:	40000400 	.word	0x40000400
 8006fe4:	40014000 	.word	0x40014000
 8006fe8:	00010007 	.word	0x00010007

08006fec <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006fec:	b580      	push	{r7, lr}
 8006fee:	b082      	sub	sp, #8
 8006ff0:	af00      	add	r7, sp, #0
 8006ff2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d101      	bne.n	8006ffe <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006ffa:	2301      	movs	r3, #1
 8006ffc:	e049      	b.n	8007092 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007004:	b2db      	uxtb	r3, r3
 8007006:	2b00      	cmp	r3, #0
 8007008:	d106      	bne.n	8007018 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	2200      	movs	r2, #0
 800700e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007012:	6878      	ldr	r0, [r7, #4]
 8007014:	f000 f841 	bl	800709a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	2202      	movs	r2, #2
 800701c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681a      	ldr	r2, [r3, #0]
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	3304      	adds	r3, #4
 8007028:	4619      	mov	r1, r3
 800702a:	4610      	mov	r0, r2
 800702c:	f000 feb0 	bl	8007d90 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	2201      	movs	r2, #1
 8007034:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	2201      	movs	r2, #1
 800703c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	2201      	movs	r2, #1
 8007044:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	2201      	movs	r2, #1
 800704c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	2201      	movs	r2, #1
 8007054:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	2201      	movs	r2, #1
 800705c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	2201      	movs	r2, #1
 8007064:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	2201      	movs	r2, #1
 800706c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	2201      	movs	r2, #1
 8007074:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	2201      	movs	r2, #1
 800707c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	2201      	movs	r2, #1
 8007084:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	2201      	movs	r2, #1
 800708c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007090:	2300      	movs	r3, #0
}
 8007092:	4618      	mov	r0, r3
 8007094:	3708      	adds	r7, #8
 8007096:	46bd      	mov	sp, r7
 8007098:	bd80      	pop	{r7, pc}

0800709a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800709a:	b480      	push	{r7}
 800709c:	b083      	sub	sp, #12
 800709e:	af00      	add	r7, sp, #0
 80070a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80070a2:	bf00      	nop
 80070a4:	370c      	adds	r7, #12
 80070a6:	46bd      	mov	sp, r7
 80070a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ac:	4770      	bx	lr
	...

080070b0 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80070b0:	b580      	push	{r7, lr}
 80070b2:	b084      	sub	sp, #16
 80070b4:	af00      	add	r7, sp, #0
 80070b6:	6078      	str	r0, [r7, #4]
 80070b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80070ba:	2300      	movs	r3, #0
 80070bc:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80070be:	683b      	ldr	r3, [r7, #0]
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d109      	bne.n	80070d8 <HAL_TIM_PWM_Start_IT+0x28>
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80070ca:	b2db      	uxtb	r3, r3
 80070cc:	2b01      	cmp	r3, #1
 80070ce:	bf14      	ite	ne
 80070d0:	2301      	movne	r3, #1
 80070d2:	2300      	moveq	r3, #0
 80070d4:	b2db      	uxtb	r3, r3
 80070d6:	e03c      	b.n	8007152 <HAL_TIM_PWM_Start_IT+0xa2>
 80070d8:	683b      	ldr	r3, [r7, #0]
 80070da:	2b04      	cmp	r3, #4
 80070dc:	d109      	bne.n	80070f2 <HAL_TIM_PWM_Start_IT+0x42>
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80070e4:	b2db      	uxtb	r3, r3
 80070e6:	2b01      	cmp	r3, #1
 80070e8:	bf14      	ite	ne
 80070ea:	2301      	movne	r3, #1
 80070ec:	2300      	moveq	r3, #0
 80070ee:	b2db      	uxtb	r3, r3
 80070f0:	e02f      	b.n	8007152 <HAL_TIM_PWM_Start_IT+0xa2>
 80070f2:	683b      	ldr	r3, [r7, #0]
 80070f4:	2b08      	cmp	r3, #8
 80070f6:	d109      	bne.n	800710c <HAL_TIM_PWM_Start_IT+0x5c>
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80070fe:	b2db      	uxtb	r3, r3
 8007100:	2b01      	cmp	r3, #1
 8007102:	bf14      	ite	ne
 8007104:	2301      	movne	r3, #1
 8007106:	2300      	moveq	r3, #0
 8007108:	b2db      	uxtb	r3, r3
 800710a:	e022      	b.n	8007152 <HAL_TIM_PWM_Start_IT+0xa2>
 800710c:	683b      	ldr	r3, [r7, #0]
 800710e:	2b0c      	cmp	r3, #12
 8007110:	d109      	bne.n	8007126 <HAL_TIM_PWM_Start_IT+0x76>
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007118:	b2db      	uxtb	r3, r3
 800711a:	2b01      	cmp	r3, #1
 800711c:	bf14      	ite	ne
 800711e:	2301      	movne	r3, #1
 8007120:	2300      	moveq	r3, #0
 8007122:	b2db      	uxtb	r3, r3
 8007124:	e015      	b.n	8007152 <HAL_TIM_PWM_Start_IT+0xa2>
 8007126:	683b      	ldr	r3, [r7, #0]
 8007128:	2b10      	cmp	r3, #16
 800712a:	d109      	bne.n	8007140 <HAL_TIM_PWM_Start_IT+0x90>
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007132:	b2db      	uxtb	r3, r3
 8007134:	2b01      	cmp	r3, #1
 8007136:	bf14      	ite	ne
 8007138:	2301      	movne	r3, #1
 800713a:	2300      	moveq	r3, #0
 800713c:	b2db      	uxtb	r3, r3
 800713e:	e008      	b.n	8007152 <HAL_TIM_PWM_Start_IT+0xa2>
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8007146:	b2db      	uxtb	r3, r3
 8007148:	2b01      	cmp	r3, #1
 800714a:	bf14      	ite	ne
 800714c:	2301      	movne	r3, #1
 800714e:	2300      	moveq	r3, #0
 8007150:	b2db      	uxtb	r3, r3
 8007152:	2b00      	cmp	r3, #0
 8007154:	d001      	beq.n	800715a <HAL_TIM_PWM_Start_IT+0xaa>
  {
    return HAL_ERROR;
 8007156:	2301      	movs	r3, #1
 8007158:	e0d3      	b.n	8007302 <HAL_TIM_PWM_Start_IT+0x252>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800715a:	683b      	ldr	r3, [r7, #0]
 800715c:	2b00      	cmp	r3, #0
 800715e:	d104      	bne.n	800716a <HAL_TIM_PWM_Start_IT+0xba>
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	2202      	movs	r2, #2
 8007164:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007168:	e023      	b.n	80071b2 <HAL_TIM_PWM_Start_IT+0x102>
 800716a:	683b      	ldr	r3, [r7, #0]
 800716c:	2b04      	cmp	r3, #4
 800716e:	d104      	bne.n	800717a <HAL_TIM_PWM_Start_IT+0xca>
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	2202      	movs	r2, #2
 8007174:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007178:	e01b      	b.n	80071b2 <HAL_TIM_PWM_Start_IT+0x102>
 800717a:	683b      	ldr	r3, [r7, #0]
 800717c:	2b08      	cmp	r3, #8
 800717e:	d104      	bne.n	800718a <HAL_TIM_PWM_Start_IT+0xda>
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	2202      	movs	r2, #2
 8007184:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007188:	e013      	b.n	80071b2 <HAL_TIM_PWM_Start_IT+0x102>
 800718a:	683b      	ldr	r3, [r7, #0]
 800718c:	2b0c      	cmp	r3, #12
 800718e:	d104      	bne.n	800719a <HAL_TIM_PWM_Start_IT+0xea>
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	2202      	movs	r2, #2
 8007194:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007198:	e00b      	b.n	80071b2 <HAL_TIM_PWM_Start_IT+0x102>
 800719a:	683b      	ldr	r3, [r7, #0]
 800719c:	2b10      	cmp	r3, #16
 800719e:	d104      	bne.n	80071aa <HAL_TIM_PWM_Start_IT+0xfa>
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	2202      	movs	r2, #2
 80071a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80071a8:	e003      	b.n	80071b2 <HAL_TIM_PWM_Start_IT+0x102>
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	2202      	movs	r2, #2
 80071ae:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  switch (Channel)
 80071b2:	683b      	ldr	r3, [r7, #0]
 80071b4:	2b0c      	cmp	r3, #12
 80071b6:	d841      	bhi.n	800723c <HAL_TIM_PWM_Start_IT+0x18c>
 80071b8:	a201      	add	r2, pc, #4	; (adr r2, 80071c0 <HAL_TIM_PWM_Start_IT+0x110>)
 80071ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071be:	bf00      	nop
 80071c0:	080071f5 	.word	0x080071f5
 80071c4:	0800723d 	.word	0x0800723d
 80071c8:	0800723d 	.word	0x0800723d
 80071cc:	0800723d 	.word	0x0800723d
 80071d0:	08007207 	.word	0x08007207
 80071d4:	0800723d 	.word	0x0800723d
 80071d8:	0800723d 	.word	0x0800723d
 80071dc:	0800723d 	.word	0x0800723d
 80071e0:	08007219 	.word	0x08007219
 80071e4:	0800723d 	.word	0x0800723d
 80071e8:	0800723d 	.word	0x0800723d
 80071ec:	0800723d 	.word	0x0800723d
 80071f0:	0800722b 	.word	0x0800722b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	68da      	ldr	r2, [r3, #12]
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	f042 0202 	orr.w	r2, r2, #2
 8007202:	60da      	str	r2, [r3, #12]
      break;
 8007204:	e01d      	b.n	8007242 <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	68da      	ldr	r2, [r3, #12]
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	f042 0204 	orr.w	r2, r2, #4
 8007214:	60da      	str	r2, [r3, #12]
      break;
 8007216:	e014      	b.n	8007242 <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	68da      	ldr	r2, [r3, #12]
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	f042 0208 	orr.w	r2, r2, #8
 8007226:	60da      	str	r2, [r3, #12]
      break;
 8007228:	e00b      	b.n	8007242 <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	68da      	ldr	r2, [r3, #12]
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	f042 0210 	orr.w	r2, r2, #16
 8007238:	60da      	str	r2, [r3, #12]
      break;
 800723a:	e002      	b.n	8007242 <HAL_TIM_PWM_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 800723c:	2301      	movs	r3, #1
 800723e:	73fb      	strb	r3, [r7, #15]
      break;
 8007240:	bf00      	nop
  }

  if (status == HAL_OK)
 8007242:	7bfb      	ldrb	r3, [r7, #15]
 8007244:	2b00      	cmp	r3, #0
 8007246:	d15b      	bne.n	8007300 <HAL_TIM_PWM_Start_IT+0x250>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	2201      	movs	r2, #1
 800724e:	6839      	ldr	r1, [r7, #0]
 8007250:	4618      	mov	r0, r3
 8007252:	f001 f955 	bl	8008500 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	4a2c      	ldr	r2, [pc, #176]	; (800730c <HAL_TIM_PWM_Start_IT+0x25c>)
 800725c:	4293      	cmp	r3, r2
 800725e:	d00e      	beq.n	800727e <HAL_TIM_PWM_Start_IT+0x1ce>
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	4a2a      	ldr	r2, [pc, #168]	; (8007310 <HAL_TIM_PWM_Start_IT+0x260>)
 8007266:	4293      	cmp	r3, r2
 8007268:	d009      	beq.n	800727e <HAL_TIM_PWM_Start_IT+0x1ce>
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	4a29      	ldr	r2, [pc, #164]	; (8007314 <HAL_TIM_PWM_Start_IT+0x264>)
 8007270:	4293      	cmp	r3, r2
 8007272:	d004      	beq.n	800727e <HAL_TIM_PWM_Start_IT+0x1ce>
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	4a27      	ldr	r2, [pc, #156]	; (8007318 <HAL_TIM_PWM_Start_IT+0x268>)
 800727a:	4293      	cmp	r3, r2
 800727c:	d101      	bne.n	8007282 <HAL_TIM_PWM_Start_IT+0x1d2>
 800727e:	2301      	movs	r3, #1
 8007280:	e000      	b.n	8007284 <HAL_TIM_PWM_Start_IT+0x1d4>
 8007282:	2300      	movs	r3, #0
 8007284:	2b00      	cmp	r3, #0
 8007286:	d007      	beq.n	8007298 <HAL_TIM_PWM_Start_IT+0x1e8>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007296:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	4a1b      	ldr	r2, [pc, #108]	; (800730c <HAL_TIM_PWM_Start_IT+0x25c>)
 800729e:	4293      	cmp	r3, r2
 80072a0:	d00e      	beq.n	80072c0 <HAL_TIM_PWM_Start_IT+0x210>
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80072aa:	d009      	beq.n	80072c0 <HAL_TIM_PWM_Start_IT+0x210>
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	4a1a      	ldr	r2, [pc, #104]	; (800731c <HAL_TIM_PWM_Start_IT+0x26c>)
 80072b2:	4293      	cmp	r3, r2
 80072b4:	d004      	beq.n	80072c0 <HAL_TIM_PWM_Start_IT+0x210>
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	4a15      	ldr	r2, [pc, #84]	; (8007310 <HAL_TIM_PWM_Start_IT+0x260>)
 80072bc:	4293      	cmp	r3, r2
 80072be:	d115      	bne.n	80072ec <HAL_TIM_PWM_Start_IT+0x23c>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	689a      	ldr	r2, [r3, #8]
 80072c6:	4b16      	ldr	r3, [pc, #88]	; (8007320 <HAL_TIM_PWM_Start_IT+0x270>)
 80072c8:	4013      	ands	r3, r2
 80072ca:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80072cc:	68bb      	ldr	r3, [r7, #8]
 80072ce:	2b06      	cmp	r3, #6
 80072d0:	d015      	beq.n	80072fe <HAL_TIM_PWM_Start_IT+0x24e>
 80072d2:	68bb      	ldr	r3, [r7, #8]
 80072d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80072d8:	d011      	beq.n	80072fe <HAL_TIM_PWM_Start_IT+0x24e>
      {
        __HAL_TIM_ENABLE(htim);
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	681a      	ldr	r2, [r3, #0]
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	f042 0201 	orr.w	r2, r2, #1
 80072e8:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80072ea:	e008      	b.n	80072fe <HAL_TIM_PWM_Start_IT+0x24e>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	681a      	ldr	r2, [r3, #0]
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	f042 0201 	orr.w	r2, r2, #1
 80072fa:	601a      	str	r2, [r3, #0]
 80072fc:	e000      	b.n	8007300 <HAL_TIM_PWM_Start_IT+0x250>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80072fe:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8007300:	7bfb      	ldrb	r3, [r7, #15]
}
 8007302:	4618      	mov	r0, r3
 8007304:	3710      	adds	r7, #16
 8007306:	46bd      	mov	sp, r7
 8007308:	bd80      	pop	{r7, pc}
 800730a:	bf00      	nop
 800730c:	40012c00 	.word	0x40012c00
 8007310:	40014000 	.word	0x40014000
 8007314:	40014400 	.word	0x40014400
 8007318:	40014800 	.word	0x40014800
 800731c:	40000400 	.word	0x40000400
 8007320:	00010007 	.word	0x00010007

08007324 <HAL_TIM_PWM_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007324:	b580      	push	{r7, lr}
 8007326:	b084      	sub	sp, #16
 8007328:	af00      	add	r7, sp, #0
 800732a:	6078      	str	r0, [r7, #4]
 800732c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800732e:	2300      	movs	r3, #0
 8007330:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8007332:	683b      	ldr	r3, [r7, #0]
 8007334:	2b0c      	cmp	r3, #12
 8007336:	d841      	bhi.n	80073bc <HAL_TIM_PWM_Stop_IT+0x98>
 8007338:	a201      	add	r2, pc, #4	; (adr r2, 8007340 <HAL_TIM_PWM_Stop_IT+0x1c>)
 800733a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800733e:	bf00      	nop
 8007340:	08007375 	.word	0x08007375
 8007344:	080073bd 	.word	0x080073bd
 8007348:	080073bd 	.word	0x080073bd
 800734c:	080073bd 	.word	0x080073bd
 8007350:	08007387 	.word	0x08007387
 8007354:	080073bd 	.word	0x080073bd
 8007358:	080073bd 	.word	0x080073bd
 800735c:	080073bd 	.word	0x080073bd
 8007360:	08007399 	.word	0x08007399
 8007364:	080073bd 	.word	0x080073bd
 8007368:	080073bd 	.word	0x080073bd
 800736c:	080073bd 	.word	0x080073bd
 8007370:	080073ab 	.word	0x080073ab
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	68da      	ldr	r2, [r3, #12]
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	f022 0202 	bic.w	r2, r2, #2
 8007382:	60da      	str	r2, [r3, #12]
      break;
 8007384:	e01d      	b.n	80073c2 <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	68da      	ldr	r2, [r3, #12]
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	f022 0204 	bic.w	r2, r2, #4
 8007394:	60da      	str	r2, [r3, #12]
      break;
 8007396:	e014      	b.n	80073c2 <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	68da      	ldr	r2, [r3, #12]
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	f022 0208 	bic.w	r2, r2, #8
 80073a6:	60da      	str	r2, [r3, #12]
      break;
 80073a8:	e00b      	b.n	80073c2 <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	68da      	ldr	r2, [r3, #12]
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	f022 0210 	bic.w	r2, r2, #16
 80073b8:	60da      	str	r2, [r3, #12]
      break;
 80073ba:	e002      	b.n	80073c2 <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 80073bc:	2301      	movs	r3, #1
 80073be:	73fb      	strb	r3, [r7, #15]
      break;
 80073c0:	bf00      	nop
  }

  if (status == HAL_OK)
 80073c2:	7bfb      	ldrb	r3, [r7, #15]
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d17b      	bne.n	80074c0 <HAL_TIM_PWM_Stop_IT+0x19c>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	2200      	movs	r2, #0
 80073ce:	6839      	ldr	r1, [r7, #0]
 80073d0:	4618      	mov	r0, r3
 80073d2:	f001 f895 	bl	8008500 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	4a3c      	ldr	r2, [pc, #240]	; (80074cc <HAL_TIM_PWM_Stop_IT+0x1a8>)
 80073dc:	4293      	cmp	r3, r2
 80073de:	d00e      	beq.n	80073fe <HAL_TIM_PWM_Stop_IT+0xda>
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	4a3a      	ldr	r2, [pc, #232]	; (80074d0 <HAL_TIM_PWM_Stop_IT+0x1ac>)
 80073e6:	4293      	cmp	r3, r2
 80073e8:	d009      	beq.n	80073fe <HAL_TIM_PWM_Stop_IT+0xda>
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	4a39      	ldr	r2, [pc, #228]	; (80074d4 <HAL_TIM_PWM_Stop_IT+0x1b0>)
 80073f0:	4293      	cmp	r3, r2
 80073f2:	d004      	beq.n	80073fe <HAL_TIM_PWM_Stop_IT+0xda>
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	4a37      	ldr	r2, [pc, #220]	; (80074d8 <HAL_TIM_PWM_Stop_IT+0x1b4>)
 80073fa:	4293      	cmp	r3, r2
 80073fc:	d101      	bne.n	8007402 <HAL_TIM_PWM_Stop_IT+0xde>
 80073fe:	2301      	movs	r3, #1
 8007400:	e000      	b.n	8007404 <HAL_TIM_PWM_Stop_IT+0xe0>
 8007402:	2300      	movs	r3, #0
 8007404:	2b00      	cmp	r3, #0
 8007406:	d017      	beq.n	8007438 <HAL_TIM_PWM_Stop_IT+0x114>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	6a1a      	ldr	r2, [r3, #32]
 800740e:	f241 1311 	movw	r3, #4369	; 0x1111
 8007412:	4013      	ands	r3, r2
 8007414:	2b00      	cmp	r3, #0
 8007416:	d10f      	bne.n	8007438 <HAL_TIM_PWM_Stop_IT+0x114>
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	6a1a      	ldr	r2, [r3, #32]
 800741e:	f240 4344 	movw	r3, #1092	; 0x444
 8007422:	4013      	ands	r3, r2
 8007424:	2b00      	cmp	r3, #0
 8007426:	d107      	bne.n	8007438 <HAL_TIM_PWM_Stop_IT+0x114>
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007436:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	6a1a      	ldr	r2, [r3, #32]
 800743e:	f241 1311 	movw	r3, #4369	; 0x1111
 8007442:	4013      	ands	r3, r2
 8007444:	2b00      	cmp	r3, #0
 8007446:	d10f      	bne.n	8007468 <HAL_TIM_PWM_Stop_IT+0x144>
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	6a1a      	ldr	r2, [r3, #32]
 800744e:	f240 4344 	movw	r3, #1092	; 0x444
 8007452:	4013      	ands	r3, r2
 8007454:	2b00      	cmp	r3, #0
 8007456:	d107      	bne.n	8007468 <HAL_TIM_PWM_Stop_IT+0x144>
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	681a      	ldr	r2, [r3, #0]
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	f022 0201 	bic.w	r2, r2, #1
 8007466:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8007468:	683b      	ldr	r3, [r7, #0]
 800746a:	2b00      	cmp	r3, #0
 800746c:	d104      	bne.n	8007478 <HAL_TIM_PWM_Stop_IT+0x154>
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	2201      	movs	r2, #1
 8007472:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007476:	e023      	b.n	80074c0 <HAL_TIM_PWM_Stop_IT+0x19c>
 8007478:	683b      	ldr	r3, [r7, #0]
 800747a:	2b04      	cmp	r3, #4
 800747c:	d104      	bne.n	8007488 <HAL_TIM_PWM_Stop_IT+0x164>
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	2201      	movs	r2, #1
 8007482:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007486:	e01b      	b.n	80074c0 <HAL_TIM_PWM_Stop_IT+0x19c>
 8007488:	683b      	ldr	r3, [r7, #0]
 800748a:	2b08      	cmp	r3, #8
 800748c:	d104      	bne.n	8007498 <HAL_TIM_PWM_Stop_IT+0x174>
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	2201      	movs	r2, #1
 8007492:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007496:	e013      	b.n	80074c0 <HAL_TIM_PWM_Stop_IT+0x19c>
 8007498:	683b      	ldr	r3, [r7, #0]
 800749a:	2b0c      	cmp	r3, #12
 800749c:	d104      	bne.n	80074a8 <HAL_TIM_PWM_Stop_IT+0x184>
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	2201      	movs	r2, #1
 80074a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80074a6:	e00b      	b.n	80074c0 <HAL_TIM_PWM_Stop_IT+0x19c>
 80074a8:	683b      	ldr	r3, [r7, #0]
 80074aa:	2b10      	cmp	r3, #16
 80074ac:	d104      	bne.n	80074b8 <HAL_TIM_PWM_Stop_IT+0x194>
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	2201      	movs	r2, #1
 80074b2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80074b6:	e003      	b.n	80074c0 <HAL_TIM_PWM_Stop_IT+0x19c>
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	2201      	movs	r2, #1
 80074bc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  }

  /* Return function status */
  return status;
 80074c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80074c2:	4618      	mov	r0, r3
 80074c4:	3710      	adds	r7, #16
 80074c6:	46bd      	mov	sp, r7
 80074c8:	bd80      	pop	{r7, pc}
 80074ca:	bf00      	nop
 80074cc:	40012c00 	.word	0x40012c00
 80074d0:	40014000 	.word	0x40014000
 80074d4:	40014400 	.word	0x40014400
 80074d8:	40014800 	.word	0x40014800

080074dc <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80074dc:	b580      	push	{r7, lr}
 80074de:	b086      	sub	sp, #24
 80074e0:	af00      	add	r7, sp, #0
 80074e2:	6078      	str	r0, [r7, #4]
 80074e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d101      	bne.n	80074f0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80074ec:	2301      	movs	r3, #1
 80074ee:	e097      	b.n	8007620 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80074f6:	b2db      	uxtb	r3, r3
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d106      	bne.n	800750a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	2200      	movs	r2, #0
 8007500:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8007504:	6878      	ldr	r0, [r7, #4]
 8007506:	f7fc f831 	bl	800356c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	2202      	movs	r2, #2
 800750e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	689b      	ldr	r3, [r3, #8]
 8007518:	687a      	ldr	r2, [r7, #4]
 800751a:	6812      	ldr	r2, [r2, #0]
 800751c:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 8007520:	f023 0307 	bic.w	r3, r3, #7
 8007524:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	681a      	ldr	r2, [r3, #0]
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	3304      	adds	r3, #4
 800752e:	4619      	mov	r1, r3
 8007530:	4610      	mov	r0, r2
 8007532:	f000 fc2d 	bl	8007d90 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	689b      	ldr	r3, [r3, #8]
 800753c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	699b      	ldr	r3, [r3, #24]
 8007544:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	6a1b      	ldr	r3, [r3, #32]
 800754c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800754e:	683b      	ldr	r3, [r7, #0]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	697a      	ldr	r2, [r7, #20]
 8007554:	4313      	orrs	r3, r2
 8007556:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8007558:	693b      	ldr	r3, [r7, #16]
 800755a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800755e:	f023 0303 	bic.w	r3, r3, #3
 8007562:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8007564:	683b      	ldr	r3, [r7, #0]
 8007566:	689a      	ldr	r2, [r3, #8]
 8007568:	683b      	ldr	r3, [r7, #0]
 800756a:	699b      	ldr	r3, [r3, #24]
 800756c:	021b      	lsls	r3, r3, #8
 800756e:	4313      	orrs	r3, r2
 8007570:	693a      	ldr	r2, [r7, #16]
 8007572:	4313      	orrs	r3, r2
 8007574:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8007576:	693b      	ldr	r3, [r7, #16]
 8007578:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800757c:	f023 030c 	bic.w	r3, r3, #12
 8007580:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8007582:	693b      	ldr	r3, [r7, #16]
 8007584:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007588:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800758c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800758e:	683b      	ldr	r3, [r7, #0]
 8007590:	68da      	ldr	r2, [r3, #12]
 8007592:	683b      	ldr	r3, [r7, #0]
 8007594:	69db      	ldr	r3, [r3, #28]
 8007596:	021b      	lsls	r3, r3, #8
 8007598:	4313      	orrs	r3, r2
 800759a:	693a      	ldr	r2, [r7, #16]
 800759c:	4313      	orrs	r3, r2
 800759e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80075a0:	683b      	ldr	r3, [r7, #0]
 80075a2:	691b      	ldr	r3, [r3, #16]
 80075a4:	011a      	lsls	r2, r3, #4
 80075a6:	683b      	ldr	r3, [r7, #0]
 80075a8:	6a1b      	ldr	r3, [r3, #32]
 80075aa:	031b      	lsls	r3, r3, #12
 80075ac:	4313      	orrs	r3, r2
 80075ae:	693a      	ldr	r2, [r7, #16]
 80075b0:	4313      	orrs	r3, r2
 80075b2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80075ba:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 80075c2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80075c4:	683b      	ldr	r3, [r7, #0]
 80075c6:	685a      	ldr	r2, [r3, #4]
 80075c8:	683b      	ldr	r3, [r7, #0]
 80075ca:	695b      	ldr	r3, [r3, #20]
 80075cc:	011b      	lsls	r3, r3, #4
 80075ce:	4313      	orrs	r3, r2
 80075d0:	68fa      	ldr	r2, [r7, #12]
 80075d2:	4313      	orrs	r3, r2
 80075d4:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	697a      	ldr	r2, [r7, #20]
 80075dc:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	693a      	ldr	r2, [r7, #16]
 80075e4:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	68fa      	ldr	r2, [r7, #12]
 80075ec:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	2201      	movs	r2, #1
 80075f2:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	2201      	movs	r2, #1
 80075fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	2201      	movs	r2, #1
 8007602:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	2201      	movs	r2, #1
 800760a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	2201      	movs	r2, #1
 8007612:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	2201      	movs	r2, #1
 800761a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800761e:	2300      	movs	r3, #0
}
 8007620:	4618      	mov	r0, r3
 8007622:	3718      	adds	r7, #24
 8007624:	46bd      	mov	sp, r7
 8007626:	bd80      	pop	{r7, pc}

08007628 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007628:	b580      	push	{r7, lr}
 800762a:	b084      	sub	sp, #16
 800762c:	af00      	add	r7, sp, #0
 800762e:	6078      	str	r0, [r7, #4]
 8007630:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007638:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007640:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007648:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007650:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8007652:	683b      	ldr	r3, [r7, #0]
 8007654:	2b00      	cmp	r3, #0
 8007656:	d110      	bne.n	800767a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007658:	7bfb      	ldrb	r3, [r7, #15]
 800765a:	2b01      	cmp	r3, #1
 800765c:	d102      	bne.n	8007664 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800765e:	7b7b      	ldrb	r3, [r7, #13]
 8007660:	2b01      	cmp	r3, #1
 8007662:	d001      	beq.n	8007668 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8007664:	2301      	movs	r3, #1
 8007666:	e069      	b.n	800773c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	2202      	movs	r2, #2
 800766c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	2202      	movs	r2, #2
 8007674:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007678:	e031      	b.n	80076de <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800767a:	683b      	ldr	r3, [r7, #0]
 800767c:	2b04      	cmp	r3, #4
 800767e:	d110      	bne.n	80076a2 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007680:	7bbb      	ldrb	r3, [r7, #14]
 8007682:	2b01      	cmp	r3, #1
 8007684:	d102      	bne.n	800768c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007686:	7b3b      	ldrb	r3, [r7, #12]
 8007688:	2b01      	cmp	r3, #1
 800768a:	d001      	beq.n	8007690 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800768c:	2301      	movs	r3, #1
 800768e:	e055      	b.n	800773c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	2202      	movs	r2, #2
 8007694:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	2202      	movs	r2, #2
 800769c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80076a0:	e01d      	b.n	80076de <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80076a2:	7bfb      	ldrb	r3, [r7, #15]
 80076a4:	2b01      	cmp	r3, #1
 80076a6:	d108      	bne.n	80076ba <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80076a8:	7bbb      	ldrb	r3, [r7, #14]
 80076aa:	2b01      	cmp	r3, #1
 80076ac:	d105      	bne.n	80076ba <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80076ae:	7b7b      	ldrb	r3, [r7, #13]
 80076b0:	2b01      	cmp	r3, #1
 80076b2:	d102      	bne.n	80076ba <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80076b4:	7b3b      	ldrb	r3, [r7, #12]
 80076b6:	2b01      	cmp	r3, #1
 80076b8:	d001      	beq.n	80076be <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80076ba:	2301      	movs	r3, #1
 80076bc:	e03e      	b.n	800773c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	2202      	movs	r2, #2
 80076c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	2202      	movs	r2, #2
 80076ca:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	2202      	movs	r2, #2
 80076d2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	2202      	movs	r2, #2
 80076da:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80076de:	683b      	ldr	r3, [r7, #0]
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d003      	beq.n	80076ec <HAL_TIM_Encoder_Start+0xc4>
 80076e4:	683b      	ldr	r3, [r7, #0]
 80076e6:	2b04      	cmp	r3, #4
 80076e8:	d008      	beq.n	80076fc <HAL_TIM_Encoder_Start+0xd4>
 80076ea:	e00f      	b.n	800770c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	2201      	movs	r2, #1
 80076f2:	2100      	movs	r1, #0
 80076f4:	4618      	mov	r0, r3
 80076f6:	f000 ff03 	bl	8008500 <TIM_CCxChannelCmd>
      break;
 80076fa:	e016      	b.n	800772a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	2201      	movs	r2, #1
 8007702:	2104      	movs	r1, #4
 8007704:	4618      	mov	r0, r3
 8007706:	f000 fefb 	bl	8008500 <TIM_CCxChannelCmd>
      break;
 800770a:	e00e      	b.n	800772a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	2201      	movs	r2, #1
 8007712:	2100      	movs	r1, #0
 8007714:	4618      	mov	r0, r3
 8007716:	f000 fef3 	bl	8008500 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	2201      	movs	r2, #1
 8007720:	2104      	movs	r1, #4
 8007722:	4618      	mov	r0, r3
 8007724:	f000 feec 	bl	8008500 <TIM_CCxChannelCmd>
      break;
 8007728:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	681a      	ldr	r2, [r3, #0]
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	f042 0201 	orr.w	r2, r2, #1
 8007738:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800773a:	2300      	movs	r3, #0
}
 800773c:	4618      	mov	r0, r3
 800773e:	3710      	adds	r7, #16
 8007740:	46bd      	mov	sp, r7
 8007742:	bd80      	pop	{r7, pc}

08007744 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007744:	b580      	push	{r7, lr}
 8007746:	b082      	sub	sp, #8
 8007748:	af00      	add	r7, sp, #0
 800774a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	691b      	ldr	r3, [r3, #16]
 8007752:	f003 0302 	and.w	r3, r3, #2
 8007756:	2b02      	cmp	r3, #2
 8007758:	d122      	bne.n	80077a0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	68db      	ldr	r3, [r3, #12]
 8007760:	f003 0302 	and.w	r3, r3, #2
 8007764:	2b02      	cmp	r3, #2
 8007766:	d11b      	bne.n	80077a0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	f06f 0202 	mvn.w	r2, #2
 8007770:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	2201      	movs	r2, #1
 8007776:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	699b      	ldr	r3, [r3, #24]
 800777e:	f003 0303 	and.w	r3, r3, #3
 8007782:	2b00      	cmp	r3, #0
 8007784:	d003      	beq.n	800778e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007786:	6878      	ldr	r0, [r7, #4]
 8007788:	f000 fae3 	bl	8007d52 <HAL_TIM_IC_CaptureCallback>
 800778c:	e005      	b.n	800779a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800778e:	6878      	ldr	r0, [r7, #4]
 8007790:	f000 fad5 	bl	8007d3e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007794:	6878      	ldr	r0, [r7, #4]
 8007796:	f000 fae6 	bl	8007d66 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	2200      	movs	r2, #0
 800779e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	691b      	ldr	r3, [r3, #16]
 80077a6:	f003 0304 	and.w	r3, r3, #4
 80077aa:	2b04      	cmp	r3, #4
 80077ac:	d122      	bne.n	80077f4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	68db      	ldr	r3, [r3, #12]
 80077b4:	f003 0304 	and.w	r3, r3, #4
 80077b8:	2b04      	cmp	r3, #4
 80077ba:	d11b      	bne.n	80077f4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	f06f 0204 	mvn.w	r2, #4
 80077c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	2202      	movs	r2, #2
 80077ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	699b      	ldr	r3, [r3, #24]
 80077d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d003      	beq.n	80077e2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80077da:	6878      	ldr	r0, [r7, #4]
 80077dc:	f000 fab9 	bl	8007d52 <HAL_TIM_IC_CaptureCallback>
 80077e0:	e005      	b.n	80077ee <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80077e2:	6878      	ldr	r0, [r7, #4]
 80077e4:	f000 faab 	bl	8007d3e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80077e8:	6878      	ldr	r0, [r7, #4]
 80077ea:	f000 fabc 	bl	8007d66 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	2200      	movs	r2, #0
 80077f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	691b      	ldr	r3, [r3, #16]
 80077fa:	f003 0308 	and.w	r3, r3, #8
 80077fe:	2b08      	cmp	r3, #8
 8007800:	d122      	bne.n	8007848 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	68db      	ldr	r3, [r3, #12]
 8007808:	f003 0308 	and.w	r3, r3, #8
 800780c:	2b08      	cmp	r3, #8
 800780e:	d11b      	bne.n	8007848 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	f06f 0208 	mvn.w	r2, #8
 8007818:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	2204      	movs	r2, #4
 800781e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	69db      	ldr	r3, [r3, #28]
 8007826:	f003 0303 	and.w	r3, r3, #3
 800782a:	2b00      	cmp	r3, #0
 800782c:	d003      	beq.n	8007836 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800782e:	6878      	ldr	r0, [r7, #4]
 8007830:	f000 fa8f 	bl	8007d52 <HAL_TIM_IC_CaptureCallback>
 8007834:	e005      	b.n	8007842 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007836:	6878      	ldr	r0, [r7, #4]
 8007838:	f000 fa81 	bl	8007d3e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800783c:	6878      	ldr	r0, [r7, #4]
 800783e:	f000 fa92 	bl	8007d66 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	2200      	movs	r2, #0
 8007846:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	691b      	ldr	r3, [r3, #16]
 800784e:	f003 0310 	and.w	r3, r3, #16
 8007852:	2b10      	cmp	r3, #16
 8007854:	d122      	bne.n	800789c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	68db      	ldr	r3, [r3, #12]
 800785c:	f003 0310 	and.w	r3, r3, #16
 8007860:	2b10      	cmp	r3, #16
 8007862:	d11b      	bne.n	800789c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	f06f 0210 	mvn.w	r2, #16
 800786c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	2208      	movs	r2, #8
 8007872:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	69db      	ldr	r3, [r3, #28]
 800787a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800787e:	2b00      	cmp	r3, #0
 8007880:	d003      	beq.n	800788a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007882:	6878      	ldr	r0, [r7, #4]
 8007884:	f000 fa65 	bl	8007d52 <HAL_TIM_IC_CaptureCallback>
 8007888:	e005      	b.n	8007896 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800788a:	6878      	ldr	r0, [r7, #4]
 800788c:	f000 fa57 	bl	8007d3e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007890:	6878      	ldr	r0, [r7, #4]
 8007892:	f000 fa68 	bl	8007d66 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	2200      	movs	r2, #0
 800789a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	691b      	ldr	r3, [r3, #16]
 80078a2:	f003 0301 	and.w	r3, r3, #1
 80078a6:	2b01      	cmp	r3, #1
 80078a8:	d10e      	bne.n	80078c8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	68db      	ldr	r3, [r3, #12]
 80078b0:	f003 0301 	and.w	r3, r3, #1
 80078b4:	2b01      	cmp	r3, #1
 80078b6:	d107      	bne.n	80078c8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	f06f 0201 	mvn.w	r2, #1
 80078c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80078c2:	6878      	ldr	r0, [r7, #4]
 80078c4:	f7fb fccc 	bl	8003260 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	691b      	ldr	r3, [r3, #16]
 80078ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80078d2:	2b80      	cmp	r3, #128	; 0x80
 80078d4:	d10e      	bne.n	80078f4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	68db      	ldr	r3, [r3, #12]
 80078dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80078e0:	2b80      	cmp	r3, #128	; 0x80
 80078e2:	d107      	bne.n	80078f4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80078ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80078ee:	6878      	ldr	r0, [r7, #4]
 80078f0:	f000 fea4 	bl	800863c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	691b      	ldr	r3, [r3, #16]
 80078fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80078fe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007902:	d10e      	bne.n	8007922 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	68db      	ldr	r3, [r3, #12]
 800790a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800790e:	2b80      	cmp	r3, #128	; 0x80
 8007910:	d107      	bne.n	8007922 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800791a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800791c:	6878      	ldr	r0, [r7, #4]
 800791e:	f000 fe97 	bl	8008650 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	691b      	ldr	r3, [r3, #16]
 8007928:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800792c:	2b40      	cmp	r3, #64	; 0x40
 800792e:	d10e      	bne.n	800794e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	68db      	ldr	r3, [r3, #12]
 8007936:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800793a:	2b40      	cmp	r3, #64	; 0x40
 800793c:	d107      	bne.n	800794e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007946:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007948:	6878      	ldr	r0, [r7, #4]
 800794a:	f000 fa16 	bl	8007d7a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	691b      	ldr	r3, [r3, #16]
 8007954:	f003 0320 	and.w	r3, r3, #32
 8007958:	2b20      	cmp	r3, #32
 800795a:	d10e      	bne.n	800797a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	68db      	ldr	r3, [r3, #12]
 8007962:	f003 0320 	and.w	r3, r3, #32
 8007966:	2b20      	cmp	r3, #32
 8007968:	d107      	bne.n	800797a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	f06f 0220 	mvn.w	r2, #32
 8007972:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007974:	6878      	ldr	r0, [r7, #4]
 8007976:	f000 fe57 	bl	8008628 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800797a:	bf00      	nop
 800797c:	3708      	adds	r7, #8
 800797e:	46bd      	mov	sp, r7
 8007980:	bd80      	pop	{r7, pc}
	...

08007984 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007984:	b580      	push	{r7, lr}
 8007986:	b086      	sub	sp, #24
 8007988:	af00      	add	r7, sp, #0
 800798a:	60f8      	str	r0, [r7, #12]
 800798c:	60b9      	str	r1, [r7, #8]
 800798e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007990:	2300      	movs	r3, #0
 8007992:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800799a:	2b01      	cmp	r3, #1
 800799c:	d101      	bne.n	80079a2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800799e:	2302      	movs	r3, #2
 80079a0:	e0ff      	b.n	8007ba2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	2201      	movs	r2, #1
 80079a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	2b14      	cmp	r3, #20
 80079ae:	f200 80f0 	bhi.w	8007b92 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80079b2:	a201      	add	r2, pc, #4	; (adr r2, 80079b8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80079b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079b8:	08007a0d 	.word	0x08007a0d
 80079bc:	08007b93 	.word	0x08007b93
 80079c0:	08007b93 	.word	0x08007b93
 80079c4:	08007b93 	.word	0x08007b93
 80079c8:	08007a4d 	.word	0x08007a4d
 80079cc:	08007b93 	.word	0x08007b93
 80079d0:	08007b93 	.word	0x08007b93
 80079d4:	08007b93 	.word	0x08007b93
 80079d8:	08007a8f 	.word	0x08007a8f
 80079dc:	08007b93 	.word	0x08007b93
 80079e0:	08007b93 	.word	0x08007b93
 80079e4:	08007b93 	.word	0x08007b93
 80079e8:	08007acf 	.word	0x08007acf
 80079ec:	08007b93 	.word	0x08007b93
 80079f0:	08007b93 	.word	0x08007b93
 80079f4:	08007b93 	.word	0x08007b93
 80079f8:	08007b11 	.word	0x08007b11
 80079fc:	08007b93 	.word	0x08007b93
 8007a00:	08007b93 	.word	0x08007b93
 8007a04:	08007b93 	.word	0x08007b93
 8007a08:	08007b51 	.word	0x08007b51
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	68b9      	ldr	r1, [r7, #8]
 8007a12:	4618      	mov	r0, r3
 8007a14:	f000 fa34 	bl	8007e80 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	699a      	ldr	r2, [r3, #24]
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	f042 0208 	orr.w	r2, r2, #8
 8007a26:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	699a      	ldr	r2, [r3, #24]
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	f022 0204 	bic.w	r2, r2, #4
 8007a36:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	6999      	ldr	r1, [r3, #24]
 8007a3e:	68bb      	ldr	r3, [r7, #8]
 8007a40:	691a      	ldr	r2, [r3, #16]
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	430a      	orrs	r2, r1
 8007a48:	619a      	str	r2, [r3, #24]
      break;
 8007a4a:	e0a5      	b.n	8007b98 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	68b9      	ldr	r1, [r7, #8]
 8007a52:	4618      	mov	r0, r3
 8007a54:	f000 fa9a 	bl	8007f8c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	699a      	ldr	r2, [r3, #24]
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007a66:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	699a      	ldr	r2, [r3, #24]
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007a76:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	6999      	ldr	r1, [r3, #24]
 8007a7e:	68bb      	ldr	r3, [r7, #8]
 8007a80:	691b      	ldr	r3, [r3, #16]
 8007a82:	021a      	lsls	r2, r3, #8
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	430a      	orrs	r2, r1
 8007a8a:	619a      	str	r2, [r3, #24]
      break;
 8007a8c:	e084      	b.n	8007b98 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	68b9      	ldr	r1, [r7, #8]
 8007a94:	4618      	mov	r0, r3
 8007a96:	f000 faf9 	bl	800808c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	69da      	ldr	r2, [r3, #28]
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	f042 0208 	orr.w	r2, r2, #8
 8007aa8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	69da      	ldr	r2, [r3, #28]
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	f022 0204 	bic.w	r2, r2, #4
 8007ab8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	69d9      	ldr	r1, [r3, #28]
 8007ac0:	68bb      	ldr	r3, [r7, #8]
 8007ac2:	691a      	ldr	r2, [r3, #16]
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	430a      	orrs	r2, r1
 8007aca:	61da      	str	r2, [r3, #28]
      break;
 8007acc:	e064      	b.n	8007b98 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	68b9      	ldr	r1, [r7, #8]
 8007ad4:	4618      	mov	r0, r3
 8007ad6:	f000 fb57 	bl	8008188 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	69da      	ldr	r2, [r3, #28]
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007ae8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	69da      	ldr	r2, [r3, #28]
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007af8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	69d9      	ldr	r1, [r3, #28]
 8007b00:	68bb      	ldr	r3, [r7, #8]
 8007b02:	691b      	ldr	r3, [r3, #16]
 8007b04:	021a      	lsls	r2, r3, #8
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	430a      	orrs	r2, r1
 8007b0c:	61da      	str	r2, [r3, #28]
      break;
 8007b0e:	e043      	b.n	8007b98 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	68b9      	ldr	r1, [r7, #8]
 8007b16:	4618      	mov	r0, r3
 8007b18:	f000 fb9a 	bl	8008250 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	f042 0208 	orr.w	r2, r2, #8
 8007b2a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	f022 0204 	bic.w	r2, r2, #4
 8007b3a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8007b42:	68bb      	ldr	r3, [r7, #8]
 8007b44:	691a      	ldr	r2, [r3, #16]
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	430a      	orrs	r2, r1
 8007b4c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8007b4e:	e023      	b.n	8007b98 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	68b9      	ldr	r1, [r7, #8]
 8007b56:	4618      	mov	r0, r3
 8007b58:	f000 fbd8 	bl	800830c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007b6a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007b7a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8007b82:	68bb      	ldr	r3, [r7, #8]
 8007b84:	691b      	ldr	r3, [r3, #16]
 8007b86:	021a      	lsls	r2, r3, #8
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	430a      	orrs	r2, r1
 8007b8e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8007b90:	e002      	b.n	8007b98 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8007b92:	2301      	movs	r3, #1
 8007b94:	75fb      	strb	r3, [r7, #23]
      break;
 8007b96:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	2200      	movs	r2, #0
 8007b9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007ba0:	7dfb      	ldrb	r3, [r7, #23]
}
 8007ba2:	4618      	mov	r0, r3
 8007ba4:	3718      	adds	r7, #24
 8007ba6:	46bd      	mov	sp, r7
 8007ba8:	bd80      	pop	{r7, pc}
 8007baa:	bf00      	nop

08007bac <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007bac:	b580      	push	{r7, lr}
 8007bae:	b084      	sub	sp, #16
 8007bb0:	af00      	add	r7, sp, #0
 8007bb2:	6078      	str	r0, [r7, #4]
 8007bb4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007bb6:	2300      	movs	r3, #0
 8007bb8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007bc0:	2b01      	cmp	r3, #1
 8007bc2:	d101      	bne.n	8007bc8 <HAL_TIM_ConfigClockSource+0x1c>
 8007bc4:	2302      	movs	r3, #2
 8007bc6:	e0b6      	b.n	8007d36 <HAL_TIM_ConfigClockSource+0x18a>
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	2201      	movs	r2, #1
 8007bcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	2202      	movs	r2, #2
 8007bd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	689b      	ldr	r3, [r3, #8]
 8007bde:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007be0:	68bb      	ldr	r3, [r7, #8]
 8007be2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007be6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007bea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007bec:	68bb      	ldr	r3, [r7, #8]
 8007bee:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007bf2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	68ba      	ldr	r2, [r7, #8]
 8007bfa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007bfc:	683b      	ldr	r3, [r7, #0]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007c04:	d03e      	beq.n	8007c84 <HAL_TIM_ConfigClockSource+0xd8>
 8007c06:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007c0a:	f200 8087 	bhi.w	8007d1c <HAL_TIM_ConfigClockSource+0x170>
 8007c0e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007c12:	f000 8086 	beq.w	8007d22 <HAL_TIM_ConfigClockSource+0x176>
 8007c16:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007c1a:	d87f      	bhi.n	8007d1c <HAL_TIM_ConfigClockSource+0x170>
 8007c1c:	2b70      	cmp	r3, #112	; 0x70
 8007c1e:	d01a      	beq.n	8007c56 <HAL_TIM_ConfigClockSource+0xaa>
 8007c20:	2b70      	cmp	r3, #112	; 0x70
 8007c22:	d87b      	bhi.n	8007d1c <HAL_TIM_ConfigClockSource+0x170>
 8007c24:	2b60      	cmp	r3, #96	; 0x60
 8007c26:	d050      	beq.n	8007cca <HAL_TIM_ConfigClockSource+0x11e>
 8007c28:	2b60      	cmp	r3, #96	; 0x60
 8007c2a:	d877      	bhi.n	8007d1c <HAL_TIM_ConfigClockSource+0x170>
 8007c2c:	2b50      	cmp	r3, #80	; 0x50
 8007c2e:	d03c      	beq.n	8007caa <HAL_TIM_ConfigClockSource+0xfe>
 8007c30:	2b50      	cmp	r3, #80	; 0x50
 8007c32:	d873      	bhi.n	8007d1c <HAL_TIM_ConfigClockSource+0x170>
 8007c34:	2b40      	cmp	r3, #64	; 0x40
 8007c36:	d058      	beq.n	8007cea <HAL_TIM_ConfigClockSource+0x13e>
 8007c38:	2b40      	cmp	r3, #64	; 0x40
 8007c3a:	d86f      	bhi.n	8007d1c <HAL_TIM_ConfigClockSource+0x170>
 8007c3c:	2b30      	cmp	r3, #48	; 0x30
 8007c3e:	d064      	beq.n	8007d0a <HAL_TIM_ConfigClockSource+0x15e>
 8007c40:	2b30      	cmp	r3, #48	; 0x30
 8007c42:	d86b      	bhi.n	8007d1c <HAL_TIM_ConfigClockSource+0x170>
 8007c44:	2b20      	cmp	r3, #32
 8007c46:	d060      	beq.n	8007d0a <HAL_TIM_ConfigClockSource+0x15e>
 8007c48:	2b20      	cmp	r3, #32
 8007c4a:	d867      	bhi.n	8007d1c <HAL_TIM_ConfigClockSource+0x170>
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d05c      	beq.n	8007d0a <HAL_TIM_ConfigClockSource+0x15e>
 8007c50:	2b10      	cmp	r3, #16
 8007c52:	d05a      	beq.n	8007d0a <HAL_TIM_ConfigClockSource+0x15e>
 8007c54:	e062      	b.n	8007d1c <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007c5a:	683b      	ldr	r3, [r7, #0]
 8007c5c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007c5e:	683b      	ldr	r3, [r7, #0]
 8007c60:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007c62:	683b      	ldr	r3, [r7, #0]
 8007c64:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007c66:	f000 fc2b 	bl	80084c0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	689b      	ldr	r3, [r3, #8]
 8007c70:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007c72:	68bb      	ldr	r3, [r7, #8]
 8007c74:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007c78:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	68ba      	ldr	r2, [r7, #8]
 8007c80:	609a      	str	r2, [r3, #8]
      break;
 8007c82:	e04f      	b.n	8007d24 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007c88:	683b      	ldr	r3, [r7, #0]
 8007c8a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007c8c:	683b      	ldr	r3, [r7, #0]
 8007c8e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007c90:	683b      	ldr	r3, [r7, #0]
 8007c92:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007c94:	f000 fc14 	bl	80084c0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	689a      	ldr	r2, [r3, #8]
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007ca6:	609a      	str	r2, [r3, #8]
      break;
 8007ca8:	e03c      	b.n	8007d24 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007cae:	683b      	ldr	r3, [r7, #0]
 8007cb0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007cb2:	683b      	ldr	r3, [r7, #0]
 8007cb4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007cb6:	461a      	mov	r2, r3
 8007cb8:	f000 fb88 	bl	80083cc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	2150      	movs	r1, #80	; 0x50
 8007cc2:	4618      	mov	r0, r3
 8007cc4:	f000 fbe1 	bl	800848a <TIM_ITRx_SetConfig>
      break;
 8007cc8:	e02c      	b.n	8007d24 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007cce:	683b      	ldr	r3, [r7, #0]
 8007cd0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007cd2:	683b      	ldr	r3, [r7, #0]
 8007cd4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007cd6:	461a      	mov	r2, r3
 8007cd8:	f000 fba7 	bl	800842a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	2160      	movs	r1, #96	; 0x60
 8007ce2:	4618      	mov	r0, r3
 8007ce4:	f000 fbd1 	bl	800848a <TIM_ITRx_SetConfig>
      break;
 8007ce8:	e01c      	b.n	8007d24 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007cee:	683b      	ldr	r3, [r7, #0]
 8007cf0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007cf2:	683b      	ldr	r3, [r7, #0]
 8007cf4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007cf6:	461a      	mov	r2, r3
 8007cf8:	f000 fb68 	bl	80083cc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	2140      	movs	r1, #64	; 0x40
 8007d02:	4618      	mov	r0, r3
 8007d04:	f000 fbc1 	bl	800848a <TIM_ITRx_SetConfig>
      break;
 8007d08:	e00c      	b.n	8007d24 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	681a      	ldr	r2, [r3, #0]
 8007d0e:	683b      	ldr	r3, [r7, #0]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	4619      	mov	r1, r3
 8007d14:	4610      	mov	r0, r2
 8007d16:	f000 fbb8 	bl	800848a <TIM_ITRx_SetConfig>
      break;
 8007d1a:	e003      	b.n	8007d24 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8007d1c:	2301      	movs	r3, #1
 8007d1e:	73fb      	strb	r3, [r7, #15]
      break;
 8007d20:	e000      	b.n	8007d24 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8007d22:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	2201      	movs	r2, #1
 8007d28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	2200      	movs	r2, #0
 8007d30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007d34:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d36:	4618      	mov	r0, r3
 8007d38:	3710      	adds	r7, #16
 8007d3a:	46bd      	mov	sp, r7
 8007d3c:	bd80      	pop	{r7, pc}

08007d3e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007d3e:	b480      	push	{r7}
 8007d40:	b083      	sub	sp, #12
 8007d42:	af00      	add	r7, sp, #0
 8007d44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007d46:	bf00      	nop
 8007d48:	370c      	adds	r7, #12
 8007d4a:	46bd      	mov	sp, r7
 8007d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d50:	4770      	bx	lr

08007d52 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007d52:	b480      	push	{r7}
 8007d54:	b083      	sub	sp, #12
 8007d56:	af00      	add	r7, sp, #0
 8007d58:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007d5a:	bf00      	nop
 8007d5c:	370c      	adds	r7, #12
 8007d5e:	46bd      	mov	sp, r7
 8007d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d64:	4770      	bx	lr

08007d66 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007d66:	b480      	push	{r7}
 8007d68:	b083      	sub	sp, #12
 8007d6a:	af00      	add	r7, sp, #0
 8007d6c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007d6e:	bf00      	nop
 8007d70:	370c      	adds	r7, #12
 8007d72:	46bd      	mov	sp, r7
 8007d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d78:	4770      	bx	lr

08007d7a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007d7a:	b480      	push	{r7}
 8007d7c:	b083      	sub	sp, #12
 8007d7e:	af00      	add	r7, sp, #0
 8007d80:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007d82:	bf00      	nop
 8007d84:	370c      	adds	r7, #12
 8007d86:	46bd      	mov	sp, r7
 8007d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d8c:	4770      	bx	lr
	...

08007d90 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007d90:	b480      	push	{r7}
 8007d92:	b085      	sub	sp, #20
 8007d94:	af00      	add	r7, sp, #0
 8007d96:	6078      	str	r0, [r7, #4]
 8007d98:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	4a32      	ldr	r2, [pc, #200]	; (8007e6c <TIM_Base_SetConfig+0xdc>)
 8007da4:	4293      	cmp	r3, r2
 8007da6:	d007      	beq.n	8007db8 <TIM_Base_SetConfig+0x28>
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007dae:	d003      	beq.n	8007db8 <TIM_Base_SetConfig+0x28>
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	4a2f      	ldr	r2, [pc, #188]	; (8007e70 <TIM_Base_SetConfig+0xe0>)
 8007db4:	4293      	cmp	r3, r2
 8007db6:	d108      	bne.n	8007dca <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007dbe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007dc0:	683b      	ldr	r3, [r7, #0]
 8007dc2:	685b      	ldr	r3, [r3, #4]
 8007dc4:	68fa      	ldr	r2, [r7, #12]
 8007dc6:	4313      	orrs	r3, r2
 8007dc8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	4a27      	ldr	r2, [pc, #156]	; (8007e6c <TIM_Base_SetConfig+0xdc>)
 8007dce:	4293      	cmp	r3, r2
 8007dd0:	d013      	beq.n	8007dfa <TIM_Base_SetConfig+0x6a>
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007dd8:	d00f      	beq.n	8007dfa <TIM_Base_SetConfig+0x6a>
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	4a24      	ldr	r2, [pc, #144]	; (8007e70 <TIM_Base_SetConfig+0xe0>)
 8007dde:	4293      	cmp	r3, r2
 8007de0:	d00b      	beq.n	8007dfa <TIM_Base_SetConfig+0x6a>
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	4a23      	ldr	r2, [pc, #140]	; (8007e74 <TIM_Base_SetConfig+0xe4>)
 8007de6:	4293      	cmp	r3, r2
 8007de8:	d007      	beq.n	8007dfa <TIM_Base_SetConfig+0x6a>
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	4a22      	ldr	r2, [pc, #136]	; (8007e78 <TIM_Base_SetConfig+0xe8>)
 8007dee:	4293      	cmp	r3, r2
 8007df0:	d003      	beq.n	8007dfa <TIM_Base_SetConfig+0x6a>
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	4a21      	ldr	r2, [pc, #132]	; (8007e7c <TIM_Base_SetConfig+0xec>)
 8007df6:	4293      	cmp	r3, r2
 8007df8:	d108      	bne.n	8007e0c <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007e00:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007e02:	683b      	ldr	r3, [r7, #0]
 8007e04:	68db      	ldr	r3, [r3, #12]
 8007e06:	68fa      	ldr	r2, [r7, #12]
 8007e08:	4313      	orrs	r3, r2
 8007e0a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007e12:	683b      	ldr	r3, [r7, #0]
 8007e14:	695b      	ldr	r3, [r3, #20]
 8007e16:	4313      	orrs	r3, r2
 8007e18:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	68fa      	ldr	r2, [r7, #12]
 8007e1e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007e20:	683b      	ldr	r3, [r7, #0]
 8007e22:	689a      	ldr	r2, [r3, #8]
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007e28:	683b      	ldr	r3, [r7, #0]
 8007e2a:	681a      	ldr	r2, [r3, #0]
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	4a0e      	ldr	r2, [pc, #56]	; (8007e6c <TIM_Base_SetConfig+0xdc>)
 8007e34:	4293      	cmp	r3, r2
 8007e36:	d00b      	beq.n	8007e50 <TIM_Base_SetConfig+0xc0>
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	4a0e      	ldr	r2, [pc, #56]	; (8007e74 <TIM_Base_SetConfig+0xe4>)
 8007e3c:	4293      	cmp	r3, r2
 8007e3e:	d007      	beq.n	8007e50 <TIM_Base_SetConfig+0xc0>
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	4a0d      	ldr	r2, [pc, #52]	; (8007e78 <TIM_Base_SetConfig+0xe8>)
 8007e44:	4293      	cmp	r3, r2
 8007e46:	d003      	beq.n	8007e50 <TIM_Base_SetConfig+0xc0>
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	4a0c      	ldr	r2, [pc, #48]	; (8007e7c <TIM_Base_SetConfig+0xec>)
 8007e4c:	4293      	cmp	r3, r2
 8007e4e:	d103      	bne.n	8007e58 <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007e50:	683b      	ldr	r3, [r7, #0]
 8007e52:	691a      	ldr	r2, [r3, #16]
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	2201      	movs	r2, #1
 8007e5c:	615a      	str	r2, [r3, #20]
}
 8007e5e:	bf00      	nop
 8007e60:	3714      	adds	r7, #20
 8007e62:	46bd      	mov	sp, r7
 8007e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e68:	4770      	bx	lr
 8007e6a:	bf00      	nop
 8007e6c:	40012c00 	.word	0x40012c00
 8007e70:	40000400 	.word	0x40000400
 8007e74:	40014000 	.word	0x40014000
 8007e78:	40014400 	.word	0x40014400
 8007e7c:	40014800 	.word	0x40014800

08007e80 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007e80:	b480      	push	{r7}
 8007e82:	b087      	sub	sp, #28
 8007e84:	af00      	add	r7, sp, #0
 8007e86:	6078      	str	r0, [r7, #4]
 8007e88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	6a1b      	ldr	r3, [r3, #32]
 8007e8e:	f023 0201 	bic.w	r2, r3, #1
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	6a1b      	ldr	r3, [r3, #32]
 8007e9a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	685b      	ldr	r3, [r3, #4]
 8007ea0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	699b      	ldr	r3, [r3, #24]
 8007ea6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007eae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007eb2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	f023 0303 	bic.w	r3, r3, #3
 8007eba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007ebc:	683b      	ldr	r3, [r7, #0]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	68fa      	ldr	r2, [r7, #12]
 8007ec2:	4313      	orrs	r3, r2
 8007ec4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007ec6:	697b      	ldr	r3, [r7, #20]
 8007ec8:	f023 0302 	bic.w	r3, r3, #2
 8007ecc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007ece:	683b      	ldr	r3, [r7, #0]
 8007ed0:	689b      	ldr	r3, [r3, #8]
 8007ed2:	697a      	ldr	r2, [r7, #20]
 8007ed4:	4313      	orrs	r3, r2
 8007ed6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	4a28      	ldr	r2, [pc, #160]	; (8007f7c <TIM_OC1_SetConfig+0xfc>)
 8007edc:	4293      	cmp	r3, r2
 8007ede:	d00b      	beq.n	8007ef8 <TIM_OC1_SetConfig+0x78>
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	4a27      	ldr	r2, [pc, #156]	; (8007f80 <TIM_OC1_SetConfig+0x100>)
 8007ee4:	4293      	cmp	r3, r2
 8007ee6:	d007      	beq.n	8007ef8 <TIM_OC1_SetConfig+0x78>
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	4a26      	ldr	r2, [pc, #152]	; (8007f84 <TIM_OC1_SetConfig+0x104>)
 8007eec:	4293      	cmp	r3, r2
 8007eee:	d003      	beq.n	8007ef8 <TIM_OC1_SetConfig+0x78>
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	4a25      	ldr	r2, [pc, #148]	; (8007f88 <TIM_OC1_SetConfig+0x108>)
 8007ef4:	4293      	cmp	r3, r2
 8007ef6:	d10c      	bne.n	8007f12 <TIM_OC1_SetConfig+0x92>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007ef8:	697b      	ldr	r3, [r7, #20]
 8007efa:	f023 0308 	bic.w	r3, r3, #8
 8007efe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007f00:	683b      	ldr	r3, [r7, #0]
 8007f02:	68db      	ldr	r3, [r3, #12]
 8007f04:	697a      	ldr	r2, [r7, #20]
 8007f06:	4313      	orrs	r3, r2
 8007f08:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007f0a:	697b      	ldr	r3, [r7, #20]
 8007f0c:	f023 0304 	bic.w	r3, r3, #4
 8007f10:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	4a19      	ldr	r2, [pc, #100]	; (8007f7c <TIM_OC1_SetConfig+0xfc>)
 8007f16:	4293      	cmp	r3, r2
 8007f18:	d00b      	beq.n	8007f32 <TIM_OC1_SetConfig+0xb2>
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	4a18      	ldr	r2, [pc, #96]	; (8007f80 <TIM_OC1_SetConfig+0x100>)
 8007f1e:	4293      	cmp	r3, r2
 8007f20:	d007      	beq.n	8007f32 <TIM_OC1_SetConfig+0xb2>
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	4a17      	ldr	r2, [pc, #92]	; (8007f84 <TIM_OC1_SetConfig+0x104>)
 8007f26:	4293      	cmp	r3, r2
 8007f28:	d003      	beq.n	8007f32 <TIM_OC1_SetConfig+0xb2>
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	4a16      	ldr	r2, [pc, #88]	; (8007f88 <TIM_OC1_SetConfig+0x108>)
 8007f2e:	4293      	cmp	r3, r2
 8007f30:	d111      	bne.n	8007f56 <TIM_OC1_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007f32:	693b      	ldr	r3, [r7, #16]
 8007f34:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007f38:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007f3a:	693b      	ldr	r3, [r7, #16]
 8007f3c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007f40:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007f42:	683b      	ldr	r3, [r7, #0]
 8007f44:	695b      	ldr	r3, [r3, #20]
 8007f46:	693a      	ldr	r2, [r7, #16]
 8007f48:	4313      	orrs	r3, r2
 8007f4a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007f4c:	683b      	ldr	r3, [r7, #0]
 8007f4e:	699b      	ldr	r3, [r3, #24]
 8007f50:	693a      	ldr	r2, [r7, #16]
 8007f52:	4313      	orrs	r3, r2
 8007f54:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	693a      	ldr	r2, [r7, #16]
 8007f5a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	68fa      	ldr	r2, [r7, #12]
 8007f60:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007f62:	683b      	ldr	r3, [r7, #0]
 8007f64:	685a      	ldr	r2, [r3, #4]
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	697a      	ldr	r2, [r7, #20]
 8007f6e:	621a      	str	r2, [r3, #32]
}
 8007f70:	bf00      	nop
 8007f72:	371c      	adds	r7, #28
 8007f74:	46bd      	mov	sp, r7
 8007f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f7a:	4770      	bx	lr
 8007f7c:	40012c00 	.word	0x40012c00
 8007f80:	40014000 	.word	0x40014000
 8007f84:	40014400 	.word	0x40014400
 8007f88:	40014800 	.word	0x40014800

08007f8c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007f8c:	b480      	push	{r7}
 8007f8e:	b087      	sub	sp, #28
 8007f90:	af00      	add	r7, sp, #0
 8007f92:	6078      	str	r0, [r7, #4]
 8007f94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	6a1b      	ldr	r3, [r3, #32]
 8007f9a:	f023 0210 	bic.w	r2, r3, #16
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	6a1b      	ldr	r3, [r3, #32]
 8007fa6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	685b      	ldr	r3, [r3, #4]
 8007fac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	699b      	ldr	r3, [r3, #24]
 8007fb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007fba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007fbe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007fc6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007fc8:	683b      	ldr	r3, [r7, #0]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	021b      	lsls	r3, r3, #8
 8007fce:	68fa      	ldr	r2, [r7, #12]
 8007fd0:	4313      	orrs	r3, r2
 8007fd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007fd4:	697b      	ldr	r3, [r7, #20]
 8007fd6:	f023 0320 	bic.w	r3, r3, #32
 8007fda:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007fdc:	683b      	ldr	r3, [r7, #0]
 8007fde:	689b      	ldr	r3, [r3, #8]
 8007fe0:	011b      	lsls	r3, r3, #4
 8007fe2:	697a      	ldr	r2, [r7, #20]
 8007fe4:	4313      	orrs	r3, r2
 8007fe6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	4a24      	ldr	r2, [pc, #144]	; (800807c <TIM_OC2_SetConfig+0xf0>)
 8007fec:	4293      	cmp	r3, r2
 8007fee:	d10d      	bne.n	800800c <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007ff0:	697b      	ldr	r3, [r7, #20]
 8007ff2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007ff6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007ff8:	683b      	ldr	r3, [r7, #0]
 8007ffa:	68db      	ldr	r3, [r3, #12]
 8007ffc:	011b      	lsls	r3, r3, #4
 8007ffe:	697a      	ldr	r2, [r7, #20]
 8008000:	4313      	orrs	r3, r2
 8008002:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008004:	697b      	ldr	r3, [r7, #20]
 8008006:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800800a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	4a1b      	ldr	r2, [pc, #108]	; (800807c <TIM_OC2_SetConfig+0xf0>)
 8008010:	4293      	cmp	r3, r2
 8008012:	d00b      	beq.n	800802c <TIM_OC2_SetConfig+0xa0>
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	4a1a      	ldr	r2, [pc, #104]	; (8008080 <TIM_OC2_SetConfig+0xf4>)
 8008018:	4293      	cmp	r3, r2
 800801a:	d007      	beq.n	800802c <TIM_OC2_SetConfig+0xa0>
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	4a19      	ldr	r2, [pc, #100]	; (8008084 <TIM_OC2_SetConfig+0xf8>)
 8008020:	4293      	cmp	r3, r2
 8008022:	d003      	beq.n	800802c <TIM_OC2_SetConfig+0xa0>
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	4a18      	ldr	r2, [pc, #96]	; (8008088 <TIM_OC2_SetConfig+0xfc>)
 8008028:	4293      	cmp	r3, r2
 800802a:	d113      	bne.n	8008054 <TIM_OC2_SetConfig+0xc8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800802c:	693b      	ldr	r3, [r7, #16]
 800802e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008032:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008034:	693b      	ldr	r3, [r7, #16]
 8008036:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800803a:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800803c:	683b      	ldr	r3, [r7, #0]
 800803e:	695b      	ldr	r3, [r3, #20]
 8008040:	009b      	lsls	r3, r3, #2
 8008042:	693a      	ldr	r2, [r7, #16]
 8008044:	4313      	orrs	r3, r2
 8008046:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008048:	683b      	ldr	r3, [r7, #0]
 800804a:	699b      	ldr	r3, [r3, #24]
 800804c:	009b      	lsls	r3, r3, #2
 800804e:	693a      	ldr	r2, [r7, #16]
 8008050:	4313      	orrs	r3, r2
 8008052:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	693a      	ldr	r2, [r7, #16]
 8008058:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	68fa      	ldr	r2, [r7, #12]
 800805e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008060:	683b      	ldr	r3, [r7, #0]
 8008062:	685a      	ldr	r2, [r3, #4]
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	697a      	ldr	r2, [r7, #20]
 800806c:	621a      	str	r2, [r3, #32]
}
 800806e:	bf00      	nop
 8008070:	371c      	adds	r7, #28
 8008072:	46bd      	mov	sp, r7
 8008074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008078:	4770      	bx	lr
 800807a:	bf00      	nop
 800807c:	40012c00 	.word	0x40012c00
 8008080:	40014000 	.word	0x40014000
 8008084:	40014400 	.word	0x40014400
 8008088:	40014800 	.word	0x40014800

0800808c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800808c:	b480      	push	{r7}
 800808e:	b087      	sub	sp, #28
 8008090:	af00      	add	r7, sp, #0
 8008092:	6078      	str	r0, [r7, #4]
 8008094:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	6a1b      	ldr	r3, [r3, #32]
 800809a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	6a1b      	ldr	r3, [r3, #32]
 80080a6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	685b      	ldr	r3, [r3, #4]
 80080ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	69db      	ldr	r3, [r3, #28]
 80080b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80080ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80080be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	f023 0303 	bic.w	r3, r3, #3
 80080c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80080c8:	683b      	ldr	r3, [r7, #0]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	68fa      	ldr	r2, [r7, #12]
 80080ce:	4313      	orrs	r3, r2
 80080d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80080d2:	697b      	ldr	r3, [r7, #20]
 80080d4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80080d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80080da:	683b      	ldr	r3, [r7, #0]
 80080dc:	689b      	ldr	r3, [r3, #8]
 80080de:	021b      	lsls	r3, r3, #8
 80080e0:	697a      	ldr	r2, [r7, #20]
 80080e2:	4313      	orrs	r3, r2
 80080e4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	4a23      	ldr	r2, [pc, #140]	; (8008178 <TIM_OC3_SetConfig+0xec>)
 80080ea:	4293      	cmp	r3, r2
 80080ec:	d10d      	bne.n	800810a <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80080ee:	697b      	ldr	r3, [r7, #20]
 80080f0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80080f4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80080f6:	683b      	ldr	r3, [r7, #0]
 80080f8:	68db      	ldr	r3, [r3, #12]
 80080fa:	021b      	lsls	r3, r3, #8
 80080fc:	697a      	ldr	r2, [r7, #20]
 80080fe:	4313      	orrs	r3, r2
 8008100:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008102:	697b      	ldr	r3, [r7, #20]
 8008104:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008108:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	4a1a      	ldr	r2, [pc, #104]	; (8008178 <TIM_OC3_SetConfig+0xec>)
 800810e:	4293      	cmp	r3, r2
 8008110:	d00b      	beq.n	800812a <TIM_OC3_SetConfig+0x9e>
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	4a19      	ldr	r2, [pc, #100]	; (800817c <TIM_OC3_SetConfig+0xf0>)
 8008116:	4293      	cmp	r3, r2
 8008118:	d007      	beq.n	800812a <TIM_OC3_SetConfig+0x9e>
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	4a18      	ldr	r2, [pc, #96]	; (8008180 <TIM_OC3_SetConfig+0xf4>)
 800811e:	4293      	cmp	r3, r2
 8008120:	d003      	beq.n	800812a <TIM_OC3_SetConfig+0x9e>
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	4a17      	ldr	r2, [pc, #92]	; (8008184 <TIM_OC3_SetConfig+0xf8>)
 8008126:	4293      	cmp	r3, r2
 8008128:	d113      	bne.n	8008152 <TIM_OC3_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800812a:	693b      	ldr	r3, [r7, #16]
 800812c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008130:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008132:	693b      	ldr	r3, [r7, #16]
 8008134:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008138:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800813a:	683b      	ldr	r3, [r7, #0]
 800813c:	695b      	ldr	r3, [r3, #20]
 800813e:	011b      	lsls	r3, r3, #4
 8008140:	693a      	ldr	r2, [r7, #16]
 8008142:	4313      	orrs	r3, r2
 8008144:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008146:	683b      	ldr	r3, [r7, #0]
 8008148:	699b      	ldr	r3, [r3, #24]
 800814a:	011b      	lsls	r3, r3, #4
 800814c:	693a      	ldr	r2, [r7, #16]
 800814e:	4313      	orrs	r3, r2
 8008150:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	693a      	ldr	r2, [r7, #16]
 8008156:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	68fa      	ldr	r2, [r7, #12]
 800815c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800815e:	683b      	ldr	r3, [r7, #0]
 8008160:	685a      	ldr	r2, [r3, #4]
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	697a      	ldr	r2, [r7, #20]
 800816a:	621a      	str	r2, [r3, #32]
}
 800816c:	bf00      	nop
 800816e:	371c      	adds	r7, #28
 8008170:	46bd      	mov	sp, r7
 8008172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008176:	4770      	bx	lr
 8008178:	40012c00 	.word	0x40012c00
 800817c:	40014000 	.word	0x40014000
 8008180:	40014400 	.word	0x40014400
 8008184:	40014800 	.word	0x40014800

08008188 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008188:	b480      	push	{r7}
 800818a:	b087      	sub	sp, #28
 800818c:	af00      	add	r7, sp, #0
 800818e:	6078      	str	r0, [r7, #4]
 8008190:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	6a1b      	ldr	r3, [r3, #32]
 8008196:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	6a1b      	ldr	r3, [r3, #32]
 80081a2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	685b      	ldr	r3, [r3, #4]
 80081a8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	69db      	ldr	r3, [r3, #28]
 80081ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80081b6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80081ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80081c2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80081c4:	683b      	ldr	r3, [r7, #0]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	021b      	lsls	r3, r3, #8
 80081ca:	68fa      	ldr	r2, [r7, #12]
 80081cc:	4313      	orrs	r3, r2
 80081ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80081d0:	693b      	ldr	r3, [r7, #16]
 80081d2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80081d6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80081d8:	683b      	ldr	r3, [r7, #0]
 80081da:	689b      	ldr	r3, [r3, #8]
 80081dc:	031b      	lsls	r3, r3, #12
 80081de:	693a      	ldr	r2, [r7, #16]
 80081e0:	4313      	orrs	r3, r2
 80081e2:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	4a16      	ldr	r2, [pc, #88]	; (8008240 <TIM_OC4_SetConfig+0xb8>)
 80081e8:	4293      	cmp	r3, r2
 80081ea:	d00b      	beq.n	8008204 <TIM_OC4_SetConfig+0x7c>
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	4a15      	ldr	r2, [pc, #84]	; (8008244 <TIM_OC4_SetConfig+0xbc>)
 80081f0:	4293      	cmp	r3, r2
 80081f2:	d007      	beq.n	8008204 <TIM_OC4_SetConfig+0x7c>
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	4a14      	ldr	r2, [pc, #80]	; (8008248 <TIM_OC4_SetConfig+0xc0>)
 80081f8:	4293      	cmp	r3, r2
 80081fa:	d003      	beq.n	8008204 <TIM_OC4_SetConfig+0x7c>
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	4a13      	ldr	r2, [pc, #76]	; (800824c <TIM_OC4_SetConfig+0xc4>)
 8008200:	4293      	cmp	r3, r2
 8008202:	d109      	bne.n	8008218 <TIM_OC4_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008204:	697b      	ldr	r3, [r7, #20]
 8008206:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800820a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800820c:	683b      	ldr	r3, [r7, #0]
 800820e:	695b      	ldr	r3, [r3, #20]
 8008210:	019b      	lsls	r3, r3, #6
 8008212:	697a      	ldr	r2, [r7, #20]
 8008214:	4313      	orrs	r3, r2
 8008216:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	697a      	ldr	r2, [r7, #20]
 800821c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	68fa      	ldr	r2, [r7, #12]
 8008222:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008224:	683b      	ldr	r3, [r7, #0]
 8008226:	685a      	ldr	r2, [r3, #4]
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	693a      	ldr	r2, [r7, #16]
 8008230:	621a      	str	r2, [r3, #32]
}
 8008232:	bf00      	nop
 8008234:	371c      	adds	r7, #28
 8008236:	46bd      	mov	sp, r7
 8008238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800823c:	4770      	bx	lr
 800823e:	bf00      	nop
 8008240:	40012c00 	.word	0x40012c00
 8008244:	40014000 	.word	0x40014000
 8008248:	40014400 	.word	0x40014400
 800824c:	40014800 	.word	0x40014800

08008250 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008250:	b480      	push	{r7}
 8008252:	b087      	sub	sp, #28
 8008254:	af00      	add	r7, sp, #0
 8008256:	6078      	str	r0, [r7, #4]
 8008258:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	6a1b      	ldr	r3, [r3, #32]
 800825e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	6a1b      	ldr	r3, [r3, #32]
 800826a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	685b      	ldr	r3, [r3, #4]
 8008270:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008276:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800827e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008282:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008284:	683b      	ldr	r3, [r7, #0]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	68fa      	ldr	r2, [r7, #12]
 800828a:	4313      	orrs	r3, r2
 800828c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800828e:	693b      	ldr	r3, [r7, #16]
 8008290:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8008294:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8008296:	683b      	ldr	r3, [r7, #0]
 8008298:	689b      	ldr	r3, [r3, #8]
 800829a:	041b      	lsls	r3, r3, #16
 800829c:	693a      	ldr	r2, [r7, #16]
 800829e:	4313      	orrs	r3, r2
 80082a0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	4a15      	ldr	r2, [pc, #84]	; (80082fc <TIM_OC5_SetConfig+0xac>)
 80082a6:	4293      	cmp	r3, r2
 80082a8:	d00b      	beq.n	80082c2 <TIM_OC5_SetConfig+0x72>
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	4a14      	ldr	r2, [pc, #80]	; (8008300 <TIM_OC5_SetConfig+0xb0>)
 80082ae:	4293      	cmp	r3, r2
 80082b0:	d007      	beq.n	80082c2 <TIM_OC5_SetConfig+0x72>
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	4a13      	ldr	r2, [pc, #76]	; (8008304 <TIM_OC5_SetConfig+0xb4>)
 80082b6:	4293      	cmp	r3, r2
 80082b8:	d003      	beq.n	80082c2 <TIM_OC5_SetConfig+0x72>
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	4a12      	ldr	r2, [pc, #72]	; (8008308 <TIM_OC5_SetConfig+0xb8>)
 80082be:	4293      	cmp	r3, r2
 80082c0:	d109      	bne.n	80082d6 <TIM_OC5_SetConfig+0x86>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80082c2:	697b      	ldr	r3, [r7, #20]
 80082c4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80082c8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80082ca:	683b      	ldr	r3, [r7, #0]
 80082cc:	695b      	ldr	r3, [r3, #20]
 80082ce:	021b      	lsls	r3, r3, #8
 80082d0:	697a      	ldr	r2, [r7, #20]
 80082d2:	4313      	orrs	r3, r2
 80082d4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	697a      	ldr	r2, [r7, #20]
 80082da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	68fa      	ldr	r2, [r7, #12]
 80082e0:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80082e2:	683b      	ldr	r3, [r7, #0]
 80082e4:	685a      	ldr	r2, [r3, #4]
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	693a      	ldr	r2, [r7, #16]
 80082ee:	621a      	str	r2, [r3, #32]
}
 80082f0:	bf00      	nop
 80082f2:	371c      	adds	r7, #28
 80082f4:	46bd      	mov	sp, r7
 80082f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082fa:	4770      	bx	lr
 80082fc:	40012c00 	.word	0x40012c00
 8008300:	40014000 	.word	0x40014000
 8008304:	40014400 	.word	0x40014400
 8008308:	40014800 	.word	0x40014800

0800830c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800830c:	b480      	push	{r7}
 800830e:	b087      	sub	sp, #28
 8008310:	af00      	add	r7, sp, #0
 8008312:	6078      	str	r0, [r7, #4]
 8008314:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	6a1b      	ldr	r3, [r3, #32]
 800831a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	6a1b      	ldr	r3, [r3, #32]
 8008326:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	685b      	ldr	r3, [r3, #4]
 800832c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008332:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800833a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800833e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008340:	683b      	ldr	r3, [r7, #0]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	021b      	lsls	r3, r3, #8
 8008346:	68fa      	ldr	r2, [r7, #12]
 8008348:	4313      	orrs	r3, r2
 800834a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800834c:	693b      	ldr	r3, [r7, #16]
 800834e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008352:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8008354:	683b      	ldr	r3, [r7, #0]
 8008356:	689b      	ldr	r3, [r3, #8]
 8008358:	051b      	lsls	r3, r3, #20
 800835a:	693a      	ldr	r2, [r7, #16]
 800835c:	4313      	orrs	r3, r2
 800835e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	4a16      	ldr	r2, [pc, #88]	; (80083bc <TIM_OC6_SetConfig+0xb0>)
 8008364:	4293      	cmp	r3, r2
 8008366:	d00b      	beq.n	8008380 <TIM_OC6_SetConfig+0x74>
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	4a15      	ldr	r2, [pc, #84]	; (80083c0 <TIM_OC6_SetConfig+0xb4>)
 800836c:	4293      	cmp	r3, r2
 800836e:	d007      	beq.n	8008380 <TIM_OC6_SetConfig+0x74>
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	4a14      	ldr	r2, [pc, #80]	; (80083c4 <TIM_OC6_SetConfig+0xb8>)
 8008374:	4293      	cmp	r3, r2
 8008376:	d003      	beq.n	8008380 <TIM_OC6_SetConfig+0x74>
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	4a13      	ldr	r2, [pc, #76]	; (80083c8 <TIM_OC6_SetConfig+0xbc>)
 800837c:	4293      	cmp	r3, r2
 800837e:	d109      	bne.n	8008394 <TIM_OC6_SetConfig+0x88>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8008380:	697b      	ldr	r3, [r7, #20]
 8008382:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008386:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8008388:	683b      	ldr	r3, [r7, #0]
 800838a:	695b      	ldr	r3, [r3, #20]
 800838c:	029b      	lsls	r3, r3, #10
 800838e:	697a      	ldr	r2, [r7, #20]
 8008390:	4313      	orrs	r3, r2
 8008392:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	697a      	ldr	r2, [r7, #20]
 8008398:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	68fa      	ldr	r2, [r7, #12]
 800839e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80083a0:	683b      	ldr	r3, [r7, #0]
 80083a2:	685a      	ldr	r2, [r3, #4]
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	693a      	ldr	r2, [r7, #16]
 80083ac:	621a      	str	r2, [r3, #32]
}
 80083ae:	bf00      	nop
 80083b0:	371c      	adds	r7, #28
 80083b2:	46bd      	mov	sp, r7
 80083b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083b8:	4770      	bx	lr
 80083ba:	bf00      	nop
 80083bc:	40012c00 	.word	0x40012c00
 80083c0:	40014000 	.word	0x40014000
 80083c4:	40014400 	.word	0x40014400
 80083c8:	40014800 	.word	0x40014800

080083cc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80083cc:	b480      	push	{r7}
 80083ce:	b087      	sub	sp, #28
 80083d0:	af00      	add	r7, sp, #0
 80083d2:	60f8      	str	r0, [r7, #12]
 80083d4:	60b9      	str	r1, [r7, #8]
 80083d6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	6a1b      	ldr	r3, [r3, #32]
 80083dc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	6a1b      	ldr	r3, [r3, #32]
 80083e2:	f023 0201 	bic.w	r2, r3, #1
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	699b      	ldr	r3, [r3, #24]
 80083ee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80083f0:	693b      	ldr	r3, [r7, #16]
 80083f2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80083f6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	011b      	lsls	r3, r3, #4
 80083fc:	693a      	ldr	r2, [r7, #16]
 80083fe:	4313      	orrs	r3, r2
 8008400:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008402:	697b      	ldr	r3, [r7, #20]
 8008404:	f023 030a 	bic.w	r3, r3, #10
 8008408:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800840a:	697a      	ldr	r2, [r7, #20]
 800840c:	68bb      	ldr	r3, [r7, #8]
 800840e:	4313      	orrs	r3, r2
 8008410:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	693a      	ldr	r2, [r7, #16]
 8008416:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	697a      	ldr	r2, [r7, #20]
 800841c:	621a      	str	r2, [r3, #32]
}
 800841e:	bf00      	nop
 8008420:	371c      	adds	r7, #28
 8008422:	46bd      	mov	sp, r7
 8008424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008428:	4770      	bx	lr

0800842a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800842a:	b480      	push	{r7}
 800842c:	b087      	sub	sp, #28
 800842e:	af00      	add	r7, sp, #0
 8008430:	60f8      	str	r0, [r7, #12]
 8008432:	60b9      	str	r1, [r7, #8]
 8008434:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	6a1b      	ldr	r3, [r3, #32]
 800843a:	f023 0210 	bic.w	r2, r3, #16
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	699b      	ldr	r3, [r3, #24]
 8008446:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	6a1b      	ldr	r3, [r3, #32]
 800844c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800844e:	697b      	ldr	r3, [r7, #20]
 8008450:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008454:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	031b      	lsls	r3, r3, #12
 800845a:	697a      	ldr	r2, [r7, #20]
 800845c:	4313      	orrs	r3, r2
 800845e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008460:	693b      	ldr	r3, [r7, #16]
 8008462:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008466:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008468:	68bb      	ldr	r3, [r7, #8]
 800846a:	011b      	lsls	r3, r3, #4
 800846c:	693a      	ldr	r2, [r7, #16]
 800846e:	4313      	orrs	r3, r2
 8008470:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	697a      	ldr	r2, [r7, #20]
 8008476:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	693a      	ldr	r2, [r7, #16]
 800847c:	621a      	str	r2, [r3, #32]
}
 800847e:	bf00      	nop
 8008480:	371c      	adds	r7, #28
 8008482:	46bd      	mov	sp, r7
 8008484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008488:	4770      	bx	lr

0800848a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800848a:	b480      	push	{r7}
 800848c:	b085      	sub	sp, #20
 800848e:	af00      	add	r7, sp, #0
 8008490:	6078      	str	r0, [r7, #4]
 8008492:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	689b      	ldr	r3, [r3, #8]
 8008498:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80084a0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80084a2:	683a      	ldr	r2, [r7, #0]
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	4313      	orrs	r3, r2
 80084a8:	f043 0307 	orr.w	r3, r3, #7
 80084ac:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	68fa      	ldr	r2, [r7, #12]
 80084b2:	609a      	str	r2, [r3, #8]
}
 80084b4:	bf00      	nop
 80084b6:	3714      	adds	r7, #20
 80084b8:	46bd      	mov	sp, r7
 80084ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084be:	4770      	bx	lr

080084c0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80084c0:	b480      	push	{r7}
 80084c2:	b087      	sub	sp, #28
 80084c4:	af00      	add	r7, sp, #0
 80084c6:	60f8      	str	r0, [r7, #12]
 80084c8:	60b9      	str	r1, [r7, #8]
 80084ca:	607a      	str	r2, [r7, #4]
 80084cc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	689b      	ldr	r3, [r3, #8]
 80084d2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80084d4:	697b      	ldr	r3, [r7, #20]
 80084d6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80084da:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80084dc:	683b      	ldr	r3, [r7, #0]
 80084de:	021a      	lsls	r2, r3, #8
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	431a      	orrs	r2, r3
 80084e4:	68bb      	ldr	r3, [r7, #8]
 80084e6:	4313      	orrs	r3, r2
 80084e8:	697a      	ldr	r2, [r7, #20]
 80084ea:	4313      	orrs	r3, r2
 80084ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	697a      	ldr	r2, [r7, #20]
 80084f2:	609a      	str	r2, [r3, #8]
}
 80084f4:	bf00      	nop
 80084f6:	371c      	adds	r7, #28
 80084f8:	46bd      	mov	sp, r7
 80084fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084fe:	4770      	bx	lr

08008500 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008500:	b480      	push	{r7}
 8008502:	b087      	sub	sp, #28
 8008504:	af00      	add	r7, sp, #0
 8008506:	60f8      	str	r0, [r7, #12]
 8008508:	60b9      	str	r1, [r7, #8]
 800850a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800850c:	68bb      	ldr	r3, [r7, #8]
 800850e:	f003 031f 	and.w	r3, r3, #31
 8008512:	2201      	movs	r2, #1
 8008514:	fa02 f303 	lsl.w	r3, r2, r3
 8008518:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	6a1a      	ldr	r2, [r3, #32]
 800851e:	697b      	ldr	r3, [r7, #20]
 8008520:	43db      	mvns	r3, r3
 8008522:	401a      	ands	r2, r3
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	6a1a      	ldr	r2, [r3, #32]
 800852c:	68bb      	ldr	r3, [r7, #8]
 800852e:	f003 031f 	and.w	r3, r3, #31
 8008532:	6879      	ldr	r1, [r7, #4]
 8008534:	fa01 f303 	lsl.w	r3, r1, r3
 8008538:	431a      	orrs	r2, r3
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	621a      	str	r2, [r3, #32]
}
 800853e:	bf00      	nop
 8008540:	371c      	adds	r7, #28
 8008542:	46bd      	mov	sp, r7
 8008544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008548:	4770      	bx	lr
	...

0800854c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800854c:	b480      	push	{r7}
 800854e:	b085      	sub	sp, #20
 8008550:	af00      	add	r7, sp, #0
 8008552:	6078      	str	r0, [r7, #4]
 8008554:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800855c:	2b01      	cmp	r3, #1
 800855e:	d101      	bne.n	8008564 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008560:	2302      	movs	r3, #2
 8008562:	e054      	b.n	800860e <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	2201      	movs	r2, #1
 8008568:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	2202      	movs	r2, #2
 8008570:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	685b      	ldr	r3, [r3, #4]
 800857a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	689b      	ldr	r3, [r3, #8]
 8008582:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	4a24      	ldr	r2, [pc, #144]	; (800861c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800858a:	4293      	cmp	r3, r2
 800858c:	d108      	bne.n	80085a0 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8008594:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008596:	683b      	ldr	r3, [r7, #0]
 8008598:	685b      	ldr	r3, [r3, #4]
 800859a:	68fa      	ldr	r2, [r7, #12]
 800859c:	4313      	orrs	r3, r2
 800859e:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80085a6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80085a8:	683b      	ldr	r3, [r7, #0]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	68fa      	ldr	r2, [r7, #12]
 80085ae:	4313      	orrs	r3, r2
 80085b0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	68fa      	ldr	r2, [r7, #12]
 80085b8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	4a17      	ldr	r2, [pc, #92]	; (800861c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80085c0:	4293      	cmp	r3, r2
 80085c2:	d00e      	beq.n	80085e2 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80085cc:	d009      	beq.n	80085e2 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	4a13      	ldr	r2, [pc, #76]	; (8008620 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80085d4:	4293      	cmp	r3, r2
 80085d6:	d004      	beq.n	80085e2 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	4a11      	ldr	r2, [pc, #68]	; (8008624 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80085de:	4293      	cmp	r3, r2
 80085e0:	d10c      	bne.n	80085fc <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80085e2:	68bb      	ldr	r3, [r7, #8]
 80085e4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80085e8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80085ea:	683b      	ldr	r3, [r7, #0]
 80085ec:	689b      	ldr	r3, [r3, #8]
 80085ee:	68ba      	ldr	r2, [r7, #8]
 80085f0:	4313      	orrs	r3, r2
 80085f2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	68ba      	ldr	r2, [r7, #8]
 80085fa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	2201      	movs	r2, #1
 8008600:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	2200      	movs	r2, #0
 8008608:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800860c:	2300      	movs	r3, #0
}
 800860e:	4618      	mov	r0, r3
 8008610:	3714      	adds	r7, #20
 8008612:	46bd      	mov	sp, r7
 8008614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008618:	4770      	bx	lr
 800861a:	bf00      	nop
 800861c:	40012c00 	.word	0x40012c00
 8008620:	40000400 	.word	0x40000400
 8008624:	40014000 	.word	0x40014000

08008628 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008628:	b480      	push	{r7}
 800862a:	b083      	sub	sp, #12
 800862c:	af00      	add	r7, sp, #0
 800862e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008630:	bf00      	nop
 8008632:	370c      	adds	r7, #12
 8008634:	46bd      	mov	sp, r7
 8008636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800863a:	4770      	bx	lr

0800863c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800863c:	b480      	push	{r7}
 800863e:	b083      	sub	sp, #12
 8008640:	af00      	add	r7, sp, #0
 8008642:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008644:	bf00      	nop
 8008646:	370c      	adds	r7, #12
 8008648:	46bd      	mov	sp, r7
 800864a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800864e:	4770      	bx	lr

08008650 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008650:	b480      	push	{r7}
 8008652:	b083      	sub	sp, #12
 8008654:	af00      	add	r7, sp, #0
 8008656:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008658:	bf00      	nop
 800865a:	370c      	adds	r7, #12
 800865c:	46bd      	mov	sp, r7
 800865e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008662:	4770      	bx	lr

08008664 <bytestowrite>:

uint8_t bytes_temp[4];

// function to determine the remaining bytes
uint16_t bytestowrite (uint16_t size, uint16_t offset)
{
 8008664:	b480      	push	{r7}
 8008666:	b083      	sub	sp, #12
 8008668:	af00      	add	r7, sp, #0
 800866a:	4603      	mov	r3, r0
 800866c:	460a      	mov	r2, r1
 800866e:	80fb      	strh	r3, [r7, #6]
 8008670:	4613      	mov	r3, r2
 8008672:	80bb      	strh	r3, [r7, #4]
	if ((size+offset)<PAGE_SIZE) return size;
 8008674:	88fa      	ldrh	r2, [r7, #6]
 8008676:	88bb      	ldrh	r3, [r7, #4]
 8008678:	4413      	add	r3, r2
 800867a:	2b3f      	cmp	r3, #63	; 0x3f
 800867c:	dc01      	bgt.n	8008682 <bytestowrite+0x1e>
 800867e:	88fb      	ldrh	r3, [r7, #6]
 8008680:	e003      	b.n	800868a <bytestowrite+0x26>
	else return PAGE_SIZE-offset;
 8008682:	88bb      	ldrh	r3, [r7, #4]
 8008684:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8008688:	b29b      	uxth	r3, r3
}
 800868a:	4618      	mov	r0, r3
 800868c:	370c      	adds	r7, #12
 800868e:	46bd      	mov	sp, r7
 8008690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008694:	4770      	bx	lr
	...

08008698 <EEPROM_Write>:
 * @offset is the start byte offset in the page. Range from 0 to PAGE_SIZE-1
 * @data is the pointer to the data to write in bytes
 * @size is the size of the data
 */
void EEPROM_Write (uint16_t page, uint16_t offset, uint8_t *data, uint16_t size)
{
 8008698:	b580      	push	{r7, lr}
 800869a:	b08e      	sub	sp, #56	; 0x38
 800869c:	af04      	add	r7, sp, #16
 800869e:	60ba      	str	r2, [r7, #8]
 80086a0:	461a      	mov	r2, r3
 80086a2:	4603      	mov	r3, r0
 80086a4:	81fb      	strh	r3, [r7, #14]
 80086a6:	460b      	mov	r3, r1
 80086a8:	81bb      	strh	r3, [r7, #12]
 80086aa:	4613      	mov	r3, r2
 80086ac:	80fb      	strh	r3, [r7, #6]

	// Find out the number of bit, where the page addressing starts
	int paddrposition = log(PAGE_SIZE)/log(2);
 80086ae:	2306      	movs	r3, #6
 80086b0:	61fb      	str	r3, [r7, #28]

	// calculate the start page and the end page
	uint16_t startPage = page;
 80086b2:	89fb      	ldrh	r3, [r7, #14]
 80086b4:	84fb      	strh	r3, [r7, #38]	; 0x26
	uint16_t endPage = page + ((size+offset)/PAGE_SIZE);
 80086b6:	88fa      	ldrh	r2, [r7, #6]
 80086b8:	89bb      	ldrh	r3, [r7, #12]
 80086ba:	4413      	add	r3, r2
 80086bc:	2b00      	cmp	r3, #0
 80086be:	da00      	bge.n	80086c2 <EEPROM_Write+0x2a>
 80086c0:	333f      	adds	r3, #63	; 0x3f
 80086c2:	119b      	asrs	r3, r3, #6
 80086c4:	b29a      	uxth	r2, r3
 80086c6:	89fb      	ldrh	r3, [r7, #14]
 80086c8:	4413      	add	r3, r2
 80086ca:	837b      	strh	r3, [r7, #26]

	// number of pages to be written
	uint16_t numofpages = (endPage-startPage) + 1;
 80086cc:	8b7a      	ldrh	r2, [r7, #26]
 80086ce:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80086d0:	1ad3      	subs	r3, r2, r3
 80086d2:	b29b      	uxth	r3, r3
 80086d4:	3301      	adds	r3, #1
 80086d6:	833b      	strh	r3, [r7, #24]
	uint16_t pos=0;
 80086d8:	2300      	movs	r3, #0
 80086da:	84bb      	strh	r3, [r7, #36]	; 0x24

	// write the data
	for (int i=0; i<numofpages; i++)
 80086dc:	2300      	movs	r3, #0
 80086de:	623b      	str	r3, [r7, #32]
 80086e0:	e034      	b.n	800874c <EEPROM_Write+0xb4>
	{
		/* calculate the address of the memory location
		 * Here we add the page address with the byte address
		 */
		uint16_t MemAddress = startPage<<paddrposition | offset;
 80086e2:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80086e4:	69fb      	ldr	r3, [r7, #28]
 80086e6:	fa02 f303 	lsl.w	r3, r2, r3
 80086ea:	b21a      	sxth	r2, r3
 80086ec:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80086f0:	4313      	orrs	r3, r2
 80086f2:	b21b      	sxth	r3, r3
 80086f4:	82fb      	strh	r3, [r7, #22]
		uint16_t bytesremaining = bytestowrite(size, offset);  // calculate the remaining bytes to be written
 80086f6:	89ba      	ldrh	r2, [r7, #12]
 80086f8:	88fb      	ldrh	r3, [r7, #6]
 80086fa:	4611      	mov	r1, r2
 80086fc:	4618      	mov	r0, r3
 80086fe:	f7ff ffb1 	bl	8008664 <bytestowrite>
 8008702:	4603      	mov	r3, r0
 8008704:	82bb      	strh	r3, [r7, #20]

		HAL_I2C_Mem_Write(EEPROM_I2C, EEPROM_ADDR, MemAddress, 2, &data[pos], bytesremaining, 1000);  // write the data to the EEPROM
 8008706:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008708:	68ba      	ldr	r2, [r7, #8]
 800870a:	4413      	add	r3, r2
 800870c:	8af9      	ldrh	r1, [r7, #22]
 800870e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8008712:	9202      	str	r2, [sp, #8]
 8008714:	8aba      	ldrh	r2, [r7, #20]
 8008716:	9201      	str	r2, [sp, #4]
 8008718:	9300      	str	r3, [sp, #0]
 800871a:	2302      	movs	r3, #2
 800871c:	460a      	mov	r2, r1
 800871e:	21a0      	movs	r1, #160	; 0xa0
 8008720:	480f      	ldr	r0, [pc, #60]	; (8008760 <EEPROM_Write+0xc8>)
 8008722:	f7fc fa77 	bl	8004c14 <HAL_I2C_Mem_Write>

		startPage += 1;  // increment the page, so that a new page address can be selected for further write
 8008726:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8008728:	3301      	adds	r3, #1
 800872a:	84fb      	strh	r3, [r7, #38]	; 0x26
		offset=0;   // since we will be writing to a new page, so offset will be 0
 800872c:	2300      	movs	r3, #0
 800872e:	81bb      	strh	r3, [r7, #12]
		size = size-bytesremaining;  // reduce the size of the bytes
 8008730:	88fa      	ldrh	r2, [r7, #6]
 8008732:	8abb      	ldrh	r3, [r7, #20]
 8008734:	1ad3      	subs	r3, r2, r3
 8008736:	80fb      	strh	r3, [r7, #6]
		pos += bytesremaining;  // update the position for the data buffer
 8008738:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800873a:	8abb      	ldrh	r3, [r7, #20]
 800873c:	4413      	add	r3, r2
 800873e:	84bb      	strh	r3, [r7, #36]	; 0x24

		//osDelay (5);  // Write cycle delay (5ms)
		HAL_Delay(5);
 8008740:	2005      	movs	r0, #5
 8008742:	f7fb f9cb 	bl	8003adc <HAL_Delay>
	for (int i=0; i<numofpages; i++)
 8008746:	6a3b      	ldr	r3, [r7, #32]
 8008748:	3301      	adds	r3, #1
 800874a:	623b      	str	r3, [r7, #32]
 800874c:	8b3b      	ldrh	r3, [r7, #24]
 800874e:	6a3a      	ldr	r2, [r7, #32]
 8008750:	429a      	cmp	r2, r3
 8008752:	dbc6      	blt.n	80086e2 <EEPROM_Write+0x4a>
	}
}
 8008754:	bf00      	nop
 8008756:	bf00      	nop
 8008758:	3728      	adds	r7, #40	; 0x28
 800875a:	46bd      	mov	sp, r7
 800875c:	bd80      	pop	{r7, pc}
 800875e:	bf00      	nop
 8008760:	200007c4 	.word	0x200007c4

08008764 <EEPROM_Read>:
 * @offset is the start byte offset in the page. Range from 0 to PAGE_SIZE-1
 * @data is the pointer to the data to write in bytes
 * @size is the size of the data
 */
void EEPROM_Read (uint16_t page, uint16_t offset, uint8_t *data, uint16_t size)
{
 8008764:	b580      	push	{r7, lr}
 8008766:	b08e      	sub	sp, #56	; 0x38
 8008768:	af04      	add	r7, sp, #16
 800876a:	60ba      	str	r2, [r7, #8]
 800876c:	461a      	mov	r2, r3
 800876e:	4603      	mov	r3, r0
 8008770:	81fb      	strh	r3, [r7, #14]
 8008772:	460b      	mov	r3, r1
 8008774:	81bb      	strh	r3, [r7, #12]
 8008776:	4613      	mov	r3, r2
 8008778:	80fb      	strh	r3, [r7, #6]
	int paddrposition = log(PAGE_SIZE)/log(2);
 800877a:	2306      	movs	r3, #6
 800877c:	61fb      	str	r3, [r7, #28]

	uint16_t startPage = page;
 800877e:	89fb      	ldrh	r3, [r7, #14]
 8008780:	84fb      	strh	r3, [r7, #38]	; 0x26
	uint16_t endPage = page + ((size+offset)/PAGE_SIZE);
 8008782:	88fa      	ldrh	r2, [r7, #6]
 8008784:	89bb      	ldrh	r3, [r7, #12]
 8008786:	4413      	add	r3, r2
 8008788:	2b00      	cmp	r3, #0
 800878a:	da00      	bge.n	800878e <EEPROM_Read+0x2a>
 800878c:	333f      	adds	r3, #63	; 0x3f
 800878e:	119b      	asrs	r3, r3, #6
 8008790:	b29a      	uxth	r2, r3
 8008792:	89fb      	ldrh	r3, [r7, #14]
 8008794:	4413      	add	r3, r2
 8008796:	837b      	strh	r3, [r7, #26]

	uint16_t numofpages = (endPage-startPage) + 1;
 8008798:	8b7a      	ldrh	r2, [r7, #26]
 800879a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800879c:	1ad3      	subs	r3, r2, r3
 800879e:	b29b      	uxth	r3, r3
 80087a0:	3301      	adds	r3, #1
 80087a2:	833b      	strh	r3, [r7, #24]
	uint16_t pos=0;
 80087a4:	2300      	movs	r3, #0
 80087a6:	84bb      	strh	r3, [r7, #36]	; 0x24

	for (int i=0; i<numofpages; i++)
 80087a8:	2300      	movs	r3, #0
 80087aa:	623b      	str	r3, [r7, #32]
 80087ac:	e031      	b.n	8008812 <EEPROM_Read+0xae>
	{
		uint16_t MemAddress = startPage<<paddrposition | offset;
 80087ae:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80087b0:	69fb      	ldr	r3, [r7, #28]
 80087b2:	fa02 f303 	lsl.w	r3, r2, r3
 80087b6:	b21a      	sxth	r2, r3
 80087b8:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80087bc:	4313      	orrs	r3, r2
 80087be:	b21b      	sxth	r3, r3
 80087c0:	82fb      	strh	r3, [r7, #22]
		uint16_t bytesremaining = bytestowrite(size, offset);
 80087c2:	89ba      	ldrh	r2, [r7, #12]
 80087c4:	88fb      	ldrh	r3, [r7, #6]
 80087c6:	4611      	mov	r1, r2
 80087c8:	4618      	mov	r0, r3
 80087ca:	f7ff ff4b 	bl	8008664 <bytestowrite>
 80087ce:	4603      	mov	r3, r0
 80087d0:	82bb      	strh	r3, [r7, #20]
		HAL_I2C_Mem_Read(EEPROM_I2C, EEPROM_ADDR, MemAddress, 2, &data[pos], bytesremaining, 1000);
 80087d2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80087d4:	68ba      	ldr	r2, [r7, #8]
 80087d6:	4413      	add	r3, r2
 80087d8:	8af9      	ldrh	r1, [r7, #22]
 80087da:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80087de:	9202      	str	r2, [sp, #8]
 80087e0:	8aba      	ldrh	r2, [r7, #20]
 80087e2:	9201      	str	r2, [sp, #4]
 80087e4:	9300      	str	r3, [sp, #0]
 80087e6:	2302      	movs	r3, #2
 80087e8:	460a      	mov	r2, r1
 80087ea:	21a0      	movs	r1, #160	; 0xa0
 80087ec:	480d      	ldr	r0, [pc, #52]	; (8008824 <EEPROM_Read+0xc0>)
 80087ee:	f7fc fb25 	bl	8004e3c <HAL_I2C_Mem_Read>
		startPage += 1;
 80087f2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80087f4:	3301      	adds	r3, #1
 80087f6:	84fb      	strh	r3, [r7, #38]	; 0x26
		offset=0;
 80087f8:	2300      	movs	r3, #0
 80087fa:	81bb      	strh	r3, [r7, #12]
		size = size-bytesremaining;
 80087fc:	88fa      	ldrh	r2, [r7, #6]
 80087fe:	8abb      	ldrh	r3, [r7, #20]
 8008800:	1ad3      	subs	r3, r2, r3
 8008802:	80fb      	strh	r3, [r7, #6]
		pos += bytesremaining;
 8008804:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8008806:	8abb      	ldrh	r3, [r7, #20]
 8008808:	4413      	add	r3, r2
 800880a:	84bb      	strh	r3, [r7, #36]	; 0x24
	for (int i=0; i<numofpages; i++)
 800880c:	6a3b      	ldr	r3, [r7, #32]
 800880e:	3301      	adds	r3, #1
 8008810:	623b      	str	r3, [r7, #32]
 8008812:	8b3b      	ldrh	r3, [r7, #24]
 8008814:	6a3a      	ldr	r2, [r7, #32]
 8008816:	429a      	cmp	r2, r3
 8008818:	dbc9      	blt.n	80087ae <EEPROM_Read+0x4a>
	}
}
 800881a:	bf00      	nop
 800881c:	bf00      	nop
 800881e:	3728      	adds	r7, #40	; 0x28
 8008820:	46bd      	mov	sp, r7
 8008822:	bd80      	pop	{r7, pc}
 8008824:	200007c4 	.word	0x200007c4

08008828 <LCD_Delay_us>:
#define LCD_1LINE               0x00
#define LCD_5x10DOTS            0x04
#define LCD_5x8DOTS             0x00
//############################################################################################
void  LCD_Delay_us(uint16_t  us)
{
 8008828:	b580      	push	{r7, lr}
 800882a:	b084      	sub	sp, #16
 800882c:	af00      	add	r7, sp, #0
 800882e:	4603      	mov	r3, r0
 8008830:	80fb      	strh	r3, [r7, #6]
  uint32_t  Div = (SysTick->LOAD+1)/1000;
 8008832:	4b19      	ldr	r3, [pc, #100]	; (8008898 <LCD_Delay_us+0x70>)
 8008834:	685b      	ldr	r3, [r3, #4]
 8008836:	3301      	adds	r3, #1
 8008838:	4a18      	ldr	r2, [pc, #96]	; (800889c <LCD_Delay_us+0x74>)
 800883a:	fba2 2303 	umull	r2, r3, r2, r3
 800883e:	099b      	lsrs	r3, r3, #6
 8008840:	60fb      	str	r3, [r7, #12]
  uint32_t  StartMicros = HAL_GetTick()*1000 + (1000- SysTick->VAL/Div);
 8008842:	f7fb f93f 	bl	8003ac4 <HAL_GetTick>
 8008846:	4603      	mov	r3, r0
 8008848:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800884c:	fb03 f202 	mul.w	r2, r3, r2
 8008850:	4b11      	ldr	r3, [pc, #68]	; (8008898 <LCD_Delay_us+0x70>)
 8008852:	6899      	ldr	r1, [r3, #8]
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	fbb1 f3f3 	udiv	r3, r1, r3
 800885a:	1ad3      	subs	r3, r2, r3
 800885c:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8008860:	60bb      	str	r3, [r7, #8]
  while((HAL_GetTick()*1000 + (1000-SysTick->VAL/Div)-StartMicros < us));  
 8008862:	bf00      	nop
 8008864:	f7fb f92e 	bl	8003ac4 <HAL_GetTick>
 8008868:	4603      	mov	r3, r0
 800886a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800886e:	fb03 f202 	mul.w	r2, r3, r2
 8008872:	4b09      	ldr	r3, [pc, #36]	; (8008898 <LCD_Delay_us+0x70>)
 8008874:	6899      	ldr	r1, [r3, #8]
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	fbb1 f3f3 	udiv	r3, r1, r3
 800887c:	1ad2      	subs	r2, r2, r3
 800887e:	68bb      	ldr	r3, [r7, #8]
 8008880:	1ad3      	subs	r3, r2, r3
 8008882:	f503 727a 	add.w	r2, r3, #1000	; 0x3e8
 8008886:	88fb      	ldrh	r3, [r7, #6]
 8008888:	429a      	cmp	r2, r3
 800888a:	d3eb      	bcc.n	8008864 <LCD_Delay_us+0x3c>
}
 800888c:	bf00      	nop
 800888e:	bf00      	nop
 8008890:	3710      	adds	r7, #16
 8008892:	46bd      	mov	sp, r7
 8008894:	bd80      	pop	{r7, pc}
 8008896:	bf00      	nop
 8008898:	e000e010 	.word	0xe000e010
 800889c:	10624dd3 	.word	0x10624dd3

080088a0 <LCD_Delay_ms>:
//############################################################################################
void  LCD_Delay_ms(uint8_t  ms)
{
 80088a0:	b580      	push	{r7, lr}
 80088a2:	b082      	sub	sp, #8
 80088a4:	af00      	add	r7, sp, #0
 80088a6:	4603      	mov	r3, r0
 80088a8:	71fb      	strb	r3, [r7, #7]
  //#if _LCD_USE_FREERTOS==1
  //osDelay(ms);
  //#else
  HAL_Delay(ms);
 80088aa:	79fb      	ldrb	r3, [r7, #7]
 80088ac:	4618      	mov	r0, r3
 80088ae:	f7fb f915 	bl	8003adc <HAL_Delay>
  //#endif
}
 80088b2:	bf00      	nop
 80088b4:	3708      	adds	r7, #8
 80088b6:	46bd      	mov	sp, r7
 80088b8:	bd80      	pop	{r7, pc}
	...

080088bc <LCD_Init>:
//############################################################################################
void LCD_Init(void)
{	
 80088bc:	b580      	push	{r7, lr}
 80088be:	b086      	sub	sp, #24
 80088c0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  gpio;
  gpio.Mode = GPIO_MODE_OUTPUT_PP;
 80088c2:	2301      	movs	r3, #1
 80088c4:	60bb      	str	r3, [r7, #8]
  gpio.Speed = GPIO_SPEED_FREQ_HIGH;
 80088c6:	2303      	movs	r3, #3
 80088c8:	613b      	str	r3, [r7, #16]
  gpio.Pull = GPIO_NOPULL;
 80088ca:	2300      	movs	r3, #0
 80088cc:	60fb      	str	r3, [r7, #12]
  
  gpio.Pin = _LCD_RS_PIN;
 80088ce:	2380      	movs	r3, #128	; 0x80
 80088d0:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(_LCD_RS_PORT,&gpio);
 80088d2:	1d3b      	adds	r3, r7, #4
 80088d4:	4619      	mov	r1, r3
 80088d6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80088da:	f7fb ff81 	bl	80047e0 <HAL_GPIO_Init>
  gpio.Pin = _LCD_E_PIN;
 80088de:	2304      	movs	r3, #4
 80088e0:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(_LCD_E_PORT,&gpio);
 80088e2:	1d3b      	adds	r3, r7, #4
 80088e4:	4619      	mov	r1, r3
 80088e6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80088ea:	f7fb ff79 	bl	80047e0 <HAL_GPIO_Init>
//   gpio.Pin = _LCD_RW_PIN;
//   HAL_GPIO_Init(_LCD_RW_PORT,&gpio);
  gpio.Pin = _LCD_D4_PIN;
 80088ee:	2301      	movs	r3, #1
 80088f0:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(_LCD_D4_PORT,&gpio);
 80088f2:	1d3b      	adds	r3, r7, #4
 80088f4:	4619      	mov	r1, r3
 80088f6:	4835      	ldr	r0, [pc, #212]	; (80089cc <LCD_Init+0x110>)
 80088f8:	f7fb ff72 	bl	80047e0 <HAL_GPIO_Init>
  gpio.Pin = _LCD_D5_PIN;
 80088fc:	2302      	movs	r3, #2
 80088fe:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(_LCD_D5_PORT,&gpio);
 8008900:	1d3b      	adds	r3, r7, #4
 8008902:	4619      	mov	r1, r3
 8008904:	4831      	ldr	r0, [pc, #196]	; (80089cc <LCD_Init+0x110>)
 8008906:	f7fb ff6b 	bl	80047e0 <HAL_GPIO_Init>
  gpio.Pin = _LCD_D6_PIN;
 800890a:	2304      	movs	r3, #4
 800890c:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(_LCD_D6_PORT,&gpio);
 800890e:	1d3b      	adds	r3, r7, #4
 8008910:	4619      	mov	r1, r3
 8008912:	482e      	ldr	r0, [pc, #184]	; (80089cc <LCD_Init+0x110>)
 8008914:	f7fb ff64 	bl	80047e0 <HAL_GPIO_Init>
  gpio.Pin = _LCD_D7_PIN;
 8008918:	2308      	movs	r3, #8
 800891a:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(_LCD_D7_PORT,&gpio);
 800891c:	1d3b      	adds	r3, r7, #4
 800891e:	4619      	mov	r1, r3
 8008920:	482a      	ldr	r0, [pc, #168]	; (80089cc <LCD_Init+0x110>)
 8008922:	f7fb ff5d 	bl	80047e0 <HAL_GPIO_Init>
  
  //LCD_setpin_out();

	while(HAL_GetTick()<200)
 8008926:	e002      	b.n	800892e <LCD_Init+0x72>
    LCD_Delay_ms(1);
 8008928:	2001      	movs	r0, #1
 800892a:	f7ff ffb9 	bl	80088a0 <LCD_Delay_ms>
	while(HAL_GetTick()<200)
 800892e:	f7fb f8c9 	bl	8003ac4 <HAL_GetTick>
 8008932:	4603      	mov	r3, r0
 8008934:	2bc7      	cmp	r3, #199	; 0xc7
 8008936:	d9f7      	bls.n	8008928 <LCD_Init+0x6c>
	/* Set cursor pointer to beginning for LCD */
	LCD_Opts.currentX = 0;
 8008938:	4b25      	ldr	r3, [pc, #148]	; (80089d0 <LCD_Init+0x114>)
 800893a:	2200      	movs	r2, #0
 800893c:	70da      	strb	r2, [r3, #3]
	LCD_Opts.currentY = 0;
 800893e:	4b24      	ldr	r3, [pc, #144]	; (80089d0 <LCD_Init+0x114>)
 8008940:	2200      	movs	r2, #0
 8008942:	711a      	strb	r2, [r3, #4]
	LCD_Opts.DisplayFunction = LCD_4BITMODE | LCD_5x8DOTS | LCD_1LINE;
 8008944:	4b22      	ldr	r3, [pc, #136]	; (80089d0 <LCD_Init+0x114>)
 8008946:	2200      	movs	r2, #0
 8008948:	705a      	strb	r2, [r3, #1]
	if (_LCD_ROWS > 1)
		LCD_Opts.DisplayFunction |= LCD_2LINE;
 800894a:	4b21      	ldr	r3, [pc, #132]	; (80089d0 <LCD_Init+0x114>)
 800894c:	785b      	ldrb	r3, [r3, #1]
 800894e:	f043 0308 	orr.w	r3, r3, #8
 8008952:	b2da      	uxtb	r2, r3
 8008954:	4b1e      	ldr	r3, [pc, #120]	; (80089d0 <LCD_Init+0x114>)
 8008956:	705a      	strb	r2, [r3, #1]
	/* Try to set 4bit mode */
	LCD_Cmd4bit(0x03);
 8008958:	2003      	movs	r0, #3
 800895a:	f000 f919 	bl	8008b90 <LCD_Cmd4bit>
	LCD_Delay_ms(5);
 800895e:	2005      	movs	r0, #5
 8008960:	f7ff ff9e 	bl	80088a0 <LCD_Delay_ms>
	/* Second try */
	LCD_Cmd4bit(0x03);
 8008964:	2003      	movs	r0, #3
 8008966:	f000 f913 	bl	8008b90 <LCD_Cmd4bit>
	LCD_Delay_ms(5);
 800896a:	2005      	movs	r0, #5
 800896c:	f7ff ff98 	bl	80088a0 <LCD_Delay_ms>
	/* Third goo! */
	LCD_Cmd4bit(0x03);
 8008970:	2003      	movs	r0, #3
 8008972:	f000 f90d 	bl	8008b90 <LCD_Cmd4bit>
	LCD_Delay_ms(5);
 8008976:	2005      	movs	r0, #5
 8008978:	f7ff ff92 	bl	80088a0 <LCD_Delay_ms>
	/* Set 4-bit interface */
	LCD_Cmd4bit(0x02);
 800897c:	2002      	movs	r0, #2
 800897e:	f000 f907 	bl	8008b90 <LCD_Cmd4bit>
	LCD_Delay_ms(5);
 8008982:	2005      	movs	r0, #5
 8008984:	f7ff ff8c 	bl	80088a0 <LCD_Delay_ms>
	/* Set # lines, font size, etc. */
	LCD_Cmd(LCD_FUNCTIONSET | LCD_Opts.DisplayFunction);
 8008988:	4b11      	ldr	r3, [pc, #68]	; (80089d0 <LCD_Init+0x114>)
 800898a:	785b      	ldrb	r3, [r3, #1]
 800898c:	f043 0320 	orr.w	r3, r3, #32
 8008990:	b2db      	uxtb	r3, r3
 8008992:	4618      	mov	r0, r3
 8008994:	f000 f8c3 	bl	8008b1e <LCD_Cmd>
	/* Turn the display on with no cursor or blinking default */
	LCD_Opts.DisplayControl = LCD_DISPLAYON;
 8008998:	4b0d      	ldr	r3, [pc, #52]	; (80089d0 <LCD_Init+0x114>)
 800899a:	2204      	movs	r2, #4
 800899c:	701a      	strb	r2, [r3, #0]
	LCD_DisplayOn();
 800899e:	f000 f87f 	bl	8008aa0 <LCD_DisplayOn>
	LCD_Clear();
 80089a2:	f000 f817 	bl	80089d4 <LCD_Clear>
	/* Default font directions */
	LCD_Opts.DisplayMode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 80089a6:	4b0a      	ldr	r3, [pc, #40]	; (80089d0 <LCD_Init+0x114>)
 80089a8:	2202      	movs	r2, #2
 80089aa:	709a      	strb	r2, [r3, #2]
	LCD_Cmd(LCD_ENTRYMODESET | LCD_Opts.DisplayMode);
 80089ac:	4b08      	ldr	r3, [pc, #32]	; (80089d0 <LCD_Init+0x114>)
 80089ae:	789b      	ldrb	r3, [r3, #2]
 80089b0:	f043 0304 	orr.w	r3, r3, #4
 80089b4:	b2db      	uxtb	r3, r3
 80089b6:	4618      	mov	r0, r3
 80089b8:	f000 f8b1 	bl	8008b1e <LCD_Cmd>
	LCD_Delay_ms(5);
 80089bc:	2005      	movs	r0, #5
 80089be:	f7ff ff6f 	bl	80088a0 <LCD_Delay_ms>
}
 80089c2:	bf00      	nop
 80089c4:	3718      	adds	r7, #24
 80089c6:	46bd      	mov	sp, r7
 80089c8:	bd80      	pop	{r7, pc}
 80089ca:	bf00      	nop
 80089cc:	48000800 	.word	0x48000800
 80089d0:	20000ae8 	.word	0x20000ae8

080089d4 <LCD_Clear>:
//############################################################################################
void LCD_Clear(void)
{
 80089d4:	b580      	push	{r7, lr}
 80089d6:	af00      	add	r7, sp, #0
	LCD_Cmd(LCD_CLEARDISPLAY);
 80089d8:	2001      	movs	r0, #1
 80089da:	f000 f8a0 	bl	8008b1e <LCD_Cmd>
	LCD_Delay_ms(5);
 80089de:	2005      	movs	r0, #5
 80089e0:	f7ff ff5e 	bl	80088a0 <LCD_Delay_ms>
}
 80089e4:	bf00      	nop
 80089e6:	bd80      	pop	{r7, pc}

080089e8 <LCD_Puts>:
//############################################################################################
void LCD_Puts(uint8_t x, uint8_t y, char const *str)
{
 80089e8:	b580      	push	{r7, lr}
 80089ea:	b082      	sub	sp, #8
 80089ec:	af00      	add	r7, sp, #0
 80089ee:	4603      	mov	r3, r0
 80089f0:	603a      	str	r2, [r7, #0]
 80089f2:	71fb      	strb	r3, [r7, #7]
 80089f4:	460b      	mov	r3, r1
 80089f6:	71bb      	strb	r3, [r7, #6]
	LCD_CursorSet(x, y);
 80089f8:	79ba      	ldrb	r2, [r7, #6]
 80089fa:	79fb      	ldrb	r3, [r7, #7]
 80089fc:	4611      	mov	r1, r2
 80089fe:	4618      	mov	r0, r3
 8008a00:	f000 f908 	bl	8008c14 <LCD_CursorSet>
	while (*str)
 8008a04:	e040      	b.n	8008a88 <LCD_Puts+0xa0>
  {
		if (LCD_Opts.currentX >= _LCD_COLS)
 8008a06:	4b25      	ldr	r3, [pc, #148]	; (8008a9c <LCD_Puts+0xb4>)
 8008a08:	78db      	ldrb	r3, [r3, #3]
 8008a0a:	2b13      	cmp	r3, #19
 8008a0c:	d910      	bls.n	8008a30 <LCD_Puts+0x48>
    {
			LCD_Opts.currentX = 0;
 8008a0e:	4b23      	ldr	r3, [pc, #140]	; (8008a9c <LCD_Puts+0xb4>)
 8008a10:	2200      	movs	r2, #0
 8008a12:	70da      	strb	r2, [r3, #3]
			LCD_Opts.currentY++;
 8008a14:	4b21      	ldr	r3, [pc, #132]	; (8008a9c <LCD_Puts+0xb4>)
 8008a16:	791b      	ldrb	r3, [r3, #4]
 8008a18:	3301      	adds	r3, #1
 8008a1a:	b2da      	uxtb	r2, r3
 8008a1c:	4b1f      	ldr	r3, [pc, #124]	; (8008a9c <LCD_Puts+0xb4>)
 8008a1e:	711a      	strb	r2, [r3, #4]
			LCD_CursorSet(LCD_Opts.currentX, LCD_Opts.currentY);
 8008a20:	4b1e      	ldr	r3, [pc, #120]	; (8008a9c <LCD_Puts+0xb4>)
 8008a22:	78db      	ldrb	r3, [r3, #3]
 8008a24:	4a1d      	ldr	r2, [pc, #116]	; (8008a9c <LCD_Puts+0xb4>)
 8008a26:	7912      	ldrb	r2, [r2, #4]
 8008a28:	4611      	mov	r1, r2
 8008a2a:	4618      	mov	r0, r3
 8008a2c:	f000 f8f2 	bl	8008c14 <LCD_CursorSet>
		}
		if (*str == '\n')
 8008a30:	683b      	ldr	r3, [r7, #0]
 8008a32:	781b      	ldrb	r3, [r3, #0]
 8008a34:	2b0a      	cmp	r3, #10
 8008a36:	d10e      	bne.n	8008a56 <LCD_Puts+0x6e>
    {
			LCD_Opts.currentY++;
 8008a38:	4b18      	ldr	r3, [pc, #96]	; (8008a9c <LCD_Puts+0xb4>)
 8008a3a:	791b      	ldrb	r3, [r3, #4]
 8008a3c:	3301      	adds	r3, #1
 8008a3e:	b2da      	uxtb	r2, r3
 8008a40:	4b16      	ldr	r3, [pc, #88]	; (8008a9c <LCD_Puts+0xb4>)
 8008a42:	711a      	strb	r2, [r3, #4]
			LCD_CursorSet(LCD_Opts.currentX, LCD_Opts.currentY);
 8008a44:	4b15      	ldr	r3, [pc, #84]	; (8008a9c <LCD_Puts+0xb4>)
 8008a46:	78db      	ldrb	r3, [r3, #3]
 8008a48:	4a14      	ldr	r2, [pc, #80]	; (8008a9c <LCD_Puts+0xb4>)
 8008a4a:	7912      	ldrb	r2, [r2, #4]
 8008a4c:	4611      	mov	r1, r2
 8008a4e:	4618      	mov	r0, r3
 8008a50:	f000 f8e0 	bl	8008c14 <LCD_CursorSet>
 8008a54:	e015      	b.n	8008a82 <LCD_Puts+0x9a>
		}
    else if (*str == '\r')
 8008a56:	683b      	ldr	r3, [r7, #0]
 8008a58:	781b      	ldrb	r3, [r3, #0]
 8008a5a:	2b0d      	cmp	r3, #13
 8008a5c:	d106      	bne.n	8008a6c <LCD_Puts+0x84>
    {
			LCD_CursorSet(0, LCD_Opts.currentY);
 8008a5e:	4b0f      	ldr	r3, [pc, #60]	; (8008a9c <LCD_Puts+0xb4>)
 8008a60:	791b      	ldrb	r3, [r3, #4]
 8008a62:	4619      	mov	r1, r3
 8008a64:	2000      	movs	r0, #0
 8008a66:	f000 f8d5 	bl	8008c14 <LCD_CursorSet>
 8008a6a:	e00a      	b.n	8008a82 <LCD_Puts+0x9a>
		}
    else
    {
			LCD_Data(*str);
 8008a6c:	683b      	ldr	r3, [r7, #0]
 8008a6e:	781b      	ldrb	r3, [r3, #0]
 8008a70:	4618      	mov	r0, r3
 8008a72:	f000 f870 	bl	8008b56 <LCD_Data>
			LCD_Opts.currentX++;
 8008a76:	4b09      	ldr	r3, [pc, #36]	; (8008a9c <LCD_Puts+0xb4>)
 8008a78:	78db      	ldrb	r3, [r3, #3]
 8008a7a:	3301      	adds	r3, #1
 8008a7c:	b2da      	uxtb	r2, r3
 8008a7e:	4b07      	ldr	r3, [pc, #28]	; (8008a9c <LCD_Puts+0xb4>)
 8008a80:	70da      	strb	r2, [r3, #3]
		}
		str++;
 8008a82:	683b      	ldr	r3, [r7, #0]
 8008a84:	3301      	adds	r3, #1
 8008a86:	603b      	str	r3, [r7, #0]
	while (*str)
 8008a88:	683b      	ldr	r3, [r7, #0]
 8008a8a:	781b      	ldrb	r3, [r3, #0]
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d1ba      	bne.n	8008a06 <LCD_Puts+0x1e>
	}
}
 8008a90:	bf00      	nop
 8008a92:	bf00      	nop
 8008a94:	3708      	adds	r7, #8
 8008a96:	46bd      	mov	sp, r7
 8008a98:	bd80      	pop	{r7, pc}
 8008a9a:	bf00      	nop
 8008a9c:	20000ae8 	.word	0x20000ae8

08008aa0 <LCD_DisplayOn>:
//############################################################################################
void LCD_DisplayOn(void)
{
 8008aa0:	b580      	push	{r7, lr}
 8008aa2:	af00      	add	r7, sp, #0
	LCD_Opts.DisplayControl |= LCD_DISPLAYON;
 8008aa4:	4b08      	ldr	r3, [pc, #32]	; (8008ac8 <LCD_DisplayOn+0x28>)
 8008aa6:	781b      	ldrb	r3, [r3, #0]
 8008aa8:	f043 0304 	orr.w	r3, r3, #4
 8008aac:	b2da      	uxtb	r2, r3
 8008aae:	4b06      	ldr	r3, [pc, #24]	; (8008ac8 <LCD_DisplayOn+0x28>)
 8008ab0:	701a      	strb	r2, [r3, #0]
	LCD_Cmd(LCD_DISPLAYCONTROL | LCD_Opts.DisplayControl);
 8008ab2:	4b05      	ldr	r3, [pc, #20]	; (8008ac8 <LCD_DisplayOn+0x28>)
 8008ab4:	781b      	ldrb	r3, [r3, #0]
 8008ab6:	f043 0308 	orr.w	r3, r3, #8
 8008aba:	b2db      	uxtb	r3, r3
 8008abc:	4618      	mov	r0, r3
 8008abe:	f000 f82e 	bl	8008b1e <LCD_Cmd>
}
 8008ac2:	bf00      	nop
 8008ac4:	bd80      	pop	{r7, pc}
 8008ac6:	bf00      	nop
 8008ac8:	20000ae8 	.word	0x20000ae8

08008acc <LCD_CreateChar>:
{
	LCD_Cmd(LCD_CURSORSHIFT | LCD_DISPLAYMOVE | LCD_MOVERIGHT);
}
//############################################################################################
void LCD_CreateChar(uint8_t location, uint8_t const *data)
{
 8008acc:	b580      	push	{r7, lr}
 8008ace:	b084      	sub	sp, #16
 8008ad0:	af00      	add	r7, sp, #0
 8008ad2:	4603      	mov	r3, r0
 8008ad4:	6039      	str	r1, [r7, #0]
 8008ad6:	71fb      	strb	r3, [r7, #7]
	uint8_t i;
	/* We have 8 locations available for custom characters */
	location &= 0x07;
 8008ad8:	79fb      	ldrb	r3, [r7, #7]
 8008ada:	f003 0307 	and.w	r3, r3, #7
 8008ade:	71fb      	strb	r3, [r7, #7]
	LCD_Cmd(LCD_SETCGRAMADDR | (location << 3));
 8008ae0:	79fb      	ldrb	r3, [r7, #7]
 8008ae2:	00db      	lsls	r3, r3, #3
 8008ae4:	b25b      	sxtb	r3, r3
 8008ae6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008aea:	b25b      	sxtb	r3, r3
 8008aec:	b2db      	uxtb	r3, r3
 8008aee:	4618      	mov	r0, r3
 8008af0:	f000 f815 	bl	8008b1e <LCD_Cmd>
	
	for (i = 0; i < 8; i++) {
 8008af4:	2300      	movs	r3, #0
 8008af6:	73fb      	strb	r3, [r7, #15]
 8008af8:	e009      	b.n	8008b0e <LCD_CreateChar+0x42>
		LCD_Data(data[i]);
 8008afa:	7bfb      	ldrb	r3, [r7, #15]
 8008afc:	683a      	ldr	r2, [r7, #0]
 8008afe:	4413      	add	r3, r2
 8008b00:	781b      	ldrb	r3, [r3, #0]
 8008b02:	4618      	mov	r0, r3
 8008b04:	f000 f827 	bl	8008b56 <LCD_Data>
	for (i = 0; i < 8; i++) {
 8008b08:	7bfb      	ldrb	r3, [r7, #15]
 8008b0a:	3301      	adds	r3, #1
 8008b0c:	73fb      	strb	r3, [r7, #15]
 8008b0e:	7bfb      	ldrb	r3, [r7, #15]
 8008b10:	2b07      	cmp	r3, #7
 8008b12:	d9f2      	bls.n	8008afa <LCD_CreateChar+0x2e>
	}
}
 8008b14:	bf00      	nop
 8008b16:	bf00      	nop
 8008b18:	3710      	adds	r7, #16
 8008b1a:	46bd      	mov	sp, r7
 8008b1c:	bd80      	pop	{r7, pc}

08008b1e <LCD_Cmd>:
	LCD_CursorSet(x, y);
	LCD_Data(location);
}
//############################################################################################
/*static*/ void LCD_Cmd(uint8_t cmd)
{
 8008b1e:	b580      	push	{r7, lr}
 8008b20:	b082      	sub	sp, #8
 8008b22:	af00      	add	r7, sp, #0
 8008b24:	4603      	mov	r3, r0
 8008b26:	71fb      	strb	r3, [r7, #7]
	LCD_RS_LOW;
 8008b28:	2200      	movs	r2, #0
 8008b2a:	2180      	movs	r1, #128	; 0x80
 8008b2c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8008b30:	f7fb ffc8 	bl	8004ac4 <HAL_GPIO_WritePin>
	LCD_Cmd4bit(cmd >> 4);
 8008b34:	79fb      	ldrb	r3, [r7, #7]
 8008b36:	091b      	lsrs	r3, r3, #4
 8008b38:	b2db      	uxtb	r3, r3
 8008b3a:	4618      	mov	r0, r3
 8008b3c:	f000 f828 	bl	8008b90 <LCD_Cmd4bit>
	LCD_Cmd4bit(cmd & 0x0F);
 8008b40:	79fb      	ldrb	r3, [r7, #7]
 8008b42:	f003 030f 	and.w	r3, r3, #15
 8008b46:	b2db      	uxtb	r3, r3
 8008b48:	4618      	mov	r0, r3
 8008b4a:	f000 f821 	bl	8008b90 <LCD_Cmd4bit>
}
 8008b4e:	bf00      	nop
 8008b50:	3708      	adds	r7, #8
 8008b52:	46bd      	mov	sp, r7
 8008b54:	bd80      	pop	{r7, pc}

08008b56 <LCD_Data>:
//############################################################################################
/*static*/ void LCD_Data(uint8_t data)
{
 8008b56:	b580      	push	{r7, lr}
 8008b58:	b082      	sub	sp, #8
 8008b5a:	af00      	add	r7, sp, #0
 8008b5c:	4603      	mov	r3, r0
 8008b5e:	71fb      	strb	r3, [r7, #7]
	LCD_RS_HIGH;
 8008b60:	2201      	movs	r2, #1
 8008b62:	2180      	movs	r1, #128	; 0x80
 8008b64:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8008b68:	f7fb ffac 	bl	8004ac4 <HAL_GPIO_WritePin>
	LCD_Cmd4bit(data >> 4);
 8008b6c:	79fb      	ldrb	r3, [r7, #7]
 8008b6e:	091b      	lsrs	r3, r3, #4
 8008b70:	b2db      	uxtb	r3, r3
 8008b72:	4618      	mov	r0, r3
 8008b74:	f000 f80c 	bl	8008b90 <LCD_Cmd4bit>
	LCD_Cmd4bit(data & 0x0F);
 8008b78:	79fb      	ldrb	r3, [r7, #7]
 8008b7a:	f003 030f 	and.w	r3, r3, #15
 8008b7e:	b2db      	uxtb	r3, r3
 8008b80:	4618      	mov	r0, r3
 8008b82:	f000 f805 	bl	8008b90 <LCD_Cmd4bit>
}
 8008b86:	bf00      	nop
 8008b88:	3708      	adds	r7, #8
 8008b8a:	46bd      	mov	sp, r7
 8008b8c:	bd80      	pop	{r7, pc}
	...

08008b90 <LCD_Cmd4bit>:
  gpio.Pin = _LCD_D7_PIN;
  HAL_GPIO_Init(_LCD_D7_PORT,&gpio);
}*/
//############################################################################################
/*static*/ void LCD_Cmd4bit(uint8_t cmd)
{
 8008b90:	b580      	push	{r7, lr}
 8008b92:	b082      	sub	sp, #8
 8008b94:	af00      	add	r7, sp, #0
 8008b96:	4603      	mov	r3, r0
 8008b98:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(_LCD_D7_PORT, _LCD_D7_PIN, (GPIO_PinState)(cmd & 0x08));
 8008b9a:	79fb      	ldrb	r3, [r7, #7]
 8008b9c:	f003 0308 	and.w	r3, r3, #8
 8008ba0:	b2db      	uxtb	r3, r3
 8008ba2:	461a      	mov	r2, r3
 8008ba4:	2108      	movs	r1, #8
 8008ba6:	481a      	ldr	r0, [pc, #104]	; (8008c10 <LCD_Cmd4bit+0x80>)
 8008ba8:	f7fb ff8c 	bl	8004ac4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(_LCD_D6_PORT, _LCD_D6_PIN, (GPIO_PinState)(cmd & 0x04));
 8008bac:	79fb      	ldrb	r3, [r7, #7]
 8008bae:	f003 0304 	and.w	r3, r3, #4
 8008bb2:	b2db      	uxtb	r3, r3
 8008bb4:	461a      	mov	r2, r3
 8008bb6:	2104      	movs	r1, #4
 8008bb8:	4815      	ldr	r0, [pc, #84]	; (8008c10 <LCD_Cmd4bit+0x80>)
 8008bba:	f7fb ff83 	bl	8004ac4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(_LCD_D5_PORT, _LCD_D5_PIN, (GPIO_PinState)(cmd & 0x02));
 8008bbe:	79fb      	ldrb	r3, [r7, #7]
 8008bc0:	f003 0302 	and.w	r3, r3, #2
 8008bc4:	b2db      	uxtb	r3, r3
 8008bc6:	461a      	mov	r2, r3
 8008bc8:	2102      	movs	r1, #2
 8008bca:	4811      	ldr	r0, [pc, #68]	; (8008c10 <LCD_Cmd4bit+0x80>)
 8008bcc:	f7fb ff7a 	bl	8004ac4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(_LCD_D4_PORT, _LCD_D4_PIN, (GPIO_PinState)(cmd & 0x01));
 8008bd0:	79fb      	ldrb	r3, [r7, #7]
 8008bd2:	f003 0301 	and.w	r3, r3, #1
 8008bd6:	b2db      	uxtb	r3, r3
 8008bd8:	461a      	mov	r2, r3
 8008bda:	2101      	movs	r1, #1
 8008bdc:	480c      	ldr	r0, [pc, #48]	; (8008c10 <LCD_Cmd4bit+0x80>)
 8008bde:	f7fb ff71 	bl	8004ac4 <HAL_GPIO_WritePin>
	LCD_E_BLINK;
 8008be2:	2201      	movs	r2, #1
 8008be4:	2104      	movs	r1, #4
 8008be6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8008bea:	f7fb ff6b 	bl	8004ac4 <HAL_GPIO_WritePin>
 8008bee:	2032      	movs	r0, #50	; 0x32
 8008bf0:	f7ff fe1a 	bl	8008828 <LCD_Delay_us>
 8008bf4:	2200      	movs	r2, #0
 8008bf6:	2104      	movs	r1, #4
 8008bf8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8008bfc:	f7fb ff62 	bl	8004ac4 <HAL_GPIO_WritePin>
 8008c00:	2032      	movs	r0, #50	; 0x32
 8008c02:	f7ff fe11 	bl	8008828 <LCD_Delay_us>
}
 8008c06:	bf00      	nop
 8008c08:	3708      	adds	r7, #8
 8008c0a:	46bd      	mov	sp, r7
 8008c0c:	bd80      	pop	{r7, pc}
 8008c0e:	bf00      	nop
 8008c10:	48000800 	.word	0x48000800

08008c14 <LCD_CursorSet>:
//############################################################################################
/*static*/ void LCD_CursorSet(uint8_t col, uint8_t row)
{
 8008c14:	b580      	push	{r7, lr}
 8008c16:	b084      	sub	sp, #16
 8008c18:	af00      	add	r7, sp, #0
 8008c1a:	4603      	mov	r3, r0
 8008c1c:	460a      	mov	r2, r1
 8008c1e:	71fb      	strb	r3, [r7, #7]
 8008c20:	4613      	mov	r3, r2
 8008c22:	71bb      	strb	r3, [r7, #6]
	uint8_t row_offsets[] = {0x00, 0x40, 0x14, 0x54};
 8008c24:	4b10      	ldr	r3, [pc, #64]	; (8008c68 <LCD_CursorSet+0x54>)
 8008c26:	60fb      	str	r3, [r7, #12]
	if (row >= _LCD_ROWS)
 8008c28:	79bb      	ldrb	r3, [r7, #6]
 8008c2a:	2b03      	cmp	r3, #3
 8008c2c:	d901      	bls.n	8008c32 <LCD_CursorSet+0x1e>
		row = 0;
 8008c2e:	2300      	movs	r3, #0
 8008c30:	71bb      	strb	r3, [r7, #6]
	LCD_Opts.currentX = col;
 8008c32:	4a0e      	ldr	r2, [pc, #56]	; (8008c6c <LCD_CursorSet+0x58>)
 8008c34:	79fb      	ldrb	r3, [r7, #7]
 8008c36:	70d3      	strb	r3, [r2, #3]
	LCD_Opts.currentY = row;
 8008c38:	4a0c      	ldr	r2, [pc, #48]	; (8008c6c <LCD_CursorSet+0x58>)
 8008c3a:	79bb      	ldrb	r3, [r7, #6]
 8008c3c:	7113      	strb	r3, [r2, #4]
	LCD_Cmd(LCD_SETDDRAMADDR | (col + row_offsets[row]));
 8008c3e:	79bb      	ldrb	r3, [r7, #6]
 8008c40:	3310      	adds	r3, #16
 8008c42:	443b      	add	r3, r7
 8008c44:	f813 2c04 	ldrb.w	r2, [r3, #-4]
 8008c48:	79fb      	ldrb	r3, [r7, #7]
 8008c4a:	4413      	add	r3, r2
 8008c4c:	b2db      	uxtb	r3, r3
 8008c4e:	b25b      	sxtb	r3, r3
 8008c50:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8008c54:	b25b      	sxtb	r3, r3
 8008c56:	b2db      	uxtb	r3, r3
 8008c58:	4618      	mov	r0, r3
 8008c5a:	f7ff ff60 	bl	8008b1e <LCD_Cmd>
}
 8008c5e:	bf00      	nop
 8008c60:	3710      	adds	r7, #16
 8008c62:	46bd      	mov	sp, r7
 8008c64:	bd80      	pop	{r7, pc}
 8008c66:	bf00      	nop
 8008c68:	54144000 	.word	0x54144000
 8008c6c:	20000ae8 	.word	0x20000ae8

08008c70 <__assert_func>:
 8008c70:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008c72:	4614      	mov	r4, r2
 8008c74:	461a      	mov	r2, r3
 8008c76:	4b09      	ldr	r3, [pc, #36]	; (8008c9c <__assert_func+0x2c>)
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	4605      	mov	r5, r0
 8008c7c:	68d8      	ldr	r0, [r3, #12]
 8008c7e:	b14c      	cbz	r4, 8008c94 <__assert_func+0x24>
 8008c80:	4b07      	ldr	r3, [pc, #28]	; (8008ca0 <__assert_func+0x30>)
 8008c82:	9100      	str	r1, [sp, #0]
 8008c84:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008c88:	4906      	ldr	r1, [pc, #24]	; (8008ca4 <__assert_func+0x34>)
 8008c8a:	462b      	mov	r3, r5
 8008c8c:	f000 ff28 	bl	8009ae0 <fiprintf>
 8008c90:	f001 f84e 	bl	8009d30 <abort>
 8008c94:	4b04      	ldr	r3, [pc, #16]	; (8008ca8 <__assert_func+0x38>)
 8008c96:	461c      	mov	r4, r3
 8008c98:	e7f3      	b.n	8008c82 <__assert_func+0x12>
 8008c9a:	bf00      	nop
 8008c9c:	20000070 	.word	0x20000070
 8008ca0:	0800dbd4 	.word	0x0800dbd4
 8008ca4:	0800dbe1 	.word	0x0800dbe1
 8008ca8:	0800dc0f 	.word	0x0800dc0f

08008cac <__cvt>:
 8008cac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008cb0:	ec55 4b10 	vmov	r4, r5, d0
 8008cb4:	2d00      	cmp	r5, #0
 8008cb6:	460e      	mov	r6, r1
 8008cb8:	4619      	mov	r1, r3
 8008cba:	462b      	mov	r3, r5
 8008cbc:	bfbb      	ittet	lt
 8008cbe:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8008cc2:	461d      	movlt	r5, r3
 8008cc4:	2300      	movge	r3, #0
 8008cc6:	232d      	movlt	r3, #45	; 0x2d
 8008cc8:	700b      	strb	r3, [r1, #0]
 8008cca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008ccc:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8008cd0:	4691      	mov	r9, r2
 8008cd2:	f023 0820 	bic.w	r8, r3, #32
 8008cd6:	bfbc      	itt	lt
 8008cd8:	4622      	movlt	r2, r4
 8008cda:	4614      	movlt	r4, r2
 8008cdc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008ce0:	d005      	beq.n	8008cee <__cvt+0x42>
 8008ce2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8008ce6:	d100      	bne.n	8008cea <__cvt+0x3e>
 8008ce8:	3601      	adds	r6, #1
 8008cea:	2102      	movs	r1, #2
 8008cec:	e000      	b.n	8008cf0 <__cvt+0x44>
 8008cee:	2103      	movs	r1, #3
 8008cf0:	ab03      	add	r3, sp, #12
 8008cf2:	9301      	str	r3, [sp, #4]
 8008cf4:	ab02      	add	r3, sp, #8
 8008cf6:	9300      	str	r3, [sp, #0]
 8008cf8:	ec45 4b10 	vmov	d0, r4, r5
 8008cfc:	4653      	mov	r3, sl
 8008cfe:	4632      	mov	r2, r6
 8008d00:	f001 f8a6 	bl	8009e50 <_dtoa_r>
 8008d04:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8008d08:	4607      	mov	r7, r0
 8008d0a:	d102      	bne.n	8008d12 <__cvt+0x66>
 8008d0c:	f019 0f01 	tst.w	r9, #1
 8008d10:	d022      	beq.n	8008d58 <__cvt+0xac>
 8008d12:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008d16:	eb07 0906 	add.w	r9, r7, r6
 8008d1a:	d110      	bne.n	8008d3e <__cvt+0x92>
 8008d1c:	783b      	ldrb	r3, [r7, #0]
 8008d1e:	2b30      	cmp	r3, #48	; 0x30
 8008d20:	d10a      	bne.n	8008d38 <__cvt+0x8c>
 8008d22:	2200      	movs	r2, #0
 8008d24:	2300      	movs	r3, #0
 8008d26:	4620      	mov	r0, r4
 8008d28:	4629      	mov	r1, r5
 8008d2a:	f7f7 fecd 	bl	8000ac8 <__aeabi_dcmpeq>
 8008d2e:	b918      	cbnz	r0, 8008d38 <__cvt+0x8c>
 8008d30:	f1c6 0601 	rsb	r6, r6, #1
 8008d34:	f8ca 6000 	str.w	r6, [sl]
 8008d38:	f8da 3000 	ldr.w	r3, [sl]
 8008d3c:	4499      	add	r9, r3
 8008d3e:	2200      	movs	r2, #0
 8008d40:	2300      	movs	r3, #0
 8008d42:	4620      	mov	r0, r4
 8008d44:	4629      	mov	r1, r5
 8008d46:	f7f7 febf 	bl	8000ac8 <__aeabi_dcmpeq>
 8008d4a:	b108      	cbz	r0, 8008d50 <__cvt+0xa4>
 8008d4c:	f8cd 900c 	str.w	r9, [sp, #12]
 8008d50:	2230      	movs	r2, #48	; 0x30
 8008d52:	9b03      	ldr	r3, [sp, #12]
 8008d54:	454b      	cmp	r3, r9
 8008d56:	d307      	bcc.n	8008d68 <__cvt+0xbc>
 8008d58:	9b03      	ldr	r3, [sp, #12]
 8008d5a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008d5c:	1bdb      	subs	r3, r3, r7
 8008d5e:	4638      	mov	r0, r7
 8008d60:	6013      	str	r3, [r2, #0]
 8008d62:	b004      	add	sp, #16
 8008d64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d68:	1c59      	adds	r1, r3, #1
 8008d6a:	9103      	str	r1, [sp, #12]
 8008d6c:	701a      	strb	r2, [r3, #0]
 8008d6e:	e7f0      	b.n	8008d52 <__cvt+0xa6>

08008d70 <__exponent>:
 8008d70:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008d72:	4603      	mov	r3, r0
 8008d74:	2900      	cmp	r1, #0
 8008d76:	bfb8      	it	lt
 8008d78:	4249      	neglt	r1, r1
 8008d7a:	f803 2b02 	strb.w	r2, [r3], #2
 8008d7e:	bfb4      	ite	lt
 8008d80:	222d      	movlt	r2, #45	; 0x2d
 8008d82:	222b      	movge	r2, #43	; 0x2b
 8008d84:	2909      	cmp	r1, #9
 8008d86:	7042      	strb	r2, [r0, #1]
 8008d88:	dd2a      	ble.n	8008de0 <__exponent+0x70>
 8008d8a:	f10d 0207 	add.w	r2, sp, #7
 8008d8e:	4617      	mov	r7, r2
 8008d90:	260a      	movs	r6, #10
 8008d92:	4694      	mov	ip, r2
 8008d94:	fb91 f5f6 	sdiv	r5, r1, r6
 8008d98:	fb06 1415 	mls	r4, r6, r5, r1
 8008d9c:	3430      	adds	r4, #48	; 0x30
 8008d9e:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8008da2:	460c      	mov	r4, r1
 8008da4:	2c63      	cmp	r4, #99	; 0x63
 8008da6:	f102 32ff 	add.w	r2, r2, #4294967295
 8008daa:	4629      	mov	r1, r5
 8008dac:	dcf1      	bgt.n	8008d92 <__exponent+0x22>
 8008dae:	3130      	adds	r1, #48	; 0x30
 8008db0:	f1ac 0402 	sub.w	r4, ip, #2
 8008db4:	f802 1c01 	strb.w	r1, [r2, #-1]
 8008db8:	1c41      	adds	r1, r0, #1
 8008dba:	4622      	mov	r2, r4
 8008dbc:	42ba      	cmp	r2, r7
 8008dbe:	d30a      	bcc.n	8008dd6 <__exponent+0x66>
 8008dc0:	f10d 0209 	add.w	r2, sp, #9
 8008dc4:	eba2 020c 	sub.w	r2, r2, ip
 8008dc8:	42bc      	cmp	r4, r7
 8008dca:	bf88      	it	hi
 8008dcc:	2200      	movhi	r2, #0
 8008dce:	4413      	add	r3, r2
 8008dd0:	1a18      	subs	r0, r3, r0
 8008dd2:	b003      	add	sp, #12
 8008dd4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008dd6:	f812 5b01 	ldrb.w	r5, [r2], #1
 8008dda:	f801 5f01 	strb.w	r5, [r1, #1]!
 8008dde:	e7ed      	b.n	8008dbc <__exponent+0x4c>
 8008de0:	2330      	movs	r3, #48	; 0x30
 8008de2:	3130      	adds	r1, #48	; 0x30
 8008de4:	7083      	strb	r3, [r0, #2]
 8008de6:	70c1      	strb	r1, [r0, #3]
 8008de8:	1d03      	adds	r3, r0, #4
 8008dea:	e7f1      	b.n	8008dd0 <__exponent+0x60>

08008dec <_printf_float>:
 8008dec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008df0:	ed2d 8b02 	vpush	{d8}
 8008df4:	b08d      	sub	sp, #52	; 0x34
 8008df6:	460c      	mov	r4, r1
 8008df8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8008dfc:	4616      	mov	r6, r2
 8008dfe:	461f      	mov	r7, r3
 8008e00:	4605      	mov	r5, r0
 8008e02:	f000 ff09 	bl	8009c18 <_localeconv_r>
 8008e06:	f8d0 a000 	ldr.w	sl, [r0]
 8008e0a:	4650      	mov	r0, sl
 8008e0c:	f7f7 fa30 	bl	8000270 <strlen>
 8008e10:	2300      	movs	r3, #0
 8008e12:	930a      	str	r3, [sp, #40]	; 0x28
 8008e14:	6823      	ldr	r3, [r4, #0]
 8008e16:	9305      	str	r3, [sp, #20]
 8008e18:	f8d8 3000 	ldr.w	r3, [r8]
 8008e1c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8008e20:	3307      	adds	r3, #7
 8008e22:	f023 0307 	bic.w	r3, r3, #7
 8008e26:	f103 0208 	add.w	r2, r3, #8
 8008e2a:	f8c8 2000 	str.w	r2, [r8]
 8008e2e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008e32:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008e36:	9307      	str	r3, [sp, #28]
 8008e38:	f8cd 8018 	str.w	r8, [sp, #24]
 8008e3c:	ee08 0a10 	vmov	s16, r0
 8008e40:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8008e44:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008e48:	4b9e      	ldr	r3, [pc, #632]	; (80090c4 <_printf_float+0x2d8>)
 8008e4a:	f04f 32ff 	mov.w	r2, #4294967295
 8008e4e:	f7f7 fe6d 	bl	8000b2c <__aeabi_dcmpun>
 8008e52:	bb88      	cbnz	r0, 8008eb8 <_printf_float+0xcc>
 8008e54:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008e58:	4b9a      	ldr	r3, [pc, #616]	; (80090c4 <_printf_float+0x2d8>)
 8008e5a:	f04f 32ff 	mov.w	r2, #4294967295
 8008e5e:	f7f7 fe47 	bl	8000af0 <__aeabi_dcmple>
 8008e62:	bb48      	cbnz	r0, 8008eb8 <_printf_float+0xcc>
 8008e64:	2200      	movs	r2, #0
 8008e66:	2300      	movs	r3, #0
 8008e68:	4640      	mov	r0, r8
 8008e6a:	4649      	mov	r1, r9
 8008e6c:	f7f7 fe36 	bl	8000adc <__aeabi_dcmplt>
 8008e70:	b110      	cbz	r0, 8008e78 <_printf_float+0x8c>
 8008e72:	232d      	movs	r3, #45	; 0x2d
 8008e74:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008e78:	4a93      	ldr	r2, [pc, #588]	; (80090c8 <_printf_float+0x2dc>)
 8008e7a:	4b94      	ldr	r3, [pc, #592]	; (80090cc <_printf_float+0x2e0>)
 8008e7c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8008e80:	bf94      	ite	ls
 8008e82:	4690      	movls	r8, r2
 8008e84:	4698      	movhi	r8, r3
 8008e86:	2303      	movs	r3, #3
 8008e88:	6123      	str	r3, [r4, #16]
 8008e8a:	9b05      	ldr	r3, [sp, #20]
 8008e8c:	f023 0304 	bic.w	r3, r3, #4
 8008e90:	6023      	str	r3, [r4, #0]
 8008e92:	f04f 0900 	mov.w	r9, #0
 8008e96:	9700      	str	r7, [sp, #0]
 8008e98:	4633      	mov	r3, r6
 8008e9a:	aa0b      	add	r2, sp, #44	; 0x2c
 8008e9c:	4621      	mov	r1, r4
 8008e9e:	4628      	mov	r0, r5
 8008ea0:	f000 f9da 	bl	8009258 <_printf_common>
 8008ea4:	3001      	adds	r0, #1
 8008ea6:	f040 8090 	bne.w	8008fca <_printf_float+0x1de>
 8008eaa:	f04f 30ff 	mov.w	r0, #4294967295
 8008eae:	b00d      	add	sp, #52	; 0x34
 8008eb0:	ecbd 8b02 	vpop	{d8}
 8008eb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008eb8:	4642      	mov	r2, r8
 8008eba:	464b      	mov	r3, r9
 8008ebc:	4640      	mov	r0, r8
 8008ebe:	4649      	mov	r1, r9
 8008ec0:	f7f7 fe34 	bl	8000b2c <__aeabi_dcmpun>
 8008ec4:	b140      	cbz	r0, 8008ed8 <_printf_float+0xec>
 8008ec6:	464b      	mov	r3, r9
 8008ec8:	2b00      	cmp	r3, #0
 8008eca:	bfbc      	itt	lt
 8008ecc:	232d      	movlt	r3, #45	; 0x2d
 8008ece:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8008ed2:	4a7f      	ldr	r2, [pc, #508]	; (80090d0 <_printf_float+0x2e4>)
 8008ed4:	4b7f      	ldr	r3, [pc, #508]	; (80090d4 <_printf_float+0x2e8>)
 8008ed6:	e7d1      	b.n	8008e7c <_printf_float+0x90>
 8008ed8:	6863      	ldr	r3, [r4, #4]
 8008eda:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8008ede:	9206      	str	r2, [sp, #24]
 8008ee0:	1c5a      	adds	r2, r3, #1
 8008ee2:	d13f      	bne.n	8008f64 <_printf_float+0x178>
 8008ee4:	2306      	movs	r3, #6
 8008ee6:	6063      	str	r3, [r4, #4]
 8008ee8:	9b05      	ldr	r3, [sp, #20]
 8008eea:	6861      	ldr	r1, [r4, #4]
 8008eec:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8008ef0:	2300      	movs	r3, #0
 8008ef2:	9303      	str	r3, [sp, #12]
 8008ef4:	ab0a      	add	r3, sp, #40	; 0x28
 8008ef6:	e9cd b301 	strd	fp, r3, [sp, #4]
 8008efa:	ab09      	add	r3, sp, #36	; 0x24
 8008efc:	ec49 8b10 	vmov	d0, r8, r9
 8008f00:	9300      	str	r3, [sp, #0]
 8008f02:	6022      	str	r2, [r4, #0]
 8008f04:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8008f08:	4628      	mov	r0, r5
 8008f0a:	f7ff fecf 	bl	8008cac <__cvt>
 8008f0e:	9b06      	ldr	r3, [sp, #24]
 8008f10:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008f12:	2b47      	cmp	r3, #71	; 0x47
 8008f14:	4680      	mov	r8, r0
 8008f16:	d108      	bne.n	8008f2a <_printf_float+0x13e>
 8008f18:	1cc8      	adds	r0, r1, #3
 8008f1a:	db02      	blt.n	8008f22 <_printf_float+0x136>
 8008f1c:	6863      	ldr	r3, [r4, #4]
 8008f1e:	4299      	cmp	r1, r3
 8008f20:	dd41      	ble.n	8008fa6 <_printf_float+0x1ba>
 8008f22:	f1ab 0302 	sub.w	r3, fp, #2
 8008f26:	fa5f fb83 	uxtb.w	fp, r3
 8008f2a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008f2e:	d820      	bhi.n	8008f72 <_printf_float+0x186>
 8008f30:	3901      	subs	r1, #1
 8008f32:	465a      	mov	r2, fp
 8008f34:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008f38:	9109      	str	r1, [sp, #36]	; 0x24
 8008f3a:	f7ff ff19 	bl	8008d70 <__exponent>
 8008f3e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008f40:	1813      	adds	r3, r2, r0
 8008f42:	2a01      	cmp	r2, #1
 8008f44:	4681      	mov	r9, r0
 8008f46:	6123      	str	r3, [r4, #16]
 8008f48:	dc02      	bgt.n	8008f50 <_printf_float+0x164>
 8008f4a:	6822      	ldr	r2, [r4, #0]
 8008f4c:	07d2      	lsls	r2, r2, #31
 8008f4e:	d501      	bpl.n	8008f54 <_printf_float+0x168>
 8008f50:	3301      	adds	r3, #1
 8008f52:	6123      	str	r3, [r4, #16]
 8008f54:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	d09c      	beq.n	8008e96 <_printf_float+0xaa>
 8008f5c:	232d      	movs	r3, #45	; 0x2d
 8008f5e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008f62:	e798      	b.n	8008e96 <_printf_float+0xaa>
 8008f64:	9a06      	ldr	r2, [sp, #24]
 8008f66:	2a47      	cmp	r2, #71	; 0x47
 8008f68:	d1be      	bne.n	8008ee8 <_printf_float+0xfc>
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d1bc      	bne.n	8008ee8 <_printf_float+0xfc>
 8008f6e:	2301      	movs	r3, #1
 8008f70:	e7b9      	b.n	8008ee6 <_printf_float+0xfa>
 8008f72:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8008f76:	d118      	bne.n	8008faa <_printf_float+0x1be>
 8008f78:	2900      	cmp	r1, #0
 8008f7a:	6863      	ldr	r3, [r4, #4]
 8008f7c:	dd0b      	ble.n	8008f96 <_printf_float+0x1aa>
 8008f7e:	6121      	str	r1, [r4, #16]
 8008f80:	b913      	cbnz	r3, 8008f88 <_printf_float+0x19c>
 8008f82:	6822      	ldr	r2, [r4, #0]
 8008f84:	07d0      	lsls	r0, r2, #31
 8008f86:	d502      	bpl.n	8008f8e <_printf_float+0x1a2>
 8008f88:	3301      	adds	r3, #1
 8008f8a:	440b      	add	r3, r1
 8008f8c:	6123      	str	r3, [r4, #16]
 8008f8e:	65a1      	str	r1, [r4, #88]	; 0x58
 8008f90:	f04f 0900 	mov.w	r9, #0
 8008f94:	e7de      	b.n	8008f54 <_printf_float+0x168>
 8008f96:	b913      	cbnz	r3, 8008f9e <_printf_float+0x1b2>
 8008f98:	6822      	ldr	r2, [r4, #0]
 8008f9a:	07d2      	lsls	r2, r2, #31
 8008f9c:	d501      	bpl.n	8008fa2 <_printf_float+0x1b6>
 8008f9e:	3302      	adds	r3, #2
 8008fa0:	e7f4      	b.n	8008f8c <_printf_float+0x1a0>
 8008fa2:	2301      	movs	r3, #1
 8008fa4:	e7f2      	b.n	8008f8c <_printf_float+0x1a0>
 8008fa6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8008faa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008fac:	4299      	cmp	r1, r3
 8008fae:	db05      	blt.n	8008fbc <_printf_float+0x1d0>
 8008fb0:	6823      	ldr	r3, [r4, #0]
 8008fb2:	6121      	str	r1, [r4, #16]
 8008fb4:	07d8      	lsls	r0, r3, #31
 8008fb6:	d5ea      	bpl.n	8008f8e <_printf_float+0x1a2>
 8008fb8:	1c4b      	adds	r3, r1, #1
 8008fba:	e7e7      	b.n	8008f8c <_printf_float+0x1a0>
 8008fbc:	2900      	cmp	r1, #0
 8008fbe:	bfd4      	ite	le
 8008fc0:	f1c1 0202 	rsble	r2, r1, #2
 8008fc4:	2201      	movgt	r2, #1
 8008fc6:	4413      	add	r3, r2
 8008fc8:	e7e0      	b.n	8008f8c <_printf_float+0x1a0>
 8008fca:	6823      	ldr	r3, [r4, #0]
 8008fcc:	055a      	lsls	r2, r3, #21
 8008fce:	d407      	bmi.n	8008fe0 <_printf_float+0x1f4>
 8008fd0:	6923      	ldr	r3, [r4, #16]
 8008fd2:	4642      	mov	r2, r8
 8008fd4:	4631      	mov	r1, r6
 8008fd6:	4628      	mov	r0, r5
 8008fd8:	47b8      	blx	r7
 8008fda:	3001      	adds	r0, #1
 8008fdc:	d12c      	bne.n	8009038 <_printf_float+0x24c>
 8008fde:	e764      	b.n	8008eaa <_printf_float+0xbe>
 8008fe0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008fe4:	f240 80e0 	bls.w	80091a8 <_printf_float+0x3bc>
 8008fe8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008fec:	2200      	movs	r2, #0
 8008fee:	2300      	movs	r3, #0
 8008ff0:	f7f7 fd6a 	bl	8000ac8 <__aeabi_dcmpeq>
 8008ff4:	2800      	cmp	r0, #0
 8008ff6:	d034      	beq.n	8009062 <_printf_float+0x276>
 8008ff8:	4a37      	ldr	r2, [pc, #220]	; (80090d8 <_printf_float+0x2ec>)
 8008ffa:	2301      	movs	r3, #1
 8008ffc:	4631      	mov	r1, r6
 8008ffe:	4628      	mov	r0, r5
 8009000:	47b8      	blx	r7
 8009002:	3001      	adds	r0, #1
 8009004:	f43f af51 	beq.w	8008eaa <_printf_float+0xbe>
 8009008:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800900c:	429a      	cmp	r2, r3
 800900e:	db02      	blt.n	8009016 <_printf_float+0x22a>
 8009010:	6823      	ldr	r3, [r4, #0]
 8009012:	07d8      	lsls	r0, r3, #31
 8009014:	d510      	bpl.n	8009038 <_printf_float+0x24c>
 8009016:	ee18 3a10 	vmov	r3, s16
 800901a:	4652      	mov	r2, sl
 800901c:	4631      	mov	r1, r6
 800901e:	4628      	mov	r0, r5
 8009020:	47b8      	blx	r7
 8009022:	3001      	adds	r0, #1
 8009024:	f43f af41 	beq.w	8008eaa <_printf_float+0xbe>
 8009028:	f04f 0800 	mov.w	r8, #0
 800902c:	f104 091a 	add.w	r9, r4, #26
 8009030:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009032:	3b01      	subs	r3, #1
 8009034:	4543      	cmp	r3, r8
 8009036:	dc09      	bgt.n	800904c <_printf_float+0x260>
 8009038:	6823      	ldr	r3, [r4, #0]
 800903a:	079b      	lsls	r3, r3, #30
 800903c:	f100 8107 	bmi.w	800924e <_printf_float+0x462>
 8009040:	68e0      	ldr	r0, [r4, #12]
 8009042:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009044:	4298      	cmp	r0, r3
 8009046:	bfb8      	it	lt
 8009048:	4618      	movlt	r0, r3
 800904a:	e730      	b.n	8008eae <_printf_float+0xc2>
 800904c:	2301      	movs	r3, #1
 800904e:	464a      	mov	r2, r9
 8009050:	4631      	mov	r1, r6
 8009052:	4628      	mov	r0, r5
 8009054:	47b8      	blx	r7
 8009056:	3001      	adds	r0, #1
 8009058:	f43f af27 	beq.w	8008eaa <_printf_float+0xbe>
 800905c:	f108 0801 	add.w	r8, r8, #1
 8009060:	e7e6      	b.n	8009030 <_printf_float+0x244>
 8009062:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009064:	2b00      	cmp	r3, #0
 8009066:	dc39      	bgt.n	80090dc <_printf_float+0x2f0>
 8009068:	4a1b      	ldr	r2, [pc, #108]	; (80090d8 <_printf_float+0x2ec>)
 800906a:	2301      	movs	r3, #1
 800906c:	4631      	mov	r1, r6
 800906e:	4628      	mov	r0, r5
 8009070:	47b8      	blx	r7
 8009072:	3001      	adds	r0, #1
 8009074:	f43f af19 	beq.w	8008eaa <_printf_float+0xbe>
 8009078:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800907c:	4313      	orrs	r3, r2
 800907e:	d102      	bne.n	8009086 <_printf_float+0x29a>
 8009080:	6823      	ldr	r3, [r4, #0]
 8009082:	07d9      	lsls	r1, r3, #31
 8009084:	d5d8      	bpl.n	8009038 <_printf_float+0x24c>
 8009086:	ee18 3a10 	vmov	r3, s16
 800908a:	4652      	mov	r2, sl
 800908c:	4631      	mov	r1, r6
 800908e:	4628      	mov	r0, r5
 8009090:	47b8      	blx	r7
 8009092:	3001      	adds	r0, #1
 8009094:	f43f af09 	beq.w	8008eaa <_printf_float+0xbe>
 8009098:	f04f 0900 	mov.w	r9, #0
 800909c:	f104 0a1a 	add.w	sl, r4, #26
 80090a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80090a2:	425b      	negs	r3, r3
 80090a4:	454b      	cmp	r3, r9
 80090a6:	dc01      	bgt.n	80090ac <_printf_float+0x2c0>
 80090a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80090aa:	e792      	b.n	8008fd2 <_printf_float+0x1e6>
 80090ac:	2301      	movs	r3, #1
 80090ae:	4652      	mov	r2, sl
 80090b0:	4631      	mov	r1, r6
 80090b2:	4628      	mov	r0, r5
 80090b4:	47b8      	blx	r7
 80090b6:	3001      	adds	r0, #1
 80090b8:	f43f aef7 	beq.w	8008eaa <_printf_float+0xbe>
 80090bc:	f109 0901 	add.w	r9, r9, #1
 80090c0:	e7ee      	b.n	80090a0 <_printf_float+0x2b4>
 80090c2:	bf00      	nop
 80090c4:	7fefffff 	.word	0x7fefffff
 80090c8:	0800dc10 	.word	0x0800dc10
 80090cc:	0800dc14 	.word	0x0800dc14
 80090d0:	0800dc18 	.word	0x0800dc18
 80090d4:	0800dc1c 	.word	0x0800dc1c
 80090d8:	0800dc20 	.word	0x0800dc20
 80090dc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80090de:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80090e0:	429a      	cmp	r2, r3
 80090e2:	bfa8      	it	ge
 80090e4:	461a      	movge	r2, r3
 80090e6:	2a00      	cmp	r2, #0
 80090e8:	4691      	mov	r9, r2
 80090ea:	dc37      	bgt.n	800915c <_printf_float+0x370>
 80090ec:	f04f 0b00 	mov.w	fp, #0
 80090f0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80090f4:	f104 021a 	add.w	r2, r4, #26
 80090f8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80090fa:	9305      	str	r3, [sp, #20]
 80090fc:	eba3 0309 	sub.w	r3, r3, r9
 8009100:	455b      	cmp	r3, fp
 8009102:	dc33      	bgt.n	800916c <_printf_float+0x380>
 8009104:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009108:	429a      	cmp	r2, r3
 800910a:	db3b      	blt.n	8009184 <_printf_float+0x398>
 800910c:	6823      	ldr	r3, [r4, #0]
 800910e:	07da      	lsls	r2, r3, #31
 8009110:	d438      	bmi.n	8009184 <_printf_float+0x398>
 8009112:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8009116:	eba2 0903 	sub.w	r9, r2, r3
 800911a:	9b05      	ldr	r3, [sp, #20]
 800911c:	1ad2      	subs	r2, r2, r3
 800911e:	4591      	cmp	r9, r2
 8009120:	bfa8      	it	ge
 8009122:	4691      	movge	r9, r2
 8009124:	f1b9 0f00 	cmp.w	r9, #0
 8009128:	dc35      	bgt.n	8009196 <_printf_float+0x3aa>
 800912a:	f04f 0800 	mov.w	r8, #0
 800912e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009132:	f104 0a1a 	add.w	sl, r4, #26
 8009136:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800913a:	1a9b      	subs	r3, r3, r2
 800913c:	eba3 0309 	sub.w	r3, r3, r9
 8009140:	4543      	cmp	r3, r8
 8009142:	f77f af79 	ble.w	8009038 <_printf_float+0x24c>
 8009146:	2301      	movs	r3, #1
 8009148:	4652      	mov	r2, sl
 800914a:	4631      	mov	r1, r6
 800914c:	4628      	mov	r0, r5
 800914e:	47b8      	blx	r7
 8009150:	3001      	adds	r0, #1
 8009152:	f43f aeaa 	beq.w	8008eaa <_printf_float+0xbe>
 8009156:	f108 0801 	add.w	r8, r8, #1
 800915a:	e7ec      	b.n	8009136 <_printf_float+0x34a>
 800915c:	4613      	mov	r3, r2
 800915e:	4631      	mov	r1, r6
 8009160:	4642      	mov	r2, r8
 8009162:	4628      	mov	r0, r5
 8009164:	47b8      	blx	r7
 8009166:	3001      	adds	r0, #1
 8009168:	d1c0      	bne.n	80090ec <_printf_float+0x300>
 800916a:	e69e      	b.n	8008eaa <_printf_float+0xbe>
 800916c:	2301      	movs	r3, #1
 800916e:	4631      	mov	r1, r6
 8009170:	4628      	mov	r0, r5
 8009172:	9205      	str	r2, [sp, #20]
 8009174:	47b8      	blx	r7
 8009176:	3001      	adds	r0, #1
 8009178:	f43f ae97 	beq.w	8008eaa <_printf_float+0xbe>
 800917c:	9a05      	ldr	r2, [sp, #20]
 800917e:	f10b 0b01 	add.w	fp, fp, #1
 8009182:	e7b9      	b.n	80090f8 <_printf_float+0x30c>
 8009184:	ee18 3a10 	vmov	r3, s16
 8009188:	4652      	mov	r2, sl
 800918a:	4631      	mov	r1, r6
 800918c:	4628      	mov	r0, r5
 800918e:	47b8      	blx	r7
 8009190:	3001      	adds	r0, #1
 8009192:	d1be      	bne.n	8009112 <_printf_float+0x326>
 8009194:	e689      	b.n	8008eaa <_printf_float+0xbe>
 8009196:	9a05      	ldr	r2, [sp, #20]
 8009198:	464b      	mov	r3, r9
 800919a:	4442      	add	r2, r8
 800919c:	4631      	mov	r1, r6
 800919e:	4628      	mov	r0, r5
 80091a0:	47b8      	blx	r7
 80091a2:	3001      	adds	r0, #1
 80091a4:	d1c1      	bne.n	800912a <_printf_float+0x33e>
 80091a6:	e680      	b.n	8008eaa <_printf_float+0xbe>
 80091a8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80091aa:	2a01      	cmp	r2, #1
 80091ac:	dc01      	bgt.n	80091b2 <_printf_float+0x3c6>
 80091ae:	07db      	lsls	r3, r3, #31
 80091b0:	d53a      	bpl.n	8009228 <_printf_float+0x43c>
 80091b2:	2301      	movs	r3, #1
 80091b4:	4642      	mov	r2, r8
 80091b6:	4631      	mov	r1, r6
 80091b8:	4628      	mov	r0, r5
 80091ba:	47b8      	blx	r7
 80091bc:	3001      	adds	r0, #1
 80091be:	f43f ae74 	beq.w	8008eaa <_printf_float+0xbe>
 80091c2:	ee18 3a10 	vmov	r3, s16
 80091c6:	4652      	mov	r2, sl
 80091c8:	4631      	mov	r1, r6
 80091ca:	4628      	mov	r0, r5
 80091cc:	47b8      	blx	r7
 80091ce:	3001      	adds	r0, #1
 80091d0:	f43f ae6b 	beq.w	8008eaa <_printf_float+0xbe>
 80091d4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80091d8:	2200      	movs	r2, #0
 80091da:	2300      	movs	r3, #0
 80091dc:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 80091e0:	f7f7 fc72 	bl	8000ac8 <__aeabi_dcmpeq>
 80091e4:	b9d8      	cbnz	r0, 800921e <_printf_float+0x432>
 80091e6:	f10a 33ff 	add.w	r3, sl, #4294967295
 80091ea:	f108 0201 	add.w	r2, r8, #1
 80091ee:	4631      	mov	r1, r6
 80091f0:	4628      	mov	r0, r5
 80091f2:	47b8      	blx	r7
 80091f4:	3001      	adds	r0, #1
 80091f6:	d10e      	bne.n	8009216 <_printf_float+0x42a>
 80091f8:	e657      	b.n	8008eaa <_printf_float+0xbe>
 80091fa:	2301      	movs	r3, #1
 80091fc:	4652      	mov	r2, sl
 80091fe:	4631      	mov	r1, r6
 8009200:	4628      	mov	r0, r5
 8009202:	47b8      	blx	r7
 8009204:	3001      	adds	r0, #1
 8009206:	f43f ae50 	beq.w	8008eaa <_printf_float+0xbe>
 800920a:	f108 0801 	add.w	r8, r8, #1
 800920e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009210:	3b01      	subs	r3, #1
 8009212:	4543      	cmp	r3, r8
 8009214:	dcf1      	bgt.n	80091fa <_printf_float+0x40e>
 8009216:	464b      	mov	r3, r9
 8009218:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800921c:	e6da      	b.n	8008fd4 <_printf_float+0x1e8>
 800921e:	f04f 0800 	mov.w	r8, #0
 8009222:	f104 0a1a 	add.w	sl, r4, #26
 8009226:	e7f2      	b.n	800920e <_printf_float+0x422>
 8009228:	2301      	movs	r3, #1
 800922a:	4642      	mov	r2, r8
 800922c:	e7df      	b.n	80091ee <_printf_float+0x402>
 800922e:	2301      	movs	r3, #1
 8009230:	464a      	mov	r2, r9
 8009232:	4631      	mov	r1, r6
 8009234:	4628      	mov	r0, r5
 8009236:	47b8      	blx	r7
 8009238:	3001      	adds	r0, #1
 800923a:	f43f ae36 	beq.w	8008eaa <_printf_float+0xbe>
 800923e:	f108 0801 	add.w	r8, r8, #1
 8009242:	68e3      	ldr	r3, [r4, #12]
 8009244:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009246:	1a5b      	subs	r3, r3, r1
 8009248:	4543      	cmp	r3, r8
 800924a:	dcf0      	bgt.n	800922e <_printf_float+0x442>
 800924c:	e6f8      	b.n	8009040 <_printf_float+0x254>
 800924e:	f04f 0800 	mov.w	r8, #0
 8009252:	f104 0919 	add.w	r9, r4, #25
 8009256:	e7f4      	b.n	8009242 <_printf_float+0x456>

08009258 <_printf_common>:
 8009258:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800925c:	4616      	mov	r6, r2
 800925e:	4699      	mov	r9, r3
 8009260:	688a      	ldr	r2, [r1, #8]
 8009262:	690b      	ldr	r3, [r1, #16]
 8009264:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009268:	4293      	cmp	r3, r2
 800926a:	bfb8      	it	lt
 800926c:	4613      	movlt	r3, r2
 800926e:	6033      	str	r3, [r6, #0]
 8009270:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009274:	4607      	mov	r7, r0
 8009276:	460c      	mov	r4, r1
 8009278:	b10a      	cbz	r2, 800927e <_printf_common+0x26>
 800927a:	3301      	adds	r3, #1
 800927c:	6033      	str	r3, [r6, #0]
 800927e:	6823      	ldr	r3, [r4, #0]
 8009280:	0699      	lsls	r1, r3, #26
 8009282:	bf42      	ittt	mi
 8009284:	6833      	ldrmi	r3, [r6, #0]
 8009286:	3302      	addmi	r3, #2
 8009288:	6033      	strmi	r3, [r6, #0]
 800928a:	6825      	ldr	r5, [r4, #0]
 800928c:	f015 0506 	ands.w	r5, r5, #6
 8009290:	d106      	bne.n	80092a0 <_printf_common+0x48>
 8009292:	f104 0a19 	add.w	sl, r4, #25
 8009296:	68e3      	ldr	r3, [r4, #12]
 8009298:	6832      	ldr	r2, [r6, #0]
 800929a:	1a9b      	subs	r3, r3, r2
 800929c:	42ab      	cmp	r3, r5
 800929e:	dc26      	bgt.n	80092ee <_printf_common+0x96>
 80092a0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80092a4:	1e13      	subs	r3, r2, #0
 80092a6:	6822      	ldr	r2, [r4, #0]
 80092a8:	bf18      	it	ne
 80092aa:	2301      	movne	r3, #1
 80092ac:	0692      	lsls	r2, r2, #26
 80092ae:	d42b      	bmi.n	8009308 <_printf_common+0xb0>
 80092b0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80092b4:	4649      	mov	r1, r9
 80092b6:	4638      	mov	r0, r7
 80092b8:	47c0      	blx	r8
 80092ba:	3001      	adds	r0, #1
 80092bc:	d01e      	beq.n	80092fc <_printf_common+0xa4>
 80092be:	6823      	ldr	r3, [r4, #0]
 80092c0:	6922      	ldr	r2, [r4, #16]
 80092c2:	f003 0306 	and.w	r3, r3, #6
 80092c6:	2b04      	cmp	r3, #4
 80092c8:	bf02      	ittt	eq
 80092ca:	68e5      	ldreq	r5, [r4, #12]
 80092cc:	6833      	ldreq	r3, [r6, #0]
 80092ce:	1aed      	subeq	r5, r5, r3
 80092d0:	68a3      	ldr	r3, [r4, #8]
 80092d2:	bf0c      	ite	eq
 80092d4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80092d8:	2500      	movne	r5, #0
 80092da:	4293      	cmp	r3, r2
 80092dc:	bfc4      	itt	gt
 80092de:	1a9b      	subgt	r3, r3, r2
 80092e0:	18ed      	addgt	r5, r5, r3
 80092e2:	2600      	movs	r6, #0
 80092e4:	341a      	adds	r4, #26
 80092e6:	42b5      	cmp	r5, r6
 80092e8:	d11a      	bne.n	8009320 <_printf_common+0xc8>
 80092ea:	2000      	movs	r0, #0
 80092ec:	e008      	b.n	8009300 <_printf_common+0xa8>
 80092ee:	2301      	movs	r3, #1
 80092f0:	4652      	mov	r2, sl
 80092f2:	4649      	mov	r1, r9
 80092f4:	4638      	mov	r0, r7
 80092f6:	47c0      	blx	r8
 80092f8:	3001      	adds	r0, #1
 80092fa:	d103      	bne.n	8009304 <_printf_common+0xac>
 80092fc:	f04f 30ff 	mov.w	r0, #4294967295
 8009300:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009304:	3501      	adds	r5, #1
 8009306:	e7c6      	b.n	8009296 <_printf_common+0x3e>
 8009308:	18e1      	adds	r1, r4, r3
 800930a:	1c5a      	adds	r2, r3, #1
 800930c:	2030      	movs	r0, #48	; 0x30
 800930e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009312:	4422      	add	r2, r4
 8009314:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009318:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800931c:	3302      	adds	r3, #2
 800931e:	e7c7      	b.n	80092b0 <_printf_common+0x58>
 8009320:	2301      	movs	r3, #1
 8009322:	4622      	mov	r2, r4
 8009324:	4649      	mov	r1, r9
 8009326:	4638      	mov	r0, r7
 8009328:	47c0      	blx	r8
 800932a:	3001      	adds	r0, #1
 800932c:	d0e6      	beq.n	80092fc <_printf_common+0xa4>
 800932e:	3601      	adds	r6, #1
 8009330:	e7d9      	b.n	80092e6 <_printf_common+0x8e>
	...

08009334 <_printf_i>:
 8009334:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009338:	7e0f      	ldrb	r7, [r1, #24]
 800933a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800933c:	2f78      	cmp	r7, #120	; 0x78
 800933e:	4691      	mov	r9, r2
 8009340:	4680      	mov	r8, r0
 8009342:	460c      	mov	r4, r1
 8009344:	469a      	mov	sl, r3
 8009346:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800934a:	d807      	bhi.n	800935c <_printf_i+0x28>
 800934c:	2f62      	cmp	r7, #98	; 0x62
 800934e:	d80a      	bhi.n	8009366 <_printf_i+0x32>
 8009350:	2f00      	cmp	r7, #0
 8009352:	f000 80d4 	beq.w	80094fe <_printf_i+0x1ca>
 8009356:	2f58      	cmp	r7, #88	; 0x58
 8009358:	f000 80c0 	beq.w	80094dc <_printf_i+0x1a8>
 800935c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009360:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009364:	e03a      	b.n	80093dc <_printf_i+0xa8>
 8009366:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800936a:	2b15      	cmp	r3, #21
 800936c:	d8f6      	bhi.n	800935c <_printf_i+0x28>
 800936e:	a101      	add	r1, pc, #4	; (adr r1, 8009374 <_printf_i+0x40>)
 8009370:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009374:	080093cd 	.word	0x080093cd
 8009378:	080093e1 	.word	0x080093e1
 800937c:	0800935d 	.word	0x0800935d
 8009380:	0800935d 	.word	0x0800935d
 8009384:	0800935d 	.word	0x0800935d
 8009388:	0800935d 	.word	0x0800935d
 800938c:	080093e1 	.word	0x080093e1
 8009390:	0800935d 	.word	0x0800935d
 8009394:	0800935d 	.word	0x0800935d
 8009398:	0800935d 	.word	0x0800935d
 800939c:	0800935d 	.word	0x0800935d
 80093a0:	080094e5 	.word	0x080094e5
 80093a4:	0800940d 	.word	0x0800940d
 80093a8:	0800949f 	.word	0x0800949f
 80093ac:	0800935d 	.word	0x0800935d
 80093b0:	0800935d 	.word	0x0800935d
 80093b4:	08009507 	.word	0x08009507
 80093b8:	0800935d 	.word	0x0800935d
 80093bc:	0800940d 	.word	0x0800940d
 80093c0:	0800935d 	.word	0x0800935d
 80093c4:	0800935d 	.word	0x0800935d
 80093c8:	080094a7 	.word	0x080094a7
 80093cc:	682b      	ldr	r3, [r5, #0]
 80093ce:	1d1a      	adds	r2, r3, #4
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	602a      	str	r2, [r5, #0]
 80093d4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80093d8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80093dc:	2301      	movs	r3, #1
 80093de:	e09f      	b.n	8009520 <_printf_i+0x1ec>
 80093e0:	6820      	ldr	r0, [r4, #0]
 80093e2:	682b      	ldr	r3, [r5, #0]
 80093e4:	0607      	lsls	r7, r0, #24
 80093e6:	f103 0104 	add.w	r1, r3, #4
 80093ea:	6029      	str	r1, [r5, #0]
 80093ec:	d501      	bpl.n	80093f2 <_printf_i+0xbe>
 80093ee:	681e      	ldr	r6, [r3, #0]
 80093f0:	e003      	b.n	80093fa <_printf_i+0xc6>
 80093f2:	0646      	lsls	r6, r0, #25
 80093f4:	d5fb      	bpl.n	80093ee <_printf_i+0xba>
 80093f6:	f9b3 6000 	ldrsh.w	r6, [r3]
 80093fa:	2e00      	cmp	r6, #0
 80093fc:	da03      	bge.n	8009406 <_printf_i+0xd2>
 80093fe:	232d      	movs	r3, #45	; 0x2d
 8009400:	4276      	negs	r6, r6
 8009402:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009406:	485a      	ldr	r0, [pc, #360]	; (8009570 <_printf_i+0x23c>)
 8009408:	230a      	movs	r3, #10
 800940a:	e012      	b.n	8009432 <_printf_i+0xfe>
 800940c:	682b      	ldr	r3, [r5, #0]
 800940e:	6820      	ldr	r0, [r4, #0]
 8009410:	1d19      	adds	r1, r3, #4
 8009412:	6029      	str	r1, [r5, #0]
 8009414:	0605      	lsls	r5, r0, #24
 8009416:	d501      	bpl.n	800941c <_printf_i+0xe8>
 8009418:	681e      	ldr	r6, [r3, #0]
 800941a:	e002      	b.n	8009422 <_printf_i+0xee>
 800941c:	0641      	lsls	r1, r0, #25
 800941e:	d5fb      	bpl.n	8009418 <_printf_i+0xe4>
 8009420:	881e      	ldrh	r6, [r3, #0]
 8009422:	4853      	ldr	r0, [pc, #332]	; (8009570 <_printf_i+0x23c>)
 8009424:	2f6f      	cmp	r7, #111	; 0x6f
 8009426:	bf0c      	ite	eq
 8009428:	2308      	moveq	r3, #8
 800942a:	230a      	movne	r3, #10
 800942c:	2100      	movs	r1, #0
 800942e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009432:	6865      	ldr	r5, [r4, #4]
 8009434:	60a5      	str	r5, [r4, #8]
 8009436:	2d00      	cmp	r5, #0
 8009438:	bfa2      	ittt	ge
 800943a:	6821      	ldrge	r1, [r4, #0]
 800943c:	f021 0104 	bicge.w	r1, r1, #4
 8009440:	6021      	strge	r1, [r4, #0]
 8009442:	b90e      	cbnz	r6, 8009448 <_printf_i+0x114>
 8009444:	2d00      	cmp	r5, #0
 8009446:	d04b      	beq.n	80094e0 <_printf_i+0x1ac>
 8009448:	4615      	mov	r5, r2
 800944a:	fbb6 f1f3 	udiv	r1, r6, r3
 800944e:	fb03 6711 	mls	r7, r3, r1, r6
 8009452:	5dc7      	ldrb	r7, [r0, r7]
 8009454:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009458:	4637      	mov	r7, r6
 800945a:	42bb      	cmp	r3, r7
 800945c:	460e      	mov	r6, r1
 800945e:	d9f4      	bls.n	800944a <_printf_i+0x116>
 8009460:	2b08      	cmp	r3, #8
 8009462:	d10b      	bne.n	800947c <_printf_i+0x148>
 8009464:	6823      	ldr	r3, [r4, #0]
 8009466:	07de      	lsls	r6, r3, #31
 8009468:	d508      	bpl.n	800947c <_printf_i+0x148>
 800946a:	6923      	ldr	r3, [r4, #16]
 800946c:	6861      	ldr	r1, [r4, #4]
 800946e:	4299      	cmp	r1, r3
 8009470:	bfde      	ittt	le
 8009472:	2330      	movle	r3, #48	; 0x30
 8009474:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009478:	f105 35ff 	addle.w	r5, r5, #4294967295
 800947c:	1b52      	subs	r2, r2, r5
 800947e:	6122      	str	r2, [r4, #16]
 8009480:	f8cd a000 	str.w	sl, [sp]
 8009484:	464b      	mov	r3, r9
 8009486:	aa03      	add	r2, sp, #12
 8009488:	4621      	mov	r1, r4
 800948a:	4640      	mov	r0, r8
 800948c:	f7ff fee4 	bl	8009258 <_printf_common>
 8009490:	3001      	adds	r0, #1
 8009492:	d14a      	bne.n	800952a <_printf_i+0x1f6>
 8009494:	f04f 30ff 	mov.w	r0, #4294967295
 8009498:	b004      	add	sp, #16
 800949a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800949e:	6823      	ldr	r3, [r4, #0]
 80094a0:	f043 0320 	orr.w	r3, r3, #32
 80094a4:	6023      	str	r3, [r4, #0]
 80094a6:	4833      	ldr	r0, [pc, #204]	; (8009574 <_printf_i+0x240>)
 80094a8:	2778      	movs	r7, #120	; 0x78
 80094aa:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80094ae:	6823      	ldr	r3, [r4, #0]
 80094b0:	6829      	ldr	r1, [r5, #0]
 80094b2:	061f      	lsls	r7, r3, #24
 80094b4:	f851 6b04 	ldr.w	r6, [r1], #4
 80094b8:	d402      	bmi.n	80094c0 <_printf_i+0x18c>
 80094ba:	065f      	lsls	r7, r3, #25
 80094bc:	bf48      	it	mi
 80094be:	b2b6      	uxthmi	r6, r6
 80094c0:	07df      	lsls	r7, r3, #31
 80094c2:	bf48      	it	mi
 80094c4:	f043 0320 	orrmi.w	r3, r3, #32
 80094c8:	6029      	str	r1, [r5, #0]
 80094ca:	bf48      	it	mi
 80094cc:	6023      	strmi	r3, [r4, #0]
 80094ce:	b91e      	cbnz	r6, 80094d8 <_printf_i+0x1a4>
 80094d0:	6823      	ldr	r3, [r4, #0]
 80094d2:	f023 0320 	bic.w	r3, r3, #32
 80094d6:	6023      	str	r3, [r4, #0]
 80094d8:	2310      	movs	r3, #16
 80094da:	e7a7      	b.n	800942c <_printf_i+0xf8>
 80094dc:	4824      	ldr	r0, [pc, #144]	; (8009570 <_printf_i+0x23c>)
 80094de:	e7e4      	b.n	80094aa <_printf_i+0x176>
 80094e0:	4615      	mov	r5, r2
 80094e2:	e7bd      	b.n	8009460 <_printf_i+0x12c>
 80094e4:	682b      	ldr	r3, [r5, #0]
 80094e6:	6826      	ldr	r6, [r4, #0]
 80094e8:	6961      	ldr	r1, [r4, #20]
 80094ea:	1d18      	adds	r0, r3, #4
 80094ec:	6028      	str	r0, [r5, #0]
 80094ee:	0635      	lsls	r5, r6, #24
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	d501      	bpl.n	80094f8 <_printf_i+0x1c4>
 80094f4:	6019      	str	r1, [r3, #0]
 80094f6:	e002      	b.n	80094fe <_printf_i+0x1ca>
 80094f8:	0670      	lsls	r0, r6, #25
 80094fa:	d5fb      	bpl.n	80094f4 <_printf_i+0x1c0>
 80094fc:	8019      	strh	r1, [r3, #0]
 80094fe:	2300      	movs	r3, #0
 8009500:	6123      	str	r3, [r4, #16]
 8009502:	4615      	mov	r5, r2
 8009504:	e7bc      	b.n	8009480 <_printf_i+0x14c>
 8009506:	682b      	ldr	r3, [r5, #0]
 8009508:	1d1a      	adds	r2, r3, #4
 800950a:	602a      	str	r2, [r5, #0]
 800950c:	681d      	ldr	r5, [r3, #0]
 800950e:	6862      	ldr	r2, [r4, #4]
 8009510:	2100      	movs	r1, #0
 8009512:	4628      	mov	r0, r5
 8009514:	f7f6 fe5c 	bl	80001d0 <memchr>
 8009518:	b108      	cbz	r0, 800951e <_printf_i+0x1ea>
 800951a:	1b40      	subs	r0, r0, r5
 800951c:	6060      	str	r0, [r4, #4]
 800951e:	6863      	ldr	r3, [r4, #4]
 8009520:	6123      	str	r3, [r4, #16]
 8009522:	2300      	movs	r3, #0
 8009524:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009528:	e7aa      	b.n	8009480 <_printf_i+0x14c>
 800952a:	6923      	ldr	r3, [r4, #16]
 800952c:	462a      	mov	r2, r5
 800952e:	4649      	mov	r1, r9
 8009530:	4640      	mov	r0, r8
 8009532:	47d0      	blx	sl
 8009534:	3001      	adds	r0, #1
 8009536:	d0ad      	beq.n	8009494 <_printf_i+0x160>
 8009538:	6823      	ldr	r3, [r4, #0]
 800953a:	079b      	lsls	r3, r3, #30
 800953c:	d413      	bmi.n	8009566 <_printf_i+0x232>
 800953e:	68e0      	ldr	r0, [r4, #12]
 8009540:	9b03      	ldr	r3, [sp, #12]
 8009542:	4298      	cmp	r0, r3
 8009544:	bfb8      	it	lt
 8009546:	4618      	movlt	r0, r3
 8009548:	e7a6      	b.n	8009498 <_printf_i+0x164>
 800954a:	2301      	movs	r3, #1
 800954c:	4632      	mov	r2, r6
 800954e:	4649      	mov	r1, r9
 8009550:	4640      	mov	r0, r8
 8009552:	47d0      	blx	sl
 8009554:	3001      	adds	r0, #1
 8009556:	d09d      	beq.n	8009494 <_printf_i+0x160>
 8009558:	3501      	adds	r5, #1
 800955a:	68e3      	ldr	r3, [r4, #12]
 800955c:	9903      	ldr	r1, [sp, #12]
 800955e:	1a5b      	subs	r3, r3, r1
 8009560:	42ab      	cmp	r3, r5
 8009562:	dcf2      	bgt.n	800954a <_printf_i+0x216>
 8009564:	e7eb      	b.n	800953e <_printf_i+0x20a>
 8009566:	2500      	movs	r5, #0
 8009568:	f104 0619 	add.w	r6, r4, #25
 800956c:	e7f5      	b.n	800955a <_printf_i+0x226>
 800956e:	bf00      	nop
 8009570:	0800dc22 	.word	0x0800dc22
 8009574:	0800dc33 	.word	0x0800dc33

08009578 <_scanf_float>:
 8009578:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800957c:	b087      	sub	sp, #28
 800957e:	4617      	mov	r7, r2
 8009580:	9303      	str	r3, [sp, #12]
 8009582:	688b      	ldr	r3, [r1, #8]
 8009584:	1e5a      	subs	r2, r3, #1
 8009586:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800958a:	bf83      	ittte	hi
 800958c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8009590:	195b      	addhi	r3, r3, r5
 8009592:	9302      	strhi	r3, [sp, #8]
 8009594:	2300      	movls	r3, #0
 8009596:	bf86      	itte	hi
 8009598:	f240 135d 	movwhi	r3, #349	; 0x15d
 800959c:	608b      	strhi	r3, [r1, #8]
 800959e:	9302      	strls	r3, [sp, #8]
 80095a0:	680b      	ldr	r3, [r1, #0]
 80095a2:	468b      	mov	fp, r1
 80095a4:	2500      	movs	r5, #0
 80095a6:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80095aa:	f84b 3b1c 	str.w	r3, [fp], #28
 80095ae:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80095b2:	4680      	mov	r8, r0
 80095b4:	460c      	mov	r4, r1
 80095b6:	465e      	mov	r6, fp
 80095b8:	46aa      	mov	sl, r5
 80095ba:	46a9      	mov	r9, r5
 80095bc:	9501      	str	r5, [sp, #4]
 80095be:	68a2      	ldr	r2, [r4, #8]
 80095c0:	b152      	cbz	r2, 80095d8 <_scanf_float+0x60>
 80095c2:	683b      	ldr	r3, [r7, #0]
 80095c4:	781b      	ldrb	r3, [r3, #0]
 80095c6:	2b4e      	cmp	r3, #78	; 0x4e
 80095c8:	d864      	bhi.n	8009694 <_scanf_float+0x11c>
 80095ca:	2b40      	cmp	r3, #64	; 0x40
 80095cc:	d83c      	bhi.n	8009648 <_scanf_float+0xd0>
 80095ce:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 80095d2:	b2c8      	uxtb	r0, r1
 80095d4:	280e      	cmp	r0, #14
 80095d6:	d93a      	bls.n	800964e <_scanf_float+0xd6>
 80095d8:	f1b9 0f00 	cmp.w	r9, #0
 80095dc:	d003      	beq.n	80095e6 <_scanf_float+0x6e>
 80095de:	6823      	ldr	r3, [r4, #0]
 80095e0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80095e4:	6023      	str	r3, [r4, #0]
 80095e6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80095ea:	f1ba 0f01 	cmp.w	sl, #1
 80095ee:	f200 8113 	bhi.w	8009818 <_scanf_float+0x2a0>
 80095f2:	455e      	cmp	r6, fp
 80095f4:	f200 8105 	bhi.w	8009802 <_scanf_float+0x28a>
 80095f8:	2501      	movs	r5, #1
 80095fa:	4628      	mov	r0, r5
 80095fc:	b007      	add	sp, #28
 80095fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009602:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8009606:	2a0d      	cmp	r2, #13
 8009608:	d8e6      	bhi.n	80095d8 <_scanf_float+0x60>
 800960a:	a101      	add	r1, pc, #4	; (adr r1, 8009610 <_scanf_float+0x98>)
 800960c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8009610:	0800974f 	.word	0x0800974f
 8009614:	080095d9 	.word	0x080095d9
 8009618:	080095d9 	.word	0x080095d9
 800961c:	080095d9 	.word	0x080095d9
 8009620:	080097af 	.word	0x080097af
 8009624:	08009787 	.word	0x08009787
 8009628:	080095d9 	.word	0x080095d9
 800962c:	080095d9 	.word	0x080095d9
 8009630:	0800975d 	.word	0x0800975d
 8009634:	080095d9 	.word	0x080095d9
 8009638:	080095d9 	.word	0x080095d9
 800963c:	080095d9 	.word	0x080095d9
 8009640:	080095d9 	.word	0x080095d9
 8009644:	08009715 	.word	0x08009715
 8009648:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800964c:	e7db      	b.n	8009606 <_scanf_float+0x8e>
 800964e:	290e      	cmp	r1, #14
 8009650:	d8c2      	bhi.n	80095d8 <_scanf_float+0x60>
 8009652:	a001      	add	r0, pc, #4	; (adr r0, 8009658 <_scanf_float+0xe0>)
 8009654:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8009658:	08009707 	.word	0x08009707
 800965c:	080095d9 	.word	0x080095d9
 8009660:	08009707 	.word	0x08009707
 8009664:	0800979b 	.word	0x0800979b
 8009668:	080095d9 	.word	0x080095d9
 800966c:	080096b5 	.word	0x080096b5
 8009670:	080096f1 	.word	0x080096f1
 8009674:	080096f1 	.word	0x080096f1
 8009678:	080096f1 	.word	0x080096f1
 800967c:	080096f1 	.word	0x080096f1
 8009680:	080096f1 	.word	0x080096f1
 8009684:	080096f1 	.word	0x080096f1
 8009688:	080096f1 	.word	0x080096f1
 800968c:	080096f1 	.word	0x080096f1
 8009690:	080096f1 	.word	0x080096f1
 8009694:	2b6e      	cmp	r3, #110	; 0x6e
 8009696:	d809      	bhi.n	80096ac <_scanf_float+0x134>
 8009698:	2b60      	cmp	r3, #96	; 0x60
 800969a:	d8b2      	bhi.n	8009602 <_scanf_float+0x8a>
 800969c:	2b54      	cmp	r3, #84	; 0x54
 800969e:	d077      	beq.n	8009790 <_scanf_float+0x218>
 80096a0:	2b59      	cmp	r3, #89	; 0x59
 80096a2:	d199      	bne.n	80095d8 <_scanf_float+0x60>
 80096a4:	2d07      	cmp	r5, #7
 80096a6:	d197      	bne.n	80095d8 <_scanf_float+0x60>
 80096a8:	2508      	movs	r5, #8
 80096aa:	e029      	b.n	8009700 <_scanf_float+0x188>
 80096ac:	2b74      	cmp	r3, #116	; 0x74
 80096ae:	d06f      	beq.n	8009790 <_scanf_float+0x218>
 80096b0:	2b79      	cmp	r3, #121	; 0x79
 80096b2:	e7f6      	b.n	80096a2 <_scanf_float+0x12a>
 80096b4:	6821      	ldr	r1, [r4, #0]
 80096b6:	05c8      	lsls	r0, r1, #23
 80096b8:	d51a      	bpl.n	80096f0 <_scanf_float+0x178>
 80096ba:	9b02      	ldr	r3, [sp, #8]
 80096bc:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80096c0:	6021      	str	r1, [r4, #0]
 80096c2:	f109 0901 	add.w	r9, r9, #1
 80096c6:	b11b      	cbz	r3, 80096d0 <_scanf_float+0x158>
 80096c8:	3b01      	subs	r3, #1
 80096ca:	3201      	adds	r2, #1
 80096cc:	9302      	str	r3, [sp, #8]
 80096ce:	60a2      	str	r2, [r4, #8]
 80096d0:	68a3      	ldr	r3, [r4, #8]
 80096d2:	3b01      	subs	r3, #1
 80096d4:	60a3      	str	r3, [r4, #8]
 80096d6:	6923      	ldr	r3, [r4, #16]
 80096d8:	3301      	adds	r3, #1
 80096da:	6123      	str	r3, [r4, #16]
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	3b01      	subs	r3, #1
 80096e0:	2b00      	cmp	r3, #0
 80096e2:	607b      	str	r3, [r7, #4]
 80096e4:	f340 8084 	ble.w	80097f0 <_scanf_float+0x278>
 80096e8:	683b      	ldr	r3, [r7, #0]
 80096ea:	3301      	adds	r3, #1
 80096ec:	603b      	str	r3, [r7, #0]
 80096ee:	e766      	b.n	80095be <_scanf_float+0x46>
 80096f0:	eb1a 0f05 	cmn.w	sl, r5
 80096f4:	f47f af70 	bne.w	80095d8 <_scanf_float+0x60>
 80096f8:	6822      	ldr	r2, [r4, #0]
 80096fa:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 80096fe:	6022      	str	r2, [r4, #0]
 8009700:	f806 3b01 	strb.w	r3, [r6], #1
 8009704:	e7e4      	b.n	80096d0 <_scanf_float+0x158>
 8009706:	6822      	ldr	r2, [r4, #0]
 8009708:	0610      	lsls	r0, r2, #24
 800970a:	f57f af65 	bpl.w	80095d8 <_scanf_float+0x60>
 800970e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009712:	e7f4      	b.n	80096fe <_scanf_float+0x186>
 8009714:	f1ba 0f00 	cmp.w	sl, #0
 8009718:	d10e      	bne.n	8009738 <_scanf_float+0x1c0>
 800971a:	f1b9 0f00 	cmp.w	r9, #0
 800971e:	d10e      	bne.n	800973e <_scanf_float+0x1c6>
 8009720:	6822      	ldr	r2, [r4, #0]
 8009722:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8009726:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800972a:	d108      	bne.n	800973e <_scanf_float+0x1c6>
 800972c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8009730:	6022      	str	r2, [r4, #0]
 8009732:	f04f 0a01 	mov.w	sl, #1
 8009736:	e7e3      	b.n	8009700 <_scanf_float+0x188>
 8009738:	f1ba 0f02 	cmp.w	sl, #2
 800973c:	d055      	beq.n	80097ea <_scanf_float+0x272>
 800973e:	2d01      	cmp	r5, #1
 8009740:	d002      	beq.n	8009748 <_scanf_float+0x1d0>
 8009742:	2d04      	cmp	r5, #4
 8009744:	f47f af48 	bne.w	80095d8 <_scanf_float+0x60>
 8009748:	3501      	adds	r5, #1
 800974a:	b2ed      	uxtb	r5, r5
 800974c:	e7d8      	b.n	8009700 <_scanf_float+0x188>
 800974e:	f1ba 0f01 	cmp.w	sl, #1
 8009752:	f47f af41 	bne.w	80095d8 <_scanf_float+0x60>
 8009756:	f04f 0a02 	mov.w	sl, #2
 800975a:	e7d1      	b.n	8009700 <_scanf_float+0x188>
 800975c:	b97d      	cbnz	r5, 800977e <_scanf_float+0x206>
 800975e:	f1b9 0f00 	cmp.w	r9, #0
 8009762:	f47f af3c 	bne.w	80095de <_scanf_float+0x66>
 8009766:	6822      	ldr	r2, [r4, #0]
 8009768:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800976c:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8009770:	f47f af39 	bne.w	80095e6 <_scanf_float+0x6e>
 8009774:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8009778:	6022      	str	r2, [r4, #0]
 800977a:	2501      	movs	r5, #1
 800977c:	e7c0      	b.n	8009700 <_scanf_float+0x188>
 800977e:	2d03      	cmp	r5, #3
 8009780:	d0e2      	beq.n	8009748 <_scanf_float+0x1d0>
 8009782:	2d05      	cmp	r5, #5
 8009784:	e7de      	b.n	8009744 <_scanf_float+0x1cc>
 8009786:	2d02      	cmp	r5, #2
 8009788:	f47f af26 	bne.w	80095d8 <_scanf_float+0x60>
 800978c:	2503      	movs	r5, #3
 800978e:	e7b7      	b.n	8009700 <_scanf_float+0x188>
 8009790:	2d06      	cmp	r5, #6
 8009792:	f47f af21 	bne.w	80095d8 <_scanf_float+0x60>
 8009796:	2507      	movs	r5, #7
 8009798:	e7b2      	b.n	8009700 <_scanf_float+0x188>
 800979a:	6822      	ldr	r2, [r4, #0]
 800979c:	0591      	lsls	r1, r2, #22
 800979e:	f57f af1b 	bpl.w	80095d8 <_scanf_float+0x60>
 80097a2:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80097a6:	6022      	str	r2, [r4, #0]
 80097a8:	f8cd 9004 	str.w	r9, [sp, #4]
 80097ac:	e7a8      	b.n	8009700 <_scanf_float+0x188>
 80097ae:	6822      	ldr	r2, [r4, #0]
 80097b0:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80097b4:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80097b8:	d006      	beq.n	80097c8 <_scanf_float+0x250>
 80097ba:	0550      	lsls	r0, r2, #21
 80097bc:	f57f af0c 	bpl.w	80095d8 <_scanf_float+0x60>
 80097c0:	f1b9 0f00 	cmp.w	r9, #0
 80097c4:	f43f af0f 	beq.w	80095e6 <_scanf_float+0x6e>
 80097c8:	0591      	lsls	r1, r2, #22
 80097ca:	bf58      	it	pl
 80097cc:	9901      	ldrpl	r1, [sp, #4]
 80097ce:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80097d2:	bf58      	it	pl
 80097d4:	eba9 0101 	subpl.w	r1, r9, r1
 80097d8:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 80097dc:	bf58      	it	pl
 80097de:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80097e2:	6022      	str	r2, [r4, #0]
 80097e4:	f04f 0900 	mov.w	r9, #0
 80097e8:	e78a      	b.n	8009700 <_scanf_float+0x188>
 80097ea:	f04f 0a03 	mov.w	sl, #3
 80097ee:	e787      	b.n	8009700 <_scanf_float+0x188>
 80097f0:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80097f4:	4639      	mov	r1, r7
 80097f6:	4640      	mov	r0, r8
 80097f8:	4798      	blx	r3
 80097fa:	2800      	cmp	r0, #0
 80097fc:	f43f aedf 	beq.w	80095be <_scanf_float+0x46>
 8009800:	e6ea      	b.n	80095d8 <_scanf_float+0x60>
 8009802:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009806:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800980a:	463a      	mov	r2, r7
 800980c:	4640      	mov	r0, r8
 800980e:	4798      	blx	r3
 8009810:	6923      	ldr	r3, [r4, #16]
 8009812:	3b01      	subs	r3, #1
 8009814:	6123      	str	r3, [r4, #16]
 8009816:	e6ec      	b.n	80095f2 <_scanf_float+0x7a>
 8009818:	1e6b      	subs	r3, r5, #1
 800981a:	2b06      	cmp	r3, #6
 800981c:	d825      	bhi.n	800986a <_scanf_float+0x2f2>
 800981e:	2d02      	cmp	r5, #2
 8009820:	d836      	bhi.n	8009890 <_scanf_float+0x318>
 8009822:	455e      	cmp	r6, fp
 8009824:	f67f aee8 	bls.w	80095f8 <_scanf_float+0x80>
 8009828:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800982c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009830:	463a      	mov	r2, r7
 8009832:	4640      	mov	r0, r8
 8009834:	4798      	blx	r3
 8009836:	6923      	ldr	r3, [r4, #16]
 8009838:	3b01      	subs	r3, #1
 800983a:	6123      	str	r3, [r4, #16]
 800983c:	e7f1      	b.n	8009822 <_scanf_float+0x2aa>
 800983e:	9802      	ldr	r0, [sp, #8]
 8009840:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009844:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8009848:	9002      	str	r0, [sp, #8]
 800984a:	463a      	mov	r2, r7
 800984c:	4640      	mov	r0, r8
 800984e:	4798      	blx	r3
 8009850:	6923      	ldr	r3, [r4, #16]
 8009852:	3b01      	subs	r3, #1
 8009854:	6123      	str	r3, [r4, #16]
 8009856:	f10a 3aff 	add.w	sl, sl, #4294967295
 800985a:	fa5f fa8a 	uxtb.w	sl, sl
 800985e:	f1ba 0f02 	cmp.w	sl, #2
 8009862:	d1ec      	bne.n	800983e <_scanf_float+0x2c6>
 8009864:	3d03      	subs	r5, #3
 8009866:	b2ed      	uxtb	r5, r5
 8009868:	1b76      	subs	r6, r6, r5
 800986a:	6823      	ldr	r3, [r4, #0]
 800986c:	05da      	lsls	r2, r3, #23
 800986e:	d52f      	bpl.n	80098d0 <_scanf_float+0x358>
 8009870:	055b      	lsls	r3, r3, #21
 8009872:	d510      	bpl.n	8009896 <_scanf_float+0x31e>
 8009874:	455e      	cmp	r6, fp
 8009876:	f67f aebf 	bls.w	80095f8 <_scanf_float+0x80>
 800987a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800987e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009882:	463a      	mov	r2, r7
 8009884:	4640      	mov	r0, r8
 8009886:	4798      	blx	r3
 8009888:	6923      	ldr	r3, [r4, #16]
 800988a:	3b01      	subs	r3, #1
 800988c:	6123      	str	r3, [r4, #16]
 800988e:	e7f1      	b.n	8009874 <_scanf_float+0x2fc>
 8009890:	46aa      	mov	sl, r5
 8009892:	9602      	str	r6, [sp, #8]
 8009894:	e7df      	b.n	8009856 <_scanf_float+0x2de>
 8009896:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800989a:	6923      	ldr	r3, [r4, #16]
 800989c:	2965      	cmp	r1, #101	; 0x65
 800989e:	f103 33ff 	add.w	r3, r3, #4294967295
 80098a2:	f106 35ff 	add.w	r5, r6, #4294967295
 80098a6:	6123      	str	r3, [r4, #16]
 80098a8:	d00c      	beq.n	80098c4 <_scanf_float+0x34c>
 80098aa:	2945      	cmp	r1, #69	; 0x45
 80098ac:	d00a      	beq.n	80098c4 <_scanf_float+0x34c>
 80098ae:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80098b2:	463a      	mov	r2, r7
 80098b4:	4640      	mov	r0, r8
 80098b6:	4798      	blx	r3
 80098b8:	6923      	ldr	r3, [r4, #16]
 80098ba:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80098be:	3b01      	subs	r3, #1
 80098c0:	1eb5      	subs	r5, r6, #2
 80098c2:	6123      	str	r3, [r4, #16]
 80098c4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80098c8:	463a      	mov	r2, r7
 80098ca:	4640      	mov	r0, r8
 80098cc:	4798      	blx	r3
 80098ce:	462e      	mov	r6, r5
 80098d0:	6825      	ldr	r5, [r4, #0]
 80098d2:	f015 0510 	ands.w	r5, r5, #16
 80098d6:	d158      	bne.n	800998a <_scanf_float+0x412>
 80098d8:	7035      	strb	r5, [r6, #0]
 80098da:	6823      	ldr	r3, [r4, #0]
 80098dc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80098e0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80098e4:	d11c      	bne.n	8009920 <_scanf_float+0x3a8>
 80098e6:	9b01      	ldr	r3, [sp, #4]
 80098e8:	454b      	cmp	r3, r9
 80098ea:	eba3 0209 	sub.w	r2, r3, r9
 80098ee:	d124      	bne.n	800993a <_scanf_float+0x3c2>
 80098f0:	2200      	movs	r2, #0
 80098f2:	4659      	mov	r1, fp
 80098f4:	4640      	mov	r0, r8
 80098f6:	f002 fc57 	bl	800c1a8 <_strtod_r>
 80098fa:	9b03      	ldr	r3, [sp, #12]
 80098fc:	6821      	ldr	r1, [r4, #0]
 80098fe:	681b      	ldr	r3, [r3, #0]
 8009900:	f011 0f02 	tst.w	r1, #2
 8009904:	ec57 6b10 	vmov	r6, r7, d0
 8009908:	f103 0204 	add.w	r2, r3, #4
 800990c:	d020      	beq.n	8009950 <_scanf_float+0x3d8>
 800990e:	9903      	ldr	r1, [sp, #12]
 8009910:	600a      	str	r2, [r1, #0]
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	e9c3 6700 	strd	r6, r7, [r3]
 8009918:	68e3      	ldr	r3, [r4, #12]
 800991a:	3301      	adds	r3, #1
 800991c:	60e3      	str	r3, [r4, #12]
 800991e:	e66c      	b.n	80095fa <_scanf_float+0x82>
 8009920:	9b04      	ldr	r3, [sp, #16]
 8009922:	2b00      	cmp	r3, #0
 8009924:	d0e4      	beq.n	80098f0 <_scanf_float+0x378>
 8009926:	9905      	ldr	r1, [sp, #20]
 8009928:	230a      	movs	r3, #10
 800992a:	462a      	mov	r2, r5
 800992c:	3101      	adds	r1, #1
 800992e:	4640      	mov	r0, r8
 8009930:	f002 fcc2 	bl	800c2b8 <_strtol_r>
 8009934:	9b04      	ldr	r3, [sp, #16]
 8009936:	9e05      	ldr	r6, [sp, #20]
 8009938:	1ac2      	subs	r2, r0, r3
 800993a:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800993e:	429e      	cmp	r6, r3
 8009940:	bf28      	it	cs
 8009942:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8009946:	4912      	ldr	r1, [pc, #72]	; (8009990 <_scanf_float+0x418>)
 8009948:	4630      	mov	r0, r6
 800994a:	f000 f8f9 	bl	8009b40 <siprintf>
 800994e:	e7cf      	b.n	80098f0 <_scanf_float+0x378>
 8009950:	f011 0f04 	tst.w	r1, #4
 8009954:	9903      	ldr	r1, [sp, #12]
 8009956:	600a      	str	r2, [r1, #0]
 8009958:	d1db      	bne.n	8009912 <_scanf_float+0x39a>
 800995a:	f8d3 8000 	ldr.w	r8, [r3]
 800995e:	ee10 2a10 	vmov	r2, s0
 8009962:	ee10 0a10 	vmov	r0, s0
 8009966:	463b      	mov	r3, r7
 8009968:	4639      	mov	r1, r7
 800996a:	f7f7 f8df 	bl	8000b2c <__aeabi_dcmpun>
 800996e:	b128      	cbz	r0, 800997c <_scanf_float+0x404>
 8009970:	4808      	ldr	r0, [pc, #32]	; (8009994 <_scanf_float+0x41c>)
 8009972:	f000 f9d7 	bl	8009d24 <nanf>
 8009976:	ed88 0a00 	vstr	s0, [r8]
 800997a:	e7cd      	b.n	8009918 <_scanf_float+0x3a0>
 800997c:	4630      	mov	r0, r6
 800997e:	4639      	mov	r1, r7
 8009980:	f7f7 f932 	bl	8000be8 <__aeabi_d2f>
 8009984:	f8c8 0000 	str.w	r0, [r8]
 8009988:	e7c6      	b.n	8009918 <_scanf_float+0x3a0>
 800998a:	2500      	movs	r5, #0
 800998c:	e635      	b.n	80095fa <_scanf_float+0x82>
 800998e:	bf00      	nop
 8009990:	0800dc44 	.word	0x0800dc44
 8009994:	0800dc0f 	.word	0x0800dc0f

08009998 <std>:
 8009998:	2300      	movs	r3, #0
 800999a:	b510      	push	{r4, lr}
 800999c:	4604      	mov	r4, r0
 800999e:	e9c0 3300 	strd	r3, r3, [r0]
 80099a2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80099a6:	6083      	str	r3, [r0, #8]
 80099a8:	8181      	strh	r1, [r0, #12]
 80099aa:	6643      	str	r3, [r0, #100]	; 0x64
 80099ac:	81c2      	strh	r2, [r0, #14]
 80099ae:	6183      	str	r3, [r0, #24]
 80099b0:	4619      	mov	r1, r3
 80099b2:	2208      	movs	r2, #8
 80099b4:	305c      	adds	r0, #92	; 0x5c
 80099b6:	f000 f926 	bl	8009c06 <memset>
 80099ba:	4b0d      	ldr	r3, [pc, #52]	; (80099f0 <std+0x58>)
 80099bc:	6263      	str	r3, [r4, #36]	; 0x24
 80099be:	4b0d      	ldr	r3, [pc, #52]	; (80099f4 <std+0x5c>)
 80099c0:	62a3      	str	r3, [r4, #40]	; 0x28
 80099c2:	4b0d      	ldr	r3, [pc, #52]	; (80099f8 <std+0x60>)
 80099c4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80099c6:	4b0d      	ldr	r3, [pc, #52]	; (80099fc <std+0x64>)
 80099c8:	6323      	str	r3, [r4, #48]	; 0x30
 80099ca:	4b0d      	ldr	r3, [pc, #52]	; (8009a00 <std+0x68>)
 80099cc:	6224      	str	r4, [r4, #32]
 80099ce:	429c      	cmp	r4, r3
 80099d0:	d006      	beq.n	80099e0 <std+0x48>
 80099d2:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80099d6:	4294      	cmp	r4, r2
 80099d8:	d002      	beq.n	80099e0 <std+0x48>
 80099da:	33d0      	adds	r3, #208	; 0xd0
 80099dc:	429c      	cmp	r4, r3
 80099de:	d105      	bne.n	80099ec <std+0x54>
 80099e0:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80099e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80099e8:	f000 b98a 	b.w	8009d00 <__retarget_lock_init_recursive>
 80099ec:	bd10      	pop	{r4, pc}
 80099ee:	bf00      	nop
 80099f0:	08009b81 	.word	0x08009b81
 80099f4:	08009ba3 	.word	0x08009ba3
 80099f8:	08009bdb 	.word	0x08009bdb
 80099fc:	08009bff 	.word	0x08009bff
 8009a00:	20000af0 	.word	0x20000af0

08009a04 <stdio_exit_handler>:
 8009a04:	4a02      	ldr	r2, [pc, #8]	; (8009a10 <stdio_exit_handler+0xc>)
 8009a06:	4903      	ldr	r1, [pc, #12]	; (8009a14 <stdio_exit_handler+0x10>)
 8009a08:	4803      	ldr	r0, [pc, #12]	; (8009a18 <stdio_exit_handler+0x14>)
 8009a0a:	f000 b87b 	b.w	8009b04 <_fwalk_sglue>
 8009a0e:	bf00      	nop
 8009a10:	20000018 	.word	0x20000018
 8009a14:	0800c901 	.word	0x0800c901
 8009a18:	20000024 	.word	0x20000024

08009a1c <cleanup_stdio>:
 8009a1c:	6841      	ldr	r1, [r0, #4]
 8009a1e:	4b0c      	ldr	r3, [pc, #48]	; (8009a50 <cleanup_stdio+0x34>)
 8009a20:	4299      	cmp	r1, r3
 8009a22:	b510      	push	{r4, lr}
 8009a24:	4604      	mov	r4, r0
 8009a26:	d001      	beq.n	8009a2c <cleanup_stdio+0x10>
 8009a28:	f002 ff6a 	bl	800c900 <_fflush_r>
 8009a2c:	68a1      	ldr	r1, [r4, #8]
 8009a2e:	4b09      	ldr	r3, [pc, #36]	; (8009a54 <cleanup_stdio+0x38>)
 8009a30:	4299      	cmp	r1, r3
 8009a32:	d002      	beq.n	8009a3a <cleanup_stdio+0x1e>
 8009a34:	4620      	mov	r0, r4
 8009a36:	f002 ff63 	bl	800c900 <_fflush_r>
 8009a3a:	68e1      	ldr	r1, [r4, #12]
 8009a3c:	4b06      	ldr	r3, [pc, #24]	; (8009a58 <cleanup_stdio+0x3c>)
 8009a3e:	4299      	cmp	r1, r3
 8009a40:	d004      	beq.n	8009a4c <cleanup_stdio+0x30>
 8009a42:	4620      	mov	r0, r4
 8009a44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009a48:	f002 bf5a 	b.w	800c900 <_fflush_r>
 8009a4c:	bd10      	pop	{r4, pc}
 8009a4e:	bf00      	nop
 8009a50:	20000af0 	.word	0x20000af0
 8009a54:	20000b58 	.word	0x20000b58
 8009a58:	20000bc0 	.word	0x20000bc0

08009a5c <global_stdio_init.part.0>:
 8009a5c:	b510      	push	{r4, lr}
 8009a5e:	4b0b      	ldr	r3, [pc, #44]	; (8009a8c <global_stdio_init.part.0+0x30>)
 8009a60:	4c0b      	ldr	r4, [pc, #44]	; (8009a90 <global_stdio_init.part.0+0x34>)
 8009a62:	4a0c      	ldr	r2, [pc, #48]	; (8009a94 <global_stdio_init.part.0+0x38>)
 8009a64:	601a      	str	r2, [r3, #0]
 8009a66:	4620      	mov	r0, r4
 8009a68:	2200      	movs	r2, #0
 8009a6a:	2104      	movs	r1, #4
 8009a6c:	f7ff ff94 	bl	8009998 <std>
 8009a70:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8009a74:	2201      	movs	r2, #1
 8009a76:	2109      	movs	r1, #9
 8009a78:	f7ff ff8e 	bl	8009998 <std>
 8009a7c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8009a80:	2202      	movs	r2, #2
 8009a82:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009a86:	2112      	movs	r1, #18
 8009a88:	f7ff bf86 	b.w	8009998 <std>
 8009a8c:	20000c28 	.word	0x20000c28
 8009a90:	20000af0 	.word	0x20000af0
 8009a94:	08009a05 	.word	0x08009a05

08009a98 <__sfp_lock_acquire>:
 8009a98:	4801      	ldr	r0, [pc, #4]	; (8009aa0 <__sfp_lock_acquire+0x8>)
 8009a9a:	f000 b932 	b.w	8009d02 <__retarget_lock_acquire_recursive>
 8009a9e:	bf00      	nop
 8009aa0:	20000c31 	.word	0x20000c31

08009aa4 <__sfp_lock_release>:
 8009aa4:	4801      	ldr	r0, [pc, #4]	; (8009aac <__sfp_lock_release+0x8>)
 8009aa6:	f000 b92d 	b.w	8009d04 <__retarget_lock_release_recursive>
 8009aaa:	bf00      	nop
 8009aac:	20000c31 	.word	0x20000c31

08009ab0 <__sinit>:
 8009ab0:	b510      	push	{r4, lr}
 8009ab2:	4604      	mov	r4, r0
 8009ab4:	f7ff fff0 	bl	8009a98 <__sfp_lock_acquire>
 8009ab8:	6a23      	ldr	r3, [r4, #32]
 8009aba:	b11b      	cbz	r3, 8009ac4 <__sinit+0x14>
 8009abc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009ac0:	f7ff bff0 	b.w	8009aa4 <__sfp_lock_release>
 8009ac4:	4b04      	ldr	r3, [pc, #16]	; (8009ad8 <__sinit+0x28>)
 8009ac6:	6223      	str	r3, [r4, #32]
 8009ac8:	4b04      	ldr	r3, [pc, #16]	; (8009adc <__sinit+0x2c>)
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	2b00      	cmp	r3, #0
 8009ace:	d1f5      	bne.n	8009abc <__sinit+0xc>
 8009ad0:	f7ff ffc4 	bl	8009a5c <global_stdio_init.part.0>
 8009ad4:	e7f2      	b.n	8009abc <__sinit+0xc>
 8009ad6:	bf00      	nop
 8009ad8:	08009a1d 	.word	0x08009a1d
 8009adc:	20000c28 	.word	0x20000c28

08009ae0 <fiprintf>:
 8009ae0:	b40e      	push	{r1, r2, r3}
 8009ae2:	b503      	push	{r0, r1, lr}
 8009ae4:	4601      	mov	r1, r0
 8009ae6:	ab03      	add	r3, sp, #12
 8009ae8:	4805      	ldr	r0, [pc, #20]	; (8009b00 <fiprintf+0x20>)
 8009aea:	f853 2b04 	ldr.w	r2, [r3], #4
 8009aee:	6800      	ldr	r0, [r0, #0]
 8009af0:	9301      	str	r3, [sp, #4]
 8009af2:	f002 fd65 	bl	800c5c0 <_vfiprintf_r>
 8009af6:	b002      	add	sp, #8
 8009af8:	f85d eb04 	ldr.w	lr, [sp], #4
 8009afc:	b003      	add	sp, #12
 8009afe:	4770      	bx	lr
 8009b00:	20000070 	.word	0x20000070

08009b04 <_fwalk_sglue>:
 8009b04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009b08:	4607      	mov	r7, r0
 8009b0a:	4688      	mov	r8, r1
 8009b0c:	4614      	mov	r4, r2
 8009b0e:	2600      	movs	r6, #0
 8009b10:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009b14:	f1b9 0901 	subs.w	r9, r9, #1
 8009b18:	d505      	bpl.n	8009b26 <_fwalk_sglue+0x22>
 8009b1a:	6824      	ldr	r4, [r4, #0]
 8009b1c:	2c00      	cmp	r4, #0
 8009b1e:	d1f7      	bne.n	8009b10 <_fwalk_sglue+0xc>
 8009b20:	4630      	mov	r0, r6
 8009b22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009b26:	89ab      	ldrh	r3, [r5, #12]
 8009b28:	2b01      	cmp	r3, #1
 8009b2a:	d907      	bls.n	8009b3c <_fwalk_sglue+0x38>
 8009b2c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009b30:	3301      	adds	r3, #1
 8009b32:	d003      	beq.n	8009b3c <_fwalk_sglue+0x38>
 8009b34:	4629      	mov	r1, r5
 8009b36:	4638      	mov	r0, r7
 8009b38:	47c0      	blx	r8
 8009b3a:	4306      	orrs	r6, r0
 8009b3c:	3568      	adds	r5, #104	; 0x68
 8009b3e:	e7e9      	b.n	8009b14 <_fwalk_sglue+0x10>

08009b40 <siprintf>:
 8009b40:	b40e      	push	{r1, r2, r3}
 8009b42:	b500      	push	{lr}
 8009b44:	b09c      	sub	sp, #112	; 0x70
 8009b46:	ab1d      	add	r3, sp, #116	; 0x74
 8009b48:	9002      	str	r0, [sp, #8]
 8009b4a:	9006      	str	r0, [sp, #24]
 8009b4c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009b50:	4809      	ldr	r0, [pc, #36]	; (8009b78 <siprintf+0x38>)
 8009b52:	9107      	str	r1, [sp, #28]
 8009b54:	9104      	str	r1, [sp, #16]
 8009b56:	4909      	ldr	r1, [pc, #36]	; (8009b7c <siprintf+0x3c>)
 8009b58:	f853 2b04 	ldr.w	r2, [r3], #4
 8009b5c:	9105      	str	r1, [sp, #20]
 8009b5e:	6800      	ldr	r0, [r0, #0]
 8009b60:	9301      	str	r3, [sp, #4]
 8009b62:	a902      	add	r1, sp, #8
 8009b64:	f002 fc04 	bl	800c370 <_svfiprintf_r>
 8009b68:	9b02      	ldr	r3, [sp, #8]
 8009b6a:	2200      	movs	r2, #0
 8009b6c:	701a      	strb	r2, [r3, #0]
 8009b6e:	b01c      	add	sp, #112	; 0x70
 8009b70:	f85d eb04 	ldr.w	lr, [sp], #4
 8009b74:	b003      	add	sp, #12
 8009b76:	4770      	bx	lr
 8009b78:	20000070 	.word	0x20000070
 8009b7c:	ffff0208 	.word	0xffff0208

08009b80 <__sread>:
 8009b80:	b510      	push	{r4, lr}
 8009b82:	460c      	mov	r4, r1
 8009b84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b88:	f000 f86c 	bl	8009c64 <_read_r>
 8009b8c:	2800      	cmp	r0, #0
 8009b8e:	bfab      	itete	ge
 8009b90:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009b92:	89a3      	ldrhlt	r3, [r4, #12]
 8009b94:	181b      	addge	r3, r3, r0
 8009b96:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009b9a:	bfac      	ite	ge
 8009b9c:	6563      	strge	r3, [r4, #84]	; 0x54
 8009b9e:	81a3      	strhlt	r3, [r4, #12]
 8009ba0:	bd10      	pop	{r4, pc}

08009ba2 <__swrite>:
 8009ba2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ba6:	461f      	mov	r7, r3
 8009ba8:	898b      	ldrh	r3, [r1, #12]
 8009baa:	05db      	lsls	r3, r3, #23
 8009bac:	4605      	mov	r5, r0
 8009bae:	460c      	mov	r4, r1
 8009bb0:	4616      	mov	r6, r2
 8009bb2:	d505      	bpl.n	8009bc0 <__swrite+0x1e>
 8009bb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009bb8:	2302      	movs	r3, #2
 8009bba:	2200      	movs	r2, #0
 8009bbc:	f000 f840 	bl	8009c40 <_lseek_r>
 8009bc0:	89a3      	ldrh	r3, [r4, #12]
 8009bc2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009bc6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009bca:	81a3      	strh	r3, [r4, #12]
 8009bcc:	4632      	mov	r2, r6
 8009bce:	463b      	mov	r3, r7
 8009bd0:	4628      	mov	r0, r5
 8009bd2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009bd6:	f000 b857 	b.w	8009c88 <_write_r>

08009bda <__sseek>:
 8009bda:	b510      	push	{r4, lr}
 8009bdc:	460c      	mov	r4, r1
 8009bde:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009be2:	f000 f82d 	bl	8009c40 <_lseek_r>
 8009be6:	1c43      	adds	r3, r0, #1
 8009be8:	89a3      	ldrh	r3, [r4, #12]
 8009bea:	bf15      	itete	ne
 8009bec:	6560      	strne	r0, [r4, #84]	; 0x54
 8009bee:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009bf2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009bf6:	81a3      	strheq	r3, [r4, #12]
 8009bf8:	bf18      	it	ne
 8009bfa:	81a3      	strhne	r3, [r4, #12]
 8009bfc:	bd10      	pop	{r4, pc}

08009bfe <__sclose>:
 8009bfe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009c02:	f000 b80d 	b.w	8009c20 <_close_r>

08009c06 <memset>:
 8009c06:	4402      	add	r2, r0
 8009c08:	4603      	mov	r3, r0
 8009c0a:	4293      	cmp	r3, r2
 8009c0c:	d100      	bne.n	8009c10 <memset+0xa>
 8009c0e:	4770      	bx	lr
 8009c10:	f803 1b01 	strb.w	r1, [r3], #1
 8009c14:	e7f9      	b.n	8009c0a <memset+0x4>
	...

08009c18 <_localeconv_r>:
 8009c18:	4800      	ldr	r0, [pc, #0]	; (8009c1c <_localeconv_r+0x4>)
 8009c1a:	4770      	bx	lr
 8009c1c:	20000164 	.word	0x20000164

08009c20 <_close_r>:
 8009c20:	b538      	push	{r3, r4, r5, lr}
 8009c22:	4d06      	ldr	r5, [pc, #24]	; (8009c3c <_close_r+0x1c>)
 8009c24:	2300      	movs	r3, #0
 8009c26:	4604      	mov	r4, r0
 8009c28:	4608      	mov	r0, r1
 8009c2a:	602b      	str	r3, [r5, #0]
 8009c2c:	f7f9 fe79 	bl	8003922 <_close>
 8009c30:	1c43      	adds	r3, r0, #1
 8009c32:	d102      	bne.n	8009c3a <_close_r+0x1a>
 8009c34:	682b      	ldr	r3, [r5, #0]
 8009c36:	b103      	cbz	r3, 8009c3a <_close_r+0x1a>
 8009c38:	6023      	str	r3, [r4, #0]
 8009c3a:	bd38      	pop	{r3, r4, r5, pc}
 8009c3c:	20000c2c 	.word	0x20000c2c

08009c40 <_lseek_r>:
 8009c40:	b538      	push	{r3, r4, r5, lr}
 8009c42:	4d07      	ldr	r5, [pc, #28]	; (8009c60 <_lseek_r+0x20>)
 8009c44:	4604      	mov	r4, r0
 8009c46:	4608      	mov	r0, r1
 8009c48:	4611      	mov	r1, r2
 8009c4a:	2200      	movs	r2, #0
 8009c4c:	602a      	str	r2, [r5, #0]
 8009c4e:	461a      	mov	r2, r3
 8009c50:	f7f9 fe8e 	bl	8003970 <_lseek>
 8009c54:	1c43      	adds	r3, r0, #1
 8009c56:	d102      	bne.n	8009c5e <_lseek_r+0x1e>
 8009c58:	682b      	ldr	r3, [r5, #0]
 8009c5a:	b103      	cbz	r3, 8009c5e <_lseek_r+0x1e>
 8009c5c:	6023      	str	r3, [r4, #0]
 8009c5e:	bd38      	pop	{r3, r4, r5, pc}
 8009c60:	20000c2c 	.word	0x20000c2c

08009c64 <_read_r>:
 8009c64:	b538      	push	{r3, r4, r5, lr}
 8009c66:	4d07      	ldr	r5, [pc, #28]	; (8009c84 <_read_r+0x20>)
 8009c68:	4604      	mov	r4, r0
 8009c6a:	4608      	mov	r0, r1
 8009c6c:	4611      	mov	r1, r2
 8009c6e:	2200      	movs	r2, #0
 8009c70:	602a      	str	r2, [r5, #0]
 8009c72:	461a      	mov	r2, r3
 8009c74:	f7f9 fe1c 	bl	80038b0 <_read>
 8009c78:	1c43      	adds	r3, r0, #1
 8009c7a:	d102      	bne.n	8009c82 <_read_r+0x1e>
 8009c7c:	682b      	ldr	r3, [r5, #0]
 8009c7e:	b103      	cbz	r3, 8009c82 <_read_r+0x1e>
 8009c80:	6023      	str	r3, [r4, #0]
 8009c82:	bd38      	pop	{r3, r4, r5, pc}
 8009c84:	20000c2c 	.word	0x20000c2c

08009c88 <_write_r>:
 8009c88:	b538      	push	{r3, r4, r5, lr}
 8009c8a:	4d07      	ldr	r5, [pc, #28]	; (8009ca8 <_write_r+0x20>)
 8009c8c:	4604      	mov	r4, r0
 8009c8e:	4608      	mov	r0, r1
 8009c90:	4611      	mov	r1, r2
 8009c92:	2200      	movs	r2, #0
 8009c94:	602a      	str	r2, [r5, #0]
 8009c96:	461a      	mov	r2, r3
 8009c98:	f7f9 fe27 	bl	80038ea <_write>
 8009c9c:	1c43      	adds	r3, r0, #1
 8009c9e:	d102      	bne.n	8009ca6 <_write_r+0x1e>
 8009ca0:	682b      	ldr	r3, [r5, #0]
 8009ca2:	b103      	cbz	r3, 8009ca6 <_write_r+0x1e>
 8009ca4:	6023      	str	r3, [r4, #0]
 8009ca6:	bd38      	pop	{r3, r4, r5, pc}
 8009ca8:	20000c2c 	.word	0x20000c2c

08009cac <__errno>:
 8009cac:	4b01      	ldr	r3, [pc, #4]	; (8009cb4 <__errno+0x8>)
 8009cae:	6818      	ldr	r0, [r3, #0]
 8009cb0:	4770      	bx	lr
 8009cb2:	bf00      	nop
 8009cb4:	20000070 	.word	0x20000070

08009cb8 <__libc_init_array>:
 8009cb8:	b570      	push	{r4, r5, r6, lr}
 8009cba:	4d0d      	ldr	r5, [pc, #52]	; (8009cf0 <__libc_init_array+0x38>)
 8009cbc:	4c0d      	ldr	r4, [pc, #52]	; (8009cf4 <__libc_init_array+0x3c>)
 8009cbe:	1b64      	subs	r4, r4, r5
 8009cc0:	10a4      	asrs	r4, r4, #2
 8009cc2:	2600      	movs	r6, #0
 8009cc4:	42a6      	cmp	r6, r4
 8009cc6:	d109      	bne.n	8009cdc <__libc_init_array+0x24>
 8009cc8:	4d0b      	ldr	r5, [pc, #44]	; (8009cf8 <__libc_init_array+0x40>)
 8009cca:	4c0c      	ldr	r4, [pc, #48]	; (8009cfc <__libc_init_array+0x44>)
 8009ccc:	f003 fc14 	bl	800d4f8 <_init>
 8009cd0:	1b64      	subs	r4, r4, r5
 8009cd2:	10a4      	asrs	r4, r4, #2
 8009cd4:	2600      	movs	r6, #0
 8009cd6:	42a6      	cmp	r6, r4
 8009cd8:	d105      	bne.n	8009ce6 <__libc_init_array+0x2e>
 8009cda:	bd70      	pop	{r4, r5, r6, pc}
 8009cdc:	f855 3b04 	ldr.w	r3, [r5], #4
 8009ce0:	4798      	blx	r3
 8009ce2:	3601      	adds	r6, #1
 8009ce4:	e7ee      	b.n	8009cc4 <__libc_init_array+0xc>
 8009ce6:	f855 3b04 	ldr.w	r3, [r5], #4
 8009cea:	4798      	blx	r3
 8009cec:	3601      	adds	r6, #1
 8009cee:	e7f2      	b.n	8009cd6 <__libc_init_array+0x1e>
 8009cf0:	0800dffc 	.word	0x0800dffc
 8009cf4:	0800dffc 	.word	0x0800dffc
 8009cf8:	0800dffc 	.word	0x0800dffc
 8009cfc:	0800e000 	.word	0x0800e000

08009d00 <__retarget_lock_init_recursive>:
 8009d00:	4770      	bx	lr

08009d02 <__retarget_lock_acquire_recursive>:
 8009d02:	4770      	bx	lr

08009d04 <__retarget_lock_release_recursive>:
 8009d04:	4770      	bx	lr

08009d06 <memcpy>:
 8009d06:	440a      	add	r2, r1
 8009d08:	4291      	cmp	r1, r2
 8009d0a:	f100 33ff 	add.w	r3, r0, #4294967295
 8009d0e:	d100      	bne.n	8009d12 <memcpy+0xc>
 8009d10:	4770      	bx	lr
 8009d12:	b510      	push	{r4, lr}
 8009d14:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009d18:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009d1c:	4291      	cmp	r1, r2
 8009d1e:	d1f9      	bne.n	8009d14 <memcpy+0xe>
 8009d20:	bd10      	pop	{r4, pc}
	...

08009d24 <nanf>:
 8009d24:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8009d2c <nanf+0x8>
 8009d28:	4770      	bx	lr
 8009d2a:	bf00      	nop
 8009d2c:	7fc00000 	.word	0x7fc00000

08009d30 <abort>:
 8009d30:	b508      	push	{r3, lr}
 8009d32:	2006      	movs	r0, #6
 8009d34:	f002 fef6 	bl	800cb24 <raise>
 8009d38:	2001      	movs	r0, #1
 8009d3a:	f7f9 fdaf 	bl	800389c <_exit>

08009d3e <quorem>:
 8009d3e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d42:	6903      	ldr	r3, [r0, #16]
 8009d44:	690c      	ldr	r4, [r1, #16]
 8009d46:	42a3      	cmp	r3, r4
 8009d48:	4607      	mov	r7, r0
 8009d4a:	db7e      	blt.n	8009e4a <quorem+0x10c>
 8009d4c:	3c01      	subs	r4, #1
 8009d4e:	f101 0814 	add.w	r8, r1, #20
 8009d52:	f100 0514 	add.w	r5, r0, #20
 8009d56:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009d5a:	9301      	str	r3, [sp, #4]
 8009d5c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009d60:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009d64:	3301      	adds	r3, #1
 8009d66:	429a      	cmp	r2, r3
 8009d68:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8009d6c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009d70:	fbb2 f6f3 	udiv	r6, r2, r3
 8009d74:	d331      	bcc.n	8009dda <quorem+0x9c>
 8009d76:	f04f 0e00 	mov.w	lr, #0
 8009d7a:	4640      	mov	r0, r8
 8009d7c:	46ac      	mov	ip, r5
 8009d7e:	46f2      	mov	sl, lr
 8009d80:	f850 2b04 	ldr.w	r2, [r0], #4
 8009d84:	b293      	uxth	r3, r2
 8009d86:	fb06 e303 	mla	r3, r6, r3, lr
 8009d8a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009d8e:	0c1a      	lsrs	r2, r3, #16
 8009d90:	b29b      	uxth	r3, r3
 8009d92:	ebaa 0303 	sub.w	r3, sl, r3
 8009d96:	f8dc a000 	ldr.w	sl, [ip]
 8009d9a:	fa13 f38a 	uxtah	r3, r3, sl
 8009d9e:	fb06 220e 	mla	r2, r6, lr, r2
 8009da2:	9300      	str	r3, [sp, #0]
 8009da4:	9b00      	ldr	r3, [sp, #0]
 8009da6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009daa:	b292      	uxth	r2, r2
 8009dac:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8009db0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009db4:	f8bd 3000 	ldrh.w	r3, [sp]
 8009db8:	4581      	cmp	r9, r0
 8009dba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009dbe:	f84c 3b04 	str.w	r3, [ip], #4
 8009dc2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8009dc6:	d2db      	bcs.n	8009d80 <quorem+0x42>
 8009dc8:	f855 300b 	ldr.w	r3, [r5, fp]
 8009dcc:	b92b      	cbnz	r3, 8009dda <quorem+0x9c>
 8009dce:	9b01      	ldr	r3, [sp, #4]
 8009dd0:	3b04      	subs	r3, #4
 8009dd2:	429d      	cmp	r5, r3
 8009dd4:	461a      	mov	r2, r3
 8009dd6:	d32c      	bcc.n	8009e32 <quorem+0xf4>
 8009dd8:	613c      	str	r4, [r7, #16]
 8009dda:	4638      	mov	r0, r7
 8009ddc:	f001 f9f0 	bl	800b1c0 <__mcmp>
 8009de0:	2800      	cmp	r0, #0
 8009de2:	db22      	blt.n	8009e2a <quorem+0xec>
 8009de4:	3601      	adds	r6, #1
 8009de6:	4629      	mov	r1, r5
 8009de8:	2000      	movs	r0, #0
 8009dea:	f858 2b04 	ldr.w	r2, [r8], #4
 8009dee:	f8d1 c000 	ldr.w	ip, [r1]
 8009df2:	b293      	uxth	r3, r2
 8009df4:	1ac3      	subs	r3, r0, r3
 8009df6:	0c12      	lsrs	r2, r2, #16
 8009df8:	fa13 f38c 	uxtah	r3, r3, ip
 8009dfc:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8009e00:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009e04:	b29b      	uxth	r3, r3
 8009e06:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009e0a:	45c1      	cmp	r9, r8
 8009e0c:	f841 3b04 	str.w	r3, [r1], #4
 8009e10:	ea4f 4022 	mov.w	r0, r2, asr #16
 8009e14:	d2e9      	bcs.n	8009dea <quorem+0xac>
 8009e16:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009e1a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009e1e:	b922      	cbnz	r2, 8009e2a <quorem+0xec>
 8009e20:	3b04      	subs	r3, #4
 8009e22:	429d      	cmp	r5, r3
 8009e24:	461a      	mov	r2, r3
 8009e26:	d30a      	bcc.n	8009e3e <quorem+0x100>
 8009e28:	613c      	str	r4, [r7, #16]
 8009e2a:	4630      	mov	r0, r6
 8009e2c:	b003      	add	sp, #12
 8009e2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e32:	6812      	ldr	r2, [r2, #0]
 8009e34:	3b04      	subs	r3, #4
 8009e36:	2a00      	cmp	r2, #0
 8009e38:	d1ce      	bne.n	8009dd8 <quorem+0x9a>
 8009e3a:	3c01      	subs	r4, #1
 8009e3c:	e7c9      	b.n	8009dd2 <quorem+0x94>
 8009e3e:	6812      	ldr	r2, [r2, #0]
 8009e40:	3b04      	subs	r3, #4
 8009e42:	2a00      	cmp	r2, #0
 8009e44:	d1f0      	bne.n	8009e28 <quorem+0xea>
 8009e46:	3c01      	subs	r4, #1
 8009e48:	e7eb      	b.n	8009e22 <quorem+0xe4>
 8009e4a:	2000      	movs	r0, #0
 8009e4c:	e7ee      	b.n	8009e2c <quorem+0xee>
	...

08009e50 <_dtoa_r>:
 8009e50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e54:	ed2d 8b04 	vpush	{d8-d9}
 8009e58:	69c5      	ldr	r5, [r0, #28]
 8009e5a:	b093      	sub	sp, #76	; 0x4c
 8009e5c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8009e60:	ec57 6b10 	vmov	r6, r7, d0
 8009e64:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8009e68:	9107      	str	r1, [sp, #28]
 8009e6a:	4604      	mov	r4, r0
 8009e6c:	920a      	str	r2, [sp, #40]	; 0x28
 8009e6e:	930d      	str	r3, [sp, #52]	; 0x34
 8009e70:	b975      	cbnz	r5, 8009e90 <_dtoa_r+0x40>
 8009e72:	2010      	movs	r0, #16
 8009e74:	f000 fe2a 	bl	800aacc <malloc>
 8009e78:	4602      	mov	r2, r0
 8009e7a:	61e0      	str	r0, [r4, #28]
 8009e7c:	b920      	cbnz	r0, 8009e88 <_dtoa_r+0x38>
 8009e7e:	4bae      	ldr	r3, [pc, #696]	; (800a138 <_dtoa_r+0x2e8>)
 8009e80:	21ef      	movs	r1, #239	; 0xef
 8009e82:	48ae      	ldr	r0, [pc, #696]	; (800a13c <_dtoa_r+0x2ec>)
 8009e84:	f7fe fef4 	bl	8008c70 <__assert_func>
 8009e88:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8009e8c:	6005      	str	r5, [r0, #0]
 8009e8e:	60c5      	str	r5, [r0, #12]
 8009e90:	69e3      	ldr	r3, [r4, #28]
 8009e92:	6819      	ldr	r1, [r3, #0]
 8009e94:	b151      	cbz	r1, 8009eac <_dtoa_r+0x5c>
 8009e96:	685a      	ldr	r2, [r3, #4]
 8009e98:	604a      	str	r2, [r1, #4]
 8009e9a:	2301      	movs	r3, #1
 8009e9c:	4093      	lsls	r3, r2
 8009e9e:	608b      	str	r3, [r1, #8]
 8009ea0:	4620      	mov	r0, r4
 8009ea2:	f000 ff07 	bl	800acb4 <_Bfree>
 8009ea6:	69e3      	ldr	r3, [r4, #28]
 8009ea8:	2200      	movs	r2, #0
 8009eaa:	601a      	str	r2, [r3, #0]
 8009eac:	1e3b      	subs	r3, r7, #0
 8009eae:	bfbb      	ittet	lt
 8009eb0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8009eb4:	9303      	strlt	r3, [sp, #12]
 8009eb6:	2300      	movge	r3, #0
 8009eb8:	2201      	movlt	r2, #1
 8009eba:	bfac      	ite	ge
 8009ebc:	f8c8 3000 	strge.w	r3, [r8]
 8009ec0:	f8c8 2000 	strlt.w	r2, [r8]
 8009ec4:	4b9e      	ldr	r3, [pc, #632]	; (800a140 <_dtoa_r+0x2f0>)
 8009ec6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8009eca:	ea33 0308 	bics.w	r3, r3, r8
 8009ece:	d11b      	bne.n	8009f08 <_dtoa_r+0xb8>
 8009ed0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009ed2:	f242 730f 	movw	r3, #9999	; 0x270f
 8009ed6:	6013      	str	r3, [r2, #0]
 8009ed8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8009edc:	4333      	orrs	r3, r6
 8009ede:	f000 8593 	beq.w	800aa08 <_dtoa_r+0xbb8>
 8009ee2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009ee4:	b963      	cbnz	r3, 8009f00 <_dtoa_r+0xb0>
 8009ee6:	4b97      	ldr	r3, [pc, #604]	; (800a144 <_dtoa_r+0x2f4>)
 8009ee8:	e027      	b.n	8009f3a <_dtoa_r+0xea>
 8009eea:	4b97      	ldr	r3, [pc, #604]	; (800a148 <_dtoa_r+0x2f8>)
 8009eec:	9300      	str	r3, [sp, #0]
 8009eee:	3308      	adds	r3, #8
 8009ef0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009ef2:	6013      	str	r3, [r2, #0]
 8009ef4:	9800      	ldr	r0, [sp, #0]
 8009ef6:	b013      	add	sp, #76	; 0x4c
 8009ef8:	ecbd 8b04 	vpop	{d8-d9}
 8009efc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f00:	4b90      	ldr	r3, [pc, #576]	; (800a144 <_dtoa_r+0x2f4>)
 8009f02:	9300      	str	r3, [sp, #0]
 8009f04:	3303      	adds	r3, #3
 8009f06:	e7f3      	b.n	8009ef0 <_dtoa_r+0xa0>
 8009f08:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009f0c:	2200      	movs	r2, #0
 8009f0e:	ec51 0b17 	vmov	r0, r1, d7
 8009f12:	eeb0 8a47 	vmov.f32	s16, s14
 8009f16:	eef0 8a67 	vmov.f32	s17, s15
 8009f1a:	2300      	movs	r3, #0
 8009f1c:	f7f6 fdd4 	bl	8000ac8 <__aeabi_dcmpeq>
 8009f20:	4681      	mov	r9, r0
 8009f22:	b160      	cbz	r0, 8009f3e <_dtoa_r+0xee>
 8009f24:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009f26:	2301      	movs	r3, #1
 8009f28:	6013      	str	r3, [r2, #0]
 8009f2a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	f000 8568 	beq.w	800aa02 <_dtoa_r+0xbb2>
 8009f32:	4b86      	ldr	r3, [pc, #536]	; (800a14c <_dtoa_r+0x2fc>)
 8009f34:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009f36:	6013      	str	r3, [r2, #0]
 8009f38:	3b01      	subs	r3, #1
 8009f3a:	9300      	str	r3, [sp, #0]
 8009f3c:	e7da      	b.n	8009ef4 <_dtoa_r+0xa4>
 8009f3e:	aa10      	add	r2, sp, #64	; 0x40
 8009f40:	a911      	add	r1, sp, #68	; 0x44
 8009f42:	4620      	mov	r0, r4
 8009f44:	eeb0 0a48 	vmov.f32	s0, s16
 8009f48:	eef0 0a68 	vmov.f32	s1, s17
 8009f4c:	f001 fa4e 	bl	800b3ec <__d2b>
 8009f50:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8009f54:	4682      	mov	sl, r0
 8009f56:	2d00      	cmp	r5, #0
 8009f58:	d07f      	beq.n	800a05a <_dtoa_r+0x20a>
 8009f5a:	ee18 3a90 	vmov	r3, s17
 8009f5e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009f62:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8009f66:	ec51 0b18 	vmov	r0, r1, d8
 8009f6a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8009f6e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8009f72:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8009f76:	4619      	mov	r1, r3
 8009f78:	2200      	movs	r2, #0
 8009f7a:	4b75      	ldr	r3, [pc, #468]	; (800a150 <_dtoa_r+0x300>)
 8009f7c:	f7f6 f984 	bl	8000288 <__aeabi_dsub>
 8009f80:	a367      	add	r3, pc, #412	; (adr r3, 800a120 <_dtoa_r+0x2d0>)
 8009f82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f86:	f7f6 fb37 	bl	80005f8 <__aeabi_dmul>
 8009f8a:	a367      	add	r3, pc, #412	; (adr r3, 800a128 <_dtoa_r+0x2d8>)
 8009f8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f90:	f7f6 f97c 	bl	800028c <__adddf3>
 8009f94:	4606      	mov	r6, r0
 8009f96:	4628      	mov	r0, r5
 8009f98:	460f      	mov	r7, r1
 8009f9a:	f7f6 fac3 	bl	8000524 <__aeabi_i2d>
 8009f9e:	a364      	add	r3, pc, #400	; (adr r3, 800a130 <_dtoa_r+0x2e0>)
 8009fa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fa4:	f7f6 fb28 	bl	80005f8 <__aeabi_dmul>
 8009fa8:	4602      	mov	r2, r0
 8009faa:	460b      	mov	r3, r1
 8009fac:	4630      	mov	r0, r6
 8009fae:	4639      	mov	r1, r7
 8009fb0:	f7f6 f96c 	bl	800028c <__adddf3>
 8009fb4:	4606      	mov	r6, r0
 8009fb6:	460f      	mov	r7, r1
 8009fb8:	f7f6 fdce 	bl	8000b58 <__aeabi_d2iz>
 8009fbc:	2200      	movs	r2, #0
 8009fbe:	4683      	mov	fp, r0
 8009fc0:	2300      	movs	r3, #0
 8009fc2:	4630      	mov	r0, r6
 8009fc4:	4639      	mov	r1, r7
 8009fc6:	f7f6 fd89 	bl	8000adc <__aeabi_dcmplt>
 8009fca:	b148      	cbz	r0, 8009fe0 <_dtoa_r+0x190>
 8009fcc:	4658      	mov	r0, fp
 8009fce:	f7f6 faa9 	bl	8000524 <__aeabi_i2d>
 8009fd2:	4632      	mov	r2, r6
 8009fd4:	463b      	mov	r3, r7
 8009fd6:	f7f6 fd77 	bl	8000ac8 <__aeabi_dcmpeq>
 8009fda:	b908      	cbnz	r0, 8009fe0 <_dtoa_r+0x190>
 8009fdc:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009fe0:	f1bb 0f16 	cmp.w	fp, #22
 8009fe4:	d857      	bhi.n	800a096 <_dtoa_r+0x246>
 8009fe6:	4b5b      	ldr	r3, [pc, #364]	; (800a154 <_dtoa_r+0x304>)
 8009fe8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8009fec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ff0:	ec51 0b18 	vmov	r0, r1, d8
 8009ff4:	f7f6 fd72 	bl	8000adc <__aeabi_dcmplt>
 8009ff8:	2800      	cmp	r0, #0
 8009ffa:	d04e      	beq.n	800a09a <_dtoa_r+0x24a>
 8009ffc:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a000:	2300      	movs	r3, #0
 800a002:	930c      	str	r3, [sp, #48]	; 0x30
 800a004:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a006:	1b5b      	subs	r3, r3, r5
 800a008:	1e5a      	subs	r2, r3, #1
 800a00a:	bf45      	ittet	mi
 800a00c:	f1c3 0301 	rsbmi	r3, r3, #1
 800a010:	9305      	strmi	r3, [sp, #20]
 800a012:	2300      	movpl	r3, #0
 800a014:	2300      	movmi	r3, #0
 800a016:	9206      	str	r2, [sp, #24]
 800a018:	bf54      	ite	pl
 800a01a:	9305      	strpl	r3, [sp, #20]
 800a01c:	9306      	strmi	r3, [sp, #24]
 800a01e:	f1bb 0f00 	cmp.w	fp, #0
 800a022:	db3c      	blt.n	800a09e <_dtoa_r+0x24e>
 800a024:	9b06      	ldr	r3, [sp, #24]
 800a026:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800a02a:	445b      	add	r3, fp
 800a02c:	9306      	str	r3, [sp, #24]
 800a02e:	2300      	movs	r3, #0
 800a030:	9308      	str	r3, [sp, #32]
 800a032:	9b07      	ldr	r3, [sp, #28]
 800a034:	2b09      	cmp	r3, #9
 800a036:	d868      	bhi.n	800a10a <_dtoa_r+0x2ba>
 800a038:	2b05      	cmp	r3, #5
 800a03a:	bfc4      	itt	gt
 800a03c:	3b04      	subgt	r3, #4
 800a03e:	9307      	strgt	r3, [sp, #28]
 800a040:	9b07      	ldr	r3, [sp, #28]
 800a042:	f1a3 0302 	sub.w	r3, r3, #2
 800a046:	bfcc      	ite	gt
 800a048:	2500      	movgt	r5, #0
 800a04a:	2501      	movle	r5, #1
 800a04c:	2b03      	cmp	r3, #3
 800a04e:	f200 8085 	bhi.w	800a15c <_dtoa_r+0x30c>
 800a052:	e8df f003 	tbb	[pc, r3]
 800a056:	3b2e      	.short	0x3b2e
 800a058:	5839      	.short	0x5839
 800a05a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800a05e:	441d      	add	r5, r3
 800a060:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800a064:	2b20      	cmp	r3, #32
 800a066:	bfc1      	itttt	gt
 800a068:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a06c:	fa08 f803 	lslgt.w	r8, r8, r3
 800a070:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800a074:	fa26 f303 	lsrgt.w	r3, r6, r3
 800a078:	bfd6      	itet	le
 800a07a:	f1c3 0320 	rsble	r3, r3, #32
 800a07e:	ea48 0003 	orrgt.w	r0, r8, r3
 800a082:	fa06 f003 	lslle.w	r0, r6, r3
 800a086:	f7f6 fa3d 	bl	8000504 <__aeabi_ui2d>
 800a08a:	2201      	movs	r2, #1
 800a08c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800a090:	3d01      	subs	r5, #1
 800a092:	920e      	str	r2, [sp, #56]	; 0x38
 800a094:	e76f      	b.n	8009f76 <_dtoa_r+0x126>
 800a096:	2301      	movs	r3, #1
 800a098:	e7b3      	b.n	800a002 <_dtoa_r+0x1b2>
 800a09a:	900c      	str	r0, [sp, #48]	; 0x30
 800a09c:	e7b2      	b.n	800a004 <_dtoa_r+0x1b4>
 800a09e:	9b05      	ldr	r3, [sp, #20]
 800a0a0:	eba3 030b 	sub.w	r3, r3, fp
 800a0a4:	9305      	str	r3, [sp, #20]
 800a0a6:	f1cb 0300 	rsb	r3, fp, #0
 800a0aa:	9308      	str	r3, [sp, #32]
 800a0ac:	2300      	movs	r3, #0
 800a0ae:	930b      	str	r3, [sp, #44]	; 0x2c
 800a0b0:	e7bf      	b.n	800a032 <_dtoa_r+0x1e2>
 800a0b2:	2300      	movs	r3, #0
 800a0b4:	9309      	str	r3, [sp, #36]	; 0x24
 800a0b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	dc52      	bgt.n	800a162 <_dtoa_r+0x312>
 800a0bc:	2301      	movs	r3, #1
 800a0be:	9301      	str	r3, [sp, #4]
 800a0c0:	9304      	str	r3, [sp, #16]
 800a0c2:	461a      	mov	r2, r3
 800a0c4:	920a      	str	r2, [sp, #40]	; 0x28
 800a0c6:	e00b      	b.n	800a0e0 <_dtoa_r+0x290>
 800a0c8:	2301      	movs	r3, #1
 800a0ca:	e7f3      	b.n	800a0b4 <_dtoa_r+0x264>
 800a0cc:	2300      	movs	r3, #0
 800a0ce:	9309      	str	r3, [sp, #36]	; 0x24
 800a0d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a0d2:	445b      	add	r3, fp
 800a0d4:	9301      	str	r3, [sp, #4]
 800a0d6:	3301      	adds	r3, #1
 800a0d8:	2b01      	cmp	r3, #1
 800a0da:	9304      	str	r3, [sp, #16]
 800a0dc:	bfb8      	it	lt
 800a0de:	2301      	movlt	r3, #1
 800a0e0:	69e0      	ldr	r0, [r4, #28]
 800a0e2:	2100      	movs	r1, #0
 800a0e4:	2204      	movs	r2, #4
 800a0e6:	f102 0614 	add.w	r6, r2, #20
 800a0ea:	429e      	cmp	r6, r3
 800a0ec:	d93d      	bls.n	800a16a <_dtoa_r+0x31a>
 800a0ee:	6041      	str	r1, [r0, #4]
 800a0f0:	4620      	mov	r0, r4
 800a0f2:	f000 fd9f 	bl	800ac34 <_Balloc>
 800a0f6:	9000      	str	r0, [sp, #0]
 800a0f8:	2800      	cmp	r0, #0
 800a0fa:	d139      	bne.n	800a170 <_dtoa_r+0x320>
 800a0fc:	4b16      	ldr	r3, [pc, #88]	; (800a158 <_dtoa_r+0x308>)
 800a0fe:	4602      	mov	r2, r0
 800a100:	f240 11af 	movw	r1, #431	; 0x1af
 800a104:	e6bd      	b.n	8009e82 <_dtoa_r+0x32>
 800a106:	2301      	movs	r3, #1
 800a108:	e7e1      	b.n	800a0ce <_dtoa_r+0x27e>
 800a10a:	2501      	movs	r5, #1
 800a10c:	2300      	movs	r3, #0
 800a10e:	9307      	str	r3, [sp, #28]
 800a110:	9509      	str	r5, [sp, #36]	; 0x24
 800a112:	f04f 33ff 	mov.w	r3, #4294967295
 800a116:	9301      	str	r3, [sp, #4]
 800a118:	9304      	str	r3, [sp, #16]
 800a11a:	2200      	movs	r2, #0
 800a11c:	2312      	movs	r3, #18
 800a11e:	e7d1      	b.n	800a0c4 <_dtoa_r+0x274>
 800a120:	636f4361 	.word	0x636f4361
 800a124:	3fd287a7 	.word	0x3fd287a7
 800a128:	8b60c8b3 	.word	0x8b60c8b3
 800a12c:	3fc68a28 	.word	0x3fc68a28
 800a130:	509f79fb 	.word	0x509f79fb
 800a134:	3fd34413 	.word	0x3fd34413
 800a138:	0800dc56 	.word	0x0800dc56
 800a13c:	0800dc6d 	.word	0x0800dc6d
 800a140:	7ff00000 	.word	0x7ff00000
 800a144:	0800dc52 	.word	0x0800dc52
 800a148:	0800dc49 	.word	0x0800dc49
 800a14c:	0800dc21 	.word	0x0800dc21
 800a150:	3ff80000 	.word	0x3ff80000
 800a154:	0800dd58 	.word	0x0800dd58
 800a158:	0800dcc5 	.word	0x0800dcc5
 800a15c:	2301      	movs	r3, #1
 800a15e:	9309      	str	r3, [sp, #36]	; 0x24
 800a160:	e7d7      	b.n	800a112 <_dtoa_r+0x2c2>
 800a162:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a164:	9301      	str	r3, [sp, #4]
 800a166:	9304      	str	r3, [sp, #16]
 800a168:	e7ba      	b.n	800a0e0 <_dtoa_r+0x290>
 800a16a:	3101      	adds	r1, #1
 800a16c:	0052      	lsls	r2, r2, #1
 800a16e:	e7ba      	b.n	800a0e6 <_dtoa_r+0x296>
 800a170:	69e3      	ldr	r3, [r4, #28]
 800a172:	9a00      	ldr	r2, [sp, #0]
 800a174:	601a      	str	r2, [r3, #0]
 800a176:	9b04      	ldr	r3, [sp, #16]
 800a178:	2b0e      	cmp	r3, #14
 800a17a:	f200 80a8 	bhi.w	800a2ce <_dtoa_r+0x47e>
 800a17e:	2d00      	cmp	r5, #0
 800a180:	f000 80a5 	beq.w	800a2ce <_dtoa_r+0x47e>
 800a184:	f1bb 0f00 	cmp.w	fp, #0
 800a188:	dd38      	ble.n	800a1fc <_dtoa_r+0x3ac>
 800a18a:	4bc0      	ldr	r3, [pc, #768]	; (800a48c <_dtoa_r+0x63c>)
 800a18c:	f00b 020f 	and.w	r2, fp, #15
 800a190:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a194:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800a198:	e9d3 6700 	ldrd	r6, r7, [r3]
 800a19c:	ea4f 182b 	mov.w	r8, fp, asr #4
 800a1a0:	d019      	beq.n	800a1d6 <_dtoa_r+0x386>
 800a1a2:	4bbb      	ldr	r3, [pc, #748]	; (800a490 <_dtoa_r+0x640>)
 800a1a4:	ec51 0b18 	vmov	r0, r1, d8
 800a1a8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a1ac:	f7f6 fb4e 	bl	800084c <__aeabi_ddiv>
 800a1b0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a1b4:	f008 080f 	and.w	r8, r8, #15
 800a1b8:	2503      	movs	r5, #3
 800a1ba:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800a490 <_dtoa_r+0x640>
 800a1be:	f1b8 0f00 	cmp.w	r8, #0
 800a1c2:	d10a      	bne.n	800a1da <_dtoa_r+0x38a>
 800a1c4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a1c8:	4632      	mov	r2, r6
 800a1ca:	463b      	mov	r3, r7
 800a1cc:	f7f6 fb3e 	bl	800084c <__aeabi_ddiv>
 800a1d0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a1d4:	e02b      	b.n	800a22e <_dtoa_r+0x3de>
 800a1d6:	2502      	movs	r5, #2
 800a1d8:	e7ef      	b.n	800a1ba <_dtoa_r+0x36a>
 800a1da:	f018 0f01 	tst.w	r8, #1
 800a1de:	d008      	beq.n	800a1f2 <_dtoa_r+0x3a2>
 800a1e0:	4630      	mov	r0, r6
 800a1e2:	4639      	mov	r1, r7
 800a1e4:	e9d9 2300 	ldrd	r2, r3, [r9]
 800a1e8:	f7f6 fa06 	bl	80005f8 <__aeabi_dmul>
 800a1ec:	3501      	adds	r5, #1
 800a1ee:	4606      	mov	r6, r0
 800a1f0:	460f      	mov	r7, r1
 800a1f2:	ea4f 0868 	mov.w	r8, r8, asr #1
 800a1f6:	f109 0908 	add.w	r9, r9, #8
 800a1fa:	e7e0      	b.n	800a1be <_dtoa_r+0x36e>
 800a1fc:	f000 809f 	beq.w	800a33e <_dtoa_r+0x4ee>
 800a200:	f1cb 0600 	rsb	r6, fp, #0
 800a204:	4ba1      	ldr	r3, [pc, #644]	; (800a48c <_dtoa_r+0x63c>)
 800a206:	4fa2      	ldr	r7, [pc, #648]	; (800a490 <_dtoa_r+0x640>)
 800a208:	f006 020f 	and.w	r2, r6, #15
 800a20c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a210:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a214:	ec51 0b18 	vmov	r0, r1, d8
 800a218:	f7f6 f9ee 	bl	80005f8 <__aeabi_dmul>
 800a21c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a220:	1136      	asrs	r6, r6, #4
 800a222:	2300      	movs	r3, #0
 800a224:	2502      	movs	r5, #2
 800a226:	2e00      	cmp	r6, #0
 800a228:	d17e      	bne.n	800a328 <_dtoa_r+0x4d8>
 800a22a:	2b00      	cmp	r3, #0
 800a22c:	d1d0      	bne.n	800a1d0 <_dtoa_r+0x380>
 800a22e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a230:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800a234:	2b00      	cmp	r3, #0
 800a236:	f000 8084 	beq.w	800a342 <_dtoa_r+0x4f2>
 800a23a:	4b96      	ldr	r3, [pc, #600]	; (800a494 <_dtoa_r+0x644>)
 800a23c:	2200      	movs	r2, #0
 800a23e:	4640      	mov	r0, r8
 800a240:	4649      	mov	r1, r9
 800a242:	f7f6 fc4b 	bl	8000adc <__aeabi_dcmplt>
 800a246:	2800      	cmp	r0, #0
 800a248:	d07b      	beq.n	800a342 <_dtoa_r+0x4f2>
 800a24a:	9b04      	ldr	r3, [sp, #16]
 800a24c:	2b00      	cmp	r3, #0
 800a24e:	d078      	beq.n	800a342 <_dtoa_r+0x4f2>
 800a250:	9b01      	ldr	r3, [sp, #4]
 800a252:	2b00      	cmp	r3, #0
 800a254:	dd39      	ble.n	800a2ca <_dtoa_r+0x47a>
 800a256:	4b90      	ldr	r3, [pc, #576]	; (800a498 <_dtoa_r+0x648>)
 800a258:	2200      	movs	r2, #0
 800a25a:	4640      	mov	r0, r8
 800a25c:	4649      	mov	r1, r9
 800a25e:	f7f6 f9cb 	bl	80005f8 <__aeabi_dmul>
 800a262:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a266:	9e01      	ldr	r6, [sp, #4]
 800a268:	f10b 37ff 	add.w	r7, fp, #4294967295
 800a26c:	3501      	adds	r5, #1
 800a26e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800a272:	4628      	mov	r0, r5
 800a274:	f7f6 f956 	bl	8000524 <__aeabi_i2d>
 800a278:	4642      	mov	r2, r8
 800a27a:	464b      	mov	r3, r9
 800a27c:	f7f6 f9bc 	bl	80005f8 <__aeabi_dmul>
 800a280:	4b86      	ldr	r3, [pc, #536]	; (800a49c <_dtoa_r+0x64c>)
 800a282:	2200      	movs	r2, #0
 800a284:	f7f6 f802 	bl	800028c <__adddf3>
 800a288:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800a28c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a290:	9303      	str	r3, [sp, #12]
 800a292:	2e00      	cmp	r6, #0
 800a294:	d158      	bne.n	800a348 <_dtoa_r+0x4f8>
 800a296:	4b82      	ldr	r3, [pc, #520]	; (800a4a0 <_dtoa_r+0x650>)
 800a298:	2200      	movs	r2, #0
 800a29a:	4640      	mov	r0, r8
 800a29c:	4649      	mov	r1, r9
 800a29e:	f7f5 fff3 	bl	8000288 <__aeabi_dsub>
 800a2a2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a2a6:	4680      	mov	r8, r0
 800a2a8:	4689      	mov	r9, r1
 800a2aa:	f7f6 fc35 	bl	8000b18 <__aeabi_dcmpgt>
 800a2ae:	2800      	cmp	r0, #0
 800a2b0:	f040 8296 	bne.w	800a7e0 <_dtoa_r+0x990>
 800a2b4:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800a2b8:	4640      	mov	r0, r8
 800a2ba:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a2be:	4649      	mov	r1, r9
 800a2c0:	f7f6 fc0c 	bl	8000adc <__aeabi_dcmplt>
 800a2c4:	2800      	cmp	r0, #0
 800a2c6:	f040 8289 	bne.w	800a7dc <_dtoa_r+0x98c>
 800a2ca:	ed8d 8b02 	vstr	d8, [sp, #8]
 800a2ce:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a2d0:	2b00      	cmp	r3, #0
 800a2d2:	f2c0 814e 	blt.w	800a572 <_dtoa_r+0x722>
 800a2d6:	f1bb 0f0e 	cmp.w	fp, #14
 800a2da:	f300 814a 	bgt.w	800a572 <_dtoa_r+0x722>
 800a2de:	4b6b      	ldr	r3, [pc, #428]	; (800a48c <_dtoa_r+0x63c>)
 800a2e0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800a2e4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a2e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	f280 80dc 	bge.w	800a4a8 <_dtoa_r+0x658>
 800a2f0:	9b04      	ldr	r3, [sp, #16]
 800a2f2:	2b00      	cmp	r3, #0
 800a2f4:	f300 80d8 	bgt.w	800a4a8 <_dtoa_r+0x658>
 800a2f8:	f040 826f 	bne.w	800a7da <_dtoa_r+0x98a>
 800a2fc:	4b68      	ldr	r3, [pc, #416]	; (800a4a0 <_dtoa_r+0x650>)
 800a2fe:	2200      	movs	r2, #0
 800a300:	4640      	mov	r0, r8
 800a302:	4649      	mov	r1, r9
 800a304:	f7f6 f978 	bl	80005f8 <__aeabi_dmul>
 800a308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a30c:	f7f6 fbfa 	bl	8000b04 <__aeabi_dcmpge>
 800a310:	9e04      	ldr	r6, [sp, #16]
 800a312:	4637      	mov	r7, r6
 800a314:	2800      	cmp	r0, #0
 800a316:	f040 8245 	bne.w	800a7a4 <_dtoa_r+0x954>
 800a31a:	9d00      	ldr	r5, [sp, #0]
 800a31c:	2331      	movs	r3, #49	; 0x31
 800a31e:	f805 3b01 	strb.w	r3, [r5], #1
 800a322:	f10b 0b01 	add.w	fp, fp, #1
 800a326:	e241      	b.n	800a7ac <_dtoa_r+0x95c>
 800a328:	07f2      	lsls	r2, r6, #31
 800a32a:	d505      	bpl.n	800a338 <_dtoa_r+0x4e8>
 800a32c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a330:	f7f6 f962 	bl	80005f8 <__aeabi_dmul>
 800a334:	3501      	adds	r5, #1
 800a336:	2301      	movs	r3, #1
 800a338:	1076      	asrs	r6, r6, #1
 800a33a:	3708      	adds	r7, #8
 800a33c:	e773      	b.n	800a226 <_dtoa_r+0x3d6>
 800a33e:	2502      	movs	r5, #2
 800a340:	e775      	b.n	800a22e <_dtoa_r+0x3de>
 800a342:	9e04      	ldr	r6, [sp, #16]
 800a344:	465f      	mov	r7, fp
 800a346:	e792      	b.n	800a26e <_dtoa_r+0x41e>
 800a348:	9900      	ldr	r1, [sp, #0]
 800a34a:	4b50      	ldr	r3, [pc, #320]	; (800a48c <_dtoa_r+0x63c>)
 800a34c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a350:	4431      	add	r1, r6
 800a352:	9102      	str	r1, [sp, #8]
 800a354:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a356:	eeb0 9a47 	vmov.f32	s18, s14
 800a35a:	eef0 9a67 	vmov.f32	s19, s15
 800a35e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800a362:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a366:	2900      	cmp	r1, #0
 800a368:	d044      	beq.n	800a3f4 <_dtoa_r+0x5a4>
 800a36a:	494e      	ldr	r1, [pc, #312]	; (800a4a4 <_dtoa_r+0x654>)
 800a36c:	2000      	movs	r0, #0
 800a36e:	f7f6 fa6d 	bl	800084c <__aeabi_ddiv>
 800a372:	ec53 2b19 	vmov	r2, r3, d9
 800a376:	f7f5 ff87 	bl	8000288 <__aeabi_dsub>
 800a37a:	9d00      	ldr	r5, [sp, #0]
 800a37c:	ec41 0b19 	vmov	d9, r0, r1
 800a380:	4649      	mov	r1, r9
 800a382:	4640      	mov	r0, r8
 800a384:	f7f6 fbe8 	bl	8000b58 <__aeabi_d2iz>
 800a388:	4606      	mov	r6, r0
 800a38a:	f7f6 f8cb 	bl	8000524 <__aeabi_i2d>
 800a38e:	4602      	mov	r2, r0
 800a390:	460b      	mov	r3, r1
 800a392:	4640      	mov	r0, r8
 800a394:	4649      	mov	r1, r9
 800a396:	f7f5 ff77 	bl	8000288 <__aeabi_dsub>
 800a39a:	3630      	adds	r6, #48	; 0x30
 800a39c:	f805 6b01 	strb.w	r6, [r5], #1
 800a3a0:	ec53 2b19 	vmov	r2, r3, d9
 800a3a4:	4680      	mov	r8, r0
 800a3a6:	4689      	mov	r9, r1
 800a3a8:	f7f6 fb98 	bl	8000adc <__aeabi_dcmplt>
 800a3ac:	2800      	cmp	r0, #0
 800a3ae:	d164      	bne.n	800a47a <_dtoa_r+0x62a>
 800a3b0:	4642      	mov	r2, r8
 800a3b2:	464b      	mov	r3, r9
 800a3b4:	4937      	ldr	r1, [pc, #220]	; (800a494 <_dtoa_r+0x644>)
 800a3b6:	2000      	movs	r0, #0
 800a3b8:	f7f5 ff66 	bl	8000288 <__aeabi_dsub>
 800a3bc:	ec53 2b19 	vmov	r2, r3, d9
 800a3c0:	f7f6 fb8c 	bl	8000adc <__aeabi_dcmplt>
 800a3c4:	2800      	cmp	r0, #0
 800a3c6:	f040 80b6 	bne.w	800a536 <_dtoa_r+0x6e6>
 800a3ca:	9b02      	ldr	r3, [sp, #8]
 800a3cc:	429d      	cmp	r5, r3
 800a3ce:	f43f af7c 	beq.w	800a2ca <_dtoa_r+0x47a>
 800a3d2:	4b31      	ldr	r3, [pc, #196]	; (800a498 <_dtoa_r+0x648>)
 800a3d4:	ec51 0b19 	vmov	r0, r1, d9
 800a3d8:	2200      	movs	r2, #0
 800a3da:	f7f6 f90d 	bl	80005f8 <__aeabi_dmul>
 800a3de:	4b2e      	ldr	r3, [pc, #184]	; (800a498 <_dtoa_r+0x648>)
 800a3e0:	ec41 0b19 	vmov	d9, r0, r1
 800a3e4:	2200      	movs	r2, #0
 800a3e6:	4640      	mov	r0, r8
 800a3e8:	4649      	mov	r1, r9
 800a3ea:	f7f6 f905 	bl	80005f8 <__aeabi_dmul>
 800a3ee:	4680      	mov	r8, r0
 800a3f0:	4689      	mov	r9, r1
 800a3f2:	e7c5      	b.n	800a380 <_dtoa_r+0x530>
 800a3f4:	ec51 0b17 	vmov	r0, r1, d7
 800a3f8:	f7f6 f8fe 	bl	80005f8 <__aeabi_dmul>
 800a3fc:	9b02      	ldr	r3, [sp, #8]
 800a3fe:	9d00      	ldr	r5, [sp, #0]
 800a400:	930f      	str	r3, [sp, #60]	; 0x3c
 800a402:	ec41 0b19 	vmov	d9, r0, r1
 800a406:	4649      	mov	r1, r9
 800a408:	4640      	mov	r0, r8
 800a40a:	f7f6 fba5 	bl	8000b58 <__aeabi_d2iz>
 800a40e:	4606      	mov	r6, r0
 800a410:	f7f6 f888 	bl	8000524 <__aeabi_i2d>
 800a414:	3630      	adds	r6, #48	; 0x30
 800a416:	4602      	mov	r2, r0
 800a418:	460b      	mov	r3, r1
 800a41a:	4640      	mov	r0, r8
 800a41c:	4649      	mov	r1, r9
 800a41e:	f7f5 ff33 	bl	8000288 <__aeabi_dsub>
 800a422:	f805 6b01 	strb.w	r6, [r5], #1
 800a426:	9b02      	ldr	r3, [sp, #8]
 800a428:	429d      	cmp	r5, r3
 800a42a:	4680      	mov	r8, r0
 800a42c:	4689      	mov	r9, r1
 800a42e:	f04f 0200 	mov.w	r2, #0
 800a432:	d124      	bne.n	800a47e <_dtoa_r+0x62e>
 800a434:	4b1b      	ldr	r3, [pc, #108]	; (800a4a4 <_dtoa_r+0x654>)
 800a436:	ec51 0b19 	vmov	r0, r1, d9
 800a43a:	f7f5 ff27 	bl	800028c <__adddf3>
 800a43e:	4602      	mov	r2, r0
 800a440:	460b      	mov	r3, r1
 800a442:	4640      	mov	r0, r8
 800a444:	4649      	mov	r1, r9
 800a446:	f7f6 fb67 	bl	8000b18 <__aeabi_dcmpgt>
 800a44a:	2800      	cmp	r0, #0
 800a44c:	d173      	bne.n	800a536 <_dtoa_r+0x6e6>
 800a44e:	ec53 2b19 	vmov	r2, r3, d9
 800a452:	4914      	ldr	r1, [pc, #80]	; (800a4a4 <_dtoa_r+0x654>)
 800a454:	2000      	movs	r0, #0
 800a456:	f7f5 ff17 	bl	8000288 <__aeabi_dsub>
 800a45a:	4602      	mov	r2, r0
 800a45c:	460b      	mov	r3, r1
 800a45e:	4640      	mov	r0, r8
 800a460:	4649      	mov	r1, r9
 800a462:	f7f6 fb3b 	bl	8000adc <__aeabi_dcmplt>
 800a466:	2800      	cmp	r0, #0
 800a468:	f43f af2f 	beq.w	800a2ca <_dtoa_r+0x47a>
 800a46c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800a46e:	1e6b      	subs	r3, r5, #1
 800a470:	930f      	str	r3, [sp, #60]	; 0x3c
 800a472:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a476:	2b30      	cmp	r3, #48	; 0x30
 800a478:	d0f8      	beq.n	800a46c <_dtoa_r+0x61c>
 800a47a:	46bb      	mov	fp, r7
 800a47c:	e04a      	b.n	800a514 <_dtoa_r+0x6c4>
 800a47e:	4b06      	ldr	r3, [pc, #24]	; (800a498 <_dtoa_r+0x648>)
 800a480:	f7f6 f8ba 	bl	80005f8 <__aeabi_dmul>
 800a484:	4680      	mov	r8, r0
 800a486:	4689      	mov	r9, r1
 800a488:	e7bd      	b.n	800a406 <_dtoa_r+0x5b6>
 800a48a:	bf00      	nop
 800a48c:	0800dd58 	.word	0x0800dd58
 800a490:	0800dd30 	.word	0x0800dd30
 800a494:	3ff00000 	.word	0x3ff00000
 800a498:	40240000 	.word	0x40240000
 800a49c:	401c0000 	.word	0x401c0000
 800a4a0:	40140000 	.word	0x40140000
 800a4a4:	3fe00000 	.word	0x3fe00000
 800a4a8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800a4ac:	9d00      	ldr	r5, [sp, #0]
 800a4ae:	4642      	mov	r2, r8
 800a4b0:	464b      	mov	r3, r9
 800a4b2:	4630      	mov	r0, r6
 800a4b4:	4639      	mov	r1, r7
 800a4b6:	f7f6 f9c9 	bl	800084c <__aeabi_ddiv>
 800a4ba:	f7f6 fb4d 	bl	8000b58 <__aeabi_d2iz>
 800a4be:	9001      	str	r0, [sp, #4]
 800a4c0:	f7f6 f830 	bl	8000524 <__aeabi_i2d>
 800a4c4:	4642      	mov	r2, r8
 800a4c6:	464b      	mov	r3, r9
 800a4c8:	f7f6 f896 	bl	80005f8 <__aeabi_dmul>
 800a4cc:	4602      	mov	r2, r0
 800a4ce:	460b      	mov	r3, r1
 800a4d0:	4630      	mov	r0, r6
 800a4d2:	4639      	mov	r1, r7
 800a4d4:	f7f5 fed8 	bl	8000288 <__aeabi_dsub>
 800a4d8:	9e01      	ldr	r6, [sp, #4]
 800a4da:	9f04      	ldr	r7, [sp, #16]
 800a4dc:	3630      	adds	r6, #48	; 0x30
 800a4de:	f805 6b01 	strb.w	r6, [r5], #1
 800a4e2:	9e00      	ldr	r6, [sp, #0]
 800a4e4:	1bae      	subs	r6, r5, r6
 800a4e6:	42b7      	cmp	r7, r6
 800a4e8:	4602      	mov	r2, r0
 800a4ea:	460b      	mov	r3, r1
 800a4ec:	d134      	bne.n	800a558 <_dtoa_r+0x708>
 800a4ee:	f7f5 fecd 	bl	800028c <__adddf3>
 800a4f2:	4642      	mov	r2, r8
 800a4f4:	464b      	mov	r3, r9
 800a4f6:	4606      	mov	r6, r0
 800a4f8:	460f      	mov	r7, r1
 800a4fa:	f7f6 fb0d 	bl	8000b18 <__aeabi_dcmpgt>
 800a4fe:	b9c8      	cbnz	r0, 800a534 <_dtoa_r+0x6e4>
 800a500:	4642      	mov	r2, r8
 800a502:	464b      	mov	r3, r9
 800a504:	4630      	mov	r0, r6
 800a506:	4639      	mov	r1, r7
 800a508:	f7f6 fade 	bl	8000ac8 <__aeabi_dcmpeq>
 800a50c:	b110      	cbz	r0, 800a514 <_dtoa_r+0x6c4>
 800a50e:	9b01      	ldr	r3, [sp, #4]
 800a510:	07db      	lsls	r3, r3, #31
 800a512:	d40f      	bmi.n	800a534 <_dtoa_r+0x6e4>
 800a514:	4651      	mov	r1, sl
 800a516:	4620      	mov	r0, r4
 800a518:	f000 fbcc 	bl	800acb4 <_Bfree>
 800a51c:	2300      	movs	r3, #0
 800a51e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a520:	702b      	strb	r3, [r5, #0]
 800a522:	f10b 0301 	add.w	r3, fp, #1
 800a526:	6013      	str	r3, [r2, #0]
 800a528:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a52a:	2b00      	cmp	r3, #0
 800a52c:	f43f ace2 	beq.w	8009ef4 <_dtoa_r+0xa4>
 800a530:	601d      	str	r5, [r3, #0]
 800a532:	e4df      	b.n	8009ef4 <_dtoa_r+0xa4>
 800a534:	465f      	mov	r7, fp
 800a536:	462b      	mov	r3, r5
 800a538:	461d      	mov	r5, r3
 800a53a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a53e:	2a39      	cmp	r2, #57	; 0x39
 800a540:	d106      	bne.n	800a550 <_dtoa_r+0x700>
 800a542:	9a00      	ldr	r2, [sp, #0]
 800a544:	429a      	cmp	r2, r3
 800a546:	d1f7      	bne.n	800a538 <_dtoa_r+0x6e8>
 800a548:	9900      	ldr	r1, [sp, #0]
 800a54a:	2230      	movs	r2, #48	; 0x30
 800a54c:	3701      	adds	r7, #1
 800a54e:	700a      	strb	r2, [r1, #0]
 800a550:	781a      	ldrb	r2, [r3, #0]
 800a552:	3201      	adds	r2, #1
 800a554:	701a      	strb	r2, [r3, #0]
 800a556:	e790      	b.n	800a47a <_dtoa_r+0x62a>
 800a558:	4ba3      	ldr	r3, [pc, #652]	; (800a7e8 <_dtoa_r+0x998>)
 800a55a:	2200      	movs	r2, #0
 800a55c:	f7f6 f84c 	bl	80005f8 <__aeabi_dmul>
 800a560:	2200      	movs	r2, #0
 800a562:	2300      	movs	r3, #0
 800a564:	4606      	mov	r6, r0
 800a566:	460f      	mov	r7, r1
 800a568:	f7f6 faae 	bl	8000ac8 <__aeabi_dcmpeq>
 800a56c:	2800      	cmp	r0, #0
 800a56e:	d09e      	beq.n	800a4ae <_dtoa_r+0x65e>
 800a570:	e7d0      	b.n	800a514 <_dtoa_r+0x6c4>
 800a572:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a574:	2a00      	cmp	r2, #0
 800a576:	f000 80ca 	beq.w	800a70e <_dtoa_r+0x8be>
 800a57a:	9a07      	ldr	r2, [sp, #28]
 800a57c:	2a01      	cmp	r2, #1
 800a57e:	f300 80ad 	bgt.w	800a6dc <_dtoa_r+0x88c>
 800a582:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a584:	2a00      	cmp	r2, #0
 800a586:	f000 80a5 	beq.w	800a6d4 <_dtoa_r+0x884>
 800a58a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a58e:	9e08      	ldr	r6, [sp, #32]
 800a590:	9d05      	ldr	r5, [sp, #20]
 800a592:	9a05      	ldr	r2, [sp, #20]
 800a594:	441a      	add	r2, r3
 800a596:	9205      	str	r2, [sp, #20]
 800a598:	9a06      	ldr	r2, [sp, #24]
 800a59a:	2101      	movs	r1, #1
 800a59c:	441a      	add	r2, r3
 800a59e:	4620      	mov	r0, r4
 800a5a0:	9206      	str	r2, [sp, #24]
 800a5a2:	f000 fc87 	bl	800aeb4 <__i2b>
 800a5a6:	4607      	mov	r7, r0
 800a5a8:	b165      	cbz	r5, 800a5c4 <_dtoa_r+0x774>
 800a5aa:	9b06      	ldr	r3, [sp, #24]
 800a5ac:	2b00      	cmp	r3, #0
 800a5ae:	dd09      	ble.n	800a5c4 <_dtoa_r+0x774>
 800a5b0:	42ab      	cmp	r3, r5
 800a5b2:	9a05      	ldr	r2, [sp, #20]
 800a5b4:	bfa8      	it	ge
 800a5b6:	462b      	movge	r3, r5
 800a5b8:	1ad2      	subs	r2, r2, r3
 800a5ba:	9205      	str	r2, [sp, #20]
 800a5bc:	9a06      	ldr	r2, [sp, #24]
 800a5be:	1aed      	subs	r5, r5, r3
 800a5c0:	1ad3      	subs	r3, r2, r3
 800a5c2:	9306      	str	r3, [sp, #24]
 800a5c4:	9b08      	ldr	r3, [sp, #32]
 800a5c6:	b1f3      	cbz	r3, 800a606 <_dtoa_r+0x7b6>
 800a5c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a5ca:	2b00      	cmp	r3, #0
 800a5cc:	f000 80a3 	beq.w	800a716 <_dtoa_r+0x8c6>
 800a5d0:	2e00      	cmp	r6, #0
 800a5d2:	dd10      	ble.n	800a5f6 <_dtoa_r+0x7a6>
 800a5d4:	4639      	mov	r1, r7
 800a5d6:	4632      	mov	r2, r6
 800a5d8:	4620      	mov	r0, r4
 800a5da:	f000 fd2b 	bl	800b034 <__pow5mult>
 800a5de:	4652      	mov	r2, sl
 800a5e0:	4601      	mov	r1, r0
 800a5e2:	4607      	mov	r7, r0
 800a5e4:	4620      	mov	r0, r4
 800a5e6:	f000 fc7b 	bl	800aee0 <__multiply>
 800a5ea:	4651      	mov	r1, sl
 800a5ec:	4680      	mov	r8, r0
 800a5ee:	4620      	mov	r0, r4
 800a5f0:	f000 fb60 	bl	800acb4 <_Bfree>
 800a5f4:	46c2      	mov	sl, r8
 800a5f6:	9b08      	ldr	r3, [sp, #32]
 800a5f8:	1b9a      	subs	r2, r3, r6
 800a5fa:	d004      	beq.n	800a606 <_dtoa_r+0x7b6>
 800a5fc:	4651      	mov	r1, sl
 800a5fe:	4620      	mov	r0, r4
 800a600:	f000 fd18 	bl	800b034 <__pow5mult>
 800a604:	4682      	mov	sl, r0
 800a606:	2101      	movs	r1, #1
 800a608:	4620      	mov	r0, r4
 800a60a:	f000 fc53 	bl	800aeb4 <__i2b>
 800a60e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a610:	2b00      	cmp	r3, #0
 800a612:	4606      	mov	r6, r0
 800a614:	f340 8081 	ble.w	800a71a <_dtoa_r+0x8ca>
 800a618:	461a      	mov	r2, r3
 800a61a:	4601      	mov	r1, r0
 800a61c:	4620      	mov	r0, r4
 800a61e:	f000 fd09 	bl	800b034 <__pow5mult>
 800a622:	9b07      	ldr	r3, [sp, #28]
 800a624:	2b01      	cmp	r3, #1
 800a626:	4606      	mov	r6, r0
 800a628:	dd7a      	ble.n	800a720 <_dtoa_r+0x8d0>
 800a62a:	f04f 0800 	mov.w	r8, #0
 800a62e:	6933      	ldr	r3, [r6, #16]
 800a630:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800a634:	6918      	ldr	r0, [r3, #16]
 800a636:	f000 fbef 	bl	800ae18 <__hi0bits>
 800a63a:	f1c0 0020 	rsb	r0, r0, #32
 800a63e:	9b06      	ldr	r3, [sp, #24]
 800a640:	4418      	add	r0, r3
 800a642:	f010 001f 	ands.w	r0, r0, #31
 800a646:	f000 8094 	beq.w	800a772 <_dtoa_r+0x922>
 800a64a:	f1c0 0320 	rsb	r3, r0, #32
 800a64e:	2b04      	cmp	r3, #4
 800a650:	f340 8085 	ble.w	800a75e <_dtoa_r+0x90e>
 800a654:	9b05      	ldr	r3, [sp, #20]
 800a656:	f1c0 001c 	rsb	r0, r0, #28
 800a65a:	4403      	add	r3, r0
 800a65c:	9305      	str	r3, [sp, #20]
 800a65e:	9b06      	ldr	r3, [sp, #24]
 800a660:	4403      	add	r3, r0
 800a662:	4405      	add	r5, r0
 800a664:	9306      	str	r3, [sp, #24]
 800a666:	9b05      	ldr	r3, [sp, #20]
 800a668:	2b00      	cmp	r3, #0
 800a66a:	dd05      	ble.n	800a678 <_dtoa_r+0x828>
 800a66c:	4651      	mov	r1, sl
 800a66e:	461a      	mov	r2, r3
 800a670:	4620      	mov	r0, r4
 800a672:	f000 fd39 	bl	800b0e8 <__lshift>
 800a676:	4682      	mov	sl, r0
 800a678:	9b06      	ldr	r3, [sp, #24]
 800a67a:	2b00      	cmp	r3, #0
 800a67c:	dd05      	ble.n	800a68a <_dtoa_r+0x83a>
 800a67e:	4631      	mov	r1, r6
 800a680:	461a      	mov	r2, r3
 800a682:	4620      	mov	r0, r4
 800a684:	f000 fd30 	bl	800b0e8 <__lshift>
 800a688:	4606      	mov	r6, r0
 800a68a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a68c:	2b00      	cmp	r3, #0
 800a68e:	d072      	beq.n	800a776 <_dtoa_r+0x926>
 800a690:	4631      	mov	r1, r6
 800a692:	4650      	mov	r0, sl
 800a694:	f000 fd94 	bl	800b1c0 <__mcmp>
 800a698:	2800      	cmp	r0, #0
 800a69a:	da6c      	bge.n	800a776 <_dtoa_r+0x926>
 800a69c:	2300      	movs	r3, #0
 800a69e:	4651      	mov	r1, sl
 800a6a0:	220a      	movs	r2, #10
 800a6a2:	4620      	mov	r0, r4
 800a6a4:	f000 fb28 	bl	800acf8 <__multadd>
 800a6a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a6aa:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a6ae:	4682      	mov	sl, r0
 800a6b0:	2b00      	cmp	r3, #0
 800a6b2:	f000 81b0 	beq.w	800aa16 <_dtoa_r+0xbc6>
 800a6b6:	2300      	movs	r3, #0
 800a6b8:	4639      	mov	r1, r7
 800a6ba:	220a      	movs	r2, #10
 800a6bc:	4620      	mov	r0, r4
 800a6be:	f000 fb1b 	bl	800acf8 <__multadd>
 800a6c2:	9b01      	ldr	r3, [sp, #4]
 800a6c4:	2b00      	cmp	r3, #0
 800a6c6:	4607      	mov	r7, r0
 800a6c8:	f300 8096 	bgt.w	800a7f8 <_dtoa_r+0x9a8>
 800a6cc:	9b07      	ldr	r3, [sp, #28]
 800a6ce:	2b02      	cmp	r3, #2
 800a6d0:	dc59      	bgt.n	800a786 <_dtoa_r+0x936>
 800a6d2:	e091      	b.n	800a7f8 <_dtoa_r+0x9a8>
 800a6d4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a6d6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800a6da:	e758      	b.n	800a58e <_dtoa_r+0x73e>
 800a6dc:	9b04      	ldr	r3, [sp, #16]
 800a6de:	1e5e      	subs	r6, r3, #1
 800a6e0:	9b08      	ldr	r3, [sp, #32]
 800a6e2:	42b3      	cmp	r3, r6
 800a6e4:	bfbf      	itttt	lt
 800a6e6:	9b08      	ldrlt	r3, [sp, #32]
 800a6e8:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800a6ea:	9608      	strlt	r6, [sp, #32]
 800a6ec:	1af3      	sublt	r3, r6, r3
 800a6ee:	bfb4      	ite	lt
 800a6f0:	18d2      	addlt	r2, r2, r3
 800a6f2:	1b9e      	subge	r6, r3, r6
 800a6f4:	9b04      	ldr	r3, [sp, #16]
 800a6f6:	bfbc      	itt	lt
 800a6f8:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800a6fa:	2600      	movlt	r6, #0
 800a6fc:	2b00      	cmp	r3, #0
 800a6fe:	bfb7      	itett	lt
 800a700:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800a704:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800a708:	1a9d      	sublt	r5, r3, r2
 800a70a:	2300      	movlt	r3, #0
 800a70c:	e741      	b.n	800a592 <_dtoa_r+0x742>
 800a70e:	9e08      	ldr	r6, [sp, #32]
 800a710:	9d05      	ldr	r5, [sp, #20]
 800a712:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800a714:	e748      	b.n	800a5a8 <_dtoa_r+0x758>
 800a716:	9a08      	ldr	r2, [sp, #32]
 800a718:	e770      	b.n	800a5fc <_dtoa_r+0x7ac>
 800a71a:	9b07      	ldr	r3, [sp, #28]
 800a71c:	2b01      	cmp	r3, #1
 800a71e:	dc19      	bgt.n	800a754 <_dtoa_r+0x904>
 800a720:	9b02      	ldr	r3, [sp, #8]
 800a722:	b9bb      	cbnz	r3, 800a754 <_dtoa_r+0x904>
 800a724:	9b03      	ldr	r3, [sp, #12]
 800a726:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a72a:	b99b      	cbnz	r3, 800a754 <_dtoa_r+0x904>
 800a72c:	9b03      	ldr	r3, [sp, #12]
 800a72e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a732:	0d1b      	lsrs	r3, r3, #20
 800a734:	051b      	lsls	r3, r3, #20
 800a736:	b183      	cbz	r3, 800a75a <_dtoa_r+0x90a>
 800a738:	9b05      	ldr	r3, [sp, #20]
 800a73a:	3301      	adds	r3, #1
 800a73c:	9305      	str	r3, [sp, #20]
 800a73e:	9b06      	ldr	r3, [sp, #24]
 800a740:	3301      	adds	r3, #1
 800a742:	9306      	str	r3, [sp, #24]
 800a744:	f04f 0801 	mov.w	r8, #1
 800a748:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a74a:	2b00      	cmp	r3, #0
 800a74c:	f47f af6f 	bne.w	800a62e <_dtoa_r+0x7de>
 800a750:	2001      	movs	r0, #1
 800a752:	e774      	b.n	800a63e <_dtoa_r+0x7ee>
 800a754:	f04f 0800 	mov.w	r8, #0
 800a758:	e7f6      	b.n	800a748 <_dtoa_r+0x8f8>
 800a75a:	4698      	mov	r8, r3
 800a75c:	e7f4      	b.n	800a748 <_dtoa_r+0x8f8>
 800a75e:	d082      	beq.n	800a666 <_dtoa_r+0x816>
 800a760:	9a05      	ldr	r2, [sp, #20]
 800a762:	331c      	adds	r3, #28
 800a764:	441a      	add	r2, r3
 800a766:	9205      	str	r2, [sp, #20]
 800a768:	9a06      	ldr	r2, [sp, #24]
 800a76a:	441a      	add	r2, r3
 800a76c:	441d      	add	r5, r3
 800a76e:	9206      	str	r2, [sp, #24]
 800a770:	e779      	b.n	800a666 <_dtoa_r+0x816>
 800a772:	4603      	mov	r3, r0
 800a774:	e7f4      	b.n	800a760 <_dtoa_r+0x910>
 800a776:	9b04      	ldr	r3, [sp, #16]
 800a778:	2b00      	cmp	r3, #0
 800a77a:	dc37      	bgt.n	800a7ec <_dtoa_r+0x99c>
 800a77c:	9b07      	ldr	r3, [sp, #28]
 800a77e:	2b02      	cmp	r3, #2
 800a780:	dd34      	ble.n	800a7ec <_dtoa_r+0x99c>
 800a782:	9b04      	ldr	r3, [sp, #16]
 800a784:	9301      	str	r3, [sp, #4]
 800a786:	9b01      	ldr	r3, [sp, #4]
 800a788:	b963      	cbnz	r3, 800a7a4 <_dtoa_r+0x954>
 800a78a:	4631      	mov	r1, r6
 800a78c:	2205      	movs	r2, #5
 800a78e:	4620      	mov	r0, r4
 800a790:	f000 fab2 	bl	800acf8 <__multadd>
 800a794:	4601      	mov	r1, r0
 800a796:	4606      	mov	r6, r0
 800a798:	4650      	mov	r0, sl
 800a79a:	f000 fd11 	bl	800b1c0 <__mcmp>
 800a79e:	2800      	cmp	r0, #0
 800a7a0:	f73f adbb 	bgt.w	800a31a <_dtoa_r+0x4ca>
 800a7a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a7a6:	9d00      	ldr	r5, [sp, #0]
 800a7a8:	ea6f 0b03 	mvn.w	fp, r3
 800a7ac:	f04f 0800 	mov.w	r8, #0
 800a7b0:	4631      	mov	r1, r6
 800a7b2:	4620      	mov	r0, r4
 800a7b4:	f000 fa7e 	bl	800acb4 <_Bfree>
 800a7b8:	2f00      	cmp	r7, #0
 800a7ba:	f43f aeab 	beq.w	800a514 <_dtoa_r+0x6c4>
 800a7be:	f1b8 0f00 	cmp.w	r8, #0
 800a7c2:	d005      	beq.n	800a7d0 <_dtoa_r+0x980>
 800a7c4:	45b8      	cmp	r8, r7
 800a7c6:	d003      	beq.n	800a7d0 <_dtoa_r+0x980>
 800a7c8:	4641      	mov	r1, r8
 800a7ca:	4620      	mov	r0, r4
 800a7cc:	f000 fa72 	bl	800acb4 <_Bfree>
 800a7d0:	4639      	mov	r1, r7
 800a7d2:	4620      	mov	r0, r4
 800a7d4:	f000 fa6e 	bl	800acb4 <_Bfree>
 800a7d8:	e69c      	b.n	800a514 <_dtoa_r+0x6c4>
 800a7da:	2600      	movs	r6, #0
 800a7dc:	4637      	mov	r7, r6
 800a7de:	e7e1      	b.n	800a7a4 <_dtoa_r+0x954>
 800a7e0:	46bb      	mov	fp, r7
 800a7e2:	4637      	mov	r7, r6
 800a7e4:	e599      	b.n	800a31a <_dtoa_r+0x4ca>
 800a7e6:	bf00      	nop
 800a7e8:	40240000 	.word	0x40240000
 800a7ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a7ee:	2b00      	cmp	r3, #0
 800a7f0:	f000 80c8 	beq.w	800a984 <_dtoa_r+0xb34>
 800a7f4:	9b04      	ldr	r3, [sp, #16]
 800a7f6:	9301      	str	r3, [sp, #4]
 800a7f8:	2d00      	cmp	r5, #0
 800a7fa:	dd05      	ble.n	800a808 <_dtoa_r+0x9b8>
 800a7fc:	4639      	mov	r1, r7
 800a7fe:	462a      	mov	r2, r5
 800a800:	4620      	mov	r0, r4
 800a802:	f000 fc71 	bl	800b0e8 <__lshift>
 800a806:	4607      	mov	r7, r0
 800a808:	f1b8 0f00 	cmp.w	r8, #0
 800a80c:	d05b      	beq.n	800a8c6 <_dtoa_r+0xa76>
 800a80e:	6879      	ldr	r1, [r7, #4]
 800a810:	4620      	mov	r0, r4
 800a812:	f000 fa0f 	bl	800ac34 <_Balloc>
 800a816:	4605      	mov	r5, r0
 800a818:	b928      	cbnz	r0, 800a826 <_dtoa_r+0x9d6>
 800a81a:	4b83      	ldr	r3, [pc, #524]	; (800aa28 <_dtoa_r+0xbd8>)
 800a81c:	4602      	mov	r2, r0
 800a81e:	f240 21ef 	movw	r1, #751	; 0x2ef
 800a822:	f7ff bb2e 	b.w	8009e82 <_dtoa_r+0x32>
 800a826:	693a      	ldr	r2, [r7, #16]
 800a828:	3202      	adds	r2, #2
 800a82a:	0092      	lsls	r2, r2, #2
 800a82c:	f107 010c 	add.w	r1, r7, #12
 800a830:	300c      	adds	r0, #12
 800a832:	f7ff fa68 	bl	8009d06 <memcpy>
 800a836:	2201      	movs	r2, #1
 800a838:	4629      	mov	r1, r5
 800a83a:	4620      	mov	r0, r4
 800a83c:	f000 fc54 	bl	800b0e8 <__lshift>
 800a840:	9b00      	ldr	r3, [sp, #0]
 800a842:	3301      	adds	r3, #1
 800a844:	9304      	str	r3, [sp, #16]
 800a846:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a84a:	4413      	add	r3, r2
 800a84c:	9308      	str	r3, [sp, #32]
 800a84e:	9b02      	ldr	r3, [sp, #8]
 800a850:	f003 0301 	and.w	r3, r3, #1
 800a854:	46b8      	mov	r8, r7
 800a856:	9306      	str	r3, [sp, #24]
 800a858:	4607      	mov	r7, r0
 800a85a:	9b04      	ldr	r3, [sp, #16]
 800a85c:	4631      	mov	r1, r6
 800a85e:	3b01      	subs	r3, #1
 800a860:	4650      	mov	r0, sl
 800a862:	9301      	str	r3, [sp, #4]
 800a864:	f7ff fa6b 	bl	8009d3e <quorem>
 800a868:	4641      	mov	r1, r8
 800a86a:	9002      	str	r0, [sp, #8]
 800a86c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800a870:	4650      	mov	r0, sl
 800a872:	f000 fca5 	bl	800b1c0 <__mcmp>
 800a876:	463a      	mov	r2, r7
 800a878:	9005      	str	r0, [sp, #20]
 800a87a:	4631      	mov	r1, r6
 800a87c:	4620      	mov	r0, r4
 800a87e:	f000 fcbb 	bl	800b1f8 <__mdiff>
 800a882:	68c2      	ldr	r2, [r0, #12]
 800a884:	4605      	mov	r5, r0
 800a886:	bb02      	cbnz	r2, 800a8ca <_dtoa_r+0xa7a>
 800a888:	4601      	mov	r1, r0
 800a88a:	4650      	mov	r0, sl
 800a88c:	f000 fc98 	bl	800b1c0 <__mcmp>
 800a890:	4602      	mov	r2, r0
 800a892:	4629      	mov	r1, r5
 800a894:	4620      	mov	r0, r4
 800a896:	9209      	str	r2, [sp, #36]	; 0x24
 800a898:	f000 fa0c 	bl	800acb4 <_Bfree>
 800a89c:	9b07      	ldr	r3, [sp, #28]
 800a89e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a8a0:	9d04      	ldr	r5, [sp, #16]
 800a8a2:	ea43 0102 	orr.w	r1, r3, r2
 800a8a6:	9b06      	ldr	r3, [sp, #24]
 800a8a8:	4319      	orrs	r1, r3
 800a8aa:	d110      	bne.n	800a8ce <_dtoa_r+0xa7e>
 800a8ac:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800a8b0:	d029      	beq.n	800a906 <_dtoa_r+0xab6>
 800a8b2:	9b05      	ldr	r3, [sp, #20]
 800a8b4:	2b00      	cmp	r3, #0
 800a8b6:	dd02      	ble.n	800a8be <_dtoa_r+0xa6e>
 800a8b8:	9b02      	ldr	r3, [sp, #8]
 800a8ba:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800a8be:	9b01      	ldr	r3, [sp, #4]
 800a8c0:	f883 9000 	strb.w	r9, [r3]
 800a8c4:	e774      	b.n	800a7b0 <_dtoa_r+0x960>
 800a8c6:	4638      	mov	r0, r7
 800a8c8:	e7ba      	b.n	800a840 <_dtoa_r+0x9f0>
 800a8ca:	2201      	movs	r2, #1
 800a8cc:	e7e1      	b.n	800a892 <_dtoa_r+0xa42>
 800a8ce:	9b05      	ldr	r3, [sp, #20]
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	db04      	blt.n	800a8de <_dtoa_r+0xa8e>
 800a8d4:	9907      	ldr	r1, [sp, #28]
 800a8d6:	430b      	orrs	r3, r1
 800a8d8:	9906      	ldr	r1, [sp, #24]
 800a8da:	430b      	orrs	r3, r1
 800a8dc:	d120      	bne.n	800a920 <_dtoa_r+0xad0>
 800a8de:	2a00      	cmp	r2, #0
 800a8e0:	dded      	ble.n	800a8be <_dtoa_r+0xa6e>
 800a8e2:	4651      	mov	r1, sl
 800a8e4:	2201      	movs	r2, #1
 800a8e6:	4620      	mov	r0, r4
 800a8e8:	f000 fbfe 	bl	800b0e8 <__lshift>
 800a8ec:	4631      	mov	r1, r6
 800a8ee:	4682      	mov	sl, r0
 800a8f0:	f000 fc66 	bl	800b1c0 <__mcmp>
 800a8f4:	2800      	cmp	r0, #0
 800a8f6:	dc03      	bgt.n	800a900 <_dtoa_r+0xab0>
 800a8f8:	d1e1      	bne.n	800a8be <_dtoa_r+0xa6e>
 800a8fa:	f019 0f01 	tst.w	r9, #1
 800a8fe:	d0de      	beq.n	800a8be <_dtoa_r+0xa6e>
 800a900:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800a904:	d1d8      	bne.n	800a8b8 <_dtoa_r+0xa68>
 800a906:	9a01      	ldr	r2, [sp, #4]
 800a908:	2339      	movs	r3, #57	; 0x39
 800a90a:	7013      	strb	r3, [r2, #0]
 800a90c:	462b      	mov	r3, r5
 800a90e:	461d      	mov	r5, r3
 800a910:	3b01      	subs	r3, #1
 800a912:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800a916:	2a39      	cmp	r2, #57	; 0x39
 800a918:	d06c      	beq.n	800a9f4 <_dtoa_r+0xba4>
 800a91a:	3201      	adds	r2, #1
 800a91c:	701a      	strb	r2, [r3, #0]
 800a91e:	e747      	b.n	800a7b0 <_dtoa_r+0x960>
 800a920:	2a00      	cmp	r2, #0
 800a922:	dd07      	ble.n	800a934 <_dtoa_r+0xae4>
 800a924:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800a928:	d0ed      	beq.n	800a906 <_dtoa_r+0xab6>
 800a92a:	9a01      	ldr	r2, [sp, #4]
 800a92c:	f109 0301 	add.w	r3, r9, #1
 800a930:	7013      	strb	r3, [r2, #0]
 800a932:	e73d      	b.n	800a7b0 <_dtoa_r+0x960>
 800a934:	9b04      	ldr	r3, [sp, #16]
 800a936:	9a08      	ldr	r2, [sp, #32]
 800a938:	f803 9c01 	strb.w	r9, [r3, #-1]
 800a93c:	4293      	cmp	r3, r2
 800a93e:	d043      	beq.n	800a9c8 <_dtoa_r+0xb78>
 800a940:	4651      	mov	r1, sl
 800a942:	2300      	movs	r3, #0
 800a944:	220a      	movs	r2, #10
 800a946:	4620      	mov	r0, r4
 800a948:	f000 f9d6 	bl	800acf8 <__multadd>
 800a94c:	45b8      	cmp	r8, r7
 800a94e:	4682      	mov	sl, r0
 800a950:	f04f 0300 	mov.w	r3, #0
 800a954:	f04f 020a 	mov.w	r2, #10
 800a958:	4641      	mov	r1, r8
 800a95a:	4620      	mov	r0, r4
 800a95c:	d107      	bne.n	800a96e <_dtoa_r+0xb1e>
 800a95e:	f000 f9cb 	bl	800acf8 <__multadd>
 800a962:	4680      	mov	r8, r0
 800a964:	4607      	mov	r7, r0
 800a966:	9b04      	ldr	r3, [sp, #16]
 800a968:	3301      	adds	r3, #1
 800a96a:	9304      	str	r3, [sp, #16]
 800a96c:	e775      	b.n	800a85a <_dtoa_r+0xa0a>
 800a96e:	f000 f9c3 	bl	800acf8 <__multadd>
 800a972:	4639      	mov	r1, r7
 800a974:	4680      	mov	r8, r0
 800a976:	2300      	movs	r3, #0
 800a978:	220a      	movs	r2, #10
 800a97a:	4620      	mov	r0, r4
 800a97c:	f000 f9bc 	bl	800acf8 <__multadd>
 800a980:	4607      	mov	r7, r0
 800a982:	e7f0      	b.n	800a966 <_dtoa_r+0xb16>
 800a984:	9b04      	ldr	r3, [sp, #16]
 800a986:	9301      	str	r3, [sp, #4]
 800a988:	9d00      	ldr	r5, [sp, #0]
 800a98a:	4631      	mov	r1, r6
 800a98c:	4650      	mov	r0, sl
 800a98e:	f7ff f9d6 	bl	8009d3e <quorem>
 800a992:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800a996:	9b00      	ldr	r3, [sp, #0]
 800a998:	f805 9b01 	strb.w	r9, [r5], #1
 800a99c:	1aea      	subs	r2, r5, r3
 800a99e:	9b01      	ldr	r3, [sp, #4]
 800a9a0:	4293      	cmp	r3, r2
 800a9a2:	dd07      	ble.n	800a9b4 <_dtoa_r+0xb64>
 800a9a4:	4651      	mov	r1, sl
 800a9a6:	2300      	movs	r3, #0
 800a9a8:	220a      	movs	r2, #10
 800a9aa:	4620      	mov	r0, r4
 800a9ac:	f000 f9a4 	bl	800acf8 <__multadd>
 800a9b0:	4682      	mov	sl, r0
 800a9b2:	e7ea      	b.n	800a98a <_dtoa_r+0xb3a>
 800a9b4:	9b01      	ldr	r3, [sp, #4]
 800a9b6:	2b00      	cmp	r3, #0
 800a9b8:	bfc8      	it	gt
 800a9ba:	461d      	movgt	r5, r3
 800a9bc:	9b00      	ldr	r3, [sp, #0]
 800a9be:	bfd8      	it	le
 800a9c0:	2501      	movle	r5, #1
 800a9c2:	441d      	add	r5, r3
 800a9c4:	f04f 0800 	mov.w	r8, #0
 800a9c8:	4651      	mov	r1, sl
 800a9ca:	2201      	movs	r2, #1
 800a9cc:	4620      	mov	r0, r4
 800a9ce:	f000 fb8b 	bl	800b0e8 <__lshift>
 800a9d2:	4631      	mov	r1, r6
 800a9d4:	4682      	mov	sl, r0
 800a9d6:	f000 fbf3 	bl	800b1c0 <__mcmp>
 800a9da:	2800      	cmp	r0, #0
 800a9dc:	dc96      	bgt.n	800a90c <_dtoa_r+0xabc>
 800a9de:	d102      	bne.n	800a9e6 <_dtoa_r+0xb96>
 800a9e0:	f019 0f01 	tst.w	r9, #1
 800a9e4:	d192      	bne.n	800a90c <_dtoa_r+0xabc>
 800a9e6:	462b      	mov	r3, r5
 800a9e8:	461d      	mov	r5, r3
 800a9ea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a9ee:	2a30      	cmp	r2, #48	; 0x30
 800a9f0:	d0fa      	beq.n	800a9e8 <_dtoa_r+0xb98>
 800a9f2:	e6dd      	b.n	800a7b0 <_dtoa_r+0x960>
 800a9f4:	9a00      	ldr	r2, [sp, #0]
 800a9f6:	429a      	cmp	r2, r3
 800a9f8:	d189      	bne.n	800a90e <_dtoa_r+0xabe>
 800a9fa:	f10b 0b01 	add.w	fp, fp, #1
 800a9fe:	2331      	movs	r3, #49	; 0x31
 800aa00:	e796      	b.n	800a930 <_dtoa_r+0xae0>
 800aa02:	4b0a      	ldr	r3, [pc, #40]	; (800aa2c <_dtoa_r+0xbdc>)
 800aa04:	f7ff ba99 	b.w	8009f3a <_dtoa_r+0xea>
 800aa08:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800aa0a:	2b00      	cmp	r3, #0
 800aa0c:	f47f aa6d 	bne.w	8009eea <_dtoa_r+0x9a>
 800aa10:	4b07      	ldr	r3, [pc, #28]	; (800aa30 <_dtoa_r+0xbe0>)
 800aa12:	f7ff ba92 	b.w	8009f3a <_dtoa_r+0xea>
 800aa16:	9b01      	ldr	r3, [sp, #4]
 800aa18:	2b00      	cmp	r3, #0
 800aa1a:	dcb5      	bgt.n	800a988 <_dtoa_r+0xb38>
 800aa1c:	9b07      	ldr	r3, [sp, #28]
 800aa1e:	2b02      	cmp	r3, #2
 800aa20:	f73f aeb1 	bgt.w	800a786 <_dtoa_r+0x936>
 800aa24:	e7b0      	b.n	800a988 <_dtoa_r+0xb38>
 800aa26:	bf00      	nop
 800aa28:	0800dcc5 	.word	0x0800dcc5
 800aa2c:	0800dc20 	.word	0x0800dc20
 800aa30:	0800dc49 	.word	0x0800dc49

0800aa34 <_free_r>:
 800aa34:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800aa36:	2900      	cmp	r1, #0
 800aa38:	d044      	beq.n	800aac4 <_free_r+0x90>
 800aa3a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800aa3e:	9001      	str	r0, [sp, #4]
 800aa40:	2b00      	cmp	r3, #0
 800aa42:	f1a1 0404 	sub.w	r4, r1, #4
 800aa46:	bfb8      	it	lt
 800aa48:	18e4      	addlt	r4, r4, r3
 800aa4a:	f000 f8e7 	bl	800ac1c <__malloc_lock>
 800aa4e:	4a1e      	ldr	r2, [pc, #120]	; (800aac8 <_free_r+0x94>)
 800aa50:	9801      	ldr	r0, [sp, #4]
 800aa52:	6813      	ldr	r3, [r2, #0]
 800aa54:	b933      	cbnz	r3, 800aa64 <_free_r+0x30>
 800aa56:	6063      	str	r3, [r4, #4]
 800aa58:	6014      	str	r4, [r2, #0]
 800aa5a:	b003      	add	sp, #12
 800aa5c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800aa60:	f000 b8e2 	b.w	800ac28 <__malloc_unlock>
 800aa64:	42a3      	cmp	r3, r4
 800aa66:	d908      	bls.n	800aa7a <_free_r+0x46>
 800aa68:	6825      	ldr	r5, [r4, #0]
 800aa6a:	1961      	adds	r1, r4, r5
 800aa6c:	428b      	cmp	r3, r1
 800aa6e:	bf01      	itttt	eq
 800aa70:	6819      	ldreq	r1, [r3, #0]
 800aa72:	685b      	ldreq	r3, [r3, #4]
 800aa74:	1949      	addeq	r1, r1, r5
 800aa76:	6021      	streq	r1, [r4, #0]
 800aa78:	e7ed      	b.n	800aa56 <_free_r+0x22>
 800aa7a:	461a      	mov	r2, r3
 800aa7c:	685b      	ldr	r3, [r3, #4]
 800aa7e:	b10b      	cbz	r3, 800aa84 <_free_r+0x50>
 800aa80:	42a3      	cmp	r3, r4
 800aa82:	d9fa      	bls.n	800aa7a <_free_r+0x46>
 800aa84:	6811      	ldr	r1, [r2, #0]
 800aa86:	1855      	adds	r5, r2, r1
 800aa88:	42a5      	cmp	r5, r4
 800aa8a:	d10b      	bne.n	800aaa4 <_free_r+0x70>
 800aa8c:	6824      	ldr	r4, [r4, #0]
 800aa8e:	4421      	add	r1, r4
 800aa90:	1854      	adds	r4, r2, r1
 800aa92:	42a3      	cmp	r3, r4
 800aa94:	6011      	str	r1, [r2, #0]
 800aa96:	d1e0      	bne.n	800aa5a <_free_r+0x26>
 800aa98:	681c      	ldr	r4, [r3, #0]
 800aa9a:	685b      	ldr	r3, [r3, #4]
 800aa9c:	6053      	str	r3, [r2, #4]
 800aa9e:	440c      	add	r4, r1
 800aaa0:	6014      	str	r4, [r2, #0]
 800aaa2:	e7da      	b.n	800aa5a <_free_r+0x26>
 800aaa4:	d902      	bls.n	800aaac <_free_r+0x78>
 800aaa6:	230c      	movs	r3, #12
 800aaa8:	6003      	str	r3, [r0, #0]
 800aaaa:	e7d6      	b.n	800aa5a <_free_r+0x26>
 800aaac:	6825      	ldr	r5, [r4, #0]
 800aaae:	1961      	adds	r1, r4, r5
 800aab0:	428b      	cmp	r3, r1
 800aab2:	bf04      	itt	eq
 800aab4:	6819      	ldreq	r1, [r3, #0]
 800aab6:	685b      	ldreq	r3, [r3, #4]
 800aab8:	6063      	str	r3, [r4, #4]
 800aaba:	bf04      	itt	eq
 800aabc:	1949      	addeq	r1, r1, r5
 800aabe:	6021      	streq	r1, [r4, #0]
 800aac0:	6054      	str	r4, [r2, #4]
 800aac2:	e7ca      	b.n	800aa5a <_free_r+0x26>
 800aac4:	b003      	add	sp, #12
 800aac6:	bd30      	pop	{r4, r5, pc}
 800aac8:	20000c34 	.word	0x20000c34

0800aacc <malloc>:
 800aacc:	4b02      	ldr	r3, [pc, #8]	; (800aad8 <malloc+0xc>)
 800aace:	4601      	mov	r1, r0
 800aad0:	6818      	ldr	r0, [r3, #0]
 800aad2:	f000 b823 	b.w	800ab1c <_malloc_r>
 800aad6:	bf00      	nop
 800aad8:	20000070 	.word	0x20000070

0800aadc <sbrk_aligned>:
 800aadc:	b570      	push	{r4, r5, r6, lr}
 800aade:	4e0e      	ldr	r6, [pc, #56]	; (800ab18 <sbrk_aligned+0x3c>)
 800aae0:	460c      	mov	r4, r1
 800aae2:	6831      	ldr	r1, [r6, #0]
 800aae4:	4605      	mov	r5, r0
 800aae6:	b911      	cbnz	r1, 800aaee <sbrk_aligned+0x12>
 800aae8:	f002 f838 	bl	800cb5c <_sbrk_r>
 800aaec:	6030      	str	r0, [r6, #0]
 800aaee:	4621      	mov	r1, r4
 800aaf0:	4628      	mov	r0, r5
 800aaf2:	f002 f833 	bl	800cb5c <_sbrk_r>
 800aaf6:	1c43      	adds	r3, r0, #1
 800aaf8:	d00a      	beq.n	800ab10 <sbrk_aligned+0x34>
 800aafa:	1cc4      	adds	r4, r0, #3
 800aafc:	f024 0403 	bic.w	r4, r4, #3
 800ab00:	42a0      	cmp	r0, r4
 800ab02:	d007      	beq.n	800ab14 <sbrk_aligned+0x38>
 800ab04:	1a21      	subs	r1, r4, r0
 800ab06:	4628      	mov	r0, r5
 800ab08:	f002 f828 	bl	800cb5c <_sbrk_r>
 800ab0c:	3001      	adds	r0, #1
 800ab0e:	d101      	bne.n	800ab14 <sbrk_aligned+0x38>
 800ab10:	f04f 34ff 	mov.w	r4, #4294967295
 800ab14:	4620      	mov	r0, r4
 800ab16:	bd70      	pop	{r4, r5, r6, pc}
 800ab18:	20000c38 	.word	0x20000c38

0800ab1c <_malloc_r>:
 800ab1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ab20:	1ccd      	adds	r5, r1, #3
 800ab22:	f025 0503 	bic.w	r5, r5, #3
 800ab26:	3508      	adds	r5, #8
 800ab28:	2d0c      	cmp	r5, #12
 800ab2a:	bf38      	it	cc
 800ab2c:	250c      	movcc	r5, #12
 800ab2e:	2d00      	cmp	r5, #0
 800ab30:	4607      	mov	r7, r0
 800ab32:	db01      	blt.n	800ab38 <_malloc_r+0x1c>
 800ab34:	42a9      	cmp	r1, r5
 800ab36:	d905      	bls.n	800ab44 <_malloc_r+0x28>
 800ab38:	230c      	movs	r3, #12
 800ab3a:	603b      	str	r3, [r7, #0]
 800ab3c:	2600      	movs	r6, #0
 800ab3e:	4630      	mov	r0, r6
 800ab40:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ab44:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800ac18 <_malloc_r+0xfc>
 800ab48:	f000 f868 	bl	800ac1c <__malloc_lock>
 800ab4c:	f8d8 3000 	ldr.w	r3, [r8]
 800ab50:	461c      	mov	r4, r3
 800ab52:	bb5c      	cbnz	r4, 800abac <_malloc_r+0x90>
 800ab54:	4629      	mov	r1, r5
 800ab56:	4638      	mov	r0, r7
 800ab58:	f7ff ffc0 	bl	800aadc <sbrk_aligned>
 800ab5c:	1c43      	adds	r3, r0, #1
 800ab5e:	4604      	mov	r4, r0
 800ab60:	d155      	bne.n	800ac0e <_malloc_r+0xf2>
 800ab62:	f8d8 4000 	ldr.w	r4, [r8]
 800ab66:	4626      	mov	r6, r4
 800ab68:	2e00      	cmp	r6, #0
 800ab6a:	d145      	bne.n	800abf8 <_malloc_r+0xdc>
 800ab6c:	2c00      	cmp	r4, #0
 800ab6e:	d048      	beq.n	800ac02 <_malloc_r+0xe6>
 800ab70:	6823      	ldr	r3, [r4, #0]
 800ab72:	4631      	mov	r1, r6
 800ab74:	4638      	mov	r0, r7
 800ab76:	eb04 0903 	add.w	r9, r4, r3
 800ab7a:	f001 ffef 	bl	800cb5c <_sbrk_r>
 800ab7e:	4581      	cmp	r9, r0
 800ab80:	d13f      	bne.n	800ac02 <_malloc_r+0xe6>
 800ab82:	6821      	ldr	r1, [r4, #0]
 800ab84:	1a6d      	subs	r5, r5, r1
 800ab86:	4629      	mov	r1, r5
 800ab88:	4638      	mov	r0, r7
 800ab8a:	f7ff ffa7 	bl	800aadc <sbrk_aligned>
 800ab8e:	3001      	adds	r0, #1
 800ab90:	d037      	beq.n	800ac02 <_malloc_r+0xe6>
 800ab92:	6823      	ldr	r3, [r4, #0]
 800ab94:	442b      	add	r3, r5
 800ab96:	6023      	str	r3, [r4, #0]
 800ab98:	f8d8 3000 	ldr.w	r3, [r8]
 800ab9c:	2b00      	cmp	r3, #0
 800ab9e:	d038      	beq.n	800ac12 <_malloc_r+0xf6>
 800aba0:	685a      	ldr	r2, [r3, #4]
 800aba2:	42a2      	cmp	r2, r4
 800aba4:	d12b      	bne.n	800abfe <_malloc_r+0xe2>
 800aba6:	2200      	movs	r2, #0
 800aba8:	605a      	str	r2, [r3, #4]
 800abaa:	e00f      	b.n	800abcc <_malloc_r+0xb0>
 800abac:	6822      	ldr	r2, [r4, #0]
 800abae:	1b52      	subs	r2, r2, r5
 800abb0:	d41f      	bmi.n	800abf2 <_malloc_r+0xd6>
 800abb2:	2a0b      	cmp	r2, #11
 800abb4:	d917      	bls.n	800abe6 <_malloc_r+0xca>
 800abb6:	1961      	adds	r1, r4, r5
 800abb8:	42a3      	cmp	r3, r4
 800abba:	6025      	str	r5, [r4, #0]
 800abbc:	bf18      	it	ne
 800abbe:	6059      	strne	r1, [r3, #4]
 800abc0:	6863      	ldr	r3, [r4, #4]
 800abc2:	bf08      	it	eq
 800abc4:	f8c8 1000 	streq.w	r1, [r8]
 800abc8:	5162      	str	r2, [r4, r5]
 800abca:	604b      	str	r3, [r1, #4]
 800abcc:	4638      	mov	r0, r7
 800abce:	f104 060b 	add.w	r6, r4, #11
 800abd2:	f000 f829 	bl	800ac28 <__malloc_unlock>
 800abd6:	f026 0607 	bic.w	r6, r6, #7
 800abda:	1d23      	adds	r3, r4, #4
 800abdc:	1af2      	subs	r2, r6, r3
 800abde:	d0ae      	beq.n	800ab3e <_malloc_r+0x22>
 800abe0:	1b9b      	subs	r3, r3, r6
 800abe2:	50a3      	str	r3, [r4, r2]
 800abe4:	e7ab      	b.n	800ab3e <_malloc_r+0x22>
 800abe6:	42a3      	cmp	r3, r4
 800abe8:	6862      	ldr	r2, [r4, #4]
 800abea:	d1dd      	bne.n	800aba8 <_malloc_r+0x8c>
 800abec:	f8c8 2000 	str.w	r2, [r8]
 800abf0:	e7ec      	b.n	800abcc <_malloc_r+0xb0>
 800abf2:	4623      	mov	r3, r4
 800abf4:	6864      	ldr	r4, [r4, #4]
 800abf6:	e7ac      	b.n	800ab52 <_malloc_r+0x36>
 800abf8:	4634      	mov	r4, r6
 800abfa:	6876      	ldr	r6, [r6, #4]
 800abfc:	e7b4      	b.n	800ab68 <_malloc_r+0x4c>
 800abfe:	4613      	mov	r3, r2
 800ac00:	e7cc      	b.n	800ab9c <_malloc_r+0x80>
 800ac02:	230c      	movs	r3, #12
 800ac04:	603b      	str	r3, [r7, #0]
 800ac06:	4638      	mov	r0, r7
 800ac08:	f000 f80e 	bl	800ac28 <__malloc_unlock>
 800ac0c:	e797      	b.n	800ab3e <_malloc_r+0x22>
 800ac0e:	6025      	str	r5, [r4, #0]
 800ac10:	e7dc      	b.n	800abcc <_malloc_r+0xb0>
 800ac12:	605b      	str	r3, [r3, #4]
 800ac14:	deff      	udf	#255	; 0xff
 800ac16:	bf00      	nop
 800ac18:	20000c34 	.word	0x20000c34

0800ac1c <__malloc_lock>:
 800ac1c:	4801      	ldr	r0, [pc, #4]	; (800ac24 <__malloc_lock+0x8>)
 800ac1e:	f7ff b870 	b.w	8009d02 <__retarget_lock_acquire_recursive>
 800ac22:	bf00      	nop
 800ac24:	20000c30 	.word	0x20000c30

0800ac28 <__malloc_unlock>:
 800ac28:	4801      	ldr	r0, [pc, #4]	; (800ac30 <__malloc_unlock+0x8>)
 800ac2a:	f7ff b86b 	b.w	8009d04 <__retarget_lock_release_recursive>
 800ac2e:	bf00      	nop
 800ac30:	20000c30 	.word	0x20000c30

0800ac34 <_Balloc>:
 800ac34:	b570      	push	{r4, r5, r6, lr}
 800ac36:	69c6      	ldr	r6, [r0, #28]
 800ac38:	4604      	mov	r4, r0
 800ac3a:	460d      	mov	r5, r1
 800ac3c:	b976      	cbnz	r6, 800ac5c <_Balloc+0x28>
 800ac3e:	2010      	movs	r0, #16
 800ac40:	f7ff ff44 	bl	800aacc <malloc>
 800ac44:	4602      	mov	r2, r0
 800ac46:	61e0      	str	r0, [r4, #28]
 800ac48:	b920      	cbnz	r0, 800ac54 <_Balloc+0x20>
 800ac4a:	4b18      	ldr	r3, [pc, #96]	; (800acac <_Balloc+0x78>)
 800ac4c:	4818      	ldr	r0, [pc, #96]	; (800acb0 <_Balloc+0x7c>)
 800ac4e:	216b      	movs	r1, #107	; 0x6b
 800ac50:	f7fe f80e 	bl	8008c70 <__assert_func>
 800ac54:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ac58:	6006      	str	r6, [r0, #0]
 800ac5a:	60c6      	str	r6, [r0, #12]
 800ac5c:	69e6      	ldr	r6, [r4, #28]
 800ac5e:	68f3      	ldr	r3, [r6, #12]
 800ac60:	b183      	cbz	r3, 800ac84 <_Balloc+0x50>
 800ac62:	69e3      	ldr	r3, [r4, #28]
 800ac64:	68db      	ldr	r3, [r3, #12]
 800ac66:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ac6a:	b9b8      	cbnz	r0, 800ac9c <_Balloc+0x68>
 800ac6c:	2101      	movs	r1, #1
 800ac6e:	fa01 f605 	lsl.w	r6, r1, r5
 800ac72:	1d72      	adds	r2, r6, #5
 800ac74:	0092      	lsls	r2, r2, #2
 800ac76:	4620      	mov	r0, r4
 800ac78:	f001 ff8a 	bl	800cb90 <_calloc_r>
 800ac7c:	b160      	cbz	r0, 800ac98 <_Balloc+0x64>
 800ac7e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ac82:	e00e      	b.n	800aca2 <_Balloc+0x6e>
 800ac84:	2221      	movs	r2, #33	; 0x21
 800ac86:	2104      	movs	r1, #4
 800ac88:	4620      	mov	r0, r4
 800ac8a:	f001 ff81 	bl	800cb90 <_calloc_r>
 800ac8e:	69e3      	ldr	r3, [r4, #28]
 800ac90:	60f0      	str	r0, [r6, #12]
 800ac92:	68db      	ldr	r3, [r3, #12]
 800ac94:	2b00      	cmp	r3, #0
 800ac96:	d1e4      	bne.n	800ac62 <_Balloc+0x2e>
 800ac98:	2000      	movs	r0, #0
 800ac9a:	bd70      	pop	{r4, r5, r6, pc}
 800ac9c:	6802      	ldr	r2, [r0, #0]
 800ac9e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800aca2:	2300      	movs	r3, #0
 800aca4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800aca8:	e7f7      	b.n	800ac9a <_Balloc+0x66>
 800acaa:	bf00      	nop
 800acac:	0800dc56 	.word	0x0800dc56
 800acb0:	0800dcd6 	.word	0x0800dcd6

0800acb4 <_Bfree>:
 800acb4:	b570      	push	{r4, r5, r6, lr}
 800acb6:	69c6      	ldr	r6, [r0, #28]
 800acb8:	4605      	mov	r5, r0
 800acba:	460c      	mov	r4, r1
 800acbc:	b976      	cbnz	r6, 800acdc <_Bfree+0x28>
 800acbe:	2010      	movs	r0, #16
 800acc0:	f7ff ff04 	bl	800aacc <malloc>
 800acc4:	4602      	mov	r2, r0
 800acc6:	61e8      	str	r0, [r5, #28]
 800acc8:	b920      	cbnz	r0, 800acd4 <_Bfree+0x20>
 800acca:	4b09      	ldr	r3, [pc, #36]	; (800acf0 <_Bfree+0x3c>)
 800accc:	4809      	ldr	r0, [pc, #36]	; (800acf4 <_Bfree+0x40>)
 800acce:	218f      	movs	r1, #143	; 0x8f
 800acd0:	f7fd ffce 	bl	8008c70 <__assert_func>
 800acd4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800acd8:	6006      	str	r6, [r0, #0]
 800acda:	60c6      	str	r6, [r0, #12]
 800acdc:	b13c      	cbz	r4, 800acee <_Bfree+0x3a>
 800acde:	69eb      	ldr	r3, [r5, #28]
 800ace0:	6862      	ldr	r2, [r4, #4]
 800ace2:	68db      	ldr	r3, [r3, #12]
 800ace4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ace8:	6021      	str	r1, [r4, #0]
 800acea:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800acee:	bd70      	pop	{r4, r5, r6, pc}
 800acf0:	0800dc56 	.word	0x0800dc56
 800acf4:	0800dcd6 	.word	0x0800dcd6

0800acf8 <__multadd>:
 800acf8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800acfc:	690d      	ldr	r5, [r1, #16]
 800acfe:	4607      	mov	r7, r0
 800ad00:	460c      	mov	r4, r1
 800ad02:	461e      	mov	r6, r3
 800ad04:	f101 0c14 	add.w	ip, r1, #20
 800ad08:	2000      	movs	r0, #0
 800ad0a:	f8dc 3000 	ldr.w	r3, [ip]
 800ad0e:	b299      	uxth	r1, r3
 800ad10:	fb02 6101 	mla	r1, r2, r1, r6
 800ad14:	0c1e      	lsrs	r6, r3, #16
 800ad16:	0c0b      	lsrs	r3, r1, #16
 800ad18:	fb02 3306 	mla	r3, r2, r6, r3
 800ad1c:	b289      	uxth	r1, r1
 800ad1e:	3001      	adds	r0, #1
 800ad20:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ad24:	4285      	cmp	r5, r0
 800ad26:	f84c 1b04 	str.w	r1, [ip], #4
 800ad2a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ad2e:	dcec      	bgt.n	800ad0a <__multadd+0x12>
 800ad30:	b30e      	cbz	r6, 800ad76 <__multadd+0x7e>
 800ad32:	68a3      	ldr	r3, [r4, #8]
 800ad34:	42ab      	cmp	r3, r5
 800ad36:	dc19      	bgt.n	800ad6c <__multadd+0x74>
 800ad38:	6861      	ldr	r1, [r4, #4]
 800ad3a:	4638      	mov	r0, r7
 800ad3c:	3101      	adds	r1, #1
 800ad3e:	f7ff ff79 	bl	800ac34 <_Balloc>
 800ad42:	4680      	mov	r8, r0
 800ad44:	b928      	cbnz	r0, 800ad52 <__multadd+0x5a>
 800ad46:	4602      	mov	r2, r0
 800ad48:	4b0c      	ldr	r3, [pc, #48]	; (800ad7c <__multadd+0x84>)
 800ad4a:	480d      	ldr	r0, [pc, #52]	; (800ad80 <__multadd+0x88>)
 800ad4c:	21ba      	movs	r1, #186	; 0xba
 800ad4e:	f7fd ff8f 	bl	8008c70 <__assert_func>
 800ad52:	6922      	ldr	r2, [r4, #16]
 800ad54:	3202      	adds	r2, #2
 800ad56:	f104 010c 	add.w	r1, r4, #12
 800ad5a:	0092      	lsls	r2, r2, #2
 800ad5c:	300c      	adds	r0, #12
 800ad5e:	f7fe ffd2 	bl	8009d06 <memcpy>
 800ad62:	4621      	mov	r1, r4
 800ad64:	4638      	mov	r0, r7
 800ad66:	f7ff ffa5 	bl	800acb4 <_Bfree>
 800ad6a:	4644      	mov	r4, r8
 800ad6c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ad70:	3501      	adds	r5, #1
 800ad72:	615e      	str	r6, [r3, #20]
 800ad74:	6125      	str	r5, [r4, #16]
 800ad76:	4620      	mov	r0, r4
 800ad78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ad7c:	0800dcc5 	.word	0x0800dcc5
 800ad80:	0800dcd6 	.word	0x0800dcd6

0800ad84 <__s2b>:
 800ad84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ad88:	460c      	mov	r4, r1
 800ad8a:	4615      	mov	r5, r2
 800ad8c:	461f      	mov	r7, r3
 800ad8e:	2209      	movs	r2, #9
 800ad90:	3308      	adds	r3, #8
 800ad92:	4606      	mov	r6, r0
 800ad94:	fb93 f3f2 	sdiv	r3, r3, r2
 800ad98:	2100      	movs	r1, #0
 800ad9a:	2201      	movs	r2, #1
 800ad9c:	429a      	cmp	r2, r3
 800ad9e:	db09      	blt.n	800adb4 <__s2b+0x30>
 800ada0:	4630      	mov	r0, r6
 800ada2:	f7ff ff47 	bl	800ac34 <_Balloc>
 800ada6:	b940      	cbnz	r0, 800adba <__s2b+0x36>
 800ada8:	4602      	mov	r2, r0
 800adaa:	4b19      	ldr	r3, [pc, #100]	; (800ae10 <__s2b+0x8c>)
 800adac:	4819      	ldr	r0, [pc, #100]	; (800ae14 <__s2b+0x90>)
 800adae:	21d3      	movs	r1, #211	; 0xd3
 800adb0:	f7fd ff5e 	bl	8008c70 <__assert_func>
 800adb4:	0052      	lsls	r2, r2, #1
 800adb6:	3101      	adds	r1, #1
 800adb8:	e7f0      	b.n	800ad9c <__s2b+0x18>
 800adba:	9b08      	ldr	r3, [sp, #32]
 800adbc:	6143      	str	r3, [r0, #20]
 800adbe:	2d09      	cmp	r5, #9
 800adc0:	f04f 0301 	mov.w	r3, #1
 800adc4:	6103      	str	r3, [r0, #16]
 800adc6:	dd16      	ble.n	800adf6 <__s2b+0x72>
 800adc8:	f104 0909 	add.w	r9, r4, #9
 800adcc:	46c8      	mov	r8, r9
 800adce:	442c      	add	r4, r5
 800add0:	f818 3b01 	ldrb.w	r3, [r8], #1
 800add4:	4601      	mov	r1, r0
 800add6:	3b30      	subs	r3, #48	; 0x30
 800add8:	220a      	movs	r2, #10
 800adda:	4630      	mov	r0, r6
 800addc:	f7ff ff8c 	bl	800acf8 <__multadd>
 800ade0:	45a0      	cmp	r8, r4
 800ade2:	d1f5      	bne.n	800add0 <__s2b+0x4c>
 800ade4:	f1a5 0408 	sub.w	r4, r5, #8
 800ade8:	444c      	add	r4, r9
 800adea:	1b2d      	subs	r5, r5, r4
 800adec:	1963      	adds	r3, r4, r5
 800adee:	42bb      	cmp	r3, r7
 800adf0:	db04      	blt.n	800adfc <__s2b+0x78>
 800adf2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800adf6:	340a      	adds	r4, #10
 800adf8:	2509      	movs	r5, #9
 800adfa:	e7f6      	b.n	800adea <__s2b+0x66>
 800adfc:	f814 3b01 	ldrb.w	r3, [r4], #1
 800ae00:	4601      	mov	r1, r0
 800ae02:	3b30      	subs	r3, #48	; 0x30
 800ae04:	220a      	movs	r2, #10
 800ae06:	4630      	mov	r0, r6
 800ae08:	f7ff ff76 	bl	800acf8 <__multadd>
 800ae0c:	e7ee      	b.n	800adec <__s2b+0x68>
 800ae0e:	bf00      	nop
 800ae10:	0800dcc5 	.word	0x0800dcc5
 800ae14:	0800dcd6 	.word	0x0800dcd6

0800ae18 <__hi0bits>:
 800ae18:	0c03      	lsrs	r3, r0, #16
 800ae1a:	041b      	lsls	r3, r3, #16
 800ae1c:	b9d3      	cbnz	r3, 800ae54 <__hi0bits+0x3c>
 800ae1e:	0400      	lsls	r0, r0, #16
 800ae20:	2310      	movs	r3, #16
 800ae22:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800ae26:	bf04      	itt	eq
 800ae28:	0200      	lsleq	r0, r0, #8
 800ae2a:	3308      	addeq	r3, #8
 800ae2c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800ae30:	bf04      	itt	eq
 800ae32:	0100      	lsleq	r0, r0, #4
 800ae34:	3304      	addeq	r3, #4
 800ae36:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800ae3a:	bf04      	itt	eq
 800ae3c:	0080      	lsleq	r0, r0, #2
 800ae3e:	3302      	addeq	r3, #2
 800ae40:	2800      	cmp	r0, #0
 800ae42:	db05      	blt.n	800ae50 <__hi0bits+0x38>
 800ae44:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800ae48:	f103 0301 	add.w	r3, r3, #1
 800ae4c:	bf08      	it	eq
 800ae4e:	2320      	moveq	r3, #32
 800ae50:	4618      	mov	r0, r3
 800ae52:	4770      	bx	lr
 800ae54:	2300      	movs	r3, #0
 800ae56:	e7e4      	b.n	800ae22 <__hi0bits+0xa>

0800ae58 <__lo0bits>:
 800ae58:	6803      	ldr	r3, [r0, #0]
 800ae5a:	f013 0207 	ands.w	r2, r3, #7
 800ae5e:	d00c      	beq.n	800ae7a <__lo0bits+0x22>
 800ae60:	07d9      	lsls	r1, r3, #31
 800ae62:	d422      	bmi.n	800aeaa <__lo0bits+0x52>
 800ae64:	079a      	lsls	r2, r3, #30
 800ae66:	bf49      	itett	mi
 800ae68:	085b      	lsrmi	r3, r3, #1
 800ae6a:	089b      	lsrpl	r3, r3, #2
 800ae6c:	6003      	strmi	r3, [r0, #0]
 800ae6e:	2201      	movmi	r2, #1
 800ae70:	bf5c      	itt	pl
 800ae72:	6003      	strpl	r3, [r0, #0]
 800ae74:	2202      	movpl	r2, #2
 800ae76:	4610      	mov	r0, r2
 800ae78:	4770      	bx	lr
 800ae7a:	b299      	uxth	r1, r3
 800ae7c:	b909      	cbnz	r1, 800ae82 <__lo0bits+0x2a>
 800ae7e:	0c1b      	lsrs	r3, r3, #16
 800ae80:	2210      	movs	r2, #16
 800ae82:	b2d9      	uxtb	r1, r3
 800ae84:	b909      	cbnz	r1, 800ae8a <__lo0bits+0x32>
 800ae86:	3208      	adds	r2, #8
 800ae88:	0a1b      	lsrs	r3, r3, #8
 800ae8a:	0719      	lsls	r1, r3, #28
 800ae8c:	bf04      	itt	eq
 800ae8e:	091b      	lsreq	r3, r3, #4
 800ae90:	3204      	addeq	r2, #4
 800ae92:	0799      	lsls	r1, r3, #30
 800ae94:	bf04      	itt	eq
 800ae96:	089b      	lsreq	r3, r3, #2
 800ae98:	3202      	addeq	r2, #2
 800ae9a:	07d9      	lsls	r1, r3, #31
 800ae9c:	d403      	bmi.n	800aea6 <__lo0bits+0x4e>
 800ae9e:	085b      	lsrs	r3, r3, #1
 800aea0:	f102 0201 	add.w	r2, r2, #1
 800aea4:	d003      	beq.n	800aeae <__lo0bits+0x56>
 800aea6:	6003      	str	r3, [r0, #0]
 800aea8:	e7e5      	b.n	800ae76 <__lo0bits+0x1e>
 800aeaa:	2200      	movs	r2, #0
 800aeac:	e7e3      	b.n	800ae76 <__lo0bits+0x1e>
 800aeae:	2220      	movs	r2, #32
 800aeb0:	e7e1      	b.n	800ae76 <__lo0bits+0x1e>
	...

0800aeb4 <__i2b>:
 800aeb4:	b510      	push	{r4, lr}
 800aeb6:	460c      	mov	r4, r1
 800aeb8:	2101      	movs	r1, #1
 800aeba:	f7ff febb 	bl	800ac34 <_Balloc>
 800aebe:	4602      	mov	r2, r0
 800aec0:	b928      	cbnz	r0, 800aece <__i2b+0x1a>
 800aec2:	4b05      	ldr	r3, [pc, #20]	; (800aed8 <__i2b+0x24>)
 800aec4:	4805      	ldr	r0, [pc, #20]	; (800aedc <__i2b+0x28>)
 800aec6:	f240 1145 	movw	r1, #325	; 0x145
 800aeca:	f7fd fed1 	bl	8008c70 <__assert_func>
 800aece:	2301      	movs	r3, #1
 800aed0:	6144      	str	r4, [r0, #20]
 800aed2:	6103      	str	r3, [r0, #16]
 800aed4:	bd10      	pop	{r4, pc}
 800aed6:	bf00      	nop
 800aed8:	0800dcc5 	.word	0x0800dcc5
 800aedc:	0800dcd6 	.word	0x0800dcd6

0800aee0 <__multiply>:
 800aee0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aee4:	4691      	mov	r9, r2
 800aee6:	690a      	ldr	r2, [r1, #16]
 800aee8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800aeec:	429a      	cmp	r2, r3
 800aeee:	bfb8      	it	lt
 800aef0:	460b      	movlt	r3, r1
 800aef2:	460c      	mov	r4, r1
 800aef4:	bfbc      	itt	lt
 800aef6:	464c      	movlt	r4, r9
 800aef8:	4699      	movlt	r9, r3
 800aefa:	6927      	ldr	r7, [r4, #16]
 800aefc:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800af00:	68a3      	ldr	r3, [r4, #8]
 800af02:	6861      	ldr	r1, [r4, #4]
 800af04:	eb07 060a 	add.w	r6, r7, sl
 800af08:	42b3      	cmp	r3, r6
 800af0a:	b085      	sub	sp, #20
 800af0c:	bfb8      	it	lt
 800af0e:	3101      	addlt	r1, #1
 800af10:	f7ff fe90 	bl	800ac34 <_Balloc>
 800af14:	b930      	cbnz	r0, 800af24 <__multiply+0x44>
 800af16:	4602      	mov	r2, r0
 800af18:	4b44      	ldr	r3, [pc, #272]	; (800b02c <__multiply+0x14c>)
 800af1a:	4845      	ldr	r0, [pc, #276]	; (800b030 <__multiply+0x150>)
 800af1c:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800af20:	f7fd fea6 	bl	8008c70 <__assert_func>
 800af24:	f100 0514 	add.w	r5, r0, #20
 800af28:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800af2c:	462b      	mov	r3, r5
 800af2e:	2200      	movs	r2, #0
 800af30:	4543      	cmp	r3, r8
 800af32:	d321      	bcc.n	800af78 <__multiply+0x98>
 800af34:	f104 0314 	add.w	r3, r4, #20
 800af38:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800af3c:	f109 0314 	add.w	r3, r9, #20
 800af40:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800af44:	9202      	str	r2, [sp, #8]
 800af46:	1b3a      	subs	r2, r7, r4
 800af48:	3a15      	subs	r2, #21
 800af4a:	f022 0203 	bic.w	r2, r2, #3
 800af4e:	3204      	adds	r2, #4
 800af50:	f104 0115 	add.w	r1, r4, #21
 800af54:	428f      	cmp	r7, r1
 800af56:	bf38      	it	cc
 800af58:	2204      	movcc	r2, #4
 800af5a:	9201      	str	r2, [sp, #4]
 800af5c:	9a02      	ldr	r2, [sp, #8]
 800af5e:	9303      	str	r3, [sp, #12]
 800af60:	429a      	cmp	r2, r3
 800af62:	d80c      	bhi.n	800af7e <__multiply+0x9e>
 800af64:	2e00      	cmp	r6, #0
 800af66:	dd03      	ble.n	800af70 <__multiply+0x90>
 800af68:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800af6c:	2b00      	cmp	r3, #0
 800af6e:	d05b      	beq.n	800b028 <__multiply+0x148>
 800af70:	6106      	str	r6, [r0, #16]
 800af72:	b005      	add	sp, #20
 800af74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af78:	f843 2b04 	str.w	r2, [r3], #4
 800af7c:	e7d8      	b.n	800af30 <__multiply+0x50>
 800af7e:	f8b3 a000 	ldrh.w	sl, [r3]
 800af82:	f1ba 0f00 	cmp.w	sl, #0
 800af86:	d024      	beq.n	800afd2 <__multiply+0xf2>
 800af88:	f104 0e14 	add.w	lr, r4, #20
 800af8c:	46a9      	mov	r9, r5
 800af8e:	f04f 0c00 	mov.w	ip, #0
 800af92:	f85e 2b04 	ldr.w	r2, [lr], #4
 800af96:	f8d9 1000 	ldr.w	r1, [r9]
 800af9a:	fa1f fb82 	uxth.w	fp, r2
 800af9e:	b289      	uxth	r1, r1
 800afa0:	fb0a 110b 	mla	r1, sl, fp, r1
 800afa4:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800afa8:	f8d9 2000 	ldr.w	r2, [r9]
 800afac:	4461      	add	r1, ip
 800afae:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800afb2:	fb0a c20b 	mla	r2, sl, fp, ip
 800afb6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800afba:	b289      	uxth	r1, r1
 800afbc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800afc0:	4577      	cmp	r7, lr
 800afc2:	f849 1b04 	str.w	r1, [r9], #4
 800afc6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800afca:	d8e2      	bhi.n	800af92 <__multiply+0xb2>
 800afcc:	9a01      	ldr	r2, [sp, #4]
 800afce:	f845 c002 	str.w	ip, [r5, r2]
 800afd2:	9a03      	ldr	r2, [sp, #12]
 800afd4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800afd8:	3304      	adds	r3, #4
 800afda:	f1b9 0f00 	cmp.w	r9, #0
 800afde:	d021      	beq.n	800b024 <__multiply+0x144>
 800afe0:	6829      	ldr	r1, [r5, #0]
 800afe2:	f104 0c14 	add.w	ip, r4, #20
 800afe6:	46ae      	mov	lr, r5
 800afe8:	f04f 0a00 	mov.w	sl, #0
 800afec:	f8bc b000 	ldrh.w	fp, [ip]
 800aff0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800aff4:	fb09 220b 	mla	r2, r9, fp, r2
 800aff8:	4452      	add	r2, sl
 800affa:	b289      	uxth	r1, r1
 800affc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b000:	f84e 1b04 	str.w	r1, [lr], #4
 800b004:	f85c 1b04 	ldr.w	r1, [ip], #4
 800b008:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b00c:	f8be 1000 	ldrh.w	r1, [lr]
 800b010:	fb09 110a 	mla	r1, r9, sl, r1
 800b014:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800b018:	4567      	cmp	r7, ip
 800b01a:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b01e:	d8e5      	bhi.n	800afec <__multiply+0x10c>
 800b020:	9a01      	ldr	r2, [sp, #4]
 800b022:	50a9      	str	r1, [r5, r2]
 800b024:	3504      	adds	r5, #4
 800b026:	e799      	b.n	800af5c <__multiply+0x7c>
 800b028:	3e01      	subs	r6, #1
 800b02a:	e79b      	b.n	800af64 <__multiply+0x84>
 800b02c:	0800dcc5 	.word	0x0800dcc5
 800b030:	0800dcd6 	.word	0x0800dcd6

0800b034 <__pow5mult>:
 800b034:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b038:	4615      	mov	r5, r2
 800b03a:	f012 0203 	ands.w	r2, r2, #3
 800b03e:	4606      	mov	r6, r0
 800b040:	460f      	mov	r7, r1
 800b042:	d007      	beq.n	800b054 <__pow5mult+0x20>
 800b044:	4c25      	ldr	r4, [pc, #148]	; (800b0dc <__pow5mult+0xa8>)
 800b046:	3a01      	subs	r2, #1
 800b048:	2300      	movs	r3, #0
 800b04a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b04e:	f7ff fe53 	bl	800acf8 <__multadd>
 800b052:	4607      	mov	r7, r0
 800b054:	10ad      	asrs	r5, r5, #2
 800b056:	d03d      	beq.n	800b0d4 <__pow5mult+0xa0>
 800b058:	69f4      	ldr	r4, [r6, #28]
 800b05a:	b97c      	cbnz	r4, 800b07c <__pow5mult+0x48>
 800b05c:	2010      	movs	r0, #16
 800b05e:	f7ff fd35 	bl	800aacc <malloc>
 800b062:	4602      	mov	r2, r0
 800b064:	61f0      	str	r0, [r6, #28]
 800b066:	b928      	cbnz	r0, 800b074 <__pow5mult+0x40>
 800b068:	4b1d      	ldr	r3, [pc, #116]	; (800b0e0 <__pow5mult+0xac>)
 800b06a:	481e      	ldr	r0, [pc, #120]	; (800b0e4 <__pow5mult+0xb0>)
 800b06c:	f240 11b3 	movw	r1, #435	; 0x1b3
 800b070:	f7fd fdfe 	bl	8008c70 <__assert_func>
 800b074:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b078:	6004      	str	r4, [r0, #0]
 800b07a:	60c4      	str	r4, [r0, #12]
 800b07c:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800b080:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b084:	b94c      	cbnz	r4, 800b09a <__pow5mult+0x66>
 800b086:	f240 2171 	movw	r1, #625	; 0x271
 800b08a:	4630      	mov	r0, r6
 800b08c:	f7ff ff12 	bl	800aeb4 <__i2b>
 800b090:	2300      	movs	r3, #0
 800b092:	f8c8 0008 	str.w	r0, [r8, #8]
 800b096:	4604      	mov	r4, r0
 800b098:	6003      	str	r3, [r0, #0]
 800b09a:	f04f 0900 	mov.w	r9, #0
 800b09e:	07eb      	lsls	r3, r5, #31
 800b0a0:	d50a      	bpl.n	800b0b8 <__pow5mult+0x84>
 800b0a2:	4639      	mov	r1, r7
 800b0a4:	4622      	mov	r2, r4
 800b0a6:	4630      	mov	r0, r6
 800b0a8:	f7ff ff1a 	bl	800aee0 <__multiply>
 800b0ac:	4639      	mov	r1, r7
 800b0ae:	4680      	mov	r8, r0
 800b0b0:	4630      	mov	r0, r6
 800b0b2:	f7ff fdff 	bl	800acb4 <_Bfree>
 800b0b6:	4647      	mov	r7, r8
 800b0b8:	106d      	asrs	r5, r5, #1
 800b0ba:	d00b      	beq.n	800b0d4 <__pow5mult+0xa0>
 800b0bc:	6820      	ldr	r0, [r4, #0]
 800b0be:	b938      	cbnz	r0, 800b0d0 <__pow5mult+0x9c>
 800b0c0:	4622      	mov	r2, r4
 800b0c2:	4621      	mov	r1, r4
 800b0c4:	4630      	mov	r0, r6
 800b0c6:	f7ff ff0b 	bl	800aee0 <__multiply>
 800b0ca:	6020      	str	r0, [r4, #0]
 800b0cc:	f8c0 9000 	str.w	r9, [r0]
 800b0d0:	4604      	mov	r4, r0
 800b0d2:	e7e4      	b.n	800b09e <__pow5mult+0x6a>
 800b0d4:	4638      	mov	r0, r7
 800b0d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b0da:	bf00      	nop
 800b0dc:	0800de20 	.word	0x0800de20
 800b0e0:	0800dc56 	.word	0x0800dc56
 800b0e4:	0800dcd6 	.word	0x0800dcd6

0800b0e8 <__lshift>:
 800b0e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b0ec:	460c      	mov	r4, r1
 800b0ee:	6849      	ldr	r1, [r1, #4]
 800b0f0:	6923      	ldr	r3, [r4, #16]
 800b0f2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b0f6:	68a3      	ldr	r3, [r4, #8]
 800b0f8:	4607      	mov	r7, r0
 800b0fa:	4691      	mov	r9, r2
 800b0fc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b100:	f108 0601 	add.w	r6, r8, #1
 800b104:	42b3      	cmp	r3, r6
 800b106:	db0b      	blt.n	800b120 <__lshift+0x38>
 800b108:	4638      	mov	r0, r7
 800b10a:	f7ff fd93 	bl	800ac34 <_Balloc>
 800b10e:	4605      	mov	r5, r0
 800b110:	b948      	cbnz	r0, 800b126 <__lshift+0x3e>
 800b112:	4602      	mov	r2, r0
 800b114:	4b28      	ldr	r3, [pc, #160]	; (800b1b8 <__lshift+0xd0>)
 800b116:	4829      	ldr	r0, [pc, #164]	; (800b1bc <__lshift+0xd4>)
 800b118:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800b11c:	f7fd fda8 	bl	8008c70 <__assert_func>
 800b120:	3101      	adds	r1, #1
 800b122:	005b      	lsls	r3, r3, #1
 800b124:	e7ee      	b.n	800b104 <__lshift+0x1c>
 800b126:	2300      	movs	r3, #0
 800b128:	f100 0114 	add.w	r1, r0, #20
 800b12c:	f100 0210 	add.w	r2, r0, #16
 800b130:	4618      	mov	r0, r3
 800b132:	4553      	cmp	r3, sl
 800b134:	db33      	blt.n	800b19e <__lshift+0xb6>
 800b136:	6920      	ldr	r0, [r4, #16]
 800b138:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b13c:	f104 0314 	add.w	r3, r4, #20
 800b140:	f019 091f 	ands.w	r9, r9, #31
 800b144:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b148:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b14c:	d02b      	beq.n	800b1a6 <__lshift+0xbe>
 800b14e:	f1c9 0e20 	rsb	lr, r9, #32
 800b152:	468a      	mov	sl, r1
 800b154:	2200      	movs	r2, #0
 800b156:	6818      	ldr	r0, [r3, #0]
 800b158:	fa00 f009 	lsl.w	r0, r0, r9
 800b15c:	4310      	orrs	r0, r2
 800b15e:	f84a 0b04 	str.w	r0, [sl], #4
 800b162:	f853 2b04 	ldr.w	r2, [r3], #4
 800b166:	459c      	cmp	ip, r3
 800b168:	fa22 f20e 	lsr.w	r2, r2, lr
 800b16c:	d8f3      	bhi.n	800b156 <__lshift+0x6e>
 800b16e:	ebac 0304 	sub.w	r3, ip, r4
 800b172:	3b15      	subs	r3, #21
 800b174:	f023 0303 	bic.w	r3, r3, #3
 800b178:	3304      	adds	r3, #4
 800b17a:	f104 0015 	add.w	r0, r4, #21
 800b17e:	4584      	cmp	ip, r0
 800b180:	bf38      	it	cc
 800b182:	2304      	movcc	r3, #4
 800b184:	50ca      	str	r2, [r1, r3]
 800b186:	b10a      	cbz	r2, 800b18c <__lshift+0xa4>
 800b188:	f108 0602 	add.w	r6, r8, #2
 800b18c:	3e01      	subs	r6, #1
 800b18e:	4638      	mov	r0, r7
 800b190:	612e      	str	r6, [r5, #16]
 800b192:	4621      	mov	r1, r4
 800b194:	f7ff fd8e 	bl	800acb4 <_Bfree>
 800b198:	4628      	mov	r0, r5
 800b19a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b19e:	f842 0f04 	str.w	r0, [r2, #4]!
 800b1a2:	3301      	adds	r3, #1
 800b1a4:	e7c5      	b.n	800b132 <__lshift+0x4a>
 800b1a6:	3904      	subs	r1, #4
 800b1a8:	f853 2b04 	ldr.w	r2, [r3], #4
 800b1ac:	f841 2f04 	str.w	r2, [r1, #4]!
 800b1b0:	459c      	cmp	ip, r3
 800b1b2:	d8f9      	bhi.n	800b1a8 <__lshift+0xc0>
 800b1b4:	e7ea      	b.n	800b18c <__lshift+0xa4>
 800b1b6:	bf00      	nop
 800b1b8:	0800dcc5 	.word	0x0800dcc5
 800b1bc:	0800dcd6 	.word	0x0800dcd6

0800b1c0 <__mcmp>:
 800b1c0:	b530      	push	{r4, r5, lr}
 800b1c2:	6902      	ldr	r2, [r0, #16]
 800b1c4:	690c      	ldr	r4, [r1, #16]
 800b1c6:	1b12      	subs	r2, r2, r4
 800b1c8:	d10e      	bne.n	800b1e8 <__mcmp+0x28>
 800b1ca:	f100 0314 	add.w	r3, r0, #20
 800b1ce:	3114      	adds	r1, #20
 800b1d0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800b1d4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800b1d8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800b1dc:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800b1e0:	42a5      	cmp	r5, r4
 800b1e2:	d003      	beq.n	800b1ec <__mcmp+0x2c>
 800b1e4:	d305      	bcc.n	800b1f2 <__mcmp+0x32>
 800b1e6:	2201      	movs	r2, #1
 800b1e8:	4610      	mov	r0, r2
 800b1ea:	bd30      	pop	{r4, r5, pc}
 800b1ec:	4283      	cmp	r3, r0
 800b1ee:	d3f3      	bcc.n	800b1d8 <__mcmp+0x18>
 800b1f0:	e7fa      	b.n	800b1e8 <__mcmp+0x28>
 800b1f2:	f04f 32ff 	mov.w	r2, #4294967295
 800b1f6:	e7f7      	b.n	800b1e8 <__mcmp+0x28>

0800b1f8 <__mdiff>:
 800b1f8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1fc:	460c      	mov	r4, r1
 800b1fe:	4606      	mov	r6, r0
 800b200:	4611      	mov	r1, r2
 800b202:	4620      	mov	r0, r4
 800b204:	4690      	mov	r8, r2
 800b206:	f7ff ffdb 	bl	800b1c0 <__mcmp>
 800b20a:	1e05      	subs	r5, r0, #0
 800b20c:	d110      	bne.n	800b230 <__mdiff+0x38>
 800b20e:	4629      	mov	r1, r5
 800b210:	4630      	mov	r0, r6
 800b212:	f7ff fd0f 	bl	800ac34 <_Balloc>
 800b216:	b930      	cbnz	r0, 800b226 <__mdiff+0x2e>
 800b218:	4b3a      	ldr	r3, [pc, #232]	; (800b304 <__mdiff+0x10c>)
 800b21a:	4602      	mov	r2, r0
 800b21c:	f240 2137 	movw	r1, #567	; 0x237
 800b220:	4839      	ldr	r0, [pc, #228]	; (800b308 <__mdiff+0x110>)
 800b222:	f7fd fd25 	bl	8008c70 <__assert_func>
 800b226:	2301      	movs	r3, #1
 800b228:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b22c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b230:	bfa4      	itt	ge
 800b232:	4643      	movge	r3, r8
 800b234:	46a0      	movge	r8, r4
 800b236:	4630      	mov	r0, r6
 800b238:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800b23c:	bfa6      	itte	ge
 800b23e:	461c      	movge	r4, r3
 800b240:	2500      	movge	r5, #0
 800b242:	2501      	movlt	r5, #1
 800b244:	f7ff fcf6 	bl	800ac34 <_Balloc>
 800b248:	b920      	cbnz	r0, 800b254 <__mdiff+0x5c>
 800b24a:	4b2e      	ldr	r3, [pc, #184]	; (800b304 <__mdiff+0x10c>)
 800b24c:	4602      	mov	r2, r0
 800b24e:	f240 2145 	movw	r1, #581	; 0x245
 800b252:	e7e5      	b.n	800b220 <__mdiff+0x28>
 800b254:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800b258:	6926      	ldr	r6, [r4, #16]
 800b25a:	60c5      	str	r5, [r0, #12]
 800b25c:	f104 0914 	add.w	r9, r4, #20
 800b260:	f108 0514 	add.w	r5, r8, #20
 800b264:	f100 0e14 	add.w	lr, r0, #20
 800b268:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800b26c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800b270:	f108 0210 	add.w	r2, r8, #16
 800b274:	46f2      	mov	sl, lr
 800b276:	2100      	movs	r1, #0
 800b278:	f859 3b04 	ldr.w	r3, [r9], #4
 800b27c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800b280:	fa11 f88b 	uxtah	r8, r1, fp
 800b284:	b299      	uxth	r1, r3
 800b286:	0c1b      	lsrs	r3, r3, #16
 800b288:	eba8 0801 	sub.w	r8, r8, r1
 800b28c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800b290:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800b294:	fa1f f888 	uxth.w	r8, r8
 800b298:	1419      	asrs	r1, r3, #16
 800b29a:	454e      	cmp	r6, r9
 800b29c:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800b2a0:	f84a 3b04 	str.w	r3, [sl], #4
 800b2a4:	d8e8      	bhi.n	800b278 <__mdiff+0x80>
 800b2a6:	1b33      	subs	r3, r6, r4
 800b2a8:	3b15      	subs	r3, #21
 800b2aa:	f023 0303 	bic.w	r3, r3, #3
 800b2ae:	3304      	adds	r3, #4
 800b2b0:	3415      	adds	r4, #21
 800b2b2:	42a6      	cmp	r6, r4
 800b2b4:	bf38      	it	cc
 800b2b6:	2304      	movcc	r3, #4
 800b2b8:	441d      	add	r5, r3
 800b2ba:	4473      	add	r3, lr
 800b2bc:	469e      	mov	lr, r3
 800b2be:	462e      	mov	r6, r5
 800b2c0:	4566      	cmp	r6, ip
 800b2c2:	d30e      	bcc.n	800b2e2 <__mdiff+0xea>
 800b2c4:	f10c 0203 	add.w	r2, ip, #3
 800b2c8:	1b52      	subs	r2, r2, r5
 800b2ca:	f022 0203 	bic.w	r2, r2, #3
 800b2ce:	3d03      	subs	r5, #3
 800b2d0:	45ac      	cmp	ip, r5
 800b2d2:	bf38      	it	cc
 800b2d4:	2200      	movcc	r2, #0
 800b2d6:	4413      	add	r3, r2
 800b2d8:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800b2dc:	b17a      	cbz	r2, 800b2fe <__mdiff+0x106>
 800b2de:	6107      	str	r7, [r0, #16]
 800b2e0:	e7a4      	b.n	800b22c <__mdiff+0x34>
 800b2e2:	f856 8b04 	ldr.w	r8, [r6], #4
 800b2e6:	fa11 f288 	uxtah	r2, r1, r8
 800b2ea:	1414      	asrs	r4, r2, #16
 800b2ec:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800b2f0:	b292      	uxth	r2, r2
 800b2f2:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800b2f6:	f84e 2b04 	str.w	r2, [lr], #4
 800b2fa:	1421      	asrs	r1, r4, #16
 800b2fc:	e7e0      	b.n	800b2c0 <__mdiff+0xc8>
 800b2fe:	3f01      	subs	r7, #1
 800b300:	e7ea      	b.n	800b2d8 <__mdiff+0xe0>
 800b302:	bf00      	nop
 800b304:	0800dcc5 	.word	0x0800dcc5
 800b308:	0800dcd6 	.word	0x0800dcd6

0800b30c <__ulp>:
 800b30c:	b082      	sub	sp, #8
 800b30e:	ed8d 0b00 	vstr	d0, [sp]
 800b312:	9a01      	ldr	r2, [sp, #4]
 800b314:	4b0f      	ldr	r3, [pc, #60]	; (800b354 <__ulp+0x48>)
 800b316:	4013      	ands	r3, r2
 800b318:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800b31c:	2b00      	cmp	r3, #0
 800b31e:	dc08      	bgt.n	800b332 <__ulp+0x26>
 800b320:	425b      	negs	r3, r3
 800b322:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800b326:	ea4f 5223 	mov.w	r2, r3, asr #20
 800b32a:	da04      	bge.n	800b336 <__ulp+0x2a>
 800b32c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800b330:	4113      	asrs	r3, r2
 800b332:	2200      	movs	r2, #0
 800b334:	e008      	b.n	800b348 <__ulp+0x3c>
 800b336:	f1a2 0314 	sub.w	r3, r2, #20
 800b33a:	2b1e      	cmp	r3, #30
 800b33c:	bfda      	itte	le
 800b33e:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800b342:	40da      	lsrle	r2, r3
 800b344:	2201      	movgt	r2, #1
 800b346:	2300      	movs	r3, #0
 800b348:	4619      	mov	r1, r3
 800b34a:	4610      	mov	r0, r2
 800b34c:	ec41 0b10 	vmov	d0, r0, r1
 800b350:	b002      	add	sp, #8
 800b352:	4770      	bx	lr
 800b354:	7ff00000 	.word	0x7ff00000

0800b358 <__b2d>:
 800b358:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b35c:	6906      	ldr	r6, [r0, #16]
 800b35e:	f100 0814 	add.w	r8, r0, #20
 800b362:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800b366:	1f37      	subs	r7, r6, #4
 800b368:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800b36c:	4610      	mov	r0, r2
 800b36e:	f7ff fd53 	bl	800ae18 <__hi0bits>
 800b372:	f1c0 0320 	rsb	r3, r0, #32
 800b376:	280a      	cmp	r0, #10
 800b378:	600b      	str	r3, [r1, #0]
 800b37a:	491b      	ldr	r1, [pc, #108]	; (800b3e8 <__b2d+0x90>)
 800b37c:	dc15      	bgt.n	800b3aa <__b2d+0x52>
 800b37e:	f1c0 0c0b 	rsb	ip, r0, #11
 800b382:	fa22 f30c 	lsr.w	r3, r2, ip
 800b386:	45b8      	cmp	r8, r7
 800b388:	ea43 0501 	orr.w	r5, r3, r1
 800b38c:	bf34      	ite	cc
 800b38e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800b392:	2300      	movcs	r3, #0
 800b394:	3015      	adds	r0, #21
 800b396:	fa02 f000 	lsl.w	r0, r2, r0
 800b39a:	fa23 f30c 	lsr.w	r3, r3, ip
 800b39e:	4303      	orrs	r3, r0
 800b3a0:	461c      	mov	r4, r3
 800b3a2:	ec45 4b10 	vmov	d0, r4, r5
 800b3a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b3aa:	45b8      	cmp	r8, r7
 800b3ac:	bf3a      	itte	cc
 800b3ae:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800b3b2:	f1a6 0708 	subcc.w	r7, r6, #8
 800b3b6:	2300      	movcs	r3, #0
 800b3b8:	380b      	subs	r0, #11
 800b3ba:	d012      	beq.n	800b3e2 <__b2d+0x8a>
 800b3bc:	f1c0 0120 	rsb	r1, r0, #32
 800b3c0:	fa23 f401 	lsr.w	r4, r3, r1
 800b3c4:	4082      	lsls	r2, r0
 800b3c6:	4322      	orrs	r2, r4
 800b3c8:	4547      	cmp	r7, r8
 800b3ca:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 800b3ce:	bf8c      	ite	hi
 800b3d0:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800b3d4:	2200      	movls	r2, #0
 800b3d6:	4083      	lsls	r3, r0
 800b3d8:	40ca      	lsrs	r2, r1
 800b3da:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800b3de:	4313      	orrs	r3, r2
 800b3e0:	e7de      	b.n	800b3a0 <__b2d+0x48>
 800b3e2:	ea42 0501 	orr.w	r5, r2, r1
 800b3e6:	e7db      	b.n	800b3a0 <__b2d+0x48>
 800b3e8:	3ff00000 	.word	0x3ff00000

0800b3ec <__d2b>:
 800b3ec:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b3f0:	460f      	mov	r7, r1
 800b3f2:	2101      	movs	r1, #1
 800b3f4:	ec59 8b10 	vmov	r8, r9, d0
 800b3f8:	4616      	mov	r6, r2
 800b3fa:	f7ff fc1b 	bl	800ac34 <_Balloc>
 800b3fe:	4604      	mov	r4, r0
 800b400:	b930      	cbnz	r0, 800b410 <__d2b+0x24>
 800b402:	4602      	mov	r2, r0
 800b404:	4b24      	ldr	r3, [pc, #144]	; (800b498 <__d2b+0xac>)
 800b406:	4825      	ldr	r0, [pc, #148]	; (800b49c <__d2b+0xb0>)
 800b408:	f240 310f 	movw	r1, #783	; 0x30f
 800b40c:	f7fd fc30 	bl	8008c70 <__assert_func>
 800b410:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b414:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b418:	bb2d      	cbnz	r5, 800b466 <__d2b+0x7a>
 800b41a:	9301      	str	r3, [sp, #4]
 800b41c:	f1b8 0300 	subs.w	r3, r8, #0
 800b420:	d026      	beq.n	800b470 <__d2b+0x84>
 800b422:	4668      	mov	r0, sp
 800b424:	9300      	str	r3, [sp, #0]
 800b426:	f7ff fd17 	bl	800ae58 <__lo0bits>
 800b42a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800b42e:	b1e8      	cbz	r0, 800b46c <__d2b+0x80>
 800b430:	f1c0 0320 	rsb	r3, r0, #32
 800b434:	fa02 f303 	lsl.w	r3, r2, r3
 800b438:	430b      	orrs	r3, r1
 800b43a:	40c2      	lsrs	r2, r0
 800b43c:	6163      	str	r3, [r4, #20]
 800b43e:	9201      	str	r2, [sp, #4]
 800b440:	9b01      	ldr	r3, [sp, #4]
 800b442:	61a3      	str	r3, [r4, #24]
 800b444:	2b00      	cmp	r3, #0
 800b446:	bf14      	ite	ne
 800b448:	2202      	movne	r2, #2
 800b44a:	2201      	moveq	r2, #1
 800b44c:	6122      	str	r2, [r4, #16]
 800b44e:	b1bd      	cbz	r5, 800b480 <__d2b+0x94>
 800b450:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800b454:	4405      	add	r5, r0
 800b456:	603d      	str	r5, [r7, #0]
 800b458:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b45c:	6030      	str	r0, [r6, #0]
 800b45e:	4620      	mov	r0, r4
 800b460:	b003      	add	sp, #12
 800b462:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b466:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b46a:	e7d6      	b.n	800b41a <__d2b+0x2e>
 800b46c:	6161      	str	r1, [r4, #20]
 800b46e:	e7e7      	b.n	800b440 <__d2b+0x54>
 800b470:	a801      	add	r0, sp, #4
 800b472:	f7ff fcf1 	bl	800ae58 <__lo0bits>
 800b476:	9b01      	ldr	r3, [sp, #4]
 800b478:	6163      	str	r3, [r4, #20]
 800b47a:	3020      	adds	r0, #32
 800b47c:	2201      	movs	r2, #1
 800b47e:	e7e5      	b.n	800b44c <__d2b+0x60>
 800b480:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b484:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b488:	6038      	str	r0, [r7, #0]
 800b48a:	6918      	ldr	r0, [r3, #16]
 800b48c:	f7ff fcc4 	bl	800ae18 <__hi0bits>
 800b490:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b494:	e7e2      	b.n	800b45c <__d2b+0x70>
 800b496:	bf00      	nop
 800b498:	0800dcc5 	.word	0x0800dcc5
 800b49c:	0800dcd6 	.word	0x0800dcd6

0800b4a0 <__ratio>:
 800b4a0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b4a4:	4688      	mov	r8, r1
 800b4a6:	4669      	mov	r1, sp
 800b4a8:	4681      	mov	r9, r0
 800b4aa:	f7ff ff55 	bl	800b358 <__b2d>
 800b4ae:	a901      	add	r1, sp, #4
 800b4b0:	4640      	mov	r0, r8
 800b4b2:	ec55 4b10 	vmov	r4, r5, d0
 800b4b6:	f7ff ff4f 	bl	800b358 <__b2d>
 800b4ba:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b4be:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800b4c2:	eba3 0c02 	sub.w	ip, r3, r2
 800b4c6:	e9dd 3200 	ldrd	r3, r2, [sp]
 800b4ca:	1a9b      	subs	r3, r3, r2
 800b4cc:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800b4d0:	ec51 0b10 	vmov	r0, r1, d0
 800b4d4:	2b00      	cmp	r3, #0
 800b4d6:	bfd6      	itet	le
 800b4d8:	460a      	movle	r2, r1
 800b4da:	462a      	movgt	r2, r5
 800b4dc:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800b4e0:	468b      	mov	fp, r1
 800b4e2:	462f      	mov	r7, r5
 800b4e4:	bfd4      	ite	le
 800b4e6:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800b4ea:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800b4ee:	4620      	mov	r0, r4
 800b4f0:	ee10 2a10 	vmov	r2, s0
 800b4f4:	465b      	mov	r3, fp
 800b4f6:	4639      	mov	r1, r7
 800b4f8:	f7f5 f9a8 	bl	800084c <__aeabi_ddiv>
 800b4fc:	ec41 0b10 	vmov	d0, r0, r1
 800b500:	b003      	add	sp, #12
 800b502:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b506 <__copybits>:
 800b506:	3901      	subs	r1, #1
 800b508:	b570      	push	{r4, r5, r6, lr}
 800b50a:	1149      	asrs	r1, r1, #5
 800b50c:	6914      	ldr	r4, [r2, #16]
 800b50e:	3101      	adds	r1, #1
 800b510:	f102 0314 	add.w	r3, r2, #20
 800b514:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800b518:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800b51c:	1f05      	subs	r5, r0, #4
 800b51e:	42a3      	cmp	r3, r4
 800b520:	d30c      	bcc.n	800b53c <__copybits+0x36>
 800b522:	1aa3      	subs	r3, r4, r2
 800b524:	3b11      	subs	r3, #17
 800b526:	f023 0303 	bic.w	r3, r3, #3
 800b52a:	3211      	adds	r2, #17
 800b52c:	42a2      	cmp	r2, r4
 800b52e:	bf88      	it	hi
 800b530:	2300      	movhi	r3, #0
 800b532:	4418      	add	r0, r3
 800b534:	2300      	movs	r3, #0
 800b536:	4288      	cmp	r0, r1
 800b538:	d305      	bcc.n	800b546 <__copybits+0x40>
 800b53a:	bd70      	pop	{r4, r5, r6, pc}
 800b53c:	f853 6b04 	ldr.w	r6, [r3], #4
 800b540:	f845 6f04 	str.w	r6, [r5, #4]!
 800b544:	e7eb      	b.n	800b51e <__copybits+0x18>
 800b546:	f840 3b04 	str.w	r3, [r0], #4
 800b54a:	e7f4      	b.n	800b536 <__copybits+0x30>

0800b54c <__any_on>:
 800b54c:	f100 0214 	add.w	r2, r0, #20
 800b550:	6900      	ldr	r0, [r0, #16]
 800b552:	114b      	asrs	r3, r1, #5
 800b554:	4298      	cmp	r0, r3
 800b556:	b510      	push	{r4, lr}
 800b558:	db11      	blt.n	800b57e <__any_on+0x32>
 800b55a:	dd0a      	ble.n	800b572 <__any_on+0x26>
 800b55c:	f011 011f 	ands.w	r1, r1, #31
 800b560:	d007      	beq.n	800b572 <__any_on+0x26>
 800b562:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800b566:	fa24 f001 	lsr.w	r0, r4, r1
 800b56a:	fa00 f101 	lsl.w	r1, r0, r1
 800b56e:	428c      	cmp	r4, r1
 800b570:	d10b      	bne.n	800b58a <__any_on+0x3e>
 800b572:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b576:	4293      	cmp	r3, r2
 800b578:	d803      	bhi.n	800b582 <__any_on+0x36>
 800b57a:	2000      	movs	r0, #0
 800b57c:	bd10      	pop	{r4, pc}
 800b57e:	4603      	mov	r3, r0
 800b580:	e7f7      	b.n	800b572 <__any_on+0x26>
 800b582:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b586:	2900      	cmp	r1, #0
 800b588:	d0f5      	beq.n	800b576 <__any_on+0x2a>
 800b58a:	2001      	movs	r0, #1
 800b58c:	e7f6      	b.n	800b57c <__any_on+0x30>

0800b58e <sulp>:
 800b58e:	b570      	push	{r4, r5, r6, lr}
 800b590:	4604      	mov	r4, r0
 800b592:	460d      	mov	r5, r1
 800b594:	ec45 4b10 	vmov	d0, r4, r5
 800b598:	4616      	mov	r6, r2
 800b59a:	f7ff feb7 	bl	800b30c <__ulp>
 800b59e:	ec51 0b10 	vmov	r0, r1, d0
 800b5a2:	b17e      	cbz	r6, 800b5c4 <sulp+0x36>
 800b5a4:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800b5a8:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800b5ac:	2b00      	cmp	r3, #0
 800b5ae:	dd09      	ble.n	800b5c4 <sulp+0x36>
 800b5b0:	051b      	lsls	r3, r3, #20
 800b5b2:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800b5b6:	2400      	movs	r4, #0
 800b5b8:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800b5bc:	4622      	mov	r2, r4
 800b5be:	462b      	mov	r3, r5
 800b5c0:	f7f5 f81a 	bl	80005f8 <__aeabi_dmul>
 800b5c4:	bd70      	pop	{r4, r5, r6, pc}
	...

0800b5c8 <_strtod_l>:
 800b5c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b5cc:	ed2d 8b02 	vpush	{d8}
 800b5d0:	b09b      	sub	sp, #108	; 0x6c
 800b5d2:	4604      	mov	r4, r0
 800b5d4:	9213      	str	r2, [sp, #76]	; 0x4c
 800b5d6:	2200      	movs	r2, #0
 800b5d8:	9216      	str	r2, [sp, #88]	; 0x58
 800b5da:	460d      	mov	r5, r1
 800b5dc:	f04f 0800 	mov.w	r8, #0
 800b5e0:	f04f 0900 	mov.w	r9, #0
 800b5e4:	460a      	mov	r2, r1
 800b5e6:	9215      	str	r2, [sp, #84]	; 0x54
 800b5e8:	7811      	ldrb	r1, [r2, #0]
 800b5ea:	292b      	cmp	r1, #43	; 0x2b
 800b5ec:	d04c      	beq.n	800b688 <_strtod_l+0xc0>
 800b5ee:	d83a      	bhi.n	800b666 <_strtod_l+0x9e>
 800b5f0:	290d      	cmp	r1, #13
 800b5f2:	d834      	bhi.n	800b65e <_strtod_l+0x96>
 800b5f4:	2908      	cmp	r1, #8
 800b5f6:	d834      	bhi.n	800b662 <_strtod_l+0x9a>
 800b5f8:	2900      	cmp	r1, #0
 800b5fa:	d03d      	beq.n	800b678 <_strtod_l+0xb0>
 800b5fc:	2200      	movs	r2, #0
 800b5fe:	920a      	str	r2, [sp, #40]	; 0x28
 800b600:	9e15      	ldr	r6, [sp, #84]	; 0x54
 800b602:	7832      	ldrb	r2, [r6, #0]
 800b604:	2a30      	cmp	r2, #48	; 0x30
 800b606:	f040 80b4 	bne.w	800b772 <_strtod_l+0x1aa>
 800b60a:	7872      	ldrb	r2, [r6, #1]
 800b60c:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 800b610:	2a58      	cmp	r2, #88	; 0x58
 800b612:	d170      	bne.n	800b6f6 <_strtod_l+0x12e>
 800b614:	9302      	str	r3, [sp, #8]
 800b616:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b618:	9301      	str	r3, [sp, #4]
 800b61a:	ab16      	add	r3, sp, #88	; 0x58
 800b61c:	9300      	str	r3, [sp, #0]
 800b61e:	4a8e      	ldr	r2, [pc, #568]	; (800b858 <_strtod_l+0x290>)
 800b620:	ab17      	add	r3, sp, #92	; 0x5c
 800b622:	a915      	add	r1, sp, #84	; 0x54
 800b624:	4620      	mov	r0, r4
 800b626:	f001 fb31 	bl	800cc8c <__gethex>
 800b62a:	f010 070f 	ands.w	r7, r0, #15
 800b62e:	4605      	mov	r5, r0
 800b630:	d005      	beq.n	800b63e <_strtod_l+0x76>
 800b632:	2f06      	cmp	r7, #6
 800b634:	d12a      	bne.n	800b68c <_strtod_l+0xc4>
 800b636:	3601      	adds	r6, #1
 800b638:	2300      	movs	r3, #0
 800b63a:	9615      	str	r6, [sp, #84]	; 0x54
 800b63c:	930a      	str	r3, [sp, #40]	; 0x28
 800b63e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b640:	2b00      	cmp	r3, #0
 800b642:	f040 857f 	bne.w	800c144 <_strtod_l+0xb7c>
 800b646:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b648:	b1db      	cbz	r3, 800b682 <_strtod_l+0xba>
 800b64a:	4642      	mov	r2, r8
 800b64c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800b650:	ec43 2b10 	vmov	d0, r2, r3
 800b654:	b01b      	add	sp, #108	; 0x6c
 800b656:	ecbd 8b02 	vpop	{d8}
 800b65a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b65e:	2920      	cmp	r1, #32
 800b660:	d1cc      	bne.n	800b5fc <_strtod_l+0x34>
 800b662:	3201      	adds	r2, #1
 800b664:	e7bf      	b.n	800b5e6 <_strtod_l+0x1e>
 800b666:	292d      	cmp	r1, #45	; 0x2d
 800b668:	d1c8      	bne.n	800b5fc <_strtod_l+0x34>
 800b66a:	2101      	movs	r1, #1
 800b66c:	910a      	str	r1, [sp, #40]	; 0x28
 800b66e:	1c51      	adds	r1, r2, #1
 800b670:	9115      	str	r1, [sp, #84]	; 0x54
 800b672:	7852      	ldrb	r2, [r2, #1]
 800b674:	2a00      	cmp	r2, #0
 800b676:	d1c3      	bne.n	800b600 <_strtod_l+0x38>
 800b678:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b67a:	9515      	str	r5, [sp, #84]	; 0x54
 800b67c:	2b00      	cmp	r3, #0
 800b67e:	f040 855f 	bne.w	800c140 <_strtod_l+0xb78>
 800b682:	4642      	mov	r2, r8
 800b684:	464b      	mov	r3, r9
 800b686:	e7e3      	b.n	800b650 <_strtod_l+0x88>
 800b688:	2100      	movs	r1, #0
 800b68a:	e7ef      	b.n	800b66c <_strtod_l+0xa4>
 800b68c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800b68e:	b13a      	cbz	r2, 800b6a0 <_strtod_l+0xd8>
 800b690:	2135      	movs	r1, #53	; 0x35
 800b692:	a818      	add	r0, sp, #96	; 0x60
 800b694:	f7ff ff37 	bl	800b506 <__copybits>
 800b698:	9916      	ldr	r1, [sp, #88]	; 0x58
 800b69a:	4620      	mov	r0, r4
 800b69c:	f7ff fb0a 	bl	800acb4 <_Bfree>
 800b6a0:	3f01      	subs	r7, #1
 800b6a2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800b6a4:	2f04      	cmp	r7, #4
 800b6a6:	d806      	bhi.n	800b6b6 <_strtod_l+0xee>
 800b6a8:	e8df f007 	tbb	[pc, r7]
 800b6ac:	201d0314 	.word	0x201d0314
 800b6b0:	14          	.byte	0x14
 800b6b1:	00          	.byte	0x00
 800b6b2:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 800b6b6:	05e9      	lsls	r1, r5, #23
 800b6b8:	bf48      	it	mi
 800b6ba:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 800b6be:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b6c2:	0d1b      	lsrs	r3, r3, #20
 800b6c4:	051b      	lsls	r3, r3, #20
 800b6c6:	2b00      	cmp	r3, #0
 800b6c8:	d1b9      	bne.n	800b63e <_strtod_l+0x76>
 800b6ca:	f7fe faef 	bl	8009cac <__errno>
 800b6ce:	2322      	movs	r3, #34	; 0x22
 800b6d0:	6003      	str	r3, [r0, #0]
 800b6d2:	e7b4      	b.n	800b63e <_strtod_l+0x76>
 800b6d4:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 800b6d8:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800b6dc:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800b6e0:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800b6e4:	e7e7      	b.n	800b6b6 <_strtod_l+0xee>
 800b6e6:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800b860 <_strtod_l+0x298>
 800b6ea:	e7e4      	b.n	800b6b6 <_strtod_l+0xee>
 800b6ec:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800b6f0:	f04f 38ff 	mov.w	r8, #4294967295
 800b6f4:	e7df      	b.n	800b6b6 <_strtod_l+0xee>
 800b6f6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b6f8:	1c5a      	adds	r2, r3, #1
 800b6fa:	9215      	str	r2, [sp, #84]	; 0x54
 800b6fc:	785b      	ldrb	r3, [r3, #1]
 800b6fe:	2b30      	cmp	r3, #48	; 0x30
 800b700:	d0f9      	beq.n	800b6f6 <_strtod_l+0x12e>
 800b702:	2b00      	cmp	r3, #0
 800b704:	d09b      	beq.n	800b63e <_strtod_l+0x76>
 800b706:	2301      	movs	r3, #1
 800b708:	f04f 0a00 	mov.w	sl, #0
 800b70c:	9304      	str	r3, [sp, #16]
 800b70e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b710:	930b      	str	r3, [sp, #44]	; 0x2c
 800b712:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800b716:	46d3      	mov	fp, sl
 800b718:	220a      	movs	r2, #10
 800b71a:	9815      	ldr	r0, [sp, #84]	; 0x54
 800b71c:	7806      	ldrb	r6, [r0, #0]
 800b71e:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800b722:	b2d9      	uxtb	r1, r3
 800b724:	2909      	cmp	r1, #9
 800b726:	d926      	bls.n	800b776 <_strtod_l+0x1ae>
 800b728:	494c      	ldr	r1, [pc, #304]	; (800b85c <_strtod_l+0x294>)
 800b72a:	2201      	movs	r2, #1
 800b72c:	f001 f9c0 	bl	800cab0 <strncmp>
 800b730:	2800      	cmp	r0, #0
 800b732:	d030      	beq.n	800b796 <_strtod_l+0x1ce>
 800b734:	2000      	movs	r0, #0
 800b736:	4632      	mov	r2, r6
 800b738:	9005      	str	r0, [sp, #20]
 800b73a:	465e      	mov	r6, fp
 800b73c:	4603      	mov	r3, r0
 800b73e:	2a65      	cmp	r2, #101	; 0x65
 800b740:	d001      	beq.n	800b746 <_strtod_l+0x17e>
 800b742:	2a45      	cmp	r2, #69	; 0x45
 800b744:	d113      	bne.n	800b76e <_strtod_l+0x1a6>
 800b746:	b91e      	cbnz	r6, 800b750 <_strtod_l+0x188>
 800b748:	9a04      	ldr	r2, [sp, #16]
 800b74a:	4302      	orrs	r2, r0
 800b74c:	d094      	beq.n	800b678 <_strtod_l+0xb0>
 800b74e:	2600      	movs	r6, #0
 800b750:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800b752:	1c6a      	adds	r2, r5, #1
 800b754:	9215      	str	r2, [sp, #84]	; 0x54
 800b756:	786a      	ldrb	r2, [r5, #1]
 800b758:	2a2b      	cmp	r2, #43	; 0x2b
 800b75a:	d074      	beq.n	800b846 <_strtod_l+0x27e>
 800b75c:	2a2d      	cmp	r2, #45	; 0x2d
 800b75e:	d078      	beq.n	800b852 <_strtod_l+0x28a>
 800b760:	f04f 0c00 	mov.w	ip, #0
 800b764:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800b768:	2909      	cmp	r1, #9
 800b76a:	d97f      	bls.n	800b86c <_strtod_l+0x2a4>
 800b76c:	9515      	str	r5, [sp, #84]	; 0x54
 800b76e:	2700      	movs	r7, #0
 800b770:	e09e      	b.n	800b8b0 <_strtod_l+0x2e8>
 800b772:	2300      	movs	r3, #0
 800b774:	e7c8      	b.n	800b708 <_strtod_l+0x140>
 800b776:	f1bb 0f08 	cmp.w	fp, #8
 800b77a:	bfd8      	it	le
 800b77c:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800b77e:	f100 0001 	add.w	r0, r0, #1
 800b782:	bfda      	itte	le
 800b784:	fb02 3301 	mlale	r3, r2, r1, r3
 800b788:	9309      	strle	r3, [sp, #36]	; 0x24
 800b78a:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 800b78e:	f10b 0b01 	add.w	fp, fp, #1
 800b792:	9015      	str	r0, [sp, #84]	; 0x54
 800b794:	e7c1      	b.n	800b71a <_strtod_l+0x152>
 800b796:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b798:	1c5a      	adds	r2, r3, #1
 800b79a:	9215      	str	r2, [sp, #84]	; 0x54
 800b79c:	785a      	ldrb	r2, [r3, #1]
 800b79e:	f1bb 0f00 	cmp.w	fp, #0
 800b7a2:	d037      	beq.n	800b814 <_strtod_l+0x24c>
 800b7a4:	9005      	str	r0, [sp, #20]
 800b7a6:	465e      	mov	r6, fp
 800b7a8:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800b7ac:	2b09      	cmp	r3, #9
 800b7ae:	d912      	bls.n	800b7d6 <_strtod_l+0x20e>
 800b7b0:	2301      	movs	r3, #1
 800b7b2:	e7c4      	b.n	800b73e <_strtod_l+0x176>
 800b7b4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b7b6:	1c5a      	adds	r2, r3, #1
 800b7b8:	9215      	str	r2, [sp, #84]	; 0x54
 800b7ba:	785a      	ldrb	r2, [r3, #1]
 800b7bc:	3001      	adds	r0, #1
 800b7be:	2a30      	cmp	r2, #48	; 0x30
 800b7c0:	d0f8      	beq.n	800b7b4 <_strtod_l+0x1ec>
 800b7c2:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800b7c6:	2b08      	cmp	r3, #8
 800b7c8:	f200 84c1 	bhi.w	800c14e <_strtod_l+0xb86>
 800b7cc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b7ce:	9005      	str	r0, [sp, #20]
 800b7d0:	2000      	movs	r0, #0
 800b7d2:	930b      	str	r3, [sp, #44]	; 0x2c
 800b7d4:	4606      	mov	r6, r0
 800b7d6:	3a30      	subs	r2, #48	; 0x30
 800b7d8:	f100 0301 	add.w	r3, r0, #1
 800b7dc:	d014      	beq.n	800b808 <_strtod_l+0x240>
 800b7de:	9905      	ldr	r1, [sp, #20]
 800b7e0:	4419      	add	r1, r3
 800b7e2:	9105      	str	r1, [sp, #20]
 800b7e4:	4633      	mov	r3, r6
 800b7e6:	eb00 0c06 	add.w	ip, r0, r6
 800b7ea:	210a      	movs	r1, #10
 800b7ec:	4563      	cmp	r3, ip
 800b7ee:	d113      	bne.n	800b818 <_strtod_l+0x250>
 800b7f0:	1833      	adds	r3, r6, r0
 800b7f2:	2b08      	cmp	r3, #8
 800b7f4:	f106 0601 	add.w	r6, r6, #1
 800b7f8:	4406      	add	r6, r0
 800b7fa:	dc1a      	bgt.n	800b832 <_strtod_l+0x26a>
 800b7fc:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b7fe:	230a      	movs	r3, #10
 800b800:	fb03 2301 	mla	r3, r3, r1, r2
 800b804:	9309      	str	r3, [sp, #36]	; 0x24
 800b806:	2300      	movs	r3, #0
 800b808:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800b80a:	1c51      	adds	r1, r2, #1
 800b80c:	9115      	str	r1, [sp, #84]	; 0x54
 800b80e:	7852      	ldrb	r2, [r2, #1]
 800b810:	4618      	mov	r0, r3
 800b812:	e7c9      	b.n	800b7a8 <_strtod_l+0x1e0>
 800b814:	4658      	mov	r0, fp
 800b816:	e7d2      	b.n	800b7be <_strtod_l+0x1f6>
 800b818:	2b08      	cmp	r3, #8
 800b81a:	f103 0301 	add.w	r3, r3, #1
 800b81e:	dc03      	bgt.n	800b828 <_strtod_l+0x260>
 800b820:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800b822:	434f      	muls	r7, r1
 800b824:	9709      	str	r7, [sp, #36]	; 0x24
 800b826:	e7e1      	b.n	800b7ec <_strtod_l+0x224>
 800b828:	2b10      	cmp	r3, #16
 800b82a:	bfd8      	it	le
 800b82c:	fb01 fa0a 	mulle.w	sl, r1, sl
 800b830:	e7dc      	b.n	800b7ec <_strtod_l+0x224>
 800b832:	2e10      	cmp	r6, #16
 800b834:	bfdc      	itt	le
 800b836:	230a      	movle	r3, #10
 800b838:	fb03 2a0a 	mlale	sl, r3, sl, r2
 800b83c:	e7e3      	b.n	800b806 <_strtod_l+0x23e>
 800b83e:	2300      	movs	r3, #0
 800b840:	9305      	str	r3, [sp, #20]
 800b842:	2301      	movs	r3, #1
 800b844:	e780      	b.n	800b748 <_strtod_l+0x180>
 800b846:	f04f 0c00 	mov.w	ip, #0
 800b84a:	1caa      	adds	r2, r5, #2
 800b84c:	9215      	str	r2, [sp, #84]	; 0x54
 800b84e:	78aa      	ldrb	r2, [r5, #2]
 800b850:	e788      	b.n	800b764 <_strtod_l+0x19c>
 800b852:	f04f 0c01 	mov.w	ip, #1
 800b856:	e7f8      	b.n	800b84a <_strtod_l+0x282>
 800b858:	0800de30 	.word	0x0800de30
 800b85c:	0800de2c 	.word	0x0800de2c
 800b860:	7ff00000 	.word	0x7ff00000
 800b864:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800b866:	1c51      	adds	r1, r2, #1
 800b868:	9115      	str	r1, [sp, #84]	; 0x54
 800b86a:	7852      	ldrb	r2, [r2, #1]
 800b86c:	2a30      	cmp	r2, #48	; 0x30
 800b86e:	d0f9      	beq.n	800b864 <_strtod_l+0x29c>
 800b870:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800b874:	2908      	cmp	r1, #8
 800b876:	f63f af7a 	bhi.w	800b76e <_strtod_l+0x1a6>
 800b87a:	3a30      	subs	r2, #48	; 0x30
 800b87c:	9208      	str	r2, [sp, #32]
 800b87e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800b880:	920c      	str	r2, [sp, #48]	; 0x30
 800b882:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800b884:	1c57      	adds	r7, r2, #1
 800b886:	9715      	str	r7, [sp, #84]	; 0x54
 800b888:	7852      	ldrb	r2, [r2, #1]
 800b88a:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800b88e:	f1be 0f09 	cmp.w	lr, #9
 800b892:	d938      	bls.n	800b906 <_strtod_l+0x33e>
 800b894:	990c      	ldr	r1, [sp, #48]	; 0x30
 800b896:	1a7f      	subs	r7, r7, r1
 800b898:	2f08      	cmp	r7, #8
 800b89a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800b89e:	dc03      	bgt.n	800b8a8 <_strtod_l+0x2e0>
 800b8a0:	9908      	ldr	r1, [sp, #32]
 800b8a2:	428f      	cmp	r7, r1
 800b8a4:	bfa8      	it	ge
 800b8a6:	460f      	movge	r7, r1
 800b8a8:	f1bc 0f00 	cmp.w	ip, #0
 800b8ac:	d000      	beq.n	800b8b0 <_strtod_l+0x2e8>
 800b8ae:	427f      	negs	r7, r7
 800b8b0:	2e00      	cmp	r6, #0
 800b8b2:	d14f      	bne.n	800b954 <_strtod_l+0x38c>
 800b8b4:	9904      	ldr	r1, [sp, #16]
 800b8b6:	4301      	orrs	r1, r0
 800b8b8:	f47f aec1 	bne.w	800b63e <_strtod_l+0x76>
 800b8bc:	2b00      	cmp	r3, #0
 800b8be:	f47f aedb 	bne.w	800b678 <_strtod_l+0xb0>
 800b8c2:	2a69      	cmp	r2, #105	; 0x69
 800b8c4:	d029      	beq.n	800b91a <_strtod_l+0x352>
 800b8c6:	dc26      	bgt.n	800b916 <_strtod_l+0x34e>
 800b8c8:	2a49      	cmp	r2, #73	; 0x49
 800b8ca:	d026      	beq.n	800b91a <_strtod_l+0x352>
 800b8cc:	2a4e      	cmp	r2, #78	; 0x4e
 800b8ce:	f47f aed3 	bne.w	800b678 <_strtod_l+0xb0>
 800b8d2:	499b      	ldr	r1, [pc, #620]	; (800bb40 <_strtod_l+0x578>)
 800b8d4:	a815      	add	r0, sp, #84	; 0x54
 800b8d6:	f001 fc19 	bl	800d10c <__match>
 800b8da:	2800      	cmp	r0, #0
 800b8dc:	f43f aecc 	beq.w	800b678 <_strtod_l+0xb0>
 800b8e0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b8e2:	781b      	ldrb	r3, [r3, #0]
 800b8e4:	2b28      	cmp	r3, #40	; 0x28
 800b8e6:	d12f      	bne.n	800b948 <_strtod_l+0x380>
 800b8e8:	4996      	ldr	r1, [pc, #600]	; (800bb44 <_strtod_l+0x57c>)
 800b8ea:	aa18      	add	r2, sp, #96	; 0x60
 800b8ec:	a815      	add	r0, sp, #84	; 0x54
 800b8ee:	f001 fc21 	bl	800d134 <__hexnan>
 800b8f2:	2805      	cmp	r0, #5
 800b8f4:	d128      	bne.n	800b948 <_strtod_l+0x380>
 800b8f6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b8f8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800b8fc:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 800b900:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800b904:	e69b      	b.n	800b63e <_strtod_l+0x76>
 800b906:	9f08      	ldr	r7, [sp, #32]
 800b908:	210a      	movs	r1, #10
 800b90a:	fb01 2107 	mla	r1, r1, r7, r2
 800b90e:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 800b912:	9208      	str	r2, [sp, #32]
 800b914:	e7b5      	b.n	800b882 <_strtod_l+0x2ba>
 800b916:	2a6e      	cmp	r2, #110	; 0x6e
 800b918:	e7d9      	b.n	800b8ce <_strtod_l+0x306>
 800b91a:	498b      	ldr	r1, [pc, #556]	; (800bb48 <_strtod_l+0x580>)
 800b91c:	a815      	add	r0, sp, #84	; 0x54
 800b91e:	f001 fbf5 	bl	800d10c <__match>
 800b922:	2800      	cmp	r0, #0
 800b924:	f43f aea8 	beq.w	800b678 <_strtod_l+0xb0>
 800b928:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b92a:	4988      	ldr	r1, [pc, #544]	; (800bb4c <_strtod_l+0x584>)
 800b92c:	3b01      	subs	r3, #1
 800b92e:	a815      	add	r0, sp, #84	; 0x54
 800b930:	9315      	str	r3, [sp, #84]	; 0x54
 800b932:	f001 fbeb 	bl	800d10c <__match>
 800b936:	b910      	cbnz	r0, 800b93e <_strtod_l+0x376>
 800b938:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b93a:	3301      	adds	r3, #1
 800b93c:	9315      	str	r3, [sp, #84]	; 0x54
 800b93e:	f8df 921c 	ldr.w	r9, [pc, #540]	; 800bb5c <_strtod_l+0x594>
 800b942:	f04f 0800 	mov.w	r8, #0
 800b946:	e67a      	b.n	800b63e <_strtod_l+0x76>
 800b948:	4881      	ldr	r0, [pc, #516]	; (800bb50 <_strtod_l+0x588>)
 800b94a:	f001 f919 	bl	800cb80 <nan>
 800b94e:	ec59 8b10 	vmov	r8, r9, d0
 800b952:	e674      	b.n	800b63e <_strtod_l+0x76>
 800b954:	9b05      	ldr	r3, [sp, #20]
 800b956:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b958:	1afb      	subs	r3, r7, r3
 800b95a:	f1bb 0f00 	cmp.w	fp, #0
 800b95e:	bf08      	it	eq
 800b960:	46b3      	moveq	fp, r6
 800b962:	2e10      	cmp	r6, #16
 800b964:	9308      	str	r3, [sp, #32]
 800b966:	4635      	mov	r5, r6
 800b968:	bfa8      	it	ge
 800b96a:	2510      	movge	r5, #16
 800b96c:	f7f4 fdca 	bl	8000504 <__aeabi_ui2d>
 800b970:	2e09      	cmp	r6, #9
 800b972:	4680      	mov	r8, r0
 800b974:	4689      	mov	r9, r1
 800b976:	dd13      	ble.n	800b9a0 <_strtod_l+0x3d8>
 800b978:	4b76      	ldr	r3, [pc, #472]	; (800bb54 <_strtod_l+0x58c>)
 800b97a:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800b97e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800b982:	f7f4 fe39 	bl	80005f8 <__aeabi_dmul>
 800b986:	4680      	mov	r8, r0
 800b988:	4650      	mov	r0, sl
 800b98a:	4689      	mov	r9, r1
 800b98c:	f7f4 fdba 	bl	8000504 <__aeabi_ui2d>
 800b990:	4602      	mov	r2, r0
 800b992:	460b      	mov	r3, r1
 800b994:	4640      	mov	r0, r8
 800b996:	4649      	mov	r1, r9
 800b998:	f7f4 fc78 	bl	800028c <__adddf3>
 800b99c:	4680      	mov	r8, r0
 800b99e:	4689      	mov	r9, r1
 800b9a0:	2e0f      	cmp	r6, #15
 800b9a2:	dc38      	bgt.n	800ba16 <_strtod_l+0x44e>
 800b9a4:	9b08      	ldr	r3, [sp, #32]
 800b9a6:	2b00      	cmp	r3, #0
 800b9a8:	f43f ae49 	beq.w	800b63e <_strtod_l+0x76>
 800b9ac:	dd24      	ble.n	800b9f8 <_strtod_l+0x430>
 800b9ae:	2b16      	cmp	r3, #22
 800b9b0:	dc0b      	bgt.n	800b9ca <_strtod_l+0x402>
 800b9b2:	4968      	ldr	r1, [pc, #416]	; (800bb54 <_strtod_l+0x58c>)
 800b9b4:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b9b8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b9bc:	4642      	mov	r2, r8
 800b9be:	464b      	mov	r3, r9
 800b9c0:	f7f4 fe1a 	bl	80005f8 <__aeabi_dmul>
 800b9c4:	4680      	mov	r8, r0
 800b9c6:	4689      	mov	r9, r1
 800b9c8:	e639      	b.n	800b63e <_strtod_l+0x76>
 800b9ca:	9a08      	ldr	r2, [sp, #32]
 800b9cc:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 800b9d0:	4293      	cmp	r3, r2
 800b9d2:	db20      	blt.n	800ba16 <_strtod_l+0x44e>
 800b9d4:	4c5f      	ldr	r4, [pc, #380]	; (800bb54 <_strtod_l+0x58c>)
 800b9d6:	f1c6 060f 	rsb	r6, r6, #15
 800b9da:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 800b9de:	4642      	mov	r2, r8
 800b9e0:	464b      	mov	r3, r9
 800b9e2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b9e6:	f7f4 fe07 	bl	80005f8 <__aeabi_dmul>
 800b9ea:	9b08      	ldr	r3, [sp, #32]
 800b9ec:	1b9e      	subs	r6, r3, r6
 800b9ee:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 800b9f2:	e9d4 2300 	ldrd	r2, r3, [r4]
 800b9f6:	e7e3      	b.n	800b9c0 <_strtod_l+0x3f8>
 800b9f8:	9b08      	ldr	r3, [sp, #32]
 800b9fa:	3316      	adds	r3, #22
 800b9fc:	db0b      	blt.n	800ba16 <_strtod_l+0x44e>
 800b9fe:	9b05      	ldr	r3, [sp, #20]
 800ba00:	1bdf      	subs	r7, r3, r7
 800ba02:	4b54      	ldr	r3, [pc, #336]	; (800bb54 <_strtod_l+0x58c>)
 800ba04:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800ba08:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ba0c:	4640      	mov	r0, r8
 800ba0e:	4649      	mov	r1, r9
 800ba10:	f7f4 ff1c 	bl	800084c <__aeabi_ddiv>
 800ba14:	e7d6      	b.n	800b9c4 <_strtod_l+0x3fc>
 800ba16:	9b08      	ldr	r3, [sp, #32]
 800ba18:	1b75      	subs	r5, r6, r5
 800ba1a:	441d      	add	r5, r3
 800ba1c:	2d00      	cmp	r5, #0
 800ba1e:	dd70      	ble.n	800bb02 <_strtod_l+0x53a>
 800ba20:	f015 030f 	ands.w	r3, r5, #15
 800ba24:	d00a      	beq.n	800ba3c <_strtod_l+0x474>
 800ba26:	494b      	ldr	r1, [pc, #300]	; (800bb54 <_strtod_l+0x58c>)
 800ba28:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ba2c:	4642      	mov	r2, r8
 800ba2e:	464b      	mov	r3, r9
 800ba30:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ba34:	f7f4 fde0 	bl	80005f8 <__aeabi_dmul>
 800ba38:	4680      	mov	r8, r0
 800ba3a:	4689      	mov	r9, r1
 800ba3c:	f035 050f 	bics.w	r5, r5, #15
 800ba40:	d04d      	beq.n	800bade <_strtod_l+0x516>
 800ba42:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 800ba46:	dd22      	ble.n	800ba8e <_strtod_l+0x4c6>
 800ba48:	2500      	movs	r5, #0
 800ba4a:	46ab      	mov	fp, r5
 800ba4c:	9509      	str	r5, [sp, #36]	; 0x24
 800ba4e:	9505      	str	r5, [sp, #20]
 800ba50:	2322      	movs	r3, #34	; 0x22
 800ba52:	f8df 9108 	ldr.w	r9, [pc, #264]	; 800bb5c <_strtod_l+0x594>
 800ba56:	6023      	str	r3, [r4, #0]
 800ba58:	f04f 0800 	mov.w	r8, #0
 800ba5c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ba5e:	2b00      	cmp	r3, #0
 800ba60:	f43f aded 	beq.w	800b63e <_strtod_l+0x76>
 800ba64:	9916      	ldr	r1, [sp, #88]	; 0x58
 800ba66:	4620      	mov	r0, r4
 800ba68:	f7ff f924 	bl	800acb4 <_Bfree>
 800ba6c:	9905      	ldr	r1, [sp, #20]
 800ba6e:	4620      	mov	r0, r4
 800ba70:	f7ff f920 	bl	800acb4 <_Bfree>
 800ba74:	4659      	mov	r1, fp
 800ba76:	4620      	mov	r0, r4
 800ba78:	f7ff f91c 	bl	800acb4 <_Bfree>
 800ba7c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ba7e:	4620      	mov	r0, r4
 800ba80:	f7ff f918 	bl	800acb4 <_Bfree>
 800ba84:	4629      	mov	r1, r5
 800ba86:	4620      	mov	r0, r4
 800ba88:	f7ff f914 	bl	800acb4 <_Bfree>
 800ba8c:	e5d7      	b.n	800b63e <_strtod_l+0x76>
 800ba8e:	4b32      	ldr	r3, [pc, #200]	; (800bb58 <_strtod_l+0x590>)
 800ba90:	9304      	str	r3, [sp, #16]
 800ba92:	2300      	movs	r3, #0
 800ba94:	112d      	asrs	r5, r5, #4
 800ba96:	4640      	mov	r0, r8
 800ba98:	4649      	mov	r1, r9
 800ba9a:	469a      	mov	sl, r3
 800ba9c:	2d01      	cmp	r5, #1
 800ba9e:	dc21      	bgt.n	800bae4 <_strtod_l+0x51c>
 800baa0:	b10b      	cbz	r3, 800baa6 <_strtod_l+0x4de>
 800baa2:	4680      	mov	r8, r0
 800baa4:	4689      	mov	r9, r1
 800baa6:	492c      	ldr	r1, [pc, #176]	; (800bb58 <_strtod_l+0x590>)
 800baa8:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800baac:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800bab0:	4642      	mov	r2, r8
 800bab2:	464b      	mov	r3, r9
 800bab4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bab8:	f7f4 fd9e 	bl	80005f8 <__aeabi_dmul>
 800babc:	4b27      	ldr	r3, [pc, #156]	; (800bb5c <_strtod_l+0x594>)
 800babe:	460a      	mov	r2, r1
 800bac0:	400b      	ands	r3, r1
 800bac2:	4927      	ldr	r1, [pc, #156]	; (800bb60 <_strtod_l+0x598>)
 800bac4:	428b      	cmp	r3, r1
 800bac6:	4680      	mov	r8, r0
 800bac8:	d8be      	bhi.n	800ba48 <_strtod_l+0x480>
 800baca:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800bace:	428b      	cmp	r3, r1
 800bad0:	bf86      	itte	hi
 800bad2:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 800bb64 <_strtod_l+0x59c>
 800bad6:	f04f 38ff 	movhi.w	r8, #4294967295
 800bada:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800bade:	2300      	movs	r3, #0
 800bae0:	9304      	str	r3, [sp, #16]
 800bae2:	e07b      	b.n	800bbdc <_strtod_l+0x614>
 800bae4:	07ea      	lsls	r2, r5, #31
 800bae6:	d505      	bpl.n	800baf4 <_strtod_l+0x52c>
 800bae8:	9b04      	ldr	r3, [sp, #16]
 800baea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800baee:	f7f4 fd83 	bl	80005f8 <__aeabi_dmul>
 800baf2:	2301      	movs	r3, #1
 800baf4:	9a04      	ldr	r2, [sp, #16]
 800baf6:	3208      	adds	r2, #8
 800baf8:	f10a 0a01 	add.w	sl, sl, #1
 800bafc:	106d      	asrs	r5, r5, #1
 800bafe:	9204      	str	r2, [sp, #16]
 800bb00:	e7cc      	b.n	800ba9c <_strtod_l+0x4d4>
 800bb02:	d0ec      	beq.n	800bade <_strtod_l+0x516>
 800bb04:	426d      	negs	r5, r5
 800bb06:	f015 020f 	ands.w	r2, r5, #15
 800bb0a:	d00a      	beq.n	800bb22 <_strtod_l+0x55a>
 800bb0c:	4b11      	ldr	r3, [pc, #68]	; (800bb54 <_strtod_l+0x58c>)
 800bb0e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bb12:	4640      	mov	r0, r8
 800bb14:	4649      	mov	r1, r9
 800bb16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb1a:	f7f4 fe97 	bl	800084c <__aeabi_ddiv>
 800bb1e:	4680      	mov	r8, r0
 800bb20:	4689      	mov	r9, r1
 800bb22:	112d      	asrs	r5, r5, #4
 800bb24:	d0db      	beq.n	800bade <_strtod_l+0x516>
 800bb26:	2d1f      	cmp	r5, #31
 800bb28:	dd1e      	ble.n	800bb68 <_strtod_l+0x5a0>
 800bb2a:	2500      	movs	r5, #0
 800bb2c:	46ab      	mov	fp, r5
 800bb2e:	9509      	str	r5, [sp, #36]	; 0x24
 800bb30:	9505      	str	r5, [sp, #20]
 800bb32:	2322      	movs	r3, #34	; 0x22
 800bb34:	f04f 0800 	mov.w	r8, #0
 800bb38:	f04f 0900 	mov.w	r9, #0
 800bb3c:	6023      	str	r3, [r4, #0]
 800bb3e:	e78d      	b.n	800ba5c <_strtod_l+0x494>
 800bb40:	0800dc1d 	.word	0x0800dc1d
 800bb44:	0800de44 	.word	0x0800de44
 800bb48:	0800dc15 	.word	0x0800dc15
 800bb4c:	0800dc4c 	.word	0x0800dc4c
 800bb50:	0800dc0f 	.word	0x0800dc0f
 800bb54:	0800dd58 	.word	0x0800dd58
 800bb58:	0800dd30 	.word	0x0800dd30
 800bb5c:	7ff00000 	.word	0x7ff00000
 800bb60:	7ca00000 	.word	0x7ca00000
 800bb64:	7fefffff 	.word	0x7fefffff
 800bb68:	f015 0310 	ands.w	r3, r5, #16
 800bb6c:	bf18      	it	ne
 800bb6e:	236a      	movne	r3, #106	; 0x6a
 800bb70:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 800bf14 <_strtod_l+0x94c>
 800bb74:	9304      	str	r3, [sp, #16]
 800bb76:	4640      	mov	r0, r8
 800bb78:	4649      	mov	r1, r9
 800bb7a:	2300      	movs	r3, #0
 800bb7c:	07ea      	lsls	r2, r5, #31
 800bb7e:	d504      	bpl.n	800bb8a <_strtod_l+0x5c2>
 800bb80:	e9da 2300 	ldrd	r2, r3, [sl]
 800bb84:	f7f4 fd38 	bl	80005f8 <__aeabi_dmul>
 800bb88:	2301      	movs	r3, #1
 800bb8a:	106d      	asrs	r5, r5, #1
 800bb8c:	f10a 0a08 	add.w	sl, sl, #8
 800bb90:	d1f4      	bne.n	800bb7c <_strtod_l+0x5b4>
 800bb92:	b10b      	cbz	r3, 800bb98 <_strtod_l+0x5d0>
 800bb94:	4680      	mov	r8, r0
 800bb96:	4689      	mov	r9, r1
 800bb98:	9b04      	ldr	r3, [sp, #16]
 800bb9a:	b1bb      	cbz	r3, 800bbcc <_strtod_l+0x604>
 800bb9c:	f3c9 520a 	ubfx	r2, r9, #20, #11
 800bba0:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800bba4:	2b00      	cmp	r3, #0
 800bba6:	4649      	mov	r1, r9
 800bba8:	dd10      	ble.n	800bbcc <_strtod_l+0x604>
 800bbaa:	2b1f      	cmp	r3, #31
 800bbac:	f340 811e 	ble.w	800bdec <_strtod_l+0x824>
 800bbb0:	2b34      	cmp	r3, #52	; 0x34
 800bbb2:	bfde      	ittt	le
 800bbb4:	f04f 33ff 	movle.w	r3, #4294967295
 800bbb8:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800bbbc:	4093      	lslle	r3, r2
 800bbbe:	f04f 0800 	mov.w	r8, #0
 800bbc2:	bfcc      	ite	gt
 800bbc4:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800bbc8:	ea03 0901 	andle.w	r9, r3, r1
 800bbcc:	2200      	movs	r2, #0
 800bbce:	2300      	movs	r3, #0
 800bbd0:	4640      	mov	r0, r8
 800bbd2:	4649      	mov	r1, r9
 800bbd4:	f7f4 ff78 	bl	8000ac8 <__aeabi_dcmpeq>
 800bbd8:	2800      	cmp	r0, #0
 800bbda:	d1a6      	bne.n	800bb2a <_strtod_l+0x562>
 800bbdc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bbde:	9300      	str	r3, [sp, #0]
 800bbe0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800bbe2:	4633      	mov	r3, r6
 800bbe4:	465a      	mov	r2, fp
 800bbe6:	4620      	mov	r0, r4
 800bbe8:	f7ff f8cc 	bl	800ad84 <__s2b>
 800bbec:	9009      	str	r0, [sp, #36]	; 0x24
 800bbee:	2800      	cmp	r0, #0
 800bbf0:	f43f af2a 	beq.w	800ba48 <_strtod_l+0x480>
 800bbf4:	9a08      	ldr	r2, [sp, #32]
 800bbf6:	9b05      	ldr	r3, [sp, #20]
 800bbf8:	2a00      	cmp	r2, #0
 800bbfa:	eba3 0307 	sub.w	r3, r3, r7
 800bbfe:	bfa8      	it	ge
 800bc00:	2300      	movge	r3, #0
 800bc02:	930c      	str	r3, [sp, #48]	; 0x30
 800bc04:	2500      	movs	r5, #0
 800bc06:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800bc0a:	9312      	str	r3, [sp, #72]	; 0x48
 800bc0c:	46ab      	mov	fp, r5
 800bc0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bc10:	4620      	mov	r0, r4
 800bc12:	6859      	ldr	r1, [r3, #4]
 800bc14:	f7ff f80e 	bl	800ac34 <_Balloc>
 800bc18:	9005      	str	r0, [sp, #20]
 800bc1a:	2800      	cmp	r0, #0
 800bc1c:	f43f af18 	beq.w	800ba50 <_strtod_l+0x488>
 800bc20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bc22:	691a      	ldr	r2, [r3, #16]
 800bc24:	3202      	adds	r2, #2
 800bc26:	f103 010c 	add.w	r1, r3, #12
 800bc2a:	0092      	lsls	r2, r2, #2
 800bc2c:	300c      	adds	r0, #12
 800bc2e:	f7fe f86a 	bl	8009d06 <memcpy>
 800bc32:	ec49 8b10 	vmov	d0, r8, r9
 800bc36:	aa18      	add	r2, sp, #96	; 0x60
 800bc38:	a917      	add	r1, sp, #92	; 0x5c
 800bc3a:	4620      	mov	r0, r4
 800bc3c:	f7ff fbd6 	bl	800b3ec <__d2b>
 800bc40:	ec49 8b18 	vmov	d8, r8, r9
 800bc44:	9016      	str	r0, [sp, #88]	; 0x58
 800bc46:	2800      	cmp	r0, #0
 800bc48:	f43f af02 	beq.w	800ba50 <_strtod_l+0x488>
 800bc4c:	2101      	movs	r1, #1
 800bc4e:	4620      	mov	r0, r4
 800bc50:	f7ff f930 	bl	800aeb4 <__i2b>
 800bc54:	4683      	mov	fp, r0
 800bc56:	2800      	cmp	r0, #0
 800bc58:	f43f aefa 	beq.w	800ba50 <_strtod_l+0x488>
 800bc5c:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800bc5e:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800bc60:	2e00      	cmp	r6, #0
 800bc62:	bfab      	itete	ge
 800bc64:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 800bc66:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 800bc68:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800bc6a:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 800bc6e:	bfac      	ite	ge
 800bc70:	eb06 0a03 	addge.w	sl, r6, r3
 800bc74:	1b9f      	sublt	r7, r3, r6
 800bc76:	9b04      	ldr	r3, [sp, #16]
 800bc78:	1af6      	subs	r6, r6, r3
 800bc7a:	4416      	add	r6, r2
 800bc7c:	4ba0      	ldr	r3, [pc, #640]	; (800bf00 <_strtod_l+0x938>)
 800bc7e:	3e01      	subs	r6, #1
 800bc80:	429e      	cmp	r6, r3
 800bc82:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800bc86:	f280 80c4 	bge.w	800be12 <_strtod_l+0x84a>
 800bc8a:	1b9b      	subs	r3, r3, r6
 800bc8c:	2b1f      	cmp	r3, #31
 800bc8e:	eba2 0203 	sub.w	r2, r2, r3
 800bc92:	f04f 0101 	mov.w	r1, #1
 800bc96:	f300 80b0 	bgt.w	800bdfa <_strtod_l+0x832>
 800bc9a:	fa01 f303 	lsl.w	r3, r1, r3
 800bc9e:	930e      	str	r3, [sp, #56]	; 0x38
 800bca0:	2300      	movs	r3, #0
 800bca2:	930d      	str	r3, [sp, #52]	; 0x34
 800bca4:	eb0a 0602 	add.w	r6, sl, r2
 800bca8:	9b04      	ldr	r3, [sp, #16]
 800bcaa:	45b2      	cmp	sl, r6
 800bcac:	4417      	add	r7, r2
 800bcae:	441f      	add	r7, r3
 800bcb0:	4653      	mov	r3, sl
 800bcb2:	bfa8      	it	ge
 800bcb4:	4633      	movge	r3, r6
 800bcb6:	42bb      	cmp	r3, r7
 800bcb8:	bfa8      	it	ge
 800bcba:	463b      	movge	r3, r7
 800bcbc:	2b00      	cmp	r3, #0
 800bcbe:	bfc2      	ittt	gt
 800bcc0:	1af6      	subgt	r6, r6, r3
 800bcc2:	1aff      	subgt	r7, r7, r3
 800bcc4:	ebaa 0a03 	subgt.w	sl, sl, r3
 800bcc8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800bcca:	2b00      	cmp	r3, #0
 800bccc:	dd17      	ble.n	800bcfe <_strtod_l+0x736>
 800bcce:	4659      	mov	r1, fp
 800bcd0:	461a      	mov	r2, r3
 800bcd2:	4620      	mov	r0, r4
 800bcd4:	f7ff f9ae 	bl	800b034 <__pow5mult>
 800bcd8:	4683      	mov	fp, r0
 800bcda:	2800      	cmp	r0, #0
 800bcdc:	f43f aeb8 	beq.w	800ba50 <_strtod_l+0x488>
 800bce0:	4601      	mov	r1, r0
 800bce2:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800bce4:	4620      	mov	r0, r4
 800bce6:	f7ff f8fb 	bl	800aee0 <__multiply>
 800bcea:	900b      	str	r0, [sp, #44]	; 0x2c
 800bcec:	2800      	cmp	r0, #0
 800bcee:	f43f aeaf 	beq.w	800ba50 <_strtod_l+0x488>
 800bcf2:	9916      	ldr	r1, [sp, #88]	; 0x58
 800bcf4:	4620      	mov	r0, r4
 800bcf6:	f7fe ffdd 	bl	800acb4 <_Bfree>
 800bcfa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bcfc:	9316      	str	r3, [sp, #88]	; 0x58
 800bcfe:	2e00      	cmp	r6, #0
 800bd00:	f300 808c 	bgt.w	800be1c <_strtod_l+0x854>
 800bd04:	9b08      	ldr	r3, [sp, #32]
 800bd06:	2b00      	cmp	r3, #0
 800bd08:	dd08      	ble.n	800bd1c <_strtod_l+0x754>
 800bd0a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800bd0c:	9905      	ldr	r1, [sp, #20]
 800bd0e:	4620      	mov	r0, r4
 800bd10:	f7ff f990 	bl	800b034 <__pow5mult>
 800bd14:	9005      	str	r0, [sp, #20]
 800bd16:	2800      	cmp	r0, #0
 800bd18:	f43f ae9a 	beq.w	800ba50 <_strtod_l+0x488>
 800bd1c:	2f00      	cmp	r7, #0
 800bd1e:	dd08      	ble.n	800bd32 <_strtod_l+0x76a>
 800bd20:	9905      	ldr	r1, [sp, #20]
 800bd22:	463a      	mov	r2, r7
 800bd24:	4620      	mov	r0, r4
 800bd26:	f7ff f9df 	bl	800b0e8 <__lshift>
 800bd2a:	9005      	str	r0, [sp, #20]
 800bd2c:	2800      	cmp	r0, #0
 800bd2e:	f43f ae8f 	beq.w	800ba50 <_strtod_l+0x488>
 800bd32:	f1ba 0f00 	cmp.w	sl, #0
 800bd36:	dd08      	ble.n	800bd4a <_strtod_l+0x782>
 800bd38:	4659      	mov	r1, fp
 800bd3a:	4652      	mov	r2, sl
 800bd3c:	4620      	mov	r0, r4
 800bd3e:	f7ff f9d3 	bl	800b0e8 <__lshift>
 800bd42:	4683      	mov	fp, r0
 800bd44:	2800      	cmp	r0, #0
 800bd46:	f43f ae83 	beq.w	800ba50 <_strtod_l+0x488>
 800bd4a:	9a05      	ldr	r2, [sp, #20]
 800bd4c:	9916      	ldr	r1, [sp, #88]	; 0x58
 800bd4e:	4620      	mov	r0, r4
 800bd50:	f7ff fa52 	bl	800b1f8 <__mdiff>
 800bd54:	4605      	mov	r5, r0
 800bd56:	2800      	cmp	r0, #0
 800bd58:	f43f ae7a 	beq.w	800ba50 <_strtod_l+0x488>
 800bd5c:	68c3      	ldr	r3, [r0, #12]
 800bd5e:	930b      	str	r3, [sp, #44]	; 0x2c
 800bd60:	2300      	movs	r3, #0
 800bd62:	60c3      	str	r3, [r0, #12]
 800bd64:	4659      	mov	r1, fp
 800bd66:	f7ff fa2b 	bl	800b1c0 <__mcmp>
 800bd6a:	2800      	cmp	r0, #0
 800bd6c:	da60      	bge.n	800be30 <_strtod_l+0x868>
 800bd6e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bd70:	ea53 0308 	orrs.w	r3, r3, r8
 800bd74:	f040 8084 	bne.w	800be80 <_strtod_l+0x8b8>
 800bd78:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bd7c:	2b00      	cmp	r3, #0
 800bd7e:	d17f      	bne.n	800be80 <_strtod_l+0x8b8>
 800bd80:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800bd84:	0d1b      	lsrs	r3, r3, #20
 800bd86:	051b      	lsls	r3, r3, #20
 800bd88:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800bd8c:	d978      	bls.n	800be80 <_strtod_l+0x8b8>
 800bd8e:	696b      	ldr	r3, [r5, #20]
 800bd90:	b913      	cbnz	r3, 800bd98 <_strtod_l+0x7d0>
 800bd92:	692b      	ldr	r3, [r5, #16]
 800bd94:	2b01      	cmp	r3, #1
 800bd96:	dd73      	ble.n	800be80 <_strtod_l+0x8b8>
 800bd98:	4629      	mov	r1, r5
 800bd9a:	2201      	movs	r2, #1
 800bd9c:	4620      	mov	r0, r4
 800bd9e:	f7ff f9a3 	bl	800b0e8 <__lshift>
 800bda2:	4659      	mov	r1, fp
 800bda4:	4605      	mov	r5, r0
 800bda6:	f7ff fa0b 	bl	800b1c0 <__mcmp>
 800bdaa:	2800      	cmp	r0, #0
 800bdac:	dd68      	ble.n	800be80 <_strtod_l+0x8b8>
 800bdae:	9904      	ldr	r1, [sp, #16]
 800bdb0:	4a54      	ldr	r2, [pc, #336]	; (800bf04 <_strtod_l+0x93c>)
 800bdb2:	464b      	mov	r3, r9
 800bdb4:	2900      	cmp	r1, #0
 800bdb6:	f000 8084 	beq.w	800bec2 <_strtod_l+0x8fa>
 800bdba:	ea02 0109 	and.w	r1, r2, r9
 800bdbe:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800bdc2:	dc7e      	bgt.n	800bec2 <_strtod_l+0x8fa>
 800bdc4:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800bdc8:	f77f aeb3 	ble.w	800bb32 <_strtod_l+0x56a>
 800bdcc:	4b4e      	ldr	r3, [pc, #312]	; (800bf08 <_strtod_l+0x940>)
 800bdce:	4640      	mov	r0, r8
 800bdd0:	4649      	mov	r1, r9
 800bdd2:	2200      	movs	r2, #0
 800bdd4:	f7f4 fc10 	bl	80005f8 <__aeabi_dmul>
 800bdd8:	4b4a      	ldr	r3, [pc, #296]	; (800bf04 <_strtod_l+0x93c>)
 800bdda:	400b      	ands	r3, r1
 800bddc:	4680      	mov	r8, r0
 800bdde:	4689      	mov	r9, r1
 800bde0:	2b00      	cmp	r3, #0
 800bde2:	f47f ae3f 	bne.w	800ba64 <_strtod_l+0x49c>
 800bde6:	2322      	movs	r3, #34	; 0x22
 800bde8:	6023      	str	r3, [r4, #0]
 800bdea:	e63b      	b.n	800ba64 <_strtod_l+0x49c>
 800bdec:	f04f 32ff 	mov.w	r2, #4294967295
 800bdf0:	fa02 f303 	lsl.w	r3, r2, r3
 800bdf4:	ea03 0808 	and.w	r8, r3, r8
 800bdf8:	e6e8      	b.n	800bbcc <_strtod_l+0x604>
 800bdfa:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 800bdfe:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800be02:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 800be06:	36e2      	adds	r6, #226	; 0xe2
 800be08:	fa01 f306 	lsl.w	r3, r1, r6
 800be0c:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 800be10:	e748      	b.n	800bca4 <_strtod_l+0x6dc>
 800be12:	2100      	movs	r1, #0
 800be14:	2301      	movs	r3, #1
 800be16:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 800be1a:	e743      	b.n	800bca4 <_strtod_l+0x6dc>
 800be1c:	9916      	ldr	r1, [sp, #88]	; 0x58
 800be1e:	4632      	mov	r2, r6
 800be20:	4620      	mov	r0, r4
 800be22:	f7ff f961 	bl	800b0e8 <__lshift>
 800be26:	9016      	str	r0, [sp, #88]	; 0x58
 800be28:	2800      	cmp	r0, #0
 800be2a:	f47f af6b 	bne.w	800bd04 <_strtod_l+0x73c>
 800be2e:	e60f      	b.n	800ba50 <_strtod_l+0x488>
 800be30:	46ca      	mov	sl, r9
 800be32:	d171      	bne.n	800bf18 <_strtod_l+0x950>
 800be34:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800be36:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800be3a:	b352      	cbz	r2, 800be92 <_strtod_l+0x8ca>
 800be3c:	4a33      	ldr	r2, [pc, #204]	; (800bf0c <_strtod_l+0x944>)
 800be3e:	4293      	cmp	r3, r2
 800be40:	d12a      	bne.n	800be98 <_strtod_l+0x8d0>
 800be42:	9b04      	ldr	r3, [sp, #16]
 800be44:	4641      	mov	r1, r8
 800be46:	b1fb      	cbz	r3, 800be88 <_strtod_l+0x8c0>
 800be48:	4b2e      	ldr	r3, [pc, #184]	; (800bf04 <_strtod_l+0x93c>)
 800be4a:	ea09 0303 	and.w	r3, r9, r3
 800be4e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800be52:	f04f 32ff 	mov.w	r2, #4294967295
 800be56:	d81a      	bhi.n	800be8e <_strtod_l+0x8c6>
 800be58:	0d1b      	lsrs	r3, r3, #20
 800be5a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800be5e:	fa02 f303 	lsl.w	r3, r2, r3
 800be62:	4299      	cmp	r1, r3
 800be64:	d118      	bne.n	800be98 <_strtod_l+0x8d0>
 800be66:	4b2a      	ldr	r3, [pc, #168]	; (800bf10 <_strtod_l+0x948>)
 800be68:	459a      	cmp	sl, r3
 800be6a:	d102      	bne.n	800be72 <_strtod_l+0x8aa>
 800be6c:	3101      	adds	r1, #1
 800be6e:	f43f adef 	beq.w	800ba50 <_strtod_l+0x488>
 800be72:	4b24      	ldr	r3, [pc, #144]	; (800bf04 <_strtod_l+0x93c>)
 800be74:	ea0a 0303 	and.w	r3, sl, r3
 800be78:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 800be7c:	f04f 0800 	mov.w	r8, #0
 800be80:	9b04      	ldr	r3, [sp, #16]
 800be82:	2b00      	cmp	r3, #0
 800be84:	d1a2      	bne.n	800bdcc <_strtod_l+0x804>
 800be86:	e5ed      	b.n	800ba64 <_strtod_l+0x49c>
 800be88:	f04f 33ff 	mov.w	r3, #4294967295
 800be8c:	e7e9      	b.n	800be62 <_strtod_l+0x89a>
 800be8e:	4613      	mov	r3, r2
 800be90:	e7e7      	b.n	800be62 <_strtod_l+0x89a>
 800be92:	ea53 0308 	orrs.w	r3, r3, r8
 800be96:	d08a      	beq.n	800bdae <_strtod_l+0x7e6>
 800be98:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800be9a:	b1e3      	cbz	r3, 800bed6 <_strtod_l+0x90e>
 800be9c:	ea13 0f0a 	tst.w	r3, sl
 800bea0:	d0ee      	beq.n	800be80 <_strtod_l+0x8b8>
 800bea2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bea4:	9a04      	ldr	r2, [sp, #16]
 800bea6:	4640      	mov	r0, r8
 800bea8:	4649      	mov	r1, r9
 800beaa:	b1c3      	cbz	r3, 800bede <_strtod_l+0x916>
 800beac:	f7ff fb6f 	bl	800b58e <sulp>
 800beb0:	4602      	mov	r2, r0
 800beb2:	460b      	mov	r3, r1
 800beb4:	ec51 0b18 	vmov	r0, r1, d8
 800beb8:	f7f4 f9e8 	bl	800028c <__adddf3>
 800bebc:	4680      	mov	r8, r0
 800bebe:	4689      	mov	r9, r1
 800bec0:	e7de      	b.n	800be80 <_strtod_l+0x8b8>
 800bec2:	4013      	ands	r3, r2
 800bec4:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800bec8:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800becc:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800bed0:	f04f 38ff 	mov.w	r8, #4294967295
 800bed4:	e7d4      	b.n	800be80 <_strtod_l+0x8b8>
 800bed6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bed8:	ea13 0f08 	tst.w	r3, r8
 800bedc:	e7e0      	b.n	800bea0 <_strtod_l+0x8d8>
 800bede:	f7ff fb56 	bl	800b58e <sulp>
 800bee2:	4602      	mov	r2, r0
 800bee4:	460b      	mov	r3, r1
 800bee6:	ec51 0b18 	vmov	r0, r1, d8
 800beea:	f7f4 f9cd 	bl	8000288 <__aeabi_dsub>
 800beee:	2200      	movs	r2, #0
 800bef0:	2300      	movs	r3, #0
 800bef2:	4680      	mov	r8, r0
 800bef4:	4689      	mov	r9, r1
 800bef6:	f7f4 fde7 	bl	8000ac8 <__aeabi_dcmpeq>
 800befa:	2800      	cmp	r0, #0
 800befc:	d0c0      	beq.n	800be80 <_strtod_l+0x8b8>
 800befe:	e618      	b.n	800bb32 <_strtod_l+0x56a>
 800bf00:	fffffc02 	.word	0xfffffc02
 800bf04:	7ff00000 	.word	0x7ff00000
 800bf08:	39500000 	.word	0x39500000
 800bf0c:	000fffff 	.word	0x000fffff
 800bf10:	7fefffff 	.word	0x7fefffff
 800bf14:	0800de58 	.word	0x0800de58
 800bf18:	4659      	mov	r1, fp
 800bf1a:	4628      	mov	r0, r5
 800bf1c:	f7ff fac0 	bl	800b4a0 <__ratio>
 800bf20:	ec57 6b10 	vmov	r6, r7, d0
 800bf24:	ee10 0a10 	vmov	r0, s0
 800bf28:	2200      	movs	r2, #0
 800bf2a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800bf2e:	4639      	mov	r1, r7
 800bf30:	f7f4 fdde 	bl	8000af0 <__aeabi_dcmple>
 800bf34:	2800      	cmp	r0, #0
 800bf36:	d071      	beq.n	800c01c <_strtod_l+0xa54>
 800bf38:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bf3a:	2b00      	cmp	r3, #0
 800bf3c:	d17c      	bne.n	800c038 <_strtod_l+0xa70>
 800bf3e:	f1b8 0f00 	cmp.w	r8, #0
 800bf42:	d15a      	bne.n	800bffa <_strtod_l+0xa32>
 800bf44:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bf48:	2b00      	cmp	r3, #0
 800bf4a:	d15d      	bne.n	800c008 <_strtod_l+0xa40>
 800bf4c:	4b90      	ldr	r3, [pc, #576]	; (800c190 <_strtod_l+0xbc8>)
 800bf4e:	2200      	movs	r2, #0
 800bf50:	4630      	mov	r0, r6
 800bf52:	4639      	mov	r1, r7
 800bf54:	f7f4 fdc2 	bl	8000adc <__aeabi_dcmplt>
 800bf58:	2800      	cmp	r0, #0
 800bf5a:	d15c      	bne.n	800c016 <_strtod_l+0xa4e>
 800bf5c:	4630      	mov	r0, r6
 800bf5e:	4639      	mov	r1, r7
 800bf60:	4b8c      	ldr	r3, [pc, #560]	; (800c194 <_strtod_l+0xbcc>)
 800bf62:	2200      	movs	r2, #0
 800bf64:	f7f4 fb48 	bl	80005f8 <__aeabi_dmul>
 800bf68:	4606      	mov	r6, r0
 800bf6a:	460f      	mov	r7, r1
 800bf6c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 800bf70:	9606      	str	r6, [sp, #24]
 800bf72:	9307      	str	r3, [sp, #28]
 800bf74:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bf78:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800bf7c:	4b86      	ldr	r3, [pc, #536]	; (800c198 <_strtod_l+0xbd0>)
 800bf7e:	ea0a 0303 	and.w	r3, sl, r3
 800bf82:	930d      	str	r3, [sp, #52]	; 0x34
 800bf84:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800bf86:	4b85      	ldr	r3, [pc, #532]	; (800c19c <_strtod_l+0xbd4>)
 800bf88:	429a      	cmp	r2, r3
 800bf8a:	f040 8090 	bne.w	800c0ae <_strtod_l+0xae6>
 800bf8e:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 800bf92:	ec49 8b10 	vmov	d0, r8, r9
 800bf96:	f7ff f9b9 	bl	800b30c <__ulp>
 800bf9a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bf9e:	ec51 0b10 	vmov	r0, r1, d0
 800bfa2:	f7f4 fb29 	bl	80005f8 <__aeabi_dmul>
 800bfa6:	4642      	mov	r2, r8
 800bfa8:	464b      	mov	r3, r9
 800bfaa:	f7f4 f96f 	bl	800028c <__adddf3>
 800bfae:	460b      	mov	r3, r1
 800bfb0:	4979      	ldr	r1, [pc, #484]	; (800c198 <_strtod_l+0xbd0>)
 800bfb2:	4a7b      	ldr	r2, [pc, #492]	; (800c1a0 <_strtod_l+0xbd8>)
 800bfb4:	4019      	ands	r1, r3
 800bfb6:	4291      	cmp	r1, r2
 800bfb8:	4680      	mov	r8, r0
 800bfba:	d944      	bls.n	800c046 <_strtod_l+0xa7e>
 800bfbc:	ee18 2a90 	vmov	r2, s17
 800bfc0:	4b78      	ldr	r3, [pc, #480]	; (800c1a4 <_strtod_l+0xbdc>)
 800bfc2:	429a      	cmp	r2, r3
 800bfc4:	d104      	bne.n	800bfd0 <_strtod_l+0xa08>
 800bfc6:	ee18 3a10 	vmov	r3, s16
 800bfca:	3301      	adds	r3, #1
 800bfcc:	f43f ad40 	beq.w	800ba50 <_strtod_l+0x488>
 800bfd0:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 800c1a4 <_strtod_l+0xbdc>
 800bfd4:	f04f 38ff 	mov.w	r8, #4294967295
 800bfd8:	9916      	ldr	r1, [sp, #88]	; 0x58
 800bfda:	4620      	mov	r0, r4
 800bfdc:	f7fe fe6a 	bl	800acb4 <_Bfree>
 800bfe0:	9905      	ldr	r1, [sp, #20]
 800bfe2:	4620      	mov	r0, r4
 800bfe4:	f7fe fe66 	bl	800acb4 <_Bfree>
 800bfe8:	4659      	mov	r1, fp
 800bfea:	4620      	mov	r0, r4
 800bfec:	f7fe fe62 	bl	800acb4 <_Bfree>
 800bff0:	4629      	mov	r1, r5
 800bff2:	4620      	mov	r0, r4
 800bff4:	f7fe fe5e 	bl	800acb4 <_Bfree>
 800bff8:	e609      	b.n	800bc0e <_strtod_l+0x646>
 800bffa:	f1b8 0f01 	cmp.w	r8, #1
 800bffe:	d103      	bne.n	800c008 <_strtod_l+0xa40>
 800c000:	f1b9 0f00 	cmp.w	r9, #0
 800c004:	f43f ad95 	beq.w	800bb32 <_strtod_l+0x56a>
 800c008:	ed9f 7b55 	vldr	d7, [pc, #340]	; 800c160 <_strtod_l+0xb98>
 800c00c:	4f60      	ldr	r7, [pc, #384]	; (800c190 <_strtod_l+0xbc8>)
 800c00e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800c012:	2600      	movs	r6, #0
 800c014:	e7ae      	b.n	800bf74 <_strtod_l+0x9ac>
 800c016:	4f5f      	ldr	r7, [pc, #380]	; (800c194 <_strtod_l+0xbcc>)
 800c018:	2600      	movs	r6, #0
 800c01a:	e7a7      	b.n	800bf6c <_strtod_l+0x9a4>
 800c01c:	4b5d      	ldr	r3, [pc, #372]	; (800c194 <_strtod_l+0xbcc>)
 800c01e:	4630      	mov	r0, r6
 800c020:	4639      	mov	r1, r7
 800c022:	2200      	movs	r2, #0
 800c024:	f7f4 fae8 	bl	80005f8 <__aeabi_dmul>
 800c028:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c02a:	4606      	mov	r6, r0
 800c02c:	460f      	mov	r7, r1
 800c02e:	2b00      	cmp	r3, #0
 800c030:	d09c      	beq.n	800bf6c <_strtod_l+0x9a4>
 800c032:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800c036:	e79d      	b.n	800bf74 <_strtod_l+0x9ac>
 800c038:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 800c168 <_strtod_l+0xba0>
 800c03c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800c040:	ec57 6b17 	vmov	r6, r7, d7
 800c044:	e796      	b.n	800bf74 <_strtod_l+0x9ac>
 800c046:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800c04a:	9b04      	ldr	r3, [sp, #16]
 800c04c:	46ca      	mov	sl, r9
 800c04e:	2b00      	cmp	r3, #0
 800c050:	d1c2      	bne.n	800bfd8 <_strtod_l+0xa10>
 800c052:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800c056:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c058:	0d1b      	lsrs	r3, r3, #20
 800c05a:	051b      	lsls	r3, r3, #20
 800c05c:	429a      	cmp	r2, r3
 800c05e:	d1bb      	bne.n	800bfd8 <_strtod_l+0xa10>
 800c060:	4630      	mov	r0, r6
 800c062:	4639      	mov	r1, r7
 800c064:	f7f4 fe10 	bl	8000c88 <__aeabi_d2lz>
 800c068:	f7f4 fa98 	bl	800059c <__aeabi_l2d>
 800c06c:	4602      	mov	r2, r0
 800c06e:	460b      	mov	r3, r1
 800c070:	4630      	mov	r0, r6
 800c072:	4639      	mov	r1, r7
 800c074:	f7f4 f908 	bl	8000288 <__aeabi_dsub>
 800c078:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c07a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c07e:	ea43 0308 	orr.w	r3, r3, r8
 800c082:	4313      	orrs	r3, r2
 800c084:	4606      	mov	r6, r0
 800c086:	460f      	mov	r7, r1
 800c088:	d054      	beq.n	800c134 <_strtod_l+0xb6c>
 800c08a:	a339      	add	r3, pc, #228	; (adr r3, 800c170 <_strtod_l+0xba8>)
 800c08c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c090:	f7f4 fd24 	bl	8000adc <__aeabi_dcmplt>
 800c094:	2800      	cmp	r0, #0
 800c096:	f47f ace5 	bne.w	800ba64 <_strtod_l+0x49c>
 800c09a:	a337      	add	r3, pc, #220	; (adr r3, 800c178 <_strtod_l+0xbb0>)
 800c09c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0a0:	4630      	mov	r0, r6
 800c0a2:	4639      	mov	r1, r7
 800c0a4:	f7f4 fd38 	bl	8000b18 <__aeabi_dcmpgt>
 800c0a8:	2800      	cmp	r0, #0
 800c0aa:	d095      	beq.n	800bfd8 <_strtod_l+0xa10>
 800c0ac:	e4da      	b.n	800ba64 <_strtod_l+0x49c>
 800c0ae:	9b04      	ldr	r3, [sp, #16]
 800c0b0:	b333      	cbz	r3, 800c100 <_strtod_l+0xb38>
 800c0b2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c0b4:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800c0b8:	d822      	bhi.n	800c100 <_strtod_l+0xb38>
 800c0ba:	a331      	add	r3, pc, #196	; (adr r3, 800c180 <_strtod_l+0xbb8>)
 800c0bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0c0:	4630      	mov	r0, r6
 800c0c2:	4639      	mov	r1, r7
 800c0c4:	f7f4 fd14 	bl	8000af0 <__aeabi_dcmple>
 800c0c8:	b1a0      	cbz	r0, 800c0f4 <_strtod_l+0xb2c>
 800c0ca:	4639      	mov	r1, r7
 800c0cc:	4630      	mov	r0, r6
 800c0ce:	f7f4 fd6b 	bl	8000ba8 <__aeabi_d2uiz>
 800c0d2:	2801      	cmp	r0, #1
 800c0d4:	bf38      	it	cc
 800c0d6:	2001      	movcc	r0, #1
 800c0d8:	f7f4 fa14 	bl	8000504 <__aeabi_ui2d>
 800c0dc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c0de:	4606      	mov	r6, r0
 800c0e0:	460f      	mov	r7, r1
 800c0e2:	bb23      	cbnz	r3, 800c12e <_strtod_l+0xb66>
 800c0e4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c0e8:	9010      	str	r0, [sp, #64]	; 0x40
 800c0ea:	9311      	str	r3, [sp, #68]	; 0x44
 800c0ec:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c0f0:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800c0f4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c0f6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c0f8:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800c0fc:	1a9b      	subs	r3, r3, r2
 800c0fe:	930f      	str	r3, [sp, #60]	; 0x3c
 800c100:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800c104:	eeb0 0a48 	vmov.f32	s0, s16
 800c108:	eef0 0a68 	vmov.f32	s1, s17
 800c10c:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800c110:	f7ff f8fc 	bl	800b30c <__ulp>
 800c114:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800c118:	ec53 2b10 	vmov	r2, r3, d0
 800c11c:	f7f4 fa6c 	bl	80005f8 <__aeabi_dmul>
 800c120:	ec53 2b18 	vmov	r2, r3, d8
 800c124:	f7f4 f8b2 	bl	800028c <__adddf3>
 800c128:	4680      	mov	r8, r0
 800c12a:	4689      	mov	r9, r1
 800c12c:	e78d      	b.n	800c04a <_strtod_l+0xa82>
 800c12e:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800c132:	e7db      	b.n	800c0ec <_strtod_l+0xb24>
 800c134:	a314      	add	r3, pc, #80	; (adr r3, 800c188 <_strtod_l+0xbc0>)
 800c136:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c13a:	f7f4 fccf 	bl	8000adc <__aeabi_dcmplt>
 800c13e:	e7b3      	b.n	800c0a8 <_strtod_l+0xae0>
 800c140:	2300      	movs	r3, #0
 800c142:	930a      	str	r3, [sp, #40]	; 0x28
 800c144:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800c146:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c148:	6013      	str	r3, [r2, #0]
 800c14a:	f7ff ba7c 	b.w	800b646 <_strtod_l+0x7e>
 800c14e:	2a65      	cmp	r2, #101	; 0x65
 800c150:	f43f ab75 	beq.w	800b83e <_strtod_l+0x276>
 800c154:	2a45      	cmp	r2, #69	; 0x45
 800c156:	f43f ab72 	beq.w	800b83e <_strtod_l+0x276>
 800c15a:	2301      	movs	r3, #1
 800c15c:	f7ff bbaa 	b.w	800b8b4 <_strtod_l+0x2ec>
 800c160:	00000000 	.word	0x00000000
 800c164:	bff00000 	.word	0xbff00000
 800c168:	00000000 	.word	0x00000000
 800c16c:	3ff00000 	.word	0x3ff00000
 800c170:	94a03595 	.word	0x94a03595
 800c174:	3fdfffff 	.word	0x3fdfffff
 800c178:	35afe535 	.word	0x35afe535
 800c17c:	3fe00000 	.word	0x3fe00000
 800c180:	ffc00000 	.word	0xffc00000
 800c184:	41dfffff 	.word	0x41dfffff
 800c188:	94a03595 	.word	0x94a03595
 800c18c:	3fcfffff 	.word	0x3fcfffff
 800c190:	3ff00000 	.word	0x3ff00000
 800c194:	3fe00000 	.word	0x3fe00000
 800c198:	7ff00000 	.word	0x7ff00000
 800c19c:	7fe00000 	.word	0x7fe00000
 800c1a0:	7c9fffff 	.word	0x7c9fffff
 800c1a4:	7fefffff 	.word	0x7fefffff

0800c1a8 <_strtod_r>:
 800c1a8:	4b01      	ldr	r3, [pc, #4]	; (800c1b0 <_strtod_r+0x8>)
 800c1aa:	f7ff ba0d 	b.w	800b5c8 <_strtod_l>
 800c1ae:	bf00      	nop
 800c1b0:	20000074 	.word	0x20000074

0800c1b4 <_strtol_l.constprop.0>:
 800c1b4:	2b01      	cmp	r3, #1
 800c1b6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c1ba:	d001      	beq.n	800c1c0 <_strtol_l.constprop.0+0xc>
 800c1bc:	2b24      	cmp	r3, #36	; 0x24
 800c1be:	d906      	bls.n	800c1ce <_strtol_l.constprop.0+0x1a>
 800c1c0:	f7fd fd74 	bl	8009cac <__errno>
 800c1c4:	2316      	movs	r3, #22
 800c1c6:	6003      	str	r3, [r0, #0]
 800c1c8:	2000      	movs	r0, #0
 800c1ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c1ce:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800c2b4 <_strtol_l.constprop.0+0x100>
 800c1d2:	460d      	mov	r5, r1
 800c1d4:	462e      	mov	r6, r5
 800c1d6:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c1da:	f81c 7004 	ldrb.w	r7, [ip, r4]
 800c1de:	f017 0708 	ands.w	r7, r7, #8
 800c1e2:	d1f7      	bne.n	800c1d4 <_strtol_l.constprop.0+0x20>
 800c1e4:	2c2d      	cmp	r4, #45	; 0x2d
 800c1e6:	d132      	bne.n	800c24e <_strtol_l.constprop.0+0x9a>
 800c1e8:	782c      	ldrb	r4, [r5, #0]
 800c1ea:	2701      	movs	r7, #1
 800c1ec:	1cb5      	adds	r5, r6, #2
 800c1ee:	2b00      	cmp	r3, #0
 800c1f0:	d05b      	beq.n	800c2aa <_strtol_l.constprop.0+0xf6>
 800c1f2:	2b10      	cmp	r3, #16
 800c1f4:	d109      	bne.n	800c20a <_strtol_l.constprop.0+0x56>
 800c1f6:	2c30      	cmp	r4, #48	; 0x30
 800c1f8:	d107      	bne.n	800c20a <_strtol_l.constprop.0+0x56>
 800c1fa:	782c      	ldrb	r4, [r5, #0]
 800c1fc:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800c200:	2c58      	cmp	r4, #88	; 0x58
 800c202:	d14d      	bne.n	800c2a0 <_strtol_l.constprop.0+0xec>
 800c204:	786c      	ldrb	r4, [r5, #1]
 800c206:	2310      	movs	r3, #16
 800c208:	3502      	adds	r5, #2
 800c20a:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800c20e:	f108 38ff 	add.w	r8, r8, #4294967295
 800c212:	f04f 0e00 	mov.w	lr, #0
 800c216:	fbb8 f9f3 	udiv	r9, r8, r3
 800c21a:	4676      	mov	r6, lr
 800c21c:	fb03 8a19 	mls	sl, r3, r9, r8
 800c220:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800c224:	f1bc 0f09 	cmp.w	ip, #9
 800c228:	d816      	bhi.n	800c258 <_strtol_l.constprop.0+0xa4>
 800c22a:	4664      	mov	r4, ip
 800c22c:	42a3      	cmp	r3, r4
 800c22e:	dd24      	ble.n	800c27a <_strtol_l.constprop.0+0xc6>
 800c230:	f1be 3fff 	cmp.w	lr, #4294967295
 800c234:	d008      	beq.n	800c248 <_strtol_l.constprop.0+0x94>
 800c236:	45b1      	cmp	r9, r6
 800c238:	d31c      	bcc.n	800c274 <_strtol_l.constprop.0+0xc0>
 800c23a:	d101      	bne.n	800c240 <_strtol_l.constprop.0+0x8c>
 800c23c:	45a2      	cmp	sl, r4
 800c23e:	db19      	blt.n	800c274 <_strtol_l.constprop.0+0xc0>
 800c240:	fb06 4603 	mla	r6, r6, r3, r4
 800c244:	f04f 0e01 	mov.w	lr, #1
 800c248:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c24c:	e7e8      	b.n	800c220 <_strtol_l.constprop.0+0x6c>
 800c24e:	2c2b      	cmp	r4, #43	; 0x2b
 800c250:	bf04      	itt	eq
 800c252:	782c      	ldrbeq	r4, [r5, #0]
 800c254:	1cb5      	addeq	r5, r6, #2
 800c256:	e7ca      	b.n	800c1ee <_strtol_l.constprop.0+0x3a>
 800c258:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800c25c:	f1bc 0f19 	cmp.w	ip, #25
 800c260:	d801      	bhi.n	800c266 <_strtol_l.constprop.0+0xb2>
 800c262:	3c37      	subs	r4, #55	; 0x37
 800c264:	e7e2      	b.n	800c22c <_strtol_l.constprop.0+0x78>
 800c266:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800c26a:	f1bc 0f19 	cmp.w	ip, #25
 800c26e:	d804      	bhi.n	800c27a <_strtol_l.constprop.0+0xc6>
 800c270:	3c57      	subs	r4, #87	; 0x57
 800c272:	e7db      	b.n	800c22c <_strtol_l.constprop.0+0x78>
 800c274:	f04f 3eff 	mov.w	lr, #4294967295
 800c278:	e7e6      	b.n	800c248 <_strtol_l.constprop.0+0x94>
 800c27a:	f1be 3fff 	cmp.w	lr, #4294967295
 800c27e:	d105      	bne.n	800c28c <_strtol_l.constprop.0+0xd8>
 800c280:	2322      	movs	r3, #34	; 0x22
 800c282:	6003      	str	r3, [r0, #0]
 800c284:	4646      	mov	r6, r8
 800c286:	b942      	cbnz	r2, 800c29a <_strtol_l.constprop.0+0xe6>
 800c288:	4630      	mov	r0, r6
 800c28a:	e79e      	b.n	800c1ca <_strtol_l.constprop.0+0x16>
 800c28c:	b107      	cbz	r7, 800c290 <_strtol_l.constprop.0+0xdc>
 800c28e:	4276      	negs	r6, r6
 800c290:	2a00      	cmp	r2, #0
 800c292:	d0f9      	beq.n	800c288 <_strtol_l.constprop.0+0xd4>
 800c294:	f1be 0f00 	cmp.w	lr, #0
 800c298:	d000      	beq.n	800c29c <_strtol_l.constprop.0+0xe8>
 800c29a:	1e69      	subs	r1, r5, #1
 800c29c:	6011      	str	r1, [r2, #0]
 800c29e:	e7f3      	b.n	800c288 <_strtol_l.constprop.0+0xd4>
 800c2a0:	2430      	movs	r4, #48	; 0x30
 800c2a2:	2b00      	cmp	r3, #0
 800c2a4:	d1b1      	bne.n	800c20a <_strtol_l.constprop.0+0x56>
 800c2a6:	2308      	movs	r3, #8
 800c2a8:	e7af      	b.n	800c20a <_strtol_l.constprop.0+0x56>
 800c2aa:	2c30      	cmp	r4, #48	; 0x30
 800c2ac:	d0a5      	beq.n	800c1fa <_strtol_l.constprop.0+0x46>
 800c2ae:	230a      	movs	r3, #10
 800c2b0:	e7ab      	b.n	800c20a <_strtol_l.constprop.0+0x56>
 800c2b2:	bf00      	nop
 800c2b4:	0800de81 	.word	0x0800de81

0800c2b8 <_strtol_r>:
 800c2b8:	f7ff bf7c 	b.w	800c1b4 <_strtol_l.constprop.0>

0800c2bc <__ssputs_r>:
 800c2bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c2c0:	688e      	ldr	r6, [r1, #8]
 800c2c2:	461f      	mov	r7, r3
 800c2c4:	42be      	cmp	r6, r7
 800c2c6:	680b      	ldr	r3, [r1, #0]
 800c2c8:	4682      	mov	sl, r0
 800c2ca:	460c      	mov	r4, r1
 800c2cc:	4690      	mov	r8, r2
 800c2ce:	d82c      	bhi.n	800c32a <__ssputs_r+0x6e>
 800c2d0:	898a      	ldrh	r2, [r1, #12]
 800c2d2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c2d6:	d026      	beq.n	800c326 <__ssputs_r+0x6a>
 800c2d8:	6965      	ldr	r5, [r4, #20]
 800c2da:	6909      	ldr	r1, [r1, #16]
 800c2dc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c2e0:	eba3 0901 	sub.w	r9, r3, r1
 800c2e4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c2e8:	1c7b      	adds	r3, r7, #1
 800c2ea:	444b      	add	r3, r9
 800c2ec:	106d      	asrs	r5, r5, #1
 800c2ee:	429d      	cmp	r5, r3
 800c2f0:	bf38      	it	cc
 800c2f2:	461d      	movcc	r5, r3
 800c2f4:	0553      	lsls	r3, r2, #21
 800c2f6:	d527      	bpl.n	800c348 <__ssputs_r+0x8c>
 800c2f8:	4629      	mov	r1, r5
 800c2fa:	f7fe fc0f 	bl	800ab1c <_malloc_r>
 800c2fe:	4606      	mov	r6, r0
 800c300:	b360      	cbz	r0, 800c35c <__ssputs_r+0xa0>
 800c302:	6921      	ldr	r1, [r4, #16]
 800c304:	464a      	mov	r2, r9
 800c306:	f7fd fcfe 	bl	8009d06 <memcpy>
 800c30a:	89a3      	ldrh	r3, [r4, #12]
 800c30c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800c310:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c314:	81a3      	strh	r3, [r4, #12]
 800c316:	6126      	str	r6, [r4, #16]
 800c318:	6165      	str	r5, [r4, #20]
 800c31a:	444e      	add	r6, r9
 800c31c:	eba5 0509 	sub.w	r5, r5, r9
 800c320:	6026      	str	r6, [r4, #0]
 800c322:	60a5      	str	r5, [r4, #8]
 800c324:	463e      	mov	r6, r7
 800c326:	42be      	cmp	r6, r7
 800c328:	d900      	bls.n	800c32c <__ssputs_r+0x70>
 800c32a:	463e      	mov	r6, r7
 800c32c:	6820      	ldr	r0, [r4, #0]
 800c32e:	4632      	mov	r2, r6
 800c330:	4641      	mov	r1, r8
 800c332:	f000 fba3 	bl	800ca7c <memmove>
 800c336:	68a3      	ldr	r3, [r4, #8]
 800c338:	1b9b      	subs	r3, r3, r6
 800c33a:	60a3      	str	r3, [r4, #8]
 800c33c:	6823      	ldr	r3, [r4, #0]
 800c33e:	4433      	add	r3, r6
 800c340:	6023      	str	r3, [r4, #0]
 800c342:	2000      	movs	r0, #0
 800c344:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c348:	462a      	mov	r2, r5
 800c34a:	f000 ffa0 	bl	800d28e <_realloc_r>
 800c34e:	4606      	mov	r6, r0
 800c350:	2800      	cmp	r0, #0
 800c352:	d1e0      	bne.n	800c316 <__ssputs_r+0x5a>
 800c354:	6921      	ldr	r1, [r4, #16]
 800c356:	4650      	mov	r0, sl
 800c358:	f7fe fb6c 	bl	800aa34 <_free_r>
 800c35c:	230c      	movs	r3, #12
 800c35e:	f8ca 3000 	str.w	r3, [sl]
 800c362:	89a3      	ldrh	r3, [r4, #12]
 800c364:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c368:	81a3      	strh	r3, [r4, #12]
 800c36a:	f04f 30ff 	mov.w	r0, #4294967295
 800c36e:	e7e9      	b.n	800c344 <__ssputs_r+0x88>

0800c370 <_svfiprintf_r>:
 800c370:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c374:	4698      	mov	r8, r3
 800c376:	898b      	ldrh	r3, [r1, #12]
 800c378:	061b      	lsls	r3, r3, #24
 800c37a:	b09d      	sub	sp, #116	; 0x74
 800c37c:	4607      	mov	r7, r0
 800c37e:	460d      	mov	r5, r1
 800c380:	4614      	mov	r4, r2
 800c382:	d50e      	bpl.n	800c3a2 <_svfiprintf_r+0x32>
 800c384:	690b      	ldr	r3, [r1, #16]
 800c386:	b963      	cbnz	r3, 800c3a2 <_svfiprintf_r+0x32>
 800c388:	2140      	movs	r1, #64	; 0x40
 800c38a:	f7fe fbc7 	bl	800ab1c <_malloc_r>
 800c38e:	6028      	str	r0, [r5, #0]
 800c390:	6128      	str	r0, [r5, #16]
 800c392:	b920      	cbnz	r0, 800c39e <_svfiprintf_r+0x2e>
 800c394:	230c      	movs	r3, #12
 800c396:	603b      	str	r3, [r7, #0]
 800c398:	f04f 30ff 	mov.w	r0, #4294967295
 800c39c:	e0d0      	b.n	800c540 <_svfiprintf_r+0x1d0>
 800c39e:	2340      	movs	r3, #64	; 0x40
 800c3a0:	616b      	str	r3, [r5, #20]
 800c3a2:	2300      	movs	r3, #0
 800c3a4:	9309      	str	r3, [sp, #36]	; 0x24
 800c3a6:	2320      	movs	r3, #32
 800c3a8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c3ac:	f8cd 800c 	str.w	r8, [sp, #12]
 800c3b0:	2330      	movs	r3, #48	; 0x30
 800c3b2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800c558 <_svfiprintf_r+0x1e8>
 800c3b6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c3ba:	f04f 0901 	mov.w	r9, #1
 800c3be:	4623      	mov	r3, r4
 800c3c0:	469a      	mov	sl, r3
 800c3c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c3c6:	b10a      	cbz	r2, 800c3cc <_svfiprintf_r+0x5c>
 800c3c8:	2a25      	cmp	r2, #37	; 0x25
 800c3ca:	d1f9      	bne.n	800c3c0 <_svfiprintf_r+0x50>
 800c3cc:	ebba 0b04 	subs.w	fp, sl, r4
 800c3d0:	d00b      	beq.n	800c3ea <_svfiprintf_r+0x7a>
 800c3d2:	465b      	mov	r3, fp
 800c3d4:	4622      	mov	r2, r4
 800c3d6:	4629      	mov	r1, r5
 800c3d8:	4638      	mov	r0, r7
 800c3da:	f7ff ff6f 	bl	800c2bc <__ssputs_r>
 800c3de:	3001      	adds	r0, #1
 800c3e0:	f000 80a9 	beq.w	800c536 <_svfiprintf_r+0x1c6>
 800c3e4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c3e6:	445a      	add	r2, fp
 800c3e8:	9209      	str	r2, [sp, #36]	; 0x24
 800c3ea:	f89a 3000 	ldrb.w	r3, [sl]
 800c3ee:	2b00      	cmp	r3, #0
 800c3f0:	f000 80a1 	beq.w	800c536 <_svfiprintf_r+0x1c6>
 800c3f4:	2300      	movs	r3, #0
 800c3f6:	f04f 32ff 	mov.w	r2, #4294967295
 800c3fa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c3fe:	f10a 0a01 	add.w	sl, sl, #1
 800c402:	9304      	str	r3, [sp, #16]
 800c404:	9307      	str	r3, [sp, #28]
 800c406:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c40a:	931a      	str	r3, [sp, #104]	; 0x68
 800c40c:	4654      	mov	r4, sl
 800c40e:	2205      	movs	r2, #5
 800c410:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c414:	4850      	ldr	r0, [pc, #320]	; (800c558 <_svfiprintf_r+0x1e8>)
 800c416:	f7f3 fedb 	bl	80001d0 <memchr>
 800c41a:	9a04      	ldr	r2, [sp, #16]
 800c41c:	b9d8      	cbnz	r0, 800c456 <_svfiprintf_r+0xe6>
 800c41e:	06d0      	lsls	r0, r2, #27
 800c420:	bf44      	itt	mi
 800c422:	2320      	movmi	r3, #32
 800c424:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c428:	0711      	lsls	r1, r2, #28
 800c42a:	bf44      	itt	mi
 800c42c:	232b      	movmi	r3, #43	; 0x2b
 800c42e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c432:	f89a 3000 	ldrb.w	r3, [sl]
 800c436:	2b2a      	cmp	r3, #42	; 0x2a
 800c438:	d015      	beq.n	800c466 <_svfiprintf_r+0xf6>
 800c43a:	9a07      	ldr	r2, [sp, #28]
 800c43c:	4654      	mov	r4, sl
 800c43e:	2000      	movs	r0, #0
 800c440:	f04f 0c0a 	mov.w	ip, #10
 800c444:	4621      	mov	r1, r4
 800c446:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c44a:	3b30      	subs	r3, #48	; 0x30
 800c44c:	2b09      	cmp	r3, #9
 800c44e:	d94d      	bls.n	800c4ec <_svfiprintf_r+0x17c>
 800c450:	b1b0      	cbz	r0, 800c480 <_svfiprintf_r+0x110>
 800c452:	9207      	str	r2, [sp, #28]
 800c454:	e014      	b.n	800c480 <_svfiprintf_r+0x110>
 800c456:	eba0 0308 	sub.w	r3, r0, r8
 800c45a:	fa09 f303 	lsl.w	r3, r9, r3
 800c45e:	4313      	orrs	r3, r2
 800c460:	9304      	str	r3, [sp, #16]
 800c462:	46a2      	mov	sl, r4
 800c464:	e7d2      	b.n	800c40c <_svfiprintf_r+0x9c>
 800c466:	9b03      	ldr	r3, [sp, #12]
 800c468:	1d19      	adds	r1, r3, #4
 800c46a:	681b      	ldr	r3, [r3, #0]
 800c46c:	9103      	str	r1, [sp, #12]
 800c46e:	2b00      	cmp	r3, #0
 800c470:	bfbb      	ittet	lt
 800c472:	425b      	neglt	r3, r3
 800c474:	f042 0202 	orrlt.w	r2, r2, #2
 800c478:	9307      	strge	r3, [sp, #28]
 800c47a:	9307      	strlt	r3, [sp, #28]
 800c47c:	bfb8      	it	lt
 800c47e:	9204      	strlt	r2, [sp, #16]
 800c480:	7823      	ldrb	r3, [r4, #0]
 800c482:	2b2e      	cmp	r3, #46	; 0x2e
 800c484:	d10c      	bne.n	800c4a0 <_svfiprintf_r+0x130>
 800c486:	7863      	ldrb	r3, [r4, #1]
 800c488:	2b2a      	cmp	r3, #42	; 0x2a
 800c48a:	d134      	bne.n	800c4f6 <_svfiprintf_r+0x186>
 800c48c:	9b03      	ldr	r3, [sp, #12]
 800c48e:	1d1a      	adds	r2, r3, #4
 800c490:	681b      	ldr	r3, [r3, #0]
 800c492:	9203      	str	r2, [sp, #12]
 800c494:	2b00      	cmp	r3, #0
 800c496:	bfb8      	it	lt
 800c498:	f04f 33ff 	movlt.w	r3, #4294967295
 800c49c:	3402      	adds	r4, #2
 800c49e:	9305      	str	r3, [sp, #20]
 800c4a0:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800c568 <_svfiprintf_r+0x1f8>
 800c4a4:	7821      	ldrb	r1, [r4, #0]
 800c4a6:	2203      	movs	r2, #3
 800c4a8:	4650      	mov	r0, sl
 800c4aa:	f7f3 fe91 	bl	80001d0 <memchr>
 800c4ae:	b138      	cbz	r0, 800c4c0 <_svfiprintf_r+0x150>
 800c4b0:	9b04      	ldr	r3, [sp, #16]
 800c4b2:	eba0 000a 	sub.w	r0, r0, sl
 800c4b6:	2240      	movs	r2, #64	; 0x40
 800c4b8:	4082      	lsls	r2, r0
 800c4ba:	4313      	orrs	r3, r2
 800c4bc:	3401      	adds	r4, #1
 800c4be:	9304      	str	r3, [sp, #16]
 800c4c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c4c4:	4825      	ldr	r0, [pc, #148]	; (800c55c <_svfiprintf_r+0x1ec>)
 800c4c6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c4ca:	2206      	movs	r2, #6
 800c4cc:	f7f3 fe80 	bl	80001d0 <memchr>
 800c4d0:	2800      	cmp	r0, #0
 800c4d2:	d038      	beq.n	800c546 <_svfiprintf_r+0x1d6>
 800c4d4:	4b22      	ldr	r3, [pc, #136]	; (800c560 <_svfiprintf_r+0x1f0>)
 800c4d6:	bb1b      	cbnz	r3, 800c520 <_svfiprintf_r+0x1b0>
 800c4d8:	9b03      	ldr	r3, [sp, #12]
 800c4da:	3307      	adds	r3, #7
 800c4dc:	f023 0307 	bic.w	r3, r3, #7
 800c4e0:	3308      	adds	r3, #8
 800c4e2:	9303      	str	r3, [sp, #12]
 800c4e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c4e6:	4433      	add	r3, r6
 800c4e8:	9309      	str	r3, [sp, #36]	; 0x24
 800c4ea:	e768      	b.n	800c3be <_svfiprintf_r+0x4e>
 800c4ec:	fb0c 3202 	mla	r2, ip, r2, r3
 800c4f0:	460c      	mov	r4, r1
 800c4f2:	2001      	movs	r0, #1
 800c4f4:	e7a6      	b.n	800c444 <_svfiprintf_r+0xd4>
 800c4f6:	2300      	movs	r3, #0
 800c4f8:	3401      	adds	r4, #1
 800c4fa:	9305      	str	r3, [sp, #20]
 800c4fc:	4619      	mov	r1, r3
 800c4fe:	f04f 0c0a 	mov.w	ip, #10
 800c502:	4620      	mov	r0, r4
 800c504:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c508:	3a30      	subs	r2, #48	; 0x30
 800c50a:	2a09      	cmp	r2, #9
 800c50c:	d903      	bls.n	800c516 <_svfiprintf_r+0x1a6>
 800c50e:	2b00      	cmp	r3, #0
 800c510:	d0c6      	beq.n	800c4a0 <_svfiprintf_r+0x130>
 800c512:	9105      	str	r1, [sp, #20]
 800c514:	e7c4      	b.n	800c4a0 <_svfiprintf_r+0x130>
 800c516:	fb0c 2101 	mla	r1, ip, r1, r2
 800c51a:	4604      	mov	r4, r0
 800c51c:	2301      	movs	r3, #1
 800c51e:	e7f0      	b.n	800c502 <_svfiprintf_r+0x192>
 800c520:	ab03      	add	r3, sp, #12
 800c522:	9300      	str	r3, [sp, #0]
 800c524:	462a      	mov	r2, r5
 800c526:	4b0f      	ldr	r3, [pc, #60]	; (800c564 <_svfiprintf_r+0x1f4>)
 800c528:	a904      	add	r1, sp, #16
 800c52a:	4638      	mov	r0, r7
 800c52c:	f7fc fc5e 	bl	8008dec <_printf_float>
 800c530:	1c42      	adds	r2, r0, #1
 800c532:	4606      	mov	r6, r0
 800c534:	d1d6      	bne.n	800c4e4 <_svfiprintf_r+0x174>
 800c536:	89ab      	ldrh	r3, [r5, #12]
 800c538:	065b      	lsls	r3, r3, #25
 800c53a:	f53f af2d 	bmi.w	800c398 <_svfiprintf_r+0x28>
 800c53e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c540:	b01d      	add	sp, #116	; 0x74
 800c542:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c546:	ab03      	add	r3, sp, #12
 800c548:	9300      	str	r3, [sp, #0]
 800c54a:	462a      	mov	r2, r5
 800c54c:	4b05      	ldr	r3, [pc, #20]	; (800c564 <_svfiprintf_r+0x1f4>)
 800c54e:	a904      	add	r1, sp, #16
 800c550:	4638      	mov	r0, r7
 800c552:	f7fc feef 	bl	8009334 <_printf_i>
 800c556:	e7eb      	b.n	800c530 <_svfiprintf_r+0x1c0>
 800c558:	0800df81 	.word	0x0800df81
 800c55c:	0800df8b 	.word	0x0800df8b
 800c560:	08008ded 	.word	0x08008ded
 800c564:	0800c2bd 	.word	0x0800c2bd
 800c568:	0800df87 	.word	0x0800df87

0800c56c <__sfputc_r>:
 800c56c:	6893      	ldr	r3, [r2, #8]
 800c56e:	3b01      	subs	r3, #1
 800c570:	2b00      	cmp	r3, #0
 800c572:	b410      	push	{r4}
 800c574:	6093      	str	r3, [r2, #8]
 800c576:	da08      	bge.n	800c58a <__sfputc_r+0x1e>
 800c578:	6994      	ldr	r4, [r2, #24]
 800c57a:	42a3      	cmp	r3, r4
 800c57c:	db01      	blt.n	800c582 <__sfputc_r+0x16>
 800c57e:	290a      	cmp	r1, #10
 800c580:	d103      	bne.n	800c58a <__sfputc_r+0x1e>
 800c582:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c586:	f000 b9e3 	b.w	800c950 <__swbuf_r>
 800c58a:	6813      	ldr	r3, [r2, #0]
 800c58c:	1c58      	adds	r0, r3, #1
 800c58e:	6010      	str	r0, [r2, #0]
 800c590:	7019      	strb	r1, [r3, #0]
 800c592:	4608      	mov	r0, r1
 800c594:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c598:	4770      	bx	lr

0800c59a <__sfputs_r>:
 800c59a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c59c:	4606      	mov	r6, r0
 800c59e:	460f      	mov	r7, r1
 800c5a0:	4614      	mov	r4, r2
 800c5a2:	18d5      	adds	r5, r2, r3
 800c5a4:	42ac      	cmp	r4, r5
 800c5a6:	d101      	bne.n	800c5ac <__sfputs_r+0x12>
 800c5a8:	2000      	movs	r0, #0
 800c5aa:	e007      	b.n	800c5bc <__sfputs_r+0x22>
 800c5ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c5b0:	463a      	mov	r2, r7
 800c5b2:	4630      	mov	r0, r6
 800c5b4:	f7ff ffda 	bl	800c56c <__sfputc_r>
 800c5b8:	1c43      	adds	r3, r0, #1
 800c5ba:	d1f3      	bne.n	800c5a4 <__sfputs_r+0xa>
 800c5bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c5c0 <_vfiprintf_r>:
 800c5c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c5c4:	460d      	mov	r5, r1
 800c5c6:	b09d      	sub	sp, #116	; 0x74
 800c5c8:	4614      	mov	r4, r2
 800c5ca:	4698      	mov	r8, r3
 800c5cc:	4606      	mov	r6, r0
 800c5ce:	b118      	cbz	r0, 800c5d8 <_vfiprintf_r+0x18>
 800c5d0:	6a03      	ldr	r3, [r0, #32]
 800c5d2:	b90b      	cbnz	r3, 800c5d8 <_vfiprintf_r+0x18>
 800c5d4:	f7fd fa6c 	bl	8009ab0 <__sinit>
 800c5d8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c5da:	07d9      	lsls	r1, r3, #31
 800c5dc:	d405      	bmi.n	800c5ea <_vfiprintf_r+0x2a>
 800c5de:	89ab      	ldrh	r3, [r5, #12]
 800c5e0:	059a      	lsls	r2, r3, #22
 800c5e2:	d402      	bmi.n	800c5ea <_vfiprintf_r+0x2a>
 800c5e4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c5e6:	f7fd fb8c 	bl	8009d02 <__retarget_lock_acquire_recursive>
 800c5ea:	89ab      	ldrh	r3, [r5, #12]
 800c5ec:	071b      	lsls	r3, r3, #28
 800c5ee:	d501      	bpl.n	800c5f4 <_vfiprintf_r+0x34>
 800c5f0:	692b      	ldr	r3, [r5, #16]
 800c5f2:	b99b      	cbnz	r3, 800c61c <_vfiprintf_r+0x5c>
 800c5f4:	4629      	mov	r1, r5
 800c5f6:	4630      	mov	r0, r6
 800c5f8:	f000 f9e8 	bl	800c9cc <__swsetup_r>
 800c5fc:	b170      	cbz	r0, 800c61c <_vfiprintf_r+0x5c>
 800c5fe:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c600:	07dc      	lsls	r4, r3, #31
 800c602:	d504      	bpl.n	800c60e <_vfiprintf_r+0x4e>
 800c604:	f04f 30ff 	mov.w	r0, #4294967295
 800c608:	b01d      	add	sp, #116	; 0x74
 800c60a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c60e:	89ab      	ldrh	r3, [r5, #12]
 800c610:	0598      	lsls	r0, r3, #22
 800c612:	d4f7      	bmi.n	800c604 <_vfiprintf_r+0x44>
 800c614:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c616:	f7fd fb75 	bl	8009d04 <__retarget_lock_release_recursive>
 800c61a:	e7f3      	b.n	800c604 <_vfiprintf_r+0x44>
 800c61c:	2300      	movs	r3, #0
 800c61e:	9309      	str	r3, [sp, #36]	; 0x24
 800c620:	2320      	movs	r3, #32
 800c622:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c626:	f8cd 800c 	str.w	r8, [sp, #12]
 800c62a:	2330      	movs	r3, #48	; 0x30
 800c62c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800c7e0 <_vfiprintf_r+0x220>
 800c630:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c634:	f04f 0901 	mov.w	r9, #1
 800c638:	4623      	mov	r3, r4
 800c63a:	469a      	mov	sl, r3
 800c63c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c640:	b10a      	cbz	r2, 800c646 <_vfiprintf_r+0x86>
 800c642:	2a25      	cmp	r2, #37	; 0x25
 800c644:	d1f9      	bne.n	800c63a <_vfiprintf_r+0x7a>
 800c646:	ebba 0b04 	subs.w	fp, sl, r4
 800c64a:	d00b      	beq.n	800c664 <_vfiprintf_r+0xa4>
 800c64c:	465b      	mov	r3, fp
 800c64e:	4622      	mov	r2, r4
 800c650:	4629      	mov	r1, r5
 800c652:	4630      	mov	r0, r6
 800c654:	f7ff ffa1 	bl	800c59a <__sfputs_r>
 800c658:	3001      	adds	r0, #1
 800c65a:	f000 80a9 	beq.w	800c7b0 <_vfiprintf_r+0x1f0>
 800c65e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c660:	445a      	add	r2, fp
 800c662:	9209      	str	r2, [sp, #36]	; 0x24
 800c664:	f89a 3000 	ldrb.w	r3, [sl]
 800c668:	2b00      	cmp	r3, #0
 800c66a:	f000 80a1 	beq.w	800c7b0 <_vfiprintf_r+0x1f0>
 800c66e:	2300      	movs	r3, #0
 800c670:	f04f 32ff 	mov.w	r2, #4294967295
 800c674:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c678:	f10a 0a01 	add.w	sl, sl, #1
 800c67c:	9304      	str	r3, [sp, #16]
 800c67e:	9307      	str	r3, [sp, #28]
 800c680:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c684:	931a      	str	r3, [sp, #104]	; 0x68
 800c686:	4654      	mov	r4, sl
 800c688:	2205      	movs	r2, #5
 800c68a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c68e:	4854      	ldr	r0, [pc, #336]	; (800c7e0 <_vfiprintf_r+0x220>)
 800c690:	f7f3 fd9e 	bl	80001d0 <memchr>
 800c694:	9a04      	ldr	r2, [sp, #16]
 800c696:	b9d8      	cbnz	r0, 800c6d0 <_vfiprintf_r+0x110>
 800c698:	06d1      	lsls	r1, r2, #27
 800c69a:	bf44      	itt	mi
 800c69c:	2320      	movmi	r3, #32
 800c69e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c6a2:	0713      	lsls	r3, r2, #28
 800c6a4:	bf44      	itt	mi
 800c6a6:	232b      	movmi	r3, #43	; 0x2b
 800c6a8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c6ac:	f89a 3000 	ldrb.w	r3, [sl]
 800c6b0:	2b2a      	cmp	r3, #42	; 0x2a
 800c6b2:	d015      	beq.n	800c6e0 <_vfiprintf_r+0x120>
 800c6b4:	9a07      	ldr	r2, [sp, #28]
 800c6b6:	4654      	mov	r4, sl
 800c6b8:	2000      	movs	r0, #0
 800c6ba:	f04f 0c0a 	mov.w	ip, #10
 800c6be:	4621      	mov	r1, r4
 800c6c0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c6c4:	3b30      	subs	r3, #48	; 0x30
 800c6c6:	2b09      	cmp	r3, #9
 800c6c8:	d94d      	bls.n	800c766 <_vfiprintf_r+0x1a6>
 800c6ca:	b1b0      	cbz	r0, 800c6fa <_vfiprintf_r+0x13a>
 800c6cc:	9207      	str	r2, [sp, #28]
 800c6ce:	e014      	b.n	800c6fa <_vfiprintf_r+0x13a>
 800c6d0:	eba0 0308 	sub.w	r3, r0, r8
 800c6d4:	fa09 f303 	lsl.w	r3, r9, r3
 800c6d8:	4313      	orrs	r3, r2
 800c6da:	9304      	str	r3, [sp, #16]
 800c6dc:	46a2      	mov	sl, r4
 800c6de:	e7d2      	b.n	800c686 <_vfiprintf_r+0xc6>
 800c6e0:	9b03      	ldr	r3, [sp, #12]
 800c6e2:	1d19      	adds	r1, r3, #4
 800c6e4:	681b      	ldr	r3, [r3, #0]
 800c6e6:	9103      	str	r1, [sp, #12]
 800c6e8:	2b00      	cmp	r3, #0
 800c6ea:	bfbb      	ittet	lt
 800c6ec:	425b      	neglt	r3, r3
 800c6ee:	f042 0202 	orrlt.w	r2, r2, #2
 800c6f2:	9307      	strge	r3, [sp, #28]
 800c6f4:	9307      	strlt	r3, [sp, #28]
 800c6f6:	bfb8      	it	lt
 800c6f8:	9204      	strlt	r2, [sp, #16]
 800c6fa:	7823      	ldrb	r3, [r4, #0]
 800c6fc:	2b2e      	cmp	r3, #46	; 0x2e
 800c6fe:	d10c      	bne.n	800c71a <_vfiprintf_r+0x15a>
 800c700:	7863      	ldrb	r3, [r4, #1]
 800c702:	2b2a      	cmp	r3, #42	; 0x2a
 800c704:	d134      	bne.n	800c770 <_vfiprintf_r+0x1b0>
 800c706:	9b03      	ldr	r3, [sp, #12]
 800c708:	1d1a      	adds	r2, r3, #4
 800c70a:	681b      	ldr	r3, [r3, #0]
 800c70c:	9203      	str	r2, [sp, #12]
 800c70e:	2b00      	cmp	r3, #0
 800c710:	bfb8      	it	lt
 800c712:	f04f 33ff 	movlt.w	r3, #4294967295
 800c716:	3402      	adds	r4, #2
 800c718:	9305      	str	r3, [sp, #20]
 800c71a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800c7f0 <_vfiprintf_r+0x230>
 800c71e:	7821      	ldrb	r1, [r4, #0]
 800c720:	2203      	movs	r2, #3
 800c722:	4650      	mov	r0, sl
 800c724:	f7f3 fd54 	bl	80001d0 <memchr>
 800c728:	b138      	cbz	r0, 800c73a <_vfiprintf_r+0x17a>
 800c72a:	9b04      	ldr	r3, [sp, #16]
 800c72c:	eba0 000a 	sub.w	r0, r0, sl
 800c730:	2240      	movs	r2, #64	; 0x40
 800c732:	4082      	lsls	r2, r0
 800c734:	4313      	orrs	r3, r2
 800c736:	3401      	adds	r4, #1
 800c738:	9304      	str	r3, [sp, #16]
 800c73a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c73e:	4829      	ldr	r0, [pc, #164]	; (800c7e4 <_vfiprintf_r+0x224>)
 800c740:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c744:	2206      	movs	r2, #6
 800c746:	f7f3 fd43 	bl	80001d0 <memchr>
 800c74a:	2800      	cmp	r0, #0
 800c74c:	d03f      	beq.n	800c7ce <_vfiprintf_r+0x20e>
 800c74e:	4b26      	ldr	r3, [pc, #152]	; (800c7e8 <_vfiprintf_r+0x228>)
 800c750:	bb1b      	cbnz	r3, 800c79a <_vfiprintf_r+0x1da>
 800c752:	9b03      	ldr	r3, [sp, #12]
 800c754:	3307      	adds	r3, #7
 800c756:	f023 0307 	bic.w	r3, r3, #7
 800c75a:	3308      	adds	r3, #8
 800c75c:	9303      	str	r3, [sp, #12]
 800c75e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c760:	443b      	add	r3, r7
 800c762:	9309      	str	r3, [sp, #36]	; 0x24
 800c764:	e768      	b.n	800c638 <_vfiprintf_r+0x78>
 800c766:	fb0c 3202 	mla	r2, ip, r2, r3
 800c76a:	460c      	mov	r4, r1
 800c76c:	2001      	movs	r0, #1
 800c76e:	e7a6      	b.n	800c6be <_vfiprintf_r+0xfe>
 800c770:	2300      	movs	r3, #0
 800c772:	3401      	adds	r4, #1
 800c774:	9305      	str	r3, [sp, #20]
 800c776:	4619      	mov	r1, r3
 800c778:	f04f 0c0a 	mov.w	ip, #10
 800c77c:	4620      	mov	r0, r4
 800c77e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c782:	3a30      	subs	r2, #48	; 0x30
 800c784:	2a09      	cmp	r2, #9
 800c786:	d903      	bls.n	800c790 <_vfiprintf_r+0x1d0>
 800c788:	2b00      	cmp	r3, #0
 800c78a:	d0c6      	beq.n	800c71a <_vfiprintf_r+0x15a>
 800c78c:	9105      	str	r1, [sp, #20]
 800c78e:	e7c4      	b.n	800c71a <_vfiprintf_r+0x15a>
 800c790:	fb0c 2101 	mla	r1, ip, r1, r2
 800c794:	4604      	mov	r4, r0
 800c796:	2301      	movs	r3, #1
 800c798:	e7f0      	b.n	800c77c <_vfiprintf_r+0x1bc>
 800c79a:	ab03      	add	r3, sp, #12
 800c79c:	9300      	str	r3, [sp, #0]
 800c79e:	462a      	mov	r2, r5
 800c7a0:	4b12      	ldr	r3, [pc, #72]	; (800c7ec <_vfiprintf_r+0x22c>)
 800c7a2:	a904      	add	r1, sp, #16
 800c7a4:	4630      	mov	r0, r6
 800c7a6:	f7fc fb21 	bl	8008dec <_printf_float>
 800c7aa:	4607      	mov	r7, r0
 800c7ac:	1c78      	adds	r0, r7, #1
 800c7ae:	d1d6      	bne.n	800c75e <_vfiprintf_r+0x19e>
 800c7b0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c7b2:	07d9      	lsls	r1, r3, #31
 800c7b4:	d405      	bmi.n	800c7c2 <_vfiprintf_r+0x202>
 800c7b6:	89ab      	ldrh	r3, [r5, #12]
 800c7b8:	059a      	lsls	r2, r3, #22
 800c7ba:	d402      	bmi.n	800c7c2 <_vfiprintf_r+0x202>
 800c7bc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c7be:	f7fd faa1 	bl	8009d04 <__retarget_lock_release_recursive>
 800c7c2:	89ab      	ldrh	r3, [r5, #12]
 800c7c4:	065b      	lsls	r3, r3, #25
 800c7c6:	f53f af1d 	bmi.w	800c604 <_vfiprintf_r+0x44>
 800c7ca:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c7cc:	e71c      	b.n	800c608 <_vfiprintf_r+0x48>
 800c7ce:	ab03      	add	r3, sp, #12
 800c7d0:	9300      	str	r3, [sp, #0]
 800c7d2:	462a      	mov	r2, r5
 800c7d4:	4b05      	ldr	r3, [pc, #20]	; (800c7ec <_vfiprintf_r+0x22c>)
 800c7d6:	a904      	add	r1, sp, #16
 800c7d8:	4630      	mov	r0, r6
 800c7da:	f7fc fdab 	bl	8009334 <_printf_i>
 800c7de:	e7e4      	b.n	800c7aa <_vfiprintf_r+0x1ea>
 800c7e0:	0800df81 	.word	0x0800df81
 800c7e4:	0800df8b 	.word	0x0800df8b
 800c7e8:	08008ded 	.word	0x08008ded
 800c7ec:	0800c59b 	.word	0x0800c59b
 800c7f0:	0800df87 	.word	0x0800df87

0800c7f4 <__sflush_r>:
 800c7f4:	898a      	ldrh	r2, [r1, #12]
 800c7f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c7fa:	4605      	mov	r5, r0
 800c7fc:	0710      	lsls	r0, r2, #28
 800c7fe:	460c      	mov	r4, r1
 800c800:	d458      	bmi.n	800c8b4 <__sflush_r+0xc0>
 800c802:	684b      	ldr	r3, [r1, #4]
 800c804:	2b00      	cmp	r3, #0
 800c806:	dc05      	bgt.n	800c814 <__sflush_r+0x20>
 800c808:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c80a:	2b00      	cmp	r3, #0
 800c80c:	dc02      	bgt.n	800c814 <__sflush_r+0x20>
 800c80e:	2000      	movs	r0, #0
 800c810:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c814:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c816:	2e00      	cmp	r6, #0
 800c818:	d0f9      	beq.n	800c80e <__sflush_r+0x1a>
 800c81a:	2300      	movs	r3, #0
 800c81c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c820:	682f      	ldr	r7, [r5, #0]
 800c822:	6a21      	ldr	r1, [r4, #32]
 800c824:	602b      	str	r3, [r5, #0]
 800c826:	d032      	beq.n	800c88e <__sflush_r+0x9a>
 800c828:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c82a:	89a3      	ldrh	r3, [r4, #12]
 800c82c:	075a      	lsls	r2, r3, #29
 800c82e:	d505      	bpl.n	800c83c <__sflush_r+0x48>
 800c830:	6863      	ldr	r3, [r4, #4]
 800c832:	1ac0      	subs	r0, r0, r3
 800c834:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c836:	b10b      	cbz	r3, 800c83c <__sflush_r+0x48>
 800c838:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c83a:	1ac0      	subs	r0, r0, r3
 800c83c:	2300      	movs	r3, #0
 800c83e:	4602      	mov	r2, r0
 800c840:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c842:	6a21      	ldr	r1, [r4, #32]
 800c844:	4628      	mov	r0, r5
 800c846:	47b0      	blx	r6
 800c848:	1c43      	adds	r3, r0, #1
 800c84a:	89a3      	ldrh	r3, [r4, #12]
 800c84c:	d106      	bne.n	800c85c <__sflush_r+0x68>
 800c84e:	6829      	ldr	r1, [r5, #0]
 800c850:	291d      	cmp	r1, #29
 800c852:	d82b      	bhi.n	800c8ac <__sflush_r+0xb8>
 800c854:	4a29      	ldr	r2, [pc, #164]	; (800c8fc <__sflush_r+0x108>)
 800c856:	410a      	asrs	r2, r1
 800c858:	07d6      	lsls	r6, r2, #31
 800c85a:	d427      	bmi.n	800c8ac <__sflush_r+0xb8>
 800c85c:	2200      	movs	r2, #0
 800c85e:	6062      	str	r2, [r4, #4]
 800c860:	04d9      	lsls	r1, r3, #19
 800c862:	6922      	ldr	r2, [r4, #16]
 800c864:	6022      	str	r2, [r4, #0]
 800c866:	d504      	bpl.n	800c872 <__sflush_r+0x7e>
 800c868:	1c42      	adds	r2, r0, #1
 800c86a:	d101      	bne.n	800c870 <__sflush_r+0x7c>
 800c86c:	682b      	ldr	r3, [r5, #0]
 800c86e:	b903      	cbnz	r3, 800c872 <__sflush_r+0x7e>
 800c870:	6560      	str	r0, [r4, #84]	; 0x54
 800c872:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c874:	602f      	str	r7, [r5, #0]
 800c876:	2900      	cmp	r1, #0
 800c878:	d0c9      	beq.n	800c80e <__sflush_r+0x1a>
 800c87a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c87e:	4299      	cmp	r1, r3
 800c880:	d002      	beq.n	800c888 <__sflush_r+0x94>
 800c882:	4628      	mov	r0, r5
 800c884:	f7fe f8d6 	bl	800aa34 <_free_r>
 800c888:	2000      	movs	r0, #0
 800c88a:	6360      	str	r0, [r4, #52]	; 0x34
 800c88c:	e7c0      	b.n	800c810 <__sflush_r+0x1c>
 800c88e:	2301      	movs	r3, #1
 800c890:	4628      	mov	r0, r5
 800c892:	47b0      	blx	r6
 800c894:	1c41      	adds	r1, r0, #1
 800c896:	d1c8      	bne.n	800c82a <__sflush_r+0x36>
 800c898:	682b      	ldr	r3, [r5, #0]
 800c89a:	2b00      	cmp	r3, #0
 800c89c:	d0c5      	beq.n	800c82a <__sflush_r+0x36>
 800c89e:	2b1d      	cmp	r3, #29
 800c8a0:	d001      	beq.n	800c8a6 <__sflush_r+0xb2>
 800c8a2:	2b16      	cmp	r3, #22
 800c8a4:	d101      	bne.n	800c8aa <__sflush_r+0xb6>
 800c8a6:	602f      	str	r7, [r5, #0]
 800c8a8:	e7b1      	b.n	800c80e <__sflush_r+0x1a>
 800c8aa:	89a3      	ldrh	r3, [r4, #12]
 800c8ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c8b0:	81a3      	strh	r3, [r4, #12]
 800c8b2:	e7ad      	b.n	800c810 <__sflush_r+0x1c>
 800c8b4:	690f      	ldr	r7, [r1, #16]
 800c8b6:	2f00      	cmp	r7, #0
 800c8b8:	d0a9      	beq.n	800c80e <__sflush_r+0x1a>
 800c8ba:	0793      	lsls	r3, r2, #30
 800c8bc:	680e      	ldr	r6, [r1, #0]
 800c8be:	bf08      	it	eq
 800c8c0:	694b      	ldreq	r3, [r1, #20]
 800c8c2:	600f      	str	r7, [r1, #0]
 800c8c4:	bf18      	it	ne
 800c8c6:	2300      	movne	r3, #0
 800c8c8:	eba6 0807 	sub.w	r8, r6, r7
 800c8cc:	608b      	str	r3, [r1, #8]
 800c8ce:	f1b8 0f00 	cmp.w	r8, #0
 800c8d2:	dd9c      	ble.n	800c80e <__sflush_r+0x1a>
 800c8d4:	6a21      	ldr	r1, [r4, #32]
 800c8d6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c8d8:	4643      	mov	r3, r8
 800c8da:	463a      	mov	r2, r7
 800c8dc:	4628      	mov	r0, r5
 800c8de:	47b0      	blx	r6
 800c8e0:	2800      	cmp	r0, #0
 800c8e2:	dc06      	bgt.n	800c8f2 <__sflush_r+0xfe>
 800c8e4:	89a3      	ldrh	r3, [r4, #12]
 800c8e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c8ea:	81a3      	strh	r3, [r4, #12]
 800c8ec:	f04f 30ff 	mov.w	r0, #4294967295
 800c8f0:	e78e      	b.n	800c810 <__sflush_r+0x1c>
 800c8f2:	4407      	add	r7, r0
 800c8f4:	eba8 0800 	sub.w	r8, r8, r0
 800c8f8:	e7e9      	b.n	800c8ce <__sflush_r+0xda>
 800c8fa:	bf00      	nop
 800c8fc:	dfbffffe 	.word	0xdfbffffe

0800c900 <_fflush_r>:
 800c900:	b538      	push	{r3, r4, r5, lr}
 800c902:	690b      	ldr	r3, [r1, #16]
 800c904:	4605      	mov	r5, r0
 800c906:	460c      	mov	r4, r1
 800c908:	b913      	cbnz	r3, 800c910 <_fflush_r+0x10>
 800c90a:	2500      	movs	r5, #0
 800c90c:	4628      	mov	r0, r5
 800c90e:	bd38      	pop	{r3, r4, r5, pc}
 800c910:	b118      	cbz	r0, 800c91a <_fflush_r+0x1a>
 800c912:	6a03      	ldr	r3, [r0, #32]
 800c914:	b90b      	cbnz	r3, 800c91a <_fflush_r+0x1a>
 800c916:	f7fd f8cb 	bl	8009ab0 <__sinit>
 800c91a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c91e:	2b00      	cmp	r3, #0
 800c920:	d0f3      	beq.n	800c90a <_fflush_r+0xa>
 800c922:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c924:	07d0      	lsls	r0, r2, #31
 800c926:	d404      	bmi.n	800c932 <_fflush_r+0x32>
 800c928:	0599      	lsls	r1, r3, #22
 800c92a:	d402      	bmi.n	800c932 <_fflush_r+0x32>
 800c92c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c92e:	f7fd f9e8 	bl	8009d02 <__retarget_lock_acquire_recursive>
 800c932:	4628      	mov	r0, r5
 800c934:	4621      	mov	r1, r4
 800c936:	f7ff ff5d 	bl	800c7f4 <__sflush_r>
 800c93a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c93c:	07da      	lsls	r2, r3, #31
 800c93e:	4605      	mov	r5, r0
 800c940:	d4e4      	bmi.n	800c90c <_fflush_r+0xc>
 800c942:	89a3      	ldrh	r3, [r4, #12]
 800c944:	059b      	lsls	r3, r3, #22
 800c946:	d4e1      	bmi.n	800c90c <_fflush_r+0xc>
 800c948:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c94a:	f7fd f9db 	bl	8009d04 <__retarget_lock_release_recursive>
 800c94e:	e7dd      	b.n	800c90c <_fflush_r+0xc>

0800c950 <__swbuf_r>:
 800c950:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c952:	460e      	mov	r6, r1
 800c954:	4614      	mov	r4, r2
 800c956:	4605      	mov	r5, r0
 800c958:	b118      	cbz	r0, 800c962 <__swbuf_r+0x12>
 800c95a:	6a03      	ldr	r3, [r0, #32]
 800c95c:	b90b      	cbnz	r3, 800c962 <__swbuf_r+0x12>
 800c95e:	f7fd f8a7 	bl	8009ab0 <__sinit>
 800c962:	69a3      	ldr	r3, [r4, #24]
 800c964:	60a3      	str	r3, [r4, #8]
 800c966:	89a3      	ldrh	r3, [r4, #12]
 800c968:	071a      	lsls	r2, r3, #28
 800c96a:	d525      	bpl.n	800c9b8 <__swbuf_r+0x68>
 800c96c:	6923      	ldr	r3, [r4, #16]
 800c96e:	b31b      	cbz	r3, 800c9b8 <__swbuf_r+0x68>
 800c970:	6823      	ldr	r3, [r4, #0]
 800c972:	6922      	ldr	r2, [r4, #16]
 800c974:	1a98      	subs	r0, r3, r2
 800c976:	6963      	ldr	r3, [r4, #20]
 800c978:	b2f6      	uxtb	r6, r6
 800c97a:	4283      	cmp	r3, r0
 800c97c:	4637      	mov	r7, r6
 800c97e:	dc04      	bgt.n	800c98a <__swbuf_r+0x3a>
 800c980:	4621      	mov	r1, r4
 800c982:	4628      	mov	r0, r5
 800c984:	f7ff ffbc 	bl	800c900 <_fflush_r>
 800c988:	b9e0      	cbnz	r0, 800c9c4 <__swbuf_r+0x74>
 800c98a:	68a3      	ldr	r3, [r4, #8]
 800c98c:	3b01      	subs	r3, #1
 800c98e:	60a3      	str	r3, [r4, #8]
 800c990:	6823      	ldr	r3, [r4, #0]
 800c992:	1c5a      	adds	r2, r3, #1
 800c994:	6022      	str	r2, [r4, #0]
 800c996:	701e      	strb	r6, [r3, #0]
 800c998:	6962      	ldr	r2, [r4, #20]
 800c99a:	1c43      	adds	r3, r0, #1
 800c99c:	429a      	cmp	r2, r3
 800c99e:	d004      	beq.n	800c9aa <__swbuf_r+0x5a>
 800c9a0:	89a3      	ldrh	r3, [r4, #12]
 800c9a2:	07db      	lsls	r3, r3, #31
 800c9a4:	d506      	bpl.n	800c9b4 <__swbuf_r+0x64>
 800c9a6:	2e0a      	cmp	r6, #10
 800c9a8:	d104      	bne.n	800c9b4 <__swbuf_r+0x64>
 800c9aa:	4621      	mov	r1, r4
 800c9ac:	4628      	mov	r0, r5
 800c9ae:	f7ff ffa7 	bl	800c900 <_fflush_r>
 800c9b2:	b938      	cbnz	r0, 800c9c4 <__swbuf_r+0x74>
 800c9b4:	4638      	mov	r0, r7
 800c9b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c9b8:	4621      	mov	r1, r4
 800c9ba:	4628      	mov	r0, r5
 800c9bc:	f000 f806 	bl	800c9cc <__swsetup_r>
 800c9c0:	2800      	cmp	r0, #0
 800c9c2:	d0d5      	beq.n	800c970 <__swbuf_r+0x20>
 800c9c4:	f04f 37ff 	mov.w	r7, #4294967295
 800c9c8:	e7f4      	b.n	800c9b4 <__swbuf_r+0x64>
	...

0800c9cc <__swsetup_r>:
 800c9cc:	b538      	push	{r3, r4, r5, lr}
 800c9ce:	4b2a      	ldr	r3, [pc, #168]	; (800ca78 <__swsetup_r+0xac>)
 800c9d0:	4605      	mov	r5, r0
 800c9d2:	6818      	ldr	r0, [r3, #0]
 800c9d4:	460c      	mov	r4, r1
 800c9d6:	b118      	cbz	r0, 800c9e0 <__swsetup_r+0x14>
 800c9d8:	6a03      	ldr	r3, [r0, #32]
 800c9da:	b90b      	cbnz	r3, 800c9e0 <__swsetup_r+0x14>
 800c9dc:	f7fd f868 	bl	8009ab0 <__sinit>
 800c9e0:	89a3      	ldrh	r3, [r4, #12]
 800c9e2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c9e6:	0718      	lsls	r0, r3, #28
 800c9e8:	d422      	bmi.n	800ca30 <__swsetup_r+0x64>
 800c9ea:	06d9      	lsls	r1, r3, #27
 800c9ec:	d407      	bmi.n	800c9fe <__swsetup_r+0x32>
 800c9ee:	2309      	movs	r3, #9
 800c9f0:	602b      	str	r3, [r5, #0]
 800c9f2:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800c9f6:	81a3      	strh	r3, [r4, #12]
 800c9f8:	f04f 30ff 	mov.w	r0, #4294967295
 800c9fc:	e034      	b.n	800ca68 <__swsetup_r+0x9c>
 800c9fe:	0758      	lsls	r0, r3, #29
 800ca00:	d512      	bpl.n	800ca28 <__swsetup_r+0x5c>
 800ca02:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ca04:	b141      	cbz	r1, 800ca18 <__swsetup_r+0x4c>
 800ca06:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ca0a:	4299      	cmp	r1, r3
 800ca0c:	d002      	beq.n	800ca14 <__swsetup_r+0x48>
 800ca0e:	4628      	mov	r0, r5
 800ca10:	f7fe f810 	bl	800aa34 <_free_r>
 800ca14:	2300      	movs	r3, #0
 800ca16:	6363      	str	r3, [r4, #52]	; 0x34
 800ca18:	89a3      	ldrh	r3, [r4, #12]
 800ca1a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800ca1e:	81a3      	strh	r3, [r4, #12]
 800ca20:	2300      	movs	r3, #0
 800ca22:	6063      	str	r3, [r4, #4]
 800ca24:	6923      	ldr	r3, [r4, #16]
 800ca26:	6023      	str	r3, [r4, #0]
 800ca28:	89a3      	ldrh	r3, [r4, #12]
 800ca2a:	f043 0308 	orr.w	r3, r3, #8
 800ca2e:	81a3      	strh	r3, [r4, #12]
 800ca30:	6923      	ldr	r3, [r4, #16]
 800ca32:	b94b      	cbnz	r3, 800ca48 <__swsetup_r+0x7c>
 800ca34:	89a3      	ldrh	r3, [r4, #12]
 800ca36:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800ca3a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ca3e:	d003      	beq.n	800ca48 <__swsetup_r+0x7c>
 800ca40:	4621      	mov	r1, r4
 800ca42:	4628      	mov	r0, r5
 800ca44:	f000 fc85 	bl	800d352 <__smakebuf_r>
 800ca48:	89a0      	ldrh	r0, [r4, #12]
 800ca4a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ca4e:	f010 0301 	ands.w	r3, r0, #1
 800ca52:	d00a      	beq.n	800ca6a <__swsetup_r+0x9e>
 800ca54:	2300      	movs	r3, #0
 800ca56:	60a3      	str	r3, [r4, #8]
 800ca58:	6963      	ldr	r3, [r4, #20]
 800ca5a:	425b      	negs	r3, r3
 800ca5c:	61a3      	str	r3, [r4, #24]
 800ca5e:	6923      	ldr	r3, [r4, #16]
 800ca60:	b943      	cbnz	r3, 800ca74 <__swsetup_r+0xa8>
 800ca62:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800ca66:	d1c4      	bne.n	800c9f2 <__swsetup_r+0x26>
 800ca68:	bd38      	pop	{r3, r4, r5, pc}
 800ca6a:	0781      	lsls	r1, r0, #30
 800ca6c:	bf58      	it	pl
 800ca6e:	6963      	ldrpl	r3, [r4, #20]
 800ca70:	60a3      	str	r3, [r4, #8]
 800ca72:	e7f4      	b.n	800ca5e <__swsetup_r+0x92>
 800ca74:	2000      	movs	r0, #0
 800ca76:	e7f7      	b.n	800ca68 <__swsetup_r+0x9c>
 800ca78:	20000070 	.word	0x20000070

0800ca7c <memmove>:
 800ca7c:	4288      	cmp	r0, r1
 800ca7e:	b510      	push	{r4, lr}
 800ca80:	eb01 0402 	add.w	r4, r1, r2
 800ca84:	d902      	bls.n	800ca8c <memmove+0x10>
 800ca86:	4284      	cmp	r4, r0
 800ca88:	4623      	mov	r3, r4
 800ca8a:	d807      	bhi.n	800ca9c <memmove+0x20>
 800ca8c:	1e43      	subs	r3, r0, #1
 800ca8e:	42a1      	cmp	r1, r4
 800ca90:	d008      	beq.n	800caa4 <memmove+0x28>
 800ca92:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ca96:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ca9a:	e7f8      	b.n	800ca8e <memmove+0x12>
 800ca9c:	4402      	add	r2, r0
 800ca9e:	4601      	mov	r1, r0
 800caa0:	428a      	cmp	r2, r1
 800caa2:	d100      	bne.n	800caa6 <memmove+0x2a>
 800caa4:	bd10      	pop	{r4, pc}
 800caa6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800caaa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800caae:	e7f7      	b.n	800caa0 <memmove+0x24>

0800cab0 <strncmp>:
 800cab0:	b510      	push	{r4, lr}
 800cab2:	b16a      	cbz	r2, 800cad0 <strncmp+0x20>
 800cab4:	3901      	subs	r1, #1
 800cab6:	1884      	adds	r4, r0, r2
 800cab8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cabc:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800cac0:	429a      	cmp	r2, r3
 800cac2:	d103      	bne.n	800cacc <strncmp+0x1c>
 800cac4:	42a0      	cmp	r0, r4
 800cac6:	d001      	beq.n	800cacc <strncmp+0x1c>
 800cac8:	2a00      	cmp	r2, #0
 800caca:	d1f5      	bne.n	800cab8 <strncmp+0x8>
 800cacc:	1ad0      	subs	r0, r2, r3
 800cace:	bd10      	pop	{r4, pc}
 800cad0:	4610      	mov	r0, r2
 800cad2:	e7fc      	b.n	800cace <strncmp+0x1e>

0800cad4 <_raise_r>:
 800cad4:	291f      	cmp	r1, #31
 800cad6:	b538      	push	{r3, r4, r5, lr}
 800cad8:	4604      	mov	r4, r0
 800cada:	460d      	mov	r5, r1
 800cadc:	d904      	bls.n	800cae8 <_raise_r+0x14>
 800cade:	2316      	movs	r3, #22
 800cae0:	6003      	str	r3, [r0, #0]
 800cae2:	f04f 30ff 	mov.w	r0, #4294967295
 800cae6:	bd38      	pop	{r3, r4, r5, pc}
 800cae8:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800caea:	b112      	cbz	r2, 800caf2 <_raise_r+0x1e>
 800caec:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800caf0:	b94b      	cbnz	r3, 800cb06 <_raise_r+0x32>
 800caf2:	4620      	mov	r0, r4
 800caf4:	f000 f830 	bl	800cb58 <_getpid_r>
 800caf8:	462a      	mov	r2, r5
 800cafa:	4601      	mov	r1, r0
 800cafc:	4620      	mov	r0, r4
 800cafe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cb02:	f000 b817 	b.w	800cb34 <_kill_r>
 800cb06:	2b01      	cmp	r3, #1
 800cb08:	d00a      	beq.n	800cb20 <_raise_r+0x4c>
 800cb0a:	1c59      	adds	r1, r3, #1
 800cb0c:	d103      	bne.n	800cb16 <_raise_r+0x42>
 800cb0e:	2316      	movs	r3, #22
 800cb10:	6003      	str	r3, [r0, #0]
 800cb12:	2001      	movs	r0, #1
 800cb14:	e7e7      	b.n	800cae6 <_raise_r+0x12>
 800cb16:	2400      	movs	r4, #0
 800cb18:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800cb1c:	4628      	mov	r0, r5
 800cb1e:	4798      	blx	r3
 800cb20:	2000      	movs	r0, #0
 800cb22:	e7e0      	b.n	800cae6 <_raise_r+0x12>

0800cb24 <raise>:
 800cb24:	4b02      	ldr	r3, [pc, #8]	; (800cb30 <raise+0xc>)
 800cb26:	4601      	mov	r1, r0
 800cb28:	6818      	ldr	r0, [r3, #0]
 800cb2a:	f7ff bfd3 	b.w	800cad4 <_raise_r>
 800cb2e:	bf00      	nop
 800cb30:	20000070 	.word	0x20000070

0800cb34 <_kill_r>:
 800cb34:	b538      	push	{r3, r4, r5, lr}
 800cb36:	4d07      	ldr	r5, [pc, #28]	; (800cb54 <_kill_r+0x20>)
 800cb38:	2300      	movs	r3, #0
 800cb3a:	4604      	mov	r4, r0
 800cb3c:	4608      	mov	r0, r1
 800cb3e:	4611      	mov	r1, r2
 800cb40:	602b      	str	r3, [r5, #0]
 800cb42:	f7f6 fe9b 	bl	800387c <_kill>
 800cb46:	1c43      	adds	r3, r0, #1
 800cb48:	d102      	bne.n	800cb50 <_kill_r+0x1c>
 800cb4a:	682b      	ldr	r3, [r5, #0]
 800cb4c:	b103      	cbz	r3, 800cb50 <_kill_r+0x1c>
 800cb4e:	6023      	str	r3, [r4, #0]
 800cb50:	bd38      	pop	{r3, r4, r5, pc}
 800cb52:	bf00      	nop
 800cb54:	20000c2c 	.word	0x20000c2c

0800cb58 <_getpid_r>:
 800cb58:	f7f6 be88 	b.w	800386c <_getpid>

0800cb5c <_sbrk_r>:
 800cb5c:	b538      	push	{r3, r4, r5, lr}
 800cb5e:	4d06      	ldr	r5, [pc, #24]	; (800cb78 <_sbrk_r+0x1c>)
 800cb60:	2300      	movs	r3, #0
 800cb62:	4604      	mov	r4, r0
 800cb64:	4608      	mov	r0, r1
 800cb66:	602b      	str	r3, [r5, #0]
 800cb68:	f7f6 ff10 	bl	800398c <_sbrk>
 800cb6c:	1c43      	adds	r3, r0, #1
 800cb6e:	d102      	bne.n	800cb76 <_sbrk_r+0x1a>
 800cb70:	682b      	ldr	r3, [r5, #0]
 800cb72:	b103      	cbz	r3, 800cb76 <_sbrk_r+0x1a>
 800cb74:	6023      	str	r3, [r4, #0]
 800cb76:	bd38      	pop	{r3, r4, r5, pc}
 800cb78:	20000c2c 	.word	0x20000c2c
 800cb7c:	00000000 	.word	0x00000000

0800cb80 <nan>:
 800cb80:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800cb88 <nan+0x8>
 800cb84:	4770      	bx	lr
 800cb86:	bf00      	nop
 800cb88:	00000000 	.word	0x00000000
 800cb8c:	7ff80000 	.word	0x7ff80000

0800cb90 <_calloc_r>:
 800cb90:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800cb92:	fba1 2402 	umull	r2, r4, r1, r2
 800cb96:	b94c      	cbnz	r4, 800cbac <_calloc_r+0x1c>
 800cb98:	4611      	mov	r1, r2
 800cb9a:	9201      	str	r2, [sp, #4]
 800cb9c:	f7fd ffbe 	bl	800ab1c <_malloc_r>
 800cba0:	9a01      	ldr	r2, [sp, #4]
 800cba2:	4605      	mov	r5, r0
 800cba4:	b930      	cbnz	r0, 800cbb4 <_calloc_r+0x24>
 800cba6:	4628      	mov	r0, r5
 800cba8:	b003      	add	sp, #12
 800cbaa:	bd30      	pop	{r4, r5, pc}
 800cbac:	220c      	movs	r2, #12
 800cbae:	6002      	str	r2, [r0, #0]
 800cbb0:	2500      	movs	r5, #0
 800cbb2:	e7f8      	b.n	800cba6 <_calloc_r+0x16>
 800cbb4:	4621      	mov	r1, r4
 800cbb6:	f7fd f826 	bl	8009c06 <memset>
 800cbba:	e7f4      	b.n	800cba6 <_calloc_r+0x16>

0800cbbc <rshift>:
 800cbbc:	6903      	ldr	r3, [r0, #16]
 800cbbe:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800cbc2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800cbc6:	ea4f 1261 	mov.w	r2, r1, asr #5
 800cbca:	f100 0414 	add.w	r4, r0, #20
 800cbce:	dd45      	ble.n	800cc5c <rshift+0xa0>
 800cbd0:	f011 011f 	ands.w	r1, r1, #31
 800cbd4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800cbd8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800cbdc:	d10c      	bne.n	800cbf8 <rshift+0x3c>
 800cbde:	f100 0710 	add.w	r7, r0, #16
 800cbe2:	4629      	mov	r1, r5
 800cbe4:	42b1      	cmp	r1, r6
 800cbe6:	d334      	bcc.n	800cc52 <rshift+0x96>
 800cbe8:	1a9b      	subs	r3, r3, r2
 800cbea:	009b      	lsls	r3, r3, #2
 800cbec:	1eea      	subs	r2, r5, #3
 800cbee:	4296      	cmp	r6, r2
 800cbf0:	bf38      	it	cc
 800cbf2:	2300      	movcc	r3, #0
 800cbf4:	4423      	add	r3, r4
 800cbf6:	e015      	b.n	800cc24 <rshift+0x68>
 800cbf8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800cbfc:	f1c1 0820 	rsb	r8, r1, #32
 800cc00:	40cf      	lsrs	r7, r1
 800cc02:	f105 0e04 	add.w	lr, r5, #4
 800cc06:	46a1      	mov	r9, r4
 800cc08:	4576      	cmp	r6, lr
 800cc0a:	46f4      	mov	ip, lr
 800cc0c:	d815      	bhi.n	800cc3a <rshift+0x7e>
 800cc0e:	1a9a      	subs	r2, r3, r2
 800cc10:	0092      	lsls	r2, r2, #2
 800cc12:	3a04      	subs	r2, #4
 800cc14:	3501      	adds	r5, #1
 800cc16:	42ae      	cmp	r6, r5
 800cc18:	bf38      	it	cc
 800cc1a:	2200      	movcc	r2, #0
 800cc1c:	18a3      	adds	r3, r4, r2
 800cc1e:	50a7      	str	r7, [r4, r2]
 800cc20:	b107      	cbz	r7, 800cc24 <rshift+0x68>
 800cc22:	3304      	adds	r3, #4
 800cc24:	1b1a      	subs	r2, r3, r4
 800cc26:	42a3      	cmp	r3, r4
 800cc28:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800cc2c:	bf08      	it	eq
 800cc2e:	2300      	moveq	r3, #0
 800cc30:	6102      	str	r2, [r0, #16]
 800cc32:	bf08      	it	eq
 800cc34:	6143      	streq	r3, [r0, #20]
 800cc36:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cc3a:	f8dc c000 	ldr.w	ip, [ip]
 800cc3e:	fa0c fc08 	lsl.w	ip, ip, r8
 800cc42:	ea4c 0707 	orr.w	r7, ip, r7
 800cc46:	f849 7b04 	str.w	r7, [r9], #4
 800cc4a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800cc4e:	40cf      	lsrs	r7, r1
 800cc50:	e7da      	b.n	800cc08 <rshift+0x4c>
 800cc52:	f851 cb04 	ldr.w	ip, [r1], #4
 800cc56:	f847 cf04 	str.w	ip, [r7, #4]!
 800cc5a:	e7c3      	b.n	800cbe4 <rshift+0x28>
 800cc5c:	4623      	mov	r3, r4
 800cc5e:	e7e1      	b.n	800cc24 <rshift+0x68>

0800cc60 <__hexdig_fun>:
 800cc60:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800cc64:	2b09      	cmp	r3, #9
 800cc66:	d802      	bhi.n	800cc6e <__hexdig_fun+0xe>
 800cc68:	3820      	subs	r0, #32
 800cc6a:	b2c0      	uxtb	r0, r0
 800cc6c:	4770      	bx	lr
 800cc6e:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800cc72:	2b05      	cmp	r3, #5
 800cc74:	d801      	bhi.n	800cc7a <__hexdig_fun+0x1a>
 800cc76:	3847      	subs	r0, #71	; 0x47
 800cc78:	e7f7      	b.n	800cc6a <__hexdig_fun+0xa>
 800cc7a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800cc7e:	2b05      	cmp	r3, #5
 800cc80:	d801      	bhi.n	800cc86 <__hexdig_fun+0x26>
 800cc82:	3827      	subs	r0, #39	; 0x27
 800cc84:	e7f1      	b.n	800cc6a <__hexdig_fun+0xa>
 800cc86:	2000      	movs	r0, #0
 800cc88:	4770      	bx	lr
	...

0800cc8c <__gethex>:
 800cc8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc90:	4617      	mov	r7, r2
 800cc92:	680a      	ldr	r2, [r1, #0]
 800cc94:	b085      	sub	sp, #20
 800cc96:	f102 0b02 	add.w	fp, r2, #2
 800cc9a:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800cc9e:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800cca2:	4681      	mov	r9, r0
 800cca4:	468a      	mov	sl, r1
 800cca6:	9302      	str	r3, [sp, #8]
 800cca8:	32fe      	adds	r2, #254	; 0xfe
 800ccaa:	eb02 030b 	add.w	r3, r2, fp
 800ccae:	46d8      	mov	r8, fp
 800ccb0:	f81b 0b01 	ldrb.w	r0, [fp], #1
 800ccb4:	9301      	str	r3, [sp, #4]
 800ccb6:	2830      	cmp	r0, #48	; 0x30
 800ccb8:	d0f7      	beq.n	800ccaa <__gethex+0x1e>
 800ccba:	f7ff ffd1 	bl	800cc60 <__hexdig_fun>
 800ccbe:	4604      	mov	r4, r0
 800ccc0:	2800      	cmp	r0, #0
 800ccc2:	d138      	bne.n	800cd36 <__gethex+0xaa>
 800ccc4:	49a7      	ldr	r1, [pc, #668]	; (800cf64 <__gethex+0x2d8>)
 800ccc6:	2201      	movs	r2, #1
 800ccc8:	4640      	mov	r0, r8
 800ccca:	f7ff fef1 	bl	800cab0 <strncmp>
 800ccce:	4606      	mov	r6, r0
 800ccd0:	2800      	cmp	r0, #0
 800ccd2:	d169      	bne.n	800cda8 <__gethex+0x11c>
 800ccd4:	f898 0001 	ldrb.w	r0, [r8, #1]
 800ccd8:	465d      	mov	r5, fp
 800ccda:	f7ff ffc1 	bl	800cc60 <__hexdig_fun>
 800ccde:	2800      	cmp	r0, #0
 800cce0:	d064      	beq.n	800cdac <__gethex+0x120>
 800cce2:	465a      	mov	r2, fp
 800cce4:	7810      	ldrb	r0, [r2, #0]
 800cce6:	2830      	cmp	r0, #48	; 0x30
 800cce8:	4690      	mov	r8, r2
 800ccea:	f102 0201 	add.w	r2, r2, #1
 800ccee:	d0f9      	beq.n	800cce4 <__gethex+0x58>
 800ccf0:	f7ff ffb6 	bl	800cc60 <__hexdig_fun>
 800ccf4:	2301      	movs	r3, #1
 800ccf6:	fab0 f480 	clz	r4, r0
 800ccfa:	0964      	lsrs	r4, r4, #5
 800ccfc:	465e      	mov	r6, fp
 800ccfe:	9301      	str	r3, [sp, #4]
 800cd00:	4642      	mov	r2, r8
 800cd02:	4615      	mov	r5, r2
 800cd04:	3201      	adds	r2, #1
 800cd06:	7828      	ldrb	r0, [r5, #0]
 800cd08:	f7ff ffaa 	bl	800cc60 <__hexdig_fun>
 800cd0c:	2800      	cmp	r0, #0
 800cd0e:	d1f8      	bne.n	800cd02 <__gethex+0x76>
 800cd10:	4994      	ldr	r1, [pc, #592]	; (800cf64 <__gethex+0x2d8>)
 800cd12:	2201      	movs	r2, #1
 800cd14:	4628      	mov	r0, r5
 800cd16:	f7ff fecb 	bl	800cab0 <strncmp>
 800cd1a:	b978      	cbnz	r0, 800cd3c <__gethex+0xb0>
 800cd1c:	b946      	cbnz	r6, 800cd30 <__gethex+0xa4>
 800cd1e:	1c6e      	adds	r6, r5, #1
 800cd20:	4632      	mov	r2, r6
 800cd22:	4615      	mov	r5, r2
 800cd24:	3201      	adds	r2, #1
 800cd26:	7828      	ldrb	r0, [r5, #0]
 800cd28:	f7ff ff9a 	bl	800cc60 <__hexdig_fun>
 800cd2c:	2800      	cmp	r0, #0
 800cd2e:	d1f8      	bne.n	800cd22 <__gethex+0x96>
 800cd30:	1b73      	subs	r3, r6, r5
 800cd32:	009e      	lsls	r6, r3, #2
 800cd34:	e004      	b.n	800cd40 <__gethex+0xb4>
 800cd36:	2400      	movs	r4, #0
 800cd38:	4626      	mov	r6, r4
 800cd3a:	e7e1      	b.n	800cd00 <__gethex+0x74>
 800cd3c:	2e00      	cmp	r6, #0
 800cd3e:	d1f7      	bne.n	800cd30 <__gethex+0xa4>
 800cd40:	782b      	ldrb	r3, [r5, #0]
 800cd42:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800cd46:	2b50      	cmp	r3, #80	; 0x50
 800cd48:	d13d      	bne.n	800cdc6 <__gethex+0x13a>
 800cd4a:	786b      	ldrb	r3, [r5, #1]
 800cd4c:	2b2b      	cmp	r3, #43	; 0x2b
 800cd4e:	d02f      	beq.n	800cdb0 <__gethex+0x124>
 800cd50:	2b2d      	cmp	r3, #45	; 0x2d
 800cd52:	d031      	beq.n	800cdb8 <__gethex+0x12c>
 800cd54:	1c69      	adds	r1, r5, #1
 800cd56:	f04f 0b00 	mov.w	fp, #0
 800cd5a:	7808      	ldrb	r0, [r1, #0]
 800cd5c:	f7ff ff80 	bl	800cc60 <__hexdig_fun>
 800cd60:	1e42      	subs	r2, r0, #1
 800cd62:	b2d2      	uxtb	r2, r2
 800cd64:	2a18      	cmp	r2, #24
 800cd66:	d82e      	bhi.n	800cdc6 <__gethex+0x13a>
 800cd68:	f1a0 0210 	sub.w	r2, r0, #16
 800cd6c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800cd70:	f7ff ff76 	bl	800cc60 <__hexdig_fun>
 800cd74:	f100 3cff 	add.w	ip, r0, #4294967295
 800cd78:	fa5f fc8c 	uxtb.w	ip, ip
 800cd7c:	f1bc 0f18 	cmp.w	ip, #24
 800cd80:	d91d      	bls.n	800cdbe <__gethex+0x132>
 800cd82:	f1bb 0f00 	cmp.w	fp, #0
 800cd86:	d000      	beq.n	800cd8a <__gethex+0xfe>
 800cd88:	4252      	negs	r2, r2
 800cd8a:	4416      	add	r6, r2
 800cd8c:	f8ca 1000 	str.w	r1, [sl]
 800cd90:	b1dc      	cbz	r4, 800cdca <__gethex+0x13e>
 800cd92:	9b01      	ldr	r3, [sp, #4]
 800cd94:	2b00      	cmp	r3, #0
 800cd96:	bf14      	ite	ne
 800cd98:	f04f 0800 	movne.w	r8, #0
 800cd9c:	f04f 0806 	moveq.w	r8, #6
 800cda0:	4640      	mov	r0, r8
 800cda2:	b005      	add	sp, #20
 800cda4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cda8:	4645      	mov	r5, r8
 800cdaa:	4626      	mov	r6, r4
 800cdac:	2401      	movs	r4, #1
 800cdae:	e7c7      	b.n	800cd40 <__gethex+0xb4>
 800cdb0:	f04f 0b00 	mov.w	fp, #0
 800cdb4:	1ca9      	adds	r1, r5, #2
 800cdb6:	e7d0      	b.n	800cd5a <__gethex+0xce>
 800cdb8:	f04f 0b01 	mov.w	fp, #1
 800cdbc:	e7fa      	b.n	800cdb4 <__gethex+0x128>
 800cdbe:	230a      	movs	r3, #10
 800cdc0:	fb03 0002 	mla	r0, r3, r2, r0
 800cdc4:	e7d0      	b.n	800cd68 <__gethex+0xdc>
 800cdc6:	4629      	mov	r1, r5
 800cdc8:	e7e0      	b.n	800cd8c <__gethex+0x100>
 800cdca:	eba5 0308 	sub.w	r3, r5, r8
 800cdce:	3b01      	subs	r3, #1
 800cdd0:	4621      	mov	r1, r4
 800cdd2:	2b07      	cmp	r3, #7
 800cdd4:	dc0a      	bgt.n	800cdec <__gethex+0x160>
 800cdd6:	4648      	mov	r0, r9
 800cdd8:	f7fd ff2c 	bl	800ac34 <_Balloc>
 800cddc:	4604      	mov	r4, r0
 800cdde:	b940      	cbnz	r0, 800cdf2 <__gethex+0x166>
 800cde0:	4b61      	ldr	r3, [pc, #388]	; (800cf68 <__gethex+0x2dc>)
 800cde2:	4602      	mov	r2, r0
 800cde4:	21e4      	movs	r1, #228	; 0xe4
 800cde6:	4861      	ldr	r0, [pc, #388]	; (800cf6c <__gethex+0x2e0>)
 800cde8:	f7fb ff42 	bl	8008c70 <__assert_func>
 800cdec:	3101      	adds	r1, #1
 800cdee:	105b      	asrs	r3, r3, #1
 800cdf0:	e7ef      	b.n	800cdd2 <__gethex+0x146>
 800cdf2:	f100 0a14 	add.w	sl, r0, #20
 800cdf6:	2300      	movs	r3, #0
 800cdf8:	495a      	ldr	r1, [pc, #360]	; (800cf64 <__gethex+0x2d8>)
 800cdfa:	f8cd a004 	str.w	sl, [sp, #4]
 800cdfe:	469b      	mov	fp, r3
 800ce00:	45a8      	cmp	r8, r5
 800ce02:	d342      	bcc.n	800ce8a <__gethex+0x1fe>
 800ce04:	9801      	ldr	r0, [sp, #4]
 800ce06:	f840 bb04 	str.w	fp, [r0], #4
 800ce0a:	eba0 000a 	sub.w	r0, r0, sl
 800ce0e:	1080      	asrs	r0, r0, #2
 800ce10:	6120      	str	r0, [r4, #16]
 800ce12:	ea4f 1840 	mov.w	r8, r0, lsl #5
 800ce16:	4658      	mov	r0, fp
 800ce18:	f7fd fffe 	bl	800ae18 <__hi0bits>
 800ce1c:	683d      	ldr	r5, [r7, #0]
 800ce1e:	eba8 0000 	sub.w	r0, r8, r0
 800ce22:	42a8      	cmp	r0, r5
 800ce24:	dd59      	ble.n	800ceda <__gethex+0x24e>
 800ce26:	eba0 0805 	sub.w	r8, r0, r5
 800ce2a:	4641      	mov	r1, r8
 800ce2c:	4620      	mov	r0, r4
 800ce2e:	f7fe fb8d 	bl	800b54c <__any_on>
 800ce32:	4683      	mov	fp, r0
 800ce34:	b1b8      	cbz	r0, 800ce66 <__gethex+0x1da>
 800ce36:	f108 33ff 	add.w	r3, r8, #4294967295
 800ce3a:	1159      	asrs	r1, r3, #5
 800ce3c:	f003 021f 	and.w	r2, r3, #31
 800ce40:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800ce44:	f04f 0b01 	mov.w	fp, #1
 800ce48:	fa0b f202 	lsl.w	r2, fp, r2
 800ce4c:	420a      	tst	r2, r1
 800ce4e:	d00a      	beq.n	800ce66 <__gethex+0x1da>
 800ce50:	455b      	cmp	r3, fp
 800ce52:	dd06      	ble.n	800ce62 <__gethex+0x1d6>
 800ce54:	f1a8 0102 	sub.w	r1, r8, #2
 800ce58:	4620      	mov	r0, r4
 800ce5a:	f7fe fb77 	bl	800b54c <__any_on>
 800ce5e:	2800      	cmp	r0, #0
 800ce60:	d138      	bne.n	800ced4 <__gethex+0x248>
 800ce62:	f04f 0b02 	mov.w	fp, #2
 800ce66:	4641      	mov	r1, r8
 800ce68:	4620      	mov	r0, r4
 800ce6a:	f7ff fea7 	bl	800cbbc <rshift>
 800ce6e:	4446      	add	r6, r8
 800ce70:	68bb      	ldr	r3, [r7, #8]
 800ce72:	42b3      	cmp	r3, r6
 800ce74:	da41      	bge.n	800cefa <__gethex+0x26e>
 800ce76:	4621      	mov	r1, r4
 800ce78:	4648      	mov	r0, r9
 800ce7a:	f7fd ff1b 	bl	800acb4 <_Bfree>
 800ce7e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ce80:	2300      	movs	r3, #0
 800ce82:	6013      	str	r3, [r2, #0]
 800ce84:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 800ce88:	e78a      	b.n	800cda0 <__gethex+0x114>
 800ce8a:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 800ce8e:	2a2e      	cmp	r2, #46	; 0x2e
 800ce90:	d014      	beq.n	800cebc <__gethex+0x230>
 800ce92:	2b20      	cmp	r3, #32
 800ce94:	d106      	bne.n	800cea4 <__gethex+0x218>
 800ce96:	9b01      	ldr	r3, [sp, #4]
 800ce98:	f843 bb04 	str.w	fp, [r3], #4
 800ce9c:	f04f 0b00 	mov.w	fp, #0
 800cea0:	9301      	str	r3, [sp, #4]
 800cea2:	465b      	mov	r3, fp
 800cea4:	7828      	ldrb	r0, [r5, #0]
 800cea6:	9303      	str	r3, [sp, #12]
 800cea8:	f7ff feda 	bl	800cc60 <__hexdig_fun>
 800ceac:	9b03      	ldr	r3, [sp, #12]
 800ceae:	f000 000f 	and.w	r0, r0, #15
 800ceb2:	4098      	lsls	r0, r3
 800ceb4:	ea4b 0b00 	orr.w	fp, fp, r0
 800ceb8:	3304      	adds	r3, #4
 800ceba:	e7a1      	b.n	800ce00 <__gethex+0x174>
 800cebc:	45a8      	cmp	r8, r5
 800cebe:	d8e8      	bhi.n	800ce92 <__gethex+0x206>
 800cec0:	2201      	movs	r2, #1
 800cec2:	4628      	mov	r0, r5
 800cec4:	9303      	str	r3, [sp, #12]
 800cec6:	f7ff fdf3 	bl	800cab0 <strncmp>
 800ceca:	4926      	ldr	r1, [pc, #152]	; (800cf64 <__gethex+0x2d8>)
 800cecc:	9b03      	ldr	r3, [sp, #12]
 800cece:	2800      	cmp	r0, #0
 800ced0:	d1df      	bne.n	800ce92 <__gethex+0x206>
 800ced2:	e795      	b.n	800ce00 <__gethex+0x174>
 800ced4:	f04f 0b03 	mov.w	fp, #3
 800ced8:	e7c5      	b.n	800ce66 <__gethex+0x1da>
 800ceda:	da0b      	bge.n	800cef4 <__gethex+0x268>
 800cedc:	eba5 0800 	sub.w	r8, r5, r0
 800cee0:	4621      	mov	r1, r4
 800cee2:	4642      	mov	r2, r8
 800cee4:	4648      	mov	r0, r9
 800cee6:	f7fe f8ff 	bl	800b0e8 <__lshift>
 800ceea:	eba6 0608 	sub.w	r6, r6, r8
 800ceee:	4604      	mov	r4, r0
 800cef0:	f100 0a14 	add.w	sl, r0, #20
 800cef4:	f04f 0b00 	mov.w	fp, #0
 800cef8:	e7ba      	b.n	800ce70 <__gethex+0x1e4>
 800cefa:	687b      	ldr	r3, [r7, #4]
 800cefc:	42b3      	cmp	r3, r6
 800cefe:	dd73      	ble.n	800cfe8 <__gethex+0x35c>
 800cf00:	1b9e      	subs	r6, r3, r6
 800cf02:	42b5      	cmp	r5, r6
 800cf04:	dc34      	bgt.n	800cf70 <__gethex+0x2e4>
 800cf06:	68fb      	ldr	r3, [r7, #12]
 800cf08:	2b02      	cmp	r3, #2
 800cf0a:	d023      	beq.n	800cf54 <__gethex+0x2c8>
 800cf0c:	2b03      	cmp	r3, #3
 800cf0e:	d025      	beq.n	800cf5c <__gethex+0x2d0>
 800cf10:	2b01      	cmp	r3, #1
 800cf12:	d115      	bne.n	800cf40 <__gethex+0x2b4>
 800cf14:	42b5      	cmp	r5, r6
 800cf16:	d113      	bne.n	800cf40 <__gethex+0x2b4>
 800cf18:	2d01      	cmp	r5, #1
 800cf1a:	d10b      	bne.n	800cf34 <__gethex+0x2a8>
 800cf1c:	9a02      	ldr	r2, [sp, #8]
 800cf1e:	687b      	ldr	r3, [r7, #4]
 800cf20:	6013      	str	r3, [r2, #0]
 800cf22:	2301      	movs	r3, #1
 800cf24:	6123      	str	r3, [r4, #16]
 800cf26:	f8ca 3000 	str.w	r3, [sl]
 800cf2a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cf2c:	f04f 0862 	mov.w	r8, #98	; 0x62
 800cf30:	601c      	str	r4, [r3, #0]
 800cf32:	e735      	b.n	800cda0 <__gethex+0x114>
 800cf34:	1e69      	subs	r1, r5, #1
 800cf36:	4620      	mov	r0, r4
 800cf38:	f7fe fb08 	bl	800b54c <__any_on>
 800cf3c:	2800      	cmp	r0, #0
 800cf3e:	d1ed      	bne.n	800cf1c <__gethex+0x290>
 800cf40:	4621      	mov	r1, r4
 800cf42:	4648      	mov	r0, r9
 800cf44:	f7fd feb6 	bl	800acb4 <_Bfree>
 800cf48:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800cf4a:	2300      	movs	r3, #0
 800cf4c:	6013      	str	r3, [r2, #0]
 800cf4e:	f04f 0850 	mov.w	r8, #80	; 0x50
 800cf52:	e725      	b.n	800cda0 <__gethex+0x114>
 800cf54:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800cf56:	2b00      	cmp	r3, #0
 800cf58:	d1f2      	bne.n	800cf40 <__gethex+0x2b4>
 800cf5a:	e7df      	b.n	800cf1c <__gethex+0x290>
 800cf5c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800cf5e:	2b00      	cmp	r3, #0
 800cf60:	d1dc      	bne.n	800cf1c <__gethex+0x290>
 800cf62:	e7ed      	b.n	800cf40 <__gethex+0x2b4>
 800cf64:	0800de2c 	.word	0x0800de2c
 800cf68:	0800dcc5 	.word	0x0800dcc5
 800cf6c:	0800df9a 	.word	0x0800df9a
 800cf70:	f106 38ff 	add.w	r8, r6, #4294967295
 800cf74:	f1bb 0f00 	cmp.w	fp, #0
 800cf78:	d133      	bne.n	800cfe2 <__gethex+0x356>
 800cf7a:	f1b8 0f00 	cmp.w	r8, #0
 800cf7e:	d004      	beq.n	800cf8a <__gethex+0x2fe>
 800cf80:	4641      	mov	r1, r8
 800cf82:	4620      	mov	r0, r4
 800cf84:	f7fe fae2 	bl	800b54c <__any_on>
 800cf88:	4683      	mov	fp, r0
 800cf8a:	ea4f 1268 	mov.w	r2, r8, asr #5
 800cf8e:	2301      	movs	r3, #1
 800cf90:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800cf94:	f008 081f 	and.w	r8, r8, #31
 800cf98:	fa03 f308 	lsl.w	r3, r3, r8
 800cf9c:	4213      	tst	r3, r2
 800cf9e:	4631      	mov	r1, r6
 800cfa0:	4620      	mov	r0, r4
 800cfa2:	bf18      	it	ne
 800cfa4:	f04b 0b02 	orrne.w	fp, fp, #2
 800cfa8:	1bad      	subs	r5, r5, r6
 800cfaa:	f7ff fe07 	bl	800cbbc <rshift>
 800cfae:	687e      	ldr	r6, [r7, #4]
 800cfb0:	f04f 0802 	mov.w	r8, #2
 800cfb4:	f1bb 0f00 	cmp.w	fp, #0
 800cfb8:	d04a      	beq.n	800d050 <__gethex+0x3c4>
 800cfba:	68fb      	ldr	r3, [r7, #12]
 800cfbc:	2b02      	cmp	r3, #2
 800cfbe:	d016      	beq.n	800cfee <__gethex+0x362>
 800cfc0:	2b03      	cmp	r3, #3
 800cfc2:	d018      	beq.n	800cff6 <__gethex+0x36a>
 800cfc4:	2b01      	cmp	r3, #1
 800cfc6:	d109      	bne.n	800cfdc <__gethex+0x350>
 800cfc8:	f01b 0f02 	tst.w	fp, #2
 800cfcc:	d006      	beq.n	800cfdc <__gethex+0x350>
 800cfce:	f8da 3000 	ldr.w	r3, [sl]
 800cfd2:	ea4b 0b03 	orr.w	fp, fp, r3
 800cfd6:	f01b 0f01 	tst.w	fp, #1
 800cfda:	d10f      	bne.n	800cffc <__gethex+0x370>
 800cfdc:	f048 0810 	orr.w	r8, r8, #16
 800cfe0:	e036      	b.n	800d050 <__gethex+0x3c4>
 800cfe2:	f04f 0b01 	mov.w	fp, #1
 800cfe6:	e7d0      	b.n	800cf8a <__gethex+0x2fe>
 800cfe8:	f04f 0801 	mov.w	r8, #1
 800cfec:	e7e2      	b.n	800cfb4 <__gethex+0x328>
 800cfee:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800cff0:	f1c3 0301 	rsb	r3, r3, #1
 800cff4:	930f      	str	r3, [sp, #60]	; 0x3c
 800cff6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800cff8:	2b00      	cmp	r3, #0
 800cffa:	d0ef      	beq.n	800cfdc <__gethex+0x350>
 800cffc:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800d000:	f104 0214 	add.w	r2, r4, #20
 800d004:	ea4f 038b 	mov.w	r3, fp, lsl #2
 800d008:	9301      	str	r3, [sp, #4]
 800d00a:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 800d00e:	2300      	movs	r3, #0
 800d010:	4694      	mov	ip, r2
 800d012:	f852 1b04 	ldr.w	r1, [r2], #4
 800d016:	f1b1 3fff 	cmp.w	r1, #4294967295
 800d01a:	d01e      	beq.n	800d05a <__gethex+0x3ce>
 800d01c:	3101      	adds	r1, #1
 800d01e:	f8cc 1000 	str.w	r1, [ip]
 800d022:	f1b8 0f02 	cmp.w	r8, #2
 800d026:	f104 0214 	add.w	r2, r4, #20
 800d02a:	d13d      	bne.n	800d0a8 <__gethex+0x41c>
 800d02c:	683b      	ldr	r3, [r7, #0]
 800d02e:	3b01      	subs	r3, #1
 800d030:	42ab      	cmp	r3, r5
 800d032:	d10b      	bne.n	800d04c <__gethex+0x3c0>
 800d034:	1169      	asrs	r1, r5, #5
 800d036:	2301      	movs	r3, #1
 800d038:	f005 051f 	and.w	r5, r5, #31
 800d03c:	fa03 f505 	lsl.w	r5, r3, r5
 800d040:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d044:	421d      	tst	r5, r3
 800d046:	bf18      	it	ne
 800d048:	f04f 0801 	movne.w	r8, #1
 800d04c:	f048 0820 	orr.w	r8, r8, #32
 800d050:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d052:	601c      	str	r4, [r3, #0]
 800d054:	9b02      	ldr	r3, [sp, #8]
 800d056:	601e      	str	r6, [r3, #0]
 800d058:	e6a2      	b.n	800cda0 <__gethex+0x114>
 800d05a:	4290      	cmp	r0, r2
 800d05c:	f842 3c04 	str.w	r3, [r2, #-4]
 800d060:	d8d6      	bhi.n	800d010 <__gethex+0x384>
 800d062:	68a2      	ldr	r2, [r4, #8]
 800d064:	4593      	cmp	fp, r2
 800d066:	db17      	blt.n	800d098 <__gethex+0x40c>
 800d068:	6861      	ldr	r1, [r4, #4]
 800d06a:	4648      	mov	r0, r9
 800d06c:	3101      	adds	r1, #1
 800d06e:	f7fd fde1 	bl	800ac34 <_Balloc>
 800d072:	4682      	mov	sl, r0
 800d074:	b918      	cbnz	r0, 800d07e <__gethex+0x3f2>
 800d076:	4b1b      	ldr	r3, [pc, #108]	; (800d0e4 <__gethex+0x458>)
 800d078:	4602      	mov	r2, r0
 800d07a:	2184      	movs	r1, #132	; 0x84
 800d07c:	e6b3      	b.n	800cde6 <__gethex+0x15a>
 800d07e:	6922      	ldr	r2, [r4, #16]
 800d080:	3202      	adds	r2, #2
 800d082:	f104 010c 	add.w	r1, r4, #12
 800d086:	0092      	lsls	r2, r2, #2
 800d088:	300c      	adds	r0, #12
 800d08a:	f7fc fe3c 	bl	8009d06 <memcpy>
 800d08e:	4621      	mov	r1, r4
 800d090:	4648      	mov	r0, r9
 800d092:	f7fd fe0f 	bl	800acb4 <_Bfree>
 800d096:	4654      	mov	r4, sl
 800d098:	6922      	ldr	r2, [r4, #16]
 800d09a:	1c51      	adds	r1, r2, #1
 800d09c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800d0a0:	6121      	str	r1, [r4, #16]
 800d0a2:	2101      	movs	r1, #1
 800d0a4:	6151      	str	r1, [r2, #20]
 800d0a6:	e7bc      	b.n	800d022 <__gethex+0x396>
 800d0a8:	6921      	ldr	r1, [r4, #16]
 800d0aa:	4559      	cmp	r1, fp
 800d0ac:	dd0b      	ble.n	800d0c6 <__gethex+0x43a>
 800d0ae:	2101      	movs	r1, #1
 800d0b0:	4620      	mov	r0, r4
 800d0b2:	f7ff fd83 	bl	800cbbc <rshift>
 800d0b6:	68bb      	ldr	r3, [r7, #8]
 800d0b8:	3601      	adds	r6, #1
 800d0ba:	42b3      	cmp	r3, r6
 800d0bc:	f6ff aedb 	blt.w	800ce76 <__gethex+0x1ea>
 800d0c0:	f04f 0801 	mov.w	r8, #1
 800d0c4:	e7c2      	b.n	800d04c <__gethex+0x3c0>
 800d0c6:	f015 051f 	ands.w	r5, r5, #31
 800d0ca:	d0f9      	beq.n	800d0c0 <__gethex+0x434>
 800d0cc:	9b01      	ldr	r3, [sp, #4]
 800d0ce:	441a      	add	r2, r3
 800d0d0:	f1c5 0520 	rsb	r5, r5, #32
 800d0d4:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800d0d8:	f7fd fe9e 	bl	800ae18 <__hi0bits>
 800d0dc:	42a8      	cmp	r0, r5
 800d0de:	dbe6      	blt.n	800d0ae <__gethex+0x422>
 800d0e0:	e7ee      	b.n	800d0c0 <__gethex+0x434>
 800d0e2:	bf00      	nop
 800d0e4:	0800dcc5 	.word	0x0800dcc5

0800d0e8 <L_shift>:
 800d0e8:	f1c2 0208 	rsb	r2, r2, #8
 800d0ec:	0092      	lsls	r2, r2, #2
 800d0ee:	b570      	push	{r4, r5, r6, lr}
 800d0f0:	f1c2 0620 	rsb	r6, r2, #32
 800d0f4:	6843      	ldr	r3, [r0, #4]
 800d0f6:	6804      	ldr	r4, [r0, #0]
 800d0f8:	fa03 f506 	lsl.w	r5, r3, r6
 800d0fc:	432c      	orrs	r4, r5
 800d0fe:	40d3      	lsrs	r3, r2
 800d100:	6004      	str	r4, [r0, #0]
 800d102:	f840 3f04 	str.w	r3, [r0, #4]!
 800d106:	4288      	cmp	r0, r1
 800d108:	d3f4      	bcc.n	800d0f4 <L_shift+0xc>
 800d10a:	bd70      	pop	{r4, r5, r6, pc}

0800d10c <__match>:
 800d10c:	b530      	push	{r4, r5, lr}
 800d10e:	6803      	ldr	r3, [r0, #0]
 800d110:	3301      	adds	r3, #1
 800d112:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d116:	b914      	cbnz	r4, 800d11e <__match+0x12>
 800d118:	6003      	str	r3, [r0, #0]
 800d11a:	2001      	movs	r0, #1
 800d11c:	bd30      	pop	{r4, r5, pc}
 800d11e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d122:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800d126:	2d19      	cmp	r5, #25
 800d128:	bf98      	it	ls
 800d12a:	3220      	addls	r2, #32
 800d12c:	42a2      	cmp	r2, r4
 800d12e:	d0f0      	beq.n	800d112 <__match+0x6>
 800d130:	2000      	movs	r0, #0
 800d132:	e7f3      	b.n	800d11c <__match+0x10>

0800d134 <__hexnan>:
 800d134:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d138:	680b      	ldr	r3, [r1, #0]
 800d13a:	6801      	ldr	r1, [r0, #0]
 800d13c:	115e      	asrs	r6, r3, #5
 800d13e:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800d142:	f013 031f 	ands.w	r3, r3, #31
 800d146:	b087      	sub	sp, #28
 800d148:	bf18      	it	ne
 800d14a:	3604      	addne	r6, #4
 800d14c:	2500      	movs	r5, #0
 800d14e:	1f37      	subs	r7, r6, #4
 800d150:	4682      	mov	sl, r0
 800d152:	4690      	mov	r8, r2
 800d154:	9301      	str	r3, [sp, #4]
 800d156:	f846 5c04 	str.w	r5, [r6, #-4]
 800d15a:	46b9      	mov	r9, r7
 800d15c:	463c      	mov	r4, r7
 800d15e:	9502      	str	r5, [sp, #8]
 800d160:	46ab      	mov	fp, r5
 800d162:	784a      	ldrb	r2, [r1, #1]
 800d164:	1c4b      	adds	r3, r1, #1
 800d166:	9303      	str	r3, [sp, #12]
 800d168:	b342      	cbz	r2, 800d1bc <__hexnan+0x88>
 800d16a:	4610      	mov	r0, r2
 800d16c:	9105      	str	r1, [sp, #20]
 800d16e:	9204      	str	r2, [sp, #16]
 800d170:	f7ff fd76 	bl	800cc60 <__hexdig_fun>
 800d174:	2800      	cmp	r0, #0
 800d176:	d14f      	bne.n	800d218 <__hexnan+0xe4>
 800d178:	9a04      	ldr	r2, [sp, #16]
 800d17a:	9905      	ldr	r1, [sp, #20]
 800d17c:	2a20      	cmp	r2, #32
 800d17e:	d818      	bhi.n	800d1b2 <__hexnan+0x7e>
 800d180:	9b02      	ldr	r3, [sp, #8]
 800d182:	459b      	cmp	fp, r3
 800d184:	dd13      	ble.n	800d1ae <__hexnan+0x7a>
 800d186:	454c      	cmp	r4, r9
 800d188:	d206      	bcs.n	800d198 <__hexnan+0x64>
 800d18a:	2d07      	cmp	r5, #7
 800d18c:	dc04      	bgt.n	800d198 <__hexnan+0x64>
 800d18e:	462a      	mov	r2, r5
 800d190:	4649      	mov	r1, r9
 800d192:	4620      	mov	r0, r4
 800d194:	f7ff ffa8 	bl	800d0e8 <L_shift>
 800d198:	4544      	cmp	r4, r8
 800d19a:	d950      	bls.n	800d23e <__hexnan+0x10a>
 800d19c:	2300      	movs	r3, #0
 800d19e:	f1a4 0904 	sub.w	r9, r4, #4
 800d1a2:	f844 3c04 	str.w	r3, [r4, #-4]
 800d1a6:	f8cd b008 	str.w	fp, [sp, #8]
 800d1aa:	464c      	mov	r4, r9
 800d1ac:	461d      	mov	r5, r3
 800d1ae:	9903      	ldr	r1, [sp, #12]
 800d1b0:	e7d7      	b.n	800d162 <__hexnan+0x2e>
 800d1b2:	2a29      	cmp	r2, #41	; 0x29
 800d1b4:	d155      	bne.n	800d262 <__hexnan+0x12e>
 800d1b6:	3102      	adds	r1, #2
 800d1b8:	f8ca 1000 	str.w	r1, [sl]
 800d1bc:	f1bb 0f00 	cmp.w	fp, #0
 800d1c0:	d04f      	beq.n	800d262 <__hexnan+0x12e>
 800d1c2:	454c      	cmp	r4, r9
 800d1c4:	d206      	bcs.n	800d1d4 <__hexnan+0xa0>
 800d1c6:	2d07      	cmp	r5, #7
 800d1c8:	dc04      	bgt.n	800d1d4 <__hexnan+0xa0>
 800d1ca:	462a      	mov	r2, r5
 800d1cc:	4649      	mov	r1, r9
 800d1ce:	4620      	mov	r0, r4
 800d1d0:	f7ff ff8a 	bl	800d0e8 <L_shift>
 800d1d4:	4544      	cmp	r4, r8
 800d1d6:	d934      	bls.n	800d242 <__hexnan+0x10e>
 800d1d8:	f1a8 0204 	sub.w	r2, r8, #4
 800d1dc:	4623      	mov	r3, r4
 800d1de:	f853 1b04 	ldr.w	r1, [r3], #4
 800d1e2:	f842 1f04 	str.w	r1, [r2, #4]!
 800d1e6:	429f      	cmp	r7, r3
 800d1e8:	d2f9      	bcs.n	800d1de <__hexnan+0xaa>
 800d1ea:	1b3b      	subs	r3, r7, r4
 800d1ec:	f023 0303 	bic.w	r3, r3, #3
 800d1f0:	3304      	adds	r3, #4
 800d1f2:	3e03      	subs	r6, #3
 800d1f4:	3401      	adds	r4, #1
 800d1f6:	42a6      	cmp	r6, r4
 800d1f8:	bf38      	it	cc
 800d1fa:	2304      	movcc	r3, #4
 800d1fc:	4443      	add	r3, r8
 800d1fe:	2200      	movs	r2, #0
 800d200:	f843 2b04 	str.w	r2, [r3], #4
 800d204:	429f      	cmp	r7, r3
 800d206:	d2fb      	bcs.n	800d200 <__hexnan+0xcc>
 800d208:	683b      	ldr	r3, [r7, #0]
 800d20a:	b91b      	cbnz	r3, 800d214 <__hexnan+0xe0>
 800d20c:	4547      	cmp	r7, r8
 800d20e:	d126      	bne.n	800d25e <__hexnan+0x12a>
 800d210:	2301      	movs	r3, #1
 800d212:	603b      	str	r3, [r7, #0]
 800d214:	2005      	movs	r0, #5
 800d216:	e025      	b.n	800d264 <__hexnan+0x130>
 800d218:	3501      	adds	r5, #1
 800d21a:	2d08      	cmp	r5, #8
 800d21c:	f10b 0b01 	add.w	fp, fp, #1
 800d220:	dd06      	ble.n	800d230 <__hexnan+0xfc>
 800d222:	4544      	cmp	r4, r8
 800d224:	d9c3      	bls.n	800d1ae <__hexnan+0x7a>
 800d226:	2300      	movs	r3, #0
 800d228:	f844 3c04 	str.w	r3, [r4, #-4]
 800d22c:	2501      	movs	r5, #1
 800d22e:	3c04      	subs	r4, #4
 800d230:	6822      	ldr	r2, [r4, #0]
 800d232:	f000 000f 	and.w	r0, r0, #15
 800d236:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800d23a:	6020      	str	r0, [r4, #0]
 800d23c:	e7b7      	b.n	800d1ae <__hexnan+0x7a>
 800d23e:	2508      	movs	r5, #8
 800d240:	e7b5      	b.n	800d1ae <__hexnan+0x7a>
 800d242:	9b01      	ldr	r3, [sp, #4]
 800d244:	2b00      	cmp	r3, #0
 800d246:	d0df      	beq.n	800d208 <__hexnan+0xd4>
 800d248:	f1c3 0320 	rsb	r3, r3, #32
 800d24c:	f04f 32ff 	mov.w	r2, #4294967295
 800d250:	40da      	lsrs	r2, r3
 800d252:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800d256:	4013      	ands	r3, r2
 800d258:	f846 3c04 	str.w	r3, [r6, #-4]
 800d25c:	e7d4      	b.n	800d208 <__hexnan+0xd4>
 800d25e:	3f04      	subs	r7, #4
 800d260:	e7d2      	b.n	800d208 <__hexnan+0xd4>
 800d262:	2004      	movs	r0, #4
 800d264:	b007      	add	sp, #28
 800d266:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800d26a <__ascii_mbtowc>:
 800d26a:	b082      	sub	sp, #8
 800d26c:	b901      	cbnz	r1, 800d270 <__ascii_mbtowc+0x6>
 800d26e:	a901      	add	r1, sp, #4
 800d270:	b142      	cbz	r2, 800d284 <__ascii_mbtowc+0x1a>
 800d272:	b14b      	cbz	r3, 800d288 <__ascii_mbtowc+0x1e>
 800d274:	7813      	ldrb	r3, [r2, #0]
 800d276:	600b      	str	r3, [r1, #0]
 800d278:	7812      	ldrb	r2, [r2, #0]
 800d27a:	1e10      	subs	r0, r2, #0
 800d27c:	bf18      	it	ne
 800d27e:	2001      	movne	r0, #1
 800d280:	b002      	add	sp, #8
 800d282:	4770      	bx	lr
 800d284:	4610      	mov	r0, r2
 800d286:	e7fb      	b.n	800d280 <__ascii_mbtowc+0x16>
 800d288:	f06f 0001 	mvn.w	r0, #1
 800d28c:	e7f8      	b.n	800d280 <__ascii_mbtowc+0x16>

0800d28e <_realloc_r>:
 800d28e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d292:	4680      	mov	r8, r0
 800d294:	4614      	mov	r4, r2
 800d296:	460e      	mov	r6, r1
 800d298:	b921      	cbnz	r1, 800d2a4 <_realloc_r+0x16>
 800d29a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d29e:	4611      	mov	r1, r2
 800d2a0:	f7fd bc3c 	b.w	800ab1c <_malloc_r>
 800d2a4:	b92a      	cbnz	r2, 800d2b2 <_realloc_r+0x24>
 800d2a6:	f7fd fbc5 	bl	800aa34 <_free_r>
 800d2aa:	4625      	mov	r5, r4
 800d2ac:	4628      	mov	r0, r5
 800d2ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d2b2:	f000 f8ad 	bl	800d410 <_malloc_usable_size_r>
 800d2b6:	4284      	cmp	r4, r0
 800d2b8:	4607      	mov	r7, r0
 800d2ba:	d802      	bhi.n	800d2c2 <_realloc_r+0x34>
 800d2bc:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800d2c0:	d812      	bhi.n	800d2e8 <_realloc_r+0x5a>
 800d2c2:	4621      	mov	r1, r4
 800d2c4:	4640      	mov	r0, r8
 800d2c6:	f7fd fc29 	bl	800ab1c <_malloc_r>
 800d2ca:	4605      	mov	r5, r0
 800d2cc:	2800      	cmp	r0, #0
 800d2ce:	d0ed      	beq.n	800d2ac <_realloc_r+0x1e>
 800d2d0:	42bc      	cmp	r4, r7
 800d2d2:	4622      	mov	r2, r4
 800d2d4:	4631      	mov	r1, r6
 800d2d6:	bf28      	it	cs
 800d2d8:	463a      	movcs	r2, r7
 800d2da:	f7fc fd14 	bl	8009d06 <memcpy>
 800d2de:	4631      	mov	r1, r6
 800d2e0:	4640      	mov	r0, r8
 800d2e2:	f7fd fba7 	bl	800aa34 <_free_r>
 800d2e6:	e7e1      	b.n	800d2ac <_realloc_r+0x1e>
 800d2e8:	4635      	mov	r5, r6
 800d2ea:	e7df      	b.n	800d2ac <_realloc_r+0x1e>

0800d2ec <__ascii_wctomb>:
 800d2ec:	b149      	cbz	r1, 800d302 <__ascii_wctomb+0x16>
 800d2ee:	2aff      	cmp	r2, #255	; 0xff
 800d2f0:	bf85      	ittet	hi
 800d2f2:	238a      	movhi	r3, #138	; 0x8a
 800d2f4:	6003      	strhi	r3, [r0, #0]
 800d2f6:	700a      	strbls	r2, [r1, #0]
 800d2f8:	f04f 30ff 	movhi.w	r0, #4294967295
 800d2fc:	bf98      	it	ls
 800d2fe:	2001      	movls	r0, #1
 800d300:	4770      	bx	lr
 800d302:	4608      	mov	r0, r1
 800d304:	4770      	bx	lr

0800d306 <__swhatbuf_r>:
 800d306:	b570      	push	{r4, r5, r6, lr}
 800d308:	460c      	mov	r4, r1
 800d30a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d30e:	2900      	cmp	r1, #0
 800d310:	b096      	sub	sp, #88	; 0x58
 800d312:	4615      	mov	r5, r2
 800d314:	461e      	mov	r6, r3
 800d316:	da0d      	bge.n	800d334 <__swhatbuf_r+0x2e>
 800d318:	89a3      	ldrh	r3, [r4, #12]
 800d31a:	f013 0f80 	tst.w	r3, #128	; 0x80
 800d31e:	f04f 0100 	mov.w	r1, #0
 800d322:	bf0c      	ite	eq
 800d324:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800d328:	2340      	movne	r3, #64	; 0x40
 800d32a:	2000      	movs	r0, #0
 800d32c:	6031      	str	r1, [r6, #0]
 800d32e:	602b      	str	r3, [r5, #0]
 800d330:	b016      	add	sp, #88	; 0x58
 800d332:	bd70      	pop	{r4, r5, r6, pc}
 800d334:	466a      	mov	r2, sp
 800d336:	f000 f849 	bl	800d3cc <_fstat_r>
 800d33a:	2800      	cmp	r0, #0
 800d33c:	dbec      	blt.n	800d318 <__swhatbuf_r+0x12>
 800d33e:	9901      	ldr	r1, [sp, #4]
 800d340:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800d344:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800d348:	4259      	negs	r1, r3
 800d34a:	4159      	adcs	r1, r3
 800d34c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d350:	e7eb      	b.n	800d32a <__swhatbuf_r+0x24>

0800d352 <__smakebuf_r>:
 800d352:	898b      	ldrh	r3, [r1, #12]
 800d354:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d356:	079d      	lsls	r5, r3, #30
 800d358:	4606      	mov	r6, r0
 800d35a:	460c      	mov	r4, r1
 800d35c:	d507      	bpl.n	800d36e <__smakebuf_r+0x1c>
 800d35e:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800d362:	6023      	str	r3, [r4, #0]
 800d364:	6123      	str	r3, [r4, #16]
 800d366:	2301      	movs	r3, #1
 800d368:	6163      	str	r3, [r4, #20]
 800d36a:	b002      	add	sp, #8
 800d36c:	bd70      	pop	{r4, r5, r6, pc}
 800d36e:	ab01      	add	r3, sp, #4
 800d370:	466a      	mov	r2, sp
 800d372:	f7ff ffc8 	bl	800d306 <__swhatbuf_r>
 800d376:	9900      	ldr	r1, [sp, #0]
 800d378:	4605      	mov	r5, r0
 800d37a:	4630      	mov	r0, r6
 800d37c:	f7fd fbce 	bl	800ab1c <_malloc_r>
 800d380:	b948      	cbnz	r0, 800d396 <__smakebuf_r+0x44>
 800d382:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d386:	059a      	lsls	r2, r3, #22
 800d388:	d4ef      	bmi.n	800d36a <__smakebuf_r+0x18>
 800d38a:	f023 0303 	bic.w	r3, r3, #3
 800d38e:	f043 0302 	orr.w	r3, r3, #2
 800d392:	81a3      	strh	r3, [r4, #12]
 800d394:	e7e3      	b.n	800d35e <__smakebuf_r+0xc>
 800d396:	89a3      	ldrh	r3, [r4, #12]
 800d398:	6020      	str	r0, [r4, #0]
 800d39a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d39e:	81a3      	strh	r3, [r4, #12]
 800d3a0:	9b00      	ldr	r3, [sp, #0]
 800d3a2:	6163      	str	r3, [r4, #20]
 800d3a4:	9b01      	ldr	r3, [sp, #4]
 800d3a6:	6120      	str	r0, [r4, #16]
 800d3a8:	b15b      	cbz	r3, 800d3c2 <__smakebuf_r+0x70>
 800d3aa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d3ae:	4630      	mov	r0, r6
 800d3b0:	f000 f81e 	bl	800d3f0 <_isatty_r>
 800d3b4:	b128      	cbz	r0, 800d3c2 <__smakebuf_r+0x70>
 800d3b6:	89a3      	ldrh	r3, [r4, #12]
 800d3b8:	f023 0303 	bic.w	r3, r3, #3
 800d3bc:	f043 0301 	orr.w	r3, r3, #1
 800d3c0:	81a3      	strh	r3, [r4, #12]
 800d3c2:	89a3      	ldrh	r3, [r4, #12]
 800d3c4:	431d      	orrs	r5, r3
 800d3c6:	81a5      	strh	r5, [r4, #12]
 800d3c8:	e7cf      	b.n	800d36a <__smakebuf_r+0x18>
	...

0800d3cc <_fstat_r>:
 800d3cc:	b538      	push	{r3, r4, r5, lr}
 800d3ce:	4d07      	ldr	r5, [pc, #28]	; (800d3ec <_fstat_r+0x20>)
 800d3d0:	2300      	movs	r3, #0
 800d3d2:	4604      	mov	r4, r0
 800d3d4:	4608      	mov	r0, r1
 800d3d6:	4611      	mov	r1, r2
 800d3d8:	602b      	str	r3, [r5, #0]
 800d3da:	f7f6 faae 	bl	800393a <_fstat>
 800d3de:	1c43      	adds	r3, r0, #1
 800d3e0:	d102      	bne.n	800d3e8 <_fstat_r+0x1c>
 800d3e2:	682b      	ldr	r3, [r5, #0]
 800d3e4:	b103      	cbz	r3, 800d3e8 <_fstat_r+0x1c>
 800d3e6:	6023      	str	r3, [r4, #0]
 800d3e8:	bd38      	pop	{r3, r4, r5, pc}
 800d3ea:	bf00      	nop
 800d3ec:	20000c2c 	.word	0x20000c2c

0800d3f0 <_isatty_r>:
 800d3f0:	b538      	push	{r3, r4, r5, lr}
 800d3f2:	4d06      	ldr	r5, [pc, #24]	; (800d40c <_isatty_r+0x1c>)
 800d3f4:	2300      	movs	r3, #0
 800d3f6:	4604      	mov	r4, r0
 800d3f8:	4608      	mov	r0, r1
 800d3fa:	602b      	str	r3, [r5, #0]
 800d3fc:	f7f6 faad 	bl	800395a <_isatty>
 800d400:	1c43      	adds	r3, r0, #1
 800d402:	d102      	bne.n	800d40a <_isatty_r+0x1a>
 800d404:	682b      	ldr	r3, [r5, #0]
 800d406:	b103      	cbz	r3, 800d40a <_isatty_r+0x1a>
 800d408:	6023      	str	r3, [r4, #0]
 800d40a:	bd38      	pop	{r3, r4, r5, pc}
 800d40c:	20000c2c 	.word	0x20000c2c

0800d410 <_malloc_usable_size_r>:
 800d410:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d414:	1f18      	subs	r0, r3, #4
 800d416:	2b00      	cmp	r3, #0
 800d418:	bfbc      	itt	lt
 800d41a:	580b      	ldrlt	r3, [r1, r0]
 800d41c:	18c0      	addlt	r0, r0, r3
 800d41e:	4770      	bx	lr

0800d420 <round>:
 800d420:	ec53 2b10 	vmov	r2, r3, d0
 800d424:	b570      	push	{r4, r5, r6, lr}
 800d426:	f3c3 540a 	ubfx	r4, r3, #20, #11
 800d42a:	f2a4 30ff 	subw	r0, r4, #1023	; 0x3ff
 800d42e:	2813      	cmp	r0, #19
 800d430:	ee10 5a10 	vmov	r5, s0
 800d434:	4619      	mov	r1, r3
 800d436:	dc18      	bgt.n	800d46a <round+0x4a>
 800d438:	2800      	cmp	r0, #0
 800d43a:	da09      	bge.n	800d450 <round+0x30>
 800d43c:	3001      	adds	r0, #1
 800d43e:	f003 4100 	and.w	r1, r3, #2147483648	; 0x80000000
 800d442:	d103      	bne.n	800d44c <round+0x2c>
 800d444:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 800d448:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800d44c:	2300      	movs	r3, #0
 800d44e:	e02a      	b.n	800d4a6 <round+0x86>
 800d450:	4c16      	ldr	r4, [pc, #88]	; (800d4ac <round+0x8c>)
 800d452:	4104      	asrs	r4, r0
 800d454:	ea03 0604 	and.w	r6, r3, r4
 800d458:	4316      	orrs	r6, r2
 800d45a:	d011      	beq.n	800d480 <round+0x60>
 800d45c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800d460:	4103      	asrs	r3, r0
 800d462:	440b      	add	r3, r1
 800d464:	ea23 0104 	bic.w	r1, r3, r4
 800d468:	e7f0      	b.n	800d44c <round+0x2c>
 800d46a:	2833      	cmp	r0, #51	; 0x33
 800d46c:	dd0b      	ble.n	800d486 <round+0x66>
 800d46e:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 800d472:	d105      	bne.n	800d480 <round+0x60>
 800d474:	ee10 0a10 	vmov	r0, s0
 800d478:	f7f2 ff08 	bl	800028c <__adddf3>
 800d47c:	4602      	mov	r2, r0
 800d47e:	460b      	mov	r3, r1
 800d480:	ec43 2b10 	vmov	d0, r2, r3
 800d484:	bd70      	pop	{r4, r5, r6, pc}
 800d486:	f2a4 4613 	subw	r6, r4, #1043	; 0x413
 800d48a:	f04f 34ff 	mov.w	r4, #4294967295
 800d48e:	40f4      	lsrs	r4, r6
 800d490:	4214      	tst	r4, r2
 800d492:	d0f5      	beq.n	800d480 <round+0x60>
 800d494:	f1c0 0033 	rsb	r0, r0, #51	; 0x33
 800d498:	2301      	movs	r3, #1
 800d49a:	4083      	lsls	r3, r0
 800d49c:	195b      	adds	r3, r3, r5
 800d49e:	bf28      	it	cs
 800d4a0:	3101      	addcs	r1, #1
 800d4a2:	ea23 0304 	bic.w	r3, r3, r4
 800d4a6:	461a      	mov	r2, r3
 800d4a8:	460b      	mov	r3, r1
 800d4aa:	e7e9      	b.n	800d480 <round+0x60>
 800d4ac:	000fffff 	.word	0x000fffff

0800d4b0 <roundf>:
 800d4b0:	ee10 0a10 	vmov	r0, s0
 800d4b4:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 800d4b8:	3a7f      	subs	r2, #127	; 0x7f
 800d4ba:	2a16      	cmp	r2, #22
 800d4bc:	dc15      	bgt.n	800d4ea <roundf+0x3a>
 800d4be:	2a00      	cmp	r2, #0
 800d4c0:	da08      	bge.n	800d4d4 <roundf+0x24>
 800d4c2:	3201      	adds	r2, #1
 800d4c4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800d4c8:	d101      	bne.n	800d4ce <roundf+0x1e>
 800d4ca:	f043 537e 	orr.w	r3, r3, #1065353216	; 0x3f800000
 800d4ce:	ee00 3a10 	vmov	s0, r3
 800d4d2:	4770      	bx	lr
 800d4d4:	4907      	ldr	r1, [pc, #28]	; (800d4f4 <roundf+0x44>)
 800d4d6:	4111      	asrs	r1, r2
 800d4d8:	4208      	tst	r0, r1
 800d4da:	d0fa      	beq.n	800d4d2 <roundf+0x22>
 800d4dc:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800d4e0:	4113      	asrs	r3, r2
 800d4e2:	4403      	add	r3, r0
 800d4e4:	ea23 0301 	bic.w	r3, r3, r1
 800d4e8:	e7f1      	b.n	800d4ce <roundf+0x1e>
 800d4ea:	2a80      	cmp	r2, #128	; 0x80
 800d4ec:	d1f1      	bne.n	800d4d2 <roundf+0x22>
 800d4ee:	ee30 0a00 	vadd.f32	s0, s0, s0
 800d4f2:	4770      	bx	lr
 800d4f4:	007fffff 	.word	0x007fffff

0800d4f8 <_init>:
 800d4f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d4fa:	bf00      	nop
 800d4fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d4fe:	bc08      	pop	{r3}
 800d500:	469e      	mov	lr, r3
 800d502:	4770      	bx	lr

0800d504 <_fini>:
 800d504:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d506:	bf00      	nop
 800d508:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d50a:	bc08      	pop	{r3}
 800d50c:	469e      	mov	lr, r3
 800d50e:	4770      	bx	lr
