<!DOCTYPE html>
<html>
<head>
<script type="text/javascript" src="./js/coder_app.js"></script>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<script type="text/javascript" src="./rtwreport_utils.js"></script>
<script type="text/javascript" src="./rtwannotate.js"></script>
<link rel="stylesheet" type="text/css" href="./css/coder_app.css"/>
</head>
<body onload="srcFileOnload();">
<pre id="code">
<table class="code" id="codeTbl">
<tr name="1" id="1">
<td>1</td><td><span class="pp">#include "AUAV3_AND_SLUGS_SENSOR.h"</span></td></tr>
<tr name="2" id="2">
<td>2</td><td><span class="pp">#include "AUAV3_AND_SLUGS_SENSOR_private.h"</span></td></tr>
<tr name="3" id="3">
<td>3</td><td></td></tr>
<tr name="4" id="4">
<td>4</td><td><span class="ct">/* Implement SPI 1 Interrupts */</span></td></tr>
<tr name="5" id="5">
<td>5</td><td><span class="kw">void</span> <a id="5c6" class="tk">__attribute__</a>((<a id="5c21" class="tk">__interrupt__</a>,<a id="5c35" class="tk">__shadow__</a>,<a id="5c46" class="tk">__auto_psv__</a>)) <a id="5c61" class="tk">_SPI1Interrupt</a>(<span class="kw">void</span>)</td></tr>
<tr name="6" id="6">
<td>6</td><td>  <span class="ct">/* SPI1 ISR */</span></td></tr>
<tr name="7" id="7">
<td>7</td><td><span class="br">{</span></td></tr>
<tr name="8" id="8">
<td>8</td><td>  <a id="8c3" class="tk">boolean_T</a> <a id="8c13" class="tk">Continue</a>;</td></tr>
<tr name="9" id="9">
<td>9</td><td>  <a id="9c3" class="tk">_SPI1IF</a> = 0;</td></tr>
<tr name="10" id="10">
<td>10</td><td>  <span class="kw">asm</span>("INC _mcuFlagRecursion");        <span class="ct">/* ensure atomic	mcuFlagRecursion++; */</span></td></tr>
<tr name="11" id="11">
<td>11</td><td>  <a id="11c3" class="tk">T2CONbits</a>.<a id="11c13" class="tk">TON</a> = 1;</td></tr>
<tr name="12" id="12">
<td>12</td><td></td></tr>
<tr name="13" id="13">
<td>13</td><td>  <span class="ct">/* Declaration of Variables */</span></td></tr>
<tr name="14" id="14">
<td>14</td><td>  <a id="14c3" class="tk">uint16_T</a> <a id="14c12" class="tk">tmp</a>;</td></tr>
<tr name="15" id="15">
<td>15</td><td>  <span class="kw">do</span> <span class="br">{</span></td></tr>
<tr name="16" id="16">
<td>16</td><td>    <a id="16c5" class="tk">Continue</a> = 0;                      <span class="ct">/* By default, execute one sequence only */</span></td></tr>
<tr name="17" id="17">
<td>17</td><td>    <span class="kw">switch</span> (<a id="17c13" class="tk">MCHP_SPI1_State</a>)</td></tr>
<tr name="18" id="18">
<td>18</td><td>    <span class="br">{</span></td></tr>
<tr name="19" id="19">
<td>19</td><td>     <span class="kw">case</span> 0:                           <span class="ct">/* Idle */</span></td></tr>
<tr name="20" id="20">
<td>20</td><td>      <span class="ct">/* Check if the next sequence is already in the queue. If so, start it */</span></td></tr>
<tr name="21" id="21">
<td>21</td><td>      <a id="21c7" class="tk">Continue</a> = (<a id="21c19" class="tk">MCHP_SPI1_Queue</a>.<a id="21c35" class="tk">head</a> != <a id="21c43" class="tk">MCHP_SPI1_Queue</a>.<a id="21c59" class="tk">tail</a>);<span class="ct">/* One next sequence queued, start it now */</span></td></tr>
<tr name="22" id="22">
<td>22</td><td>      <span class="kw">if</span> (<a id="22c11" class="tk">Continue</a>) <span class="br">{</span></td></tr>
<tr name="23" id="23">
<td>23</td><td>        <a id="23c9" class="tk">MCHP_SPI1_State</a> = <a id="23c27" class="tk">MCHP_SPI1_Queue</a>.<a id="23c43" class="tk">buffer</a>[<a id="23c50" class="tk">MCHP_SPI1_Queue</a>.<a id="23c66" class="tk">tail</a>];</td></tr>
<tr name="24" id="24">
<td>24</td><td>        <span class="kw">if</span> (<a id="24c13" class="tk">MCHP_SPI1_Queue</a>.<a id="24c29" class="tk">tail</a> &gt;= 2) <span class="ct">/* There are 2 SPI1 blocks, max idx for queue is 2 */</span></td></tr>
<tr name="25" id="25">
<td>25</td><td>          <a id="25c11" class="tk">MCHP_SPI1_Queue</a>.<a id="25c27" class="tk">tail</a> = 0;</td></tr>
<tr name="26" id="26">
<td>26</td><td>        <span class="kw">else</span></td></tr>
<tr name="27" id="27">
<td>27</td><td>          <a id="27c11" class="tk">MCHP_SPI1_Queue</a>.<a id="27c27" class="tk">tail</a>++;</td></tr>
<tr name="28" id="28">
<td>28</td><td>      <span class="br">}</span></td></tr>
<tr name="29" id="29">
<td>29</td><td>      <span class="kw">break</span>;</td></tr>
<tr name="30" id="30">
<td>30</td><td></td></tr>
<tr name="31" id="31">
<td>31</td><td>     <span class="kw">case</span> 1:                           <span class="ct">/* Start a new SPI Sequence */</span></td></tr>
<tr name="32" id="32">
<td>32</td><td>      <span class="ct">/* Toggle pin */</span></td></tr>
<tr name="33" id="33">
<td>33</td><td>      <a id="33c7" class="tk">LATEbits</a>.<a id="33c16" class="tk">LATE4</a> = 1;              <span class="ct">/* switch RE4 to 1 */</span></td></tr>
<tr name="34" id="34">
<td>34</td><td></td></tr>
<tr name="35" id="35">
<td>35</td><td>      <span class="ct">/* Delay */</span></td></tr>
<tr name="36" id="36">
<td>36</td><td>      <a id="36c7" class="tk">__delay32</a>(700000);               <span class="ct">/* Delay  */</span></td></tr>
<tr name="37" id="37">
<td>37</td><td></td></tr>
<tr name="38" id="38">
<td>38</td><td>      <span class="ct">/* Toggle pin */</span></td></tr>
<tr name="39" id="39">
<td>39</td><td>      <a id="39c7" class="tk">LATEbits</a>.<a id="39c16" class="tk">LATE4</a> = 0;              <span class="ct">/* switch RE4 to 0 */</span></td></tr>
<tr name="40" id="40">
<td>40</td><td></td></tr>
<tr name="41" id="41">
<td>41</td><td>      <span class="ct">/* Write only Sequence */</span></td></tr>
<tr name="42" id="42">
<td>42</td><td>      <a id="42c7" class="tk">SPI1BUF</a> = 0x6B80;</td></tr>
<tr name="43" id="43">
<td>43</td><td></td></tr>
<tr name="44" id="44">
<td>44</td><td>      <span class="ct">/* Toggle pin */</span></td></tr>
<tr name="45" id="45">
<td>45</td><td>      <a id="45c7" class="tk">MCHP_SPI1_State</a>++;</td></tr>
<tr name="46" id="46">
<td>46</td><td>      <span class="kw">break</span>;</td></tr>
<tr name="47" id="47">
<td>47</td><td></td></tr>
<tr name="48" id="48">
<td>48</td><td>     <span class="kw">case</span> 2:</td></tr>
<tr name="49" id="49">
<td>49</td><td>      <a id="49c7" class="tk">LATEbits</a>.<a id="49c16" class="tk">LATE4</a> = 1;              <span class="ct">/* switch RE4 to 1 */</span></td></tr>
<tr name="50" id="50">
<td>50</td><td></td></tr>
<tr name="51" id="51">
<td>51</td><td>      <span class="ct">/* Delay */</span></td></tr>
<tr name="52" id="52">
<td>52</td><td>      <a id="52c7" class="tk">__delay32</a>(4200000);              <span class="ct">/* Delay  */</span></td></tr>
<tr name="53" id="53">
<td>53</td><td></td></tr>
<tr name="54" id="54">
<td>54</td><td>      <span class="ct">/* Toggle pin */</span></td></tr>
<tr name="55" id="55">
<td>55</td><td>      <a id="55c7" class="tk">LATEbits</a>.<a id="55c16" class="tk">LATE4</a> = 0;              <span class="ct">/* switch RE4 to 0 */</span></td></tr>
<tr name="56" id="56">
<td>56</td><td></td></tr>
<tr name="57" id="57">
<td>57</td><td>      <span class="ct">/* Write only Sequence */</span></td></tr>
<tr name="58" id="58">
<td>58</td><td>      <a id="58c7" class="tk">tmp</a> = <a id="58c13" class="tk">SPI1BUF</a>;</td></tr>
<tr name="59" id="59">
<td>59</td><td>      <a id="59c7" class="tk">SPI1BUF</a> = 0x6B01;</td></tr>
<tr name="60" id="60">
<td>60</td><td></td></tr>
<tr name="61" id="61">
<td>61</td><td>      <span class="ct">/* Toggle pin */</span></td></tr>
<tr name="62" id="62">
<td>62</td><td>      <a id="62c7" class="tk">MCHP_SPI1_State</a>++;</td></tr>
<tr name="63" id="63">
<td>63</td><td>      <span class="kw">break</span>;</td></tr>
<tr name="64" id="64">
<td>64</td><td></td></tr>
<tr name="65" id="65">
<td>65</td><td>     <span class="kw">case</span> 3:</td></tr>
<tr name="66" id="66">
<td>66</td><td>      <a id="66c7" class="tk">LATEbits</a>.<a id="66c16" class="tk">LATE4</a> = 1;              <span class="ct">/* switch RE4 to 1 */</span></td></tr>
<tr name="67" id="67">
<td>67</td><td></td></tr>
<tr name="68" id="68">
<td>68</td><td>      <span class="ct">/* Delay */</span></td></tr>
<tr name="69" id="69">
<td>69</td><td>      <a id="69c7" class="tk">__delay32</a>(700000);               <span class="ct">/* Delay  */</span></td></tr>
<tr name="70" id="70">
<td>70</td><td></td></tr>
<tr name="71" id="71">
<td>71</td><td>      <span class="ct">/* Toggle pin */</span></td></tr>
<tr name="72" id="72">
<td>72</td><td>      <a id="72c7" class="tk">LATEbits</a>.<a id="72c16" class="tk">LATE4</a> = 0;              <span class="ct">/* switch RE4 to 0 */</span></td></tr>
<tr name="73" id="73">
<td>73</td><td></td></tr>
<tr name="74" id="74">
<td>74</td><td>      <span class="ct">/* Write only Sequence */</span></td></tr>
<tr name="75" id="75">
<td>75</td><td>      <a id="75c7" class="tk">tmp</a> = <a id="75c13" class="tk">SPI1BUF</a>;</td></tr>
<tr name="76" id="76">
<td>76</td><td>      <a id="76c7" class="tk">SPI1BUF</a> = 0x6A10;</td></tr>
<tr name="77" id="77">
<td>77</td><td></td></tr>
<tr name="78" id="78">
<td>78</td><td>      <span class="ct">/* Toggle pin */</span></td></tr>
<tr name="79" id="79">
<td>79</td><td>      <a id="79c7" class="tk">MCHP_SPI1_State</a>++;</td></tr>
<tr name="80" id="80">
<td>80</td><td>      <span class="kw">break</span>;</td></tr>
<tr name="81" id="81">
<td>81</td><td></td></tr>
<tr name="82" id="82">
<td>82</td><td>     <span class="kw">case</span> 4:</td></tr>
<tr name="83" id="83">
<td>83</td><td>      <a id="83c7" class="tk">LATEbits</a>.<a id="83c16" class="tk">LATE4</a> = 1;              <span class="ct">/* switch RE4 to 1 */</span></td></tr>
<tr name="84" id="84">
<td>84</td><td></td></tr>
<tr name="85" id="85">
<td>85</td><td>      <span class="ct">/* Delay */</span></td></tr>
<tr name="86" id="86">
<td>86</td><td>      <a id="86c7" class="tk">__delay32</a>(700000);               <span class="ct">/* Delay  */</span></td></tr>
<tr name="87" id="87">
<td>87</td><td></td></tr>
<tr name="88" id="88">
<td>88</td><td>      <span class="ct">/* Toggle pin */</span></td></tr>
<tr name="89" id="89">
<td>89</td><td>      <a id="89c7" class="tk">LATEbits</a>.<a id="89c16" class="tk">LATE4</a> = 0;              <span class="ct">/* switch RE4 to 0 */</span></td></tr>
<tr name="90" id="90">
<td>90</td><td></td></tr>
<tr name="91" id="91">
<td>91</td><td>      <span class="ct">/* Write only Sequence */</span></td></tr>
<tr name="92" id="92">
<td>92</td><td>      <a id="92c7" class="tk">tmp</a> = <a id="92c13" class="tk">SPI1BUF</a>;</td></tr>
<tr name="93" id="93">
<td>93</td><td>      <a id="93c7" class="tk">SPI1BUF</a> = 0x1904;</td></tr>
<tr name="94" id="94">
<td>94</td><td></td></tr>
<tr name="95" id="95">
<td>95</td><td>      <span class="ct">/* Toggle pin */</span></td></tr>
<tr name="96" id="96">
<td>96</td><td>      <a id="96c7" class="tk">MCHP_SPI1_State</a>++;</td></tr>
<tr name="97" id="97">
<td>97</td><td>      <span class="kw">break</span>;</td></tr>
<tr name="98" id="98">
<td>98</td><td></td></tr>
<tr name="99" id="99">
<td>99</td><td>     <span class="kw">case</span> 5:</td></tr>
<tr name="100" id="100">
<td>100</td><td>      <a id="100c7" class="tk">LATEbits</a>.<a id="100c16" class="tk">LATE4</a> = 1;              <span class="ct">/* switch RE4 to 1 */</span></td></tr>
<tr name="101" id="101">
<td>101</td><td></td></tr>
<tr name="102" id="102">
<td>102</td><td>      <span class="ct">/* Delay */</span></td></tr>
<tr name="103" id="103">
<td>103</td><td>      <a id="103c7" class="tk">__delay32</a>(700000);               <span class="ct">/* Delay  */</span></td></tr>
<tr name="104" id="104">
<td>104</td><td></td></tr>
<tr name="105" id="105">
<td>105</td><td>      <span class="ct">/* Toggle pin */</span></td></tr>
<tr name="106" id="106">
<td>106</td><td>      <a id="106c7" class="tk">LATEbits</a>.<a id="106c16" class="tk">LATE4</a> = 0;              <span class="ct">/* switch RE4 to 0 */</span></td></tr>
<tr name="107" id="107">
<td>107</td><td></td></tr>
<tr name="108" id="108">
<td>108</td><td>      <span class="ct">/* Write only Sequence */</span></td></tr>
<tr name="109" id="109">
<td>109</td><td>      <a id="109c7" class="tk">tmp</a> = <a id="109c13" class="tk">SPI1BUF</a>;</td></tr>
<tr name="110" id="110">
<td>110</td><td>      <a id="110c7" class="tk">SPI1BUF</a> = 0x1A03;</td></tr>
<tr name="111" id="111">
<td>111</td><td></td></tr>
<tr name="112" id="112">
<td>112</td><td>      <span class="ct">/* Toggle pin */</span></td></tr>
<tr name="113" id="113">
<td>113</td><td>      <a id="113c7" class="tk">MCHP_SPI1_State</a>++;</td></tr>
<tr name="114" id="114">
<td>114</td><td>      <span class="kw">break</span>;</td></tr>
<tr name="115" id="115">
<td>115</td><td></td></tr>
<tr name="116" id="116">
<td>116</td><td>     <span class="kw">case</span> 6:</td></tr>
<tr name="117" id="117">
<td>117</td><td>      <a id="117c7" class="tk">LATEbits</a>.<a id="117c16" class="tk">LATE4</a> = 1;              <span class="ct">/* switch RE4 to 1 */</span></td></tr>
<tr name="118" id="118">
<td>118</td><td></td></tr>
<tr name="119" id="119">
<td>119</td><td>      <span class="ct">/* Delay */</span></td></tr>
<tr name="120" id="120">
<td>120</td><td>      <a id="120c7" class="tk">__delay32</a>(700000);               <span class="ct">/* Delay  */</span></td></tr>
<tr name="121" id="121">
<td>121</td><td></td></tr>
<tr name="122" id="122">
<td>122</td><td>      <span class="ct">/* Toggle pin */</span></td></tr>
<tr name="123" id="123">
<td>123</td><td>      <a id="123c7" class="tk">LATEbits</a>.<a id="123c16" class="tk">LATE4</a> = 0;              <span class="ct">/* switch RE4 to 0 */</span></td></tr>
<tr name="124" id="124">
<td>124</td><td></td></tr>
<tr name="125" id="125">
<td>125</td><td>      <span class="ct">/* Write only Sequence */</span></td></tr>
<tr name="126" id="126">
<td>126</td><td>      <a id="126c7" class="tk">tmp</a> = <a id="126c13" class="tk">SPI1BUF</a>;</td></tr>
<tr name="127" id="127">
<td>127</td><td>      <a id="127c7" class="tk">SPI1BUF</a> = 0x1B08;</td></tr>
<tr name="128" id="128">
<td>128</td><td></td></tr>
<tr name="129" id="129">
<td>129</td><td>      <span class="ct">/* Toggle pin */</span></td></tr>
<tr name="130" id="130">
<td>130</td><td>      <a id="130c7" class="tk">MCHP_SPI1_State</a>++;</td></tr>
<tr name="131" id="131">
<td>131</td><td>      <span class="kw">break</span>;</td></tr>
<tr name="132" id="132">
<td>132</td><td></td></tr>
<tr name="133" id="133">
<td>133</td><td>     <span class="kw">case</span> 7:</td></tr>
<tr name="134" id="134">
<td>134</td><td>      <a id="134c7" class="tk">LATEbits</a>.<a id="134c16" class="tk">LATE4</a> = 1;              <span class="ct">/* switch RE4 to 1 */</span></td></tr>
<tr name="135" id="135">
<td>135</td><td>      <a id="135c7" class="tk">tmp</a> = <a id="135c13" class="tk">SPI1BUF</a>;</td></tr>
<tr name="136" id="136">
<td>136</td><td>      <a id="136c7" class="tk">MCHP_SPI12_Request</a> = 0;          <span class="ct">/* This SPI sequence could be Re-Enabled */</span></td></tr>
<tr name="137" id="137">
<td>137</td><td>      <a id="137c7" class="tk">MCHP_SPI1_State</a> = 0;             <span class="ct">/* End of SPI Sequence. SPI Interrupt should be started for new sequence */</span></td></tr>
<tr name="138" id="138">
<td>138</td><td>      <a id="138c7" class="tk">Continue</a> = (<a id="138c19" class="tk">MCHP_SPI1_Queue</a>.<a id="138c35" class="tk">head</a> != <a id="138c43" class="tk">MCHP_SPI1_Queue</a>.<a id="138c59" class="tk">tail</a>);<span class="ct">/* One next sequence queued, start it now */</span></td></tr>
<tr name="139" id="139">
<td>139</td><td>      <span class="kw">break</span>;</td></tr>
<tr name="140" id="140">
<td>140</td><td></td></tr>
<tr name="141" id="141">
<td>141</td><td>     <span class="kw">case</span> 8:                           <span class="ct">/* Start a new SPI Sequence */</span></td></tr>
<tr name="142" id="142">
<td>142</td><td>      <span class="ct">/* Toggle pin */</span></td></tr>
<tr name="143" id="143">
<td>143</td><td>      <a id="143c7" class="tk">LATEbits</a>.<a id="143c16" class="tk">LATE4</a> = 0;              <span class="ct">/* switch RE4 to 0 */</span></td></tr>
<tr name="144" id="144">
<td>144</td><td></td></tr>
<tr name="145" id="145">
<td>145</td><td>      <span class="ct">/* Write only Sequence */</span></td></tr>
<tr name="146" id="146">
<td>146</td><td>      <a id="146c7" class="tk">SPI1BUF</a> = 0xBA00;</td></tr>
<tr name="147" id="147">
<td>147</td><td></td></tr>
<tr name="148" id="148">
<td>148</td><td>      <span class="ct">/* Read only Sequence */</span></td></tr>
<tr name="149" id="149">
<td>149</td><td>      <a id="149c7" class="tk">SPI1BUF</a> = 0x0000;</td></tr>
<tr name="150" id="150">
<td>150</td><td>      <a id="150c7" class="tk">SPI1BUF</a> = 0x0000;</td></tr>
<tr name="151" id="151">
<td>151</td><td>      <a id="151c7" class="tk">SPI1BUF</a> = 0x0000;</td></tr>
<tr name="152" id="152">
<td>152</td><td></td></tr>
<tr name="153" id="153">
<td>153</td><td>      <span class="ct">/* Read only Sequence */</span></td></tr>
<tr name="154" id="154">
<td>154</td><td>      <a id="154c7" class="tk">SPI1BUF</a> = 0x0000;</td></tr>
<tr name="155" id="155">
<td>155</td><td></td></tr>
<tr name="156" id="156">
<td>156</td><td>      <span class="ct">/* Read only Sequence */</span></td></tr>
<tr name="157" id="157">
<td>157</td><td>      <a id="157c7" class="tk">SPI1BUF</a> = 0x0000;</td></tr>
<tr name="158" id="158">
<td>158</td><td>      <a id="158c7" class="tk">SPI1BUF</a> = 0x0000;</td></tr>
<tr name="159" id="159">
<td>159</td><td>      <a id="159c7" class="tk">SPI1BUF</a> = 0x0000;</td></tr>
<tr name="160" id="160">
<td>160</td><td>      <a id="160c7" class="tk">MCHP_SPI1_State</a>++;</td></tr>
<tr name="161" id="161">
<td>161</td><td>      <span class="kw">break</span>;</td></tr>
<tr name="162" id="162">
<td>162</td><td></td></tr>
<tr name="163" id="163">
<td>163</td><td>     <span class="kw">case</span> 9:</td></tr>
<tr name="164" id="164">
<td>164</td><td>      <span class="ct">/* Toggle pin */</span></td></tr>
<tr name="165" id="165">
<td>165</td><td>      <a id="165c7" class="tk">LATEbits</a>.<a id="165c16" class="tk">LATE4</a> = 1;              <span class="ct">/* switch RE4 to 1 */</span></td></tr>
<tr name="166" id="166">
<td>166</td><td>      <a id="166c7" class="tk">tmp</a> = <a id="166c13" class="tk">SPI1BUF</a>;</td></tr>
<tr name="167" id="167">
<td>167</td><td>      <a id="167c7" class="tk">SPI11_Buff16</a>[0] = <a id="167c25" class="tk">SPI1BUF</a>;</td></tr>
<tr name="168" id="168">
<td>168</td><td>      <a id="168c7" class="tk">SPI11_Buff16</a>[1] = <a id="168c25" class="tk">SPI1BUF</a>;</td></tr>
<tr name="169" id="169">
<td>169</td><td>      <a id="169c7" class="tk">SPI11_Buff16</a>[2] = <a id="169c25" class="tk">SPI1BUF</a>;</td></tr>
<tr name="170" id="170">
<td>170</td><td>      <a id="170c7" class="tk">SPI11_Buff16</a>[3] = <a id="170c25" class="tk">SPI1BUF</a>;</td></tr>
<tr name="171" id="171">
<td>171</td><td>      <a id="171c7" class="tk">SPI11_Buff16</a>[4] = <a id="171c25" class="tk">SPI1BUF</a>;</td></tr>
<tr name="172" id="172">
<td>172</td><td>      <a id="172c7" class="tk">SPI11_Buff16</a>[5] = <a id="172c25" class="tk">SPI1BUF</a>;</td></tr>
<tr name="173" id="173">
<td>173</td><td>      <a id="173c7" class="tk">SPI11_Buff16</a>[6] = <a id="173c25" class="tk">SPI1BUF</a>;</td></tr>
<tr name="174" id="174">
<td>174</td><td>      <a id="174c7" class="tk">MCHP_SPI11_Request</a> = 0;          <span class="ct">/* This SPI sequence could be Re-Enabled */</span></td></tr>
<tr name="175" id="175">
<td>175</td><td>      <a id="175c7" class="tk">MCHP_SPI1_State</a> = 0;             <span class="ct">/* End of SPI Sequence. SPI Interrupt should be started for new sequence */</span></td></tr>
<tr name="176" id="176">
<td>176</td><td>      <a id="176c7" class="tk">Continue</a> = (<a id="176c19" class="tk">MCHP_SPI1_Queue</a>.<a id="176c35" class="tk">head</a> != <a id="176c43" class="tk">MCHP_SPI1_Queue</a>.<a id="176c59" class="tk">tail</a>);<span class="ct">/* One next sequence queued, start it now */</span></td></tr>
<tr name="177" id="177">
<td>177</td><td>      <span class="kw">break</span>;</td></tr>
<tr name="178" id="178">
<td>178</td><td></td></tr>
<tr name="179" id="179">
<td>179</td><td>     <span class="kw">default</span>:                          <span class="ct">/* Sequence finished */</span></td></tr>
<tr name="180" id="180">
<td>180</td><td>      <a id="180c7" class="tk">MCHP_SPI1_State</a> = 0;             <span class="ct">/* Should never happend */</span></td></tr>
<tr name="181" id="181">
<td>181</td><td>      <span class="kw">break</span>;</td></tr>
<tr name="182" id="182">
<td>182</td><td>    <span class="br">}</span>                                  <span class="ct">/* End of switch case sequence*/</span></td></tr>
<tr name="183" id="183">
<td>183</td><td>  <span class="br">}</span> <span class="kw">while</span> (<a id="183c12" class="tk">Continue</a> == 1);             <span class="ct">/* end do-While */</span></td></tr>
<tr name="184" id="184">
<td>184</td><td></td></tr>
<tr name="185" id="185">
<td>185</td><td>  <span class="kw">asm</span>("DEC _mcuFlagRecursion");        <span class="ct">/* ensure --mcuFlagRecursion is atomic */</span></td></tr>
<tr name="186" id="186">
<td>186</td><td>  <span class="kw">if</span> (<a id="186c7" class="tk">mcuFlagRecursion</a> == 0) <span class="br">{</span></td></tr>
<tr name="187" id="187">
<td>187</td><td>    <a id="187c5" class="tk">T2CONbits</a>.<a id="187c15" class="tk">TON</a> = 0;</td></tr>
<tr name="188" id="188">
<td>188</td><td>  <span class="br">}</span></td></tr>
<tr name="189" id="189">
<td>189</td><td><span class="br">}</span>                                      <span class="ct">/* Enf of interrupt */</span></td></tr>
<tr name="190" id="190">
<td>190</td><td></td></tr>
</table>
</pre>
</body>
</html>
