--- verilog_synth
+++ uhdm_synth
@@ -1,64 +1,59 @@
 /* Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */
 (* dynports =  1  *)
+(* src = "dut.sv:65.5-65.86" *)
 (* hdlname = "RippleCarryAdder" *)
-(* src = "dut.sv:109.1-128.10" *)
 module \$paramod\RippleCarryAdder\N=s32'00000000000000000000000000000101 (A, B, Cin, S, Cout);
-(* src = "dut.sv:111.15-111.16" *)
+(* src = "dut.sv:109.43-109.44" *)
 input [4:0] A;
 wire [4:0] A;
-(* src = "dut.sv:112.15-112.16" *)
+(* src = "dut.sv:109.45-109.46" *)
 input [4:0] B;
 wire [4:0] B;
-(* src = "dut.sv:113.7-113.10" *)
+(* src = "dut.sv:109.47-109.50" *)
 input Cin;
 wire Cin;
-(* src = "dut.sv:114.16-114.17" *)
+(* src = "dut.sv:109.51-109.52" *)
 output [4:0] S;
 wire [4:0] S;
-(* src = "dut.sv:115.8-115.12" *)
+(* src = "dut.sv:109.53-109.57" *)
 output Cout;
 wire Cout;
 (* src = "dut.sv:116.12-116.14" *)
 wire [5:0] CC;
-(* module_not_derived = 32'd1 *)
-(* src = "dut.sv:124.15-124.49" *)
-FullAdder \addbit[0].unit  (
+(* src = "dut.sv:124.5-124.50" *)
+FullAdder unit (
 .A(A[0]),
 .B(B[0]),
 .Cin(Cin),
 .Cout(CC[1]),
 .S(S[0])
 );
-(* module_not_derived = 32'd1 *)
-(* src = "dut.sv:124.15-124.49" *)
-FullAdder \addbit[1].unit  (
+(* src = "dut.sv:124.5-124.50" *)
+FullAdder unit_1 (
 .A(A[1]),
 .B(B[1]),
 .Cin(CC[1]),
 .Cout(CC[2]),
 .S(S[1])
 );
-(* module_not_derived = 32'd1 *)
-(* src = "dut.sv:124.15-124.49" *)
-FullAdder \addbit[2].unit  (
+(* src = "dut.sv:124.5-124.50" *)
+FullAdder unit_2 (
 .A(A[2]),
 .B(B[2]),
 .Cin(CC[2]),
 .Cout(CC[3]),
 .S(S[2])
 );
-(* module_not_derived = 32'd1 *)
-(* src = "dut.sv:124.15-124.49" *)
-FullAdder \addbit[3].unit  (
+(* src = "dut.sv:124.5-124.50" *)
+FullAdder unit_3 (
 .A(A[3]),
 .B(B[3]),
 .Cin(CC[3]),
 .Cout(CC[4]),
 .S(S[3])
 );
-(* module_not_derived = 32'd1 *)
-(* src = "dut.sv:124.15-124.49" *)
-FullAdder \addbit[4].unit  (
+(* src = "dut.sv:124.5-124.50" *)
+FullAdder unit_4 (
 .A(A[4]),
 .B(B[4]),
 .Cin(CC[4]),
@@ -68,74 +63,68 @@
 assign { CC[5], CC[0] } = { Cout, Cin };
 endmodule
 (* dynports =  1  *)
+(* src = "dut.sv:65.5-65.86" *)
 (* hdlname = "RippleCarryAdder" *)
-(* src = "dut.sv:109.1-128.10" *)
 module \$paramod\RippleCarryAdder\N=s32'00000000000000000000000000000110 (A, B, Cin, S, Cout);
-(* src = "dut.sv:111.15-111.16" *)
+(* src = "dut.sv:109.43-109.44" *)
 input [5:0] A;
 wire [5:0] A;
-(* src = "dut.sv:112.15-112.16" *)
+(* src = "dut.sv:109.45-109.46" *)
 input [5:0] B;
 wire [5:0] B;
-(* src = "dut.sv:113.7-113.10" *)
+(* src = "dut.sv:109.47-109.50" *)
 input Cin;
 wire Cin;
-(* src = "dut.sv:114.16-114.17" *)
+(* src = "dut.sv:109.51-109.52" *)
 output [5:0] S;
 wire [5:0] S;
-(* src = "dut.sv:115.8-115.12" *)
+(* src = "dut.sv:109.53-109.57" *)
 output Cout;
 wire Cout;
 (* src = "dut.sv:116.12-116.14" *)
 wire [6:0] CC;
-(* module_not_derived = 32'd1 *)
-(* src = "dut.sv:124.15-124.49" *)
-FullAdder \addbit[0].unit  (
+(* src = "dut.sv:124.5-124.50" *)
+FullAdder unit (
 .A(A[0]),
 .B(B[0]),
 .Cin(Cin),
 .Cout(CC[1]),
 .S(S[0])
 );
-(* module_not_derived = 32'd1 *)
-(* src = "dut.sv:124.15-124.49" *)
-FullAdder \addbit[1].unit  (
+(* src = "dut.sv:124.5-124.50" *)
+FullAdder unit_1 (
 .A(A[1]),
 .B(B[1]),
 .Cin(CC[1]),
 .Cout(CC[2]),
 .S(S[1])
 );
-(* module_not_derived = 32'd1 *)
-(* src = "dut.sv:124.15-124.49" *)
-FullAdder \addbit[2].unit  (
+(* src = "dut.sv:124.5-124.50" *)
+FullAdder unit_2 (
 .A(A[2]),
 .B(B[2]),
 .Cin(CC[2]),
 .Cout(CC[3]),
 .S(S[2])
 );
-(* module_not_derived = 32'd1 *)
-(* src = "dut.sv:124.15-124.49" *)
-FullAdder \addbit[3].unit  (
+(* src = "dut.sv:124.5-124.50" *)
+FullAdder unit_3 (
 .A(A[3]),
 .B(B[3]),
 .Cin(CC[3]),
 .Cout(CC[4]),
 .S(S[3])
 );
-(* module_not_derived = 32'd1 *)
-(* src = "dut.sv:124.15-124.49" *)
-FullAdder \addbit[4].unit  (
+(* src = "dut.sv:124.5-124.50" *)
+FullAdder unit_4 (
 .A(A[4]),
 .B(B[4]),
 .Cin(CC[4]),
 .Cout(CC[5]),
 .S(S[4])
 );
-(* module_not_derived = 32'd1 *)
-(* src = "dut.sv:124.15-124.49" *)
-FullAdder \addbit[5].unit  (
+(* src = "dut.sv:124.5-124.50" *)
+FullAdder unit_5 (
 .A(A[5]),
 .B(B[5]),
 .Cin(CC[5]),
@@ -145,83 +134,76 @@
 assign { CC[6], CC[0] } = { Cout, Cin };
 endmodule
 (* dynports =  1  *)
+(* src = "dut.sv:65.5-65.86" *)
 (* hdlname = "RippleCarryAdder" *)
-(* src = "dut.sv:109.1-128.10" *)
 module \$paramod\RippleCarryAdder\N=s32'00000000000000000000000000000111 (A, B, Cin, S, Cout);
-(* src = "dut.sv:111.15-111.16" *)
+(* src = "dut.sv:109.43-109.44" *)
 input [6:0] A;
 wire [6:0] A;
-(* src = "dut.sv:112.15-112.16" *)
+(* src = "dut.sv:109.45-109.46" *)
 input [6:0] B;
 wire [6:0] B;
-(* src = "dut.sv:113.7-113.10" *)
+(* src = "dut.sv:109.47-109.50" *)
 input Cin;
 wire Cin;
-(* src = "dut.sv:114.16-114.17" *)
+(* src = "dut.sv:109.51-109.52" *)
 output [6:0] S;
 wire [6:0] S;
-(* src = "dut.sv:115.8-115.12" *)
+(* src = "dut.sv:109.53-109.57" *)
 output Cout;
 wire Cout;
 (* src = "dut.sv:116.12-116.14" *)
 wire [7:0] CC;
-(* module_not_derived = 32'd1 *)
-(* src = "dut.sv:124.15-124.49" *)
-FullAdder \addbit[0].unit  (
+(* src = "dut.sv:124.5-124.50" *)
+FullAdder unit (
 .A(A[0]),
 .B(B[0]),
 .Cin(Cin),
 .Cout(CC[1]),
 .S(S[0])
 );
-(* module_not_derived = 32'd1 *)
-(* src = "dut.sv:124.15-124.49" *)
-FullAdder \addbit[1].unit  (
+(* src = "dut.sv:124.5-124.50" *)
+FullAdder unit_1 (
 .A(A[1]),
 .B(B[1]),
 .Cin(CC[1]),
 .Cout(CC[2]),
 .S(S[1])
 );
-(* module_not_derived = 32'd1 *)
-(* src = "dut.sv:124.15-124.49" *)
-FullAdder \addbit[2].unit  (
+(* src = "dut.sv:124.5-124.50" *)
+FullAdder unit_2 (
 .A(A[2]),
 .B(B[2]),
 .Cin(CC[2]),
 .Cout(CC[3]),
 .S(S[2])
 );
-(* module_not_derived = 32'd1 *)
-(* src = "dut.sv:124.15-124.49" *)
-FullAdder \addbit[3].unit  (
+(* src = "dut.sv:124.5-124.50" *)
+FullAdder unit_3 (
 .A(A[3]),
 .B(B[3]),
 .Cin(CC[3]),
 .Cout(CC[4]),
 .S(S[3])
 );
-(* module_not_derived = 32'd1 *)
-(* src = "dut.sv:124.15-124.49" *)
-FullAdder \addbit[4].unit  (
+(* src = "dut.sv:124.5-124.50" *)
+FullAdder unit_4 (
 .A(A[4]),
 .B(B[4]),
 .Cin(CC[4]),
 .Cout(CC[5]),
 .S(S[4])
 );
-(* module_not_derived = 32'd1 *)
-(* src = "dut.sv:124.15-124.49" *)
-FullAdder \addbit[5].unit  (
+(* src = "dut.sv:124.5-124.50" *)
+FullAdder unit_5 (
 .A(A[5]),
 .B(B[5]),
 .Cin(CC[5]),
 .Cout(CC[6]),
 .S(S[5])
 );
-(* module_not_derived = 32'd1 *)
-(* src = "dut.sv:124.15-124.49" *)
-FullAdder \addbit[6].unit  (
+(* src = "dut.sv:124.5-124.50" *)
+FullAdder unit_6 (
 .A(A[6]),
 .B(B[6]),
 .Cin(CC[6]),
@@ -277,8 +259,8 @@
 );
 endmodule
 (* dynports =  1  *)
-(* top =  1  *)
 (* src = "dut.sv:77.1-107.10" *)
+(* top =  1  *)
 module Multiplier_2D(A, B, P);
 (* src = "dut.sv:78.15-78.16" *)
 input [3:0] A;
@@ -296,110 +278,99 @@
 wire [7:0] \PP[2] ;
 (* src = "dut.sv:82.16-82.18" *)
 wire [7:0] \PP[3] ;
-(* src = "dut.sv:94.35-94.39" *)
 wire \addPartialProduct[1].Cout ;
-(* src = "dut.sv:94.20-94.22" *)
 wire [4:0] \addPartialProduct[1].gA ;
 wire [3:0] \addPartialProduct[1].gB ;
-(* src = "dut.sv:94.26-94.28" *)
 wire [4:0] \addPartialProduct[1].gS ;
-(* src = "dut.sv:94.35-94.39" *)
 wire \addPartialProduct[2].Cout ;
-(* src = "dut.sv:94.20-94.22" *)
 wire [5:0] \addPartialProduct[2].gA ;
-(* src = "dut.sv:94.23-94.25" *)
 wire [5:0] \addPartialProduct[2].gB ;
-(* src = "dut.sv:94.26-94.28" *)
 wire [5:0] \addPartialProduct[2].gS ;
-(* src = "dut.sv:94.35-94.39" *)
 wire \addPartialProduct[3].Cout ;
-(* src = "dut.sv:94.20-94.22" *)
 wire [6:0] \addPartialProduct[3].gA ;
-(* src = "dut.sv:94.23-94.25" *)
 wire [6:0] \addPartialProduct[3].gB ;
-(* src = "dut.sv:94.26-94.28" *)
 wire [6:0] \addPartialProduct[3].gS ;
 \$_AND_  _00_ (
 .A(B[1]),
-.B(A[3]),
-.Y(\addPartialProduct[1].gA [4])
+.B(A[0]),
+.Y(\addPartialProduct[1].gA [1])
 );
 \$_AND_  _01_ (
+.A(A[1]),
+.B(B[1]),
+.Y(\addPartialProduct[1].gA [2])
+);
+\$_AND_  _02_ (
+.A(A[2]),
+.B(B[1]),
+.Y(\addPartialProduct[1].gA [3])
+);
+\$_AND_  _03_ (
+.A(A[3]),
+.B(B[1]),
+.Y(\addPartialProduct[1].gA [4])
+);
+\$_AND_  _04_ (
 .A(B[2]),
 .B(A[0]),
 .Y(\addPartialProduct[2].gA [2])
 );
-\$_AND_  _02_ (
-.A(A[1]),
-.B(B[2]),
+\$_AND_  _05_ (
+.A(B[2]),
+.B(A[1]),
 .Y(\addPartialProduct[2].gA [3])
 );
-\$_AND_  _03_ (
-.A(A[2]),
-.B(B[2]),
+\$_AND_  _06_ (
+.A(B[2]),
+.B(A[2]),
 .Y(\addPartialProduct[2].gA [4])
 );
-\$_AND_  _04_ (
+\$_AND_  _07_ (
 .A(B[2]),
 .B(A[3]),
 .Y(\addPartialProduct[2].gA [5])
 );
-\$_AND_  _05_ (
+\$_AND_  _08_ (
 .A(B[3]),
 .B(A[0]),
 .Y(\addPartialProduct[3].gA [3])
 );
-\$_AND_  _06_ (
+\$_AND_  _09_ (
 .A(B[3]),
 .B(A[1]),
 .Y(\addPartialProduct[3].gA [4])
 );
-\$_AND_  _07_ (
+\$_AND_  _10_ (
 .A(B[3]),
 .B(A[2]),
 .Y(\addPartialProduct[3].gA [5])
 );
-\$_AND_  _08_ (
+\$_AND_  _11_ (
 .A(B[3]),
 .B(A[3]),
 .Y(\addPartialProduct[3].gA [6])
 );
-\$_AND_  _09_ (
+\$_AND_  _12_ (
 .A(B[0]),
 .B(A[0]),
 .Y(\PP[0] [0])
 );
-\$_AND_  _10_ (
+\$_AND_  _13_ (
 .A(B[0]),
 .B(A[1]),
 .Y(\PP[0] [1])
 );
-\$_AND_  _11_ (
+\$_AND_  _14_ (
 .A(B[0]),
 .B(A[2]),
 .Y(\PP[0] [2])
 );
-\$_AND_  _12_ (
+\$_AND_  _15_ (
 .A(B[0]),
 .B(A[3]),
 .Y(\PP[0] [3])
 );
-\$_AND_  _13_ (
-.A(A[0]),
-.B(B[1]),
-.Y(\addPartialProduct[1].gA [1])
-);
-\$_AND_  _14_ (
-.A(A[1]),
-.B(B[1]),
-.Y(\addPartialProduct[1].gA [2])
-);
-\$_AND_  _15_ (
-.A(A[2]),
-.B(B[1]),
-.Y(\addPartialProduct[1].gA [3])
-);
-(* src = "dut.sv:100.28-101.55" *)
+(* src = "dut.sv:100.5-101.56" *)
 \$paramod\RippleCarryAdder\N=s32'00000000000000000000000000000101  \addPartialProduct[1].adder  (
 .A({ \addPartialProduct[1].gA [4:1], 1'h0 }),
 .B({ 1'h0, \PP[0]  }),
@@ -407,7 +378,7 @@
 .Cout(\addPartialProduct[1].Cout ),
 .S(\addPartialProduct[1].gS )
 );
-(* src = "dut.sv:100.28-101.55" *)
+(* src = "dut.sv:100.5-101.56" *)
 \$paramod\RippleCarryAdder\N=s32'00000000000000000000000000000110  \addPartialProduct[2].adder  (
 .A({ \addPartialProduct[2].gA [5:2], 2'h0 }),
 .B({ \addPartialProduct[1].Cout , \addPartialProduct[1].gS  }),
@@ -415,7 +386,7 @@
 .Cout(\addPartialProduct[2].Cout ),
 .S(\addPartialProduct[2].gS )
 );
-(* src = "dut.sv:100.28-101.55" *)
+(* src = "dut.sv:100.5-101.56" *)
 \$paramod\RippleCarryAdder\N=s32'00000000000000000000000000000111  \addPartialProduct[3].adder  (
 .A({ \addPartialProduct[3].gA [6:3], 3'h0 }),
 .B({ \addPartialProduct[2].Cout , \addPartialProduct[2].gS  }),
