
`define FPGA_SOURCE//使能后还有要设置DTCM ITCM //`define E203_ITCM_RAM_DP  5


//`define cache_memoty_ila_en
//`define   cache_ila_en
//`define   sirv_1cyc_sram_ctrl_cache_ila_en
//`define   main_memory_ila_en
//`define  main_memory_flash_ila_en

//`define  sm2_sm3_sha256_apb_ila_en


//`define e203_ifu_ila_en
//`define e203_itcm_ctrl_ila_en

//`define subsys_plic_ila_en

//`define e203_biu_ila_en
//`define e203_subsys_mems_ila_en


//`define e203_srams_ila_en//
//`define  e203_srams_dtcm_ila_en
//`define  e203_srams_itcm_ila_en

//`define  e203_cpu_top_ila_en

//`define  e203_core_ila_en



////`define sirv_debug_module_en


//`define sirv_flash_qspi_top_ila_en

