{"Source Block": ["hdl/library/axi_fan_control/axi_fan_control.v@638:693@HdlStmProcess", "    end\n  end\nend\n\n//axi registers read\nalways @(posedge up_clk) begin\n  if (s_axi_aresetn == 1'b0) begin\n    up_rack <= 'd0;\n    up_rdata <= 'd0;\n  end else begin\n    up_rack <= up_rreq_s;\n    if (up_rreq_s == 1'b1) begin\n      case (up_raddr_s)\n        8'h00: up_rdata <= CORE_VERSION;\n        8'h01: up_rdata <= ID;\n        8'h02: up_rdata <= up_scratch;\n        8'h03: up_rdata <= CORE_MAGIC;\n        8'h10: up_rdata <= up_irq_mask;\n        8'h11: up_rdata <= up_irq_pending;\n        8'h12: up_rdata <= up_irq_source;\n        8'h20: up_rdata <= up_resetn;\n        8'h21: up_rdata <= pwm_width;\n        8'h22: up_rdata <= up_tacho_val;\n        8'h23: up_rdata <= up_tacho_tol;\n        8'h24: up_rdata <= INTERNAL_SYSMONE;\n        8'h30: up_rdata <= PWM_PERIOD;\n        8'h31: up_rdata <= up_tacho_avg_sum;\n        8'h32: up_rdata <= sysmone_temp;\n        8'h40: up_rdata <= up_temp_00_h;\n        8'h41: up_rdata <= up_temp_25_l;\n        8'h42: up_rdata <= up_temp_25_h;\n        8'h43: up_rdata <= up_temp_50_l;\n        8'h44: up_rdata <= up_temp_50_h;\n        8'h45: up_rdata <= up_temp_75_l;\n        8'h46: up_rdata <= up_temp_75_h;\n        8'h47: up_rdata <= up_temp_100_l;\n        8'h50: up_rdata <= up_tacho_25;\n        8'h51: up_rdata <= up_tacho_50;\n        8'h52: up_rdata <= up_tacho_75;\n        8'h53: up_rdata <= up_tacho_100;\n        8'h54: up_rdata <= up_tacho_25_tol;\n        8'h55: up_rdata <= up_tacho_50_tol;\n        8'h56: up_rdata <= up_tacho_75_tol;\n        8'h57: up_rdata <= up_tacho_100_tol;\n        default: up_rdata <= 0;\n      endcase\n    end else begin\n      up_rdata <= 32'd0;\n    end\n  end\nend\n\n//IRQ handling\nalways @(posedge up_clk) begin\n  if (up_resetn == 1'b0) begin\n    irq <= 1'b0;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[643, "always @(posedge up_clk) begin\n"], [644, "  if (s_axi_aresetn == 1'b0) begin\n"], [645, "    up_rack <= 'd0;\n"], [646, "    up_rdata <= 'd0;\n"], [647, "  end else begin\n"], [648, "    up_rack <= up_rreq_s;\n"], [649, "    if (up_rreq_s == 1'b1) begin\n"], [650, "      case (up_raddr_s)\n"], [651, "        8'h00: up_rdata <= CORE_VERSION;\n"], [652, "        8'h01: up_rdata <= ID;\n"], [653, "        8'h02: up_rdata <= up_scratch;\n"], [654, "        8'h03: up_rdata <= CORE_MAGIC;\n"], [655, "        8'h10: up_rdata <= up_irq_mask;\n"], [656, "        8'h11: up_rdata <= up_irq_pending;\n"], [657, "        8'h12: up_rdata <= up_irq_source;\n"], [658, "        8'h20: up_rdata <= up_resetn;\n"], [659, "        8'h21: up_rdata <= pwm_width;\n"], [660, "        8'h22: up_rdata <= up_tacho_val;\n"], [661, "        8'h23: up_rdata <= up_tacho_tol;\n"], [662, "        8'h24: up_rdata <= INTERNAL_SYSMONE;\n"], [663, "        8'h30: up_rdata <= PWM_PERIOD;\n"], [664, "        8'h31: up_rdata <= up_tacho_avg_sum;\n"], [665, "        8'h32: up_rdata <= sysmone_temp;\n"], [666, "        8'h40: up_rdata <= up_temp_00_h;\n"], [667, "        8'h41: up_rdata <= up_temp_25_l;\n"], [668, "        8'h42: up_rdata <= up_temp_25_h;\n"], [669, "        8'h43: up_rdata <= up_temp_50_l;\n"], [670, "        8'h44: up_rdata <= up_temp_50_h;\n"], [671, "        8'h45: up_rdata <= up_temp_75_l;\n"], [672, "        8'h46: up_rdata <= up_temp_75_h;\n"], [673, "        8'h47: up_rdata <= up_temp_100_l;\n"], [674, "        8'h50: up_rdata <= up_tacho_25;\n"], [675, "        8'h51: up_rdata <= up_tacho_50;\n"], [676, "        8'h52: up_rdata <= up_tacho_75;\n"], [677, "        8'h53: up_rdata <= up_tacho_100;\n"], [678, "        8'h54: up_rdata <= up_tacho_25_tol;\n"], [679, "        8'h55: up_rdata <= up_tacho_50_tol;\n"], [680, "        8'h56: up_rdata <= up_tacho_75_tol;\n"], [681, "        8'h57: up_rdata <= up_tacho_100_tol;\n"], [682, "        default: up_rdata <= 0;\n"], [683, "      endcase\n"], [685, "      up_rdata <= 32'd0;\n"], [688, "end\n"]], "Add": [[683, "  always @(posedge up_clk) begin\n"], [683, "    if (up_resetn == 1'b0) begin\n"], [683, "      irq <= 1'b0;\n"], [685, "      irq <= |up_irq_pending;\n"]]}}