ENOMEM	,	V_69
pipe3_dpll_params	,	V_4
control_pdev	,	V_64
"ti,phy-pipe3-sata"	,	L_4
of_match_device	,	F_26
ti_pipe3_remove	,	F_45
dev_info	,	F_34
PLL_IDLE_TIME	,	V_50
"unable to get div-clk\n"	,	L_24
phy_get_drvdata	,	F_9
"unable to get dpll ref clk\n"	,	L_18
dpll_reset_syscon	,	V_49
phy_provider	,	V_58
wkupclk	,	V_73
ti_pipe3_dpll_program	,	F_16
dev	,	V_12
ti_pipe3_probe	,	F_24
ti_pipe3	,	V_5
PLL_SD_SHIFT	,	V_43
of_device_is_compatible	,	F_19
of_parse_phandle	,	F_37
val	,	V_15
"couldn't get pllreset reg. offset\n"	,	L_16
clk	,	V_67
"unable to get wkupclk\n"	,	L_13
PLL_IDLE	,	V_48
"syscon-pllreset"	,	L_14
params	,	V_11
pll_ctrl_base	,	V_19
PLL_SELFREQDCO_MASK	,	V_30
devm_of_phy_provider_register	,	F_44
node	,	V_62
"unable to get phy-div clk\n"	,	L_22
"Failed to enable wkupclk %d\n"	,	L_29
ti_pipe3_power_on	,	F_11
of_node	,	V_47
SATA_PLL_SOFT_RESET	,	V_54
GFP_KERNEL	,	V_68
PLL_REGN_SHIFT	,	V_28
SET_PLL_GO	,	V_45
syscon_regmap_lookup_by_phandle	,	F_33
ENODEV	,	V_74
freq	,	V_31
"no DPLL data\n"	,	L_6
device_node	,	V_61
"dpll_ref_m2"	,	L_19
ti_pipe3_writel	,	F_3
"DPLL failed to lock\n"	,	L_2
"Failed to enable div_clk %d\n"	,	L_30
PLL_REGM_F_SHIFT	,	V_39
sd	,	V_42
__raw_writel	,	F_4
EBUSY	,	V_22
pm_runtime_disable	,	F_46
time_after	,	F_15
__raw_readl	,	F_2
clk_prepare_enable	,	F_41
"unable to get dpll ref m2 clk\n"	,	L_20
PLL_GO	,	V_44
"div-clk"	,	L_23
devm_ioremap_resource	,	F_28
"refclk"	,	L_10
ti_pipe3_disable_clocks	,	F_23
dpll_params	,	V_23
PLL_SELFREQDCO_SHIFT	,	V_32
sata_refclk_enabled	,	V_76
m	,	V_34
n	,	V_27
devm_phy_create	,	F_42
regmap_update_bits	,	F_22
EINVAL	,	V_24
PLL_REGM_MASK	,	V_33
jiffies	,	V_17
x	,	V_13
dpll_reset_reg	,	V_53
PLL_TICOPWDN	,	V_51
"sysclk"	,	L_8
"No DPLL configuration for %lu Hz SYS CLK\n"	,	L_1
platform_device	,	V_55
ERR_PTR	,	F_32
phy	,	V_6
PLL_REGM_SHIFT	,	V_35
ti_pipe3_id_table	,	V_70
data	,	V_3
__iomem	,	T_2
ti_pipe3_power_off	,	F_8
pdev	,	V_56
PLL_CONFIGURATION3	,	V_40
"Failed to power down: PLL_STATUS 0x%x\n"	,	L_5
PLL_CONFIGURATION4	,	V_36
omap_control_phy_power	,	F_10
PLL_CONFIGURATION1	,	V_25
u32	,	T_1
PLL_CONFIGURATION2	,	V_29
generic_phy	,	V_57
PLL_SD_MASK	,	V_41
mf	,	V_38
ret	,	V_46
res	,	V_60
offset	,	V_2
resource	,	V_59
"unable to get refclk\n"	,	L_11
ti_pipe3_dpll_wait_lock	,	F_12
"can't get syscon-pllreset, sata dpll won't idle\n"	,	L_15
"wkupclk"	,	L_12
PTR_ERR	,	F_30
PLL_STATUS	,	V_20
dpll_map	,	V_9
clk_get_rate	,	F_6
ti_pipe3_enable_clocks	,	F_18
PLL_LDOPWDN	,	V_52
"pll_ctrl"	,	L_7
div_clk	,	V_75
ops	,	V_77
of_phy_simple_xlate	,	V_78
disable_refclk	,	V_79
pipe3_dpll_map	,	V_8
"dpll_ref"	,	L_17
clk_set_rate	,	F_36
platform_set_drvdata	,	F_39
devm_kzalloc	,	F_25
of_find_device_by_node	,	F_38
of_property_read_u32_index	,	F_35
PLL_REGM_F_MASK	,	V_37
PLL_REGN_MASK	,	V_26
ti_pipe3_init	,	F_17
disable_wkupclk	,	V_80
timeout	,	V_16
dev_err	,	F_7
msecs_to_jiffies	,	F_13
"Failed to get control device\n"	,	L_27
rate	,	V_7
phy_set_drvdata	,	F_43
sys_clk	,	V_10
"phy-div"	,	L_21
of_device_id	,	V_65
ti_pipe3_readl	,	F_1
addr	,	V_1
IORESOURCE_MEM	,	V_71
"Failed to get control device phandle\n"	,	L_26
"unable to get sysclk\n"	,	L_9
pm_runtime_enable	,	F_40
"Failed to enable refclk %d\n"	,	L_28
ti_pipe3_get_dpll_params	,	F_5
devm_clk_get	,	F_31
control_node	,	V_63
"ti,phy-pipe3-pcie"	,	L_3
platform_get_resource_byname	,	F_27
match	,	V_66
refclk	,	V_72
clk_disable_unprepare	,	F_47
PLL_LOCK_TIME	,	V_18
ti_pipe3_exit	,	F_21
"ctrl-module"	,	L_25
control_dev	,	V_14
PLL_LOCK	,	V_21
omap_control_pcie_pcs	,	F_20
cpu_relax	,	F_14
IS_ERR	,	F_29
