<profile>

<section name = "Vivado HLS Report for 'xillybus_wrapper_big_mult_v3small_71_24_17_s'" level="0">
<item name = "Date">Wed Oct 14 17:26:13 2015
</item>
<item name = "Version">2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)</item>
<item name = "Project">coprocess</item>
<item name = "Solution">example</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="default">10.00, 8.47, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">55, 55, 55, 55, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">30, 30, 6, -, -, 5, no</column>
<column name="- Loop 2">8, 8, 2, -, -, 4, no</column>
<column name="- Loop 3">12, 12, 3, -, -, 4, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Expression">-, -, 0, 2433</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 3, 0, 0</column>
<column name="Memory">0, -, 164, 8</column>
<column name="Multiplexer">-, -, -, 157</column>
<column name="Register">-, -, 342, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 1, ~0, 4</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="xillybus_wrapper_mul_41s_24ns_41_4_U6">xillybus_wrapper_mul_41s_24ns_41_4, 0, 3, 0, 0</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="pp_V_U">xillybus_wrapper_big_mult_v3small_71_24_17_s_pp_V, 0, 82, 4, 5, 41, 1, 205</column>
<column name="pps_V_U">xillybus_wrapper_big_mult_v3small_71_24_17_s_pp_V, 0, 82, 4, 5, 41, 1, 205</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="Ui_1_fu_434_p2">+, 0, 0, 7, 5, 7</column>
<column name="i_3_fu_368_p2">+, 0, 0, 3, 1, 3</column>
<column name="i_4_fu_212_p2">+, 0, 0, 3, 3, 1</column>
<column name="tmp_1_fu_401_p2">+, 0, 0, 3, 3, 1</column>
<column name="tmp_2_fu_234_p2">+, 0, 0, 7, 5, 7</column>
<column name="tmp_7_fu_357_p2">+, 0, 0, 2, 2, 2</column>
<column name="tmp_9_fu_388_p2">+, 0, 0, 41, 41, 41</column>
<column name="tmp_21_fu_261_p2">-, 0, 0, 7, 7, 7</column>
<column name="tmp_22_fu_265_p2">-, 0, 0, 7, 7, 7</column>
<column name="tmp_23_fu_270_p2">-, 0, 0, 7, 7, 7</column>
<column name="tmp_27_fu_296_p2">-, 0, 0, 7, 7, 7</column>
<column name="tmp_40_fu_458_p2">-, 0, 0, 7, 7, 7</column>
<column name="tmp_44_fu_491_p2">-, 0, 0, 7, 7, 7</column>
<column name="Ui_fu_240_p3">Select, 0, 0, 7, 1, 7</column>
<column name="tmp_24_fu_274_p3">Select, 0, 0, 7, 1, 7</column>
<column name="tmp_25_fu_282_p3">Select, 0, 0, 71, 1, 71</column>
<column name="tmp_26_fu_289_p3">Select, 0, 0, 7, 1, 7</column>
<column name="tmp_41_fu_464_p3">Select, 0, 0, 7, 1, 7</column>
<column name="tmp_42_fu_472_p3">Select, 0, 0, 7, 1, 7</column>
<column name="tmp_43_fu_480_p3">Select, 0, 0, 7, 1, 7</column>
<column name="tmp_50_fu_522_p3">Select, 0, 0, 95, 1, 95</column>
<column name="p_Result_30_fu_322_p2">and, 0, 0, 98, 71, 71</column>
<column name="p_demorgan_fu_541_p2">and, 0, 0, 136, 95, 95</column>
<column name="tmp_54_fu_553_p2">and, 0, 0, 136, 95, 95</column>
<column name="tmp_55_fu_559_p2">and, 0, 0, 136, 95, 95</column>
<column name="exitcond2_fu_206_p2">icmp, 0, 0, 2, 3, 3</column>
<column name="exitcond3_fu_342_p2">icmp, 0, 0, 2, 3, 3</column>
<column name="exitcond_fu_395_p2">icmp, 0, 0, 2, 3, 4</column>
<column name="tmp_19_fu_248_p2">icmp, 0, 0, 3, 7, 7</column>
<column name="tmp_38_fu_448_p2">icmp, 0, 0, 11, 32, 32</column>
<column name="tmp_s_fu_218_p2">icmp, 0, 0, 2, 3, 4</column>
<column name="tmp_30_fu_310_p2">lshr, 0, 0, 216, 71, 71</column>
<column name="tmp_31_fu_316_p2">lshr, 0, 0, 216, 2, 71</column>
<column name="tmp_52_fu_535_p2">lshr, 0, 0, 295, 2, 95</column>
<column name="p_Result_29_fu_565_p2">or, 0, 0, 136, 95, 95</column>
<column name="tmp_48_fu_506_p2">shl, 0, 0, 295, 95, 95</column>
<column name="tmp_51_fu_529_p2">shl, 0, 0, 295, 2, 95</column>
<column name="tmp_53_fu_547_p2">xor, 0, 0, 136, 95, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">6, 15, 1, 15</column>
<column name="ap_return">95, 2, 95, 190</column>
<column name="i_1_reg_166">3, 2, 3, 6</column>
<column name="i_2_reg_189">3, 2, 3, 6</column>
<column name="i_reg_154">3, 2, 3, 6</column>
<column name="pp_V_address0">3, 4, 3, 12</column>
<column name="pps_V_address0">3, 6, 3, 18</column>
<column name="pps_V_d0">41, 3, 41, 123</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="Lo_assign_reg_606">6, 0, 7, 1</column>
<column name="Ui_reg_615">7, 0, 7, 0</column>
<column name="ap_CS_fsm">14, 0, 14, 0</column>
<column name="ap_return_preg">95, 0, 95, 0</column>
<column name="i_1_reg_166">3, 0, 3, 0</column>
<column name="i_2_reg_189">3, 0, 3, 0</column>
<column name="i_3_reg_650">3, 0, 3, 0</column>
<column name="i_4_reg_601">3, 0, 3, 0</column>
<column name="i_reg_154">3, 0, 3, 0</column>
<column name="p_Val2_s_reg_177">95, 0, 95, 0</column>
<column name="tmp_1_reg_658">3, 0, 3, 0</column>
<column name="tmp_33_reg_627">41, 0, 41, 0</column>
<column name="tmp_37_reg_673">17, 0, 17, 0</column>
<column name="tmp_38_reg_678">1, 0, 1, 0</column>
<column name="tmp_41_reg_683">7, 0, 7, 0</column>
<column name="tmp_42_reg_688">7, 0, 7, 0</column>
<column name="tmp_43_reg_693">7, 0, 7, 0</column>
<column name="tmp_6_reg_635">3, 0, 64, 61</column>
<column name="tmp_reg_593">24, 0, 41, 17</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, xillybus_wrapper_big_mult_v3small&lt;71, 24, 17&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, xillybus_wrapper_big_mult_v3small&lt;71, 24, 17&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, xillybus_wrapper_big_mult_v3small&lt;71, 24, 17&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, xillybus_wrapper_big_mult_v3small&lt;71, 24, 17&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, xillybus_wrapper_big_mult_v3small&lt;71, 24, 17&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, xillybus_wrapper_big_mult_v3small&lt;71, 24, 17&gt;, return value</column>
<column name="ap_return">out, 95, ap_ctrl_hs, xillybus_wrapper_big_mult_v3small&lt;71, 24, 17&gt;, return value</column>
<column name="a_V">in, 71, ap_none, a_V, scalar</column>
<column name="b_V">in, 24, ap_none, b_V, scalar</column>
</table>
</item>
</section>
</profile>
