# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../COUNTER_IP.ip_user_files/bd/P_COUNTER/ip/P_COUNTER_util_vector_logic_0_0/sim/P_COUNTER_util_vector_logic_0_0.v" \
"../../../../COUNTER_IP.ip_user_files/bd/P_COUNTER/ip/P_COUNTER_util_vector_logic_1_0/sim/P_COUNTER_util_vector_logic_1_0.v" \
"../../../../COUNTER_IP.ip_user_files/bd/P_COUNTER/ip/P_COUNTER_util_vector_logic_2_0/sim/P_COUNTER_util_vector_logic_2_0.v" \
"../../../../COUNTER_IP.ip_user_files/bd/P_COUNTER/ip/P_COUNTER_util_vector_logic_3_0/sim/P_COUNTER_util_vector_logic_3_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
