// Seed: 1276620481
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign module_1.id_1 = 0;
  wire id_3;
endmodule
module module_1 (
    output tri1 id_0,
    output wor id_1,
    input tri0 id_2,
    output uwire id_3,
    input tri id_4,
    input uwire id_5,
    input wand id_6,
    output wire id_7,
    input uwire id_8,
    input uwire id_9,
    output wire id_10,
    output wand id_11,
    input supply1 id_12,
    input supply1 id_13,
    input supply1 id_14
    , id_21,
    input wand id_15,
    input tri0 id_16,
    output uwire id_17,
    input uwire id_18,
    input wand id_19
);
  wire id_22;
  assign id_21 = id_13;
  parameter id_23 = -1'b0;
  parameter id_24 = -1 ^ id_23[-1];
  logic id_25;
  ;
  module_0 modCall_1 (
      id_21,
      id_21
  );
endmodule
