<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>IRIS: dram-simplesdram.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css">
<link href="doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.8 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
  <div class="navpath"><a class="el" href="dir_014faa727c0b2aaba2cbdd8f326de4f6.html">source</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_4516642e80adc9bf50ea604a2fbf2492.html">zesto</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_818e3a37e58460011f98c43952957263.html">ZCOMPS-dram</a>
  </div>
</div>
<div class="contents">
<h1>dram-simplesdram.cpp</h1><a href="dram-simplesdram_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/* dram-simplesdram.cpp: Simple SDRAM memory model  </span>
<a name="l00002"></a>00002 <span class="comment"></span>
<a name="l00003"></a>00003 <span class="comment">   This assumes a full 8GB of physical memory for the</span>
<a name="l00004"></a>00004 <span class="comment">   purposes of selecting which physical address bits to</span>
<a name="l00005"></a>00005 <span class="comment">   use for different indexing purposes (e.g., bank selection).</span>
<a name="l00006"></a>00006 <span class="comment"></span>
<a name="l00007"></a>00007 <span class="comment">   User specifies:</span>
<a name="l00008"></a>00008 <span class="comment"></span>
<a name="l00009"></a>00009 <span class="comment">   Banks - number of DRAM arrays per chip</span>
<a name="l00010"></a>00010 <span class="comment">   Ranks - number of chips (assume 1 rank per chip)</span>
<a name="l00011"></a>00011 <span class="comment">  </span>
<a name="l00012"></a>00012 <span class="comment">   We assume 4KB pages (num columns)</span>
<a name="l00013"></a>00013 <span class="comment">   We assume an external memory bus width equal to the FSB width</span>
<a name="l00014"></a>00014 <span class="comment">   Any remaining bits are used for row select.</span>
<a name="l00015"></a>00015 <span class="comment"></span>
<a name="l00016"></a>00016 <span class="comment">   We assume the 33-bit physical address is decomposed as:</span>
<a name="l00017"></a>00017 <span class="comment">  </span>
<a name="l00018"></a>00018 <span class="comment">   32                                                 0</span>
<a name="l00019"></a>00019 <span class="comment">   +----------+---------+----------+---------+--------+</span>
<a name="l00020"></a>00020 <span class="comment">   | rank num | row num | bank num | col num | unused |</span>
<a name="l00021"></a>00021 <span class="comment">   +----------+---------+----------+---------+--------+</span>
<a name="l00022"></a>00022 <span class="comment"></span>
<a name="l00023"></a>00023 <span class="comment">   Access is determined by:</span>
<a name="l00024"></a>00024 <span class="comment"></span>
<a name="l00025"></a>00025 <span class="comment">   t_RAS = row access strobe (active to precharge delay)</span>
<a name="l00026"></a>00026 <span class="comment">   t_RCD = row command delay (active to read/write delay)</span>
<a name="l00027"></a>00027 <span class="comment">   t_CAS = column access strobe (read/write to data-out/in)</span>
<a name="l00028"></a>00028 <span class="comment">   t_WR  = write recovery time (write to precharge delay)</span>
<a name="l00029"></a>00029 <span class="comment">   t_RP  = row precharge latency (precharge to active min delay)</span>
<a name="l00030"></a>00030 <span class="comment"></span>
<a name="l00031"></a>00031 <span class="comment">   We're not properly simulating data bus contention at this time</span>
<a name="l00032"></a>00032 <span class="comment">   (that requires much uglier callbacks, or much more sophisticated</span>
<a name="l00033"></a>00033 <span class="comment">    command sequencing/timing to ensure that conflicts don't happen) */</span>
<a name="l00034"></a>00034 <span class="comment">/*</span>
<a name="l00035"></a>00035 <span class="comment"> * __COPYRIGHT__ GT</span>
<a name="l00036"></a>00036 <span class="comment"> */</span>
<a name="l00037"></a>00037 
<a name="l00038"></a><a class="code" href="dram-simplesdram_8cpp.html#9146ade7ce24e3db226a973a59063892">00038</a> <span class="preprocessor">#define COMPONENT_NAME "simplesdram"</span>
<a name="l00039"></a>00039 <span class="preprocessor"></span>
<a name="l00040"></a>00040 <span class="preprocessor">#ifdef DRAM_PARSE_ARGS</span>
<a name="l00041"></a>00041 <span class="preprocessor"></span><span class="keywordflow">if</span>(!strcasecmp(<a class="code" href="bpred-2bc_8cpp.html#9146ade7ce24e3db226a973a59063892">COMPONENT_NAME</a>,type))
<a name="l00042"></a>00042 {
<a name="l00043"></a>00043   <span class="keywordtype">int</span> ranks;
<a name="l00044"></a>00044   <span class="keywordtype">int</span> banks;
<a name="l00045"></a>00045   <span class="keywordtype">double</span> <a class="code" href="config__constants_8h.html#922b63d06cf57b48a984342835b4e871">t_RAS</a>; <span class="comment">/* in ns */</span>
<a name="l00046"></a>00046   <span class="keywordtype">double</span> <a class="code" href="config__constants_8h.html#6230a7fc83ebdda3c94d2268a38194ed">t_RCD</a>; <span class="comment">/* in ns */</span>
<a name="l00047"></a>00047   <span class="keywordtype">double</span> <a class="code" href="config__constants_8h.html#3650e278079b6a0bf6732709f2637bad">t_CAS</a>; <span class="comment">/* in ns */</span>
<a name="l00048"></a>00048   <span class="keywordtype">double</span> <a class="code" href="config__constants_8h.html#59cb204d6cd0bc9403224348bd724436">t_WR</a>;  <span class="comment">/* in ns */</span>
<a name="l00049"></a>00049   <span class="keywordtype">double</span> <a class="code" href="config__constants_8h.html#450ac5bc984f4919d77f393a415fcb67">t_RP</a>;  <span class="comment">/* in ns */</span>
<a name="l00050"></a>00050   <span class="keywordtype">int</span> refresh_period; <span class="comment">/* in ms */</span>
<a name="l00051"></a>00051 
<a name="l00052"></a>00052   <span class="keywordflow">if</span>(sscanf(opt_string,<span class="stringliteral">"%*[^:]:%d:%d:%lf:%lf:%lf:%lf:%lf:%d"</span>,&amp;ranks,&amp;banks,&amp;t_RAS,&amp;t_RCD,&amp;t_CAS,&amp;t_WR,&amp;t_RP,&amp;refresh_period) != 8)
<a name="l00053"></a>00053     <a class="code" href="misc_8h.html#677da14e8c4326bde43622f233f1ead3">fatal</a>(<span class="stringliteral">"bad dram options string %s (should be \"simplesdram:ranks:banks:t_RAS:t_RCD:t_CAS:t_WR:t_RP:refresh_period\")"</span>,opt_string);
<a name="l00054"></a>00054   <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classdram__simplesdram__t.html">dram_simplesdram_t</a>(ranks,banks,t_RAS,t_RCD,t_CAS,t_WR,t_RP,refresh_period);
<a name="l00055"></a>00055 }
<a name="l00056"></a>00056 <span class="preprocessor">#else</span>
<a name="l00057"></a>00057 <span class="preprocessor"></span>
<a name="l00058"></a>00058 
<a name="l00059"></a><a class="code" href="classdram__simplesdram__t.html">00059</a> <span class="keyword">class </span><a class="code" href="classdram__simplesdram__t.html">dram_simplesdram_t</a>:<span class="keyword">public</span> <a class="code" href="classdram__t.html">dram_t</a>
<a name="l00060"></a>00060 {
<a name="l00061"></a>00061   <span class="keyword">protected</span>:
<a name="l00062"></a><a class="code" href="structdram__simplesdram__t_1_1dram__simplesdram__bank__t.html">00062</a>   <span class="keyword">struct </span><a class="code" href="structdram__simplesdram__t_1_1dram__simplesdram__bank__t.html">dram_simplesdram_bank_t</a>
<a name="l00063"></a>00063   {
<a name="l00064"></a><a class="code" href="structdram__simplesdram__t_1_1dram__simplesdram__bank__t.html#d90af291a99ce950c87ef1552db80fc8">00064</a>     <span class="keywordtype">int</span> <a class="code" href="structdram__simplesdram__t_1_1dram__simplesdram__bank__t.html#d90af291a99ce950c87ef1552db80fc8">current_row</a>; <span class="comment">/* row address, if any, currently held in row buffer */</span>
<a name="l00065"></a><a class="code" href="structdram__simplesdram__t_1_1dram__simplesdram__bank__t.html#3ca8390c388a2094a43947a172857df3">00065</a>     <a class="code" href="host_8h.html#72c250924ea62bad7fee5d58765cdc86">tick_t</a> <a class="code" href="structdram__simplesdram__t_1_1dram__simplesdram__bank__t.html#3ca8390c388a2094a43947a172857df3">when_available</a>; <span class="comment">/* cycle when previous command completed */</span>
<a name="l00066"></a><a class="code" href="structdram__simplesdram__t_1_1dram__simplesdram__bank__t.html#9e9aeb22897928ef6271726bff3b6760">00066</a>     <a class="code" href="host_8h.html#72c250924ea62bad7fee5d58765cdc86">tick_t</a> <a class="code" href="structdram__simplesdram__t_1_1dram__simplesdram__bank__t.html#9e9aeb22897928ef6271726bff3b6760">when_precharge_ready</a>; <span class="comment">/* cycle when precharge complete and activation can start */</span>
<a name="l00067"></a>00067   };
<a name="l00068"></a>00068 
<a name="l00069"></a><a class="code" href="classdram__simplesdram__t.html#c9a4538caa3feb52ea0cc344743bae98">00069</a>   <a class="code" href="host_8h.html#14de020ee0096509154b24721dbc901a">counter_t</a> <a class="code" href="classdram__simplesdram__t.html#c9a4538caa3feb52ea0cc344743bae98">row_buffer_hits</a>;
<a name="l00070"></a>00070 
<a name="l00071"></a><a class="code" href="classdram__simplesdram__t.html#f5ba9d77748fdfd788480a9fb2dcb8dd">00071</a>   <span class="keywordtype">int</span> <a class="code" href="classdram__simplesdram__t.html#f5ba9d77748fdfd788480a9fb2dcb8dd">num_ranks</a>;
<a name="l00072"></a><a class="code" href="classdram__simplesdram__t.html#a85882183dd042c33be5aeeb7bda43d1">00072</a>   <span class="keywordtype">int</span> <a class="code" href="classdram__simplesdram__t.html#a85882183dd042c33be5aeeb7bda43d1">num_banks</a>; <span class="comment">/* per rank */</span>
<a name="l00073"></a><a class="code" href="classdram__simplesdram__t.html#27363871f4e5abc4d467d566caf36225">00073</a>   <span class="keywordtype">int</span> <a class="code" href="classdram__simplesdram__t.html#27363871f4e5abc4d467d566caf36225">num_rows</a>; <span class="comment">/* per bank */</span>
<a name="l00074"></a><a class="code" href="classdram__simplesdram__t.html#e4c42ee1ee9ab08a9e5858bd49e27f2f">00074</a>   <span class="keywordtype">int</span> <a class="code" href="classdram__simplesdram__t.html#e4c42ee1ee9ab08a9e5858bd49e27f2f">c_RAS</a>; <span class="comment">/* in CPU cycles - different from command line parms! */</span>
<a name="l00075"></a><a class="code" href="classdram__simplesdram__t.html#5c55079a4ca6c021ade5ae1546df155e">00075</a>   <span class="keywordtype">int</span> <a class="code" href="classdram__simplesdram__t.html#5c55079a4ca6c021ade5ae1546df155e">c_RCD</a>; <span class="comment">/* in CPU cycles - different from command line parms! */</span>
<a name="l00076"></a><a class="code" href="classdram__simplesdram__t.html#a232228f2c46cd07cafcbe3fe633dffa">00076</a>   <span class="keywordtype">int</span> <a class="code" href="classdram__simplesdram__t.html#a232228f2c46cd07cafcbe3fe633dffa">c_CAS</a>; <span class="comment">/* in CPU cycles - different from command line parms! */</span>
<a name="l00077"></a><a class="code" href="classdram__simplesdram__t.html#ddc00e4bc5aed041685c2154324f2a12">00077</a>   <span class="keywordtype">int</span> <a class="code" href="classdram__simplesdram__t.html#ddc00e4bc5aed041685c2154324f2a12">c_WR</a>;  <span class="comment">/* in CPU cycles - different from command line parms! */</span>
<a name="l00078"></a><a class="code" href="classdram__simplesdram__t.html#769026f7739e8fff88b797bc2922bdf9">00078</a>   <span class="keywordtype">int</span> <a class="code" href="classdram__simplesdram__t.html#769026f7739e8fff88b797bc2922bdf9">c_RP</a>;  <span class="comment">/* in CPU cycles - different from command line parms! */</span>
<a name="l00079"></a>00079 
<a name="l00080"></a><a class="code" href="classdram__simplesdram__t.html#bd2bcb47aaa1b69e81eb159d720e7923">00080</a>   <span class="keywordtype">int</span> <a class="code" href="classdram__simplesdram__t.html#bd2bcb47aaa1b69e81eb159d720e7923">c_refresh</a>; <span class="comment">/* timestep per *row* refresh (!= DRAM refresh time; see comments in the constructor) */</span>
<a name="l00081"></a><a class="code" href="classdram__simplesdram__t.html#214d3e45d655c941e35f74748c308d75">00081</a>   <span class="keywordtype">int</span> <a class="code" href="classdram__simplesdram__t.html#214d3e45d655c941e35f74748c308d75">refresh_rank</a>;
<a name="l00082"></a><a class="code" href="classdram__simplesdram__t.html#ca4f44bffa2217a6cb6a88b56f60f027">00082</a>   <span class="keywordtype">int</span> <a class="code" href="classdram__simplesdram__t.html#ca4f44bffa2217a6cb6a88b56f60f027">refresh_bank</a>;
<a name="l00083"></a><a class="code" href="classdram__simplesdram__t.html#96e541f5cb266e75c2e0660bc4ba85fe">00083</a>   <span class="keywordtype">int</span> <a class="code" href="classdram__simplesdram__t.html#96e541f5cb266e75c2e0660bc4ba85fe">refresh_row</a>;
<a name="l00084"></a><a class="code" href="classdram__simplesdram__t.html#c4079911cdc1bdcb8a4051f75d339833">00084</a>   <a class="code" href="host_8h.html#72c250924ea62bad7fee5d58765cdc86">tick_t</a> <a class="code" href="classdram__simplesdram__t.html#c4079911cdc1bdcb8a4051f75d339833">last_refresh</a>;
<a name="l00085"></a>00085 
<a name="l00086"></a><a class="code" href="classdram__simplesdram__t.html#c439e85e8b07951b556062e268745d39">00086</a>   <span class="keywordtype">int</span> <a class="code" href="classdram__simplesdram__t.html#c439e85e8b07951b556062e268745d39">rank_shift</a>;
<a name="l00087"></a><a class="code" href="classdram__simplesdram__t.html#ef2e277e2eb76c50d80c614be19d30ea">00087</a>   <span class="keywordtype">int</span> <a class="code" href="classdram__simplesdram__t.html#ef2e277e2eb76c50d80c614be19d30ea">rank_mask</a>;
<a name="l00088"></a><a class="code" href="classdram__simplesdram__t.html#8358a46b5bad7e0637d20a8cbf0a00eb">00088</a>   <span class="keywordtype">int</span> <a class="code" href="classdram__simplesdram__t.html#8358a46b5bad7e0637d20a8cbf0a00eb">bank_shift</a>;
<a name="l00089"></a><a class="code" href="classdram__simplesdram__t.html#13f2693dc58e52765df98233fd06f30d">00089</a>   <span class="keywordtype">int</span> <a class="code" href="classdram__simplesdram__t.html#13f2693dc58e52765df98233fd06f30d">bank_mask</a>;
<a name="l00090"></a><a class="code" href="classdram__simplesdram__t.html#d8ab2a975a1a215ee6a8cc4ac5f73718">00090</a>   <span class="keywordtype">int</span> <a class="code" href="classdram__simplesdram__t.html#d8ab2a975a1a215ee6a8cc4ac5f73718">row_shift</a>;
<a name="l00091"></a><a class="code" href="classdram__simplesdram__t.html#276eafd4afec92fac241ee460c47822e">00091</a>   <span class="keywordtype">int</span> <a class="code" href="classdram__simplesdram__t.html#276eafd4afec92fac241ee460c47822e">row_mask</a>;
<a name="l00092"></a>00092 
<a name="l00093"></a><a class="code" href="classdram__simplesdram__t.html#5cd38660f3f475cb0f3dd36611841933">00093</a>   <span class="keyword">struct </span><a class="code" href="structdram__simplesdram__t_1_1dram__simplesdram__bank__t.html">dram_simplesdram_bank_t</a> ** <a class="code" href="classdram__simplesdram__t.html#5cd38660f3f475cb0f3dd36611841933">array</a>;  <span class="comment">/* first index = rank, second = bank */</span>
<a name="l00094"></a>00094 
<a name="l00095"></a>00095   <span class="comment">/* assume single channel */</span>
<a name="l00096"></a><a class="code" href="classdram__simplesdram__t.html#d615cd81cedfe03d115cd5880f554da5">00096</a>   <a class="code" href="host_8h.html#72c250924ea62bad7fee5d58765cdc86">tick_t</a> <a class="code" href="classdram__simplesdram__t.html#d615cd81cedfe03d115cd5880f554da5">when_command_bus_ready</a>;
<a name="l00097"></a><a class="code" href="classdram__simplesdram__t.html#59cc66ac28a70a8dba4306a7c401575d">00097</a>   <a class="code" href="host_8h.html#72c250924ea62bad7fee5d58765cdc86">tick_t</a> <a class="code" href="classdram__simplesdram__t.html#59cc66ac28a70a8dba4306a7c401575d">when_data_bus_ready</a>;
<a name="l00098"></a>00098 
<a name="l00099"></a>00099   <span class="comment">/* METHOD IMPLEMENTATIONS */</span>
<a name="l00100"></a>00100 
<a name="l00101"></a>00101   <span class="keyword">public</span>:
<a name="l00102"></a>00102   <span class="comment">/* CREATE */</span>
<a name="l00103"></a><a class="code" href="classdram__simplesdram__t.html#4779204718761f06ad9c9656f5dd9d22">00103</a>   <a class="code" href="classdram__simplesdram__t.html#4779204718761f06ad9c9656f5dd9d22">dram_simplesdram_t</a>(<span class="keywordtype">int</span> arg_num_ranks,
<a name="l00104"></a>00104                      <span class="keywordtype">int</span> arg_num_banks,
<a name="l00105"></a>00105                      <span class="keywordtype">double</span> <a class="code" href="config__constants_8h.html#922b63d06cf57b48a984342835b4e871">t_RAS</a>,
<a name="l00106"></a>00106                      <span class="keywordtype">double</span> <a class="code" href="config__constants_8h.html#6230a7fc83ebdda3c94d2268a38194ed">t_RCD</a>,
<a name="l00107"></a>00107                      <span class="keywordtype">double</span> <a class="code" href="config__constants_8h.html#3650e278079b6a0bf6732709f2637bad">t_CAS</a>,
<a name="l00108"></a>00108                      <span class="keywordtype">double</span> <a class="code" href="config__constants_8h.html#59cb204d6cd0bc9403224348bd724436">t_WR</a>,
<a name="l00109"></a>00109                      <span class="keywordtype">double</span> <a class="code" href="config__constants_8h.html#450ac5bc984f4919d77f393a415fcb67">t_RP</a>,
<a name="l00110"></a>00110                      <span class="keywordtype">int</span> arg_refresh_period
<a name="l00111"></a>00111                     ): <a class="code" href="classdram__simplesdram__t.html#214d3e45d655c941e35f74748c308d75">refresh_rank</a>(0), <a class="code" href="classdram__simplesdram__t.html#ca4f44bffa2217a6cb6a88b56f60f027">refresh_bank</a>(0), <a class="code" href="classdram__simplesdram__t.html#96e541f5cb266e75c2e0660bc4ba85fe">refresh_row</a>(0), <a class="code" href="classdram__simplesdram__t.html#c4079911cdc1bdcb8a4051f75d339833">last_refresh</a>(0)
<a name="l00112"></a>00112   {
<a name="l00113"></a>00113     <a class="code" href="classdram__t.html#272d9b6042655780d600eaa9e64324d1">init</a>();
<a name="l00114"></a>00114 
<a name="l00115"></a>00115     <a class="code" href="classdram__simplesdram__t.html#f5ba9d77748fdfd788480a9fb2dcb8dd">num_ranks</a> = arg_num_ranks;
<a name="l00116"></a>00116     <a class="code" href="classdram__simplesdram__t.html#a85882183dd042c33be5aeeb7bda43d1">num_banks</a> = arg_num_banks;
<a name="l00117"></a>00117 
<a name="l00118"></a>00118     <a class="code" href="classdram__simplesdram__t.html#d615cd81cedfe03d115cd5880f554da5">when_command_bus_ready</a> = 0;
<a name="l00119"></a>00119     <a class="code" href="classdram__simplesdram__t.html#59cc66ac28a70a8dba4306a7c401575d">when_data_bus_ready</a> = 0;
<a name="l00120"></a>00120 
<a name="l00121"></a>00121     <span class="comment">/* can't just multiply by cpu-speed - need to keep as an even</span>
<a name="l00122"></a>00122 <span class="comment">       multiple of FSB clock cycles */</span>
<a name="l00123"></a>00123     <a class="code" href="classdram__simplesdram__t.html#e4c42ee1ee9ab08a9e5858bd49e27f2f">c_RAS</a> = (int)ceil(t_RAS * uncore-&gt;fsb_speed/1000.0) * uncore-&gt;cpu_ratio;
<a name="l00124"></a>00124     <a class="code" href="classdram__simplesdram__t.html#5c55079a4ca6c021ade5ae1546df155e">c_RCD</a> = (int)ceil(t_RCD * uncore-&gt;fsb_speed/1000.0) * uncore-&gt;cpu_ratio;
<a name="l00125"></a>00125     <a class="code" href="classdram__simplesdram__t.html#a232228f2c46cd07cafcbe3fe633dffa">c_CAS</a> = (int)ceil(t_CAS * uncore-&gt;fsb_speed/1000.0) * uncore-&gt;cpu_ratio;
<a name="l00126"></a>00126     <a class="code" href="classdram__simplesdram__t.html#ddc00e4bc5aed041685c2154324f2a12">c_WR</a> = (int)ceil(t_WR * uncore-&gt;fsb_speed/1000.0) * uncore-&gt;cpu_ratio;
<a name="l00127"></a>00127     <a class="code" href="classdram__simplesdram__t.html#769026f7739e8fff88b797bc2922bdf9">c_RP</a> = (int)ceil(t_RP * uncore-&gt;fsb_speed/1000.0) * uncore-&gt;cpu_ratio;
<a name="l00128"></a>00128 
<a name="l00129"></a>00129     <a class="code" href="classdram__simplesdram__t.html#5cd38660f3f475cb0f3dd36611841933">array</a> = (<span class="keyword">struct </span><a class="code" href="structdram__simplesdram__t_1_1dram__simplesdram__bank__t.html">dram_simplesdram_bank_t</a>**) calloc(<a class="code" href="classdram__simplesdram__t.html#f5ba9d77748fdfd788480a9fb2dcb8dd">num_ranks</a>,<span class="keyword">sizeof</span>(*<a class="code" href="classdram__simplesdram__t.html#5cd38660f3f475cb0f3dd36611841933">array</a>));
<a name="l00130"></a>00130     <span class="keywordflow">if</span>(!<a class="code" href="classdram__simplesdram__t.html#5cd38660f3f475cb0f3dd36611841933">array</a>)
<a name="l00131"></a>00131       <a class="code" href="misc_8h.html#677da14e8c4326bde43622f233f1ead3">fatal</a>(<span class="stringliteral">"couldn't calloc dram ranks"</span>);
<a name="l00132"></a>00132 
<a name="l00133"></a>00133     <span class="keywordflow">for</span>(<span class="keywordtype">int</span> i=0;i&lt;<a class="code" href="classdram__simplesdram__t.html#f5ba9d77748fdfd788480a9fb2dcb8dd">num_ranks</a>;i++)
<a name="l00134"></a>00134     {
<a name="l00135"></a>00135       <a class="code" href="classdram__simplesdram__t.html#5cd38660f3f475cb0f3dd36611841933">array</a>[i] = (<span class="keyword">struct </span><a class="code" href="structdram__simplesdram__t_1_1dram__simplesdram__bank__t.html">dram_simplesdram_bank_t</a>*) calloc(<a class="code" href="classdram__simplesdram__t.html#a85882183dd042c33be5aeeb7bda43d1">num_banks</a>,(<span class="keyword">sizeof</span>(**<a class="code" href="classdram__simplesdram__t.html#5cd38660f3f475cb0f3dd36611841933">array</a>)));
<a name="l00136"></a>00136       <span class="keywordflow">if</span>(!<a class="code" href="classdram__simplesdram__t.html#5cd38660f3f475cb0f3dd36611841933">array</a>[i])
<a name="l00137"></a>00137         <a class="code" href="misc_8h.html#677da14e8c4326bde43622f233f1ead3">fatal</a>(<span class="stringliteral">"couldn't calloc dram bank[%d]"</span>,i);
<a name="l00138"></a>00138     }
<a name="l00139"></a>00139 
<a name="l00140"></a>00140     <span class="keywordtype">int</span> offset_bits = <a class="code" href="misc_8h.html#a36cd338e0176d883719b7c69ebc5670">log_base2</a>(uncore-&gt;fsb_width);
<a name="l00141"></a>00141     <span class="keywordtype">int</span> col_bits = 12-offset_bits; <span class="comment">/* 4KB page */</span>
<a name="l00142"></a>00142     <span class="keywordtype">int</span> bank_bits = <a class="code" href="misc_8h.html#a36cd338e0176d883719b7c69ebc5670">log_base2</a>(<a class="code" href="classdram__simplesdram__t.html#a85882183dd042c33be5aeeb7bda43d1">num_banks</a>);
<a name="l00143"></a>00143     <span class="keywordtype">int</span> rank_bits = <a class="code" href="misc_8h.html#a36cd338e0176d883719b7c69ebc5670">log_base2</a>(num_ranks);
<a name="l00144"></a>00144     <span class="keywordtype">int</span> row_bits = 33 - rank_bits - bank_bits - col_bits - offset_bits;
<a name="l00145"></a>00145     <a class="code" href="classdram__simplesdram__t.html#27363871f4e5abc4d467d566caf36225">num_rows</a> = 1&lt;&lt;row_bits;
<a name="l00146"></a>00146 
<a name="l00147"></a>00147     <a class="code" href="classdram__simplesdram__t.html#8358a46b5bad7e0637d20a8cbf0a00eb">bank_shift</a> = 12;
<a name="l00148"></a>00148     <a class="code" href="classdram__simplesdram__t.html#13f2693dc58e52765df98233fd06f30d">bank_mask</a> = (1&lt;&lt;bank_bits)-1;
<a name="l00149"></a>00149     <a class="code" href="classdram__simplesdram__t.html#d8ab2a975a1a215ee6a8cc4ac5f73718">row_shift</a> = <a class="code" href="classdram__simplesdram__t.html#8358a46b5bad7e0637d20a8cbf0a00eb">bank_shift</a> + bank_bits;
<a name="l00150"></a>00150     <a class="code" href="classdram__simplesdram__t.html#276eafd4afec92fac241ee460c47822e">row_mask</a> = (1&lt;&lt;row_bits)-1;
<a name="l00151"></a>00151     <a class="code" href="classdram__simplesdram__t.html#c439e85e8b07951b556062e268745d39">rank_shift</a> = <a class="code" href="classdram__simplesdram__t.html#d8ab2a975a1a215ee6a8cc4ac5f73718">row_shift</a> + row_bits;
<a name="l00152"></a>00152     <a class="code" href="classdram__simplesdram__t.html#ef2e277e2eb76c50d80c614be19d30ea">rank_mask</a> = (1&lt;&lt;rank_bits)-1;
<a name="l00153"></a>00153 
<a name="l00154"></a>00154     <span class="comment">/* Typical DRAM refresh times are like 32ms or 64ms.  However, if there are</span>
<a name="l00155"></a>00155 <span class="comment">       ten total rows, then a refresh command needs to be issued every 3.2 or</span>
<a name="l00156"></a>00156 <span class="comment">       6.4 milliseconds.  So we set the refresh tick equal to the refresh-period</span>
<a name="l00157"></a>00157 <span class="comment">       divided the total number of rows across all ranks/banks. */</span>
<a name="l00158"></a>00158     <span class="keywordtype">double</span> refresh_tick = arg_refresh_period/((double)num_ranks*<a class="code" href="classdram__simplesdram__t.html#a85882183dd042c33be5aeeb7bda43d1">num_banks</a>*<a class="code" href="classdram__simplesdram__t.html#27363871f4e5abc4d467d566caf36225">num_rows</a>);
<a name="l00159"></a>00159     <span class="comment">/* convert ms to clock cycles */</span>
<a name="l00160"></a>00160     <a class="code" href="classdram__simplesdram__t.html#bd2bcb47aaa1b69e81eb159d720e7923">c_refresh</a> = (int)floor(refresh_tick * 1000.0 * uncore-&gt;fsb_speed) * uncore-&gt;cpu_ratio;
<a name="l00161"></a>00161 
<a name="l00162"></a>00162     <a class="code" href="classdram__t.html#65ce6a8937a7e2f29942279cbed89398">best_latency</a> = INT_MAX;
<a name="l00163"></a>00163   }
<a name="l00164"></a>00164 
<a name="l00165"></a>00165   <span class="comment">/* DESTROY */</span>
<a name="l00166"></a><a class="code" href="classdram__simplesdram__t.html#1adced6527cf895024ddd37e924283b5">00166</a>   <a class="code" href="classdram__simplesdram__t.html#1adced6527cf895024ddd37e924283b5">~dram_simplesdram_t</a>()
<a name="l00167"></a>00167   {
<a name="l00168"></a>00168     <span class="keywordflow">for</span>(<span class="keywordtype">int</span> i=0;i&lt;<a class="code" href="classdram__simplesdram__t.html#f5ba9d77748fdfd788480a9fb2dcb8dd">num_ranks</a>;i++)
<a name="l00169"></a>00169     {
<a name="l00170"></a>00170       free(<a class="code" href="classdram__simplesdram__t.html#5cd38660f3f475cb0f3dd36611841933">array</a>[i]);
<a name="l00171"></a>00171       <a class="code" href="classdram__simplesdram__t.html#5cd38660f3f475cb0f3dd36611841933">array</a>[i] = NULL;
<a name="l00172"></a>00172     }
<a name="l00173"></a>00173 
<a name="l00174"></a>00174     free(<a class="code" href="classdram__simplesdram__t.html#5cd38660f3f475cb0f3dd36611841933">array</a>);
<a name="l00175"></a>00175     <a class="code" href="classdram__simplesdram__t.html#5cd38660f3f475cb0f3dd36611841933">array</a> = NULL;
<a name="l00176"></a>00176   }
<a name="l00177"></a>00177 
<a name="l00178"></a>00178   <span class="comment">/* ACCESS */</span>
<a name="l00179"></a>00179   <a class="code" href="zesto-dram_8cpp.html#f8932b1913307b1cef1464b5be2cc03e">DRAM_ACCESS_HEADER</a>
<a name="l00180"></a>00180   {
<a name="l00181"></a>00181     <span class="keywordtype">int</span> chunks = (bsize + (uncore-&gt;fsb_width-1)) &gt;&gt; uncore-&gt;fsb_bits; <span class="comment">/* burst length, rounded up */</span>
<a name="l00182"></a>00182 
<a name="l00183"></a>00183     <span class="keywordtype">int</span> rank = (baddr&gt;&gt;<a class="code" href="classdram__simplesdram__t.html#c439e85e8b07951b556062e268745d39">rank_shift</a>)&amp;<a class="code" href="classdram__simplesdram__t.html#ef2e277e2eb76c50d80c614be19d30ea">rank_mask</a>;
<a name="l00184"></a>00184     <span class="keywordtype">int</span> bank = (baddr&gt;&gt;<a class="code" href="classdram__simplesdram__t.html#8358a46b5bad7e0637d20a8cbf0a00eb">bank_shift</a>)&amp;<a class="code" href="classdram__simplesdram__t.html#13f2693dc58e52765df98233fd06f30d">bank_mask</a>;
<a name="l00185"></a>00185     <span class="keywordtype">int</span> row = (baddr&gt;&gt;<a class="code" href="classdram__simplesdram__t.html#d8ab2a975a1a215ee6a8cc4ac5f73718">row_shift</a>)&amp;<a class="code" href="classdram__simplesdram__t.html#276eafd4afec92fac241ee460c47822e">row_mask</a>;
<a name="l00186"></a>00186 
<a name="l00187"></a>00187     <a class="code" href="host_8h.html#72c250924ea62bad7fee5d58765cdc86">tick_t</a> when_start = <a class="code" href="genericRPG_8h.html#fa99ec4acc4ecb2dc3c2d05da15d0e3f">MAX</a>(<a class="code" href="classdram__simplesdram__t.html#d615cd81cedfe03d115cd5880f554da5">when_command_bus_ready</a>,<a class="code" href="sim-zesto_8cpp.html#d93be82106e505ae03e3a443a62d7238">sim_cycle</a>);
<a name="l00188"></a>00188     <a class="code" href="host_8h.html#72c250924ea62bad7fee5d58765cdc86">tick_t</a> when_done = <a class="code" href="host_8h.html#d6479e80718c30aee08a7e9cc5cf9668">TICK_T_MAX</a>;
<a name="l00189"></a>00189 
<a name="l00190"></a>00190     <a class="code" href="zesto-dram_8h.html#91e35a4fcf5f7aa1a31d5883efc0fc8e">dram_assert</a>(chunks &gt; 0,when_start+<a class="code" href="classdram__simplesdram__t.html#769026f7739e8fff88b797bc2922bdf9">c_RP</a>+<a class="code" href="classdram__simplesdram__t.html#e4c42ee1ee9ab08a9e5858bd49e27f2f">c_RAS</a>+<a class="code" href="classdram__simplesdram__t.html#a232228f2c46cd07cafcbe3fe633dffa">c_CAS</a>-(<a class="code" href="sim-zesto_8cpp.html#d93be82106e505ae03e3a443a62d7238">sim_cycle</a>));
<a name="l00191"></a>00191 
<a name="l00192"></a>00192     <span class="comment">/* TODO: This is not fully accurate: latency should only be</span>
<a name="l00193"></a>00193 <span class="comment">       for one chunk assuming critical word first, but the bus</span>
<a name="l00194"></a>00194 <span class="comment">       would continue to be occupied for the remainder of the latency. */</span>
<a name="l00195"></a>00195     <span class="keywordtype">int</span> data_lat = (chunks &gt;&gt; uncore-&gt;fsb_DDR) * uncore-&gt;cpu_ratio;
<a name="l00196"></a>00196     <span class="keywordtype">int</span> lat = <a class="code" href="classdram__simplesdram__t.html#a232228f2c46cd07cafcbe3fe633dffa">c_CAS</a> + data_lat;
<a name="l00197"></a>00197 
<a name="l00198"></a>00198     <span class="keywordflow">if</span>(<a class="code" href="classdram__simplesdram__t.html#5cd38660f3f475cb0f3dd36611841933">array</a>[rank][bank].<a class="code" href="structdram__simplesdram__t_1_1dram__simplesdram__bank__t.html#d90af291a99ce950c87ef1552db80fc8">current_row</a> == row) <span class="comment">/* row buffer hit */</span>
<a name="l00199"></a>00199     {
<a name="l00200"></a>00200       when_done = <a class="code" href="genericRPG_8h.html#fa99ec4acc4ecb2dc3c2d05da15d0e3f">MAX</a>(when_start + lat,<a class="code" href="classdram__simplesdram__t.html#59cc66ac28a70a8dba4306a7c401575d">when_data_bus_ready</a> + data_lat);
<a name="l00201"></a>00201       <a class="code" href="classdram__simplesdram__t.html#5cd38660f3f475cb0f3dd36611841933">array</a>[rank][bank].<a class="code" href="structdram__simplesdram__t_1_1dram__simplesdram__bank__t.html#3ca8390c388a2094a43947a172857df3">when_available</a> = when_done;
<a name="l00202"></a>00202 
<a name="l00203"></a>00203       <a class="code" href="classdram__simplesdram__t.html#c9a4538caa3feb52ea0cc344743bae98">row_buffer_hits</a>++;
<a name="l00204"></a>00204 
<a name="l00205"></a>00205       <span class="comment">/* TODO: c_WR shouldn't be paid for until row buffer written back to implement</span>
<a name="l00206"></a>00206 <span class="comment">         write combining in the row buffer... can lead to slower reads though. */</span>
<a name="l00207"></a>00207       <span class="keywordflow">if</span>(cmd == <a class="code" href="config_2zesto-cache_8h.html#aa2f5ac205a00e5df606ccf951edb255f31232fbf9e45b41922cf68b09a4a201">CACHE_WRITE</a>)
<a name="l00208"></a>00208         <a class="code" href="classdram__simplesdram__t.html#5cd38660f3f475cb0f3dd36611841933">array</a>[rank][bank].<a class="code" href="structdram__simplesdram__t_1_1dram__simplesdram__bank__t.html#9e9aeb22897928ef6271726bff3b6760">when_precharge_ready</a> = when_done + <a class="code" href="classdram__simplesdram__t.html#ddc00e4bc5aed041685c2154324f2a12">c_WR</a> + <a class="code" href="classdram__simplesdram__t.html#769026f7739e8fff88b797bc2922bdf9">c_RP</a>;
<a name="l00209"></a>00209 
<a name="l00210"></a>00210     }
<a name="l00211"></a>00211     <span class="keywordflow">else</span> <span class="comment">/* not in row buffer */</span>
<a name="l00212"></a>00212     {
<a name="l00213"></a>00213       lat += <a class="code" href="classdram__simplesdram__t.html#5c55079a4ca6c021ade5ae1546df155e">c_RCD</a>;
<a name="l00214"></a>00214 
<a name="l00215"></a>00215       <span class="comment">/* can't activate page until precharged */</span>
<a name="l00216"></a>00216       when_start = <a class="code" href="genericRPG_8h.html#fa99ec4acc4ecb2dc3c2d05da15d0e3f">MAX</a>(when_start + <a class="code" href="classdram__simplesdram__t.html#769026f7739e8fff88b797bc2922bdf9">c_RP</a>,<a class="code" href="classdram__simplesdram__t.html#5cd38660f3f475cb0f3dd36611841933">array</a>[rank][bank].when_precharge_ready);
<a name="l00217"></a>00217       when_done = <a class="code" href="genericRPG_8h.html#fa99ec4acc4ecb2dc3c2d05da15d0e3f">MAX</a>(when_start + lat,<a class="code" href="classdram__simplesdram__t.html#59cc66ac28a70a8dba4306a7c401575d">when_data_bus_ready</a>) + data_lat;
<a name="l00218"></a>00218 
<a name="l00219"></a>00219       <a class="code" href="classdram__simplesdram__t.html#5cd38660f3f475cb0f3dd36611841933">array</a>[rank][bank].<a class="code" href="structdram__simplesdram__t_1_1dram__simplesdram__bank__t.html#3ca8390c388a2094a43947a172857df3">when_available</a> = when_done;
<a name="l00220"></a>00220       <a class="code" href="classdram__simplesdram__t.html#5cd38660f3f475cb0f3dd36611841933">array</a>[rank][bank].<a class="code" href="structdram__simplesdram__t_1_1dram__simplesdram__bank__t.html#d90af291a99ce950c87ef1552db80fc8">current_row</a> = row;
<a name="l00221"></a>00221 
<a name="l00222"></a>00222       <span class="keywordflow">if</span>(cmd == <a class="code" href="config_2zesto-cache_8h.html#aa2f5ac205a00e5df606ccf951edb255a614c7f88fbcfcc7dc4e5e9fd697f585">CACHE_READ</a> || cmd == <a class="code" href="config_2zesto-cache_8h.html#aa2f5ac205a00e5df606ccf951edb25537348416545a4253a253b1a4371e6ccf">CACHE_PREFETCH</a>)
<a name="l00223"></a>00223         <a class="code" href="classdram__simplesdram__t.html#5cd38660f3f475cb0f3dd36611841933">array</a>[rank][bank].<a class="code" href="structdram__simplesdram__t_1_1dram__simplesdram__bank__t.html#9e9aeb22897928ef6271726bff3b6760">when_precharge_ready</a> = when_start + <a class="code" href="classdram__simplesdram__t.html#e4c42ee1ee9ab08a9e5858bd49e27f2f">c_RAS</a> + <a class="code" href="classdram__simplesdram__t.html#769026f7739e8fff88b797bc2922bdf9">c_RP</a>;
<a name="l00224"></a>00224       <span class="keywordflow">else</span> <span class="keywordflow">if</span>(cmd == <a class="code" href="config_2zesto-cache_8h.html#aa2f5ac205a00e5df606ccf951edb255f31232fbf9e45b41922cf68b09a4a201">CACHE_WRITE</a>)
<a name="l00225"></a>00225         <a class="code" href="classdram__simplesdram__t.html#5cd38660f3f475cb0f3dd36611841933">array</a>[rank][bank].<a class="code" href="structdram__simplesdram__t_1_1dram__simplesdram__bank__t.html#9e9aeb22897928ef6271726bff3b6760">when_precharge_ready</a> = when_done + <a class="code" href="classdram__simplesdram__t.html#ddc00e4bc5aed041685c2154324f2a12">c_WR</a> + c_RP;
<a name="l00226"></a>00226     }
<a name="l00227"></a>00227 
<a name="l00228"></a>00228     lat = when_done - <a class="code" href="sim-zesto_8cpp.html#d93be82106e505ae03e3a443a62d7238">sim_cycle</a>;
<a name="l00229"></a>00229 
<a name="l00230"></a>00230     <a class="code" href="classdram__simplesdram__t.html#59cc66ac28a70a8dba4306a7c401575d">when_data_bus_ready</a> = when_done;
<a name="l00231"></a>00231     <a class="code" href="classdram__simplesdram__t.html#d615cd81cedfe03d115cd5880f554da5">when_command_bus_ready</a> += uncore-&gt;cpu_ratio; <span class="comment">/* +1 FSB cycle */</span>
<a name="l00232"></a>00232 
<a name="l00233"></a>00233     <a class="code" href="classdram__t.html#c73284ed2db86d534bf059595a3dc02e">total_accesses</a>++;
<a name="l00234"></a>00234     <a class="code" href="classdram__t.html#e72364ac76111abb711daeb104ad9ef1">total_latency</a> += lat;
<a name="l00235"></a>00235     <a class="code" href="classdram__t.html#770d947ea35f647fbbada7b018de118e">total_burst</a> += chunks;
<a name="l00236"></a>00236     <span class="keywordflow">if</span>(lat &lt; <a class="code" href="classdram__t.html#65ce6a8937a7e2f29942279cbed89398">best_latency</a>)
<a name="l00237"></a>00237       <a class="code" href="classdram__t.html#65ce6a8937a7e2f29942279cbed89398">best_latency</a> = lat;
<a name="l00238"></a>00238     <span class="keywordflow">if</span>(lat &gt; <a class="code" href="classdram__t.html#922f4a801b44a15c391b1edcd4ab3572">worst_latency</a>)
<a name="l00239"></a>00239       <a class="code" href="classdram__t.html#922f4a801b44a15c391b1edcd4ab3572">worst_latency</a> = lat;
<a name="l00240"></a>00240 
<a name="l00241"></a>00241     <span class="keywordflow">return</span> lat;
<a name="l00242"></a>00242   }
<a name="l00243"></a>00243 
<a name="l00244"></a>00244   <span class="comment">/* REFRESH */</span>
<a name="l00245"></a>00245   <a class="code" href="zesto-dram_8cpp.html#0356ca9fc99346b3b3008c3df0b8050e">DRAM_REFRESH_HEADER</a>
<a name="l00246"></a>00246   {
<a name="l00247"></a>00247     <span class="keywordflow">if</span>(<a class="code" href="classdram__simplesdram__t.html#bd2bcb47aaa1b69e81eb159d720e7923">c_refresh</a> &lt;= 0)
<a name="l00248"></a>00248       <span class="keywordflow">return</span>;
<a name="l00249"></a>00249     <span class="keywordflow">if</span>((sim_cycle - <a class="code" href="classdram__simplesdram__t.html#c4079911cdc1bdcb8a4051f75d339833">last_refresh</a>) &gt;= <a class="code" href="classdram__simplesdram__t.html#bd2bcb47aaa1b69e81eb159d720e7923">c_refresh</a>)
<a name="l00250"></a>00250     {
<a name="l00251"></a>00251       <span class="keywordtype">int</span> rank = <a class="code" href="classdram__simplesdram__t.html#214d3e45d655c941e35f74748c308d75">refresh_rank</a>;
<a name="l00252"></a>00252       <span class="keywordtype">int</span> bank = <a class="code" href="classdram__simplesdram__t.html#ca4f44bffa2217a6cb6a88b56f60f027">refresh_bank</a>;
<a name="l00253"></a>00253       <span class="keywordtype">int</span> row = <a class="code" href="classdram__simplesdram__t.html#96e541f5cb266e75c2e0660bc4ba85fe">refresh_row</a>;
<a name="l00254"></a>00254 
<a name="l00255"></a>00255       <span class="comment">/* increment counters for next row to refresh */</span>
<a name="l00256"></a>00256       <a class="code" href="classdram__simplesdram__t.html#214d3e45d655c941e35f74748c308d75">refresh_rank</a> = <a class="code" href="misc_8h.html#ec0decc56f83415e5cd152f876e5dde1">modinc</a>(<a class="code" href="classdram__simplesdram__t.html#214d3e45d655c941e35f74748c308d75">refresh_rank</a>,<a class="code" href="classdram__simplesdram__t.html#f5ba9d77748fdfd788480a9fb2dcb8dd">num_ranks</a>); <span class="comment">//(refresh_rank+1) % num_ranks;</span>
<a name="l00257"></a>00257       <span class="keywordflow">if</span>(<a class="code" href="classdram__simplesdram__t.html#214d3e45d655c941e35f74748c308d75">refresh_rank</a> == 0)
<a name="l00258"></a>00258       {
<a name="l00259"></a>00259         <a class="code" href="classdram__simplesdram__t.html#ca4f44bffa2217a6cb6a88b56f60f027">refresh_bank</a> = <a class="code" href="misc_8h.html#ec0decc56f83415e5cd152f876e5dde1">modinc</a>(<a class="code" href="classdram__simplesdram__t.html#ca4f44bffa2217a6cb6a88b56f60f027">refresh_bank</a>,<a class="code" href="classdram__simplesdram__t.html#a85882183dd042c33be5aeeb7bda43d1">num_banks</a>); <span class="comment">//(refresh_bank+1) % num_banks;</span>
<a name="l00260"></a>00260         <span class="keywordflow">if</span>(<a class="code" href="classdram__simplesdram__t.html#ca4f44bffa2217a6cb6a88b56f60f027">refresh_bank</a> == 0)
<a name="l00261"></a>00261           <a class="code" href="classdram__simplesdram__t.html#96e541f5cb266e75c2e0660bc4ba85fe">refresh_row</a> = <a class="code" href="misc_8h.html#ec0decc56f83415e5cd152f876e5dde1">modinc</a>(<a class="code" href="classdram__simplesdram__t.html#96e541f5cb266e75c2e0660bc4ba85fe">refresh_row</a>,<a class="code" href="classdram__simplesdram__t.html#27363871f4e5abc4d467d566caf36225">num_rows</a>); <span class="comment">//(refresh_row+1) % num_rows;</span>
<a name="l00262"></a>00262       }
<a name="l00263"></a>00263 
<a name="l00264"></a>00264       <a class="code" href="host_8h.html#72c250924ea62bad7fee5d58765cdc86">tick_t</a> when_start = <a class="code" href="genericRPG_8h.html#fa99ec4acc4ecb2dc3c2d05da15d0e3f">MAX</a>(<a class="code" href="classdram__simplesdram__t.html#d615cd81cedfe03d115cd5880f554da5">when_command_bus_ready</a>,sim_cycle);
<a name="l00265"></a>00265       <a class="code" href="host_8h.html#72c250924ea62bad7fee5d58765cdc86">tick_t</a> when_done = <a class="code" href="host_8h.html#d6479e80718c30aee08a7e9cc5cf9668">TICK_T_MAX</a>;
<a name="l00266"></a>00266 
<a name="l00267"></a>00267       <span class="keywordflow">if</span>(<a class="code" href="classdram__simplesdram__t.html#5cd38660f3f475cb0f3dd36611841933">array</a>[rank][bank].current_row == row) <span class="comment">/* row buffer hit */</span>
<a name="l00268"></a>00268       {
<a name="l00269"></a>00269         <a class="code" href="classdram__simplesdram__t.html#5cd38660f3f475cb0f3dd36611841933">array</a>[rank][bank].<a class="code" href="structdram__simplesdram__t_1_1dram__simplesdram__bank__t.html#3ca8390c388a2094a43947a172857df3">when_available</a> = sim_cycle + <a class="code" href="classdram__simplesdram__t.html#ddc00e4bc5aed041685c2154324f2a12">c_WR</a>;
<a name="l00270"></a>00270         <a class="code" href="classdram__simplesdram__t.html#5cd38660f3f475cb0f3dd36611841933">array</a>[rank][bank].<a class="code" href="structdram__simplesdram__t_1_1dram__simplesdram__bank__t.html#9e9aeb22897928ef6271726bff3b6760">when_precharge_ready</a> = when_done + c_WR + c_RP;
<a name="l00271"></a>00271       }
<a name="l00272"></a>00272       <span class="keywordflow">else</span> <span class="comment">/* not in row buffer - need to read and then write back */</span>
<a name="l00273"></a>00273       {
<a name="l00274"></a>00274         <span class="comment">/* can't activate page until precharged */</span>
<a name="l00275"></a>00275         when_start = <a class="code" href="genericRPG_8h.html#fa99ec4acc4ecb2dc3c2d05da15d0e3f">MAX</a>(sim_cycle,<a class="code" href="classdram__simplesdram__t.html#5cd38660f3f475cb0f3dd36611841933">array</a>[rank][bank].when_precharge_ready);
<a name="l00276"></a>00276         when_done = when_start + <a class="code" href="classdram__simplesdram__t.html#a232228f2c46cd07cafcbe3fe633dffa">c_CAS</a> + <a class="code" href="classdram__simplesdram__t.html#5c55079a4ca6c021ade5ae1546df155e">c_RCD</a>;
<a name="l00277"></a>00277 
<a name="l00278"></a>00278         <a class="code" href="classdram__simplesdram__t.html#5cd38660f3f475cb0f3dd36611841933">array</a>[rank][bank].<a class="code" href="structdram__simplesdram__t_1_1dram__simplesdram__bank__t.html#3ca8390c388a2094a43947a172857df3">when_available</a> = when_done;
<a name="l00279"></a>00279         <a class="code" href="classdram__simplesdram__t.html#5cd38660f3f475cb0f3dd36611841933">array</a>[rank][bank].<a class="code" href="structdram__simplesdram__t_1_1dram__simplesdram__bank__t.html#d90af291a99ce950c87ef1552db80fc8">current_row</a> = row;
<a name="l00280"></a>00280 
<a name="l00281"></a>00281         <a class="code" href="classdram__simplesdram__t.html#5cd38660f3f475cb0f3dd36611841933">array</a>[rank][bank].<a class="code" href="structdram__simplesdram__t_1_1dram__simplesdram__bank__t.html#9e9aeb22897928ef6271726bff3b6760">when_precharge_ready</a> = when_done + <a class="code" href="classdram__simplesdram__t.html#ddc00e4bc5aed041685c2154324f2a12">c_WR</a> + c_RP;
<a name="l00282"></a>00282       }
<a name="l00283"></a>00283 
<a name="l00284"></a>00284       <a class="code" href="classdram__simplesdram__t.html#d615cd81cedfe03d115cd5880f554da5">when_command_bus_ready</a> += uncore-&gt;cpu_ratio; <span class="comment">/* +1 FSB cycle */</span>
<a name="l00285"></a>00285 
<a name="l00286"></a>00286       <a class="code" href="classdram__simplesdram__t.html#c4079911cdc1bdcb8a4051f75d339833">last_refresh</a> = sim_cycle;
<a name="l00287"></a>00287     }
<a name="l00288"></a>00288   }
<a name="l00289"></a>00289 
<a name="l00290"></a>00290   <span class="comment">/* STATS */</span>
<a name="l00291"></a>00291   <a class="code" href="zesto-dram_8cpp.html#bbc530f36172b9d51c5ba2b40a7d05ca">DRAM_REG_STATS_HEADER</a>
<a name="l00292"></a>00292   {
<a name="l00293"></a>00293     <a class="code" href="classdram__t.html#3f583c0e90f4f0661aea0de4abec5d1b">dram_t::reg_stats</a>(sdb);
<a name="l00294"></a>00294 
<a name="l00295"></a>00295     <a class="code" href="machine_8h.html#d5b220607569cd144bbc637326632a1d">stat_reg_counter</a>(sdb, <span class="keyword">true</span>, <span class="stringliteral">"dram.row_buffer_hits"</span>, <span class="stringliteral">"total number of accesses that hit in row buffer"</span>, &amp;<a class="code" href="classdram__simplesdram__t.html#c9a4538caa3feb52ea0cc344743bae98">row_buffer_hits</a>, <span class="comment">/* initial value */</span>0, <span class="comment">/* format */</span>NULL);
<a name="l00296"></a>00296     <a class="code" href="zesto_2stats_8h.html#f2f491659903b1b21de69fe6c767a64a">stat_reg_formula</a>(sdb, <span class="keyword">true</span>, <span class="stringliteral">"dram.row_buffer_hit_rate"</span>,<span class="stringliteral">"fraction of accesses that hit in row buffer"</span>,
<a name="l00297"></a>00297         <span class="stringliteral">"dram.row_buffer_hits / dram.total_access"</span>,<span class="comment">/* format */</span>NULL);
<a name="l00298"></a>00298   }
<a name="l00299"></a>00299 
<a name="l00300"></a>00300 };
<a name="l00301"></a>00301 
<a name="l00302"></a>00302 
<a name="l00303"></a>00303 
<a name="l00304"></a>00304 <span class="preprocessor">#endif </span><span class="comment">/* DRAM_PARSE_ARGS */</span>
<a name="l00305"></a>00305 <span class="preprocessor">#undef COMPONENT_NAME</span>
</pre></div></div>
<hr size="1"><address style="text-align: right;"><small>Generated on Mon Aug 23 00:20:56 2010 for IRIS by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.8 </small></address>
</body>
</html>
