DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
]
instances [
(Instance
name "I_tester"
duLibraryName "AD_DA_test"
duName "adc9231Controller_tester"
elements [
(GiElement
name "clockFrequency"
type "real"
value "clockFrequency"
)
(GiElement
name "samplingFrequency"
type "real"
value "192.0E3"
)
(GiElement
name "adcBitNb"
type "positive"
value "adcBitNb"
)
(GiElement
name "signalAFrequency"
type "real"
value "signalAFrequency"
)
(GiElement
name "signalBFrequency"
type "real"
value "signalBFrequency"
)
(GiElement
name "amplitudeA"
type "real"
value "amplitudeA"
)
(GiElement
name "amplitudeB"
type "real"
value "amplitudeB"
)
(GiElement
name "adcClockFrequency"
type "real"
value "adcClockFrequency"
)
]
mwi 0
uid 1774,0
)
(Instance
name "I1"
duLibraryName "AD_DA"
duName "ad9231Controller"
elements [
(GiElement
name "signalBitNb"
type "positive"
value "channelBitNb"
)
(GiElement
name "uppDmaLineCount"
type "positive"
value "uppDmaLineCount"
)
(GiElement
name "uppDmaBytePerLine"
type "integer"
value "uppDmaBytePerLine"
)
(GiElement
name "adcBitNb"
type "integer"
value "adcBitNb"
)
]
mwi 0
uid 8882,0
)
(Instance
name "I0"
duLibraryName "AD_DA_TEST"
duName "adc9231"
elements [
(GiElement
name "adcBitNb"
type "positive"
value "adcBitNb"
)
(GiElement
name "regClkDiv"
type "positive"
value "regClkDiv"
)
]
mwi 0
uid 9494,0
)
]
libraryRefs [
"ieee"
]
)
version "32.1"
appVersion "2019.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "C:\\Users\\fabien.matter\\Documents\\Projects\\radhard\\radhard_git\\nanoxplore\\FPGA-master\\Libs\\AD_DA_test\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\Users\\fabien.matter\\Documents\\Projects\\radhard\\radhard_git\\nanoxplore\\FPGA-master\\Libs\\AD_DA_test\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Users\\fabien.matter\\Documents\\Projects\\radhard\\radhard_git\\nanoxplore\\FPGA-master\\Libs\\AD_DA_test\\hds\\adc9231@controller_tb\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Users\\fabien.matter\\Documents\\Projects\\radhard\\radhard_git\\nanoxplore\\FPGA-master\\Libs\\AD_DA_test\\hds\\adc9231@controller_tb\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Users\\fabien.matter\\Documents\\Projects\\radhard\\radhard_git\\nanoxplore\\FPGA-master\\Libs\\AD_DA_test\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Users\\fabien.matter\\Documents\\Projects\\radhard\\radhard_git\\nanoxplore\\FPGA-master\\Libs\\AD_DA_test\\hds\\adc9231@controller_tb"
)
(vvPair
variable "d_logical"
value "C:\\Users\\fabien.matter\\Documents\\Projects\\radhard\\radhard_git\\nanoxplore\\FPGA-master\\Libs\\AD_DA_test\\hds\\adc9231Controller_tb"
)
(vvPair
variable "date"
value "28.10.2021"
)
(vvPair
variable "day"
value "jeu."
)
(vvPair
variable "day_long"
value "jeudi"
)
(vvPair
variable "dd"
value "28"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "adc9231Controller_tb"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "fabien.matter"
)
(vvPair
variable "graphical_source_date"
value "28.10.2021"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "WE7551"
)
(vvPair
variable "graphical_source_time"
value "13:44:28"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WE7551"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "AD_DA_test"
)
(vvPair
variable "library_downstream_ModelSim"
value "D:\\Users\\ELN_labs\\VHDL_comp"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/Libraries/AD_DA_test"
)
(vvPair
variable "mm"
value "10"
)
(vvPair
variable "module_name"
value "adc9231Controller_tb"
)
(vvPair
variable "month"
value "oct."
)
(vvPair
variable "month_long"
value "octobre"
)
(vvPair
variable "p"
value "C:\\Users\\fabien.matter\\Documents\\Projects\\radhard\\radhard_git\\nanoxplore\\FPGA-master\\Libs\\AD_DA_test\\hds\\adc9231@controller_tb\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\Users\\fabien.matter\\Documents\\Projects\\radhard\\radhard_git\\nanoxplore\\FPGA-master\\Libs\\AD_DA_test\\hds\\adc9231Controller_tb\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ADMS"
value "<TBD>"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEBinPath"
value "$ISE_HOME"
)
(vvPair
variable "task_ISEPath"
value "$SCRATCH_DIR\\$DESIGN_NAME\\$ISE_WORK_DIR"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\eda\\MentorGraphics\\ModelSim\\win32"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "13:44:28"
)
(vvPair
variable "unit"
value "adc9231Controller_tb"
)
(vvPair
variable "user"
value "fabien.matter"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2021"
)
(vvPair
variable "yy"
value "21"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 198,0
optionalChildren [
*1 (Grouping
uid 1487,0
optionalChildren [
*2 (CommentText
uid 1489,0
shape (Rectangle
uid 1490,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "83000,85000,102000,87000"
)
oxt "45000,22000,64000,24000"
text (MLText
uid 1491,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "83200,85400,98600,86600"
st "
<enter project name here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 18600
)
position 1
ignorePrefs 1
)
*3 (CommentText
uid 1492,0
shape (Rectangle
uid 1493,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "51000,85000,77000,87000"
)
oxt "13000,22000,39000,24000"
text (MLText
uid 1494,0
va (VaSet
fg "32768,0,0"
font "Verdana,12,1"
)
xt "57150,85300,70850,86700"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 25600
)
position 1
ignorePrefs 1
)
*4 (CommentText
uid 1495,0
shape (Rectangle
uid 1496,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "56000,91000,77000,93000"
)
oxt "18000,28000,39000,30000"
text (MLText
uid 1497,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "56200,91400,74900,92600"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*5 (CommentText
uid 1498,0
shape (Rectangle
uid 1499,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "77000,85000,83000,87000"
)
oxt "39000,22000,45000,24000"
text (MLText
uid 1500,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "77200,85400,81900,86600"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 5600
)
position 1
ignorePrefs 1
)
*6 (CommentText
uid 1501,0
shape (Rectangle
uid 1502,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "56000,87000,77000,89000"
)
oxt "18000,24000,39000,26000"
text (MLText
uid 1503,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "56200,87400,71400,88600"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*7 (CommentText
uid 1504,0
shape (Rectangle
uid 1505,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "51000,87000,56000,89000"
)
oxt "13000,24000,18000,26000"
text (MLText
uid 1506,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "51200,87400,54600,88600"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*8 (CommentText
uid 1507,0
shape (Rectangle
uid 1508,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "51000,89000,56000,91000"
)
oxt "13000,26000,18000,28000"
text (MLText
uid 1509,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "51200,89400,54600,90600"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*9 (CommentText
uid 1510,0
shape (Rectangle
uid 1511,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "77000,87000,102000,93000"
)
oxt "39000,24000,64000,30000"
text (MLText
uid 1512,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "77200,87200,91300,88400"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 5600
visibleWidth 24600
)
ignorePrefs 1
)
*10 (CommentText
uid 1513,0
shape (Rectangle
uid 1514,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "56000,89000,77000,91000"
)
oxt "18000,26000,39000,28000"
text (MLText
uid 1515,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "56200,89400,76700,90600"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*11 (CommentText
uid 1516,0
shape (Rectangle
uid 1517,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "51000,91000,56000,93000"
)
oxt "13000,28000,18000,30000"
text (MLText
uid 1518,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "51200,91400,55500,92600"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
]
shape (GroupingShape
uid 1488,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 1
)
xt "51000,85000,102000,93000"
)
oxt "13000,22000,64000,30000"
)
*12 (Blk
uid 1774,0
shape (Rectangle
uid 1775,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "7000,73000,99000,81000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1776,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*13 (Text
uid 1777,0
va (VaSet
font "Verdana,12,1"
)
xt "6600,80900,16500,82300"
st "AD_DA_test"
blo "6600,82100"
tm "BdLibraryNameMgr"
)
*14 (Text
uid 1778,0
va (VaSet
font "Verdana,12,1"
)
xt "6600,82300,26600,83700"
st "adc9231Controller_tester"
blo "6600,83500"
tm "BlkNameMgr"
)
*15 (Text
uid 1779,0
va (VaSet
font "Verdana,12,1"
)
xt "6600,83700,12900,85100"
st "I_tester"
blo "6600,84900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1780,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1781,0
text (MLText
uid 1782,0
va (VaSet
font "Verdana,12,0"
)
xt "7000,85500,44100,96700"
st "clockFrequency    = clockFrequency       ( real     )  
samplingFrequency = 192.0E3              ( real     )  
adcBitNb          = adcBitNb             ( positive )  
signalAFrequency  = signalAFrequency     ( real     )  
signalBFrequency  = signalBFrequency     ( real     )  
amplitudeA        = amplitudeA           ( real     )  
amplitudeB        = amplitudeB           ( real     )  
adcClockFrequency = adcClockFrequency    ( real     )  "
)
header ""
)
elements [
(GiElement
name "clockFrequency"
type "real"
value "clockFrequency"
)
(GiElement
name "samplingFrequency"
type "real"
value "192.0E3"
)
(GiElement
name "adcBitNb"
type "positive"
value "adcBitNb"
)
(GiElement
name "signalAFrequency"
type "real"
value "signalAFrequency"
)
(GiElement
name "signalBFrequency"
type "real"
value "signalBFrequency"
)
(GiElement
name "amplitudeA"
type "real"
value "amplitudeA"
)
(GiElement
name "amplitudeB"
type "real"
value "amplitudeB"
)
(GiElement
name "adcClockFrequency"
type "real"
value "adcClockFrequency"
)
]
)
viewicon (ZoomableIcon
uid 6959,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "7250,79250,8750,80750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
)
*16 (Net
uid 7921,0
decl (Decl
n "DCS_SDIO"
t "std_logic"
o 1
suid 73,0
)
declText (MLText
uid 7922,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,13400,1000"
st "SIGNAL DCS_SDIO : std_logic
"
)
)
*17 (Net
uid 7929,0
decl (Decl
n "PDWN"
t "std_ulogic"
o 2
suid 74,0
)
declText (MLText
uid 7930,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,13400,1000"
st "SIGNAL PDWN     : std_ulogic
"
)
)
*18 (Net
uid 7937,0
decl (Decl
n "SYNC"
t "std_ulogic"
o 3
suid 75,0
)
declText (MLText
uid 7938,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,13100,1000"
st "SIGNAL SYNC     : std_ulogic
"
)
)
*19 (Net
uid 7945,0
decl (Decl
n "DFS_SCLK"
t "std_ulogic"
o 4
suid 76,0
)
declText (MLText
uid 7946,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,13900,1000"
st "SIGNAL DFS_SCLK : std_ulogic
"
)
)
*20 (Net
uid 7953,0
decl (Decl
n "nCSB"
t "std_ulogic"
o 5
suid 77,0
)
declText (MLText
uid 7954,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,13000,1000"
st "SIGNAL nCSB     : std_ulogic
"
)
)
*21 (Net
uid 7961,0
decl (Decl
n "nOEB"
t "std_ulogic"
o 6
suid 78,0
)
declText (MLText
uid 7962,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,13000,1000"
st "SIGNAL nOEB     : std_ulogic
"
)
)
*22 (Net
uid 7975,0
decl (Decl
n "DOUT_A"
t "std_ulogic_vector"
b "(adcBitNb-1 DOWNTO 0)"
o 8
suid 80,0
)
declText (MLText
uid 7976,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,27100,1000"
st "SIGNAL DOUT_A   : std_ulogic_vector(adcBitNb-1 DOWNTO 0)
"
)
)
*23 (Net
uid 7981,0
decl (Decl
n "DOUT_B"
t "std_ulogic_vector"
b "(adcBitNb -1 DOWNTO 0)"
o 9
suid 81,0
)
declText (MLText
uid 7982,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,27400,1000"
st "SIGNAL DOUT_B   : std_ulogic_vector(adcBitNb -1 DOWNTO 0)
"
)
)
*24 (Net
uid 7987,0
decl (Decl
n "DCOA"
t "std_ulogic"
o 9
suid 82,0
)
declText (MLText
uid 7988,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,13200,1000"
st "SIGNAL DCOA     : std_ulogic
"
)
)
*25 (Net
uid 7993,0
decl (Decl
n "ORA"
t "std_ulogic"
o 10
suid 83,0
)
declText (MLText
uid 7994,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,12900,1000"
st "SIGNAL ORA      : std_ulogic
"
)
)
*26 (Net
uid 7999,0
decl (Decl
n "DCOB"
t "std_ulogic"
o 11
suid 84,0
)
declText (MLText
uid 8000,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,13200,1000"
st "SIGNAL DCOB     : std_ulogic
"
)
)
*27 (Net
uid 8005,0
decl (Decl
n "ORB"
t "std_ulogic"
o 12
suid 85,0
)
declText (MLText
uid 8006,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,12900,1000"
st "SIGNAL ORB      : std_ulogic
"
)
)
*28 (Net
uid 8011,0
decl (Decl
n "reset"
t "std_ulogic"
o 13
suid 86,0
)
declText (MLText
uid 8012,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,12600,1000"
st "SIGNAL reset    : std_ulogic
"
)
)
*29 (Net
uid 8019,0
decl (Decl
n "clock"
t "std_ulogic"
o 14
suid 87,0
)
declText (MLText
uid 8020,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,12600,1000"
st "SIGNAL clock    : std_ulogic
"
)
)
*30 (Net
uid 8027,0
decl (Decl
n "DOUT_A1"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 15
suid 88,0
)
declText (MLText
uid 8028,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,23900,1000"
st "SIGNAL DOUT_A1  : std_ulogic_vector(15 DOWNTO 0)
"
)
)
*31 (Net
uid 8043,0
decl (Decl
n "clk_A"
t "std_ulogic"
o 17
suid 90,0
)
declText (MLText
uid 8044,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,12700,1000"
st "SIGNAL clk_A    : std_ulogic
"
)
)
*32 (Net
uid 8051,0
decl (Decl
n "en_A"
t "std_ulogic"
o 18
suid 91,0
)
declText (MLText
uid 8052,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,12900,1000"
st "SIGNAL en_A     : std_ulogic
"
)
)
*33 (Net
uid 8059,0
decl (Decl
n "clk_B"
t "std_ulogic"
o 19
suid 92,0
)
declText (MLText
uid 8060,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,12700,1000"
st "SIGNAL clk_B    : std_ulogic
"
)
)
*34 (Net
uid 8067,0
decl (Decl
n "en_B"
t "std_ulogic"
o 20
suid 93,0
)
declText (MLText
uid 8068,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,12900,1000"
st "SIGNAL en_B     : std_ulogic
"
)
)
*35 (Net
uid 8115,0
decl (Decl
n "VinA_pos"
t "real"
o 21
suid 94,0
)
declText (MLText
uid 8116,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,10800,1000"
st "SIGNAL VinA_pos : real
"
)
)
*36 (Net
uid 8123,0
decl (Decl
n "VinA_neg"
t "real"
o 22
suid 95,0
)
declText (MLText
uid 8124,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,10900,1000"
st "SIGNAL VinA_neg : real
"
)
)
*37 (Net
uid 8131,0
decl (Decl
n "VinB_pos"
t "real"
o 23
suid 96,0
)
declText (MLText
uid 8132,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,10800,1000"
st "SIGNAL VinB_pos : real
"
)
)
*38 (Net
uid 8139,0
decl (Decl
n "VinB_neg"
t "real"
o 24
suid 97,0
)
declText (MLText
uid 8140,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,10900,1000"
st "SIGNAL VinB_neg : real
"
)
)
*39 (Net
uid 8147,0
decl (Decl
n "VREF"
t "real"
o 25
suid 98,0
)
declText (MLText
uid 8148,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,10500,1000"
st "SIGNAL VREF     : real
"
)
)
*40 (Net
uid 8155,0
decl (Decl
n "CLK"
t "std_ulogic"
o 26
suid 99,0
)
declText (MLText
uid 8156,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,12800,1000"
st "SIGNAL CLK      : std_ulogic
"
)
)
*41 (SaComponent
uid 8882,0
optionalChildren [
*42 (CptPort
uid 8826,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8827,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,46625,50750,47375"
)
tg (CPTG
uid 8828,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8829,0
va (VaSet
font "Verdana,12,0"
)
xt "45200,46400,49000,47800"
st "clock"
ju 2
blo "49000,47600"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 15,0
)
)
)
*43 (CptPort
uid 8830,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8831,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,48625,50750,49375"
)
tg (CPTG
uid 8832,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8833,0
va (VaSet
font "Verdana,12,0"
)
xt "44900,48400,49000,49800"
st "reset"
ju 2
blo "49000,49600"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 2
suid 16,0
)
)
)
*44 (CptPort
uid 8834,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8835,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32250,30625,33000,31375"
)
tg (CPTG
uid 8836,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8837,0
va (VaSet
font "Verdana,12,0"
)
xt "34000,30300,39900,31700"
st "DOUT_A"
blo "34000,31500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DOUT_A"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 3
suid 49,0
)
)
)
*45 (CptPort
uid 8838,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8839,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32250,36625,33000,37375"
)
tg (CPTG
uid 8840,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8841,0
va (VaSet
font "Verdana,12,0"
)
xt "34000,36300,39900,37700"
st "DOUT_B"
blo "34000,37500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "DOUT_B"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 4
suid 50,0
)
)
)
*46 (CptPort
uid 8842,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8843,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32250,34625,33000,35375"
)
tg (CPTG
uid 8844,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8845,0
va (VaSet
font "Verdana,12,0"
)
xt "34000,34300,38000,35700"
st "en_A"
blo "34000,35500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "en_A"
t "std_ulogic"
o 5
suid 51,0
)
)
)
*47 (CptPort
uid 8846,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8847,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32250,40625,33000,41375"
)
tg (CPTG
uid 8848,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8849,0
va (VaSet
font "Verdana,12,0"
)
xt "34000,40300,38000,41700"
st "en_B"
blo "34000,41500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "en_B"
t "std_ulogic"
o 6
suid 52,0
)
)
)
*48 (CptPort
uid 8850,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8851,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32250,32625,33000,33375"
)
tg (CPTG
uid 8852,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8853,0
va (VaSet
font "Verdana,12,0"
)
xt "34000,32300,38000,33700"
st "clk_A"
blo "34000,33500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "clk_A"
t "std_ulogic"
o 7
suid 53,0
)
)
)
*49 (CptPort
uid 8854,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8855,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32250,38625,33000,39375"
)
tg (CPTG
uid 8856,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8857,0
va (VaSet
font "Verdana,12,0"
)
xt "34000,38300,38000,39700"
st "clk_B"
blo "34000,39500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "clk_B"
t "std_ulogic"
o 8
suid 54,0
)
)
)
*50 (CptPort
uid 8858,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8859,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,30625,50750,31375"
)
tg (CPTG
uid 8860,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8861,0
va (VaSet
font "Verdana,12,0"
)
xt "44600,30300,49000,31700"
st "DCOA"
ju 2
blo "49000,31500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "DCOA"
t "std_ulogic"
o 9
suid 55,0
)
)
)
*51 (CptPort
uid 8862,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8863,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,36625,50750,37375"
)
tg (CPTG
uid 8864,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8865,0
va (VaSet
font "Verdana,12,0"
)
xt "44600,36300,49000,37700"
st "DCOB"
ju 2
blo "49000,37500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "DCOB"
t "std_ulogic"
o 10
suid 56,0
)
)
)
*52 (CptPort
uid 8866,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8867,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,34625,50750,35375"
)
tg (CPTG
uid 8868,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8869,0
va (VaSet
font "Verdana,12,0"
)
xt "45600,34300,49000,35700"
st "ORA"
ju 2
blo "49000,35500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "ORA"
t "std_ulogic"
o 11
suid 57,0
)
)
)
*53 (CptPort
uid 8870,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8871,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,40625,50750,41375"
)
tg (CPTG
uid 8872,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8873,0
va (VaSet
font "Verdana,12,0"
)
xt "45600,40300,49000,41700"
st "ORB"
ju 2
blo "49000,41500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "ORB"
t "std_ulogic"
o 12
suid 58,0
)
)
)
*54 (CptPort
uid 8874,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8875,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,32625,50750,33375"
)
tg (CPTG
uid 8876,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8877,0
va (VaSet
font "Verdana,12,0"
)
xt "42200,32300,49000,33700"
st "adcDataA"
ju 2
blo "49000,33500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "adcDataA"
t "std_ulogic_vector"
b "(adcBitNb-1 DOWNTO 0)"
o 13
suid 59,0
)
)
)
*55 (CptPort
uid 8878,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8879,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,38625,50750,39375"
)
tg (CPTG
uid 8880,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8881,0
va (VaSet
font "Verdana,12,0"
)
xt "42200,38300,49000,39700"
st "adcDataB"
ju 2
blo "49000,39500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "adcDataB"
t "std_ulogic_vector"
b "(adcBitNb-1 DOWNTO 0)"
o 14
suid 60,0
)
)
)
]
shape (Rectangle
uid 8883,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "33000,28000,50000,51000"
)
oxt "44000,35000,61000,58000"
ttg (MlTextGroup
uid 8884,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*56 (Text
uid 8885,0
va (VaSet
font "Verdana,8,1"
)
xt "33200,46000,37000,47000"
st "AD_DA"
blo "33200,46800"
tm "BdLibraryNameMgr"
)
*57 (Text
uid 8886,0
va (VaSet
font "Verdana,8,1"
)
xt "33200,47000,42600,48000"
st "ad9231Controller"
blo "33200,47800"
tm "CptNameMgr"
)
*58 (Text
uid 8887,0
va (VaSet
font "Verdana,8,1"
)
xt "33200,48000,34800,49000"
st "I1"
blo "33200,48800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 8888,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 8889,0
text (MLText
uid 8890,0
va (VaSet
font "Verdana,8,0"
)
xt "29000,52000,54800,56000"
st "signalBitNb       = channelBitNb         ( positive )  
uppDmaLineCount   = uppDmaLineCount      ( positive )  
uppDmaBytePerLine = uppDmaBytePerLine    ( integer  )  
adcBitNb          = adcBitNb             ( integer  )  "
)
header ""
)
elements [
(GiElement
name "signalBitNb"
type "positive"
value "channelBitNb"
)
(GiElement
name "uppDmaLineCount"
type "positive"
value "uppDmaLineCount"
)
(GiElement
name "uppDmaBytePerLine"
type "integer"
value "uppDmaBytePerLine"
)
(GiElement
name "adcBitNb"
type "integer"
value "adcBitNb"
)
]
)
viewicon (ZoomableIcon
uid 8891,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "33250,49250,34750,50750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sIVOD 1
)
archFileType "UNKNOWN"
)
*59 (Net
uid 9156,0
decl (Decl
n "DOUT_B1"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 9
suid 102,0
)
declText (MLText
uid 9157,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,23900,1000"
st "SIGNAL DOUT_B1  : std_ulogic_vector(15 DOWNTO 0)
"
)
)
*60 (SaComponent
uid 9494,0
optionalChildren [
*61 (CptPort
uid 9420,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9421,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "84000,29625,84750,30375"
)
tg (CPTG
uid 9422,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9423,0
va (VaSet
font "Verdana,12,0"
)
xt "76400,29300,83000,30700"
st "VinA_pos"
ju 2
blo "83000,30500"
)
)
thePort (LogicalPort
decl (Decl
n "VinA_pos"
t "real"
o 7
suid 4,0
)
)
)
*62 (CptPort
uid 9424,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9425,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65250,32625,66000,33375"
)
tg (CPTG
uid 9426,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9427,0
va (VaSet
font "Verdana,12,0"
)
xt "67000,32300,72900,33700"
st "DOUT_A"
blo "67000,33500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DOUT_A"
t "std_ulogic_vector"
b "(11 DOWNTO 0)"
o 14
suid 5,0
)
)
)
*63 (CptPort
uid 9428,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9429,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65250,50625,66000,51375"
)
tg (CPTG
uid 9430,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9431,0
va (VaSet
font "Verdana,12,0"
)
xt "67000,50300,71700,51700"
st "PDWN"
blo "67000,51500"
)
)
thePort (LogicalPort
decl (Decl
n "PDWN"
t "std_ulogic"
o 3
suid 8,0
)
)
)
*64 (CptPort
uid 9432,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9433,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65250,46625,66000,47375"
)
tg (CPTG
uid 9434,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9435,0
va (VaSet
font "Verdana,12,0"
)
xt "67000,46300,74200,47700"
st "DFS_SCLK"
blo "67000,47500"
)
)
thePort (LogicalPort
decl (Decl
n "DFS_SCLK"
t "std_ulogic"
o 2
suid 11,0
)
)
)
*65 (CptPort
uid 9436,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9437,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65250,42625,66000,43375"
)
tg (CPTG
uid 9438,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9439,0
va (VaSet
font "Verdana,12,0"
)
xt "67000,42300,71200,43700"
st "nOEB"
blo "67000,43500"
)
)
thePort (LogicalPort
decl (Decl
n "nOEB"
t "std_ulogic"
o 11
suid 13,0
)
)
)
*66 (CptPort
uid 9440,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9441,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "84000,33625,84750,34375"
)
tg (CPTG
uid 9442,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9443,0
va (VaSet
font "Verdana,12,0"
)
xt "76400,33300,83000,34700"
st "VinB_pos"
ju 2
blo "83000,34500"
)
)
thePort (LogicalPort
decl (Decl
n "VinB_pos"
t "real"
o 9
suid 28,0
)
)
)
*67 (CptPort
uid 9444,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9445,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "84000,35625,84750,36375"
)
tg (CPTG
uid 9446,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9447,0
va (VaSet
font "Verdana,12,0"
)
xt "76300,35300,83000,36700"
st "VinB_neg"
ju 2
blo "83000,36500"
)
)
thePort (LogicalPort
decl (Decl
n "VinB_neg"
t "real"
o 8
suid 30,0
)
)
)
*68 (CptPort
uid 9448,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9449,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "84000,31625,84750,32375"
)
tg (CPTG
uid 9450,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9451,0
va (VaSet
font "Verdana,12,0"
)
xt "76300,31300,83000,32700"
st "VinA_neg"
ju 2
blo "83000,32500"
)
)
thePort (LogicalPort
decl (Decl
n "VinA_neg"
t "real"
o 6
suid 31,0
)
)
)
*69 (CptPort
uid 9452,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9453,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65250,38625,66000,39375"
)
tg (CPTG
uid 9454,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9455,0
va (VaSet
font "Verdana,12,0"
)
xt "67000,38300,72900,39700"
st "DOUT_B"
blo "67000,39500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DOUT_B"
t "std_ulogic_vector"
b "(11 DOWNTO 0)"
o 15
suid 32,0
)
)
)
*70 (CptPort
uid 9456,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9457,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65250,30625,66000,31375"
)
tg (CPTG
uid 9458,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9459,0
va (VaSet
font "Verdana,12,0"
)
xt "67000,30300,71400,31700"
st "DCOA"
blo "67000,31500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DCOA"
t "std_ulogic"
o 12
suid 34,0
)
)
)
*71 (CptPort
uid 9460,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9461,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65250,36625,66000,37375"
)
tg (CPTG
uid 9462,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9463,0
va (VaSet
font "Verdana,12,0"
)
xt "67000,36300,71400,37700"
st "DCOB"
blo "67000,37500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DCOB"
t "std_ulogic"
o 13
suid 35,0
)
)
)
*72 (CptPort
uid 9464,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9465,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65250,34625,66000,35375"
)
tg (CPTG
uid 9466,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9467,0
va (VaSet
font "Verdana,12,0"
)
xt "67000,34300,70400,35700"
st "ORA"
blo "67000,35500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ORA"
t "std_ulogic"
o 16
suid 36,0
)
)
)
*73 (CptPort
uid 9468,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9469,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65250,40625,66000,41375"
)
tg (CPTG
uid 9470,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9471,0
va (VaSet
font "Verdana,12,0"
)
xt "67000,40300,70400,41700"
st "ORB"
blo "67000,41500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ORB"
t "std_ulogic"
o 17
suid 37,0
)
)
)
*74 (CptPort
uid 9472,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9473,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "84000,39625,84750,40375"
)
tg (CPTG
uid 9474,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9475,0
va (VaSet
font "Verdana,12,0"
)
xt "79800,39300,83000,40700"
st "CLK"
ju 2
blo "83000,40500"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_ulogic"
o 1
suid 38,0
)
)
)
*75 (CptPort
uid 9476,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9477,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65250,48625,66000,49375"
)
tg (CPTG
uid 9478,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9479,0
va (VaSet
font "Verdana,12,0"
)
xt "67000,48300,71100,49700"
st "SYNC"
blo "67000,49500"
)
)
thePort (LogicalPort
decl (Decl
n "SYNC"
t "std_ulogic"
o 4
suid 39,0
)
)
)
*76 (CptPort
uid 9480,0
ps "OnEdgeStrategy"
shape (Diamond
uid 9481,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65250,52625,66000,53375"
)
tg (CPTG
uid 9482,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9483,0
va (VaSet
font "Verdana,12,0"
)
xt "67000,52300,74400,53700"
st "DCS_SDIO"
blo "67000,53500"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "DCS_SDIO"
t "std_logic"
o 18
suid 40,0
)
)
)
*77 (CptPort
uid 9484,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9485,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65250,44625,66000,45375"
)
tg (CPTG
uid 9486,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 9487,0
va (VaSet
font "Verdana,12,0"
)
xt "67000,44300,71100,45700"
st "nCSB"
blo "67000,45500"
)
)
thePort (LogicalPort
decl (Decl
n "nCSB"
t "std_ulogic"
o 10
suid 41,0
)
)
)
*78 (CptPort
uid 9488,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9489,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "84000,37625,84750,38375"
)
tg (CPTG
uid 9490,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9491,0
va (VaSet
font "Verdana,12,0"
)
xt "79100,37300,83000,38700"
st "VREF"
ju 2
blo "83000,38500"
)
)
thePort (LogicalPort
decl (Decl
n "VREF"
t "real"
o 5
suid 42,0
)
)
)
*79 (CommentGraphic
uid 9492,0
shape (PolyLine2D
pts [
"66000,56000"
"82000,56000"
]
uid 9493,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "66000,56000,82000,56000"
)
oxt "37000,30000,53000,30000"
)
]
shape (Rectangle
uid 9495,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "66000,29000,84000,57000"
fos 1
)
oxt "37000,3000,55000,31000"
ttg (MlTextGroup
uid 9496,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*80 (Text
uid 9497,0
va (VaSet
font "Verdana,12,1"
)
xt "73950,43000,84650,44400"
st "AD_DA_TEST"
blo "73950,44200"
tm "BdLibraryNameMgr"
)
*81 (Text
uid 9498,0
va (VaSet
font "Verdana,12,1"
)
xt "73950,44400,80750,45800"
st "adc9231"
blo "73950,45600"
tm "CptNameMgr"
)
*82 (Text
uid 9499,0
va (VaSet
font "Verdana,12,1"
)
xt "73950,45800,76350,47200"
st "I0"
blo "73950,47000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 9500,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 9501,0
text (MLText
uid 9502,0
va (VaSet
font "Verdana,8,0"
)
xt "66000,57800,82900,59800"
st "adcBitNb  = adcBitNb     ( positive )  
regClkDiv = regClkDiv    ( positive )  "
)
header ""
)
elements [
(GiElement
name "adcBitNb"
type "positive"
value "adcBitNb"
)
(GiElement
name "regClkDiv"
type "positive"
value "regClkDiv"
)
]
)
viewicon (ZoomableIcon
uid 9503,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "66250,55250,67750,56750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
sed 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sIVOD 1
)
archFileType "UNKNOWN"
)
*83 (Wire
uid 7923,0
shape (OrthoPolyLine
uid 7924,0
va (VaSet
vasetType 3
)
xt "62000,53000,65250,73000"
pts [
"62000,73000"
"62000,53000"
"65250,53000"
]
)
start &12
end &76
sat 4
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 7927,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7928,0
ro 270
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "62600,51600,64000,59000"
st "DCS_SDIO"
blo "63800,59000"
tm "WireNameMgr"
)
)
on &16
)
*84 (Wire
uid 7931,0
shape (OrthoPolyLine
uid 7932,0
va (VaSet
vasetType 3
)
xt "61000,51000,65250,73000"
pts [
"61000,73000"
"61000,51000"
"65250,51000"
]
)
start &12
end &63
sat 2
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 7935,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7936,0
ro 270
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "60600,50300,62000,55000"
st "PDWN"
blo "61800,55000"
tm "WireNameMgr"
)
)
on &17
)
*85 (Wire
uid 7939,0
shape (OrthoPolyLine
uid 7940,0
va (VaSet
vasetType 3
)
xt "60000,49000,65250,73000"
pts [
"60000,73000"
"60000,49000"
"65250,49000"
]
)
start &12
end &75
sat 2
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 7943,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7944,0
ro 270
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "58600,68000,60000,72100"
st "SYNC"
blo "59800,72100"
tm "WireNameMgr"
)
)
on &18
)
*86 (Wire
uid 7947,0
shape (OrthoPolyLine
uid 7948,0
va (VaSet
vasetType 3
)
xt "59000,47000,65250,73000"
pts [
"59000,73000"
"59000,47000"
"65250,47000"
]
)
start &12
end &64
sat 2
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 7951,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7952,0
ro 270
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "57600,61800,59000,69000"
st "DFS_SCLK"
blo "58800,69000"
tm "WireNameMgr"
)
)
on &19
)
*87 (Wire
uid 7955,0
shape (OrthoPolyLine
uid 7956,0
va (VaSet
vasetType 3
)
xt "58000,45000,65250,73000"
pts [
"58000,73000"
"58000,45000"
"65250,45000"
]
)
start &12
end &77
sat 2
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 7959,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7960,0
ro 270
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "56600,44900,58000,49000"
st "nCSB"
blo "57800,49000"
tm "WireNameMgr"
)
)
on &20
)
*88 (Wire
uid 7963,0
shape (OrthoPolyLine
uid 7964,0
va (VaSet
vasetType 3
)
xt "57000,43000,65250,73000"
pts [
"57000,73000"
"57000,43000"
"65250,43000"
]
)
start &12
end &65
sat 2
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 7967,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7968,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "55600,68000,57000,72200"
st "nOEB"
blo "56800,72200"
tm "WireNameMgr"
)
)
on &21
)
*89 (Wire
uid 7977,0
shape (OrthoPolyLine
uid 7978,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "50750,33000,65250,33000"
pts [
"65250,33000"
"50750,33000"
]
)
start &62
end &54
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 7979,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7980,0
va (VaSet
font "Verdana,12,0"
)
xt "58250,31600,64150,33000"
st "DOUT_A"
blo "58250,32800"
tm "WireNameMgr"
)
)
on &22
)
*90 (Wire
uid 7983,0
shape (OrthoPolyLine
uid 7984,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "50750,39000,65250,39000"
pts [
"65250,39000"
"50750,39000"
]
)
start &69
end &55
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 7985,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7986,0
va (VaSet
font "Verdana,12,0"
)
xt "58250,37600,64150,39000"
st "DOUT_B"
blo "58250,38800"
tm "WireNameMgr"
)
)
on &23
)
*91 (Wire
uid 7989,0
shape (OrthoPolyLine
uid 7990,0
va (VaSet
vasetType 3
)
xt "50750,31000,65250,31000"
pts [
"65250,31000"
"50750,31000"
]
)
start &70
end &50
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 7991,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7992,0
va (VaSet
font "Verdana,12,0"
)
xt "60250,29600,64650,31000"
st "DCOA"
blo "60250,30800"
tm "WireNameMgr"
)
)
on &24
)
*92 (Wire
uid 7995,0
shape (OrthoPolyLine
uid 7996,0
va (VaSet
vasetType 3
)
xt "50750,35000,65250,35000"
pts [
"65250,35000"
"50750,35000"
]
)
start &72
end &52
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 7997,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7998,0
va (VaSet
font "Verdana,12,0"
)
xt "61250,33600,64650,35000"
st "ORA"
blo "61250,34800"
tm "WireNameMgr"
)
)
on &25
)
*93 (Wire
uid 8001,0
shape (OrthoPolyLine
uid 8002,0
va (VaSet
vasetType 3
)
xt "50750,37000,65250,37000"
pts [
"65250,37000"
"50750,37000"
]
)
start &71
end &51
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 8003,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8004,0
va (VaSet
font "Verdana,12,0"
)
xt "60250,35600,64650,37000"
st "DCOB"
blo "60250,36800"
tm "WireNameMgr"
)
)
on &26
)
*94 (Wire
uid 8007,0
shape (OrthoPolyLine
uid 8008,0
va (VaSet
vasetType 3
)
xt "50750,41000,65250,41000"
pts [
"65250,41000"
"50750,41000"
]
)
start &73
end &53
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 8009,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8010,0
va (VaSet
font "Verdana,12,0"
)
xt "61250,39600,64650,41000"
st "ORB"
blo "61250,40800"
tm "WireNameMgr"
)
)
on &27
)
*95 (Wire
uid 8013,0
shape (OrthoPolyLine
uid 8014,0
va (VaSet
vasetType 3
)
xt "50750,49000,54000,73000"
pts [
"50750,49000"
"54000,49000"
"54000,73000"
]
)
start &43
end &12
sat 32
eat 2
stc 0
st 0
sf 1
tg (WTG
uid 8017,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8018,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "52600,67900,54000,72000"
st "reset"
blo "53800,72000"
tm "WireNameMgr"
)
)
on &28
)
*96 (Wire
uid 8021,0
shape (OrthoPolyLine
uid 8022,0
va (VaSet
vasetType 3
)
xt "50750,47000,55000,73000"
pts [
"50750,47000"
"55000,47000"
"55000,73000"
]
)
start &42
end &12
sat 32
eat 2
stc 0
st 0
sf 1
tg (WTG
uid 8025,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8026,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "53600,68200,55000,72000"
st "clock"
blo "54800,72000"
tm "WireNameMgr"
)
)
on &29
)
*97 (Wire
uid 8029,0
shape (OrthoPolyLine
uid 8030,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "18000,31000,32250,73000"
pts [
"32250,31000"
"18000,31000"
"18000,73000"
]
)
start &44
end &12
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 8033,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8034,0
va (VaSet
font "Verdana,12,0"
)
xt "24250,29600,30950,31000"
st "DOUT_A1"
blo "24250,30800"
tm "WireNameMgr"
)
)
on &30
)
*98 (Wire
uid 8037,0
shape (OrthoPolyLine
uid 8038,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "21000,37000,32250,73000"
pts [
"32250,37000"
"21000,37000"
"21000,73000"
]
)
start &45
end &12
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 8041,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8042,0
va (VaSet
font "Verdana,12,0"
)
xt "24250,35600,30950,37000"
st "DOUT_B1"
blo "24250,36800"
tm "WireNameMgr"
)
)
on &59
)
*99 (Wire
uid 8045,0
shape (OrthoPolyLine
uid 8046,0
va (VaSet
vasetType 3
)
xt "19000,33000,32250,73000"
pts [
"32250,33000"
"19000,33000"
"19000,73000"
]
)
start &48
end &12
sat 32
eat 1
stc 0
st 0
sf 1
tg (WTG
uid 8049,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8050,0
va (VaSet
font "Verdana,12,0"
)
xt "27250,31600,31250,33000"
st "clk_A"
blo "27250,32800"
tm "WireNameMgr"
)
)
on &31
)
*100 (Wire
uid 8053,0
shape (OrthoPolyLine
uid 8054,0
va (VaSet
vasetType 3
)
xt "20000,35000,32250,73000"
pts [
"32250,35000"
"20000,35000"
"20000,73000"
]
)
start &46
end &12
sat 32
eat 1
stc 0
st 0
sf 1
tg (WTG
uid 8057,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8058,0
va (VaSet
font "Verdana,12,0"
)
xt "27250,33600,31250,35000"
st "en_A"
blo "27250,34800"
tm "WireNameMgr"
)
)
on &32
)
*101 (Wire
uid 8061,0
shape (OrthoPolyLine
uid 8062,0
va (VaSet
vasetType 3
)
xt "22000,39000,32250,73000"
pts [
"32250,39000"
"22000,39000"
"22000,73000"
]
)
start &49
end &12
sat 32
eat 1
stc 0
st 0
sf 1
tg (WTG
uid 8065,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8066,0
va (VaSet
font "Verdana,12,0"
)
xt "27250,37600,31250,39000"
st "clk_B"
blo "27250,38800"
tm "WireNameMgr"
)
)
on &33
)
*102 (Wire
uid 8069,0
shape (OrthoPolyLine
uid 8070,0
va (VaSet
vasetType 3
)
xt "23000,41000,32250,73000"
pts [
"32250,41000"
"23000,41000"
"23000,73000"
]
)
start &47
end &12
sat 32
eat 1
stc 0
st 0
sf 1
tg (WTG
uid 8073,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8074,0
va (VaSet
font "Verdana,12,0"
)
xt "27250,39600,31250,41000"
st "en_B"
blo "27250,40800"
tm "WireNameMgr"
)
)
on &34
)
*103 (Wire
uid 8117,0
shape (OrthoPolyLine
uid 8118,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84750,30000,98000,73000"
pts [
"84750,30000"
"98000,30000"
"98000,73000"
]
)
start &61
end &12
sat 32
eat 2
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 8121,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8122,0
va (VaSet
font "Verdana,12,0"
)
xt "86750,28600,93350,30000"
st "VinA_pos"
blo "86750,29800"
tm "WireNameMgr"
)
)
on &35
)
*104 (Wire
uid 8125,0
shape (OrthoPolyLine
uid 8126,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84750,32000,97000,73000"
pts [
"84750,32000"
"97000,32000"
"97000,73000"
]
)
start &68
end &12
sat 32
eat 2
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 8129,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8130,0
va (VaSet
font "Verdana,12,0"
)
xt "86750,30600,93450,32000"
st "VinA_neg"
blo "86750,31800"
tm "WireNameMgr"
)
)
on &36
)
*105 (Wire
uid 8133,0
shape (OrthoPolyLine
uid 8134,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84750,34000,96000,73000"
pts [
"84750,34000"
"96000,34000"
"96000,73000"
]
)
start &66
end &12
sat 32
eat 2
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 8137,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8138,0
va (VaSet
font "Verdana,12,0"
)
xt "86750,32600,93350,34000"
st "VinB_pos"
blo "86750,33800"
tm "WireNameMgr"
)
)
on &37
)
*106 (Wire
uid 8141,0
shape (OrthoPolyLine
uid 8142,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84750,36000,95000,73000"
pts [
"84750,36000"
"95000,36000"
"95000,73000"
]
)
start &67
end &12
sat 32
eat 2
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 8145,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8146,0
va (VaSet
font "Verdana,12,0"
)
xt "86750,34600,93450,36000"
st "VinB_neg"
blo "86750,35800"
tm "WireNameMgr"
)
)
on &38
)
*107 (Wire
uid 8149,0
shape (OrthoPolyLine
uid 8150,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "84750,38000,94000,73000"
pts [
"84750,38000"
"94000,38000"
"94000,73000"
]
)
start &78
end &12
sat 32
eat 2
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 8153,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8154,0
va (VaSet
font "Verdana,12,0"
)
xt "86750,36600,90650,38000"
st "VREF"
blo "86750,37800"
tm "WireNameMgr"
)
)
on &39
)
*108 (Wire
uid 8157,0
shape (OrthoPolyLine
uid 8158,0
va (VaSet
vasetType 3
)
xt "84750,40000,90000,73000"
pts [
"84750,40000"
"90000,40000"
"90000,73000"
]
)
start &74
end &12
sat 32
eat 2
stc 0
st 0
sf 1
tg (WTG
uid 8161,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8162,0
va (VaSet
font "Verdana,12,0"
)
xt "86750,38600,89950,40000"
st "CLK"
blo "86750,39800"
tm "WireNameMgr"
)
)
on &40
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "32768,32768,32768"
)
packageList *109 (PackageList
uid 187,0
stg "VerticalLayoutStrategy"
textVec [
*110 (Text
uid 1297,0
va (VaSet
font "Verdana,8,1"
)
xt "-7000,19600,-100,20600"
st "Package List"
blo "-7000,20400"
)
*111 (MLText
uid 1298,0
va (VaSet
)
xt "-7000,20600,10500,24200"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 190,0
stg "VerticalLayoutStrategy"
textVec [
*112 (Text
uid 191,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,0,32500,1200"
st "Compiler Directives"
blo "20000,1000"
)
*113 (Text
uid 192,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,1400,35100,2600"
st "Pre-module directives:"
blo "20000,2400"
)
*114 (MLText
uid 193,0
va (VaSet
isHidden 1
)
xt "20000,2800,32100,5200"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*115 (Text
uid 194,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,5600,35700,6800"
st "Post-module directives:"
blo "20000,6600"
)
*116 (MLText
uid 195,0
va (VaSet
isHidden 1
)
xt "20000,7000,20000,7000"
tm "BdCompilerDirectivesTextMgr"
)
*117 (Text
uid 196,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,7200,35200,8400"
st "End-module directives:"
blo "20000,8200"
)
*118 (MLText
uid 197,0
va (VaSet
isHidden 1
)
xt "20000,1200,20000,1200"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,90,1681,1050"
viewArea "-8000,24400,100975,84700"
cachedDiagramExtent "-7000,0,102000,96700"
pageSetupInfo (PageSetupInfo
ptrCmd "\\\\ipp://ippsion.hevs.ch\\PREA309_HPLJ3005DN,winspool,"
fileName "\\\\EIV\\a309_hplj4050.electro.eiv"
toPrinter 1
xMargin 48
yMargin 48
paperWidth 761
paperHeight 1077
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4"
windowsPaperName "A4"
windowsPaperType 9
scale 67
titlesVisible 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "-7000,19000"
lastUid 9629,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "Verdana,12,0"
)
xt "200,200,3700,1600"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "Verdana,8,0"
)
xt "450,2150,1450,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Verdana,8,1"
)
xt "750,1000,3550,2000"
st "Panel0"
blo "750,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*119 (Text
va (VaSet
font "Verdana,12,1"
)
xt "1500,2550,8800,3950"
st "<library>"
blo "1500,3750"
tm "BdLibraryNameMgr"
)
*120 (Text
va (VaSet
font "Verdana,12,1"
)
xt "1500,3950,7900,5350"
st "<block>"
blo "1500,5150"
tm "BlkNameMgr"
)
*121 (Text
va (VaSet
font "Verdana,12,1"
)
xt "1500,5350,3900,6750"
st "I0"
blo "1500,6550"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "1500,12550,1500,12550"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "250,8250,1750,9750"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-600,0,8600,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*122 (Text
va (VaSet
font "Verdana,12,1"
)
xt "-100,3000,5600,4400"
st "Library"
blo "-100,4200"
)
*123 (Text
va (VaSet
font "Verdana,12,1"
)
xt "-100,4400,11600,5800"
st "MWComponent"
blo "-100,5600"
)
*124 (Text
va (VaSet
font "Verdana,12,1"
)
xt "-100,5800,2300,7200"
st "I0"
blo "-100,7000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-7100,1000,-7100,1000"
)
header ""
)
elements [
]
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-850,0,8850,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*125 (Text
va (VaSet
font "Verdana,12,1"
)
xt "-350,2550,5350,3950"
st "Library"
blo "-350,3750"
tm "BdLibraryNameMgr"
)
*126 (Text
va (VaSet
font "Verdana,12,1"
)
xt "-350,3950,10550,5350"
st "SaComponent"
blo "-350,5150"
tm "CptNameMgr"
)
*127 (Text
va (VaSet
font "Verdana,12,1"
)
xt "-350,5350,2050,6750"
st "I0"
blo "-350,6550"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-7350,550,-7350,550"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-600,8250,900,9750"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1350,0,9350,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*128 (Text
va (VaSet
font "Verdana,12,1"
)
xt "-850,2550,4850,3950"
st "Library"
blo "-850,3750"
)
*129 (Text
va (VaSet
font "Verdana,12,1"
)
xt "-850,3950,11250,5350"
st "VhdlComponent"
blo "-850,5150"
)
*130 (Text
va (VaSet
font "Verdana,12,1"
)
xt "-850,5350,1550,6750"
st "I0"
blo "-850,6550"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-7850,550,-7850,550"
)
header ""
)
elements [
]
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-2100,0,10100,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*131 (Text
va (VaSet
font "Verdana,12,1"
)
xt "-1600,2550,4100,3950"
st "Library"
blo "-1600,3750"
)
*132 (Text
va (VaSet
font "Verdana,12,1"
)
xt "-1600,3950,12300,5350"
st "VerilogComponent"
blo "-1600,5150"
)
*133 (Text
va (VaSet
font "Verdana,12,1"
)
xt "-1600,5350,800,6750"
st "I0"
blo "-1600,6550"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-8600,550,-8600,550"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*134 (Text
va (VaSet
font "Verdana,9,1"
)
xt "2950,3400,5350,4600"
st "eb1"
blo "2950,4400"
tm "HdlTextNameMgr"
)
*135 (Text
va (VaSet
font "Verdana,9,1"
)
xt "2950,4600,4150,5800"
st "1"
blo "2950,5600"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "250,8250,1750,9750"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,3200,1400"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Verdana,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-2875,-375,-2875,-375"
ju 2
blo "-2875,-375"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "-2875,-375,-2875,-375"
ju 2
blo "-2875,-375"
tm "SignalTypeMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "2875,-375,2875,-375"
blo "2875,-375"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "2875,-375,2875,-375"
blo "2875,-375"
tm "SignalTypeMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "SignalTypeMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "SignalTypeMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,3400,1400"
st "sig0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,4700,1400"
st "dbus0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,5900,1400"
st "bundle0"
blo "0,1200"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "Verdana,12,0"
)
xt "0,1400,1800,2800"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "Verdana,12,0"
)
xt "0,0,5900,1400"
st "Auto list"
)
second (MLText
va (VaSet
font "Verdana,12,0"
)
xt "0,1500,11800,2900"
st "User defined list"
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "Verdana,12,0"
)
xt "-4550,-1650,16750,-250"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1750"
)
num (Text
va (VaSet
font "Verdana,12,0"
)
xt "-150,150,1250,1650"
st "1"
blo "-150,1350"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*136 (Text
va (VaSet
font "Verdana,12,1"
)
xt "11800,20000,25800,21600"
st "Frame Declarations"
blo "11800,21200"
)
*137 (MLText
va (VaSet
font "Verdana,12,0"
)
xt "11800,21600,11800,21600"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "Verdana,12,0"
)
xt "-2950,-1650,10450,-250"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1750"
)
num (Text
va (VaSet
font "Verdana,12,0"
)
xt "-150,150,1250,1650"
st "1"
blo "-150,1350"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*138 (Text
va (VaSet
font "Verdana,12,1"
)
xt "11800,20000,25800,21600"
st "Frame Declarations"
blo "11800,21200"
)
*139 (MLText
va (VaSet
font "Verdana,12,0"
)
xt "11800,21600,11800,21600"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,750,3400,2150"
st "Port"
blo "0,1950"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,750,3400,2150"
st "Port"
blo "0,1950"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
isHidden 1
font "Verdana,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Verdana,8,1"
)
xt "-7000,25800,0,26800"
st "Declarations"
blo "-7000,26600"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "-7000,27000,-3600,28000"
st "Ports:"
blo "-7000,27800"
)
preUserLabel (Text
uid 4,0
va (VaSet
font "Verdana,8,1"
)
xt "-7000,26800,-2200,27800"
st "Pre User:"
blo "-7000,27600"
)
preUserText (MLText
uid 5,0
va (VaSet
)
xt "-5000,27800,22300,43400"
st "constant clockFrequency: real := 106.25E6;
constant adcClockFrequency: real := 40.96E6;

constant adcBitNb: positive := 12;
constant channelBitNb: positive := 16;
constant uppDmaBytePerLine: positive := 1024;
constant uppDmaLineCount: positive := 1;
constant regClkDiv: positive := 2;

constant signalAFrequency: real := 1.0E6;
constant signalBFrequency: real := 2.0E6;
constant amplitudeA: real := 0.501;
constant amplitudeB: real := 0.501;"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "-7000,27000,2000,28000"
st "Diagram Signals:"
blo "-7000,27800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "-7000,27000,-1000,28000"
st "Post User:"
blo "-7000,27800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
)
xt "-5000,41400,-5000,41400"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 102,0
usingSuid 1
emptyRow *140 (LEmptyRow
)
uid 3310,0
optionalChildren [
*141 (RefLabelRowHdr
)
*142 (TitleRowHdr
)
*143 (FilterRowHdr
)
*144 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*145 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*146 (GroupColHdr
tm "GroupColHdrMgr"
)
*147 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*148 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*149 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*150 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*151 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*152 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*153 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DCS_SDIO"
t "std_logic"
o 1
suid 73,0
)
)
uid 8075,0
)
*154 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "PDWN"
t "std_ulogic"
o 2
suid 74,0
)
)
uid 8077,0
)
*155 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "SYNC"
t "std_ulogic"
o 3
suid 75,0
)
)
uid 8079,0
)
*156 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DFS_SCLK"
t "std_ulogic"
o 4
suid 76,0
)
)
uid 8081,0
)
*157 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "nCSB"
t "std_ulogic"
o 5
suid 77,0
)
)
uid 8083,0
)
*158 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "nOEB"
t "std_ulogic"
o 6
suid 78,0
)
)
uid 8085,0
)
*159 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DOUT_A"
t "std_ulogic_vector"
b "(adcBitNb-1 DOWNTO 0)"
o 8
suid 80,0
)
)
uid 8087,0
)
*160 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DOUT_B"
t "std_ulogic_vector"
b "(adcBitNb -1 DOWNTO 0)"
o 9
suid 81,0
)
)
uid 8089,0
)
*161 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DCOA"
t "std_ulogic"
o 9
suid 82,0
)
)
uid 8091,0
)
*162 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ORA"
t "std_ulogic"
o 10
suid 83,0
)
)
uid 8093,0
)
*163 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DCOB"
t "std_ulogic"
o 11
suid 84,0
)
)
uid 8095,0
)
*164 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ORB"
t "std_ulogic"
o 12
suid 85,0
)
)
uid 8097,0
)
*165 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reset"
t "std_ulogic"
o 13
suid 86,0
)
)
uid 8099,0
)
*166 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clock"
t "std_ulogic"
o 14
suid 87,0
)
)
uid 8101,0
)
*167 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DOUT_A1"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 15
suid 88,0
)
)
uid 8103,0
)
*168 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk_A"
t "std_ulogic"
o 17
suid 90,0
)
)
uid 8107,0
)
*169 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "en_A"
t "std_ulogic"
o 18
suid 91,0
)
)
uid 8109,0
)
*170 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk_B"
t "std_ulogic"
o 19
suid 92,0
)
)
uid 8111,0
)
*171 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "en_B"
t "std_ulogic"
o 20
suid 93,0
)
)
uid 8113,0
)
*172 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "VinA_pos"
t "real"
o 21
suid 94,0
)
)
uid 8179,0
)
*173 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "VinA_neg"
t "real"
o 22
suid 95,0
)
)
uid 8181,0
)
*174 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "VinB_pos"
t "real"
o 23
suid 96,0
)
)
uid 8183,0
)
*175 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "VinB_neg"
t "real"
o 24
suid 97,0
)
)
uid 8185,0
)
*176 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "VREF"
t "real"
o 25
suid 98,0
)
)
uid 8187,0
)
*177 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "CLK"
t "std_ulogic"
o 26
suid 99,0
)
)
uid 8189,0
)
*178 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DOUT_B1"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 9
suid 102,0
)
)
uid 9158,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 3323,0
optionalChildren [
*179 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *180 (MRCItem
litem &140
pos 26
dimension 20
)
uid 3325,0
optionalChildren [
*181 (MRCItem
litem &141
pos 0
dimension 20
uid 3326,0
)
*182 (MRCItem
litem &142
pos 1
dimension 23
uid 3327,0
)
*183 (MRCItem
litem &143
pos 2
hidden 1
dimension 20
uid 3328,0
)
*184 (MRCItem
litem &153
pos 0
dimension 20
uid 8076,0
)
*185 (MRCItem
litem &154
pos 1
dimension 20
uid 8078,0
)
*186 (MRCItem
litem &155
pos 2
dimension 20
uid 8080,0
)
*187 (MRCItem
litem &156
pos 3
dimension 20
uid 8082,0
)
*188 (MRCItem
litem &157
pos 4
dimension 20
uid 8084,0
)
*189 (MRCItem
litem &158
pos 5
dimension 20
uid 8086,0
)
*190 (MRCItem
litem &159
pos 6
dimension 20
uid 8088,0
)
*191 (MRCItem
litem &160
pos 7
dimension 20
uid 8090,0
)
*192 (MRCItem
litem &161
pos 8
dimension 20
uid 8092,0
)
*193 (MRCItem
litem &162
pos 9
dimension 20
uid 8094,0
)
*194 (MRCItem
litem &163
pos 10
dimension 20
uid 8096,0
)
*195 (MRCItem
litem &164
pos 11
dimension 20
uid 8098,0
)
*196 (MRCItem
litem &165
pos 12
dimension 20
uid 8100,0
)
*197 (MRCItem
litem &166
pos 13
dimension 20
uid 8102,0
)
*198 (MRCItem
litem &167
pos 14
dimension 20
uid 8104,0
)
*199 (MRCItem
litem &168
pos 15
dimension 20
uid 8108,0
)
*200 (MRCItem
litem &169
pos 16
dimension 20
uid 8110,0
)
*201 (MRCItem
litem &170
pos 17
dimension 20
uid 8112,0
)
*202 (MRCItem
litem &171
pos 18
dimension 20
uid 8114,0
)
*203 (MRCItem
litem &172
pos 19
dimension 20
uid 8180,0
)
*204 (MRCItem
litem &173
pos 20
dimension 20
uid 8182,0
)
*205 (MRCItem
litem &174
pos 21
dimension 20
uid 8184,0
)
*206 (MRCItem
litem &175
pos 22
dimension 20
uid 8186,0
)
*207 (MRCItem
litem &176
pos 23
dimension 20
uid 8188,0
)
*208 (MRCItem
litem &177
pos 24
dimension 20
uid 8190,0
)
*209 (MRCItem
litem &178
pos 25
dimension 20
uid 9159,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 3329,0
optionalChildren [
*210 (MRCItem
litem &144
pos 0
dimension 20
uid 3330,0
)
*211 (MRCItem
litem &146
pos 1
dimension 50
uid 3331,0
)
*212 (MRCItem
litem &147
pos 2
dimension 100
uid 3332,0
)
*213 (MRCItem
litem &148
pos 3
dimension 50
uid 3333,0
)
*214 (MRCItem
litem &149
pos 4
dimension 100
uid 3334,0
)
*215 (MRCItem
litem &150
pos 5
dimension 100
uid 3335,0
)
*216 (MRCItem
litem &151
pos 6
dimension 50
uid 3336,0
)
*217 (MRCItem
litem &152
pos 7
dimension 80
uid 3337,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 3324,0
vaOverrides [
]
)
]
)
uid 3309,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *218 (LEmptyRow
)
uid 3339,0
optionalChildren [
*219 (RefLabelRowHdr
)
*220 (TitleRowHdr
)
*221 (FilterRowHdr
)
*222 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*223 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*224 (GroupColHdr
tm "GroupColHdrMgr"
)
*225 (NameColHdr
tm "GenericNameColHdrMgr"
)
*226 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*227 (InitColHdr
tm "GenericValueColHdrMgr"
)
*228 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*229 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
uid 3351,0
optionalChildren [
*230 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *231 (MRCItem
litem &218
pos 0
dimension 20
)
uid 3353,0
optionalChildren [
*232 (MRCItem
litem &219
pos 0
dimension 20
uid 3354,0
)
*233 (MRCItem
litem &220
pos 1
dimension 23
uid 3355,0
)
*234 (MRCItem
litem &221
pos 2
hidden 1
dimension 20
uid 3356,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 3357,0
optionalChildren [
*235 (MRCItem
litem &222
pos 0
dimension 20
uid 3358,0
)
*236 (MRCItem
litem &224
pos 1
dimension 50
uid 3359,0
)
*237 (MRCItem
litem &225
pos 2
dimension 100
uid 3360,0
)
*238 (MRCItem
litem &226
pos 3
dimension 100
uid 3361,0
)
*239 (MRCItem
litem &227
pos 4
dimension 50
uid 3362,0
)
*240 (MRCItem
litem &228
pos 5
dimension 50
uid 3363,0
)
*241 (MRCItem
litem &229
pos 6
dimension 80
uid 3364,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 3352,0
vaOverrides [
]
)
]
)
uid 3338,0
type 1
)
activeModelName "BlockDiag"
)
