

================================================================
== Vitis HLS Report for 'sortList_Pipeline_VITIS_LOOP_23_1'
================================================================
* Date:           Wed Jul  5 23:25:35 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        top_graph_top_rfi_C
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.942 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4098|     4098|  40.980 us|  40.980 us|  4098|  4098|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_23_1  |     4096|     4096|         5|          2|          1|  2047|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    168|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     95|    -|
|Register         |        -|    -|     277|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     277|    263|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+-----------------------------+---------+----+---+----+-----+
    |             Instance            |            Module           | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------------+-----------------------------+---------+----+---+----+-----+
    |dcmp_64ns_64ns_1_2_no_dsp_1_U24  |dcmp_64ns_64ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    +---------------------------------+-----------------------------+---------+----+---+----+-----+
    |Total                            |                             |        0|   0|  0|   0|    0|
    +---------------------------------+-----------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln23_fu_106_p2     |         +|   0|  0|  12|          12|           1|
    |and_ln24_1_fu_196_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln24_fu_191_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln23_fu_95_p2     |      icmp|   0|  0|  12|          12|          13|
    |icmp_ln24_1_fu_161_p2  |      icmp|   0|  0|  24|          52|           1|
    |icmp_ln24_2_fu_173_p2  |      icmp|   0|  0|  11|          11|           2|
    |icmp_ln24_3_fu_179_p2  |      icmp|   0|  0|  24|          52|           1|
    |icmp_ln24_fu_155_p2    |      icmp|   0|  0|  11|          11|           2|
    |or_ln24_1_fu_185_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln24_fu_167_p2      |        or|   0|  0|   2|           1|           1|
    |num_3_fu_202_p3        |    select|   0|  0|  64|           1|          64|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 168|         156|          90|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  14|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2              |   9|          2|   12|         24|
    |ap_sig_allocacmp_num_1_load_1     |   9|          2|   64|        128|
    |i_fu_48                           |   9|          2|   12|         24|
    |num_1_fu_44                       |   9|          2|   64|        128|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  95|         21|  158|        317|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_48                           |  12|   0|   12|          0|
    |icmp_ln23_reg_232                 |   1|   0|    1|          0|
    |num_1_fu_44                       |  64|   0|   64|          0|
    |num_1_load_1_reg_248              |  64|   0|   64|          0|
    |num_2_reg_241                     |  64|   0|   64|          0|
    |num_2_reg_241_pp0_iter1_reg       |  64|   0|   64|          0|
    |tmp_4_reg_255                     |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 277|   0|  277|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-----------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  sortList_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  sortList_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  sortList_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  sortList_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  sortList_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  sortList_Pipeline_VITIS_LOOP_23_1|  return value|
|num               |   in|   64|     ap_none|                                num|        scalar|
|data_address0     |  out|   11|   ap_memory|                               data|         array|
|data_ce0          |  out|    1|   ap_memory|                               data|         array|
|data_q0           |   in|   64|   ap_memory|                               data|         array|
|num_1_out         |  out|   64|      ap_vld|                          num_1_out|       pointer|
|num_1_out_ap_vld  |  out|    1|      ap_vld|                          num_1_out|       pointer|
+------------------+-----+-----+------------+-----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.57>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%num_1 = alloca i32 1"   --->   Operation 8 'alloca' 'num_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%num_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %num"   --->   Operation 10 'read' 'num_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 1, i12 %i"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 %num_read, i64 %num_1"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_2 = load i12 %i" [../include/madCpt.hpp:23]   --->   Operation 14 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 15 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.99ns)   --->   "%icmp_ln23 = icmp_eq  i12 %i_2, i12 2048" [../include/madCpt.hpp:23]   --->   Operation 16 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2047, i64 2047, i64 2047"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %.split18, void %_Z3MINPdi.exit.exitStub" [../include/madCpt.hpp:23]   --->   Operation 18 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_cast = zext i12 %i_2" [../include/madCpt.hpp:23]   --->   Operation 19 'zext' 'i_cast' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%data_addr = getelementptr i64 %data, i64 0, i64 %i_cast" [../include/madCpt.hpp:24]   --->   Operation 20 'getelementptr' 'data_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (3.25ns)   --->   "%num_2 = load i11 %data_addr" [../include/madCpt.hpp:24]   --->   Operation 21 'load' 'num_2' <Predicate = (!icmp_ln23)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_1 : Operation 22 [1/1] (1.54ns)   --->   "%add_ln23 = add i12 %i_2, i12 1" [../include/madCpt.hpp:23]   --->   Operation 22 'add' 'add_ln23' <Predicate = (!icmp_ln23)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln23 = store i12 %add_ln23, i12 %i" [../include/madCpt.hpp:23]   --->   Operation 23 'store' 'store_ln23' <Predicate = (!icmp_ln23)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 24 [1/2] (3.25ns)   --->   "%num_2 = load i11 %data_addr" [../include/madCpt.hpp:24]   --->   Operation 24 'load' 'num_2' <Predicate = (!icmp_ln23)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>

State 3 <SV = 2> <Delay = 5.46>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%num_1_load_1 = load i64 %num_1" [../include/madCpt.hpp:24]   --->   Operation 25 'load' 'num_1_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [2/2] (5.46ns)   --->   "%tmp_4 = fcmp_olt  i64 %num_2, i64 %num_1_load_1" [../include/madCpt.hpp:24]   --->   Operation 26 'dcmp' 'tmp_4' <Predicate = true> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%num_1_load = load i64 %num_1"   --->   Operation 46 'load' 'num_1_load' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %num_1_out, i64 %num_1_load"   --->   Operation 47 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 48 'ret' 'ret_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.46>
ST_4 : Operation 27 [1/2] (5.46ns)   --->   "%tmp_4 = fcmp_olt  i64 %num_2, i64 %num_1_load_1" [../include/madCpt.hpp:24]   --->   Operation 27 'dcmp' 'tmp_4' <Predicate = true> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.94>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [../include/madCpt.hpp:22]   --->   Operation 28 'specloopname' 'specloopname_ln22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%bitcast_ln24 = bitcast i64 %num_2" [../include/madCpt.hpp:24]   --->   Operation 29 'bitcast' 'bitcast_ln24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln24, i32 52, i32 62" [../include/madCpt.hpp:24]   --->   Operation 30 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i64 %bitcast_ln24" [../include/madCpt.hpp:24]   --->   Operation 31 'trunc' 'trunc_ln24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%bitcast_ln24_1 = bitcast i64 %num_1_load_1" [../include/madCpt.hpp:24]   --->   Operation 32 'bitcast' 'bitcast_ln24_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln24_1, i32 52, i32 62" [../include/madCpt.hpp:24]   --->   Operation 33 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln24_1 = trunc i64 %bitcast_ln24_1" [../include/madCpt.hpp:24]   --->   Operation 34 'trunc' 'trunc_ln24_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (1.88ns)   --->   "%icmp_ln24 = icmp_ne  i11 %tmp, i11 2047" [../include/madCpt.hpp:24]   --->   Operation 35 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 36 [1/1] (2.89ns)   --->   "%icmp_ln24_1 = icmp_eq  i52 %trunc_ln24, i52 0" [../include/madCpt.hpp:24]   --->   Operation 36 'icmp' 'icmp_ln24_1' <Predicate = true> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node and_ln24_1)   --->   "%or_ln24 = or i1 %icmp_ln24_1, i1 %icmp_ln24" [../include/madCpt.hpp:24]   --->   Operation 37 'or' 'or_ln24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (1.88ns)   --->   "%icmp_ln24_2 = icmp_ne  i11 %tmp_1, i11 2047" [../include/madCpt.hpp:24]   --->   Operation 38 'icmp' 'icmp_ln24_2' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (2.89ns)   --->   "%icmp_ln24_3 = icmp_eq  i52 %trunc_ln24_1, i52 0" [../include/madCpt.hpp:24]   --->   Operation 39 'icmp' 'icmp_ln24_3' <Predicate = true> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node and_ln24_1)   --->   "%or_ln24_1 = or i1 %icmp_ln24_3, i1 %icmp_ln24_2" [../include/madCpt.hpp:24]   --->   Operation 40 'or' 'or_ln24_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node and_ln24_1)   --->   "%and_ln24 = and i1 %tmp_4, i1 %or_ln24" [../include/madCpt.hpp:24]   --->   Operation 41 'and' 'and_ln24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln24_1 = and i1 %and_ln24, i1 %or_ln24_1" [../include/madCpt.hpp:24]   --->   Operation 42 'and' 'and_ln24_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (1.48ns) (out node of the LUT)   --->   "%num_3 = select i1 %and_ln24_1, i64 %num_2, i64 %num_1_load_1" [../include/madCpt.hpp:24]   --->   Operation 43 'select' 'num_3' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln24 = store i64 %num_3, i64 %num_1" [../include/madCpt.hpp:24]   --->   Operation 44 'store' 'store_ln24' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 45 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ num]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ num_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
num_1             (alloca           ) [ 011111]
i                 (alloca           ) [ 010000]
num_read          (read             ) [ 000000]
store_ln0         (store            ) [ 000000]
store_ln0         (store            ) [ 000000]
br_ln0            (br               ) [ 000000]
i_2               (load             ) [ 000000]
specpipeline_ln0  (specpipeline     ) [ 000000]
icmp_ln23         (icmp             ) [ 011100]
empty             (speclooptripcount) [ 000000]
br_ln23           (br               ) [ 000000]
i_cast            (zext             ) [ 000000]
data_addr         (getelementptr    ) [ 001000]
add_ln23          (add              ) [ 000000]
store_ln23        (store            ) [ 000000]
num_2             (load             ) [ 011111]
num_1_load_1      (load             ) [ 011011]
tmp_4             (dcmp             ) [ 010001]
specloopname_ln22 (specloopname     ) [ 000000]
bitcast_ln24      (bitcast          ) [ 000000]
tmp               (partselect       ) [ 000000]
trunc_ln24        (trunc            ) [ 000000]
bitcast_ln24_1    (bitcast          ) [ 000000]
tmp_1             (partselect       ) [ 000000]
trunc_ln24_1      (trunc            ) [ 000000]
icmp_ln24         (icmp             ) [ 000000]
icmp_ln24_1       (icmp             ) [ 000000]
or_ln24           (or               ) [ 000000]
icmp_ln24_2       (icmp             ) [ 000000]
icmp_ln24_3       (icmp             ) [ 000000]
or_ln24_1         (or               ) [ 000000]
and_ln24          (and              ) [ 000000]
and_ln24_1        (and              ) [ 000000]
num_3             (select           ) [ 000000]
store_ln24        (store            ) [ 000000]
br_ln0            (br               ) [ 000000]
num_1_load        (load             ) [ 000000]
write_ln0         (write            ) [ 000000]
ret_ln0           (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="num">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="num_1_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_1_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.doubleP0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="num_1_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="num_1/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="i_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="num_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="64" slack="0"/>
<pin id="54" dir="0" index="1" bw="64" slack="0"/>
<pin id="55" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="write_ln0_write_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="64" slack="0"/>
<pin id="61" dir="0" index="2" bw="64" slack="0"/>
<pin id="62" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/3 "/>
</bind>
</comp>

<comp id="65" class="1004" name="data_addr_gep_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="64" slack="0"/>
<pin id="67" dir="0" index="1" bw="1" slack="0"/>
<pin id="68" dir="0" index="2" bw="12" slack="0"/>
<pin id="69" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_access_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="11" slack="0"/>
<pin id="74" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="75" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num_2/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="64" slack="1"/>
<pin id="80" dir="0" index="1" bw="64" slack="0"/>
<pin id="81" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="82" class="1004" name="store_ln0_store_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="0" index="1" bw="12" slack="0"/>
<pin id="85" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="store_ln0_store_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="64" slack="0"/>
<pin id="89" dir="0" index="1" bw="64" slack="0"/>
<pin id="90" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="i_2_load_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="12" slack="0"/>
<pin id="94" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="icmp_ln23_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="12" slack="0"/>
<pin id="97" dir="0" index="1" bw="12" slack="0"/>
<pin id="98" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="i_cast_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="12" slack="0"/>
<pin id="103" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="add_ln23_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="12" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="store_ln23_store_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="12" slack="0"/>
<pin id="114" dir="0" index="1" bw="12" slack="0"/>
<pin id="115" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="num_1_load_1_load_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="64" slack="2"/>
<pin id="119" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num_1_load_1/3 "/>
</bind>
</comp>

<comp id="121" class="1004" name="bitcast_ln24_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="64" slack="3"/>
<pin id="123" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln24/5 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="11" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="0"/>
<pin id="127" dir="0" index="2" bw="7" slack="0"/>
<pin id="128" dir="0" index="3" bw="7" slack="0"/>
<pin id="129" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="134" class="1004" name="trunc_ln24_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="0"/>
<pin id="136" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24/5 "/>
</bind>
</comp>

<comp id="138" class="1004" name="bitcast_ln24_1_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="64" slack="2"/>
<pin id="140" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln24_1/5 "/>
</bind>
</comp>

<comp id="141" class="1004" name="tmp_1_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="11" slack="0"/>
<pin id="143" dir="0" index="1" bw="64" slack="0"/>
<pin id="144" dir="0" index="2" bw="7" slack="0"/>
<pin id="145" dir="0" index="3" bw="7" slack="0"/>
<pin id="146" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="151" class="1004" name="trunc_ln24_1_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="64" slack="0"/>
<pin id="153" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24_1/5 "/>
</bind>
</comp>

<comp id="155" class="1004" name="icmp_ln24_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="11" slack="0"/>
<pin id="157" dir="0" index="1" bw="11" slack="0"/>
<pin id="158" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/5 "/>
</bind>
</comp>

<comp id="161" class="1004" name="icmp_ln24_1_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="52" slack="0"/>
<pin id="163" dir="0" index="1" bw="52" slack="0"/>
<pin id="164" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24_1/5 "/>
</bind>
</comp>

<comp id="167" class="1004" name="or_ln24_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln24/5 "/>
</bind>
</comp>

<comp id="173" class="1004" name="icmp_ln24_2_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="11" slack="0"/>
<pin id="175" dir="0" index="1" bw="11" slack="0"/>
<pin id="176" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24_2/5 "/>
</bind>
</comp>

<comp id="179" class="1004" name="icmp_ln24_3_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="52" slack="0"/>
<pin id="181" dir="0" index="1" bw="52" slack="0"/>
<pin id="182" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24_3/5 "/>
</bind>
</comp>

<comp id="185" class="1004" name="or_ln24_1_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln24_1/5 "/>
</bind>
</comp>

<comp id="191" class="1004" name="and_ln24_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="1"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln24/5 "/>
</bind>
</comp>

<comp id="196" class="1004" name="and_ln24_1_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln24_1/5 "/>
</bind>
</comp>

<comp id="202" class="1004" name="num_3_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="64" slack="3"/>
<pin id="205" dir="0" index="2" bw="64" slack="2"/>
<pin id="206" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="num_3/5 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln24_store_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="64" slack="0"/>
<pin id="210" dir="0" index="1" bw="64" slack="4"/>
<pin id="211" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/5 "/>
</bind>
</comp>

<comp id="213" class="1004" name="num_1_load_load_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="64" slack="2"/>
<pin id="215" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num_1_load/3 "/>
</bind>
</comp>

<comp id="217" class="1005" name="num_1_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="64" slack="0"/>
<pin id="219" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="num_1 "/>
</bind>
</comp>

<comp id="225" class="1005" name="i_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="12" slack="0"/>
<pin id="227" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="232" class="1005" name="icmp_ln23_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="1"/>
<pin id="234" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln23 "/>
</bind>
</comp>

<comp id="236" class="1005" name="data_addr_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="11" slack="1"/>
<pin id="238" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="data_addr "/>
</bind>
</comp>

<comp id="241" class="1005" name="num_2_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="64" slack="1"/>
<pin id="243" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="num_2 "/>
</bind>
</comp>

<comp id="248" class="1005" name="num_1_load_1_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="64" slack="1"/>
<pin id="250" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="num_1_load_1 "/>
</bind>
</comp>

<comp id="255" class="1005" name="tmp_4_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="1"/>
<pin id="257" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="6" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="42" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="4" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="2" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="26" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="77"><net_src comp="65" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="86"><net_src comp="10" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="91"><net_src comp="52" pin="2"/><net_sink comp="87" pin=0"/></net>

<net id="99"><net_src comp="92" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="100"><net_src comp="20" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="104"><net_src comp="92" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="105"><net_src comp="101" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="110"><net_src comp="92" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="106" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="117" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="130"><net_src comp="32" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="121" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="132"><net_src comp="34" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="133"><net_src comp="36" pin="0"/><net_sink comp="124" pin=3"/></net>

<net id="137"><net_src comp="121" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="147"><net_src comp="32" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="148"><net_src comp="138" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="149"><net_src comp="34" pin="0"/><net_sink comp="141" pin=2"/></net>

<net id="150"><net_src comp="36" pin="0"/><net_sink comp="141" pin=3"/></net>

<net id="154"><net_src comp="138" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="159"><net_src comp="124" pin="4"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="38" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="134" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="40" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="161" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="155" pin="2"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="141" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="38" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="151" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="40" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="179" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="173" pin="2"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="167" pin="2"/><net_sink comp="191" pin=1"/></net>

<net id="200"><net_src comp="191" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="185" pin="2"/><net_sink comp="196" pin=1"/></net>

<net id="207"><net_src comp="196" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="202" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="213" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="220"><net_src comp="44" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="222"><net_src comp="217" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="223"><net_src comp="217" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="224"><net_src comp="217" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="228"><net_src comp="48" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="230"><net_src comp="225" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="231"><net_src comp="225" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="235"><net_src comp="95" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="65" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="244"><net_src comp="72" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="246"><net_src comp="241" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="247"><net_src comp="241" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="251"><net_src comp="117" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="253"><net_src comp="248" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="254"><net_src comp="248" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="258"><net_src comp="78" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="191" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data | {}
	Port: num_1_out | {3 }
 - Input state : 
	Port: sortList_Pipeline_VITIS_LOOP_23_1 : num | {1 }
	Port: sortList_Pipeline_VITIS_LOOP_23_1 : data | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_2 : 1
		icmp_ln23 : 2
		br_ln23 : 3
		i_cast : 2
		data_addr : 3
		num_2 : 4
		add_ln23 : 2
		store_ln23 : 3
	State 2
	State 3
		tmp_4 : 1
		write_ln0 : 1
	State 4
	State 5
		tmp : 1
		trunc_ln24 : 1
		tmp_1 : 1
		trunc_ln24_1 : 1
		icmp_ln24 : 2
		icmp_ln24_1 : 2
		or_ln24 : 3
		icmp_ln24_2 : 2
		icmp_ln24_3 : 2
		or_ln24_1 : 3
		and_ln24 : 3
		and_ln24_1 : 3
		num_3 : 3
		store_ln24 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |    icmp_ln23_fu_95    |    0    |    12   |
|          |    icmp_ln24_fu_155   |    0    |    11   |
|   icmp   |   icmp_ln24_1_fu_161  |    0    |    24   |
|          |   icmp_ln24_2_fu_173  |    0    |    11   |
|          |   icmp_ln24_3_fu_179  |    0    |    24   |
|----------|-----------------------|---------|---------|
|  select  |      num_3_fu_202     |    0    |    64   |
|----------|-----------------------|---------|---------|
|    add   |    add_ln23_fu_106    |    0    |    12   |
|----------|-----------------------|---------|---------|
|    or    |     or_ln24_fu_167    |    0    |    2    |
|          |    or_ln24_1_fu_185   |    0    |    2    |
|----------|-----------------------|---------|---------|
|    and   |    and_ln24_fu_191    |    0    |    2    |
|          |   and_ln24_1_fu_196   |    0    |    2    |
|----------|-----------------------|---------|---------|
|   read   |  num_read_read_fu_52  |    0    |    0    |
|----------|-----------------------|---------|---------|
|   write  | write_ln0_write_fu_58 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   dcmp   |       grp_fu_78       |    0    |    0    |
|----------|-----------------------|---------|---------|
|   zext   |     i_cast_fu_101     |    0    |    0    |
|----------|-----------------------|---------|---------|
|partselect|       tmp_fu_124      |    0    |    0    |
|          |      tmp_1_fu_141     |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |   trunc_ln24_fu_134   |    0    |    0    |
|          |  trunc_ln24_1_fu_151  |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   166   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  data_addr_reg_236 |   11   |
|      i_reg_225     |   12   |
|  icmp_ln23_reg_232 |    1   |
|num_1_load_1_reg_248|   64   |
|    num_1_reg_217   |   64   |
|    num_2_reg_241   |   64   |
|    tmp_4_reg_255   |    1   |
+--------------------+--------+
|        Total       |   217  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_72 |  p0  |   2  |  11  |   22   ||    9    |
|     grp_fu_78    |  p1  |   2  |  64  |   128  ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   150  ||  3.176  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   166  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   217  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   217  |   184  |
+-----------+--------+--------+--------+
