

================================================================
== Vitis HLS Report for 'OutputLayer'
================================================================
* Date:           Sat May 14 16:00:09 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        OutputLayer
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |        ?|        ?|         3|          1|          1|      ?|       yes|
        |- Loop 2  |        0|        7|         8|          1|          1|  0 ~ 1|       yes|
        |- Loop 3  |        ?|        ?|         3|          1|          1|      ?|       yes|
        |- Loop 4  |        ?|        ?|         3|          1|          1|      ?|       yes|
        |- Loop 5  |        0|        9|        10|          1|          1|  0 ~ 1|       yes|
        |- Loop 6  |        ?|        ?|         3|          1|          1|      ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1035|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|    -|     694|    911|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    687|    -|
|Register         |        -|    -|    1089|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    0|    1783|   2729|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|       1|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------+------------+---------+----+-----+-----+-----+
    |   Instance   |   Module   | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------+------------+---------+----+-----+-----+-----+
    |CTRL_s_axi_U  |CTRL_s_axi  |        0|   0|  157|  234|    0|
    |gmem_m_axi_U  |gmem_m_axi  |        2|   0|  537|  677|    0|
    +--------------+------------+---------+----+-----+-----+-----+
    |Total         |            |        2|   0|  694|  911|    0|
    +--------------+------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |empty_40_fu_771_p2                  |         +|   0|  0|  70|          63|           1|
    |empty_43_fu_806_p2                  |         +|   0|  0|  12|          11|          11|
    |empty_47_fu_835_p2                  |         +|   0|  0|  32|          32|          32|
    |empty_55_fu_950_p2                  |         +|   0|  0|  70|          63|           1|
    |empty_58_fu_500_p2                  |         +|   0|  0|  70|          63|           1|
    |empty_61_fu_579_p2                  |         +|   0|  0|  12|          11|          11|
    |empty_62_fu_539_p2                  |         +|   0|  0|  32|          32|          32|
    |empty_71_fu_677_p2                  |         +|   0|  0|  70|          63|           1|
    |grp_fu_412_p2                       |         +|   0|  0|  39|          32|          32|
    |tmp4_fu_534_p2                      |         +|   0|  0|  32|          32|          32|
    |tmp_fu_830_p2                       |         +|   0|  0|  32|          32|          32|
    |empty_36_fu_461_p2                  |         -|   0|  0|  39|          32|          32|
    |ap_block_pp0_stage0_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp4_stage0_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp5_stage0_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage0_iter1   |       and|   0|  0|   2|           1|           1|
    |ap_block_state14_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state21_pp1_stage0_iter8   |       and|   0|  0|   2|           1|           1|
    |ap_block_state23_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state31_pp2_stage0_iter1   |       and|   0|  0|   2|           1|           1|
    |ap_block_state45_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state50                    |       and|   0|  0|   2|           1|           1|
    |ap_block_state52_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state53_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state58_pp4_stage0_iter7   |       and|   0|  0|   2|           1|           1|
    |ap_block_state59_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state62_io                 |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op114_readreq_state2   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op120_writereq_state2  |       and|   0|  0|   2|           1|           1|
    |empty_38_fu_449_p2                  |      icmp|   0|  0|  17|          31|           1|
    |exitcond2011_fu_956_p2              |      icmp|   0|  0|  28|          63|          63|
    |exitcond2213_fu_777_p2              |      icmp|   0|  0|  28|          63|          63|
    |exitcond2415_fu_683_p2              |      icmp|   0|  0|  28|          63|          63|
    |exitcond2617_fu_506_p2              |      icmp|   0|  0|  28|          63|          63|
    |empty_45_fu_883_p2                  |      lshr|   0|  0|  35|          16|          16|
    |empty_64_fu_606_p2                  |      lshr|   0|  0|  35|          16|          16|
    |empty_77_fu_726_p2                  |      lshr|   0|  0|  35|          16|          16|
    |empty_87_fu_999_p2                  |      lshr|   0|  0|  35|          16|          16|
    |ap_block_pp1_stage0_11001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp4_stage0_11001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_io                  |        or|   0|  0|   2|           1|           1|
    |empty_49_fu_911_p2                  |       shl|   0|  0|   6|           1|           2|
    |empty_50_fu_929_p2                  |       shl|   0|  0|  35|          16|          16|
    |empty_67_fu_622_p2                  |       shl|   0|  0|   6|           1|           2|
    |empty_68_fu_640_p2                  |       shl|   0|  0|  35|          16|          16|
    |empty_79_fu_742_p2                  |       shl|   0|  0|   6|           1|           2|
    |empty_80_fu_760_p2                  |       shl|   0|  0|  35|          16|          16|
    |empty_91_fu_1022_p2                 |       shl|   0|  0|   6|           1|           2|
    |empty_92_fu_1040_p2                 |       shl|   0|  0|  35|          16|          16|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                       |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2                       |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp3                       |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp4                       |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp5                       |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1             |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1             |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1             |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1             |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp4_iter1             |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp5_iter1             |       xor|   0|  0|   2|           2|           1|
    |empty_44_fu_866_p2                  |       xor|   0|  0|   2|           1|           1|
    |empty_48_fu_902_p2                  |       xor|   0|  0|   2|           1|           1|
    |empty_53_fu_860_p2                  |       xor|   0|  0|   2|           1|           2|
    |empty_63_fu_589_p2                  |       xor|   0|  0|   2|           1|           1|
    |empty_66_fu_570_p2                  |       xor|   0|  0|   2|           1|           1|
    |empty_69_fu_564_p2                  |       xor|   0|  0|   2|           1|           2|
    |empty_76_fu_709_p2                  |       xor|   0|  0|   2|           1|           1|
    |empty_90_fu_1013_p2                 |       xor|   0|  0|   2|           1|           1|
    |exitcond18tmp_fu_525_p2             |       xor|   0|  0|   2|           1|           1|
    |exitcondtmp_fu_797_p2               |       xor|   0|  0|   2|           1|           1|
    |tmp1_fu_897_p2                      |       xor|   0|  0|   2|           1|           1|
    |tmp5_fu_584_p2                      |       xor|   0|  0|   2|           1|           1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0|1035|         933|         661|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+-----+-----------+-----+-----------+
    |                      Name                      | LUT | Input Size| Bits| Total Bits|
    +------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                       |  221|         51|    1|         51|
    |ap_enable_reg_pp0_iter1                         |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                         |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                         |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter9                         |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1                         |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2                         |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1                         |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2                         |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter1                         |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter7                         |    9|          2|    1|          2|
    |ap_enable_reg_pp5_iter1                         |    9|          2|    1|          2|
    |ap_enable_reg_pp5_iter2                         |    9|          2|    1|          2|
    |ap_phi_mux_residual_loop_index18_phi_fu_375_p4  |    9|          2|    1|          2|
    |ap_phi_mux_residual_loop_index6_phi_fu_341_p4   |    9|          2|    1|          2|
    |bram_dy_Addr_A_orig                             |   25|          5|   32|        160|
    |bram_dy_Din_A                                   |   14|          3|   16|         48|
    |bram_dy_WEN_A                                   |   14|          3|    2|          6|
    |bram_y_Addr_A_orig                              |   25|          5|   32|        160|
    |bram_y_Din_A                                    |   14|          3|   16|         48|
    |bram_y_WEN_A                                    |   14|          3|    2|          6|
    |gmem_ARADDR                                     |   25|          5|   32|        160|
    |gmem_ARLEN                                      |   20|          4|   32|        128|
    |gmem_AWADDR                                     |   25|          5|   32|        160|
    |gmem_AWLEN                                      |   20|          4|   32|        128|
    |gmem_WDATA                                      |   25|          5|   16|         80|
    |gmem_WSTRB                                      |   20|          4|    2|          8|
    |gmem_blk_n_AR                                   |    9|          2|    1|          2|
    |gmem_blk_n_AW                                   |    9|          2|    1|          2|
    |gmem_blk_n_B                                    |    9|          2|    1|          2|
    |gmem_blk_n_R                                    |    9|          2|    1|          2|
    |gmem_blk_n_W                                    |    9|          2|    1|          2|
    |loop_index15_reg_360                            |    9|          2|   63|        126|
    |loop_index3_reg_326                             |    9|          2|   63|        126|
    |loop_index9_reg_383                             |    9|          2|   63|        126|
    |loop_index_reg_349                              |    9|          2|   63|        126|
    |residual_loop_index18_reg_371                   |    9|          2|    1|          2|
    |residual_loop_index6_reg_337                    |    9|          2|    1|          2|
    +------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                           |  687|        150|  520|       1689|
    +------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |  50|   0|   50|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter9              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter6              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter7              |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter2              |   1|   0|    1|          0|
    |bram_dy_load_reg_1320                |  16|   0|   16|          0|
    |bram_y_load_reg_1252                 |  16|   0|   16|          0|
    |ddrtobram_read_reg_1046              |   1|   0|    1|          0|
    |dim_read_reg_1050                    |  32|   0|   32|          0|
    |dy_read_reg_1055                     |  32|   0|   32|          0|
    |empty_36_reg_1100                    |  32|   0|   32|          0|
    |empty_37_reg_1110                    |  11|   0|   11|          0|
    |empty_38_reg_1088                    |   1|   0|    1|          0|
    |empty_49_reg_1290                    |   2|   0|    2|          0|
    |empty_50_reg_1295                    |  16|   0|   16|          0|
    |empty_53_reg_1285                    |   1|   0|    1|          0|
    |empty_59_reg_1142                    |  10|   0|   10|          0|
    |empty_59_reg_1142_pp0_iter1_reg      |  10|   0|   10|          0|
    |empty_66_reg_1186                    |   1|   0|    1|          0|
    |empty_69_reg_1176                    |   1|   0|    1|          0|
    |empty_72_reg_1212                    |  10|   0|   10|          0|
    |empty_72_reg_1212_pp2_iter1_reg      |  10|   0|   10|          0|
    |empty_82_reg_1152                    |   1|   0|    1|          0|
    |empty_83_reg_1161                    |   1|   0|    1|          0|
    |empty_91_reg_1336                    |   2|   0|    2|          0|
    |empty_92_reg_1341                    |  16|   0|   16|          0|
    |empty_97_reg_1257                    |   1|   0|    1|          0|
    |empty_98_reg_1265                    |   1|   0|    1|          0|
    |empty_reg_1072                       |   1|   0|    1|          0|
    |exitcond18tmp_reg_1166               |   1|   0|    1|          0|
    |exitcond2011_reg_1311                |   1|   0|    1|          0|
    |exitcond2011_reg_1311_pp5_iter1_reg  |   1|   0|    1|          0|
    |exitcond2213_reg_1243                |   1|   0|    1|          0|
    |exitcond2213_reg_1243_pp3_iter1_reg  |   1|   0|    1|          0|
    |exitcond2415_reg_1208                |   1|   0|    1|          0|
    |exitcond2415_reg_1208_pp2_iter1_reg  |   1|   0|    1|          0|
    |exitcond2617_reg_1138                |   1|   0|    1|          0|
    |exitcond2617_reg_1138_pp0_iter1_reg  |   1|   0|    1|          0|
    |exitcondtmp_reg_1270                 |   1|   0|    1|          0|
    |gmem_addr_1_read_reg_1147            |  16|   0|   16|          0|
    |gmem_addr_2_reg_1279                 |  32|   0|   32|          0|
    |gmem_addr_3_read_reg_1181            |  16|   0|   16|          0|
    |gmem_addr_3_reg_1170                 |  32|   0|   32|          0|
    |gmem_addr_5_read_reg_1217            |  16|   0|   16|          0|
    |gmem_addr_6_reg_1330                 |  32|   0|   32|          0|
    |gmem_addr_7_read_reg_1233            |  16|   0|   16|          0|
    |gmem_addr_7_reg_1222                 |  32|   0|   32|          0|
    |loop_index15_reg_360                 |  63|   0|   63|          0|
    |loop_index3_reg_326                  |  63|   0|   63|          0|
    |loop_index9_reg_383                  |  63|   0|   63|          0|
    |loop_index_reg_349                   |  63|   0|   63|          0|
    |p_cast_cast_reg_1092                 |  63|   0|   63|          0|
    |p_cast_reg_1079                      |  31|   0|   31|          0|
    |residual_loop_index18_reg_371        |   1|   0|    1|          0|
    |residual_loop_index6_reg_337         |   1|   0|    1|          0|
    |tmp_11_reg_1228                      |  10|   0|   10|          0|
    |y_read_reg_1063                      |  32|   0|   32|          0|
    |exitcond18tmp_reg_1166               |  64|  32|    1|          0|
    |exitcondtmp_reg_1270                 |  64|  32|    1|          0|
    |residual_loop_index6_reg_337         |  64|  32|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |1089|  96|  900|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTRL_AWVALID   |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_AWREADY   |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_AWADDR    |   in|    6|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WVALID    |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WREADY    |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WDATA     |   in|   32|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WSTRB     |   in|    4|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_ARVALID   |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_ARREADY   |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_ARADDR    |   in|    6|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RVALID    |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RREADY    |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RDATA     |  out|   32|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RRESP     |  out|    2|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_BVALID    |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_BREADY    |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_BRESP     |  out|    2|       s_axi|          CTRL|        scalar|
|ap_clk               |   in|    1|  ap_ctrl_hs|   OutputLayer|  return value|
|ap_rst_n             |   in|    1|  ap_ctrl_hs|   OutputLayer|  return value|
|interrupt            |  out|    1|  ap_ctrl_hs|   OutputLayer|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|          gmem|       pointer|
|bram_y_Addr_A        |  out|   32|        bram|        bram_y|         array|
|bram_y_EN_A          |  out|    1|        bram|        bram_y|         array|
|bram_y_WEN_A         |  out|    2|        bram|        bram_y|         array|
|bram_y_Din_A         |  out|   16|        bram|        bram_y|         array|
|bram_y_Dout_A        |   in|   16|        bram|        bram_y|         array|
|bram_y_Clk_A         |  out|    1|        bram|        bram_y|         array|
|bram_y_Rst_A         |  out|    1|        bram|        bram_y|         array|
|bram_dy_Addr_A       |  out|   32|        bram|       bram_dy|         array|
|bram_dy_EN_A         |  out|    1|        bram|       bram_dy|         array|
|bram_dy_WEN_A        |  out|    2|        bram|       bram_dy|         array|
|bram_dy_Din_A        |  out|   16|        bram|       bram_dy|         array|
|bram_dy_Dout_A       |   in|   16|        bram|       bram_dy|         array|
|bram_dy_Clk_A        |  out|    1|        bram|       bram_dy|         array|
|bram_dy_Rst_A        |  out|    1|        bram|       bram_dy|         array|
+---------------------+-----+-----+------------+--------------+--------------+

