<stg><name>activation_accelerator</name>


<trans_list>

<trans id="259" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="stage_read" val="2"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="1" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="stage_read" val="1"/>
<literal name="config_r_read" val="!0"/>
<literal name="config_r_read" val="!1"/>
<literal name="config_r_read" val="!2"/>
<literal name="config_r_read" val="!3"/>
<literal name="config_r_read" val="!4"/>
<literal name="config_r_read" val="!5"/>
<literal name="config_r_read" val="!6"/>
</and_exp><and_exp><literal name="stage_read" val="!0"/>
<literal name="stage_read" val="!1"/>
<literal name="stage_read" val="!2"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="1" to="75">
<condition id="-1">
<or_exp><and_exp><literal name="stage_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="1" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="stage_read" val="1"/>
<literal name="config_r_read" val="6"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="1" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="stage_read" val="1"/>
<literal name="config_r_read" val="5"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="1" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="stage_read" val="1"/>
<literal name="config_r_read" val="4"/>
</and_exp><and_exp><literal name="stage_read" val="1"/>
<literal name="config_r_read" val="3"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="1" to="56">
<condition id="-1">
<or_exp><and_exp><literal name="stage_read" val="1"/>
<literal name="config_r_read" val="2"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="1" to="67">
<condition id="-1">
<or_exp><and_exp><literal name="stage_read" val="1"/>
<literal name="config_r_read" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="1" to="70">
<condition id="-1">
<or_exp><and_exp><literal name="stage_read" val="1"/>
<literal name="config_r_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="9" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="52" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="53" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="4"/>
</and_exp><and_exp><literal name="config_r_read" val="3"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="54" to="55">
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="4"/>
</and_exp><and_exp><literal name="config_r_read" val="3"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="55" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="4"/>
</and_exp><and_exp><literal name="config_r_read" val="3"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="66" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="69" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="74" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="83" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="84" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:0 %config_r_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %config_r

]]></Node>
<StgValue><ssdm name="config_r_read"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1 %stage_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %stage

]]></Node>
<StgValue><ssdm name="stage_read"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:2 %out_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out_r

]]></Node>
<StgValue><ssdm name="out_r_read"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:3 %in1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %in1

]]></Node>
<StgValue><ssdm name="in1_read"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:4 %in0_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %in0

]]></Node>
<StgValue><ssdm name="in0_read"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="64">
<![CDATA[
entry:5 %var_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="var_1_loc"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="64">
<![CDATA[
entry:6 %sum_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="sum_loc"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="64">
<![CDATA[
entry:7 %sum_sq_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="sum_sq_loc"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="64">
<![CDATA[
entry:8 %sum_4_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="sum_4_loc"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="64">
<![CDATA[
entry:9 %max_val_4_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="max_val_4_loc"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:10 %spectopmodule_ln397 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_17

]]></Node>
<StgValue><ssdm name="spectopmodule_ln397"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem0, void @empty_13, i32 0, i32 0, void @empty, i32 0, i32 32768, void @empty_0, void @empty_1, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem1, void @empty_13, i32 0, i32 0, void @empty, i32 0, i32 32768, void @empty_2, void @empty_1, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:14 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem2, void @empty_13, i32 0, i32 0, void @empty, i32 0, i32 32768, void @empty_3, void @empty_1, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:16 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in0, void @empty_4, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_33, void @empty_5, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in0, void @empty_7, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in1, void @empty_4, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_33, void @empty_8, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in1, void @empty_7, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_4, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_33, void @empty_9, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_7, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:23 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %stage

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stage, void @empty_4, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_33, void @empty_10, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stage, void @empty_7, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:26 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %config_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %config_r, void @empty_4, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_33, void @empty_11, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %config_r, void @empty_7, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_33, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="64">
<![CDATA[
entry:30 %x_mask = alloca i64 1

]]></Node>
<StgValue><ssdm name="x_mask"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="64">
<![CDATA[
entry:31 %exp_x = alloca i64 1

]]></Node>
<StgValue><ssdm name="exp_x"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="64">
<![CDATA[
entry:32 %x = alloca i64 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="64">
<![CDATA[
entry:33 %y = alloca i64 1

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
entry:34 %switch_ln410 = switch i32 %stage_read, void %if.end90, i32 0, void %VITIS_LOOP_411_1, i32 1, void %if.then17, i32 2, void %VITIS_LOOP_465_4

]]></Node>
<StgValue><ssdm name="switch_ln410"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stage_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_465_4:0 %trunc_ln2 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %out_r_read, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stage_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0">
<![CDATA[
if.then17:0 %switch_ln420 = switch i32 %config_r_read, void %if.end68, i32 0, void %for.inc.i.preheader, i32 1, void %for.inc.i31.preheader, i32 2, void %for.inc.i41.preheader, i32 3, void %for.inc.i70.preheader, i32 4, void %for.inc.i93.preheader, i32 5, void %for.inc.i118.preheader, i32 6, void %for.inc.i139.preheader

]]></Node>
<StgValue><ssdm name="switch_ln420"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stage_read" val="1"/>
<literal name="config_r_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="16">
<![CDATA[
for.inc.i139.preheader:0 %call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_18, i32 %x, i16 %buf0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stage_read" val="1"/>
<literal name="config_r_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="16">
<![CDATA[
for.inc.i118.preheader:0 %call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_17, i32 %x, i16 %buf0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stage_read" val="1"/>
<literal name="config_r_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="16">
<![CDATA[
for.inc.i93.preheader:0 %call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_16, i32 %x, i16 %buf0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stage_read" val="1"/>
<literal name="config_r_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="16">
<![CDATA[
for.inc.i70.preheader:0 %call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_15, i32 %x, i16 %buf0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stage_read" val="1"/>
<literal name="config_r_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="16">
<![CDATA[
for.inc.i41.preheader:0 %call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_13, i32 %x, i16 %buf0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stage_read" val="1"/>
<literal name="config_r_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="16">
<![CDATA[
for.inc.i41.preheader:1 %call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_14, i32 %y, i16 %buf1

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stage_read" val="1"/>
<literal name="config_r_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="16">
<![CDATA[
for.inc.i31.preheader:0 %call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_12, i32 %x, i16 %buf0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stage_read" val="1"/>
<literal name="config_r_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="16">
<![CDATA[
for.inc.i.preheader:0 %call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_1, i32 %x, i16 %buf0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stage_read" val="1"/>
<literal name="config_r_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="16">
<![CDATA[
for.inc.i.preheader:1 %call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_11, i32 %y, i16 %buf1

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stage_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_411_1:0 %trunc_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %in0_read, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stage_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_411_1:5 %trunc_ln1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %in1_read, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="63">
<![CDATA[
VITIS_LOOP_465_4:1 %sext_ln465 = sext i63 %trunc_ln2

]]></Node>
<StgValue><ssdm name="sext_ln465"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
VITIS_LOOP_465_4:2 %gmem2_addr = getelementptr i16 %gmem2, i64 %sext_ln465

]]></Node>
<StgValue><ssdm name="gmem2_addr"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
VITIS_LOOP_465_4:3 %empty_48 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem2_addr, i32 32768

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="135" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="63" op_3_bw="16" op_4_bw="0">
<![CDATA[
VITIS_LOOP_465_4:4 %call_ln465 = call void @activation_accelerator_Pipeline_VITIS_LOOP_465_4, i16 %gmem2, i63 %trunc_ln2, i16 %buf2

]]></Node>
<StgValue><ssdm name="call_ln465"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="136" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="63" op_3_bw="16" op_4_bw="0">
<![CDATA[
VITIS_LOOP_465_4:4 %call_ln465 = call void @activation_accelerator_Pipeline_VITIS_LOOP_465_4, i16 %gmem2, i63 %trunc_ln2, i16 %buf2

]]></Node>
<StgValue><ssdm name="call_ln465"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="137" st_id="5" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
VITIS_LOOP_465_4:5 %empty_49 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem2_addr

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="138" st_id="6" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
VITIS_LOOP_465_4:5 %empty_49 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem2_addr

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="139" st_id="7" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
VITIS_LOOP_465_4:5 %empty_49 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem2_addr

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="140" st_id="8" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
VITIS_LOOP_465_4:5 %empty_49 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem2_addr

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="141" st_id="9" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
VITIS_LOOP_465_4:5 %empty_49 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem2_addr

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_465_4:6 %br_ln469 = br void %if.end90

]]></Node>
<StgValue><ssdm name="br_ln469"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="143" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="16">
<![CDATA[
for.inc.i139.preheader:0 %call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_18, i32 %x, i16 %buf0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="144" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc.i139.preheader:1 %call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_186_1, i32 %x, i32 %sum_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="145" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc.i139.preheader:1 %call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_186_1, i32 %x, i32 %sum_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="146" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc.i139.preheader:2 %sum_loc_load = load i32 %sum_loc

]]></Node>
<StgValue><ssdm name="sum_loc_load"/></StgValue>
</operation>

<operation id="147" st_id="13" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i139.preheader:3 %mean = fmul i32 %sum_loc_load, i32 3.05176e-05

]]></Node>
<StgValue><ssdm name="mean"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="148" st_id="14" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i139.preheader:3 %mean = fmul i32 %sum_loc_load, i32 3.05176e-05

]]></Node>
<StgValue><ssdm name="mean"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="149" st_id="15" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i139.preheader:3 %mean = fmul i32 %sum_loc_load, i32 3.05176e-05

]]></Node>
<StgValue><ssdm name="mean"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="150" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc.i139.preheader:4 %call_ln189 = call void @activation_accelerator_Pipeline_VITIS_LOOP_191_2, i32 %x, i32 %mean, i32 %var_1_loc

]]></Node>
<StgValue><ssdm name="call_ln189"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="151" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc.i139.preheader:4 %call_ln189 = call void @activation_accelerator_Pipeline_VITIS_LOOP_191_2, i32 %x, i32 %mean, i32 %var_1_loc

]]></Node>
<StgValue><ssdm name="call_ln189"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="152" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc.i139.preheader:5 %var_1_loc_load = load i32 %var_1_loc

]]></Node>
<StgValue><ssdm name="var_1_loc_load"/></StgValue>
</operation>

<operation id="153" st_id="18" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i139.preheader:6 %var = fmul i32 %var_1_loc_load, i32 3.05176e-05

]]></Node>
<StgValue><ssdm name="var"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="154" st_id="19" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i139.preheader:6 %var = fmul i32 %var_1_loc_load, i32 3.05176e-05

]]></Node>
<StgValue><ssdm name="var"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="155" st_id="20" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i139.preheader:6 %var = fmul i32 %var_1_loc_load, i32 3.05176e-05

]]></Node>
<StgValue><ssdm name="var"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="156" st_id="21" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i139.preheader:7 %x_assign_3 = fadd i32 %var, i32 1e-06

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="157" st_id="22" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i139.preheader:7 %x_assign_3 = fadd i32 %var, i32 1e-06

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="158" st_id="23" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i139.preheader:7 %x_assign_3 = fadd i32 %var, i32 1e-06

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="159" st_id="24" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i139.preheader:7 %x_assign_3 = fadd i32 %var, i32 1e-06

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="160" st_id="25" stage="8" lat="8">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i139.preheader:8 %stddev = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_3

]]></Node>
<StgValue><ssdm name="stddev"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="161" st_id="26" stage="7" lat="8">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i139.preheader:8 %stddev = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_3

]]></Node>
<StgValue><ssdm name="stddev"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="162" st_id="27" stage="6" lat="8">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i139.preheader:8 %stddev = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_3

]]></Node>
<StgValue><ssdm name="stddev"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="163" st_id="28" stage="5" lat="8">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i139.preheader:8 %stddev = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_3

]]></Node>
<StgValue><ssdm name="stddev"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="164" st_id="29" stage="4" lat="8">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i139.preheader:8 %stddev = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_3

]]></Node>
<StgValue><ssdm name="stddev"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="165" st_id="30" stage="3" lat="8">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i139.preheader:8 %stddev = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_3

]]></Node>
<StgValue><ssdm name="stddev"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="166" st_id="31" stage="2" lat="8">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i139.preheader:8 %stddev = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_3

]]></Node>
<StgValue><ssdm name="stddev"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="167" st_id="32" stage="1" lat="8">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i139.preheader:8 %stddev = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_3

]]></Node>
<StgValue><ssdm name="stddev"/></StgValue>
</operation>

<operation id="168" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="16" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc.i139.preheader:9 %call_ln189 = call void @activation_accelerator_Pipeline_VITIS_LOOP_197_3, i32 %x, i32 %mean, i32 %stddev, i16 %buf2

]]></Node>
<StgValue><ssdm name="call_ln189"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="169" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stage_read" val="1"/>
<literal name="config_r_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="16" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc.i139.preheader:9 %call_ln189 = call void @activation_accelerator_Pipeline_VITIS_LOOP_197_3, i32 %x, i32 %mean, i32 %stddev, i16 %buf2

]]></Node>
<StgValue><ssdm name="call_ln189"/></StgValue>
</operation>

<operation id="170" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stage_read" val="1"/>
<literal name="config_r_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i139.preheader:10 %br_ln0 = br void %if.end68

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="171" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stage_read" val="1"/>
<literal name="config_r_read" val="!0"/>
<literal name="config_r_read" val="!1"/>
<literal name="config_r_read" val="!2"/>
<literal name="config_r_read" val="!3"/>
<literal name="config_r_read" val="!4"/>
<literal name="config_r_read" val="!5"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
if.end68:0 %br_ln0 = br void %if.end69

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="172" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stage_read" val="1"/>
<literal name="config_r_read" val="!0"/>
<literal name="config_r_read" val="!1"/>
<literal name="config_r_read" val="!2"/>
<literal name="config_r_read" val="!3"/>
<literal name="config_r_read" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
if.end69:0 %br_ln0 = br void %if.end70

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="173" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stage_read" val="1"/>
<literal name="config_r_read" val="!0"/>
<literal name="config_r_read" val="!1"/>
<literal name="config_r_read" val="!2"/>
<literal name="config_r_read" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
if.end70:0 %br_ln0 = br void %if.end71

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="174" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stage_read" val="1"/>
<literal name="config_r_read" val="!0"/>
<literal name="config_r_read" val="!1"/>
<literal name="config_r_read" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
if.end71:0 %br_ln0 = br void %if.end72

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="175" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stage_read" val="1"/>
<literal name="config_r_read" val="!0"/>
<literal name="config_r_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
if.end72:0 %br_ln0 = br void %if.end73

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="176" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stage_read" val="1"/>
<literal name="config_r_read" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
if.end73:0 %br_ln0 = br void %if.end74

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="177" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stage_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
if.end74:0 %br_ln464 = br void %if.end90

]]></Node>
<StgValue><ssdm name="br_ln464"/></StgValue>
</operation>

<operation id="178" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0">
<![CDATA[
if.end90:0 %ret_ln469 = ret

]]></Node>
<StgValue><ssdm name="ret_ln469"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="179" st_id="34" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="16">
<![CDATA[
for.inc.i118.preheader:0 %call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_17, i32 %x, i16 %buf0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="180" st_id="35" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc.i118.preheader:1 %call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_171_1, i32 %x, i32 %sum_sq_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="181" st_id="36" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc.i118.preheader:1 %call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_171_1, i32 %x, i32 %sum_sq_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="182" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc.i118.preheader:2 %sum_sq_loc_load = load i32 %sum_sq_loc

]]></Node>
<StgValue><ssdm name="sum_sq_loc_load"/></StgValue>
</operation>

<operation id="183" st_id="37" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i118.preheader:3 %mean_sq = fmul i32 %sum_sq_loc_load, i32 3.05176e-05

]]></Node>
<StgValue><ssdm name="mean_sq"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="184" st_id="38" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i118.preheader:3 %mean_sq = fmul i32 %sum_sq_loc_load, i32 3.05176e-05

]]></Node>
<StgValue><ssdm name="mean_sq"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="185" st_id="39" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i118.preheader:3 %mean_sq = fmul i32 %sum_sq_loc_load, i32 3.05176e-05

]]></Node>
<StgValue><ssdm name="mean_sq"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="186" st_id="40" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i118.preheader:4 %x_assign_2 = fadd i32 %mean_sq, i32 1e-06

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="187" st_id="41" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i118.preheader:4 %x_assign_2 = fadd i32 %mean_sq, i32 1e-06

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="188" st_id="42" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i118.preheader:4 %x_assign_2 = fadd i32 %mean_sq, i32 1e-06

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="189" st_id="43" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i118.preheader:4 %x_assign_2 = fadd i32 %mean_sq, i32 1e-06

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="190" st_id="44" stage="8" lat="8">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i118.preheader:5 %rms = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_2

]]></Node>
<StgValue><ssdm name="rms"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="191" st_id="45" stage="7" lat="8">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i118.preheader:5 %rms = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_2

]]></Node>
<StgValue><ssdm name="rms"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="192" st_id="46" stage="6" lat="8">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i118.preheader:5 %rms = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_2

]]></Node>
<StgValue><ssdm name="rms"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="193" st_id="47" stage="5" lat="8">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i118.preheader:5 %rms = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_2

]]></Node>
<StgValue><ssdm name="rms"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="194" st_id="48" stage="4" lat="8">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i118.preheader:5 %rms = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_2

]]></Node>
<StgValue><ssdm name="rms"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="195" st_id="49" stage="3" lat="8">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i118.preheader:5 %rms = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_2

]]></Node>
<StgValue><ssdm name="rms"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="196" st_id="50" stage="2" lat="8">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i118.preheader:5 %rms = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_2

]]></Node>
<StgValue><ssdm name="rms"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="197" st_id="51" stage="1" lat="8">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i118.preheader:5 %rms = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_2

]]></Node>
<StgValue><ssdm name="rms"/></StgValue>
</operation>

<operation id="198" st_id="51" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="16" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc.i118.preheader:6 %call_ln13 = call void @activation_accelerator_Pipeline_VITIS_LOOP_176_2, i32 %x, i32 %rms, i16 %buf2

]]></Node>
<StgValue><ssdm name="call_ln13"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="199" st_id="52" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="16" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc.i118.preheader:6 %call_ln13 = call void @activation_accelerator_Pipeline_VITIS_LOOP_176_2, i32 %x, i32 %rms, i16 %buf2

]]></Node>
<StgValue><ssdm name="call_ln13"/></StgValue>
</operation>

<operation id="200" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i118.preheader:7 %br_ln0 = br void %if.end69

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="201" st_id="53" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="16">
<![CDATA[
for.inc.i93.preheader:0 %call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_16, i32 %x, i16 %buf0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="202" st_id="53" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="16">
<![CDATA[
for.inc.i70.preheader:0 %call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_15, i32 %x, i16 %buf0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="203" st_id="54" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="16" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc.i93.preheader:1 %call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_160_1, i32 %x, i16 %buf2

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="204" st_id="54" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="16" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc.i70.preheader:1 %call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_152_1, i32 %x, i16 %buf2

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="205" st_id="55" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="16" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc.i93.preheader:1 %call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_160_1, i32 %x, i16 %buf2

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="206" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i93.preheader:2 %br_ln0 = br void %if.end70

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="207" st_id="55" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="16" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc.i70.preheader:1 %call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_152_1, i32 %x, i16 %buf2

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="208" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="config_r_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i70.preheader:2 %br_ln0 = br void %if.end71

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="209" st_id="56" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="16">
<![CDATA[
for.inc.i41.preheader:0 %call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_13, i32 %x, i16 %buf0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="210" st_id="56" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="16">
<![CDATA[
for.inc.i41.preheader:1 %call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_14, i32 %y, i16 %buf1

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="211" st_id="57" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc.i41.preheader:2 %call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_380_1, i32 %x, i32 %y, i32 %x_mask

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="212" st_id="58" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc.i41.preheader:2 %call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_380_1, i32 %x, i32 %y, i32 %x_mask

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="213" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i41.preheader:3 %x_mask_addr = getelementptr i32 %x_mask, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="x_mask_addr"/></StgValue>
</operation>

<operation id="214" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="15" op_1_bw="0">
<![CDATA[
for.inc.i41.preheader:4 %max_val = load i15 %x_mask_addr

]]></Node>
<StgValue><ssdm name="max_val"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="215" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="15" op_1_bw="0">
<![CDATA[
for.inc.i41.preheader:4 %max_val = load i15 %x_mask_addr

]]></Node>
<StgValue><ssdm name="max_val"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="216" st_id="61" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc.i41.preheader:5 %call_ln381 = call void @activation_accelerator_Pipeline_VITIS_LOOP_382_2, i32 %max_val, i32 %x_mask, i32 %max_val_4_loc

]]></Node>
<StgValue><ssdm name="call_ln381"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="217" st_id="62" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc.i41.preheader:5 %call_ln381 = call void @activation_accelerator_Pipeline_VITIS_LOOP_382_2, i32 %max_val, i32 %x_mask, i32 %max_val_4_loc

]]></Node>
<StgValue><ssdm name="call_ln381"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="218" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc.i41.preheader:6 %max_val_4_loc_load = load i32 %max_val_4_loc

]]></Node>
<StgValue><ssdm name="max_val_4_loc_load"/></StgValue>
</operation>

<operation id="219" st_id="63" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i41.preheader:7 %call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_385_3, i32 %x, i32 %max_val_4_loc_load, i32 %exp_x, i32 %sum_4_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="220" st_id="64" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i41.preheader:7 %call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_385_3, i32 %x, i32 %max_val_4_loc_load, i32 %exp_x, i32 %sum_4_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="221" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc.i41.preheader:8 %sum_4_loc_load = load i32 %sum_4_loc

]]></Node>
<StgValue><ssdm name="sum_4_loc_load"/></StgValue>
</operation>

<operation id="222" st_id="65" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="16" op_4_bw="0">
<![CDATA[
for.inc.i41.preheader:9 %call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_389_4, i32 %exp_x, i32 %sum_4_loc_load, i16 %buf2

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="223" st_id="66" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="16" op_4_bw="0">
<![CDATA[
for.inc.i41.preheader:9 %call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_389_4, i32 %exp_x, i32 %sum_4_loc_load, i16 %buf2

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="224" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i41.preheader:10 %br_ln0 = br void %if.end72

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="225" st_id="67" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="16">
<![CDATA[
for.inc.i31.preheader:0 %call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_12, i32 %x, i16 %buf0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="226" st_id="68" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="16" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc.i31.preheader:1 %call_ln431 = call void @float_safe_softmax, i32 %x, i16 %buf2

]]></Node>
<StgValue><ssdm name="call_ln431"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="227" st_id="69" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="16" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc.i31.preheader:1 %call_ln431 = call void @float_safe_softmax, i32 %x, i16 %buf2

]]></Node>
<StgValue><ssdm name="call_ln431"/></StgValue>
</operation>

<operation id="228" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i31.preheader:2 %br_ln436 = br void %if.end73

]]></Node>
<StgValue><ssdm name="br_ln436"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="229" st_id="70" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="16">
<![CDATA[
for.inc.i.preheader:0 %call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_1, i32 %x, i16 %buf0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="230" st_id="70" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="16">
<![CDATA[
for.inc.i.preheader:1 %call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_145_11, i32 %y, i16 %buf1

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="231" st_id="71" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="16" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc.i.preheader:2 %call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_206_1, i32 %x, i32 %y, i16 %buf2

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="232" st_id="72" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="16" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc.i.preheader:2 %call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_206_1, i32 %x, i32 %y, i16 %buf2

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="233" st_id="73" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc.i.preheader:3 %call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_424_3, i16 %buf0, i16 %buf1, i16 %buf2

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="234" st_id="74" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc.i.preheader:3 %call_ln0 = call void @activation_accelerator_Pipeline_VITIS_LOOP_424_3, i16 %buf0, i16 %buf1, i16 %buf2

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="235" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.preheader:4 %br_ln0 = br void %if.end74

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="236" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="63">
<![CDATA[
VITIS_LOOP_411_1:1 %sext_ln411 = sext i63 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln411"/></StgValue>
</operation>

<operation id="237" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
VITIS_LOOP_411_1:2 %gmem0_addr = getelementptr i16 %gmem0, i64 %sext_ln411

]]></Node>
<StgValue><ssdm name="gmem0_addr"/></StgValue>
</operation>

<operation id="238" st_id="75" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
VITIS_LOOP_411_1:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem0_addr, i32 32768

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="239" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="63">
<![CDATA[
VITIS_LOOP_411_1:6 %sext_ln414 = sext i63 %trunc_ln1

]]></Node>
<StgValue><ssdm name="sext_ln414"/></StgValue>
</operation>

<operation id="240" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
VITIS_LOOP_411_1:7 %gmem1_addr = getelementptr i16 %gmem1, i64 %sext_ln414

]]></Node>
<StgValue><ssdm name="gmem1_addr"/></StgValue>
</operation>

<operation id="241" st_id="75" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
VITIS_LOOP_411_1:8 %empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem1_addr, i32 32768

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="242" st_id="76" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
VITIS_LOOP_411_1:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem0_addr, i32 32768

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="243" st_id="76" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
VITIS_LOOP_411_1:8 %empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem1_addr, i32 32768

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="244" st_id="77" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
VITIS_LOOP_411_1:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem0_addr, i32 32768

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="245" st_id="77" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
VITIS_LOOP_411_1:8 %empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem1_addr, i32 32768

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="246" st_id="78" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
VITIS_LOOP_411_1:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem0_addr, i32 32768

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="247" st_id="78" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
VITIS_LOOP_411_1:8 %empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem1_addr, i32 32768

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="248" st_id="79" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
VITIS_LOOP_411_1:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem0_addr, i32 32768

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="249" st_id="79" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
VITIS_LOOP_411_1:8 %empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem1_addr, i32 32768

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="250" st_id="80" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
VITIS_LOOP_411_1:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem0_addr, i32 32768

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="251" st_id="80" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
VITIS_LOOP_411_1:8 %empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem1_addr, i32 32768

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="252" st_id="81" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
VITIS_LOOP_411_1:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem0_addr, i32 32768

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="253" st_id="81" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
VITIS_LOOP_411_1:8 %empty_47 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem1_addr, i32 32768

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="254" st_id="82" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="63" op_3_bw="16" op_4_bw="0">
<![CDATA[
VITIS_LOOP_411_1:4 %call_ln411 = call void @activation_accelerator_Pipeline_VITIS_LOOP_411_1, i16 %gmem0, i63 %trunc_ln, i16 %buf0

]]></Node>
<StgValue><ssdm name="call_ln411"/></StgValue>
</operation>

<operation id="255" st_id="82" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="63" op_3_bw="16" op_4_bw="0">
<![CDATA[
VITIS_LOOP_411_1:9 %call_ln414 = call void @activation_accelerator_Pipeline_VITIS_LOOP_414_2, i16 %gmem1, i63 %trunc_ln1, i16 %buf1

]]></Node>
<StgValue><ssdm name="call_ln414"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="256" st_id="83" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="63" op_3_bw="16" op_4_bw="0">
<![CDATA[
VITIS_LOOP_411_1:4 %call_ln411 = call void @activation_accelerator_Pipeline_VITIS_LOOP_411_1, i16 %gmem0, i63 %trunc_ln, i16 %buf0

]]></Node>
<StgValue><ssdm name="call_ln411"/></StgValue>
</operation>

<operation id="257" st_id="83" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="63" op_3_bw="16" op_4_bw="0">
<![CDATA[
VITIS_LOOP_411_1:9 %call_ln414 = call void @activation_accelerator_Pipeline_VITIS_LOOP_414_2, i16 %gmem1, i63 %trunc_ln1, i16 %buf1

]]></Node>
<StgValue><ssdm name="call_ln414"/></StgValue>
</operation>

<operation id="258" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_411_1:10 %br_ln0 = br void %if.end90

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
