
---------- Begin Simulation Statistics ----------
host_inst_rate                                 209471                       # Simulator instruction rate (inst/s)
host_mem_usage                                 380444                       # Number of bytes of host memory used
host_seconds                                    95.48                       # Real time elapsed on the host
host_tick_rate                              239312522                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000005                       # Number of instructions simulated
sim_seconds                                  0.022849                       # Number of seconds simulated
sim_ticks                                 22849350000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4693722                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 32142.196484                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 28206.646013                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                4266767                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    13723271500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.090963                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               426955                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            291384                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   3823975000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.028883                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          135570                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2287638                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 57175.609521                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 61727.246527                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2090078                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   11295613417                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.086360                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              197560                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           125361                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   4456645472                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.031561                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          72199                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 31499.625818                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  38.009669                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           92201                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   2904297000                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6981360                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 40061.303439                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 39854.937320                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6356845                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     25018884917                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.089455                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                624515                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             416745                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   8280620472                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.029761                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           207769                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.997083                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1021.013223                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6981360                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 40061.303439                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 39854.937320                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6356845                       # number of overall hits
system.cpu.dcache.overall_miss_latency    25018884917                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.089455                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               624515                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            416745                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   8280620472                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.029761                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          207769                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 167875                       # number of replacements
system.cpu.dcache.sampled_refs                 168899                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1021.013223                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6419795                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           525086260000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    72159                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13266079                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 68639.072848                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 66743.478261                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13265777                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency       20729000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000023                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  302                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                71                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency     15351000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             230                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets 77583.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               57427.606061                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       465500                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13266079                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 68639.072848                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 66743.478261                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13265777                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency        20729000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000023                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   302                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                 71                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency     15351000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000017                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              230                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.206134                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            105.540644                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13266079                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 68639.072848                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 66743.478261                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13265777                       # number of overall hits
system.cpu.icache.overall_miss_latency       20729000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000023                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  302                       # number of overall misses
system.cpu.icache.overall_mshr_hits                71                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency     15351000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000017                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             230                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                     12                       # number of replacements
system.cpu.icache.sampled_refs                    231                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                105.540644                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13265777                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 56074.662765                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      2601079307                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 46386                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    33328                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     62024.035679                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 59292.552386                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         3955                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           1821832000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.881331                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      29373                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                    9568                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency      1174289000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.594245                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 19805                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     135802                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       68086.285229                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  57767.746412                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          95743                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             2727468500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.294981                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                        40059                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                      6191                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        1956362500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.249378                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                   33866                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   38871                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    64151.680945                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 48351.791824                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          2493639990                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     38871                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     1879482500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                38871                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    72159                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        72159                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           1.310018                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      169130                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        65521.668683                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   58330.411209                       # average overall mshr miss latency
system.l2.demand_hits                           99698                       # number of demand (read+write) hits
system.l2.demand_miss_latency              4549300500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.410524                       # miss rate for demand accesses
system.l2.demand_misses                         69432                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                      15759                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         3130651500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.317336                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    53671                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.155457                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.320761                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   2547.006604                       # Average occupied blocks per context
system.l2.occ_blocks::1                   5255.354861                       # Average occupied blocks per context
system.l2.overall_accesses                     169130                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       65521.668683                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  57284.655816                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          99698                       # number of overall hits
system.l2.overall_miss_latency             4549300500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.410524                       # miss rate for overall accesses
system.l2.overall_misses                        69432                       # number of overall misses
system.l2.overall_mshr_hits                     15759                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        5731730807                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.591598                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  100057                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.259044                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                         12016                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        19575                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified        80037                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            46902                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit        13560                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                          88309                       # number of replacements
system.l2.sampled_refs                          98188                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       7802.361466                       # Cycle average of tags in use
system.l2.total_refs                           128628                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            43205                       # number of writebacks
system.switch_cpus.dtb.data_accesses          3466591                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              3462053                       # DTB hits
system.switch_cpus.dtb.data_misses               4538                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2343921                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2339392                       # DTB read hits
system.switch_cpus.dtb.read_misses               4529                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1122670                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1122661                       # DTB write hits
system.switch_cpus.dtb.write_misses                 9                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10004545                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10004539                       # ITB hits
system.switch_cpus.itb.fetch_misses                 6                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 31611670                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   4468027                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        1745493                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      1826424                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            8                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        51171                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      1833252                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        1848779                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS           7522                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       749135                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       224274                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     12478088                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.804452                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.836040                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      9559150     76.61%     76.61% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       736153      5.90%     82.51% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       569161      4.56%     87.07% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       484045      3.88%     90.95% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       391262      3.14%     94.08% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        83941      0.67%     94.76% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6        78245      0.63%     95.38% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7       351857      2.82%     98.20% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       224274      1.80%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     12478088                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10038024                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2943885                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          4240268                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        51064                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10038024                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      7041009                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     1.408703                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.408703                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      1281881                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          112                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved         7640                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     22409132                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7307177                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      3830038                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1259677                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts          448                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        58991                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4776524                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4587170                       # DTB hits
system.switch_cpus_1.dtb.data_misses           189354                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3576601                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3389877                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           186724                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1199923                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1197293                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2630                       # DTB write misses
system.switch_cpus_1.fetch.Branches           1848779                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3261540                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             7821370                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        43219                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             27718308                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        773073                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.131240                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3261792                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1753015                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.967648                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     13737765                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.017672                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.179275                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        9177961     66.81%     66.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         581188      4.23%     71.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          48303      0.35%     71.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          37488      0.27%     71.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         537864      3.92%     75.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          43266      0.31%     75.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         518286      3.77%     79.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         896724      6.53%     86.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1896685     13.81%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     13737765                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                349264                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1028389                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop               73205                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.114952                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6064552                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1336623                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         7685343                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            14418459                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.812548                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6244709                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.023527                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             14621321                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        62003                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles        587810                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      4953804                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       104840                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1857565                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     17218272                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      4727929                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       293128                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     15706359                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents          850                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents           23                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1259677                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles        11301                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      1057139                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads         1570                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        64610                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      2009911                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       561178                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        64610                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         4855                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        57148                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.709873                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.709873                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      7952186     49.70%     49.70% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         4008      0.03%     49.73% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     49.73% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd       865582      5.41%     55.14% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp         3373      0.02%     55.16% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt           81      0.00%     55.16% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      1019122      6.37%     61.53% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv          668      0.00%     61.53% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     61.53% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      4803454     30.02%     91.56% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1351015      8.44%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     15999489                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt        55560                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.003473                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu          753      1.36%      1.36% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      1.36% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      1.36% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd          189      0.34%      1.70% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      1.70% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      1.70% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        42894     77.20%     78.90% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv           10      0.02%     78.92% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        11027     19.85%     98.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite          687      1.24%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     13737765                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.164636                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.812186                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      8322922     60.58%     60.58% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1627381     11.85%     72.43% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2       715518      5.21%     77.64% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1175204      8.55%     86.19% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       903292      6.58%     92.77% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       254936      1.86%     94.62% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       649384      4.73%     99.35% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        81716      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         7412      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     13737765                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.135760                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         17145067                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        15999489                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      7066512                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        10148                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      3428240                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3261570                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3261540                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              30                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       985692                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       998950                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      4953804                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1857565                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               14087029                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      1014977                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      7039443                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        21473                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      7402203                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       246186                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents         4104                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     31099115                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     21917217                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     15174781                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3794078                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1259677                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       266829                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      8135318                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       445890                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                  6773                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
