===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.5344 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2920 ( 15.1%)    0.2920 ( 19.0%)  FIR Parser
    1.3382 ( 69.4%)    0.9431 ( 61.5%)  'firrtl.circuit' Pipeline
    0.0391 (  2.0%)    0.0391 (  2.5%)    CreateSiFiveMetadata
    0.1408 (  7.3%)    0.0757 (  4.9%)    'firrtl.module' Pipeline
    0.1241 (  6.4%)    0.0664 (  4.3%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0166 (  0.9%)    0.0093 (  0.6%)      LowerCHIRRTL
    0.0140 (  0.7%)    0.0140 (  0.9%)    InferWidths
    0.0595 (  3.1%)    0.0595 (  3.9%)    InferResets
    0.0023 (  0.1%)    0.0023 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0024 (  0.1%)    0.0024 (  0.2%)    PrefixModules
    0.1559 (  8.1%)    0.1559 ( 10.2%)    LowerFIRRTLTypes
    0.7244 ( 37.5%)    0.3944 ( 25.7%)    'firrtl.module' Pipeline
    0.0997 (  5.2%)    0.0544 (  3.5%)      ExpandWhens
    0.6247 ( 32.4%)    0.3400 ( 22.2%)      Canonicalizer
    0.0247 (  1.3%)    0.0247 (  1.6%)    Inliner
    0.0392 (  2.0%)    0.0392 (  2.6%)    IMConstProp
    0.0004 (  0.0%)    0.0004 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.1378 (  7.1%)    0.1378 (  9.0%)    'firrtl.module' Pipeline
    0.1378 (  7.1%)    0.1378 (  9.0%)      Canonicalizer
    0.0958 (  5.0%)    0.0958 (  6.2%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.1108 (  5.7%)    0.1108 (  7.2%)  'hw.module' Pipeline
    0.0011 (  0.1%)    0.0011 (  0.1%)    HWCleanup
    0.0308 (  1.6%)    0.0308 (  2.0%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0779 (  4.0%)    0.0779 (  5.1%)    Canonicalizer
    0.0010 (  0.1%)    0.0010 (  0.1%)    HWLegalizeModules
    0.0084 (  0.4%)    0.0084 (  0.5%)  HWLegalizeNames
    0.0187 (  1.0%)    0.0187 (  1.2%)  'hw.module' Pipeline
    0.0187 (  1.0%)    0.0187 (  1.2%)    PrettifyVerilog
    0.0644 (  3.3%)    0.0644 (  4.2%)  ExportVerilog emission
    0.0011 (  0.1%)    0.0011 (  0.1%)  Rest
    1.9295 (100.0%)    1.5344 (100.0%)  Total

{
  totalTime: 1.545,
  maxMemory: 67616768
}
