`timescale 1 ps / 1 ps

module block_design_wrapper(CLK_0, RST_0);
  input CLK_0;
  input RST_0;

  wire CLK_0;
  wire RST_0;

  block_design block_design_i(CLK_0);
endmodule
