ARM GAS  /tmp/ccPJswe7.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"gpio.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_GPIO_Init,"ax",%progbits
  20              		.align	1
  21              		.global	MX_GPIO_Init
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_GPIO_Init:
  27              	.LFB130:
  28              		.file 1 "Core/Src/gpio.c"
   1:Core/Src/gpio.c **** /* USER CODE BEGIN Header */
   2:Core/Src/gpio.c **** /**
   3:Core/Src/gpio.c ****   ******************************************************************************
   4:Core/Src/gpio.c ****   * @file    gpio.c
   5:Core/Src/gpio.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/gpio.c ****   *          of all used GPIO pins.
   7:Core/Src/gpio.c ****   ******************************************************************************
   8:Core/Src/gpio.c ****   * @attention
   9:Core/Src/gpio.c ****   *
  10:Core/Src/gpio.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/gpio.c ****   * All rights reserved.
  12:Core/Src/gpio.c ****   *
  13:Core/Src/gpio.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/gpio.c ****   * in the root directory of this software component.
  15:Core/Src/gpio.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/gpio.c ****   *
  17:Core/Src/gpio.c ****   ******************************************************************************
  18:Core/Src/gpio.c ****   */
  19:Core/Src/gpio.c **** /* USER CODE END Header */
  20:Core/Src/gpio.c **** 
  21:Core/Src/gpio.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/gpio.c **** #include "gpio.h"
  23:Core/Src/gpio.c **** 
  24:Core/Src/gpio.c **** /* USER CODE BEGIN 0 */
  25:Core/Src/gpio.c **** 
  26:Core/Src/gpio.c **** /* USER CODE END 0 */
  27:Core/Src/gpio.c **** 
  28:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  29:Core/Src/gpio.c **** /* Configure GPIO                                                             */
  30:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
ARM GAS  /tmp/ccPJswe7.s 			page 2


  31:Core/Src/gpio.c **** /* USER CODE BEGIN 1 */
  32:Core/Src/gpio.c **** 
  33:Core/Src/gpio.c **** /* USER CODE END 1 */
  34:Core/Src/gpio.c **** 
  35:Core/Src/gpio.c **** /** Configure pins as
  36:Core/Src/gpio.c ****         * Analog
  37:Core/Src/gpio.c ****         * Input
  38:Core/Src/gpio.c ****         * Output
  39:Core/Src/gpio.c ****         * EVENT_OUT
  40:Core/Src/gpio.c ****         * EXTI
  41:Core/Src/gpio.c **** */
  42:Core/Src/gpio.c **** void MX_GPIO_Init(void)
  43:Core/Src/gpio.c **** {
  29              		.loc 1 43 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 40
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 70B5     		push	{r4, r5, r6, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 16
  36              		.cfi_offset 4, -16
  37              		.cfi_offset 5, -12
  38              		.cfi_offset 6, -8
  39              		.cfi_offset 14, -4
  40 0002 8AB0     		sub	sp, sp, #40
  41              	.LCFI1:
  42              		.cfi_def_cfa_offset 56
  44:Core/Src/gpio.c **** 
  45:Core/Src/gpio.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  43              		.loc 1 45 3 view .LVU1
  44              		.loc 1 45 20 is_stmt 0 view .LVU2
  45 0004 0024     		movs	r4, #0
  46 0006 0594     		str	r4, [sp, #20]
  47 0008 0694     		str	r4, [sp, #24]
  48 000a 0794     		str	r4, [sp, #28]
  49 000c 0894     		str	r4, [sp, #32]
  50 000e 0994     		str	r4, [sp, #36]
  46:Core/Src/gpio.c **** 
  47:Core/Src/gpio.c ****   /* GPIO Ports Clock Enable */
  48:Core/Src/gpio.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
  51              		.loc 1 48 3 is_stmt 1 view .LVU3
  52              	.LBB2:
  53              		.loc 1 48 3 view .LVU4
  54              		.loc 1 48 3 view .LVU5
  55 0010 294B     		ldr	r3, .L3
  56 0012 5A69     		ldr	r2, [r3, #20]
  57 0014 42F40012 		orr	r2, r2, #2097152
  58 0018 5A61     		str	r2, [r3, #20]
  59              		.loc 1 48 3 view .LVU6
  60 001a 5A69     		ldr	r2, [r3, #20]
  61 001c 02F40012 		and	r2, r2, #2097152
  62 0020 0092     		str	r2, [sp]
  63              		.loc 1 48 3 view .LVU7
  64 0022 009A     		ldr	r2, [sp]
  65              	.LBE2:
  66              		.loc 1 48 3 view .LVU8
  49:Core/Src/gpio.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
ARM GAS  /tmp/ccPJswe7.s 			page 3


  67              		.loc 1 49 3 view .LVU9
  68              	.LBB3:
  69              		.loc 1 49 3 view .LVU10
  70              		.loc 1 49 3 view .LVU11
  71 0024 5A69     		ldr	r2, [r3, #20]
  72 0026 42F40022 		orr	r2, r2, #524288
  73 002a 5A61     		str	r2, [r3, #20]
  74              		.loc 1 49 3 view .LVU12
  75 002c 5A69     		ldr	r2, [r3, #20]
  76 002e 02F40022 		and	r2, r2, #524288
  77 0032 0192     		str	r2, [sp, #4]
  78              		.loc 1 49 3 view .LVU13
  79 0034 019A     		ldr	r2, [sp, #4]
  80              	.LBE3:
  81              		.loc 1 49 3 view .LVU14
  50:Core/Src/gpio.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
  82              		.loc 1 50 3 view .LVU15
  83              	.LBB4:
  84              		.loc 1 50 3 view .LVU16
  85              		.loc 1 50 3 view .LVU17
  86 0036 5A69     		ldr	r2, [r3, #20]
  87 0038 42F48002 		orr	r2, r2, #4194304
  88 003c 5A61     		str	r2, [r3, #20]
  89              		.loc 1 50 3 view .LVU18
  90 003e 5A69     		ldr	r2, [r3, #20]
  91 0040 02F48002 		and	r2, r2, #4194304
  92 0044 0292     		str	r2, [sp, #8]
  93              		.loc 1 50 3 view .LVU19
  94 0046 029A     		ldr	r2, [sp, #8]
  95              	.LBE4:
  96              		.loc 1 50 3 view .LVU20
  51:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  97              		.loc 1 51 3 view .LVU21
  98              	.LBB5:
  99              		.loc 1 51 3 view .LVU22
 100              		.loc 1 51 3 view .LVU23
 101 0048 5A69     		ldr	r2, [r3, #20]
 102 004a 42F40032 		orr	r2, r2, #131072
 103 004e 5A61     		str	r2, [r3, #20]
 104              		.loc 1 51 3 view .LVU24
 105 0050 5A69     		ldr	r2, [r3, #20]
 106 0052 02F40032 		and	r2, r2, #131072
 107 0056 0392     		str	r2, [sp, #12]
 108              		.loc 1 51 3 view .LVU25
 109 0058 039A     		ldr	r2, [sp, #12]
 110              	.LBE5:
 111              		.loc 1 51 3 view .LVU26
  52:Core/Src/gpio.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 112              		.loc 1 52 3 view .LVU27
 113              	.LBB6:
 114              		.loc 1 52 3 view .LVU28
 115              		.loc 1 52 3 view .LVU29
 116 005a 5A69     		ldr	r2, [r3, #20]
 117 005c 42F48022 		orr	r2, r2, #262144
 118 0060 5A61     		str	r2, [r3, #20]
 119              		.loc 1 52 3 view .LVU30
 120 0062 5B69     		ldr	r3, [r3, #20]
ARM GAS  /tmp/ccPJswe7.s 			page 4


 121 0064 03F48023 		and	r3, r3, #262144
 122 0068 0493     		str	r3, [sp, #16]
 123              		.loc 1 52 3 view .LVU31
 124 006a 049B     		ldr	r3, [sp, #16]
 125              	.LBE6:
 126              		.loc 1 52 3 view .LVU32
  53:Core/Src/gpio.c **** 
  54:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  55:Core/Src/gpio.c ****   HAL_GPIO_WritePin(GPIOE, CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 127              		.loc 1 55 3 view .LVU33
 128 006c 134D     		ldr	r5, .L3+4
 129 006e 2246     		mov	r2, r4
 130 0070 4FF60871 		movw	r1, #65288
 131 0074 2846     		mov	r0, r5
 132 0076 FFF7FEFF 		bl	HAL_GPIO_WritePin
 133              	.LVL0:
  56:Core/Src/gpio.c ****                           |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
  57:Core/Src/gpio.c ****                           |LD6_Pin, GPIO_PIN_RESET);
  58:Core/Src/gpio.c **** 
  59:Core/Src/gpio.c ****   /*Configure GPIO pins : PEPin PEPin PEPin PEPin
  60:Core/Src/gpio.c ****                            PEPin */
  61:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = DRDY_Pin|MEMS_INT3_Pin|MEMS_INT4_Pin|MEMS_INT1_Pin
 134              		.loc 1 61 3 view .LVU34
 135              		.loc 1 61 23 is_stmt 0 view .LVU35
 136 007a 3723     		movs	r3, #55
 137 007c 0593     		str	r3, [sp, #20]
  62:Core/Src/gpio.c ****                           |MEMS_INT2_Pin;
  63:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 138              		.loc 1 63 3 is_stmt 1 view .LVU36
 139              		.loc 1 63 24 is_stmt 0 view .LVU37
 140 007e 4FF49013 		mov	r3, #1179648
 141 0082 0693     		str	r3, [sp, #24]
  64:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 142              		.loc 1 64 3 is_stmt 1 view .LVU38
 143              		.loc 1 64 24 is_stmt 0 view .LVU39
 144 0084 0794     		str	r4, [sp, #28]
  65:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 145              		.loc 1 65 3 is_stmt 1 view .LVU40
 146 0086 05A9     		add	r1, sp, #20
 147 0088 2846     		mov	r0, r5
 148 008a FFF7FEFF 		bl	HAL_GPIO_Init
 149              	.LVL1:
  66:Core/Src/gpio.c **** 
  67:Core/Src/gpio.c ****   /*Configure GPIO pins : PEPin PEPin PEPin PEPin
  68:Core/Src/gpio.c ****                            PEPin PEPin PEPin PEPin
  69:Core/Src/gpio.c ****                            PEPin */
  70:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 150              		.loc 1 70 3 view .LVU41
 151              		.loc 1 70 23 is_stmt 0 view .LVU42
 152 008e 4FF60873 		movw	r3, #65288
 153 0092 0593     		str	r3, [sp, #20]
  71:Core/Src/gpio.c ****                           |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
  72:Core/Src/gpio.c ****                           |LD6_Pin;
  73:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 154              		.loc 1 73 3 is_stmt 1 view .LVU43
 155              		.loc 1 73 24 is_stmt 0 view .LVU44
 156 0094 0126     		movs	r6, #1
ARM GAS  /tmp/ccPJswe7.s 			page 5


 157 0096 0696     		str	r6, [sp, #24]
  74:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 158              		.loc 1 74 3 is_stmt 1 view .LVU45
 159              		.loc 1 74 24 is_stmt 0 view .LVU46
 160 0098 0794     		str	r4, [sp, #28]
  75:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 161              		.loc 1 75 3 is_stmt 1 view .LVU47
 162              		.loc 1 75 25 is_stmt 0 view .LVU48
 163 009a 0894     		str	r4, [sp, #32]
  76:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 164              		.loc 1 76 3 is_stmt 1 view .LVU49
 165 009c 05A9     		add	r1, sp, #20
 166 009e 2846     		mov	r0, r5
 167 00a0 FFF7FEFF 		bl	HAL_GPIO_Init
 168              	.LVL2:
  77:Core/Src/gpio.c **** 
  78:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
  79:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = B1_Pin;
 169              		.loc 1 79 3 view .LVU50
 170              		.loc 1 79 23 is_stmt 0 view .LVU51
 171 00a4 0596     		str	r6, [sp, #20]
  80:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 172              		.loc 1 80 3 is_stmt 1 view .LVU52
 173              		.loc 1 80 24 is_stmt 0 view .LVU53
 174 00a6 0694     		str	r4, [sp, #24]
  81:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 175              		.loc 1 81 3 is_stmt 1 view .LVU54
 176              		.loc 1 81 24 is_stmt 0 view .LVU55
 177 00a8 0794     		str	r4, [sp, #28]
  82:Core/Src/gpio.c ****   HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 178              		.loc 1 82 3 is_stmt 1 view .LVU56
 179 00aa 05A9     		add	r1, sp, #20
 180 00ac 4FF09040 		mov	r0, #1207959552
 181 00b0 FFF7FEFF 		bl	HAL_GPIO_Init
 182              	.LVL3:
  83:Core/Src/gpio.c **** 
  84:Core/Src/gpio.c **** }
 183              		.loc 1 84 1 is_stmt 0 view .LVU57
 184 00b4 0AB0     		add	sp, sp, #40
 185              	.LCFI2:
 186              		.cfi_def_cfa_offset 16
 187              		@ sp needed
 188 00b6 70BD     		pop	{r4, r5, r6, pc}
 189              	.L4:
 190              		.align	2
 191              	.L3:
 192 00b8 00100240 		.word	1073876992
 193 00bc 00100048 		.word	1207963648
 194              		.cfi_endproc
 195              	.LFE130:
 197              		.text
 198              	.Letext0:
 199              		.file 2 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default_types.h"
 200              		.file 3 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 201              		.file 4 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303xc.h"
 202              		.file 5 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_gpio.h"
ARM GAS  /tmp/ccPJswe7.s 			page 6


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gpio.c
     /tmp/ccPJswe7.s:20     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/ccPJswe7.s:26     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/ccPJswe7.s:192    .text.MX_GPIO_Init:00000000000000b8 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
