// Seed: 1116324784
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  assign module_1.id_5 = 0;
  output wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 (
    input supply1 id_0,
    output supply0 id_1,
    input wor id_2,
    input wand id_3,
    output supply1 id_4,
    output supply0 id_5,
    output supply1 id_6
);
  logic [1 : 1] id_8;
  ;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
module module_2 (
    input  wand id_0
    , id_4,
    input  tri0 id_1,
    output wor  id_2
);
  logic id_5;
  ;
  assign id_2 = -1 == 1 ? -1'b0 : id_5 == "";
  always disable id_6;
  module_0 modCall_1 (
      id_4,
      id_5,
      id_4,
      id_4
  );
endmodule
