  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir C:/Image_Processing_FPGA/fpga/hls/filter_hls/filter_hls/multi_filter 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Image_Processing_FPGA/fpga/hls/multi_filter.h' from C:/Image_Processing_FPGA/fpga/hls/filter_hls/filter_hls/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'C:/Image_Processing_FPGA/fpga/hls/multi_filter.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp' from C:/Image_Processing_FPGA/fpga/hls/filter_hls/filter_hls/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file 'C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/Image_Processing_FPGA/fpga/hls/testbench.cpp' from C:/Image_Processing_FPGA/fpga/hls/filter_hls/filter_hls/hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file 'C:/Image_Processing_FPGA/fpga/hls/testbench.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=multi_filter' from C:/Image_Processing_FPGA/fpga/hls/filter_hls/filter_hls/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/Image_Processing_FPGA/fpga/hls/filter_hls/filter_hls/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg484-1' from C:/Image_Processing_FPGA/fpga/hls/filter_hls/filter_hls/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from C:/Image_Processing_FPGA/fpga/hls/filter_hls/filter_hls/hls_config.cfg(11)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=2ns' from C:/Image_Processing_FPGA/fpga/hls/filter_hls/filter_hls/hls_config.cfg(12)
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/Image_Processing_FPGA/fpga/hls/filter_hls/filter_hls/hls_config.cfg(5)
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 5.549 seconds; current allocated memory: 268.492 MB.
INFO: [HLS 200-10] Analyzing design file 'C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.18 seconds; current allocated memory: 271.805 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 3,528 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Image_Processing_FPGA/fpga/hls/filter_hls/filter_hls/multi_filter/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 620 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Image_Processing_FPGA/fpga/hls/filter_hls/filter_hls/multi_filter/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 458 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Image_Processing_FPGA/fpga/hls/filter_hls/filter_hls/multi_filter/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 431 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Image_Processing_FPGA/fpga/hls/filter_hls/filter_hls/multi_filter/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 431 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Image_Processing_FPGA/fpga/hls/filter_hls/filter_hls/multi_filter/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 17,204 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: C:/Image_Processing_FPGA/fpga/hls/filter_hls/filter_hls/multi_filter/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,579 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Image_Processing_FPGA/fpga/hls/filter_hls/filter_hls/multi_filter/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,579 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Image_Processing_FPGA/fpga/hls/filter_hls/filter_hls/multi_filter/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,579 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Image_Processing_FPGA/fpga/hls/filter_hls/filter_hls/multi_filter/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,610 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Image_Processing_FPGA/fpga/hls/filter_hls/filter_hls/multi_filter/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,612 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: C:/Image_Processing_FPGA/fpga/hls/filter_hls/filter_hls/multi_filter/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,610 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Image_Processing_FPGA/fpga/hls/filter_hls/filter_hls/multi_filter/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 33,709 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Image_Processing_FPGA/fpga/hls/filter_hls/filter_hls/multi_filter/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 24,665 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Image_Processing_FPGA/fpga/hls/filter_hls/filter_hls/multi_filter/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 24,649 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: C:/Image_Processing_FPGA/fpga/hls/filter_hls/filter_hls/multi_filter/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 24,181 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Image_Processing_FPGA/fpga/hls/filter_hls/filter_hls/multi_filter/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'apply_box_blur(ap_uint<8> (*) [128], ap_uint<8> (*) [128])' into 'apply_unsharp_mask(ap_uint<8> (*) [128], ap_uint<8> (*) [128])' (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:41:2)
INFO: [HLS 214-131] Inlining function 'apply_low_pass(ap_uint<8> (*) [128], ap_uint<8> (*) [128])' into 'multi_filter(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul, (unsigned char)56, false>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul, (unsigned char)56, false>, 0>&, int, int)' (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:109:5)
INFO: [HLS 214-131] Inlining function 'apply_high_pass(ap_uint<8> (*) [128], ap_uint<8> (*) [128])' into 'multi_filter(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul, (unsigned char)56, false>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul, (unsigned char)56, false>, 0>&, int, int)' (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:108:5)
INFO: [HLS 214-131] Inlining function 'apply_unsharp_mask(ap_uint<8> (*) [128], ap_uint<8> (*) [128])' into 'multi_filter(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul, (unsigned char)56, false>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul, (unsigned char)56, false>, 0>&, int, int)' (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:107:5)
INFO: [HLS 214-131] Inlining function 'apply_box_blur(ap_uint<8> (*) [128], ap_uint<8> (*) [128])' into 'multi_filter(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul, (unsigned char)56, false>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul, (unsigned char)56, false>, 0>&, int, int)' (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:106:5)
INFO: [HLS 214-131] Inlining function 'apply_sobel(ap_uint<8> (*) [128], ap_uint<8> (*) [128])' into 'multi_filter(hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul, (unsigned char)56, false>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 1ul, 1ul, (unsigned char)56, false>, 0>&, int, int)' (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:105:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_29_3' is marked as complete unroll implied by the pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:29:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_30_4' is marked as complete unroll implied by the pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:30:34)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_29_3' (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:29:30) in function 'multi_filter' completely with a factor of 3 (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:82:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_30_4' (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:30:34) in function 'multi_filter' completely with a factor of 3 (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:82:0)
INFO: [HLS 214-248] Applying array_partition to 'blur.i': Complete partitioning on dimension 2. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:39:13)
INFO: [HLS 214-248] Applying array_partition to 'image': Complete partitioning on dimension 2. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'result': Complete partitioning on dimension 2. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:92:13)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_0' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_1' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_10' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_100' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_101' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_102' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_103' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_104' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_105' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_106' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_107' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_108' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_109' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_11' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_110' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_111' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_112' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_113' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_114' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_115' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_116' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_117' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_118' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_119' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_12' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_120' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_121' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_122' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_123' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_124' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_125' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_126' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_127' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_13' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_14' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_15' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_16' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_17' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_18' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_19' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_2' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_20' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_21' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_22' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_23' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_24' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_25' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_26' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_27' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_28' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_29' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_3' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_30' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_31' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_32' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_33' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_34' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_35' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_36' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_37' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_38' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_39' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_4' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_40' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_41' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_42' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_43' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_44' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_45' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_46' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_47' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_48' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_49' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_5' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_50' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_51' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_52' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_53' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_54' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_55' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_56' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_57' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_58' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_59' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_6' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_60' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_61' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_62' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_63' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_64' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_65' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_66' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_67' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_68' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_69' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_7' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_70' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_71' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_72' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_73' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_74' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_75' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_76' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_77' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_78' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_79' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_8' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_80' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_81' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_82' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_83' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_84' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_85' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_86' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_87' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_88' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_89' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_9' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_90' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_91' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_92' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_93' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_94' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_95' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_96' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_97' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_98' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image_99' due to pipeline pragma (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:57:9)
INFO: [HLS 214-248] Applying array_partition to 'image_0': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_1': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_2': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_3': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_4': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_5': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_6': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_7': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_8': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_9': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_10': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_11': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_12': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_13': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_14': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_15': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_16': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_17': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_18': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_19': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_20': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_21': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_22': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_23': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_24': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_25': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_26': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_27': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_28': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_29': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_30': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_31': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_32': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_33': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_34': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_35': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_36': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_37': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_38': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_39': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_40': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_41': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_42': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_43': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_44': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_45': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_46': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_47': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_48': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_49': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_50': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_51': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_52': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_53': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_54': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_55': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_56': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_57': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_58': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_59': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_60': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_61': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_62': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_63': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_64': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_65': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_66': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_67': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_68': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_69': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_70': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_71': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_72': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_73': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_74': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_75': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_76': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_77': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_78': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_79': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_80': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_81': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_82': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_83': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_84': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_85': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_86': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_87': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_88': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_89': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_90': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_91': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_92': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_93': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_94': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_95': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_96': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_97': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_98': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_99': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_100': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_101': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_102': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_103': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_104': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_105': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_106': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_107': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_108': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_109': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_110': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_111': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_112': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_113': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_114': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_115': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_116': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_117': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_118': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_119': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_120': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_121': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_122': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_123': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_124': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_125': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_126': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 214-248] Applying array_partition to 'image_127': Cyclic partitioning with factor 3 on dimension 1. (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:89:13)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 89.963 seconds; current allocated memory: 281.609 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 281.754 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 10.655 seconds; current allocated memory: 328.867 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 6.421 seconds; current allocated memory: 340.004 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'multi_filter' (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:6:25)...16 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 53 seconds. CPU system time: 0 seconds. Elapsed time: 78.444 seconds; current allocated memory: 420.109 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_96_1'(C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:96:19) and 'VITIS_LOOP_97_2'(C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:97:26) in function 'multi_filter' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_6_1'(C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:6:18) and 'VITIS_LOOP_7_2'(C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:7:25) in function 'multi_filter' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_25_1'(C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:25:19) and 'VITIS_LOOP_26_2'(C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:26:26) in function 'multi_filter' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_25_1'(C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:25:19) and 'VITIS_LOOP_26_2'(C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:26:26) in function 'multi_filter' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_42_1'(C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:42:22) and 'VITIS_LOOP_43_2'(C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:43:26) in function 'multi_filter' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_55_1'(C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:55:19) and 'VITIS_LOOP_56_2'(C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:56:26) in function 'multi_filter' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_70_1'(C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:70:19) and 'VITIS_LOOP_71_2'(C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:71:26) in function 'multi_filter' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_113_4'(C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:113:27) and 'VITIS_LOOP_114_5'(C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:114:31) in function 'multi_filter' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_112_3'(C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:112:23) and 'VITIS_LOOP_113_4'(C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:113:27) in function 'multi_filter' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_96_1' (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:96:19) in function 'multi_filter'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_6_1' (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:6:18) in function 'multi_filter'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_25_1' (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:25:19) in function 'multi_filter'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_25_1' (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:25:19) in function 'multi_filter'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_42_1' (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:42:22) in function 'multi_filter'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_55_1' (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:55:19) in function 'multi_filter'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_70_1' (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:70:19) in function 'multi_filter'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_113_4' (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:113:27) in function 'multi_filter'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_112_3' (C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:112:23) in function 'multi_filter'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 33 seconds. CPU system time: 0 seconds. Elapsed time: 46.401 seconds; current allocated memory: 664.820 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'multi_filter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multi_filter_Pipeline_VITIS_LOOP_96_1_VITIS_LOOP_97_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_96_1_VITIS_LOOP_97_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 38, loop 'VITIS_LOOP_96_1_VITIS_LOOP_97_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8 seconds. CPU system time: 0 seconds. Elapsed time: 12.383 seconds; current allocated memory: 705.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.699 seconds; current allocated memory: 721.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multi_filter_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln16) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_6_1_VITIS_LOOP_7_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 21, loop 'VITIS_LOOP_6_1_VITIS_LOOP_7_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 414 seconds. CPU system time: 0 seconds. Elapsed time: 590.633 seconds; current allocated memory: 741.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.651 seconds; current allocated memory: 741.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multi_filter_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 233 seconds. CPU system time: 0 seconds. Elapsed time: 335.379 seconds; current allocated memory: 772.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.649 seconds; current allocated memory: 772.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multi_filter_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 237 seconds. CPU system time: 0 seconds. Elapsed time: 341.664 seconds; current allocated memory: 804.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.76 seconds; current allocated memory: 820.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multi_filter_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_43_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_1_VITIS_LOOP_43_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15, loop 'VITIS_LOOP_42_1_VITIS_LOOP_43_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12 seconds. CPU system time: 0 seconds. Elapsed time: 17.819 seconds; current allocated memory: 829.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 13 seconds. CPU system time: 0 seconds. Elapsed time: 17.995 seconds; current allocated memory: 829.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multi_filter_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_56_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_55_1_VITIS_LOOP_56_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 18, loop 'VITIS_LOOP_55_1_VITIS_LOOP_56_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 343 seconds. CPU system time: 0 seconds. Elapsed time: 479.835 seconds; current allocated memory: 940.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 10.584 seconds; current allocated memory: 940.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multi_filter_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_71_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln74) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_1_VITIS_LOOP_71_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'VITIS_LOOP_70_1_VITIS_LOOP_71_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 194 seconds. CPU system time: 0 seconds. Elapsed time: 293.179 seconds; current allocated memory: 940.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 19 seconds. CPU system time: 0 seconds. Elapsed time: 27.129 seconds; current allocated memory: 940.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multi_filter_Pipeline_VITIS_LOOP_112_3_VITIS_LOOP_113_4_VITIS_LOOP_114_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_3_VITIS_LOOP_113_4_VITIS_LOOP_114_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_112_3_VITIS_LOOP_113_4_VITIS_LOOP_114_5'
WARNING: [HLS 200-871] Estimated clock period (8.389 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.000 ns, effective delay budget: 8.000 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'multi_filter_Pipeline_VITIS_LOOP_112_3_VITIS_LOOP_113_4_VITIS_LOOP_114_5' consists of the following:
	'load' operation 31 bit ('j', C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:114) on local variable 'j', C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:114 [163]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln114', C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:114) [166]  (2.552 ns)
	'select' operation 1 bit ('select_ln112_2', C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:112) [179]  (0.993 ns)
	'select' operation 31 bit ('select_ln113', C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:113) [182]  (0.733 ns)
	'add' operation 31 bit ('add_ln114', C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:114) [453]  (2.522 ns)
	'store' operation 0 bit ('j_write_ln114', C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:114) of variable 'add_ln114', C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:114 on local variable 'j', C:/Image_Processing_FPGA/fpga/hls/multi_filter.cpp:114 [460]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.084 seconds; current allocated memory: 940.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.285 seconds; current allocated memory: 940.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multi_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.761 seconds; current allocated memory: 940.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.752 seconds; current allocated memory: 940.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multi_filter_Pipeline_VITIS_LOOP_96_1_VITIS_LOOP_97_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'multi_filter_Pipeline_VITIS_LOOP_96_1_VITIS_LOOP_97_2' pipeline 'VITIS_LOOP_96_1_VITIS_LOOP_97_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_33ns_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_31ns_3ns_2_35_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multi_filter_Pipeline_VITIS_LOOP_96_1_VITIS_LOOP_97_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.229 seconds; current allocated memory: 940.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multi_filter_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'multi_filter_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2' pipeline 'VITIS_LOOP_6_1_VITIS_LOOP_7_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_11s_11s_22s_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11s_11s_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_253_7_8_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_8_1_1': 384 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_3ns_2_11_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multi_filter_Pipeline_VITIS_LOOP_6_1_VITIS_LOOP_7_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 2 seconds. Elapsed time: 7.468 seconds; current allocated memory: 940.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multi_filter_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'multi_filter_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2' pipeline 'VITIS_LOOP_25_1_VITIS_LOOP_26_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'am_addmul_11ns_10ns_13ns_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_253_7_8_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_8_1_1': 384 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_3ns_2_11_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multi_filter_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 12.174 seconds; current allocated memory: 1001.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multi_filter_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'multi_filter_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_21' pipeline 'VITIS_LOOP_25_1_VITIS_LOOP_26_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'am_addmul_11ns_10ns_13ns_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_253_7_8_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_8_1_1': 384 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_3ns_2_11_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multi_filter_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 3 seconds. Elapsed time: 12.279 seconds; current allocated memory: 1.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multi_filter_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_43_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'multi_filter_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_43_2' pipeline 'VITIS_LOOP_42_1_VITIS_LOOP_43_2' pipeline type 'loop pipeline'
INFO: [SYN 201-210] Renamed object name 'multi_filter_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_43_2_blur_127_local_RAM_AUTO_1R1W' to 'multi_filter_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_43_2_blur_127_local_RAM_AUTObkb' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_257_7_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_8_1_1': 128 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_3ns_2_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multi_filter_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_43_2'.
INFO: [RTMG 210-279] Implementing memory 'multi_filter_multi_filter_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_43_2_blur_127_local_RAM_AUTObkb' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 9.734 seconds; current allocated memory: 1.164 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multi_filter_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_56_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'multi_filter_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_56_2' pipeline 'VITIS_LOOP_55_1_VITIS_LOOP_56_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_253_7_8_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_8_1_1': 384 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_3ns_2_11_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multi_filter_Pipeline_VITIS_LOOP_55_1_VITIS_LOOP_56_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 11.833 seconds; current allocated memory: 1.285 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multi_filter_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_71_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'multi_filter_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_71_2' pipeline 'VITIS_LOOP_70_1_VITIS_LOOP_71_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'am_addmul_10ns_8ns_12ns_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_253_7_8_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_8_1_1': 380 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_3ns_2_11_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multi_filter_Pipeline_VITIS_LOOP_70_1_VITIS_LOOP_71_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6 seconds. CPU system time: 3 seconds. Elapsed time: 14.478 seconds; current allocated memory: 1.419 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multi_filter_Pipeline_VITIS_LOOP_112_3_VITIS_LOOP_113_4_VITIS_LOOP_114_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'multi_filter_Pipeline_VITIS_LOOP_112_3_VITIS_LOOP_113_4_VITIS_LOOP_114_5' pipeline 'VITIS_LOOP_112_3_VITIS_LOOP_113_4_VITIS_LOOP_114_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_257_7_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multi_filter_Pipeline_VITIS_LOOP_112_3_VITIS_LOOP_113_4_VITIS_LOOP_114_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 2 seconds. Elapsed time: 8.185 seconds; current allocated memory: 1.488 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multi_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_filter/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_filter/in_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_filter/in_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_filter/in_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_filter/in_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_filter/in_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_filter/in_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_filter/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_filter/out_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_filter/out_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_filter/out_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_filter/out_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_filter/out_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_filter/out_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_filter/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multi_filter/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'multi_filter' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'rows', 'cols' and 'return' to AXI-Lite port CTRL_BUS.
INFO: [RTGEN 206-104] Estimated max fanout for 'multi_filter' is 6240 from HDL expression: (1'b1 == ap_CS_fsm_state13)
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_31ns_62_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multi_filter'.
INFO: [RTMG 210-278] Implementing memory 'multi_filter_blur_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'multi_filter_image_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'multi_filter_result_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.487 seconds; current allocated memory: 1.527 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 7.397 seconds; current allocated memory: 1.573 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.764 seconds; current allocated memory: 1.574 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for multi_filter.
INFO: [VLOG 209-307] Generating Verilog RTL for multi_filter.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.21 MHz
INFO: [HLS 200-112] Total CPU user time: 1630 seconds. Total CPU system time: 17 seconds. Total elapsed time: 2490.74 seconds; peak allocated memory: 1.574 GB.
INFO: [v++ 60-791] Total elapsed time: 0h 41m 38s
