{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.0 Build 190 1/28/2004 SJ Full Version " "Info: Version 4.0 Build 190 1/28/2004 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 31 13:37:05 2004 " "Info: Processing started: Fri Dec 31 13:37:05 2004" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --import_settings_files=off --export_settings_files=off uart_regs -c uart_regs --timing_analysis_only " "Info: Command: quartus_tan --import_settings_files=off --export_settings_files=off uart_regs -c uart_regs --timing_analysis_only" {  } {  } 0}
{ "Warning" "WTDB_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITDB_NODE_MAP_TO_CLK" "wb_we_i " "Info: Assuming node wb_we_i is an undefined clock" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" "" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" 19 -1 0 } } { "e:/quartus/bin/Assignment Editor.qase" "" "" { Assignment "e:/quartus/bin/Assignment Editor.qase" 1 { { 0 "wb_we_i" } } } }  } 0}  } {  } 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "clk memory uart_transmitter:transmitter\|myfifo_8:myfifo_u1\|scfifo:scfifo_component\|scfifo_eaq:auto_generated\|a_dpfifo_rll:dpfifo\|dpram_81k:FIFOram\|altsyncram_mmb1:altsyncram1\|ram_block2a0~portb_address_reg3 register uart_transmitter:transmitter\|parity_xor 2.602 ns " "Info: Slack time is 2.602 ns for clock clk between source memory uart_transmitter:transmitter\|myfifo_8:myfifo_u1\|scfifo:scfifo_component\|scfifo_eaq:auto_generated\|a_dpfifo_rll:dpfifo\|dpram_81k:FIFOram\|altsyncram_mmb1:altsyncram1\|ram_block2a0~portb_address_reg3 and destination register uart_transmitter:transmitter\|parity_xor" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "196.46 MHz 5.09 ns " "Info: Fmax is 196.46 MHz (period= 5.09 ns)" {  } {  } 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "7.340 ns + Largest memory register " "Info: + Largest memory to register requirement is 7.340 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "7.692 ns + " "Info: + Setup relationship between source and destination is 7.692 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 7.692 ns " "Info: + Latch edge is 7.692 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk 7.692 ns 0.000 ns  50 " "Info: Clock period of Destination clock clk is 7.692 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0}  } {  } 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk 7.692 ns 0.000 ns  50 " "Info: Clock period of Source clock clk is 7.692 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0}  } {  } 0}  } {  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.177 ns + Largest " "Info: + Largest clock skew is 0.177 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.237 ns + Shortest register " "Info: + Shortest clock path from clock clk to destination register is 3.237 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.905 ns) 0.905 ns clk 1 CLK Pin_A15 211 " "Info: 1: + IC(0.000 ns) + CELL(0.905 ns) = 0.905 ns; Loc. = Pin_A15; Fanout = 211; CLK Node = 'clk'" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "" { clk } "NODE_NAME" } } } { "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" "" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" 14 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.772 ns) + CELL(0.560 ns) 3.237 ns uart_transmitter:transmitter\|parity_xor 2 REG LC_X5_Y24_N1 1 " "Info: 2: + IC(1.772 ns) + CELL(0.560 ns) = 3.237 ns; Loc. = LC_X5_Y24_N1; Fanout = 1; REG Node = 'uart_transmitter:transmitter\|parity_xor'" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "2.332 ns" { clk uart_transmitter:transmitter|parity_xor } "NODE_NAME" } } } { "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_transmitter.v" "" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_transmitter.v" 66 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.465 ns 45.26 % " "Info: Total cell delay = 1.465 ns ( 45.26 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.772 ns 54.74 % " "Info: Total interconnect delay = 1.772 ns ( 54.74 % )" {  } {  } 0}  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "3.237 ns" { clk uart_transmitter:transmitter|parity_xor } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.060 ns - Longest memory " "Info: - Longest clock path from clock clk to source memory is 3.060 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.905 ns) 0.905 ns clk 1 CLK Pin_A15 211 " "Info: 1: + IC(0.000 ns) + CELL(0.905 ns) = 0.905 ns; Loc. = Pin_A15; Fanout = 211; CLK Node = 'clk'" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "" { clk } "NODE_NAME" } } } { "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" "" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" 14 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.772 ns) + CELL(0.383 ns) 3.060 ns uart_transmitter:transmitter\|myfifo_8:myfifo_u1\|scfifo:scfifo_component\|scfifo_eaq:auto_generated\|a_dpfifo_rll:dpfifo\|dpram_81k:FIFOram\|altsyncram_mmb1:altsyncram1\|ram_block2a0~portb_address_reg3 2 MEM M512_X4_Y24 8 " "Info: 2: + IC(1.772 ns) + CELL(0.383 ns) = 3.060 ns; Loc. = M512_X4_Y24; Fanout = 8; MEM Node = 'uart_transmitter:transmitter\|myfifo_8:myfifo_u1\|scfifo:scfifo_component\|scfifo_eaq:auto_generated\|a_dpfifo_rll:dpfifo\|dpram_81k:FIFOram\|altsyncram_mmb1:altsyncram1\|ram_block2a0~portb_address_reg3'" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "2.155 ns" { clk uart_transmitter:transmitter|myfifo_8:myfifo_u1|scfifo:scfifo_component|scfifo_eaq:auto_generated|a_dpfifo_rll:dpfifo|dpram_81k:FIFOram|altsyncram_mmb1:altsyncram1|ram_block2a0~portb_address_reg3 } "NODE_NAME" } } } { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/altsyncram_mmb1.tdf" "" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/altsyncram_mmb1.tdf" 43 2 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.288 ns 42.09 % " "Info: Total cell delay = 1.288 ns ( 42.09 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.772 ns 57.91 % " "Info: Total interconnect delay = 1.772 ns ( 57.91 % )" {  } {  } 0}  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "3.060 ns" { clk uart_transmitter:transmitter|myfifo_8:myfifo_u1|scfifo:scfifo_component|scfifo_eaq:auto_generated|a_dpfifo_rll:dpfifo|dpram_81k:FIFOram|altsyncram_mmb1:altsyncram1|ram_block2a0~portb_address_reg3 } "NODE_NAME" } } }  } 0}  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "3.237 ns" { clk uart_transmitter:transmitter|parity_xor } "NODE_NAME" } } } { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "3.060 ns" { clk uart_transmitter:transmitter|myfifo_8:myfifo_u1|scfifo:scfifo_component|scfifo_eaq:auto_generated|a_dpfifo_rll:dpfifo|dpram_81k:FIFOram|altsyncram_mmb1:altsyncram1|ram_block2a0~portb_address_reg3 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.519 ns - " "Info: - Micro clock to output delay of source is 0.519 ns" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/altsyncram_mmb1.tdf" "" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/altsyncram_mmb1.tdf" 43 2 0 } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns - " "Info: - Micro setup delay of destination is 0.010 ns" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_transmitter.v" "" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_transmitter.v" 66 -1 0 } }  } 0}  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "3.237 ns" { clk uart_transmitter:transmitter|parity_xor } "NODE_NAME" } } } { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "3.060 ns" { clk uart_transmitter:transmitter|myfifo_8:myfifo_u1|scfifo:scfifo_component|scfifo_eaq:auto_generated|a_dpfifo_rll:dpfifo|dpram_81k:FIFOram|altsyncram_mmb1:altsyncram1|ram_block2a0~portb_address_reg3 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.738 ns - Longest memory register " "Info: - Longest memory to register delay is 4.738 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns uart_transmitter:transmitter\|myfifo_8:myfifo_u1\|scfifo:scfifo_component\|scfifo_eaq:auto_generated\|a_dpfifo_rll:dpfifo\|dpram_81k:FIFOram\|altsyncram_mmb1:altsyncram1\|ram_block2a0~portb_address_reg3 1 MEM M512_X4_Y24 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M512_X4_Y24; Fanout = 8; MEM Node = 'uart_transmitter:transmitter\|myfifo_8:myfifo_u1\|scfifo:scfifo_component\|scfifo_eaq:auto_generated\|a_dpfifo_rll:dpfifo\|dpram_81k:FIFOram\|altsyncram_mmb1:altsyncram1\|ram_block2a0~portb_address_reg3'" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "" { uart_transmitter:transmitter|myfifo_8:myfifo_u1|scfifo:scfifo_component|scfifo_eaq:auto_generated|a_dpfifo_rll:dpfifo|dpram_81k:FIFOram|altsyncram_mmb1:altsyncram1|ram_block2a0~portb_address_reg3 } "NODE_NAME" } } } { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/altsyncram_mmb1.tdf" "" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/altsyncram_mmb1.tdf" 43 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.066 ns) 3.066 ns uart_transmitter:transmitter\|myfifo_8:myfifo_u1\|scfifo:scfifo_component\|scfifo_eaq:auto_generated\|a_dpfifo_rll:dpfifo\|dpram_81k:FIFOram\|altsyncram_mmb1:altsyncram1\|q_b\[7\] 2 MEM M512_X4_Y24 2 " "Info: 2: + IC(0.000 ns) + CELL(3.066 ns) = 3.066 ns; Loc. = M512_X4_Y24; Fanout = 2; MEM Node = 'uart_transmitter:transmitter\|myfifo_8:myfifo_u1\|scfifo:scfifo_component\|scfifo_eaq:auto_generated\|a_dpfifo_rll:dpfifo\|dpram_81k:FIFOram\|altsyncram_mmb1:altsyncram1\|q_b\[7\]'" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "3.066 ns" { uart_transmitter:transmitter|myfifo_8:myfifo_u1|scfifo:scfifo_component|scfifo_eaq:auto_generated|a_dpfifo_rll:dpfifo|dpram_81k:FIFOram|altsyncram_mmb1:altsyncram1|ram_block2a0~portb_address_reg3 uart_transmitter:transmitter|myfifo_8:myfifo_u1|scfifo:scfifo_component|scfifo_eaq:auto_generated|a_dpfifo_rll:dpfifo|dpram_81k:FIFOram|altsyncram_mmb1:altsyncram1|q_b[7] } "NODE_NAME" } } } { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/altsyncram_mmb1.tdf" "" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/altsyncram_mmb1.tdf" 39 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.488 ns) + CELL(0.459 ns) 4.013 ns uart_transmitter:transmitter\|i~1206 3 COMB LC_X5_Y24_N7 1 " "Info: 3: + IC(0.488 ns) + CELL(0.459 ns) = 4.013 ns; Loc. = LC_X5_Y24_N7; Fanout = 1; COMB Node = 'uart_transmitter:transmitter\|i~1206'" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "0.947 ns" { uart_transmitter:transmitter|myfifo_8:myfifo_u1|scfifo:scfifo_component|scfifo_eaq:auto_generated|a_dpfifo_rll:dpfifo|dpram_81k:FIFOram|altsyncram_mmb1:altsyncram1|q_b[7] uart_transmitter:transmitter|i~1206 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.364 ns) 4.738 ns uart_transmitter:transmitter\|parity_xor 4 REG LC_X5_Y24_N1 1 " "Info: 4: + IC(0.361 ns) + CELL(0.364 ns) = 4.738 ns; Loc. = LC_X5_Y24_N1; Fanout = 1; REG Node = 'uart_transmitter:transmitter\|parity_xor'" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "0.725 ns" { uart_transmitter:transmitter|i~1206 uart_transmitter:transmitter|parity_xor } "NODE_NAME" } } } { "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_transmitter.v" "" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_transmitter.v" 66 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.889 ns 82.08 % " "Info: Total cell delay = 3.889 ns ( 82.08 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.849 ns 17.92 % " "Info: Total interconnect delay = 0.849 ns ( 17.92 % )" {  } {  } 0}  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "4.738 ns" { uart_transmitter:transmitter|myfifo_8:myfifo_u1|scfifo:scfifo_component|scfifo_eaq:auto_generated|a_dpfifo_rll:dpfifo|dpram_81k:FIFOram|altsyncram_mmb1:altsyncram1|ram_block2a0~portb_address_reg3 uart_transmitter:transmitter|myfifo_8:myfifo_u1|scfifo:scfifo_component|scfifo_eaq:auto_generated|a_dpfifo_rll:dpfifo|dpram_81k:FIFOram|altsyncram_mmb1:altsyncram1|q_b[7] uart_transmitter:transmitter|i~1206 uart_transmitter:transmitter|parity_xor } "NODE_NAME" } } }  } 0}  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "3.237 ns" { clk uart_transmitter:transmitter|parity_xor } "NODE_NAME" } } } { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "3.060 ns" { clk uart_transmitter:transmitter|myfifo_8:myfifo_u1|scfifo:scfifo_component|scfifo_eaq:auto_generated|a_dpfifo_rll:dpfifo|dpram_81k:FIFOram|altsyncram_mmb1:altsyncram1|ram_block2a0~portb_address_reg3 } "NODE_NAME" } } } { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "4.738 ns" { uart_transmitter:transmitter|myfifo_8:myfifo_u1|scfifo:scfifo_component|scfifo_eaq:auto_generated|a_dpfifo_rll:dpfifo|dpram_81k:FIFOram|altsyncram_mmb1:altsyncram1|ram_block2a0~portb_address_reg3 uart_transmitter:transmitter|myfifo_8:myfifo_u1|scfifo:scfifo_component|scfifo_eaq:auto_generated|a_dpfifo_rll:dpfifo|dpram_81k:FIFOram|altsyncram_mmb1:altsyncram1|q_b[7] uart_transmitter:transmitter|i~1206 uart_transmitter:transmitter|parity_xor } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "wb_we_i register lcr\[7\] register dl\[7\] 326.16 MHz 3.066 ns Internal " "Info: Clock wb_we_i has Internal fmax of 326.16 MHz between source register lcr\[7\] and destination register dl\[7\] (period= 3.066 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.876 ns + Longest register register " "Info: + Longest register to register delay is 2.876 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lcr\[7\] 1 REG LC_X24_Y27_N4 25 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X24_Y27_N4; Fanout = 25; REG Node = 'lcr\[7\]'" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "" { lcr[7] } "NODE_NAME" } } } { "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" "" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" 177 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.337 ns) + CELL(0.459 ns) 1.796 ns dl\[7\]~155 2 COMB LC_X25_Y26_N3 8 " "Info: 2: + IC(1.337 ns) + CELL(0.459 ns) = 1.796 ns; Loc. = LC_X25_Y26_N3; Fanout = 8; COMB Node = 'dl\[7\]~155'" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "1.796 ns" { lcr[7] dl[7]~155 } "NODE_NAME" } } } { "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" "" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" 185 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.726 ns) 2.876 ns dl\[7\] 3 REG LC_X25_Y26_N0 4 " "Info: 3: + IC(0.354 ns) + CELL(0.726 ns) = 2.876 ns; Loc. = LC_X25_Y26_N0; Fanout = 4; REG Node = 'dl\[7\]'" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "1.080 ns" { dl[7]~155 dl[7] } "NODE_NAME" } } } { "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" "" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" 185 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.185 ns 41.20 % " "Info: Total cell delay = 1.185 ns ( 41.20 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.691 ns 58.80 % " "Info: Total interconnect delay = 1.691 ns ( 58.80 % )" {  } {  } 0}  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "2.876 ns" { lcr[7] dl[7]~155 dl[7] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.004 ns - Smallest " "Info: - Smallest clock skew is -0.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "wb_we_i destination 2.916 ns + Shortest register " "Info: + Shortest clock path from clock wb_we_i to destination register is 2.916 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.662 ns) 0.662 ns wb_we_i 1 CLK Pin_N3 43 " "Info: 1: + IC(0.000 ns) + CELL(0.662 ns) = 0.662 ns; Loc. = Pin_N3; Fanout = 43; CLK Node = 'wb_we_i'" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "" { wb_we_i } "NODE_NAME" } } } { "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" "" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" 19 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.694 ns) + CELL(0.560 ns) 2.916 ns dl\[7\] 2 REG LC_X25_Y26_N0 4 " "Info: 2: + IC(1.694 ns) + CELL(0.560 ns) = 2.916 ns; Loc. = LC_X25_Y26_N0; Fanout = 4; REG Node = 'dl\[7\]'" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "2.254 ns" { wb_we_i dl[7] } "NODE_NAME" } } } { "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" "" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" 185 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.222 ns 41.91 % " "Info: Total cell delay = 1.222 ns ( 41.91 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.694 ns 58.09 % " "Info: Total interconnect delay = 1.694 ns ( 58.09 % )" {  } {  } 0}  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "2.916 ns" { wb_we_i dl[7] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "wb_we_i source 2.920 ns - Longest register " "Info: - Longest clock path from clock wb_we_i to source register is 2.920 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.662 ns) 0.662 ns wb_we_i 1 CLK Pin_N3 43 " "Info: 1: + IC(0.000 ns) + CELL(0.662 ns) = 0.662 ns; Loc. = Pin_N3; Fanout = 43; CLK Node = 'wb_we_i'" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "" { wb_we_i } "NODE_NAME" } } } { "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" "" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" 19 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.698 ns) + CELL(0.560 ns) 2.920 ns lcr\[7\] 2 REG LC_X24_Y27_N4 25 " "Info: 2: + IC(1.698 ns) + CELL(0.560 ns) = 2.920 ns; Loc. = LC_X24_Y27_N4; Fanout = 25; REG Node = 'lcr\[7\]'" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "2.258 ns" { wb_we_i lcr[7] } "NODE_NAME" } } } { "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" "" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" 177 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.222 ns 41.85 % " "Info: Total cell delay = 1.222 ns ( 41.85 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.698 ns 58.15 % " "Info: Total interconnect delay = 1.698 ns ( 58.15 % )" {  } {  } 0}  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "2.920 ns" { wb_we_i lcr[7] } "NODE_NAME" } } }  } 0}  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "2.916 ns" { wb_we_i dl[7] } "NODE_NAME" } } } { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "2.920 ns" { wb_we_i lcr[7] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.176 ns + " "Info: + Micro clock to output delay of source is 0.176 ns" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" "" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" 177 -1 0 } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" "" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" 185 -1 0 } }  } 0}  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "2.876 ns" { lcr[7] dl[7]~155 dl[7] } "NODE_NAME" } } } { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "2.916 ns" { wb_we_i dl[7] } "NODE_NAME" } } } { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "2.920 ns" { wb_we_i lcr[7] } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "wb_we_i pin wb_addr_i\[2\] register scratch\[2\] 8.989 ns " "Info: Slack time is 8.989 ns for clock wb_we_i between source pin wb_addr_i\[2\] and destination register scratch\[2\]" { { "Info" "ITDB_FULL_TSU_REQUIREMENT" "12.000 ns + register " "Info: + tsu requirement for source pin and destination register is 12.000 ns" {  } {  } 0} { "Info" "ITDB_SLACK_TSU_RESULT" "3.011 ns - " "Info: - tsu from clock to input pin is 3.011 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.939 ns + Longest pin register " "Info: + Longest pin to register delay is 5.939 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.976 ns) 0.976 ns wb_addr_i\[2\] 1 PIN Pin_A24 23 " "Info: 1: + IC(0.000 ns) + CELL(0.976 ns) = 0.976 ns; Loc. = Pin_A24; Fanout = 23; PIN Node = 'wb_addr_i\[2\]'" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "" { wb_addr_i[2] } "NODE_NAME" } } } { "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" "" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" 16 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.363 ns) + CELL(0.459 ns) 3.798 ns i159~12 2 COMB LC_X25_Y27_N3 8 " "Info: 2: + IC(2.363 ns) + CELL(0.459 ns) = 3.798 ns; Loc. = LC_X25_Y27_N3; Fanout = 8; COMB Node = 'i159~12'" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "2.822 ns" { wb_addr_i[2] i159~12 } "NODE_NAME" } } } { "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" "" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" 221 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.415 ns) + CELL(0.726 ns) 5.939 ns scratch\[2\] 3 REG LC_X24_Y24_N7 1 " "Info: 3: + IC(1.415 ns) + CELL(0.726 ns) = 5.939 ns; Loc. = LC_X24_Y24_N7; Fanout = 1; REG Node = 'scratch\[2\]'" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "2.141 ns" { i159~12 scratch[2] } "NODE_NAME" } } } { "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" "" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" 218 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.161 ns 36.39 % " "Info: Total cell delay = 2.161 ns ( 36.39 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.778 ns 63.61 % " "Info: Total interconnect delay = 3.778 ns ( 63.61 % )" {  } {  } 0}  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "5.939 ns" { wb_addr_i[2] i159~12 scratch[2] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" "" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" 218 -1 0 } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "wb_we_i destination 2.938 ns - Shortest register " "Info: - Shortest clock path from clock wb_we_i to destination register is 2.938 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.662 ns) 0.662 ns wb_we_i 1 CLK Pin_N3 43 " "Info: 1: + IC(0.000 ns) + CELL(0.662 ns) = 0.662 ns; Loc. = Pin_N3; Fanout = 43; CLK Node = 'wb_we_i'" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "" { wb_we_i } "NODE_NAME" } } } { "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" "" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" 19 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.716 ns) + CELL(0.560 ns) 2.938 ns scratch\[2\] 2 REG LC_X24_Y24_N7 1 " "Info: 2: + IC(1.716 ns) + CELL(0.560 ns) = 2.938 ns; Loc. = LC_X24_Y24_N7; Fanout = 1; REG Node = 'scratch\[2\]'" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "2.276 ns" { wb_we_i scratch[2] } "NODE_NAME" } } } { "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" "" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" 218 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.222 ns 41.59 % " "Info: Total cell delay = 1.222 ns ( 41.59 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.716 ns 58.41 % " "Info: Total interconnect delay = 1.716 ns ( 58.41 % )" {  } {  } 0}  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "2.938 ns" { wb_we_i scratch[2] } "NODE_NAME" } } }  } 0}  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "5.939 ns" { wb_addr_i[2] i159~12 scratch[2] } "NODE_NAME" } } } { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "2.938 ns" { wb_we_i scratch[2] } "NODE_NAME" } } }  } 0}  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "5.939 ns" { wb_addr_i[2] i159~12 scratch[2] } "NODE_NAME" } } } { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "2.938 ns" { wb_we_i scratch[2] } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk wb_dat_o\[0\] uart_receiver:receiver\|myfifo_10:myfifo_u\|scfifo:scfifo_component\|scfifo_nbq:auto_generated\|a_dpfifo_4nl:dpfifo\|dpram_h2k:FIFOram\|altsyncram_apb1:altsyncram1\|ram_block2a0~portb_address_reg0 18.054 ns memory " "Info: tco from clock clk to destination pin wb_dat_o\[0\] through memory uart_receiver:receiver\|myfifo_10:myfifo_u\|scfifo:scfifo_component\|scfifo_nbq:auto_generated\|a_dpfifo_4nl:dpfifo\|dpram_h2k:FIFOram\|altsyncram_apb1:altsyncram1\|ram_block2a0~portb_address_reg0 is 18.054 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.072 ns + Longest memory " "Info: + Longest clock path from clock clk to source memory is 3.072 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.905 ns) 0.905 ns clk 1 CLK Pin_A15 211 " "Info: 1: + IC(0.000 ns) + CELL(0.905 ns) = 0.905 ns; Loc. = Pin_A15; Fanout = 211; CLK Node = 'clk'" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "" { clk } "NODE_NAME" } } } { "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" "" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" 14 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.383 ns) 3.072 ns uart_receiver:receiver\|myfifo_10:myfifo_u\|scfifo:scfifo_component\|scfifo_nbq:auto_generated\|a_dpfifo_4nl:dpfifo\|dpram_h2k:FIFOram\|altsyncram_apb1:altsyncram1\|ram_block2a0~portb_address_reg0 2 MEM M512_X26_Y27 10 " "Info: 2: + IC(1.784 ns) + CELL(0.383 ns) = 3.072 ns; Loc. = M512_X26_Y27; Fanout = 10; MEM Node = 'uart_receiver:receiver\|myfifo_10:myfifo_u\|scfifo:scfifo_component\|scfifo_nbq:auto_generated\|a_dpfifo_4nl:dpfifo\|dpram_h2k:FIFOram\|altsyncram_apb1:altsyncram1\|ram_block2a0~portb_address_reg0'" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "2.167 ns" { clk uart_receiver:receiver|myfifo_10:myfifo_u|scfifo:scfifo_component|scfifo_nbq:auto_generated|a_dpfifo_4nl:dpfifo|dpram_h2k:FIFOram|altsyncram_apb1:altsyncram1|ram_block2a0~portb_address_reg0 } "NODE_NAME" } } } { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/altsyncram_apb1.tdf" "" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/altsyncram_apb1.tdf" 43 2 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.288 ns 41.93 % " "Info: Total cell delay = 1.288 ns ( 41.93 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.784 ns 58.07 % " "Info: Total interconnect delay = 1.784 ns ( 58.07 % )" {  } {  } 0}  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "3.072 ns" { clk uart_receiver:receiver|myfifo_10:myfifo_u|scfifo:scfifo_component|scfifo_nbq:auto_generated|a_dpfifo_4nl:dpfifo|dpram_h2k:FIFOram|altsyncram_apb1:altsyncram1|ram_block2a0~portb_address_reg0 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.519 ns + " "Info: + Micro clock to output delay of source is 0.519 ns" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/altsyncram_apb1.tdf" "" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/altsyncram_apb1.tdf" 43 2 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.463 ns + Longest memory pin " "Info: + Longest memory to pin delay is 14.463 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns uart_receiver:receiver\|myfifo_10:myfifo_u\|scfifo:scfifo_component\|scfifo_nbq:auto_generated\|a_dpfifo_4nl:dpfifo\|dpram_h2k:FIFOram\|altsyncram_apb1:altsyncram1\|ram_block2a0~portb_address_reg0 1 MEM M512_X26_Y27 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M512_X26_Y27; Fanout = 10; MEM Node = 'uart_receiver:receiver\|myfifo_10:myfifo_u\|scfifo:scfifo_component\|scfifo_nbq:auto_generated\|a_dpfifo_4nl:dpfifo\|dpram_h2k:FIFOram\|altsyncram_apb1:altsyncram1\|ram_block2a0~portb_address_reg0'" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "" { uart_receiver:receiver|myfifo_10:myfifo_u|scfifo:scfifo_component|scfifo_nbq:auto_generated|a_dpfifo_4nl:dpfifo|dpram_h2k:FIFOram|altsyncram_apb1:altsyncram1|ram_block2a0~portb_address_reg0 } "NODE_NAME" } } } { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/altsyncram_apb1.tdf" "" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/altsyncram_apb1.tdf" 43 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.066 ns) 3.066 ns uart_receiver:receiver\|myfifo_10:myfifo_u\|scfifo:scfifo_component\|scfifo_nbq:auto_generated\|a_dpfifo_4nl:dpfifo\|dpram_h2k:FIFOram\|altsyncram_apb1:altsyncram1\|q_b\[2\] 2 MEM M512_X26_Y27 1 " "Info: 2: + IC(0.000 ns) + CELL(3.066 ns) = 3.066 ns; Loc. = M512_X26_Y27; Fanout = 1; MEM Node = 'uart_receiver:receiver\|myfifo_10:myfifo_u\|scfifo:scfifo_component\|scfifo_nbq:auto_generated\|a_dpfifo_4nl:dpfifo\|dpram_h2k:FIFOram\|altsyncram_apb1:altsyncram1\|q_b\[2\]'" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "3.066 ns" { uart_receiver:receiver|myfifo_10:myfifo_u|scfifo:scfifo_component|scfifo_nbq:auto_generated|a_dpfifo_4nl:dpfifo|dpram_h2k:FIFOram|altsyncram_apb1:altsyncram1|ram_block2a0~portb_address_reg0 uart_receiver:receiver|myfifo_10:myfifo_u|scfifo:scfifo_component|scfifo_nbq:auto_generated|a_dpfifo_4nl:dpfifo|dpram_h2k:FIFOram|altsyncram_apb1:altsyncram1|q_b[2] } "NODE_NAME" } } } { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/altsyncram_apb1.tdf" "" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/altsyncram_apb1.tdf" 39 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.239 ns) + CELL(0.332 ns) 4.637 ns i23~7 3 COMB LC_X25_Y26_N5 1 " "Info: 3: + IC(1.239 ns) + CELL(0.332 ns) = 4.637 ns; Loc. = LC_X25_Y26_N5; Fanout = 1; COMB Node = 'i23~7'" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "1.571 ns" { uart_receiver:receiver|myfifo_10:myfifo_u|scfifo:scfifo_component|scfifo_nbq:auto_generated|a_dpfifo_4nl:dpfifo|dpram_h2k:FIFOram|altsyncram_apb1:altsyncram1|q_b[2] i23~7 } "NODE_NAME" } } } { "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" "" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" 123 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.087 ns) 5.815 ns i~138 4 COMB LC_X24_Y25_N9 1 " "Info: 4: + IC(1.091 ns) + CELL(0.087 ns) = 5.815 ns; Loc. = LC_X24_Y25_N9; Fanout = 1; COMB Node = 'i~138'" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "1.178 ns" { i23~7 i~138 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.064 ns) + CELL(0.332 ns) 7.211 ns i~139 5 COMB LC_X24_Y27_N7 1 " "Info: 5: + IC(1.064 ns) + CELL(0.332 ns) = 7.211 ns; Loc. = LC_X24_Y27_N7; Fanout = 1; COMB Node = 'i~139'" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "1.396 ns" { i~138 i~139 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.041 ns) + CELL(0.213 ns) 8.465 ns i~1486 6 COMB LC_X24_Y28_N7 1 " "Info: 6: + IC(1.041 ns) + CELL(0.213 ns) = 8.465 ns; Loc. = LC_X24_Y28_N7; Fanout = 1; COMB Node = 'i~1486'" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "1.254 ns" { i~139 i~1486 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(3.240 ns) + CELL(2.758 ns) 14.463 ns wb_dat_o\[0\] 7 PIN Pin_AB16 0 " "Info: 7: + IC(3.240 ns) + CELL(2.758 ns) = 14.463 ns; Loc. = Pin_AB16; Fanout = 0; PIN Node = 'wb_dat_o\[0\]'" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "5.998 ns" { i~1486 wb_dat_o[0] } "NODE_NAME" } } } { "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" "" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" 18 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.788 ns 46.93 % " "Info: Total cell delay = 6.788 ns ( 46.93 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.675 ns 53.07 % " "Info: Total interconnect delay = 7.675 ns ( 53.07 % )" {  } {  } 0}  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "14.463 ns" { uart_receiver:receiver|myfifo_10:myfifo_u|scfifo:scfifo_component|scfifo_nbq:auto_generated|a_dpfifo_4nl:dpfifo|dpram_h2k:FIFOram|altsyncram_apb1:altsyncram1|ram_block2a0~portb_address_reg0 uart_receiver:receiver|myfifo_10:myfifo_u|scfifo:scfifo_component|scfifo_nbq:auto_generated|a_dpfifo_4nl:dpfifo|dpram_h2k:FIFOram|altsyncram_apb1:altsyncram1|q_b[2] i23~7 i~138 i~139 i~1486 wb_dat_o[0] } "NODE_NAME" } } }  } 0}  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "3.072 ns" { clk uart_receiver:receiver|myfifo_10:myfifo_u|scfifo:scfifo_component|scfifo_nbq:auto_generated|a_dpfifo_4nl:dpfifo|dpram_h2k:FIFOram|altsyncram_apb1:altsyncram1|ram_block2a0~portb_address_reg0 } "NODE_NAME" } } } { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "14.463 ns" { uart_receiver:receiver|myfifo_10:myfifo_u|scfifo:scfifo_component|scfifo_nbq:auto_generated|a_dpfifo_4nl:dpfifo|dpram_h2k:FIFOram|altsyncram_apb1:altsyncram1|ram_block2a0~portb_address_reg0 uart_receiver:receiver|myfifo_10:myfifo_u|scfifo:scfifo_component|scfifo_nbq:auto_generated|a_dpfifo_4nl:dpfifo|dpram_h2k:FIFOram|altsyncram_apb1:altsyncram1|q_b[2] i23~7 i~138 i~139 i~1486 wb_dat_o[0] } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "wb_addr_i\[0\] wb_dat_o\[0\] 15.420 ns Longest " "Info: Longest tpd from source pin wb_addr_i\[0\] to destination pin wb_dat_o\[0\] is 15.420 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.976 ns) 0.976 ns wb_addr_i\[0\] 1 PIN Pin_A20 24 " "Info: 1: + IC(0.000 ns) + CELL(0.976 ns) = 0.976 ns; Loc. = Pin_A20; Fanout = 24; PIN Node = 'wb_addr_i\[0\]'" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "" { wb_addr_i[0] } "NODE_NAME" } } } { "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" "" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" 16 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(5.337 ns) + CELL(0.459 ns) 6.772 ns i~138 2 COMB LC_X24_Y25_N9 1 " "Info: 2: + IC(5.337 ns) + CELL(0.459 ns) = 6.772 ns; Loc. = LC_X24_Y25_N9; Fanout = 1; COMB Node = 'i~138'" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "5.796 ns" { wb_addr_i[0] i~138 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.064 ns) + CELL(0.332 ns) 8.168 ns i~139 3 COMB LC_X24_Y27_N7 1 " "Info: 3: + IC(1.064 ns) + CELL(0.332 ns) = 8.168 ns; Loc. = LC_X24_Y27_N7; Fanout = 1; COMB Node = 'i~139'" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "1.396 ns" { i~138 i~139 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.041 ns) + CELL(0.213 ns) 9.422 ns i~1486 4 COMB LC_X24_Y28_N7 1 " "Info: 4: + IC(1.041 ns) + CELL(0.213 ns) = 9.422 ns; Loc. = LC_X24_Y28_N7; Fanout = 1; COMB Node = 'i~1486'" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "1.254 ns" { i~139 i~1486 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(3.240 ns) + CELL(2.758 ns) 15.420 ns wb_dat_o\[0\] 5 PIN Pin_AB16 0 " "Info: 5: + IC(3.240 ns) + CELL(2.758 ns) = 15.420 ns; Loc. = Pin_AB16; Fanout = 0; PIN Node = 'wb_dat_o\[0\]'" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "5.998 ns" { i~1486 wb_dat_o[0] } "NODE_NAME" } } } { "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" "" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" 18 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.738 ns 30.73 % " "Info: Total cell delay = 4.738 ns ( 30.73 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.682 ns 69.27 % " "Info: Total interconnect delay = 10.682 ns ( 69.27 % )" {  } {  } 0}  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "15.420 ns" { wb_addr_i[0] i~138 i~139 i~1486 wb_dat_o[0] } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "wb_we_i pin wb_addr_i\[0\] register start_dlc 3.465 ns " "Info: Minimum slack time is 3.465 ns for clock wb_we_i between source pin wb_addr_i\[0\] and destination register start_dlc" { { "Info" "ITDB_FULL_TH_REQUIREMENT" "3.000 ns + register " "Info: + th requirement for source pin and destination register is 3.000 ns" {  } {  } 0} { "Info" "ITDB_SLACK_TH_RESULT" "-0.465 ns - " "Info: - th from clock to input pin is -0.465 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "wb_we_i destination 2.916 ns + Longest register " "Info: + Longest clock path from clock wb_we_i to destination register is 2.916 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.662 ns) 0.662 ns wb_we_i 1 CLK Pin_N3 43 " "Info: 1: + IC(0.000 ns) + CELL(0.662 ns) = 0.662 ns; Loc. = Pin_N3; Fanout = 43; CLK Node = 'wb_we_i'" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "" { wb_we_i } "NODE_NAME" } } } { "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" "" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" 19 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.694 ns) + CELL(0.560 ns) 2.916 ns start_dlc 2 REG LC_X25_Y26_N3 1 " "Info: 2: + IC(1.694 ns) + CELL(0.560 ns) = 2.916 ns; Loc. = LC_X25_Y26_N3; Fanout = 1; REG Node = 'start_dlc'" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "2.254 ns" { wb_we_i start_dlc } "NODE_NAME" } } } { "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" "" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" 226 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.222 ns 41.91 % " "Info: Total cell delay = 1.222 ns ( 41.91 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.694 ns 58.09 % " "Info: Total interconnect delay = 1.694 ns ( 58.09 % )" {  } {  } 0}  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "2.916 ns" { wb_we_i start_dlc } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TH_DELAY" "0.100 ns + " "Info: + Micro hold delay of destination is 0.100 ns" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" "" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" 226 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.481 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.976 ns) 0.976 ns wb_addr_i\[0\] 1 PIN Pin_A20 24 " "Info: 1: + IC(0.000 ns) + CELL(0.976 ns) = 0.976 ns; Loc. = Pin_A20; Fanout = 24; PIN Node = 'wb_addr_i\[0\]'" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "" { wb_addr_i[0] } "NODE_NAME" } } } { "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" "" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" 16 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.044 ns) + CELL(0.087 ns) 3.107 ns i77~22 2 COMB LC_X25_Y26_N2 6 " "Info: 2: + IC(2.044 ns) + CELL(0.087 ns) = 3.107 ns; Loc. = LC_X25_Y26_N2; Fanout = 6; COMB Node = 'i77~22'" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "2.131 ns" { wb_addr_i[0] i77~22 } "NODE_NAME" } } } { "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" "" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" 160 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.235 ns) 3.481 ns start_dlc 3 REG LC_X25_Y26_N3 1 " "Info: 3: + IC(0.139 ns) + CELL(0.235 ns) = 3.481 ns; Loc. = LC_X25_Y26_N3; Fanout = 1; REG Node = 'start_dlc'" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "0.374 ns" { i77~22 start_dlc } "NODE_NAME" } } } { "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" "" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" 226 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.298 ns 37.29 % " "Info: Total cell delay = 1.298 ns ( 37.29 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.183 ns 62.71 % " "Info: Total interconnect delay = 2.183 ns ( 62.71 % )" {  } {  } 0}  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "3.481 ns" { wb_addr_i[0] i77~22 start_dlc } "NODE_NAME" } } }  } 0}  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "2.916 ns" { wb_we_i start_dlc } "NODE_NAME" } } } { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "3.481 ns" { wb_addr_i[0] i77~22 start_dlc } "NODE_NAME" } } }  } 0}  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "2.916 ns" { wb_we_i start_dlc } "NODE_NAME" } } } { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "3.481 ns" { wb_addr_i[0] i77~22 start_dlc } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_FULL_MIN_TCO_RESULT" "clk int_o int_o~reg0 8.502 ns register " "Info: Minimum tco from clock clk to destination pin int_o through register int_o~reg0 is 8.502 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.241 ns + Shortest register " "Info: + Shortest clock path from clock clk to source register is 3.241 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.905 ns) 0.905 ns clk 1 CLK Pin_A15 211 " "Info: 1: + IC(0.000 ns) + CELL(0.905 ns) = 0.905 ns; Loc. = Pin_A15; Fanout = 211; CLK Node = 'clk'" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "" { clk } "NODE_NAME" } } } { "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" "" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" 14 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.776 ns) + CELL(0.560 ns) 3.241 ns int_o~reg0 2 REG LC_X23_Y26_N4 1 " "Info: 2: + IC(1.776 ns) + CELL(0.560 ns) = 3.241 ns; Loc. = LC_X23_Y26_N4; Fanout = 1; REG Node = 'int_o~reg0'" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "2.336 ns" { clk int_o~reg0 } "NODE_NAME" } } } { "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" "" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" 484 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.465 ns 45.20 % " "Info: Total cell delay = 1.465 ns ( 45.20 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.776 ns 54.80 % " "Info: Total interconnect delay = 1.776 ns ( 54.80 % )" {  } {  } 0}  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "3.241 ns" { clk int_o~reg0 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.176 ns + " "Info: + Micro clock to output delay of source is 0.176 ns" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" "" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" 484 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.085 ns + Shortest register pin " "Info: + Shortest register to pin delay is 5.085 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns int_o~reg0 1 REG LC_X23_Y26_N4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X23_Y26_N4; Fanout = 1; REG Node = 'int_o~reg0'" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "" { int_o~reg0 } "NODE_NAME" } } } { "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" "" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" 484 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.327 ns) + CELL(2.758 ns) 5.085 ns int_o 2 PIN Pin_A5 0 " "Info: 2: + IC(2.327 ns) + CELL(2.758 ns) = 5.085 ns; Loc. = Pin_A5; Fanout = 0; PIN Node = 'int_o'" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "5.085 ns" { int_o~reg0 int_o } "NODE_NAME" } } } { "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" "" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" 25 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.758 ns 54.24 % " "Info: Total cell delay = 2.758 ns ( 54.24 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.327 ns 45.76 % " "Info: Total interconnect delay = 2.327 ns ( 45.76 % )" {  } {  } 0}  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "5.085 ns" { int_o~reg0 int_o } "NODE_NAME" } } }  } 0}  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "3.241 ns" { clk int_o~reg0 } "NODE_NAME" } } } { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "5.085 ns" { int_o~reg0 int_o } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "wb_addr_i\[0\] wb_dat_o\[5\] 10.597 ns Shortest " "Info: Shortest tpd from source pin wb_addr_i\[0\] to destination pin wb_dat_o\[5\] is 10.597 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.976 ns) 0.976 ns wb_addr_i\[0\] 1 PIN Pin_A20 24 " "Info: 1: + IC(0.000 ns) + CELL(0.976 ns) = 0.976 ns; Loc. = Pin_A20; Fanout = 24; PIN Node = 'wb_addr_i\[0\]'" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "" { wb_addr_i[0] } "NODE_NAME" } } } { "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" "" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" 16 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.044 ns) + CELL(0.087 ns) 3.107 ns i77~22 2 COMB LC_X25_Y26_N2 6 " "Info: 2: + IC(2.044 ns) + CELL(0.087 ns) = 3.107 ns; Loc. = LC_X25_Y26_N2; Fanout = 6; COMB Node = 'i77~22'" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "2.131 ns" { wb_addr_i[0] i77~22 } "NODE_NAME" } } } { "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" "" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" 160 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.808 ns) + CELL(0.332 ns) 5.247 ns i~1477 3 COMB LC_X25_Y25_N8 1 " "Info: 3: + IC(1.808 ns) + CELL(0.332 ns) = 5.247 ns; Loc. = LC_X25_Y25_N8; Fanout = 1; COMB Node = 'i~1477'" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "2.140 ns" { i77~22 i~1477 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.592 ns) + CELL(2.758 ns) 10.597 ns wb_dat_o\[5\] 4 PIN Pin_AB21 0 " "Info: 4: + IC(2.592 ns) + CELL(2.758 ns) = 10.597 ns; Loc. = Pin_AB21; Fanout = 0; PIN Node = 'wb_dat_o\[5\]'" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "5.350 ns" { i~1477 wb_dat_o[5] } "NODE_NAME" } } } { "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" "" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" 18 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.153 ns 39.19 % " "Info: Total cell delay = 4.153 ns ( 39.19 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.444 ns 60.81 % " "Info: Total interconnect delay = 6.444 ns ( 60.81 % )" {  } {  } 0}  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" "" "" { Report "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs_cmp.qrpt" Compiler "uart_regs" "UNKNOWN" "V1" "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/uart_regs.quartus_db" { Floorplan "" "" "10.597 ns" { wb_addr_i[0] i77~22 i~1477 wb_dat_o[5] } "NODE_NAME" } } }  } 0}
{ "Info" "ITAN_REQUIREMENTS_MET" "" "Info: All timing requirements were met. See Report window for more details." {  } {  } 0}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s " "Info: Quartus II Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 31 13:37:07 2004 " "Info: Processing ended: Fri Dec 31 13:37:07 2004" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0}  } {  } 0}
