
ants_master_MSS_MSS_CM3_0_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000a140  20000000  20000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  2000a140  2000a140  00012140  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .data         00000528  2000a148  2000a148  00012148  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000200  2000a670  2000a670  00012670  2**2
                  ALLOC
  4 .stack        00003000  2000a870  2000a870  00012670  2**0
                  ALLOC
  5 .comment      00000306  00000000  00000000  00012670  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000998  00000000  00000000  00012976  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 000018e5  00000000  00000000  0001330e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   0000db02  00000000  00000000  00014bf3  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000019f0  00000000  00000000  000226f5  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   0000571d  00000000  00000000  000240e5  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00002d28  00000000  00000000  00029804  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00004ac8  00000000  00000000  0002c52c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    0000350a  00000000  00000000  00030ff4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macinfo 00075c0a  00000000  00000000  000344fe  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .ARM.attributes 00000025  00000000  00000000  000aa108  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 00000918  00000000  00000000  000aa12d  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

20000000 <__text_start>:
20000000:	20010000 	.word	0x20010000
20000004:	20000299 	.word	0x20000299
20000008:	20000309 	.word	0x20000309
2000000c:	2000030b 	.word	0x2000030b
20000010:	2000030d 	.word	0x2000030d
20000014:	2000030f 	.word	0x2000030f
20000018:	20000311 	.word	0x20000311
	...
2000002c:	20000313 	.word	0x20000313
20000030:	20000315 	.word	0x20000315
20000034:	00000000 	.word	0x00000000
20000038:	20000317 	.word	0x20000317
2000003c:	20000319 	.word	0x20000319
20000040:	2000031b 	.word	0x2000031b
20000044:	2000031d 	.word	0x2000031d
20000048:	2000031f 	.word	0x2000031f
2000004c:	20000321 	.word	0x20000321
20000050:	20000323 	.word	0x20000323
20000054:	20000325 	.word	0x20000325
20000058:	20000327 	.word	0x20000327
2000005c:	20000329 	.word	0x20000329
20000060:	2000032b 	.word	0x2000032b
20000064:	2000032d 	.word	0x2000032d
20000068:	20002275 	.word	0x20002275
2000006c:	200022a1 	.word	0x200022a1
20000070:	20002df1 	.word	0x20002df1
20000074:	20002e1d 	.word	0x20002e1d
20000078:	20000337 	.word	0x20000337
2000007c:	20000339 	.word	0x20000339
20000080:	2000033b 	.word	0x2000033b
20000084:	2000033d 	.word	0x2000033d
20000088:	2000033f 	.word	0x2000033f
2000008c:	20000341 	.word	0x20000341
20000090:	20001795 	.word	0x20001795
20000094:	20000345 	.word	0x20000345
20000098:	20000347 	.word	0x20000347
2000009c:	20000349 	.word	0x20000349
200000a0:	2000034b 	.word	0x2000034b
	...
200000bc:	2000034d 	.word	0x2000034d
200000c0:	2000034f 	.word	0x2000034f
200000c4:	20000351 	.word	0x20000351
200000c8:	20000353 	.word	0x20000353
200000cc:	20000355 	.word	0x20000355
200000d0:	20000357 	.word	0x20000357
200000d4:	20000359 	.word	0x20000359
200000d8:	2000035b 	.word	0x2000035b
200000dc:	2000035d 	.word	0x2000035d
200000e0:	2000035f 	.word	0x2000035f
200000e4:	20000361 	.word	0x20000361
200000e8:	20000363 	.word	0x20000363
200000ec:	20000365 	.word	0x20000365
200000f0:	20000367 	.word	0x20000367
200000f4:	20000369 	.word	0x20000369
200000f8:	2000036b 	.word	0x2000036b
200000fc:	2000036d 	.word	0x2000036d
20000100:	2000036f 	.word	0x2000036f
20000104:	20000371 	.word	0x20000371
20000108:	20000373 	.word	0x20000373
2000010c:	20000375 	.word	0x20000375
20000110:	20000377 	.word	0x20000377
20000114:	20000379 	.word	0x20000379
20000118:	2000037b 	.word	0x2000037b
2000011c:	2000037d 	.word	0x2000037d
20000120:	2000037f 	.word	0x2000037f
20000124:	20000381 	.word	0x20000381
20000128:	20000383 	.word	0x20000383
2000012c:	20000385 	.word	0x20000385
20000130:	20000387 	.word	0x20000387
20000134:	20000389 	.word	0x20000389
20000138:	2000038b 	.word	0x2000038b
2000013c:	2000038d 	.word	0x2000038d
20000140:	2000038f 	.word	0x2000038f
20000144:	20000391 	.word	0x20000391
20000148:	20000393 	.word	0x20000393
2000014c:	20000395 	.word	0x20000395
20000150:	20000397 	.word	0x20000397
20000154:	20000399 	.word	0x20000399
20000158:	2000039b 	.word	0x2000039b
2000015c:	2000039d 	.word	0x2000039d
20000160:	2000039f 	.word	0x2000039f
20000164:	200003a1 	.word	0x200003a1
20000168:	200003a3 	.word	0x200003a3
2000016c:	200003a5 	.word	0x200003a5
20000170:	200003a7 	.word	0x200003a7
20000174:	200003a9 	.word	0x200003a9
20000178:	200003ab 	.word	0x200003ab
2000017c:	200003ad 	.word	0x200003ad
20000180:	200003af 	.word	0x200003af
20000184:	200003b1 	.word	0x200003b1
20000188:	200003b3 	.word	0x200003b3
2000018c:	200003b5 	.word	0x200003b5
20000190:	200003b7 	.word	0x200003b7
20000194:	200003b9 	.word	0x200003b9
20000198:	200003bb 	.word	0x200003bb
2000019c:	200003bd 	.word	0x200003bd
200001a0:	200003bf 	.word	0x200003bf
200001a4:	200003c1 	.word	0x200003c1
200001a8:	200003c3 	.word	0x200003c3
200001ac:	200003c5 	.word	0x200003c5
200001b0:	200003c7 	.word	0x200003c7
200001b4:	200003c9 	.word	0x200003c9
200001b8:	200003cb 	.word	0x200003cb
200001bc:	200003cd 	.word	0x200003cd
200001c0:	200003cf 	.word	0x200003cf
200001c4:	200003d1 	.word	0x200003d1
200001c8:	200003d3 	.word	0x200003d3
200001cc:	200003d5 	.word	0x200003d5
200001d0:	200003d7 	.word	0x200003d7
200001d4:	200003d9 	.word	0x200003d9
200001d8:	200003db 	.word	0x200003db
200001dc:	200003dd 	.word	0x200003dd
200001e0:	200003df 	.word	0x200003df
200001e4:	200003e1 	.word	0x200003e1
200001e8:	200003e3 	.word	0x200003e3
200001ec:	200003e5 	.word	0x200003e5
200001f0:	200003e7 	.word	0x200003e7
200001f4:	200003e9 	.word	0x200003e9
200001f8:	200003eb 	.word	0x200003eb
200001fc:	200003ed 	.word	0x200003ed
20000200:	200003ef 	.word	0x200003ef
20000204:	200003f1 	.word	0x200003f1
20000208:	200003f3 	.word	0x200003f3
2000020c:	200003f5 	.word	0x200003f5
20000210:	200003f7 	.word	0x200003f7
20000214:	200003f9 	.word	0x200003f9
20000218:	20003201 	.word	0x20003201
2000021c:	20003229 	.word	0x20003229
20000220:	20003251 	.word	0x20003251
20000224:	20003279 	.word	0x20003279
20000228:	200032a1 	.word	0x200032a1
2000022c:	200032c9 	.word	0x200032c9
20000230:	200032f1 	.word	0x200032f1
20000234:	20003319 	.word	0x20003319
20000238:	20003341 	.word	0x20003341
2000023c:	20003369 	.word	0x20003369
20000240:	20003391 	.word	0x20003391
20000244:	200033b9 	.word	0x200033b9
20000248:	200033e1 	.word	0x200033e1
2000024c:	20003409 	.word	0x20003409
20000250:	20003431 	.word	0x20003431
20000254:	20003459 	.word	0x20003459
20000258:	20003481 	.word	0x20003481
2000025c:	200034a9 	.word	0x200034a9
20000260:	200034d1 	.word	0x200034d1
20000264:	200034f9 	.word	0x200034f9
20000268:	20003521 	.word	0x20003521
2000026c:	20003549 	.word	0x20003549
20000270:	20003571 	.word	0x20003571
20000274:	20003599 	.word	0x20003599
20000278:	200035c1 	.word	0x200035c1
2000027c:	200035e9 	.word	0x200035e9
20000280:	20003611 	.word	0x20003611
20000284:	20003639 	.word	0x20003639
20000288:	20003661 	.word	0x20003661
2000028c:	20003689 	.word	0x20003689
20000290:	200036b1 	.word	0x200036b1
20000294:	200036d9 	.word	0x200036d9

20000298 <Reset_Handler>:
20000298:	4868      	ldr	r0, [pc, #416]	; (2000043c <ACE_ADC2_FifoEmpty_IRQHandler+0x44>)
2000029a:	4780      	blx	r0
2000029c:	4868      	ldr	r0, [pc, #416]	; (20000440 <ACE_ADC2_FifoEmpty_IRQHandler+0x48>)
2000029e:	2800      	cmp	r0, #0
200002a0:	d10b      	bne.n	200002ba <copy_data>
200002a2:	4868      	ldr	r0, [pc, #416]	; (20000444 <ACE_ADC2_FifoEmpty_IRQHandler+0x4c>)
200002a4:	4968      	ldr	r1, [pc, #416]	; (20000448 <ACE_ADC2_FifoEmpty_IRQHandler+0x50>)
200002a6:	4a69      	ldr	r2, [pc, #420]	; (2000044c <ACE_ADC2_FifoEmpty_IRQHandler+0x54>)
200002a8:	4288      	cmp	r0, r1
200002aa:	d006      	beq.n	200002ba <copy_data>

200002ac <copy_code_loop>:
200002ac:	4291      	cmp	r1, r2
200002ae:	bf1c      	itt	ne
200002b0:	f850 3b04 	ldrne.w	r3, [r0], #4
200002b4:	f841 3b04 	strne.w	r3, [r1], #4
200002b8:	d1f8      	bne.n	200002ac <copy_code_loop>

200002ba <copy_data>:
200002ba:	4865      	ldr	r0, [pc, #404]	; (20000450 <ACE_ADC2_FifoEmpty_IRQHandler+0x58>)
200002bc:	4965      	ldr	r1, [pc, #404]	; (20000454 <ACE_ADC2_FifoEmpty_IRQHandler+0x5c>)
200002be:	4a66      	ldr	r2, [pc, #408]	; (20000458 <ACE_ADC2_FifoEmpty_IRQHandler+0x60>)
200002c0:	4288      	cmp	r0, r1
200002c2:	d006      	beq.n	200002d2 <clear_bss>

200002c4 <copy_data_loop>:
200002c4:	4291      	cmp	r1, r2
200002c6:	bf1c      	itt	ne
200002c8:	f850 3b04 	ldrne.w	r3, [r0], #4
200002cc:	f841 3b04 	strne.w	r3, [r1], #4
200002d0:	d1f8      	bne.n	200002c4 <copy_data_loop>

200002d2 <clear_bss>:
200002d2:	4862      	ldr	r0, [pc, #392]	; (2000045c <ACE_ADC2_FifoEmpty_IRQHandler+0x64>)
200002d4:	4962      	ldr	r1, [pc, #392]	; (20000460 <ACE_ADC2_FifoEmpty_IRQHandler+0x68>)
200002d6:	4a63      	ldr	r2, [pc, #396]	; (20000464 <ACE_ADC2_FifoEmpty_IRQHandler+0x6c>)

200002d8 <clear_bss_loop>:
200002d8:	4291      	cmp	r1, r2
200002da:	bf18      	it	ne
200002dc:	f841 0b04 	strne.w	r0, [r1], #4
200002e0:	d1fa      	bne.n	200002d8 <clear_bss_loop>
	...

200002f0 <call_glob_ctor>:
200002f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 20000468 <ACE_ADC2_FifoEmpty_IRQHandler+0x70>
200002f4:	f20f 0e03 	addw	lr, pc, #3
200002f8:	4700      	bx	r0

200002fa <branch_to_main>:
200002fa:	f04f 0000 	mov.w	r0, #0
200002fe:	f04f 0100 	mov.w	r1, #0
20000302:	f8df f168 	ldr.w	pc, [pc, #360]	; 2000046c <ACE_ADC2_FifoEmpty_IRQHandler+0x74>

20000306 <ExitLoop>:
20000306:	e7fe      	b.n	20000306 <ExitLoop>

20000308 <NMI_Handler>:
20000308:	e7fe      	b.n	20000308 <NMI_Handler>

2000030a <HardFault_Handler>:
2000030a:	e7fe      	b.n	2000030a <HardFault_Handler>

2000030c <MemManage_Handler>:
2000030c:	e7fe      	b.n	2000030c <MemManage_Handler>

2000030e <BusFault_Handler>:
2000030e:	e7fe      	b.n	2000030e <BusFault_Handler>

20000310 <UsageFault_Handler>:
20000310:	e7fe      	b.n	20000310 <UsageFault_Handler>

20000312 <SVC_Handler>:
20000312:	e7fe      	b.n	20000312 <SVC_Handler>

20000314 <DebugMon_Handler>:
20000314:	e7fe      	b.n	20000314 <DebugMon_Handler>

20000316 <PendSV_Handler>:
20000316:	e7fe      	b.n	20000316 <PendSV_Handler>

20000318 <SysTick_Handler>:
20000318:	e7fe      	b.n	20000318 <SysTick_Handler>

2000031a <WdogWakeup_IRQHandler>:
2000031a:	e7fe      	b.n	2000031a <WdogWakeup_IRQHandler>

2000031c <BrownOut_1_5V_IRQHandler>:
2000031c:	e7fe      	b.n	2000031c <BrownOut_1_5V_IRQHandler>

2000031e <BrownOut_3_3V_IRQHandler>:
2000031e:	e7fe      	b.n	2000031e <BrownOut_3_3V_IRQHandler>

20000320 <RTC_Match_IRQHandler>:
20000320:	e7fe      	b.n	20000320 <RTC_Match_IRQHandler>

20000322 <RTCIF_Pub_IRQHandler>:
20000322:	e7fe      	b.n	20000322 <RTCIF_Pub_IRQHandler>

20000324 <EthernetMAC_IRQHandler>:
20000324:	e7fe      	b.n	20000324 <EthernetMAC_IRQHandler>

20000326 <IAP_IRQHandler>:
20000326:	e7fe      	b.n	20000326 <IAP_IRQHandler>

20000328 <ENVM0_IRQHandler>:
20000328:	e7fe      	b.n	20000328 <ENVM0_IRQHandler>

2000032a <ENVM1_IRQHandler>:
2000032a:	e7fe      	b.n	2000032a <ENVM1_IRQHandler>

2000032c <DMA_IRQHandler>:
2000032c:	e7fe      	b.n	2000032c <DMA_IRQHandler>
2000032e:	e7fe      	b.n	2000032e <DMA_IRQHandler+0x2>
20000330:	e7fe      	b.n	20000330 <DMA_IRQHandler+0x4>
20000332:	e7fe      	b.n	20000332 <DMA_IRQHandler+0x6>
20000334:	e7fe      	b.n	20000334 <DMA_IRQHandler+0x8>

20000336 <I2C0_IRQHandler>:
20000336:	e7fe      	b.n	20000336 <I2C0_IRQHandler>

20000338 <I2C0_SMBAlert_IRQHandler>:
20000338:	e7fe      	b.n	20000338 <I2C0_SMBAlert_IRQHandler>

2000033a <I2C0_SMBus_IRQHandler>:
2000033a:	e7fe      	b.n	2000033a <I2C0_SMBus_IRQHandler>

2000033c <I2C1_IRQHandler>:
2000033c:	e7fe      	b.n	2000033c <I2C1_IRQHandler>

2000033e <I2C1_SMBAlert_IRQHandler>:
2000033e:	e7fe      	b.n	2000033e <I2C1_SMBAlert_IRQHandler>

20000340 <I2C1_SMBus_IRQHandler>:
20000340:	e7fe      	b.n	20000340 <I2C1_SMBus_IRQHandler>
20000342:	e7fe      	b.n	20000342 <I2C1_SMBus_IRQHandler+0x2>

20000344 <Timer2_IRQHandler>:
20000344:	e7fe      	b.n	20000344 <Timer2_IRQHandler>

20000346 <PLL_Lock_IRQHandler>:
20000346:	e7fe      	b.n	20000346 <PLL_Lock_IRQHandler>

20000348 <PLL_LockLost_IRQHandler>:
20000348:	e7fe      	b.n	20000348 <PLL_LockLost_IRQHandler>

2000034a <CommError_IRQHandler>:
2000034a:	e7fe      	b.n	2000034a <CommError_IRQHandler>

2000034c <Fabric_IRQHandler>:
2000034c:	e7fe      	b.n	2000034c <Fabric_IRQHandler>

2000034e <GPIO0_IRQHandler>:
2000034e:	e7fe      	b.n	2000034e <GPIO0_IRQHandler>

20000350 <GPIO1_IRQHandler>:
20000350:	e7fe      	b.n	20000350 <GPIO1_IRQHandler>

20000352 <GPIO2_IRQHandler>:
20000352:	e7fe      	b.n	20000352 <GPIO2_IRQHandler>

20000354 <GPIO3_IRQHandler>:
20000354:	e7fe      	b.n	20000354 <GPIO3_IRQHandler>

20000356 <GPIO4_IRQHandler>:
20000356:	e7fe      	b.n	20000356 <GPIO4_IRQHandler>

20000358 <GPIO5_IRQHandler>:
20000358:	e7fe      	b.n	20000358 <GPIO5_IRQHandler>

2000035a <GPIO6_IRQHandler>:
2000035a:	e7fe      	b.n	2000035a <GPIO6_IRQHandler>

2000035c <GPIO7_IRQHandler>:
2000035c:	e7fe      	b.n	2000035c <GPIO7_IRQHandler>

2000035e <GPIO8_IRQHandler>:
2000035e:	e7fe      	b.n	2000035e <GPIO8_IRQHandler>

20000360 <GPIO9_IRQHandler>:
20000360:	e7fe      	b.n	20000360 <GPIO9_IRQHandler>

20000362 <GPIO10_IRQHandler>:
20000362:	e7fe      	b.n	20000362 <GPIO10_IRQHandler>

20000364 <GPIO11_IRQHandler>:
20000364:	e7fe      	b.n	20000364 <GPIO11_IRQHandler>

20000366 <GPIO12_IRQHandler>:
20000366:	e7fe      	b.n	20000366 <GPIO12_IRQHandler>

20000368 <GPIO13_IRQHandler>:
20000368:	e7fe      	b.n	20000368 <GPIO13_IRQHandler>

2000036a <GPIO14_IRQHandler>:
2000036a:	e7fe      	b.n	2000036a <GPIO14_IRQHandler>

2000036c <GPIO15_IRQHandler>:
2000036c:	e7fe      	b.n	2000036c <GPIO15_IRQHandler>

2000036e <GPIO16_IRQHandler>:
2000036e:	e7fe      	b.n	2000036e <GPIO16_IRQHandler>

20000370 <GPIO17_IRQHandler>:
20000370:	e7fe      	b.n	20000370 <GPIO17_IRQHandler>

20000372 <GPIO18_IRQHandler>:
20000372:	e7fe      	b.n	20000372 <GPIO18_IRQHandler>

20000374 <GPIO19_IRQHandler>:
20000374:	e7fe      	b.n	20000374 <GPIO19_IRQHandler>

20000376 <GPIO20_IRQHandler>:
20000376:	e7fe      	b.n	20000376 <GPIO20_IRQHandler>

20000378 <GPIO21_IRQHandler>:
20000378:	e7fe      	b.n	20000378 <GPIO21_IRQHandler>

2000037a <GPIO22_IRQHandler>:
2000037a:	e7fe      	b.n	2000037a <GPIO22_IRQHandler>

2000037c <GPIO23_IRQHandler>:
2000037c:	e7fe      	b.n	2000037c <GPIO23_IRQHandler>

2000037e <GPIO24_IRQHandler>:
2000037e:	e7fe      	b.n	2000037e <GPIO24_IRQHandler>

20000380 <GPIO25_IRQHandler>:
20000380:	e7fe      	b.n	20000380 <GPIO25_IRQHandler>

20000382 <GPIO26_IRQHandler>:
20000382:	e7fe      	b.n	20000382 <GPIO26_IRQHandler>

20000384 <GPIO27_IRQHandler>:
20000384:	e7fe      	b.n	20000384 <GPIO27_IRQHandler>

20000386 <GPIO28_IRQHandler>:
20000386:	e7fe      	b.n	20000386 <GPIO28_IRQHandler>

20000388 <GPIO29_IRQHandler>:
20000388:	e7fe      	b.n	20000388 <GPIO29_IRQHandler>

2000038a <GPIO30_IRQHandler>:
2000038a:	e7fe      	b.n	2000038a <GPIO30_IRQHandler>

2000038c <GPIO31_IRQHandler>:
2000038c:	e7fe      	b.n	2000038c <GPIO31_IRQHandler>

2000038e <ACE_PC0_Flag0_IRQHandler>:
2000038e:	e7fe      	b.n	2000038e <ACE_PC0_Flag0_IRQHandler>

20000390 <ACE_PC0_Flag1_IRQHandler>:
20000390:	e7fe      	b.n	20000390 <ACE_PC0_Flag1_IRQHandler>

20000392 <ACE_PC0_Flag2_IRQHandler>:
20000392:	e7fe      	b.n	20000392 <ACE_PC0_Flag2_IRQHandler>

20000394 <ACE_PC0_Flag3_IRQHandler>:
20000394:	e7fe      	b.n	20000394 <ACE_PC0_Flag3_IRQHandler>

20000396 <ACE_PC1_Flag0_IRQHandler>:
20000396:	e7fe      	b.n	20000396 <ACE_PC1_Flag0_IRQHandler>

20000398 <ACE_PC1_Flag1_IRQHandler>:
20000398:	e7fe      	b.n	20000398 <ACE_PC1_Flag1_IRQHandler>

2000039a <ACE_PC1_Flag2_IRQHandler>:
2000039a:	e7fe      	b.n	2000039a <ACE_PC1_Flag2_IRQHandler>

2000039c <ACE_PC1_Flag3_IRQHandler>:
2000039c:	e7fe      	b.n	2000039c <ACE_PC1_Flag3_IRQHandler>

2000039e <ACE_PC2_Flag0_IRQHandler>:
2000039e:	e7fe      	b.n	2000039e <ACE_PC2_Flag0_IRQHandler>

200003a0 <ACE_PC2_Flag1_IRQHandler>:
200003a0:	e7fe      	b.n	200003a0 <ACE_PC2_Flag1_IRQHandler>

200003a2 <ACE_PC2_Flag2_IRQHandler>:
200003a2:	e7fe      	b.n	200003a2 <ACE_PC2_Flag2_IRQHandler>

200003a4 <ACE_PC2_Flag3_IRQHandler>:
200003a4:	e7fe      	b.n	200003a4 <ACE_PC2_Flag3_IRQHandler>

200003a6 <ACE_ADC0_DataValid_IRQHandler>:
200003a6:	e7fe      	b.n	200003a6 <ACE_ADC0_DataValid_IRQHandler>

200003a8 <ACE_ADC1_DataValid_IRQHandler>:
200003a8:	e7fe      	b.n	200003a8 <ACE_ADC1_DataValid_IRQHandler>

200003aa <ACE_ADC2_DataValid_IRQHandler>:
200003aa:	e7fe      	b.n	200003aa <ACE_ADC2_DataValid_IRQHandler>

200003ac <ACE_ADC0_CalDone_IRQHandler>:
200003ac:	e7fe      	b.n	200003ac <ACE_ADC0_CalDone_IRQHandler>

200003ae <ACE_ADC1_CalDone_IRQHandler>:
200003ae:	e7fe      	b.n	200003ae <ACE_ADC1_CalDone_IRQHandler>

200003b0 <ACE_ADC2_CalDone_IRQHandler>:
200003b0:	e7fe      	b.n	200003b0 <ACE_ADC2_CalDone_IRQHandler>

200003b2 <ACE_ADC0_CalStart_IRQHandler>:
200003b2:	e7fe      	b.n	200003b2 <ACE_ADC0_CalStart_IRQHandler>

200003b4 <ACE_ADC1_CalStart_IRQHandler>:
200003b4:	e7fe      	b.n	200003b4 <ACE_ADC1_CalStart_IRQHandler>

200003b6 <ACE_ADC2_CalStart_IRQHandler>:
200003b6:	e7fe      	b.n	200003b6 <ACE_ADC2_CalStart_IRQHandler>

200003b8 <ACE_Comp0_Fall_IRQHandler>:
200003b8:	e7fe      	b.n	200003b8 <ACE_Comp0_Fall_IRQHandler>

200003ba <ACE_Comp1_Fall_IRQHandler>:
200003ba:	e7fe      	b.n	200003ba <ACE_Comp1_Fall_IRQHandler>

200003bc <ACE_Comp2_Fall_IRQHandler>:
200003bc:	e7fe      	b.n	200003bc <ACE_Comp2_Fall_IRQHandler>

200003be <ACE_Comp3_Fall_IRQHandler>:
200003be:	e7fe      	b.n	200003be <ACE_Comp3_Fall_IRQHandler>

200003c0 <ACE_Comp4_Fall_IRQHandler>:
200003c0:	e7fe      	b.n	200003c0 <ACE_Comp4_Fall_IRQHandler>

200003c2 <ACE_Comp5_Fall_IRQHandler>:
200003c2:	e7fe      	b.n	200003c2 <ACE_Comp5_Fall_IRQHandler>

200003c4 <ACE_Comp6_Fall_IRQHandler>:
200003c4:	e7fe      	b.n	200003c4 <ACE_Comp6_Fall_IRQHandler>

200003c6 <ACE_Comp7_Fall_IRQHandler>:
200003c6:	e7fe      	b.n	200003c6 <ACE_Comp7_Fall_IRQHandler>

200003c8 <ACE_Comp8_Fall_IRQHandler>:
200003c8:	e7fe      	b.n	200003c8 <ACE_Comp8_Fall_IRQHandler>

200003ca <ACE_Comp9_Fall_IRQHandler>:
200003ca:	e7fe      	b.n	200003ca <ACE_Comp9_Fall_IRQHandler>

200003cc <ACE_Comp10_Fall_IRQHandler>:
200003cc:	e7fe      	b.n	200003cc <ACE_Comp10_Fall_IRQHandler>

200003ce <ACE_Comp11_Fall_IRQHandler>:
200003ce:	e7fe      	b.n	200003ce <ACE_Comp11_Fall_IRQHandler>

200003d0 <ACE_Comp0_Rise_IRQHandler>:
200003d0:	e7fe      	b.n	200003d0 <ACE_Comp0_Rise_IRQHandler>

200003d2 <ACE_Comp1_Rise_IRQHandler>:
200003d2:	e7fe      	b.n	200003d2 <ACE_Comp1_Rise_IRQHandler>

200003d4 <ACE_Comp2_Rise_IRQHandler>:
200003d4:	e7fe      	b.n	200003d4 <ACE_Comp2_Rise_IRQHandler>

200003d6 <ACE_Comp3_Rise_IRQHandler>:
200003d6:	e7fe      	b.n	200003d6 <ACE_Comp3_Rise_IRQHandler>

200003d8 <ACE_Comp4_Rise_IRQHandler>:
200003d8:	e7fe      	b.n	200003d8 <ACE_Comp4_Rise_IRQHandler>

200003da <ACE_Comp5_Rise_IRQHandler>:
200003da:	e7fe      	b.n	200003da <ACE_Comp5_Rise_IRQHandler>

200003dc <ACE_Comp6_Rise_IRQHandler>:
200003dc:	e7fe      	b.n	200003dc <ACE_Comp6_Rise_IRQHandler>

200003de <ACE_Comp7_Rise_IRQHandler>:
200003de:	e7fe      	b.n	200003de <ACE_Comp7_Rise_IRQHandler>

200003e0 <ACE_Comp8_Rise_IRQHandler>:
200003e0:	e7fe      	b.n	200003e0 <ACE_Comp8_Rise_IRQHandler>

200003e2 <ACE_Comp9_Rise_IRQHandler>:
200003e2:	e7fe      	b.n	200003e2 <ACE_Comp9_Rise_IRQHandler>

200003e4 <ACE_Comp10_Rise_IRQHandler>:
200003e4:	e7fe      	b.n	200003e4 <ACE_Comp10_Rise_IRQHandler>

200003e6 <ACE_Comp11_Rise_IRQHandler>:
200003e6:	e7fe      	b.n	200003e6 <ACE_Comp11_Rise_IRQHandler>

200003e8 <ACE_ADC0_FifoFull_IRQHandler>:
200003e8:	e7fe      	b.n	200003e8 <ACE_ADC0_FifoFull_IRQHandler>

200003ea <ACE_ADC0_FifoAFull_IRQHandler>:
200003ea:	e7fe      	b.n	200003ea <ACE_ADC0_FifoAFull_IRQHandler>

200003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
200003ec:	e7fe      	b.n	200003ec <ACE_ADC0_FifoEmpty_IRQHandler>

200003ee <ACE_ADC1_FifoFull_IRQHandler>:
200003ee:	e7fe      	b.n	200003ee <ACE_ADC1_FifoFull_IRQHandler>

200003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
200003f0:	e7fe      	b.n	200003f0 <ACE_ADC1_FifoAFull_IRQHandler>

200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
200003f2:	e7fe      	b.n	200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>

200003f4 <ACE_ADC2_FifoFull_IRQHandler>:
200003f4:	e7fe      	b.n	200003f4 <ACE_ADC2_FifoFull_IRQHandler>

200003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
200003f6:	e7fe      	b.n	200003f6 <ACE_ADC2_FifoAFull_IRQHandler>

200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
200003f8:	e7fe      	b.n	200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>
200003fa:	e7fe      	b.n	200003fa <ACE_ADC2_FifoEmpty_IRQHandler+0x2>
200003fc:	e7fe      	b.n	200003fc <ACE_ADC2_FifoEmpty_IRQHandler+0x4>
200003fe:	e7fe      	b.n	200003fe <ACE_ADC2_FifoEmpty_IRQHandler+0x6>
20000400:	e7fe      	b.n	20000400 <ACE_ADC2_FifoEmpty_IRQHandler+0x8>
20000402:	e7fe      	b.n	20000402 <ACE_ADC2_FifoEmpty_IRQHandler+0xa>
20000404:	e7fe      	b.n	20000404 <ACE_ADC2_FifoEmpty_IRQHandler+0xc>
20000406:	e7fe      	b.n	20000406 <ACE_ADC2_FifoEmpty_IRQHandler+0xe>
20000408:	e7fe      	b.n	20000408 <ACE_ADC2_FifoEmpty_IRQHandler+0x10>
2000040a:	e7fe      	b.n	2000040a <ACE_ADC2_FifoEmpty_IRQHandler+0x12>
2000040c:	e7fe      	b.n	2000040c <ACE_ADC2_FifoEmpty_IRQHandler+0x14>
2000040e:	e7fe      	b.n	2000040e <ACE_ADC2_FifoEmpty_IRQHandler+0x16>
20000410:	e7fe      	b.n	20000410 <ACE_ADC2_FifoEmpty_IRQHandler+0x18>
20000412:	e7fe      	b.n	20000412 <ACE_ADC2_FifoEmpty_IRQHandler+0x1a>
20000414:	e7fe      	b.n	20000414 <ACE_ADC2_FifoEmpty_IRQHandler+0x1c>
20000416:	e7fe      	b.n	20000416 <ACE_ADC2_FifoEmpty_IRQHandler+0x1e>
20000418:	e7fe      	b.n	20000418 <ACE_ADC2_FifoEmpty_IRQHandler+0x20>
2000041a:	e7fe      	b.n	2000041a <ACE_ADC2_FifoEmpty_IRQHandler+0x22>
2000041c:	e7fe      	b.n	2000041c <ACE_ADC2_FifoEmpty_IRQHandler+0x24>
2000041e:	e7fe      	b.n	2000041e <ACE_ADC2_FifoEmpty_IRQHandler+0x26>
20000420:	e7fe      	b.n	20000420 <ACE_ADC2_FifoEmpty_IRQHandler+0x28>
20000422:	e7fe      	b.n	20000422 <ACE_ADC2_FifoEmpty_IRQHandler+0x2a>
20000424:	e7fe      	b.n	20000424 <ACE_ADC2_FifoEmpty_IRQHandler+0x2c>
20000426:	e7fe      	b.n	20000426 <ACE_ADC2_FifoEmpty_IRQHandler+0x2e>
20000428:	e7fe      	b.n	20000428 <ACE_ADC2_FifoEmpty_IRQHandler+0x30>
2000042a:	e7fe      	b.n	2000042a <ACE_ADC2_FifoEmpty_IRQHandler+0x32>
2000042c:	e7fe      	b.n	2000042c <ACE_ADC2_FifoEmpty_IRQHandler+0x34>
2000042e:	e7fe      	b.n	2000042e <ACE_ADC2_FifoEmpty_IRQHandler+0x36>
20000430:	e7fe      	b.n	20000430 <ACE_ADC2_FifoEmpty_IRQHandler+0x38>
20000432:	e7fe      	b.n	20000432 <ACE_ADC2_FifoEmpty_IRQHandler+0x3a>
20000434:	e7fe      	b.n	20000434 <ACE_ADC2_FifoEmpty_IRQHandler+0x3c>
20000436:	e7fe      	b.n	20000436 <ACE_ADC2_FifoEmpty_IRQHandler+0x3e>
20000438:	e7fe      	b.n	20000438 <ACE_ADC2_FifoEmpty_IRQHandler+0x40>
2000043a:	0000      	.short	0x0000
2000043c:	20002f6d 	.word	0x20002f6d
20000440:	00000000 	.word	0x00000000
20000444:	20000000 	.word	0x20000000
20000448:	20000000 	.word	0x20000000
2000044c:	2000a148 	.word	0x2000a148
20000450:	2000a148 	.word	0x2000a148
20000454:	2000a148 	.word	0x2000a148
20000458:	2000a670 	.word	0x2000a670
2000045c:	00000000 	.word	0x00000000
20000460:	2000a670 	.word	0x2000a670
20000464:	2000a870 	.word	0x2000a870
20000468:	20003ed5 	.word	0x20003ed5
2000046c:	200004fd 	.word	0x200004fd

20000470 <__do_global_dtors_aux>:
20000470:	f24a 6370 	movw	r3, #42608	; 0xa670
20000474:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000478:	781a      	ldrb	r2, [r3, #0]
2000047a:	b90a      	cbnz	r2, 20000480 <__do_global_dtors_aux+0x10>
2000047c:	2001      	movs	r0, #1
2000047e:	7018      	strb	r0, [r3, #0]
20000480:	4770      	bx	lr
20000482:	bf00      	nop

20000484 <frame_dummy>:
20000484:	f24a 1048 	movw	r0, #41288	; 0xa148
20000488:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000048c:	b508      	push	{r3, lr}
2000048e:	6803      	ldr	r3, [r0, #0]
20000490:	b12b      	cbz	r3, 2000049e <frame_dummy+0x1a>
20000492:	f240 0300 	movw	r3, #0
20000496:	f2c0 0300 	movt	r3, #0
2000049a:	b103      	cbz	r3, 2000049e <frame_dummy+0x1a>
2000049c:	4798      	blx	r3
2000049e:	bd08      	pop	{r3, pc}

200004a0 <trigger_solenoid_pin_init>:
#include "timer_t.h"

#define TRIGGER_DURATION 100
#define AFTER_FIRING_DELAY 500

void trigger_solenoid_pin_init() {
200004a0:	b580      	push	{r7, lr}
200004a2:	af00      	add	r7, sp, #0
    MSS_GPIO_init();
200004a4:	f002 fcee 	bl	20002e84 <MSS_GPIO_init>
    MSS_GPIO_config(MSS_GPIO_1, MSS_GPIO_OUTPUT_MODE);
200004a8:	f04f 0001 	mov.w	r0, #1
200004ac:	f04f 0105 	mov.w	r1, #5
200004b0:	f002 fd1e 	bl	20002ef0 <MSS_GPIO_config>
    MSS_GPIO_set_output(MSS_GPIO_1, 0);
200004b4:	f04f 0001 	mov.w	r0, #1
200004b8:	f04f 0100 	mov.w	r1, #0
200004bc:	f002 fd36 	bl	20002f2c <MSS_GPIO_set_output>
}
200004c0:	bd80      	pop	{r7, pc}
200004c2:	bf00      	nop

200004c4 <trigger_solenoid_activate>:

// activate the trigger for ms miliseconds
void trigger_solenoid_activate(uint32_t ms) {
200004c4:	b580      	push	{r7, lr}
200004c6:	b082      	sub	sp, #8
200004c8:	af00      	add	r7, sp, #0
200004ca:	6078      	str	r0, [r7, #4]

	// Use a GPIO pin and a delay
	MSS_GPIO_set_output(MSS_GPIO_1, 1);
200004cc:	f04f 0001 	mov.w	r0, #1
200004d0:	f04f 0101 	mov.w	r1, #1
200004d4:	f002 fd2a 	bl	20002f2c <MSS_GPIO_set_output>
	use_me_carefully_ms_delay_timer(ms);
200004d8:	6878      	ldr	r0, [r7, #4]
200004da:	f001 fad5 	bl	20001a88 <use_me_carefully_ms_delay_timer>

	//volatile uint32_t i;
	//for(i = 0; i < ms * CYCLE_MULT; i++) { }
	MSS_GPIO_set_output(MSS_GPIO_1, 0);
200004de:	f04f 0001 	mov.w	r0, #1
200004e2:	f04f 0100 	mov.w	r1, #0
200004e6:	f002 fd21 	bl	20002f2c <MSS_GPIO_set_output>

    // second delay for safety
	use_me_carefully_ms_delay_timer(AFTER_FIRING_DELAY);
200004ea:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
200004ee:	f001 facb 	bl	20001a88 <use_me_carefully_ms_delay_timer>
}
200004f2:	f107 0708 	add.w	r7, r7, #8
200004f6:	46bd      	mov	sp, r7
200004f8:	bd80      	pop	{r7, pc}
200004fa:	bf00      	nop

200004fc <main>:
static uint8_t g_live_fire_enabled = 0;
static lcd_screen_state_t lcd_state;
static lcd_screen_state_t lcd_last_state;
static circle_t trg;

int main() {
200004fc:	b580      	push	{r7, lr}
200004fe:	b082      	sub	sp, #8
20000500:	af00      	add	r7, sp, #0

    /*
     * configure GPIO_0 as an output pin
     */
    MSS_GPIO_init();
20000502:	f002 fcbf 	bl	20002e84 <MSS_GPIO_init>
    MSS_GPIO_config(MSS_GPIO_0, MSS_GPIO_OUTPUT_MODE);
20000506:	f04f 0000 	mov.w	r0, #0
2000050a:	f04f 0105 	mov.w	r1, #5
2000050e:	f002 fcef 	bl	20002ef0 <MSS_GPIO_config>
    MSS_GPIO_set_output(MSS_GPIO_0, 0);
20000512:	f04f 0000 	mov.w	r0, #0
20000516:	f04f 0100 	mov.w	r1, #0
2000051a:	f002 fd07 	bl	20002f2c <MSS_GPIO_set_output>

    /*
     * Initialize the solenoid
     */
    trigger_solenoid_pin_init();
2000051e:	f7ff ffbf 	bl	200004a0 <trigger_solenoid_pin_init>
     * n64 controller state
     */
    n64_state_t n64_buttons;
    n64_state_t last_buttons;

    n64_reset();
20000522:	f000 ff47 	bl	200013b4 <n64_reset>
    n64_enable();
20000526:	f000 ff57 	bl	200013d8 <n64_enable>

    n64_get_state(&last_buttons);
2000052a:	463b      	mov	r3, r7
2000052c:	4618      	mov	r0, r3
2000052e:	f000 ff29 	bl	20001384 <n64_get_state>

    /*
     * Initialize display and refresh timer
     */

    disp_init();
20000532:	f001 f807 	bl	20001544 <disp_init>
    set_clk(CLK_SPEED); // Only for scaling
20000536:	f24e 1000 	movw	r0, #57600	; 0xe100
2000053a:	f2c0 50f5 	movt	r0, #1525	; 0x5f5
2000053e:	f001 f9f5 	bl	2000192c <set_clk>
    g_disp_update_argument.lcd_state = &lcd_state;
    g_disp_update_argument.last_state = NULL;
    //disp_update(&g_disp_update_argument);
    //add_timer_periodic(disp_update, (void*) &g_disp_update_argument, to_ticks(DISPLAY_UPDATE_MS));
	*/
    printf("A.N.T.S. 3000, ready for action!\r\n");
20000542:	f649 303c 	movw	r0, #39740	; 0x9b3c
20000546:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000054a:	f004 f971 	bl	20004830 <puts>

    /*
     * Pixy initalization
     */
    Pixy_init();
2000054e:	f000 fdaf 	bl	200010b0 <Pixy_init>
    /*
     * Top-level control loop
     */
    while (1) {

        n64_get_state( &n64_buttons );
20000552:	f107 0304 	add.w	r3, r7, #4
20000556:	4618      	mov	r0, r3
20000558:	f000 ff14 	bl	20001384 <n64_get_state>

        do_ready_live_fire( &n64_buttons, &last_buttons );
2000055c:	f107 0204 	add.w	r2, r7, #4
20000560:	463b      	mov	r3, r7
20000562:	4610      	mov	r0, r2
20000564:	4619      	mov	r1, r3
20000566:	f000 f819 	bl	2000059c <do_ready_live_fire>

        do_solenoid( &n64_buttons, &last_buttons );
2000056a:	f107 0204 	add.w	r2, r7, #4
2000056e:	463b      	mov	r3, r7
20000570:	4610      	mov	r0, r2
20000572:	4619      	mov	r1, r3
20000574:	f000 f8a0 	bl	200006b8 <do_solenoid>

        do_servos_manual( &n64_buttons, &last_buttons );
20000578:	f107 0204 	add.w	r2, r7, #4
2000057c:	463b      	mov	r3, r7
2000057e:	4610      	mov	r0, r2
20000580:	4619      	mov	r1, r3
20000582:	f000 f8bd 	bl	20000700 <do_servos_manual>

        do_automatic( &n64_buttons, &last_buttons );
20000586:	f107 0204 	add.w	r2, r7, #4
2000058a:	463b      	mov	r3, r7
2000058c:	4610      	mov	r0, r2
2000058e:	4619      	mov	r1, r3
20000590:	f000 f998 	bl	200008c4 <do_automatic>

        if (PRINT_N64_STATE) {
            n64_print_state( &n64_buttons );
        }

        last_buttons = n64_buttons;
20000594:	687b      	ldr	r3, [r7, #4]
20000596:	603b      	str	r3, [r7, #0]
    }
20000598:	e7db      	b.n	20000552 <main+0x56>
2000059a:	bf00      	nop

2000059c <do_ready_live_fire>:
}

void do_ready_live_fire(n64_state_t* state, n64_state_t* last_state) {
2000059c:	b580      	push	{r7, lr}
2000059e:	b082      	sub	sp, #8
200005a0:	af00      	add	r7, sp, #0
200005a2:	6078      	str	r0, [r7, #4]
200005a4:	6039      	str	r1, [r7, #0]
	// This global only gets set here, read anywhere, cleared after firing (not repeat mode)
	if ( !g_live_fire_enabled && n64_released(Start)) {
200005a6:	f24a 6371 	movw	r3, #42609	; 0xa671
200005aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200005ae:	781b      	ldrb	r3, [r3, #0]
200005b0:	2b00      	cmp	r3, #0
200005b2:	d119      	bne.n	200005e8 <do_ready_live_fire+0x4c>
200005b4:	687b      	ldr	r3, [r7, #4]
200005b6:	781b      	ldrb	r3, [r3, #0]
200005b8:	f003 0308 	and.w	r3, r3, #8
200005bc:	2b00      	cmp	r3, #0
200005be:	d113      	bne.n	200005e8 <do_ready_live_fire+0x4c>
200005c0:	683b      	ldr	r3, [r7, #0]
200005c2:	781b      	ldrb	r3, [r3, #0]
200005c4:	f003 0308 	and.w	r3, r3, #8
200005c8:	2b00      	cmp	r3, #0
200005ca:	d00d      	beq.n	200005e8 <do_ready_live_fire+0x4c>
		g_live_fire_enabled = 1;
200005cc:	f24a 6371 	movw	r3, #42609	; 0xa671
200005d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200005d4:	f04f 0201 	mov.w	r2, #1
200005d8:	701a      	strb	r2, [r3, #0]
		printf("DANGER: Live-fire enabled.\r\n");
200005da:	f649 3060 	movw	r0, #39776	; 0x9b60
200005de:	f2c2 0000 	movt	r0, #8192	; 0x2000
200005e2:	f004 f925 	bl	20004830 <puts>
    }
}

void do_ready_live_fire(n64_state_t* state, n64_state_t* last_state) {
	// This global only gets set here, read anywhere, cleared after firing (not repeat mode)
	if ( !g_live_fire_enabled && n64_released(Start)) {
200005e6:	e01f      	b.n	20000628 <do_ready_live_fire+0x8c>
		g_live_fire_enabled = 1;
		printf("DANGER: Live-fire enabled.\r\n");
	}
	else if (g_live_fire_enabled && n64_released(Start)) {
200005e8:	f24a 6371 	movw	r3, #42609	; 0xa671
200005ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
200005f0:	781b      	ldrb	r3, [r3, #0]
200005f2:	2b00      	cmp	r3, #0
200005f4:	d018      	beq.n	20000628 <do_ready_live_fire+0x8c>
200005f6:	687b      	ldr	r3, [r7, #4]
200005f8:	781b      	ldrb	r3, [r3, #0]
200005fa:	f003 0308 	and.w	r3, r3, #8
200005fe:	2b00      	cmp	r3, #0
20000600:	d112      	bne.n	20000628 <do_ready_live_fire+0x8c>
20000602:	683b      	ldr	r3, [r7, #0]
20000604:	781b      	ldrb	r3, [r3, #0]
20000606:	f003 0308 	and.w	r3, r3, #8
2000060a:	2b00      	cmp	r3, #0
2000060c:	d00c      	beq.n	20000628 <do_ready_live_fire+0x8c>
		g_live_fire_enabled = 0;
2000060e:	f24a 6371 	movw	r3, #42609	; 0xa671
20000612:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000616:	f04f 0200 	mov.w	r2, #0
2000061a:	701a      	strb	r2, [r3, #0]
		printf("Live-fire disabled.\r\n");
2000061c:	f649 307c 	movw	r0, #39804	; 0x9b7c
20000620:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000624:	f004 f904 	bl	20004830 <puts>
	}
}
20000628:	f107 0708 	add.w	r7, r7, #8
2000062c:	46bd      	mov	sp, r7
2000062e:	bd80      	pop	{r7, pc}

20000630 <_reload_motion>:
/*
 * Helper function to execute the 'reload' motion
 *
 * called by do_solenoid and the auto mode firing
 */
void _reload_motion() {
20000630:	b580      	push	{r7, lr}
20000632:	af00      	add	r7, sp, #0
    // now go thru the 'reload' motion
    set_y_servo_analog_pw(SERVO_HALF_FORWARD);
20000634:	f64a 3098 	movw	r0, #43928	; 0xab98
20000638:	f2c0 0002 	movt	r0, #2
2000063c:	f000 ff58 	bl	200014f0 <set_y_servo_analog_pw>
    while (servo_r(READ_LOWER_STOP)) { }
20000640:	f240 1354 	movw	r3, #340	; 0x154
20000644:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000648:	681b      	ldr	r3, [r3, #0]
2000064a:	2b00      	cmp	r3, #0
2000064c:	d1f8      	bne.n	20000640 <_reload_motion+0x10>

    // magic numbers from real-world testing
    set_y_servo_analog_pw(SERVO_HALF_REVERSE);
2000064e:	f64e 0048 	movw	r0, #59464	; 0xe848
20000652:	f2c0 0001 	movt	r0, #1
20000656:	f000 ff4b 	bl	200014f0 <set_y_servo_analog_pw>
    use_me_carefully_ms_delay_timer(250);
2000065a:	f04f 00fa 	mov.w	r0, #250	; 0xfa
2000065e:	f001 fa13 	bl	20001a88 <use_me_carefully_ms_delay_timer>
    set_y_servo_analog_pw(SERVO_NEUTRAL);
20000662:	f644 10f0 	movw	r0, #18928	; 0x49f0
20000666:	f2c0 0002 	movt	r0, #2
2000066a:	f000 ff41 	bl	200014f0 <set_y_servo_analog_pw>
}
2000066e:	bd80      	pop	{r7, pc}

20000670 <_fire_dart>:
/*
 * Helper to be called in manual and automatic modes
 * to fire, reload (action), and clear g_ready_live_fire
 */
void _fire_dart() {
20000670:	b580      	push	{r7, lr}
20000672:	af00      	add	r7, sp, #0
	if ( ! g_live_fire_enabled) {
20000674:	f24a 6371 	movw	r3, #42609	; 0xa671
20000678:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000067c:	781b      	ldrb	r3, [r3, #0]
2000067e:	2b00      	cmp	r3, #0
20000680:	d106      	bne.n	20000690 <_fire_dart+0x20>
		printf("ERROR: Attempted to fire without live fire enabledr\r\n");
20000682:	f649 3094 	movw	r0, #39828	; 0x9b94
20000686:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000068a:	f004 f8d1 	bl	20004830 <puts>
		return;
2000068e:	e012      	b.n	200006b6 <_fire_dart+0x46>
	}

	trigger_solenoid_activate(TRIGGER_DURATION);
20000690:	f04f 0064 	mov.w	r0, #100	; 0x64
20000694:	f7ff ff16 	bl	200004c4 <trigger_solenoid_activate>
    _reload_motion();
20000698:	f7ff ffca 	bl	20000630 <_reload_motion>

    // Safer single-shot mode
    if ( ! REPEATED_FIRING_MODE) {
    	g_live_fire_enabled = 0;
2000069c:	f24a 6371 	movw	r3, #42609	; 0xa671
200006a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006a4:	f04f 0200 	mov.w	r2, #0
200006a8:	701a      	strb	r2, [r3, #0]
    	printf("Live-fire disabled.\r\n");
200006aa:	f649 307c 	movw	r0, #39804	; 0x9b7c
200006ae:	f2c2 0000 	movt	r0, #8192	; 0x2000
200006b2:	f004 f8bd 	bl	20004830 <puts>
    }
}
200006b6:	bd80      	pop	{r7, pc}

200006b8 <do_solenoid>:

/*
 * Checks the controller state and then triggers the solenoid
 * Also checks and adjusts the duration of the solenoid
 */
void do_solenoid(n64_state_t* state, n64_state_t* last_state) {
200006b8:	b580      	push	{r7, lr}
200006ba:	b082      	sub	sp, #8
200006bc:	af00      	add	r7, sp, #0
200006be:	6078      	str	r0, [r7, #4]
200006c0:	6039      	str	r1, [r7, #0]
     * trigger the solenoid:
     *   Z to fire
     *   C Up to increment the time
     *   C Down to decrement the time
     */
    if (g_live_fire_enabled && n64_pressed(Z)) {
200006c2:	f24a 6371 	movw	r3, #42609	; 0xa671
200006c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006ca:	781b      	ldrb	r3, [r3, #0]
200006cc:	2b00      	cmp	r3, #0
200006ce:	d013      	beq.n	200006f8 <do_solenoid+0x40>
200006d0:	687b      	ldr	r3, [r7, #4]
200006d2:	781b      	ldrb	r3, [r3, #0]
200006d4:	f003 0304 	and.w	r3, r3, #4
200006d8:	2b00      	cmp	r3, #0
200006da:	d00d      	beq.n	200006f8 <do_solenoid+0x40>
200006dc:	683b      	ldr	r3, [r7, #0]
200006de:	781b      	ldrb	r3, [r3, #0]
200006e0:	f003 0304 	and.w	r3, r3, #4
200006e4:	2b00      	cmp	r3, #0
200006e6:	d107      	bne.n	200006f8 <do_solenoid+0x40>
        printf("Z pressed, activating trigger solenoid\r\n");
200006e8:	f649 30cc 	movw	r0, #39884	; 0x9bcc
200006ec:	f2c2 0000 	movt	r0, #8192	; 0x2000
200006f0:	f004 f89e 	bl	20004830 <puts>
		_fire_dart();
200006f4:	f7ff ffbc 	bl	20000670 <_fire_dart>
            milliseconds -= increment;
            printf("Decrementing solenoid time to: %d ms\r\n", milliseconds);
        }
    }
    */
}
200006f8:	f107 0708 	add.w	r7, r7, #8
200006fc:	46bd      	mov	sp, r7
200006fe:	bd80      	pop	{r7, pc}

20000700 <do_servos_manual>:
 *
 * The analog stick also works and is even better
 * for fine control of the turret
 *
 */
void do_servos_manual(n64_state_t* state, n64_state_t* last_state) {
20000700:	b580      	push	{r7, lr}
20000702:	b082      	sub	sp, #8
20000704:	af00      	add	r7, sp, #0
20000706:	6078      	str	r0, [r7, #4]
20000708:	6039      	str	r1, [r7, #0]

    // Digital Pitch control
    if (n64_pressed(Down)) {
2000070a:	687b      	ldr	r3, [r7, #4]
2000070c:	781b      	ldrb	r3, [r3, #0]
2000070e:	f003 0320 	and.w	r3, r3, #32
20000712:	2b00      	cmp	r3, #0
20000714:	d013      	beq.n	2000073e <do_servos_manual+0x3e>
20000716:	683b      	ldr	r3, [r7, #0]
20000718:	781b      	ldrb	r3, [r3, #0]
2000071a:	f003 0320 	and.w	r3, r3, #32
2000071e:	2b00      	cmp	r3, #0
20000720:	d10d      	bne.n	2000073e <do_servos_manual+0x3e>
        servo_do(Y_SET_FORWARD);
20000722:	f240 1348 	movw	r3, #328	; 0x148
20000726:	f2c4 0305 	movt	r3, #16389	; 0x4005
2000072a:	f04f 0200 	mov.w	r2, #0
2000072e:	601a      	str	r2, [r3, #0]
        //set_y_servo_analog_pw(SERVO_FULL_FORWARD);
        printf("servo_do Y_SET_FORWARD\r\n");
20000730:	f649 30f4 	movw	r0, #39924	; 0x9bf4
20000734:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000738:	f004 f87a 	bl	20004830 <puts>
 *
 */
void do_servos_manual(n64_state_t* state, n64_state_t* last_state) {

    // Digital Pitch control
    if (n64_pressed(Down)) {
2000073c:	e03e      	b.n	200007bc <do_servos_manual+0xbc>
        servo_do(Y_SET_FORWARD);
        //set_y_servo_analog_pw(SERVO_FULL_FORWARD);
        printf("servo_do Y_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Up)) {
2000073e:	687b      	ldr	r3, [r7, #4]
20000740:	781b      	ldrb	r3, [r3, #0]
20000742:	f003 0310 	and.w	r3, r3, #16
20000746:	2b00      	cmp	r3, #0
20000748:	d013      	beq.n	20000772 <do_servos_manual+0x72>
2000074a:	683b      	ldr	r3, [r7, #0]
2000074c:	781b      	ldrb	r3, [r3, #0]
2000074e:	f003 0310 	and.w	r3, r3, #16
20000752:	2b00      	cmp	r3, #0
20000754:	d10d      	bne.n	20000772 <do_servos_manual+0x72>
        servo_do(Y_SET_REVERSE);
20000756:	f240 134c 	movw	r3, #332	; 0x14c
2000075a:	f2c4 0305 	movt	r3, #16389	; 0x4005
2000075e:	f04f 0200 	mov.w	r2, #0
20000762:	601a      	str	r2, [r3, #0]
        printf("servo_do Y_SET_REVERSE\r\n");
20000764:	f649 400c 	movw	r0, #39948	; 0x9c0c
20000768:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000076c:	f004 f860 	bl	20004830 <puts>
    if (n64_pressed(Down)) {
        servo_do(Y_SET_FORWARD);
        //set_y_servo_analog_pw(SERVO_FULL_FORWARD);
        printf("servo_do Y_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Up)) {
20000770:	e024      	b.n	200007bc <do_servos_manual+0xbc>
        servo_do(Y_SET_REVERSE);
        printf("servo_do Y_SET_REVERSE\r\n");
    }
    else if (n64_released(Up) || n64_released(Down)) {
20000772:	687b      	ldr	r3, [r7, #4]
20000774:	781b      	ldrb	r3, [r3, #0]
20000776:	f003 0310 	and.w	r3, r3, #16
2000077a:	2b00      	cmp	r3, #0
2000077c:	d105      	bne.n	2000078a <do_servos_manual+0x8a>
2000077e:	683b      	ldr	r3, [r7, #0]
20000780:	781b      	ldrb	r3, [r3, #0]
20000782:	f003 0310 	and.w	r3, r3, #16
20000786:	2b00      	cmp	r3, #0
20000788:	d10b      	bne.n	200007a2 <do_servos_manual+0xa2>
2000078a:	687b      	ldr	r3, [r7, #4]
2000078c:	781b      	ldrb	r3, [r3, #0]
2000078e:	f003 0320 	and.w	r3, r3, #32
20000792:	2b00      	cmp	r3, #0
20000794:	d112      	bne.n	200007bc <do_servos_manual+0xbc>
20000796:	683b      	ldr	r3, [r7, #0]
20000798:	781b      	ldrb	r3, [r3, #0]
2000079a:	f003 0320 	and.w	r3, r3, #32
2000079e:	2b00      	cmp	r3, #0
200007a0:	d00c      	beq.n	200007bc <do_servos_manual+0xbc>
        servo_do(Y_SET_NEUTRAL);
200007a2:	f240 1344 	movw	r3, #324	; 0x144
200007a6:	f2c4 0305 	movt	r3, #16389	; 0x4005
200007aa:	f04f 0200 	mov.w	r2, #0
200007ae:	601a      	str	r2, [r3, #0]
        printf("servo_do Y_SET_NEUTRAL\r\n");
200007b0:	f649 4024 	movw	r0, #39972	; 0x9c24
200007b4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200007b8:	f004 f83a 	bl	20004830 <puts>
    }

    // Digital Yaw control
    if (n64_pressed(Left)) {
200007bc:	687b      	ldr	r3, [r7, #4]
200007be:	781b      	ldrb	r3, [r3, #0]
200007c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
200007c4:	2b00      	cmp	r3, #0
200007c6:	d013      	beq.n	200007f0 <do_servos_manual+0xf0>
200007c8:	683b      	ldr	r3, [r7, #0]
200007ca:	781b      	ldrb	r3, [r3, #0]
200007cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
200007d0:	2b00      	cmp	r3, #0
200007d2:	d10d      	bne.n	200007f0 <do_servos_manual+0xf0>
        servo_do(X_SET_FORWARD);
200007d4:	f240 1308 	movw	r3, #264	; 0x108
200007d8:	f2c4 0305 	movt	r3, #16389	; 0x4005
200007dc:	f04f 0200 	mov.w	r2, #0
200007e0:	601a      	str	r2, [r3, #0]
        //set_x_servo_analog_pw(SERVO_FULL_FORWARD);
        printf("servo_do X_SET_FORWARD\r\n");
200007e2:	f649 403c 	movw	r0, #39996	; 0x9c3c
200007e6:	f2c2 0000 	movt	r0, #8192	; 0x2000
200007ea:	f004 f821 	bl	20004830 <puts>
        servo_do(Y_SET_NEUTRAL);
        printf("servo_do Y_SET_NEUTRAL\r\n");
    }

    // Digital Yaw control
    if (n64_pressed(Left)) {
200007ee:	e03e      	b.n	2000086e <do_servos_manual+0x16e>
        servo_do(X_SET_FORWARD);
        //set_x_servo_analog_pw(SERVO_FULL_FORWARD);
        printf("servo_do X_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Right)) {
200007f0:	687b      	ldr	r3, [r7, #4]
200007f2:	781b      	ldrb	r3, [r3, #0]
200007f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
200007f8:	2b00      	cmp	r3, #0
200007fa:	d013      	beq.n	20000824 <do_servos_manual+0x124>
200007fc:	683b      	ldr	r3, [r7, #0]
200007fe:	781b      	ldrb	r3, [r3, #0]
20000800:	f003 0380 	and.w	r3, r3, #128	; 0x80
20000804:	2b00      	cmp	r3, #0
20000806:	d10d      	bne.n	20000824 <do_servos_manual+0x124>
        servo_do(X_SET_REVERSE);
20000808:	f240 130c 	movw	r3, #268	; 0x10c
2000080c:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000810:	f04f 0200 	mov.w	r2, #0
20000814:	601a      	str	r2, [r3, #0]
        //set_x_servo_analog_pw(SERVO_FULL_REVERSE);
        printf("servo_do X_SET_REVERSE\r\n");
20000816:	f649 4054 	movw	r0, #40020	; 0x9c54
2000081a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000081e:	f004 f807 	bl	20004830 <puts>
    if (n64_pressed(Left)) {
        servo_do(X_SET_FORWARD);
        //set_x_servo_analog_pw(SERVO_FULL_FORWARD);
        printf("servo_do X_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Right)) {
20000822:	e024      	b.n	2000086e <do_servos_manual+0x16e>
        servo_do(X_SET_REVERSE);
        //set_x_servo_analog_pw(SERVO_FULL_REVERSE);
        printf("servo_do X_SET_REVERSE\r\n");
    }
    else if (n64_released(Left) || n64_released(Right)) {
20000824:	687b      	ldr	r3, [r7, #4]
20000826:	781b      	ldrb	r3, [r3, #0]
20000828:	f003 0340 	and.w	r3, r3, #64	; 0x40
2000082c:	2b00      	cmp	r3, #0
2000082e:	d105      	bne.n	2000083c <do_servos_manual+0x13c>
20000830:	683b      	ldr	r3, [r7, #0]
20000832:	781b      	ldrb	r3, [r3, #0]
20000834:	f003 0340 	and.w	r3, r3, #64	; 0x40
20000838:	2b00      	cmp	r3, #0
2000083a:	d10b      	bne.n	20000854 <do_servos_manual+0x154>
2000083c:	687b      	ldr	r3, [r7, #4]
2000083e:	781b      	ldrb	r3, [r3, #0]
20000840:	f003 0380 	and.w	r3, r3, #128	; 0x80
20000844:	2b00      	cmp	r3, #0
20000846:	d112      	bne.n	2000086e <do_servos_manual+0x16e>
20000848:	683b      	ldr	r3, [r7, #0]
2000084a:	781b      	ldrb	r3, [r3, #0]
2000084c:	f003 0380 	and.w	r3, r3, #128	; 0x80
20000850:	2b00      	cmp	r3, #0
20000852:	d00c      	beq.n	2000086e <do_servos_manual+0x16e>
        servo_do(X_SET_NEUTRAL);
20000854:	f240 1304 	movw	r3, #260	; 0x104
20000858:	f2c4 0305 	movt	r3, #16389	; 0x4005
2000085c:	f04f 0200 	mov.w	r2, #0
20000860:	601a      	str	r2, [r3, #0]
        //set_x_servo_analog_pw(SERVO_NEUTRAL);
        printf("servo_do X_SET_NEUTRAL\r\n");
20000862:	f649 406c 	movw	r0, #40044	; 0x9c6c
20000866:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000086a:	f003 ffe1 	bl	20004830 <puts>
    }

    // Analog Pitch and Yaw
    static n64_to_pwm_t analog_pwm_vals;
    if (state->X_axis != last_state->X_axis ||
2000086e:	687b      	ldr	r3, [r7, #4]
20000870:	789a      	ldrb	r2, [r3, #2]
20000872:	683b      	ldr	r3, [r7, #0]
20000874:	789b      	ldrb	r3, [r3, #2]
20000876:	b252      	sxtb	r2, r2
20000878:	b25b      	sxtb	r3, r3
2000087a:	429a      	cmp	r2, r3
2000087c:	d107      	bne.n	2000088e <do_servos_manual+0x18e>
    	state->Y_axis != last_state->Y_axis ) {
2000087e:	687b      	ldr	r3, [r7, #4]
20000880:	78da      	ldrb	r2, [r3, #3]
20000882:	683b      	ldr	r3, [r7, #0]
20000884:	78db      	ldrb	r3, [r3, #3]
        printf("servo_do X_SET_NEUTRAL\r\n");
    }

    // Analog Pitch and Yaw
    static n64_to_pwm_t analog_pwm_vals;
    if (state->X_axis != last_state->X_axis ||
20000886:	b252      	sxtb	r2, r2
20000888:	b25b      	sxtb	r3, r3
2000088a:	429a      	cmp	r2, r3
2000088c:	d016      	beq.n	200008bc <do_servos_manual+0x1bc>
    	state->Y_axis != last_state->Y_axis ) {

		map_n64_analog_to_servo_pwm(state, &analog_pwm_vals);
2000088e:	6878      	ldr	r0, [r7, #4]
20000890:	f24a 6174 	movw	r1, #42612	; 0xa674
20000894:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000898:	f000 fde4 	bl	20001464 <map_n64_analog_to_servo_pwm>
		set_x_servo_analog_pw(analog_pwm_vals.x_pwm);
2000089c:	f24a 6374 	movw	r3, #42612	; 0xa674
200008a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008a4:	681b      	ldr	r3, [r3, #0]
200008a6:	4618      	mov	r0, r3
200008a8:	f000 fdf8 	bl	2000149c <set_x_servo_analog_pw>
		set_y_servo_analog_pw(analog_pwm_vals.y_pwm);
200008ac:	f24a 6374 	movw	r3, #42612	; 0xa674
200008b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008b4:	685b      	ldr	r3, [r3, #4]
200008b6:	4618      	mov	r0, r3
200008b8:	f000 fe1a 	bl	200014f0 <set_y_servo_analog_pw>
    }
}
200008bc:	f107 0708 	add.w	r7, r7, #8
200008c0:	46bd      	mov	sp, r7
200008c2:	bd80      	pop	{r7, pc}

200008c4 <do_automatic>:

// lambda value for the exponentially weighted moving average
#define EWMA_LAMBDA 0.25
#define EWMA_LAMBDA_INVERSE 0.75

void do_automatic(n64_state_t* state, n64_state_t* last_state) {
200008c4:	b590      	push	{r4, r7, lr}
200008c6:	b08b      	sub	sp, #44	; 0x2c
200008c8:	af00      	add	r7, sp, #0
200008ca:	6078      	str	r0, [r7, #4]
200008cc:	6039      	str	r1, [r7, #0]

    if ( ! g_live_fire_enabled || ! n64_pressed(R)) {
200008ce:	f24a 6371 	movw	r3, #42609	; 0xa671
200008d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008d6:	781b      	ldrb	r3, [r3, #0]
200008d8:	2b00      	cmp	r3, #0
200008da:	f000 81a6 	beq.w	20000c2a <do_automatic+0x366>
200008de:	687b      	ldr	r3, [r7, #4]
200008e0:	785b      	ldrb	r3, [r3, #1]
200008e2:	f003 0308 	and.w	r3, r3, #8
200008e6:	2b00      	cmp	r3, #0
200008e8:	f000 81a1 	beq.w	20000c2e <do_automatic+0x36a>
200008ec:	683b      	ldr	r3, [r7, #0]
200008ee:	785b      	ldrb	r3, [r3, #1]
200008f0:	f003 0308 	and.w	r3, r3, #8
200008f4:	2b00      	cmp	r3, #0
200008f6:	f040 819c 	bne.w	20000c32 <do_automatic+0x36e>
        return;
    }

    printf("Beginning automated seek-and-destroy!\r\n");
200008fa:	f649 4084 	movw	r0, #40068	; 0x9c84
200008fe:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000902:	f003 ff95 	bl	20004830 <puts>

    // just a good idea
    servo_do(X_SET_NEUTRAL);
20000906:	f240 1304 	movw	r3, #260	; 0x104
2000090a:	f2c4 0305 	movt	r3, #16389	; 0x4005
2000090e:	f04f 0200 	mov.w	r2, #0
20000912:	601a      	str	r2, [r3, #0]
    servo_do(Y_SET_NEUTRAL);
20000914:	f240 1344 	movw	r3, #324	; 0x144
20000918:	f2c4 0305 	movt	r3, #16389	; 0x4005
2000091c:	f04f 0200 	mov.w	r2, #0
20000920:	601a      	str	r2, [r3, #0]

    // turn on the laser
    //MSS_GPIO_set_output(MSS_GPIO_0, 1);

    int active = 1;
20000922:	f04f 0301 	mov.w	r3, #1
20000926:	60fb      	str	r3, [r7, #12]
    target_pos_t target;

    uint32_t x_pw = SERVO_NEUTRAL;
20000928:	f644 13f0 	movw	r3, #18928	; 0x49f0
2000092c:	f2c0 0302 	movt	r3, #2
20000930:	613b      	str	r3, [r7, #16]
    uint32_t y_pw = SERVO_NEUTRAL;
20000932:	f644 13f0 	movw	r3, #18928	; 0x49f0
20000936:	f2c0 0302 	movt	r3, #2
2000093a:	617b      	str	r3, [r7, #20]
    uint32_t new_x_pw, new_y_pw;
    uint8_t x_on_target = 0;
2000093c:	f04f 0300 	mov.w	r3, #0
20000940:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
    uint8_t y_on_target = 0;
20000944:	f04f 0300 	mov.w	r3, #0
20000948:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    uint32_t junk_frame_count = 0;
2000094c:	f04f 0300 	mov.w	r3, #0
20000950:	627b      	str	r3, [r7, #36]	; 0x24

    while (active) {
20000952:	e165      	b.n	20000c20 <do_automatic+0x35c>

        if ( Pixy_get_target_location(&target) == -1 ) {
20000954:	f107 0308 	add.w	r3, r7, #8
20000958:	4618      	mov	r0, r3
2000095a:	f000 fceb 	bl	20001334 <Pixy_get_target_location>
2000095e:	4603      	mov	r3, r0
20000960:	f1b3 3fff 	cmp.w	r3, #4294967295
20000964:	d118      	bne.n	20000998 <do_automatic+0xd4>
    		//set_x_servo_analog_pw(SERVO_NEUTRAL);
    		//set_y_servo_analog_pw(SERVO_NEUTRAL);
        	//printf("x: %d\ty: %d\r\n", -1, -1);

        	// TODO use a defined value
        	use_me_carefully_ms_delay_timer(5);
20000966:	f04f 0005 	mov.w	r0, #5
2000096a:	f001 f88d 	bl	20001a88 <use_me_carefully_ms_delay_timer>
        	junk_frame_count++;
2000096e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
20000970:	f103 0301 	add.w	r3, r3, #1
20000974:	627b      	str	r3, [r7, #36]	; 0x24

        	if (junk_frame_count == 20) {
20000976:	6a7b      	ldr	r3, [r7, #36]	; 0x24
20000978:	2b14      	cmp	r3, #20
2000097a:	f040 8118 	bne.w	20000bae <do_automatic+0x2ea>
        		//servo_do(X_SET_NEUTRAL);
        		//servo_do(Y_SET_NEUTRAL);
            	set_x_servo_analog_pw(SERVO_NEUTRAL);
2000097e:	f644 10f0 	movw	r0, #18928	; 0x49f0
20000982:	f2c0 0002 	movt	r0, #2
20000986:	f000 fd89 	bl	2000149c <set_x_servo_analog_pw>
            	set_y_servo_analog_pw(SERVO_NEUTRAL);
2000098a:	f644 10f0 	movw	r0, #18928	; 0x49f0
2000098e:	f2c0 0002 	movt	r0, #2
20000992:	f000 fdad 	bl	200014f0 <set_y_servo_analog_pw>
20000996:	e10b      	b.n	20000bb0 <do_automatic+0x2ec>
        	}
        }
        // else, target found, coordinates valid
        else {
        	printf("x: %d\ty: %d\r\n", target.x, target.y);
20000998:	893b      	ldrh	r3, [r7, #8]
2000099a:	b21a      	sxth	r2, r3
2000099c:	897b      	ldrh	r3, [r7, #10]
2000099e:	b21b      	sxth	r3, r3
200009a0:	f649 40ac 	movw	r0, #40108	; 0x9cac
200009a4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200009a8:	4611      	mov	r1, r2
200009aa:	461a      	mov	r2, r3
200009ac:	f003 fed2 	bl	20004754 <printf>
		    junk_frame_count = 0;
200009b0:	f04f 0300 	mov.w	r3, #0
200009b4:	627b      	str	r3, [r7, #36]	; 0x24

        	// X servo adjustment
		    if (target.x < (PIXY_X_CENTER - PIXY_DEADZONE)) {
200009b6:	893b      	ldrh	r3, [r7, #8]
200009b8:	b21b      	sxth	r3, r3
200009ba:	2b9a      	cmp	r3, #154	; 0x9a
200009bc:	dc0f      	bgt.n	200009de <do_automatic+0x11a>
		        // go left (forward -> 2ms)
		    	new_x_pw = SERVO_DEADBAND_UPPER + X_SCALE_PW*(target.x - PIXY_X_CENTER);
200009be:	893b      	ldrh	r3, [r7, #8]
200009c0:	b21b      	sxth	r3, r3
200009c2:	f44f 7216 	mov.w	r2, #600	; 0x258
200009c6:	fb02 f303 	mul.w	r3, r2, r3
200009ca:	f503 4366 	add.w	r3, r3, #58880	; 0xe600
200009ce:	f103 0378 	add.w	r3, r3, #120	; 0x78
200009d2:	61bb      	str	r3, [r7, #24]
		    	x_on_target = 0;
200009d4:	f04f 0300 	mov.w	r3, #0
200009d8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
200009dc:	e024      	b.n	20000a28 <do_automatic+0x164>
		    }
		    else if (target.x > (PIXY_X_CENTER + PIXY_DEADZONE)) {
200009de:	893b      	ldrh	r3, [r7, #8]
200009e0:	b21b      	sxth	r3, r3
200009e2:	2ba5      	cmp	r3, #165	; 0xa5
200009e4:	dd0f      	ble.n	20000a06 <do_automatic+0x142>
		        // go right (reverse -> 1ms)
		    	new_x_pw = SERVO_DEADBAND_LOWER - X_SCALE_PW*(PIXY_X_CENTER - target.x);
200009e6:	893b      	ldrh	r3, [r7, #8]
200009e8:	b21b      	sxth	r3, r3
200009ea:	f44f 7216 	mov.w	r2, #600	; 0x258
200009ee:	fb02 f303 	mul.w	r3, r2, r3
200009f2:	f503 4346 	add.w	r3, r3, #50688	; 0xc600
200009f6:	f503 739c 	add.w	r3, r3, #312	; 0x138
200009fa:	61bb      	str	r3, [r7, #24]
		    	x_on_target = 0;
200009fc:	f04f 0300 	mov.w	r3, #0
20000a00:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
20000a04:	e010      	b.n	20000a28 <do_automatic+0x164>
		    }
		    else {
		    	new_x_pw = SERVO_NEUTRAL;
20000a06:	f644 13f0 	movw	r3, #18928	; 0x49f0
20000a0a:	f2c0 0302 	movt	r3, #2
20000a0e:	61bb      	str	r3, [r7, #24]
		    	x_on_target++; // use to enforce on target count before firing
20000a10:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
20000a14:	f103 0301 	add.w	r3, r3, #1
20000a18:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
		    	printf("X on target!\r\n");
20000a1c:	f649 40bc 	movw	r0, #40124	; 0x9cbc
20000a20:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000a24:	f003 ff04 	bl	20004830 <puts>
		    }
		    x_pw = (uint32_t)(EWMA_LAMBDA * new_x_pw) + (uint32_t)(EWMA_LAMBDA_INVERSE * x_pw);
20000a28:	69b8      	ldr	r0, [r7, #24]
20000a2a:	f002 ffab 	bl	20003984 <__aeabi_ui2d>
20000a2e:	4602      	mov	r2, r0
20000a30:	460b      	mov	r3, r1
20000a32:	4610      	mov	r0, r2
20000a34:	4619      	mov	r1, r3
20000a36:	f04f 0200 	mov.w	r2, #0
20000a3a:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
20000a3e:	f503 03a0 	add.w	r3, r3, #5242880	; 0x500000
20000a42:	f003 f815 	bl	20003a70 <__aeabi_dmul>
20000a46:	4602      	mov	r2, r0
20000a48:	460b      	mov	r3, r1
20000a4a:	4610      	mov	r0, r2
20000a4c:	4619      	mov	r1, r3
20000a4e:	f003 fa21 	bl	20003e94 <__aeabi_d2uiz>
20000a52:	4604      	mov	r4, r0
20000a54:	6938      	ldr	r0, [r7, #16]
20000a56:	f002 ff95 	bl	20003984 <__aeabi_ui2d>
20000a5a:	4602      	mov	r2, r0
20000a5c:	460b      	mov	r3, r1
20000a5e:	4610      	mov	r0, r2
20000a60:	4619      	mov	r1, r3
20000a62:	f04f 0200 	mov.w	r2, #0
20000a66:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
20000a6a:	f503 03d0 	add.w	r3, r3, #6815744	; 0x680000
20000a6e:	f002 ffff 	bl	20003a70 <__aeabi_dmul>
20000a72:	4602      	mov	r2, r0
20000a74:	460b      	mov	r3, r1
20000a76:	4610      	mov	r0, r2
20000a78:	4619      	mov	r1, r3
20000a7a:	f003 fa0b 	bl	20003e94 <__aeabi_d2uiz>
20000a7e:	4603      	mov	r3, r0
20000a80:	4423      	add	r3, r4
20000a82:	613b      	str	r3, [r7, #16]

		    // Y servo adjustment
		    if (target.y < PIXY_Y_CENTER) {
20000a84:	897b      	ldrh	r3, [r7, #10]
20000a86:	b21b      	sxth	r3, r3
20000a88:	2b63      	cmp	r3, #99	; 0x63
20000a8a:	dc18      	bgt.n	20000abe <do_automatic+0x1fa>
		        // go up (reverse -> 1ms)
		    	new_y_pw = SERVO_DEADBAND_LOWER - Y_SCALE_PW*(PIXY_Y_CENTER - target.y);
20000a8c:	897b      	ldrh	r3, [r7, #10]
20000a8e:	b21b      	sxth	r3, r3
20000a90:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
20000a94:	fb02 f303 	mul.w	r3, r2, r3
20000a98:	f503 33bc 	add.w	r3, r3, #96256	; 0x17800
20000a9c:	f503 733a 	add.w	r3, r3, #744	; 0x2e8
20000aa0:	61fb      	str	r3, [r7, #28]
		    	new_y_pw = (new_y_pw > Y_REVERSE_MIN) ? Y_REVERSE_MIN : new_y_pw;
20000aa2:	69fa      	ldr	r2, [r7, #28]
20000aa4:	f641 3310 	movw	r3, #6928	; 0x1b10
20000aa8:	f2c0 0302 	movt	r3, #2
20000aac:	429a      	cmp	r2, r3
20000aae:	bf38      	it	cc
20000ab0:	4613      	movcc	r3, r2
20000ab2:	61fb      	str	r3, [r7, #28]
		    	y_on_target = 0;
20000ab4:	f04f 0300 	mov.w	r3, #0
20000ab8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
20000abc:	e01b      	b.n	20000af6 <do_automatic+0x232>
		    }
		    else if (target.y > PIXY_Y_CENTER) {
20000abe:	897b      	ldrh	r3, [r7, #10]
20000ac0:	b21b      	sxth	r3, r3
20000ac2:	2b64      	cmp	r3, #100	; 0x64
20000ac4:	dd17      	ble.n	20000af6 <do_automatic+0x232>
		        // go up (forward -> 2ms)
		    	new_y_pw = SERVO_DEADBAND_UPPER + Y_SCALE_PW*(target.y - PIXY_X_CENTER);
20000ac6:	897b      	ldrh	r3, [r7, #10]
20000ac8:	b21b      	sxth	r3, r3
20000aca:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
20000ace:	fb02 f303 	mul.w	r3, r2, r3
20000ad2:	f503 3392 	add.w	r3, r3, #74752	; 0x12400
20000ad6:	f103 03f8 	add.w	r3, r3, #248	; 0xf8
20000ada:	61fb      	str	r3, [r7, #28]
		    	new_y_pw = (new_y_pw < Y_FORWARD_MIN) ? Y_FORWARD_MIN : new_y_pw;
20000adc:	69fa      	ldr	r2, [r7, #28]
20000ade:	f247 43e8 	movw	r3, #29928	; 0x74e8
20000ae2:	f2c0 0302 	movt	r3, #2
20000ae6:	429a      	cmp	r2, r3
20000ae8:	bf28      	it	cs
20000aea:	4613      	movcs	r3, r2
20000aec:	61fb      	str	r3, [r7, #28]
		    	y_on_target = 0;
20000aee:	f04f 0300 	mov.w	r3, #0
20000af2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		    }

		    if (target.y > (PIXY_Y_CENTER-PIXY_DEADZONE)
		    		 && target.y < (PIXY_Y_CENTER+PIXY_DEADZONE)){
20000af6:	897b      	ldrh	r3, [r7, #10]
		    	new_y_pw = SERVO_DEADBAND_UPPER + Y_SCALE_PW*(target.y - PIXY_X_CENTER);
		    	new_y_pw = (new_y_pw < Y_FORWARD_MIN) ? Y_FORWARD_MIN : new_y_pw;
		    	y_on_target = 0;
		    }

		    if (target.y > (PIXY_Y_CENTER-PIXY_DEADZONE)
20000af8:	b21b      	sxth	r3, r3
20000afa:	2b5f      	cmp	r3, #95	; 0x5f
20000afc:	dd0f      	ble.n	20000b1e <do_automatic+0x25a>
		    		 && target.y < (PIXY_Y_CENTER+PIXY_DEADZONE)){
20000afe:	897b      	ldrh	r3, [r7, #10]
		    	new_y_pw = SERVO_DEADBAND_UPPER + Y_SCALE_PW*(target.y - PIXY_X_CENTER);
		    	new_y_pw = (new_y_pw < Y_FORWARD_MIN) ? Y_FORWARD_MIN : new_y_pw;
		    	y_on_target = 0;
		    }

		    if (target.y > (PIXY_Y_CENTER-PIXY_DEADZONE)
20000b00:	b21b      	sxth	r3, r3
20000b02:	2b68      	cmp	r3, #104	; 0x68
20000b04:	dc0b      	bgt.n	20000b1e <do_automatic+0x25a>
		    		 && target.y < (PIXY_Y_CENTER+PIXY_DEADZONE)){
		    	printf("Y on target!\r\n");
20000b06:	f649 40cc 	movw	r0, #40140	; 0x9ccc
20000b0a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000b0e:	f003 fe8f 	bl	20004830 <puts>
		    	y_on_target++;
20000b12:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
20000b16:	f103 0301 	add.w	r3, r3, #1
20000b1a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		    }
		    y_pw = (uint32_t)(EWMA_LAMBDA * new_y_pw) + (uint32_t)(EWMA_LAMBDA_INVERSE * y_pw);
20000b1e:	69f8      	ldr	r0, [r7, #28]
20000b20:	f002 ff30 	bl	20003984 <__aeabi_ui2d>
20000b24:	4602      	mov	r2, r0
20000b26:	460b      	mov	r3, r1
20000b28:	4610      	mov	r0, r2
20000b2a:	4619      	mov	r1, r3
20000b2c:	f04f 0200 	mov.w	r2, #0
20000b30:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
20000b34:	f503 03a0 	add.w	r3, r3, #5242880	; 0x500000
20000b38:	f002 ff9a 	bl	20003a70 <__aeabi_dmul>
20000b3c:	4602      	mov	r2, r0
20000b3e:	460b      	mov	r3, r1
20000b40:	4610      	mov	r0, r2
20000b42:	4619      	mov	r1, r3
20000b44:	f003 f9a6 	bl	20003e94 <__aeabi_d2uiz>
20000b48:	4604      	mov	r4, r0
20000b4a:	6978      	ldr	r0, [r7, #20]
20000b4c:	f002 ff1a 	bl	20003984 <__aeabi_ui2d>
20000b50:	4602      	mov	r2, r0
20000b52:	460b      	mov	r3, r1
20000b54:	4610      	mov	r0, r2
20000b56:	4619      	mov	r1, r3
20000b58:	f04f 0200 	mov.w	r2, #0
20000b5c:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
20000b60:	f503 03d0 	add.w	r3, r3, #6815744	; 0x680000
20000b64:	f002 ff84 	bl	20003a70 <__aeabi_dmul>
20000b68:	4602      	mov	r2, r0
20000b6a:	460b      	mov	r3, r1
20000b6c:	4610      	mov	r0, r2
20000b6e:	4619      	mov	r1, r3
20000b70:	f003 f990 	bl	20003e94 <__aeabi_d2uiz>
20000b74:	4603      	mov	r3, r0
20000b76:	4423      	add	r3, r4
20000b78:	617b      	str	r3, [r7, #20]

        	// set the servos
        	set_x_servo_analog_pw(x_pw);
20000b7a:	6938      	ldr	r0, [r7, #16]
20000b7c:	f000 fc8e 	bl	2000149c <set_x_servo_analog_pw>
        	set_y_servo_analog_pw(y_pw);
20000b80:	6978      	ldr	r0, [r7, #20]
20000b82:	f000 fcb5 	bl	200014f0 <set_y_servo_analog_pw>
        	start_hardware_timer();
        	// spin lock until screen finishes updating
        	//while (g_disp_update_lock) {}
			*/
        	// fire a dart, then exit the loop after getting n64 state
        	if (x_on_target > ON_TARGET_FRAMES && y_on_target > ON_TARGET_FRAMES) {
20000b86:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
20000b8a:	2b05      	cmp	r3, #5
20000b8c:	d910      	bls.n	20000bb0 <do_automatic+0x2ec>
20000b8e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
20000b92:	2b05      	cmp	r3, #5
20000b94:	d90c      	bls.n	20000bb0 <do_automatic+0x2ec>
        		printf("Target acquired, firing!\r\n");
20000b96:	f649 40dc 	movw	r0, #40156	; 0x9cdc
20000b9a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000b9e:	f003 fe47 	bl	20004830 <puts>
        		_fire_dart();
20000ba2:	f7ff fd65 	bl	20000670 <_fire_dart>
        		active = 0;
20000ba6:	f04f 0300 	mov.w	r3, #0
20000baa:	60fb      	str	r3, [r7, #12]
20000bac:	e000      	b.n	20000bb0 <do_automatic+0x2ec>

        	if (junk_frame_count == 20) {
        		//servo_do(X_SET_NEUTRAL);
        		//servo_do(Y_SET_NEUTRAL);
            	set_x_servo_analog_pw(SERVO_NEUTRAL);
            	set_y_servo_analog_pw(SERVO_NEUTRAL);
20000bae:	bf00      	nop
        		_fire_dart();
        		active = 0;
        	}
        }

        if (n64_pressed(B)) {
20000bb0:	687b      	ldr	r3, [r7, #4]
20000bb2:	781b      	ldrb	r3, [r3, #0]
20000bb4:	f003 0302 	and.w	r3, r3, #2
20000bb8:	2b00      	cmp	r3, #0
20000bba:	d023      	beq.n	20000c04 <do_automatic+0x340>
20000bbc:	683b      	ldr	r3, [r7, #0]
20000bbe:	781b      	ldrb	r3, [r3, #0]
20000bc0:	f003 0302 	and.w	r3, r3, #2
20000bc4:	2b00      	cmp	r3, #0
20000bc6:	d11d      	bne.n	20000c04 <do_automatic+0x340>
            active = 0;
20000bc8:	f04f 0300 	mov.w	r3, #0
20000bcc:	60fb      	str	r3, [r7, #12]
            servo_do(X_SET_NEUTRAL);
20000bce:	f240 1304 	movw	r3, #260	; 0x104
20000bd2:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000bd6:	f04f 0200 	mov.w	r2, #0
20000bda:	601a      	str	r2, [r3, #0]
            servo_do(Y_SET_NEUTRAL);
20000bdc:	f240 1344 	movw	r3, #324	; 0x144
20000be0:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000be4:	f04f 0200 	mov.w	r2, #0
20000be8:	601a      	str	r2, [r3, #0]
            g_live_fire_enabled = 0;
20000bea:	f24a 6371 	movw	r3, #42609	; 0xa671
20000bee:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000bf2:	f04f 0200 	mov.w	r2, #0
20000bf6:	701a      	strb	r2, [r3, #0]
            printf("Aborting seek-and-destroy & disabling live-fire\r\n");
20000bf8:	f649 40f8 	movw	r0, #40184	; 0x9cf8
20000bfc:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000c00:	f003 fe16 	bl	20004830 <puts>
        }

        *last_state = *state;
20000c04:	683a      	ldr	r2, [r7, #0]
20000c06:	687b      	ldr	r3, [r7, #4]
20000c08:	4611      	mov	r1, r2
20000c0a:	461a      	mov	r2, r3
20000c0c:	f04f 0304 	mov.w	r3, #4
20000c10:	4608      	mov	r0, r1
20000c12:	4611      	mov	r1, r2
20000c14:	461a      	mov	r2, r3
20000c16:	f003 fc67 	bl	200044e8 <memcpy>
        n64_get_state( state );
20000c1a:	6878      	ldr	r0, [r7, #4]
20000c1c:	f000 fbb2 	bl	20001384 <n64_get_state>
    uint32_t new_x_pw, new_y_pw;
    uint8_t x_on_target = 0;
    uint8_t y_on_target = 0;
    uint32_t junk_frame_count = 0;

    while (active) {
20000c20:	68fb      	ldr	r3, [r7, #12]
20000c22:	2b00      	cmp	r3, #0
20000c24:	f47f ae96 	bne.w	20000954 <do_automatic+0x90>
20000c28:	e004      	b.n	20000c34 <do_automatic+0x370>
#define EWMA_LAMBDA_INVERSE 0.75

void do_automatic(n64_state_t* state, n64_state_t* last_state) {

    if ( ! g_live_fire_enabled || ! n64_pressed(R)) {
        return;
20000c2a:	bf00      	nop
20000c2c:	e002      	b.n	20000c34 <do_automatic+0x370>
20000c2e:	bf00      	nop
20000c30:	e000      	b.n	20000c34 <do_automatic+0x370>
20000c32:	bf00      	nop
        n64_get_state( state );
    }

    // shut off the laser
    //MSS_GPIO_set_output(MSS_GPIO_0, 0);
}
20000c34:	f107 072c 	add.w	r7, r7, #44	; 0x2c
20000c38:	46bd      	mov	sp, r7
20000c3a:	bd90      	pop	{r4, r7, pc}

20000c3c <LCD_init>:
#include "LCD.h"
#include "mss_uart/mss_uart.h"

//See if batching messages is possible, refactor if it is
	void LCD_init() 
	{
20000c3c:	b580      	push	{r7, lr}
20000c3e:	af00      	add	r7, sp, #0
		MSS_UART_init(
20000c40:	f24a 7010 	movw	r0, #42768	; 0xa710
20000c44:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000c48:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
20000c4c:	f04f 0203 	mov.w	r2, #3
20000c50:	f001 f822 	bl	20001c98 <MSS_UART_init>
			&g_mss_uart1,
			MSS_UART_115200_BAUD,
			MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT
			);
	}
20000c54:	bd80      	pop	{r7, pc}
20000c56:	bf00      	nop

20000c58 <LCD_printStr>:
	
	void LCD_printStr(char Str[78])
	{
20000c58:	b580      	push	{r7, lr}
20000c5a:	b082      	sub	sp, #8
20000c5c:	af00      	add	r7, sp, #0
20000c5e:	6078      	str	r0, [r7, #4]
		// the length of one line on the LCD is 26 characters long
		MSS_UART_polled_tx_string( &g_mss_uart1, (unsigned char*)Str );
20000c60:	f24a 7010 	movw	r0, #42768	; 0xa710
20000c64:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000c68:	6879      	ldr	r1, [r7, #4]
20000c6a:	f001 f989 	bl	20001f80 <MSS_UART_polled_tx_string>
	}
20000c6e:	f107 0708 	add.w	r7, r7, #8
20000c72:	46bd      	mov	sp, r7
20000c74:	bd80      	pop	{r7, pc}
20000c76:	bf00      	nop

20000c78 <LCD_clearScreen>:
		uint8_t message[] = "\r\n";
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
	}
	
	void LCD_clearScreen()
	{
20000c78:	b580      	push	{r7, lr}
20000c7a:	b082      	sub	sp, #8
20000c7c:	af00      	add	r7, sp, #0
		//clears the screen, you will use this a lot!
		uint8_t message[] = {0x7C};
20000c7e:	f04f 037c 	mov.w	r3, #124	; 0x7c
20000c82:	713b      	strb	r3, [r7, #4]
		uint8_t message2[] = {0x00};
20000c84:	f04f 0300 	mov.w	r3, #0
20000c88:	703b      	strb	r3, [r7, #0]
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
20000c8a:	f107 0304 	add.w	r3, r7, #4
20000c8e:	f24a 7010 	movw	r0, #42768	; 0xa710
20000c92:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000c96:	4619      	mov	r1, r3
20000c98:	f04f 0201 	mov.w	r2, #1
20000c9c:	f001 f8fe 	bl	20001e9c <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
20000ca0:	463b      	mov	r3, r7
20000ca2:	f24a 7010 	movw	r0, #42768	; 0xa710
20000ca6:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000caa:	4619      	mov	r1, r3
20000cac:	f04f 0201 	mov.w	r2, #1
20000cb0:	f001 f8f4 	bl	20001e9c <MSS_UART_polled_tx>
	}
20000cb4:	f107 0708 	add.w	r7, r7, #8
20000cb8:	46bd      	mov	sp, r7
20000cba:	bd80      	pop	{r7, pc}

20000cbc <LCD_setX>:
		serial.print("Baud restored to 115200!");
		delay(5000);
	}
	*/	
 	void LCD_setX(posX)
 	{
20000cbc:	b580      	push	{r7, lr}
20000cbe:	b086      	sub	sp, #24
20000cc0:	af00      	add	r7, sp, #0
20000cc2:	6078      	str	r0, [r7, #4]
		//posX needs to be one byte
		//Set the X position 
 		uint8_t message[] = {0x7C};
20000cc4:	f04f 037c 	mov.w	r3, #124	; 0x7c
20000cc8:	753b      	strb	r3, [r7, #20]
		uint8_t message2[] = {0x18};
20000cca:	f04f 0318 	mov.w	r3, #24
20000cce:	743b      	strb	r3, [r7, #16]
		uint8_t message3[] = {posX};
20000cd0:	687b      	ldr	r3, [r7, #4]
20000cd2:	b2db      	uxtb	r3, r3
20000cd4:	733b      	strb	r3, [r7, #12]
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
20000cd6:	f107 0314 	add.w	r3, r7, #20
20000cda:	f24a 7010 	movw	r0, #42768	; 0xa710
20000cde:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000ce2:	4619      	mov	r1, r3
20000ce4:	f04f 0201 	mov.w	r2, #1
20000ce8:	f001 f8d8 	bl	20001e9c <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
20000cec:	f107 0310 	add.w	r3, r7, #16
20000cf0:	f24a 7010 	movw	r0, #42768	; 0xa710
20000cf4:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000cf8:	4619      	mov	r1, r3
20000cfa:	f04f 0201 	mov.w	r2, #1
20000cfe:	f001 f8cd 	bl	20001e9c <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
20000d02:	f107 030c 	add.w	r3, r7, #12
20000d06:	f24a 7010 	movw	r0, #42768	; 0xa710
20000d0a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000d0e:	4619      	mov	r1, r3
20000d10:	f04f 0201 	mov.w	r2, #1
20000d14:	f001 f8c2 	bl	20001e9c <MSS_UART_polled_tx>
		//    ####__
		//    #   #_
		//    #   #_
		//    ####__
		//    ______
 	}
20000d18:	f107 0718 	add.w	r7, r7, #24
20000d1c:	46bd      	mov	sp, r7
20000d1e:	bd80      	pop	{r7, pc}

20000d20 <LCD_setY>:

	void LCD_setY(posY)
	{
20000d20:	b580      	push	{r7, lr}
20000d22:	b086      	sub	sp, #24
20000d24:	af00      	add	r7, sp, #0
20000d26:	6078      	str	r0, [r7, #4]
		//posY needs to be one byte
		uint8_t message[] = {0x7C};
20000d28:	f04f 037c 	mov.w	r3, #124	; 0x7c
20000d2c:	753b      	strb	r3, [r7, #20]
		uint8_t message2[] = {0x19};
20000d2e:	f04f 0319 	mov.w	r3, #25
20000d32:	743b      	strb	r3, [r7, #16]
		uint8_t message3[] = {posY};
20000d34:	687b      	ldr	r3, [r7, #4]
20000d36:	b2db      	uxtb	r3, r3
20000d38:	733b      	strb	r3, [r7, #12]
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
20000d3a:	f107 0314 	add.w	r3, r7, #20
20000d3e:	f24a 7010 	movw	r0, #42768	; 0xa710
20000d42:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000d46:	4619      	mov	r1, r3
20000d48:	f04f 0201 	mov.w	r2, #1
20000d4c:	f001 f8a6 	bl	20001e9c <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
20000d50:	f107 0310 	add.w	r3, r7, #16
20000d54:	f24a 7010 	movw	r0, #42768	; 0xa710
20000d58:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000d5c:	4619      	mov	r1, r3
20000d5e:	f04f 0201 	mov.w	r2, #1
20000d62:	f001 f89b 	bl	20001e9c <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
20000d66:	f107 030c 	add.w	r3, r7, #12
20000d6a:	f24a 7010 	movw	r0, #42768	; 0xa710
20000d6e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000d72:	4619      	mov	r1, r3
20000d74:	f04f 0201 	mov.w	r2, #1
20000d78:	f001 f890 	bl	20001e9c <MSS_UART_polled_tx>
	}
20000d7c:	f107 0718 	add.w	r7, r7, #24
20000d80:	46bd      	mov	sp, r7
20000d82:	bd80      	pop	{r7, pc}

20000d84 <LCD_setPos>:

	void LCD_setPos(uint8_t posX, uint8_t posY){
20000d84:	b580      	push	{r7, lr}
20000d86:	b082      	sub	sp, #8
20000d88:	af00      	add	r7, sp, #0
20000d8a:	4602      	mov	r2, r0
20000d8c:	460b      	mov	r3, r1
20000d8e:	71fa      	strb	r2, [r7, #7]
20000d90:	71bb      	strb	r3, [r7, #6]
		LCD_setX(posX);
20000d92:	79fb      	ldrb	r3, [r7, #7]
20000d94:	4618      	mov	r0, r3
20000d96:	f7ff ff91 	bl	20000cbc <LCD_setX>
		LCD_setY(posY);
20000d9a:	79bb      	ldrb	r3, [r7, #6]
20000d9c:	4618      	mov	r0, r3
20000d9e:	f7ff ffbf 	bl	20000d20 <LCD_setY>
	}
20000da2:	f107 0708 	add.w	r7, r7, #8
20000da6:	46bd      	mov	sp, r7
20000da8:	bd80      	pop	{r7, pc}
20000daa:	bf00      	nop

20000dac <LCD_drawLine>:
		MSS_UART_polled_tx( &g_mss_uart1, message5, sizeof(message5) );
		// @TODO: need to set delay(10); not sure how to
	}

	void LCD_drawLine(x1, y1, x2, y2, set)
	{
20000dac:	b580      	push	{r7, lr}
20000dae:	b08c      	sub	sp, #48	; 0x30
20000db0:	af00      	add	r7, sp, #0
20000db2:	60f8      	str	r0, [r7, #12]
20000db4:	60b9      	str	r1, [r7, #8]
20000db6:	607a      	str	r2, [r7, #4]
20000db8:	603b      	str	r3, [r7, #0]
		//draws a line from two given points. You can set and reset just as the pixel function.
		// x1, y1, x2, y2 and set are all one byte
		// not sure what set does, sparkfun didn't set it to anything
		uint8_t message[] = {0x7C};
20000dba:	f04f 037c 	mov.w	r3, #124	; 0x7c
20000dbe:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
		uint8_t message2[] = {0x0C};
20000dc2:	f04f 030c 	mov.w	r3, #12
20000dc6:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
		uint8_t message3[] = {x1};
20000dca:	68fb      	ldr	r3, [r7, #12]
20000dcc:	b2db      	uxtb	r3, r3
20000dce:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
		uint8_t message4[] = {y1};
20000dd2:	68bb      	ldr	r3, [r7, #8]
20000dd4:	b2db      	uxtb	r3, r3
20000dd6:	f887 3020 	strb.w	r3, [r7, #32]
		uint8_t message5[] = {x2};
20000dda:	687b      	ldr	r3, [r7, #4]
20000ddc:	b2db      	uxtb	r3, r3
20000dde:	773b      	strb	r3, [r7, #28]
		uint8_t message6[] = {y2};
20000de0:	683b      	ldr	r3, [r7, #0]
20000de2:	b2db      	uxtb	r3, r3
20000de4:	763b      	strb	r3, [r7, #24]
		uint8_t message7[] = {set};
20000de6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
20000de8:	b2db      	uxtb	r3, r3
20000dea:	753b      	strb	r3, [r7, #20]
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
20000dec:	f107 032c 	add.w	r3, r7, #44	; 0x2c
20000df0:	f24a 7010 	movw	r0, #42768	; 0xa710
20000df4:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000df8:	4619      	mov	r1, r3
20000dfa:	f04f 0201 	mov.w	r2, #1
20000dfe:	f001 f84d 	bl	20001e9c <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
20000e02:	f107 0328 	add.w	r3, r7, #40	; 0x28
20000e06:	f24a 7010 	movw	r0, #42768	; 0xa710
20000e0a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000e0e:	4619      	mov	r1, r3
20000e10:	f04f 0201 	mov.w	r2, #1
20000e14:	f001 f842 	bl	20001e9c <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
20000e18:	f107 0324 	add.w	r3, r7, #36	; 0x24
20000e1c:	f24a 7010 	movw	r0, #42768	; 0xa710
20000e20:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000e24:	4619      	mov	r1, r3
20000e26:	f04f 0201 	mov.w	r2, #1
20000e2a:	f001 f837 	bl	20001e9c <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message4, sizeof(message4) );
20000e2e:	f107 0320 	add.w	r3, r7, #32
20000e32:	f24a 7010 	movw	r0, #42768	; 0xa710
20000e36:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000e3a:	4619      	mov	r1, r3
20000e3c:	f04f 0201 	mov.w	r2, #1
20000e40:	f001 f82c 	bl	20001e9c <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message5, sizeof(message5) );
20000e44:	f107 031c 	add.w	r3, r7, #28
20000e48:	f24a 7010 	movw	r0, #42768	; 0xa710
20000e4c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000e50:	4619      	mov	r1, r3
20000e52:	f04f 0201 	mov.w	r2, #1
20000e56:	f001 f821 	bl	20001e9c <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message6, sizeof(message6) );
20000e5a:	f107 0318 	add.w	r3, r7, #24
20000e5e:	f24a 7010 	movw	r0, #42768	; 0xa710
20000e62:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000e66:	4619      	mov	r1, r3
20000e68:	f04f 0201 	mov.w	r2, #1
20000e6c:	f001 f816 	bl	20001e9c <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message7, sizeof(message7) );
20000e70:	f107 0314 	add.w	r3, r7, #20
20000e74:	f24a 7010 	movw	r0, #42768	; 0xa710
20000e78:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000e7c:	4619      	mov	r1, r3
20000e7e:	f04f 0201 	mov.w	r2, #1
20000e82:	f001 f80b 	bl	20001e9c <MSS_UART_polled_tx>
		// @TODO: need to set delay(10); not sure how to
	}
20000e86:	f107 0730 	add.w	r7, r7, #48	; 0x30
20000e8a:	46bd      	mov	sp, r7
20000e8c:	bd80      	pop	{r7, pc}
20000e8e:	bf00      	nop

20000e90 <LCD_drawBox>:

	void LCD_drawBox(x1, y1, x2, y2, set)
	{
20000e90:	b580      	push	{r7, lr}
20000e92:	b08c      	sub	sp, #48	; 0x30
20000e94:	af02      	add	r7, sp, #8
20000e96:	60f8      	str	r0, [r7, #12]
20000e98:	60b9      	str	r1, [r7, #8]
20000e9a:	607a      	str	r2, [r7, #4]
20000e9c:	603b      	str	r3, [r7, #0]
		//draws a box from two given points. You can set and reset just as the pixel function.
		// x1, y1, x2, y2 and set are all one byte
		// not sure what set does, sparkfun didn't set it to anything
		if(set){
20000e9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
20000ea0:	2b00      	cmp	r3, #0
20000ea2:	d056      	beq.n	20000f52 <LCD_drawBox+0xc2>
			uint8_t message[] = {0x7C};
20000ea4:	f04f 037c 	mov.w	r3, #124	; 0x7c
20000ea8:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
			uint8_t message2[] = {0x0F};
20000eac:	f04f 030f 	mov.w	r3, #15
20000eb0:	f887 3020 	strb.w	r3, [r7, #32]
			uint8_t message3[] = {x1};
20000eb4:	68fb      	ldr	r3, [r7, #12]
20000eb6:	b2db      	uxtb	r3, r3
20000eb8:	773b      	strb	r3, [r7, #28]
			uint8_t message4[] = {y1};
20000eba:	68bb      	ldr	r3, [r7, #8]
20000ebc:	b2db      	uxtb	r3, r3
20000ebe:	763b      	strb	r3, [r7, #24]
			uint8_t message5[] = {x2};
20000ec0:	687b      	ldr	r3, [r7, #4]
20000ec2:	b2db      	uxtb	r3, r3
20000ec4:	753b      	strb	r3, [r7, #20]
			uint8_t message6[] = {y2};
20000ec6:	683b      	ldr	r3, [r7, #0]
20000ec8:	b2db      	uxtb	r3, r3
20000eca:	743b      	strb	r3, [r7, #16]
			//uint8_t message7[] = {set};
			MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
20000ecc:	f107 0324 	add.w	r3, r7, #36	; 0x24
20000ed0:	f24a 7010 	movw	r0, #42768	; 0xa710
20000ed4:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000ed8:	4619      	mov	r1, r3
20000eda:	f04f 0201 	mov.w	r2, #1
20000ede:	f000 ffdd 	bl	20001e9c <MSS_UART_polled_tx>
			MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
20000ee2:	f107 0320 	add.w	r3, r7, #32
20000ee6:	f24a 7010 	movw	r0, #42768	; 0xa710
20000eea:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000eee:	4619      	mov	r1, r3
20000ef0:	f04f 0201 	mov.w	r2, #1
20000ef4:	f000 ffd2 	bl	20001e9c <MSS_UART_polled_tx>
			MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
20000ef8:	f107 031c 	add.w	r3, r7, #28
20000efc:	f24a 7010 	movw	r0, #42768	; 0xa710
20000f00:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000f04:	4619      	mov	r1, r3
20000f06:	f04f 0201 	mov.w	r2, #1
20000f0a:	f000 ffc7 	bl	20001e9c <MSS_UART_polled_tx>
			MSS_UART_polled_tx( &g_mss_uart1, message4, sizeof(message4) );
20000f0e:	f107 0318 	add.w	r3, r7, #24
20000f12:	f24a 7010 	movw	r0, #42768	; 0xa710
20000f16:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000f1a:	4619      	mov	r1, r3
20000f1c:	f04f 0201 	mov.w	r2, #1
20000f20:	f000 ffbc 	bl	20001e9c <MSS_UART_polled_tx>
			MSS_UART_polled_tx( &g_mss_uart1, message5, sizeof(message5) );
20000f24:	f107 0314 	add.w	r3, r7, #20
20000f28:	f24a 7010 	movw	r0, #42768	; 0xa710
20000f2c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000f30:	4619      	mov	r1, r3
20000f32:	f04f 0201 	mov.w	r2, #1
20000f36:	f000 ffb1 	bl	20001e9c <MSS_UART_polled_tx>
			MSS_UART_polled_tx( &g_mss_uart1, message6, sizeof(message6) );
20000f3a:	f107 0310 	add.w	r3, r7, #16
20000f3e:	f24a 7010 	movw	r0, #42768	; 0xa710
20000f42:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000f46:	4619      	mov	r1, r3
20000f48:	f04f 0201 	mov.w	r2, #1
20000f4c:	f000 ffa6 	bl	20001e9c <MSS_UART_polled_tx>
20000f50:	e023      	b.n	20000f9a <LCD_drawBox+0x10a>
		} else{
			LCD_drawLine(x1, y1, x1, y2, 0);
20000f52:	f04f 0300 	mov.w	r3, #0
20000f56:	9300      	str	r3, [sp, #0]
20000f58:	68f8      	ldr	r0, [r7, #12]
20000f5a:	68b9      	ldr	r1, [r7, #8]
20000f5c:	68fa      	ldr	r2, [r7, #12]
20000f5e:	683b      	ldr	r3, [r7, #0]
20000f60:	f7ff ff24 	bl	20000dac <LCD_drawLine>
			LCD_drawLine(x1, y1, x2, y1, 0);
20000f64:	f04f 0300 	mov.w	r3, #0
20000f68:	9300      	str	r3, [sp, #0]
20000f6a:	68f8      	ldr	r0, [r7, #12]
20000f6c:	68b9      	ldr	r1, [r7, #8]
20000f6e:	687a      	ldr	r2, [r7, #4]
20000f70:	68bb      	ldr	r3, [r7, #8]
20000f72:	f7ff ff1b 	bl	20000dac <LCD_drawLine>
			//LCD_drawLine(x2, y2, x1, y2, 1);
			LCD_drawLine(x1, y2, x2, y2, 0);
20000f76:	f04f 0300 	mov.w	r3, #0
20000f7a:	9300      	str	r3, [sp, #0]
20000f7c:	68f8      	ldr	r0, [r7, #12]
20000f7e:	6839      	ldr	r1, [r7, #0]
20000f80:	687a      	ldr	r2, [r7, #4]
20000f82:	683b      	ldr	r3, [r7, #0]
20000f84:	f7ff ff12 	bl	20000dac <LCD_drawLine>
			//LCD_drawLine(x2, y2, x2, y1, 1);
			LCD_drawLine(x2, y1, x2, y2, 0);
20000f88:	f04f 0300 	mov.w	r3, #0
20000f8c:	9300      	str	r3, [sp, #0]
20000f8e:	6878      	ldr	r0, [r7, #4]
20000f90:	68b9      	ldr	r1, [r7, #8]
20000f92:	687a      	ldr	r2, [r7, #4]
20000f94:	683b      	ldr	r3, [r7, #0]
20000f96:	f7ff ff09 	bl	20000dac <LCD_drawLine>
		}
		//MSS_UART_polled_tx( &g_mss_uart1, message7, sizeof(message7) );
		// @TODO: need to set delay(10); not sure how to
	}
20000f9a:	f107 0728 	add.w	r7, r7, #40	; 0x28
20000f9e:	46bd      	mov	sp, r7
20000fa0:	bd80      	pop	{r7, pc}
20000fa2:	bf00      	nop

20000fa4 <getByte>:
///////////////////////////////////////////////////////////////////////////////
// SPI routines

// SPI sends as it receives so we need a getByte routine that
// takes an output data argument
uint8_t getByte(uint8_t out) {
20000fa4:	b580      	push	{r7, lr}
20000fa6:	b084      	sub	sp, #16
20000fa8:	af00      	add	r7, sp, #0
20000faa:	4603      	mov	r3, r0
20000fac:	71fb      	strb	r3, [r7, #7]

    uint8_t in_rx;

    MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20000fae:	f24a 7060 	movw	r0, #42848	; 0xa760
20000fb2:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000fb6:	f04f 0100 	mov.w	r1, #0
20000fba:	f001 fbb9 	bl	20002730 <MSS_SPI_set_slave_select>
    in_rx = MSS_SPI_transfer_frame(&g_mss_spi1, out);
20000fbe:	79fb      	ldrb	r3, [r7, #7]
20000fc0:	f24a 7060 	movw	r0, #42848	; 0xa760
20000fc4:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000fc8:	4619      	mov	r1, r3
20000fca:	f001 fc7d 	bl	200028c8 <MSS_SPI_transfer_frame>
20000fce:	4603      	mov	r3, r0
20000fd0:	73fb      	strb	r3, [r7, #15]
    MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20000fd2:	f24a 7060 	movw	r0, #42848	; 0xa760
20000fd6:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000fda:	f04f 0100 	mov.w	r1, #0
20000fde:	f001 fc2b 	bl	20002838 <MSS_SPI_clear_slave_select>

    return in_rx;
20000fe2:	7bfb      	ldrb	r3, [r7, #15]
}
20000fe4:	4618      	mov	r0, r3
20000fe6:	f107 0710 	add.w	r7, r7, #16
20000fea:	46bd      	mov	sp, r7
20000fec:	bd80      	pop	{r7, pc}
20000fee:	bf00      	nop

20000ff0 <getWord>:

uint16_t getWord() {
20000ff0:	b580      	push	{r7, lr}
20000ff2:	b082      	sub	sp, #8
20000ff4:	af00      	add	r7, sp, #0
    // ordering is big endian because Pixy is sending 16 bits through SPI
    uint16_t w;
    uint8_t c, cout = 0;
20000ff6:	f04f 0300 	mov.w	r3, #0
20000ffa:	71fb      	strb	r3, [r7, #7]

    if (g_outLen) {
20000ffc:	f24a 63bc 	movw	r3, #42684	; 0xa6bc
20001000:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001004:	781b      	ldrb	r3, [r3, #0]
20001006:	2b00      	cmp	r3, #0
20001008:	d035      	beq.n	20001076 <getWord+0x86>
        w = getByte(PIXY_SYNC_BYTE_DATA);
2000100a:	f04f 005b 	mov.w	r0, #91	; 0x5b
2000100e:	f7ff ffc9 	bl	20000fa4 <getByte>
20001012:	4603      	mov	r3, r0
20001014:	80bb      	strh	r3, [r7, #4]
        cout = g_outBuf[g_outReadIndex++];
20001016:	f24a 63bd 	movw	r3, #42685	; 0xa6bd
2000101a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000101e:	781a      	ldrb	r2, [r3, #0]
20001020:	4611      	mov	r1, r2
20001022:	f24a 637c 	movw	r3, #42620	; 0xa67c
20001026:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000102a:	5c5b      	ldrb	r3, [r3, r1]
2000102c:	71fb      	strb	r3, [r7, #7]
2000102e:	f102 0301 	add.w	r3, r2, #1
20001032:	b2da      	uxtb	r2, r3
20001034:	f24a 63bd 	movw	r3, #42685	; 0xa6bd
20001038:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000103c:	701a      	strb	r2, [r3, #0]
        g_outLen--;
2000103e:	f24a 63bc 	movw	r3, #42684	; 0xa6bc
20001042:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001046:	781b      	ldrb	r3, [r3, #0]
20001048:	f103 33ff 	add.w	r3, r3, #4294967295
2000104c:	b2da      	uxtb	r2, r3
2000104e:	f24a 63bc 	movw	r3, #42684	; 0xa6bc
20001052:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001056:	701a      	strb	r2, [r3, #0]
        if (g_outReadIndex == PIXY_OUTBUF_SIZE)
20001058:	f24a 63bd 	movw	r3, #42685	; 0xa6bd
2000105c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001060:	781b      	ldrb	r3, [r3, #0]
20001062:	2b40      	cmp	r3, #64	; 0x40
20001064:	d10e      	bne.n	20001084 <getWord+0x94>
            g_outReadIndex = 0;
20001066:	f24a 63bd 	movw	r3, #42685	; 0xa6bd
2000106a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000106e:	f04f 0200 	mov.w	r2, #0
20001072:	701a      	strb	r2, [r3, #0]
20001074:	e007      	b.n	20001086 <getWord+0x96>
    } else
        w = getByte(PIXY_SYNC_BYTE);  // send out sync byte
20001076:	f04f 005a 	mov.w	r0, #90	; 0x5a
2000107a:	f7ff ff93 	bl	20000fa4 <getByte>
2000107e:	4603      	mov	r3, r0
20001080:	80bb      	strh	r3, [r7, #4]
20001082:	e000      	b.n	20001086 <getWord+0x96>
    if (g_outLen) {
        w = getByte(PIXY_SYNC_BYTE_DATA);
        cout = g_outBuf[g_outReadIndex++];
        g_outLen--;
        if (g_outReadIndex == PIXY_OUTBUF_SIZE)
            g_outReadIndex = 0;
20001084:	bf00      	nop
    } else
        w = getByte(PIXY_SYNC_BYTE);  // send out sync byte

    w <<= 8;
20001086:	88bb      	ldrh	r3, [r7, #4]
20001088:	ea4f 2303 	mov.w	r3, r3, lsl #8
2000108c:	80bb      	strh	r3, [r7, #4]
    c = getByte(cout);  // send out data byte
2000108e:	79fb      	ldrb	r3, [r7, #7]
20001090:	4618      	mov	r0, r3
20001092:	f7ff ff87 	bl	20000fa4 <getByte>
20001096:	4603      	mov	r3, r0
20001098:	71bb      	strb	r3, [r7, #6]
    w |= c;
2000109a:	79ba      	ldrb	r2, [r7, #6]
2000109c:	88bb      	ldrh	r3, [r7, #4]
2000109e:	ea42 0303 	orr.w	r3, r2, r3
200010a2:	80bb      	strh	r3, [r7, #4]

    return w;
200010a4:	88bb      	ldrh	r3, [r7, #4]
}
200010a6:	4618      	mov	r0, r3
200010a8:	f107 0708 	add.w	r7, r7, #8
200010ac:	46bd      	mov	sp, r7
200010ae:	bd80      	pop	{r7, pc}

200010b0 <Pixy_init>:
    return len;
}
// end SPI routines
///////////////////////////////////////////////////////////////////////////////

void Pixy_init() {
200010b0:	b580      	push	{r7, lr}
200010b2:	b084      	sub	sp, #16
200010b4:	af02      	add	r7, sp, #8
    g_blocks = (pixy_block_t *)malloc(sizeof(pixy_block_t) * PIXY_ARRAYSIZE);
200010b6:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
200010ba:	f002 ff3b 	bl	20003f34 <malloc>
200010be:	4603      	mov	r3, r0
200010c0:	461a      	mov	r2, r3
200010c2:	f24a 7308 	movw	r3, #42760	; 0xa708
200010c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010ca:	601a      	str	r2, [r3, #0]

    const uint8_t frame_size = 8;  // Single byte for Pixy
200010cc:	f04f 0308 	mov.w	r3, #8
200010d0:	71fb      	strb	r3, [r7, #7]

    MSS_SPI_init(&g_mss_spi1);
200010d2:	f24a 7060 	movw	r0, #42848	; 0xa760
200010d6:	f2c2 0000 	movt	r0, #8192	; 0x2000
200010da:	f001 f94f 	bl	2000237c <MSS_SPI_init>
    MSS_SPI_configure_master_mode(
200010de:	79fb      	ldrb	r3, [r7, #7]
200010e0:	9300      	str	r3, [sp, #0]
200010e2:	f24a 7060 	movw	r0, #42848	; 0xa760
200010e6:	f2c2 0000 	movt	r0, #8192	; 0x2000
200010ea:	f04f 0100 	mov.w	r1, #0
200010ee:	f04f 0200 	mov.w	r2, #0
200010f2:	f04f 0307 	mov.w	r3, #7
200010f6:	f001 fa8b 	bl	20002610 <MSS_SPI_configure_master_mode>
          &g_mss_spi1, MSS_SPI_SLAVE_0,
          MSS_SPI_MODE0,         // based on Pixy documentation
          MSS_SPI_PCLK_DIV_256,  // can be between 256 and 2
          frame_size);
}
200010fa:	f107 0708 	add.w	r7, r7, #8
200010fe:	46bd      	mov	sp, r7
20001100:	bd80      	pop	{r7, pc}
20001102:	bf00      	nop

20001104 <Pixy_get_start>:

int Pixy_get_start(void) {
20001104:	b580      	push	{r7, lr}
20001106:	b082      	sub	sp, #8
20001108:	af00      	add	r7, sp, #0
    uint16_t w, lastw;

    lastw = 0xffff;
2000110a:	f64f 73ff 	movw	r3, #65535	; 0xffff
2000110e:	80fb      	strh	r3, [r7, #6]

    while (1) {
        w = getWord();
20001110:	f7ff ff6e 	bl	20000ff0 <getWord>
20001114:	4603      	mov	r3, r0
20001116:	80bb      	strh	r3, [r7, #4]
        if (w == 0 && lastw == 0)
20001118:	88bb      	ldrh	r3, [r7, #4]
2000111a:	2b00      	cmp	r3, #0
2000111c:	d105      	bne.n	2000112a <Pixy_get_start+0x26>
2000111e:	88fb      	ldrh	r3, [r7, #6]
20001120:	2b00      	cmp	r3, #0
20001122:	d102      	bne.n	2000112a <Pixy_get_start+0x26>
            return 0;  // no start code
20001124:	f04f 0300 	mov.w	r3, #0
20001128:	e033      	b.n	20001192 <Pixy_get_start+0x8e>
        else if (w == PIXY_START_WORD && lastw == PIXY_START_WORD) {
2000112a:	88ba      	ldrh	r2, [r7, #4]
2000112c:	f64a 2355 	movw	r3, #43605	; 0xaa55
20001130:	429a      	cmp	r2, r3
20001132:	d10e      	bne.n	20001152 <Pixy_get_start+0x4e>
20001134:	88fa      	ldrh	r2, [r7, #6]
20001136:	f64a 2355 	movw	r3, #43605	; 0xaa55
2000113a:	429a      	cmp	r2, r3
2000113c:	d109      	bne.n	20001152 <Pixy_get_start+0x4e>
            g_blockType = NORMAL_BLOCK;
2000113e:	f24a 730c 	movw	r3, #42764	; 0xa70c
20001142:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001146:	f04f 0200 	mov.w	r2, #0
2000114a:	701a      	strb	r2, [r3, #0]
            return 1;  // code found!
2000114c:	f04f 0301 	mov.w	r3, #1
20001150:	e01f      	b.n	20001192 <Pixy_get_start+0x8e>
        } else if (w == PIXY_START_WORD_CC && lastw == PIXY_START_WORD) {
20001152:	88ba      	ldrh	r2, [r7, #4]
20001154:	f64a 2356 	movw	r3, #43606	; 0xaa56
20001158:	429a      	cmp	r2, r3
2000115a:	d10e      	bne.n	2000117a <Pixy_get_start+0x76>
2000115c:	88fa      	ldrh	r2, [r7, #6]
2000115e:	f64a 2355 	movw	r3, #43605	; 0xaa55
20001162:	429a      	cmp	r2, r3
20001164:	d109      	bne.n	2000117a <Pixy_get_start+0x76>
            g_blockType = CC_BLOCK;  // found color code block
20001166:	f24a 730c 	movw	r3, #42764	; 0xa70c
2000116a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000116e:	f04f 0201 	mov.w	r2, #1
20001172:	701a      	strb	r2, [r3, #0]
            return 1;
20001174:	f04f 0301 	mov.w	r3, #1
20001178:	e00b      	b.n	20001192 <Pixy_get_start+0x8e>
        } else if (w == PIXY_START_WORDX)
2000117a:	88ba      	ldrh	r2, [r7, #4]
2000117c:	f245 53aa 	movw	r3, #21930	; 0x55aa
20001180:	429a      	cmp	r2, r3
20001182:	d103      	bne.n	2000118c <Pixy_get_start+0x88>
            getByte(0);  // we're out of sync! (backwards)
20001184:	f04f 0000 	mov.w	r0, #0
20001188:	f7ff ff0c 	bl	20000fa4 <getByte>

        lastw = w;
2000118c:	88bb      	ldrh	r3, [r7, #4]
2000118e:	80fb      	strh	r3, [r7, #6]
    }
20001190:	e7be      	b.n	20001110 <Pixy_get_start+0xc>
}
20001192:	4618      	mov	r0, r3
20001194:	f107 0708 	add.w	r7, r7, #8
20001198:	46bd      	mov	sp, r7
2000119a:	bd80      	pop	{r7, pc}

2000119c <Pixy_get_blocks>:

uint16_t Pixy_get_blocks(uint16_t max_blocks) {
2000119c:	b580      	push	{r7, lr}
2000119e:	b086      	sub	sp, #24
200011a0:	af00      	add	r7, sp, #0
200011a2:	4603      	mov	r3, r0
200011a4:	80fb      	strh	r3, [r7, #6]
    uint8_t i;
    uint16_t w, blockCount, checksum, sum;
    pixy_block_t *block;

    if (!g_skipStart) {
200011a6:	f24a 63c0 	movw	r3, #42688	; 0xa6c0
200011aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011ae:	681b      	ldr	r3, [r3, #0]
200011b0:	2b00      	cmp	r3, #0
200011b2:	d107      	bne.n	200011c4 <Pixy_get_blocks+0x28>
        if (Pixy_get_start() == 0)
200011b4:	f7ff ffa6 	bl	20001104 <Pixy_get_start>
200011b8:	4603      	mov	r3, r0
200011ba:	2b00      	cmp	r3, #0
200011bc:	d10a      	bne.n	200011d4 <Pixy_get_blocks+0x38>
            return 0;
200011be:	f04f 0300 	mov.w	r3, #0
200011c2:	e0b1      	b.n	20001328 <Pixy_get_blocks+0x18c>
    } else
        g_skipStart = 0;
200011c4:	f24a 63c0 	movw	r3, #42688	; 0xa6c0
200011c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011cc:	f04f 0200 	mov.w	r2, #0
200011d0:	601a      	str	r2, [r3, #0]
200011d2:	e000      	b.n	200011d6 <Pixy_get_blocks+0x3a>
    uint16_t w, blockCount, checksum, sum;
    pixy_block_t *block;

    if (!g_skipStart) {
        if (Pixy_get_start() == 0)
            return 0;
200011d4:	bf00      	nop
    } else
        g_skipStart = 0;

    for (blockCount = 0;
200011d6:	f04f 0300 	mov.w	r3, #0
200011da:	81fb      	strh	r3, [r7, #14]
200011dc:	e09b      	b.n	20001316 <Pixy_get_blocks+0x17a>
         blockCount < max_blocks && blockCount < PIXY_ARRAYSIZE;) {
        checksum = getWord();
200011de:	f7ff ff07 	bl	20000ff0 <getWord>
200011e2:	4603      	mov	r3, r0
200011e4:	823b      	strh	r3, [r7, #16]
        if (checksum ==
200011e6:	8a3a      	ldrh	r2, [r7, #16]
200011e8:	f64a 2355 	movw	r3, #43605	; 0xaa55
200011ec:	429a      	cmp	r2, r3
200011ee:	d10f      	bne.n	20001210 <Pixy_get_blocks+0x74>
            PIXY_START_WORD)  // we've reached the beginning of the next frame
        {
            g_skipStart = 1;
200011f0:	f24a 63c0 	movw	r3, #42688	; 0xa6c0
200011f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011f8:	f04f 0201 	mov.w	r2, #1
200011fc:	601a      	str	r2, [r3, #0]
            g_blockType = NORMAL_BLOCK;
200011fe:	f24a 730c 	movw	r3, #42764	; 0xa70c
20001202:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001206:	f04f 0200 	mov.w	r2, #0
2000120a:	701a      	strb	r2, [r3, #0]
            return blockCount;
2000120c:	89fb      	ldrh	r3, [r7, #14]
2000120e:	e08b      	b.n	20001328 <Pixy_get_blocks+0x18c>
        } else if (checksum == PIXY_START_WORD_CC) {
20001210:	8a3a      	ldrh	r2, [r7, #16]
20001212:	f64a 2356 	movw	r3, #43606	; 0xaa56
20001216:	429a      	cmp	r2, r3
20001218:	d10f      	bne.n	2000123a <Pixy_get_blocks+0x9e>
            g_skipStart = 1;
2000121a:	f24a 63c0 	movw	r3, #42688	; 0xa6c0
2000121e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001222:	f04f 0201 	mov.w	r2, #1
20001226:	601a      	str	r2, [r3, #0]
            g_blockType = CC_BLOCK;
20001228:	f24a 730c 	movw	r3, #42764	; 0xa70c
2000122c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001230:	f04f 0201 	mov.w	r2, #1
20001234:	701a      	strb	r2, [r3, #0]
            return blockCount;
20001236:	89fb      	ldrh	r3, [r7, #14]
20001238:	e076      	b.n	20001328 <Pixy_get_blocks+0x18c>
        } else if (checksum == 0)
2000123a:	8a3b      	ldrh	r3, [r7, #16]
2000123c:	2b00      	cmp	r3, #0
2000123e:	d101      	bne.n	20001244 <Pixy_get_blocks+0xa8>
            return blockCount;
20001240:	89fb      	ldrh	r3, [r7, #14]
20001242:	e071      	b.n	20001328 <Pixy_get_blocks+0x18c>

        block = g_blocks + blockCount;
20001244:	f24a 7308 	movw	r3, #42760	; 0xa708
20001248:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000124c:	6819      	ldr	r1, [r3, #0]
2000124e:	89fa      	ldrh	r2, [r7, #14]
20001250:	4613      	mov	r3, r2
20001252:	ea4f 0343 	mov.w	r3, r3, lsl #1
20001256:	4413      	add	r3, r2
20001258:	ea4f 0383 	mov.w	r3, r3, lsl #2
2000125c:	440b      	add	r3, r1
2000125e:	617b      	str	r3, [r7, #20]

        for (i = 0, sum = 0; i < sizeof(pixy_block_t) / sizeof(uint16_t); i++) {
20001260:	f04f 0300 	mov.w	r3, #0
20001264:	72fb      	strb	r3, [r7, #11]
20001266:	f04f 0300 	mov.w	r3, #0
2000126a:	827b      	strh	r3, [r7, #18]
2000126c:	e021      	b.n	200012b2 <Pixy_get_blocks+0x116>
            if (g_blockType == NORMAL_BLOCK &&
2000126e:	f24a 730c 	movw	r3, #42764	; 0xa70c
20001272:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001276:	781b      	ldrb	r3, [r3, #0]
20001278:	2b00      	cmp	r3, #0
2000127a:	d107      	bne.n	2000128c <Pixy_get_blocks+0xf0>
2000127c:	7afb      	ldrb	r3, [r7, #11]
2000127e:	2b04      	cmp	r3, #4
20001280:	d904      	bls.n	2000128c <Pixy_get_blocks+0xf0>
                i >= 5)  // no angle for normal block
            {
                block->angle = 0;
20001282:	697b      	ldr	r3, [r7, #20]
20001284:	f04f 0200 	mov.w	r2, #0
20001288:	815a      	strh	r2, [r3, #10]
                break;
2000128a:	e015      	b.n	200012b8 <Pixy_get_blocks+0x11c>
            }
            w = getWord();
2000128c:	f7ff feb0 	bl	20000ff0 <getWord>
20001290:	4603      	mov	r3, r0
20001292:	81bb      	strh	r3, [r7, #12]
            sum += w;
20001294:	8a7a      	ldrh	r2, [r7, #18]
20001296:	89bb      	ldrh	r3, [r7, #12]
20001298:	4413      	add	r3, r2
2000129a:	827b      	strh	r3, [r7, #18]
            *((uint16_t *)block + i) = w;
2000129c:	697a      	ldr	r2, [r7, #20]
2000129e:	7afb      	ldrb	r3, [r7, #11]
200012a0:	ea4f 0343 	mov.w	r3, r3, lsl #1
200012a4:	4413      	add	r3, r2
200012a6:	89ba      	ldrh	r2, [r7, #12]
200012a8:	801a      	strh	r2, [r3, #0]
        } else if (checksum == 0)
            return blockCount;

        block = g_blocks + blockCount;

        for (i = 0, sum = 0; i < sizeof(pixy_block_t) / sizeof(uint16_t); i++) {
200012aa:	7afb      	ldrb	r3, [r7, #11]
200012ac:	f103 0301 	add.w	r3, r3, #1
200012b0:	72fb      	strb	r3, [r7, #11]
200012b2:	7afb      	ldrb	r3, [r7, #11]
200012b4:	2b05      	cmp	r3, #5
200012b6:	d9da      	bls.n	2000126e <Pixy_get_blocks+0xd2>
            sum += w;
            *((uint16_t *)block + i) = w;
        }

        // check checksum
        if (checksum == sum)
200012b8:	8a3a      	ldrh	r2, [r7, #16]
200012ba:	8a7b      	ldrh	r3, [r7, #18]
200012bc:	429a      	cmp	r2, r3
200012be:	d104      	bne.n	200012ca <Pixy_get_blocks+0x12e>
            blockCount++;
200012c0:	89fb      	ldrh	r3, [r7, #14]
200012c2:	f103 0301 	add.w	r3, r3, #1
200012c6:	81fb      	strh	r3, [r7, #14]
200012c8:	e005      	b.n	200012d6 <Pixy_get_blocks+0x13a>
        else
            printf("checksum error!\n");
200012ca:	f649 502c 	movw	r0, #40236	; 0x9d2c
200012ce:	f2c2 0000 	movt	r0, #8192	; 0x2000
200012d2:	f003 faad 	bl	20004830 <puts>

        w = getWord();
200012d6:	f7ff fe8b 	bl	20000ff0 <getWord>
200012da:	4603      	mov	r3, r0
200012dc:	81bb      	strh	r3, [r7, #12]
        if (w == PIXY_START_WORD)
200012de:	89ba      	ldrh	r2, [r7, #12]
200012e0:	f64a 2355 	movw	r3, #43605	; 0xaa55
200012e4:	429a      	cmp	r2, r3
200012e6:	d107      	bne.n	200012f8 <Pixy_get_blocks+0x15c>
            g_blockType = NORMAL_BLOCK;
200012e8:	f24a 730c 	movw	r3, #42764	; 0xa70c
200012ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012f0:	f04f 0200 	mov.w	r2, #0
200012f4:	701a      	strb	r2, [r3, #0]
200012f6:	e00e      	b.n	20001316 <Pixy_get_blocks+0x17a>
        else if (w == PIXY_START_WORD_CC)
200012f8:	89ba      	ldrh	r2, [r7, #12]
200012fa:	f64a 2356 	movw	r3, #43606	; 0xaa56
200012fe:	429a      	cmp	r2, r3
20001300:	d107      	bne.n	20001312 <Pixy_get_blocks+0x176>
            g_blockType = CC_BLOCK;
20001302:	f24a 730c 	movw	r3, #42764	; 0xa70c
20001306:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000130a:	f04f 0201 	mov.w	r2, #1
2000130e:	701a      	strb	r2, [r3, #0]
20001310:	e001      	b.n	20001316 <Pixy_get_blocks+0x17a>
        else
            return blockCount;
20001312:	89fb      	ldrh	r3, [r7, #14]
20001314:	e008      	b.n	20001328 <Pixy_get_blocks+0x18c>
        if (Pixy_get_start() == 0)
            return 0;
    } else
        g_skipStart = 0;

    for (blockCount = 0;
20001316:	89fa      	ldrh	r2, [r7, #14]
20001318:	88fb      	ldrh	r3, [r7, #6]
2000131a:	429a      	cmp	r2, r3
2000131c:	d203      	bcs.n	20001326 <Pixy_get_blocks+0x18a>
2000131e:	89fb      	ldrh	r3, [r7, #14]
20001320:	2b63      	cmp	r3, #99	; 0x63
20001322:	f67f af5c 	bls.w	200011de <Pixy_get_blocks+0x42>
20001326:	e7ff      	b.n	20001328 <Pixy_get_blocks+0x18c>
        else if (w == PIXY_START_WORD_CC)
            g_blockType = CC_BLOCK;
        else
            return blockCount;
    }
}
20001328:	4618      	mov	r0, r3
2000132a:	f107 0718 	add.w	r7, r7, #24
2000132e:	46bd      	mov	sp, r7
20001330:	bd80      	pop	{r7, pc}
20001332:	bf00      	nop

20001334 <Pixy_get_target_location>:
    if (Pixy_get_blocks(1) == 0)
        return NULL;
    return g_blocks;
}

int Pixy_get_target_location(target_pos_t* target) {
20001334:	b580      	push	{r7, lr}
20001336:	b082      	sub	sp, #8
20001338:	af00      	add	r7, sp, #0
2000133a:	6078      	str	r0, [r7, #4]

    // get a block and make sure g_blocks is valid
    if(Pixy_get_blocks(1) == 0) {
2000133c:	f04f 0001 	mov.w	r0, #1
20001340:	f7ff ff2c 	bl	2000119c <Pixy_get_blocks>
20001344:	4603      	mov	r3, r0
20001346:	2b00      	cmp	r3, #0
20001348:	d102      	bne.n	20001350 <Pixy_get_target_location+0x1c>
        return -1;
2000134a:	f04f 33ff 	mov.w	r3, #4294967295
2000134e:	e013      	b.n	20001378 <Pixy_get_target_location+0x44>
    }

    target->x = g_blocks[0].x;
20001350:	f24a 7308 	movw	r3, #42760	; 0xa708
20001354:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001358:	681b      	ldr	r3, [r3, #0]
2000135a:	885b      	ldrh	r3, [r3, #2]
2000135c:	461a      	mov	r2, r3
2000135e:	687b      	ldr	r3, [r7, #4]
20001360:	801a      	strh	r2, [r3, #0]
    target->y = g_blocks[0].y;
20001362:	f24a 7308 	movw	r3, #42760	; 0xa708
20001366:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000136a:	681b      	ldr	r3, [r3, #0]
2000136c:	889b      	ldrh	r3, [r3, #4]
2000136e:	461a      	mov	r2, r3
20001370:	687b      	ldr	r3, [r7, #4]
20001372:	805a      	strh	r2, [r3, #2]

    return 0;
20001374:	f04f 0300 	mov.w	r3, #0
}
20001378:	4618      	mov	r0, r3
2000137a:	f107 0708 	add.w	r7, r7, #8
2000137e:	46bd      	mov	sp, r7
20001380:	bd80      	pop	{r7, pc}
20001382:	bf00      	nop

20001384 <n64_get_state>:

#include "n64_driver.h"

// read the current state
void n64_get_state(n64_state_t* state)
{
20001384:	b580      	push	{r7, lr}
20001386:	b084      	sub	sp, #16
20001388:	af00      	add	r7, sp, #0
2000138a:	6078      	str	r0, [r7, #4]
    volatile n64_state_t* address = (volatile n64_state_t*)N64_ADDR;
2000138c:	f240 0300 	movw	r3, #0
20001390:	f2c4 0305 	movt	r3, #16389	; 0x4005
20001394:	60fb      	str	r3, [r7, #12]
    *state = *address;
20001396:	687a      	ldr	r2, [r7, #4]
20001398:	68fb      	ldr	r3, [r7, #12]
2000139a:	4611      	mov	r1, r2
2000139c:	461a      	mov	r2, r3
2000139e:	f04f 0304 	mov.w	r3, #4
200013a2:	4608      	mov	r0, r1
200013a4:	4611      	mov	r1, r2
200013a6:	461a      	mov	r2, r3
200013a8:	f003 f89e 	bl	200044e8 <memcpy>
}
200013ac:	f107 0710 	add.w	r7, r7, #16
200013b0:	46bd      	mov	sp, r7
200013b2:	bd80      	pop	{r7, pc}

200013b4 <n64_reset>:

// send a reset signal
void n64_reset()
{
200013b4:	b480      	push	{r7}
200013b6:	b083      	sub	sp, #12
200013b8:	af00      	add	r7, sp, #0
    volatile uint32_t* address = (volatile uint32_t*)N64_ADDR;
200013ba:	f240 0300 	movw	r3, #0
200013be:	f2c4 0305 	movt	r3, #16389	; 0x4005
200013c2:	607b      	str	r3, [r7, #4]
    *address = N64_RESET;
200013c4:	687b      	ldr	r3, [r7, #4]
200013c6:	f04f 02ff 	mov.w	r2, #255	; 0xff
200013ca:	601a      	str	r2, [r3, #0]
}
200013cc:	f107 070c 	add.w	r7, r7, #12
200013d0:	46bd      	mov	sp, r7
200013d2:	bc80      	pop	{r7}
200013d4:	4770      	bx	lr
200013d6:	bf00      	nop

200013d8 <n64_enable>:

// enable button polling
void n64_enable()
{
200013d8:	b480      	push	{r7}
200013da:	b083      	sub	sp, #12
200013dc:	af00      	add	r7, sp, #0
    volatile uint32_t* address = (volatile uint32_t*)N64_ADDR;
200013de:	f240 0300 	movw	r3, #0
200013e2:	f2c4 0305 	movt	r3, #16389	; 0x4005
200013e6:	607b      	str	r3, [r7, #4]
    *address = N64_GET_BUTTONS;
200013e8:	687b      	ldr	r3, [r7, #4]
200013ea:	f04f 0201 	mov.w	r2, #1
200013ee:	601a      	str	r2, [r3, #0]
}
200013f0:	f107 070c 	add.w	r7, r7, #12
200013f4:	46bd      	mov	sp, r7
200013f6:	bc80      	pop	{r7}
200013f8:	4770      	bx	lr
200013fa:	bf00      	nop

200013fc <_map_n64_to_pwm_val>:
        state->Y_axis
    );
}

#define SERVO_NEUTRAL 150000
uint32_t _map_n64_to_pwm_val(int8_t val) {
200013fc:	b480      	push	{r7}
200013fe:	b085      	sub	sp, #20
20001400:	af00      	add	r7, sp, #0
20001402:	4603      	mov	r3, r0
20001404:	71fb      	strb	r3, [r7, #7]

	// apply deadzone
	if (val < N64_ANALOG_DEADZONE && val > -N64_ANALOG_DEADZONE) {
20001406:	f997 3007 	ldrsb.w	r3, [r7, #7]
2000140a:	2b06      	cmp	r3, #6
2000140c:	dc07      	bgt.n	2000141e <_map_n64_to_pwm_val+0x22>
2000140e:	f997 3007 	ldrsb.w	r3, [r7, #7]
20001412:	f113 0f06 	cmn.w	r3, #6
20001416:	db02      	blt.n	2000141e <_map_n64_to_pwm_val+0x22>
		val = 0;
20001418:	f04f 0300 	mov.w	r3, #0
2000141c:	71fb      	strb	r3, [r7, #7]
	}
	// apply upper bound
	if (val > N64_ANALOG_MAX) {
2000141e:	f997 3007 	ldrsb.w	r3, [r7, #7]
20001422:	2b50      	cmp	r3, #80	; 0x50
20001424:	dd03      	ble.n	2000142e <_map_n64_to_pwm_val+0x32>
		val = N64_ANALOG_MAX;
20001426:	f04f 0350 	mov.w	r3, #80	; 0x50
2000142a:	71fb      	strb	r3, [r7, #7]
2000142c:	e007      	b.n	2000143e <_map_n64_to_pwm_val+0x42>
	}
	else if (val < -N64_ANALOG_MAX) {
2000142e:	f997 3007 	ldrsb.w	r3, [r7, #7]
20001432:	f113 0f50 	cmn.w	r3, #80	; 0x50
20001436:	da02      	bge.n	2000143e <_map_n64_to_pwm_val+0x42>
		val = -N64_ANALOG_MAX;
20001438:	f06f 034f 	mvn.w	r3, #79	; 0x4f
2000143c:	71fb      	strb	r3, [r7, #7]
	}

	// calculate scaling factor
	int32_t scaling_factor = val * N64_ANALOG_TO_PWM_CYCLES;
2000143e:	f997 3007 	ldrsb.w	r3, [r7, #7]
20001442:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
20001446:	fb02 f303 	mul.w	r3, r2, r3
2000144a:	60fb      	str	r3, [r7, #12]

	// final pwm value
	return SERVO_NEUTRAL - scaling_factor;
2000144c:	68fb      	ldr	r3, [r7, #12]
2000144e:	f5c3 3312 	rsb	r3, r3, #149504	; 0x24800
20001452:	f503 73f8 	add.w	r3, r3, #496	; 0x1f0
}
20001456:	4618      	mov	r0, r3
20001458:	f107 0714 	add.w	r7, r7, #20
2000145c:	46bd      	mov	sp, r7
2000145e:	bc80      	pop	{r7}
20001460:	4770      	bx	lr
20001462:	bf00      	nop

20001464 <map_n64_analog_to_servo_pwm>:


void map_n64_analog_to_servo_pwm(n64_state_t* state, n64_to_pwm_t* pwm_vals) {
20001464:	b580      	push	{r7, lr}
20001466:	b082      	sub	sp, #8
20001468:	af00      	add	r7, sp, #0
2000146a:	6078      	str	r0, [r7, #4]
2000146c:	6039      	str	r1, [r7, #0]

	pwm_vals->x_pwm = _map_n64_to_pwm_val(state->X_axis);
2000146e:	687b      	ldr	r3, [r7, #4]
20001470:	789b      	ldrb	r3, [r3, #2]
20001472:	b25b      	sxtb	r3, r3
20001474:	4618      	mov	r0, r3
20001476:	f7ff ffc1 	bl	200013fc <_map_n64_to_pwm_val>
2000147a:	4602      	mov	r2, r0
2000147c:	683b      	ldr	r3, [r7, #0]
2000147e:	601a      	str	r2, [r3, #0]
	pwm_vals->y_pwm = _map_n64_to_pwm_val(state->Y_axis);
20001480:	687b      	ldr	r3, [r7, #4]
20001482:	78db      	ldrb	r3, [r3, #3]
20001484:	b25b      	sxtb	r3, r3
20001486:	4618      	mov	r0, r3
20001488:	f7ff ffb8 	bl	200013fc <_map_n64_to_pwm_val>
2000148c:	4602      	mov	r2, r0
2000148e:	683b      	ldr	r3, [r7, #0]
20001490:	605a      	str	r2, [r3, #4]
}
20001492:	f107 0708 	add.w	r7, r7, #8
20001496:	46bd      	mov	sp, r7
20001498:	bd80      	pop	{r7, pc}
2000149a:	bf00      	nop

2000149c <set_x_servo_analog_pw>:

#include "servo_control.h"

void set_x_servo_analog_pw(uint32_t new_pw) {
2000149c:	b580      	push	{r7, lr}
2000149e:	b082      	sub	sp, #8
200014a0:	af00      	add	r7, sp, #0
200014a2:	6078      	str	r0, [r7, #4]
    static uint32_t current_pw = 0xFFFFFFFF;

    if (new_pw == current_pw) {
200014a4:	f24a 1350 	movw	r3, #41296	; 0xa150
200014a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014ac:	681b      	ldr	r3, [r3, #0]
200014ae:	687a      	ldr	r2, [r7, #4]
200014b0:	429a      	cmp	r2, r3
200014b2:	d018      	beq.n	200014e6 <set_x_servo_analog_pw+0x4a>
        return;
    }

    servo_w(X_SET_SERVO, new_pw);
200014b4:	f240 1300 	movw	r3, #256	; 0x100
200014b8:	f2c4 0305 	movt	r3, #16389	; 0x4005
200014bc:	687a      	ldr	r2, [r7, #4]
200014be:	601a      	str	r2, [r3, #0]

    current_pw = new_pw;
200014c0:	f24a 1350 	movw	r3, #41296	; 0xa150
200014c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014c8:	687a      	ldr	r2, [r7, #4]
200014ca:	601a      	str	r2, [r3, #0]
    printf("X servo set to: %d\r\n", current_pw);
200014cc:	f24a 1350 	movw	r3, #41296	; 0xa150
200014d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014d4:	681b      	ldr	r3, [r3, #0]
200014d6:	f649 5070 	movw	r0, #40304	; 0x9d70
200014da:	f2c2 0000 	movt	r0, #8192	; 0x2000
200014de:	4619      	mov	r1, r3
200014e0:	f003 f938 	bl	20004754 <printf>
200014e4:	e000      	b.n	200014e8 <set_x_servo_analog_pw+0x4c>

void set_x_servo_analog_pw(uint32_t new_pw) {
    static uint32_t current_pw = 0xFFFFFFFF;

    if (new_pw == current_pw) {
        return;
200014e6:	bf00      	nop

    servo_w(X_SET_SERVO, new_pw);

    current_pw = new_pw;
    printf("X servo set to: %d\r\n", current_pw);
}
200014e8:	f107 0708 	add.w	r7, r7, #8
200014ec:	46bd      	mov	sp, r7
200014ee:	bd80      	pop	{r7, pc}

200014f0 <set_y_servo_analog_pw>:

void set_y_servo_analog_pw(uint32_t new_pw) {
200014f0:	b580      	push	{r7, lr}
200014f2:	b082      	sub	sp, #8
200014f4:	af00      	add	r7, sp, #0
200014f6:	6078      	str	r0, [r7, #4]
    static uint32_t current_pw = 0xFFFFFFFF;

    if (new_pw == current_pw) {
200014f8:	f24a 134c 	movw	r3, #41292	; 0xa14c
200014fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001500:	681b      	ldr	r3, [r3, #0]
20001502:	687a      	ldr	r2, [r7, #4]
20001504:	429a      	cmp	r2, r3
20001506:	d018      	beq.n	2000153a <set_y_servo_analog_pw+0x4a>
        return;
    }

    servo_w(Y_SET_SERVO, new_pw);
20001508:	f240 1340 	movw	r3, #320	; 0x140
2000150c:	f2c4 0305 	movt	r3, #16389	; 0x4005
20001510:	687a      	ldr	r2, [r7, #4]
20001512:	601a      	str	r2, [r3, #0]

    current_pw = new_pw;
20001514:	f24a 134c 	movw	r3, #41292	; 0xa14c
20001518:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000151c:	687a      	ldr	r2, [r7, #4]
2000151e:	601a      	str	r2, [r3, #0]
    printf("Y servo set to: %d\r\n", current_pw);
20001520:	f24a 134c 	movw	r3, #41292	; 0xa14c
20001524:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001528:	681b      	ldr	r3, [r3, #0]
2000152a:	f649 5088 	movw	r0, #40328	; 0x9d88
2000152e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001532:	4619      	mov	r1, r3
20001534:	f003 f90e 	bl	20004754 <printf>
20001538:	e000      	b.n	2000153c <set_y_servo_analog_pw+0x4c>

void set_y_servo_analog_pw(uint32_t new_pw) {
    static uint32_t current_pw = 0xFFFFFFFF;

    if (new_pw == current_pw) {
        return;
2000153a:	bf00      	nop

    servo_w(Y_SET_SERVO, new_pw);

    current_pw = new_pw;
    printf("Y servo set to: %d\r\n", current_pw);
}
2000153c:	f107 0708 	add.w	r7, r7, #8
20001540:	46bd      	mov	sp, r7
20001542:	bd80      	pop	{r7, pc}

20001544 <disp_init>:
#include "stats_display.h"
#include "LCD.h"
#include "timer_t.h"
#include "debug_macros.h"

void disp_init(){
20001544:	b580      	push	{r7, lr}
20001546:	b082      	sub	sp, #8
20001548:	af02      	add	r7, sp, #8
	LCD_init();
2000154a:	f7ff fb77 	bl	20000c3c <LCD_init>
	LCD_clearScreen();
2000154e:	f7ff fb93 	bl	20000c78 <LCD_clearScreen>

	//LCD_setPixel(10, 10, 1);
	//Draws targeting box
	LCD_drawBox(TARGET_BOX_X1, TARGET_BOX_Y1, TARGET_BOX_X2, TARGET_BOX_Y2, SET);
20001552:	f04f 0301 	mov.w	r3, #1
20001556:	9300      	str	r3, [sp, #0]
20001558:	f04f 0045 	mov.w	r0, #69	; 0x45
2000155c:	f04f 0125 	mov.w	r1, #37	; 0x25
20001560:	f04f 029f 	mov.w	r2, #159	; 0x9f
20001564:	f04f 037f 	mov.w	r3, #127	; 0x7f
20001568:	f7ff fc92 	bl	20000e90 <LCD_drawBox>
	//Draws N64 debug box
	//LCD_drawBox(N64_DBG_BOX_X1, N64_DBG_BOX_Y1, N64_DBG_BOX_X2, N64_DBG_BOX_Y2, SET);
	//Draw pos data
	LCD_setPos(TARGET_HORZ_POS_X, TARGET_HORZ_POS_Y);
2000156c:	f04f 004e 	mov.w	r0, #78	; 0x4e
20001570:	f04f 011f 	mov.w	r1, #31
20001574:	f7ff fc06 	bl	20000d84 <LCD_setPos>
	LCD_printStr(TARGET_HORZ_STR);
20001578:	f649 50a0 	movw	r0, #40352	; 0x9da0
2000157c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001580:	f7ff fb6a 	bl	20000c58 <LCD_printStr>
	LCD_setPos(TARGET_VERT_POS_X, TARGET_VERT_POS_Y);
20001584:	f04f 0076 	mov.w	r0, #118	; 0x76
20001588:	f04f 011f 	mov.w	r1, #31
2000158c:	f7ff fbfa 	bl	20000d84 <LCD_setPos>
	LCD_printStr(TARGET_VERT_STR);
20001590:	f649 50a4 	movw	r0, #40356	; 0x9da4
20001594:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001598:	f7ff fb5e 	bl	20000c58 <LCD_printStr>
	//Draw distance
	LCD_setPos(DIST_POS_X, DIST_POS_Y);
2000159c:	f04f 0003 	mov.w	r0, #3
200015a0:	f04f 0132 	mov.w	r1, #50	; 0x32
200015a4:	f7ff fbee 	bl	20000d84 <LCD_setPos>
	LCD_printStr(DIST_STR);
200015a8:	f649 50a8 	movw	r0, #40360	; 0x9da8
200015ac:	f2c2 0000 	movt	r0, #8192	; 0x2000
200015b0:	f7ff fb52 	bl	20000c58 <LCD_printStr>
	//Draw shots left
	LCD_setPos(SHOTS_LEFT_POS_X, SHOTS_LEFT_POS_Y);
200015b4:	f04f 0003 	mov.w	r0, #3
200015b8:	f04f 016e 	mov.w	r1, #110	; 0x6e
200015bc:	f7ff fbe2 	bl	20000d84 <LCD_setPos>
	LCD_printStr(SHOTS_STR);
200015c0:	f649 50b4 	movw	r0, #40372	; 0x9db4
200015c4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200015c8:	f7ff fb46 	bl	20000c58 <LCD_printStr>
	//Draw mode indicator
	LCD_setPos(MODE_POS_X, MODE_POS_Y);
200015cc:	f04f 0003 	mov.w	r0, #3
200015d0:	f04f 0150 	mov.w	r1, #80	; 0x50
200015d4:	f7ff fbd6 	bl	20000d84 <LCD_setPos>
	LCD_printStr(MODE_STR);
200015d8:	f649 50bc 	movw	r0, #40380	; 0x9dbc
200015dc:	f2c2 0000 	movt	r0, #8192	; 0x2000
200015e0:	f7ff fb3a 	bl	20000c58 <LCD_printStr>
}
200015e4:	46bd      	mov	sp, r7
200015e6:	bd80      	pop	{r7, pc}

200015e8 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
200015e8:	b480      	push	{r7}
200015ea:	b083      	sub	sp, #12
200015ec:	af00      	add	r7, sp, #0
200015ee:	4603      	mov	r3, r0
200015f0:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
200015f2:	f24e 1300 	movw	r3, #57600	; 0xe100
200015f6:	f2ce 0300 	movt	r3, #57344	; 0xe000
200015fa:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200015fe:	ea4f 1252 	mov.w	r2, r2, lsr #5
20001602:	88f9      	ldrh	r1, [r7, #6]
20001604:	f001 011f 	and.w	r1, r1, #31
20001608:	f04f 0001 	mov.w	r0, #1
2000160c:	fa00 f101 	lsl.w	r1, r0, r1
20001610:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20001614:	f107 070c 	add.w	r7, r7, #12
20001618:	46bd      	mov	sp, r7
2000161a:	bc80      	pop	{r7}
2000161c:	4770      	bx	lr
2000161e:	bf00      	nop

20001620 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
20001620:	b480      	push	{r7}
20001622:	b083      	sub	sp, #12
20001624:	af00      	add	r7, sp, #0
20001626:	4603      	mov	r3, r0
20001628:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
2000162a:	f24e 1300 	movw	r3, #57600	; 0xe100
2000162e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001632:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20001636:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000163a:	88f9      	ldrh	r1, [r7, #6]
2000163c:	f001 011f 	and.w	r1, r1, #31
20001640:	f04f 0001 	mov.w	r0, #1
20001644:	fa00 f101 	lsl.w	r1, r0, r1
20001648:	f102 0220 	add.w	r2, r2, #32
2000164c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20001650:	f107 070c 	add.w	r7, r7, #12
20001654:	46bd      	mov	sp, r7
20001656:	bc80      	pop	{r7}
20001658:	4770      	bx	lr
2000165a:	bf00      	nop

2000165c <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
2000165c:	b480      	push	{r7}
2000165e:	b083      	sub	sp, #12
20001660:	af00      	add	r7, sp, #0
20001662:	4603      	mov	r3, r0
20001664:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001666:	f24e 1300 	movw	r3, #57600	; 0xe100
2000166a:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000166e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20001672:	ea4f 1252 	mov.w	r2, r2, lsr #5
20001676:	88f9      	ldrh	r1, [r7, #6]
20001678:	f001 011f 	and.w	r1, r1, #31
2000167c:	f04f 0001 	mov.w	r0, #1
20001680:	fa00 f101 	lsl.w	r1, r0, r1
20001684:	f102 0260 	add.w	r2, r2, #96	; 0x60
20001688:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
2000168c:	f107 070c 	add.w	r7, r7, #12
20001690:	46bd      	mov	sp, r7
20001692:	bc80      	pop	{r7}
20001694:	4770      	bx	lr
20001696:	bf00      	nop

20001698 <MSS_TIM1_init>:
    one-shot mode. Allowed values for this parameter are:
        - MSS_TIMER_PERIODIC_MODE
        - MSS_TIMER_ONE_SHOT_MODE
 */
static __INLINE void MSS_TIM1_init( mss_timer_mode_t mode )
{
20001698:	b580      	push	{r7, lr}
2000169a:	b082      	sub	sp, #8
2000169c:	af00      	add	r7, sp, #0
2000169e:	4603      	mov	r3, r0
200016a0:	71fb      	strb	r3, [r7, #7]
    NVIC_DisableIRQ( Timer1_IRQn );             /* Disable timer 1 irq in the Cortex-M3 NVIC */  
200016a2:	f04f 0014 	mov.w	r0, #20
200016a6:	f7ff ffbb 	bl	20001620 <NVIC_DisableIRQ>
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
200016aa:	f242 0300 	movw	r3, #8192	; 0x2000
200016ae:	f2ce 0304 	movt	r3, #57348	; 0xe004
200016b2:	f242 0200 	movw	r2, #8192	; 0x2000
200016b6:	f2ce 0204 	movt	r2, #57348	; 0xe004
200016ba:	6b12      	ldr	r2, [r2, #48]	; 0x30
200016bc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
200016c0:	631a      	str	r2, [r3, #48]	; 0x30
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
200016c2:	f245 0300 	movw	r3, #20480	; 0x5000
200016c6:	f2c4 0300 	movt	r3, #16384	; 0x4000
200016ca:	f04f 0200 	mov.w	r2, #0
200016ce:	655a      	str	r2, [r3, #84]	; 0x54
    
    TIMER_BITBAND->TIM1ENABLE = 0U;             /* disable timer */
200016d0:	f240 0300 	movw	r3, #0
200016d4:	f2c4 230a 	movt	r3, #16906	; 0x420a
200016d8:	f04f 0200 	mov.w	r2, #0
200016dc:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    TIMER_BITBAND->TIM1INTEN = 0U;              /* disable interrupt */
200016e0:	f240 0300 	movw	r3, #0
200016e4:	f2c4 230a 	movt	r3, #16906	; 0x420a
200016e8:	f04f 0200 	mov.w	r2, #0
200016ec:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    TIMER_BITBAND->TIM1MODE = (uint32_t)mode;   /* set mode (continuous/one-shot) */
200016f0:	f240 0300 	movw	r3, #0
200016f4:	f2c4 230a 	movt	r3, #16906	; 0x420a
200016f8:	79fa      	ldrb	r2, [r7, #7]
200016fa:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    
    TIMER->TIM1_RIS = 1U;                       /* clear timer 1 interrupt */
200016fe:	f245 0300 	movw	r3, #20480	; 0x5000
20001702:	f2c4 0300 	movt	r3, #16384	; 0x4000
20001706:	f04f 0201 	mov.w	r2, #1
2000170a:	611a      	str	r2, [r3, #16]
    NVIC_ClearPendingIRQ( Timer1_IRQn );        /* clear timer 1 interrupt within NVIC */
2000170c:	f04f 0014 	mov.w	r0, #20
20001710:	f7ff ffa4 	bl	2000165c <NVIC_ClearPendingIRQ>
}
20001714:	f107 0708 	add.w	r7, r7, #8
20001718:	46bd      	mov	sp, r7
2000171a:	bd80      	pop	{r7, pc}

2000171c <MSS_TIM1_start>:
  MSS_TIM1_load_immediate() or MSS_TIM1_load_background() functions. 
  Note: The MSS_TIM1_start() function is also used to resume the down-counter
        if previously stopped using MSS_TIM1_stop() function.
 */
static __INLINE void MSS_TIM1_start( void )
{
2000171c:	b480      	push	{r7}
2000171e:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1ENABLE = 1U;    /* enable timer */
20001720:	f240 0300 	movw	r3, #0
20001724:	f2c4 230a 	movt	r3, #16906	; 0x420a
20001728:	f04f 0201 	mov.w	r2, #1
2000172c:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
20001730:	46bd      	mov	sp, r7
20001732:	bc80      	pop	{r7}
20001734:	4770      	bx	lr
20001736:	bf00      	nop

20001738 <MSS_TIM1_load_immediate>:
  @param load_value
    The load_value parameter specifies the value from which the Timer 1 
    down-counter will start decrementing.
 */
static __INLINE void MSS_TIM1_load_immediate( uint32_t load_value )
{
20001738:	b480      	push	{r7}
2000173a:	b083      	sub	sp, #12
2000173c:	af00      	add	r7, sp, #0
2000173e:	6078      	str	r0, [r7, #4]
    TIMER->TIM1_LOADVAL = load_value;
20001740:	f245 0300 	movw	r3, #20480	; 0x5000
20001744:	f2c4 0300 	movt	r3, #16384	; 0x4000
20001748:	687a      	ldr	r2, [r7, #4]
2000174a:	605a      	str	r2, [r3, #4]
}
2000174c:	f107 070c 	add.w	r7, r7, #12
20001750:	46bd      	mov	sp, r7
20001752:	bc80      	pop	{r7}
20001754:	4770      	bx	lr
20001756:	bf00      	nop

20001758 <MSS_TIM1_enable_irq>:
  weak linkage, in the SmartFusion CMSIS-PAL. You must provide your own
  implementation of the Timer1_IRQHandler() function, that will override the
  default implementation, to suit your application.
 */
static __INLINE void MSS_TIM1_enable_irq( void )
{
20001758:	b580      	push	{r7, lr}
2000175a:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1INTEN = 1U;
2000175c:	f240 0300 	movw	r3, #0
20001760:	f2c4 230a 	movt	r3, #16906	; 0x420a
20001764:	f04f 0201 	mov.w	r2, #1
20001768:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    NVIC_EnableIRQ( Timer1_IRQn );
2000176c:	f04f 0014 	mov.w	r0, #20
20001770:	f7ff ff3a 	bl	200015e8 <NVIC_EnableIRQ>
}
20001774:	bd80      	pop	{r7, pc}
20001776:	bf00      	nop

20001778 <MSS_TIM1_clear_irq>:
  implementation of the Timer1_IRQHandler() Timer 1 interrupt service routine
  (ISR) in order to prevent the same interrupt event retriggering a call to the
  ISR.
 */
static __INLINE void MSS_TIM1_clear_irq( void )
{
20001778:	b480      	push	{r7}
2000177a:	af00      	add	r7, sp, #0
    TIMER->TIM1_RIS = 1U;
2000177c:	f245 0300 	movw	r3, #20480	; 0x5000
20001780:	f2c4 0300 	movt	r3, #16384	; 0x4000
20001784:	f04f 0201 	mov.w	r2, #1
20001788:	611a      	str	r2, [r3, #16]
    /*
      To ensure all the previous instructions are completed, data barrier 
      instruction is used. The dsb data barriers instruction completes,
      only after all the previous instruction are completed. 
     */
    __ASM volatile ("dsb");
2000178a:	f3bf 8f4f 	dsb	sy
}
2000178e:	46bd      	mov	sp, r7
20001790:	bc80      	pop	{r7}
20001792:	4770      	bx	lr

20001794 <Timer1_IRQHandler>:
#define MS_TO_S 1000

// pointer to start of linked list
struct Timer* root = NULL;

void Timer1_IRQHandler(void) {
20001794:	b580      	push	{r7, lr}
20001796:	b082      	sub	sp, #8
20001798:	af00      	add	r7, sp, #0
	DBG("TIOMER INTERURUPT");
    struct Handler* handlers = update_timers();
2000179a:	f000 f8ef 	bl	2000197c <update_timers>
2000179e:	4603      	mov	r3, r0
200017a0:	603b      	str	r3, [r7, #0]

    MSS_TIM1_clear_irq();
200017a2:	f7ff ffe9 	bl	20001778 <MSS_TIM1_clear_irq>

    // if not empty, start the timer again
    if (root) {
200017a6:	f24a 63c4 	movw	r3, #42692	; 0xa6c4
200017aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200017ae:	681b      	ldr	r3, [r3, #0]
200017b0:	2b00      	cmp	r3, #0
200017b2:	d019      	beq.n	200017e8 <Timer1_IRQHandler+0x54>
        MSS_TIM1_load_immediate(root->time_left);
200017b4:	f24a 63c4 	movw	r3, #42692	; 0xa6c4
200017b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200017bc:	681b      	ldr	r3, [r3, #0]
200017be:	685b      	ldr	r3, [r3, #4]
200017c0:	4618      	mov	r0, r3
200017c2:	f7ff ffb9 	bl	20001738 <MSS_TIM1_load_immediate>
        MSS_TIM1_start();
200017c6:	f7ff ffa9 	bl	2000171c <MSS_TIM1_start>
    }

    // call the timer handlers
    while (handlers) {
200017ca:	e00d      	b.n	200017e8 <Timer1_IRQHandler+0x54>
        handlers->handler(handlers->arg);
200017cc:	683b      	ldr	r3, [r7, #0]
200017ce:	681b      	ldr	r3, [r3, #0]
200017d0:	683a      	ldr	r2, [r7, #0]
200017d2:	6892      	ldr	r2, [r2, #8]
200017d4:	4610      	mov	r0, r2
200017d6:	4798      	blx	r3

        struct Handler* tmp = handlers;
200017d8:	683b      	ldr	r3, [r7, #0]
200017da:	607b      	str	r3, [r7, #4]
        handlers = handlers->next;
200017dc:	683b      	ldr	r3, [r7, #0]
200017de:	685b      	ldr	r3, [r3, #4]
200017e0:	603b      	str	r3, [r7, #0]

        free(tmp);
200017e2:	6878      	ldr	r0, [r7, #4]
200017e4:	f002 fb9e 	bl	20003f24 <free>
        MSS_TIM1_load_immediate(root->time_left);
        MSS_TIM1_start();
    }

    // call the timer handlers
    while (handlers) {
200017e8:	683b      	ldr	r3, [r7, #0]
200017ea:	2b00      	cmp	r3, #0
200017ec:	d1ee      	bne.n	200017cc <Timer1_IRQHandler+0x38>
        struct Handler* tmp = handlers;
        handlers = handlers->next;

        free(tmp);
    }
}
200017ee:	f107 0708 	add.w	r7, r7, #8
200017f2:	46bd      	mov	sp, r7
200017f4:	bd80      	pop	{r7, pc}
200017f6:	bf00      	nop

200017f8 <start_hardware_timer>:

void start_hardware_timer() {
200017f8:	b580      	push	{r7, lr}
200017fa:	af00      	add	r7, sp, #0

    MSS_TIM1_init(MSS_TIMER_ONE_SHOT_MODE);
200017fc:	f04f 0001 	mov.w	r0, #1
20001800:	f7ff ff4a 	bl	20001698 <MSS_TIM1_init>
    MSS_TIM1_load_immediate(root->time_left);
20001804:	f24a 63c4 	movw	r3, #42692	; 0xa6c4
20001808:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000180c:	681b      	ldr	r3, [r3, #0]
2000180e:	685b      	ldr	r3, [r3, #4]
20001810:	4618      	mov	r0, r3
20001812:	f7ff ff91 	bl	20001738 <MSS_TIM1_load_immediate>
    MSS_TIM1_start();
20001816:	f7ff ff81 	bl	2000171c <MSS_TIM1_start>
    MSS_TIM1_enable_irq();
2000181a:	f7ff ff9d 	bl	20001758 <MSS_TIM1_enable_irq>
}
2000181e:	bd80      	pop	{r7, pc}

20001820 <insert_timer>:

// put new timer in list maintaining order least time remaining to most
void insert_timer(struct Timer* newtimer) {
20001820:	b480      	push	{r7}
20001822:	b085      	sub	sp, #20
20001824:	af00      	add	r7, sp, #0
20001826:	6078      	str	r0, [r7, #4]
	DBG("inserting timer");
    // insert empty case
    if (root == NULL) {
20001828:	f24a 63c4 	movw	r3, #42692	; 0xa6c4
2000182c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001830:	681b      	ldr	r3, [r3, #0]
20001832:	2b00      	cmp	r3, #0
20001834:	d106      	bne.n	20001844 <insert_timer+0x24>
        root = newtimer;
20001836:	f24a 63c4 	movw	r3, #42692	; 0xa6c4
2000183a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000183e:	687a      	ldr	r2, [r7, #4]
20001840:	601a      	str	r2, [r3, #0]
        return;
20001842:	e033      	b.n	200018ac <insert_timer+0x8c>
    }

    // front insert case
    if (newtimer->time_left < root->time_left) {
20001844:	687b      	ldr	r3, [r7, #4]
20001846:	685a      	ldr	r2, [r3, #4]
20001848:	f24a 63c4 	movw	r3, #42692	; 0xa6c4
2000184c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001850:	681b      	ldr	r3, [r3, #0]
20001852:	685b      	ldr	r3, [r3, #4]
20001854:	429a      	cmp	r2, r3
20001856:	d20d      	bcs.n	20001874 <insert_timer+0x54>
    	DBG("inserting timer at root");
        newtimer->next = root;
20001858:	f24a 63c4 	movw	r3, #42692	; 0xa6c4
2000185c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001860:	681a      	ldr	r2, [r3, #0]
20001862:	687b      	ldr	r3, [r7, #4]
20001864:	611a      	str	r2, [r3, #16]
        root = newtimer;
20001866:	f24a 63c4 	movw	r3, #42692	; 0xa6c4
2000186a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000186e:	687a      	ldr	r2, [r7, #4]
20001870:	601a      	str	r2, [r3, #0]
        return;
20001872:	e01b      	b.n	200018ac <insert_timer+0x8c>
    }

    struct Timer* pos = root;
20001874:	f24a 63c4 	movw	r3, #42692	; 0xa6c4
20001878:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000187c:	681b      	ldr	r3, [r3, #0]
2000187e:	60fb      	str	r3, [r7, #12]

    // pos will be the "insert after" location list_t* pos = head;
    while (pos->next != NULL && pos->next->time_left < newtimer->time_left) {
20001880:	e002      	b.n	20001888 <insert_timer+0x68>
        DBG("inserting timer in middle of list");
    	pos = pos->next;
20001882:	68fb      	ldr	r3, [r7, #12]
20001884:	691b      	ldr	r3, [r3, #16]
20001886:	60fb      	str	r3, [r7, #12]
    }

    struct Timer* pos = root;

    // pos will be the "insert after" location list_t* pos = head;
    while (pos->next != NULL && pos->next->time_left < newtimer->time_left) {
20001888:	68fb      	ldr	r3, [r7, #12]
2000188a:	691b      	ldr	r3, [r3, #16]
2000188c:	2b00      	cmp	r3, #0
2000188e:	d006      	beq.n	2000189e <insert_timer+0x7e>
20001890:	68fb      	ldr	r3, [r7, #12]
20001892:	691b      	ldr	r3, [r3, #16]
20001894:	685a      	ldr	r2, [r3, #4]
20001896:	687b      	ldr	r3, [r7, #4]
20001898:	685b      	ldr	r3, [r3, #4]
2000189a:	429a      	cmp	r2, r3
2000189c:	d3f1      	bcc.n	20001882 <insert_timer+0x62>
        DBG("inserting timer in middle of list");
    	pos = pos->next;
    }

    // insert after pos
    newtimer->next = pos->next;
2000189e:	68fb      	ldr	r3, [r7, #12]
200018a0:	691a      	ldr	r2, [r3, #16]
200018a2:	687b      	ldr	r3, [r7, #4]
200018a4:	611a      	str	r2, [r3, #16]
    pos->next = newtimer;
200018a6:	68fb      	ldr	r3, [r7, #12]
200018a8:	687a      	ldr	r2, [r7, #4]
200018aa:	611a      	str	r2, [r3, #16]
}
200018ac:	f107 0714 	add.w	r7, r7, #20
200018b0:	46bd      	mov	sp, r7
200018b2:	bc80      	pop	{r7}
200018b4:	4770      	bx	lr
200018b6:	bf00      	nop

200018b8 <add_timer>:

void add_timer(handler_t handler, void *arg, uint32_t period, uint32_t mode) {
200018b8:	b580      	push	{r7, lr}
200018ba:	b086      	sub	sp, #24
200018bc:	af00      	add	r7, sp, #0
200018be:	60f8      	str	r0, [r7, #12]
200018c0:	60b9      	str	r1, [r7, #8]
200018c2:	607a      	str	r2, [r7, #4]
200018c4:	603b      	str	r3, [r7, #0]
    struct Timer* newtimer = malloc(sizeof(struct Timer));
200018c6:	f04f 0018 	mov.w	r0, #24
200018ca:	f002 fb33 	bl	20003f34 <malloc>
200018ce:	4603      	mov	r3, r0
200018d0:	617b      	str	r3, [r7, #20]


    newtimer->handler = handler;
200018d2:	697b      	ldr	r3, [r7, #20]
200018d4:	68fa      	ldr	r2, [r7, #12]
200018d6:	601a      	str	r2, [r3, #0]
    newtimer->time_left = period;
200018d8:	697b      	ldr	r3, [r7, #20]
200018da:	687a      	ldr	r2, [r7, #4]
200018dc:	605a      	str	r2, [r3, #4]
    newtimer->period = period;
200018de:	697b      	ldr	r3, [r7, #20]
200018e0:	687a      	ldr	r2, [r7, #4]
200018e2:	609a      	str	r2, [r3, #8]
    newtimer->mode = mode;
200018e4:	697b      	ldr	r3, [r7, #20]
200018e6:	683a      	ldr	r2, [r7, #0]
200018e8:	60da      	str	r2, [r3, #12]
    newtimer->next = NULL;
200018ea:	697b      	ldr	r3, [r7, #20]
200018ec:	f04f 0200 	mov.w	r2, #0
200018f0:	611a      	str	r2, [r3, #16]
    newtimer->arg = arg;
200018f2:	697b      	ldr	r3, [r7, #20]
200018f4:	68ba      	ldr	r2, [r7, #8]
200018f6:	615a      	str	r2, [r3, #20]

    insert_timer(newtimer);
200018f8:	6978      	ldr	r0, [r7, #20]
200018fa:	f7ff ff91 	bl	20001820 <insert_timer>
}
200018fe:	f107 0718 	add.w	r7, r7, #24
20001902:	46bd      	mov	sp, r7
20001904:	bd80      	pop	{r7, pc}
20001906:	bf00      	nop

20001908 <add_timer_single>:
	DBG("Adding periodic timer: %d", period);
    add_timer(handler, arg, period, PERIODIC);
}

// add a one shot timer to the linked list.
void add_timer_single(handler_t handler, void *arg, uint32_t period) {
20001908:	b580      	push	{r7, lr}
2000190a:	b084      	sub	sp, #16
2000190c:	af00      	add	r7, sp, #0
2000190e:	60f8      	str	r0, [r7, #12]
20001910:	60b9      	str	r1, [r7, #8]
20001912:	607a      	str	r2, [r7, #4]
    add_timer(handler, arg, period, ONE_SHOT);
20001914:	68f8      	ldr	r0, [r7, #12]
20001916:	68b9      	ldr	r1, [r7, #8]
20001918:	687a      	ldr	r2, [r7, #4]
2000191a:	f04f 0301 	mov.w	r3, #1
2000191e:	f7ff ffcb 	bl	200018b8 <add_timer>
}
20001922:	f107 0710 	add.w	r7, r7, #16
20001926:	46bd      	mov	sp, r7
20001928:	bd80      	pop	{r7, pc}
2000192a:	bf00      	nop

2000192c <set_clk>:

static uint32_t g_clk_hz;
void set_clk(uint32_t clk_hz){
2000192c:	b480      	push	{r7}
2000192e:	b083      	sub	sp, #12
20001930:	af00      	add	r7, sp, #0
20001932:	6078      	str	r0, [r7, #4]
	g_clk_hz = clk_hz;
20001934:	f24a 63c8 	movw	r3, #42696	; 0xa6c8
20001938:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000193c:	687a      	ldr	r2, [r7, #4]
2000193e:	601a      	str	r2, [r3, #0]
}
20001940:	f107 070c 	add.w	r7, r7, #12
20001944:	46bd      	mov	sp, r7
20001946:	bc80      	pop	{r7}
20001948:	4770      	bx	lr
2000194a:	bf00      	nop

2000194c <to_ticks>:
uint32_t to_ticks(uint32_t dur_ms){
2000194c:	b480      	push	{r7}
2000194e:	b085      	sub	sp, #20
20001950:	af00      	add	r7, sp, #0
20001952:	6078      	str	r0, [r7, #4]
	uint32_t ticks = g_clk_hz/(MS_TO_S/dur_ms);
20001954:	f24a 63c8 	movw	r3, #42696	; 0xa6c8
20001958:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000195c:	681a      	ldr	r2, [r3, #0]
2000195e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
20001962:	687b      	ldr	r3, [r7, #4]
20001964:	fbb1 f3f3 	udiv	r3, r1, r3
20001968:	fbb2 f3f3 	udiv	r3, r2, r3
2000196c:	60fb      	str	r3, [r7, #12]
	return ticks;
2000196e:	68fb      	ldr	r3, [r7, #12]
}
20001970:	4618      	mov	r0, r3
20001972:	f107 0714 	add.w	r7, r7, #20
20001976:	46bd      	mov	sp, r7
20001978:	bc80      	pop	{r7}
2000197a:	4770      	bx	lr

2000197c <update_timers>:

// update down count with elapsed time, call fnc if timer zero,
// update continuous timers with new down count
struct Handler* update_timers(void) {
2000197c:	b580      	push	{r7, lr}
2000197e:	b086      	sub	sp, #24
20001980:	af00      	add	r7, sp, #0
	DBG("updating timers");
    // first, update all the time_left fields
    struct Timer* node = root;
20001982:	f24a 63c4 	movw	r3, #42692	; 0xa6c4
20001986:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000198a:	681b      	ldr	r3, [r3, #0]
2000198c:	603b      	str	r3, [r7, #0]
    uint32_t elapsed = root->time_left;
2000198e:	f24a 63c4 	movw	r3, #42692	; 0xa6c4
20001992:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001996:	681b      	ldr	r3, [r3, #0]
20001998:	685b      	ldr	r3, [r3, #4]
2000199a:	607b      	str	r3, [r7, #4]

    while (node) {
2000199c:	e009      	b.n	200019b2 <update_timers+0x36>
        node->time_left -= elapsed;
2000199e:	683b      	ldr	r3, [r7, #0]
200019a0:	685a      	ldr	r2, [r3, #4]
200019a2:	687b      	ldr	r3, [r7, #4]
200019a4:	ebc3 0202 	rsb	r2, r3, r2
200019a8:	683b      	ldr	r3, [r7, #0]
200019aa:	605a      	str	r2, [r3, #4]
        node = node->next;
200019ac:	683b      	ldr	r3, [r7, #0]
200019ae:	691b      	ldr	r3, [r3, #16]
200019b0:	603b      	str	r3, [r7, #0]
	DBG("updating timers");
    // first, update all the time_left fields
    struct Timer* node = root;
    uint32_t elapsed = root->time_left;

    while (node) {
200019b2:	683b      	ldr	r3, [r7, #0]
200019b4:	2b00      	cmp	r3, #0
200019b6:	d1f2      	bne.n	2000199e <update_timers+0x22>
        node->time_left -= elapsed;
        node = node->next;
    }

    struct Handler* handlers_root = NULL;
200019b8:	f04f 0300 	mov.w	r3, #0
200019bc:	60bb      	str	r3, [r7, #8]
    struct Handler* handlers_tail = NULL;
200019be:	f04f 0300 	mov.w	r3, #0
200019c2:	60fb      	str	r3, [r7, #12]


    // second, deal with the zeroed timer
    while (root->time_left == 0) {
200019c4:	e042      	b.n	20001a4c <update_timers+0xd0>

        // handlers list tail insert
        struct Handler* new_handler = malloc(sizeof(struct Handler));
200019c6:	f04f 000c 	mov.w	r0, #12
200019ca:	f002 fab3 	bl	20003f34 <malloc>
200019ce:	4603      	mov	r3, r0
200019d0:	613b      	str	r3, [r7, #16]
        new_handler->handler = NULL;
200019d2:	693b      	ldr	r3, [r7, #16]
200019d4:	f04f 0200 	mov.w	r2, #0
200019d8:	601a      	str	r2, [r3, #0]
        new_handler->next = NULL;
200019da:	693b      	ldr	r3, [r7, #16]
200019dc:	f04f 0200 	mov.w	r2, #0
200019e0:	605a      	str	r2, [r3, #4]

        if (handlers_root == NULL) {
200019e2:	68bb      	ldr	r3, [r7, #8]
200019e4:	2b00      	cmp	r3, #0
200019e6:	d104      	bne.n	200019f2 <update_timers+0x76>
        	DBG("returining one handler");
            handlers_root = new_handler;
200019e8:	693b      	ldr	r3, [r7, #16]
200019ea:	60bb      	str	r3, [r7, #8]
            handlers_tail = new_handler;
200019ec:	693b      	ldr	r3, [r7, #16]
200019ee:	60fb      	str	r3, [r7, #12]
200019f0:	e004      	b.n	200019fc <update_timers+0x80>
        }
        else {
        	DBG("returining multiple handlers");
            handlers_tail->next = new_handler;
200019f2:	68fb      	ldr	r3, [r7, #12]
200019f4:	693a      	ldr	r2, [r7, #16]
200019f6:	605a      	str	r2, [r3, #4]
            handlers_tail = new_handler;
200019f8:	693b      	ldr	r3, [r7, #16]
200019fa:	60fb      	str	r3, [r7, #12]
        }
        // list is set, now just use new_handler


        // deal with the front timer in that list
        struct Timer* head = root;
200019fc:	f24a 63c4 	movw	r3, #42692	; 0xa6c4
20001a00:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a04:	681b      	ldr	r3, [r3, #0]
20001a06:	617b      	str	r3, [r7, #20]
        root = head->next;
20001a08:	697b      	ldr	r3, [r7, #20]
20001a0a:	691a      	ldr	r2, [r3, #16]
20001a0c:	f24a 63c4 	movw	r3, #42692	; 0xa6c4
20001a10:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a14:	601a      	str	r2, [r3, #0]

        new_handler->handler = head->handler;
20001a16:	697b      	ldr	r3, [r7, #20]
20001a18:	681a      	ldr	r2, [r3, #0]
20001a1a:	693b      	ldr	r3, [r7, #16]
20001a1c:	601a      	str	r2, [r3, #0]
        new_handler->arg = head->arg;
20001a1e:	697b      	ldr	r3, [r7, #20]
20001a20:	695a      	ldr	r2, [r3, #20]
20001a22:	693b      	ldr	r3, [r7, #16]
20001a24:	609a      	str	r2, [r3, #8]
        if (head->mode == ONE_SHOT) {
20001a26:	697b      	ldr	r3, [r7, #20]
20001a28:	68db      	ldr	r3, [r3, #12]
20001a2a:	2b01      	cmp	r3, #1
20001a2c:	d103      	bne.n	20001a36 <update_timers+0xba>
            free(head);
20001a2e:	6978      	ldr	r0, [r7, #20]
20001a30:	f002 fa78 	bl	20003f24 <free>
20001a34:	e00a      	b.n	20001a4c <update_timers+0xd0>
        }

        else {
            head->time_left = head->period;
20001a36:	697b      	ldr	r3, [r7, #20]
20001a38:	689a      	ldr	r2, [r3, #8]
20001a3a:	697b      	ldr	r3, [r7, #20]
20001a3c:	605a      	str	r2, [r3, #4]
            head->next = NULL;
20001a3e:	697b      	ldr	r3, [r7, #20]
20001a40:	f04f 0200 	mov.w	r2, #0
20001a44:	611a      	str	r2, [r3, #16]
            insert_timer(head);
20001a46:	6978      	ldr	r0, [r7, #20]
20001a48:	f7ff feea 	bl	20001820 <insert_timer>
    struct Handler* handlers_root = NULL;
    struct Handler* handlers_tail = NULL;


    // second, deal with the zeroed timer
    while (root->time_left == 0) {
20001a4c:	f24a 63c4 	movw	r3, #42692	; 0xa6c4
20001a50:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a54:	681b      	ldr	r3, [r3, #0]
20001a56:	685b      	ldr	r3, [r3, #4]
20001a58:	2b00      	cmp	r3, #0
20001a5a:	d0b4      	beq.n	200019c6 <update_timers+0x4a>
            head->next = NULL;
            insert_timer(head);
        }
    }

    return handlers_root;
20001a5c:	68bb      	ldr	r3, [r7, #8]
}
20001a5e:	4618      	mov	r0, r3
20001a60:	f107 0718 	add.w	r7, r7, #24
20001a64:	46bd      	mov	sp, r7
20001a66:	bd80      	pop	{r7, pc}

20001a68 <_end_delay_timer>:

// dumb delay timer callback lock
uint8_t delay_timer_lock;
void _end_delay_timer(void* null_arg) {
20001a68:	b480      	push	{r7}
20001a6a:	b083      	sub	sp, #12
20001a6c:	af00      	add	r7, sp, #0
20001a6e:	6078      	str	r0, [r7, #4]
	DBG("unlocking");
	delay_timer_lock = 0;
20001a70:	f24a 730d 	movw	r3, #42765	; 0xa70d
20001a74:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a78:	f04f 0200 	mov.w	r2, #0
20001a7c:	701a      	strb	r2, [r3, #0]
}
20001a7e:	f107 070c 	add.w	r7, r7, #12
20001a82:	46bd      	mov	sp, r7
20001a84:	bc80      	pop	{r7}
20001a86:	4770      	bx	lr

20001a88 <use_me_carefully_ms_delay_timer>:

void use_me_carefully_ms_delay_timer(uint32_t ms) {
20001a88:	b580      	push	{r7, lr}
20001a8a:	b082      	sub	sp, #8
20001a8c:	af00      	add	r7, sp, #0
20001a8e:	6078      	str	r0, [r7, #4]

	delay_timer_lock = 1;
20001a90:	f24a 730d 	movw	r3, #42765	; 0xa70d
20001a94:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a98:	f04f 0201 	mov.w	r2, #1
20001a9c:	701a      	strb	r2, [r3, #0]
	DBG("delaying for %d", ms);
	// start hardware timer with _end_timer callback
	add_timer_single((handler_t)_end_delay_timer, NULL, to_ticks(ms));
20001a9e:	6878      	ldr	r0, [r7, #4]
20001aa0:	f7ff ff54 	bl	2000194c <to_ticks>
20001aa4:	4603      	mov	r3, r0
20001aa6:	f641 2069 	movw	r0, #6761	; 0x1a69
20001aaa:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001aae:	f04f 0100 	mov.w	r1, #0
20001ab2:	461a      	mov	r2, r3
20001ab4:	f7ff ff28 	bl	20001908 <add_timer_single>
	start_hardware_timer();
20001ab8:	f7ff fe9e 	bl	200017f8 <start_hardware_timer>
	while (delay_timer_lock) {}
20001abc:	f24a 730d 	movw	r3, #42765	; 0xa70d
20001ac0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ac4:	781b      	ldrb	r3, [r3, #0]
20001ac6:	2b00      	cmp	r3, #0
20001ac8:	d1f8      	bne.n	20001abc <use_me_carefully_ms_delay_timer+0x34>
}
20001aca:	f107 0708 	add.w	r7, r7, #8
20001ace:	46bd      	mov	sp, r7
20001ad0:	bd80      	pop	{r7, pc}
20001ad2:	bf00      	nop

20001ad4 <_close>:

/*==============================================================================
 * Close a file.
 */
int _close(int file)
{
20001ad4:	b480      	push	{r7}
20001ad6:	b083      	sub	sp, #12
20001ad8:	af00      	add	r7, sp, #0
20001ada:	6078      	str	r0, [r7, #4]
    return -1;
20001adc:	f04f 33ff 	mov.w	r3, #4294967295
}
20001ae0:	4618      	mov	r0, r3
20001ae2:	f107 070c 	add.w	r7, r7, #12
20001ae6:	46bd      	mov	sp, r7
20001ae8:	bc80      	pop	{r7}
20001aea:	4770      	bx	lr

20001aec <_exit>:
{
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
20001aec:	b480      	push	{r7}
20001aee:	b083      	sub	sp, #12
20001af0:	af00      	add	r7, sp, #0
20001af2:	6078      	str	r0, [r7, #4]
20001af4:	e7fe      	b.n	20001af4 <_exit+0x8>
20001af6:	bf00      	nop

20001af8 <_fstat>:

/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
20001af8:	b480      	push	{r7}
20001afa:	b083      	sub	sp, #12
20001afc:	af00      	add	r7, sp, #0
20001afe:	6078      	str	r0, [r7, #4]
20001b00:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
20001b02:	683b      	ldr	r3, [r7, #0]
20001b04:	f44f 5200 	mov.w	r2, #8192	; 0x2000
20001b08:	605a      	str	r2, [r3, #4]
    return 0;
20001b0a:	f04f 0300 	mov.w	r3, #0
}
20001b0e:	4618      	mov	r0, r3
20001b10:	f107 070c 	add.w	r7, r7, #12
20001b14:	46bd      	mov	sp, r7
20001b16:	bc80      	pop	{r7}
20001b18:	4770      	bx	lr
20001b1a:	bf00      	nop

20001b1c <_isatty>:

/*==============================================================================
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
20001b1c:	b480      	push	{r7}
20001b1e:	b083      	sub	sp, #12
20001b20:	af00      	add	r7, sp, #0
20001b22:	6078      	str	r0, [r7, #4]
    return 1;
20001b24:	f04f 0301 	mov.w	r3, #1
}
20001b28:	4618      	mov	r0, r3
20001b2a:	f107 070c 	add.w	r7, r7, #12
20001b2e:	46bd      	mov	sp, r7
20001b30:	bc80      	pop	{r7}
20001b32:	4770      	bx	lr

20001b34 <_lseek>:

/*==============================================================================
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
20001b34:	b480      	push	{r7}
20001b36:	b085      	sub	sp, #20
20001b38:	af00      	add	r7, sp, #0
20001b3a:	60f8      	str	r0, [r7, #12]
20001b3c:	60b9      	str	r1, [r7, #8]
20001b3e:	607a      	str	r2, [r7, #4]
    return 0;
20001b40:	f04f 0300 	mov.w	r3, #0
}
20001b44:	4618      	mov	r0, r3
20001b46:	f107 0714 	add.w	r7, r7, #20
20001b4a:	46bd      	mov	sp, r7
20001b4c:	bc80      	pop	{r7}
20001b4e:	4770      	bx	lr

20001b50 <_read>:

/*==============================================================================
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
20001b50:	b480      	push	{r7}
20001b52:	b085      	sub	sp, #20
20001b54:	af00      	add	r7, sp, #0
20001b56:	60f8      	str	r0, [r7, #12]
20001b58:	60b9      	str	r1, [r7, #8]
20001b5a:	607a      	str	r2, [r7, #4]
    return 0;
20001b5c:	f04f 0300 	mov.w	r3, #0
}
20001b60:	4618      	mov	r0, r3
20001b62:	f107 0714 	add.w	r7, r7, #20
20001b66:	46bd      	mov	sp, r7
20001b68:	bc80      	pop	{r7}
20001b6a:	4770      	bx	lr

20001b6c <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
20001b6c:	b580      	push	{r7, lr}
20001b6e:	b084      	sub	sp, #16
20001b70:	af00      	add	r7, sp, #0
20001b72:	60f8      	str	r0, [r7, #12]
20001b74:	60b9      	str	r1, [r7, #8]
20001b76:	607a      	str	r2, [r7, #4]
20001b78:	603b      	str	r3, [r7, #0]
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
20001b7a:	f24a 63cc 	movw	r3, #42700	; 0xa6cc
20001b7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b82:	681b      	ldr	r3, [r3, #0]
20001b84:	2b00      	cmp	r3, #0
20001b86:	d110      	bne.n	20001baa <_write_r+0x3e>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
20001b88:	f24a 7038 	movw	r0, #42808	; 0xa738
20001b8c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001b90:	f44f 4161 	mov.w	r1, #57600	; 0xe100
20001b94:	f04f 0203 	mov.w	r2, #3
20001b98:	f000 f87e 	bl	20001c98 <MSS_UART_init>
        g_stdio_uart_init_done = 1;
20001b9c:	f24a 63cc 	movw	r3, #42700	; 0xa6cc
20001ba0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ba4:	f04f 0201 	mov.w	r2, #1
20001ba8:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
20001baa:	683b      	ldr	r3, [r7, #0]
20001bac:	f24a 7038 	movw	r0, #42808	; 0xa738
20001bb0:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001bb4:	6879      	ldr	r1, [r7, #4]
20001bb6:	461a      	mov	r2, r3
20001bb8:	f000 f970 	bl	20001e9c <MSS_UART_polled_tx>
    
    return len;
20001bbc:	683b      	ldr	r3, [r7, #0]
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
20001bbe:	4618      	mov	r0, r3
20001bc0:	f107 0710 	add.w	r7, r7, #16
20001bc4:	46bd      	mov	sp, r7
20001bc6:	bd80      	pop	{r7, pc}

20001bc8 <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
20001bc8:	b580      	push	{r7, lr}
20001bca:	b084      	sub	sp, #16
20001bcc:	af00      	add	r7, sp, #0
20001bce:	6078      	str	r0, [r7, #4]
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
20001bd0:	f24a 63d0 	movw	r3, #42704	; 0xa6d0
20001bd4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001bd8:	681b      	ldr	r3, [r3, #0]
20001bda:	2b00      	cmp	r3, #0
20001bdc:	d108      	bne.n	20001bf0 <_sbrk+0x28>
    {
      heap_end = &_end;
20001bde:	f24a 63d0 	movw	r3, #42704	; 0xa6d0
20001be2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001be6:	f64a 0270 	movw	r2, #43120	; 0xa870
20001bea:	f2c2 0200 	movt	r2, #8192	; 0x2000
20001bee:	601a      	str	r2, [r3, #0]
    }
    
    prev_heap_end = heap_end;
20001bf0:	f24a 63d0 	movw	r3, #42704	; 0xa6d0
20001bf4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001bf8:	681b      	ldr	r3, [r3, #0]
20001bfa:	60bb      	str	r3, [r7, #8]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
20001bfc:	f3ef 8308 	mrs	r3, MSP
20001c00:	60fb      	str	r3, [r7, #12]
    if (heap_end + incr > stack_ptr)
20001c02:	f24a 63d0 	movw	r3, #42704	; 0xa6d0
20001c06:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c0a:	681a      	ldr	r2, [r3, #0]
20001c0c:	687b      	ldr	r3, [r7, #4]
20001c0e:	441a      	add	r2, r3
20001c10:	68fb      	ldr	r3, [r7, #12]
20001c12:	429a      	cmp	r2, r3
20001c14:	d90f      	bls.n	20001c36 <_sbrk+0x6e>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
20001c16:	f04f 0000 	mov.w	r0, #0
20001c1a:	f04f 0101 	mov.w	r1, #1
20001c1e:	f649 52e4 	movw	r2, #40420	; 0x9de4
20001c22:	f2c2 0200 	movt	r2, #8192	; 0x2000
20001c26:	f04f 0319 	mov.w	r3, #25
20001c2a:	f7ff ff9f 	bl	20001b6c <_write_r>
      _exit (1);
20001c2e:	f04f 0001 	mov.w	r0, #1
20001c32:	f7ff ff5b 	bl	20001aec <_exit>
    }
  
    heap_end += incr;
20001c36:	f24a 63d0 	movw	r3, #42704	; 0xa6d0
20001c3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c3e:	681a      	ldr	r2, [r3, #0]
20001c40:	687b      	ldr	r3, [r7, #4]
20001c42:	441a      	add	r2, r3
20001c44:	f24a 63d0 	movw	r3, #42704	; 0xa6d0
20001c48:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c4c:	601a      	str	r2, [r3, #0]
    return (caddr_t) prev_heap_end;
20001c4e:	68bb      	ldr	r3, [r7, #8]
}
20001c50:	4618      	mov	r0, r3
20001c52:	f107 0710 	add.w	r7, r7, #16
20001c56:	46bd      	mov	sp, r7
20001c58:	bd80      	pop	{r7, pc}
20001c5a:	bf00      	nop

20001c5c <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20001c5c:	b480      	push	{r7}
20001c5e:	b083      	sub	sp, #12
20001c60:	af00      	add	r7, sp, #0
20001c62:	4603      	mov	r3, r0
20001c64:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001c66:	f24e 1300 	movw	r3, #57600	; 0xe100
20001c6a:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001c6e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20001c72:	ea4f 1252 	mov.w	r2, r2, lsr #5
20001c76:	88f9      	ldrh	r1, [r7, #6]
20001c78:	f001 011f 	and.w	r1, r1, #31
20001c7c:	f04f 0001 	mov.w	r0, #1
20001c80:	fa00 f101 	lsl.w	r1, r0, r1
20001c84:	f102 0260 	add.w	r2, r2, #96	; 0x60
20001c88:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20001c8c:	f107 070c 	add.w	r7, r7, #12
20001c90:	46bd      	mov	sp, r7
20001c92:	bc80      	pop	{r7}
20001c94:	4770      	bx	lr
20001c96:	bf00      	nop

20001c98 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
20001c98:	b580      	push	{r7, lr}
20001c9a:	b088      	sub	sp, #32
20001c9c:	af00      	add	r7, sp, #0
20001c9e:	60f8      	str	r0, [r7, #12]
20001ca0:	60b9      	str	r1, [r7, #8]
20001ca2:	4613      	mov	r3, r2
20001ca4:	71fb      	strb	r3, [r7, #7]
    uint16_t baud_value = 1U;
20001ca6:	f04f 0301 	mov.w	r3, #1
20001caa:	82fb      	strh	r3, [r7, #22]
    uint32_t pclk_freq = 0U;
20001cac:	f04f 0300 	mov.w	r3, #0
20001cb0:	61bb      	str	r3, [r7, #24]
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001cb2:	68fa      	ldr	r2, [r7, #12]
20001cb4:	f24a 7338 	movw	r3, #42808	; 0xa738
20001cb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001cbc:	429a      	cmp	r2, r3
20001cbe:	d007      	beq.n	20001cd0 <MSS_UART_init+0x38>
20001cc0:	68fa      	ldr	r2, [r7, #12]
20001cc2:	f24a 7310 	movw	r3, #42768	; 0xa710
20001cc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001cca:	429a      	cmp	r2, r3
20001ccc:	d000      	beq.n	20001cd0 <MSS_UART_init+0x38>
20001cce:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
20001cd0:	68bb      	ldr	r3, [r7, #8]
20001cd2:	2b00      	cmp	r3, #0
20001cd4:	d100      	bne.n	20001cd8 <MSS_UART_init+0x40>
20001cd6:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
20001cd8:	f001 f94e 	bl	20002f78 <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
20001cdc:	68fa      	ldr	r2, [r7, #12]
20001cde:	f24a 7338 	movw	r3, #42808	; 0xa738
20001ce2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ce6:	429a      	cmp	r2, r3
20001ce8:	d12e      	bne.n	20001d48 <MSS_UART_init+0xb0>
    {
        this_uart->hw_reg = UART0;
20001cea:	68fb      	ldr	r3, [r7, #12]
20001cec:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
20001cf0:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
20001cf2:	68fb      	ldr	r3, [r7, #12]
20001cf4:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
20001cf8:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
20001cfa:	68fb      	ldr	r3, [r7, #12]
20001cfc:	f04f 020a 	mov.w	r2, #10
20001d00:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
20001d02:	f24a 135c 	movw	r3, #41308	; 0xa15c
20001d06:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d0a:	681b      	ldr	r3, [r3, #0]
20001d0c:	61bb      	str	r3, [r7, #24]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
20001d0e:	f242 0300 	movw	r3, #8192	; 0x2000
20001d12:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001d16:	f242 0200 	movw	r2, #8192	; 0x2000
20001d1a:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001d1e:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001d20:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20001d24:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
20001d26:	f04f 000a 	mov.w	r0, #10
20001d2a:	f7ff ff97 	bl	20001c5c <NVIC_ClearPendingIRQ>
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
20001d2e:	f242 0300 	movw	r3, #8192	; 0x2000
20001d32:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001d36:	f242 0200 	movw	r2, #8192	; 0x2000
20001d3a:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001d3e:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001d40:	f022 0280 	bic.w	r2, r2, #128	; 0x80
20001d44:	631a      	str	r2, [r3, #48]	; 0x30
20001d46:	e031      	b.n	20001dac <MSS_UART_init+0x114>
    }
    else
    {
        this_uart->hw_reg = UART1;
20001d48:	68fa      	ldr	r2, [r7, #12]
20001d4a:	f240 0300 	movw	r3, #0
20001d4e:	f2c4 0301 	movt	r3, #16385	; 0x4001
20001d52:	6013      	str	r3, [r2, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
20001d54:	68fa      	ldr	r2, [r7, #12]
20001d56:	f240 0300 	movw	r3, #0
20001d5a:	f2c4 2320 	movt	r3, #16928	; 0x4220
20001d5e:	6053      	str	r3, [r2, #4]
        this_uart->irqn = UART1_IRQn;
20001d60:	68fb      	ldr	r3, [r7, #12]
20001d62:	f04f 020b 	mov.w	r2, #11
20001d66:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK1;
20001d68:	f24a 1360 	movw	r3, #41312	; 0xa160
20001d6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d70:	681b      	ldr	r3, [r3, #0]
20001d72:	61bb      	str	r3, [r7, #24]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
20001d74:	f242 0300 	movw	r3, #8192	; 0x2000
20001d78:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001d7c:	f242 0200 	movw	r2, #8192	; 0x2000
20001d80:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001d84:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001d86:	f442 7280 	orr.w	r2, r2, #256	; 0x100
20001d8a:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
20001d8c:	f04f 000b 	mov.w	r0, #11
20001d90:	f7ff ff64 	bl	20001c5c <NVIC_ClearPendingIRQ>
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
20001d94:	f242 0300 	movw	r3, #8192	; 0x2000
20001d98:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001d9c:	f242 0200 	movw	r2, #8192	; 0x2000
20001da0:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001da4:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001da6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
20001daa:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
20001dac:	68fb      	ldr	r3, [r7, #12]
20001dae:	681b      	ldr	r3, [r3, #0]
20001db0:	f04f 0200 	mov.w	r2, #0
20001db4:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
20001db6:	68bb      	ldr	r3, [r7, #8]
20001db8:	2b00      	cmp	r3, #0
20001dba:	d021      	beq.n	20001e00 <MSS_UART_init+0x168>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
20001dbc:	69ba      	ldr	r2, [r7, #24]
20001dbe:	68bb      	ldr	r3, [r7, #8]
20001dc0:	fbb2 f3f3 	udiv	r3, r2, r3
20001dc4:	61fb      	str	r3, [r7, #28]
        if( baud_value_l & 0x00000008U )
20001dc6:	69fb      	ldr	r3, [r7, #28]
20001dc8:	f003 0308 	and.w	r3, r3, #8
20001dcc:	2b00      	cmp	r3, #0
20001dce:	d006      	beq.n	20001dde <MSS_UART_init+0x146>
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
20001dd0:	69fb      	ldr	r3, [r7, #28]
20001dd2:	ea4f 1313 	mov.w	r3, r3, lsr #4
20001dd6:	f103 0301 	add.w	r3, r3, #1
20001dda:	61fb      	str	r3, [r7, #28]
20001ddc:	e003      	b.n	20001de6 <MSS_UART_init+0x14e>
        }
        else
        {
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
20001dde:	69fb      	ldr	r3, [r7, #28]
20001de0:	ea4f 1313 	mov.w	r3, r3, lsr #4
20001de4:	61fb      	str	r3, [r7, #28]
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
20001de6:	69fa      	ldr	r2, [r7, #28]
20001de8:	f64f 73ff 	movw	r3, #65535	; 0xffff
20001dec:	429a      	cmp	r2, r3
20001dee:	d900      	bls.n	20001df2 <MSS_UART_init+0x15a>
20001df0:	be00      	bkpt	0x0000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
20001df2:	69fa      	ldr	r2, [r7, #28]
20001df4:	f64f 73ff 	movw	r3, #65535	; 0xffff
20001df8:	429a      	cmp	r2, r3
20001dfa:	d801      	bhi.n	20001e00 <MSS_UART_init+0x168>
        {
            baud_value = (uint16_t)baud_value_l;
20001dfc:	69fb      	ldr	r3, [r7, #28]
20001dfe:	82fb      	strh	r3, [r7, #22]
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
20001e00:	68fb      	ldr	r3, [r7, #12]
20001e02:	685b      	ldr	r3, [r3, #4]
20001e04:	f04f 0201 	mov.w	r2, #1
20001e08:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
20001e0c:	68fb      	ldr	r3, [r7, #12]
20001e0e:	681b      	ldr	r3, [r3, #0]
20001e10:	8afa      	ldrh	r2, [r7, #22]
20001e12:	ea4f 2212 	mov.w	r2, r2, lsr #8
20001e16:	b292      	uxth	r2, r2
20001e18:	b2d2      	uxtb	r2, r2
20001e1a:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
20001e1c:	68fb      	ldr	r3, [r7, #12]
20001e1e:	681b      	ldr	r3, [r3, #0]
20001e20:	8afa      	ldrh	r2, [r7, #22]
20001e22:	b2d2      	uxtb	r2, r2
20001e24:	701a      	strb	r2, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
20001e26:	68fb      	ldr	r3, [r7, #12]
20001e28:	685b      	ldr	r3, [r3, #4]
20001e2a:	f04f 0200 	mov.w	r2, #0
20001e2e:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
20001e32:	68fb      	ldr	r3, [r7, #12]
20001e34:	681b      	ldr	r3, [r3, #0]
20001e36:	79fa      	ldrb	r2, [r7, #7]
20001e38:	731a      	strb	r2, [r3, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
20001e3a:	68fb      	ldr	r3, [r7, #12]
20001e3c:	681b      	ldr	r3, [r3, #0]
20001e3e:	f04f 020e 	mov.w	r2, #14
20001e42:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
20001e44:	68fb      	ldr	r3, [r7, #12]
20001e46:	685b      	ldr	r3, [r3, #4]
20001e48:	f04f 0200 	mov.w	r2, #0
20001e4c:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
20001e50:	68fb      	ldr	r3, [r7, #12]
20001e52:	f04f 0200 	mov.w	r2, #0
20001e56:	611a      	str	r2, [r3, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
20001e58:	68fb      	ldr	r3, [r7, #12]
20001e5a:	f04f 0200 	mov.w	r2, #0
20001e5e:	60da      	str	r2, [r3, #12]
    this_uart->tx_idx = 0U;
20001e60:	68fb      	ldr	r3, [r7, #12]
20001e62:	f04f 0200 	mov.w	r2, #0
20001e66:	615a      	str	r2, [r3, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
20001e68:	68fb      	ldr	r3, [r7, #12]
20001e6a:	f04f 0200 	mov.w	r2, #0
20001e6e:	61da      	str	r2, [r3, #28]
    this_uart->tx_handler       = default_tx_handler;
20001e70:	68fa      	ldr	r2, [r7, #12]
20001e72:	f242 136d 	movw	r3, #8557	; 0x216d
20001e76:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e7a:	6213      	str	r3, [r2, #32]
    this_uart->linests_handler  = NULL_HANDLER;
20001e7c:	68fb      	ldr	r3, [r7, #12]
20001e7e:	f04f 0200 	mov.w	r2, #0
20001e82:	619a      	str	r2, [r3, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
20001e84:	68fb      	ldr	r3, [r7, #12]
20001e86:	f04f 0200 	mov.w	r2, #0
20001e8a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
20001e8c:	68fb      	ldr	r3, [r7, #12]
20001e8e:	f04f 0200 	mov.w	r2, #0
20001e92:	729a      	strb	r2, [r3, #10]
}
20001e94:	f107 0720 	add.w	r7, r7, #32
20001e98:	46bd      	mov	sp, r7
20001e9a:	bd80      	pop	{r7, pc}

20001e9c <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
20001e9c:	b480      	push	{r7}
20001e9e:	b089      	sub	sp, #36	; 0x24
20001ea0:	af00      	add	r7, sp, #0
20001ea2:	60f8      	str	r0, [r7, #12]
20001ea4:	60b9      	str	r1, [r7, #8]
20001ea6:	607a      	str	r2, [r7, #4]
    uint32_t char_idx = 0U;
20001ea8:	f04f 0300 	mov.w	r3, #0
20001eac:	613b      	str	r3, [r7, #16]
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001eae:	68fa      	ldr	r2, [r7, #12]
20001eb0:	f24a 7338 	movw	r3, #42808	; 0xa738
20001eb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001eb8:	429a      	cmp	r2, r3
20001eba:	d007      	beq.n	20001ecc <MSS_UART_polled_tx+0x30>
20001ebc:	68fa      	ldr	r2, [r7, #12]
20001ebe:	f24a 7310 	movw	r3, #42768	; 0xa710
20001ec2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ec6:	429a      	cmp	r2, r3
20001ec8:	d000      	beq.n	20001ecc <MSS_UART_polled_tx+0x30>
20001eca:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
20001ecc:	68bb      	ldr	r3, [r7, #8]
20001ece:	2b00      	cmp	r3, #0
20001ed0:	d100      	bne.n	20001ed4 <MSS_UART_polled_tx+0x38>
20001ed2:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
20001ed4:	687b      	ldr	r3, [r7, #4]
20001ed6:	2b00      	cmp	r3, #0
20001ed8:	d100      	bne.n	20001edc <MSS_UART_polled_tx+0x40>
20001eda:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001edc:	68fa      	ldr	r2, [r7, #12]
20001ede:	f24a 7338 	movw	r3, #42808	; 0xa738
20001ee2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ee6:	429a      	cmp	r2, r3
20001ee8:	d006      	beq.n	20001ef8 <MSS_UART_polled_tx+0x5c>
20001eea:	68fa      	ldr	r2, [r7, #12]
20001eec:	f24a 7310 	movw	r3, #42768	; 0xa710
20001ef0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ef4:	429a      	cmp	r2, r3
20001ef6:	d13d      	bne.n	20001f74 <MSS_UART_polled_tx+0xd8>
20001ef8:	68bb      	ldr	r3, [r7, #8]
20001efa:	2b00      	cmp	r3, #0
20001efc:	d03a      	beq.n	20001f74 <MSS_UART_polled_tx+0xd8>
20001efe:	687b      	ldr	r3, [r7, #4]
20001f00:	2b00      	cmp	r3, #0
20001f02:	d037      	beq.n	20001f74 <MSS_UART_polled_tx+0xd8>
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
20001f04:	68fb      	ldr	r3, [r7, #12]
20001f06:	681b      	ldr	r3, [r3, #0]
20001f08:	7d1b      	ldrb	r3, [r3, #20]
20001f0a:	76fb      	strb	r3, [r7, #27]
            this_uart->status |= status;
20001f0c:	68fb      	ldr	r3, [r7, #12]
20001f0e:	7a9a      	ldrb	r2, [r3, #10]
20001f10:	7efb      	ldrb	r3, [r7, #27]
20001f12:	ea42 0303 	orr.w	r3, r2, r3
20001f16:	b2da      	uxtb	r2, r3
20001f18:	68fb      	ldr	r3, [r7, #12]
20001f1a:	729a      	strb	r2, [r3, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
20001f1c:	7efb      	ldrb	r3, [r7, #27]
20001f1e:	f003 0320 	and.w	r3, r3, #32
20001f22:	2b00      	cmp	r3, #0
20001f24:	d023      	beq.n	20001f6e <MSS_UART_polled_tx+0xd2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;
20001f26:	f04f 0310 	mov.w	r3, #16
20001f2a:	61fb      	str	r3, [r7, #28]

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
20001f2c:	687b      	ldr	r3, [r7, #4]
20001f2e:	2b0f      	cmp	r3, #15
20001f30:	d801      	bhi.n	20001f36 <MSS_UART_polled_tx+0x9a>
                {
                    fill_size = tx_size;
20001f32:	687b      	ldr	r3, [r7, #4]
20001f34:	61fb      	str	r3, [r7, #28]
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20001f36:	f04f 0300 	mov.w	r3, #0
20001f3a:	617b      	str	r3, [r7, #20]
20001f3c:	e00e      	b.n	20001f5c <MSS_UART_polled_tx+0xc0>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
20001f3e:	68fb      	ldr	r3, [r7, #12]
20001f40:	681b      	ldr	r3, [r3, #0]
20001f42:	68b9      	ldr	r1, [r7, #8]
20001f44:	693a      	ldr	r2, [r7, #16]
20001f46:	440a      	add	r2, r1
20001f48:	7812      	ldrb	r2, [r2, #0]
20001f4a:	701a      	strb	r2, [r3, #0]
20001f4c:	693b      	ldr	r3, [r7, #16]
20001f4e:	f103 0301 	add.w	r3, r3, #1
20001f52:	613b      	str	r3, [r7, #16]
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20001f54:	697b      	ldr	r3, [r7, #20]
20001f56:	f103 0301 	add.w	r3, r3, #1
20001f5a:	617b      	str	r3, [r7, #20]
20001f5c:	697a      	ldr	r2, [r7, #20]
20001f5e:	69fb      	ldr	r3, [r7, #28]
20001f60:	429a      	cmp	r2, r3
20001f62:	d3ec      	bcc.n	20001f3e <MSS_UART_polled_tx+0xa2>
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
20001f64:	687a      	ldr	r2, [r7, #4]
20001f66:	697b      	ldr	r3, [r7, #20]
20001f68:	ebc3 0302 	rsb	r3, r3, r2
20001f6c:	607b      	str	r3, [r7, #4]
            }
        }while( tx_size );
20001f6e:	687b      	ldr	r3, [r7, #4]
20001f70:	2b00      	cmp	r3, #0
20001f72:	d1c7      	bne.n	20001f04 <MSS_UART_polled_tx+0x68>
    }
}
20001f74:	f107 0724 	add.w	r7, r7, #36	; 0x24
20001f78:	46bd      	mov	sp, r7
20001f7a:	bc80      	pop	{r7}
20001f7c:	4770      	bx	lr
20001f7e:	bf00      	nop

20001f80 <MSS_UART_polled_tx_string>:
MSS_UART_polled_tx_string
(
    mss_uart_instance_t * this_uart,
    const uint8_t * p_sz_string
)
{
20001f80:	b480      	push	{r7}
20001f82:	b087      	sub	sp, #28
20001f84:	af00      	add	r7, sp, #0
20001f86:	6078      	str	r0, [r7, #4]
20001f88:	6039      	str	r1, [r7, #0]
    uint32_t char_idx = 0U;
20001f8a:	f04f 0300 	mov.w	r3, #0
20001f8e:	60bb      	str	r3, [r7, #8]
    uint32_t fill_size;
    uint_fast8_t data_byte;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001f90:	687a      	ldr	r2, [r7, #4]
20001f92:	f24a 7338 	movw	r3, #42808	; 0xa738
20001f96:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001f9a:	429a      	cmp	r2, r3
20001f9c:	d007      	beq.n	20001fae <MSS_UART_polled_tx_string+0x2e>
20001f9e:	687a      	ldr	r2, [r7, #4]
20001fa0:	f24a 7310 	movw	r3, #42768	; 0xa710
20001fa4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001fa8:	429a      	cmp	r2, r3
20001faa:	d000      	beq.n	20001fae <MSS_UART_polled_tx_string+0x2e>
20001fac:	be00      	bkpt	0x0000
    ASSERT( p_sz_string != ( (uint8_t *)0 ) );
20001fae:	683b      	ldr	r3, [r7, #0]
20001fb0:	2b00      	cmp	r3, #0
20001fb2:	d100      	bne.n	20001fb6 <MSS_UART_polled_tx_string+0x36>
20001fb4:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001fb6:	687a      	ldr	r2, [r7, #4]
20001fb8:	f24a 7338 	movw	r3, #42808	; 0xa738
20001fbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001fc0:	429a      	cmp	r2, r3
20001fc2:	d006      	beq.n	20001fd2 <MSS_UART_polled_tx_string+0x52>
20001fc4:	687a      	ldr	r2, [r7, #4]
20001fc6:	f24a 7310 	movw	r3, #42768	; 0xa710
20001fca:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001fce:	429a      	cmp	r2, r3
20001fd0:	d138      	bne.n	20002044 <MSS_UART_polled_tx_string+0xc4>
20001fd2:	683b      	ldr	r3, [r7, #0]
20001fd4:	2b00      	cmp	r3, #0
20001fd6:	d035      	beq.n	20002044 <MSS_UART_polled_tx_string+0xc4>
          ( p_sz_string != ( (uint8_t *)0 ) ) )
    {
        /* Get the first data byte from the input buffer */
        data_byte = (uint_fast8_t)p_sz_string[char_idx];
20001fd8:	683a      	ldr	r2, [r7, #0]
20001fda:	68bb      	ldr	r3, [r7, #8]
20001fdc:	4413      	add	r3, r2
20001fde:	781b      	ldrb	r3, [r3, #0]
20001fe0:	613b      	str	r3, [r7, #16]

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
20001fe2:	e02c      	b.n	2000203e <MSS_UART_polled_tx_string+0xbe>
        {
            /* Wait until TX FIFO is empty. */
            do {
                status = this_uart->hw_reg->LSR;
20001fe4:	687b      	ldr	r3, [r7, #4]
20001fe6:	681b      	ldr	r3, [r3, #0]
20001fe8:	7d1b      	ldrb	r3, [r3, #20]
20001fea:	75fb      	strb	r3, [r7, #23]
                this_uart->status |= status;
20001fec:	687b      	ldr	r3, [r7, #4]
20001fee:	7a9a      	ldrb	r2, [r3, #10]
20001ff0:	7dfb      	ldrb	r3, [r7, #23]
20001ff2:	ea42 0303 	orr.w	r3, r2, r3
20001ff6:	b2da      	uxtb	r2, r3
20001ff8:	687b      	ldr	r3, [r7, #4]
20001ffa:	729a      	strb	r2, [r3, #10]
            } while ( !( status & MSS_UART_THRE ) );
20001ffc:	7dfb      	ldrb	r3, [r7, #23]
20001ffe:	f003 0320 	and.w	r3, r3, #32
20002002:	2b00      	cmp	r3, #0
20002004:	d0ee      	beq.n	20001fe4 <MSS_UART_polled_tx_string+0x64>

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
20002006:	f04f 0300 	mov.w	r3, #0
2000200a:	60fb      	str	r3, [r7, #12]
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
2000200c:	e011      	b.n	20002032 <MSS_UART_polled_tx_string+0xb2>
            {
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
2000200e:	687b      	ldr	r3, [r7, #4]
20002010:	681b      	ldr	r3, [r3, #0]
20002012:	693a      	ldr	r2, [r7, #16]
20002014:	b2d2      	uxtb	r2, r2
20002016:	701a      	strb	r2, [r3, #0]
                ++fill_size;
20002018:	68fb      	ldr	r3, [r7, #12]
2000201a:	f103 0301 	add.w	r3, r3, #1
2000201e:	60fb      	str	r3, [r7, #12]
                char_idx++;
20002020:	68bb      	ldr	r3, [r7, #8]
20002022:	f103 0301 	add.w	r3, r3, #1
20002026:	60bb      	str	r3, [r7, #8]
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
20002028:	683a      	ldr	r2, [r7, #0]
2000202a:	68bb      	ldr	r3, [r7, #8]
2000202c:	4413      	add	r3, r2
2000202e:	781b      	ldrb	r3, [r3, #0]
20002030:	613b      	str	r3, [r7, #16]

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
20002032:	693b      	ldr	r3, [r7, #16]
20002034:	2b00      	cmp	r3, #0
20002036:	d002      	beq.n	2000203e <MSS_UART_polled_tx_string+0xbe>
20002038:	68fb      	ldr	r3, [r7, #12]
2000203a:	2b0f      	cmp	r3, #15
2000203c:	d9e7      	bls.n	2000200e <MSS_UART_polled_tx_string+0x8e>

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
2000203e:	693b      	ldr	r3, [r7, #16]
20002040:	2b00      	cmp	r3, #0
20002042:	d1cf      	bne.n	20001fe4 <MSS_UART_polled_tx_string+0x64>
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
            }
        }
    }
}
20002044:	f107 071c 	add.w	r7, r7, #28
20002048:	46bd      	mov	sp, r7
2000204a:	bc80      	pop	{r7}
2000204c:	4770      	bx	lr
2000204e:	bf00      	nop

20002050 <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
20002050:	b580      	push	{r7, lr}
20002052:	b084      	sub	sp, #16
20002054:	af00      	add	r7, sp, #0
20002056:	6078      	str	r0, [r7, #4]
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20002058:	687a      	ldr	r2, [r7, #4]
2000205a:	f24a 7338 	movw	r3, #42808	; 0xa738
2000205e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002062:	429a      	cmp	r2, r3
20002064:	d007      	beq.n	20002076 <MSS_UART_isr+0x26>
20002066:	687a      	ldr	r2, [r7, #4]
20002068:	f24a 7310 	movw	r3, #42768	; 0xa710
2000206c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002070:	429a      	cmp	r2, r3
20002072:	d000      	beq.n	20002076 <MSS_UART_isr+0x26>
20002074:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
20002076:	687a      	ldr	r2, [r7, #4]
20002078:	f24a 7338 	movw	r3, #42808	; 0xa738
2000207c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002080:	429a      	cmp	r2, r3
20002082:	d006      	beq.n	20002092 <MSS_UART_isr+0x42>
20002084:	687a      	ldr	r2, [r7, #4]
20002086:	f24a 7310 	movw	r3, #42768	; 0xa710
2000208a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000208e:	429a      	cmp	r2, r3
20002090:	d167      	bne.n	20002162 <MSS_UART_isr+0x112>
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
20002092:	687b      	ldr	r3, [r7, #4]
20002094:	681b      	ldr	r3, [r3, #0]
20002096:	7a1b      	ldrb	r3, [r3, #8]
20002098:	b2db      	uxtb	r3, r3
2000209a:	f003 030f 	and.w	r3, r3, #15
2000209e:	73fb      	strb	r3, [r7, #15]

        switch ( iirf )
200020a0:	7bfb      	ldrb	r3, [r7, #15]
200020a2:	2b0c      	cmp	r3, #12
200020a4:	d854      	bhi.n	20002150 <MSS_UART_isr+0x100>
200020a6:	a201      	add	r2, pc, #4	; (adr r2, 200020ac <MSS_UART_isr+0x5c>)
200020a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
200020ac:	200020e1 	.word	0x200020e1
200020b0:	20002151 	.word	0x20002151
200020b4:	200020fd 	.word	0x200020fd
200020b8:	20002151 	.word	0x20002151
200020bc:	20002119 	.word	0x20002119
200020c0:	20002151 	.word	0x20002151
200020c4:	20002135 	.word	0x20002135
200020c8:	20002151 	.word	0x20002151
200020cc:	20002151 	.word	0x20002151
200020d0:	20002151 	.word	0x20002151
200020d4:	20002151 	.word	0x20002151
200020d8:	20002151 	.word	0x20002151
200020dc:	20002119 	.word	0x20002119
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
200020e0:	687b      	ldr	r3, [r7, #4]
200020e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
200020e4:	2b00      	cmp	r3, #0
200020e6:	d100      	bne.n	200020ea <MSS_UART_isr+0x9a>
200020e8:	be00      	bkpt	0x0000
                if( NULL_HANDLER != this_uart->modemsts_handler )
200020ea:	687b      	ldr	r3, [r7, #4]
200020ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
200020ee:	2b00      	cmp	r3, #0
200020f0:	d030      	beq.n	20002154 <MSS_UART_isr+0x104>
                {
                   (*(this_uart->modemsts_handler))( this_uart );
200020f2:	687b      	ldr	r3, [r7, #4]
200020f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
200020f6:	6878      	ldr	r0, [r7, #4]
200020f8:	4798      	blx	r3
                }
            }
            break;
200020fa:	e032      	b.n	20002162 <MSS_UART_isr+0x112>

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
200020fc:	687b      	ldr	r3, [r7, #4]
200020fe:	6a1b      	ldr	r3, [r3, #32]
20002100:	2b00      	cmp	r3, #0
20002102:	d100      	bne.n	20002106 <MSS_UART_isr+0xb6>
20002104:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->tx_handler )
20002106:	687b      	ldr	r3, [r7, #4]
20002108:	6a1b      	ldr	r3, [r3, #32]
2000210a:	2b00      	cmp	r3, #0
2000210c:	d024      	beq.n	20002158 <MSS_UART_isr+0x108>
                {
                    (*(this_uart->tx_handler))( this_uart );
2000210e:	687b      	ldr	r3, [r7, #4]
20002110:	6a1b      	ldr	r3, [r3, #32]
20002112:	6878      	ldr	r0, [r7, #4]
20002114:	4798      	blx	r3
                }
            }
            break;
20002116:	e024      	b.n	20002162 <MSS_UART_isr+0x112>

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
20002118:	687b      	ldr	r3, [r7, #4]
2000211a:	69db      	ldr	r3, [r3, #28]
2000211c:	2b00      	cmp	r3, #0
2000211e:	d100      	bne.n	20002122 <MSS_UART_isr+0xd2>
20002120:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->rx_handler )
20002122:	687b      	ldr	r3, [r7, #4]
20002124:	69db      	ldr	r3, [r3, #28]
20002126:	2b00      	cmp	r3, #0
20002128:	d018      	beq.n	2000215c <MSS_UART_isr+0x10c>
                {
                    (*(this_uart->rx_handler))( this_uart );
2000212a:	687b      	ldr	r3, [r7, #4]
2000212c:	69db      	ldr	r3, [r3, #28]
2000212e:	6878      	ldr	r0, [r7, #4]
20002130:	4798      	blx	r3
                }
            }
            break;
20002132:	e016      	b.n	20002162 <MSS_UART_isr+0x112>

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
20002134:	687b      	ldr	r3, [r7, #4]
20002136:	699b      	ldr	r3, [r3, #24]
20002138:	2b00      	cmp	r3, #0
2000213a:	d100      	bne.n	2000213e <MSS_UART_isr+0xee>
2000213c:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->linests_handler )
2000213e:	687b      	ldr	r3, [r7, #4]
20002140:	699b      	ldr	r3, [r3, #24]
20002142:	2b00      	cmp	r3, #0
20002144:	d00c      	beq.n	20002160 <MSS_UART_isr+0x110>
                {
                   (*(this_uart->linests_handler))( this_uart );
20002146:	687b      	ldr	r3, [r7, #4]
20002148:	699b      	ldr	r3, [r3, #24]
2000214a:	6878      	ldr	r0, [r7, #4]
2000214c:	4798      	blx	r3
                }
            }
            break;
2000214e:	e008      	b.n	20002162 <MSS_UART_isr+0x112>

            default:
            {
                ASSERT( INVALID_INTERRUPT );
20002150:	be00      	bkpt	0x0000
20002152:	e006      	b.n	20002162 <MSS_UART_isr+0x112>
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
                }
            }
            break;
20002154:	bf00      	nop
20002156:	e004      	b.n	20002162 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
                }
            }
            break;
20002158:	bf00      	nop
2000215a:	e002      	b.n	20002162 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
                }
            }
            break;
2000215c:	bf00      	nop
2000215e:	e000      	b.n	20002162 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
                }
            }
            break;
20002160:	bf00      	nop
                ASSERT( INVALID_INTERRUPT );
            }
            break;
        }
    }
}
20002162:	f107 0710 	add.w	r7, r7, #16
20002166:	46bd      	mov	sp, r7
20002168:	bd80      	pop	{r7, pc}
2000216a:	bf00      	nop

2000216c <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
2000216c:	b480      	push	{r7}
2000216e:	b087      	sub	sp, #28
20002170:	af00      	add	r7, sp, #0
20002172:	6078      	str	r0, [r7, #4]
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20002174:	687a      	ldr	r2, [r7, #4]
20002176:	f24a 7338 	movw	r3, #42808	; 0xa738
2000217a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000217e:	429a      	cmp	r2, r3
20002180:	d007      	beq.n	20002192 <default_tx_handler+0x26>
20002182:	687a      	ldr	r2, [r7, #4]
20002184:	f24a 7310 	movw	r3, #42768	; 0xa710
20002188:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000218c:	429a      	cmp	r2, r3
2000218e:	d000      	beq.n	20002192 <default_tx_handler+0x26>
20002190:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
20002192:	687b      	ldr	r3, [r7, #4]
20002194:	68db      	ldr	r3, [r3, #12]
20002196:	2b00      	cmp	r3, #0
20002198:	d100      	bne.n	2000219c <default_tx_handler+0x30>
2000219a:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
2000219c:	687b      	ldr	r3, [r7, #4]
2000219e:	691b      	ldr	r3, [r3, #16]
200021a0:	2b00      	cmp	r3, #0
200021a2:	d100      	bne.n	200021a6 <default_tx_handler+0x3a>
200021a4:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200021a6:	687a      	ldr	r2, [r7, #4]
200021a8:	f24a 7338 	movw	r3, #42808	; 0xa738
200021ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
200021b0:	429a      	cmp	r2, r3
200021b2:	d006      	beq.n	200021c2 <default_tx_handler+0x56>
200021b4:	687a      	ldr	r2, [r7, #4]
200021b6:	f24a 7310 	movw	r3, #42768	; 0xa710
200021ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
200021be:	429a      	cmp	r2, r3
200021c0:	d152      	bne.n	20002268 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
200021c2:	687b      	ldr	r3, [r7, #4]
200021c4:	68db      	ldr	r3, [r3, #12]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200021c6:	2b00      	cmp	r3, #0
200021c8:	d04e      	beq.n	20002268 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
200021ca:	687b      	ldr	r3, [r7, #4]
200021cc:	691b      	ldr	r3, [r3, #16]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200021ce:	2b00      	cmp	r3, #0
200021d0:	d04a      	beq.n	20002268 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
200021d2:	687b      	ldr	r3, [r7, #4]
200021d4:	681b      	ldr	r3, [r3, #0]
200021d6:	7d1b      	ldrb	r3, [r3, #20]
200021d8:	72fb      	strb	r3, [r7, #11]
        this_uart->status |= status;
200021da:	687b      	ldr	r3, [r7, #4]
200021dc:	7a9a      	ldrb	r2, [r3, #10]
200021de:	7afb      	ldrb	r3, [r7, #11]
200021e0:	ea42 0303 	orr.w	r3, r2, r3
200021e4:	b2da      	uxtb	r2, r3
200021e6:	687b      	ldr	r3, [r7, #4]
200021e8:	729a      	strb	r2, [r3, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
200021ea:	7afb      	ldrb	r3, [r7, #11]
200021ec:	f003 0320 	and.w	r3, r3, #32
200021f0:	2b00      	cmp	r3, #0
200021f2:	d029      	beq.n	20002248 <default_tx_handler+0xdc>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
200021f4:	f04f 0310 	mov.w	r3, #16
200021f8:	613b      	str	r3, [r7, #16]
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
200021fa:	687b      	ldr	r3, [r7, #4]
200021fc:	691a      	ldr	r2, [r3, #16]
200021fe:	687b      	ldr	r3, [r7, #4]
20002200:	695b      	ldr	r3, [r3, #20]
20002202:	ebc3 0302 	rsb	r3, r3, r2
20002206:	617b      	str	r3, [r7, #20]

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
20002208:	697b      	ldr	r3, [r7, #20]
2000220a:	2b0f      	cmp	r3, #15
2000220c:	d801      	bhi.n	20002212 <default_tx_handler+0xa6>
            {
                fill_size = tx_remain;
2000220e:	697b      	ldr	r3, [r7, #20]
20002210:	613b      	str	r3, [r7, #16]
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
20002212:	f04f 0300 	mov.w	r3, #0
20002216:	60fb      	str	r3, [r7, #12]
20002218:	e012      	b.n	20002240 <default_tx_handler+0xd4>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
2000221a:	687b      	ldr	r3, [r7, #4]
2000221c:	681b      	ldr	r3, [r3, #0]
2000221e:	687a      	ldr	r2, [r7, #4]
20002220:	68d1      	ldr	r1, [r2, #12]
20002222:	687a      	ldr	r2, [r7, #4]
20002224:	6952      	ldr	r2, [r2, #20]
20002226:	440a      	add	r2, r1
20002228:	7812      	ldrb	r2, [r2, #0]
2000222a:	701a      	strb	r2, [r3, #0]
                ++this_uart->tx_idx;
2000222c:	687b      	ldr	r3, [r7, #4]
2000222e:	695b      	ldr	r3, [r3, #20]
20002230:	f103 0201 	add.w	r2, r3, #1
20002234:	687b      	ldr	r3, [r7, #4]
20002236:	615a      	str	r2, [r3, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
20002238:	68fb      	ldr	r3, [r7, #12]
2000223a:	f103 0301 	add.w	r3, r3, #1
2000223e:	60fb      	str	r3, [r7, #12]
20002240:	68fa      	ldr	r2, [r7, #12]
20002242:	693b      	ldr	r3, [r7, #16]
20002244:	429a      	cmp	r2, r3
20002246:	d3e8      	bcc.n	2000221a <default_tx_handler+0xae>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
20002248:	687b      	ldr	r3, [r7, #4]
2000224a:	695a      	ldr	r2, [r3, #20]
2000224c:	687b      	ldr	r3, [r7, #4]
2000224e:	691b      	ldr	r3, [r3, #16]
20002250:	429a      	cmp	r2, r3
20002252:	d109      	bne.n	20002268 <default_tx_handler+0xfc>
        {
            this_uart->tx_buff_size = TX_COMPLETE;
20002254:	687b      	ldr	r3, [r7, #4]
20002256:	f04f 0200 	mov.w	r2, #0
2000225a:	611a      	str	r2, [r3, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
2000225c:	687b      	ldr	r3, [r7, #4]
2000225e:	685b      	ldr	r3, [r3, #4]
20002260:	f04f 0200 	mov.w	r2, #0
20002264:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        }
    }
}
20002268:	f107 071c 	add.w	r7, r7, #28
2000226c:	46bd      	mov	sp, r7
2000226e:	bc80      	pop	{r7}
20002270:	4770      	bx	lr
20002272:	bf00      	nop

20002274 <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
20002274:	4668      	mov	r0, sp
20002276:	f020 0107 	bic.w	r1, r0, #7
2000227a:	468d      	mov	sp, r1
2000227c:	b589      	push	{r0, r3, r7, lr}
2000227e:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart0 );
20002280:	f24a 7038 	movw	r0, #42808	; 0xa738
20002284:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002288:	f7ff fee2 	bl	20002050 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART0_IRQn );
2000228c:	f04f 000a 	mov.w	r0, #10
20002290:	f7ff fce4 	bl	20001c5c <NVIC_ClearPendingIRQ>
}
20002294:	46bd      	mov	sp, r7
20002296:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000229a:	4685      	mov	sp, r0
2000229c:	4770      	bx	lr
2000229e:	bf00      	nop

200022a0 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
200022a0:	4668      	mov	r0, sp
200022a2:	f020 0107 	bic.w	r1, r0, #7
200022a6:	468d      	mov	sp, r1
200022a8:	b589      	push	{r0, r3, r7, lr}
200022aa:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart1 );
200022ac:	f24a 7010 	movw	r0, #42768	; 0xa710
200022b0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200022b4:	f7ff fecc 	bl	20002050 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART1_IRQn );
200022b8:	f04f 000b 	mov.w	r0, #11
200022bc:	f7ff fcce 	bl	20001c5c <NVIC_ClearPendingIRQ>
}
200022c0:	46bd      	mov	sp, r7
200022c2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200022c6:	4685      	mov	sp, r0
200022c8:	4770      	bx	lr
200022ca:	bf00      	nop

200022cc <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
200022cc:	b480      	push	{r7}
200022ce:	b083      	sub	sp, #12
200022d0:	af00      	add	r7, sp, #0
200022d2:	4603      	mov	r3, r0
200022d4:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
200022d6:	f24e 1300 	movw	r3, #57600	; 0xe100
200022da:	f2ce 0300 	movt	r3, #57344	; 0xe000
200022de:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200022e2:	ea4f 1252 	mov.w	r2, r2, lsr #5
200022e6:	88f9      	ldrh	r1, [r7, #6]
200022e8:	f001 011f 	and.w	r1, r1, #31
200022ec:	f04f 0001 	mov.w	r0, #1
200022f0:	fa00 f101 	lsl.w	r1, r0, r1
200022f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200022f8:	f107 070c 	add.w	r7, r7, #12
200022fc:	46bd      	mov	sp, r7
200022fe:	bc80      	pop	{r7}
20002300:	4770      	bx	lr
20002302:	bf00      	nop

20002304 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
20002304:	b480      	push	{r7}
20002306:	b083      	sub	sp, #12
20002308:	af00      	add	r7, sp, #0
2000230a:	4603      	mov	r3, r0
2000230c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
2000230e:	f24e 1300 	movw	r3, #57600	; 0xe100
20002312:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002316:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
2000231a:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000231e:	88f9      	ldrh	r1, [r7, #6]
20002320:	f001 011f 	and.w	r1, r1, #31
20002324:	f04f 0001 	mov.w	r0, #1
20002328:	fa00 f101 	lsl.w	r1, r0, r1
2000232c:	f102 0220 	add.w	r2, r2, #32
20002330:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20002334:	f107 070c 	add.w	r7, r7, #12
20002338:	46bd      	mov	sp, r7
2000233a:	bc80      	pop	{r7}
2000233c:	4770      	bx	lr
2000233e:	bf00      	nop

20002340 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20002340:	b480      	push	{r7}
20002342:	b083      	sub	sp, #12
20002344:	af00      	add	r7, sp, #0
20002346:	4603      	mov	r3, r0
20002348:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
2000234a:	f24e 1300 	movw	r3, #57600	; 0xe100
2000234e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002352:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20002356:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000235a:	88f9      	ldrh	r1, [r7, #6]
2000235c:	f001 011f 	and.w	r1, r1, #31
20002360:	f04f 0001 	mov.w	r0, #1
20002364:	fa00 f101 	lsl.w	r1, r0, r1
20002368:	f102 0260 	add.w	r2, r2, #96	; 0x60
2000236c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20002370:	f107 070c 	add.w	r7, r7, #12
20002374:	46bd      	mov	sp, r7
20002376:	bc80      	pop	{r7}
20002378:	4770      	bx	lr
2000237a:	bf00      	nop

2000237c <MSS_SPI_init>:
 */
void MSS_SPI_init
(
    mss_spi_instance_t * this_spi
)
{
2000237c:	b580      	push	{r7, lr}
2000237e:	b084      	sub	sp, #16
20002380:	af00      	add	r7, sp, #0
20002382:	6078      	str	r0, [r7, #4]
    uint16_t slave;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20002384:	687a      	ldr	r2, [r7, #4]
20002386:	f24a 73e4 	movw	r3, #42980	; 0xa7e4
2000238a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000238e:	429a      	cmp	r2, r3
20002390:	d007      	beq.n	200023a2 <MSS_SPI_init+0x26>
20002392:	687a      	ldr	r2, [r7, #4]
20002394:	f24a 7360 	movw	r3, #42848	; 0xa760
20002398:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000239c:	429a      	cmp	r2, r3
2000239e:	d000      	beq.n	200023a2 <MSS_SPI_init+0x26>
200023a0:	be00      	bkpt	0x0000
     * Initialize SPI driver instance data. Relies on the majority
     * of data requiring 0 for initial state so we just need to fill
     * with 0s and finish off with a small number of non zero values.
     */
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
200023a2:	687b      	ldr	r3, [r7, #4]
200023a4:	889b      	ldrh	r3, [r3, #4]
200023a6:	b21b      	sxth	r3, r3
200023a8:	4618      	mov	r0, r3
200023aa:	f7ff ffab 	bl	20002304 <NVIC_DisableIRQ>

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
200023ae:	6878      	ldr	r0, [r7, #4]
200023b0:	f04f 0100 	mov.w	r1, #0
200023b4:	f04f 0284 	mov.w	r2, #132	; 0x84
200023b8:	f002 f95e 	bl	20004678 <memset>
    
    this_spi->cmd_done = 1u;
200023bc:	687b      	ldr	r3, [r7, #4]
200023be:	f04f 0201 	mov.w	r2, #1
200023c2:	625a      	str	r2, [r3, #36]	; 0x24

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
200023c4:	f04f 0300 	mov.w	r3, #0
200023c8:	81fb      	strh	r3, [r7, #14]
200023ca:	e00d      	b.n	200023e8 <MSS_SPI_init+0x6c>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
200023cc:	89fb      	ldrh	r3, [r7, #14]
200023ce:	687a      	ldr	r2, [r7, #4]
200023d0:	f103 0306 	add.w	r3, r3, #6
200023d4:	ea4f 03c3 	mov.w	r3, r3, lsl #3
200023d8:	4413      	add	r3, r2
200023da:	f04f 32ff 	mov.w	r2, #4294967295
200023de:	605a      	str	r2, [r3, #4]

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
    
    this_spi->cmd_done = 1u;

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
200023e0:	89fb      	ldrh	r3, [r7, #14]
200023e2:	f103 0301 	add.w	r3, r3, #1
200023e6:	81fb      	strh	r3, [r7, #14]
200023e8:	89fb      	ldrh	r3, [r7, #14]
200023ea:	2b07      	cmp	r3, #7
200023ec:	d9ee      	bls.n	200023cc <MSS_SPI_init+0x50>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
    }

    if(this_spi == &g_mss_spi0)
200023ee:	687a      	ldr	r2, [r7, #4]
200023f0:	f24a 73e4 	movw	r3, #42980	; 0xa7e4
200023f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200023f8:	429a      	cmp	r2, r3
200023fa:	d126      	bne.n	2000244a <MSS_SPI_init+0xce>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
200023fc:	687a      	ldr	r2, [r7, #4]
200023fe:	f241 0300 	movw	r3, #4096	; 0x1000
20002402:	f2c4 0300 	movt	r3, #16384	; 0x4000
20002406:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
20002408:	687b      	ldr	r3, [r7, #4]
2000240a:	f04f 020c 	mov.w	r2, #12
2000240e:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
20002410:	f242 0300 	movw	r3, #8192	; 0x2000
20002414:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002418:	f242 0200 	movw	r2, #8192	; 0x2000
2000241c:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002420:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002422:	f442 7200 	orr.w	r2, r2, #512	; 0x200
20002426:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
20002428:	f04f 000c 	mov.w	r0, #12
2000242c:	f7ff ff88 	bl	20002340 <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
20002430:	f242 0300 	movw	r3, #8192	; 0x2000
20002434:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002438:	f242 0200 	movw	r2, #8192	; 0x2000
2000243c:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002440:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002442:	f422 7200 	bic.w	r2, r2, #512	; 0x200
20002446:	631a      	str	r2, [r3, #48]	; 0x30
20002448:	e025      	b.n	20002496 <MSS_SPI_init+0x11a>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
2000244a:	687a      	ldr	r2, [r7, #4]
2000244c:	f241 0300 	movw	r3, #4096	; 0x1000
20002450:	f2c4 0301 	movt	r3, #16385	; 0x4001
20002454:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
20002456:	687b      	ldr	r3, [r7, #4]
20002458:	f04f 020d 	mov.w	r2, #13
2000245c:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
2000245e:	f242 0300 	movw	r3, #8192	; 0x2000
20002462:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002466:	f242 0200 	movw	r2, #8192	; 0x2000
2000246a:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000246e:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002470:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
20002474:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
20002476:	f04f 000d 	mov.w	r0, #13
2000247a:	f7ff ff61 	bl	20002340 <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
2000247e:	f242 0300 	movw	r3, #8192	; 0x2000
20002482:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002486:	f242 0200 	movw	r2, #8192	; 0x2000
2000248a:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000248e:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002490:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
20002494:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* De-assert reset bit. */
    this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
20002496:	687b      	ldr	r3, [r7, #4]
20002498:	681b      	ldr	r3, [r3, #0]
2000249a:	687a      	ldr	r2, [r7, #4]
2000249c:	6812      	ldr	r2, [r2, #0]
2000249e:	6812      	ldr	r2, [r2, #0]
200024a0:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
200024a4:	601a      	str	r2, [r3, #0]
}
200024a6:	f107 0710 	add.w	r7, r7, #16
200024aa:	46bd      	mov	sp, r7
200024ac:	bd80      	pop	{r7, pc}
200024ae:	bf00      	nop

200024b0 <recover_from_rx_overflow>:
 */
static void recover_from_rx_overflow
(
    mss_spi_instance_t * this_spi
)
{
200024b0:	b580      	push	{r7, lr}
200024b2:	b08a      	sub	sp, #40	; 0x28
200024b4:	af00      	add	r7, sp, #0
200024b6:	6078      	str	r0, [r7, #4]
    uint32_t slave_select;
    
    /*
     * Read current SPI hardware block configuration.
     */
    control_reg = this_spi->hw_reg->CONTROL;
200024b8:	687b      	ldr	r3, [r7, #4]
200024ba:	681b      	ldr	r3, [r3, #0]
200024bc:	681b      	ldr	r3, [r3, #0]
200024be:	60fb      	str	r3, [r7, #12]
    clk_gen = this_spi->hw_reg->CLK_GEN;
200024c0:	687b      	ldr	r3, [r7, #4]
200024c2:	681b      	ldr	r3, [r3, #0]
200024c4:	699b      	ldr	r3, [r3, #24]
200024c6:	613b      	str	r3, [r7, #16]
    frame_size = this_spi->hw_reg->TXRXDF_SIZE;
200024c8:	687b      	ldr	r3, [r7, #4]
200024ca:	681b      	ldr	r3, [r3, #0]
200024cc:	685b      	ldr	r3, [r3, #4]
200024ce:	617b      	str	r3, [r7, #20]
    control2 = this_spi->hw_reg->CONTROL2;
200024d0:	687b      	ldr	r3, [r7, #4]
200024d2:	681b      	ldr	r3, [r3, #0]
200024d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
200024d6:	61bb      	str	r3, [r7, #24]
    packet_size = this_spi->hw_reg->PKTSIZE;
200024d8:	687b      	ldr	r3, [r7, #4]
200024da:	681b      	ldr	r3, [r3, #0]
200024dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
200024de:	61fb      	str	r3, [r7, #28]
    cmd_size = this_spi->hw_reg->CMDSIZE;
200024e0:	687b      	ldr	r3, [r7, #4]
200024e2:	681b      	ldr	r3, [r3, #0]
200024e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
200024e6:	623b      	str	r3, [r7, #32]
    slave_select = this_spi->hw_reg->SLAVE_SELECT;
200024e8:	687b      	ldr	r3, [r7, #4]
200024ea:	681b      	ldr	r3, [r3, #0]
200024ec:	69db      	ldr	r3, [r3, #28]
200024ee:	627b      	str	r3, [r7, #36]	; 0x24
     
    /*
     * Reset the SPI hardware block.
     */
    if(this_spi == &g_mss_spi0)
200024f0:	687a      	ldr	r2, [r7, #4]
200024f2:	f24a 73e4 	movw	r3, #42980	; 0xa7e4
200024f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200024fa:	429a      	cmp	r2, r3
200024fc:	d12e      	bne.n	2000255c <recover_from_rx_overflow+0xac>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
200024fe:	687a      	ldr	r2, [r7, #4]
20002500:	f241 0300 	movw	r3, #4096	; 0x1000
20002504:	f2c4 0300 	movt	r3, #16384	; 0x4000
20002508:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
2000250a:	687b      	ldr	r3, [r7, #4]
2000250c:	f04f 020c 	mov.w	r2, #12
20002510:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
20002512:	f242 0300 	movw	r3, #8192	; 0x2000
20002516:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000251a:	f242 0200 	movw	r2, #8192	; 0x2000
2000251e:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002522:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002524:	f442 7200 	orr.w	r2, r2, #512	; 0x200
20002528:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
2000252a:	f04f 000c 	mov.w	r0, #12
2000252e:	f7ff ff07 	bl	20002340 <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
20002532:	f242 0300 	movw	r3, #8192	; 0x2000
20002536:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000253a:	f242 0200 	movw	r2, #8192	; 0x2000
2000253e:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002542:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002544:	f422 7200 	bic.w	r2, r2, #512	; 0x200
20002548:	631a      	str	r2, [r3, #48]	; 0x30

        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
2000254a:	687b      	ldr	r3, [r7, #4]
2000254c:	681b      	ldr	r3, [r3, #0]
2000254e:	687a      	ldr	r2, [r7, #4]
20002550:	6812      	ldr	r2, [r2, #0]
20002552:	6812      	ldr	r2, [r2, #0]
20002554:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
20002558:	601a      	str	r2, [r3, #0]
2000255a:	e02d      	b.n	200025b8 <recover_from_rx_overflow+0x108>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
2000255c:	687a      	ldr	r2, [r7, #4]
2000255e:	f241 0300 	movw	r3, #4096	; 0x1000
20002562:	f2c4 0301 	movt	r3, #16385	; 0x4001
20002566:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
20002568:	687b      	ldr	r3, [r7, #4]
2000256a:	f04f 020d 	mov.w	r2, #13
2000256e:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
20002570:	f242 0300 	movw	r3, #8192	; 0x2000
20002574:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002578:	f242 0200 	movw	r2, #8192	; 0x2000
2000257c:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002580:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002582:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
20002586:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
20002588:	f04f 000d 	mov.w	r0, #13
2000258c:	f7ff fed8 	bl	20002340 <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
20002590:	f242 0300 	movw	r3, #8192	; 0x2000
20002594:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002598:	f242 0200 	movw	r2, #8192	; 0x2000
2000259c:	f2ce 0204 	movt	r2, #57348	; 0xe004
200025a0:	6b12      	ldr	r2, [r2, #48]	; 0x30
200025a2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
200025a6:	631a      	str	r2, [r3, #48]	; 0x30
        
        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
200025a8:	687b      	ldr	r3, [r7, #4]
200025aa:	681b      	ldr	r3, [r3, #0]
200025ac:	687a      	ldr	r2, [r7, #4]
200025ae:	6812      	ldr	r2, [r2, #0]
200025b0:	6812      	ldr	r2, [r2, #0]
200025b2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
200025b6:	601a      	str	r2, [r3, #0]
    }
    
    /*
     * Restore SPI hardware block configuration.
     */
    control_reg &= ~(uint32_t)CTRL_ENABLE_MASK;
200025b8:	68fb      	ldr	r3, [r7, #12]
200025ba:	f023 0301 	bic.w	r3, r3, #1
200025be:	60fb      	str	r3, [r7, #12]
    this_spi->hw_reg->CONTROL = control_reg;
200025c0:	687b      	ldr	r3, [r7, #4]
200025c2:	681b      	ldr	r3, [r3, #0]
200025c4:	68fa      	ldr	r2, [r7, #12]
200025c6:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CLK_GEN = clk_gen;
200025c8:	687b      	ldr	r3, [r7, #4]
200025ca:	681b      	ldr	r3, [r3, #0]
200025cc:	693a      	ldr	r2, [r7, #16]
200025ce:	619a      	str	r2, [r3, #24]
    this_spi->hw_reg->TXRXDF_SIZE = frame_size;
200025d0:	687b      	ldr	r3, [r7, #4]
200025d2:	681b      	ldr	r3, [r3, #0]
200025d4:	697a      	ldr	r2, [r7, #20]
200025d6:	605a      	str	r2, [r3, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
200025d8:	687b      	ldr	r3, [r7, #4]
200025da:	681b      	ldr	r3, [r3, #0]
200025dc:	687a      	ldr	r2, [r7, #4]
200025de:	6812      	ldr	r2, [r2, #0]
200025e0:	6812      	ldr	r2, [r2, #0]
200025e2:	f042 0201 	orr.w	r2, r2, #1
200025e6:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL2 = control2;
200025e8:	687b      	ldr	r3, [r7, #4]
200025ea:	681b      	ldr	r3, [r3, #0]
200025ec:	69ba      	ldr	r2, [r7, #24]
200025ee:	629a      	str	r2, [r3, #40]	; 0x28
    this_spi->hw_reg->PKTSIZE = packet_size;
200025f0:	687b      	ldr	r3, [r7, #4]
200025f2:	681b      	ldr	r3, [r3, #0]
200025f4:	69fa      	ldr	r2, [r7, #28]
200025f6:	631a      	str	r2, [r3, #48]	; 0x30
    this_spi->hw_reg->CMDSIZE = cmd_size;
200025f8:	687b      	ldr	r3, [r7, #4]
200025fa:	681b      	ldr	r3, [r3, #0]
200025fc:	6a3a      	ldr	r2, [r7, #32]
200025fe:	635a      	str	r2, [r3, #52]	; 0x34
    this_spi->hw_reg->SLAVE_SELECT = slave_select;
20002600:	687b      	ldr	r3, [r7, #4]
20002602:	681b      	ldr	r3, [r3, #0]
20002604:	6a7a      	ldr	r2, [r7, #36]	; 0x24
20002606:	61da      	str	r2, [r3, #28]
}
20002608:	f107 0728 	add.w	r7, r7, #40	; 0x28
2000260c:	46bd      	mov	sp, r7
2000260e:	bd80      	pop	{r7, pc}

20002610 <MSS_SPI_configure_master_mode>:
    mss_spi_slave_t         slave,
    mss_spi_protocol_mode_t protocol_mode,
    mss_spi_pclk_div_t      clk_rate,
    uint8_t                 frame_bit_length
)
{
20002610:	b580      	push	{r7, lr}
20002612:	b084      	sub	sp, #16
20002614:	af00      	add	r7, sp, #0
20002616:	60f8      	str	r0, [r7, #12]
20002618:	607a      	str	r2, [r7, #4]
2000261a:	460a      	mov	r2, r1
2000261c:	72fa      	strb	r2, [r7, #11]
2000261e:	70fb      	strb	r3, [r7, #3]
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20002620:	68fa      	ldr	r2, [r7, #12]
20002622:	f24a 73e4 	movw	r3, #42980	; 0xa7e4
20002626:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000262a:	429a      	cmp	r2, r3
2000262c:	d007      	beq.n	2000263e <MSS_SPI_configure_master_mode+0x2e>
2000262e:	68fa      	ldr	r2, [r7, #12]
20002630:	f24a 7360 	movw	r3, #42848	; 0xa760
20002634:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002638:	429a      	cmp	r2, r3
2000263a:	d000      	beq.n	2000263e <MSS_SPI_configure_master_mode+0x2e>
2000263c:	be00      	bkpt	0x0000
    ASSERT(slave < MSS_SPI_MAX_NB_OF_SLAVES);
2000263e:	7afb      	ldrb	r3, [r7, #11]
20002640:	2b07      	cmp	r3, #7
20002642:	d900      	bls.n	20002646 <MSS_SPI_configure_master_mode+0x36>
20002644:	be00      	bkpt	0x0000
    ASSERT(frame_bit_length <= MAX_FRAME_LENGTH);
20002646:	7e3b      	ldrb	r3, [r7, #24]
20002648:	2b20      	cmp	r3, #32
2000264a:	d900      	bls.n	2000264e <MSS_SPI_configure_master_mode+0x3e>
2000264c:	be00      	bkpt	0x0000
    
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
2000264e:	68fb      	ldr	r3, [r7, #12]
20002650:	889b      	ldrh	r3, [r3, #4]
20002652:	b21b      	sxth	r3, r3
20002654:	4618      	mov	r0, r3
20002656:	f7ff fe55 	bl	20002304 <NVIC_DisableIRQ>

    /* Reset slave transfer mode to unknown to wipe slate clean */
    this_spi->slave_xfer_mode = MSS_SPI_SLAVE_XFER_NONE;
2000265a:	68fb      	ldr	r3, [r7, #12]
2000265c:	f04f 0200 	mov.w	r2, #0
20002660:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set the mode. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
20002664:	68fb      	ldr	r3, [r7, #12]
20002666:	681b      	ldr	r3, [r3, #0]
20002668:	68fa      	ldr	r2, [r7, #12]
2000266a:	6812      	ldr	r2, [r2, #0]
2000266c:	6812      	ldr	r2, [r2, #0]
2000266e:	f022 0201 	bic.w	r2, r2, #1
20002672:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_MASTER_MASK;
20002674:	68fb      	ldr	r3, [r7, #12]
20002676:	681b      	ldr	r3, [r3, #0]
20002678:	68fa      	ldr	r2, [r7, #12]
2000267a:	6812      	ldr	r2, [r2, #0]
2000267c:	6812      	ldr	r2, [r2, #0]
2000267e:	f042 0202 	orr.w	r2, r2, #2
20002682:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20002684:	68fb      	ldr	r3, [r7, #12]
20002686:	681b      	ldr	r3, [r3, #0]
20002688:	68fa      	ldr	r2, [r7, #12]
2000268a:	6812      	ldr	r2, [r2, #0]
2000268c:	6812      	ldr	r2, [r2, #0]
2000268e:	f042 0201 	orr.w	r2, r2, #1
20002692:	601a      	str	r2, [r3, #0]
    /*
     * Keep track of the required register configuration for this slave. These
     * values will be used by the MSS_SPI_set_slave_select() function to configure
     * the master to match the slave being selected.
     */
    if(slave < MSS_SPI_MAX_NB_OF_SLAVES)     
20002694:	7afb      	ldrb	r3, [r7, #11]
20002696:	2b07      	cmp	r3, #7
20002698:	d83f      	bhi.n	2000271a <MSS_SPI_configure_master_mode+0x10a>
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
2000269a:	687b      	ldr	r3, [r7, #4]
2000269c:	2b00      	cmp	r3, #0
2000269e:	d00b      	beq.n	200026b8 <MSS_SPI_configure_master_mode+0xa8>
200026a0:	687b      	ldr	r3, [r7, #4]
200026a2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
200026a6:	d007      	beq.n	200026b8 <MSS_SPI_configure_master_mode+0xa8>
200026a8:	687b      	ldr	r3, [r7, #4]
200026aa:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
200026ae:	d003      	beq.n	200026b8 <MSS_SPI_configure_master_mode+0xa8>
200026b0:	687b      	ldr	r3, [r7, #4]
200026b2:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
200026b6:	d10f      	bne.n	200026d8 <MSS_SPI_configure_master_mode+0xc8>
           (MSS_SPI_MODE2 == protocol_mode) || (MSS_SPI_MODE3 == protocol_mode))
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK | SPS_MASK |
200026b8:	7afa      	ldrb	r2, [r7, #11]
200026ba:	6879      	ldr	r1, [r7, #4]
200026bc:	f240 1302 	movw	r3, #258	; 0x102
200026c0:	f2c2 4300 	movt	r3, #9216	; 0x2400
200026c4:	ea41 0303 	orr.w	r3, r1, r3
200026c8:	68f9      	ldr	r1, [r7, #12]
200026ca:	f102 0206 	add.w	r2, r2, #6
200026ce:	ea4f 02c2 	mov.w	r2, r2, lsl #3
200026d2:	440a      	add	r2, r1
200026d4:	6053      	str	r3, [r2, #4]
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
200026d6:	e00e      	b.n	200026f6 <MSS_SPI_configure_master_mode+0xe6>
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        else
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK |
200026d8:	7afa      	ldrb	r2, [r7, #11]
200026da:	6879      	ldr	r1, [r7, #4]
200026dc:	f240 1302 	movw	r3, #258	; 0x102
200026e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200026e4:	ea41 0303 	orr.w	r3, r1, r3
200026e8:	68f9      	ldr	r1, [r7, #12]
200026ea:	f102 0206 	add.w	r2, r2, #6
200026ee:	ea4f 02c2 	mov.w	r2, r2, lsl #3
200026f2:	440a      	add	r2, r1
200026f4:	6053      	str	r3, [r2, #4]
                                                   BIGFIFO_MASK |
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        
        this_spi->slaves_cfg[slave].txrxdf_size_reg = frame_bit_length;
200026f6:	7afb      	ldrb	r3, [r7, #11]
200026f8:	68fa      	ldr	r2, [r7, #12]
200026fa:	f103 0306 	add.w	r3, r3, #6
200026fe:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002702:	4413      	add	r3, r2
20002704:	7e3a      	ldrb	r2, [r7, #24]
20002706:	721a      	strb	r2, [r3, #8]
        this_spi->slaves_cfg[slave].clk_gen = (uint8_t)clk_rate;
20002708:	7afb      	ldrb	r3, [r7, #11]
2000270a:	68fa      	ldr	r2, [r7, #12]
2000270c:	f103 0306 	add.w	r3, r3, #6
20002710:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002714:	4413      	add	r3, r2
20002716:	78fa      	ldrb	r2, [r7, #3]
20002718:	725a      	strb	r2, [r3, #9]
    }
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
2000271a:	68fb      	ldr	r3, [r7, #12]
2000271c:	889b      	ldrh	r3, [r3, #4]
2000271e:	b21b      	sxth	r3, r3
20002720:	4618      	mov	r0, r3
20002722:	f7ff fdd3 	bl	200022cc <NVIC_EnableIRQ>
}
20002726:	f107 0710 	add.w	r7, r7, #16
2000272a:	46bd      	mov	sp, r7
2000272c:	bd80      	pop	{r7, pc}
2000272e:	bf00      	nop

20002730 <MSS_SPI_set_slave_select>:
void MSS_SPI_set_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
20002730:	b580      	push	{r7, lr}
20002732:	b084      	sub	sp, #16
20002734:	af00      	add	r7, sp, #0
20002736:	6078      	str	r0, [r7, #4]
20002738:	460b      	mov	r3, r1
2000273a:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
2000273c:	687a      	ldr	r2, [r7, #4]
2000273e:	f24a 73e4 	movw	r3, #42980	; 0xa7e4
20002742:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002746:	429a      	cmp	r2, r3
20002748:	d007      	beq.n	2000275a <MSS_SPI_set_slave_select+0x2a>
2000274a:	687a      	ldr	r2, [r7, #4]
2000274c:	f24a 7360 	movw	r3, #42848	; 0xa760
20002750:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002754:	429a      	cmp	r2, r3
20002756:	d000      	beq.n	2000275a <MSS_SPI_set_slave_select+0x2a>
20002758:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
2000275a:	687b      	ldr	r3, [r7, #4]
2000275c:	681b      	ldr	r3, [r3, #0]
2000275e:	681b      	ldr	r3, [r3, #0]
20002760:	f003 0302 	and.w	r3, r3, #2
20002764:	2b00      	cmp	r3, #0
20002766:	d100      	bne.n	2000276a <MSS_SPI_set_slave_select+0x3a>
20002768:	be00      	bkpt	0x0000
    
    ASSERT(this_spi->slaves_cfg[slave].ctrl_reg != NOT_CONFIGURED);
2000276a:	78fb      	ldrb	r3, [r7, #3]
2000276c:	687a      	ldr	r2, [r7, #4]
2000276e:	f103 0306 	add.w	r3, r3, #6
20002772:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002776:	4413      	add	r3, r2
20002778:	685b      	ldr	r3, [r3, #4]
2000277a:	f1b3 3fff 	cmp.w	r3, #4294967295
2000277e:	d100      	bne.n	20002782 <MSS_SPI_set_slave_select+0x52>
20002780:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
20002782:	687b      	ldr	r3, [r7, #4]
20002784:	889b      	ldrh	r3, [r3, #4]
20002786:	b21b      	sxth	r3, r3
20002788:	4618      	mov	r0, r3
2000278a:	f7ff fdbb 	bl	20002304 <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
2000278e:	687b      	ldr	r3, [r7, #4]
20002790:	681b      	ldr	r3, [r3, #0]
20002792:	689b      	ldr	r3, [r3, #8]
20002794:	f003 0304 	and.w	r3, r3, #4
20002798:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
2000279a:	68fb      	ldr	r3, [r7, #12]
2000279c:	2b00      	cmp	r3, #0
2000279e:	d002      	beq.n	200027a6 <MSS_SPI_set_slave_select+0x76>
    {
         recover_from_rx_overflow(this_spi);
200027a0:	6878      	ldr	r0, [r7, #4]
200027a2:	f7ff fe85 	bl	200024b0 <recover_from_rx_overflow>
    }
    
    /* Set the clock rate. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
200027a6:	687b      	ldr	r3, [r7, #4]
200027a8:	681b      	ldr	r3, [r3, #0]
200027aa:	687a      	ldr	r2, [r7, #4]
200027ac:	6812      	ldr	r2, [r2, #0]
200027ae:	6812      	ldr	r2, [r2, #0]
200027b0:	f022 0201 	bic.w	r2, r2, #1
200027b4:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL = this_spi->slaves_cfg[slave].ctrl_reg;
200027b6:	687b      	ldr	r3, [r7, #4]
200027b8:	681a      	ldr	r2, [r3, #0]
200027ba:	78fb      	ldrb	r3, [r7, #3]
200027bc:	6879      	ldr	r1, [r7, #4]
200027be:	f103 0306 	add.w	r3, r3, #6
200027c2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
200027c6:	440b      	add	r3, r1
200027c8:	685b      	ldr	r3, [r3, #4]
200027ca:	6013      	str	r3, [r2, #0]
    this_spi->hw_reg->CLK_GEN = this_spi->slaves_cfg[slave].clk_gen;
200027cc:	687b      	ldr	r3, [r7, #4]
200027ce:	681a      	ldr	r2, [r3, #0]
200027d0:	78fb      	ldrb	r3, [r7, #3]
200027d2:	6879      	ldr	r1, [r7, #4]
200027d4:	f103 0306 	add.w	r3, r3, #6
200027d8:	ea4f 03c3 	mov.w	r3, r3, lsl #3
200027dc:	440b      	add	r3, r1
200027de:	7a5b      	ldrb	r3, [r3, #9]
200027e0:	6193      	str	r3, [r2, #24]
    this_spi->hw_reg->TXRXDF_SIZE = this_spi->slaves_cfg[slave].txrxdf_size_reg;
200027e2:	687b      	ldr	r3, [r7, #4]
200027e4:	681a      	ldr	r2, [r3, #0]
200027e6:	78fb      	ldrb	r3, [r7, #3]
200027e8:	6879      	ldr	r1, [r7, #4]
200027ea:	f103 0306 	add.w	r3, r3, #6
200027ee:	ea4f 03c3 	mov.w	r3, r3, lsl #3
200027f2:	440b      	add	r3, r1
200027f4:	7a1b      	ldrb	r3, [r3, #8]
200027f6:	6053      	str	r3, [r2, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
200027f8:	687b      	ldr	r3, [r7, #4]
200027fa:	681b      	ldr	r3, [r3, #0]
200027fc:	687a      	ldr	r2, [r7, #4]
200027fe:	6812      	ldr	r2, [r2, #0]
20002800:	6812      	ldr	r2, [r2, #0]
20002802:	f042 0201 	orr.w	r2, r2, #1
20002806:	601a      	str	r2, [r3, #0]
    
    /* Set slave select */
    this_spi->hw_reg->SLAVE_SELECT |= ((uint32_t)1 << (uint32_t)slave);
20002808:	687b      	ldr	r3, [r7, #4]
2000280a:	681b      	ldr	r3, [r3, #0]
2000280c:	687a      	ldr	r2, [r7, #4]
2000280e:	6812      	ldr	r2, [r2, #0]
20002810:	69d1      	ldr	r1, [r2, #28]
20002812:	78fa      	ldrb	r2, [r7, #3]
20002814:	f04f 0001 	mov.w	r0, #1
20002818:	fa00 f202 	lsl.w	r2, r0, r2
2000281c:	ea41 0202 	orr.w	r2, r1, r2
20002820:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
20002822:	687b      	ldr	r3, [r7, #4]
20002824:	889b      	ldrh	r3, [r3, #4]
20002826:	b21b      	sxth	r3, r3
20002828:	4618      	mov	r0, r3
2000282a:	f7ff fd4f 	bl	200022cc <NVIC_EnableIRQ>
}
2000282e:	f107 0710 	add.w	r7, r7, #16
20002832:	46bd      	mov	sp, r7
20002834:	bd80      	pop	{r7, pc}
20002836:	bf00      	nop

20002838 <MSS_SPI_clear_slave_select>:
void MSS_SPI_clear_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
20002838:	b580      	push	{r7, lr}
2000283a:	b084      	sub	sp, #16
2000283c:	af00      	add	r7, sp, #0
2000283e:	6078      	str	r0, [r7, #4]
20002840:	460b      	mov	r3, r1
20002842:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20002844:	687a      	ldr	r2, [r7, #4]
20002846:	f24a 73e4 	movw	r3, #42980	; 0xa7e4
2000284a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000284e:	429a      	cmp	r2, r3
20002850:	d007      	beq.n	20002862 <MSS_SPI_clear_slave_select+0x2a>
20002852:	687a      	ldr	r2, [r7, #4]
20002854:	f24a 7360 	movw	r3, #42848	; 0xa760
20002858:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000285c:	429a      	cmp	r2, r3
2000285e:	d000      	beq.n	20002862 <MSS_SPI_clear_slave_select+0x2a>
20002860:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
20002862:	687b      	ldr	r3, [r7, #4]
20002864:	681b      	ldr	r3, [r3, #0]
20002866:	681b      	ldr	r3, [r3, #0]
20002868:	f003 0302 	and.w	r3, r3, #2
2000286c:	2b00      	cmp	r3, #0
2000286e:	d100      	bne.n	20002872 <MSS_SPI_clear_slave_select+0x3a>
20002870:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
20002872:	687b      	ldr	r3, [r7, #4]
20002874:	889b      	ldrh	r3, [r3, #4]
20002876:	b21b      	sxth	r3, r3
20002878:	4618      	mov	r0, r3
2000287a:	f7ff fd43 	bl	20002304 <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
2000287e:	687b      	ldr	r3, [r7, #4]
20002880:	681b      	ldr	r3, [r3, #0]
20002882:	689b      	ldr	r3, [r3, #8]
20002884:	f003 0304 	and.w	r3, r3, #4
20002888:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
2000288a:	68fb      	ldr	r3, [r7, #12]
2000288c:	2b00      	cmp	r3, #0
2000288e:	d002      	beq.n	20002896 <MSS_SPI_clear_slave_select+0x5e>
    {
         recover_from_rx_overflow(this_spi);
20002890:	6878      	ldr	r0, [r7, #4]
20002892:	f7ff fe0d 	bl	200024b0 <recover_from_rx_overflow>
    }
    
    this_spi->hw_reg->SLAVE_SELECT &= ~((uint32_t)1 << (uint32_t)slave);
20002896:	687b      	ldr	r3, [r7, #4]
20002898:	681b      	ldr	r3, [r3, #0]
2000289a:	687a      	ldr	r2, [r7, #4]
2000289c:	6812      	ldr	r2, [r2, #0]
2000289e:	69d1      	ldr	r1, [r2, #28]
200028a0:	78fa      	ldrb	r2, [r7, #3]
200028a2:	f04f 0001 	mov.w	r0, #1
200028a6:	fa00 f202 	lsl.w	r2, r0, r2
200028aa:	ea6f 0202 	mvn.w	r2, r2
200028ae:	ea01 0202 	and.w	r2, r1, r2
200028b2:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
200028b4:	687b      	ldr	r3, [r7, #4]
200028b6:	889b      	ldrh	r3, [r3, #4]
200028b8:	b21b      	sxth	r3, r3
200028ba:	4618      	mov	r0, r3
200028bc:	f7ff fd06 	bl	200022cc <NVIC_EnableIRQ>
}
200028c0:	f107 0710 	add.w	r7, r7, #16
200028c4:	46bd      	mov	sp, r7
200028c6:	bd80      	pop	{r7, pc}

200028c8 <MSS_SPI_transfer_frame>:
uint32_t MSS_SPI_transfer_frame
(
    mss_spi_instance_t * this_spi,
    uint32_t tx_bits
)
{
200028c8:	b480      	push	{r7}
200028ca:	b087      	sub	sp, #28
200028cc:	af00      	add	r7, sp, #0
200028ce:	6078      	str	r0, [r7, #4]
200028d0:	6039      	str	r1, [r7, #0]
    volatile uint32_t dummy;
    uint32_t rx_fifo_empty;
    uint32_t rx_ready;
    uint32_t tx_done;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
200028d2:	687a      	ldr	r2, [r7, #4]
200028d4:	f24a 73e4 	movw	r3, #42980	; 0xa7e4
200028d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200028dc:	429a      	cmp	r2, r3
200028de:	d007      	beq.n	200028f0 <MSS_SPI_transfer_frame+0x28>
200028e0:	687a      	ldr	r2, [r7, #4]
200028e2:	f24a 7360 	movw	r3, #42848	; 0xa760
200028e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200028ea:	429a      	cmp	r2, r3
200028ec:	d000      	beq.n	200028f0 <MSS_SPI_transfer_frame+0x28>
200028ee:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
200028f0:	687b      	ldr	r3, [r7, #4]
200028f2:	681b      	ldr	r3, [r3, #0]
200028f4:	681b      	ldr	r3, [r3, #0]
200028f6:	f003 0302 	and.w	r3, r3, #2
200028fa:	2b00      	cmp	r3, #0
200028fc:	d100      	bne.n	20002900 <MSS_SPI_transfer_frame+0x38>
200028fe:	be00      	bkpt	0x0000
    
    /* Ensure single frame transfer selected so interrupts work correctly */
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
20002900:	687b      	ldr	r3, [r7, #4]
20002902:	681a      	ldr	r2, [r3, #0]
20002904:	687b      	ldr	r3, [r7, #4]
20002906:	681b      	ldr	r3, [r3, #0]
20002908:	6819      	ldr	r1, [r3, #0]
2000290a:	f240 03ff 	movw	r3, #255	; 0xff
2000290e:	f6cf 7300 	movt	r3, #65280	; 0xff00
20002912:	ea01 0303 	and.w	r3, r1, r3
20002916:	f443 7380 	orr.w	r3, r3, #256	; 0x100
2000291a:	6013      	str	r3, [r2, #0]
                                | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);

    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
2000291c:	687b      	ldr	r3, [r7, #4]
2000291e:	681b      	ldr	r3, [r3, #0]
20002920:	687a      	ldr	r2, [r7, #4]
20002922:	6812      	ldr	r2, [r2, #0]
20002924:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
20002926:	f042 020c 	orr.w	r2, r2, #12
2000292a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Flush Rx FIFO in case we are executing on A2F200. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
2000292c:	687b      	ldr	r3, [r7, #4]
2000292e:	681b      	ldr	r3, [r3, #0]
20002930:	689b      	ldr	r3, [r3, #8]
20002932:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002936:	60fb      	str	r3, [r7, #12]
    while(0u == rx_fifo_empty)
20002938:	e00b      	b.n	20002952 <MSS_SPI_transfer_frame+0x8a>
    {
        dummy = this_spi->hw_reg->RX_DATA;
2000293a:	687b      	ldr	r3, [r7, #4]
2000293c:	681b      	ldr	r3, [r3, #0]
2000293e:	691b      	ldr	r3, [r3, #16]
20002940:	60bb      	str	r3, [r7, #8]
        dummy = dummy;  /* Prevent Lint warning. */
20002942:	68bb      	ldr	r3, [r7, #8]
20002944:	60bb      	str	r3, [r7, #8]
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
20002946:	687b      	ldr	r3, [r7, #4]
20002948:	681b      	ldr	r3, [r3, #0]
2000294a:	689b      	ldr	r3, [r3, #8]
2000294c:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002950:	60fb      	str	r3, [r7, #12]
    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    
    /* Flush Rx FIFO in case we are executing on A2F200. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    while(0u == rx_fifo_empty)
20002952:	68fb      	ldr	r3, [r7, #12]
20002954:	2b00      	cmp	r3, #0
20002956:	d0f0      	beq.n	2000293a <MSS_SPI_transfer_frame+0x72>
        dummy = dummy;  /* Prevent Lint warning. */
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    }
    
    /* Send frame. */
    this_spi->hw_reg->TX_DATA = tx_bits;
20002958:	687b      	ldr	r3, [r7, #4]
2000295a:	681b      	ldr	r3, [r3, #0]
2000295c:	683a      	ldr	r2, [r7, #0]
2000295e:	615a      	str	r2, [r3, #20]
    
    /* Wait for frame Tx to complete. */
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
20002960:	687b      	ldr	r3, [r7, #4]
20002962:	681b      	ldr	r3, [r3, #0]
20002964:	689b      	ldr	r3, [r3, #8]
20002966:	f003 0301 	and.w	r3, r3, #1
2000296a:	617b      	str	r3, [r7, #20]
    while(0u == tx_done)
2000296c:	e005      	b.n	2000297a <MSS_SPI_transfer_frame+0xb2>
    {
        tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
2000296e:	687b      	ldr	r3, [r7, #4]
20002970:	681b      	ldr	r3, [r3, #0]
20002972:	689b      	ldr	r3, [r3, #8]
20002974:	f003 0301 	and.w	r3, r3, #1
20002978:	617b      	str	r3, [r7, #20]
    /* Send frame. */
    this_spi->hw_reg->TX_DATA = tx_bits;
    
    /* Wait for frame Tx to complete. */
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    while(0u == tx_done)
2000297a:	697b      	ldr	r3, [r7, #20]
2000297c:	2b00      	cmp	r3, #0
2000297e:	d0f6      	beq.n	2000296e <MSS_SPI_transfer_frame+0xa6>
        tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
20002980:	687b      	ldr	r3, [r7, #4]
20002982:	681b      	ldr	r3, [r3, #0]
20002984:	689b      	ldr	r3, [r3, #8]
20002986:	f003 0302 	and.w	r3, r3, #2
2000298a:	613b      	str	r3, [r7, #16]
    while(0u == rx_ready)
2000298c:	e005      	b.n	2000299a <MSS_SPI_transfer_frame+0xd2>
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
2000298e:	687b      	ldr	r3, [r7, #4]
20002990:	681b      	ldr	r3, [r3, #0]
20002992:	689b      	ldr	r3, [r3, #8]
20002994:	f003 0302 	and.w	r3, r3, #2
20002998:	613b      	str	r3, [r7, #16]
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    while(0u == rx_ready)
2000299a:	693b      	ldr	r3, [r7, #16]
2000299c:	2b00      	cmp	r3, #0
2000299e:	d0f6      	beq.n	2000298e <MSS_SPI_transfer_frame+0xc6>
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    }
    /* Return Rx data. */
    return( this_spi->hw_reg->RX_DATA );
200029a0:	687b      	ldr	r3, [r7, #4]
200029a2:	681b      	ldr	r3, [r3, #0]
200029a4:	691b      	ldr	r3, [r3, #16]
}
200029a6:	4618      	mov	r0, r3
200029a8:	f107 071c 	add.w	r7, r7, #28
200029ac:	46bd      	mov	sp, r7
200029ae:	bc80      	pop	{r7}
200029b0:	4770      	bx	lr
200029b2:	bf00      	nop

200029b4 <fill_slave_tx_fifo>:
 */
static void fill_slave_tx_fifo
(
    mss_spi_instance_t * this_spi
)
{
200029b4:	b480      	push	{r7}
200029b6:	b085      	sub	sp, #20
200029b8:	af00      	add	r7, sp, #0
200029ba:	6078      	str	r0, [r7, #4]
    uint32_t guard = 0u;
200029bc:	f04f 0300 	mov.w	r3, #0
200029c0:	60fb      	str	r3, [r7, #12]

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
200029c2:	e00e      	b.n	200029e2 <fill_slave_tx_fifo+0x2e>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
    {
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
200029c4:	687b      	ldr	r3, [r7, #4]
200029c6:	681b      	ldr	r3, [r3, #0]
200029c8:	687a      	ldr	r2, [r7, #4]
200029ca:	6891      	ldr	r1, [r2, #8]
200029cc:	687a      	ldr	r2, [r7, #4]
200029ce:	6912      	ldr	r2, [r2, #16]
200029d0:	440a      	add	r2, r1
200029d2:	7812      	ldrb	r2, [r2, #0]
200029d4:	615a      	str	r2, [r3, #20]
        ++this_spi->slave_tx_idx;
200029d6:	687b      	ldr	r3, [r7, #4]
200029d8:	691b      	ldr	r3, [r3, #16]
200029da:	f103 0201 	add.w	r2, r3, #1
200029de:	687b      	ldr	r3, [r7, #4]
200029e0:	611a      	str	r2, [r3, #16]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
200029e2:	687b      	ldr	r3, [r7, #4]
200029e4:	681b      	ldr	r3, [r3, #0]
200029e6:	689b      	ldr	r3, [r3, #8]
200029e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
200029ec:	2b00      	cmp	r3, #0
200029ee:	d105      	bne.n	200029fc <fill_slave_tx_fifo+0x48>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
200029f0:	687b      	ldr	r3, [r7, #4]
200029f2:	691a      	ldr	r2, [r3, #16]
200029f4:	687b      	ldr	r3, [r7, #4]
200029f6:	68db      	ldr	r3, [r3, #12]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
200029f8:	429a      	cmp	r2, r3
200029fa:	d3e3      	bcc.n	200029c4 <fill_slave_tx_fifo+0x10>
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
200029fc:	687b      	ldr	r3, [r7, #4]
200029fe:	691a      	ldr	r2, [r3, #16]
20002a00:	687b      	ldr	r3, [r7, #4]
20002a02:	68db      	ldr	r3, [r3, #12]
20002a04:	429a      	cmp	r2, r3
20002a06:	d31c      	bcc.n	20002a42 <fill_slave_tx_fifo+0x8e>
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20002a08:	e00e      	b.n	20002a28 <fill_slave_tx_fifo+0x74>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
        {
            /* Sending from command response buffer */
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
20002a0a:	687b      	ldr	r3, [r7, #4]
20002a0c:	681b      	ldr	r3, [r3, #0]
20002a0e:	687a      	ldr	r2, [r7, #4]
20002a10:	6951      	ldr	r1, [r2, #20]
20002a12:	687a      	ldr	r2, [r7, #4]
20002a14:	69d2      	ldr	r2, [r2, #28]
20002a16:	440a      	add	r2, r1
20002a18:	7812      	ldrb	r2, [r2, #0]
20002a1a:	615a      	str	r2, [r3, #20]
            ++this_spi->resp_buff_tx_idx;
20002a1c:	687b      	ldr	r3, [r7, #4]
20002a1e:	69db      	ldr	r3, [r3, #28]
20002a20:	f103 0201 	add.w	r2, r3, #1
20002a24:	687b      	ldr	r3, [r7, #4]
20002a26:	61da      	str	r2, [r3, #28]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20002a28:	687b      	ldr	r3, [r7, #4]
20002a2a:	681b      	ldr	r3, [r3, #0]
20002a2c:	689b      	ldr	r3, [r3, #8]
20002a2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
20002a32:	2b00      	cmp	r3, #0
20002a34:	d105      	bne.n	20002a42 <fill_slave_tx_fifo+0x8e>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
20002a36:	687b      	ldr	r3, [r7, #4]
20002a38:	69da      	ldr	r2, [r3, #28]
20002a3a:	687b      	ldr	r3, [r7, #4]
20002a3c:	699b      	ldr	r3, [r3, #24]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20002a3e:	429a      	cmp	r2, r3
20002a40:	d3e3      	bcc.n	20002a0a <fill_slave_tx_fifo+0x56>
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
20002a42:	687b      	ldr	r3, [r7, #4]
20002a44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20002a46:	2b00      	cmp	r3, #0
20002a48:	d01f      	beq.n	20002a8a <fill_slave_tx_fifo+0xd6>
20002a4a:	687b      	ldr	r3, [r7, #4]
20002a4c:	691a      	ldr	r2, [r3, #16]
20002a4e:	687b      	ldr	r3, [r7, #4]
20002a50:	68db      	ldr	r3, [r3, #12]
20002a52:	429a      	cmp	r2, r3
20002a54:	d319      	bcc.n	20002a8a <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
20002a56:	687b      	ldr	r3, [r7, #4]
20002a58:	69da      	ldr	r2, [r3, #28]
20002a5a:	687b      	ldr	r3, [r7, #4]
20002a5c:	699b      	ldr	r3, [r3, #24]
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
20002a5e:	429a      	cmp	r2, r3
20002a60:	d313      	bcc.n	20002a8a <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20002a62:	e008      	b.n	20002a76 <fill_slave_tx_fifo+0xc2>
              (guard < BIG_FIFO_SIZE))
        {
            /* Nothing left so pad with 0s for consistency */
            this_spi->hw_reg->TX_DATA = 0x00u;
20002a64:	687b      	ldr	r3, [r7, #4]
20002a66:	681b      	ldr	r3, [r3, #0]
20002a68:	f04f 0200 	mov.w	r2, #0
20002a6c:	615a      	str	r2, [r3, #20]
             * We use the guard count to cover the unlikely event that we are
             * never seeing the TX FIFO full because the data is being pulled
             * out as fast as we can stuff it in. In this event we never spend
             * more than a full FIFOs worth of time spinning here.
             */
            guard++;
20002a6e:	68fb      	ldr	r3, [r7, #12]
20002a70:	f103 0301 	add.w	r3, r3, #1
20002a74:	60fb      	str	r3, [r7, #12]
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20002a76:	687b      	ldr	r3, [r7, #4]
20002a78:	681b      	ldr	r3, [r3, #0]
20002a7a:	689b      	ldr	r3, [r3, #8]
20002a7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
20002a80:	2b00      	cmp	r3, #0
20002a82:	d102      	bne.n	20002a8a <fill_slave_tx_fifo+0xd6>
20002a84:	68fb      	ldr	r3, [r7, #12]
20002a86:	2b1f      	cmp	r3, #31
20002a88:	d9ec      	bls.n	20002a64 <fill_slave_tx_fifo+0xb0>
             */
            guard++;
        }
    }

}
20002a8a:	f107 0714 	add.w	r7, r7, #20
20002a8e:	46bd      	mov	sp, r7
20002a90:	bc80      	pop	{r7}
20002a92:	4770      	bx	lr

20002a94 <read_slave_rx_fifo>:
 */
static void read_slave_rx_fifo
(
    mss_spi_instance_t * this_spi
)
{
20002a94:	b580      	push	{r7, lr}
20002a96:	b084      	sub	sp, #16
20002a98:	af00      	add	r7, sp, #0
20002a9a:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
20002a9c:	687b      	ldr	r3, [r7, #4]
20002a9e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20002aa2:	2b02      	cmp	r3, #2
20002aa4:	d115      	bne.n	20002ad2 <read_slave_rx_fifo+0x3e>
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20002aa6:	e00c      	b.n	20002ac2 <read_slave_rx_fifo+0x2e>
        {
            /* Single frame handling mode. */
            rx_frame = this_spi->hw_reg->RX_DATA;
20002aa8:	687b      	ldr	r3, [r7, #4]
20002aaa:	681b      	ldr	r3, [r3, #0]
20002aac:	691b      	ldr	r3, [r3, #16]
20002aae:	60fb      	str	r3, [r7, #12]
            if(0u != this_spi->frame_rx_handler)
20002ab0:	687b      	ldr	r3, [r7, #4]
20002ab2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
20002ab4:	2b00      	cmp	r3, #0
20002ab6:	d004      	beq.n	20002ac2 <read_slave_rx_fifo+0x2e>
            {
                this_spi->frame_rx_handler( rx_frame );
20002ab8:	687b      	ldr	r3, [r7, #4]
20002aba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
20002abc:	68fa      	ldr	r2, [r7, #12]
20002abe:	4610      	mov	r0, r2
20002ac0:	4798      	blx	r3
{
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20002ac2:	687b      	ldr	r3, [r7, #4]
20002ac4:	681b      	ldr	r3, [r3, #0]
20002ac6:	689b      	ldr	r3, [r3, #8]
20002ac8:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002acc:	2b00      	cmp	r3, #0
20002ace:	d0eb      	beq.n	20002aa8 <read_slave_rx_fifo+0x14>
20002ad0:	e032      	b.n	20002b38 <read_slave_rx_fifo+0xa4>
            {
                this_spi->frame_rx_handler( rx_frame );
            }
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
20002ad2:	687b      	ldr	r3, [r7, #4]
20002ad4:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20002ad8:	2b01      	cmp	r3, #1
20002ada:	d125      	bne.n	20002b28 <read_slave_rx_fifo+0x94>
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
20002adc:	e017      	b.n	20002b0e <read_slave_rx_fifo+0x7a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
20002ade:	687b      	ldr	r3, [r7, #4]
20002ae0:	681b      	ldr	r3, [r3, #0]
20002ae2:	691b      	ldr	r3, [r3, #16]
20002ae4:	60fb      	str	r3, [r7, #12]
            if(this_spi->slave_rx_idx < this_spi->slave_rx_size)
20002ae6:	687b      	ldr	r3, [r7, #4]
20002ae8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20002aea:	687b      	ldr	r3, [r7, #4]
20002aec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
20002aee:	429a      	cmp	r2, r3
20002af0:	d207      	bcs.n	20002b02 <read_slave_rx_fifo+0x6e>
            {
                this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
20002af2:	687b      	ldr	r3, [r7, #4]
20002af4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
20002af6:	687b      	ldr	r3, [r7, #4]
20002af8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20002afa:	4413      	add	r3, r2
20002afc:	68fa      	ldr	r2, [r7, #12]
20002afe:	b2d2      	uxtb	r2, r2
20002b00:	701a      	strb	r2, [r3, #0]
            }

            ++this_spi->slave_rx_idx;
20002b02:	687b      	ldr	r3, [r7, #4]
20002b04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20002b06:	f103 0201 	add.w	r2, r3, #1
20002b0a:	687b      	ldr	r3, [r7, #4]
20002b0c:	631a      	str	r2, [r3, #48]	; 0x30
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
20002b0e:	687b      	ldr	r3, [r7, #4]
20002b10:	681b      	ldr	r3, [r3, #0]
20002b12:	689b      	ldr	r3, [r3, #8]
20002b14:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002b18:	2b00      	cmp	r3, #0
20002b1a:	d0e0      	beq.n	20002ade <read_slave_rx_fifo+0x4a>
20002b1c:	e00c      	b.n	20002b38 <read_slave_rx_fifo+0xa4>
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
20002b1e:	687b      	ldr	r3, [r7, #4]
20002b20:	681b      	ldr	r3, [r3, #0]
20002b22:	691b      	ldr	r3, [r3, #16]
20002b24:	60fb      	str	r3, [r7, #12]
20002b26:	e000      	b.n	20002b2a <read_slave_rx_fifo+0x96>
        }
    }
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20002b28:	bf00      	nop
20002b2a:	687b      	ldr	r3, [r7, #4]
20002b2c:	681b      	ldr	r3, [r3, #0]
20002b2e:	689b      	ldr	r3, [r3, #8]
20002b30:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002b34:	2b00      	cmp	r3, #0
20002b36:	d0f2      	beq.n	20002b1e <read_slave_rx_fifo+0x8a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
        }
    }
}
20002b38:	f107 0710 	add.w	r7, r7, #16
20002b3c:	46bd      	mov	sp, r7
20002b3e:	bd80      	pop	{r7, pc}

20002b40 <mss_spi_isr>:
 */
static void mss_spi_isr
(
    mss_spi_instance_t * this_spi
)
{    
20002b40:	b580      	push	{r7, lr}
20002b42:	b086      	sub	sp, #24
20002b44:	af00      	add	r7, sp, #0
20002b46:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    __I  uint32_t *this_mis = &this_spi->hw_reg->MIS;
20002b48:	687b      	ldr	r3, [r7, #4]
20002b4a:	681b      	ldr	r3, [r3, #0]
20002b4c:	f103 0320 	add.w	r3, r3, #32
20002b50:	613b      	str	r3, [r7, #16]

    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20002b52:	687a      	ldr	r2, [r7, #4]
20002b54:	f24a 73e4 	movw	r3, #42980	; 0xa7e4
20002b58:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002b5c:	429a      	cmp	r2, r3
20002b5e:	d007      	beq.n	20002b70 <mss_spi_isr+0x30>
20002b60:	687a      	ldr	r2, [r7, #4]
20002b62:	f24a 7360 	movw	r3, #42848	; 0xa760
20002b66:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002b6a:	429a      	cmp	r2, r3
20002b6c:	d000      	beq.n	20002b70 <mss_spi_isr+0x30>
20002b6e:	be00      	bkpt	0x0000
  
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
20002b70:	693b      	ldr	r3, [r7, #16]
20002b72:	681b      	ldr	r3, [r3, #0]
20002b74:	f003 0302 	and.w	r3, r3, #2
20002b78:	2b00      	cmp	r3, #0
20002b7a:	d052      	beq.n	20002c22 <mss_spi_isr+0xe2>
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
20002b7c:	687b      	ldr	r3, [r7, #4]
20002b7e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20002b82:	2b02      	cmp	r3, #2
20002b84:	d115      	bne.n	20002bb2 <mss_spi_isr+0x72>
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20002b86:	e00c      	b.n	20002ba2 <mss_spi_isr+0x62>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
20002b88:	687b      	ldr	r3, [r7, #4]
20002b8a:	681b      	ldr	r3, [r3, #0]
20002b8c:	691b      	ldr	r3, [r3, #16]
20002b8e:	60fb      	str	r3, [r7, #12]
                if(0u != this_spi->frame_rx_handler)
20002b90:	687b      	ldr	r3, [r7, #4]
20002b92:	6f5b      	ldr	r3, [r3, #116]	; 0x74
20002b94:	2b00      	cmp	r3, #0
20002b96:	d004      	beq.n	20002ba2 <mss_spi_isr+0x62>
                {
                    this_spi->frame_rx_handler( rx_frame );
20002b98:	687b      	ldr	r3, [r7, #4]
20002b9a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
20002b9c:	68fa      	ldr	r2, [r7, #12]
20002b9e:	4610      	mov	r0, r2
20002ba0:	4798      	blx	r3
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20002ba2:	687b      	ldr	r3, [r7, #4]
20002ba4:	681b      	ldr	r3, [r3, #0]
20002ba6:	689b      	ldr	r3, [r3, #8]
20002ba8:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002bac:	2b00      	cmp	r3, #0
20002bae:	d0eb      	beq.n	20002b88 <mss_spi_isr+0x48>
20002bb0:	e032      	b.n	20002c18 <mss_spi_isr+0xd8>
                {
                    this_spi->frame_rx_handler( rx_frame );
                }
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
20002bb2:	687b      	ldr	r3, [r7, #4]
20002bb4:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20002bb8:	2b01      	cmp	r3, #1
20002bba:	d125      	bne.n	20002c08 <mss_spi_isr+0xc8>
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
20002bbc:	e017      	b.n	20002bee <mss_spi_isr+0xae>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;                /* Read from FIFO irrespective */
20002bbe:	687b      	ldr	r3, [r7, #4]
20002bc0:	681b      	ldr	r3, [r3, #0]
20002bc2:	691b      	ldr	r3, [r3, #16]
20002bc4:	60fb      	str	r3, [r7, #12]
                if(this_spi->slave_rx_idx < this_spi->slave_rx_size) /* Write to array if required */
20002bc6:	687b      	ldr	r3, [r7, #4]
20002bc8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20002bca:	687b      	ldr	r3, [r7, #4]
20002bcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
20002bce:	429a      	cmp	r2, r3
20002bd0:	d207      	bcs.n	20002be2 <mss_spi_isr+0xa2>
                {
                    this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
20002bd2:	687b      	ldr	r3, [r7, #4]
20002bd4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
20002bd6:	687b      	ldr	r3, [r7, #4]
20002bd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20002bda:	4413      	add	r3, r2
20002bdc:	68fa      	ldr	r2, [r7, #12]
20002bde:	b2d2      	uxtb	r2, r2
20002be0:	701a      	strb	r2, [r3, #0]
                }

                ++this_spi->slave_rx_idx;            
20002be2:	687b      	ldr	r3, [r7, #4]
20002be4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20002be6:	f103 0201 	add.w	r2, r3, #1
20002bea:	687b      	ldr	r3, [r7, #4]
20002bec:	631a      	str	r2, [r3, #48]	; 0x30
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
20002bee:	687b      	ldr	r3, [r7, #4]
20002bf0:	681b      	ldr	r3, [r3, #0]
20002bf2:	689b      	ldr	r3, [r3, #8]
20002bf4:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002bf8:	2b00      	cmp	r3, #0
20002bfa:	d0e0      	beq.n	20002bbe <mss_spi_isr+0x7e>
20002bfc:	e00c      	b.n	20002c18 <mss_spi_isr+0xd8>
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
20002bfe:	687b      	ldr	r3, [r7, #4]
20002c00:	681b      	ldr	r3, [r3, #0]
20002c02:	691b      	ldr	r3, [r3, #16]
20002c04:	60fb      	str	r3, [r7, #12]
20002c06:	e000      	b.n	20002c0a <mss_spi_isr+0xca>
            }
        }
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20002c08:	bf00      	nop
20002c0a:	687b      	ldr	r3, [r7, #4]
20002c0c:	681b      	ldr	r3, [r3, #0]
20002c0e:	689b      	ldr	r3, [r3, #8]
20002c10:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002c14:	2b00      	cmp	r3, #0
20002c16:	d0f2      	beq.n	20002bfe <mss_spi_isr+0xbe>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
            }
        }

        this_spi->hw_reg->INT_CLEAR = RXDONE_IRQ_MASK;
20002c18:	687b      	ldr	r3, [r7, #4]
20002c1a:	681b      	ldr	r3, [r3, #0]
20002c1c:	f04f 0202 	mov.w	r2, #2
20002c20:	60da      	str	r2, [r3, #12]
    }

   /* Handle transmit. */
    if(0u != (*this_mis & TXDONE_IRQ_MASK))
20002c22:	693b      	ldr	r3, [r7, #16]
20002c24:	681b      	ldr	r3, [r3, #0]
20002c26:	f003 0301 	and.w	r3, r3, #1
20002c2a:	b2db      	uxtb	r3, r3
20002c2c:	2b00      	cmp	r3, #0
20002c2e:	d012      	beq.n	20002c56 <mss_spi_isr+0x116>
    {
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
20002c30:	687b      	ldr	r3, [r7, #4]
20002c32:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20002c36:	2b02      	cmp	r3, #2
20002c38:	d105      	bne.n	20002c46 <mss_spi_isr+0x106>
        {
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
20002c3a:	687b      	ldr	r3, [r7, #4]
20002c3c:	681b      	ldr	r3, [r3, #0]
20002c3e:	687a      	ldr	r2, [r7, #4]
20002c40:	6f92      	ldr	r2, [r2, #120]	; 0x78
20002c42:	615a      	str	r2, [r3, #20]
20002c44:	e002      	b.n	20002c4c <mss_spi_isr+0x10c>
        }
        else /* Must be block mode so load FIFO to the max */
        {
            fill_slave_tx_fifo(this_spi);
20002c46:	6878      	ldr	r0, [r7, #4]
20002c48:	f7ff feb4 	bl	200029b4 <fill_slave_tx_fifo>
        }

        this_spi->hw_reg->INT_CLEAR = TXDONE_IRQ_MASK;
20002c4c:	687b      	ldr	r3, [r7, #4]
20002c4e:	681b      	ldr	r3, [r3, #0]
20002c50:	f04f 0201 	mov.w	r2, #1
20002c54:	60da      	str	r2, [r3, #12]
    }
    
    /* Handle command interrupt. */
    if(0u != (*this_mis & CMD_IRQ_MASK))
20002c56:	693b      	ldr	r3, [r7, #16]
20002c58:	681b      	ldr	r3, [r3, #0]
20002c5a:	f003 0310 	and.w	r3, r3, #16
20002c5e:	2b00      	cmp	r3, #0
20002c60:	d023      	beq.n	20002caa <mss_spi_isr+0x16a>
    {
        read_slave_rx_fifo(this_spi);
20002c62:	6878      	ldr	r0, [r7, #4]
20002c64:	f7ff ff16 	bl	20002a94 <read_slave_rx_fifo>
        
        /*
         * Call the command handler if one exists.
         */
        if(0u != this_spi->cmd_handler)
20002c68:	687b      	ldr	r3, [r7, #4]
20002c6a:	6a1b      	ldr	r3, [r3, #32]
20002c6c:	2b00      	cmp	r3, #0
20002c6e:	d00b      	beq.n	20002c88 <mss_spi_isr+0x148>
        {
            (*this_spi->cmd_handler)(this_spi->slave_rx_buffer, this_spi->slave_rx_idx);
20002c70:	687b      	ldr	r3, [r7, #4]
20002c72:	6a1b      	ldr	r3, [r3, #32]
20002c74:	687a      	ldr	r2, [r7, #4]
20002c76:	6a91      	ldr	r1, [r2, #40]	; 0x28
20002c78:	687a      	ldr	r2, [r7, #4]
20002c7a:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002c7c:	4608      	mov	r0, r1
20002c7e:	4611      	mov	r1, r2
20002c80:	4798      	blx	r3
            fill_slave_tx_fifo(this_spi);
20002c82:	6878      	ldr	r0, [r7, #4]
20002c84:	f7ff fe96 	bl	200029b4 <fill_slave_tx_fifo>
        }
        /* Set cmd_done to indicate it is now safe to 0 fill TX FIFO */
        this_spi->cmd_done = 1u;
20002c88:	687b      	ldr	r3, [r7, #4]
20002c8a:	f04f 0201 	mov.w	r2, #1
20002c8e:	625a      	str	r2, [r3, #36]	; 0x24
        /* Disable command interrupt until slave select becomes de-asserted to avoid retriggering. */
        this_spi->hw_reg->CONTROL2 &= ~(uint32_t)C2_ENABLE_CMD_IRQ_MASK;
20002c90:	687b      	ldr	r3, [r7, #4]
20002c92:	681b      	ldr	r3, [r3, #0]
20002c94:	687a      	ldr	r2, [r7, #4]
20002c96:	6812      	ldr	r2, [r2, #0]
20002c98:	6a92      	ldr	r2, [r2, #40]	; 0x28
20002c9a:	f022 0210 	bic.w	r2, r2, #16
20002c9e:	629a      	str	r2, [r3, #40]	; 0x28
        this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
20002ca0:	687b      	ldr	r3, [r7, #4]
20002ca2:	681b      	ldr	r3, [r3, #0]
20002ca4:	f04f 0210 	mov.w	r2, #16
20002ca8:	60da      	str	r2, [r3, #12]
    }

    if(0u != (*this_mis & RXOVFLOW_IRQ_MASK))
20002caa:	693b      	ldr	r3, [r7, #16]
20002cac:	681b      	ldr	r3, [r3, #0]
20002cae:	f003 0304 	and.w	r3, r3, #4
20002cb2:	2b00      	cmp	r3, #0
20002cb4:	d00f      	beq.n	20002cd6 <mss_spi_isr+0x196>
    {
        /*
         * Receive overflow, not a lot we can do for this. Reset the receive
         *  FIFO, clear the interrupt and hope it doesn't happen again...
         */
        this_spi->hw_reg->COMMAND |= RX_FIFO_RESET_MASK;
20002cb6:	687b      	ldr	r3, [r7, #4]
20002cb8:	681b      	ldr	r3, [r3, #0]
20002cba:	687a      	ldr	r2, [r7, #4]
20002cbc:	6812      	ldr	r2, [r2, #0]
20002cbe:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
20002cc0:	f042 0204 	orr.w	r2, r2, #4
20002cc4:	62da      	str	r2, [r3, #44]	; 0x2c
        recover_from_rx_overflow(this_spi);
20002cc6:	6878      	ldr	r0, [r7, #4]
20002cc8:	f7ff fbf2 	bl	200024b0 <recover_from_rx_overflow>
        this_spi->hw_reg->INT_CLEAR = RXOVFLOW_IRQ_MASK;
20002ccc:	687b      	ldr	r3, [r7, #4]
20002cce:	681b      	ldr	r3, [r3, #0]
20002cd0:	f04f 0204 	mov.w	r2, #4
20002cd4:	60da      	str	r2, [r3, #12]
     * slave TX FIFO data setup (if there is one).
     * In block mode this will probably not be very successful as we will
     * be out of synch with the master but the reset on SSEND will hopefully
     * take care of that for the next transfer.
     */
    if(0u != (*this_mis & TXURUN_IRQ_MASK))
20002cd6:	693b      	ldr	r3, [r7, #16]
20002cd8:	681b      	ldr	r3, [r3, #0]
20002cda:	f003 0308 	and.w	r3, r3, #8
20002cde:	2b00      	cmp	r3, #0
20002ce0:	d031      	beq.n	20002d46 <mss_spi_isr+0x206>
    {
        this_spi->hw_reg->COMMAND |= TX_FIFO_RESET_MASK;
20002ce2:	687b      	ldr	r3, [r7, #4]
20002ce4:	681b      	ldr	r3, [r3, #0]
20002ce6:	687a      	ldr	r2, [r7, #4]
20002ce8:	6812      	ldr	r2, [r2, #0]
20002cea:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
20002cec:	f042 0208 	orr.w	r2, r2, #8
20002cf0:	62da      	str	r2, [r3, #44]	; 0x2c
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
20002cf2:	687b      	ldr	r3, [r7, #4]
20002cf4:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20002cf8:	2b02      	cmp	r3, #2
20002cfa:	d113      	bne.n	20002d24 <mss_spi_isr+0x1e4>
        {
            this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
20002cfc:	687b      	ldr	r3, [r7, #4]
20002cfe:	681a      	ldr	r2, [r3, #0]
20002d00:	687b      	ldr	r3, [r7, #4]
20002d02:	681b      	ldr	r3, [r3, #0]
20002d04:	6819      	ldr	r1, [r3, #0]
20002d06:	f240 03ff 	movw	r3, #255	; 0xff
20002d0a:	f6cf 7300 	movt	r3, #65280	; 0xff00
20002d0e:	ea01 0303 	and.w	r3, r1, r3
20002d12:	f443 7380 	orr.w	r3, r3, #256	; 0x100
20002d16:	6013      	str	r3, [r2, #0]
                                        | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
20002d18:	687b      	ldr	r3, [r7, #4]
20002d1a:	681b      	ldr	r3, [r3, #0]
20002d1c:	687a      	ldr	r2, [r7, #4]
20002d1e:	6f92      	ldr	r2, [r2, #120]	; 0x78
20002d20:	615a      	str	r2, [r3, #20]
20002d22:	e00b      	b.n	20002d3c <mss_spi_isr+0x1fc>
        }
        else if( MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode )
20002d24:	687b      	ldr	r3, [r7, #4]
20002d26:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20002d2a:	2b01      	cmp	r3, #1
20002d2c:	d106      	bne.n	20002d3c <mss_spi_isr+0x1fc>
        {
            /* Block mode so reload FIFO to the max */
            this_spi->slave_tx_idx = 0u;
20002d2e:	687b      	ldr	r3, [r7, #4]
20002d30:	f04f 0200 	mov.w	r2, #0
20002d34:	611a      	str	r2, [r3, #16]
            fill_slave_tx_fifo(this_spi);
20002d36:	6878      	ldr	r0, [r7, #4]
20002d38:	f7ff fe3c 	bl	200029b4 <fill_slave_tx_fifo>
        else
        {
            /* Not frame or block mode? Can't do anything here... */
        }

        this_spi->hw_reg->INT_CLEAR = TXURUN_IRQ_MASK;
20002d3c:	687b      	ldr	r3, [r7, #4]
20002d3e:	681b      	ldr	r3, [r3, #0]
20002d40:	f04f 0208 	mov.w	r2, #8
20002d44:	60da      	str	r2, [r3, #12]
    /*
     * Handle slave select becoming de-asserted. Only enables if
     * we are operating in block mode, in frame mode we do everything
     * in the receive and transmit interrupt handlers.
     */
    if(0u != (*this_mis & SSEND_IRQ_MASK))
20002d46:	693b      	ldr	r3, [r7, #16]
20002d48:	681b      	ldr	r3, [r3, #0]
20002d4a:	f003 0320 	and.w	r3, r3, #32
20002d4e:	2b00      	cmp	r3, #0
20002d50:	d049      	beq.n	20002de6 <mss_spi_isr+0x2a6>
    {
        uint32_t rx_size;
        
        read_slave_rx_fifo(this_spi);
20002d52:	6878      	ldr	r0, [r7, #4]
20002d54:	f7ff fe9e 	bl	20002a94 <read_slave_rx_fifo>
        rx_size = this_spi->slave_rx_idx;
20002d58:	687b      	ldr	r3, [r7, #4]
20002d5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20002d5c:	617b      	str	r3, [r7, #20]
        /*
         * Re-enable command interrupt if required and clear all the response
         * buffer state in readiness for next response. This must be done
         * before reloading the TX FIFO.
         */
        if(0u != this_spi->cmd_handler)
20002d5e:	687b      	ldr	r3, [r7, #4]
20002d60:	6a1b      	ldr	r3, [r3, #32]
20002d62:	2b00      	cmp	r3, #0
20002d64:	d01c      	beq.n	20002da0 <mss_spi_isr+0x260>
        {
            this_spi->cmd_done = 0u;
20002d66:	687b      	ldr	r3, [r7, #4]
20002d68:	f04f 0200 	mov.w	r2, #0
20002d6c:	625a      	str	r2, [r3, #36]	; 0x24
            this_spi->resp_tx_buffer = 0u;
20002d6e:	687b      	ldr	r3, [r7, #4]
20002d70:	f04f 0200 	mov.w	r2, #0
20002d74:	615a      	str	r2, [r3, #20]
            this_spi->resp_buff_size = 0u;
20002d76:	687b      	ldr	r3, [r7, #4]
20002d78:	f04f 0200 	mov.w	r2, #0
20002d7c:	619a      	str	r2, [r3, #24]
            this_spi->resp_buff_tx_idx = 0u;
20002d7e:	687b      	ldr	r3, [r7, #4]
20002d80:	f04f 0200 	mov.w	r2, #0
20002d84:	61da      	str	r2, [r3, #28]
            this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
20002d86:	687b      	ldr	r3, [r7, #4]
20002d88:	681b      	ldr	r3, [r3, #0]
20002d8a:	f04f 0210 	mov.w	r2, #16
20002d8e:	60da      	str	r2, [r3, #12]
            this_spi->hw_reg->CONTROL2 |= C2_ENABLE_CMD_IRQ_MASK;
20002d90:	687b      	ldr	r3, [r7, #4]
20002d92:	681b      	ldr	r3, [r3, #0]
20002d94:	687a      	ldr	r2, [r7, #4]
20002d96:	6812      	ldr	r2, [r2, #0]
20002d98:	6a92      	ldr	r2, [r2, #40]	; 0x28
20002d9a:	f042 0210 	orr.w	r2, r2, #16
20002d9e:	629a      	str	r2, [r3, #40]	; 0x28
        /* 
         * Reset the transmit index to 0 to restart transmit at the start of the
         * transmit buffer in the next transaction. This also requires flushing
         * the Tx FIFO and refilling it with the start of Tx data buffer.
         */
        this_spi->slave_tx_idx = 0u;
20002da0:	687b      	ldr	r3, [r7, #4]
20002da2:	f04f 0200 	mov.w	r2, #0
20002da6:	611a      	str	r2, [r3, #16]
        this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
20002da8:	687b      	ldr	r3, [r7, #4]
20002daa:	681b      	ldr	r3, [r3, #0]
20002dac:	687a      	ldr	r2, [r7, #4]
20002dae:	6812      	ldr	r2, [r2, #0]
20002db0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
20002db2:	f042 020c 	orr.w	r2, r2, #12
20002db6:	62da      	str	r2, [r3, #44]	; 0x2c
        fill_slave_tx_fifo(this_spi);
20002db8:	6878      	ldr	r0, [r7, #4]
20002dba:	f7ff fdfb 	bl	200029b4 <fill_slave_tx_fifo>
        
        /* Prepare to receive next packet. */
        this_spi->slave_rx_idx = 0u;
20002dbe:	687b      	ldr	r3, [r7, #4]
20002dc0:	f04f 0200 	mov.w	r2, #0
20002dc4:	631a      	str	r2, [r3, #48]	; 0x30
        /*
         * Call the receive handler if one exists.
         */
        if(0u != this_spi->block_rx_handler)
20002dc6:	687b      	ldr	r3, [r7, #4]
20002dc8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
20002dca:	2b00      	cmp	r3, #0
20002dcc:	d006      	beq.n	20002ddc <mss_spi_isr+0x29c>
        {
            (*this_spi->block_rx_handler)(this_spi->slave_rx_buffer, rx_size);
20002dce:	687b      	ldr	r3, [r7, #4]
20002dd0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
20002dd2:	687a      	ldr	r2, [r7, #4]
20002dd4:	6a92      	ldr	r2, [r2, #40]	; 0x28
20002dd6:	4610      	mov	r0, r2
20002dd8:	6979      	ldr	r1, [r7, #20]
20002dda:	4798      	blx	r3
        }
        
        this_spi->hw_reg->INT_CLEAR = SSEND_IRQ_MASK;
20002ddc:	687b      	ldr	r3, [r7, #4]
20002dde:	681b      	ldr	r3, [r3, #0]
20002de0:	f04f 0220 	mov.w	r2, #32
20002de4:	60da      	str	r2, [r3, #12]
    }
}
20002de6:	f107 0718 	add.w	r7, r7, #24
20002dea:	46bd      	mov	sp, r7
20002dec:	bd80      	pop	{r7, pc}
20002dee:	bf00      	nop

20002df0 <SPI0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI0_IRQHandler(void)
#else
void SPI0_IRQHandler( void )
#endif
{
20002df0:	4668      	mov	r0, sp
20002df2:	f020 0107 	bic.w	r1, r0, #7
20002df6:	468d      	mov	sp, r1
20002df8:	b589      	push	{r0, r3, r7, lr}
20002dfa:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi0);
20002dfc:	f24a 70e4 	movw	r0, #42980	; 0xa7e4
20002e00:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002e04:	f7ff fe9c 	bl	20002b40 <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI0_IRQn);
20002e08:	f04f 000c 	mov.w	r0, #12
20002e0c:	f7ff fa98 	bl	20002340 <NVIC_ClearPendingIRQ>
}
20002e10:	46bd      	mov	sp, r7
20002e12:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002e16:	4685      	mov	sp, r0
20002e18:	4770      	bx	lr
20002e1a:	bf00      	nop

20002e1c <SPI1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI1_IRQHandler(void)
#else
void SPI1_IRQHandler(void)
#endif
{
20002e1c:	4668      	mov	r0, sp
20002e1e:	f020 0107 	bic.w	r1, r0, #7
20002e22:	468d      	mov	sp, r1
20002e24:	b589      	push	{r0, r3, r7, lr}
20002e26:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi1);
20002e28:	f24a 7060 	movw	r0, #42848	; 0xa760
20002e2c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002e30:	f7ff fe86 	bl	20002b40 <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI1_IRQn);
20002e34:	f04f 000d 	mov.w	r0, #13
20002e38:	f7ff fa82 	bl	20002340 <NVIC_ClearPendingIRQ>
}
20002e3c:	46bd      	mov	sp, r7
20002e3e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002e42:	4685      	mov	sp, r0
20002e44:	4770      	bx	lr
20002e46:	bf00      	nop

20002e48 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20002e48:	b480      	push	{r7}
20002e4a:	b083      	sub	sp, #12
20002e4c:	af00      	add	r7, sp, #0
20002e4e:	4603      	mov	r3, r0
20002e50:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20002e52:	f24e 1300 	movw	r3, #57600	; 0xe100
20002e56:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002e5a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20002e5e:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002e62:	88f9      	ldrh	r1, [r7, #6]
20002e64:	f001 011f 	and.w	r1, r1, #31
20002e68:	f04f 0001 	mov.w	r0, #1
20002e6c:	fa00 f101 	lsl.w	r1, r0, r1
20002e70:	f102 0260 	add.w	r2, r2, #96	; 0x60
20002e74:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20002e78:	f107 070c 	add.w	r7, r7, #12
20002e7c:	46bd      	mov	sp, r7
20002e7e:	bc80      	pop	{r7}
20002e80:	4770      	bx	lr
20002e82:	bf00      	nop

20002e84 <MSS_GPIO_init>:
/*-------------------------------------------------------------------------*//**
 * MSS_GPIO_init
 * See "mss_gpio.h" for details of how to use this function.
 */
void MSS_GPIO_init( void )
{
20002e84:	b580      	push	{r7, lr}
20002e86:	b082      	sub	sp, #8
20002e88:	af00      	add	r7, sp, #0
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
20002e8a:	f242 0300 	movw	r3, #8192	; 0x2000
20002e8e:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002e92:	f242 0200 	movw	r2, #8192	; 0x2000
20002e96:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002e9a:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002e9c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
20002ea0:	631a      	str	r2, [r3, #48]	; 0x30
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
20002ea2:	f04f 0300 	mov.w	r3, #0
20002ea6:	607b      	str	r3, [r7, #4]
20002ea8:	e00e      	b.n	20002ec8 <MSS_GPIO_init+0x44>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
20002eaa:	687a      	ldr	r2, [r7, #4]
20002eac:	f649 6380 	movw	r3, #40576	; 0x9e80
20002eb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002eb4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
20002eb8:	b21b      	sxth	r3, r3
20002eba:	4618      	mov	r0, r3
20002ebc:	f7ff ffc4 	bl	20002e48 <NVIC_ClearPendingIRQ>
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
20002ec0:	687b      	ldr	r3, [r7, #4]
20002ec2:	f103 0301 	add.w	r3, r3, #1
20002ec6:	607b      	str	r3, [r7, #4]
20002ec8:	687b      	ldr	r3, [r7, #4]
20002eca:	2b1f      	cmp	r3, #31
20002ecc:	d9ed      	bls.n	20002eaa <MSS_GPIO_init+0x26>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    }
    /* Take MSS GPIO hardware out of reset. */
    SYSREG->SOFT_RST_CR &= ~SYSREG_GPIO_SOFTRESET_MASK;
20002ece:	f242 0300 	movw	r3, #8192	; 0x2000
20002ed2:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002ed6:	f242 0200 	movw	r2, #8192	; 0x2000
20002eda:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002ede:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002ee0:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
20002ee4:	631a      	str	r2, [r3, #48]	; 0x30
}
20002ee6:	f107 0708 	add.w	r7, r7, #8
20002eea:	46bd      	mov	sp, r7
20002eec:	bd80      	pop	{r7, pc}
20002eee:	bf00      	nop

20002ef0 <MSS_GPIO_config>:
void MSS_GPIO_config
(
    mss_gpio_id_t port_id,
    uint32_t config
)
{
20002ef0:	b480      	push	{r7}
20002ef2:	b085      	sub	sp, #20
20002ef4:	af00      	add	r7, sp, #0
20002ef6:	4603      	mov	r3, r0
20002ef8:	6039      	str	r1, [r7, #0]
20002efa:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
20002efc:	79fb      	ldrb	r3, [r7, #7]
20002efe:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
20002f00:	68fb      	ldr	r3, [r7, #12]
20002f02:	2b1f      	cmp	r3, #31
20002f04:	d900      	bls.n	20002f08 <MSS_GPIO_config+0x18>
20002f06:	be00      	bkpt	0x0000

    if ( gpio_idx < NB_OF_GPIO )
20002f08:	68fb      	ldr	r3, [r7, #12]
20002f0a:	2b1f      	cmp	r3, #31
20002f0c:	d808      	bhi.n	20002f20 <MSS_GPIO_config+0x30>
    {
        *(g_config_reg_lut[gpio_idx]) = config;
20002f0e:	68fa      	ldr	r2, [r7, #12]
20002f10:	f649 6300 	movw	r3, #40448	; 0x9e00
20002f14:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002f18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
20002f1c:	683a      	ldr	r2, [r7, #0]
20002f1e:	601a      	str	r2, [r3, #0]
    }
}
20002f20:	f107 0714 	add.w	r7, r7, #20
20002f24:	46bd      	mov	sp, r7
20002f26:	bc80      	pop	{r7}
20002f28:	4770      	bx	lr
20002f2a:	bf00      	nop

20002f2c <MSS_GPIO_set_output>:
void MSS_GPIO_set_output
(
    mss_gpio_id_t       port_id,
    uint8_t             value
)
{
20002f2c:	b480      	push	{r7}
20002f2e:	b085      	sub	sp, #20
20002f30:	af00      	add	r7, sp, #0
20002f32:	4602      	mov	r2, r0
20002f34:	460b      	mov	r3, r1
20002f36:	71fa      	strb	r2, [r7, #7]
20002f38:	71bb      	strb	r3, [r7, #6]
    uint32_t gpio_idx = (uint32_t)port_id;
20002f3a:	79fb      	ldrb	r3, [r7, #7]
20002f3c:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
20002f3e:	68fb      	ldr	r3, [r7, #12]
20002f40:	2b1f      	cmp	r3, #31
20002f42:	d900      	bls.n	20002f46 <MSS_GPIO_set_output+0x1a>
20002f44:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
20002f46:	68fb      	ldr	r3, [r7, #12]
20002f48:	2b1f      	cmp	r3, #31
20002f4a:	d809      	bhi.n	20002f60 <MSS_GPIO_set_output+0x34>
    {
        GPIO_BITBAND->GPIO_OUT[gpio_idx] = (uint32_t)value;
20002f4c:	f240 0300 	movw	r3, #0
20002f50:	f2c4 2326 	movt	r3, #16934	; 0x4226
20002f54:	68fa      	ldr	r2, [r7, #12]
20002f56:	79b9      	ldrb	r1, [r7, #6]
20002f58:	f502 6288 	add.w	r2, r2, #1088	; 0x440
20002f5c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }
}
20002f60:	f107 0714 	add.w	r7, r7, #20
20002f64:	46bd      	mov	sp, r7
20002f66:	bc80      	pop	{r7}
20002f68:	4770      	bx	lr
20002f6a:	bf00      	nop

20002f6c <SystemInit>:

/***************************************************************************//**
 * See system_a2fxxxm3f.h for details.
 */
void SystemInit(void)
{
20002f6c:	b480      	push	{r7}
20002f6e:	af00      	add	r7, sp, #0
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
20002f70:	46bd      	mov	sp, r7
20002f72:	bc80      	pop	{r7}
20002f74:	4770      	bx	lr
20002f76:	bf00      	nop

20002f78 <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
20002f78:	b580      	push	{r7, lr}
20002f7a:	b08a      	sub	sp, #40	; 0x28
20002f7c:	af00      	add	r7, sp, #0
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
20002f7e:	f649 63c0 	movw	r3, #40640	; 0x9ec0
20002f82:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002f86:	46bc      	mov	ip, r7
20002f88:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
20002f8a:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
20002f8e:	f242 0300 	movw	r3, #8192	; 0x2000
20002f92:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002f96:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20002f98:	ea4f 0393 	mov.w	r3, r3, lsr #2
20002f9c:	f003 0303 	and.w	r3, r3, #3
20002fa0:	ea4f 0383 	mov.w	r3, r3, lsl #2
20002fa4:	f107 0228 	add.w	r2, r7, #40	; 0x28
20002fa8:	4413      	add	r3, r2
20002faa:	f853 3c28 	ldr.w	r3, [r3, #-40]
20002fae:	613b      	str	r3, [r7, #16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
20002fb0:	f242 0300 	movw	r3, #8192	; 0x2000
20002fb4:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002fb8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20002fba:	ea4f 1313 	mov.w	r3, r3, lsr #4
20002fbe:	f003 0303 	and.w	r3, r3, #3
20002fc2:	ea4f 0383 	mov.w	r3, r3, lsl #2
20002fc6:	f107 0228 	add.w	r2, r7, #40	; 0x28
20002fca:	4413      	add	r3, r2
20002fcc:	f853 3c28 	ldr.w	r3, [r3, #-40]
20002fd0:	617b      	str	r3, [r7, #20]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
20002fd2:	f242 0300 	movw	r3, #8192	; 0x2000
20002fd6:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002fda:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20002fdc:	ea4f 1393 	mov.w	r3, r3, lsr #6
20002fe0:	f003 0303 	and.w	r3, r3, #3
20002fe4:	ea4f 0383 	mov.w	r3, r3, lsl #2
20002fe8:	f107 0228 	add.w	r2, r7, #40	; 0x28
20002fec:	4413      	add	r3, r2
20002fee:	f853 3c28 	ldr.w	r3, [r3, #-40]
20002ff2:	61bb      	str	r3, [r7, #24]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
20002ff4:	f242 0300 	movw	r3, #8192	; 0x2000
20002ff8:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002ffc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
20002ffe:	ea4f 2313 	mov.w	r3, r3, lsr #8
20003002:	f003 031f 	and.w	r3, r3, #31
20003006:	623b      	str	r3, [r7, #32]
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
20003008:	f242 0300 	movw	r3, #8192	; 0x2000
2000300c:	f2ce 0304 	movt	r3, #57348	; 0xe004
20003010:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
20003012:	ea4f 3353 	mov.w	r3, r3, lsr #13
20003016:	f003 0301 	and.w	r3, r3, #1
2000301a:	627b      	str	r3, [r7, #36]	; 0x24
        FabDiv = obdiv + 1uL;
2000301c:	6a3b      	ldr	r3, [r7, #32]
2000301e:	f103 0301 	add.w	r3, r3, #1
20003022:	61fb      	str	r3, [r7, #28]
        if ( obdivhalf != 0uL )
20003024:	6a7b      	ldr	r3, [r7, #36]	; 0x24
20003026:	2b00      	cmp	r3, #0
20003028:	d003      	beq.n	20003032 <SystemCoreClockUpdate+0xba>
        {
            FabDiv = FabDiv * 2uL;
2000302a:	69fb      	ldr	r3, [r7, #28]
2000302c:	ea4f 0343 	mov.w	r3, r3, lsl #1
20003030:	61fb      	str	r3, [r7, #28]
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
20003032:	f000 f849 	bl	200030c8 <GetSystemClock>
20003036:	4602      	mov	r2, r0
20003038:	f24a 1358 	movw	r3, #41304	; 0xa158
2000303c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003040:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
20003042:	f24a 1358 	movw	r3, #41304	; 0xa158
20003046:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000304a:	681a      	ldr	r2, [r3, #0]
2000304c:	693b      	ldr	r3, [r7, #16]
2000304e:	fbb2 f2f3 	udiv	r2, r2, r3
20003052:	f24a 135c 	movw	r3, #41308	; 0xa15c
20003056:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000305a:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
2000305c:	f24a 1358 	movw	r3, #41304	; 0xa158
20003060:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003064:	681a      	ldr	r2, [r3, #0]
20003066:	697b      	ldr	r3, [r7, #20]
20003068:	fbb2 f2f3 	udiv	r2, r2, r3
2000306c:	f24a 1360 	movw	r3, #41312	; 0xa160
20003070:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003074:	601a      	str	r2, [r3, #0]
    g_FrequencyACE = SystemCoreClock / AceDiv;
20003076:	f24a 1358 	movw	r3, #41304	; 0xa158
2000307a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000307e:	681a      	ldr	r2, [r3, #0]
20003080:	69bb      	ldr	r3, [r7, #24]
20003082:	fbb2 f2f3 	udiv	r2, r2, r3
20003086:	f24a 1364 	movw	r3, #41316	; 0xa164
2000308a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000308e:	601a      	str	r2, [r3, #0]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
20003090:	f24a 1358 	movw	r3, #41304	; 0xa158
20003094:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003098:	681a      	ldr	r2, [r3, #0]
2000309a:	69fb      	ldr	r3, [r7, #28]
2000309c:	fbb2 f2f3 	udiv	r2, r2, r3
200030a0:	f24a 1368 	movw	r3, #41320	; 0xa168
200030a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200030a8:	601a      	str	r2, [r3, #0]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
200030aa:	f24a 1358 	movw	r3, #41304	; 0xa158
200030ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
200030b2:	681a      	ldr	r2, [r3, #0]
200030b4:	f24a 1354 	movw	r3, #41300	; 0xa154
200030b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200030bc:	601a      	str	r2, [r3, #0]
}
200030be:	f107 0728 	add.w	r7, r7, #40	; 0x28
200030c2:	46bd      	mov	sp, r7
200030c4:	bd80      	pop	{r7, pc}
200030c6:	bf00      	nop

200030c8 <GetSystemClock>:
 * retrieved from eNVM spare pages.
 * The FCLK frequency value selected in the MSS Configurator software tool is
 * stored in eNVM spare pages as part of the Actel system boot configuration data.
 */
uint32_t GetSystemClock( void )
{
200030c8:	b480      	push	{r7}
200030ca:	b08b      	sub	sp, #44	; 0x2c
200030cc:	af00      	add	r7, sp, #0
    uint32_t fclk = 0uL;
200030ce:	f04f 0300 	mov.w	r3, #0
200030d2:	607b      	str	r3, [r7, #4]
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
200030d4:	f640 031c 	movw	r3, #2076	; 0x81c
200030d8:	f2c6 0308 	movt	r3, #24584	; 0x6008
200030dc:	60bb      	str	r3, [r7, #8]
    uint32_t * p_idcode = IDCODE_LOCATION;
200030de:	f240 2330 	movw	r3, #560	; 0x230
200030e2:	f2c6 0308 	movt	r3, #24584	; 0x6008
200030e6:	60fb      	str	r3, [r7, #12]
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
200030e8:	68fb      	ldr	r3, [r7, #12]
200030ea:	681b      	ldr	r3, [r3, #0]
200030ec:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
200030f0:	613b      	str	r3, [r7, #16]
	
    if ( A2F060IFX_ID == idcode )
200030f2:	693a      	ldr	r2, [r7, #16]
200030f4:	f241 13cf 	movw	r3, #4559	; 0x11cf
200030f8:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
200030fc:	429a      	cmp	r2, r3
200030fe:	d108      	bne.n	20003112 <GetSystemClock+0x4a>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
20003100:	f64e 732c 	movw	r3, #61228	; 0xef2c
20003104:	f2c6 0301 	movt	r3, #24577	; 0x6001
20003108:	617b      	str	r3, [r7, #20]
        fclk = *p_fclk;
2000310a:	697b      	ldr	r3, [r7, #20]
2000310c:	681b      	ldr	r3, [r3, #0]
2000310e:	607b      	str	r3, [r7, #4]
20003110:	e03d      	b.n	2000318e <GetSystemClock+0xc6>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
20003112:	68bb      	ldr	r3, [r7, #8]
20003114:	681a      	ldr	r2, [r3, #0]
20003116:	f244 3341 	movw	r3, #17217	; 0x4341
2000311a:	f6c4 4354 	movt	r3, #19540	; 0x4c54
2000311e:	429a      	cmp	r2, r3
20003120:	d135      	bne.n	2000318e <GetSystemClock+0xc6>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
20003122:	f640 0340 	movw	r3, #2112	; 0x840
20003126:	f2c6 0308 	movt	r3, #24584	; 0x6008
2000312a:	61bb      	str	r3, [r7, #24]
        uint32_t sysboot_version = *p_sysboot_version;
2000312c:	69bb      	ldr	r3, [r7, #24]
2000312e:	681b      	ldr	r3, [r3, #0]
20003130:	61fb      	str	r3, [r7, #28]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
20003132:	69fb      	ldr	r3, [r7, #28]
20003134:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
20003138:	61fb      	str	r3, [r7, #28]
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
2000313a:	69fa      	ldr	r2, [r7, #28]
2000313c:	f240 3300 	movw	r3, #768	; 0x300
20003140:	f2c0 0301 	movt	r3, #1
20003144:	429a      	cmp	r2, r3
20003146:	d922      	bls.n	2000318e <GetSystemClock+0xc6>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
20003148:	69fa      	ldr	r2, [r7, #28]
2000314a:	f64f 73ff 	movw	r3, #65535	; 0xffff
2000314e:	f2c0 0301 	movt	r3, #1
20003152:	429a      	cmp	r2, r3
20003154:	d808      	bhi.n	20003168 <GetSystemClock+0xa0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
20003156:	f241 632c 	movw	r3, #5676	; 0x162c
2000315a:	f2c6 0308 	movt	r3, #24584	; 0x6008
2000315e:	623b      	str	r3, [r7, #32]
                fclk = *p_fclk;
20003160:	6a3b      	ldr	r3, [r7, #32]
20003162:	681b      	ldr	r3, [r3, #0]
20003164:	607b      	str	r3, [r7, #4]
20003166:	e012      	b.n	2000318e <GetSystemClock+0xc6>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
20003168:	69fa      	ldr	r2, [r7, #28]
2000316a:	f64f 73ff 	movw	r3, #65535	; 0xffff
2000316e:	f2c0 0302 	movt	r3, #2
20003172:	429a      	cmp	r2, r3
20003174:	d808      	bhi.n	20003188 <GetSystemClock+0xc0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
20003176:	f641 63ac 	movw	r3, #7852	; 0x1eac
2000317a:	f2c6 0308 	movt	r3, #24584	; 0x6008
2000317e:	627b      	str	r3, [r7, #36]	; 0x24
                fclk = *p_fclk;
20003180:	6a7b      	ldr	r3, [r7, #36]	; 0x24
20003182:	681b      	ldr	r3, [r3, #0]
20003184:	607b      	str	r3, [r7, #4]
20003186:	e002      	b.n	2000318e <GetSystemClock+0xc6>
            }
            else
            {
                fclk = 0uL;
20003188:	f04f 0300 	mov.w	r3, #0
2000318c:	607b      	str	r3, [r7, #4]
            }
        }
    }
    
    if ( 0uL == fclk )
2000318e:	687b      	ldr	r3, [r7, #4]
20003190:	2b00      	cmp	r3, #0
20003192:	d105      	bne.n	200031a0 <GetSystemClock+0xd8>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
20003194:	be00      	bkpt	0x0000
        fclk = SMARTFUSION_FCLK_FREQ;
20003196:	f647 0340 	movw	r3, #30784	; 0x7840
2000319a:	f2c0 137d 	movt	r3, #381	; 0x17d
2000319e:	607b      	str	r3, [r7, #4]
    }
    
    return fclk;
200031a0:	687b      	ldr	r3, [r7, #4]
}
200031a2:	4618      	mov	r0, r3
200031a4:	f107 072c 	add.w	r7, r7, #44	; 0x2c
200031a8:	46bd      	mov	sp, r7
200031aa:	bc80      	pop	{r7}
200031ac:	4770      	bx	lr
200031ae:	bf00      	nop

200031b0 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
200031b0:	b480      	push	{r7}
200031b2:	b083      	sub	sp, #12
200031b4:	af00      	add	r7, sp, #0
200031b6:	4603      	mov	r3, r0
200031b8:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200031ba:	f24e 1300 	movw	r3, #57600	; 0xe100
200031be:	f2ce 0300 	movt	r3, #57344	; 0xe000
200031c2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200031c6:	ea4f 1252 	mov.w	r2, r2, lsr #5
200031ca:	88f9      	ldrh	r1, [r7, #6]
200031cc:	f001 011f 	and.w	r1, r1, #31
200031d0:	f04f 0001 	mov.w	r0, #1
200031d4:	fa00 f101 	lsl.w	r1, r0, r1
200031d8:	f102 0260 	add.w	r2, r2, #96	; 0x60
200031dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200031e0:	f107 070c 	add.w	r7, r7, #12
200031e4:	46bd      	mov	sp, r7
200031e6:	bc80      	pop	{r7}
200031e8:	4770      	bx	lr
200031ea:	bf00      	nop

200031ec <process_flag_irq>:
/*-------------------------------------------------------------------------*//**
 * Actual PPE flag interrupt service routines:
 */

static void process_flag_irq( uint8_t threshold_flag_id )
{
200031ec:	b480      	push	{r7}
200031ee:	b083      	sub	sp, #12
200031f0:	af00      	add	r7, sp, #0
200031f2:	4603      	mov	r3, r0
200031f4:	71fb      	strb	r3, [r7, #7]
            dummy_read = *(flags_irq_clear_regs_lut[flag_group]);
            ++dummy_read;
        }
    }
#endif
}
200031f6:	f107 070c 	add.w	r7, r7, #12
200031fa:	46bd      	mov	sp, r7
200031fc:	bc80      	pop	{r7}
200031fe:	4770      	bx	lr

20003200 <ACE_PPE_Flag0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag0_IRQHandler( void )
#else
void ACE_PPE_Flag0_IRQHandler( void )
#endif
{
20003200:	4668      	mov	r0, sp
20003202:	f020 0107 	bic.w	r1, r0, #7
20003206:	468d      	mov	sp, r1
20003208:	b589      	push	{r0, r3, r7, lr}
2000320a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG0 );
2000320c:	f04f 0000 	mov.w	r0, #0
20003210:	f7ff ffec 	bl	200031ec <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag0_IRQn );
20003214:	f04f 0076 	mov.w	r0, #118	; 0x76
20003218:	f7ff ffca 	bl	200031b0 <NVIC_ClearPendingIRQ>
}
2000321c:	46bd      	mov	sp, r7
2000321e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003222:	4685      	mov	sp, r0
20003224:	4770      	bx	lr
20003226:	bf00      	nop

20003228 <ACE_PPE_Flag1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag1_IRQHandler( void )
#else
void ACE_PPE_Flag1_IRQHandler( void )
#endif
{
20003228:	4668      	mov	r0, sp
2000322a:	f020 0107 	bic.w	r1, r0, #7
2000322e:	468d      	mov	sp, r1
20003230:	b589      	push	{r0, r3, r7, lr}
20003232:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG1 );
20003234:	f04f 0001 	mov.w	r0, #1
20003238:	f7ff ffd8 	bl	200031ec <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag1_IRQn );
2000323c:	f04f 0077 	mov.w	r0, #119	; 0x77
20003240:	f7ff ffb6 	bl	200031b0 <NVIC_ClearPendingIRQ>
}
20003244:	46bd      	mov	sp, r7
20003246:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000324a:	4685      	mov	sp, r0
2000324c:	4770      	bx	lr
2000324e:	bf00      	nop

20003250 <ACE_PPE_Flag2_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag2_IRQHandler( void )
#else
void ACE_PPE_Flag2_IRQHandler( void )
#endif
{
20003250:	4668      	mov	r0, sp
20003252:	f020 0107 	bic.w	r1, r0, #7
20003256:	468d      	mov	sp, r1
20003258:	b589      	push	{r0, r3, r7, lr}
2000325a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG2 );
2000325c:	f04f 0002 	mov.w	r0, #2
20003260:	f7ff ffc4 	bl	200031ec <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag2_IRQn );
20003264:	f04f 0078 	mov.w	r0, #120	; 0x78
20003268:	f7ff ffa2 	bl	200031b0 <NVIC_ClearPendingIRQ>
}
2000326c:	46bd      	mov	sp, r7
2000326e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003272:	4685      	mov	sp, r0
20003274:	4770      	bx	lr
20003276:	bf00      	nop

20003278 <ACE_PPE_Flag3_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag3_IRQHandler( void )
#else
void ACE_PPE_Flag3_IRQHandler( void )
#endif
{
20003278:	4668      	mov	r0, sp
2000327a:	f020 0107 	bic.w	r1, r0, #7
2000327e:	468d      	mov	sp, r1
20003280:	b589      	push	{r0, r3, r7, lr}
20003282:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG3 );
20003284:	f04f 0003 	mov.w	r0, #3
20003288:	f7ff ffb0 	bl	200031ec <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag3_IRQn );
2000328c:	f04f 0079 	mov.w	r0, #121	; 0x79
20003290:	f7ff ff8e 	bl	200031b0 <NVIC_ClearPendingIRQ>
}
20003294:	46bd      	mov	sp, r7
20003296:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000329a:	4685      	mov	sp, r0
2000329c:	4770      	bx	lr
2000329e:	bf00      	nop

200032a0 <ACE_PPE_Flag4_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag4_IRQHandler( void )
#else
void ACE_PPE_Flag4_IRQHandler( void )
#endif
{
200032a0:	4668      	mov	r0, sp
200032a2:	f020 0107 	bic.w	r1, r0, #7
200032a6:	468d      	mov	sp, r1
200032a8:	b589      	push	{r0, r3, r7, lr}
200032aa:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG4 );
200032ac:	f04f 0004 	mov.w	r0, #4
200032b0:	f7ff ff9c 	bl	200031ec <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag4_IRQn );
200032b4:	f04f 007a 	mov.w	r0, #122	; 0x7a
200032b8:	f7ff ff7a 	bl	200031b0 <NVIC_ClearPendingIRQ>
}
200032bc:	46bd      	mov	sp, r7
200032be:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200032c2:	4685      	mov	sp, r0
200032c4:	4770      	bx	lr
200032c6:	bf00      	nop

200032c8 <ACE_PPE_Flag5_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag5_IRQHandler( void )
#else
void ACE_PPE_Flag5_IRQHandler( void )
#endif
{
200032c8:	4668      	mov	r0, sp
200032ca:	f020 0107 	bic.w	r1, r0, #7
200032ce:	468d      	mov	sp, r1
200032d0:	b589      	push	{r0, r3, r7, lr}
200032d2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG5 );
200032d4:	f04f 0005 	mov.w	r0, #5
200032d8:	f7ff ff88 	bl	200031ec <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag5_IRQn );
200032dc:	f04f 007b 	mov.w	r0, #123	; 0x7b
200032e0:	f7ff ff66 	bl	200031b0 <NVIC_ClearPendingIRQ>
}
200032e4:	46bd      	mov	sp, r7
200032e6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200032ea:	4685      	mov	sp, r0
200032ec:	4770      	bx	lr
200032ee:	bf00      	nop

200032f0 <ACE_PPE_Flag6_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag6_IRQHandler( void )
#else
void ACE_PPE_Flag6_IRQHandler( void )
#endif
{
200032f0:	4668      	mov	r0, sp
200032f2:	f020 0107 	bic.w	r1, r0, #7
200032f6:	468d      	mov	sp, r1
200032f8:	b589      	push	{r0, r3, r7, lr}
200032fa:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG6 );
200032fc:	f04f 0006 	mov.w	r0, #6
20003300:	f7ff ff74 	bl	200031ec <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag6_IRQn );
20003304:	f04f 007c 	mov.w	r0, #124	; 0x7c
20003308:	f7ff ff52 	bl	200031b0 <NVIC_ClearPendingIRQ>
}
2000330c:	46bd      	mov	sp, r7
2000330e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003312:	4685      	mov	sp, r0
20003314:	4770      	bx	lr
20003316:	bf00      	nop

20003318 <ACE_PPE_Flag7_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag7_IRQHandler( void )
#else
void ACE_PPE_Flag7_IRQHandler( void )
#endif
{
20003318:	4668      	mov	r0, sp
2000331a:	f020 0107 	bic.w	r1, r0, #7
2000331e:	468d      	mov	sp, r1
20003320:	b589      	push	{r0, r3, r7, lr}
20003322:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG7 );
20003324:	f04f 0007 	mov.w	r0, #7
20003328:	f7ff ff60 	bl	200031ec <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag7_IRQn );
2000332c:	f04f 007d 	mov.w	r0, #125	; 0x7d
20003330:	f7ff ff3e 	bl	200031b0 <NVIC_ClearPendingIRQ>
}
20003334:	46bd      	mov	sp, r7
20003336:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000333a:	4685      	mov	sp, r0
2000333c:	4770      	bx	lr
2000333e:	bf00      	nop

20003340 <ACE_PPE_Flag8_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag8_IRQHandler( void )
#else
void ACE_PPE_Flag8_IRQHandler( void )
#endif
{
20003340:	4668      	mov	r0, sp
20003342:	f020 0107 	bic.w	r1, r0, #7
20003346:	468d      	mov	sp, r1
20003348:	b589      	push	{r0, r3, r7, lr}
2000334a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG8 );
2000334c:	f04f 0008 	mov.w	r0, #8
20003350:	f7ff ff4c 	bl	200031ec <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag8_IRQn );
20003354:	f04f 007e 	mov.w	r0, #126	; 0x7e
20003358:	f7ff ff2a 	bl	200031b0 <NVIC_ClearPendingIRQ>
}
2000335c:	46bd      	mov	sp, r7
2000335e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003362:	4685      	mov	sp, r0
20003364:	4770      	bx	lr
20003366:	bf00      	nop

20003368 <ACE_PPE_Flag9_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag9_IRQHandler( void )
#else
void ACE_PPE_Flag9_IRQHandler( void )
#endif
{
20003368:	4668      	mov	r0, sp
2000336a:	f020 0107 	bic.w	r1, r0, #7
2000336e:	468d      	mov	sp, r1
20003370:	b589      	push	{r0, r3, r7, lr}
20003372:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG9 );
20003374:	f04f 0009 	mov.w	r0, #9
20003378:	f7ff ff38 	bl	200031ec <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag9_IRQn );
2000337c:	f04f 007f 	mov.w	r0, #127	; 0x7f
20003380:	f7ff ff16 	bl	200031b0 <NVIC_ClearPendingIRQ>
}
20003384:	46bd      	mov	sp, r7
20003386:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000338a:	4685      	mov	sp, r0
2000338c:	4770      	bx	lr
2000338e:	bf00      	nop

20003390 <ACE_PPE_Flag10_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag10_IRQHandler( void )
#else
void ACE_PPE_Flag10_IRQHandler( void )
#endif
{
20003390:	4668      	mov	r0, sp
20003392:	f020 0107 	bic.w	r1, r0, #7
20003396:	468d      	mov	sp, r1
20003398:	b589      	push	{r0, r3, r7, lr}
2000339a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG10 );
2000339c:	f04f 000a 	mov.w	r0, #10
200033a0:	f7ff ff24 	bl	200031ec <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag10_IRQn );
200033a4:	f04f 0080 	mov.w	r0, #128	; 0x80
200033a8:	f7ff ff02 	bl	200031b0 <NVIC_ClearPendingIRQ>
}
200033ac:	46bd      	mov	sp, r7
200033ae:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200033b2:	4685      	mov	sp, r0
200033b4:	4770      	bx	lr
200033b6:	bf00      	nop

200033b8 <ACE_PPE_Flag11_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag11_IRQHandler( void )
#else
void ACE_PPE_Flag11_IRQHandler( void )
#endif
{
200033b8:	4668      	mov	r0, sp
200033ba:	f020 0107 	bic.w	r1, r0, #7
200033be:	468d      	mov	sp, r1
200033c0:	b589      	push	{r0, r3, r7, lr}
200033c2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG11 );
200033c4:	f04f 000b 	mov.w	r0, #11
200033c8:	f7ff ff10 	bl	200031ec <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag11_IRQn );
200033cc:	f04f 0081 	mov.w	r0, #129	; 0x81
200033d0:	f7ff feee 	bl	200031b0 <NVIC_ClearPendingIRQ>
}
200033d4:	46bd      	mov	sp, r7
200033d6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200033da:	4685      	mov	sp, r0
200033dc:	4770      	bx	lr
200033de:	bf00      	nop

200033e0 <ACE_PPE_Flag12_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag12_IRQHandler( void )
#else
void ACE_PPE_Flag12_IRQHandler( void )
#endif
{
200033e0:	4668      	mov	r0, sp
200033e2:	f020 0107 	bic.w	r1, r0, #7
200033e6:	468d      	mov	sp, r1
200033e8:	b589      	push	{r0, r3, r7, lr}
200033ea:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG12 );
200033ec:	f04f 000c 	mov.w	r0, #12
200033f0:	f7ff fefc 	bl	200031ec <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag12_IRQn );
200033f4:	f04f 0082 	mov.w	r0, #130	; 0x82
200033f8:	f7ff feda 	bl	200031b0 <NVIC_ClearPendingIRQ>
}
200033fc:	46bd      	mov	sp, r7
200033fe:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003402:	4685      	mov	sp, r0
20003404:	4770      	bx	lr
20003406:	bf00      	nop

20003408 <ACE_PPE_Flag13_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag13_IRQHandler( void )
#else
void ACE_PPE_Flag13_IRQHandler( void )
#endif
{
20003408:	4668      	mov	r0, sp
2000340a:	f020 0107 	bic.w	r1, r0, #7
2000340e:	468d      	mov	sp, r1
20003410:	b589      	push	{r0, r3, r7, lr}
20003412:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG13 );
20003414:	f04f 000d 	mov.w	r0, #13
20003418:	f7ff fee8 	bl	200031ec <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag13_IRQn );
2000341c:	f04f 0083 	mov.w	r0, #131	; 0x83
20003420:	f7ff fec6 	bl	200031b0 <NVIC_ClearPendingIRQ>
}
20003424:	46bd      	mov	sp, r7
20003426:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000342a:	4685      	mov	sp, r0
2000342c:	4770      	bx	lr
2000342e:	bf00      	nop

20003430 <ACE_PPE_Flag14_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag14_IRQHandler( void )
#else
void ACE_PPE_Flag14_IRQHandler( void )
#endif
{
20003430:	4668      	mov	r0, sp
20003432:	f020 0107 	bic.w	r1, r0, #7
20003436:	468d      	mov	sp, r1
20003438:	b589      	push	{r0, r3, r7, lr}
2000343a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG14 );
2000343c:	f04f 000e 	mov.w	r0, #14
20003440:	f7ff fed4 	bl	200031ec <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag14_IRQn );
20003444:	f04f 0084 	mov.w	r0, #132	; 0x84
20003448:	f7ff feb2 	bl	200031b0 <NVIC_ClearPendingIRQ>
}
2000344c:	46bd      	mov	sp, r7
2000344e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003452:	4685      	mov	sp, r0
20003454:	4770      	bx	lr
20003456:	bf00      	nop

20003458 <ACE_PPE_Flag15_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag15_IRQHandler( void )
#else
void ACE_PPE_Flag15_IRQHandler( void )
#endif
{
20003458:	4668      	mov	r0, sp
2000345a:	f020 0107 	bic.w	r1, r0, #7
2000345e:	468d      	mov	sp, r1
20003460:	b589      	push	{r0, r3, r7, lr}
20003462:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG15 );
20003464:	f04f 000f 	mov.w	r0, #15
20003468:	f7ff fec0 	bl	200031ec <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag15_IRQn );
2000346c:	f04f 0085 	mov.w	r0, #133	; 0x85
20003470:	f7ff fe9e 	bl	200031b0 <NVIC_ClearPendingIRQ>
}
20003474:	46bd      	mov	sp, r7
20003476:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000347a:	4685      	mov	sp, r0
2000347c:	4770      	bx	lr
2000347e:	bf00      	nop

20003480 <ACE_PPE_Flag16_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag16_IRQHandler( void )
#else
void ACE_PPE_Flag16_IRQHandler( void )
#endif
{
20003480:	4668      	mov	r0, sp
20003482:	f020 0107 	bic.w	r1, r0, #7
20003486:	468d      	mov	sp, r1
20003488:	b589      	push	{r0, r3, r7, lr}
2000348a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG16 );
2000348c:	f04f 0010 	mov.w	r0, #16
20003490:	f7ff feac 	bl	200031ec <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag16_IRQn );
20003494:	f04f 0086 	mov.w	r0, #134	; 0x86
20003498:	f7ff fe8a 	bl	200031b0 <NVIC_ClearPendingIRQ>
}
2000349c:	46bd      	mov	sp, r7
2000349e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200034a2:	4685      	mov	sp, r0
200034a4:	4770      	bx	lr
200034a6:	bf00      	nop

200034a8 <ACE_PPE_Flag17_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag17_IRQHandler( void )
#else
void ACE_PPE_Flag17_IRQHandler( void )
#endif
{
200034a8:	4668      	mov	r0, sp
200034aa:	f020 0107 	bic.w	r1, r0, #7
200034ae:	468d      	mov	sp, r1
200034b0:	b589      	push	{r0, r3, r7, lr}
200034b2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG17 );
200034b4:	f04f 0011 	mov.w	r0, #17
200034b8:	f7ff fe98 	bl	200031ec <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag17_IRQn );
200034bc:	f04f 0087 	mov.w	r0, #135	; 0x87
200034c0:	f7ff fe76 	bl	200031b0 <NVIC_ClearPendingIRQ>
}
200034c4:	46bd      	mov	sp, r7
200034c6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200034ca:	4685      	mov	sp, r0
200034cc:	4770      	bx	lr
200034ce:	bf00      	nop

200034d0 <ACE_PPE_Flag18_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag18_IRQHandler( void )
#else
void ACE_PPE_Flag18_IRQHandler( void )
#endif
{
200034d0:	4668      	mov	r0, sp
200034d2:	f020 0107 	bic.w	r1, r0, #7
200034d6:	468d      	mov	sp, r1
200034d8:	b589      	push	{r0, r3, r7, lr}
200034da:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG18 );
200034dc:	f04f 0012 	mov.w	r0, #18
200034e0:	f7ff fe84 	bl	200031ec <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag18_IRQn );
200034e4:	f04f 0088 	mov.w	r0, #136	; 0x88
200034e8:	f7ff fe62 	bl	200031b0 <NVIC_ClearPendingIRQ>
}
200034ec:	46bd      	mov	sp, r7
200034ee:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200034f2:	4685      	mov	sp, r0
200034f4:	4770      	bx	lr
200034f6:	bf00      	nop

200034f8 <ACE_PPE_Flag19_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag19_IRQHandler( void )
#else
void ACE_PPE_Flag19_IRQHandler( void )
#endif
{
200034f8:	4668      	mov	r0, sp
200034fa:	f020 0107 	bic.w	r1, r0, #7
200034fe:	468d      	mov	sp, r1
20003500:	b589      	push	{r0, r3, r7, lr}
20003502:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG19 );
20003504:	f04f 0013 	mov.w	r0, #19
20003508:	f7ff fe70 	bl	200031ec <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag19_IRQn );
2000350c:	f04f 0089 	mov.w	r0, #137	; 0x89
20003510:	f7ff fe4e 	bl	200031b0 <NVIC_ClearPendingIRQ>
}
20003514:	46bd      	mov	sp, r7
20003516:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000351a:	4685      	mov	sp, r0
2000351c:	4770      	bx	lr
2000351e:	bf00      	nop

20003520 <ACE_PPE_Flag20_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag20_IRQHandler( void )
#else
void ACE_PPE_Flag20_IRQHandler( void )
#endif
{
20003520:	4668      	mov	r0, sp
20003522:	f020 0107 	bic.w	r1, r0, #7
20003526:	468d      	mov	sp, r1
20003528:	b589      	push	{r0, r3, r7, lr}
2000352a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG20 );
2000352c:	f04f 0014 	mov.w	r0, #20
20003530:	f7ff fe5c 	bl	200031ec <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag20_IRQn );
20003534:	f04f 008a 	mov.w	r0, #138	; 0x8a
20003538:	f7ff fe3a 	bl	200031b0 <NVIC_ClearPendingIRQ>
}
2000353c:	46bd      	mov	sp, r7
2000353e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003542:	4685      	mov	sp, r0
20003544:	4770      	bx	lr
20003546:	bf00      	nop

20003548 <ACE_PPE_Flag21_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag21_IRQHandler( void )
#else
void ACE_PPE_Flag21_IRQHandler( void )
#endif
{
20003548:	4668      	mov	r0, sp
2000354a:	f020 0107 	bic.w	r1, r0, #7
2000354e:	468d      	mov	sp, r1
20003550:	b589      	push	{r0, r3, r7, lr}
20003552:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG21 );
20003554:	f04f 0015 	mov.w	r0, #21
20003558:	f7ff fe48 	bl	200031ec <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag21_IRQn );
2000355c:	f04f 008b 	mov.w	r0, #139	; 0x8b
20003560:	f7ff fe26 	bl	200031b0 <NVIC_ClearPendingIRQ>
}
20003564:	46bd      	mov	sp, r7
20003566:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000356a:	4685      	mov	sp, r0
2000356c:	4770      	bx	lr
2000356e:	bf00      	nop

20003570 <ACE_PPE_Flag22_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag22_IRQHandler( void )
#else
void ACE_PPE_Flag22_IRQHandler( void )
#endif
{
20003570:	4668      	mov	r0, sp
20003572:	f020 0107 	bic.w	r1, r0, #7
20003576:	468d      	mov	sp, r1
20003578:	b589      	push	{r0, r3, r7, lr}
2000357a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG22 );
2000357c:	f04f 0016 	mov.w	r0, #22
20003580:	f7ff fe34 	bl	200031ec <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag22_IRQn );
20003584:	f04f 008c 	mov.w	r0, #140	; 0x8c
20003588:	f7ff fe12 	bl	200031b0 <NVIC_ClearPendingIRQ>
}
2000358c:	46bd      	mov	sp, r7
2000358e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003592:	4685      	mov	sp, r0
20003594:	4770      	bx	lr
20003596:	bf00      	nop

20003598 <ACE_PPE_Flag23_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag23_IRQHandler( void )
#else
void ACE_PPE_Flag23_IRQHandler( void )
#endif
{
20003598:	4668      	mov	r0, sp
2000359a:	f020 0107 	bic.w	r1, r0, #7
2000359e:	468d      	mov	sp, r1
200035a0:	b589      	push	{r0, r3, r7, lr}
200035a2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG23 );
200035a4:	f04f 0017 	mov.w	r0, #23
200035a8:	f7ff fe20 	bl	200031ec <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag23_IRQn );
200035ac:	f04f 008d 	mov.w	r0, #141	; 0x8d
200035b0:	f7ff fdfe 	bl	200031b0 <NVIC_ClearPendingIRQ>
}
200035b4:	46bd      	mov	sp, r7
200035b6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200035ba:	4685      	mov	sp, r0
200035bc:	4770      	bx	lr
200035be:	bf00      	nop

200035c0 <ACE_PPE_Flag24_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag24_IRQHandler( void )
#else
void ACE_PPE_Flag24_IRQHandler( void )
#endif
{
200035c0:	4668      	mov	r0, sp
200035c2:	f020 0107 	bic.w	r1, r0, #7
200035c6:	468d      	mov	sp, r1
200035c8:	b589      	push	{r0, r3, r7, lr}
200035ca:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG24 );
200035cc:	f04f 0018 	mov.w	r0, #24
200035d0:	f7ff fe0c 	bl	200031ec <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag24_IRQn );
200035d4:	f04f 008e 	mov.w	r0, #142	; 0x8e
200035d8:	f7ff fdea 	bl	200031b0 <NVIC_ClearPendingIRQ>
}
200035dc:	46bd      	mov	sp, r7
200035de:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200035e2:	4685      	mov	sp, r0
200035e4:	4770      	bx	lr
200035e6:	bf00      	nop

200035e8 <ACE_PPE_Flag25_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag25_IRQHandler( void )
#else
void ACE_PPE_Flag25_IRQHandler( void )
#endif
{
200035e8:	4668      	mov	r0, sp
200035ea:	f020 0107 	bic.w	r1, r0, #7
200035ee:	468d      	mov	sp, r1
200035f0:	b589      	push	{r0, r3, r7, lr}
200035f2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG25 );
200035f4:	f04f 0019 	mov.w	r0, #25
200035f8:	f7ff fdf8 	bl	200031ec <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag25_IRQn );
200035fc:	f04f 008f 	mov.w	r0, #143	; 0x8f
20003600:	f7ff fdd6 	bl	200031b0 <NVIC_ClearPendingIRQ>
}
20003604:	46bd      	mov	sp, r7
20003606:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000360a:	4685      	mov	sp, r0
2000360c:	4770      	bx	lr
2000360e:	bf00      	nop

20003610 <ACE_PPE_Flag26_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag26_IRQHandler( void )
#else
void ACE_PPE_Flag26_IRQHandler( void )
#endif
{
20003610:	4668      	mov	r0, sp
20003612:	f020 0107 	bic.w	r1, r0, #7
20003616:	468d      	mov	sp, r1
20003618:	b589      	push	{r0, r3, r7, lr}
2000361a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG26 );
2000361c:	f04f 001a 	mov.w	r0, #26
20003620:	f7ff fde4 	bl	200031ec <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag26_IRQn );
20003624:	f04f 0090 	mov.w	r0, #144	; 0x90
20003628:	f7ff fdc2 	bl	200031b0 <NVIC_ClearPendingIRQ>
}
2000362c:	46bd      	mov	sp, r7
2000362e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003632:	4685      	mov	sp, r0
20003634:	4770      	bx	lr
20003636:	bf00      	nop

20003638 <ACE_PPE_Flag27_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag27_IRQHandler( void )
#else
void ACE_PPE_Flag27_IRQHandler( void )
#endif
{
20003638:	4668      	mov	r0, sp
2000363a:	f020 0107 	bic.w	r1, r0, #7
2000363e:	468d      	mov	sp, r1
20003640:	b589      	push	{r0, r3, r7, lr}
20003642:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG27 );
20003644:	f04f 001b 	mov.w	r0, #27
20003648:	f7ff fdd0 	bl	200031ec <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag27_IRQn );
2000364c:	f04f 0091 	mov.w	r0, #145	; 0x91
20003650:	f7ff fdae 	bl	200031b0 <NVIC_ClearPendingIRQ>
}
20003654:	46bd      	mov	sp, r7
20003656:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000365a:	4685      	mov	sp, r0
2000365c:	4770      	bx	lr
2000365e:	bf00      	nop

20003660 <ACE_PPE_Flag28_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag28_IRQHandler( void )
#else
void ACE_PPE_Flag28_IRQHandler( void )
#endif
{
20003660:	4668      	mov	r0, sp
20003662:	f020 0107 	bic.w	r1, r0, #7
20003666:	468d      	mov	sp, r1
20003668:	b589      	push	{r0, r3, r7, lr}
2000366a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG28 );
2000366c:	f04f 001c 	mov.w	r0, #28
20003670:	f7ff fdbc 	bl	200031ec <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag28_IRQn );
20003674:	f04f 0092 	mov.w	r0, #146	; 0x92
20003678:	f7ff fd9a 	bl	200031b0 <NVIC_ClearPendingIRQ>
}
2000367c:	46bd      	mov	sp, r7
2000367e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003682:	4685      	mov	sp, r0
20003684:	4770      	bx	lr
20003686:	bf00      	nop

20003688 <ACE_PPE_Flag29_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag29_IRQHandler( void )
#else
void ACE_PPE_Flag29_IRQHandler( void )
#endif
{
20003688:	4668      	mov	r0, sp
2000368a:	f020 0107 	bic.w	r1, r0, #7
2000368e:	468d      	mov	sp, r1
20003690:	b589      	push	{r0, r3, r7, lr}
20003692:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG29 );
20003694:	f04f 001d 	mov.w	r0, #29
20003698:	f7ff fda8 	bl	200031ec <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag29_IRQn );
2000369c:	f04f 0093 	mov.w	r0, #147	; 0x93
200036a0:	f7ff fd86 	bl	200031b0 <NVIC_ClearPendingIRQ>
}
200036a4:	46bd      	mov	sp, r7
200036a6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200036aa:	4685      	mov	sp, r0
200036ac:	4770      	bx	lr
200036ae:	bf00      	nop

200036b0 <ACE_PPE_Flag30_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag30_IRQHandler( void )
#else
void ACE_PPE_Flag30_IRQHandler( void )
#endif
{
200036b0:	4668      	mov	r0, sp
200036b2:	f020 0107 	bic.w	r1, r0, #7
200036b6:	468d      	mov	sp, r1
200036b8:	b589      	push	{r0, r3, r7, lr}
200036ba:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG30 );
200036bc:	f04f 001e 	mov.w	r0, #30
200036c0:	f7ff fd94 	bl	200031ec <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag30_IRQn );
200036c4:	f04f 0094 	mov.w	r0, #148	; 0x94
200036c8:	f7ff fd72 	bl	200031b0 <NVIC_ClearPendingIRQ>
}
200036cc:	46bd      	mov	sp, r7
200036ce:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200036d2:	4685      	mov	sp, r0
200036d4:	4770      	bx	lr
200036d6:	bf00      	nop

200036d8 <ACE_PPE_Flag31_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag31_IRQHandler( void )
#else
void ACE_PPE_Flag31_IRQHandler( void )
#endif
{
200036d8:	4668      	mov	r0, sp
200036da:	f020 0107 	bic.w	r1, r0, #7
200036de:	468d      	mov	sp, r1
200036e0:	b589      	push	{r0, r3, r7, lr}
200036e2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG31 );
200036e4:	f04f 001f 	mov.w	r0, #31
200036e8:	f7ff fd80 	bl	200031ec <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag31_IRQn );
200036ec:	f04f 0095 	mov.w	r0, #149	; 0x95
200036f0:	f7ff fd5e 	bl	200031b0 <NVIC_ClearPendingIRQ>
}
200036f4:	46bd      	mov	sp, r7
200036f6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200036fa:	4685      	mov	sp, r0
200036fc:	4770      	bx	lr
200036fe:	bf00      	nop

20003700 <__aeabi_drsub>:
20003700:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
20003704:	e002      	b.n	2000370c <__adddf3>
20003706:	bf00      	nop

20003708 <__aeabi_dsub>:
20003708:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

2000370c <__adddf3>:
2000370c:	b530      	push	{r4, r5, lr}
2000370e:	ea4f 0441 	mov.w	r4, r1, lsl #1
20003712:	ea4f 0543 	mov.w	r5, r3, lsl #1
20003716:	ea94 0f05 	teq	r4, r5
2000371a:	bf08      	it	eq
2000371c:	ea90 0f02 	teqeq	r0, r2
20003720:	bf1f      	itttt	ne
20003722:	ea54 0c00 	orrsne.w	ip, r4, r0
20003726:	ea55 0c02 	orrsne.w	ip, r5, r2
2000372a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
2000372e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
20003732:	f000 80e2 	beq.w	200038fa <__adddf3+0x1ee>
20003736:	ea4f 5454 	mov.w	r4, r4, lsr #21
2000373a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
2000373e:	bfb8      	it	lt
20003740:	426d      	neglt	r5, r5
20003742:	dd0c      	ble.n	2000375e <__adddf3+0x52>
20003744:	442c      	add	r4, r5
20003746:	ea80 0202 	eor.w	r2, r0, r2
2000374a:	ea81 0303 	eor.w	r3, r1, r3
2000374e:	ea82 0000 	eor.w	r0, r2, r0
20003752:	ea83 0101 	eor.w	r1, r3, r1
20003756:	ea80 0202 	eor.w	r2, r0, r2
2000375a:	ea81 0303 	eor.w	r3, r1, r3
2000375e:	2d36      	cmp	r5, #54	; 0x36
20003760:	bf88      	it	hi
20003762:	bd30      	pophi	{r4, r5, pc}
20003764:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
20003768:	ea4f 3101 	mov.w	r1, r1, lsl #12
2000376c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
20003770:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
20003774:	d002      	beq.n	2000377c <__adddf3+0x70>
20003776:	4240      	negs	r0, r0
20003778:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
2000377c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
20003780:	ea4f 3303 	mov.w	r3, r3, lsl #12
20003784:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
20003788:	d002      	beq.n	20003790 <__adddf3+0x84>
2000378a:	4252      	negs	r2, r2
2000378c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
20003790:	ea94 0f05 	teq	r4, r5
20003794:	f000 80a7 	beq.w	200038e6 <__adddf3+0x1da>
20003798:	f1a4 0401 	sub.w	r4, r4, #1
2000379c:	f1d5 0e20 	rsbs	lr, r5, #32
200037a0:	db0d      	blt.n	200037be <__adddf3+0xb2>
200037a2:	fa02 fc0e 	lsl.w	ip, r2, lr
200037a6:	fa22 f205 	lsr.w	r2, r2, r5
200037aa:	1880      	adds	r0, r0, r2
200037ac:	f141 0100 	adc.w	r1, r1, #0
200037b0:	fa03 f20e 	lsl.w	r2, r3, lr
200037b4:	1880      	adds	r0, r0, r2
200037b6:	fa43 f305 	asr.w	r3, r3, r5
200037ba:	4159      	adcs	r1, r3
200037bc:	e00e      	b.n	200037dc <__adddf3+0xd0>
200037be:	f1a5 0520 	sub.w	r5, r5, #32
200037c2:	f10e 0e20 	add.w	lr, lr, #32
200037c6:	2a01      	cmp	r2, #1
200037c8:	fa03 fc0e 	lsl.w	ip, r3, lr
200037cc:	bf28      	it	cs
200037ce:	f04c 0c02 	orrcs.w	ip, ip, #2
200037d2:	fa43 f305 	asr.w	r3, r3, r5
200037d6:	18c0      	adds	r0, r0, r3
200037d8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
200037dc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
200037e0:	d507      	bpl.n	200037f2 <__adddf3+0xe6>
200037e2:	f04f 0e00 	mov.w	lr, #0
200037e6:	f1dc 0c00 	rsbs	ip, ip, #0
200037ea:	eb7e 0000 	sbcs.w	r0, lr, r0
200037ee:	eb6e 0101 	sbc.w	r1, lr, r1
200037f2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
200037f6:	d31b      	bcc.n	20003830 <__adddf3+0x124>
200037f8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
200037fc:	d30c      	bcc.n	20003818 <__adddf3+0x10c>
200037fe:	0849      	lsrs	r1, r1, #1
20003800:	ea5f 0030 	movs.w	r0, r0, rrx
20003804:	ea4f 0c3c 	mov.w	ip, ip, rrx
20003808:	f104 0401 	add.w	r4, r4, #1
2000380c:	ea4f 5244 	mov.w	r2, r4, lsl #21
20003810:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
20003814:	f080 809a 	bcs.w	2000394c <__adddf3+0x240>
20003818:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
2000381c:	bf08      	it	eq
2000381e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
20003822:	f150 0000 	adcs.w	r0, r0, #0
20003826:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
2000382a:	ea41 0105 	orr.w	r1, r1, r5
2000382e:	bd30      	pop	{r4, r5, pc}
20003830:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
20003834:	4140      	adcs	r0, r0
20003836:	eb41 0101 	adc.w	r1, r1, r1
2000383a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
2000383e:	f1a4 0401 	sub.w	r4, r4, #1
20003842:	d1e9      	bne.n	20003818 <__adddf3+0x10c>
20003844:	f091 0f00 	teq	r1, #0
20003848:	bf04      	itt	eq
2000384a:	4601      	moveq	r1, r0
2000384c:	2000      	moveq	r0, #0
2000384e:	fab1 f381 	clz	r3, r1
20003852:	bf08      	it	eq
20003854:	3320      	addeq	r3, #32
20003856:	f1a3 030b 	sub.w	r3, r3, #11
2000385a:	f1b3 0220 	subs.w	r2, r3, #32
2000385e:	da0c      	bge.n	2000387a <__adddf3+0x16e>
20003860:	320c      	adds	r2, #12
20003862:	dd08      	ble.n	20003876 <__adddf3+0x16a>
20003864:	f102 0c14 	add.w	ip, r2, #20
20003868:	f1c2 020c 	rsb	r2, r2, #12
2000386c:	fa01 f00c 	lsl.w	r0, r1, ip
20003870:	fa21 f102 	lsr.w	r1, r1, r2
20003874:	e00c      	b.n	20003890 <__adddf3+0x184>
20003876:	f102 0214 	add.w	r2, r2, #20
2000387a:	bfd8      	it	le
2000387c:	f1c2 0c20 	rsble	ip, r2, #32
20003880:	fa01 f102 	lsl.w	r1, r1, r2
20003884:	fa20 fc0c 	lsr.w	ip, r0, ip
20003888:	bfdc      	itt	le
2000388a:	ea41 010c 	orrle.w	r1, r1, ip
2000388e:	4090      	lslle	r0, r2
20003890:	1ae4      	subs	r4, r4, r3
20003892:	bfa2      	ittt	ge
20003894:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
20003898:	4329      	orrge	r1, r5
2000389a:	bd30      	popge	{r4, r5, pc}
2000389c:	ea6f 0404 	mvn.w	r4, r4
200038a0:	3c1f      	subs	r4, #31
200038a2:	da1c      	bge.n	200038de <__adddf3+0x1d2>
200038a4:	340c      	adds	r4, #12
200038a6:	dc0e      	bgt.n	200038c6 <__adddf3+0x1ba>
200038a8:	f104 0414 	add.w	r4, r4, #20
200038ac:	f1c4 0220 	rsb	r2, r4, #32
200038b0:	fa20 f004 	lsr.w	r0, r0, r4
200038b4:	fa01 f302 	lsl.w	r3, r1, r2
200038b8:	ea40 0003 	orr.w	r0, r0, r3
200038bc:	fa21 f304 	lsr.w	r3, r1, r4
200038c0:	ea45 0103 	orr.w	r1, r5, r3
200038c4:	bd30      	pop	{r4, r5, pc}
200038c6:	f1c4 040c 	rsb	r4, r4, #12
200038ca:	f1c4 0220 	rsb	r2, r4, #32
200038ce:	fa20 f002 	lsr.w	r0, r0, r2
200038d2:	fa01 f304 	lsl.w	r3, r1, r4
200038d6:	ea40 0003 	orr.w	r0, r0, r3
200038da:	4629      	mov	r1, r5
200038dc:	bd30      	pop	{r4, r5, pc}
200038de:	fa21 f004 	lsr.w	r0, r1, r4
200038e2:	4629      	mov	r1, r5
200038e4:	bd30      	pop	{r4, r5, pc}
200038e6:	f094 0f00 	teq	r4, #0
200038ea:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
200038ee:	bf06      	itte	eq
200038f0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
200038f4:	3401      	addeq	r4, #1
200038f6:	3d01      	subne	r5, #1
200038f8:	e74e      	b.n	20003798 <__adddf3+0x8c>
200038fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
200038fe:	bf18      	it	ne
20003900:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
20003904:	d029      	beq.n	2000395a <__adddf3+0x24e>
20003906:	ea94 0f05 	teq	r4, r5
2000390a:	bf08      	it	eq
2000390c:	ea90 0f02 	teqeq	r0, r2
20003910:	d005      	beq.n	2000391e <__adddf3+0x212>
20003912:	ea54 0c00 	orrs.w	ip, r4, r0
20003916:	bf04      	itt	eq
20003918:	4619      	moveq	r1, r3
2000391a:	4610      	moveq	r0, r2
2000391c:	bd30      	pop	{r4, r5, pc}
2000391e:	ea91 0f03 	teq	r1, r3
20003922:	bf1e      	ittt	ne
20003924:	2100      	movne	r1, #0
20003926:	2000      	movne	r0, #0
20003928:	bd30      	popne	{r4, r5, pc}
2000392a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
2000392e:	d105      	bne.n	2000393c <__adddf3+0x230>
20003930:	0040      	lsls	r0, r0, #1
20003932:	4149      	adcs	r1, r1
20003934:	bf28      	it	cs
20003936:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
2000393a:	bd30      	pop	{r4, r5, pc}
2000393c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
20003940:	bf3c      	itt	cc
20003942:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
20003946:	bd30      	popcc	{r4, r5, pc}
20003948:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
2000394c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
20003950:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
20003954:	f04f 0000 	mov.w	r0, #0
20003958:	bd30      	pop	{r4, r5, pc}
2000395a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
2000395e:	bf1a      	itte	ne
20003960:	4619      	movne	r1, r3
20003962:	4610      	movne	r0, r2
20003964:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
20003968:	bf1c      	itt	ne
2000396a:	460b      	movne	r3, r1
2000396c:	4602      	movne	r2, r0
2000396e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
20003972:	bf06      	itte	eq
20003974:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
20003978:	ea91 0f03 	teqeq	r1, r3
2000397c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
20003980:	bd30      	pop	{r4, r5, pc}
20003982:	bf00      	nop

20003984 <__aeabi_ui2d>:
20003984:	f090 0f00 	teq	r0, #0
20003988:	bf04      	itt	eq
2000398a:	2100      	moveq	r1, #0
2000398c:	4770      	bxeq	lr
2000398e:	b530      	push	{r4, r5, lr}
20003990:	f44f 6480 	mov.w	r4, #1024	; 0x400
20003994:	f104 0432 	add.w	r4, r4, #50	; 0x32
20003998:	f04f 0500 	mov.w	r5, #0
2000399c:	f04f 0100 	mov.w	r1, #0
200039a0:	e750      	b.n	20003844 <__adddf3+0x138>
200039a2:	bf00      	nop

200039a4 <__aeabi_i2d>:
200039a4:	f090 0f00 	teq	r0, #0
200039a8:	bf04      	itt	eq
200039aa:	2100      	moveq	r1, #0
200039ac:	4770      	bxeq	lr
200039ae:	b530      	push	{r4, r5, lr}
200039b0:	f44f 6480 	mov.w	r4, #1024	; 0x400
200039b4:	f104 0432 	add.w	r4, r4, #50	; 0x32
200039b8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
200039bc:	bf48      	it	mi
200039be:	4240      	negmi	r0, r0
200039c0:	f04f 0100 	mov.w	r1, #0
200039c4:	e73e      	b.n	20003844 <__adddf3+0x138>
200039c6:	bf00      	nop

200039c8 <__aeabi_f2d>:
200039c8:	0042      	lsls	r2, r0, #1
200039ca:	ea4f 01e2 	mov.w	r1, r2, asr #3
200039ce:	ea4f 0131 	mov.w	r1, r1, rrx
200039d2:	ea4f 7002 	mov.w	r0, r2, lsl #28
200039d6:	bf1f      	itttt	ne
200039d8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
200039dc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
200039e0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
200039e4:	4770      	bxne	lr
200039e6:	f092 0f00 	teq	r2, #0
200039ea:	bf14      	ite	ne
200039ec:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
200039f0:	4770      	bxeq	lr
200039f2:	b530      	push	{r4, r5, lr}
200039f4:	f44f 7460 	mov.w	r4, #896	; 0x380
200039f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
200039fc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20003a00:	e720      	b.n	20003844 <__adddf3+0x138>
20003a02:	bf00      	nop

20003a04 <__aeabi_ul2d>:
20003a04:	ea50 0201 	orrs.w	r2, r0, r1
20003a08:	bf08      	it	eq
20003a0a:	4770      	bxeq	lr
20003a0c:	b530      	push	{r4, r5, lr}
20003a0e:	f04f 0500 	mov.w	r5, #0
20003a12:	e00a      	b.n	20003a2a <__aeabi_l2d+0x16>

20003a14 <__aeabi_l2d>:
20003a14:	ea50 0201 	orrs.w	r2, r0, r1
20003a18:	bf08      	it	eq
20003a1a:	4770      	bxeq	lr
20003a1c:	b530      	push	{r4, r5, lr}
20003a1e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
20003a22:	d502      	bpl.n	20003a2a <__aeabi_l2d+0x16>
20003a24:	4240      	negs	r0, r0
20003a26:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20003a2a:	f44f 6480 	mov.w	r4, #1024	; 0x400
20003a2e:	f104 0432 	add.w	r4, r4, #50	; 0x32
20003a32:	ea5f 5c91 	movs.w	ip, r1, lsr #22
20003a36:	f43f aedc 	beq.w	200037f2 <__adddf3+0xe6>
20003a3a:	f04f 0203 	mov.w	r2, #3
20003a3e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
20003a42:	bf18      	it	ne
20003a44:	3203      	addne	r2, #3
20003a46:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
20003a4a:	bf18      	it	ne
20003a4c:	3203      	addne	r2, #3
20003a4e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
20003a52:	f1c2 0320 	rsb	r3, r2, #32
20003a56:	fa00 fc03 	lsl.w	ip, r0, r3
20003a5a:	fa20 f002 	lsr.w	r0, r0, r2
20003a5e:	fa01 fe03 	lsl.w	lr, r1, r3
20003a62:	ea40 000e 	orr.w	r0, r0, lr
20003a66:	fa21 f102 	lsr.w	r1, r1, r2
20003a6a:	4414      	add	r4, r2
20003a6c:	e6c1      	b.n	200037f2 <__adddf3+0xe6>
20003a6e:	bf00      	nop

20003a70 <__aeabi_dmul>:
20003a70:	b570      	push	{r4, r5, r6, lr}
20003a72:	f04f 0cff 	mov.w	ip, #255	; 0xff
20003a76:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
20003a7a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
20003a7e:	bf1d      	ittte	ne
20003a80:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
20003a84:	ea94 0f0c 	teqne	r4, ip
20003a88:	ea95 0f0c 	teqne	r5, ip
20003a8c:	f000 f8de 	bleq	20003c4c <__aeabi_dmul+0x1dc>
20003a90:	442c      	add	r4, r5
20003a92:	ea81 0603 	eor.w	r6, r1, r3
20003a96:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
20003a9a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
20003a9e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
20003aa2:	bf18      	it	ne
20003aa4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
20003aa8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20003aac:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
20003ab0:	d038      	beq.n	20003b24 <__aeabi_dmul+0xb4>
20003ab2:	fba0 ce02 	umull	ip, lr, r0, r2
20003ab6:	f04f 0500 	mov.w	r5, #0
20003aba:	fbe1 e502 	umlal	lr, r5, r1, r2
20003abe:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
20003ac2:	fbe0 e503 	umlal	lr, r5, r0, r3
20003ac6:	f04f 0600 	mov.w	r6, #0
20003aca:	fbe1 5603 	umlal	r5, r6, r1, r3
20003ace:	f09c 0f00 	teq	ip, #0
20003ad2:	bf18      	it	ne
20003ad4:	f04e 0e01 	orrne.w	lr, lr, #1
20003ad8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
20003adc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
20003ae0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
20003ae4:	d204      	bcs.n	20003af0 <__aeabi_dmul+0x80>
20003ae6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
20003aea:	416d      	adcs	r5, r5
20003aec:	eb46 0606 	adc.w	r6, r6, r6
20003af0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
20003af4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
20003af8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
20003afc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
20003b00:	ea4f 2ece 	mov.w	lr, lr, lsl #11
20003b04:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
20003b08:	bf88      	it	hi
20003b0a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
20003b0e:	d81e      	bhi.n	20003b4e <__aeabi_dmul+0xde>
20003b10:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
20003b14:	bf08      	it	eq
20003b16:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
20003b1a:	f150 0000 	adcs.w	r0, r0, #0
20003b1e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
20003b22:	bd70      	pop	{r4, r5, r6, pc}
20003b24:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
20003b28:	ea46 0101 	orr.w	r1, r6, r1
20003b2c:	ea40 0002 	orr.w	r0, r0, r2
20003b30:	ea81 0103 	eor.w	r1, r1, r3
20003b34:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
20003b38:	bfc2      	ittt	gt
20003b3a:	ebd4 050c 	rsbsgt	r5, r4, ip
20003b3e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
20003b42:	bd70      	popgt	{r4, r5, r6, pc}
20003b44:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20003b48:	f04f 0e00 	mov.w	lr, #0
20003b4c:	3c01      	subs	r4, #1
20003b4e:	f300 80ab 	bgt.w	20003ca8 <__aeabi_dmul+0x238>
20003b52:	f114 0f36 	cmn.w	r4, #54	; 0x36
20003b56:	bfde      	ittt	le
20003b58:	2000      	movle	r0, #0
20003b5a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
20003b5e:	bd70      	pople	{r4, r5, r6, pc}
20003b60:	f1c4 0400 	rsb	r4, r4, #0
20003b64:	3c20      	subs	r4, #32
20003b66:	da35      	bge.n	20003bd4 <__aeabi_dmul+0x164>
20003b68:	340c      	adds	r4, #12
20003b6a:	dc1b      	bgt.n	20003ba4 <__aeabi_dmul+0x134>
20003b6c:	f104 0414 	add.w	r4, r4, #20
20003b70:	f1c4 0520 	rsb	r5, r4, #32
20003b74:	fa00 f305 	lsl.w	r3, r0, r5
20003b78:	fa20 f004 	lsr.w	r0, r0, r4
20003b7c:	fa01 f205 	lsl.w	r2, r1, r5
20003b80:	ea40 0002 	orr.w	r0, r0, r2
20003b84:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
20003b88:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20003b8c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
20003b90:	fa21 f604 	lsr.w	r6, r1, r4
20003b94:	eb42 0106 	adc.w	r1, r2, r6
20003b98:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20003b9c:	bf08      	it	eq
20003b9e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
20003ba2:	bd70      	pop	{r4, r5, r6, pc}
20003ba4:	f1c4 040c 	rsb	r4, r4, #12
20003ba8:	f1c4 0520 	rsb	r5, r4, #32
20003bac:	fa00 f304 	lsl.w	r3, r0, r4
20003bb0:	fa20 f005 	lsr.w	r0, r0, r5
20003bb4:	fa01 f204 	lsl.w	r2, r1, r4
20003bb8:	ea40 0002 	orr.w	r0, r0, r2
20003bbc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20003bc0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
20003bc4:	f141 0100 	adc.w	r1, r1, #0
20003bc8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20003bcc:	bf08      	it	eq
20003bce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
20003bd2:	bd70      	pop	{r4, r5, r6, pc}
20003bd4:	f1c4 0520 	rsb	r5, r4, #32
20003bd8:	fa00 f205 	lsl.w	r2, r0, r5
20003bdc:	ea4e 0e02 	orr.w	lr, lr, r2
20003be0:	fa20 f304 	lsr.w	r3, r0, r4
20003be4:	fa01 f205 	lsl.w	r2, r1, r5
20003be8:	ea43 0302 	orr.w	r3, r3, r2
20003bec:	fa21 f004 	lsr.w	r0, r1, r4
20003bf0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20003bf4:	fa21 f204 	lsr.w	r2, r1, r4
20003bf8:	ea20 0002 	bic.w	r0, r0, r2
20003bfc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
20003c00:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20003c04:	bf08      	it	eq
20003c06:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
20003c0a:	bd70      	pop	{r4, r5, r6, pc}
20003c0c:	f094 0f00 	teq	r4, #0
20003c10:	d10f      	bne.n	20003c32 <__aeabi_dmul+0x1c2>
20003c12:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
20003c16:	0040      	lsls	r0, r0, #1
20003c18:	eb41 0101 	adc.w	r1, r1, r1
20003c1c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20003c20:	bf08      	it	eq
20003c22:	3c01      	subeq	r4, #1
20003c24:	d0f7      	beq.n	20003c16 <__aeabi_dmul+0x1a6>
20003c26:	ea41 0106 	orr.w	r1, r1, r6
20003c2a:	f095 0f00 	teq	r5, #0
20003c2e:	bf18      	it	ne
20003c30:	4770      	bxne	lr
20003c32:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
20003c36:	0052      	lsls	r2, r2, #1
20003c38:	eb43 0303 	adc.w	r3, r3, r3
20003c3c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
20003c40:	bf08      	it	eq
20003c42:	3d01      	subeq	r5, #1
20003c44:	d0f7      	beq.n	20003c36 <__aeabi_dmul+0x1c6>
20003c46:	ea43 0306 	orr.w	r3, r3, r6
20003c4a:	4770      	bx	lr
20003c4c:	ea94 0f0c 	teq	r4, ip
20003c50:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
20003c54:	bf18      	it	ne
20003c56:	ea95 0f0c 	teqne	r5, ip
20003c5a:	d00c      	beq.n	20003c76 <__aeabi_dmul+0x206>
20003c5c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
20003c60:	bf18      	it	ne
20003c62:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
20003c66:	d1d1      	bne.n	20003c0c <__aeabi_dmul+0x19c>
20003c68:	ea81 0103 	eor.w	r1, r1, r3
20003c6c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20003c70:	f04f 0000 	mov.w	r0, #0
20003c74:	bd70      	pop	{r4, r5, r6, pc}
20003c76:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
20003c7a:	bf06      	itte	eq
20003c7c:	4610      	moveq	r0, r2
20003c7e:	4619      	moveq	r1, r3
20003c80:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
20003c84:	d019      	beq.n	20003cba <__aeabi_dmul+0x24a>
20003c86:	ea94 0f0c 	teq	r4, ip
20003c8a:	d102      	bne.n	20003c92 <__aeabi_dmul+0x222>
20003c8c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
20003c90:	d113      	bne.n	20003cba <__aeabi_dmul+0x24a>
20003c92:	ea95 0f0c 	teq	r5, ip
20003c96:	d105      	bne.n	20003ca4 <__aeabi_dmul+0x234>
20003c98:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
20003c9c:	bf1c      	itt	ne
20003c9e:	4610      	movne	r0, r2
20003ca0:	4619      	movne	r1, r3
20003ca2:	d10a      	bne.n	20003cba <__aeabi_dmul+0x24a>
20003ca4:	ea81 0103 	eor.w	r1, r1, r3
20003ca8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20003cac:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
20003cb0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
20003cb4:	f04f 0000 	mov.w	r0, #0
20003cb8:	bd70      	pop	{r4, r5, r6, pc}
20003cba:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
20003cbe:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
20003cc2:	bd70      	pop	{r4, r5, r6, pc}

20003cc4 <__aeabi_ddiv>:
20003cc4:	b570      	push	{r4, r5, r6, lr}
20003cc6:	f04f 0cff 	mov.w	ip, #255	; 0xff
20003cca:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
20003cce:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
20003cd2:	bf1d      	ittte	ne
20003cd4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
20003cd8:	ea94 0f0c 	teqne	r4, ip
20003cdc:	ea95 0f0c 	teqne	r5, ip
20003ce0:	f000 f8a7 	bleq	20003e32 <__aeabi_ddiv+0x16e>
20003ce4:	eba4 0405 	sub.w	r4, r4, r5
20003ce8:	ea81 0e03 	eor.w	lr, r1, r3
20003cec:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
20003cf0:	ea4f 3101 	mov.w	r1, r1, lsl #12
20003cf4:	f000 8088 	beq.w	20003e08 <__aeabi_ddiv+0x144>
20003cf8:	ea4f 3303 	mov.w	r3, r3, lsl #12
20003cfc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
20003d00:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
20003d04:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
20003d08:	ea4f 2202 	mov.w	r2, r2, lsl #8
20003d0c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
20003d10:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
20003d14:	ea4f 2600 	mov.w	r6, r0, lsl #8
20003d18:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
20003d1c:	429d      	cmp	r5, r3
20003d1e:	bf08      	it	eq
20003d20:	4296      	cmpeq	r6, r2
20003d22:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
20003d26:	f504 7440 	add.w	r4, r4, #768	; 0x300
20003d2a:	d202      	bcs.n	20003d32 <__aeabi_ddiv+0x6e>
20003d2c:	085b      	lsrs	r3, r3, #1
20003d2e:	ea4f 0232 	mov.w	r2, r2, rrx
20003d32:	1ab6      	subs	r6, r6, r2
20003d34:	eb65 0503 	sbc.w	r5, r5, r3
20003d38:	085b      	lsrs	r3, r3, #1
20003d3a:	ea4f 0232 	mov.w	r2, r2, rrx
20003d3e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
20003d42:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
20003d46:	ebb6 0e02 	subs.w	lr, r6, r2
20003d4a:	eb75 0e03 	sbcs.w	lr, r5, r3
20003d4e:	bf22      	ittt	cs
20003d50:	1ab6      	subcs	r6, r6, r2
20003d52:	4675      	movcs	r5, lr
20003d54:	ea40 000c 	orrcs.w	r0, r0, ip
20003d58:	085b      	lsrs	r3, r3, #1
20003d5a:	ea4f 0232 	mov.w	r2, r2, rrx
20003d5e:	ebb6 0e02 	subs.w	lr, r6, r2
20003d62:	eb75 0e03 	sbcs.w	lr, r5, r3
20003d66:	bf22      	ittt	cs
20003d68:	1ab6      	subcs	r6, r6, r2
20003d6a:	4675      	movcs	r5, lr
20003d6c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
20003d70:	085b      	lsrs	r3, r3, #1
20003d72:	ea4f 0232 	mov.w	r2, r2, rrx
20003d76:	ebb6 0e02 	subs.w	lr, r6, r2
20003d7a:	eb75 0e03 	sbcs.w	lr, r5, r3
20003d7e:	bf22      	ittt	cs
20003d80:	1ab6      	subcs	r6, r6, r2
20003d82:	4675      	movcs	r5, lr
20003d84:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
20003d88:	085b      	lsrs	r3, r3, #1
20003d8a:	ea4f 0232 	mov.w	r2, r2, rrx
20003d8e:	ebb6 0e02 	subs.w	lr, r6, r2
20003d92:	eb75 0e03 	sbcs.w	lr, r5, r3
20003d96:	bf22      	ittt	cs
20003d98:	1ab6      	subcs	r6, r6, r2
20003d9a:	4675      	movcs	r5, lr
20003d9c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
20003da0:	ea55 0e06 	orrs.w	lr, r5, r6
20003da4:	d018      	beq.n	20003dd8 <__aeabi_ddiv+0x114>
20003da6:	ea4f 1505 	mov.w	r5, r5, lsl #4
20003daa:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
20003dae:	ea4f 1606 	mov.w	r6, r6, lsl #4
20003db2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20003db6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
20003dba:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20003dbe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
20003dc2:	d1c0      	bne.n	20003d46 <__aeabi_ddiv+0x82>
20003dc4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20003dc8:	d10b      	bne.n	20003de2 <__aeabi_ddiv+0x11e>
20003dca:	ea41 0100 	orr.w	r1, r1, r0
20003dce:	f04f 0000 	mov.w	r0, #0
20003dd2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
20003dd6:	e7b6      	b.n	20003d46 <__aeabi_ddiv+0x82>
20003dd8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20003ddc:	bf04      	itt	eq
20003dde:	4301      	orreq	r1, r0
20003de0:	2000      	moveq	r0, #0
20003de2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
20003de6:	bf88      	it	hi
20003de8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
20003dec:	f63f aeaf 	bhi.w	20003b4e <__aeabi_dmul+0xde>
20003df0:	ebb5 0c03 	subs.w	ip, r5, r3
20003df4:	bf04      	itt	eq
20003df6:	ebb6 0c02 	subseq.w	ip, r6, r2
20003dfa:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
20003dfe:	f150 0000 	adcs.w	r0, r0, #0
20003e02:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
20003e06:	bd70      	pop	{r4, r5, r6, pc}
20003e08:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
20003e0c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
20003e10:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
20003e14:	bfc2      	ittt	gt
20003e16:	ebd4 050c 	rsbsgt	r5, r4, ip
20003e1a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
20003e1e:	bd70      	popgt	{r4, r5, r6, pc}
20003e20:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20003e24:	f04f 0e00 	mov.w	lr, #0
20003e28:	3c01      	subs	r4, #1
20003e2a:	e690      	b.n	20003b4e <__aeabi_dmul+0xde>
20003e2c:	ea45 0e06 	orr.w	lr, r5, r6
20003e30:	e68d      	b.n	20003b4e <__aeabi_dmul+0xde>
20003e32:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
20003e36:	ea94 0f0c 	teq	r4, ip
20003e3a:	bf08      	it	eq
20003e3c:	ea95 0f0c 	teqeq	r5, ip
20003e40:	f43f af3b 	beq.w	20003cba <__aeabi_dmul+0x24a>
20003e44:	ea94 0f0c 	teq	r4, ip
20003e48:	d10a      	bne.n	20003e60 <__aeabi_ddiv+0x19c>
20003e4a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
20003e4e:	f47f af34 	bne.w	20003cba <__aeabi_dmul+0x24a>
20003e52:	ea95 0f0c 	teq	r5, ip
20003e56:	f47f af25 	bne.w	20003ca4 <__aeabi_dmul+0x234>
20003e5a:	4610      	mov	r0, r2
20003e5c:	4619      	mov	r1, r3
20003e5e:	e72c      	b.n	20003cba <__aeabi_dmul+0x24a>
20003e60:	ea95 0f0c 	teq	r5, ip
20003e64:	d106      	bne.n	20003e74 <__aeabi_ddiv+0x1b0>
20003e66:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
20003e6a:	f43f aefd 	beq.w	20003c68 <__aeabi_dmul+0x1f8>
20003e6e:	4610      	mov	r0, r2
20003e70:	4619      	mov	r1, r3
20003e72:	e722      	b.n	20003cba <__aeabi_dmul+0x24a>
20003e74:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
20003e78:	bf18      	it	ne
20003e7a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
20003e7e:	f47f aec5 	bne.w	20003c0c <__aeabi_dmul+0x19c>
20003e82:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
20003e86:	f47f af0d 	bne.w	20003ca4 <__aeabi_dmul+0x234>
20003e8a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
20003e8e:	f47f aeeb 	bne.w	20003c68 <__aeabi_dmul+0x1f8>
20003e92:	e712      	b.n	20003cba <__aeabi_dmul+0x24a>

20003e94 <__aeabi_d2uiz>:
20003e94:	004a      	lsls	r2, r1, #1
20003e96:	d211      	bcs.n	20003ebc <__aeabi_d2uiz+0x28>
20003e98:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
20003e9c:	d211      	bcs.n	20003ec2 <__aeabi_d2uiz+0x2e>
20003e9e:	d50d      	bpl.n	20003ebc <__aeabi_d2uiz+0x28>
20003ea0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
20003ea4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
20003ea8:	d40e      	bmi.n	20003ec8 <__aeabi_d2uiz+0x34>
20003eaa:	ea4f 23c1 	mov.w	r3, r1, lsl #11
20003eae:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
20003eb2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
20003eb6:	fa23 f002 	lsr.w	r0, r3, r2
20003eba:	4770      	bx	lr
20003ebc:	f04f 0000 	mov.w	r0, #0
20003ec0:	4770      	bx	lr
20003ec2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
20003ec6:	d102      	bne.n	20003ece <__aeabi_d2uiz+0x3a>
20003ec8:	f04f 30ff 	mov.w	r0, #4294967295
20003ecc:	4770      	bx	lr
20003ece:	f04f 0000 	mov.w	r0, #0
20003ed2:	4770      	bx	lr

20003ed4 <__libc_init_array>:
20003ed4:	b570      	push	{r4, r5, r6, lr}
20003ed6:	f24a 1638 	movw	r6, #41272	; 0xa138
20003eda:	f24a 1538 	movw	r5, #41272	; 0xa138
20003ede:	f2c2 0600 	movt	r6, #8192	; 0x2000
20003ee2:	f2c2 0500 	movt	r5, #8192	; 0x2000
20003ee6:	1b76      	subs	r6, r6, r5
20003ee8:	10b6      	asrs	r6, r6, #2
20003eea:	d006      	beq.n	20003efa <__libc_init_array+0x26>
20003eec:	2400      	movs	r4, #0
20003eee:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20003ef2:	3401      	adds	r4, #1
20003ef4:	4798      	blx	r3
20003ef6:	42a6      	cmp	r6, r4
20003ef8:	d8f9      	bhi.n	20003eee <__libc_init_array+0x1a>
20003efa:	f24a 1538 	movw	r5, #41272	; 0xa138
20003efe:	f24a 163c 	movw	r6, #41276	; 0xa13c
20003f02:	f2c2 0500 	movt	r5, #8192	; 0x2000
20003f06:	f2c2 0600 	movt	r6, #8192	; 0x2000
20003f0a:	1b76      	subs	r6, r6, r5
20003f0c:	f006 f908 	bl	2000a120 <_init>
20003f10:	10b6      	asrs	r6, r6, #2
20003f12:	d006      	beq.n	20003f22 <__libc_init_array+0x4e>
20003f14:	2400      	movs	r4, #0
20003f16:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20003f1a:	3401      	adds	r4, #1
20003f1c:	4798      	blx	r3
20003f1e:	42a6      	cmp	r6, r4
20003f20:	d8f9      	bhi.n	20003f16 <__libc_init_array+0x42>
20003f22:	bd70      	pop	{r4, r5, r6, pc}

20003f24 <free>:
20003f24:	f24a 136c 	movw	r3, #41324	; 0xa16c
20003f28:	4601      	mov	r1, r0
20003f2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003f2e:	6818      	ldr	r0, [r3, #0]
20003f30:	f003 bbbe 	b.w	200076b0 <_free_r>

20003f34 <malloc>:
20003f34:	f24a 136c 	movw	r3, #41324	; 0xa16c
20003f38:	4601      	mov	r1, r0
20003f3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003f3e:	6818      	ldr	r0, [r3, #0]
20003f40:	f000 b800 	b.w	20003f44 <_malloc_r>

20003f44 <_malloc_r>:
20003f44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20003f48:	f101 040b 	add.w	r4, r1, #11
20003f4c:	2c16      	cmp	r4, #22
20003f4e:	b083      	sub	sp, #12
20003f50:	4606      	mov	r6, r0
20003f52:	d82f      	bhi.n	20003fb4 <_malloc_r+0x70>
20003f54:	2300      	movs	r3, #0
20003f56:	2410      	movs	r4, #16
20003f58:	428c      	cmp	r4, r1
20003f5a:	bf2c      	ite	cs
20003f5c:	4619      	movcs	r1, r3
20003f5e:	f043 0101 	orrcc.w	r1, r3, #1
20003f62:	2900      	cmp	r1, #0
20003f64:	d130      	bne.n	20003fc8 <_malloc_r+0x84>
20003f66:	4630      	mov	r0, r6
20003f68:	f000 fbf0 	bl	2000474c <__malloc_lock>
20003f6c:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
20003f70:	d22e      	bcs.n	20003fd0 <_malloc_r+0x8c>
20003f72:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
20003f76:	f24a 2560 	movw	r5, #41568	; 0xa260
20003f7a:	f2c2 0500 	movt	r5, #8192	; 0x2000
20003f7e:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
20003f82:	68d3      	ldr	r3, [r2, #12]
20003f84:	4293      	cmp	r3, r2
20003f86:	f000 8206 	beq.w	20004396 <_malloc_r+0x452>
20003f8a:	685a      	ldr	r2, [r3, #4]
20003f8c:	f103 0508 	add.w	r5, r3, #8
20003f90:	68d9      	ldr	r1, [r3, #12]
20003f92:	4630      	mov	r0, r6
20003f94:	f022 0c03 	bic.w	ip, r2, #3
20003f98:	689a      	ldr	r2, [r3, #8]
20003f9a:	4463      	add	r3, ip
20003f9c:	685c      	ldr	r4, [r3, #4]
20003f9e:	608a      	str	r2, [r1, #8]
20003fa0:	f044 0401 	orr.w	r4, r4, #1
20003fa4:	60d1      	str	r1, [r2, #12]
20003fa6:	605c      	str	r4, [r3, #4]
20003fa8:	f000 fbd2 	bl	20004750 <__malloc_unlock>
20003fac:	4628      	mov	r0, r5
20003fae:	b003      	add	sp, #12
20003fb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20003fb4:	f024 0407 	bic.w	r4, r4, #7
20003fb8:	0fe3      	lsrs	r3, r4, #31
20003fba:	428c      	cmp	r4, r1
20003fbc:	bf2c      	ite	cs
20003fbe:	4619      	movcs	r1, r3
20003fc0:	f043 0101 	orrcc.w	r1, r3, #1
20003fc4:	2900      	cmp	r1, #0
20003fc6:	d0ce      	beq.n	20003f66 <_malloc_r+0x22>
20003fc8:	230c      	movs	r3, #12
20003fca:	2500      	movs	r5, #0
20003fcc:	6033      	str	r3, [r6, #0]
20003fce:	e7ed      	b.n	20003fac <_malloc_r+0x68>
20003fd0:	ea5f 2e54 	movs.w	lr, r4, lsr #9
20003fd4:	bf04      	itt	eq
20003fd6:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
20003fda:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
20003fde:	f040 8090 	bne.w	20004102 <_malloc_r+0x1be>
20003fe2:	f24a 2560 	movw	r5, #41568	; 0xa260
20003fe6:	f2c2 0500 	movt	r5, #8192	; 0x2000
20003fea:	1828      	adds	r0, r5, r0
20003fec:	68c3      	ldr	r3, [r0, #12]
20003fee:	4298      	cmp	r0, r3
20003ff0:	d106      	bne.n	20004000 <_malloc_r+0xbc>
20003ff2:	e00d      	b.n	20004010 <_malloc_r+0xcc>
20003ff4:	2a00      	cmp	r2, #0
20003ff6:	f280 816f 	bge.w	200042d8 <_malloc_r+0x394>
20003ffa:	68db      	ldr	r3, [r3, #12]
20003ffc:	4298      	cmp	r0, r3
20003ffe:	d007      	beq.n	20004010 <_malloc_r+0xcc>
20004000:	6859      	ldr	r1, [r3, #4]
20004002:	f021 0103 	bic.w	r1, r1, #3
20004006:	1b0a      	subs	r2, r1, r4
20004008:	2a0f      	cmp	r2, #15
2000400a:	ddf3      	ble.n	20003ff4 <_malloc_r+0xb0>
2000400c:	f10e 3eff 	add.w	lr, lr, #4294967295
20004010:	f10e 0e01 	add.w	lr, lr, #1
20004014:	f24a 2760 	movw	r7, #41568	; 0xa260
20004018:	f2c2 0700 	movt	r7, #8192	; 0x2000
2000401c:	f107 0108 	add.w	r1, r7, #8
20004020:	688b      	ldr	r3, [r1, #8]
20004022:	4299      	cmp	r1, r3
20004024:	bf08      	it	eq
20004026:	687a      	ldreq	r2, [r7, #4]
20004028:	d026      	beq.n	20004078 <_malloc_r+0x134>
2000402a:	685a      	ldr	r2, [r3, #4]
2000402c:	f022 0c03 	bic.w	ip, r2, #3
20004030:	ebc4 020c 	rsb	r2, r4, ip
20004034:	2a0f      	cmp	r2, #15
20004036:	f300 8194 	bgt.w	20004362 <_malloc_r+0x41e>
2000403a:	2a00      	cmp	r2, #0
2000403c:	60c9      	str	r1, [r1, #12]
2000403e:	6089      	str	r1, [r1, #8]
20004040:	f280 8099 	bge.w	20004176 <_malloc_r+0x232>
20004044:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
20004048:	f080 8165 	bcs.w	20004316 <_malloc_r+0x3d2>
2000404c:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
20004050:	f04f 0a01 	mov.w	sl, #1
20004054:	687a      	ldr	r2, [r7, #4]
20004056:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
2000405a:	ea4f 0cac 	mov.w	ip, ip, asr #2
2000405e:	fa0a fc0c 	lsl.w	ip, sl, ip
20004062:	60d8      	str	r0, [r3, #12]
20004064:	f8d0 8008 	ldr.w	r8, [r0, #8]
20004068:	ea4c 0202 	orr.w	r2, ip, r2
2000406c:	607a      	str	r2, [r7, #4]
2000406e:	f8c3 8008 	str.w	r8, [r3, #8]
20004072:	f8c8 300c 	str.w	r3, [r8, #12]
20004076:	6083      	str	r3, [r0, #8]
20004078:	f04f 0c01 	mov.w	ip, #1
2000407c:	ea4f 03ae 	mov.w	r3, lr, asr #2
20004080:	fa0c fc03 	lsl.w	ip, ip, r3
20004084:	4594      	cmp	ip, r2
20004086:	f200 8082 	bhi.w	2000418e <_malloc_r+0x24a>
2000408a:	ea12 0f0c 	tst.w	r2, ip
2000408e:	d108      	bne.n	200040a2 <_malloc_r+0x15e>
20004090:	f02e 0e03 	bic.w	lr, lr, #3
20004094:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20004098:	f10e 0e04 	add.w	lr, lr, #4
2000409c:	ea12 0f0c 	tst.w	r2, ip
200040a0:	d0f8      	beq.n	20004094 <_malloc_r+0x150>
200040a2:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
200040a6:	46f2      	mov	sl, lr
200040a8:	46c8      	mov	r8, r9
200040aa:	f8d8 300c 	ldr.w	r3, [r8, #12]
200040ae:	4598      	cmp	r8, r3
200040b0:	d107      	bne.n	200040c2 <_malloc_r+0x17e>
200040b2:	e168      	b.n	20004386 <_malloc_r+0x442>
200040b4:	2a00      	cmp	r2, #0
200040b6:	f280 8178 	bge.w	200043aa <_malloc_r+0x466>
200040ba:	68db      	ldr	r3, [r3, #12]
200040bc:	4598      	cmp	r8, r3
200040be:	f000 8162 	beq.w	20004386 <_malloc_r+0x442>
200040c2:	6858      	ldr	r0, [r3, #4]
200040c4:	f020 0003 	bic.w	r0, r0, #3
200040c8:	1b02      	subs	r2, r0, r4
200040ca:	2a0f      	cmp	r2, #15
200040cc:	ddf2      	ble.n	200040b4 <_malloc_r+0x170>
200040ce:	461d      	mov	r5, r3
200040d0:	191f      	adds	r7, r3, r4
200040d2:	f8d3 c00c 	ldr.w	ip, [r3, #12]
200040d6:	f044 0e01 	orr.w	lr, r4, #1
200040da:	f855 4f08 	ldr.w	r4, [r5, #8]!
200040de:	4630      	mov	r0, r6
200040e0:	50ba      	str	r2, [r7, r2]
200040e2:	f042 0201 	orr.w	r2, r2, #1
200040e6:	f8c3 e004 	str.w	lr, [r3, #4]
200040ea:	f8cc 4008 	str.w	r4, [ip, #8]
200040ee:	f8c4 c00c 	str.w	ip, [r4, #12]
200040f2:	608f      	str	r7, [r1, #8]
200040f4:	60cf      	str	r7, [r1, #12]
200040f6:	607a      	str	r2, [r7, #4]
200040f8:	60b9      	str	r1, [r7, #8]
200040fa:	60f9      	str	r1, [r7, #12]
200040fc:	f000 fb28 	bl	20004750 <__malloc_unlock>
20004100:	e754      	b.n	20003fac <_malloc_r+0x68>
20004102:	f1be 0f04 	cmp.w	lr, #4
20004106:	bf9e      	ittt	ls
20004108:	ea4f 1e94 	movls.w	lr, r4, lsr #6
2000410c:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
20004110:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20004114:	f67f af65 	bls.w	20003fe2 <_malloc_r+0x9e>
20004118:	f1be 0f14 	cmp.w	lr, #20
2000411c:	bf9c      	itt	ls
2000411e:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
20004122:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20004126:	f67f af5c 	bls.w	20003fe2 <_malloc_r+0x9e>
2000412a:	f1be 0f54 	cmp.w	lr, #84	; 0x54
2000412e:	bf9e      	ittt	ls
20004130:	ea4f 3e14 	movls.w	lr, r4, lsr #12
20004134:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
20004138:	ea4f 00ce 	movls.w	r0, lr, lsl #3
2000413c:	f67f af51 	bls.w	20003fe2 <_malloc_r+0x9e>
20004140:	f5be 7faa 	cmp.w	lr, #340	; 0x154
20004144:	bf9e      	ittt	ls
20004146:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
2000414a:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
2000414e:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20004152:	f67f af46 	bls.w	20003fe2 <_malloc_r+0x9e>
20004156:	f240 5354 	movw	r3, #1364	; 0x554
2000415a:	459e      	cmp	lr, r3
2000415c:	bf95      	itete	ls
2000415e:	ea4f 4e94 	movls.w	lr, r4, lsr #18
20004162:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
20004166:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
2000416a:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
2000416e:	bf98      	it	ls
20004170:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20004174:	e735      	b.n	20003fe2 <_malloc_r+0x9e>
20004176:	eb03 020c 	add.w	r2, r3, ip
2000417a:	f103 0508 	add.w	r5, r3, #8
2000417e:	4630      	mov	r0, r6
20004180:	6853      	ldr	r3, [r2, #4]
20004182:	f043 0301 	orr.w	r3, r3, #1
20004186:	6053      	str	r3, [r2, #4]
20004188:	f000 fae2 	bl	20004750 <__malloc_unlock>
2000418c:	e70e      	b.n	20003fac <_malloc_r+0x68>
2000418e:	f8d7 8008 	ldr.w	r8, [r7, #8]
20004192:	f8d8 3004 	ldr.w	r3, [r8, #4]
20004196:	f023 0903 	bic.w	r9, r3, #3
2000419a:	ebc4 0209 	rsb	r2, r4, r9
2000419e:	454c      	cmp	r4, r9
200041a0:	bf94      	ite	ls
200041a2:	2300      	movls	r3, #0
200041a4:	2301      	movhi	r3, #1
200041a6:	2a0f      	cmp	r2, #15
200041a8:	bfd8      	it	le
200041aa:	f043 0301 	orrle.w	r3, r3, #1
200041ae:	2b00      	cmp	r3, #0
200041b0:	f000 80a1 	beq.w	200042f6 <_malloc_r+0x3b2>
200041b4:	f24a 6bd4 	movw	fp, #42708	; 0xa6d4
200041b8:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
200041bc:	f2c2 0b00 	movt	fp, #8192	; 0x2000
200041c0:	f8db 3000 	ldr.w	r3, [fp]
200041c4:	3310      	adds	r3, #16
200041c6:	191b      	adds	r3, r3, r4
200041c8:	f1b2 3fff 	cmp.w	r2, #4294967295
200041cc:	d006      	beq.n	200041dc <_malloc_r+0x298>
200041ce:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
200041d2:	331f      	adds	r3, #31
200041d4:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
200041d8:	f023 031f 	bic.w	r3, r3, #31
200041dc:	4619      	mov	r1, r3
200041de:	4630      	mov	r0, r6
200041e0:	9301      	str	r3, [sp, #4]
200041e2:	f000 fb2d 	bl	20004840 <_sbrk_r>
200041e6:	9b01      	ldr	r3, [sp, #4]
200041e8:	f1b0 3fff 	cmp.w	r0, #4294967295
200041ec:	4682      	mov	sl, r0
200041ee:	f000 80f4 	beq.w	200043da <_malloc_r+0x496>
200041f2:	eb08 0109 	add.w	r1, r8, r9
200041f6:	4281      	cmp	r1, r0
200041f8:	f200 80ec 	bhi.w	200043d4 <_malloc_r+0x490>
200041fc:	f8db 2004 	ldr.w	r2, [fp, #4]
20004200:	189a      	adds	r2, r3, r2
20004202:	4551      	cmp	r1, sl
20004204:	f8cb 2004 	str.w	r2, [fp, #4]
20004208:	f000 8145 	beq.w	20004496 <_malloc_r+0x552>
2000420c:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
20004210:	f24a 2060 	movw	r0, #41568	; 0xa260
20004214:	f2c2 0000 	movt	r0, #8192	; 0x2000
20004218:	f1b5 3fff 	cmp.w	r5, #4294967295
2000421c:	bf08      	it	eq
2000421e:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
20004222:	d003      	beq.n	2000422c <_malloc_r+0x2e8>
20004224:	4452      	add	r2, sl
20004226:	1a51      	subs	r1, r2, r1
20004228:	f8cb 1004 	str.w	r1, [fp, #4]
2000422c:	f01a 0507 	ands.w	r5, sl, #7
20004230:	4630      	mov	r0, r6
20004232:	bf17      	itett	ne
20004234:	f1c5 0508 	rsbne	r5, r5, #8
20004238:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
2000423c:	44aa      	addne	sl, r5
2000423e:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
20004242:	4453      	add	r3, sl
20004244:	051b      	lsls	r3, r3, #20
20004246:	0d1b      	lsrs	r3, r3, #20
20004248:	1aed      	subs	r5, r5, r3
2000424a:	4629      	mov	r1, r5
2000424c:	f000 faf8 	bl	20004840 <_sbrk_r>
20004250:	f1b0 3fff 	cmp.w	r0, #4294967295
20004254:	f000 812c 	beq.w	200044b0 <_malloc_r+0x56c>
20004258:	ebca 0100 	rsb	r1, sl, r0
2000425c:	1949      	adds	r1, r1, r5
2000425e:	f041 0101 	orr.w	r1, r1, #1
20004262:	f8db 2004 	ldr.w	r2, [fp, #4]
20004266:	f24a 63d4 	movw	r3, #42708	; 0xa6d4
2000426a:	f8c7 a008 	str.w	sl, [r7, #8]
2000426e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004272:	18aa      	adds	r2, r5, r2
20004274:	45b8      	cmp	r8, r7
20004276:	f8cb 2004 	str.w	r2, [fp, #4]
2000427a:	f8ca 1004 	str.w	r1, [sl, #4]
2000427e:	d017      	beq.n	200042b0 <_malloc_r+0x36c>
20004280:	f1b9 0f0f 	cmp.w	r9, #15
20004284:	f240 80df 	bls.w	20004446 <_malloc_r+0x502>
20004288:	f1a9 010c 	sub.w	r1, r9, #12
2000428c:	2505      	movs	r5, #5
2000428e:	f021 0107 	bic.w	r1, r1, #7
20004292:	eb08 0001 	add.w	r0, r8, r1
20004296:	290f      	cmp	r1, #15
20004298:	6085      	str	r5, [r0, #8]
2000429a:	6045      	str	r5, [r0, #4]
2000429c:	f8d8 0004 	ldr.w	r0, [r8, #4]
200042a0:	f000 0001 	and.w	r0, r0, #1
200042a4:	ea41 0000 	orr.w	r0, r1, r0
200042a8:	f8c8 0004 	str.w	r0, [r8, #4]
200042ac:	f200 80ac 	bhi.w	20004408 <_malloc_r+0x4c4>
200042b0:	46d0      	mov	r8, sl
200042b2:	f24a 63d4 	movw	r3, #42708	; 0xa6d4
200042b6:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
200042ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
200042be:	428a      	cmp	r2, r1
200042c0:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
200042c4:	bf88      	it	hi
200042c6:	62da      	strhi	r2, [r3, #44]	; 0x2c
200042c8:	f24a 63d4 	movw	r3, #42708	; 0xa6d4
200042cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200042d0:	428a      	cmp	r2, r1
200042d2:	bf88      	it	hi
200042d4:	631a      	strhi	r2, [r3, #48]	; 0x30
200042d6:	e082      	b.n	200043de <_malloc_r+0x49a>
200042d8:	185c      	adds	r4, r3, r1
200042da:	689a      	ldr	r2, [r3, #8]
200042dc:	68d9      	ldr	r1, [r3, #12]
200042de:	4630      	mov	r0, r6
200042e0:	6866      	ldr	r6, [r4, #4]
200042e2:	f103 0508 	add.w	r5, r3, #8
200042e6:	608a      	str	r2, [r1, #8]
200042e8:	f046 0301 	orr.w	r3, r6, #1
200042ec:	60d1      	str	r1, [r2, #12]
200042ee:	6063      	str	r3, [r4, #4]
200042f0:	f000 fa2e 	bl	20004750 <__malloc_unlock>
200042f4:	e65a      	b.n	20003fac <_malloc_r+0x68>
200042f6:	eb08 0304 	add.w	r3, r8, r4
200042fa:	f042 0201 	orr.w	r2, r2, #1
200042fe:	f044 0401 	orr.w	r4, r4, #1
20004302:	4630      	mov	r0, r6
20004304:	f8c8 4004 	str.w	r4, [r8, #4]
20004308:	f108 0508 	add.w	r5, r8, #8
2000430c:	605a      	str	r2, [r3, #4]
2000430e:	60bb      	str	r3, [r7, #8]
20004310:	f000 fa1e 	bl	20004750 <__malloc_unlock>
20004314:	e64a      	b.n	20003fac <_malloc_r+0x68>
20004316:	ea4f 225c 	mov.w	r2, ip, lsr #9
2000431a:	2a04      	cmp	r2, #4
2000431c:	d954      	bls.n	200043c8 <_malloc_r+0x484>
2000431e:	2a14      	cmp	r2, #20
20004320:	f200 8089 	bhi.w	20004436 <_malloc_r+0x4f2>
20004324:	325b      	adds	r2, #91	; 0x5b
20004326:	ea4f 08c2 	mov.w	r8, r2, lsl #3
2000432a:	44a8      	add	r8, r5
2000432c:	f24a 2760 	movw	r7, #41568	; 0xa260
20004330:	f2c2 0700 	movt	r7, #8192	; 0x2000
20004334:	f8d8 0008 	ldr.w	r0, [r8, #8]
20004338:	4540      	cmp	r0, r8
2000433a:	d103      	bne.n	20004344 <_malloc_r+0x400>
2000433c:	e06f      	b.n	2000441e <_malloc_r+0x4da>
2000433e:	6880      	ldr	r0, [r0, #8]
20004340:	4580      	cmp	r8, r0
20004342:	d004      	beq.n	2000434e <_malloc_r+0x40a>
20004344:	6842      	ldr	r2, [r0, #4]
20004346:	f022 0203 	bic.w	r2, r2, #3
2000434a:	4594      	cmp	ip, r2
2000434c:	d3f7      	bcc.n	2000433e <_malloc_r+0x3fa>
2000434e:	f8d0 c00c 	ldr.w	ip, [r0, #12]
20004352:	f8c3 c00c 	str.w	ip, [r3, #12]
20004356:	6098      	str	r0, [r3, #8]
20004358:	687a      	ldr	r2, [r7, #4]
2000435a:	60c3      	str	r3, [r0, #12]
2000435c:	f8cc 3008 	str.w	r3, [ip, #8]
20004360:	e68a      	b.n	20004078 <_malloc_r+0x134>
20004362:	191f      	adds	r7, r3, r4
20004364:	4630      	mov	r0, r6
20004366:	f044 0401 	orr.w	r4, r4, #1
2000436a:	60cf      	str	r7, [r1, #12]
2000436c:	605c      	str	r4, [r3, #4]
2000436e:	f103 0508 	add.w	r5, r3, #8
20004372:	50ba      	str	r2, [r7, r2]
20004374:	f042 0201 	orr.w	r2, r2, #1
20004378:	608f      	str	r7, [r1, #8]
2000437a:	607a      	str	r2, [r7, #4]
2000437c:	60b9      	str	r1, [r7, #8]
2000437e:	60f9      	str	r1, [r7, #12]
20004380:	f000 f9e6 	bl	20004750 <__malloc_unlock>
20004384:	e612      	b.n	20003fac <_malloc_r+0x68>
20004386:	f10a 0a01 	add.w	sl, sl, #1
2000438a:	f01a 0f03 	tst.w	sl, #3
2000438e:	d05f      	beq.n	20004450 <_malloc_r+0x50c>
20004390:	f103 0808 	add.w	r8, r3, #8
20004394:	e689      	b.n	200040aa <_malloc_r+0x166>
20004396:	f103 0208 	add.w	r2, r3, #8
2000439a:	68d3      	ldr	r3, [r2, #12]
2000439c:	429a      	cmp	r2, r3
2000439e:	bf08      	it	eq
200043a0:	f10e 0e02 	addeq.w	lr, lr, #2
200043a4:	f43f ae36 	beq.w	20004014 <_malloc_r+0xd0>
200043a8:	e5ef      	b.n	20003f8a <_malloc_r+0x46>
200043aa:	461d      	mov	r5, r3
200043ac:	1819      	adds	r1, r3, r0
200043ae:	68da      	ldr	r2, [r3, #12]
200043b0:	4630      	mov	r0, r6
200043b2:	f855 3f08 	ldr.w	r3, [r5, #8]!
200043b6:	684c      	ldr	r4, [r1, #4]
200043b8:	6093      	str	r3, [r2, #8]
200043ba:	f044 0401 	orr.w	r4, r4, #1
200043be:	60da      	str	r2, [r3, #12]
200043c0:	604c      	str	r4, [r1, #4]
200043c2:	f000 f9c5 	bl	20004750 <__malloc_unlock>
200043c6:	e5f1      	b.n	20003fac <_malloc_r+0x68>
200043c8:	ea4f 129c 	mov.w	r2, ip, lsr #6
200043cc:	3238      	adds	r2, #56	; 0x38
200043ce:	ea4f 08c2 	mov.w	r8, r2, lsl #3
200043d2:	e7aa      	b.n	2000432a <_malloc_r+0x3e6>
200043d4:	45b8      	cmp	r8, r7
200043d6:	f43f af11 	beq.w	200041fc <_malloc_r+0x2b8>
200043da:	f8d7 8008 	ldr.w	r8, [r7, #8]
200043de:	f8d8 2004 	ldr.w	r2, [r8, #4]
200043e2:	f022 0203 	bic.w	r2, r2, #3
200043e6:	4294      	cmp	r4, r2
200043e8:	bf94      	ite	ls
200043ea:	2300      	movls	r3, #0
200043ec:	2301      	movhi	r3, #1
200043ee:	1b12      	subs	r2, r2, r4
200043f0:	2a0f      	cmp	r2, #15
200043f2:	bfd8      	it	le
200043f4:	f043 0301 	orrle.w	r3, r3, #1
200043f8:	2b00      	cmp	r3, #0
200043fa:	f43f af7c 	beq.w	200042f6 <_malloc_r+0x3b2>
200043fe:	4630      	mov	r0, r6
20004400:	2500      	movs	r5, #0
20004402:	f000 f9a5 	bl	20004750 <__malloc_unlock>
20004406:	e5d1      	b.n	20003fac <_malloc_r+0x68>
20004408:	f108 0108 	add.w	r1, r8, #8
2000440c:	4630      	mov	r0, r6
2000440e:	9301      	str	r3, [sp, #4]
20004410:	f003 f94e 	bl	200076b0 <_free_r>
20004414:	9b01      	ldr	r3, [sp, #4]
20004416:	f8d7 8008 	ldr.w	r8, [r7, #8]
2000441a:	685a      	ldr	r2, [r3, #4]
2000441c:	e749      	b.n	200042b2 <_malloc_r+0x36e>
2000441e:	f04f 0a01 	mov.w	sl, #1
20004422:	f8d7 8004 	ldr.w	r8, [r7, #4]
20004426:	1092      	asrs	r2, r2, #2
20004428:	4684      	mov	ip, r0
2000442a:	fa0a f202 	lsl.w	r2, sl, r2
2000442e:	ea48 0202 	orr.w	r2, r8, r2
20004432:	607a      	str	r2, [r7, #4]
20004434:	e78d      	b.n	20004352 <_malloc_r+0x40e>
20004436:	2a54      	cmp	r2, #84	; 0x54
20004438:	d824      	bhi.n	20004484 <_malloc_r+0x540>
2000443a:	ea4f 321c 	mov.w	r2, ip, lsr #12
2000443e:	326e      	adds	r2, #110	; 0x6e
20004440:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20004444:	e771      	b.n	2000432a <_malloc_r+0x3e6>
20004446:	2301      	movs	r3, #1
20004448:	46d0      	mov	r8, sl
2000444a:	f8ca 3004 	str.w	r3, [sl, #4]
2000444e:	e7c6      	b.n	200043de <_malloc_r+0x49a>
20004450:	464a      	mov	r2, r9
20004452:	f01e 0f03 	tst.w	lr, #3
20004456:	4613      	mov	r3, r2
20004458:	f10e 3eff 	add.w	lr, lr, #4294967295
2000445c:	d033      	beq.n	200044c6 <_malloc_r+0x582>
2000445e:	f853 2908 	ldr.w	r2, [r3], #-8
20004462:	429a      	cmp	r2, r3
20004464:	d0f5      	beq.n	20004452 <_malloc_r+0x50e>
20004466:	687b      	ldr	r3, [r7, #4]
20004468:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
2000446c:	459c      	cmp	ip, r3
2000446e:	f63f ae8e 	bhi.w	2000418e <_malloc_r+0x24a>
20004472:	f1bc 0f00 	cmp.w	ip, #0
20004476:	f43f ae8a 	beq.w	2000418e <_malloc_r+0x24a>
2000447a:	ea1c 0f03 	tst.w	ip, r3
2000447e:	d027      	beq.n	200044d0 <_malloc_r+0x58c>
20004480:	46d6      	mov	lr, sl
20004482:	e60e      	b.n	200040a2 <_malloc_r+0x15e>
20004484:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
20004488:	d815      	bhi.n	200044b6 <_malloc_r+0x572>
2000448a:	ea4f 32dc 	mov.w	r2, ip, lsr #15
2000448e:	3277      	adds	r2, #119	; 0x77
20004490:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20004494:	e749      	b.n	2000432a <_malloc_r+0x3e6>
20004496:	0508      	lsls	r0, r1, #20
20004498:	0d00      	lsrs	r0, r0, #20
2000449a:	2800      	cmp	r0, #0
2000449c:	f47f aeb6 	bne.w	2000420c <_malloc_r+0x2c8>
200044a0:	f8d7 8008 	ldr.w	r8, [r7, #8]
200044a4:	444b      	add	r3, r9
200044a6:	f043 0301 	orr.w	r3, r3, #1
200044aa:	f8c8 3004 	str.w	r3, [r8, #4]
200044ae:	e700      	b.n	200042b2 <_malloc_r+0x36e>
200044b0:	2101      	movs	r1, #1
200044b2:	2500      	movs	r5, #0
200044b4:	e6d5      	b.n	20004262 <_malloc_r+0x31e>
200044b6:	f240 5054 	movw	r0, #1364	; 0x554
200044ba:	4282      	cmp	r2, r0
200044bc:	d90d      	bls.n	200044da <_malloc_r+0x596>
200044be:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
200044c2:	227e      	movs	r2, #126	; 0x7e
200044c4:	e731      	b.n	2000432a <_malloc_r+0x3e6>
200044c6:	687b      	ldr	r3, [r7, #4]
200044c8:	ea23 030c 	bic.w	r3, r3, ip
200044cc:	607b      	str	r3, [r7, #4]
200044ce:	e7cb      	b.n	20004468 <_malloc_r+0x524>
200044d0:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
200044d4:	f10a 0a04 	add.w	sl, sl, #4
200044d8:	e7cf      	b.n	2000447a <_malloc_r+0x536>
200044da:	ea4f 429c 	mov.w	r2, ip, lsr #18
200044de:	327c      	adds	r2, #124	; 0x7c
200044e0:	ea4f 08c2 	mov.w	r8, r2, lsl #3
200044e4:	e721      	b.n	2000432a <_malloc_r+0x3e6>
200044e6:	bf00      	nop

200044e8 <memcpy>:
200044e8:	2a03      	cmp	r2, #3
200044ea:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
200044ee:	d80b      	bhi.n	20004508 <memcpy+0x20>
200044f0:	b13a      	cbz	r2, 20004502 <memcpy+0x1a>
200044f2:	2300      	movs	r3, #0
200044f4:	f811 c003 	ldrb.w	ip, [r1, r3]
200044f8:	f800 c003 	strb.w	ip, [r0, r3]
200044fc:	3301      	adds	r3, #1
200044fe:	4293      	cmp	r3, r2
20004500:	d1f8      	bne.n	200044f4 <memcpy+0xc>
20004502:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
20004506:	4770      	bx	lr
20004508:	1882      	adds	r2, r0, r2
2000450a:	460c      	mov	r4, r1
2000450c:	4603      	mov	r3, r0
2000450e:	e003      	b.n	20004518 <memcpy+0x30>
20004510:	f814 1c01 	ldrb.w	r1, [r4, #-1]
20004514:	f803 1c01 	strb.w	r1, [r3, #-1]
20004518:	f003 0603 	and.w	r6, r3, #3
2000451c:	4619      	mov	r1, r3
2000451e:	46a4      	mov	ip, r4
20004520:	3301      	adds	r3, #1
20004522:	3401      	adds	r4, #1
20004524:	2e00      	cmp	r6, #0
20004526:	d1f3      	bne.n	20004510 <memcpy+0x28>
20004528:	f01c 0403 	ands.w	r4, ip, #3
2000452c:	4663      	mov	r3, ip
2000452e:	bf08      	it	eq
20004530:	ebc1 0c02 	rsbeq	ip, r1, r2
20004534:	d068      	beq.n	20004608 <memcpy+0x120>
20004536:	4265      	negs	r5, r4
20004538:	f1c4 0a04 	rsb	sl, r4, #4
2000453c:	eb0c 0705 	add.w	r7, ip, r5
20004540:	4633      	mov	r3, r6
20004542:	ea4f 0aca 	mov.w	sl, sl, lsl #3
20004546:	f85c 6005 	ldr.w	r6, [ip, r5]
2000454a:	ea4f 08c4 	mov.w	r8, r4, lsl #3
2000454e:	1a55      	subs	r5, r2, r1
20004550:	e008      	b.n	20004564 <memcpy+0x7c>
20004552:	f857 4f04 	ldr.w	r4, [r7, #4]!
20004556:	4626      	mov	r6, r4
20004558:	fa04 f40a 	lsl.w	r4, r4, sl
2000455c:	ea49 0404 	orr.w	r4, r9, r4
20004560:	50cc      	str	r4, [r1, r3]
20004562:	3304      	adds	r3, #4
20004564:	185c      	adds	r4, r3, r1
20004566:	2d03      	cmp	r5, #3
20004568:	fa26 f908 	lsr.w	r9, r6, r8
2000456c:	f1a5 0504 	sub.w	r5, r5, #4
20004570:	eb0c 0603 	add.w	r6, ip, r3
20004574:	dced      	bgt.n	20004552 <memcpy+0x6a>
20004576:	2300      	movs	r3, #0
20004578:	e002      	b.n	20004580 <memcpy+0x98>
2000457a:	5cf1      	ldrb	r1, [r6, r3]
2000457c:	54e1      	strb	r1, [r4, r3]
2000457e:	3301      	adds	r3, #1
20004580:	1919      	adds	r1, r3, r4
20004582:	4291      	cmp	r1, r2
20004584:	d3f9      	bcc.n	2000457a <memcpy+0x92>
20004586:	e7bc      	b.n	20004502 <memcpy+0x1a>
20004588:	f853 4c40 	ldr.w	r4, [r3, #-64]
2000458c:	f841 4c40 	str.w	r4, [r1, #-64]
20004590:	f853 4c3c 	ldr.w	r4, [r3, #-60]
20004594:	f841 4c3c 	str.w	r4, [r1, #-60]
20004598:	f853 4c38 	ldr.w	r4, [r3, #-56]
2000459c:	f841 4c38 	str.w	r4, [r1, #-56]
200045a0:	f853 4c34 	ldr.w	r4, [r3, #-52]
200045a4:	f841 4c34 	str.w	r4, [r1, #-52]
200045a8:	f853 4c30 	ldr.w	r4, [r3, #-48]
200045ac:	f841 4c30 	str.w	r4, [r1, #-48]
200045b0:	f853 4c2c 	ldr.w	r4, [r3, #-44]
200045b4:	f841 4c2c 	str.w	r4, [r1, #-44]
200045b8:	f853 4c28 	ldr.w	r4, [r3, #-40]
200045bc:	f841 4c28 	str.w	r4, [r1, #-40]
200045c0:	f853 4c24 	ldr.w	r4, [r3, #-36]
200045c4:	f841 4c24 	str.w	r4, [r1, #-36]
200045c8:	f853 4c20 	ldr.w	r4, [r3, #-32]
200045cc:	f841 4c20 	str.w	r4, [r1, #-32]
200045d0:	f853 4c1c 	ldr.w	r4, [r3, #-28]
200045d4:	f841 4c1c 	str.w	r4, [r1, #-28]
200045d8:	f853 4c18 	ldr.w	r4, [r3, #-24]
200045dc:	f841 4c18 	str.w	r4, [r1, #-24]
200045e0:	f853 4c14 	ldr.w	r4, [r3, #-20]
200045e4:	f841 4c14 	str.w	r4, [r1, #-20]
200045e8:	f853 4c10 	ldr.w	r4, [r3, #-16]
200045ec:	f841 4c10 	str.w	r4, [r1, #-16]
200045f0:	f853 4c0c 	ldr.w	r4, [r3, #-12]
200045f4:	f841 4c0c 	str.w	r4, [r1, #-12]
200045f8:	f853 4c08 	ldr.w	r4, [r3, #-8]
200045fc:	f841 4c08 	str.w	r4, [r1, #-8]
20004600:	f853 4c04 	ldr.w	r4, [r3, #-4]
20004604:	f841 4c04 	str.w	r4, [r1, #-4]
20004608:	461c      	mov	r4, r3
2000460a:	460d      	mov	r5, r1
2000460c:	3340      	adds	r3, #64	; 0x40
2000460e:	3140      	adds	r1, #64	; 0x40
20004610:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
20004614:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
20004618:	dcb6      	bgt.n	20004588 <memcpy+0xa0>
2000461a:	4621      	mov	r1, r4
2000461c:	462b      	mov	r3, r5
2000461e:	1b54      	subs	r4, r2, r5
20004620:	e00f      	b.n	20004642 <memcpy+0x15a>
20004622:	f851 5c10 	ldr.w	r5, [r1, #-16]
20004626:	f843 5c10 	str.w	r5, [r3, #-16]
2000462a:	f851 5c0c 	ldr.w	r5, [r1, #-12]
2000462e:	f843 5c0c 	str.w	r5, [r3, #-12]
20004632:	f851 5c08 	ldr.w	r5, [r1, #-8]
20004636:	f843 5c08 	str.w	r5, [r3, #-8]
2000463a:	f851 5c04 	ldr.w	r5, [r1, #-4]
2000463e:	f843 5c04 	str.w	r5, [r3, #-4]
20004642:	2c0f      	cmp	r4, #15
20004644:	460d      	mov	r5, r1
20004646:	469c      	mov	ip, r3
20004648:	f101 0110 	add.w	r1, r1, #16
2000464c:	f103 0310 	add.w	r3, r3, #16
20004650:	f1a4 0410 	sub.w	r4, r4, #16
20004654:	dce5      	bgt.n	20004622 <memcpy+0x13a>
20004656:	ebcc 0102 	rsb	r1, ip, r2
2000465a:	2300      	movs	r3, #0
2000465c:	e003      	b.n	20004666 <memcpy+0x17e>
2000465e:	58ec      	ldr	r4, [r5, r3]
20004660:	f84c 4003 	str.w	r4, [ip, r3]
20004664:	3304      	adds	r3, #4
20004666:	195e      	adds	r6, r3, r5
20004668:	2903      	cmp	r1, #3
2000466a:	eb03 040c 	add.w	r4, r3, ip
2000466e:	f1a1 0104 	sub.w	r1, r1, #4
20004672:	dcf4      	bgt.n	2000465e <memcpy+0x176>
20004674:	e77f      	b.n	20004576 <memcpy+0x8e>
20004676:	bf00      	nop

20004678 <memset>:
20004678:	2a03      	cmp	r2, #3
2000467a:	b2c9      	uxtb	r1, r1
2000467c:	b430      	push	{r4, r5}
2000467e:	d807      	bhi.n	20004690 <memset+0x18>
20004680:	b122      	cbz	r2, 2000468c <memset+0x14>
20004682:	2300      	movs	r3, #0
20004684:	54c1      	strb	r1, [r0, r3]
20004686:	3301      	adds	r3, #1
20004688:	4293      	cmp	r3, r2
2000468a:	d1fb      	bne.n	20004684 <memset+0xc>
2000468c:	bc30      	pop	{r4, r5}
2000468e:	4770      	bx	lr
20004690:	eb00 0c02 	add.w	ip, r0, r2
20004694:	4603      	mov	r3, r0
20004696:	e001      	b.n	2000469c <memset+0x24>
20004698:	f803 1c01 	strb.w	r1, [r3, #-1]
2000469c:	f003 0403 	and.w	r4, r3, #3
200046a0:	461a      	mov	r2, r3
200046a2:	3301      	adds	r3, #1
200046a4:	2c00      	cmp	r4, #0
200046a6:	d1f7      	bne.n	20004698 <memset+0x20>
200046a8:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
200046ac:	ebc2 040c 	rsb	r4, r2, ip
200046b0:	fb03 f301 	mul.w	r3, r3, r1
200046b4:	e01f      	b.n	200046f6 <memset+0x7e>
200046b6:	f842 3c40 	str.w	r3, [r2, #-64]
200046ba:	f842 3c3c 	str.w	r3, [r2, #-60]
200046be:	f842 3c38 	str.w	r3, [r2, #-56]
200046c2:	f842 3c34 	str.w	r3, [r2, #-52]
200046c6:	f842 3c30 	str.w	r3, [r2, #-48]
200046ca:	f842 3c2c 	str.w	r3, [r2, #-44]
200046ce:	f842 3c28 	str.w	r3, [r2, #-40]
200046d2:	f842 3c24 	str.w	r3, [r2, #-36]
200046d6:	f842 3c20 	str.w	r3, [r2, #-32]
200046da:	f842 3c1c 	str.w	r3, [r2, #-28]
200046de:	f842 3c18 	str.w	r3, [r2, #-24]
200046e2:	f842 3c14 	str.w	r3, [r2, #-20]
200046e6:	f842 3c10 	str.w	r3, [r2, #-16]
200046ea:	f842 3c0c 	str.w	r3, [r2, #-12]
200046ee:	f842 3c08 	str.w	r3, [r2, #-8]
200046f2:	f842 3c04 	str.w	r3, [r2, #-4]
200046f6:	4615      	mov	r5, r2
200046f8:	3240      	adds	r2, #64	; 0x40
200046fa:	2c3f      	cmp	r4, #63	; 0x3f
200046fc:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
20004700:	dcd9      	bgt.n	200046b6 <memset+0x3e>
20004702:	462a      	mov	r2, r5
20004704:	ebc5 040c 	rsb	r4, r5, ip
20004708:	e007      	b.n	2000471a <memset+0xa2>
2000470a:	f842 3c10 	str.w	r3, [r2, #-16]
2000470e:	f842 3c0c 	str.w	r3, [r2, #-12]
20004712:	f842 3c08 	str.w	r3, [r2, #-8]
20004716:	f842 3c04 	str.w	r3, [r2, #-4]
2000471a:	4615      	mov	r5, r2
2000471c:	3210      	adds	r2, #16
2000471e:	2c0f      	cmp	r4, #15
20004720:	f1a4 0410 	sub.w	r4, r4, #16
20004724:	dcf1      	bgt.n	2000470a <memset+0x92>
20004726:	462a      	mov	r2, r5
20004728:	ebc5 050c 	rsb	r5, r5, ip
2000472c:	e001      	b.n	20004732 <memset+0xba>
2000472e:	f842 3c04 	str.w	r3, [r2, #-4]
20004732:	4614      	mov	r4, r2
20004734:	3204      	adds	r2, #4
20004736:	2d03      	cmp	r5, #3
20004738:	f1a5 0504 	sub.w	r5, r5, #4
2000473c:	dcf7      	bgt.n	2000472e <memset+0xb6>
2000473e:	e001      	b.n	20004744 <memset+0xcc>
20004740:	f804 1b01 	strb.w	r1, [r4], #1
20004744:	4564      	cmp	r4, ip
20004746:	d3fb      	bcc.n	20004740 <memset+0xc8>
20004748:	e7a0      	b.n	2000468c <memset+0x14>
2000474a:	bf00      	nop

2000474c <__malloc_lock>:
2000474c:	4770      	bx	lr
2000474e:	bf00      	nop

20004750 <__malloc_unlock>:
20004750:	4770      	bx	lr
20004752:	bf00      	nop

20004754 <printf>:
20004754:	b40f      	push	{r0, r1, r2, r3}
20004756:	f24a 136c 	movw	r3, #41324	; 0xa16c
2000475a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000475e:	b510      	push	{r4, lr}
20004760:	681c      	ldr	r4, [r3, #0]
20004762:	b082      	sub	sp, #8
20004764:	b124      	cbz	r4, 20004770 <printf+0x1c>
20004766:	69a3      	ldr	r3, [r4, #24]
20004768:	b913      	cbnz	r3, 20004770 <printf+0x1c>
2000476a:	4620      	mov	r0, r4
2000476c:	f002 ff1c 	bl	200075a8 <__sinit>
20004770:	4620      	mov	r0, r4
20004772:	ac05      	add	r4, sp, #20
20004774:	9a04      	ldr	r2, [sp, #16]
20004776:	4623      	mov	r3, r4
20004778:	6881      	ldr	r1, [r0, #8]
2000477a:	9401      	str	r4, [sp, #4]
2000477c:	f000 f8b2 	bl	200048e4 <_vfprintf_r>
20004780:	b002      	add	sp, #8
20004782:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20004786:	b004      	add	sp, #16
20004788:	4770      	bx	lr
2000478a:	bf00      	nop

2000478c <_printf_r>:
2000478c:	b40e      	push	{r1, r2, r3}
2000478e:	b510      	push	{r4, lr}
20004790:	4604      	mov	r4, r0
20004792:	b083      	sub	sp, #12
20004794:	b118      	cbz	r0, 2000479e <_printf_r+0x12>
20004796:	6983      	ldr	r3, [r0, #24]
20004798:	b90b      	cbnz	r3, 2000479e <_printf_r+0x12>
2000479a:	f002 ff05 	bl	200075a8 <__sinit>
2000479e:	4620      	mov	r0, r4
200047a0:	ac06      	add	r4, sp, #24
200047a2:	9a05      	ldr	r2, [sp, #20]
200047a4:	4623      	mov	r3, r4
200047a6:	6881      	ldr	r1, [r0, #8]
200047a8:	9401      	str	r4, [sp, #4]
200047aa:	f000 f89b 	bl	200048e4 <_vfprintf_r>
200047ae:	b003      	add	sp, #12
200047b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
200047b4:	b003      	add	sp, #12
200047b6:	4770      	bx	lr

200047b8 <_puts_r>:
200047b8:	b530      	push	{r4, r5, lr}
200047ba:	4604      	mov	r4, r0
200047bc:	b089      	sub	sp, #36	; 0x24
200047be:	4608      	mov	r0, r1
200047c0:	460d      	mov	r5, r1
200047c2:	f000 f851 	bl	20004868 <strlen>
200047c6:	f649 63d8 	movw	r3, #40664	; 0x9ed8
200047ca:	9501      	str	r5, [sp, #4]
200047cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200047d0:	9303      	str	r3, [sp, #12]
200047d2:	9002      	str	r0, [sp, #8]
200047d4:	1c43      	adds	r3, r0, #1
200047d6:	9307      	str	r3, [sp, #28]
200047d8:	2301      	movs	r3, #1
200047da:	9304      	str	r3, [sp, #16]
200047dc:	ab01      	add	r3, sp, #4
200047de:	9305      	str	r3, [sp, #20]
200047e0:	2302      	movs	r3, #2
200047e2:	9306      	str	r3, [sp, #24]
200047e4:	b10c      	cbz	r4, 200047ea <_puts_r+0x32>
200047e6:	69a3      	ldr	r3, [r4, #24]
200047e8:	b1eb      	cbz	r3, 20004826 <_puts_r+0x6e>
200047ea:	f24a 136c 	movw	r3, #41324	; 0xa16c
200047ee:	4620      	mov	r0, r4
200047f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200047f4:	681b      	ldr	r3, [r3, #0]
200047f6:	689b      	ldr	r3, [r3, #8]
200047f8:	899a      	ldrh	r2, [r3, #12]
200047fa:	f412 5f00 	tst.w	r2, #8192	; 0x2000
200047fe:	bf01      	itttt	eq
20004800:	f442 5200 	orreq.w	r2, r2, #8192	; 0x2000
20004804:	819a      	strheq	r2, [r3, #12]
20004806:	6e59      	ldreq	r1, [r3, #100]	; 0x64
20004808:	f421 5200 	biceq.w	r2, r1, #8192	; 0x2000
2000480c:	68a1      	ldr	r1, [r4, #8]
2000480e:	bf08      	it	eq
20004810:	665a      	streq	r2, [r3, #100]	; 0x64
20004812:	aa05      	add	r2, sp, #20
20004814:	f003 f82c 	bl	20007870 <__sfvwrite_r>
20004818:	2800      	cmp	r0, #0
2000481a:	bf14      	ite	ne
2000481c:	f04f 30ff 	movne.w	r0, #4294967295
20004820:	200a      	moveq	r0, #10
20004822:	b009      	add	sp, #36	; 0x24
20004824:	bd30      	pop	{r4, r5, pc}
20004826:	4620      	mov	r0, r4
20004828:	f002 febe 	bl	200075a8 <__sinit>
2000482c:	e7dd      	b.n	200047ea <_puts_r+0x32>
2000482e:	bf00      	nop

20004830 <puts>:
20004830:	f24a 136c 	movw	r3, #41324	; 0xa16c
20004834:	4601      	mov	r1, r0
20004836:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000483a:	6818      	ldr	r0, [r3, #0]
2000483c:	e7bc      	b.n	200047b8 <_puts_r>
2000483e:	bf00      	nop

20004840 <_sbrk_r>:
20004840:	b538      	push	{r3, r4, r5, lr}
20004842:	f64a 0468 	movw	r4, #43112	; 0xa868
20004846:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000484a:	4605      	mov	r5, r0
2000484c:	4608      	mov	r0, r1
2000484e:	2300      	movs	r3, #0
20004850:	6023      	str	r3, [r4, #0]
20004852:	f7fd f9b9 	bl	20001bc8 <_sbrk>
20004856:	f1b0 3fff 	cmp.w	r0, #4294967295
2000485a:	d000      	beq.n	2000485e <_sbrk_r+0x1e>
2000485c:	bd38      	pop	{r3, r4, r5, pc}
2000485e:	6823      	ldr	r3, [r4, #0]
20004860:	2b00      	cmp	r3, #0
20004862:	d0fb      	beq.n	2000485c <_sbrk_r+0x1c>
20004864:	602b      	str	r3, [r5, #0]
20004866:	bd38      	pop	{r3, r4, r5, pc}

20004868 <strlen>:
20004868:	f020 0103 	bic.w	r1, r0, #3
2000486c:	f010 0003 	ands.w	r0, r0, #3
20004870:	f1c0 0000 	rsb	r0, r0, #0
20004874:	f851 3b04 	ldr.w	r3, [r1], #4
20004878:	f100 0c04 	add.w	ip, r0, #4
2000487c:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
20004880:	f06f 0200 	mvn.w	r2, #0
20004884:	bf1c      	itt	ne
20004886:	fa22 f20c 	lsrne.w	r2, r2, ip
2000488a:	4313      	orrne	r3, r2
2000488c:	f04f 0c01 	mov.w	ip, #1
20004890:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
20004894:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
20004898:	eba3 020c 	sub.w	r2, r3, ip
2000489c:	ea22 0203 	bic.w	r2, r2, r3
200048a0:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
200048a4:	bf04      	itt	eq
200048a6:	f851 3b04 	ldreq.w	r3, [r1], #4
200048aa:	3004      	addeq	r0, #4
200048ac:	d0f4      	beq.n	20004898 <strlen+0x30>
200048ae:	f013 0fff 	tst.w	r3, #255	; 0xff
200048b2:	bf1f      	itttt	ne
200048b4:	3001      	addne	r0, #1
200048b6:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
200048ba:	3001      	addne	r0, #1
200048bc:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
200048c0:	bf18      	it	ne
200048c2:	3001      	addne	r0, #1
200048c4:	4770      	bx	lr
200048c6:	bf00      	nop

200048c8 <__sprint_r>:
200048c8:	6893      	ldr	r3, [r2, #8]
200048ca:	b510      	push	{r4, lr}
200048cc:	4614      	mov	r4, r2
200048ce:	b913      	cbnz	r3, 200048d6 <__sprint_r+0xe>
200048d0:	6053      	str	r3, [r2, #4]
200048d2:	4618      	mov	r0, r3
200048d4:	bd10      	pop	{r4, pc}
200048d6:	f002 ffcb 	bl	20007870 <__sfvwrite_r>
200048da:	2300      	movs	r3, #0
200048dc:	6063      	str	r3, [r4, #4]
200048de:	60a3      	str	r3, [r4, #8]
200048e0:	bd10      	pop	{r4, pc}
200048e2:	bf00      	nop

200048e4 <_vfprintf_r>:
200048e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200048e8:	f5ad 6dae 	sub.w	sp, sp, #1392	; 0x570
200048ec:	b083      	sub	sp, #12
200048ee:	460e      	mov	r6, r1
200048f0:	4615      	mov	r5, r2
200048f2:	469a      	mov	sl, r3
200048f4:	4681      	mov	r9, r0
200048f6:	f003 f9ab 	bl	20007c50 <_localeconv_r>
200048fa:	6800      	ldr	r0, [r0, #0]
200048fc:	901d      	str	r0, [sp, #116]	; 0x74
200048fe:	f1b9 0f00 	cmp.w	r9, #0
20004902:	d004      	beq.n	2000490e <_vfprintf_r+0x2a>
20004904:	f8d9 3018 	ldr.w	r3, [r9, #24]
20004908:	2b00      	cmp	r3, #0
2000490a:	f000 815a 	beq.w	20004bc2 <_vfprintf_r+0x2de>
2000490e:	f649 7350 	movw	r3, #40784	; 0x9f50
20004912:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004916:	429e      	cmp	r6, r3
20004918:	bf08      	it	eq
2000491a:	f8d9 6004 	ldreq.w	r6, [r9, #4]
2000491e:	d010      	beq.n	20004942 <_vfprintf_r+0x5e>
20004920:	f649 7370 	movw	r3, #40816	; 0x9f70
20004924:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004928:	429e      	cmp	r6, r3
2000492a:	bf08      	it	eq
2000492c:	f8d9 6008 	ldreq.w	r6, [r9, #8]
20004930:	d007      	beq.n	20004942 <_vfprintf_r+0x5e>
20004932:	f649 7390 	movw	r3, #40848	; 0x9f90
20004936:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000493a:	429e      	cmp	r6, r3
2000493c:	bf08      	it	eq
2000493e:	f8d9 600c 	ldreq.w	r6, [r9, #12]
20004942:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
20004946:	fa1f f38c 	uxth.w	r3, ip
2000494a:	f413 5f00 	tst.w	r3, #8192	; 0x2000
2000494e:	d109      	bne.n	20004964 <_vfprintf_r+0x80>
20004950:	f44c 5c00 	orr.w	ip, ip, #8192	; 0x2000
20004954:	6e72      	ldr	r2, [r6, #100]	; 0x64
20004956:	f8a6 c00c 	strh.w	ip, [r6, #12]
2000495a:	fa1f f38c 	uxth.w	r3, ip
2000495e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
20004962:	6672      	str	r2, [r6, #100]	; 0x64
20004964:	f013 0f08 	tst.w	r3, #8
20004968:	f001 8301 	beq.w	20005f6e <_vfprintf_r+0x168a>
2000496c:	6932      	ldr	r2, [r6, #16]
2000496e:	2a00      	cmp	r2, #0
20004970:	f001 82fd 	beq.w	20005f6e <_vfprintf_r+0x168a>
20004974:	f003 031a 	and.w	r3, r3, #26
20004978:	2b0a      	cmp	r3, #10
2000497a:	f000 80e0 	beq.w	20004b3e <_vfprintf_r+0x25a>
2000497e:	2200      	movs	r2, #0
20004980:	9212      	str	r2, [sp, #72]	; 0x48
20004982:	921a      	str	r2, [sp, #104]	; 0x68
20004984:	2300      	movs	r3, #0
20004986:	921c      	str	r2, [sp, #112]	; 0x70
20004988:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
2000498c:	9211      	str	r2, [sp, #68]	; 0x44
2000498e:	3404      	adds	r4, #4
20004990:	9219      	str	r2, [sp, #100]	; 0x64
20004992:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
20004996:	931b      	str	r3, [sp, #108]	; 0x6c
20004998:	3204      	adds	r2, #4
2000499a:	f50d 6390 	add.w	r3, sp, #1152	; 0x480
2000499e:	3228      	adds	r2, #40	; 0x28
200049a0:	3303      	adds	r3, #3
200049a2:	9218      	str	r2, [sp, #96]	; 0x60
200049a4:	9307      	str	r3, [sp, #28]
200049a6:	2300      	movs	r3, #0
200049a8:	f8cd 454c 	str.w	r4, [sp, #1356]	; 0x54c
200049ac:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200049b0:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
200049b4:	782b      	ldrb	r3, [r5, #0]
200049b6:	1e1a      	subs	r2, r3, #0
200049b8:	bf18      	it	ne
200049ba:	2201      	movne	r2, #1
200049bc:	2b25      	cmp	r3, #37	; 0x25
200049be:	bf0c      	ite	eq
200049c0:	2200      	moveq	r2, #0
200049c2:	f002 0201 	andne.w	r2, r2, #1
200049c6:	b332      	cbz	r2, 20004a16 <_vfprintf_r+0x132>
200049c8:	462f      	mov	r7, r5
200049ca:	f817 3f01 	ldrb.w	r3, [r7, #1]!
200049ce:	1e1a      	subs	r2, r3, #0
200049d0:	bf18      	it	ne
200049d2:	2201      	movne	r2, #1
200049d4:	2b25      	cmp	r3, #37	; 0x25
200049d6:	bf0c      	ite	eq
200049d8:	2200      	moveq	r2, #0
200049da:	f002 0201 	andne.w	r2, r2, #1
200049de:	2a00      	cmp	r2, #0
200049e0:	d1f3      	bne.n	200049ca <_vfprintf_r+0xe6>
200049e2:	ebb7 0805 	subs.w	r8, r7, r5
200049e6:	bf08      	it	eq
200049e8:	463d      	moveq	r5, r7
200049ea:	d014      	beq.n	20004a16 <_vfprintf_r+0x132>
200049ec:	f8c4 8004 	str.w	r8, [r4, #4]
200049f0:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200049f4:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200049f8:	3301      	adds	r3, #1
200049fa:	6025      	str	r5, [r4, #0]
200049fc:	2b07      	cmp	r3, #7
200049fe:	4442      	add	r2, r8
20004a00:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004a04:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004a08:	dc78      	bgt.n	20004afc <_vfprintf_r+0x218>
20004a0a:	3408      	adds	r4, #8
20004a0c:	9811      	ldr	r0, [sp, #68]	; 0x44
20004a0e:	463d      	mov	r5, r7
20004a10:	4440      	add	r0, r8
20004a12:	9011      	str	r0, [sp, #68]	; 0x44
20004a14:	783b      	ldrb	r3, [r7, #0]
20004a16:	2b00      	cmp	r3, #0
20004a18:	d07c      	beq.n	20004b14 <_vfprintf_r+0x230>
20004a1a:	1c6b      	adds	r3, r5, #1
20004a1c:	f04f 37ff 	mov.w	r7, #4294967295
20004a20:	202b      	movs	r0, #43	; 0x2b
20004a22:	f04f 0c20 	mov.w	ip, #32
20004a26:	2100      	movs	r1, #0
20004a28:	f04f 0200 	mov.w	r2, #0
20004a2c:	910f      	str	r1, [sp, #60]	; 0x3c
20004a2e:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
20004a32:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
20004a36:	786a      	ldrb	r2, [r5, #1]
20004a38:	910a      	str	r1, [sp, #40]	; 0x28
20004a3a:	1c5d      	adds	r5, r3, #1
20004a3c:	f1a2 0320 	sub.w	r3, r2, #32
20004a40:	2b58      	cmp	r3, #88	; 0x58
20004a42:	f200 8286 	bhi.w	20004f52 <_vfprintf_r+0x66e>
20004a46:	e8df f013 	tbh	[pc, r3, lsl #1]
20004a4a:	0298      	.short	0x0298
20004a4c:	02840284 	.word	0x02840284
20004a50:	028402a4 	.word	0x028402a4
20004a54:	02840284 	.word	0x02840284
20004a58:	02840284 	.word	0x02840284
20004a5c:	02ad0284 	.word	0x02ad0284
20004a60:	028402ba 	.word	0x028402ba
20004a64:	02ca02c1 	.word	0x02ca02c1
20004a68:	02e70284 	.word	0x02e70284
20004a6c:	02f002f0 	.word	0x02f002f0
20004a70:	02f002f0 	.word	0x02f002f0
20004a74:	02f002f0 	.word	0x02f002f0
20004a78:	02f002f0 	.word	0x02f002f0
20004a7c:	028402f0 	.word	0x028402f0
20004a80:	02840284 	.word	0x02840284
20004a84:	02840284 	.word	0x02840284
20004a88:	02840284 	.word	0x02840284
20004a8c:	02840284 	.word	0x02840284
20004a90:	03040284 	.word	0x03040284
20004a94:	02840326 	.word	0x02840326
20004a98:	02840326 	.word	0x02840326
20004a9c:	02840284 	.word	0x02840284
20004aa0:	036a0284 	.word	0x036a0284
20004aa4:	02840284 	.word	0x02840284
20004aa8:	02840481 	.word	0x02840481
20004aac:	02840284 	.word	0x02840284
20004ab0:	02840284 	.word	0x02840284
20004ab4:	02840414 	.word	0x02840414
20004ab8:	042f0284 	.word	0x042f0284
20004abc:	02840284 	.word	0x02840284
20004ac0:	02840284 	.word	0x02840284
20004ac4:	02840284 	.word	0x02840284
20004ac8:	02840284 	.word	0x02840284
20004acc:	02840284 	.word	0x02840284
20004ad0:	0465044f 	.word	0x0465044f
20004ad4:	03260326 	.word	0x03260326
20004ad8:	03730326 	.word	0x03730326
20004adc:	02840465 	.word	0x02840465
20004ae0:	03790284 	.word	0x03790284
20004ae4:	03850284 	.word	0x03850284
20004ae8:	03ad0396 	.word	0x03ad0396
20004aec:	0284040a 	.word	0x0284040a
20004af0:	028403cc 	.word	0x028403cc
20004af4:	028403f4 	.word	0x028403f4
20004af8:	00c00284 	.word	0x00c00284
20004afc:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004b00:	4648      	mov	r0, r9
20004b02:	4631      	mov	r1, r6
20004b04:	320c      	adds	r2, #12
20004b06:	f7ff fedf 	bl	200048c8 <__sprint_r>
20004b0a:	b958      	cbnz	r0, 20004b24 <_vfprintf_r+0x240>
20004b0c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004b10:	3404      	adds	r4, #4
20004b12:	e77b      	b.n	20004a0c <_vfprintf_r+0x128>
20004b14:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20004b18:	2b00      	cmp	r3, #0
20004b1a:	f041 8192 	bne.w	20005e42 <_vfprintf_r+0x155e>
20004b1e:	2300      	movs	r3, #0
20004b20:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004b24:	89b3      	ldrh	r3, [r6, #12]
20004b26:	f013 0f40 	tst.w	r3, #64	; 0x40
20004b2a:	d002      	beq.n	20004b32 <_vfprintf_r+0x24e>
20004b2c:	f04f 30ff 	mov.w	r0, #4294967295
20004b30:	9011      	str	r0, [sp, #68]	; 0x44
20004b32:	9811      	ldr	r0, [sp, #68]	; 0x44
20004b34:	b05f      	add	sp, #380	; 0x17c
20004b36:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
20004b3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20004b3e:	f9b6 300e 	ldrsh.w	r3, [r6, #14]
20004b42:	2b00      	cmp	r3, #0
20004b44:	f6ff af1b 	blt.w	2000497e <_vfprintf_r+0x9a>
20004b48:	6a37      	ldr	r7, [r6, #32]
20004b4a:	f02c 0c02 	bic.w	ip, ip, #2
20004b4e:	f8d6 e028 	ldr.w	lr, [r6, #40]	; 0x28
20004b52:	f50d 648e 	add.w	r4, sp, #1136	; 0x470
20004b56:	f8ad c488 	strh.w	ip, [sp, #1160]	; 0x488
20004b5a:	340c      	adds	r4, #12
20004b5c:	f8b6 c00e 	ldrh.w	ip, [r6, #14]
20004b60:	462a      	mov	r2, r5
20004b62:	4653      	mov	r3, sl
20004b64:	4648      	mov	r0, r9
20004b66:	4621      	mov	r1, r4
20004b68:	ad1f      	add	r5, sp, #124	; 0x7c
20004b6a:	f8cd 749c 	str.w	r7, [sp, #1180]	; 0x49c
20004b6e:	2700      	movs	r7, #0
20004b70:	f8cd 548c 	str.w	r5, [sp, #1164]	; 0x48c
20004b74:	f8cd 547c 	str.w	r5, [sp, #1148]	; 0x47c
20004b78:	f44f 6580 	mov.w	r5, #1024	; 0x400
20004b7c:	f8cd e4a4 	str.w	lr, [sp, #1188]	; 0x4a4
20004b80:	f8ad c48a 	strh.w	ip, [sp, #1162]	; 0x48a
20004b84:	f8cd 5490 	str.w	r5, [sp, #1168]	; 0x490
20004b88:	f8cd 7494 	str.w	r7, [sp, #1172]	; 0x494
20004b8c:	f8cd 5484 	str.w	r5, [sp, #1156]	; 0x484
20004b90:	f7ff fea8 	bl	200048e4 <_vfprintf_r>
20004b94:	2800      	cmp	r0, #0
20004b96:	9011      	str	r0, [sp, #68]	; 0x44
20004b98:	db09      	blt.n	20004bae <_vfprintf_r+0x2ca>
20004b9a:	4621      	mov	r1, r4
20004b9c:	4648      	mov	r0, r9
20004b9e:	f002 fb93 	bl	200072c8 <_fflush_r>
20004ba2:	9911      	ldr	r1, [sp, #68]	; 0x44
20004ba4:	42b8      	cmp	r0, r7
20004ba6:	bf18      	it	ne
20004ba8:	f04f 31ff 	movne.w	r1, #4294967295
20004bac:	9111      	str	r1, [sp, #68]	; 0x44
20004bae:	f8bd 3488 	ldrh.w	r3, [sp, #1160]	; 0x488
20004bb2:	f013 0f40 	tst.w	r3, #64	; 0x40
20004bb6:	d0bc      	beq.n	20004b32 <_vfprintf_r+0x24e>
20004bb8:	89b3      	ldrh	r3, [r6, #12]
20004bba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20004bbe:	81b3      	strh	r3, [r6, #12]
20004bc0:	e7b7      	b.n	20004b32 <_vfprintf_r+0x24e>
20004bc2:	4648      	mov	r0, r9
20004bc4:	f002 fcf0 	bl	200075a8 <__sinit>
20004bc8:	e6a1      	b.n	2000490e <_vfprintf_r+0x2a>
20004bca:	980a      	ldr	r0, [sp, #40]	; 0x28
20004bcc:	f649 7c20 	movw	ip, #40736	; 0x9f20
20004bd0:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20004bd4:	9216      	str	r2, [sp, #88]	; 0x58
20004bd6:	f010 0f20 	tst.w	r0, #32
20004bda:	f8cd c064 	str.w	ip, [sp, #100]	; 0x64
20004bde:	f000 836e 	beq.w	200052be <_vfprintf_r+0x9da>
20004be2:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004be4:	1dcb      	adds	r3, r1, #7
20004be6:	f023 0307 	bic.w	r3, r3, #7
20004bea:	f103 0208 	add.w	r2, r3, #8
20004bee:	920b      	str	r2, [sp, #44]	; 0x2c
20004bf0:	e9d3 ab00 	ldrd	sl, fp, [r3]
20004bf4:	ea5a 020b 	orrs.w	r2, sl, fp
20004bf8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004bfa:	bf0c      	ite	eq
20004bfc:	2200      	moveq	r2, #0
20004bfe:	2201      	movne	r2, #1
20004c00:	4213      	tst	r3, r2
20004c02:	f040 866b 	bne.w	200058dc <_vfprintf_r+0xff8>
20004c06:	2302      	movs	r3, #2
20004c08:	f04f 0100 	mov.w	r1, #0
20004c0c:	f88d 1577 	strb.w	r1, [sp, #1399]	; 0x577
20004c10:	2f00      	cmp	r7, #0
20004c12:	bfa2      	ittt	ge
20004c14:	f8dd c028 	ldrge.w	ip, [sp, #40]	; 0x28
20004c18:	f02c 0c80 	bicge.w	ip, ip, #128	; 0x80
20004c1c:	f8cd c028 	strge.w	ip, [sp, #40]	; 0x28
20004c20:	2f00      	cmp	r7, #0
20004c22:	bf18      	it	ne
20004c24:	f042 0201 	orrne.w	r2, r2, #1
20004c28:	2a00      	cmp	r2, #0
20004c2a:	f000 841e 	beq.w	2000546a <_vfprintf_r+0xb86>
20004c2e:	2b01      	cmp	r3, #1
20004c30:	f000 85de 	beq.w	200057f0 <_vfprintf_r+0xf0c>
20004c34:	2b02      	cmp	r3, #2
20004c36:	f000 85c1 	beq.w	200057bc <_vfprintf_r+0xed8>
20004c3a:	9918      	ldr	r1, [sp, #96]	; 0x60
20004c3c:	9113      	str	r1, [sp, #76]	; 0x4c
20004c3e:	ea4f 08da 	mov.w	r8, sl, lsr #3
20004c42:	ea4f 0cdb 	mov.w	ip, fp, lsr #3
20004c46:	ea48 784b 	orr.w	r8, r8, fp, lsl #29
20004c4a:	f00a 0007 	and.w	r0, sl, #7
20004c4e:	46e3      	mov	fp, ip
20004c50:	46c2      	mov	sl, r8
20004c52:	3030      	adds	r0, #48	; 0x30
20004c54:	ea5a 020b 	orrs.w	r2, sl, fp
20004c58:	f801 0d01 	strb.w	r0, [r1, #-1]!
20004c5c:	d1ef      	bne.n	20004c3e <_vfprintf_r+0x35a>
20004c5e:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20004c62:	9113      	str	r1, [sp, #76]	; 0x4c
20004c64:	f01c 0f01 	tst.w	ip, #1
20004c68:	f040 868c 	bne.w	20005984 <_vfprintf_r+0x10a0>
20004c6c:	9818      	ldr	r0, [sp, #96]	; 0x60
20004c6e:	1a40      	subs	r0, r0, r1
20004c70:	9010      	str	r0, [sp, #64]	; 0x40
20004c72:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20004c76:	9a10      	ldr	r2, [sp, #64]	; 0x40
20004c78:	9717      	str	r7, [sp, #92]	; 0x5c
20004c7a:	42ba      	cmp	r2, r7
20004c7c:	bfb8      	it	lt
20004c7e:	463a      	movlt	r2, r7
20004c80:	920c      	str	r2, [sp, #48]	; 0x30
20004c82:	b113      	cbz	r3, 20004c8a <_vfprintf_r+0x3a6>
20004c84:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20004c86:	3201      	adds	r2, #1
20004c88:	920c      	str	r2, [sp, #48]	; 0x30
20004c8a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004c8c:	980a      	ldr	r0, [sp, #40]	; 0x28
20004c8e:	f013 0302 	ands.w	r3, r3, #2
20004c92:	9315      	str	r3, [sp, #84]	; 0x54
20004c94:	bf1e      	ittt	ne
20004c96:	f8dd c030 	ldrne.w	ip, [sp, #48]	; 0x30
20004c9a:	f10c 0c02 	addne.w	ip, ip, #2
20004c9e:	f8cd c030 	strne.w	ip, [sp, #48]	; 0x30
20004ca2:	f010 0084 	ands.w	r0, r0, #132	; 0x84
20004ca6:	9014      	str	r0, [sp, #80]	; 0x50
20004ca8:	d14d      	bne.n	20004d46 <_vfprintf_r+0x462>
20004caa:	990f      	ldr	r1, [sp, #60]	; 0x3c
20004cac:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20004cae:	1a8f      	subs	r7, r1, r2
20004cb0:	2f00      	cmp	r7, #0
20004cb2:	dd48      	ble.n	20004d46 <_vfprintf_r+0x462>
20004cb4:	2f10      	cmp	r7, #16
20004cb6:	f649 68dc 	movw	r8, #40668	; 0x9edc
20004cba:	bfd8      	it	le
20004cbc:	f2c2 0800 	movtle	r8, #8192	; 0x2000
20004cc0:	dd30      	ble.n	20004d24 <_vfprintf_r+0x440>
20004cc2:	f2c2 0800 	movt	r8, #8192	; 0x2000
20004cc6:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20004cca:	4643      	mov	r3, r8
20004ccc:	f04f 0a10 	mov.w	sl, #16
20004cd0:	46a8      	mov	r8, r5
20004cd2:	f10b 0b0c 	add.w	fp, fp, #12
20004cd6:	461d      	mov	r5, r3
20004cd8:	e002      	b.n	20004ce0 <_vfprintf_r+0x3fc>
20004cda:	3f10      	subs	r7, #16
20004cdc:	2f10      	cmp	r7, #16
20004cde:	dd1e      	ble.n	20004d1e <_vfprintf_r+0x43a>
20004ce0:	f8c4 a004 	str.w	sl, [r4, #4]
20004ce4:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004ce8:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004cec:	3301      	adds	r3, #1
20004cee:	6025      	str	r5, [r4, #0]
20004cf0:	3210      	adds	r2, #16
20004cf2:	2b07      	cmp	r3, #7
20004cf4:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004cf8:	f104 0408 	add.w	r4, r4, #8
20004cfc:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004d00:	ddeb      	ble.n	20004cda <_vfprintf_r+0x3f6>
20004d02:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004d06:	4648      	mov	r0, r9
20004d08:	4631      	mov	r1, r6
20004d0a:	465a      	mov	r2, fp
20004d0c:	3404      	adds	r4, #4
20004d0e:	f7ff fddb 	bl	200048c8 <__sprint_r>
20004d12:	2800      	cmp	r0, #0
20004d14:	f47f af06 	bne.w	20004b24 <_vfprintf_r+0x240>
20004d18:	3f10      	subs	r7, #16
20004d1a:	2f10      	cmp	r7, #16
20004d1c:	dce0      	bgt.n	20004ce0 <_vfprintf_r+0x3fc>
20004d1e:	462b      	mov	r3, r5
20004d20:	4645      	mov	r5, r8
20004d22:	4698      	mov	r8, r3
20004d24:	6067      	str	r7, [r4, #4]
20004d26:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004d2a:	f8c4 8000 	str.w	r8, [r4]
20004d2e:	1c5a      	adds	r2, r3, #1
20004d30:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20004d34:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004d38:	19db      	adds	r3, r3, r7
20004d3a:	2a07      	cmp	r2, #7
20004d3c:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20004d40:	f300 858a 	bgt.w	20005858 <_vfprintf_r+0xf74>
20004d44:	3408      	adds	r4, #8
20004d46:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20004d4a:	b19b      	cbz	r3, 20004d74 <_vfprintf_r+0x490>
20004d4c:	2301      	movs	r3, #1
20004d4e:	6063      	str	r3, [r4, #4]
20004d50:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004d54:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
20004d58:	3207      	adds	r2, #7
20004d5a:	6022      	str	r2, [r4, #0]
20004d5c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004d60:	3301      	adds	r3, #1
20004d62:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004d66:	3201      	adds	r2, #1
20004d68:	2b07      	cmp	r3, #7
20004d6a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004d6e:	f300 84b6 	bgt.w	200056de <_vfprintf_r+0xdfa>
20004d72:	3408      	adds	r4, #8
20004d74:	9b15      	ldr	r3, [sp, #84]	; 0x54
20004d76:	b19b      	cbz	r3, 20004da0 <_vfprintf_r+0x4bc>
20004d78:	2302      	movs	r3, #2
20004d7a:	6063      	str	r3, [r4, #4]
20004d7c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004d80:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
20004d84:	3204      	adds	r2, #4
20004d86:	6022      	str	r2, [r4, #0]
20004d88:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004d8c:	3301      	adds	r3, #1
20004d8e:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004d92:	3202      	adds	r2, #2
20004d94:	2b07      	cmp	r3, #7
20004d96:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004d9a:	f300 84af 	bgt.w	200056fc <_vfprintf_r+0xe18>
20004d9e:	3408      	adds	r4, #8
20004da0:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
20004da4:	f1bc 0f80 	cmp.w	ip, #128	; 0x80
20004da8:	f000 8376 	beq.w	20005498 <_vfprintf_r+0xbb4>
20004dac:	9b17      	ldr	r3, [sp, #92]	; 0x5c
20004dae:	9a10      	ldr	r2, [sp, #64]	; 0x40
20004db0:	1a9f      	subs	r7, r3, r2
20004db2:	2f00      	cmp	r7, #0
20004db4:	dd43      	ble.n	20004e3e <_vfprintf_r+0x55a>
20004db6:	2f10      	cmp	r7, #16
20004db8:	f8df 8b8c 	ldr.w	r8, [pc, #2956]	; 20005948 <_vfprintf_r+0x1064>
20004dbc:	dd2e      	ble.n	20004e1c <_vfprintf_r+0x538>
20004dbe:	4643      	mov	r3, r8
20004dc0:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20004dc4:	46a8      	mov	r8, r5
20004dc6:	f04f 0a10 	mov.w	sl, #16
20004dca:	f10b 0b0c 	add.w	fp, fp, #12
20004dce:	461d      	mov	r5, r3
20004dd0:	e002      	b.n	20004dd8 <_vfprintf_r+0x4f4>
20004dd2:	3f10      	subs	r7, #16
20004dd4:	2f10      	cmp	r7, #16
20004dd6:	dd1e      	ble.n	20004e16 <_vfprintf_r+0x532>
20004dd8:	f8c4 a004 	str.w	sl, [r4, #4]
20004ddc:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004de0:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004de4:	3301      	adds	r3, #1
20004de6:	6025      	str	r5, [r4, #0]
20004de8:	3210      	adds	r2, #16
20004dea:	2b07      	cmp	r3, #7
20004dec:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004df0:	f104 0408 	add.w	r4, r4, #8
20004df4:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004df8:	ddeb      	ble.n	20004dd2 <_vfprintf_r+0x4ee>
20004dfa:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004dfe:	4648      	mov	r0, r9
20004e00:	4631      	mov	r1, r6
20004e02:	465a      	mov	r2, fp
20004e04:	3404      	adds	r4, #4
20004e06:	f7ff fd5f 	bl	200048c8 <__sprint_r>
20004e0a:	2800      	cmp	r0, #0
20004e0c:	f47f ae8a 	bne.w	20004b24 <_vfprintf_r+0x240>
20004e10:	3f10      	subs	r7, #16
20004e12:	2f10      	cmp	r7, #16
20004e14:	dce0      	bgt.n	20004dd8 <_vfprintf_r+0x4f4>
20004e16:	462b      	mov	r3, r5
20004e18:	4645      	mov	r5, r8
20004e1a:	4698      	mov	r8, r3
20004e1c:	6067      	str	r7, [r4, #4]
20004e1e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004e22:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004e26:	3301      	adds	r3, #1
20004e28:	f8c4 8000 	str.w	r8, [r4]
20004e2c:	19d2      	adds	r2, r2, r7
20004e2e:	2b07      	cmp	r3, #7
20004e30:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004e34:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004e38:	f300 8442 	bgt.w	200056c0 <_vfprintf_r+0xddc>
20004e3c:	3408      	adds	r4, #8
20004e3e:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20004e42:	f41c 7f80 	tst.w	ip, #256	; 0x100
20004e46:	f040 829d 	bne.w	20005384 <_vfprintf_r+0xaa0>
20004e4a:	9810      	ldr	r0, [sp, #64]	; 0x40
20004e4c:	9913      	ldr	r1, [sp, #76]	; 0x4c
20004e4e:	6060      	str	r0, [r4, #4]
20004e50:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004e54:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004e58:	3301      	adds	r3, #1
20004e5a:	6021      	str	r1, [r4, #0]
20004e5c:	1812      	adds	r2, r2, r0
20004e5e:	2b07      	cmp	r3, #7
20004e60:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004e64:	bfd8      	it	le
20004e66:	f104 0308 	addle.w	r3, r4, #8
20004e6a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004e6e:	f300 839b 	bgt.w	200055a8 <_vfprintf_r+0xcc4>
20004e72:	990a      	ldr	r1, [sp, #40]	; 0x28
20004e74:	f011 0f04 	tst.w	r1, #4
20004e78:	d055      	beq.n	20004f26 <_vfprintf_r+0x642>
20004e7a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20004e7c:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
20004e80:	ebcc 0702 	rsb	r7, ip, r2
20004e84:	2f00      	cmp	r7, #0
20004e86:	dd4e      	ble.n	20004f26 <_vfprintf_r+0x642>
20004e88:	2f10      	cmp	r7, #16
20004e8a:	f649 68dc 	movw	r8, #40668	; 0x9edc
20004e8e:	bfd8      	it	le
20004e90:	f2c2 0800 	movtle	r8, #8192	; 0x2000
20004e94:	dd2e      	ble.n	20004ef4 <_vfprintf_r+0x610>
20004e96:	f2c2 0800 	movt	r8, #8192	; 0x2000
20004e9a:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20004e9e:	4642      	mov	r2, r8
20004ea0:	2410      	movs	r4, #16
20004ea2:	46a8      	mov	r8, r5
20004ea4:	f10a 0a0c 	add.w	sl, sl, #12
20004ea8:	4615      	mov	r5, r2
20004eaa:	e002      	b.n	20004eb2 <_vfprintf_r+0x5ce>
20004eac:	3f10      	subs	r7, #16
20004eae:	2f10      	cmp	r7, #16
20004eb0:	dd1d      	ble.n	20004eee <_vfprintf_r+0x60a>
20004eb2:	605c      	str	r4, [r3, #4]
20004eb4:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004eb8:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004ebc:	3201      	adds	r2, #1
20004ebe:	601d      	str	r5, [r3, #0]
20004ec0:	3110      	adds	r1, #16
20004ec2:	2a07      	cmp	r2, #7
20004ec4:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20004ec8:	f103 0308 	add.w	r3, r3, #8
20004ecc:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004ed0:	ddec      	ble.n	20004eac <_vfprintf_r+0x5c8>
20004ed2:	4648      	mov	r0, r9
20004ed4:	4631      	mov	r1, r6
20004ed6:	4652      	mov	r2, sl
20004ed8:	f7ff fcf6 	bl	200048c8 <__sprint_r>
20004edc:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20004ee0:	3304      	adds	r3, #4
20004ee2:	2800      	cmp	r0, #0
20004ee4:	f47f ae1e 	bne.w	20004b24 <_vfprintf_r+0x240>
20004ee8:	3f10      	subs	r7, #16
20004eea:	2f10      	cmp	r7, #16
20004eec:	dce1      	bgt.n	20004eb2 <_vfprintf_r+0x5ce>
20004eee:	462a      	mov	r2, r5
20004ef0:	4645      	mov	r5, r8
20004ef2:	4690      	mov	r8, r2
20004ef4:	605f      	str	r7, [r3, #4]
20004ef6:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004efa:	f8c3 8000 	str.w	r8, [r3]
20004efe:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20004f02:	3201      	adds	r2, #1
20004f04:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004f08:	18fb      	adds	r3, r7, r3
20004f0a:	2a07      	cmp	r2, #7
20004f0c:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20004f10:	dd0b      	ble.n	20004f2a <_vfprintf_r+0x646>
20004f12:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004f16:	4648      	mov	r0, r9
20004f18:	4631      	mov	r1, r6
20004f1a:	320c      	adds	r2, #12
20004f1c:	f7ff fcd4 	bl	200048c8 <__sprint_r>
20004f20:	2800      	cmp	r0, #0
20004f22:	f47f adff 	bne.w	20004b24 <_vfprintf_r+0x240>
20004f26:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20004f2a:	9811      	ldr	r0, [sp, #68]	; 0x44
20004f2c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20004f2e:	990f      	ldr	r1, [sp, #60]	; 0x3c
20004f30:	428a      	cmp	r2, r1
20004f32:	bfac      	ite	ge
20004f34:	1880      	addge	r0, r0, r2
20004f36:	1840      	addlt	r0, r0, r1
20004f38:	9011      	str	r0, [sp, #68]	; 0x44
20004f3a:	2b00      	cmp	r3, #0
20004f3c:	f040 8342 	bne.w	200055c4 <_vfprintf_r+0xce0>
20004f40:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004f44:	2300      	movs	r3, #0
20004f46:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
20004f4a:	3404      	adds	r4, #4
20004f4c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004f50:	e530      	b.n	200049b4 <_vfprintf_r+0xd0>
20004f52:	9216      	str	r2, [sp, #88]	; 0x58
20004f54:	2a00      	cmp	r2, #0
20004f56:	f43f addd 	beq.w	20004b14 <_vfprintf_r+0x230>
20004f5a:	f50d 60a4 	add.w	r0, sp, #1312	; 0x520
20004f5e:	2301      	movs	r3, #1
20004f60:	f04f 0c00 	mov.w	ip, #0
20004f64:	3004      	adds	r0, #4
20004f66:	930c      	str	r3, [sp, #48]	; 0x30
20004f68:	f88d 2524 	strb.w	r2, [sp, #1316]	; 0x524
20004f6c:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
20004f70:	9013      	str	r0, [sp, #76]	; 0x4c
20004f72:	9310      	str	r3, [sp, #64]	; 0x40
20004f74:	2100      	movs	r1, #0
20004f76:	9117      	str	r1, [sp, #92]	; 0x5c
20004f78:	e687      	b.n	20004c8a <_vfprintf_r+0x3a6>
20004f7a:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20004f7e:	2b00      	cmp	r3, #0
20004f80:	f040 852b 	bne.w	200059da <_vfprintf_r+0x10f6>
20004f84:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004f86:	462b      	mov	r3, r5
20004f88:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
20004f8c:	782a      	ldrb	r2, [r5, #0]
20004f8e:	910b      	str	r1, [sp, #44]	; 0x2c
20004f90:	e553      	b.n	20004a3a <_vfprintf_r+0x156>
20004f92:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004f94:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004f96:	f043 0301 	orr.w	r3, r3, #1
20004f9a:	930a      	str	r3, [sp, #40]	; 0x28
20004f9c:	462b      	mov	r3, r5
20004f9e:	782a      	ldrb	r2, [r5, #0]
20004fa0:	910b      	str	r1, [sp, #44]	; 0x2c
20004fa2:	e54a      	b.n	20004a3a <_vfprintf_r+0x156>
20004fa4:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004fa6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20004fa8:	6809      	ldr	r1, [r1, #0]
20004faa:	910f      	str	r1, [sp, #60]	; 0x3c
20004fac:	1d11      	adds	r1, r2, #4
20004fae:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
20004fb0:	2b00      	cmp	r3, #0
20004fb2:	f2c0 8780 	blt.w	20005eb6 <_vfprintf_r+0x15d2>
20004fb6:	782a      	ldrb	r2, [r5, #0]
20004fb8:	462b      	mov	r3, r5
20004fba:	910b      	str	r1, [sp, #44]	; 0x2c
20004fbc:	e53d      	b.n	20004a3a <_vfprintf_r+0x156>
20004fbe:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004fc0:	462b      	mov	r3, r5
20004fc2:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
20004fc6:	782a      	ldrb	r2, [r5, #0]
20004fc8:	910b      	str	r1, [sp, #44]	; 0x2c
20004fca:	e536      	b.n	20004a3a <_vfprintf_r+0x156>
20004fcc:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004fce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004fd0:	f043 0304 	orr.w	r3, r3, #4
20004fd4:	930a      	str	r3, [sp, #40]	; 0x28
20004fd6:	462b      	mov	r3, r5
20004fd8:	782a      	ldrb	r2, [r5, #0]
20004fda:	910b      	str	r1, [sp, #44]	; 0x2c
20004fdc:	e52d      	b.n	20004a3a <_vfprintf_r+0x156>
20004fde:	462b      	mov	r3, r5
20004fe0:	f813 2b01 	ldrb.w	r2, [r3], #1
20004fe4:	2a2a      	cmp	r2, #42	; 0x2a
20004fe6:	f001 80cd 	beq.w	20006184 <_vfprintf_r+0x18a0>
20004fea:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20004fee:	2909      	cmp	r1, #9
20004ff0:	f201 8037 	bhi.w	20006062 <_vfprintf_r+0x177e>
20004ff4:	3502      	adds	r5, #2
20004ff6:	2700      	movs	r7, #0
20004ff8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20004ffc:	eb07 0787 	add.w	r7, r7, r7, lsl #2
20005000:	462b      	mov	r3, r5
20005002:	3501      	adds	r5, #1
20005004:	eb01 0747 	add.w	r7, r1, r7, lsl #1
20005008:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
2000500c:	2909      	cmp	r1, #9
2000500e:	d9f3      	bls.n	20004ff8 <_vfprintf_r+0x714>
20005010:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
20005014:	461d      	mov	r5, r3
20005016:	e511      	b.n	20004a3c <_vfprintf_r+0x158>
20005018:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000501a:	462b      	mov	r3, r5
2000501c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000501e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20005022:	920a      	str	r2, [sp, #40]	; 0x28
20005024:	782a      	ldrb	r2, [r5, #0]
20005026:	910b      	str	r1, [sp, #44]	; 0x2c
20005028:	e507      	b.n	20004a3a <_vfprintf_r+0x156>
2000502a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
2000502e:	f04f 0800 	mov.w	r8, #0
20005032:	462b      	mov	r3, r5
20005034:	eb08 0888 	add.w	r8, r8, r8, lsl #2
20005038:	f813 2b01 	ldrb.w	r2, [r3], #1
2000503c:	eb01 0848 	add.w	r8, r1, r8, lsl #1
20005040:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20005044:	461d      	mov	r5, r3
20005046:	2909      	cmp	r1, #9
20005048:	d9f3      	bls.n	20005032 <_vfprintf_r+0x74e>
2000504a:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
2000504e:	461d      	mov	r5, r3
20005050:	e4f4      	b.n	20004a3c <_vfprintf_r+0x158>
20005052:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005054:	9216      	str	r2, [sp, #88]	; 0x58
20005056:	f043 0310 	orr.w	r3, r3, #16
2000505a:	930a      	str	r3, [sp, #40]	; 0x28
2000505c:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20005060:	f01c 0f20 	tst.w	ip, #32
20005064:	f000 815d 	beq.w	20005322 <_vfprintf_r+0xa3e>
20005068:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000506a:	1dc3      	adds	r3, r0, #7
2000506c:	f023 0307 	bic.w	r3, r3, #7
20005070:	f103 0108 	add.w	r1, r3, #8
20005074:	910b      	str	r1, [sp, #44]	; 0x2c
20005076:	e9d3 ab00 	ldrd	sl, fp, [r3]
2000507a:	f1ba 0f00 	cmp.w	sl, #0
2000507e:	f17b 0200 	sbcs.w	r2, fp, #0
20005082:	f2c0 849b 	blt.w	200059bc <_vfprintf_r+0x10d8>
20005086:	ea5a 030b 	orrs.w	r3, sl, fp
2000508a:	f04f 0301 	mov.w	r3, #1
2000508e:	bf0c      	ite	eq
20005090:	2200      	moveq	r2, #0
20005092:	2201      	movne	r2, #1
20005094:	e5bc      	b.n	20004c10 <_vfprintf_r+0x32c>
20005096:	980a      	ldr	r0, [sp, #40]	; 0x28
20005098:	9216      	str	r2, [sp, #88]	; 0x58
2000509a:	f010 0f08 	tst.w	r0, #8
2000509e:	f000 84ed 	beq.w	20005a7c <_vfprintf_r+0x1198>
200050a2:	990b      	ldr	r1, [sp, #44]	; 0x2c
200050a4:	1dcb      	adds	r3, r1, #7
200050a6:	f023 0307 	bic.w	r3, r3, #7
200050aa:	f103 0208 	add.w	r2, r3, #8
200050ae:	920b      	str	r2, [sp, #44]	; 0x2c
200050b0:	f8d3 8004 	ldr.w	r8, [r3, #4]
200050b4:	f8d3 a000 	ldr.w	sl, [r3]
200050b8:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
200050bc:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
200050c0:	4650      	mov	r0, sl
200050c2:	4641      	mov	r1, r8
200050c4:	f003 fd82 	bl	20008bcc <__isinfd>
200050c8:	4683      	mov	fp, r0
200050ca:	2800      	cmp	r0, #0
200050cc:	f000 8599 	beq.w	20005c02 <_vfprintf_r+0x131e>
200050d0:	4650      	mov	r0, sl
200050d2:	2200      	movs	r2, #0
200050d4:	2300      	movs	r3, #0
200050d6:	4641      	mov	r1, r8
200050d8:	f004 f96c 	bl	200093b4 <__aeabi_dcmplt>
200050dc:	2800      	cmp	r0, #0
200050de:	f040 850b 	bne.w	20005af8 <_vfprintf_r+0x1214>
200050e2:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200050e6:	f649 7114 	movw	r1, #40724	; 0x9f14
200050ea:	f649 7210 	movw	r2, #40720	; 0x9f10
200050ee:	9816      	ldr	r0, [sp, #88]	; 0x58
200050f0:	f2c2 0100 	movt	r1, #8192	; 0x2000
200050f4:	f2c2 0200 	movt	r2, #8192	; 0x2000
200050f8:	f04f 0c03 	mov.w	ip, #3
200050fc:	2847      	cmp	r0, #71	; 0x47
200050fe:	bfd8      	it	le
20005100:	4611      	movle	r1, r2
20005102:	9113      	str	r1, [sp, #76]	; 0x4c
20005104:	990a      	ldr	r1, [sp, #40]	; 0x28
20005106:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
2000510a:	f021 0180 	bic.w	r1, r1, #128	; 0x80
2000510e:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
20005112:	910a      	str	r1, [sp, #40]	; 0x28
20005114:	f04f 0c00 	mov.w	ip, #0
20005118:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
2000511c:	e5b1      	b.n	20004c82 <_vfprintf_r+0x39e>
2000511e:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005120:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005122:	f043 0308 	orr.w	r3, r3, #8
20005126:	930a      	str	r3, [sp, #40]	; 0x28
20005128:	462b      	mov	r3, r5
2000512a:	782a      	ldrb	r2, [r5, #0]
2000512c:	910b      	str	r1, [sp, #44]	; 0x2c
2000512e:	e484      	b.n	20004a3a <_vfprintf_r+0x156>
20005130:	990a      	ldr	r1, [sp, #40]	; 0x28
20005132:	f041 0140 	orr.w	r1, r1, #64	; 0x40
20005136:	910a      	str	r1, [sp, #40]	; 0x28
20005138:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000513a:	e73c      	b.n	20004fb6 <_vfprintf_r+0x6d2>
2000513c:	782a      	ldrb	r2, [r5, #0]
2000513e:	2a6c      	cmp	r2, #108	; 0x6c
20005140:	f000 8555 	beq.w	20005bee <_vfprintf_r+0x130a>
20005144:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005146:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005148:	910b      	str	r1, [sp, #44]	; 0x2c
2000514a:	f043 0310 	orr.w	r3, r3, #16
2000514e:	930a      	str	r3, [sp, #40]	; 0x28
20005150:	462b      	mov	r3, r5
20005152:	e472      	b.n	20004a3a <_vfprintf_r+0x156>
20005154:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005156:	f012 0f20 	tst.w	r2, #32
2000515a:	f000 8482 	beq.w	20005a62 <_vfprintf_r+0x117e>
2000515e:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005160:	9a11      	ldr	r2, [sp, #68]	; 0x44
20005162:	6803      	ldr	r3, [r0, #0]
20005164:	4610      	mov	r0, r2
20005166:	ea4f 71e0 	mov.w	r1, r0, asr #31
2000516a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
2000516c:	e9c3 0100 	strd	r0, r1, [r3]
20005170:	f102 0a04 	add.w	sl, r2, #4
20005174:	e41e      	b.n	200049b4 <_vfprintf_r+0xd0>
20005176:	9216      	str	r2, [sp, #88]	; 0x58
20005178:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000517a:	f012 0320 	ands.w	r3, r2, #32
2000517e:	f000 80ef 	beq.w	20005360 <_vfprintf_r+0xa7c>
20005182:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20005184:	1dda      	adds	r2, r3, #7
20005186:	2300      	movs	r3, #0
20005188:	f022 0207 	bic.w	r2, r2, #7
2000518c:	f102 0c08 	add.w	ip, r2, #8
20005190:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20005194:	e9d2 ab00 	ldrd	sl, fp, [r2]
20005198:	ea5a 000b 	orrs.w	r0, sl, fp
2000519c:	bf0c      	ite	eq
2000519e:	2200      	moveq	r2, #0
200051a0:	2201      	movne	r2, #1
200051a2:	e531      	b.n	20004c08 <_vfprintf_r+0x324>
200051a4:	980b      	ldr	r0, [sp, #44]	; 0x2c
200051a6:	2178      	movs	r1, #120	; 0x78
200051a8:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200051ac:	9116      	str	r1, [sp, #88]	; 0x58
200051ae:	6803      	ldr	r3, [r0, #0]
200051b0:	f649 7020 	movw	r0, #40736	; 0x9f20
200051b4:	f88d 1575 	strb.w	r1, [sp, #1397]	; 0x575
200051b8:	2130      	movs	r1, #48	; 0x30
200051ba:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
200051be:	f04c 0c02 	orr.w	ip, ip, #2
200051c2:	990b      	ldr	r1, [sp, #44]	; 0x2c
200051c4:	1e1a      	subs	r2, r3, #0
200051c6:	bf18      	it	ne
200051c8:	2201      	movne	r2, #1
200051ca:	f2c2 0000 	movt	r0, #8192	; 0x2000
200051ce:	469a      	mov	sl, r3
200051d0:	f04f 0b00 	mov.w	fp, #0
200051d4:	3104      	adds	r1, #4
200051d6:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
200051da:	9019      	str	r0, [sp, #100]	; 0x64
200051dc:	2302      	movs	r3, #2
200051de:	910b      	str	r1, [sp, #44]	; 0x2c
200051e0:	e512      	b.n	20004c08 <_vfprintf_r+0x324>
200051e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
200051e4:	9216      	str	r2, [sp, #88]	; 0x58
200051e6:	f04f 0200 	mov.w	r2, #0
200051ea:	1d18      	adds	r0, r3, #4
200051ec:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
200051f0:	681b      	ldr	r3, [r3, #0]
200051f2:	900b      	str	r0, [sp, #44]	; 0x2c
200051f4:	9313      	str	r3, [sp, #76]	; 0x4c
200051f6:	2b00      	cmp	r3, #0
200051f8:	f000 86c6 	beq.w	20005f88 <_vfprintf_r+0x16a4>
200051fc:	2f00      	cmp	r7, #0
200051fe:	9813      	ldr	r0, [sp, #76]	; 0x4c
20005200:	f2c0 868f 	blt.w	20005f22 <_vfprintf_r+0x163e>
20005204:	2100      	movs	r1, #0
20005206:	463a      	mov	r2, r7
20005208:	f002 fdc4 	bl	20007d94 <memchr>
2000520c:	4603      	mov	r3, r0
2000520e:	2800      	cmp	r0, #0
20005210:	f000 86f5 	beq.w	20005ffe <_vfprintf_r+0x171a>
20005214:	9813      	ldr	r0, [sp, #76]	; 0x4c
20005216:	1a1b      	subs	r3, r3, r0
20005218:	9310      	str	r3, [sp, #64]	; 0x40
2000521a:	42bb      	cmp	r3, r7
2000521c:	f340 85be 	ble.w	20005d9c <_vfprintf_r+0x14b8>
20005220:	9710      	str	r7, [sp, #64]	; 0x40
20005222:	2100      	movs	r1, #0
20005224:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
20005228:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
2000522c:	970c      	str	r7, [sp, #48]	; 0x30
2000522e:	9117      	str	r1, [sp, #92]	; 0x5c
20005230:	e527      	b.n	20004c82 <_vfprintf_r+0x39e>
20005232:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20005236:	9216      	str	r2, [sp, #88]	; 0x58
20005238:	f01c 0f20 	tst.w	ip, #32
2000523c:	d023      	beq.n	20005286 <_vfprintf_r+0x9a2>
2000523e:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005240:	2301      	movs	r3, #1
20005242:	1dc2      	adds	r2, r0, #7
20005244:	f022 0207 	bic.w	r2, r2, #7
20005248:	f102 0108 	add.w	r1, r2, #8
2000524c:	910b      	str	r1, [sp, #44]	; 0x2c
2000524e:	e9d2 ab00 	ldrd	sl, fp, [r2]
20005252:	ea5a 020b 	orrs.w	r2, sl, fp
20005256:	bf0c      	ite	eq
20005258:	2200      	moveq	r2, #0
2000525a:	2201      	movne	r2, #1
2000525c:	e4d4      	b.n	20004c08 <_vfprintf_r+0x324>
2000525e:	990a      	ldr	r1, [sp, #40]	; 0x28
20005260:	462b      	mov	r3, r5
20005262:	f041 0120 	orr.w	r1, r1, #32
20005266:	910a      	str	r1, [sp, #40]	; 0x28
20005268:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000526a:	782a      	ldrb	r2, [r5, #0]
2000526c:	910b      	str	r1, [sp, #44]	; 0x2c
2000526e:	f7ff bbe4 	b.w	20004a3a <_vfprintf_r+0x156>
20005272:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005274:	9216      	str	r2, [sp, #88]	; 0x58
20005276:	f043 0310 	orr.w	r3, r3, #16
2000527a:	930a      	str	r3, [sp, #40]	; 0x28
2000527c:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20005280:	f01c 0f20 	tst.w	ip, #32
20005284:	d1db      	bne.n	2000523e <_vfprintf_r+0x95a>
20005286:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005288:	f013 0f10 	tst.w	r3, #16
2000528c:	f000 83d5 	beq.w	20005a3a <_vfprintf_r+0x1156>
20005290:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005292:	2301      	movs	r3, #1
20005294:	1d02      	adds	r2, r0, #4
20005296:	920b      	str	r2, [sp, #44]	; 0x2c
20005298:	6801      	ldr	r1, [r0, #0]
2000529a:	1e0a      	subs	r2, r1, #0
2000529c:	bf18      	it	ne
2000529e:	2201      	movne	r2, #1
200052a0:	468a      	mov	sl, r1
200052a2:	f04f 0b00 	mov.w	fp, #0
200052a6:	e4af      	b.n	20004c08 <_vfprintf_r+0x324>
200052a8:	980a      	ldr	r0, [sp, #40]	; 0x28
200052aa:	9216      	str	r2, [sp, #88]	; 0x58
200052ac:	f649 62fc 	movw	r2, #40700	; 0x9efc
200052b0:	f010 0f20 	tst.w	r0, #32
200052b4:	f2c2 0200 	movt	r2, #8192	; 0x2000
200052b8:	9219      	str	r2, [sp, #100]	; 0x64
200052ba:	f47f ac92 	bne.w	20004be2 <_vfprintf_r+0x2fe>
200052be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200052c0:	f013 0f10 	tst.w	r3, #16
200052c4:	f040 831a 	bne.w	200058fc <_vfprintf_r+0x1018>
200052c8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200052ca:	f012 0f40 	tst.w	r2, #64	; 0x40
200052ce:	f000 8315 	beq.w	200058fc <_vfprintf_r+0x1018>
200052d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
200052d4:	f103 0c04 	add.w	ip, r3, #4
200052d8:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
200052dc:	f8b3 a000 	ldrh.w	sl, [r3]
200052e0:	46d2      	mov	sl, sl
200052e2:	f04f 0b00 	mov.w	fp, #0
200052e6:	e485      	b.n	20004bf4 <_vfprintf_r+0x310>
200052e8:	9216      	str	r2, [sp, #88]	; 0x58
200052ea:	f50d 61a4 	add.w	r1, sp, #1312	; 0x520
200052ee:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
200052f0:	f04f 0c01 	mov.w	ip, #1
200052f4:	f04f 0000 	mov.w	r0, #0
200052f8:	3104      	adds	r1, #4
200052fa:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
200052fe:	6813      	ldr	r3, [r2, #0]
20005300:	3204      	adds	r2, #4
20005302:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
20005306:	920b      	str	r2, [sp, #44]	; 0x2c
20005308:	9113      	str	r1, [sp, #76]	; 0x4c
2000530a:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
2000530e:	f88d 3524 	strb.w	r3, [sp, #1316]	; 0x524
20005312:	e62f      	b.n	20004f74 <_vfprintf_r+0x690>
20005314:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20005318:	9216      	str	r2, [sp, #88]	; 0x58
2000531a:	f01c 0f20 	tst.w	ip, #32
2000531e:	f47f aea3 	bne.w	20005068 <_vfprintf_r+0x784>
20005322:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005324:	f012 0f10 	tst.w	r2, #16
20005328:	f040 82f1 	bne.w	2000590e <_vfprintf_r+0x102a>
2000532c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000532e:	f012 0f40 	tst.w	r2, #64	; 0x40
20005332:	f000 82ec 	beq.w	2000590e <_vfprintf_r+0x102a>
20005336:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20005338:	f103 0c04 	add.w	ip, r3, #4
2000533c:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20005340:	f9b3 a000 	ldrsh.w	sl, [r3]
20005344:	46d2      	mov	sl, sl
20005346:	ea4f 7bea 	mov.w	fp, sl, asr #31
2000534a:	e696      	b.n	2000507a <_vfprintf_r+0x796>
2000534c:	990a      	ldr	r1, [sp, #40]	; 0x28
2000534e:	9216      	str	r2, [sp, #88]	; 0x58
20005350:	f041 0110 	orr.w	r1, r1, #16
20005354:	910a      	str	r1, [sp, #40]	; 0x28
20005356:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005358:	f012 0320 	ands.w	r3, r2, #32
2000535c:	f47f af11 	bne.w	20005182 <_vfprintf_r+0x89e>
20005360:	990a      	ldr	r1, [sp, #40]	; 0x28
20005362:	f011 0210 	ands.w	r2, r1, #16
20005366:	f000 8354 	beq.w	20005a12 <_vfprintf_r+0x112e>
2000536a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
2000536c:	f102 0c04 	add.w	ip, r2, #4
20005370:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20005374:	6811      	ldr	r1, [r2, #0]
20005376:	1e0a      	subs	r2, r1, #0
20005378:	bf18      	it	ne
2000537a:	2201      	movne	r2, #1
2000537c:	468a      	mov	sl, r1
2000537e:	f04f 0b00 	mov.w	fp, #0
20005382:	e441      	b.n	20004c08 <_vfprintf_r+0x324>
20005384:	9a16      	ldr	r2, [sp, #88]	; 0x58
20005386:	2a65      	cmp	r2, #101	; 0x65
20005388:	f340 8128 	ble.w	200055dc <_vfprintf_r+0xcf8>
2000538c:	9812      	ldr	r0, [sp, #72]	; 0x48
2000538e:	2200      	movs	r2, #0
20005390:	2300      	movs	r3, #0
20005392:	991b      	ldr	r1, [sp, #108]	; 0x6c
20005394:	f004 f804 	bl	200093a0 <__aeabi_dcmpeq>
20005398:	2800      	cmp	r0, #0
2000539a:	f000 81be 	beq.w	2000571a <_vfprintf_r+0xe36>
2000539e:	2301      	movs	r3, #1
200053a0:	6063      	str	r3, [r4, #4]
200053a2:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200053a6:	f649 733c 	movw	r3, #40764	; 0x9f3c
200053aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200053ae:	6023      	str	r3, [r4, #0]
200053b0:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
200053b4:	3201      	adds	r2, #1
200053b6:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200053ba:	3301      	adds	r3, #1
200053bc:	2a07      	cmp	r2, #7
200053be:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
200053c2:	bfd8      	it	le
200053c4:	f104 0308 	addle.w	r3, r4, #8
200053c8:	f300 839b 	bgt.w	20005b02 <_vfprintf_r+0x121e>
200053cc:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
200053d0:	981a      	ldr	r0, [sp, #104]	; 0x68
200053d2:	4282      	cmp	r2, r0
200053d4:	db04      	blt.n	200053e0 <_vfprintf_r+0xafc>
200053d6:	990a      	ldr	r1, [sp, #40]	; 0x28
200053d8:	f011 0f01 	tst.w	r1, #1
200053dc:	f43f ad49 	beq.w	20004e72 <_vfprintf_r+0x58e>
200053e0:	2201      	movs	r2, #1
200053e2:	605a      	str	r2, [r3, #4]
200053e4:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200053e8:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200053ec:	3201      	adds	r2, #1
200053ee:	981d      	ldr	r0, [sp, #116]	; 0x74
200053f0:	3101      	adds	r1, #1
200053f2:	2a07      	cmp	r2, #7
200053f4:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200053f8:	6018      	str	r0, [r3, #0]
200053fa:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200053fe:	f300 855f 	bgt.w	20005ec0 <_vfprintf_r+0x15dc>
20005402:	3308      	adds	r3, #8
20005404:	991a      	ldr	r1, [sp, #104]	; 0x68
20005406:	1e4f      	subs	r7, r1, #1
20005408:	2f00      	cmp	r7, #0
2000540a:	f77f ad32 	ble.w	20004e72 <_vfprintf_r+0x58e>
2000540e:	2f10      	cmp	r7, #16
20005410:	f8df 8534 	ldr.w	r8, [pc, #1332]	; 20005948 <_vfprintf_r+0x1064>
20005414:	f340 82ea 	ble.w	200059ec <_vfprintf_r+0x1108>
20005418:	4642      	mov	r2, r8
2000541a:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
2000541e:	46a8      	mov	r8, r5
20005420:	2410      	movs	r4, #16
20005422:	f10a 0a0c 	add.w	sl, sl, #12
20005426:	4615      	mov	r5, r2
20005428:	e003      	b.n	20005432 <_vfprintf_r+0xb4e>
2000542a:	3f10      	subs	r7, #16
2000542c:	2f10      	cmp	r7, #16
2000542e:	f340 82da 	ble.w	200059e6 <_vfprintf_r+0x1102>
20005432:	605c      	str	r4, [r3, #4]
20005434:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005438:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
2000543c:	3201      	adds	r2, #1
2000543e:	601d      	str	r5, [r3, #0]
20005440:	3110      	adds	r1, #16
20005442:	2a07      	cmp	r2, #7
20005444:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005448:	f103 0308 	add.w	r3, r3, #8
2000544c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005450:	ddeb      	ble.n	2000542a <_vfprintf_r+0xb46>
20005452:	4648      	mov	r0, r9
20005454:	4631      	mov	r1, r6
20005456:	4652      	mov	r2, sl
20005458:	f7ff fa36 	bl	200048c8 <__sprint_r>
2000545c:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005460:	3304      	adds	r3, #4
20005462:	2800      	cmp	r0, #0
20005464:	d0e1      	beq.n	2000542a <_vfprintf_r+0xb46>
20005466:	f7ff bb5d 	b.w	20004b24 <_vfprintf_r+0x240>
2000546a:	b97b      	cbnz	r3, 2000548c <_vfprintf_r+0xba8>
2000546c:	990a      	ldr	r1, [sp, #40]	; 0x28
2000546e:	f011 0f01 	tst.w	r1, #1
20005472:	d00b      	beq.n	2000548c <_vfprintf_r+0xba8>
20005474:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
20005478:	2330      	movs	r3, #48	; 0x30
2000547a:	3204      	adds	r2, #4
2000547c:	f88d 354b 	strb.w	r3, [sp, #1355]	; 0x54b
20005480:	3227      	adds	r2, #39	; 0x27
20005482:	2301      	movs	r3, #1
20005484:	9213      	str	r2, [sp, #76]	; 0x4c
20005486:	9310      	str	r3, [sp, #64]	; 0x40
20005488:	f7ff bbf3 	b.w	20004c72 <_vfprintf_r+0x38e>
2000548c:	9818      	ldr	r0, [sp, #96]	; 0x60
2000548e:	2100      	movs	r1, #0
20005490:	9110      	str	r1, [sp, #64]	; 0x40
20005492:	9013      	str	r0, [sp, #76]	; 0x4c
20005494:	f7ff bbed 	b.w	20004c72 <_vfprintf_r+0x38e>
20005498:	980f      	ldr	r0, [sp, #60]	; 0x3c
2000549a:	990c      	ldr	r1, [sp, #48]	; 0x30
2000549c:	1a47      	subs	r7, r0, r1
2000549e:	2f00      	cmp	r7, #0
200054a0:	f77f ac84 	ble.w	20004dac <_vfprintf_r+0x4c8>
200054a4:	2f10      	cmp	r7, #16
200054a6:	f8df 84a0 	ldr.w	r8, [pc, #1184]	; 20005948 <_vfprintf_r+0x1064>
200054aa:	dd2e      	ble.n	2000550a <_vfprintf_r+0xc26>
200054ac:	4643      	mov	r3, r8
200054ae:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
200054b2:	46a8      	mov	r8, r5
200054b4:	f04f 0a10 	mov.w	sl, #16
200054b8:	f10b 0b0c 	add.w	fp, fp, #12
200054bc:	461d      	mov	r5, r3
200054be:	e002      	b.n	200054c6 <_vfprintf_r+0xbe2>
200054c0:	3f10      	subs	r7, #16
200054c2:	2f10      	cmp	r7, #16
200054c4:	dd1e      	ble.n	20005504 <_vfprintf_r+0xc20>
200054c6:	f8c4 a004 	str.w	sl, [r4, #4]
200054ca:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200054ce:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200054d2:	3301      	adds	r3, #1
200054d4:	6025      	str	r5, [r4, #0]
200054d6:	3210      	adds	r2, #16
200054d8:	2b07      	cmp	r3, #7
200054da:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200054de:	f104 0408 	add.w	r4, r4, #8
200054e2:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200054e6:	ddeb      	ble.n	200054c0 <_vfprintf_r+0xbdc>
200054e8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200054ec:	4648      	mov	r0, r9
200054ee:	4631      	mov	r1, r6
200054f0:	465a      	mov	r2, fp
200054f2:	3404      	adds	r4, #4
200054f4:	f7ff f9e8 	bl	200048c8 <__sprint_r>
200054f8:	2800      	cmp	r0, #0
200054fa:	f47f ab13 	bne.w	20004b24 <_vfprintf_r+0x240>
200054fe:	3f10      	subs	r7, #16
20005500:	2f10      	cmp	r7, #16
20005502:	dce0      	bgt.n	200054c6 <_vfprintf_r+0xbe2>
20005504:	462b      	mov	r3, r5
20005506:	4645      	mov	r5, r8
20005508:	4698      	mov	r8, r3
2000550a:	6067      	str	r7, [r4, #4]
2000550c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20005510:	f8c4 8000 	str.w	r8, [r4]
20005514:	1c5a      	adds	r2, r3, #1
20005516:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
2000551a:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000551e:	19db      	adds	r3, r3, r7
20005520:	2a07      	cmp	r2, #7
20005522:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20005526:	f300 823a 	bgt.w	2000599e <_vfprintf_r+0x10ba>
2000552a:	3408      	adds	r4, #8
2000552c:	e43e      	b.n	20004dac <_vfprintf_r+0x4c8>
2000552e:	9913      	ldr	r1, [sp, #76]	; 0x4c
20005530:	6063      	str	r3, [r4, #4]
20005532:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005536:	6021      	str	r1, [r4, #0]
20005538:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
2000553c:	3201      	adds	r2, #1
2000553e:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005542:	18cb      	adds	r3, r1, r3
20005544:	2a07      	cmp	r2, #7
20005546:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
2000554a:	f300 8549 	bgt.w	20005fe0 <_vfprintf_r+0x16fc>
2000554e:	3408      	adds	r4, #8
20005550:	9a1d      	ldr	r2, [sp, #116]	; 0x74
20005552:	2301      	movs	r3, #1
20005554:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
20005558:	6063      	str	r3, [r4, #4]
2000555a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000555e:	6022      	str	r2, [r4, #0]
20005560:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20005564:	3301      	adds	r3, #1
20005566:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000556a:	3201      	adds	r2, #1
2000556c:	2b07      	cmp	r3, #7
2000556e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20005572:	bfd8      	it	le
20005574:	f104 0308 	addle.w	r3, r4, #8
20005578:	f300 8523 	bgt.w	20005fc2 <_vfprintf_r+0x16de>
2000557c:	9813      	ldr	r0, [sp, #76]	; 0x4c
2000557e:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
20005582:	19c7      	adds	r7, r0, r7
20005584:	981a      	ldr	r0, [sp, #104]	; 0x68
20005586:	601f      	str	r7, [r3, #0]
20005588:	1a81      	subs	r1, r0, r2
2000558a:	6059      	str	r1, [r3, #4]
2000558c:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005590:	1a8a      	subs	r2, r1, r2
20005592:	f8dd 1550 	ldr.w	r1, [sp, #1360]	; 0x550
20005596:	1812      	adds	r2, r2, r0
20005598:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000559c:	3101      	adds	r1, #1
2000559e:	f8cd 1550 	str.w	r1, [sp, #1360]	; 0x550
200055a2:	2907      	cmp	r1, #7
200055a4:	f340 8232 	ble.w	20005a0c <_vfprintf_r+0x1128>
200055a8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200055ac:	4648      	mov	r0, r9
200055ae:	4631      	mov	r1, r6
200055b0:	320c      	adds	r2, #12
200055b2:	f7ff f989 	bl	200048c8 <__sprint_r>
200055b6:	2800      	cmp	r0, #0
200055b8:	f47f aab4 	bne.w	20004b24 <_vfprintf_r+0x240>
200055bc:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200055c0:	3304      	adds	r3, #4
200055c2:	e456      	b.n	20004e72 <_vfprintf_r+0x58e>
200055c4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200055c8:	4648      	mov	r0, r9
200055ca:	4631      	mov	r1, r6
200055cc:	320c      	adds	r2, #12
200055ce:	f7ff f97b 	bl	200048c8 <__sprint_r>
200055d2:	2800      	cmp	r0, #0
200055d4:	f43f acb4 	beq.w	20004f40 <_vfprintf_r+0x65c>
200055d8:	f7ff baa4 	b.w	20004b24 <_vfprintf_r+0x240>
200055dc:	991a      	ldr	r1, [sp, #104]	; 0x68
200055de:	2901      	cmp	r1, #1
200055e0:	dd4c      	ble.n	2000567c <_vfprintf_r+0xd98>
200055e2:	2301      	movs	r3, #1
200055e4:	6063      	str	r3, [r4, #4]
200055e6:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200055ea:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200055ee:	3301      	adds	r3, #1
200055f0:	9813      	ldr	r0, [sp, #76]	; 0x4c
200055f2:	3201      	adds	r2, #1
200055f4:	2b07      	cmp	r3, #7
200055f6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200055fa:	6020      	str	r0, [r4, #0]
200055fc:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20005600:	f300 81b2 	bgt.w	20005968 <_vfprintf_r+0x1084>
20005604:	3408      	adds	r4, #8
20005606:	2301      	movs	r3, #1
20005608:	6063      	str	r3, [r4, #4]
2000560a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000560e:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20005612:	3301      	adds	r3, #1
20005614:	991d      	ldr	r1, [sp, #116]	; 0x74
20005616:	3201      	adds	r2, #1
20005618:	2b07      	cmp	r3, #7
2000561a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000561e:	6021      	str	r1, [r4, #0]
20005620:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20005624:	f300 8192 	bgt.w	2000594c <_vfprintf_r+0x1068>
20005628:	3408      	adds	r4, #8
2000562a:	9812      	ldr	r0, [sp, #72]	; 0x48
2000562c:	2200      	movs	r2, #0
2000562e:	2300      	movs	r3, #0
20005630:	991b      	ldr	r1, [sp, #108]	; 0x6c
20005632:	f003 feb5 	bl	200093a0 <__aeabi_dcmpeq>
20005636:	2800      	cmp	r0, #0
20005638:	f040 811d 	bne.w	20005876 <_vfprintf_r+0xf92>
2000563c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
2000563e:	9813      	ldr	r0, [sp, #76]	; 0x4c
20005640:	1e5a      	subs	r2, r3, #1
20005642:	6062      	str	r2, [r4, #4]
20005644:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20005648:	1c41      	adds	r1, r0, #1
2000564a:	6021      	str	r1, [r4, #0]
2000564c:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005650:	3301      	adds	r3, #1
20005652:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20005656:	188a      	adds	r2, r1, r2
20005658:	2b07      	cmp	r3, #7
2000565a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000565e:	dc21      	bgt.n	200056a4 <_vfprintf_r+0xdc0>
20005660:	3408      	adds	r4, #8
20005662:	9b1c      	ldr	r3, [sp, #112]	; 0x70
20005664:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
20005668:	981c      	ldr	r0, [sp, #112]	; 0x70
2000566a:	6022      	str	r2, [r4, #0]
2000566c:	6063      	str	r3, [r4, #4]
2000566e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20005672:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20005676:	3301      	adds	r3, #1
20005678:	f7ff bbf0 	b.w	20004e5c <_vfprintf_r+0x578>
2000567c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000567e:	f012 0f01 	tst.w	r2, #1
20005682:	d1ae      	bne.n	200055e2 <_vfprintf_r+0xcfe>
20005684:	9a13      	ldr	r2, [sp, #76]	; 0x4c
20005686:	2301      	movs	r3, #1
20005688:	6063      	str	r3, [r4, #4]
2000568a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000568e:	6022      	str	r2, [r4, #0]
20005690:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20005694:	3301      	adds	r3, #1
20005696:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000569a:	3201      	adds	r2, #1
2000569c:	2b07      	cmp	r3, #7
2000569e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200056a2:	dddd      	ble.n	20005660 <_vfprintf_r+0xd7c>
200056a4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200056a8:	4648      	mov	r0, r9
200056aa:	4631      	mov	r1, r6
200056ac:	320c      	adds	r2, #12
200056ae:	f7ff f90b 	bl	200048c8 <__sprint_r>
200056b2:	2800      	cmp	r0, #0
200056b4:	f47f aa36 	bne.w	20004b24 <_vfprintf_r+0x240>
200056b8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200056bc:	3404      	adds	r4, #4
200056be:	e7d0      	b.n	20005662 <_vfprintf_r+0xd7e>
200056c0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200056c4:	4648      	mov	r0, r9
200056c6:	4631      	mov	r1, r6
200056c8:	320c      	adds	r2, #12
200056ca:	f7ff f8fd 	bl	200048c8 <__sprint_r>
200056ce:	2800      	cmp	r0, #0
200056d0:	f47f aa28 	bne.w	20004b24 <_vfprintf_r+0x240>
200056d4:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200056d8:	3404      	adds	r4, #4
200056da:	f7ff bbb0 	b.w	20004e3e <_vfprintf_r+0x55a>
200056de:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200056e2:	4648      	mov	r0, r9
200056e4:	4631      	mov	r1, r6
200056e6:	320c      	adds	r2, #12
200056e8:	f7ff f8ee 	bl	200048c8 <__sprint_r>
200056ec:	2800      	cmp	r0, #0
200056ee:	f47f aa19 	bne.w	20004b24 <_vfprintf_r+0x240>
200056f2:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200056f6:	3404      	adds	r4, #4
200056f8:	f7ff bb3c 	b.w	20004d74 <_vfprintf_r+0x490>
200056fc:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005700:	4648      	mov	r0, r9
20005702:	4631      	mov	r1, r6
20005704:	320c      	adds	r2, #12
20005706:	f7ff f8df 	bl	200048c8 <__sprint_r>
2000570a:	2800      	cmp	r0, #0
2000570c:	f47f aa0a 	bne.w	20004b24 <_vfprintf_r+0x240>
20005710:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005714:	3404      	adds	r4, #4
20005716:	f7ff bb43 	b.w	20004da0 <_vfprintf_r+0x4bc>
2000571a:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
2000571e:	2b00      	cmp	r3, #0
20005720:	f340 81fd 	ble.w	20005b1e <_vfprintf_r+0x123a>
20005724:	991a      	ldr	r1, [sp, #104]	; 0x68
20005726:	428b      	cmp	r3, r1
20005728:	f6ff af01 	blt.w	2000552e <_vfprintf_r+0xc4a>
2000572c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
2000572e:	6061      	str	r1, [r4, #4]
20005730:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20005734:	6022      	str	r2, [r4, #0]
20005736:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000573a:	3301      	adds	r3, #1
2000573c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20005740:	1852      	adds	r2, r2, r1
20005742:	2b07      	cmp	r3, #7
20005744:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20005748:	bfd8      	it	le
2000574a:	f104 0308 	addle.w	r3, r4, #8
2000574e:	f300 8429 	bgt.w	20005fa4 <_vfprintf_r+0x16c0>
20005752:	f8dd 4570 	ldr.w	r4, [sp, #1392]	; 0x570
20005756:	981a      	ldr	r0, [sp, #104]	; 0x68
20005758:	1a24      	subs	r4, r4, r0
2000575a:	2c00      	cmp	r4, #0
2000575c:	f340 81b3 	ble.w	20005ac6 <_vfprintf_r+0x11e2>
20005760:	2c10      	cmp	r4, #16
20005762:	f8df 81e4 	ldr.w	r8, [pc, #484]	; 20005948 <_vfprintf_r+0x1064>
20005766:	f340 819d 	ble.w	20005aa4 <_vfprintf_r+0x11c0>
2000576a:	4642      	mov	r2, r8
2000576c:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20005770:	46a8      	mov	r8, r5
20005772:	2710      	movs	r7, #16
20005774:	f10a 0a0c 	add.w	sl, sl, #12
20005778:	4615      	mov	r5, r2
2000577a:	e003      	b.n	20005784 <_vfprintf_r+0xea0>
2000577c:	3c10      	subs	r4, #16
2000577e:	2c10      	cmp	r4, #16
20005780:	f340 818d 	ble.w	20005a9e <_vfprintf_r+0x11ba>
20005784:	605f      	str	r7, [r3, #4]
20005786:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000578a:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
2000578e:	3201      	adds	r2, #1
20005790:	601d      	str	r5, [r3, #0]
20005792:	3110      	adds	r1, #16
20005794:	2a07      	cmp	r2, #7
20005796:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
2000579a:	f103 0308 	add.w	r3, r3, #8
2000579e:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200057a2:	ddeb      	ble.n	2000577c <_vfprintf_r+0xe98>
200057a4:	4648      	mov	r0, r9
200057a6:	4631      	mov	r1, r6
200057a8:	4652      	mov	r2, sl
200057aa:	f7ff f88d 	bl	200048c8 <__sprint_r>
200057ae:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200057b2:	3304      	adds	r3, #4
200057b4:	2800      	cmp	r0, #0
200057b6:	d0e1      	beq.n	2000577c <_vfprintf_r+0xe98>
200057b8:	f7ff b9b4 	b.w	20004b24 <_vfprintf_r+0x240>
200057bc:	9a18      	ldr	r2, [sp, #96]	; 0x60
200057be:	9819      	ldr	r0, [sp, #100]	; 0x64
200057c0:	4613      	mov	r3, r2
200057c2:	9213      	str	r2, [sp, #76]	; 0x4c
200057c4:	f00a 020f 	and.w	r2, sl, #15
200057c8:	ea4f 111a 	mov.w	r1, sl, lsr #4
200057cc:	ea41 710b 	orr.w	r1, r1, fp, lsl #28
200057d0:	ea4f 1c1b 	mov.w	ip, fp, lsr #4
200057d4:	5c82      	ldrb	r2, [r0, r2]
200057d6:	468a      	mov	sl, r1
200057d8:	46e3      	mov	fp, ip
200057da:	ea5a 0c0b 	orrs.w	ip, sl, fp
200057de:	f803 2d01 	strb.w	r2, [r3, #-1]!
200057e2:	d1ef      	bne.n	200057c4 <_vfprintf_r+0xee0>
200057e4:	9818      	ldr	r0, [sp, #96]	; 0x60
200057e6:	9313      	str	r3, [sp, #76]	; 0x4c
200057e8:	1ac0      	subs	r0, r0, r3
200057ea:	9010      	str	r0, [sp, #64]	; 0x40
200057ec:	f7ff ba41 	b.w	20004c72 <_vfprintf_r+0x38e>
200057f0:	2209      	movs	r2, #9
200057f2:	2300      	movs	r3, #0
200057f4:	4552      	cmp	r2, sl
200057f6:	eb73 000b 	sbcs.w	r0, r3, fp
200057fa:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
200057fe:	d21f      	bcs.n	20005840 <_vfprintf_r+0xf5c>
20005800:	4623      	mov	r3, r4
20005802:	4644      	mov	r4, r8
20005804:	46b8      	mov	r8, r7
20005806:	461f      	mov	r7, r3
20005808:	4650      	mov	r0, sl
2000580a:	4659      	mov	r1, fp
2000580c:	220a      	movs	r2, #10
2000580e:	2300      	movs	r3, #0
20005810:	f003 fe20 	bl	20009454 <__aeabi_uldivmod>
20005814:	2300      	movs	r3, #0
20005816:	4650      	mov	r0, sl
20005818:	4659      	mov	r1, fp
2000581a:	f102 0c30 	add.w	ip, r2, #48	; 0x30
2000581e:	220a      	movs	r2, #10
20005820:	f804 cd01 	strb.w	ip, [r4, #-1]!
20005824:	f003 fe16 	bl	20009454 <__aeabi_uldivmod>
20005828:	2209      	movs	r2, #9
2000582a:	2300      	movs	r3, #0
2000582c:	4682      	mov	sl, r0
2000582e:	468b      	mov	fp, r1
20005830:	4552      	cmp	r2, sl
20005832:	eb73 030b 	sbcs.w	r3, r3, fp
20005836:	d3e7      	bcc.n	20005808 <_vfprintf_r+0xf24>
20005838:	463b      	mov	r3, r7
2000583a:	4647      	mov	r7, r8
2000583c:	46a0      	mov	r8, r4
2000583e:	461c      	mov	r4, r3
20005840:	f108 30ff 	add.w	r0, r8, #4294967295
20005844:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
20005848:	9013      	str	r0, [sp, #76]	; 0x4c
2000584a:	f808 ac01 	strb.w	sl, [r8, #-1]
2000584e:	9918      	ldr	r1, [sp, #96]	; 0x60
20005850:	1a09      	subs	r1, r1, r0
20005852:	9110      	str	r1, [sp, #64]	; 0x40
20005854:	f7ff ba0d 	b.w	20004c72 <_vfprintf_r+0x38e>
20005858:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000585c:	4648      	mov	r0, r9
2000585e:	4631      	mov	r1, r6
20005860:	320c      	adds	r2, #12
20005862:	f7ff f831 	bl	200048c8 <__sprint_r>
20005866:	2800      	cmp	r0, #0
20005868:	f47f a95c 	bne.w	20004b24 <_vfprintf_r+0x240>
2000586c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005870:	3404      	adds	r4, #4
20005872:	f7ff ba68 	b.w	20004d46 <_vfprintf_r+0x462>
20005876:	991a      	ldr	r1, [sp, #104]	; 0x68
20005878:	1e4f      	subs	r7, r1, #1
2000587a:	2f00      	cmp	r7, #0
2000587c:	f77f aef1 	ble.w	20005662 <_vfprintf_r+0xd7e>
20005880:	2f10      	cmp	r7, #16
20005882:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 20005948 <_vfprintf_r+0x1064>
20005886:	dd4e      	ble.n	20005926 <_vfprintf_r+0x1042>
20005888:	4643      	mov	r3, r8
2000588a:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
2000588e:	46a8      	mov	r8, r5
20005890:	f04f 0a10 	mov.w	sl, #16
20005894:	f10b 0b0c 	add.w	fp, fp, #12
20005898:	461d      	mov	r5, r3
2000589a:	e002      	b.n	200058a2 <_vfprintf_r+0xfbe>
2000589c:	3f10      	subs	r7, #16
2000589e:	2f10      	cmp	r7, #16
200058a0:	dd3e      	ble.n	20005920 <_vfprintf_r+0x103c>
200058a2:	f8c4 a004 	str.w	sl, [r4, #4]
200058a6:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200058aa:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200058ae:	3301      	adds	r3, #1
200058b0:	6025      	str	r5, [r4, #0]
200058b2:	3210      	adds	r2, #16
200058b4:	2b07      	cmp	r3, #7
200058b6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200058ba:	f104 0408 	add.w	r4, r4, #8
200058be:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200058c2:	ddeb      	ble.n	2000589c <_vfprintf_r+0xfb8>
200058c4:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200058c8:	4648      	mov	r0, r9
200058ca:	4631      	mov	r1, r6
200058cc:	465a      	mov	r2, fp
200058ce:	3404      	adds	r4, #4
200058d0:	f7fe fffa 	bl	200048c8 <__sprint_r>
200058d4:	2800      	cmp	r0, #0
200058d6:	d0e1      	beq.n	2000589c <_vfprintf_r+0xfb8>
200058d8:	f7ff b924 	b.w	20004b24 <_vfprintf_r+0x240>
200058dc:	9816      	ldr	r0, [sp, #88]	; 0x58
200058de:	2130      	movs	r1, #48	; 0x30
200058e0:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200058e4:	2201      	movs	r2, #1
200058e6:	2302      	movs	r3, #2
200058e8:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
200058ec:	f04c 0c02 	orr.w	ip, ip, #2
200058f0:	f88d 0575 	strb.w	r0, [sp, #1397]	; 0x575
200058f4:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
200058f8:	f7ff b986 	b.w	20004c08 <_vfprintf_r+0x324>
200058fc:	980b      	ldr	r0, [sp, #44]	; 0x2c
200058fe:	1d01      	adds	r1, r0, #4
20005900:	6803      	ldr	r3, [r0, #0]
20005902:	910b      	str	r1, [sp, #44]	; 0x2c
20005904:	469a      	mov	sl, r3
20005906:	f04f 0b00 	mov.w	fp, #0
2000590a:	f7ff b973 	b.w	20004bf4 <_vfprintf_r+0x310>
2000590e:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005910:	1d01      	adds	r1, r0, #4
20005912:	6803      	ldr	r3, [r0, #0]
20005914:	910b      	str	r1, [sp, #44]	; 0x2c
20005916:	469a      	mov	sl, r3
20005918:	ea4f 7bea 	mov.w	fp, sl, asr #31
2000591c:	f7ff bbad 	b.w	2000507a <_vfprintf_r+0x796>
20005920:	462b      	mov	r3, r5
20005922:	4645      	mov	r5, r8
20005924:	4698      	mov	r8, r3
20005926:	6067      	str	r7, [r4, #4]
20005928:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000592c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20005930:	3301      	adds	r3, #1
20005932:	f8c4 8000 	str.w	r8, [r4]
20005936:	19d2      	adds	r2, r2, r7
20005938:	2b07      	cmp	r3, #7
2000593a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000593e:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20005942:	f77f ae8d 	ble.w	20005660 <_vfprintf_r+0xd7c>
20005946:	e6ad      	b.n	200056a4 <_vfprintf_r+0xdc0>
20005948:	20009eec 	.word	0x20009eec
2000594c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005950:	4648      	mov	r0, r9
20005952:	4631      	mov	r1, r6
20005954:	320c      	adds	r2, #12
20005956:	f7fe ffb7 	bl	200048c8 <__sprint_r>
2000595a:	2800      	cmp	r0, #0
2000595c:	f47f a8e2 	bne.w	20004b24 <_vfprintf_r+0x240>
20005960:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005964:	3404      	adds	r4, #4
20005966:	e660      	b.n	2000562a <_vfprintf_r+0xd46>
20005968:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000596c:	4648      	mov	r0, r9
2000596e:	4631      	mov	r1, r6
20005970:	320c      	adds	r2, #12
20005972:	f7fe ffa9 	bl	200048c8 <__sprint_r>
20005976:	2800      	cmp	r0, #0
20005978:	f47f a8d4 	bne.w	20004b24 <_vfprintf_r+0x240>
2000597c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005980:	3404      	adds	r4, #4
20005982:	e640      	b.n	20005606 <_vfprintf_r+0xd22>
20005984:	2830      	cmp	r0, #48	; 0x30
20005986:	f000 82ec 	beq.w	20005f62 <_vfprintf_r+0x167e>
2000598a:	9813      	ldr	r0, [sp, #76]	; 0x4c
2000598c:	2330      	movs	r3, #48	; 0x30
2000598e:	f800 3d01 	strb.w	r3, [r0, #-1]!
20005992:	9918      	ldr	r1, [sp, #96]	; 0x60
20005994:	9013      	str	r0, [sp, #76]	; 0x4c
20005996:	1a09      	subs	r1, r1, r0
20005998:	9110      	str	r1, [sp, #64]	; 0x40
2000599a:	f7ff b96a 	b.w	20004c72 <_vfprintf_r+0x38e>
2000599e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200059a2:	4648      	mov	r0, r9
200059a4:	4631      	mov	r1, r6
200059a6:	320c      	adds	r2, #12
200059a8:	f7fe ff8e 	bl	200048c8 <__sprint_r>
200059ac:	2800      	cmp	r0, #0
200059ae:	f47f a8b9 	bne.w	20004b24 <_vfprintf_r+0x240>
200059b2:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200059b6:	3404      	adds	r4, #4
200059b8:	f7ff b9f8 	b.w	20004dac <_vfprintf_r+0x4c8>
200059bc:	f1da 0a00 	rsbs	sl, sl, #0
200059c0:	eb6b 0b4b 	sbc.w	fp, fp, fp, lsl #1
200059c4:	232d      	movs	r3, #45	; 0x2d
200059c6:	ea5a 0c0b 	orrs.w	ip, sl, fp
200059ca:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
200059ce:	bf0c      	ite	eq
200059d0:	2200      	moveq	r2, #0
200059d2:	2201      	movne	r2, #1
200059d4:	2301      	movs	r3, #1
200059d6:	f7ff b91b 	b.w	20004c10 <_vfprintf_r+0x32c>
200059da:	990b      	ldr	r1, [sp, #44]	; 0x2c
200059dc:	462b      	mov	r3, r5
200059de:	782a      	ldrb	r2, [r5, #0]
200059e0:	910b      	str	r1, [sp, #44]	; 0x2c
200059e2:	f7ff b82a 	b.w	20004a3a <_vfprintf_r+0x156>
200059e6:	462a      	mov	r2, r5
200059e8:	4645      	mov	r5, r8
200059ea:	4690      	mov	r8, r2
200059ec:	605f      	str	r7, [r3, #4]
200059ee:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200059f2:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200059f6:	3201      	adds	r2, #1
200059f8:	f8c3 8000 	str.w	r8, [r3]
200059fc:	19c9      	adds	r1, r1, r7
200059fe:	2a07      	cmp	r2, #7
20005a00:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005a04:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005a08:	f73f adce 	bgt.w	200055a8 <_vfprintf_r+0xcc4>
20005a0c:	3308      	adds	r3, #8
20005a0e:	f7ff ba30 	b.w	20004e72 <_vfprintf_r+0x58e>
20005a12:	980a      	ldr	r0, [sp, #40]	; 0x28
20005a14:	f010 0340 	ands.w	r3, r0, #64	; 0x40
20005a18:	f000 81ed 	beq.w	20005df6 <_vfprintf_r+0x1512>
20005a1c:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005a1e:	4613      	mov	r3, r2
20005a20:	1d0a      	adds	r2, r1, #4
20005a22:	920b      	str	r2, [sp, #44]	; 0x2c
20005a24:	f8b1 a000 	ldrh.w	sl, [r1]
20005a28:	f1ba 0200 	subs.w	r2, sl, #0
20005a2c:	bf18      	it	ne
20005a2e:	2201      	movne	r2, #1
20005a30:	46d2      	mov	sl, sl
20005a32:	f04f 0b00 	mov.w	fp, #0
20005a36:	f7ff b8e7 	b.w	20004c08 <_vfprintf_r+0x324>
20005a3a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005a3c:	f013 0f40 	tst.w	r3, #64	; 0x40
20005a40:	f000 81cc 	beq.w	20005ddc <_vfprintf_r+0x14f8>
20005a44:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005a46:	2301      	movs	r3, #1
20005a48:	1d01      	adds	r1, r0, #4
20005a4a:	910b      	str	r1, [sp, #44]	; 0x2c
20005a4c:	f8b0 a000 	ldrh.w	sl, [r0]
20005a50:	f1ba 0200 	subs.w	r2, sl, #0
20005a54:	bf18      	it	ne
20005a56:	2201      	movne	r2, #1
20005a58:	46d2      	mov	sl, sl
20005a5a:	f04f 0b00 	mov.w	fp, #0
20005a5e:	f7ff b8d3 	b.w	20004c08 <_vfprintf_r+0x324>
20005a62:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005a64:	f013 0f10 	tst.w	r3, #16
20005a68:	f000 81a4 	beq.w	20005db4 <_vfprintf_r+0x14d0>
20005a6c:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005a6e:	9911      	ldr	r1, [sp, #68]	; 0x44
20005a70:	f100 0a04 	add.w	sl, r0, #4
20005a74:	6803      	ldr	r3, [r0, #0]
20005a76:	6019      	str	r1, [r3, #0]
20005a78:	f7fe bf9c 	b.w	200049b4 <_vfprintf_r+0xd0>
20005a7c:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005a7e:	1dc3      	adds	r3, r0, #7
20005a80:	f023 0307 	bic.w	r3, r3, #7
20005a84:	f103 0108 	add.w	r1, r3, #8
20005a88:	910b      	str	r1, [sp, #44]	; 0x2c
20005a8a:	f8d3 8004 	ldr.w	r8, [r3, #4]
20005a8e:	f8d3 a000 	ldr.w	sl, [r3]
20005a92:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
20005a96:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
20005a9a:	f7ff bb11 	b.w	200050c0 <_vfprintf_r+0x7dc>
20005a9e:	462a      	mov	r2, r5
20005aa0:	4645      	mov	r5, r8
20005aa2:	4690      	mov	r8, r2
20005aa4:	605c      	str	r4, [r3, #4]
20005aa6:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005aaa:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005aae:	3201      	adds	r2, #1
20005ab0:	f8c3 8000 	str.w	r8, [r3]
20005ab4:	1909      	adds	r1, r1, r4
20005ab6:	2a07      	cmp	r2, #7
20005ab8:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005abc:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005ac0:	f300 82ea 	bgt.w	20006098 <_vfprintf_r+0x17b4>
20005ac4:	3308      	adds	r3, #8
20005ac6:	990a      	ldr	r1, [sp, #40]	; 0x28
20005ac8:	f011 0f01 	tst.w	r1, #1
20005acc:	f43f a9d1 	beq.w	20004e72 <_vfprintf_r+0x58e>
20005ad0:	2201      	movs	r2, #1
20005ad2:	605a      	str	r2, [r3, #4]
20005ad4:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005ad8:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005adc:	3201      	adds	r2, #1
20005ade:	981d      	ldr	r0, [sp, #116]	; 0x74
20005ae0:	3101      	adds	r1, #1
20005ae2:	2a07      	cmp	r2, #7
20005ae4:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005ae8:	6018      	str	r0, [r3, #0]
20005aea:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005aee:	f73f ad5b 	bgt.w	200055a8 <_vfprintf_r+0xcc4>
20005af2:	3308      	adds	r3, #8
20005af4:	f7ff b9bd 	b.w	20004e72 <_vfprintf_r+0x58e>
20005af8:	232d      	movs	r3, #45	; 0x2d
20005afa:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
20005afe:	f7ff baf2 	b.w	200050e6 <_vfprintf_r+0x802>
20005b02:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005b06:	4648      	mov	r0, r9
20005b08:	4631      	mov	r1, r6
20005b0a:	320c      	adds	r2, #12
20005b0c:	f7fe fedc 	bl	200048c8 <__sprint_r>
20005b10:	2800      	cmp	r0, #0
20005b12:	f47f a807 	bne.w	20004b24 <_vfprintf_r+0x240>
20005b16:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005b1a:	3304      	adds	r3, #4
20005b1c:	e456      	b.n	200053cc <_vfprintf_r+0xae8>
20005b1e:	2301      	movs	r3, #1
20005b20:	6063      	str	r3, [r4, #4]
20005b22:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005b26:	f649 733c 	movw	r3, #40764	; 0x9f3c
20005b2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005b2e:	6023      	str	r3, [r4, #0]
20005b30:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20005b34:	3201      	adds	r2, #1
20005b36:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005b3a:	3301      	adds	r3, #1
20005b3c:	2a07      	cmp	r2, #7
20005b3e:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20005b42:	bfd8      	it	le
20005b44:	f104 0308 	addle.w	r3, r4, #8
20005b48:	f300 8187 	bgt.w	20005e5a <_vfprintf_r+0x1576>
20005b4c:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
20005b50:	b93a      	cbnz	r2, 20005b62 <_vfprintf_r+0x127e>
20005b52:	9a1a      	ldr	r2, [sp, #104]	; 0x68
20005b54:	b92a      	cbnz	r2, 20005b62 <_vfprintf_r+0x127e>
20005b56:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20005b5a:	f01c 0f01 	tst.w	ip, #1
20005b5e:	f43f a988 	beq.w	20004e72 <_vfprintf_r+0x58e>
20005b62:	2201      	movs	r2, #1
20005b64:	605a      	str	r2, [r3, #4]
20005b66:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005b6a:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005b6e:	3201      	adds	r2, #1
20005b70:	981d      	ldr	r0, [sp, #116]	; 0x74
20005b72:	3101      	adds	r1, #1
20005b74:	2a07      	cmp	r2, #7
20005b76:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005b7a:	6018      	str	r0, [r3, #0]
20005b7c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005b80:	f300 8179 	bgt.w	20005e76 <_vfprintf_r+0x1592>
20005b84:	3308      	adds	r3, #8
20005b86:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
20005b8a:	427f      	negs	r7, r7
20005b8c:	2f00      	cmp	r7, #0
20005b8e:	f340 81b3 	ble.w	20005ef8 <_vfprintf_r+0x1614>
20005b92:	2f10      	cmp	r7, #16
20005b94:	f8df 8650 	ldr.w	r8, [pc, #1616]	; 200061e8 <_vfprintf_r+0x1904>
20005b98:	f340 81d2 	ble.w	20005f40 <_vfprintf_r+0x165c>
20005b9c:	4642      	mov	r2, r8
20005b9e:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20005ba2:	46a8      	mov	r8, r5
20005ba4:	2410      	movs	r4, #16
20005ba6:	f10a 0a0c 	add.w	sl, sl, #12
20005baa:	4615      	mov	r5, r2
20005bac:	e003      	b.n	20005bb6 <_vfprintf_r+0x12d2>
20005bae:	3f10      	subs	r7, #16
20005bb0:	2f10      	cmp	r7, #16
20005bb2:	f340 81c2 	ble.w	20005f3a <_vfprintf_r+0x1656>
20005bb6:	605c      	str	r4, [r3, #4]
20005bb8:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005bbc:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005bc0:	3201      	adds	r2, #1
20005bc2:	601d      	str	r5, [r3, #0]
20005bc4:	3110      	adds	r1, #16
20005bc6:	2a07      	cmp	r2, #7
20005bc8:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005bcc:	f103 0308 	add.w	r3, r3, #8
20005bd0:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005bd4:	ddeb      	ble.n	20005bae <_vfprintf_r+0x12ca>
20005bd6:	4648      	mov	r0, r9
20005bd8:	4631      	mov	r1, r6
20005bda:	4652      	mov	r2, sl
20005bdc:	f7fe fe74 	bl	200048c8 <__sprint_r>
20005be0:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005be4:	3304      	adds	r3, #4
20005be6:	2800      	cmp	r0, #0
20005be8:	d0e1      	beq.n	20005bae <_vfprintf_r+0x12ca>
20005bea:	f7fe bf9b 	b.w	20004b24 <_vfprintf_r+0x240>
20005bee:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005bf0:	1c6b      	adds	r3, r5, #1
20005bf2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005bf4:	f042 0220 	orr.w	r2, r2, #32
20005bf8:	920a      	str	r2, [sp, #40]	; 0x28
20005bfa:	786a      	ldrb	r2, [r5, #1]
20005bfc:	910b      	str	r1, [sp, #44]	; 0x2c
20005bfe:	f7fe bf1c 	b.w	20004a3a <_vfprintf_r+0x156>
20005c02:	4650      	mov	r0, sl
20005c04:	4641      	mov	r1, r8
20005c06:	f002 fff3 	bl	20008bf0 <__isnand>
20005c0a:	2800      	cmp	r0, #0
20005c0c:	f040 80ff 	bne.w	20005e0e <_vfprintf_r+0x152a>
20005c10:	f1b7 3fff 	cmp.w	r7, #4294967295
20005c14:	f000 8251 	beq.w	200060ba <_vfprintf_r+0x17d6>
20005c18:	9816      	ldr	r0, [sp, #88]	; 0x58
20005c1a:	2867      	cmp	r0, #103	; 0x67
20005c1c:	bf14      	ite	ne
20005c1e:	2300      	movne	r3, #0
20005c20:	2301      	moveq	r3, #1
20005c22:	2847      	cmp	r0, #71	; 0x47
20005c24:	bf08      	it	eq
20005c26:	f043 0301 	orreq.w	r3, r3, #1
20005c2a:	b113      	cbz	r3, 20005c32 <_vfprintf_r+0x134e>
20005c2c:	2f00      	cmp	r7, #0
20005c2e:	bf08      	it	eq
20005c30:	2701      	moveq	r7, #1
20005c32:	f50d 60ab 	add.w	r0, sp, #1368	; 0x558
20005c36:	4643      	mov	r3, r8
20005c38:	4652      	mov	r2, sl
20005c3a:	990a      	ldr	r1, [sp, #40]	; 0x28
20005c3c:	e9c0 2300 	strd	r2, r3, [r0]
20005c40:	f8dd 355c 	ldr.w	r3, [sp, #1372]	; 0x55c
20005c44:	f441 7180 	orr.w	r1, r1, #256	; 0x100
20005c48:	910a      	str	r1, [sp, #40]	; 0x28
20005c4a:	2b00      	cmp	r3, #0
20005c4c:	f2c0 8264 	blt.w	20006118 <_vfprintf_r+0x1834>
20005c50:	2100      	movs	r1, #0
20005c52:	9117      	str	r1, [sp, #92]	; 0x5c
20005c54:	9816      	ldr	r0, [sp, #88]	; 0x58
20005c56:	2866      	cmp	r0, #102	; 0x66
20005c58:	bf14      	ite	ne
20005c5a:	2300      	movne	r3, #0
20005c5c:	2301      	moveq	r3, #1
20005c5e:	2846      	cmp	r0, #70	; 0x46
20005c60:	bf08      	it	eq
20005c62:	f043 0301 	orreq.w	r3, r3, #1
20005c66:	9310      	str	r3, [sp, #64]	; 0x40
20005c68:	2b00      	cmp	r3, #0
20005c6a:	f000 81d1 	beq.w	20006010 <_vfprintf_r+0x172c>
20005c6e:	46bc      	mov	ip, r7
20005c70:	2303      	movs	r3, #3
20005c72:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
20005c76:	f50d 61ae 	add.w	r1, sp, #1392	; 0x570
20005c7a:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
20005c7e:	4648      	mov	r0, r9
20005c80:	9300      	str	r3, [sp, #0]
20005c82:	9102      	str	r1, [sp, #8]
20005c84:	f50d 61ac 	add.w	r1, sp, #1376	; 0x560
20005c88:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20005c8c:	310c      	adds	r1, #12
20005c8e:	f8cd c004 	str.w	ip, [sp, #4]
20005c92:	9103      	str	r1, [sp, #12]
20005c94:	f50d 61ad 	add.w	r1, sp, #1384	; 0x568
20005c98:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
20005c9c:	9104      	str	r1, [sp, #16]
20005c9e:	f000 fbc7 	bl	20006430 <_dtoa_r>
20005ca2:	9a16      	ldr	r2, [sp, #88]	; 0x58
20005ca4:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
20005ca8:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
20005cac:	bf18      	it	ne
20005cae:	2301      	movne	r3, #1
20005cb0:	2a47      	cmp	r2, #71	; 0x47
20005cb2:	bf0c      	ite	eq
20005cb4:	2300      	moveq	r3, #0
20005cb6:	f003 0301 	andne.w	r3, r3, #1
20005cba:	9013      	str	r0, [sp, #76]	; 0x4c
20005cbc:	b933      	cbnz	r3, 20005ccc <_vfprintf_r+0x13e8>
20005cbe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005cc0:	f013 0f01 	tst.w	r3, #1
20005cc4:	bf08      	it	eq
20005cc6:	f8dd b568 	ldreq.w	fp, [sp, #1384]	; 0x568
20005cca:	d016      	beq.n	20005cfa <_vfprintf_r+0x1416>
20005ccc:	9813      	ldr	r0, [sp, #76]	; 0x4c
20005cce:	9910      	ldr	r1, [sp, #64]	; 0x40
20005cd0:	eb00 0b0c 	add.w	fp, r0, ip
20005cd4:	b131      	cbz	r1, 20005ce4 <_vfprintf_r+0x1400>
20005cd6:	7803      	ldrb	r3, [r0, #0]
20005cd8:	2b30      	cmp	r3, #48	; 0x30
20005cda:	f000 80da 	beq.w	20005e92 <_vfprintf_r+0x15ae>
20005cde:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
20005ce2:	449b      	add	fp, r3
20005ce4:	4650      	mov	r0, sl
20005ce6:	2200      	movs	r2, #0
20005ce8:	2300      	movs	r3, #0
20005cea:	4641      	mov	r1, r8
20005cec:	f003 fb58 	bl	200093a0 <__aeabi_dcmpeq>
20005cf0:	2800      	cmp	r0, #0
20005cf2:	f000 81c2 	beq.w	2000607a <_vfprintf_r+0x1796>
20005cf6:	f8cd b568 	str.w	fp, [sp, #1384]	; 0x568
20005cfa:	9a16      	ldr	r2, [sp, #88]	; 0x58
20005cfc:	9813      	ldr	r0, [sp, #76]	; 0x4c
20005cfe:	2a67      	cmp	r2, #103	; 0x67
20005d00:	bf14      	ite	ne
20005d02:	2300      	movne	r3, #0
20005d04:	2301      	moveq	r3, #1
20005d06:	2a47      	cmp	r2, #71	; 0x47
20005d08:	bf08      	it	eq
20005d0a:	f043 0301 	orreq.w	r3, r3, #1
20005d0e:	ebc0 000b 	rsb	r0, r0, fp
20005d12:	901a      	str	r0, [sp, #104]	; 0x68
20005d14:	2b00      	cmp	r3, #0
20005d16:	f000 818a 	beq.w	2000602e <_vfprintf_r+0x174a>
20005d1a:	f8dd 1570 	ldr.w	r1, [sp, #1392]	; 0x570
20005d1e:	f111 0f03 	cmn.w	r1, #3
20005d22:	9110      	str	r1, [sp, #64]	; 0x40
20005d24:	db02      	blt.n	20005d2c <_vfprintf_r+0x1448>
20005d26:	428f      	cmp	r7, r1
20005d28:	f280 818c 	bge.w	20006044 <_vfprintf_r+0x1760>
20005d2c:	9a16      	ldr	r2, [sp, #88]	; 0x58
20005d2e:	3a02      	subs	r2, #2
20005d30:	9216      	str	r2, [sp, #88]	; 0x58
20005d32:	9910      	ldr	r1, [sp, #64]	; 0x40
20005d34:	9a16      	ldr	r2, [sp, #88]	; 0x58
20005d36:	1e4b      	subs	r3, r1, #1
20005d38:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
20005d3c:	2b00      	cmp	r3, #0
20005d3e:	f88d 2560 	strb.w	r2, [sp, #1376]	; 0x560
20005d42:	f2c0 8234 	blt.w	200061ae <_vfprintf_r+0x18ca>
20005d46:	222b      	movs	r2, #43	; 0x2b
20005d48:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
20005d4c:	2b09      	cmp	r3, #9
20005d4e:	f300 81b6 	bgt.w	200060be <_vfprintf_r+0x17da>
20005d52:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
20005d56:	3330      	adds	r3, #48	; 0x30
20005d58:	3204      	adds	r2, #4
20005d5a:	f88d 3563 	strb.w	r3, [sp, #1379]	; 0x563
20005d5e:	2330      	movs	r3, #48	; 0x30
20005d60:	f88d 3562 	strb.w	r3, [sp, #1378]	; 0x562
20005d64:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
20005d68:	981a      	ldr	r0, [sp, #104]	; 0x68
20005d6a:	991a      	ldr	r1, [sp, #104]	; 0x68
20005d6c:	1ad3      	subs	r3, r2, r3
20005d6e:	1818      	adds	r0, r3, r0
20005d70:	931c      	str	r3, [sp, #112]	; 0x70
20005d72:	2901      	cmp	r1, #1
20005d74:	9010      	str	r0, [sp, #64]	; 0x40
20005d76:	f340 8210 	ble.w	2000619a <_vfprintf_r+0x18b6>
20005d7a:	9810      	ldr	r0, [sp, #64]	; 0x40
20005d7c:	3001      	adds	r0, #1
20005d7e:	9010      	str	r0, [sp, #64]	; 0x40
20005d80:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
20005d84:	910c      	str	r1, [sp, #48]	; 0x30
20005d86:	9817      	ldr	r0, [sp, #92]	; 0x5c
20005d88:	2800      	cmp	r0, #0
20005d8a:	f000 816e 	beq.w	2000606a <_vfprintf_r+0x1786>
20005d8e:	232d      	movs	r3, #45	; 0x2d
20005d90:	2100      	movs	r1, #0
20005d92:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
20005d96:	9117      	str	r1, [sp, #92]	; 0x5c
20005d98:	f7fe bf74 	b.w	20004c84 <_vfprintf_r+0x3a0>
20005d9c:	9a10      	ldr	r2, [sp, #64]	; 0x40
20005d9e:	f04f 0c00 	mov.w	ip, #0
20005da2:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20005da6:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
20005daa:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
20005dae:	920c      	str	r2, [sp, #48]	; 0x30
20005db0:	f7fe bf67 	b.w	20004c82 <_vfprintf_r+0x39e>
20005db4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005db6:	f012 0f40 	tst.w	r2, #64	; 0x40
20005dba:	bf17      	itett	ne
20005dbc:	980b      	ldrne	r0, [sp, #44]	; 0x2c
20005dbe:	9a0b      	ldreq	r2, [sp, #44]	; 0x2c
20005dc0:	9911      	ldrne	r1, [sp, #68]	; 0x44
20005dc2:	f100 0a04 	addne.w	sl, r0, #4
20005dc6:	bf11      	iteee	ne
20005dc8:	6803      	ldrne	r3, [r0, #0]
20005dca:	f102 0a04 	addeq.w	sl, r2, #4
20005dce:	6813      	ldreq	r3, [r2, #0]
20005dd0:	9811      	ldreq	r0, [sp, #68]	; 0x44
20005dd2:	bf14      	ite	ne
20005dd4:	8019      	strhne	r1, [r3, #0]
20005dd6:	6018      	streq	r0, [r3, #0]
20005dd8:	f7fe bdec 	b.w	200049b4 <_vfprintf_r+0xd0>
20005ddc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20005dde:	1d13      	adds	r3, r2, #4
20005de0:	930b      	str	r3, [sp, #44]	; 0x2c
20005de2:	6811      	ldr	r1, [r2, #0]
20005de4:	2301      	movs	r3, #1
20005de6:	1e0a      	subs	r2, r1, #0
20005de8:	bf18      	it	ne
20005dea:	2201      	movne	r2, #1
20005dec:	468a      	mov	sl, r1
20005dee:	f04f 0b00 	mov.w	fp, #0
20005df2:	f7fe bf09 	b.w	20004c08 <_vfprintf_r+0x324>
20005df6:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005df8:	1d02      	adds	r2, r0, #4
20005dfa:	920b      	str	r2, [sp, #44]	; 0x2c
20005dfc:	6801      	ldr	r1, [r0, #0]
20005dfe:	1e0a      	subs	r2, r1, #0
20005e00:	bf18      	it	ne
20005e02:	2201      	movne	r2, #1
20005e04:	468a      	mov	sl, r1
20005e06:	f04f 0b00 	mov.w	fp, #0
20005e0a:	f7fe befd 	b.w	20004c08 <_vfprintf_r+0x324>
20005e0e:	f649 721c 	movw	r2, #40732	; 0x9f1c
20005e12:	f649 7318 	movw	r3, #40728	; 0x9f18
20005e16:	9916      	ldr	r1, [sp, #88]	; 0x58
20005e18:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005e1c:	f2c2 0200 	movt	r2, #8192	; 0x2000
20005e20:	2003      	movs	r0, #3
20005e22:	2947      	cmp	r1, #71	; 0x47
20005e24:	bfd8      	it	le
20005e26:	461a      	movle	r2, r3
20005e28:	9213      	str	r2, [sp, #76]	; 0x4c
20005e2a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005e2c:	900c      	str	r0, [sp, #48]	; 0x30
20005e2e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
20005e32:	f8cd b05c 	str.w	fp, [sp, #92]	; 0x5c
20005e36:	920a      	str	r2, [sp, #40]	; 0x28
20005e38:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20005e3c:	9010      	str	r0, [sp, #64]	; 0x40
20005e3e:	f7fe bf20 	b.w	20004c82 <_vfprintf_r+0x39e>
20005e42:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005e46:	4648      	mov	r0, r9
20005e48:	4631      	mov	r1, r6
20005e4a:	320c      	adds	r2, #12
20005e4c:	f7fe fd3c 	bl	200048c8 <__sprint_r>
20005e50:	2800      	cmp	r0, #0
20005e52:	f47e ae67 	bne.w	20004b24 <_vfprintf_r+0x240>
20005e56:	f7fe be62 	b.w	20004b1e <_vfprintf_r+0x23a>
20005e5a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005e5e:	4648      	mov	r0, r9
20005e60:	4631      	mov	r1, r6
20005e62:	320c      	adds	r2, #12
20005e64:	f7fe fd30 	bl	200048c8 <__sprint_r>
20005e68:	2800      	cmp	r0, #0
20005e6a:	f47e ae5b 	bne.w	20004b24 <_vfprintf_r+0x240>
20005e6e:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005e72:	3304      	adds	r3, #4
20005e74:	e66a      	b.n	20005b4c <_vfprintf_r+0x1268>
20005e76:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005e7a:	4648      	mov	r0, r9
20005e7c:	4631      	mov	r1, r6
20005e7e:	320c      	adds	r2, #12
20005e80:	f7fe fd22 	bl	200048c8 <__sprint_r>
20005e84:	2800      	cmp	r0, #0
20005e86:	f47e ae4d 	bne.w	20004b24 <_vfprintf_r+0x240>
20005e8a:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005e8e:	3304      	adds	r3, #4
20005e90:	e679      	b.n	20005b86 <_vfprintf_r+0x12a2>
20005e92:	4650      	mov	r0, sl
20005e94:	2200      	movs	r2, #0
20005e96:	2300      	movs	r3, #0
20005e98:	4641      	mov	r1, r8
20005e9a:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
20005e9e:	f003 fa7f 	bl	200093a0 <__aeabi_dcmpeq>
20005ea2:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
20005ea6:	2800      	cmp	r0, #0
20005ea8:	f47f af19 	bne.w	20005cde <_vfprintf_r+0x13fa>
20005eac:	f1cc 0301 	rsb	r3, ip, #1
20005eb0:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
20005eb4:	e715      	b.n	20005ce2 <_vfprintf_r+0x13fe>
20005eb6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20005eb8:	4252      	negs	r2, r2
20005eba:	920f      	str	r2, [sp, #60]	; 0x3c
20005ebc:	f7ff b887 	b.w	20004fce <_vfprintf_r+0x6ea>
20005ec0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005ec4:	4648      	mov	r0, r9
20005ec6:	4631      	mov	r1, r6
20005ec8:	320c      	adds	r2, #12
20005eca:	f7fe fcfd 	bl	200048c8 <__sprint_r>
20005ece:	2800      	cmp	r0, #0
20005ed0:	f47e ae28 	bne.w	20004b24 <_vfprintf_r+0x240>
20005ed4:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005ed8:	3304      	adds	r3, #4
20005eda:	f7ff ba93 	b.w	20005404 <_vfprintf_r+0xb20>
20005ede:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005ee2:	4648      	mov	r0, r9
20005ee4:	4631      	mov	r1, r6
20005ee6:	320c      	adds	r2, #12
20005ee8:	f7fe fcee 	bl	200048c8 <__sprint_r>
20005eec:	2800      	cmp	r0, #0
20005eee:	f47e ae19 	bne.w	20004b24 <_vfprintf_r+0x240>
20005ef2:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005ef6:	3304      	adds	r3, #4
20005ef8:	991a      	ldr	r1, [sp, #104]	; 0x68
20005efa:	9813      	ldr	r0, [sp, #76]	; 0x4c
20005efc:	6059      	str	r1, [r3, #4]
20005efe:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005f02:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005f06:	6018      	str	r0, [r3, #0]
20005f08:	3201      	adds	r2, #1
20005f0a:	981a      	ldr	r0, [sp, #104]	; 0x68
20005f0c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005f10:	1809      	adds	r1, r1, r0
20005f12:	2a07      	cmp	r2, #7
20005f14:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005f18:	f73f ab46 	bgt.w	200055a8 <_vfprintf_r+0xcc4>
20005f1c:	3308      	adds	r3, #8
20005f1e:	f7fe bfa8 	b.w	20004e72 <_vfprintf_r+0x58e>
20005f22:	2100      	movs	r1, #0
20005f24:	9117      	str	r1, [sp, #92]	; 0x5c
20005f26:	f7fe fc9f 	bl	20004868 <strlen>
20005f2a:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20005f2e:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
20005f32:	9010      	str	r0, [sp, #64]	; 0x40
20005f34:	920c      	str	r2, [sp, #48]	; 0x30
20005f36:	f7fe bea4 	b.w	20004c82 <_vfprintf_r+0x39e>
20005f3a:	462a      	mov	r2, r5
20005f3c:	4645      	mov	r5, r8
20005f3e:	4690      	mov	r8, r2
20005f40:	605f      	str	r7, [r3, #4]
20005f42:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005f46:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005f4a:	3201      	adds	r2, #1
20005f4c:	f8c3 8000 	str.w	r8, [r3]
20005f50:	19c9      	adds	r1, r1, r7
20005f52:	2a07      	cmp	r2, #7
20005f54:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005f58:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005f5c:	dcbf      	bgt.n	20005ede <_vfprintf_r+0x15fa>
20005f5e:	3308      	adds	r3, #8
20005f60:	e7ca      	b.n	20005ef8 <_vfprintf_r+0x1614>
20005f62:	9a18      	ldr	r2, [sp, #96]	; 0x60
20005f64:	9913      	ldr	r1, [sp, #76]	; 0x4c
20005f66:	1a51      	subs	r1, r2, r1
20005f68:	9110      	str	r1, [sp, #64]	; 0x40
20005f6a:	f7fe be82 	b.w	20004c72 <_vfprintf_r+0x38e>
20005f6e:	4648      	mov	r0, r9
20005f70:	4631      	mov	r1, r6
20005f72:	f000 f949 	bl	20006208 <__swsetup_r>
20005f76:	2800      	cmp	r0, #0
20005f78:	f47e add8 	bne.w	20004b2c <_vfprintf_r+0x248>
20005f7c:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
20005f80:	fa1f f38c 	uxth.w	r3, ip
20005f84:	f7fe bcf6 	b.w	20004974 <_vfprintf_r+0x90>
20005f88:	2f06      	cmp	r7, #6
20005f8a:	bf28      	it	cs
20005f8c:	2706      	movcs	r7, #6
20005f8e:	f649 7134 	movw	r1, #40756	; 0x9f34
20005f92:	f2c2 0100 	movt	r1, #8192	; 0x2000
20005f96:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
20005f9a:	9710      	str	r7, [sp, #64]	; 0x40
20005f9c:	9113      	str	r1, [sp, #76]	; 0x4c
20005f9e:	920c      	str	r2, [sp, #48]	; 0x30
20005fa0:	f7fe bfe8 	b.w	20004f74 <_vfprintf_r+0x690>
20005fa4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005fa8:	4648      	mov	r0, r9
20005faa:	4631      	mov	r1, r6
20005fac:	320c      	adds	r2, #12
20005fae:	f7fe fc8b 	bl	200048c8 <__sprint_r>
20005fb2:	2800      	cmp	r0, #0
20005fb4:	f47e adb6 	bne.w	20004b24 <_vfprintf_r+0x240>
20005fb8:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005fbc:	3304      	adds	r3, #4
20005fbe:	f7ff bbc8 	b.w	20005752 <_vfprintf_r+0xe6e>
20005fc2:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005fc6:	4648      	mov	r0, r9
20005fc8:	4631      	mov	r1, r6
20005fca:	320c      	adds	r2, #12
20005fcc:	f7fe fc7c 	bl	200048c8 <__sprint_r>
20005fd0:	2800      	cmp	r0, #0
20005fd2:	f47e ada7 	bne.w	20004b24 <_vfprintf_r+0x240>
20005fd6:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005fda:	3304      	adds	r3, #4
20005fdc:	f7ff bace 	b.w	2000557c <_vfprintf_r+0xc98>
20005fe0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005fe4:	4648      	mov	r0, r9
20005fe6:	4631      	mov	r1, r6
20005fe8:	320c      	adds	r2, #12
20005fea:	f7fe fc6d 	bl	200048c8 <__sprint_r>
20005fee:	2800      	cmp	r0, #0
20005ff0:	f47e ad98 	bne.w	20004b24 <_vfprintf_r+0x240>
20005ff4:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005ff8:	3404      	adds	r4, #4
20005ffa:	f7ff baa9 	b.w	20005550 <_vfprintf_r+0xc6c>
20005ffe:	9710      	str	r7, [sp, #64]	; 0x40
20006000:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
20006004:	9017      	str	r0, [sp, #92]	; 0x5c
20006006:	970c      	str	r7, [sp, #48]	; 0x30
20006008:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
2000600c:	f7fe be39 	b.w	20004c82 <_vfprintf_r+0x39e>
20006010:	9916      	ldr	r1, [sp, #88]	; 0x58
20006012:	2965      	cmp	r1, #101	; 0x65
20006014:	bf14      	ite	ne
20006016:	2300      	movne	r3, #0
20006018:	2301      	moveq	r3, #1
2000601a:	2945      	cmp	r1, #69	; 0x45
2000601c:	bf08      	it	eq
2000601e:	f043 0301 	orreq.w	r3, r3, #1
20006022:	2b00      	cmp	r3, #0
20006024:	d046      	beq.n	200060b4 <_vfprintf_r+0x17d0>
20006026:	f107 0c01 	add.w	ip, r7, #1
2000602a:	2302      	movs	r3, #2
2000602c:	e621      	b.n	20005c72 <_vfprintf_r+0x138e>
2000602e:	9b16      	ldr	r3, [sp, #88]	; 0x58
20006030:	2b65      	cmp	r3, #101	; 0x65
20006032:	dd76      	ble.n	20006122 <_vfprintf_r+0x183e>
20006034:	9a16      	ldr	r2, [sp, #88]	; 0x58
20006036:	2a66      	cmp	r2, #102	; 0x66
20006038:	bf1c      	itt	ne
2000603a:	f8dd 3570 	ldrne.w	r3, [sp, #1392]	; 0x570
2000603e:	9310      	strne	r3, [sp, #64]	; 0x40
20006040:	f000 8083 	beq.w	2000614a <_vfprintf_r+0x1866>
20006044:	9b1a      	ldr	r3, [sp, #104]	; 0x68
20006046:	9810      	ldr	r0, [sp, #64]	; 0x40
20006048:	4283      	cmp	r3, r0
2000604a:	dc6e      	bgt.n	2000612a <_vfprintf_r+0x1846>
2000604c:	990a      	ldr	r1, [sp, #40]	; 0x28
2000604e:	f011 0f01 	tst.w	r1, #1
20006052:	f040 808e 	bne.w	20006172 <_vfprintf_r+0x188e>
20006056:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
2000605a:	2367      	movs	r3, #103	; 0x67
2000605c:	920c      	str	r2, [sp, #48]	; 0x30
2000605e:	9316      	str	r3, [sp, #88]	; 0x58
20006060:	e691      	b.n	20005d86 <_vfprintf_r+0x14a2>
20006062:	2700      	movs	r7, #0
20006064:	461d      	mov	r5, r3
20006066:	f7fe bce9 	b.w	20004a3c <_vfprintf_r+0x158>
2000606a:	9910      	ldr	r1, [sp, #64]	; 0x40
2000606c:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20006070:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
20006074:	910c      	str	r1, [sp, #48]	; 0x30
20006076:	f7fe be04 	b.w	20004c82 <_vfprintf_r+0x39e>
2000607a:	f8dd 3568 	ldr.w	r3, [sp, #1384]	; 0x568
2000607e:	459b      	cmp	fp, r3
20006080:	bf98      	it	ls
20006082:	469b      	movls	fp, r3
20006084:	f67f ae39 	bls.w	20005cfa <_vfprintf_r+0x1416>
20006088:	2230      	movs	r2, #48	; 0x30
2000608a:	f803 2b01 	strb.w	r2, [r3], #1
2000608e:	459b      	cmp	fp, r3
20006090:	f8cd 3568 	str.w	r3, [sp, #1384]	; 0x568
20006094:	d8f9      	bhi.n	2000608a <_vfprintf_r+0x17a6>
20006096:	e630      	b.n	20005cfa <_vfprintf_r+0x1416>
20006098:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000609c:	4648      	mov	r0, r9
2000609e:	4631      	mov	r1, r6
200060a0:	320c      	adds	r2, #12
200060a2:	f7fe fc11 	bl	200048c8 <__sprint_r>
200060a6:	2800      	cmp	r0, #0
200060a8:	f47e ad3c 	bne.w	20004b24 <_vfprintf_r+0x240>
200060ac:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200060b0:	3304      	adds	r3, #4
200060b2:	e508      	b.n	20005ac6 <_vfprintf_r+0x11e2>
200060b4:	46bc      	mov	ip, r7
200060b6:	3302      	adds	r3, #2
200060b8:	e5db      	b.n	20005c72 <_vfprintf_r+0x138e>
200060ba:	3707      	adds	r7, #7
200060bc:	e5b9      	b.n	20005c32 <_vfprintf_r+0x134e>
200060be:	f246 6c67 	movw	ip, #26215	; 0x6667
200060c2:	f50d 6190 	add.w	r1, sp, #1152	; 0x480
200060c6:	3103      	adds	r1, #3
200060c8:	f2c6 6c66 	movt	ip, #26214	; 0x6666
200060cc:	fb8c 2003 	smull	r2, r0, ip, r3
200060d0:	17da      	asrs	r2, r3, #31
200060d2:	ebc2 02a0 	rsb	r2, r2, r0, asr #2
200060d6:	eb02 0082 	add.w	r0, r2, r2, lsl #2
200060da:	eba3 0040 	sub.w	r0, r3, r0, lsl #1
200060de:	4613      	mov	r3, r2
200060e0:	3030      	adds	r0, #48	; 0x30
200060e2:	2a09      	cmp	r2, #9
200060e4:	f801 0d01 	strb.w	r0, [r1, #-1]!
200060e8:	dcf0      	bgt.n	200060cc <_vfprintf_r+0x17e8>
200060ea:	3330      	adds	r3, #48	; 0x30
200060ec:	1e48      	subs	r0, r1, #1
200060ee:	b2da      	uxtb	r2, r3
200060f0:	f801 2c01 	strb.w	r2, [r1, #-1]
200060f4:	9b07      	ldr	r3, [sp, #28]
200060f6:	4283      	cmp	r3, r0
200060f8:	d96a      	bls.n	200061d0 <_vfprintf_r+0x18ec>
200060fa:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
200060fe:	3303      	adds	r3, #3
20006100:	e001      	b.n	20006106 <_vfprintf_r+0x1822>
20006102:	f811 2b01 	ldrb.w	r2, [r1], #1
20006106:	f803 2c01 	strb.w	r2, [r3, #-1]
2000610a:	461a      	mov	r2, r3
2000610c:	f8dd c01c 	ldr.w	ip, [sp, #28]
20006110:	3301      	adds	r3, #1
20006112:	458c      	cmp	ip, r1
20006114:	d8f5      	bhi.n	20006102 <_vfprintf_r+0x181e>
20006116:	e625      	b.n	20005d64 <_vfprintf_r+0x1480>
20006118:	222d      	movs	r2, #45	; 0x2d
2000611a:	f108 4800 	add.w	r8, r8, #2147483648	; 0x80000000
2000611e:	9217      	str	r2, [sp, #92]	; 0x5c
20006120:	e598      	b.n	20005c54 <_vfprintf_r+0x1370>
20006122:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
20006126:	9010      	str	r0, [sp, #64]	; 0x40
20006128:	e603      	b.n	20005d32 <_vfprintf_r+0x144e>
2000612a:	9b10      	ldr	r3, [sp, #64]	; 0x40
2000612c:	991a      	ldr	r1, [sp, #104]	; 0x68
2000612e:	2b00      	cmp	r3, #0
20006130:	bfda      	itte	le
20006132:	9810      	ldrle	r0, [sp, #64]	; 0x40
20006134:	f1c0 0302 	rsble	r3, r0, #2
20006138:	2301      	movgt	r3, #1
2000613a:	185b      	adds	r3, r3, r1
2000613c:	2267      	movs	r2, #103	; 0x67
2000613e:	9310      	str	r3, [sp, #64]	; 0x40
20006140:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
20006144:	9216      	str	r2, [sp, #88]	; 0x58
20006146:	930c      	str	r3, [sp, #48]	; 0x30
20006148:	e61d      	b.n	20005d86 <_vfprintf_r+0x14a2>
2000614a:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
2000614e:	2800      	cmp	r0, #0
20006150:	9010      	str	r0, [sp, #64]	; 0x40
20006152:	dd31      	ble.n	200061b8 <_vfprintf_r+0x18d4>
20006154:	b91f      	cbnz	r7, 2000615e <_vfprintf_r+0x187a>
20006156:	990a      	ldr	r1, [sp, #40]	; 0x28
20006158:	f011 0f01 	tst.w	r1, #1
2000615c:	d00e      	beq.n	2000617c <_vfprintf_r+0x1898>
2000615e:	9810      	ldr	r0, [sp, #64]	; 0x40
20006160:	2166      	movs	r1, #102	; 0x66
20006162:	9116      	str	r1, [sp, #88]	; 0x58
20006164:	1c43      	adds	r3, r0, #1
20006166:	19db      	adds	r3, r3, r7
20006168:	9310      	str	r3, [sp, #64]	; 0x40
2000616a:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
2000616e:	920c      	str	r2, [sp, #48]	; 0x30
20006170:	e609      	b.n	20005d86 <_vfprintf_r+0x14a2>
20006172:	9810      	ldr	r0, [sp, #64]	; 0x40
20006174:	2167      	movs	r1, #103	; 0x67
20006176:	9116      	str	r1, [sp, #88]	; 0x58
20006178:	3001      	adds	r0, #1
2000617a:	9010      	str	r0, [sp, #64]	; 0x40
2000617c:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
20006180:	920c      	str	r2, [sp, #48]	; 0x30
20006182:	e600      	b.n	20005d86 <_vfprintf_r+0x14a2>
20006184:	990b      	ldr	r1, [sp, #44]	; 0x2c
20006186:	781a      	ldrb	r2, [r3, #0]
20006188:	680f      	ldr	r7, [r1, #0]
2000618a:	3104      	adds	r1, #4
2000618c:	910b      	str	r1, [sp, #44]	; 0x2c
2000618e:	2f00      	cmp	r7, #0
20006190:	bfb8      	it	lt
20006192:	f04f 37ff 	movlt.w	r7, #4294967295
20006196:	f7fe bc50 	b.w	20004a3a <_vfprintf_r+0x156>
2000619a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000619c:	f012 0f01 	tst.w	r2, #1
200061a0:	bf04      	itt	eq
200061a2:	ea20 73e0 	biceq.w	r3, r0, r0, asr #31
200061a6:	930c      	streq	r3, [sp, #48]	; 0x30
200061a8:	f43f aded 	beq.w	20005d86 <_vfprintf_r+0x14a2>
200061ac:	e5e5      	b.n	20005d7a <_vfprintf_r+0x1496>
200061ae:	222d      	movs	r2, #45	; 0x2d
200061b0:	425b      	negs	r3, r3
200061b2:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
200061b6:	e5c9      	b.n	20005d4c <_vfprintf_r+0x1468>
200061b8:	b977      	cbnz	r7, 200061d8 <_vfprintf_r+0x18f4>
200061ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200061bc:	f013 0f01 	tst.w	r3, #1
200061c0:	d10a      	bne.n	200061d8 <_vfprintf_r+0x18f4>
200061c2:	f04f 0c01 	mov.w	ip, #1
200061c6:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
200061ca:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
200061ce:	e5da      	b.n	20005d86 <_vfprintf_r+0x14a2>
200061d0:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
200061d4:	3202      	adds	r2, #2
200061d6:	e5c5      	b.n	20005d64 <_vfprintf_r+0x1480>
200061d8:	3702      	adds	r7, #2
200061da:	2166      	movs	r1, #102	; 0x66
200061dc:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
200061e0:	9710      	str	r7, [sp, #64]	; 0x40
200061e2:	9116      	str	r1, [sp, #88]	; 0x58
200061e4:	920c      	str	r2, [sp, #48]	; 0x30
200061e6:	e5ce      	b.n	20005d86 <_vfprintf_r+0x14a2>
200061e8:	20009eec 	.word	0x20009eec

200061ec <vfprintf>:
200061ec:	b410      	push	{r4}
200061ee:	f24a 146c 	movw	r4, #41324	; 0xa16c
200061f2:	f2c2 0400 	movt	r4, #8192	; 0x2000
200061f6:	468c      	mov	ip, r1
200061f8:	4613      	mov	r3, r2
200061fa:	4601      	mov	r1, r0
200061fc:	4662      	mov	r2, ip
200061fe:	6820      	ldr	r0, [r4, #0]
20006200:	bc10      	pop	{r4}
20006202:	f7fe bb6f 	b.w	200048e4 <_vfprintf_r>
20006206:	bf00      	nop

20006208 <__swsetup_r>:
20006208:	b570      	push	{r4, r5, r6, lr}
2000620a:	f24a 156c 	movw	r5, #41324	; 0xa16c
2000620e:	f2c2 0500 	movt	r5, #8192	; 0x2000
20006212:	4606      	mov	r6, r0
20006214:	460c      	mov	r4, r1
20006216:	6828      	ldr	r0, [r5, #0]
20006218:	b110      	cbz	r0, 20006220 <__swsetup_r+0x18>
2000621a:	6983      	ldr	r3, [r0, #24]
2000621c:	2b00      	cmp	r3, #0
2000621e:	d036      	beq.n	2000628e <__swsetup_r+0x86>
20006220:	f649 7350 	movw	r3, #40784	; 0x9f50
20006224:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006228:	429c      	cmp	r4, r3
2000622a:	d038      	beq.n	2000629e <__swsetup_r+0x96>
2000622c:	f649 7370 	movw	r3, #40816	; 0x9f70
20006230:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006234:	429c      	cmp	r4, r3
20006236:	d041      	beq.n	200062bc <__swsetup_r+0xb4>
20006238:	f649 7390 	movw	r3, #40848	; 0x9f90
2000623c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006240:	429c      	cmp	r4, r3
20006242:	bf04      	itt	eq
20006244:	682b      	ldreq	r3, [r5, #0]
20006246:	68dc      	ldreq	r4, [r3, #12]
20006248:	89a2      	ldrh	r2, [r4, #12]
2000624a:	4611      	mov	r1, r2
2000624c:	b293      	uxth	r3, r2
2000624e:	f013 0f08 	tst.w	r3, #8
20006252:	4618      	mov	r0, r3
20006254:	bf18      	it	ne
20006256:	6922      	ldrne	r2, [r4, #16]
20006258:	d033      	beq.n	200062c2 <__swsetup_r+0xba>
2000625a:	b31a      	cbz	r2, 200062a4 <__swsetup_r+0x9c>
2000625c:	f013 0101 	ands.w	r1, r3, #1
20006260:	d007      	beq.n	20006272 <__swsetup_r+0x6a>
20006262:	6963      	ldr	r3, [r4, #20]
20006264:	2100      	movs	r1, #0
20006266:	60a1      	str	r1, [r4, #8]
20006268:	425b      	negs	r3, r3
2000626a:	61a3      	str	r3, [r4, #24]
2000626c:	b142      	cbz	r2, 20006280 <__swsetup_r+0x78>
2000626e:	2000      	movs	r0, #0
20006270:	bd70      	pop	{r4, r5, r6, pc}
20006272:	f013 0f02 	tst.w	r3, #2
20006276:	bf08      	it	eq
20006278:	6961      	ldreq	r1, [r4, #20]
2000627a:	60a1      	str	r1, [r4, #8]
2000627c:	2a00      	cmp	r2, #0
2000627e:	d1f6      	bne.n	2000626e <__swsetup_r+0x66>
20006280:	89a3      	ldrh	r3, [r4, #12]
20006282:	f013 0f80 	tst.w	r3, #128	; 0x80
20006286:	d0f2      	beq.n	2000626e <__swsetup_r+0x66>
20006288:	f04f 30ff 	mov.w	r0, #4294967295
2000628c:	bd70      	pop	{r4, r5, r6, pc}
2000628e:	f001 f98b 	bl	200075a8 <__sinit>
20006292:	f649 7350 	movw	r3, #40784	; 0x9f50
20006296:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000629a:	429c      	cmp	r4, r3
2000629c:	d1c6      	bne.n	2000622c <__swsetup_r+0x24>
2000629e:	682b      	ldr	r3, [r5, #0]
200062a0:	685c      	ldr	r4, [r3, #4]
200062a2:	e7d1      	b.n	20006248 <__swsetup_r+0x40>
200062a4:	f403 7120 	and.w	r1, r3, #640	; 0x280
200062a8:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
200062ac:	d0d6      	beq.n	2000625c <__swsetup_r+0x54>
200062ae:	4630      	mov	r0, r6
200062b0:	4621      	mov	r1, r4
200062b2:	f001 fd01 	bl	20007cb8 <__smakebuf_r>
200062b6:	89a3      	ldrh	r3, [r4, #12]
200062b8:	6922      	ldr	r2, [r4, #16]
200062ba:	e7cf      	b.n	2000625c <__swsetup_r+0x54>
200062bc:	682b      	ldr	r3, [r5, #0]
200062be:	689c      	ldr	r4, [r3, #8]
200062c0:	e7c2      	b.n	20006248 <__swsetup_r+0x40>
200062c2:	f013 0f10 	tst.w	r3, #16
200062c6:	d0df      	beq.n	20006288 <__swsetup_r+0x80>
200062c8:	f013 0f04 	tst.w	r3, #4
200062cc:	bf08      	it	eq
200062ce:	6922      	ldreq	r2, [r4, #16]
200062d0:	d017      	beq.n	20006302 <__swsetup_r+0xfa>
200062d2:	6b61      	ldr	r1, [r4, #52]	; 0x34
200062d4:	b151      	cbz	r1, 200062ec <__swsetup_r+0xe4>
200062d6:	f104 0344 	add.w	r3, r4, #68	; 0x44
200062da:	4299      	cmp	r1, r3
200062dc:	d003      	beq.n	200062e6 <__swsetup_r+0xde>
200062de:	4630      	mov	r0, r6
200062e0:	f001 f9e6 	bl	200076b0 <_free_r>
200062e4:	89a2      	ldrh	r2, [r4, #12]
200062e6:	b290      	uxth	r0, r2
200062e8:	2300      	movs	r3, #0
200062ea:	6363      	str	r3, [r4, #52]	; 0x34
200062ec:	6922      	ldr	r2, [r4, #16]
200062ee:	f64f 71db 	movw	r1, #65499	; 0xffdb
200062f2:	f2c0 0100 	movt	r1, #0
200062f6:	2300      	movs	r3, #0
200062f8:	ea00 0101 	and.w	r1, r0, r1
200062fc:	6063      	str	r3, [r4, #4]
200062fe:	81a1      	strh	r1, [r4, #12]
20006300:	6022      	str	r2, [r4, #0]
20006302:	f041 0308 	orr.w	r3, r1, #8
20006306:	81a3      	strh	r3, [r4, #12]
20006308:	b29b      	uxth	r3, r3
2000630a:	e7a6      	b.n	2000625a <__swsetup_r+0x52>
2000630c:	0000      	lsls	r0, r0, #0
	...

20006310 <quorem>:
20006310:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
20006314:	6903      	ldr	r3, [r0, #16]
20006316:	690e      	ldr	r6, [r1, #16]
20006318:	4682      	mov	sl, r0
2000631a:	4689      	mov	r9, r1
2000631c:	429e      	cmp	r6, r3
2000631e:	f300 8083 	bgt.w	20006428 <quorem+0x118>
20006322:	1cf2      	adds	r2, r6, #3
20006324:	f101 0514 	add.w	r5, r1, #20
20006328:	f100 0414 	add.w	r4, r0, #20
2000632c:	3e01      	subs	r6, #1
2000632e:	0092      	lsls	r2, r2, #2
20006330:	188b      	adds	r3, r1, r2
20006332:	1812      	adds	r2, r2, r0
20006334:	f103 0804 	add.w	r8, r3, #4
20006338:	6859      	ldr	r1, [r3, #4]
2000633a:	6850      	ldr	r0, [r2, #4]
2000633c:	3101      	adds	r1, #1
2000633e:	f002 fe9b 	bl	20009078 <__aeabi_uidiv>
20006342:	4607      	mov	r7, r0
20006344:	2800      	cmp	r0, #0
20006346:	d039      	beq.n	200063bc <quorem+0xac>
20006348:	2300      	movs	r3, #0
2000634a:	469c      	mov	ip, r3
2000634c:	461a      	mov	r2, r3
2000634e:	58e9      	ldr	r1, [r5, r3]
20006350:	58e0      	ldr	r0, [r4, r3]
20006352:	fa1f fe81 	uxth.w	lr, r1
20006356:	ea4f 4b11 	mov.w	fp, r1, lsr #16
2000635a:	b281      	uxth	r1, r0
2000635c:	fb0e ce07 	mla	lr, lr, r7, ip
20006360:	1851      	adds	r1, r2, r1
20006362:	fb0b fc07 	mul.w	ip, fp, r7
20006366:	eb0c 4c1e 	add.w	ip, ip, lr, lsr #16
2000636a:	fa1f fe8e 	uxth.w	lr, lr
2000636e:	ebce 0101 	rsb	r1, lr, r1
20006372:	fa1f f28c 	uxth.w	r2, ip
20006376:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
2000637a:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
2000637e:	fa1f fe81 	uxth.w	lr, r1
20006382:	eb02 4221 	add.w	r2, r2, r1, asr #16
20006386:	ea4e 4102 	orr.w	r1, lr, r2, lsl #16
2000638a:	50e1      	str	r1, [r4, r3]
2000638c:	3304      	adds	r3, #4
2000638e:	1412      	asrs	r2, r2, #16
20006390:	1959      	adds	r1, r3, r5
20006392:	4588      	cmp	r8, r1
20006394:	d2db      	bcs.n	2000634e <quorem+0x3e>
20006396:	1d32      	adds	r2, r6, #4
20006398:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
2000639c:	6859      	ldr	r1, [r3, #4]
2000639e:	b969      	cbnz	r1, 200063bc <quorem+0xac>
200063a0:	429c      	cmp	r4, r3
200063a2:	d209      	bcs.n	200063b8 <quorem+0xa8>
200063a4:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
200063a8:	b112      	cbz	r2, 200063b0 <quorem+0xa0>
200063aa:	e005      	b.n	200063b8 <quorem+0xa8>
200063ac:	681a      	ldr	r2, [r3, #0]
200063ae:	b91a      	cbnz	r2, 200063b8 <quorem+0xa8>
200063b0:	3b04      	subs	r3, #4
200063b2:	3e01      	subs	r6, #1
200063b4:	429c      	cmp	r4, r3
200063b6:	d3f9      	bcc.n	200063ac <quorem+0x9c>
200063b8:	f8ca 6010 	str.w	r6, [sl, #16]
200063bc:	4649      	mov	r1, r9
200063be:	4650      	mov	r0, sl
200063c0:	f001 fdd0 	bl	20007f64 <__mcmp>
200063c4:	2800      	cmp	r0, #0
200063c6:	db2c      	blt.n	20006422 <quorem+0x112>
200063c8:	2300      	movs	r3, #0
200063ca:	3701      	adds	r7, #1
200063cc:	469c      	mov	ip, r3
200063ce:	58ea      	ldr	r2, [r5, r3]
200063d0:	58e0      	ldr	r0, [r4, r3]
200063d2:	b291      	uxth	r1, r2
200063d4:	0c12      	lsrs	r2, r2, #16
200063d6:	fa1f f980 	uxth.w	r9, r0
200063da:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
200063de:	ebc1 0109 	rsb	r1, r1, r9
200063e2:	4461      	add	r1, ip
200063e4:	eb02 4221 	add.w	r2, r2, r1, asr #16
200063e8:	b289      	uxth	r1, r1
200063ea:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
200063ee:	50e1      	str	r1, [r4, r3]
200063f0:	3304      	adds	r3, #4
200063f2:	ea4f 4c22 	mov.w	ip, r2, asr #16
200063f6:	195a      	adds	r2, r3, r5
200063f8:	4590      	cmp	r8, r2
200063fa:	d2e8      	bcs.n	200063ce <quorem+0xbe>
200063fc:	1d32      	adds	r2, r6, #4
200063fe:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
20006402:	6859      	ldr	r1, [r3, #4]
20006404:	b969      	cbnz	r1, 20006422 <quorem+0x112>
20006406:	429c      	cmp	r4, r3
20006408:	d209      	bcs.n	2000641e <quorem+0x10e>
2000640a:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
2000640e:	b112      	cbz	r2, 20006416 <quorem+0x106>
20006410:	e005      	b.n	2000641e <quorem+0x10e>
20006412:	681a      	ldr	r2, [r3, #0]
20006414:	b91a      	cbnz	r2, 2000641e <quorem+0x10e>
20006416:	3b04      	subs	r3, #4
20006418:	3e01      	subs	r6, #1
2000641a:	429c      	cmp	r4, r3
2000641c:	d3f9      	bcc.n	20006412 <quorem+0x102>
2000641e:	f8ca 6010 	str.w	r6, [sl, #16]
20006422:	4638      	mov	r0, r7
20006424:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20006428:	2000      	movs	r0, #0
2000642a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000642e:	bf00      	nop

20006430 <_dtoa_r>:
20006430:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20006434:	6a46      	ldr	r6, [r0, #36]	; 0x24
20006436:	b0a1      	sub	sp, #132	; 0x84
20006438:	4604      	mov	r4, r0
2000643a:	4690      	mov	r8, r2
2000643c:	4699      	mov	r9, r3
2000643e:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
20006440:	2e00      	cmp	r6, #0
20006442:	f000 8423 	beq.w	20006c8c <_dtoa_r+0x85c>
20006446:	6832      	ldr	r2, [r6, #0]
20006448:	b182      	cbz	r2, 2000646c <_dtoa_r+0x3c>
2000644a:	6a61      	ldr	r1, [r4, #36]	; 0x24
2000644c:	f04f 0c01 	mov.w	ip, #1
20006450:	6876      	ldr	r6, [r6, #4]
20006452:	4620      	mov	r0, r4
20006454:	680b      	ldr	r3, [r1, #0]
20006456:	6056      	str	r6, [r2, #4]
20006458:	684a      	ldr	r2, [r1, #4]
2000645a:	4619      	mov	r1, r3
2000645c:	fa0c f202 	lsl.w	r2, ip, r2
20006460:	609a      	str	r2, [r3, #8]
20006462:	f001 feb9 	bl	200081d8 <_Bfree>
20006466:	6a63      	ldr	r3, [r4, #36]	; 0x24
20006468:	2200      	movs	r2, #0
2000646a:	601a      	str	r2, [r3, #0]
2000646c:	f1b9 0600 	subs.w	r6, r9, #0
20006470:	db38      	blt.n	200064e4 <_dtoa_r+0xb4>
20006472:	2300      	movs	r3, #0
20006474:	602b      	str	r3, [r5, #0]
20006476:	f240 0300 	movw	r3, #0
2000647a:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
2000647e:	461a      	mov	r2, r3
20006480:	ea06 0303 	and.w	r3, r6, r3
20006484:	4293      	cmp	r3, r2
20006486:	d017      	beq.n	200064b8 <_dtoa_r+0x88>
20006488:	2200      	movs	r2, #0
2000648a:	2300      	movs	r3, #0
2000648c:	4640      	mov	r0, r8
2000648e:	4649      	mov	r1, r9
20006490:	e9cd 8906 	strd	r8, r9, [sp, #24]
20006494:	f002 ff84 	bl	200093a0 <__aeabi_dcmpeq>
20006498:	2800      	cmp	r0, #0
2000649a:	d029      	beq.n	200064f0 <_dtoa_r+0xc0>
2000649c:	982c      	ldr	r0, [sp, #176]	; 0xb0
2000649e:	2301      	movs	r3, #1
200064a0:	992e      	ldr	r1, [sp, #184]	; 0xb8
200064a2:	6003      	str	r3, [r0, #0]
200064a4:	2900      	cmp	r1, #0
200064a6:	f000 80d0 	beq.w	2000664a <_dtoa_r+0x21a>
200064aa:	4b79      	ldr	r3, [pc, #484]	; (20006690 <_dtoa_r+0x260>)
200064ac:	1e58      	subs	r0, r3, #1
200064ae:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
200064b0:	6013      	str	r3, [r2, #0]
200064b2:	b021      	add	sp, #132	; 0x84
200064b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200064b8:	982c      	ldr	r0, [sp, #176]	; 0xb0
200064ba:	f242 730f 	movw	r3, #9999	; 0x270f
200064be:	6003      	str	r3, [r0, #0]
200064c0:	f1b8 0f00 	cmp.w	r8, #0
200064c4:	f000 8095 	beq.w	200065f2 <_dtoa_r+0x1c2>
200064c8:	f649 704c 	movw	r0, #40780	; 0x9f4c
200064cc:	f2c2 0000 	movt	r0, #8192	; 0x2000
200064d0:	992e      	ldr	r1, [sp, #184]	; 0xb8
200064d2:	2900      	cmp	r1, #0
200064d4:	d0ed      	beq.n	200064b2 <_dtoa_r+0x82>
200064d6:	78c2      	ldrb	r2, [r0, #3]
200064d8:	1cc3      	adds	r3, r0, #3
200064da:	2a00      	cmp	r2, #0
200064dc:	d0e7      	beq.n	200064ae <_dtoa_r+0x7e>
200064de:	f100 0308 	add.w	r3, r0, #8
200064e2:	e7e4      	b.n	200064ae <_dtoa_r+0x7e>
200064e4:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
200064e8:	2301      	movs	r3, #1
200064ea:	46b1      	mov	r9, r6
200064ec:	602b      	str	r3, [r5, #0]
200064ee:	e7c2      	b.n	20006476 <_dtoa_r+0x46>
200064f0:	4620      	mov	r0, r4
200064f2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
200064f6:	a91e      	add	r1, sp, #120	; 0x78
200064f8:	9100      	str	r1, [sp, #0]
200064fa:	a91f      	add	r1, sp, #124	; 0x7c
200064fc:	9101      	str	r1, [sp, #4]
200064fe:	f001 febd 	bl	2000827c <__d2b>
20006502:	f3c6 550a 	ubfx	r5, r6, #20, #11
20006506:	4683      	mov	fp, r0
20006508:	2d00      	cmp	r5, #0
2000650a:	d07e      	beq.n	2000660a <_dtoa_r+0x1da>
2000650c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20006510:	f5a5 757e 	sub.w	r5, r5, #1016	; 0x3f8
20006514:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
20006516:	3d07      	subs	r5, #7
20006518:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
2000651c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20006520:	f043 517e 	orr.w	r1, r3, #1065353216	; 0x3f800000
20006524:	2300      	movs	r3, #0
20006526:	f441 01e0 	orr.w	r1, r1, #7340032	; 0x700000
2000652a:	9319      	str	r3, [sp, #100]	; 0x64
2000652c:	f240 0300 	movw	r3, #0
20006530:	2200      	movs	r2, #0
20006532:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
20006536:	f7fd f8e7 	bl	20003708 <__aeabi_dsub>
2000653a:	a34f      	add	r3, pc, #316	; (adr r3, 20006678 <_dtoa_r+0x248>)
2000653c:	e9d3 2300 	ldrd	r2, r3, [r3]
20006540:	f7fd fa96 	bl	20003a70 <__aeabi_dmul>
20006544:	a34e      	add	r3, pc, #312	; (adr r3, 20006680 <_dtoa_r+0x250>)
20006546:	e9d3 2300 	ldrd	r2, r3, [r3]
2000654a:	f7fd f8df 	bl	2000370c <__adddf3>
2000654e:	e9cd 0108 	strd	r0, r1, [sp, #32]
20006552:	4628      	mov	r0, r5
20006554:	f7fd fa26 	bl	200039a4 <__aeabi_i2d>
20006558:	a34b      	add	r3, pc, #300	; (adr r3, 20006688 <_dtoa_r+0x258>)
2000655a:	e9d3 2300 	ldrd	r2, r3, [r3]
2000655e:	f7fd fa87 	bl	20003a70 <__aeabi_dmul>
20006562:	4602      	mov	r2, r0
20006564:	460b      	mov	r3, r1
20006566:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
2000656a:	f7fd f8cf 	bl	2000370c <__adddf3>
2000656e:	e9cd 0108 	strd	r0, r1, [sp, #32]
20006572:	f002 ff47 	bl	20009404 <__aeabi_d2iz>
20006576:	2200      	movs	r2, #0
20006578:	2300      	movs	r3, #0
2000657a:	4606      	mov	r6, r0
2000657c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
20006580:	f002 ff18 	bl	200093b4 <__aeabi_dcmplt>
20006584:	b140      	cbz	r0, 20006598 <_dtoa_r+0x168>
20006586:	4630      	mov	r0, r6
20006588:	f7fd fa0c 	bl	200039a4 <__aeabi_i2d>
2000658c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
20006590:	f002 ff06 	bl	200093a0 <__aeabi_dcmpeq>
20006594:	b900      	cbnz	r0, 20006598 <_dtoa_r+0x168>
20006596:	3e01      	subs	r6, #1
20006598:	2e16      	cmp	r6, #22
2000659a:	d95b      	bls.n	20006654 <_dtoa_r+0x224>
2000659c:	2301      	movs	r3, #1
2000659e:	9318      	str	r3, [sp, #96]	; 0x60
200065a0:	3f01      	subs	r7, #1
200065a2:	ebb7 0a05 	subs.w	sl, r7, r5
200065a6:	bf42      	ittt	mi
200065a8:	f1ca 0a00 	rsbmi	sl, sl, #0
200065ac:	f8cd a03c 	strmi.w	sl, [sp, #60]	; 0x3c
200065b0:	f04f 0a00 	movmi.w	sl, #0
200065b4:	d401      	bmi.n	200065ba <_dtoa_r+0x18a>
200065b6:	2200      	movs	r2, #0
200065b8:	920f      	str	r2, [sp, #60]	; 0x3c
200065ba:	2e00      	cmp	r6, #0
200065bc:	f2c0 8371 	blt.w	20006ca2 <_dtoa_r+0x872>
200065c0:	44b2      	add	sl, r6
200065c2:	2300      	movs	r3, #0
200065c4:	9617      	str	r6, [sp, #92]	; 0x5c
200065c6:	9315      	str	r3, [sp, #84]	; 0x54
200065c8:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
200065ca:	2b09      	cmp	r3, #9
200065cc:	d862      	bhi.n	20006694 <_dtoa_r+0x264>
200065ce:	2b05      	cmp	r3, #5
200065d0:	f340 8677 	ble.w	200072c2 <_dtoa_r+0xe92>
200065d4:	982a      	ldr	r0, [sp, #168]	; 0xa8
200065d6:	2700      	movs	r7, #0
200065d8:	3804      	subs	r0, #4
200065da:	902a      	str	r0, [sp, #168]	; 0xa8
200065dc:	992a      	ldr	r1, [sp, #168]	; 0xa8
200065de:	1e8b      	subs	r3, r1, #2
200065e0:	2b03      	cmp	r3, #3
200065e2:	f200 83dd 	bhi.w	20006da0 <_dtoa_r+0x970>
200065e6:	e8df f013 	tbh	[pc, r3, lsl #1]
200065ea:	03a5      	.short	0x03a5
200065ec:	03d503d8 	.word	0x03d503d8
200065f0:	03c4      	.short	0x03c4
200065f2:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
200065f6:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
200065fa:	2e00      	cmp	r6, #0
200065fc:	f47f af64 	bne.w	200064c8 <_dtoa_r+0x98>
20006600:	f649 7040 	movw	r0, #40768	; 0x9f40
20006604:	f2c2 0000 	movt	r0, #8192	; 0x2000
20006608:	e762      	b.n	200064d0 <_dtoa_r+0xa0>
2000660a:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
2000660c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
2000660e:	18fb      	adds	r3, r7, r3
20006610:	f503 6386 	add.w	r3, r3, #1072	; 0x430
20006614:	1c9d      	adds	r5, r3, #2
20006616:	2d20      	cmp	r5, #32
20006618:	bfdc      	itt	le
2000661a:	f1c5 0020 	rsble	r0, r5, #32
2000661e:	fa08 f000 	lslle.w	r0, r8, r0
20006622:	dd08      	ble.n	20006636 <_dtoa_r+0x206>
20006624:	3b1e      	subs	r3, #30
20006626:	f1c5 0240 	rsb	r2, r5, #64	; 0x40
2000662a:	fa16 f202 	lsls.w	r2, r6, r2
2000662e:	fa28 f303 	lsr.w	r3, r8, r3
20006632:	ea42 0003 	orr.w	r0, r2, r3
20006636:	f7fd f9a5 	bl	20003984 <__aeabi_ui2d>
2000663a:	f5a5 6586 	sub.w	r5, r5, #1072	; 0x430
2000663e:	2201      	movs	r2, #1
20006640:	3d03      	subs	r5, #3
20006642:	9219      	str	r2, [sp, #100]	; 0x64
20006644:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
20006648:	e770      	b.n	2000652c <_dtoa_r+0xfc>
2000664a:	f649 703c 	movw	r0, #40764	; 0x9f3c
2000664e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20006652:	e72e      	b.n	200064b2 <_dtoa_r+0x82>
20006654:	f649 73f8 	movw	r3, #40952	; 0x9ff8
20006658:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
2000665c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006660:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
20006664:	e9d3 2300 	ldrd	r2, r3, [r3]
20006668:	f002 fea4 	bl	200093b4 <__aeabi_dcmplt>
2000666c:	2800      	cmp	r0, #0
2000666e:	f040 8320 	bne.w	20006cb2 <_dtoa_r+0x882>
20006672:	9018      	str	r0, [sp, #96]	; 0x60
20006674:	e794      	b.n	200065a0 <_dtoa_r+0x170>
20006676:	bf00      	nop
20006678:	636f4361 	.word	0x636f4361
2000667c:	3fd287a7 	.word	0x3fd287a7
20006680:	8b60c8b3 	.word	0x8b60c8b3
20006684:	3fc68a28 	.word	0x3fc68a28
20006688:	509f79fb 	.word	0x509f79fb
2000668c:	3fd34413 	.word	0x3fd34413
20006690:	20009f3d 	.word	0x20009f3d
20006694:	2300      	movs	r3, #0
20006696:	f04f 30ff 	mov.w	r0, #4294967295
2000669a:	461f      	mov	r7, r3
2000669c:	2101      	movs	r1, #1
2000669e:	932a      	str	r3, [sp, #168]	; 0xa8
200066a0:	9011      	str	r0, [sp, #68]	; 0x44
200066a2:	9116      	str	r1, [sp, #88]	; 0x58
200066a4:	9008      	str	r0, [sp, #32]
200066a6:	932b      	str	r3, [sp, #172]	; 0xac
200066a8:	6a65      	ldr	r5, [r4, #36]	; 0x24
200066aa:	2300      	movs	r3, #0
200066ac:	606b      	str	r3, [r5, #4]
200066ae:	4620      	mov	r0, r4
200066b0:	6869      	ldr	r1, [r5, #4]
200066b2:	f001 fdad 	bl	20008210 <_Balloc>
200066b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
200066b8:	6028      	str	r0, [r5, #0]
200066ba:	681b      	ldr	r3, [r3, #0]
200066bc:	9310      	str	r3, [sp, #64]	; 0x40
200066be:	2f00      	cmp	r7, #0
200066c0:	f000 815b 	beq.w	2000697a <_dtoa_r+0x54a>
200066c4:	2e00      	cmp	r6, #0
200066c6:	f340 842a 	ble.w	20006f1e <_dtoa_r+0xaee>
200066ca:	f649 73f8 	movw	r3, #40952	; 0x9ff8
200066ce:	f006 020f 	and.w	r2, r6, #15
200066d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200066d6:	1135      	asrs	r5, r6, #4
200066d8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
200066dc:	f015 0f10 	tst.w	r5, #16
200066e0:	e9d3 0100 	ldrd	r0, r1, [r3]
200066e4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200066e8:	f000 82e7 	beq.w	20006cba <_dtoa_r+0x88a>
200066ec:	f24a 03d0 	movw	r3, #41168	; 0xa0d0
200066f0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
200066f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200066f8:	f005 050f 	and.w	r5, r5, #15
200066fc:	f04f 0803 	mov.w	r8, #3
20006700:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
20006704:	f7fd fade 	bl	20003cc4 <__aeabi_ddiv>
20006708:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
2000670c:	b1bd      	cbz	r5, 2000673e <_dtoa_r+0x30e>
2000670e:	f24a 07d0 	movw	r7, #41168	; 0xa0d0
20006712:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20006716:	f2c2 0700 	movt	r7, #8192	; 0x2000
2000671a:	f015 0f01 	tst.w	r5, #1
2000671e:	4610      	mov	r0, r2
20006720:	4619      	mov	r1, r3
20006722:	d007      	beq.n	20006734 <_dtoa_r+0x304>
20006724:	e9d7 2300 	ldrd	r2, r3, [r7]
20006728:	f108 0801 	add.w	r8, r8, #1
2000672c:	f7fd f9a0 	bl	20003a70 <__aeabi_dmul>
20006730:	4602      	mov	r2, r0
20006732:	460b      	mov	r3, r1
20006734:	3708      	adds	r7, #8
20006736:	106d      	asrs	r5, r5, #1
20006738:	d1ef      	bne.n	2000671a <_dtoa_r+0x2ea>
2000673a:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
2000673e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20006742:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
20006746:	f7fd fabd 	bl	20003cc4 <__aeabi_ddiv>
2000674a:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
2000674e:	9918      	ldr	r1, [sp, #96]	; 0x60
20006750:	2900      	cmp	r1, #0
20006752:	f000 80de 	beq.w	20006912 <_dtoa_r+0x4e2>
20006756:	f240 0300 	movw	r3, #0
2000675a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
2000675e:	2200      	movs	r2, #0
20006760:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
20006764:	f04f 0500 	mov.w	r5, #0
20006768:	f002 fe24 	bl	200093b4 <__aeabi_dcmplt>
2000676c:	b108      	cbz	r0, 20006772 <_dtoa_r+0x342>
2000676e:	f04f 0501 	mov.w	r5, #1
20006772:	9a08      	ldr	r2, [sp, #32]
20006774:	2a00      	cmp	r2, #0
20006776:	bfd4      	ite	le
20006778:	2500      	movle	r5, #0
2000677a:	f005 0501 	andgt.w	r5, r5, #1
2000677e:	2d00      	cmp	r5, #0
20006780:	f000 80c7 	beq.w	20006912 <_dtoa_r+0x4e2>
20006784:	9b11      	ldr	r3, [sp, #68]	; 0x44
20006786:	2b00      	cmp	r3, #0
20006788:	f340 80f5 	ble.w	20006976 <_dtoa_r+0x546>
2000678c:	f240 0300 	movw	r3, #0
20006790:	2200      	movs	r2, #0
20006792:	f2c4 0324 	movt	r3, #16420	; 0x4024
20006796:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
2000679a:	f7fd f969 	bl	20003a70 <__aeabi_dmul>
2000679e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200067a2:	f108 0001 	add.w	r0, r8, #1
200067a6:	1e71      	subs	r1, r6, #1
200067a8:	9112      	str	r1, [sp, #72]	; 0x48
200067aa:	f7fd f8fb 	bl	200039a4 <__aeabi_i2d>
200067ae:	4602      	mov	r2, r0
200067b0:	460b      	mov	r3, r1
200067b2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200067b6:	f7fd f95b 	bl	20003a70 <__aeabi_dmul>
200067ba:	f240 0300 	movw	r3, #0
200067be:	2200      	movs	r2, #0
200067c0:	f2c4 031c 	movt	r3, #16412	; 0x401c
200067c4:	f7fc ffa2 	bl	2000370c <__adddf3>
200067c8:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
200067cc:	4680      	mov	r8, r0
200067ce:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
200067d2:	9b16      	ldr	r3, [sp, #88]	; 0x58
200067d4:	2b00      	cmp	r3, #0
200067d6:	f000 83ad 	beq.w	20006f34 <_dtoa_r+0xb04>
200067da:	f649 73f8 	movw	r3, #40952	; 0x9ff8
200067de:	f240 0100 	movw	r1, #0
200067e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200067e6:	2000      	movs	r0, #0
200067e8:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
200067ec:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
200067f0:	f8cd c00c 	str.w	ip, [sp, #12]
200067f4:	e953 2302 	ldrd	r2, r3, [r3, #-8]
200067f8:	f7fd fa64 	bl	20003cc4 <__aeabi_ddiv>
200067fc:	4642      	mov	r2, r8
200067fe:	464b      	mov	r3, r9
20006800:	9d10      	ldr	r5, [sp, #64]	; 0x40
20006802:	f7fc ff81 	bl	20003708 <__aeabi_dsub>
20006806:	4680      	mov	r8, r0
20006808:	4689      	mov	r9, r1
2000680a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
2000680e:	f002 fdf9 	bl	20009404 <__aeabi_d2iz>
20006812:	4607      	mov	r7, r0
20006814:	f7fd f8c6 	bl	200039a4 <__aeabi_i2d>
20006818:	4602      	mov	r2, r0
2000681a:	460b      	mov	r3, r1
2000681c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006820:	f7fc ff72 	bl	20003708 <__aeabi_dsub>
20006824:	f107 0330 	add.w	r3, r7, #48	; 0x30
20006828:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
2000682c:	4640      	mov	r0, r8
2000682e:	f805 3b01 	strb.w	r3, [r5], #1
20006832:	4649      	mov	r1, r9
20006834:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20006838:	f002 fdda 	bl	200093f0 <__aeabi_dcmpgt>
2000683c:	2800      	cmp	r0, #0
2000683e:	f040 8213 	bne.w	20006c68 <_dtoa_r+0x838>
20006842:	f240 0100 	movw	r1, #0
20006846:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
2000684a:	2000      	movs	r0, #0
2000684c:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20006850:	f7fc ff5a 	bl	20003708 <__aeabi_dsub>
20006854:	4602      	mov	r2, r0
20006856:	460b      	mov	r3, r1
20006858:	4640      	mov	r0, r8
2000685a:	4649      	mov	r1, r9
2000685c:	f002 fdc8 	bl	200093f0 <__aeabi_dcmpgt>
20006860:	f8dd c00c 	ldr.w	ip, [sp, #12]
20006864:	2800      	cmp	r0, #0
20006866:	f040 83e7 	bne.w	20007038 <_dtoa_r+0xc08>
2000686a:	f1bc 0f01 	cmp.w	ip, #1
2000686e:	f340 8082 	ble.w	20006976 <_dtoa_r+0x546>
20006872:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
20006876:	2701      	movs	r7, #1
20006878:	f8cd a070 	str.w	sl, [sp, #112]	; 0x70
2000687c:	961d      	str	r6, [sp, #116]	; 0x74
2000687e:	4666      	mov	r6, ip
20006880:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
20006884:	940c      	str	r4, [sp, #48]	; 0x30
20006886:	e010      	b.n	200068aa <_dtoa_r+0x47a>
20006888:	f240 0100 	movw	r1, #0
2000688c:	2000      	movs	r0, #0
2000688e:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20006892:	f7fc ff39 	bl	20003708 <__aeabi_dsub>
20006896:	4642      	mov	r2, r8
20006898:	464b      	mov	r3, r9
2000689a:	f002 fd8b 	bl	200093b4 <__aeabi_dcmplt>
2000689e:	2800      	cmp	r0, #0
200068a0:	f040 83c7 	bne.w	20007032 <_dtoa_r+0xc02>
200068a4:	42b7      	cmp	r7, r6
200068a6:	f280 848b 	bge.w	200071c0 <_dtoa_r+0xd90>
200068aa:	f240 0300 	movw	r3, #0
200068ae:	4640      	mov	r0, r8
200068b0:	4649      	mov	r1, r9
200068b2:	2200      	movs	r2, #0
200068b4:	f2c4 0324 	movt	r3, #16420	; 0x4024
200068b8:	3501      	adds	r5, #1
200068ba:	f7fd f8d9 	bl	20003a70 <__aeabi_dmul>
200068be:	f240 0300 	movw	r3, #0
200068c2:	2200      	movs	r2, #0
200068c4:	f2c4 0324 	movt	r3, #16420	; 0x4024
200068c8:	4680      	mov	r8, r0
200068ca:	4689      	mov	r9, r1
200068cc:	4650      	mov	r0, sl
200068ce:	4659      	mov	r1, fp
200068d0:	f7fd f8ce 	bl	20003a70 <__aeabi_dmul>
200068d4:	468b      	mov	fp, r1
200068d6:	4682      	mov	sl, r0
200068d8:	f002 fd94 	bl	20009404 <__aeabi_d2iz>
200068dc:	4604      	mov	r4, r0
200068de:	f7fd f861 	bl	200039a4 <__aeabi_i2d>
200068e2:	3430      	adds	r4, #48	; 0x30
200068e4:	4602      	mov	r2, r0
200068e6:	460b      	mov	r3, r1
200068e8:	4650      	mov	r0, sl
200068ea:	4659      	mov	r1, fp
200068ec:	f7fc ff0c 	bl	20003708 <__aeabi_dsub>
200068f0:	9a10      	ldr	r2, [sp, #64]	; 0x40
200068f2:	464b      	mov	r3, r9
200068f4:	55d4      	strb	r4, [r2, r7]
200068f6:	4642      	mov	r2, r8
200068f8:	3701      	adds	r7, #1
200068fa:	4682      	mov	sl, r0
200068fc:	468b      	mov	fp, r1
200068fe:	f002 fd59 	bl	200093b4 <__aeabi_dcmplt>
20006902:	4652      	mov	r2, sl
20006904:	465b      	mov	r3, fp
20006906:	2800      	cmp	r0, #0
20006908:	d0be      	beq.n	20006888 <_dtoa_r+0x458>
2000690a:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
2000690e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20006910:	e1aa      	b.n	20006c68 <_dtoa_r+0x838>
20006912:	4640      	mov	r0, r8
20006914:	f7fd f846 	bl	200039a4 <__aeabi_i2d>
20006918:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
2000691c:	f7fd f8a8 	bl	20003a70 <__aeabi_dmul>
20006920:	f240 0300 	movw	r3, #0
20006924:	2200      	movs	r2, #0
20006926:	f2c4 031c 	movt	r3, #16412	; 0x401c
2000692a:	f7fc feef 	bl	2000370c <__adddf3>
2000692e:	9a08      	ldr	r2, [sp, #32]
20006930:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
20006934:	4680      	mov	r8, r0
20006936:	46a9      	mov	r9, r5
20006938:	2a00      	cmp	r2, #0
2000693a:	f040 82ec 	bne.w	20006f16 <_dtoa_r+0xae6>
2000693e:	f240 0300 	movw	r3, #0
20006942:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006946:	2200      	movs	r2, #0
20006948:	f2c4 0314 	movt	r3, #16404	; 0x4014
2000694c:	f7fc fedc 	bl	20003708 <__aeabi_dsub>
20006950:	4642      	mov	r2, r8
20006952:	462b      	mov	r3, r5
20006954:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006958:	f002 fd4a 	bl	200093f0 <__aeabi_dcmpgt>
2000695c:	2800      	cmp	r0, #0
2000695e:	f040 824a 	bne.w	20006df6 <_dtoa_r+0x9c6>
20006962:	4642      	mov	r2, r8
20006964:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006968:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
2000696c:	f002 fd22 	bl	200093b4 <__aeabi_dcmplt>
20006970:	2800      	cmp	r0, #0
20006972:	f040 81d5 	bne.w	20006d20 <_dtoa_r+0x8f0>
20006976:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
2000697a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
2000697c:	ea6f 0703 	mvn.w	r7, r3
20006980:	ea4f 77d7 	mov.w	r7, r7, lsr #31
20006984:	2e0e      	cmp	r6, #14
20006986:	bfcc      	ite	gt
20006988:	2700      	movgt	r7, #0
2000698a:	f007 0701 	andle.w	r7, r7, #1
2000698e:	2f00      	cmp	r7, #0
20006990:	f000 80b7 	beq.w	20006b02 <_dtoa_r+0x6d2>
20006994:	982b      	ldr	r0, [sp, #172]	; 0xac
20006996:	f649 73f8 	movw	r3, #40952	; 0x9ff8
2000699a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000699e:	9908      	ldr	r1, [sp, #32]
200069a0:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
200069a4:	0fc2      	lsrs	r2, r0, #31
200069a6:	2900      	cmp	r1, #0
200069a8:	bfcc      	ite	gt
200069aa:	2200      	movgt	r2, #0
200069ac:	f002 0201 	andle.w	r2, r2, #1
200069b0:	e9d3 0100 	ldrd	r0, r1, [r3]
200069b4:	e9cd 0104 	strd	r0, r1, [sp, #16]
200069b8:	2a00      	cmp	r2, #0
200069ba:	f040 81a0 	bne.w	20006cfe <_dtoa_r+0x8ce>
200069be:	4602      	mov	r2, r0
200069c0:	460b      	mov	r3, r1
200069c2:	4640      	mov	r0, r8
200069c4:	4649      	mov	r1, r9
200069c6:	f7fd f97d 	bl	20003cc4 <__aeabi_ddiv>
200069ca:	9d10      	ldr	r5, [sp, #64]	; 0x40
200069cc:	f002 fd1a 	bl	20009404 <__aeabi_d2iz>
200069d0:	4682      	mov	sl, r0
200069d2:	f7fc ffe7 	bl	200039a4 <__aeabi_i2d>
200069d6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
200069da:	f7fd f849 	bl	20003a70 <__aeabi_dmul>
200069de:	4602      	mov	r2, r0
200069e0:	460b      	mov	r3, r1
200069e2:	4640      	mov	r0, r8
200069e4:	4649      	mov	r1, r9
200069e6:	f7fc fe8f 	bl	20003708 <__aeabi_dsub>
200069ea:	f10a 0330 	add.w	r3, sl, #48	; 0x30
200069ee:	f805 3b01 	strb.w	r3, [r5], #1
200069f2:	9a08      	ldr	r2, [sp, #32]
200069f4:	2a01      	cmp	r2, #1
200069f6:	4680      	mov	r8, r0
200069f8:	4689      	mov	r9, r1
200069fa:	d052      	beq.n	20006aa2 <_dtoa_r+0x672>
200069fc:	f240 0300 	movw	r3, #0
20006a00:	2200      	movs	r2, #0
20006a02:	f2c4 0324 	movt	r3, #16420	; 0x4024
20006a06:	f7fd f833 	bl	20003a70 <__aeabi_dmul>
20006a0a:	2200      	movs	r2, #0
20006a0c:	2300      	movs	r3, #0
20006a0e:	e9cd 0106 	strd	r0, r1, [sp, #24]
20006a12:	f002 fcc5 	bl	200093a0 <__aeabi_dcmpeq>
20006a16:	2800      	cmp	r0, #0
20006a18:	f040 81eb 	bne.w	20006df2 <_dtoa_r+0x9c2>
20006a1c:	9810      	ldr	r0, [sp, #64]	; 0x40
20006a1e:	f04f 0801 	mov.w	r8, #1
20006a22:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
20006a26:	46a3      	mov	fp, r4
20006a28:	1c87      	adds	r7, r0, #2
20006a2a:	960f      	str	r6, [sp, #60]	; 0x3c
20006a2c:	f8dd 9020 	ldr.w	r9, [sp, #32]
20006a30:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
20006a34:	e00a      	b.n	20006a4c <_dtoa_r+0x61c>
20006a36:	f7fd f81b 	bl	20003a70 <__aeabi_dmul>
20006a3a:	2200      	movs	r2, #0
20006a3c:	2300      	movs	r3, #0
20006a3e:	4604      	mov	r4, r0
20006a40:	460d      	mov	r5, r1
20006a42:	f002 fcad 	bl	200093a0 <__aeabi_dcmpeq>
20006a46:	2800      	cmp	r0, #0
20006a48:	f040 81ce 	bne.w	20006de8 <_dtoa_r+0x9b8>
20006a4c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20006a50:	4620      	mov	r0, r4
20006a52:	4629      	mov	r1, r5
20006a54:	f108 0801 	add.w	r8, r8, #1
20006a58:	f7fd f934 	bl	20003cc4 <__aeabi_ddiv>
20006a5c:	463e      	mov	r6, r7
20006a5e:	f002 fcd1 	bl	20009404 <__aeabi_d2iz>
20006a62:	4682      	mov	sl, r0
20006a64:	f7fc ff9e 	bl	200039a4 <__aeabi_i2d>
20006a68:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20006a6c:	f7fd f800 	bl	20003a70 <__aeabi_dmul>
20006a70:	4602      	mov	r2, r0
20006a72:	460b      	mov	r3, r1
20006a74:	4620      	mov	r0, r4
20006a76:	4629      	mov	r1, r5
20006a78:	f7fc fe46 	bl	20003708 <__aeabi_dsub>
20006a7c:	2200      	movs	r2, #0
20006a7e:	f10a 0c30 	add.w	ip, sl, #48	; 0x30
20006a82:	f807 cc01 	strb.w	ip, [r7, #-1]
20006a86:	3701      	adds	r7, #1
20006a88:	45c1      	cmp	r9, r8
20006a8a:	f240 0300 	movw	r3, #0
20006a8e:	f2c4 0324 	movt	r3, #16420	; 0x4024
20006a92:	d1d0      	bne.n	20006a36 <_dtoa_r+0x606>
20006a94:	4635      	mov	r5, r6
20006a96:	465c      	mov	r4, fp
20006a98:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
20006a9a:	4680      	mov	r8, r0
20006a9c:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
20006aa0:	4689      	mov	r9, r1
20006aa2:	4642      	mov	r2, r8
20006aa4:	464b      	mov	r3, r9
20006aa6:	4640      	mov	r0, r8
20006aa8:	4649      	mov	r1, r9
20006aaa:	f7fc fe2f 	bl	2000370c <__adddf3>
20006aae:	4680      	mov	r8, r0
20006ab0:	4689      	mov	r9, r1
20006ab2:	4642      	mov	r2, r8
20006ab4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20006ab8:	464b      	mov	r3, r9
20006aba:	f002 fc7b 	bl	200093b4 <__aeabi_dcmplt>
20006abe:	b960      	cbnz	r0, 20006ada <_dtoa_r+0x6aa>
20006ac0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20006ac4:	4642      	mov	r2, r8
20006ac6:	464b      	mov	r3, r9
20006ac8:	f002 fc6a 	bl	200093a0 <__aeabi_dcmpeq>
20006acc:	2800      	cmp	r0, #0
20006ace:	f000 8190 	beq.w	20006df2 <_dtoa_r+0x9c2>
20006ad2:	f01a 0f01 	tst.w	sl, #1
20006ad6:	f000 818c 	beq.w	20006df2 <_dtoa_r+0x9c2>
20006ada:	9910      	ldr	r1, [sp, #64]	; 0x40
20006adc:	e000      	b.n	20006ae0 <_dtoa_r+0x6b0>
20006ade:	461d      	mov	r5, r3
20006ae0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20006ae4:	1e6b      	subs	r3, r5, #1
20006ae6:	2a39      	cmp	r2, #57	; 0x39
20006ae8:	f040 8367 	bne.w	200071ba <_dtoa_r+0xd8a>
20006aec:	428b      	cmp	r3, r1
20006aee:	d1f6      	bne.n	20006ade <_dtoa_r+0x6ae>
20006af0:	9910      	ldr	r1, [sp, #64]	; 0x40
20006af2:	2330      	movs	r3, #48	; 0x30
20006af4:	3601      	adds	r6, #1
20006af6:	2231      	movs	r2, #49	; 0x31
20006af8:	700b      	strb	r3, [r1, #0]
20006afa:	9b10      	ldr	r3, [sp, #64]	; 0x40
20006afc:	701a      	strb	r2, [r3, #0]
20006afe:	9612      	str	r6, [sp, #72]	; 0x48
20006b00:	e0b2      	b.n	20006c68 <_dtoa_r+0x838>
20006b02:	9a16      	ldr	r2, [sp, #88]	; 0x58
20006b04:	2a00      	cmp	r2, #0
20006b06:	f040 80df 	bne.w	20006cc8 <_dtoa_r+0x898>
20006b0a:	9f15      	ldr	r7, [sp, #84]	; 0x54
20006b0c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20006b0e:	920c      	str	r2, [sp, #48]	; 0x30
20006b10:	2d00      	cmp	r5, #0
20006b12:	bfd4      	ite	le
20006b14:	2300      	movle	r3, #0
20006b16:	2301      	movgt	r3, #1
20006b18:	f1ba 0f00 	cmp.w	sl, #0
20006b1c:	bfd4      	ite	le
20006b1e:	2300      	movle	r3, #0
20006b20:	f003 0301 	andgt.w	r3, r3, #1
20006b24:	b14b      	cbz	r3, 20006b3a <_dtoa_r+0x70a>
20006b26:	45aa      	cmp	sl, r5
20006b28:	bfb4      	ite	lt
20006b2a:	4653      	movlt	r3, sl
20006b2c:	462b      	movge	r3, r5
20006b2e:	980f      	ldr	r0, [sp, #60]	; 0x3c
20006b30:	ebc3 0a0a 	rsb	sl, r3, sl
20006b34:	1aed      	subs	r5, r5, r3
20006b36:	1ac0      	subs	r0, r0, r3
20006b38:	900f      	str	r0, [sp, #60]	; 0x3c
20006b3a:	9915      	ldr	r1, [sp, #84]	; 0x54
20006b3c:	2900      	cmp	r1, #0
20006b3e:	dd1c      	ble.n	20006b7a <_dtoa_r+0x74a>
20006b40:	9a16      	ldr	r2, [sp, #88]	; 0x58
20006b42:	2a00      	cmp	r2, #0
20006b44:	f000 82e9 	beq.w	2000711a <_dtoa_r+0xcea>
20006b48:	2f00      	cmp	r7, #0
20006b4a:	dd12      	ble.n	20006b72 <_dtoa_r+0x742>
20006b4c:	990c      	ldr	r1, [sp, #48]	; 0x30
20006b4e:	463a      	mov	r2, r7
20006b50:	4620      	mov	r0, r4
20006b52:	f001 fdbd 	bl	200086d0 <__pow5mult>
20006b56:	465a      	mov	r2, fp
20006b58:	900c      	str	r0, [sp, #48]	; 0x30
20006b5a:	4620      	mov	r0, r4
20006b5c:	990c      	ldr	r1, [sp, #48]	; 0x30
20006b5e:	f001 fccf 	bl	20008500 <__multiply>
20006b62:	4659      	mov	r1, fp
20006b64:	4603      	mov	r3, r0
20006b66:	4620      	mov	r0, r4
20006b68:	9303      	str	r3, [sp, #12]
20006b6a:	f001 fb35 	bl	200081d8 <_Bfree>
20006b6e:	9b03      	ldr	r3, [sp, #12]
20006b70:	469b      	mov	fp, r3
20006b72:	9b15      	ldr	r3, [sp, #84]	; 0x54
20006b74:	1bda      	subs	r2, r3, r7
20006b76:	f040 8311 	bne.w	2000719c <_dtoa_r+0xd6c>
20006b7a:	2101      	movs	r1, #1
20006b7c:	4620      	mov	r0, r4
20006b7e:	f001 fd59 	bl	20008634 <__i2b>
20006b82:	9006      	str	r0, [sp, #24]
20006b84:	9817      	ldr	r0, [sp, #92]	; 0x5c
20006b86:	2800      	cmp	r0, #0
20006b88:	dd05      	ble.n	20006b96 <_dtoa_r+0x766>
20006b8a:	9906      	ldr	r1, [sp, #24]
20006b8c:	4620      	mov	r0, r4
20006b8e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
20006b90:	f001 fd9e 	bl	200086d0 <__pow5mult>
20006b94:	9006      	str	r0, [sp, #24]
20006b96:	992a      	ldr	r1, [sp, #168]	; 0xa8
20006b98:	2901      	cmp	r1, #1
20006b9a:	f340 810a 	ble.w	20006db2 <_dtoa_r+0x982>
20006b9e:	2700      	movs	r7, #0
20006ba0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
20006ba2:	2b00      	cmp	r3, #0
20006ba4:	f040 8261 	bne.w	2000706a <_dtoa_r+0xc3a>
20006ba8:	2301      	movs	r3, #1
20006baa:	4453      	add	r3, sl
20006bac:	f013 031f 	ands.w	r3, r3, #31
20006bb0:	f040 812a 	bne.w	20006e08 <_dtoa_r+0x9d8>
20006bb4:	231c      	movs	r3, #28
20006bb6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20006bb8:	449a      	add	sl, r3
20006bba:	18ed      	adds	r5, r5, r3
20006bbc:	18d2      	adds	r2, r2, r3
20006bbe:	920f      	str	r2, [sp, #60]	; 0x3c
20006bc0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
20006bc2:	2b00      	cmp	r3, #0
20006bc4:	dd05      	ble.n	20006bd2 <_dtoa_r+0x7a2>
20006bc6:	4659      	mov	r1, fp
20006bc8:	461a      	mov	r2, r3
20006bca:	4620      	mov	r0, r4
20006bcc:	f001 fc3a 	bl	20008444 <__lshift>
20006bd0:	4683      	mov	fp, r0
20006bd2:	f1ba 0f00 	cmp.w	sl, #0
20006bd6:	dd05      	ble.n	20006be4 <_dtoa_r+0x7b4>
20006bd8:	9906      	ldr	r1, [sp, #24]
20006bda:	4652      	mov	r2, sl
20006bdc:	4620      	mov	r0, r4
20006bde:	f001 fc31 	bl	20008444 <__lshift>
20006be2:	9006      	str	r0, [sp, #24]
20006be4:	9818      	ldr	r0, [sp, #96]	; 0x60
20006be6:	2800      	cmp	r0, #0
20006be8:	f040 8229 	bne.w	2000703e <_dtoa_r+0xc0e>
20006bec:	982a      	ldr	r0, [sp, #168]	; 0xa8
20006bee:	9908      	ldr	r1, [sp, #32]
20006bf0:	2802      	cmp	r0, #2
20006bf2:	bfd4      	ite	le
20006bf4:	2300      	movle	r3, #0
20006bf6:	2301      	movgt	r3, #1
20006bf8:	2900      	cmp	r1, #0
20006bfa:	bfcc      	ite	gt
20006bfc:	2300      	movgt	r3, #0
20006bfe:	f003 0301 	andle.w	r3, r3, #1
20006c02:	2b00      	cmp	r3, #0
20006c04:	f000 810c 	beq.w	20006e20 <_dtoa_r+0x9f0>
20006c08:	2900      	cmp	r1, #0
20006c0a:	f040 808c 	bne.w	20006d26 <_dtoa_r+0x8f6>
20006c0e:	2205      	movs	r2, #5
20006c10:	9906      	ldr	r1, [sp, #24]
20006c12:	9b08      	ldr	r3, [sp, #32]
20006c14:	4620      	mov	r0, r4
20006c16:	f001 fd17 	bl	20008648 <__multadd>
20006c1a:	9006      	str	r0, [sp, #24]
20006c1c:	4658      	mov	r0, fp
20006c1e:	9906      	ldr	r1, [sp, #24]
20006c20:	f001 f9a0 	bl	20007f64 <__mcmp>
20006c24:	2800      	cmp	r0, #0
20006c26:	dd7e      	ble.n	20006d26 <_dtoa_r+0x8f6>
20006c28:	9d10      	ldr	r5, [sp, #64]	; 0x40
20006c2a:	3601      	adds	r6, #1
20006c2c:	2700      	movs	r7, #0
20006c2e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20006c32:	2331      	movs	r3, #49	; 0x31
20006c34:	f805 3b01 	strb.w	r3, [r5], #1
20006c38:	9906      	ldr	r1, [sp, #24]
20006c3a:	4620      	mov	r0, r4
20006c3c:	f001 facc 	bl	200081d8 <_Bfree>
20006c40:	f1ba 0f00 	cmp.w	sl, #0
20006c44:	f000 80d5 	beq.w	20006df2 <_dtoa_r+0x9c2>
20006c48:	1e3b      	subs	r3, r7, #0
20006c4a:	bf18      	it	ne
20006c4c:	2301      	movne	r3, #1
20006c4e:	4557      	cmp	r7, sl
20006c50:	bf0c      	ite	eq
20006c52:	2300      	moveq	r3, #0
20006c54:	f003 0301 	andne.w	r3, r3, #1
20006c58:	2b00      	cmp	r3, #0
20006c5a:	f040 80d0 	bne.w	20006dfe <_dtoa_r+0x9ce>
20006c5e:	4651      	mov	r1, sl
20006c60:	4620      	mov	r0, r4
20006c62:	f001 fab9 	bl	200081d8 <_Bfree>
20006c66:	9612      	str	r6, [sp, #72]	; 0x48
20006c68:	4620      	mov	r0, r4
20006c6a:	4659      	mov	r1, fp
20006c6c:	f001 fab4 	bl	200081d8 <_Bfree>
20006c70:	9a12      	ldr	r2, [sp, #72]	; 0x48
20006c72:	1c53      	adds	r3, r2, #1
20006c74:	2200      	movs	r2, #0
20006c76:	702a      	strb	r2, [r5, #0]
20006c78:	982c      	ldr	r0, [sp, #176]	; 0xb0
20006c7a:	992e      	ldr	r1, [sp, #184]	; 0xb8
20006c7c:	6003      	str	r3, [r0, #0]
20006c7e:	2900      	cmp	r1, #0
20006c80:	f000 81d4 	beq.w	2000702c <_dtoa_r+0xbfc>
20006c84:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
20006c86:	9810      	ldr	r0, [sp, #64]	; 0x40
20006c88:	6015      	str	r5, [r2, #0]
20006c8a:	e412      	b.n	200064b2 <_dtoa_r+0x82>
20006c8c:	2010      	movs	r0, #16
20006c8e:	f7fd f951 	bl	20003f34 <malloc>
20006c92:	60c6      	str	r6, [r0, #12]
20006c94:	6046      	str	r6, [r0, #4]
20006c96:	6086      	str	r6, [r0, #8]
20006c98:	6006      	str	r6, [r0, #0]
20006c9a:	4606      	mov	r6, r0
20006c9c:	6260      	str	r0, [r4, #36]	; 0x24
20006c9e:	f7ff bbd2 	b.w	20006446 <_dtoa_r+0x16>
20006ca2:	980f      	ldr	r0, [sp, #60]	; 0x3c
20006ca4:	4271      	negs	r1, r6
20006ca6:	2200      	movs	r2, #0
20006ca8:	9115      	str	r1, [sp, #84]	; 0x54
20006caa:	1b80      	subs	r0, r0, r6
20006cac:	9217      	str	r2, [sp, #92]	; 0x5c
20006cae:	900f      	str	r0, [sp, #60]	; 0x3c
20006cb0:	e48a      	b.n	200065c8 <_dtoa_r+0x198>
20006cb2:	2100      	movs	r1, #0
20006cb4:	3e01      	subs	r6, #1
20006cb6:	9118      	str	r1, [sp, #96]	; 0x60
20006cb8:	e472      	b.n	200065a0 <_dtoa_r+0x170>
20006cba:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
20006cbe:	f04f 0802 	mov.w	r8, #2
20006cc2:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
20006cc6:	e521      	b.n	2000670c <_dtoa_r+0x2dc>
20006cc8:	982a      	ldr	r0, [sp, #168]	; 0xa8
20006cca:	2801      	cmp	r0, #1
20006ccc:	f340 826c 	ble.w	200071a8 <_dtoa_r+0xd78>
20006cd0:	9a08      	ldr	r2, [sp, #32]
20006cd2:	9815      	ldr	r0, [sp, #84]	; 0x54
20006cd4:	1e53      	subs	r3, r2, #1
20006cd6:	4298      	cmp	r0, r3
20006cd8:	f2c0 8258 	blt.w	2000718c <_dtoa_r+0xd5c>
20006cdc:	1ac7      	subs	r7, r0, r3
20006cde:	9b08      	ldr	r3, [sp, #32]
20006ce0:	2b00      	cmp	r3, #0
20006ce2:	bfa8      	it	ge
20006ce4:	9d0f      	ldrge	r5, [sp, #60]	; 0x3c
20006ce6:	f2c0 8273 	blt.w	200071d0 <_dtoa_r+0xda0>
20006cea:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20006cec:	4620      	mov	r0, r4
20006cee:	2101      	movs	r1, #1
20006cf0:	449a      	add	sl, r3
20006cf2:	18d2      	adds	r2, r2, r3
20006cf4:	920f      	str	r2, [sp, #60]	; 0x3c
20006cf6:	f001 fc9d 	bl	20008634 <__i2b>
20006cfa:	900c      	str	r0, [sp, #48]	; 0x30
20006cfc:	e708      	b.n	20006b10 <_dtoa_r+0x6e0>
20006cfe:	9b08      	ldr	r3, [sp, #32]
20006d00:	b973      	cbnz	r3, 20006d20 <_dtoa_r+0x8f0>
20006d02:	f240 0300 	movw	r3, #0
20006d06:	2200      	movs	r2, #0
20006d08:	f2c4 0314 	movt	r3, #16404	; 0x4014
20006d0c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20006d10:	f7fc feae 	bl	20003a70 <__aeabi_dmul>
20006d14:	4642      	mov	r2, r8
20006d16:	464b      	mov	r3, r9
20006d18:	f002 fb60 	bl	200093dc <__aeabi_dcmpge>
20006d1c:	2800      	cmp	r0, #0
20006d1e:	d06a      	beq.n	20006df6 <_dtoa_r+0x9c6>
20006d20:	2200      	movs	r2, #0
20006d22:	9206      	str	r2, [sp, #24]
20006d24:	920c      	str	r2, [sp, #48]	; 0x30
20006d26:	9b2b      	ldr	r3, [sp, #172]	; 0xac
20006d28:	2700      	movs	r7, #0
20006d2a:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20006d2e:	43de      	mvns	r6, r3
20006d30:	9d10      	ldr	r5, [sp, #64]	; 0x40
20006d32:	e781      	b.n	20006c38 <_dtoa_r+0x808>
20006d34:	2100      	movs	r1, #0
20006d36:	9116      	str	r1, [sp, #88]	; 0x58
20006d38:	982b      	ldr	r0, [sp, #172]	; 0xac
20006d3a:	2800      	cmp	r0, #0
20006d3c:	f340 819f 	ble.w	2000707e <_dtoa_r+0xc4e>
20006d40:	982b      	ldr	r0, [sp, #172]	; 0xac
20006d42:	4601      	mov	r1, r0
20006d44:	9011      	str	r0, [sp, #68]	; 0x44
20006d46:	9008      	str	r0, [sp, #32]
20006d48:	6a65      	ldr	r5, [r4, #36]	; 0x24
20006d4a:	2200      	movs	r2, #0
20006d4c:	2917      	cmp	r1, #23
20006d4e:	606a      	str	r2, [r5, #4]
20006d50:	f240 82ab 	bls.w	200072aa <_dtoa_r+0xe7a>
20006d54:	2304      	movs	r3, #4
20006d56:	005b      	lsls	r3, r3, #1
20006d58:	3201      	adds	r2, #1
20006d5a:	f103 0014 	add.w	r0, r3, #20
20006d5e:	4288      	cmp	r0, r1
20006d60:	d9f9      	bls.n	20006d56 <_dtoa_r+0x926>
20006d62:	9b08      	ldr	r3, [sp, #32]
20006d64:	606a      	str	r2, [r5, #4]
20006d66:	2b0e      	cmp	r3, #14
20006d68:	bf8c      	ite	hi
20006d6a:	2700      	movhi	r7, #0
20006d6c:	f007 0701 	andls.w	r7, r7, #1
20006d70:	e49d      	b.n	200066ae <_dtoa_r+0x27e>
20006d72:	2201      	movs	r2, #1
20006d74:	9216      	str	r2, [sp, #88]	; 0x58
20006d76:	9b2b      	ldr	r3, [sp, #172]	; 0xac
20006d78:	18f3      	adds	r3, r6, r3
20006d7a:	9311      	str	r3, [sp, #68]	; 0x44
20006d7c:	1c59      	adds	r1, r3, #1
20006d7e:	2900      	cmp	r1, #0
20006d80:	bfc8      	it	gt
20006d82:	9108      	strgt	r1, [sp, #32]
20006d84:	dce0      	bgt.n	20006d48 <_dtoa_r+0x918>
20006d86:	290e      	cmp	r1, #14
20006d88:	bf8c      	ite	hi
20006d8a:	2700      	movhi	r7, #0
20006d8c:	f007 0701 	andls.w	r7, r7, #1
20006d90:	9108      	str	r1, [sp, #32]
20006d92:	e489      	b.n	200066a8 <_dtoa_r+0x278>
20006d94:	2301      	movs	r3, #1
20006d96:	9316      	str	r3, [sp, #88]	; 0x58
20006d98:	e7ce      	b.n	20006d38 <_dtoa_r+0x908>
20006d9a:	2200      	movs	r2, #0
20006d9c:	9216      	str	r2, [sp, #88]	; 0x58
20006d9e:	e7ea      	b.n	20006d76 <_dtoa_r+0x946>
20006da0:	f04f 33ff 	mov.w	r3, #4294967295
20006da4:	2700      	movs	r7, #0
20006da6:	2001      	movs	r0, #1
20006da8:	9311      	str	r3, [sp, #68]	; 0x44
20006daa:	9016      	str	r0, [sp, #88]	; 0x58
20006dac:	9308      	str	r3, [sp, #32]
20006dae:	972b      	str	r7, [sp, #172]	; 0xac
20006db0:	e47a      	b.n	200066a8 <_dtoa_r+0x278>
20006db2:	f1b8 0f00 	cmp.w	r8, #0
20006db6:	f47f aef2 	bne.w	20006b9e <_dtoa_r+0x76e>
20006dba:	f029 437f 	bic.w	r3, r9, #4278190080	; 0xff000000
20006dbe:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20006dc2:	2b00      	cmp	r3, #0
20006dc4:	f47f aeeb 	bne.w	20006b9e <_dtoa_r+0x76e>
20006dc8:	f240 0300 	movw	r3, #0
20006dcc:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
20006dd0:	ea09 0303 	and.w	r3, r9, r3
20006dd4:	2b00      	cmp	r3, #0
20006dd6:	f43f aee2 	beq.w	20006b9e <_dtoa_r+0x76e>
20006dda:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20006ddc:	f10a 0a01 	add.w	sl, sl, #1
20006de0:	2701      	movs	r7, #1
20006de2:	3201      	adds	r2, #1
20006de4:	920f      	str	r2, [sp, #60]	; 0x3c
20006de6:	e6db      	b.n	20006ba0 <_dtoa_r+0x770>
20006de8:	4635      	mov	r5, r6
20006dea:	465c      	mov	r4, fp
20006dec:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
20006dee:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
20006df2:	9612      	str	r6, [sp, #72]	; 0x48
20006df4:	e738      	b.n	20006c68 <_dtoa_r+0x838>
20006df6:	2000      	movs	r0, #0
20006df8:	9006      	str	r0, [sp, #24]
20006dfa:	900c      	str	r0, [sp, #48]	; 0x30
20006dfc:	e714      	b.n	20006c28 <_dtoa_r+0x7f8>
20006dfe:	4639      	mov	r1, r7
20006e00:	4620      	mov	r0, r4
20006e02:	f001 f9e9 	bl	200081d8 <_Bfree>
20006e06:	e72a      	b.n	20006c5e <_dtoa_r+0x82e>
20006e08:	f1c3 0320 	rsb	r3, r3, #32
20006e0c:	2b04      	cmp	r3, #4
20006e0e:	f340 8254 	ble.w	200072ba <_dtoa_r+0xe8a>
20006e12:	990f      	ldr	r1, [sp, #60]	; 0x3c
20006e14:	3b04      	subs	r3, #4
20006e16:	449a      	add	sl, r3
20006e18:	18ed      	adds	r5, r5, r3
20006e1a:	18c9      	adds	r1, r1, r3
20006e1c:	910f      	str	r1, [sp, #60]	; 0x3c
20006e1e:	e6cf      	b.n	20006bc0 <_dtoa_r+0x790>
20006e20:	9916      	ldr	r1, [sp, #88]	; 0x58
20006e22:	2900      	cmp	r1, #0
20006e24:	f000 8131 	beq.w	2000708a <_dtoa_r+0xc5a>
20006e28:	2d00      	cmp	r5, #0
20006e2a:	dd05      	ble.n	20006e38 <_dtoa_r+0xa08>
20006e2c:	990c      	ldr	r1, [sp, #48]	; 0x30
20006e2e:	462a      	mov	r2, r5
20006e30:	4620      	mov	r0, r4
20006e32:	f001 fb07 	bl	20008444 <__lshift>
20006e36:	900c      	str	r0, [sp, #48]	; 0x30
20006e38:	2f00      	cmp	r7, #0
20006e3a:	f040 81ea 	bne.w	20007212 <_dtoa_r+0xde2>
20006e3e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20006e42:	9d10      	ldr	r5, [sp, #64]	; 0x40
20006e44:	2301      	movs	r3, #1
20006e46:	f008 0001 	and.w	r0, r8, #1
20006e4a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
20006e4c:	9011      	str	r0, [sp, #68]	; 0x44
20006e4e:	950f      	str	r5, [sp, #60]	; 0x3c
20006e50:	461d      	mov	r5, r3
20006e52:	960c      	str	r6, [sp, #48]	; 0x30
20006e54:	9906      	ldr	r1, [sp, #24]
20006e56:	4658      	mov	r0, fp
20006e58:	f7ff fa5a 	bl	20006310 <quorem>
20006e5c:	4639      	mov	r1, r7
20006e5e:	3030      	adds	r0, #48	; 0x30
20006e60:	900b      	str	r0, [sp, #44]	; 0x2c
20006e62:	4658      	mov	r0, fp
20006e64:	f001 f87e 	bl	20007f64 <__mcmp>
20006e68:	9906      	ldr	r1, [sp, #24]
20006e6a:	4652      	mov	r2, sl
20006e6c:	4606      	mov	r6, r0
20006e6e:	4620      	mov	r0, r4
20006e70:	f001 fa6c 	bl	2000834c <__mdiff>
20006e74:	68c3      	ldr	r3, [r0, #12]
20006e76:	4680      	mov	r8, r0
20006e78:	2b00      	cmp	r3, #0
20006e7a:	d03d      	beq.n	20006ef8 <_dtoa_r+0xac8>
20006e7c:	f04f 0901 	mov.w	r9, #1
20006e80:	4641      	mov	r1, r8
20006e82:	4620      	mov	r0, r4
20006e84:	f001 f9a8 	bl	200081d8 <_Bfree>
20006e88:	992a      	ldr	r1, [sp, #168]	; 0xa8
20006e8a:	ea59 0101 	orrs.w	r1, r9, r1
20006e8e:	d103      	bne.n	20006e98 <_dtoa_r+0xa68>
20006e90:	9a11      	ldr	r2, [sp, #68]	; 0x44
20006e92:	2a00      	cmp	r2, #0
20006e94:	f000 81eb 	beq.w	2000726e <_dtoa_r+0xe3e>
20006e98:	2e00      	cmp	r6, #0
20006e9a:	f2c0 819e 	blt.w	200071da <_dtoa_r+0xdaa>
20006e9e:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
20006ea0:	4332      	orrs	r2, r6
20006ea2:	d103      	bne.n	20006eac <_dtoa_r+0xa7c>
20006ea4:	9b11      	ldr	r3, [sp, #68]	; 0x44
20006ea6:	2b00      	cmp	r3, #0
20006ea8:	f000 8197 	beq.w	200071da <_dtoa_r+0xdaa>
20006eac:	f1b9 0f00 	cmp.w	r9, #0
20006eb0:	f300 81ce 	bgt.w	20007250 <_dtoa_r+0xe20>
20006eb4:	990f      	ldr	r1, [sp, #60]	; 0x3c
20006eb6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20006eb8:	f801 2b01 	strb.w	r2, [r1], #1
20006ebc:	9b08      	ldr	r3, [sp, #32]
20006ebe:	910f      	str	r1, [sp, #60]	; 0x3c
20006ec0:	429d      	cmp	r5, r3
20006ec2:	f000 81c2 	beq.w	2000724a <_dtoa_r+0xe1a>
20006ec6:	4659      	mov	r1, fp
20006ec8:	220a      	movs	r2, #10
20006eca:	2300      	movs	r3, #0
20006ecc:	4620      	mov	r0, r4
20006ece:	f001 fbbb 	bl	20008648 <__multadd>
20006ed2:	4557      	cmp	r7, sl
20006ed4:	4639      	mov	r1, r7
20006ed6:	4683      	mov	fp, r0
20006ed8:	d014      	beq.n	20006f04 <_dtoa_r+0xad4>
20006eda:	220a      	movs	r2, #10
20006edc:	2300      	movs	r3, #0
20006ede:	4620      	mov	r0, r4
20006ee0:	3501      	adds	r5, #1
20006ee2:	f001 fbb1 	bl	20008648 <__multadd>
20006ee6:	4651      	mov	r1, sl
20006ee8:	220a      	movs	r2, #10
20006eea:	2300      	movs	r3, #0
20006eec:	4607      	mov	r7, r0
20006eee:	4620      	mov	r0, r4
20006ef0:	f001 fbaa 	bl	20008648 <__multadd>
20006ef4:	4682      	mov	sl, r0
20006ef6:	e7ad      	b.n	20006e54 <_dtoa_r+0xa24>
20006ef8:	4658      	mov	r0, fp
20006efa:	4641      	mov	r1, r8
20006efc:	f001 f832 	bl	20007f64 <__mcmp>
20006f00:	4681      	mov	r9, r0
20006f02:	e7bd      	b.n	20006e80 <_dtoa_r+0xa50>
20006f04:	4620      	mov	r0, r4
20006f06:	220a      	movs	r2, #10
20006f08:	2300      	movs	r3, #0
20006f0a:	3501      	adds	r5, #1
20006f0c:	f001 fb9c 	bl	20008648 <__multadd>
20006f10:	4607      	mov	r7, r0
20006f12:	4682      	mov	sl, r0
20006f14:	e79e      	b.n	20006e54 <_dtoa_r+0xa24>
20006f16:	9612      	str	r6, [sp, #72]	; 0x48
20006f18:	f8dd c020 	ldr.w	ip, [sp, #32]
20006f1c:	e459      	b.n	200067d2 <_dtoa_r+0x3a2>
20006f1e:	4275      	negs	r5, r6
20006f20:	2d00      	cmp	r5, #0
20006f22:	f040 8101 	bne.w	20007128 <_dtoa_r+0xcf8>
20006f26:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20006f2a:	f04f 0802 	mov.w	r8, #2
20006f2e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006f32:	e40c      	b.n	2000674e <_dtoa_r+0x31e>
20006f34:	f649 71f8 	movw	r1, #40952	; 0x9ff8
20006f38:	4642      	mov	r2, r8
20006f3a:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006f3e:	464b      	mov	r3, r9
20006f40:	eb01 01cc 	add.w	r1, r1, ip, lsl #3
20006f44:	f8cd c00c 	str.w	ip, [sp, #12]
20006f48:	9d10      	ldr	r5, [sp, #64]	; 0x40
20006f4a:	e951 0102 	ldrd	r0, r1, [r1, #-8]
20006f4e:	f7fc fd8f 	bl	20003a70 <__aeabi_dmul>
20006f52:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
20006f56:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006f5a:	f002 fa53 	bl	20009404 <__aeabi_d2iz>
20006f5e:	4607      	mov	r7, r0
20006f60:	f7fc fd20 	bl	200039a4 <__aeabi_i2d>
20006f64:	460b      	mov	r3, r1
20006f66:	4602      	mov	r2, r0
20006f68:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006f6c:	f7fc fbcc 	bl	20003708 <__aeabi_dsub>
20006f70:	f107 0330 	add.w	r3, r7, #48	; 0x30
20006f74:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006f78:	f805 3b01 	strb.w	r3, [r5], #1
20006f7c:	f8dd c00c 	ldr.w	ip, [sp, #12]
20006f80:	f1bc 0f01 	cmp.w	ip, #1
20006f84:	d029      	beq.n	20006fda <_dtoa_r+0xbaa>
20006f86:	46d1      	mov	r9, sl
20006f88:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006f8c:	46b2      	mov	sl, r6
20006f8e:	9e10      	ldr	r6, [sp, #64]	; 0x40
20006f90:	951c      	str	r5, [sp, #112]	; 0x70
20006f92:	2701      	movs	r7, #1
20006f94:	4665      	mov	r5, ip
20006f96:	46a0      	mov	r8, r4
20006f98:	f240 0300 	movw	r3, #0
20006f9c:	2200      	movs	r2, #0
20006f9e:	f2c4 0324 	movt	r3, #16420	; 0x4024
20006fa2:	f7fc fd65 	bl	20003a70 <__aeabi_dmul>
20006fa6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006faa:	f002 fa2b 	bl	20009404 <__aeabi_d2iz>
20006fae:	4604      	mov	r4, r0
20006fb0:	f7fc fcf8 	bl	200039a4 <__aeabi_i2d>
20006fb4:	3430      	adds	r4, #48	; 0x30
20006fb6:	4602      	mov	r2, r0
20006fb8:	460b      	mov	r3, r1
20006fba:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006fbe:	f7fc fba3 	bl	20003708 <__aeabi_dsub>
20006fc2:	55f4      	strb	r4, [r6, r7]
20006fc4:	3701      	adds	r7, #1
20006fc6:	42af      	cmp	r7, r5
20006fc8:	d1e6      	bne.n	20006f98 <_dtoa_r+0xb68>
20006fca:	9d1c      	ldr	r5, [sp, #112]	; 0x70
20006fcc:	3f01      	subs	r7, #1
20006fce:	4656      	mov	r6, sl
20006fd0:	4644      	mov	r4, r8
20006fd2:	46ca      	mov	sl, r9
20006fd4:	19ed      	adds	r5, r5, r7
20006fd6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006fda:	f240 0300 	movw	r3, #0
20006fde:	2200      	movs	r2, #0
20006fe0:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
20006fe4:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
20006fe8:	f7fc fb90 	bl	2000370c <__adddf3>
20006fec:	4602      	mov	r2, r0
20006fee:	460b      	mov	r3, r1
20006ff0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006ff4:	f002 f9fc 	bl	200093f0 <__aeabi_dcmpgt>
20006ff8:	b9f0      	cbnz	r0, 20007038 <_dtoa_r+0xc08>
20006ffa:	f240 0100 	movw	r1, #0
20006ffe:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
20007002:	2000      	movs	r0, #0
20007004:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
20007008:	f7fc fb7e 	bl	20003708 <__aeabi_dsub>
2000700c:	4602      	mov	r2, r0
2000700e:	460b      	mov	r3, r1
20007010:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20007014:	f002 f9ce 	bl	200093b4 <__aeabi_dcmplt>
20007018:	2800      	cmp	r0, #0
2000701a:	f43f acac 	beq.w	20006976 <_dtoa_r+0x546>
2000701e:	462b      	mov	r3, r5
20007020:	461d      	mov	r5, r3
20007022:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
20007026:	2a30      	cmp	r2, #48	; 0x30
20007028:	d0fa      	beq.n	20007020 <_dtoa_r+0xbf0>
2000702a:	e61d      	b.n	20006c68 <_dtoa_r+0x838>
2000702c:	9810      	ldr	r0, [sp, #64]	; 0x40
2000702e:	f7ff ba40 	b.w	200064b2 <_dtoa_r+0x82>
20007032:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
20007036:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20007038:	9e12      	ldr	r6, [sp, #72]	; 0x48
2000703a:	9910      	ldr	r1, [sp, #64]	; 0x40
2000703c:	e550      	b.n	20006ae0 <_dtoa_r+0x6b0>
2000703e:	4658      	mov	r0, fp
20007040:	9906      	ldr	r1, [sp, #24]
20007042:	f000 ff8f 	bl	20007f64 <__mcmp>
20007046:	2800      	cmp	r0, #0
20007048:	f6bf add0 	bge.w	20006bec <_dtoa_r+0x7bc>
2000704c:	4659      	mov	r1, fp
2000704e:	4620      	mov	r0, r4
20007050:	220a      	movs	r2, #10
20007052:	2300      	movs	r3, #0
20007054:	f001 faf8 	bl	20008648 <__multadd>
20007058:	9916      	ldr	r1, [sp, #88]	; 0x58
2000705a:	3e01      	subs	r6, #1
2000705c:	4683      	mov	fp, r0
2000705e:	2900      	cmp	r1, #0
20007060:	f040 8119 	bne.w	20007296 <_dtoa_r+0xe66>
20007064:	9a11      	ldr	r2, [sp, #68]	; 0x44
20007066:	9208      	str	r2, [sp, #32]
20007068:	e5c0      	b.n	20006bec <_dtoa_r+0x7bc>
2000706a:	9806      	ldr	r0, [sp, #24]
2000706c:	6903      	ldr	r3, [r0, #16]
2000706e:	eb00 0383 	add.w	r3, r0, r3, lsl #2
20007072:	6918      	ldr	r0, [r3, #16]
20007074:	f000 ff24 	bl	20007ec0 <__hi0bits>
20007078:	f1c0 0320 	rsb	r3, r0, #32
2000707c:	e595      	b.n	20006baa <_dtoa_r+0x77a>
2000707e:	2101      	movs	r1, #1
20007080:	9111      	str	r1, [sp, #68]	; 0x44
20007082:	9108      	str	r1, [sp, #32]
20007084:	912b      	str	r1, [sp, #172]	; 0xac
20007086:	f7ff bb0f 	b.w	200066a8 <_dtoa_r+0x278>
2000708a:	9d10      	ldr	r5, [sp, #64]	; 0x40
2000708c:	46b1      	mov	r9, r6
2000708e:	9f16      	ldr	r7, [sp, #88]	; 0x58
20007090:	46aa      	mov	sl, r5
20007092:	f8dd 8018 	ldr.w	r8, [sp, #24]
20007096:	9e08      	ldr	r6, [sp, #32]
20007098:	e002      	b.n	200070a0 <_dtoa_r+0xc70>
2000709a:	f001 fad5 	bl	20008648 <__multadd>
2000709e:	4683      	mov	fp, r0
200070a0:	4641      	mov	r1, r8
200070a2:	4658      	mov	r0, fp
200070a4:	f7ff f934 	bl	20006310 <quorem>
200070a8:	3501      	adds	r5, #1
200070aa:	220a      	movs	r2, #10
200070ac:	2300      	movs	r3, #0
200070ae:	4659      	mov	r1, fp
200070b0:	f100 0c30 	add.w	ip, r0, #48	; 0x30
200070b4:	f80a c007 	strb.w	ip, [sl, r7]
200070b8:	3701      	adds	r7, #1
200070ba:	4620      	mov	r0, r4
200070bc:	42be      	cmp	r6, r7
200070be:	dcec      	bgt.n	2000709a <_dtoa_r+0xc6a>
200070c0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
200070c4:	464e      	mov	r6, r9
200070c6:	2700      	movs	r7, #0
200070c8:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
200070cc:	4659      	mov	r1, fp
200070ce:	2201      	movs	r2, #1
200070d0:	4620      	mov	r0, r4
200070d2:	f001 f9b7 	bl	20008444 <__lshift>
200070d6:	9906      	ldr	r1, [sp, #24]
200070d8:	4683      	mov	fp, r0
200070da:	f000 ff43 	bl	20007f64 <__mcmp>
200070de:	2800      	cmp	r0, #0
200070e0:	dd0f      	ble.n	20007102 <_dtoa_r+0xcd2>
200070e2:	9910      	ldr	r1, [sp, #64]	; 0x40
200070e4:	e000      	b.n	200070e8 <_dtoa_r+0xcb8>
200070e6:	461d      	mov	r5, r3
200070e8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
200070ec:	1e6b      	subs	r3, r5, #1
200070ee:	2a39      	cmp	r2, #57	; 0x39
200070f0:	f040 808c 	bne.w	2000720c <_dtoa_r+0xddc>
200070f4:	428b      	cmp	r3, r1
200070f6:	d1f6      	bne.n	200070e6 <_dtoa_r+0xcb6>
200070f8:	9910      	ldr	r1, [sp, #64]	; 0x40
200070fa:	2331      	movs	r3, #49	; 0x31
200070fc:	3601      	adds	r6, #1
200070fe:	700b      	strb	r3, [r1, #0]
20007100:	e59a      	b.n	20006c38 <_dtoa_r+0x808>
20007102:	d103      	bne.n	2000710c <_dtoa_r+0xcdc>
20007104:	980b      	ldr	r0, [sp, #44]	; 0x2c
20007106:	f010 0f01 	tst.w	r0, #1
2000710a:	d1ea      	bne.n	200070e2 <_dtoa_r+0xcb2>
2000710c:	462b      	mov	r3, r5
2000710e:	461d      	mov	r5, r3
20007110:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
20007114:	2a30      	cmp	r2, #48	; 0x30
20007116:	d0fa      	beq.n	2000710e <_dtoa_r+0xcde>
20007118:	e58e      	b.n	20006c38 <_dtoa_r+0x808>
2000711a:	4659      	mov	r1, fp
2000711c:	9a15      	ldr	r2, [sp, #84]	; 0x54
2000711e:	4620      	mov	r0, r4
20007120:	f001 fad6 	bl	200086d0 <__pow5mult>
20007124:	4683      	mov	fp, r0
20007126:	e528      	b.n	20006b7a <_dtoa_r+0x74a>
20007128:	f005 030f 	and.w	r3, r5, #15
2000712c:	f649 72f8 	movw	r2, #40952	; 0x9ff8
20007130:	f2c2 0200 	movt	r2, #8192	; 0x2000
20007134:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20007138:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
2000713c:	e9d3 2300 	ldrd	r2, r3, [r3]
20007140:	f7fc fc96 	bl	20003a70 <__aeabi_dmul>
20007144:	112d      	asrs	r5, r5, #4
20007146:	bf08      	it	eq
20007148:	f04f 0802 	moveq.w	r8, #2
2000714c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20007150:	f43f aafd 	beq.w	2000674e <_dtoa_r+0x31e>
20007154:	f24a 07d0 	movw	r7, #41168	; 0xa0d0
20007158:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
2000715c:	f04f 0802 	mov.w	r8, #2
20007160:	f2c2 0700 	movt	r7, #8192	; 0x2000
20007164:	f015 0f01 	tst.w	r5, #1
20007168:	4610      	mov	r0, r2
2000716a:	4619      	mov	r1, r3
2000716c:	d007      	beq.n	2000717e <_dtoa_r+0xd4e>
2000716e:	e9d7 2300 	ldrd	r2, r3, [r7]
20007172:	f108 0801 	add.w	r8, r8, #1
20007176:	f7fc fc7b 	bl	20003a70 <__aeabi_dmul>
2000717a:	4602      	mov	r2, r0
2000717c:	460b      	mov	r3, r1
2000717e:	3708      	adds	r7, #8
20007180:	106d      	asrs	r5, r5, #1
20007182:	d1ef      	bne.n	20007164 <_dtoa_r+0xd34>
20007184:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
20007188:	f7ff bae1 	b.w	2000674e <_dtoa_r+0x31e>
2000718c:	9915      	ldr	r1, [sp, #84]	; 0x54
2000718e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
20007190:	1a5b      	subs	r3, r3, r1
20007192:	18c9      	adds	r1, r1, r3
20007194:	18d2      	adds	r2, r2, r3
20007196:	9115      	str	r1, [sp, #84]	; 0x54
20007198:	9217      	str	r2, [sp, #92]	; 0x5c
2000719a:	e5a0      	b.n	20006cde <_dtoa_r+0x8ae>
2000719c:	4659      	mov	r1, fp
2000719e:	4620      	mov	r0, r4
200071a0:	f001 fa96 	bl	200086d0 <__pow5mult>
200071a4:	4683      	mov	fp, r0
200071a6:	e4e8      	b.n	20006b7a <_dtoa_r+0x74a>
200071a8:	9919      	ldr	r1, [sp, #100]	; 0x64
200071aa:	2900      	cmp	r1, #0
200071ac:	d047      	beq.n	2000723e <_dtoa_r+0xe0e>
200071ae:	f503 6386 	add.w	r3, r3, #1072	; 0x430
200071b2:	9f15      	ldr	r7, [sp, #84]	; 0x54
200071b4:	3303      	adds	r3, #3
200071b6:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
200071b8:	e597      	b.n	20006cea <_dtoa_r+0x8ba>
200071ba:	3201      	adds	r2, #1
200071bc:	b2d2      	uxtb	r2, r2
200071be:	e49d      	b.n	20006afc <_dtoa_r+0x6cc>
200071c0:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
200071c4:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
200071c8:	9e1d      	ldr	r6, [sp, #116]	; 0x74
200071ca:	9c0c      	ldr	r4, [sp, #48]	; 0x30
200071cc:	f7ff bbd3 	b.w	20006976 <_dtoa_r+0x546>
200071d0:	990f      	ldr	r1, [sp, #60]	; 0x3c
200071d2:	2300      	movs	r3, #0
200071d4:	9808      	ldr	r0, [sp, #32]
200071d6:	1a0d      	subs	r5, r1, r0
200071d8:	e587      	b.n	20006cea <_dtoa_r+0x8ba>
200071da:	f1b9 0f00 	cmp.w	r9, #0
200071de:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
200071e0:	9e0c      	ldr	r6, [sp, #48]	; 0x30
200071e2:	dd0f      	ble.n	20007204 <_dtoa_r+0xdd4>
200071e4:	4659      	mov	r1, fp
200071e6:	2201      	movs	r2, #1
200071e8:	4620      	mov	r0, r4
200071ea:	f001 f92b 	bl	20008444 <__lshift>
200071ee:	9906      	ldr	r1, [sp, #24]
200071f0:	4683      	mov	fp, r0
200071f2:	f000 feb7 	bl	20007f64 <__mcmp>
200071f6:	2800      	cmp	r0, #0
200071f8:	dd47      	ble.n	2000728a <_dtoa_r+0xe5a>
200071fa:	990b      	ldr	r1, [sp, #44]	; 0x2c
200071fc:	2939      	cmp	r1, #57	; 0x39
200071fe:	d031      	beq.n	20007264 <_dtoa_r+0xe34>
20007200:	3101      	adds	r1, #1
20007202:	910b      	str	r1, [sp, #44]	; 0x2c
20007204:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20007206:	f805 2b01 	strb.w	r2, [r5], #1
2000720a:	e515      	b.n	20006c38 <_dtoa_r+0x808>
2000720c:	3201      	adds	r2, #1
2000720e:	701a      	strb	r2, [r3, #0]
20007210:	e512      	b.n	20006c38 <_dtoa_r+0x808>
20007212:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20007214:	4620      	mov	r0, r4
20007216:	6851      	ldr	r1, [r2, #4]
20007218:	f000 fffa 	bl	20008210 <_Balloc>
2000721c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
2000721e:	f103 010c 	add.w	r1, r3, #12
20007222:	691a      	ldr	r2, [r3, #16]
20007224:	3202      	adds	r2, #2
20007226:	0092      	lsls	r2, r2, #2
20007228:	4605      	mov	r5, r0
2000722a:	300c      	adds	r0, #12
2000722c:	f7fd f95c 	bl	200044e8 <memcpy>
20007230:	4620      	mov	r0, r4
20007232:	4629      	mov	r1, r5
20007234:	2201      	movs	r2, #1
20007236:	f001 f905 	bl	20008444 <__lshift>
2000723a:	4682      	mov	sl, r0
2000723c:	e601      	b.n	20006e42 <_dtoa_r+0xa12>
2000723e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
20007240:	9f15      	ldr	r7, [sp, #84]	; 0x54
20007242:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20007244:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
20007248:	e54f      	b.n	20006cea <_dtoa_r+0x8ba>
2000724a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
2000724c:	9e0c      	ldr	r6, [sp, #48]	; 0x30
2000724e:	e73d      	b.n	200070cc <_dtoa_r+0xc9c>
20007250:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20007252:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20007254:	2b39      	cmp	r3, #57	; 0x39
20007256:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20007258:	d004      	beq.n	20007264 <_dtoa_r+0xe34>
2000725a:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000725c:	1c43      	adds	r3, r0, #1
2000725e:	f805 3b01 	strb.w	r3, [r5], #1
20007262:	e4e9      	b.n	20006c38 <_dtoa_r+0x808>
20007264:	2339      	movs	r3, #57	; 0x39
20007266:	f805 3b01 	strb.w	r3, [r5], #1
2000726a:	9910      	ldr	r1, [sp, #64]	; 0x40
2000726c:	e73c      	b.n	200070e8 <_dtoa_r+0xcb8>
2000726e:	980b      	ldr	r0, [sp, #44]	; 0x2c
20007270:	4633      	mov	r3, r6
20007272:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20007274:	2839      	cmp	r0, #57	; 0x39
20007276:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20007278:	d0f4      	beq.n	20007264 <_dtoa_r+0xe34>
2000727a:	2b00      	cmp	r3, #0
2000727c:	dd01      	ble.n	20007282 <_dtoa_r+0xe52>
2000727e:	3001      	adds	r0, #1
20007280:	900b      	str	r0, [sp, #44]	; 0x2c
20007282:	990b      	ldr	r1, [sp, #44]	; 0x2c
20007284:	f805 1b01 	strb.w	r1, [r5], #1
20007288:	e4d6      	b.n	20006c38 <_dtoa_r+0x808>
2000728a:	d1bb      	bne.n	20007204 <_dtoa_r+0xdd4>
2000728c:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000728e:	f010 0f01 	tst.w	r0, #1
20007292:	d0b7      	beq.n	20007204 <_dtoa_r+0xdd4>
20007294:	e7b1      	b.n	200071fa <_dtoa_r+0xdca>
20007296:	2300      	movs	r3, #0
20007298:	990c      	ldr	r1, [sp, #48]	; 0x30
2000729a:	4620      	mov	r0, r4
2000729c:	220a      	movs	r2, #10
2000729e:	f001 f9d3 	bl	20008648 <__multadd>
200072a2:	9b11      	ldr	r3, [sp, #68]	; 0x44
200072a4:	9308      	str	r3, [sp, #32]
200072a6:	900c      	str	r0, [sp, #48]	; 0x30
200072a8:	e4a0      	b.n	20006bec <_dtoa_r+0x7bc>
200072aa:	9908      	ldr	r1, [sp, #32]
200072ac:	290e      	cmp	r1, #14
200072ae:	bf8c      	ite	hi
200072b0:	2700      	movhi	r7, #0
200072b2:	f007 0701 	andls.w	r7, r7, #1
200072b6:	f7ff b9fa 	b.w	200066ae <_dtoa_r+0x27e>
200072ba:	f43f ac81 	beq.w	20006bc0 <_dtoa_r+0x790>
200072be:	331c      	adds	r3, #28
200072c0:	e479      	b.n	20006bb6 <_dtoa_r+0x786>
200072c2:	2701      	movs	r7, #1
200072c4:	f7ff b98a 	b.w	200065dc <_dtoa_r+0x1ac>

200072c8 <_fflush_r>:
200072c8:	690b      	ldr	r3, [r1, #16]
200072ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
200072ce:	460c      	mov	r4, r1
200072d0:	4680      	mov	r8, r0
200072d2:	2b00      	cmp	r3, #0
200072d4:	d071      	beq.n	200073ba <_fflush_r+0xf2>
200072d6:	b110      	cbz	r0, 200072de <_fflush_r+0x16>
200072d8:	6983      	ldr	r3, [r0, #24]
200072da:	2b00      	cmp	r3, #0
200072dc:	d078      	beq.n	200073d0 <_fflush_r+0x108>
200072de:	f649 7350 	movw	r3, #40784	; 0x9f50
200072e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200072e6:	429c      	cmp	r4, r3
200072e8:	bf08      	it	eq
200072ea:	f8d8 4004 	ldreq.w	r4, [r8, #4]
200072ee:	d010      	beq.n	20007312 <_fflush_r+0x4a>
200072f0:	f649 7370 	movw	r3, #40816	; 0x9f70
200072f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200072f8:	429c      	cmp	r4, r3
200072fa:	bf08      	it	eq
200072fc:	f8d8 4008 	ldreq.w	r4, [r8, #8]
20007300:	d007      	beq.n	20007312 <_fflush_r+0x4a>
20007302:	f649 7390 	movw	r3, #40848	; 0x9f90
20007306:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000730a:	429c      	cmp	r4, r3
2000730c:	bf08      	it	eq
2000730e:	f8d8 400c 	ldreq.w	r4, [r8, #12]
20007312:	89a3      	ldrh	r3, [r4, #12]
20007314:	b21a      	sxth	r2, r3
20007316:	f012 0f08 	tst.w	r2, #8
2000731a:	d135      	bne.n	20007388 <_fflush_r+0xc0>
2000731c:	6862      	ldr	r2, [r4, #4]
2000731e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20007322:	81a3      	strh	r3, [r4, #12]
20007324:	2a00      	cmp	r2, #0
20007326:	dd5e      	ble.n	200073e6 <_fflush_r+0x11e>
20007328:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
2000732a:	2e00      	cmp	r6, #0
2000732c:	d045      	beq.n	200073ba <_fflush_r+0xf2>
2000732e:	b29b      	uxth	r3, r3
20007330:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
20007334:	bf18      	it	ne
20007336:	6d65      	ldrne	r5, [r4, #84]	; 0x54
20007338:	d059      	beq.n	200073ee <_fflush_r+0x126>
2000733a:	f013 0f04 	tst.w	r3, #4
2000733e:	d14a      	bne.n	200073d6 <_fflush_r+0x10e>
20007340:	2300      	movs	r3, #0
20007342:	4640      	mov	r0, r8
20007344:	6a21      	ldr	r1, [r4, #32]
20007346:	462a      	mov	r2, r5
20007348:	47b0      	blx	r6
2000734a:	4285      	cmp	r5, r0
2000734c:	d138      	bne.n	200073c0 <_fflush_r+0xf8>
2000734e:	89a1      	ldrh	r1, [r4, #12]
20007350:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
20007354:	6922      	ldr	r2, [r4, #16]
20007356:	f2c0 0300 	movt	r3, #0
2000735a:	ea01 0303 	and.w	r3, r1, r3
2000735e:	2100      	movs	r1, #0
20007360:	6061      	str	r1, [r4, #4]
20007362:	f413 5f80 	tst.w	r3, #4096	; 0x1000
20007366:	6b61      	ldr	r1, [r4, #52]	; 0x34
20007368:	81a3      	strh	r3, [r4, #12]
2000736a:	6022      	str	r2, [r4, #0]
2000736c:	bf18      	it	ne
2000736e:	6565      	strne	r5, [r4, #84]	; 0x54
20007370:	b319      	cbz	r1, 200073ba <_fflush_r+0xf2>
20007372:	f104 0344 	add.w	r3, r4, #68	; 0x44
20007376:	4299      	cmp	r1, r3
20007378:	d002      	beq.n	20007380 <_fflush_r+0xb8>
2000737a:	4640      	mov	r0, r8
2000737c:	f000 f998 	bl	200076b0 <_free_r>
20007380:	2000      	movs	r0, #0
20007382:	6360      	str	r0, [r4, #52]	; 0x34
20007384:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20007388:	6926      	ldr	r6, [r4, #16]
2000738a:	b1b6      	cbz	r6, 200073ba <_fflush_r+0xf2>
2000738c:	6825      	ldr	r5, [r4, #0]
2000738e:	6026      	str	r6, [r4, #0]
20007390:	1bad      	subs	r5, r5, r6
20007392:	f012 0f03 	tst.w	r2, #3
20007396:	bf0c      	ite	eq
20007398:	6963      	ldreq	r3, [r4, #20]
2000739a:	2300      	movne	r3, #0
2000739c:	60a3      	str	r3, [r4, #8]
2000739e:	e00a      	b.n	200073b6 <_fflush_r+0xee>
200073a0:	4632      	mov	r2, r6
200073a2:	462b      	mov	r3, r5
200073a4:	6aa7      	ldr	r7, [r4, #40]	; 0x28
200073a6:	4640      	mov	r0, r8
200073a8:	6a21      	ldr	r1, [r4, #32]
200073aa:	47b8      	blx	r7
200073ac:	2800      	cmp	r0, #0
200073ae:	ebc0 0505 	rsb	r5, r0, r5
200073b2:	4406      	add	r6, r0
200073b4:	dd04      	ble.n	200073c0 <_fflush_r+0xf8>
200073b6:	2d00      	cmp	r5, #0
200073b8:	dcf2      	bgt.n	200073a0 <_fflush_r+0xd8>
200073ba:	2000      	movs	r0, #0
200073bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200073c0:	89a3      	ldrh	r3, [r4, #12]
200073c2:	f04f 30ff 	mov.w	r0, #4294967295
200073c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
200073ca:	81a3      	strh	r3, [r4, #12]
200073cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200073d0:	f000 f8ea 	bl	200075a8 <__sinit>
200073d4:	e783      	b.n	200072de <_fflush_r+0x16>
200073d6:	6862      	ldr	r2, [r4, #4]
200073d8:	6b63      	ldr	r3, [r4, #52]	; 0x34
200073da:	1aad      	subs	r5, r5, r2
200073dc:	2b00      	cmp	r3, #0
200073de:	d0af      	beq.n	20007340 <_fflush_r+0x78>
200073e0:	6c23      	ldr	r3, [r4, #64]	; 0x40
200073e2:	1aed      	subs	r5, r5, r3
200073e4:	e7ac      	b.n	20007340 <_fflush_r+0x78>
200073e6:	6c22      	ldr	r2, [r4, #64]	; 0x40
200073e8:	2a00      	cmp	r2, #0
200073ea:	dc9d      	bgt.n	20007328 <_fflush_r+0x60>
200073ec:	e7e5      	b.n	200073ba <_fflush_r+0xf2>
200073ee:	2301      	movs	r3, #1
200073f0:	4640      	mov	r0, r8
200073f2:	6a21      	ldr	r1, [r4, #32]
200073f4:	47b0      	blx	r6
200073f6:	f1b0 3fff 	cmp.w	r0, #4294967295
200073fa:	4605      	mov	r5, r0
200073fc:	d002      	beq.n	20007404 <_fflush_r+0x13c>
200073fe:	89a3      	ldrh	r3, [r4, #12]
20007400:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
20007402:	e79a      	b.n	2000733a <_fflush_r+0x72>
20007404:	f8d8 3000 	ldr.w	r3, [r8]
20007408:	2b1d      	cmp	r3, #29
2000740a:	d0d6      	beq.n	200073ba <_fflush_r+0xf2>
2000740c:	89a3      	ldrh	r3, [r4, #12]
2000740e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20007412:	81a3      	strh	r3, [r4, #12]
20007414:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

20007418 <fflush>:
20007418:	4601      	mov	r1, r0
2000741a:	b128      	cbz	r0, 20007428 <fflush+0x10>
2000741c:	f24a 136c 	movw	r3, #41324	; 0xa16c
20007420:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007424:	6818      	ldr	r0, [r3, #0]
20007426:	e74f      	b.n	200072c8 <_fflush_r>
20007428:	f649 63d0 	movw	r3, #40656	; 0x9ed0
2000742c:	f247 21c9 	movw	r1, #29385	; 0x72c9
20007430:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007434:	f2c2 0100 	movt	r1, #8192	; 0x2000
20007438:	6818      	ldr	r0, [r3, #0]
2000743a:	f000 bbb3 	b.w	20007ba4 <_fwalk_reent>
2000743e:	bf00      	nop

20007440 <__sfp_lock_acquire>:
20007440:	4770      	bx	lr
20007442:	bf00      	nop

20007444 <__sfp_lock_release>:
20007444:	4770      	bx	lr
20007446:	bf00      	nop

20007448 <__sinit_lock_acquire>:
20007448:	4770      	bx	lr
2000744a:	bf00      	nop

2000744c <__sinit_lock_release>:
2000744c:	4770      	bx	lr
2000744e:	bf00      	nop

20007450 <__fp_lock>:
20007450:	2000      	movs	r0, #0
20007452:	4770      	bx	lr

20007454 <__fp_unlock>:
20007454:	2000      	movs	r0, #0
20007456:	4770      	bx	lr

20007458 <__fp_unlock_all>:
20007458:	f24a 136c 	movw	r3, #41324	; 0xa16c
2000745c:	f247 4155 	movw	r1, #29781	; 0x7455
20007460:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007464:	f2c2 0100 	movt	r1, #8192	; 0x2000
20007468:	6818      	ldr	r0, [r3, #0]
2000746a:	f000 bbc5 	b.w	20007bf8 <_fwalk>
2000746e:	bf00      	nop

20007470 <__fp_lock_all>:
20007470:	f24a 136c 	movw	r3, #41324	; 0xa16c
20007474:	f247 4151 	movw	r1, #29777	; 0x7451
20007478:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000747c:	f2c2 0100 	movt	r1, #8192	; 0x2000
20007480:	6818      	ldr	r0, [r3, #0]
20007482:	f000 bbb9 	b.w	20007bf8 <_fwalk>
20007486:	bf00      	nop

20007488 <_cleanup_r>:
20007488:	f648 71b9 	movw	r1, #36793	; 0x8fb9
2000748c:	f2c2 0100 	movt	r1, #8192	; 0x2000
20007490:	f000 bbb2 	b.w	20007bf8 <_fwalk>

20007494 <_cleanup>:
20007494:	f649 63d0 	movw	r3, #40656	; 0x9ed0
20007498:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000749c:	6818      	ldr	r0, [r3, #0]
2000749e:	e7f3      	b.n	20007488 <_cleanup_r>

200074a0 <std>:
200074a0:	b510      	push	{r4, lr}
200074a2:	4604      	mov	r4, r0
200074a4:	2300      	movs	r3, #0
200074a6:	305c      	adds	r0, #92	; 0x5c
200074a8:	81a1      	strh	r1, [r4, #12]
200074aa:	4619      	mov	r1, r3
200074ac:	81e2      	strh	r2, [r4, #14]
200074ae:	2208      	movs	r2, #8
200074b0:	6023      	str	r3, [r4, #0]
200074b2:	6063      	str	r3, [r4, #4]
200074b4:	60a3      	str	r3, [r4, #8]
200074b6:	6663      	str	r3, [r4, #100]	; 0x64
200074b8:	6123      	str	r3, [r4, #16]
200074ba:	6163      	str	r3, [r4, #20]
200074bc:	61a3      	str	r3, [r4, #24]
200074be:	f7fd f8db 	bl	20004678 <memset>
200074c2:	f648 4079 	movw	r0, #35961	; 0x8c79
200074c6:	f648 413d 	movw	r1, #35901	; 0x8c3d
200074ca:	f648 4215 	movw	r2, #35861	; 0x8c15
200074ce:	f648 430d 	movw	r3, #35853	; 0x8c0d
200074d2:	f2c2 0000 	movt	r0, #8192	; 0x2000
200074d6:	f2c2 0100 	movt	r1, #8192	; 0x2000
200074da:	f2c2 0200 	movt	r2, #8192	; 0x2000
200074de:	f2c2 0300 	movt	r3, #8192	; 0x2000
200074e2:	6260      	str	r0, [r4, #36]	; 0x24
200074e4:	62a1      	str	r1, [r4, #40]	; 0x28
200074e6:	62e2      	str	r2, [r4, #44]	; 0x2c
200074e8:	6323      	str	r3, [r4, #48]	; 0x30
200074ea:	6224      	str	r4, [r4, #32]
200074ec:	bd10      	pop	{r4, pc}
200074ee:	bf00      	nop

200074f0 <__sfmoreglue>:
200074f0:	b570      	push	{r4, r5, r6, lr}
200074f2:	2568      	movs	r5, #104	; 0x68
200074f4:	460e      	mov	r6, r1
200074f6:	fb05 f501 	mul.w	r5, r5, r1
200074fa:	f105 010c 	add.w	r1, r5, #12
200074fe:	f7fc fd21 	bl	20003f44 <_malloc_r>
20007502:	4604      	mov	r4, r0
20007504:	b148      	cbz	r0, 2000751a <__sfmoreglue+0x2a>
20007506:	f100 030c 	add.w	r3, r0, #12
2000750a:	2100      	movs	r1, #0
2000750c:	6046      	str	r6, [r0, #4]
2000750e:	462a      	mov	r2, r5
20007510:	4618      	mov	r0, r3
20007512:	6021      	str	r1, [r4, #0]
20007514:	60a3      	str	r3, [r4, #8]
20007516:	f7fd f8af 	bl	20004678 <memset>
2000751a:	4620      	mov	r0, r4
2000751c:	bd70      	pop	{r4, r5, r6, pc}
2000751e:	bf00      	nop

20007520 <__sfp>:
20007520:	f649 63d0 	movw	r3, #40656	; 0x9ed0
20007524:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007528:	b570      	push	{r4, r5, r6, lr}
2000752a:	681d      	ldr	r5, [r3, #0]
2000752c:	4606      	mov	r6, r0
2000752e:	69ab      	ldr	r3, [r5, #24]
20007530:	2b00      	cmp	r3, #0
20007532:	d02a      	beq.n	2000758a <__sfp+0x6a>
20007534:	35d8      	adds	r5, #216	; 0xd8
20007536:	686b      	ldr	r3, [r5, #4]
20007538:	68ac      	ldr	r4, [r5, #8]
2000753a:	3b01      	subs	r3, #1
2000753c:	d503      	bpl.n	20007546 <__sfp+0x26>
2000753e:	e020      	b.n	20007582 <__sfp+0x62>
20007540:	3468      	adds	r4, #104	; 0x68
20007542:	3b01      	subs	r3, #1
20007544:	d41d      	bmi.n	20007582 <__sfp+0x62>
20007546:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
2000754a:	2a00      	cmp	r2, #0
2000754c:	d1f8      	bne.n	20007540 <__sfp+0x20>
2000754e:	2500      	movs	r5, #0
20007550:	f04f 33ff 	mov.w	r3, #4294967295
20007554:	6665      	str	r5, [r4, #100]	; 0x64
20007556:	f104 005c 	add.w	r0, r4, #92	; 0x5c
2000755a:	81e3      	strh	r3, [r4, #14]
2000755c:	4629      	mov	r1, r5
2000755e:	f04f 0301 	mov.w	r3, #1
20007562:	6025      	str	r5, [r4, #0]
20007564:	81a3      	strh	r3, [r4, #12]
20007566:	2208      	movs	r2, #8
20007568:	60a5      	str	r5, [r4, #8]
2000756a:	6065      	str	r5, [r4, #4]
2000756c:	6125      	str	r5, [r4, #16]
2000756e:	6165      	str	r5, [r4, #20]
20007570:	61a5      	str	r5, [r4, #24]
20007572:	f7fd f881 	bl	20004678 <memset>
20007576:	64e5      	str	r5, [r4, #76]	; 0x4c
20007578:	6365      	str	r5, [r4, #52]	; 0x34
2000757a:	63a5      	str	r5, [r4, #56]	; 0x38
2000757c:	64a5      	str	r5, [r4, #72]	; 0x48
2000757e:	4620      	mov	r0, r4
20007580:	bd70      	pop	{r4, r5, r6, pc}
20007582:	6828      	ldr	r0, [r5, #0]
20007584:	b128      	cbz	r0, 20007592 <__sfp+0x72>
20007586:	4605      	mov	r5, r0
20007588:	e7d5      	b.n	20007536 <__sfp+0x16>
2000758a:	4628      	mov	r0, r5
2000758c:	f000 f80c 	bl	200075a8 <__sinit>
20007590:	e7d0      	b.n	20007534 <__sfp+0x14>
20007592:	4630      	mov	r0, r6
20007594:	2104      	movs	r1, #4
20007596:	f7ff ffab 	bl	200074f0 <__sfmoreglue>
2000759a:	6028      	str	r0, [r5, #0]
2000759c:	2800      	cmp	r0, #0
2000759e:	d1f2      	bne.n	20007586 <__sfp+0x66>
200075a0:	230c      	movs	r3, #12
200075a2:	4604      	mov	r4, r0
200075a4:	6033      	str	r3, [r6, #0]
200075a6:	e7ea      	b.n	2000757e <__sfp+0x5e>

200075a8 <__sinit>:
200075a8:	b570      	push	{r4, r5, r6, lr}
200075aa:	6986      	ldr	r6, [r0, #24]
200075ac:	4604      	mov	r4, r0
200075ae:	b106      	cbz	r6, 200075b2 <__sinit+0xa>
200075b0:	bd70      	pop	{r4, r5, r6, pc}
200075b2:	f247 4389 	movw	r3, #29833	; 0x7489
200075b6:	2501      	movs	r5, #1
200075b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200075bc:	f8c0 60d8 	str.w	r6, [r0, #216]	; 0xd8
200075c0:	6283      	str	r3, [r0, #40]	; 0x28
200075c2:	f8c0 60dc 	str.w	r6, [r0, #220]	; 0xdc
200075c6:	f8c0 60e0 	str.w	r6, [r0, #224]	; 0xe0
200075ca:	6185      	str	r5, [r0, #24]
200075cc:	f7ff ffa8 	bl	20007520 <__sfp>
200075d0:	6060      	str	r0, [r4, #4]
200075d2:	4620      	mov	r0, r4
200075d4:	f7ff ffa4 	bl	20007520 <__sfp>
200075d8:	60a0      	str	r0, [r4, #8]
200075da:	4620      	mov	r0, r4
200075dc:	f7ff ffa0 	bl	20007520 <__sfp>
200075e0:	4632      	mov	r2, r6
200075e2:	2104      	movs	r1, #4
200075e4:	4623      	mov	r3, r4
200075e6:	60e0      	str	r0, [r4, #12]
200075e8:	6860      	ldr	r0, [r4, #4]
200075ea:	f7ff ff59 	bl	200074a0 <std>
200075ee:	462a      	mov	r2, r5
200075f0:	68a0      	ldr	r0, [r4, #8]
200075f2:	2109      	movs	r1, #9
200075f4:	4623      	mov	r3, r4
200075f6:	f7ff ff53 	bl	200074a0 <std>
200075fa:	4623      	mov	r3, r4
200075fc:	68e0      	ldr	r0, [r4, #12]
200075fe:	2112      	movs	r1, #18
20007600:	2202      	movs	r2, #2
20007602:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
20007606:	e74b      	b.n	200074a0 <std>

20007608 <_malloc_trim_r>:
20007608:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000760a:	f24a 2460 	movw	r4, #41568	; 0xa260
2000760e:	f2c2 0400 	movt	r4, #8192	; 0x2000
20007612:	460f      	mov	r7, r1
20007614:	4605      	mov	r5, r0
20007616:	f7fd f899 	bl	2000474c <__malloc_lock>
2000761a:	68a3      	ldr	r3, [r4, #8]
2000761c:	685e      	ldr	r6, [r3, #4]
2000761e:	f026 0603 	bic.w	r6, r6, #3
20007622:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
20007626:	330f      	adds	r3, #15
20007628:	1bdf      	subs	r7, r3, r7
2000762a:	0b3f      	lsrs	r7, r7, #12
2000762c:	3f01      	subs	r7, #1
2000762e:	033f      	lsls	r7, r7, #12
20007630:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
20007634:	db07      	blt.n	20007646 <_malloc_trim_r+0x3e>
20007636:	2100      	movs	r1, #0
20007638:	4628      	mov	r0, r5
2000763a:	f7fd f901 	bl	20004840 <_sbrk_r>
2000763e:	68a3      	ldr	r3, [r4, #8]
20007640:	18f3      	adds	r3, r6, r3
20007642:	4283      	cmp	r3, r0
20007644:	d004      	beq.n	20007650 <_malloc_trim_r+0x48>
20007646:	4628      	mov	r0, r5
20007648:	f7fd f882 	bl	20004750 <__malloc_unlock>
2000764c:	2000      	movs	r0, #0
2000764e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20007650:	4279      	negs	r1, r7
20007652:	4628      	mov	r0, r5
20007654:	f7fd f8f4 	bl	20004840 <_sbrk_r>
20007658:	f1b0 3fff 	cmp.w	r0, #4294967295
2000765c:	d010      	beq.n	20007680 <_malloc_trim_r+0x78>
2000765e:	68a2      	ldr	r2, [r4, #8]
20007660:	f24a 63d8 	movw	r3, #42712	; 0xa6d8
20007664:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007668:	1bf6      	subs	r6, r6, r7
2000766a:	f046 0601 	orr.w	r6, r6, #1
2000766e:	4628      	mov	r0, r5
20007670:	6056      	str	r6, [r2, #4]
20007672:	681a      	ldr	r2, [r3, #0]
20007674:	1bd7      	subs	r7, r2, r7
20007676:	601f      	str	r7, [r3, #0]
20007678:	f7fd f86a 	bl	20004750 <__malloc_unlock>
2000767c:	2001      	movs	r0, #1
2000767e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20007680:	2100      	movs	r1, #0
20007682:	4628      	mov	r0, r5
20007684:	f7fd f8dc 	bl	20004840 <_sbrk_r>
20007688:	68a3      	ldr	r3, [r4, #8]
2000768a:	1ac2      	subs	r2, r0, r3
2000768c:	2a0f      	cmp	r2, #15
2000768e:	ddda      	ble.n	20007646 <_malloc_trim_r+0x3e>
20007690:	f24a 6468 	movw	r4, #42600	; 0xa668
20007694:	f24a 61d8 	movw	r1, #42712	; 0xa6d8
20007698:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000769c:	f2c2 0100 	movt	r1, #8192	; 0x2000
200076a0:	f042 0201 	orr.w	r2, r2, #1
200076a4:	6824      	ldr	r4, [r4, #0]
200076a6:	1b00      	subs	r0, r0, r4
200076a8:	6008      	str	r0, [r1, #0]
200076aa:	605a      	str	r2, [r3, #4]
200076ac:	e7cb      	b.n	20007646 <_malloc_trim_r+0x3e>
200076ae:	bf00      	nop

200076b0 <_free_r>:
200076b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
200076b4:	4605      	mov	r5, r0
200076b6:	460c      	mov	r4, r1
200076b8:	2900      	cmp	r1, #0
200076ba:	f000 8088 	beq.w	200077ce <_free_r+0x11e>
200076be:	f7fd f845 	bl	2000474c <__malloc_lock>
200076c2:	f1a4 0208 	sub.w	r2, r4, #8
200076c6:	f24a 2060 	movw	r0, #41568	; 0xa260
200076ca:	6856      	ldr	r6, [r2, #4]
200076cc:	f2c2 0000 	movt	r0, #8192	; 0x2000
200076d0:	f026 0301 	bic.w	r3, r6, #1
200076d4:	f8d0 c008 	ldr.w	ip, [r0, #8]
200076d8:	18d1      	adds	r1, r2, r3
200076da:	458c      	cmp	ip, r1
200076dc:	684f      	ldr	r7, [r1, #4]
200076de:	f027 0703 	bic.w	r7, r7, #3
200076e2:	f000 8095 	beq.w	20007810 <_free_r+0x160>
200076e6:	f016 0601 	ands.w	r6, r6, #1
200076ea:	604f      	str	r7, [r1, #4]
200076ec:	d05f      	beq.n	200077ae <_free_r+0xfe>
200076ee:	2600      	movs	r6, #0
200076f0:	19cc      	adds	r4, r1, r7
200076f2:	6864      	ldr	r4, [r4, #4]
200076f4:	f014 0f01 	tst.w	r4, #1
200076f8:	d106      	bne.n	20007708 <_free_r+0x58>
200076fa:	19db      	adds	r3, r3, r7
200076fc:	2e00      	cmp	r6, #0
200076fe:	d07a      	beq.n	200077f6 <_free_r+0x146>
20007700:	688c      	ldr	r4, [r1, #8]
20007702:	68c9      	ldr	r1, [r1, #12]
20007704:	608c      	str	r4, [r1, #8]
20007706:	60e1      	str	r1, [r4, #12]
20007708:	f043 0101 	orr.w	r1, r3, #1
2000770c:	50d3      	str	r3, [r2, r3]
2000770e:	6051      	str	r1, [r2, #4]
20007710:	2e00      	cmp	r6, #0
20007712:	d147      	bne.n	200077a4 <_free_r+0xf4>
20007714:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
20007718:	d35b      	bcc.n	200077d2 <_free_r+0x122>
2000771a:	0a59      	lsrs	r1, r3, #9
2000771c:	2904      	cmp	r1, #4
2000771e:	bf9e      	ittt	ls
20007720:	ea4f 1c93 	movls.w	ip, r3, lsr #6
20007724:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
20007728:	ea4f 04cc 	movls.w	r4, ip, lsl #3
2000772c:	d928      	bls.n	20007780 <_free_r+0xd0>
2000772e:	2914      	cmp	r1, #20
20007730:	bf9c      	itt	ls
20007732:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
20007736:	ea4f 04cc 	movls.w	r4, ip, lsl #3
2000773a:	d921      	bls.n	20007780 <_free_r+0xd0>
2000773c:	2954      	cmp	r1, #84	; 0x54
2000773e:	bf9e      	ittt	ls
20007740:	ea4f 3c13 	movls.w	ip, r3, lsr #12
20007744:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
20007748:	ea4f 04cc 	movls.w	r4, ip, lsl #3
2000774c:	d918      	bls.n	20007780 <_free_r+0xd0>
2000774e:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
20007752:	bf9e      	ittt	ls
20007754:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
20007758:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
2000775c:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20007760:	d90e      	bls.n	20007780 <_free_r+0xd0>
20007762:	f240 5c54 	movw	ip, #1364	; 0x554
20007766:	4561      	cmp	r1, ip
20007768:	bf95      	itete	ls
2000776a:	ea4f 4c93 	movls.w	ip, r3, lsr #18
2000776e:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
20007772:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
20007776:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
2000777a:	bf98      	it	ls
2000777c:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20007780:	1904      	adds	r4, r0, r4
20007782:	68a1      	ldr	r1, [r4, #8]
20007784:	42a1      	cmp	r1, r4
20007786:	d103      	bne.n	20007790 <_free_r+0xe0>
20007788:	e064      	b.n	20007854 <_free_r+0x1a4>
2000778a:	6889      	ldr	r1, [r1, #8]
2000778c:	428c      	cmp	r4, r1
2000778e:	d004      	beq.n	2000779a <_free_r+0xea>
20007790:	6848      	ldr	r0, [r1, #4]
20007792:	f020 0003 	bic.w	r0, r0, #3
20007796:	4283      	cmp	r3, r0
20007798:	d3f7      	bcc.n	2000778a <_free_r+0xda>
2000779a:	68cb      	ldr	r3, [r1, #12]
2000779c:	60d3      	str	r3, [r2, #12]
2000779e:	6091      	str	r1, [r2, #8]
200077a0:	60ca      	str	r2, [r1, #12]
200077a2:	609a      	str	r2, [r3, #8]
200077a4:	4628      	mov	r0, r5
200077a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
200077aa:	f7fc bfd1 	b.w	20004750 <__malloc_unlock>
200077ae:	f854 4c08 	ldr.w	r4, [r4, #-8]
200077b2:	f100 0c08 	add.w	ip, r0, #8
200077b6:	1b12      	subs	r2, r2, r4
200077b8:	191b      	adds	r3, r3, r4
200077ba:	6894      	ldr	r4, [r2, #8]
200077bc:	4564      	cmp	r4, ip
200077be:	d047      	beq.n	20007850 <_free_r+0x1a0>
200077c0:	f8d2 c00c 	ldr.w	ip, [r2, #12]
200077c4:	f8cc 4008 	str.w	r4, [ip, #8]
200077c8:	f8c4 c00c 	str.w	ip, [r4, #12]
200077cc:	e790      	b.n	200076f0 <_free_r+0x40>
200077ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200077d2:	08db      	lsrs	r3, r3, #3
200077d4:	f04f 0c01 	mov.w	ip, #1
200077d8:	6846      	ldr	r6, [r0, #4]
200077da:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
200077de:	109b      	asrs	r3, r3, #2
200077e0:	fa0c f303 	lsl.w	r3, ip, r3
200077e4:	60d1      	str	r1, [r2, #12]
200077e6:	688c      	ldr	r4, [r1, #8]
200077e8:	ea46 0303 	orr.w	r3, r6, r3
200077ec:	6043      	str	r3, [r0, #4]
200077ee:	6094      	str	r4, [r2, #8]
200077f0:	60e2      	str	r2, [r4, #12]
200077f2:	608a      	str	r2, [r1, #8]
200077f4:	e7d6      	b.n	200077a4 <_free_r+0xf4>
200077f6:	688c      	ldr	r4, [r1, #8]
200077f8:	4f1c      	ldr	r7, [pc, #112]	; (2000786c <_free_r+0x1bc>)
200077fa:	42bc      	cmp	r4, r7
200077fc:	d181      	bne.n	20007702 <_free_r+0x52>
200077fe:	50d3      	str	r3, [r2, r3]
20007800:	f043 0301 	orr.w	r3, r3, #1
20007804:	60e2      	str	r2, [r4, #12]
20007806:	60a2      	str	r2, [r4, #8]
20007808:	6053      	str	r3, [r2, #4]
2000780a:	6094      	str	r4, [r2, #8]
2000780c:	60d4      	str	r4, [r2, #12]
2000780e:	e7c9      	b.n	200077a4 <_free_r+0xf4>
20007810:	18fb      	adds	r3, r7, r3
20007812:	f016 0f01 	tst.w	r6, #1
20007816:	d107      	bne.n	20007828 <_free_r+0x178>
20007818:	f854 1c08 	ldr.w	r1, [r4, #-8]
2000781c:	1a52      	subs	r2, r2, r1
2000781e:	185b      	adds	r3, r3, r1
20007820:	68d4      	ldr	r4, [r2, #12]
20007822:	6891      	ldr	r1, [r2, #8]
20007824:	60a1      	str	r1, [r4, #8]
20007826:	60cc      	str	r4, [r1, #12]
20007828:	f24a 616c 	movw	r1, #42604	; 0xa66c
2000782c:	6082      	str	r2, [r0, #8]
2000782e:	f2c2 0100 	movt	r1, #8192	; 0x2000
20007832:	f043 0001 	orr.w	r0, r3, #1
20007836:	6050      	str	r0, [r2, #4]
20007838:	680a      	ldr	r2, [r1, #0]
2000783a:	4293      	cmp	r3, r2
2000783c:	d3b2      	bcc.n	200077a4 <_free_r+0xf4>
2000783e:	f24a 63d4 	movw	r3, #42708	; 0xa6d4
20007842:	4628      	mov	r0, r5
20007844:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007848:	6819      	ldr	r1, [r3, #0]
2000784a:	f7ff fedd 	bl	20007608 <_malloc_trim_r>
2000784e:	e7a9      	b.n	200077a4 <_free_r+0xf4>
20007850:	2601      	movs	r6, #1
20007852:	e74d      	b.n	200076f0 <_free_r+0x40>
20007854:	2601      	movs	r6, #1
20007856:	6844      	ldr	r4, [r0, #4]
20007858:	ea4f 0cac 	mov.w	ip, ip, asr #2
2000785c:	460b      	mov	r3, r1
2000785e:	fa06 fc0c 	lsl.w	ip, r6, ip
20007862:	ea44 040c 	orr.w	r4, r4, ip
20007866:	6044      	str	r4, [r0, #4]
20007868:	e798      	b.n	2000779c <_free_r+0xec>
2000786a:	bf00      	nop
2000786c:	2000a268 	.word	0x2000a268

20007870 <__sfvwrite_r>:
20007870:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20007874:	6893      	ldr	r3, [r2, #8]
20007876:	b085      	sub	sp, #20
20007878:	4690      	mov	r8, r2
2000787a:	460c      	mov	r4, r1
2000787c:	9003      	str	r0, [sp, #12]
2000787e:	2b00      	cmp	r3, #0
20007880:	d064      	beq.n	2000794c <__sfvwrite_r+0xdc>
20007882:	8988      	ldrh	r0, [r1, #12]
20007884:	fa1f fa80 	uxth.w	sl, r0
20007888:	f01a 0f08 	tst.w	sl, #8
2000788c:	f000 80a0 	beq.w	200079d0 <__sfvwrite_r+0x160>
20007890:	690b      	ldr	r3, [r1, #16]
20007892:	2b00      	cmp	r3, #0
20007894:	f000 809c 	beq.w	200079d0 <__sfvwrite_r+0x160>
20007898:	f01a 0b02 	ands.w	fp, sl, #2
2000789c:	f8d8 5000 	ldr.w	r5, [r8]
200078a0:	bf1c      	itt	ne
200078a2:	f04f 0a00 	movne.w	sl, #0
200078a6:	4657      	movne	r7, sl
200078a8:	d136      	bne.n	20007918 <__sfvwrite_r+0xa8>
200078aa:	f01a 0a01 	ands.w	sl, sl, #1
200078ae:	bf1d      	ittte	ne
200078b0:	46dc      	movne	ip, fp
200078b2:	46d9      	movne	r9, fp
200078b4:	465f      	movne	r7, fp
200078b6:	4656      	moveq	r6, sl
200078b8:	d152      	bne.n	20007960 <__sfvwrite_r+0xf0>
200078ba:	b326      	cbz	r6, 20007906 <__sfvwrite_r+0x96>
200078bc:	b280      	uxth	r0, r0
200078be:	68a7      	ldr	r7, [r4, #8]
200078c0:	f410 7f00 	tst.w	r0, #512	; 0x200
200078c4:	f000 808f 	beq.w	200079e6 <__sfvwrite_r+0x176>
200078c8:	42be      	cmp	r6, r7
200078ca:	46bb      	mov	fp, r7
200078cc:	f080 80a7 	bcs.w	20007a1e <__sfvwrite_r+0x1ae>
200078d0:	6820      	ldr	r0, [r4, #0]
200078d2:	4637      	mov	r7, r6
200078d4:	46b3      	mov	fp, r6
200078d6:	465a      	mov	r2, fp
200078d8:	4651      	mov	r1, sl
200078da:	f000 fa95 	bl	20007e08 <memmove>
200078de:	68a2      	ldr	r2, [r4, #8]
200078e0:	6823      	ldr	r3, [r4, #0]
200078e2:	46b1      	mov	r9, r6
200078e4:	1bd7      	subs	r7, r2, r7
200078e6:	60a7      	str	r7, [r4, #8]
200078e8:	4637      	mov	r7, r6
200078ea:	445b      	add	r3, fp
200078ec:	6023      	str	r3, [r4, #0]
200078ee:	f8d8 3008 	ldr.w	r3, [r8, #8]
200078f2:	ebc9 0606 	rsb	r6, r9, r6
200078f6:	44ca      	add	sl, r9
200078f8:	1bdf      	subs	r7, r3, r7
200078fa:	f8c8 7008 	str.w	r7, [r8, #8]
200078fe:	b32f      	cbz	r7, 2000794c <__sfvwrite_r+0xdc>
20007900:	89a0      	ldrh	r0, [r4, #12]
20007902:	2e00      	cmp	r6, #0
20007904:	d1da      	bne.n	200078bc <__sfvwrite_r+0x4c>
20007906:	f8d5 a000 	ldr.w	sl, [r5]
2000790a:	686e      	ldr	r6, [r5, #4]
2000790c:	3508      	adds	r5, #8
2000790e:	e7d4      	b.n	200078ba <__sfvwrite_r+0x4a>
20007910:	f8d5 a000 	ldr.w	sl, [r5]
20007914:	686f      	ldr	r7, [r5, #4]
20007916:	3508      	adds	r5, #8
20007918:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
2000791c:	bf34      	ite	cc
2000791e:	463b      	movcc	r3, r7
20007920:	f44f 6380 	movcs.w	r3, #1024	; 0x400
20007924:	4652      	mov	r2, sl
20007926:	9803      	ldr	r0, [sp, #12]
20007928:	2f00      	cmp	r7, #0
2000792a:	d0f1      	beq.n	20007910 <__sfvwrite_r+0xa0>
2000792c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
2000792e:	6a21      	ldr	r1, [r4, #32]
20007930:	47b0      	blx	r6
20007932:	2800      	cmp	r0, #0
20007934:	4482      	add	sl, r0
20007936:	ebc0 0707 	rsb	r7, r0, r7
2000793a:	f340 80ec 	ble.w	20007b16 <__sfvwrite_r+0x2a6>
2000793e:	f8d8 3008 	ldr.w	r3, [r8, #8]
20007942:	1a18      	subs	r0, r3, r0
20007944:	f8c8 0008 	str.w	r0, [r8, #8]
20007948:	2800      	cmp	r0, #0
2000794a:	d1e5      	bne.n	20007918 <__sfvwrite_r+0xa8>
2000794c:	2000      	movs	r0, #0
2000794e:	b005      	add	sp, #20
20007950:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20007954:	f8d5 9000 	ldr.w	r9, [r5]
20007958:	f04f 0c00 	mov.w	ip, #0
2000795c:	686f      	ldr	r7, [r5, #4]
2000795e:	3508      	adds	r5, #8
20007960:	2f00      	cmp	r7, #0
20007962:	d0f7      	beq.n	20007954 <__sfvwrite_r+0xe4>
20007964:	f1bc 0f00 	cmp.w	ip, #0
20007968:	f000 80b5 	beq.w	20007ad6 <__sfvwrite_r+0x266>
2000796c:	6963      	ldr	r3, [r4, #20]
2000796e:	45bb      	cmp	fp, r7
20007970:	bf34      	ite	cc
20007972:	46da      	movcc	sl, fp
20007974:	46ba      	movcs	sl, r7
20007976:	68a6      	ldr	r6, [r4, #8]
20007978:	6820      	ldr	r0, [r4, #0]
2000797a:	6922      	ldr	r2, [r4, #16]
2000797c:	199e      	adds	r6, r3, r6
2000797e:	4290      	cmp	r0, r2
20007980:	bf94      	ite	ls
20007982:	2200      	movls	r2, #0
20007984:	2201      	movhi	r2, #1
20007986:	45b2      	cmp	sl, r6
20007988:	bfd4      	ite	le
2000798a:	2200      	movle	r2, #0
2000798c:	f002 0201 	andgt.w	r2, r2, #1
20007990:	2a00      	cmp	r2, #0
20007992:	f040 80ae 	bne.w	20007af2 <__sfvwrite_r+0x282>
20007996:	459a      	cmp	sl, r3
20007998:	f2c0 8082 	blt.w	20007aa0 <__sfvwrite_r+0x230>
2000799c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
2000799e:	464a      	mov	r2, r9
200079a0:	f8cd c004 	str.w	ip, [sp, #4]
200079a4:	9803      	ldr	r0, [sp, #12]
200079a6:	6a21      	ldr	r1, [r4, #32]
200079a8:	47b0      	blx	r6
200079aa:	f8dd c004 	ldr.w	ip, [sp, #4]
200079ae:	1e06      	subs	r6, r0, #0
200079b0:	f340 80b1 	ble.w	20007b16 <__sfvwrite_r+0x2a6>
200079b4:	ebbb 0b06 	subs.w	fp, fp, r6
200079b8:	f000 8086 	beq.w	20007ac8 <__sfvwrite_r+0x258>
200079bc:	f8d8 3008 	ldr.w	r3, [r8, #8]
200079c0:	44b1      	add	r9, r6
200079c2:	1bbf      	subs	r7, r7, r6
200079c4:	1b9e      	subs	r6, r3, r6
200079c6:	f8c8 6008 	str.w	r6, [r8, #8]
200079ca:	2e00      	cmp	r6, #0
200079cc:	d1c8      	bne.n	20007960 <__sfvwrite_r+0xf0>
200079ce:	e7bd      	b.n	2000794c <__sfvwrite_r+0xdc>
200079d0:	9803      	ldr	r0, [sp, #12]
200079d2:	4621      	mov	r1, r4
200079d4:	f7fe fc18 	bl	20006208 <__swsetup_r>
200079d8:	2800      	cmp	r0, #0
200079da:	f040 80d4 	bne.w	20007b86 <__sfvwrite_r+0x316>
200079de:	89a0      	ldrh	r0, [r4, #12]
200079e0:	fa1f fa80 	uxth.w	sl, r0
200079e4:	e758      	b.n	20007898 <__sfvwrite_r+0x28>
200079e6:	6820      	ldr	r0, [r4, #0]
200079e8:	46b9      	mov	r9, r7
200079ea:	6923      	ldr	r3, [r4, #16]
200079ec:	4298      	cmp	r0, r3
200079ee:	bf94      	ite	ls
200079f0:	2300      	movls	r3, #0
200079f2:	2301      	movhi	r3, #1
200079f4:	42b7      	cmp	r7, r6
200079f6:	bf2c      	ite	cs
200079f8:	2300      	movcs	r3, #0
200079fa:	f003 0301 	andcc.w	r3, r3, #1
200079fe:	2b00      	cmp	r3, #0
20007a00:	f040 809d 	bne.w	20007b3e <__sfvwrite_r+0x2ce>
20007a04:	6963      	ldr	r3, [r4, #20]
20007a06:	429e      	cmp	r6, r3
20007a08:	f0c0 808c 	bcc.w	20007b24 <__sfvwrite_r+0x2b4>
20007a0c:	6aa7      	ldr	r7, [r4, #40]	; 0x28
20007a0e:	4652      	mov	r2, sl
20007a10:	9803      	ldr	r0, [sp, #12]
20007a12:	6a21      	ldr	r1, [r4, #32]
20007a14:	47b8      	blx	r7
20007a16:	1e07      	subs	r7, r0, #0
20007a18:	dd7d      	ble.n	20007b16 <__sfvwrite_r+0x2a6>
20007a1a:	46b9      	mov	r9, r7
20007a1c:	e767      	b.n	200078ee <__sfvwrite_r+0x7e>
20007a1e:	f410 6f90 	tst.w	r0, #1152	; 0x480
20007a22:	bf08      	it	eq
20007a24:	6820      	ldreq	r0, [r4, #0]
20007a26:	f43f af56 	beq.w	200078d6 <__sfvwrite_r+0x66>
20007a2a:	6962      	ldr	r2, [r4, #20]
20007a2c:	6921      	ldr	r1, [r4, #16]
20007a2e:	6823      	ldr	r3, [r4, #0]
20007a30:	eb02 0942 	add.w	r9, r2, r2, lsl #1
20007a34:	1a5b      	subs	r3, r3, r1
20007a36:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
20007a3a:	f103 0c01 	add.w	ip, r3, #1
20007a3e:	44b4      	add	ip, r6
20007a40:	ea4f 0969 	mov.w	r9, r9, asr #1
20007a44:	45e1      	cmp	r9, ip
20007a46:	464a      	mov	r2, r9
20007a48:	bf3c      	itt	cc
20007a4a:	46e1      	movcc	r9, ip
20007a4c:	464a      	movcc	r2, r9
20007a4e:	f410 6f80 	tst.w	r0, #1024	; 0x400
20007a52:	f000 8083 	beq.w	20007b5c <__sfvwrite_r+0x2ec>
20007a56:	4611      	mov	r1, r2
20007a58:	9803      	ldr	r0, [sp, #12]
20007a5a:	9302      	str	r3, [sp, #8]
20007a5c:	f7fc fa72 	bl	20003f44 <_malloc_r>
20007a60:	9b02      	ldr	r3, [sp, #8]
20007a62:	2800      	cmp	r0, #0
20007a64:	f000 8099 	beq.w	20007b9a <__sfvwrite_r+0x32a>
20007a68:	461a      	mov	r2, r3
20007a6a:	6921      	ldr	r1, [r4, #16]
20007a6c:	9302      	str	r3, [sp, #8]
20007a6e:	9001      	str	r0, [sp, #4]
20007a70:	f7fc fd3a 	bl	200044e8 <memcpy>
20007a74:	89a2      	ldrh	r2, [r4, #12]
20007a76:	9b02      	ldr	r3, [sp, #8]
20007a78:	f8dd c004 	ldr.w	ip, [sp, #4]
20007a7c:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
20007a80:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20007a84:	81a2      	strh	r2, [r4, #12]
20007a86:	ebc3 0209 	rsb	r2, r3, r9
20007a8a:	eb0c 0003 	add.w	r0, ip, r3
20007a8e:	4637      	mov	r7, r6
20007a90:	46b3      	mov	fp, r6
20007a92:	60a2      	str	r2, [r4, #8]
20007a94:	f8c4 c010 	str.w	ip, [r4, #16]
20007a98:	6020      	str	r0, [r4, #0]
20007a9a:	f8c4 9014 	str.w	r9, [r4, #20]
20007a9e:	e71a      	b.n	200078d6 <__sfvwrite_r+0x66>
20007aa0:	4652      	mov	r2, sl
20007aa2:	4649      	mov	r1, r9
20007aa4:	4656      	mov	r6, sl
20007aa6:	f8cd c004 	str.w	ip, [sp, #4]
20007aaa:	f000 f9ad 	bl	20007e08 <memmove>
20007aae:	68a2      	ldr	r2, [r4, #8]
20007ab0:	6823      	ldr	r3, [r4, #0]
20007ab2:	ebbb 0b06 	subs.w	fp, fp, r6
20007ab6:	ebca 0202 	rsb	r2, sl, r2
20007aba:	f8dd c004 	ldr.w	ip, [sp, #4]
20007abe:	4453      	add	r3, sl
20007ac0:	60a2      	str	r2, [r4, #8]
20007ac2:	6023      	str	r3, [r4, #0]
20007ac4:	f47f af7a 	bne.w	200079bc <__sfvwrite_r+0x14c>
20007ac8:	9803      	ldr	r0, [sp, #12]
20007aca:	4621      	mov	r1, r4
20007acc:	f7ff fbfc 	bl	200072c8 <_fflush_r>
20007ad0:	bb08      	cbnz	r0, 20007b16 <__sfvwrite_r+0x2a6>
20007ad2:	46dc      	mov	ip, fp
20007ad4:	e772      	b.n	200079bc <__sfvwrite_r+0x14c>
20007ad6:	4648      	mov	r0, r9
20007ad8:	210a      	movs	r1, #10
20007ada:	463a      	mov	r2, r7
20007adc:	f000 f95a 	bl	20007d94 <memchr>
20007ae0:	2800      	cmp	r0, #0
20007ae2:	d04b      	beq.n	20007b7c <__sfvwrite_r+0x30c>
20007ae4:	f100 0b01 	add.w	fp, r0, #1
20007ae8:	f04f 0c01 	mov.w	ip, #1
20007aec:	ebc9 0b0b 	rsb	fp, r9, fp
20007af0:	e73c      	b.n	2000796c <__sfvwrite_r+0xfc>
20007af2:	4649      	mov	r1, r9
20007af4:	4632      	mov	r2, r6
20007af6:	f8cd c004 	str.w	ip, [sp, #4]
20007afa:	f000 f985 	bl	20007e08 <memmove>
20007afe:	6823      	ldr	r3, [r4, #0]
20007b00:	4621      	mov	r1, r4
20007b02:	9803      	ldr	r0, [sp, #12]
20007b04:	199b      	adds	r3, r3, r6
20007b06:	6023      	str	r3, [r4, #0]
20007b08:	f7ff fbde 	bl	200072c8 <_fflush_r>
20007b0c:	f8dd c004 	ldr.w	ip, [sp, #4]
20007b10:	2800      	cmp	r0, #0
20007b12:	f43f af4f 	beq.w	200079b4 <__sfvwrite_r+0x144>
20007b16:	89a3      	ldrh	r3, [r4, #12]
20007b18:	f04f 30ff 	mov.w	r0, #4294967295
20007b1c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20007b20:	81a3      	strh	r3, [r4, #12]
20007b22:	e714      	b.n	2000794e <__sfvwrite_r+0xde>
20007b24:	4632      	mov	r2, r6
20007b26:	4651      	mov	r1, sl
20007b28:	f000 f96e 	bl	20007e08 <memmove>
20007b2c:	68a2      	ldr	r2, [r4, #8]
20007b2e:	6823      	ldr	r3, [r4, #0]
20007b30:	4637      	mov	r7, r6
20007b32:	1b92      	subs	r2, r2, r6
20007b34:	46b1      	mov	r9, r6
20007b36:	199b      	adds	r3, r3, r6
20007b38:	60a2      	str	r2, [r4, #8]
20007b3a:	6023      	str	r3, [r4, #0]
20007b3c:	e6d7      	b.n	200078ee <__sfvwrite_r+0x7e>
20007b3e:	4651      	mov	r1, sl
20007b40:	463a      	mov	r2, r7
20007b42:	f000 f961 	bl	20007e08 <memmove>
20007b46:	6823      	ldr	r3, [r4, #0]
20007b48:	9803      	ldr	r0, [sp, #12]
20007b4a:	4621      	mov	r1, r4
20007b4c:	19db      	adds	r3, r3, r7
20007b4e:	6023      	str	r3, [r4, #0]
20007b50:	f7ff fbba 	bl	200072c8 <_fflush_r>
20007b54:	2800      	cmp	r0, #0
20007b56:	f43f aeca 	beq.w	200078ee <__sfvwrite_r+0x7e>
20007b5a:	e7dc      	b.n	20007b16 <__sfvwrite_r+0x2a6>
20007b5c:	9803      	ldr	r0, [sp, #12]
20007b5e:	9302      	str	r3, [sp, #8]
20007b60:	f000 fe5a 	bl	20008818 <_realloc_r>
20007b64:	9b02      	ldr	r3, [sp, #8]
20007b66:	4684      	mov	ip, r0
20007b68:	2800      	cmp	r0, #0
20007b6a:	d18c      	bne.n	20007a86 <__sfvwrite_r+0x216>
20007b6c:	6921      	ldr	r1, [r4, #16]
20007b6e:	9803      	ldr	r0, [sp, #12]
20007b70:	f7ff fd9e 	bl	200076b0 <_free_r>
20007b74:	9903      	ldr	r1, [sp, #12]
20007b76:	230c      	movs	r3, #12
20007b78:	600b      	str	r3, [r1, #0]
20007b7a:	e7cc      	b.n	20007b16 <__sfvwrite_r+0x2a6>
20007b7c:	f107 0b01 	add.w	fp, r7, #1
20007b80:	f04f 0c01 	mov.w	ip, #1
20007b84:	e6f2      	b.n	2000796c <__sfvwrite_r+0xfc>
20007b86:	9903      	ldr	r1, [sp, #12]
20007b88:	2209      	movs	r2, #9
20007b8a:	89a3      	ldrh	r3, [r4, #12]
20007b8c:	f04f 30ff 	mov.w	r0, #4294967295
20007b90:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20007b94:	600a      	str	r2, [r1, #0]
20007b96:	81a3      	strh	r3, [r4, #12]
20007b98:	e6d9      	b.n	2000794e <__sfvwrite_r+0xde>
20007b9a:	9a03      	ldr	r2, [sp, #12]
20007b9c:	230c      	movs	r3, #12
20007b9e:	6013      	str	r3, [r2, #0]
20007ba0:	e7b9      	b.n	20007b16 <__sfvwrite_r+0x2a6>
20007ba2:	bf00      	nop

20007ba4 <_fwalk_reent>:
20007ba4:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
20007ba8:	4607      	mov	r7, r0
20007baa:	468a      	mov	sl, r1
20007bac:	f7ff fc48 	bl	20007440 <__sfp_lock_acquire>
20007bb0:	f117 06d8 	adds.w	r6, r7, #216	; 0xd8
20007bb4:	bf08      	it	eq
20007bb6:	46b0      	moveq	r8, r6
20007bb8:	d018      	beq.n	20007bec <_fwalk_reent+0x48>
20007bba:	f04f 0800 	mov.w	r8, #0
20007bbe:	6875      	ldr	r5, [r6, #4]
20007bc0:	68b4      	ldr	r4, [r6, #8]
20007bc2:	3d01      	subs	r5, #1
20007bc4:	d40f      	bmi.n	20007be6 <_fwalk_reent+0x42>
20007bc6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
20007bca:	b14b      	cbz	r3, 20007be0 <_fwalk_reent+0x3c>
20007bcc:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
20007bd0:	4621      	mov	r1, r4
20007bd2:	4638      	mov	r0, r7
20007bd4:	f1b3 3fff 	cmp.w	r3, #4294967295
20007bd8:	d002      	beq.n	20007be0 <_fwalk_reent+0x3c>
20007bda:	47d0      	blx	sl
20007bdc:	ea48 0800 	orr.w	r8, r8, r0
20007be0:	3468      	adds	r4, #104	; 0x68
20007be2:	3d01      	subs	r5, #1
20007be4:	d5ef      	bpl.n	20007bc6 <_fwalk_reent+0x22>
20007be6:	6836      	ldr	r6, [r6, #0]
20007be8:	2e00      	cmp	r6, #0
20007bea:	d1e8      	bne.n	20007bbe <_fwalk_reent+0x1a>
20007bec:	f7ff fc2a 	bl	20007444 <__sfp_lock_release>
20007bf0:	4640      	mov	r0, r8
20007bf2:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
20007bf6:	bf00      	nop

20007bf8 <_fwalk>:
20007bf8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20007bfc:	4606      	mov	r6, r0
20007bfe:	4688      	mov	r8, r1
20007c00:	f7ff fc1e 	bl	20007440 <__sfp_lock_acquire>
20007c04:	36d8      	adds	r6, #216	; 0xd8
20007c06:	bf08      	it	eq
20007c08:	4637      	moveq	r7, r6
20007c0a:	d015      	beq.n	20007c38 <_fwalk+0x40>
20007c0c:	2700      	movs	r7, #0
20007c0e:	6875      	ldr	r5, [r6, #4]
20007c10:	68b4      	ldr	r4, [r6, #8]
20007c12:	3d01      	subs	r5, #1
20007c14:	d40d      	bmi.n	20007c32 <_fwalk+0x3a>
20007c16:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
20007c1a:	b13b      	cbz	r3, 20007c2c <_fwalk+0x34>
20007c1c:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
20007c20:	4620      	mov	r0, r4
20007c22:	f1b3 3fff 	cmp.w	r3, #4294967295
20007c26:	d001      	beq.n	20007c2c <_fwalk+0x34>
20007c28:	47c0      	blx	r8
20007c2a:	4307      	orrs	r7, r0
20007c2c:	3468      	adds	r4, #104	; 0x68
20007c2e:	3d01      	subs	r5, #1
20007c30:	d5f1      	bpl.n	20007c16 <_fwalk+0x1e>
20007c32:	6836      	ldr	r6, [r6, #0]
20007c34:	2e00      	cmp	r6, #0
20007c36:	d1ea      	bne.n	20007c0e <_fwalk+0x16>
20007c38:	f7ff fc04 	bl	20007444 <__sfp_lock_release>
20007c3c:	4638      	mov	r0, r7
20007c3e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20007c42:	bf00      	nop

20007c44 <__locale_charset>:
20007c44:	f649 73b0 	movw	r3, #40880	; 0x9fb0
20007c48:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007c4c:	6818      	ldr	r0, [r3, #0]
20007c4e:	4770      	bx	lr

20007c50 <_localeconv_r>:
20007c50:	4800      	ldr	r0, [pc, #0]	; (20007c54 <_localeconv_r+0x4>)
20007c52:	4770      	bx	lr
20007c54:	20009fb4 	.word	0x20009fb4

20007c58 <localeconv>:
20007c58:	4800      	ldr	r0, [pc, #0]	; (20007c5c <localeconv+0x4>)
20007c5a:	4770      	bx	lr
20007c5c:	20009fb4 	.word	0x20009fb4

20007c60 <_setlocale_r>:
20007c60:	b570      	push	{r4, r5, r6, lr}
20007c62:	4605      	mov	r5, r0
20007c64:	460e      	mov	r6, r1
20007c66:	4614      	mov	r4, r2
20007c68:	b172      	cbz	r2, 20007c88 <_setlocale_r+0x28>
20007c6a:	f649 61d4 	movw	r1, #40660	; 0x9ed4
20007c6e:	4610      	mov	r0, r2
20007c70:	f2c2 0100 	movt	r1, #8192	; 0x2000
20007c74:	f001 f812 	bl	20008c9c <strcmp>
20007c78:	b958      	cbnz	r0, 20007c92 <_setlocale_r+0x32>
20007c7a:	f649 60d4 	movw	r0, #40660	; 0x9ed4
20007c7e:	622c      	str	r4, [r5, #32]
20007c80:	f2c2 0000 	movt	r0, #8192	; 0x2000
20007c84:	61ee      	str	r6, [r5, #28]
20007c86:	bd70      	pop	{r4, r5, r6, pc}
20007c88:	f649 60d4 	movw	r0, #40660	; 0x9ed4
20007c8c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20007c90:	bd70      	pop	{r4, r5, r6, pc}
20007c92:	f649 710c 	movw	r1, #40716	; 0x9f0c
20007c96:	4620      	mov	r0, r4
20007c98:	f2c2 0100 	movt	r1, #8192	; 0x2000
20007c9c:	f000 fffe 	bl	20008c9c <strcmp>
20007ca0:	2800      	cmp	r0, #0
20007ca2:	d0ea      	beq.n	20007c7a <_setlocale_r+0x1a>
20007ca4:	2000      	movs	r0, #0
20007ca6:	bd70      	pop	{r4, r5, r6, pc}

20007ca8 <setlocale>:
20007ca8:	f24a 136c 	movw	r3, #41324	; 0xa16c
20007cac:	460a      	mov	r2, r1
20007cae:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007cb2:	4601      	mov	r1, r0
20007cb4:	6818      	ldr	r0, [r3, #0]
20007cb6:	e7d3      	b.n	20007c60 <_setlocale_r>

20007cb8 <__smakebuf_r>:
20007cb8:	898b      	ldrh	r3, [r1, #12]
20007cba:	b5f0      	push	{r4, r5, r6, r7, lr}
20007cbc:	460c      	mov	r4, r1
20007cbe:	b29a      	uxth	r2, r3
20007cc0:	b091      	sub	sp, #68	; 0x44
20007cc2:	f012 0f02 	tst.w	r2, #2
20007cc6:	4605      	mov	r5, r0
20007cc8:	d141      	bne.n	20007d4e <__smakebuf_r+0x96>
20007cca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20007cce:	2900      	cmp	r1, #0
20007cd0:	db18      	blt.n	20007d04 <__smakebuf_r+0x4c>
20007cd2:	aa01      	add	r2, sp, #4
20007cd4:	f001 f978 	bl	20008fc8 <_fstat_r>
20007cd8:	2800      	cmp	r0, #0
20007cda:	db11      	blt.n	20007d00 <__smakebuf_r+0x48>
20007cdc:	9b02      	ldr	r3, [sp, #8]
20007cde:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
20007ce2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
20007ce6:	bf14      	ite	ne
20007ce8:	2700      	movne	r7, #0
20007cea:	2701      	moveq	r7, #1
20007cec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
20007cf0:	d040      	beq.n	20007d74 <__smakebuf_r+0xbc>
20007cf2:	89a3      	ldrh	r3, [r4, #12]
20007cf4:	f44f 6680 	mov.w	r6, #1024	; 0x400
20007cf8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20007cfc:	81a3      	strh	r3, [r4, #12]
20007cfe:	e00b      	b.n	20007d18 <__smakebuf_r+0x60>
20007d00:	89a3      	ldrh	r3, [r4, #12]
20007d02:	b29a      	uxth	r2, r3
20007d04:	f012 0f80 	tst.w	r2, #128	; 0x80
20007d08:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20007d0c:	bf0c      	ite	eq
20007d0e:	f44f 6680 	moveq.w	r6, #1024	; 0x400
20007d12:	2640      	movne	r6, #64	; 0x40
20007d14:	2700      	movs	r7, #0
20007d16:	81a3      	strh	r3, [r4, #12]
20007d18:	4628      	mov	r0, r5
20007d1a:	4631      	mov	r1, r6
20007d1c:	f7fc f912 	bl	20003f44 <_malloc_r>
20007d20:	b170      	cbz	r0, 20007d40 <__smakebuf_r+0x88>
20007d22:	89a1      	ldrh	r1, [r4, #12]
20007d24:	f247 4289 	movw	r2, #29833	; 0x7489
20007d28:	f2c2 0200 	movt	r2, #8192	; 0x2000
20007d2c:	6120      	str	r0, [r4, #16]
20007d2e:	f041 0180 	orr.w	r1, r1, #128	; 0x80
20007d32:	6166      	str	r6, [r4, #20]
20007d34:	62aa      	str	r2, [r5, #40]	; 0x28
20007d36:	81a1      	strh	r1, [r4, #12]
20007d38:	6020      	str	r0, [r4, #0]
20007d3a:	b97f      	cbnz	r7, 20007d5c <__smakebuf_r+0xa4>
20007d3c:	b011      	add	sp, #68	; 0x44
20007d3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
20007d40:	89a3      	ldrh	r3, [r4, #12]
20007d42:	f413 7f00 	tst.w	r3, #512	; 0x200
20007d46:	d1f9      	bne.n	20007d3c <__smakebuf_r+0x84>
20007d48:	f043 0302 	orr.w	r3, r3, #2
20007d4c:	81a3      	strh	r3, [r4, #12]
20007d4e:	f104 0347 	add.w	r3, r4, #71	; 0x47
20007d52:	6123      	str	r3, [r4, #16]
20007d54:	6023      	str	r3, [r4, #0]
20007d56:	2301      	movs	r3, #1
20007d58:	6163      	str	r3, [r4, #20]
20007d5a:	e7ef      	b.n	20007d3c <__smakebuf_r+0x84>
20007d5c:	4628      	mov	r0, r5
20007d5e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
20007d62:	f001 f947 	bl	20008ff4 <_isatty_r>
20007d66:	2800      	cmp	r0, #0
20007d68:	d0e8      	beq.n	20007d3c <__smakebuf_r+0x84>
20007d6a:	89a3      	ldrh	r3, [r4, #12]
20007d6c:	f043 0301 	orr.w	r3, r3, #1
20007d70:	81a3      	strh	r3, [r4, #12]
20007d72:	e7e3      	b.n	20007d3c <__smakebuf_r+0x84>
20007d74:	f648 4315 	movw	r3, #35861	; 0x8c15
20007d78:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
20007d7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007d7e:	429a      	cmp	r2, r3
20007d80:	d1b7      	bne.n	20007cf2 <__smakebuf_r+0x3a>
20007d82:	89a2      	ldrh	r2, [r4, #12]
20007d84:	f44f 6380 	mov.w	r3, #1024	; 0x400
20007d88:	461e      	mov	r6, r3
20007d8a:	6523      	str	r3, [r4, #80]	; 0x50
20007d8c:	ea42 0303 	orr.w	r3, r2, r3
20007d90:	81a3      	strh	r3, [r4, #12]
20007d92:	e7c1      	b.n	20007d18 <__smakebuf_r+0x60>

20007d94 <memchr>:
20007d94:	f010 0f03 	tst.w	r0, #3
20007d98:	b2c9      	uxtb	r1, r1
20007d9a:	b410      	push	{r4}
20007d9c:	d010      	beq.n	20007dc0 <memchr+0x2c>
20007d9e:	2a00      	cmp	r2, #0
20007da0:	d02f      	beq.n	20007e02 <memchr+0x6e>
20007da2:	7803      	ldrb	r3, [r0, #0]
20007da4:	428b      	cmp	r3, r1
20007da6:	d02a      	beq.n	20007dfe <memchr+0x6a>
20007da8:	3a01      	subs	r2, #1
20007daa:	e005      	b.n	20007db8 <memchr+0x24>
20007dac:	2a00      	cmp	r2, #0
20007dae:	d028      	beq.n	20007e02 <memchr+0x6e>
20007db0:	7803      	ldrb	r3, [r0, #0]
20007db2:	3a01      	subs	r2, #1
20007db4:	428b      	cmp	r3, r1
20007db6:	d022      	beq.n	20007dfe <memchr+0x6a>
20007db8:	3001      	adds	r0, #1
20007dba:	f010 0f03 	tst.w	r0, #3
20007dbe:	d1f5      	bne.n	20007dac <memchr+0x18>
20007dc0:	2a03      	cmp	r2, #3
20007dc2:	d911      	bls.n	20007de8 <memchr+0x54>
20007dc4:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
20007dc8:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
20007dcc:	6803      	ldr	r3, [r0, #0]
20007dce:	ea84 0303 	eor.w	r3, r4, r3
20007dd2:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
20007dd6:	ea2c 0303 	bic.w	r3, ip, r3
20007dda:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
20007dde:	d103      	bne.n	20007de8 <memchr+0x54>
20007de0:	3a04      	subs	r2, #4
20007de2:	3004      	adds	r0, #4
20007de4:	2a03      	cmp	r2, #3
20007de6:	d8f1      	bhi.n	20007dcc <memchr+0x38>
20007de8:	b15a      	cbz	r2, 20007e02 <memchr+0x6e>
20007dea:	7803      	ldrb	r3, [r0, #0]
20007dec:	428b      	cmp	r3, r1
20007dee:	d006      	beq.n	20007dfe <memchr+0x6a>
20007df0:	3a01      	subs	r2, #1
20007df2:	b132      	cbz	r2, 20007e02 <memchr+0x6e>
20007df4:	f810 3f01 	ldrb.w	r3, [r0, #1]!
20007df8:	3a01      	subs	r2, #1
20007dfa:	428b      	cmp	r3, r1
20007dfc:	d1f9      	bne.n	20007df2 <memchr+0x5e>
20007dfe:	bc10      	pop	{r4}
20007e00:	4770      	bx	lr
20007e02:	2000      	movs	r0, #0
20007e04:	e7fb      	b.n	20007dfe <memchr+0x6a>
20007e06:	bf00      	nop

20007e08 <memmove>:
20007e08:	4288      	cmp	r0, r1
20007e0a:	468c      	mov	ip, r1
20007e0c:	b470      	push	{r4, r5, r6}
20007e0e:	4605      	mov	r5, r0
20007e10:	4614      	mov	r4, r2
20007e12:	d90e      	bls.n	20007e32 <memmove+0x2a>
20007e14:	188b      	adds	r3, r1, r2
20007e16:	4298      	cmp	r0, r3
20007e18:	d20b      	bcs.n	20007e32 <memmove+0x2a>
20007e1a:	b142      	cbz	r2, 20007e2e <memmove+0x26>
20007e1c:	ebc2 0c03 	rsb	ip, r2, r3
20007e20:	4601      	mov	r1, r0
20007e22:	1e53      	subs	r3, r2, #1
20007e24:	f81c 2003 	ldrb.w	r2, [ip, r3]
20007e28:	54ca      	strb	r2, [r1, r3]
20007e2a:	3b01      	subs	r3, #1
20007e2c:	d2fa      	bcs.n	20007e24 <memmove+0x1c>
20007e2e:	bc70      	pop	{r4, r5, r6}
20007e30:	4770      	bx	lr
20007e32:	2a0f      	cmp	r2, #15
20007e34:	d809      	bhi.n	20007e4a <memmove+0x42>
20007e36:	2c00      	cmp	r4, #0
20007e38:	d0f9      	beq.n	20007e2e <memmove+0x26>
20007e3a:	2300      	movs	r3, #0
20007e3c:	f81c 2003 	ldrb.w	r2, [ip, r3]
20007e40:	54ea      	strb	r2, [r5, r3]
20007e42:	3301      	adds	r3, #1
20007e44:	42a3      	cmp	r3, r4
20007e46:	d1f9      	bne.n	20007e3c <memmove+0x34>
20007e48:	e7f1      	b.n	20007e2e <memmove+0x26>
20007e4a:	ea41 0300 	orr.w	r3, r1, r0
20007e4e:	f013 0f03 	tst.w	r3, #3
20007e52:	d1f0      	bne.n	20007e36 <memmove+0x2e>
20007e54:	4694      	mov	ip, r2
20007e56:	460c      	mov	r4, r1
20007e58:	4603      	mov	r3, r0
20007e5a:	6825      	ldr	r5, [r4, #0]
20007e5c:	f1ac 0c10 	sub.w	ip, ip, #16
20007e60:	601d      	str	r5, [r3, #0]
20007e62:	6865      	ldr	r5, [r4, #4]
20007e64:	605d      	str	r5, [r3, #4]
20007e66:	68a5      	ldr	r5, [r4, #8]
20007e68:	609d      	str	r5, [r3, #8]
20007e6a:	68e5      	ldr	r5, [r4, #12]
20007e6c:	3410      	adds	r4, #16
20007e6e:	60dd      	str	r5, [r3, #12]
20007e70:	3310      	adds	r3, #16
20007e72:	f1bc 0f0f 	cmp.w	ip, #15
20007e76:	d8f0      	bhi.n	20007e5a <memmove+0x52>
20007e78:	3a10      	subs	r2, #16
20007e7a:	ea4f 1c12 	mov.w	ip, r2, lsr #4
20007e7e:	f10c 0501 	add.w	r5, ip, #1
20007e82:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
20007e86:	012d      	lsls	r5, r5, #4
20007e88:	eb02 160c 	add.w	r6, r2, ip, lsl #4
20007e8c:	eb01 0c05 	add.w	ip, r1, r5
20007e90:	1945      	adds	r5, r0, r5
20007e92:	2e03      	cmp	r6, #3
20007e94:	4634      	mov	r4, r6
20007e96:	d9ce      	bls.n	20007e36 <memmove+0x2e>
20007e98:	2300      	movs	r3, #0
20007e9a:	f85c 2003 	ldr.w	r2, [ip, r3]
20007e9e:	50ea      	str	r2, [r5, r3]
20007ea0:	3304      	adds	r3, #4
20007ea2:	1af2      	subs	r2, r6, r3
20007ea4:	2a03      	cmp	r2, #3
20007ea6:	d8f8      	bhi.n	20007e9a <memmove+0x92>
20007ea8:	3e04      	subs	r6, #4
20007eaa:	08b3      	lsrs	r3, r6, #2
20007eac:	1c5a      	adds	r2, r3, #1
20007eae:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
20007eb2:	0092      	lsls	r2, r2, #2
20007eb4:	4494      	add	ip, r2
20007eb6:	eb06 0483 	add.w	r4, r6, r3, lsl #2
20007eba:	18ad      	adds	r5, r5, r2
20007ebc:	e7bb      	b.n	20007e36 <memmove+0x2e>
20007ebe:	bf00      	nop

20007ec0 <__hi0bits>:
20007ec0:	0c02      	lsrs	r2, r0, #16
20007ec2:	4603      	mov	r3, r0
20007ec4:	0412      	lsls	r2, r2, #16
20007ec6:	b1b2      	cbz	r2, 20007ef6 <__hi0bits+0x36>
20007ec8:	2000      	movs	r0, #0
20007eca:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
20007ece:	d101      	bne.n	20007ed4 <__hi0bits+0x14>
20007ed0:	3008      	adds	r0, #8
20007ed2:	021b      	lsls	r3, r3, #8
20007ed4:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
20007ed8:	d101      	bne.n	20007ede <__hi0bits+0x1e>
20007eda:	3004      	adds	r0, #4
20007edc:	011b      	lsls	r3, r3, #4
20007ede:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
20007ee2:	d101      	bne.n	20007ee8 <__hi0bits+0x28>
20007ee4:	3002      	adds	r0, #2
20007ee6:	009b      	lsls	r3, r3, #2
20007ee8:	2b00      	cmp	r3, #0
20007eea:	db03      	blt.n	20007ef4 <__hi0bits+0x34>
20007eec:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
20007ef0:	d004      	beq.n	20007efc <__hi0bits+0x3c>
20007ef2:	3001      	adds	r0, #1
20007ef4:	4770      	bx	lr
20007ef6:	0403      	lsls	r3, r0, #16
20007ef8:	2010      	movs	r0, #16
20007efa:	e7e6      	b.n	20007eca <__hi0bits+0xa>
20007efc:	2020      	movs	r0, #32
20007efe:	4770      	bx	lr

20007f00 <__lo0bits>:
20007f00:	6803      	ldr	r3, [r0, #0]
20007f02:	4602      	mov	r2, r0
20007f04:	f013 0007 	ands.w	r0, r3, #7
20007f08:	d009      	beq.n	20007f1e <__lo0bits+0x1e>
20007f0a:	f013 0f01 	tst.w	r3, #1
20007f0e:	d121      	bne.n	20007f54 <__lo0bits+0x54>
20007f10:	f013 0f02 	tst.w	r3, #2
20007f14:	d122      	bne.n	20007f5c <__lo0bits+0x5c>
20007f16:	089b      	lsrs	r3, r3, #2
20007f18:	2002      	movs	r0, #2
20007f1a:	6013      	str	r3, [r2, #0]
20007f1c:	4770      	bx	lr
20007f1e:	b299      	uxth	r1, r3
20007f20:	b909      	cbnz	r1, 20007f26 <__lo0bits+0x26>
20007f22:	0c1b      	lsrs	r3, r3, #16
20007f24:	2010      	movs	r0, #16
20007f26:	f013 0fff 	tst.w	r3, #255	; 0xff
20007f2a:	d101      	bne.n	20007f30 <__lo0bits+0x30>
20007f2c:	3008      	adds	r0, #8
20007f2e:	0a1b      	lsrs	r3, r3, #8
20007f30:	f013 0f0f 	tst.w	r3, #15
20007f34:	d101      	bne.n	20007f3a <__lo0bits+0x3a>
20007f36:	3004      	adds	r0, #4
20007f38:	091b      	lsrs	r3, r3, #4
20007f3a:	f013 0f03 	tst.w	r3, #3
20007f3e:	d101      	bne.n	20007f44 <__lo0bits+0x44>
20007f40:	3002      	adds	r0, #2
20007f42:	089b      	lsrs	r3, r3, #2
20007f44:	f013 0f01 	tst.w	r3, #1
20007f48:	d102      	bne.n	20007f50 <__lo0bits+0x50>
20007f4a:	085b      	lsrs	r3, r3, #1
20007f4c:	d004      	beq.n	20007f58 <__lo0bits+0x58>
20007f4e:	3001      	adds	r0, #1
20007f50:	6013      	str	r3, [r2, #0]
20007f52:	4770      	bx	lr
20007f54:	2000      	movs	r0, #0
20007f56:	4770      	bx	lr
20007f58:	2020      	movs	r0, #32
20007f5a:	4770      	bx	lr
20007f5c:	085b      	lsrs	r3, r3, #1
20007f5e:	2001      	movs	r0, #1
20007f60:	6013      	str	r3, [r2, #0]
20007f62:	4770      	bx	lr

20007f64 <__mcmp>:
20007f64:	4603      	mov	r3, r0
20007f66:	690a      	ldr	r2, [r1, #16]
20007f68:	6900      	ldr	r0, [r0, #16]
20007f6a:	b410      	push	{r4}
20007f6c:	1a80      	subs	r0, r0, r2
20007f6e:	d111      	bne.n	20007f94 <__mcmp+0x30>
20007f70:	3204      	adds	r2, #4
20007f72:	f103 0c14 	add.w	ip, r3, #20
20007f76:	0092      	lsls	r2, r2, #2
20007f78:	189b      	adds	r3, r3, r2
20007f7a:	1889      	adds	r1, r1, r2
20007f7c:	3104      	adds	r1, #4
20007f7e:	3304      	adds	r3, #4
20007f80:	f853 4c04 	ldr.w	r4, [r3, #-4]
20007f84:	3b04      	subs	r3, #4
20007f86:	f851 2c04 	ldr.w	r2, [r1, #-4]
20007f8a:	3904      	subs	r1, #4
20007f8c:	4294      	cmp	r4, r2
20007f8e:	d103      	bne.n	20007f98 <__mcmp+0x34>
20007f90:	459c      	cmp	ip, r3
20007f92:	d3f5      	bcc.n	20007f80 <__mcmp+0x1c>
20007f94:	bc10      	pop	{r4}
20007f96:	4770      	bx	lr
20007f98:	bf38      	it	cc
20007f9a:	f04f 30ff 	movcc.w	r0, #4294967295
20007f9e:	d3f9      	bcc.n	20007f94 <__mcmp+0x30>
20007fa0:	2001      	movs	r0, #1
20007fa2:	e7f7      	b.n	20007f94 <__mcmp+0x30>

20007fa4 <__ulp>:
20007fa4:	f240 0300 	movw	r3, #0
20007fa8:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
20007fac:	ea01 0303 	and.w	r3, r1, r3
20007fb0:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
20007fb4:	2b00      	cmp	r3, #0
20007fb6:	dd02      	ble.n	20007fbe <__ulp+0x1a>
20007fb8:	4619      	mov	r1, r3
20007fba:	2000      	movs	r0, #0
20007fbc:	4770      	bx	lr
20007fbe:	425b      	negs	r3, r3
20007fc0:	151b      	asrs	r3, r3, #20
20007fc2:	2b13      	cmp	r3, #19
20007fc4:	dd0e      	ble.n	20007fe4 <__ulp+0x40>
20007fc6:	3b14      	subs	r3, #20
20007fc8:	2b1e      	cmp	r3, #30
20007fca:	dd03      	ble.n	20007fd4 <__ulp+0x30>
20007fcc:	2301      	movs	r3, #1
20007fce:	2100      	movs	r1, #0
20007fd0:	4618      	mov	r0, r3
20007fd2:	4770      	bx	lr
20007fd4:	2201      	movs	r2, #1
20007fd6:	f1c3 031f 	rsb	r3, r3, #31
20007fda:	2100      	movs	r1, #0
20007fdc:	fa12 f303 	lsls.w	r3, r2, r3
20007fe0:	4618      	mov	r0, r3
20007fe2:	4770      	bx	lr
20007fe4:	f44f 2200 	mov.w	r2, #524288	; 0x80000
20007fe8:	2000      	movs	r0, #0
20007fea:	fa52 f103 	asrs.w	r1, r2, r3
20007fee:	4770      	bx	lr

20007ff0 <__b2d>:
20007ff0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20007ff4:	6904      	ldr	r4, [r0, #16]
20007ff6:	f100 0614 	add.w	r6, r0, #20
20007ffa:	460f      	mov	r7, r1
20007ffc:	3404      	adds	r4, #4
20007ffe:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
20008002:	eb00 0484 	add.w	r4, r0, r4, lsl #2
20008006:	46a0      	mov	r8, r4
20008008:	4628      	mov	r0, r5
2000800a:	f7ff ff59 	bl	20007ec0 <__hi0bits>
2000800e:	280a      	cmp	r0, #10
20008010:	f1c0 0320 	rsb	r3, r0, #32
20008014:	603b      	str	r3, [r7, #0]
20008016:	dc14      	bgt.n	20008042 <__b2d+0x52>
20008018:	42a6      	cmp	r6, r4
2000801a:	f1c0 030b 	rsb	r3, r0, #11
2000801e:	d237      	bcs.n	20008090 <__b2d+0xa0>
20008020:	f854 1c04 	ldr.w	r1, [r4, #-4]
20008024:	40d9      	lsrs	r1, r3
20008026:	fa25 fc03 	lsr.w	ip, r5, r3
2000802a:	3015      	adds	r0, #21
2000802c:	f04c 537e 	orr.w	r3, ip, #1065353216	; 0x3f800000
20008030:	4085      	lsls	r5, r0
20008032:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
20008036:	ea41 0205 	orr.w	r2, r1, r5
2000803a:	4610      	mov	r0, r2
2000803c:	4619      	mov	r1, r3
2000803e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20008042:	42a6      	cmp	r6, r4
20008044:	d320      	bcc.n	20008088 <__b2d+0x98>
20008046:	2100      	movs	r1, #0
20008048:	380b      	subs	r0, #11
2000804a:	bf02      	ittt	eq
2000804c:	f045 537e 	orreq.w	r3, r5, #1065353216	; 0x3f800000
20008050:	460a      	moveq	r2, r1
20008052:	f443 03e0 	orreq.w	r3, r3, #7340032	; 0x700000
20008056:	d0f0      	beq.n	2000803a <__b2d+0x4a>
20008058:	42b4      	cmp	r4, r6
2000805a:	f1c0 0320 	rsb	r3, r0, #32
2000805e:	d919      	bls.n	20008094 <__b2d+0xa4>
20008060:	f854 4c04 	ldr.w	r4, [r4, #-4]
20008064:	40dc      	lsrs	r4, r3
20008066:	4085      	lsls	r5, r0
20008068:	fa21 fc03 	lsr.w	ip, r1, r3
2000806c:	f045 557e 	orr.w	r5, r5, #1065353216	; 0x3f800000
20008070:	fa11 f000 	lsls.w	r0, r1, r0
20008074:	f445 05e0 	orr.w	r5, r5, #7340032	; 0x700000
20008078:	ea44 0200 	orr.w	r2, r4, r0
2000807c:	ea45 030c 	orr.w	r3, r5, ip
20008080:	4610      	mov	r0, r2
20008082:	4619      	mov	r1, r3
20008084:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20008088:	f854 1c04 	ldr.w	r1, [r4, #-4]
2000808c:	3c04      	subs	r4, #4
2000808e:	e7db      	b.n	20008048 <__b2d+0x58>
20008090:	2100      	movs	r1, #0
20008092:	e7c8      	b.n	20008026 <__b2d+0x36>
20008094:	2400      	movs	r4, #0
20008096:	e7e6      	b.n	20008066 <__b2d+0x76>

20008098 <__ratio>:
20008098:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
2000809c:	b083      	sub	sp, #12
2000809e:	460e      	mov	r6, r1
200080a0:	a901      	add	r1, sp, #4
200080a2:	4607      	mov	r7, r0
200080a4:	f7ff ffa4 	bl	20007ff0 <__b2d>
200080a8:	460d      	mov	r5, r1
200080aa:	4604      	mov	r4, r0
200080ac:	4669      	mov	r1, sp
200080ae:	4630      	mov	r0, r6
200080b0:	f7ff ff9e 	bl	20007ff0 <__b2d>
200080b4:	f8dd c004 	ldr.w	ip, [sp, #4]
200080b8:	46a9      	mov	r9, r5
200080ba:	46a0      	mov	r8, r4
200080bc:	460b      	mov	r3, r1
200080be:	4602      	mov	r2, r0
200080c0:	6931      	ldr	r1, [r6, #16]
200080c2:	4616      	mov	r6, r2
200080c4:	6938      	ldr	r0, [r7, #16]
200080c6:	461f      	mov	r7, r3
200080c8:	1a40      	subs	r0, r0, r1
200080ca:	9900      	ldr	r1, [sp, #0]
200080cc:	ebc1 010c 	rsb	r1, r1, ip
200080d0:	eb01 1140 	add.w	r1, r1, r0, lsl #5
200080d4:	2900      	cmp	r1, #0
200080d6:	bfc9      	itett	gt
200080d8:	eb05 5901 	addgt.w	r9, r5, r1, lsl #20
200080dc:	eba3 5701 	suble.w	r7, r3, r1, lsl #20
200080e0:	4624      	movgt	r4, r4
200080e2:	464d      	movgt	r5, r9
200080e4:	bfdc      	itt	le
200080e6:	4612      	movle	r2, r2
200080e8:	463b      	movle	r3, r7
200080ea:	4620      	mov	r0, r4
200080ec:	4629      	mov	r1, r5
200080ee:	f7fb fde9 	bl	20003cc4 <__aeabi_ddiv>
200080f2:	b003      	add	sp, #12
200080f4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

200080f8 <_mprec_log10>:
200080f8:	2817      	cmp	r0, #23
200080fa:	b510      	push	{r4, lr}
200080fc:	4604      	mov	r4, r0
200080fe:	dd0e      	ble.n	2000811e <_mprec_log10+0x26>
20008100:	f240 0100 	movw	r1, #0
20008104:	2000      	movs	r0, #0
20008106:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
2000810a:	f240 0300 	movw	r3, #0
2000810e:	2200      	movs	r2, #0
20008110:	f2c4 0324 	movt	r3, #16420	; 0x4024
20008114:	f7fb fcac 	bl	20003a70 <__aeabi_dmul>
20008118:	3c01      	subs	r4, #1
2000811a:	d1f6      	bne.n	2000810a <_mprec_log10+0x12>
2000811c:	bd10      	pop	{r4, pc}
2000811e:	f649 73f8 	movw	r3, #40952	; 0x9ff8
20008122:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008126:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
2000812a:	e9d3 0100 	ldrd	r0, r1, [r3]
2000812e:	bd10      	pop	{r4, pc}

20008130 <__copybits>:
20008130:	6913      	ldr	r3, [r2, #16]
20008132:	3901      	subs	r1, #1
20008134:	f102 0c14 	add.w	ip, r2, #20
20008138:	b410      	push	{r4}
2000813a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
2000813e:	114c      	asrs	r4, r1, #5
20008140:	3214      	adds	r2, #20
20008142:	3401      	adds	r4, #1
20008144:	4594      	cmp	ip, r2
20008146:	eb00 0484 	add.w	r4, r0, r4, lsl #2
2000814a:	d20f      	bcs.n	2000816c <__copybits+0x3c>
2000814c:	2300      	movs	r3, #0
2000814e:	f85c 1003 	ldr.w	r1, [ip, r3]
20008152:	50c1      	str	r1, [r0, r3]
20008154:	3304      	adds	r3, #4
20008156:	eb03 010c 	add.w	r1, r3, ip
2000815a:	428a      	cmp	r2, r1
2000815c:	d8f7      	bhi.n	2000814e <__copybits+0x1e>
2000815e:	ea6f 0c0c 	mvn.w	ip, ip
20008162:	4462      	add	r2, ip
20008164:	f022 0203 	bic.w	r2, r2, #3
20008168:	3204      	adds	r2, #4
2000816a:	1880      	adds	r0, r0, r2
2000816c:	4284      	cmp	r4, r0
2000816e:	d904      	bls.n	2000817a <__copybits+0x4a>
20008170:	2300      	movs	r3, #0
20008172:	f840 3b04 	str.w	r3, [r0], #4
20008176:	4284      	cmp	r4, r0
20008178:	d8fb      	bhi.n	20008172 <__copybits+0x42>
2000817a:	bc10      	pop	{r4}
2000817c:	4770      	bx	lr
2000817e:	bf00      	nop

20008180 <__any_on>:
20008180:	6902      	ldr	r2, [r0, #16]
20008182:	114b      	asrs	r3, r1, #5
20008184:	429a      	cmp	r2, r3
20008186:	db10      	blt.n	200081aa <__any_on+0x2a>
20008188:	dd0e      	ble.n	200081a8 <__any_on+0x28>
2000818a:	f011 011f 	ands.w	r1, r1, #31
2000818e:	d00b      	beq.n	200081a8 <__any_on+0x28>
20008190:	461a      	mov	r2, r3
20008192:	eb00 0383 	add.w	r3, r0, r3, lsl #2
20008196:	695b      	ldr	r3, [r3, #20]
20008198:	fa23 fc01 	lsr.w	ip, r3, r1
2000819c:	fa0c f101 	lsl.w	r1, ip, r1
200081a0:	4299      	cmp	r1, r3
200081a2:	d002      	beq.n	200081aa <__any_on+0x2a>
200081a4:	2001      	movs	r0, #1
200081a6:	4770      	bx	lr
200081a8:	461a      	mov	r2, r3
200081aa:	3204      	adds	r2, #4
200081ac:	f100 0114 	add.w	r1, r0, #20
200081b0:	eb00 0382 	add.w	r3, r0, r2, lsl #2
200081b4:	f103 0c04 	add.w	ip, r3, #4
200081b8:	4561      	cmp	r1, ip
200081ba:	d20b      	bcs.n	200081d4 <__any_on+0x54>
200081bc:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
200081c0:	2a00      	cmp	r2, #0
200081c2:	d1ef      	bne.n	200081a4 <__any_on+0x24>
200081c4:	4299      	cmp	r1, r3
200081c6:	d205      	bcs.n	200081d4 <__any_on+0x54>
200081c8:	f853 2d04 	ldr.w	r2, [r3, #-4]!
200081cc:	2a00      	cmp	r2, #0
200081ce:	d1e9      	bne.n	200081a4 <__any_on+0x24>
200081d0:	4299      	cmp	r1, r3
200081d2:	d3f9      	bcc.n	200081c8 <__any_on+0x48>
200081d4:	2000      	movs	r0, #0
200081d6:	4770      	bx	lr

200081d8 <_Bfree>:
200081d8:	b530      	push	{r4, r5, lr}
200081da:	6a45      	ldr	r5, [r0, #36]	; 0x24
200081dc:	b083      	sub	sp, #12
200081de:	4604      	mov	r4, r0
200081e0:	b155      	cbz	r5, 200081f8 <_Bfree+0x20>
200081e2:	b139      	cbz	r1, 200081f4 <_Bfree+0x1c>
200081e4:	6a63      	ldr	r3, [r4, #36]	; 0x24
200081e6:	684a      	ldr	r2, [r1, #4]
200081e8:	68db      	ldr	r3, [r3, #12]
200081ea:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
200081ee:	6008      	str	r0, [r1, #0]
200081f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
200081f4:	b003      	add	sp, #12
200081f6:	bd30      	pop	{r4, r5, pc}
200081f8:	2010      	movs	r0, #16
200081fa:	9101      	str	r1, [sp, #4]
200081fc:	f7fb fe9a 	bl	20003f34 <malloc>
20008200:	9901      	ldr	r1, [sp, #4]
20008202:	6260      	str	r0, [r4, #36]	; 0x24
20008204:	60c5      	str	r5, [r0, #12]
20008206:	6045      	str	r5, [r0, #4]
20008208:	6085      	str	r5, [r0, #8]
2000820a:	6005      	str	r5, [r0, #0]
2000820c:	e7e9      	b.n	200081e2 <_Bfree+0xa>
2000820e:	bf00      	nop

20008210 <_Balloc>:
20008210:	b570      	push	{r4, r5, r6, lr}
20008212:	6a44      	ldr	r4, [r0, #36]	; 0x24
20008214:	4606      	mov	r6, r0
20008216:	460d      	mov	r5, r1
20008218:	b164      	cbz	r4, 20008234 <_Balloc+0x24>
2000821a:	68e2      	ldr	r2, [r4, #12]
2000821c:	b1a2      	cbz	r2, 20008248 <_Balloc+0x38>
2000821e:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
20008222:	b1eb      	cbz	r3, 20008260 <_Balloc+0x50>
20008224:	6819      	ldr	r1, [r3, #0]
20008226:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
2000822a:	2200      	movs	r2, #0
2000822c:	60da      	str	r2, [r3, #12]
2000822e:	611a      	str	r2, [r3, #16]
20008230:	4618      	mov	r0, r3
20008232:	bd70      	pop	{r4, r5, r6, pc}
20008234:	2010      	movs	r0, #16
20008236:	f7fb fe7d 	bl	20003f34 <malloc>
2000823a:	2300      	movs	r3, #0
2000823c:	4604      	mov	r4, r0
2000823e:	6270      	str	r0, [r6, #36]	; 0x24
20008240:	60c3      	str	r3, [r0, #12]
20008242:	6043      	str	r3, [r0, #4]
20008244:	6083      	str	r3, [r0, #8]
20008246:	6003      	str	r3, [r0, #0]
20008248:	2210      	movs	r2, #16
2000824a:	4630      	mov	r0, r6
2000824c:	2104      	movs	r1, #4
2000824e:	f000 fe13 	bl	20008e78 <_calloc_r>
20008252:	6a73      	ldr	r3, [r6, #36]	; 0x24
20008254:	60e0      	str	r0, [r4, #12]
20008256:	68da      	ldr	r2, [r3, #12]
20008258:	2a00      	cmp	r2, #0
2000825a:	d1e0      	bne.n	2000821e <_Balloc+0xe>
2000825c:	4613      	mov	r3, r2
2000825e:	e7e7      	b.n	20008230 <_Balloc+0x20>
20008260:	2401      	movs	r4, #1
20008262:	4630      	mov	r0, r6
20008264:	4621      	mov	r1, r4
20008266:	40ac      	lsls	r4, r5
20008268:	1d62      	adds	r2, r4, #5
2000826a:	0092      	lsls	r2, r2, #2
2000826c:	f000 fe04 	bl	20008e78 <_calloc_r>
20008270:	4603      	mov	r3, r0
20008272:	2800      	cmp	r0, #0
20008274:	d0dc      	beq.n	20008230 <_Balloc+0x20>
20008276:	6045      	str	r5, [r0, #4]
20008278:	6084      	str	r4, [r0, #8]
2000827a:	e7d6      	b.n	2000822a <_Balloc+0x1a>

2000827c <__d2b>:
2000827c:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
20008280:	b083      	sub	sp, #12
20008282:	2101      	movs	r1, #1
20008284:	461d      	mov	r5, r3
20008286:	4614      	mov	r4, r2
20008288:	9f0a      	ldr	r7, [sp, #40]	; 0x28
2000828a:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
2000828c:	f7ff ffc0 	bl	20008210 <_Balloc>
20008290:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
20008294:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
20008298:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
2000829c:	4615      	mov	r5, r2
2000829e:	ea5f 5a12 	movs.w	sl, r2, lsr #20
200082a2:	9300      	str	r3, [sp, #0]
200082a4:	bf1c      	itt	ne
200082a6:	f443 1380 	orrne.w	r3, r3, #1048576	; 0x100000
200082aa:	9300      	strne	r3, [sp, #0]
200082ac:	4680      	mov	r8, r0
200082ae:	2c00      	cmp	r4, #0
200082b0:	d023      	beq.n	200082fa <__d2b+0x7e>
200082b2:	a802      	add	r0, sp, #8
200082b4:	f840 4d04 	str.w	r4, [r0, #-4]!
200082b8:	f7ff fe22 	bl	20007f00 <__lo0bits>
200082bc:	4603      	mov	r3, r0
200082be:	2800      	cmp	r0, #0
200082c0:	d137      	bne.n	20008332 <__d2b+0xb6>
200082c2:	9901      	ldr	r1, [sp, #4]
200082c4:	9a00      	ldr	r2, [sp, #0]
200082c6:	f8c8 1014 	str.w	r1, [r8, #20]
200082ca:	2a00      	cmp	r2, #0
200082cc:	bf14      	ite	ne
200082ce:	2402      	movne	r4, #2
200082d0:	2401      	moveq	r4, #1
200082d2:	f8c8 2018 	str.w	r2, [r8, #24]
200082d6:	f8c8 4010 	str.w	r4, [r8, #16]
200082da:	f1ba 0f00 	cmp.w	sl, #0
200082de:	d01b      	beq.n	20008318 <__d2b+0x9c>
200082e0:	f5aa 6a86 	sub.w	sl, sl, #1072	; 0x430
200082e4:	f1c3 0235 	rsb	r2, r3, #53	; 0x35
200082e8:	f1aa 0a03 	sub.w	sl, sl, #3
200082ec:	4453      	add	r3, sl
200082ee:	603b      	str	r3, [r7, #0]
200082f0:	6032      	str	r2, [r6, #0]
200082f2:	4640      	mov	r0, r8
200082f4:	b003      	add	sp, #12
200082f6:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
200082fa:	4668      	mov	r0, sp
200082fc:	f7ff fe00 	bl	20007f00 <__lo0bits>
20008300:	2301      	movs	r3, #1
20008302:	461c      	mov	r4, r3
20008304:	f8c8 3010 	str.w	r3, [r8, #16]
20008308:	9b00      	ldr	r3, [sp, #0]
2000830a:	f8c8 3014 	str.w	r3, [r8, #20]
2000830e:	f100 0320 	add.w	r3, r0, #32
20008312:	f1ba 0f00 	cmp.w	sl, #0
20008316:	d1e3      	bne.n	200082e0 <__d2b+0x64>
20008318:	eb08 0284 	add.w	r2, r8, r4, lsl #2
2000831c:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
20008320:	3b02      	subs	r3, #2
20008322:	603b      	str	r3, [r7, #0]
20008324:	6910      	ldr	r0, [r2, #16]
20008326:	f7ff fdcb 	bl	20007ec0 <__hi0bits>
2000832a:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
2000832e:	6030      	str	r0, [r6, #0]
20008330:	e7df      	b.n	200082f2 <__d2b+0x76>
20008332:	9a00      	ldr	r2, [sp, #0]
20008334:	f1c0 0120 	rsb	r1, r0, #32
20008338:	fa12 f101 	lsls.w	r1, r2, r1
2000833c:	40c2      	lsrs	r2, r0
2000833e:	9801      	ldr	r0, [sp, #4]
20008340:	4301      	orrs	r1, r0
20008342:	f8c8 1014 	str.w	r1, [r8, #20]
20008346:	9200      	str	r2, [sp, #0]
20008348:	e7bf      	b.n	200082ca <__d2b+0x4e>
2000834a:	bf00      	nop

2000834c <__mdiff>:
2000834c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
20008350:	6913      	ldr	r3, [r2, #16]
20008352:	690f      	ldr	r7, [r1, #16]
20008354:	460c      	mov	r4, r1
20008356:	4615      	mov	r5, r2
20008358:	1aff      	subs	r7, r7, r3
2000835a:	2f00      	cmp	r7, #0
2000835c:	d04f      	beq.n	200083fe <__mdiff+0xb2>
2000835e:	db6a      	blt.n	20008436 <__mdiff+0xea>
20008360:	2700      	movs	r7, #0
20008362:	f101 0614 	add.w	r6, r1, #20
20008366:	6861      	ldr	r1, [r4, #4]
20008368:	f7ff ff52 	bl	20008210 <_Balloc>
2000836c:	f8d5 8010 	ldr.w	r8, [r5, #16]
20008370:	f8d4 c010 	ldr.w	ip, [r4, #16]
20008374:	f105 0114 	add.w	r1, r5, #20
20008378:	2200      	movs	r2, #0
2000837a:	eb05 0588 	add.w	r5, r5, r8, lsl #2
2000837e:	eb04 048c 	add.w	r4, r4, ip, lsl #2
20008382:	f105 0814 	add.w	r8, r5, #20
20008386:	3414      	adds	r4, #20
20008388:	f100 0314 	add.w	r3, r0, #20
2000838c:	60c7      	str	r7, [r0, #12]
2000838e:	f851 7b04 	ldr.w	r7, [r1], #4
20008392:	f856 5b04 	ldr.w	r5, [r6], #4
20008396:	46bb      	mov	fp, r7
20008398:	fa1f fa87 	uxth.w	sl, r7
2000839c:	0c3f      	lsrs	r7, r7, #16
2000839e:	fa1f f985 	uxth.w	r9, r5
200083a2:	ebc7 4715 	rsb	r7, r7, r5, lsr #16
200083a6:	ebca 0a09 	rsb	sl, sl, r9
200083aa:	4452      	add	r2, sl
200083ac:	eb07 4722 	add.w	r7, r7, r2, asr #16
200083b0:	b292      	uxth	r2, r2
200083b2:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
200083b6:	f843 2b04 	str.w	r2, [r3], #4
200083ba:	143a      	asrs	r2, r7, #16
200083bc:	4588      	cmp	r8, r1
200083be:	d8e6      	bhi.n	2000838e <__mdiff+0x42>
200083c0:	42a6      	cmp	r6, r4
200083c2:	d20e      	bcs.n	200083e2 <__mdiff+0x96>
200083c4:	f856 1b04 	ldr.w	r1, [r6], #4
200083c8:	b28d      	uxth	r5, r1
200083ca:	0c09      	lsrs	r1, r1, #16
200083cc:	1952      	adds	r2, r2, r5
200083ce:	eb01 4122 	add.w	r1, r1, r2, asr #16
200083d2:	b292      	uxth	r2, r2
200083d4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
200083d8:	f843 2b04 	str.w	r2, [r3], #4
200083dc:	140a      	asrs	r2, r1, #16
200083de:	42b4      	cmp	r4, r6
200083e0:	d8f0      	bhi.n	200083c4 <__mdiff+0x78>
200083e2:	f853 2c04 	ldr.w	r2, [r3, #-4]
200083e6:	b932      	cbnz	r2, 200083f6 <__mdiff+0xaa>
200083e8:	f853 2c08 	ldr.w	r2, [r3, #-8]
200083ec:	f10c 3cff 	add.w	ip, ip, #4294967295
200083f0:	3b04      	subs	r3, #4
200083f2:	2a00      	cmp	r2, #0
200083f4:	d0f8      	beq.n	200083e8 <__mdiff+0x9c>
200083f6:	f8c0 c010 	str.w	ip, [r0, #16]
200083fa:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
200083fe:	3304      	adds	r3, #4
20008400:	f101 0614 	add.w	r6, r1, #20
20008404:	009b      	lsls	r3, r3, #2
20008406:	18d2      	adds	r2, r2, r3
20008408:	18cb      	adds	r3, r1, r3
2000840a:	3304      	adds	r3, #4
2000840c:	3204      	adds	r2, #4
2000840e:	f853 cc04 	ldr.w	ip, [r3, #-4]
20008412:	3b04      	subs	r3, #4
20008414:	f852 1c04 	ldr.w	r1, [r2, #-4]
20008418:	3a04      	subs	r2, #4
2000841a:	458c      	cmp	ip, r1
2000841c:	d10a      	bne.n	20008434 <__mdiff+0xe8>
2000841e:	429e      	cmp	r6, r3
20008420:	d3f5      	bcc.n	2000840e <__mdiff+0xc2>
20008422:	2100      	movs	r1, #0
20008424:	f7ff fef4 	bl	20008210 <_Balloc>
20008428:	2301      	movs	r3, #1
2000842a:	6103      	str	r3, [r0, #16]
2000842c:	2300      	movs	r3, #0
2000842e:	6143      	str	r3, [r0, #20]
20008430:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20008434:	d297      	bcs.n	20008366 <__mdiff+0x1a>
20008436:	4623      	mov	r3, r4
20008438:	462c      	mov	r4, r5
2000843a:	2701      	movs	r7, #1
2000843c:	461d      	mov	r5, r3
2000843e:	f104 0614 	add.w	r6, r4, #20
20008442:	e790      	b.n	20008366 <__mdiff+0x1a>

20008444 <__lshift>:
20008444:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
20008448:	690d      	ldr	r5, [r1, #16]
2000844a:	688b      	ldr	r3, [r1, #8]
2000844c:	1156      	asrs	r6, r2, #5
2000844e:	3501      	adds	r5, #1
20008450:	460c      	mov	r4, r1
20008452:	19ad      	adds	r5, r5, r6
20008454:	4690      	mov	r8, r2
20008456:	429d      	cmp	r5, r3
20008458:	4682      	mov	sl, r0
2000845a:	6849      	ldr	r1, [r1, #4]
2000845c:	dd03      	ble.n	20008466 <__lshift+0x22>
2000845e:	005b      	lsls	r3, r3, #1
20008460:	3101      	adds	r1, #1
20008462:	429d      	cmp	r5, r3
20008464:	dcfb      	bgt.n	2000845e <__lshift+0x1a>
20008466:	4650      	mov	r0, sl
20008468:	f7ff fed2 	bl	20008210 <_Balloc>
2000846c:	2e00      	cmp	r6, #0
2000846e:	4607      	mov	r7, r0
20008470:	f100 0214 	add.w	r2, r0, #20
20008474:	dd0a      	ble.n	2000848c <__lshift+0x48>
20008476:	2300      	movs	r3, #0
20008478:	4619      	mov	r1, r3
2000847a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
2000847e:	3301      	adds	r3, #1
20008480:	42b3      	cmp	r3, r6
20008482:	d1fa      	bne.n	2000847a <__lshift+0x36>
20008484:	eb07 0383 	add.w	r3, r7, r3, lsl #2
20008488:	f103 0214 	add.w	r2, r3, #20
2000848c:	6920      	ldr	r0, [r4, #16]
2000848e:	f104 0314 	add.w	r3, r4, #20
20008492:	eb04 0080 	add.w	r0, r4, r0, lsl #2
20008496:	3014      	adds	r0, #20
20008498:	f018 081f 	ands.w	r8, r8, #31
2000849c:	d01b      	beq.n	200084d6 <__lshift+0x92>
2000849e:	f1c8 0e20 	rsb	lr, r8, #32
200084a2:	2100      	movs	r1, #0
200084a4:	681e      	ldr	r6, [r3, #0]
200084a6:	fa06 fc08 	lsl.w	ip, r6, r8
200084aa:	ea41 010c 	orr.w	r1, r1, ip
200084ae:	f842 1b04 	str.w	r1, [r2], #4
200084b2:	f853 1b04 	ldr.w	r1, [r3], #4
200084b6:	4298      	cmp	r0, r3
200084b8:	fa21 f10e 	lsr.w	r1, r1, lr
200084bc:	d8f2      	bhi.n	200084a4 <__lshift+0x60>
200084be:	6011      	str	r1, [r2, #0]
200084c0:	b101      	cbz	r1, 200084c4 <__lshift+0x80>
200084c2:	3501      	adds	r5, #1
200084c4:	4650      	mov	r0, sl
200084c6:	3d01      	subs	r5, #1
200084c8:	4621      	mov	r1, r4
200084ca:	613d      	str	r5, [r7, #16]
200084cc:	f7ff fe84 	bl	200081d8 <_Bfree>
200084d0:	4638      	mov	r0, r7
200084d2:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
200084d6:	f853 1008 	ldr.w	r1, [r3, r8]
200084da:	f842 1008 	str.w	r1, [r2, r8]
200084de:	f108 0804 	add.w	r8, r8, #4
200084e2:	eb08 0103 	add.w	r1, r8, r3
200084e6:	4288      	cmp	r0, r1
200084e8:	d9ec      	bls.n	200084c4 <__lshift+0x80>
200084ea:	f853 1008 	ldr.w	r1, [r3, r8]
200084ee:	f842 1008 	str.w	r1, [r2, r8]
200084f2:	f108 0804 	add.w	r8, r8, #4
200084f6:	eb08 0103 	add.w	r1, r8, r3
200084fa:	4288      	cmp	r0, r1
200084fc:	d8eb      	bhi.n	200084d6 <__lshift+0x92>
200084fe:	e7e1      	b.n	200084c4 <__lshift+0x80>

20008500 <__multiply>:
20008500:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20008504:	f8d1 8010 	ldr.w	r8, [r1, #16]
20008508:	6917      	ldr	r7, [r2, #16]
2000850a:	460d      	mov	r5, r1
2000850c:	4616      	mov	r6, r2
2000850e:	b087      	sub	sp, #28
20008510:	45b8      	cmp	r8, r7
20008512:	bfb5      	itete	lt
20008514:	4615      	movlt	r5, r2
20008516:	463b      	movge	r3, r7
20008518:	460b      	movlt	r3, r1
2000851a:	4647      	movge	r7, r8
2000851c:	bfb4      	ite	lt
2000851e:	461e      	movlt	r6, r3
20008520:	4698      	movge	r8, r3
20008522:	68ab      	ldr	r3, [r5, #8]
20008524:	eb08 0407 	add.w	r4, r8, r7
20008528:	6869      	ldr	r1, [r5, #4]
2000852a:	429c      	cmp	r4, r3
2000852c:	bfc8      	it	gt
2000852e:	3101      	addgt	r1, #1
20008530:	f7ff fe6e 	bl	20008210 <_Balloc>
20008534:	eb00 0384 	add.w	r3, r0, r4, lsl #2
20008538:	f100 0b14 	add.w	fp, r0, #20
2000853c:	3314      	adds	r3, #20
2000853e:	9003      	str	r0, [sp, #12]
20008540:	459b      	cmp	fp, r3
20008542:	9304      	str	r3, [sp, #16]
20008544:	d206      	bcs.n	20008554 <__multiply+0x54>
20008546:	9904      	ldr	r1, [sp, #16]
20008548:	465b      	mov	r3, fp
2000854a:	2200      	movs	r2, #0
2000854c:	f843 2b04 	str.w	r2, [r3], #4
20008550:	4299      	cmp	r1, r3
20008552:	d8fb      	bhi.n	2000854c <__multiply+0x4c>
20008554:	eb06 0888 	add.w	r8, r6, r8, lsl #2
20008558:	f106 0914 	add.w	r9, r6, #20
2000855c:	f108 0814 	add.w	r8, r8, #20
20008560:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
20008564:	3514      	adds	r5, #20
20008566:	45c1      	cmp	r9, r8
20008568:	f8cd 8004 	str.w	r8, [sp, #4]
2000856c:	f10c 0c14 	add.w	ip, ip, #20
20008570:	9502      	str	r5, [sp, #8]
20008572:	d24b      	bcs.n	2000860c <__multiply+0x10c>
20008574:	f04f 0a00 	mov.w	sl, #0
20008578:	9405      	str	r4, [sp, #20]
2000857a:	f859 400a 	ldr.w	r4, [r9, sl]
2000857e:	eb0a 080b 	add.w	r8, sl, fp
20008582:	b2a0      	uxth	r0, r4
20008584:	b1d8      	cbz	r0, 200085be <__multiply+0xbe>
20008586:	9a02      	ldr	r2, [sp, #8]
20008588:	4643      	mov	r3, r8
2000858a:	2400      	movs	r4, #0
2000858c:	f852 5b04 	ldr.w	r5, [r2], #4
20008590:	6819      	ldr	r1, [r3, #0]
20008592:	b2af      	uxth	r7, r5
20008594:	0c2d      	lsrs	r5, r5, #16
20008596:	b28e      	uxth	r6, r1
20008598:	0c09      	lsrs	r1, r1, #16
2000859a:	fb00 6607 	mla	r6, r0, r7, r6
2000859e:	fb00 1105 	mla	r1, r0, r5, r1
200085a2:	1936      	adds	r6, r6, r4
200085a4:	eb01 4116 	add.w	r1, r1, r6, lsr #16
200085a8:	b2b6      	uxth	r6, r6
200085aa:	0c0c      	lsrs	r4, r1, #16
200085ac:	4594      	cmp	ip, r2
200085ae:	ea46 4601 	orr.w	r6, r6, r1, lsl #16
200085b2:	f843 6b04 	str.w	r6, [r3], #4
200085b6:	d8e9      	bhi.n	2000858c <__multiply+0x8c>
200085b8:	601c      	str	r4, [r3, #0]
200085ba:	f859 400a 	ldr.w	r4, [r9, sl]
200085be:	0c24      	lsrs	r4, r4, #16
200085c0:	d01c      	beq.n	200085fc <__multiply+0xfc>
200085c2:	f85b 200a 	ldr.w	r2, [fp, sl]
200085c6:	4641      	mov	r1, r8
200085c8:	9b02      	ldr	r3, [sp, #8]
200085ca:	2500      	movs	r5, #0
200085cc:	4610      	mov	r0, r2
200085ce:	881e      	ldrh	r6, [r3, #0]
200085d0:	b297      	uxth	r7, r2
200085d2:	fb06 5504 	mla	r5, r6, r4, r5
200085d6:	eb05 4510 	add.w	r5, r5, r0, lsr #16
200085da:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
200085de:	600f      	str	r7, [r1, #0]
200085e0:	f851 0f04 	ldr.w	r0, [r1, #4]!
200085e4:	f853 2b04 	ldr.w	r2, [r3], #4
200085e8:	b286      	uxth	r6, r0
200085ea:	0c12      	lsrs	r2, r2, #16
200085ec:	fb02 6204 	mla	r2, r2, r4, r6
200085f0:	eb02 4215 	add.w	r2, r2, r5, lsr #16
200085f4:	0c15      	lsrs	r5, r2, #16
200085f6:	459c      	cmp	ip, r3
200085f8:	d8e9      	bhi.n	200085ce <__multiply+0xce>
200085fa:	600a      	str	r2, [r1, #0]
200085fc:	f10a 0a04 	add.w	sl, sl, #4
20008600:	9a01      	ldr	r2, [sp, #4]
20008602:	eb0a 0309 	add.w	r3, sl, r9
20008606:	429a      	cmp	r2, r3
20008608:	d8b7      	bhi.n	2000857a <__multiply+0x7a>
2000860a:	9c05      	ldr	r4, [sp, #20]
2000860c:	2c00      	cmp	r4, #0
2000860e:	dd0b      	ble.n	20008628 <__multiply+0x128>
20008610:	9a04      	ldr	r2, [sp, #16]
20008612:	f852 3c04 	ldr.w	r3, [r2, #-4]
20008616:	b93b      	cbnz	r3, 20008628 <__multiply+0x128>
20008618:	4613      	mov	r3, r2
2000861a:	e003      	b.n	20008624 <__multiply+0x124>
2000861c:	f853 2c08 	ldr.w	r2, [r3, #-8]
20008620:	3b04      	subs	r3, #4
20008622:	b90a      	cbnz	r2, 20008628 <__multiply+0x128>
20008624:	3c01      	subs	r4, #1
20008626:	d1f9      	bne.n	2000861c <__multiply+0x11c>
20008628:	9b03      	ldr	r3, [sp, #12]
2000862a:	4618      	mov	r0, r3
2000862c:	611c      	str	r4, [r3, #16]
2000862e:	b007      	add	sp, #28
20008630:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

20008634 <__i2b>:
20008634:	b510      	push	{r4, lr}
20008636:	460c      	mov	r4, r1
20008638:	2101      	movs	r1, #1
2000863a:	f7ff fde9 	bl	20008210 <_Balloc>
2000863e:	2201      	movs	r2, #1
20008640:	6144      	str	r4, [r0, #20]
20008642:	6102      	str	r2, [r0, #16]
20008644:	bd10      	pop	{r4, pc}
20008646:	bf00      	nop

20008648 <__multadd>:
20008648:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
2000864c:	460d      	mov	r5, r1
2000864e:	2100      	movs	r1, #0
20008650:	4606      	mov	r6, r0
20008652:	692c      	ldr	r4, [r5, #16]
20008654:	b083      	sub	sp, #12
20008656:	f105 0814 	add.w	r8, r5, #20
2000865a:	4608      	mov	r0, r1
2000865c:	f858 7001 	ldr.w	r7, [r8, r1]
20008660:	3001      	adds	r0, #1
20008662:	fa1f fa87 	uxth.w	sl, r7
20008666:	ea4f 4c17 	mov.w	ip, r7, lsr #16
2000866a:	fb0a 3302 	mla	r3, sl, r2, r3
2000866e:	fb0c fc02 	mul.w	ip, ip, r2
20008672:	eb0c 4c13 	add.w	ip, ip, r3, lsr #16
20008676:	b29b      	uxth	r3, r3
20008678:	eb03 430c 	add.w	r3, r3, ip, lsl #16
2000867c:	f848 3001 	str.w	r3, [r8, r1]
20008680:	3104      	adds	r1, #4
20008682:	4284      	cmp	r4, r0
20008684:	ea4f 431c 	mov.w	r3, ip, lsr #16
20008688:	dce8      	bgt.n	2000865c <__multadd+0x14>
2000868a:	b13b      	cbz	r3, 2000869c <__multadd+0x54>
2000868c:	68aa      	ldr	r2, [r5, #8]
2000868e:	4294      	cmp	r4, r2
20008690:	da08      	bge.n	200086a4 <__multadd+0x5c>
20008692:	eb05 0284 	add.w	r2, r5, r4, lsl #2
20008696:	3401      	adds	r4, #1
20008698:	612c      	str	r4, [r5, #16]
2000869a:	6153      	str	r3, [r2, #20]
2000869c:	4628      	mov	r0, r5
2000869e:	b003      	add	sp, #12
200086a0:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
200086a4:	6869      	ldr	r1, [r5, #4]
200086a6:	4630      	mov	r0, r6
200086a8:	9301      	str	r3, [sp, #4]
200086aa:	3101      	adds	r1, #1
200086ac:	f7ff fdb0 	bl	20008210 <_Balloc>
200086b0:	692a      	ldr	r2, [r5, #16]
200086b2:	f105 010c 	add.w	r1, r5, #12
200086b6:	3202      	adds	r2, #2
200086b8:	0092      	lsls	r2, r2, #2
200086ba:	4607      	mov	r7, r0
200086bc:	300c      	adds	r0, #12
200086be:	f7fb ff13 	bl	200044e8 <memcpy>
200086c2:	4629      	mov	r1, r5
200086c4:	4630      	mov	r0, r6
200086c6:	463d      	mov	r5, r7
200086c8:	f7ff fd86 	bl	200081d8 <_Bfree>
200086cc:	9b01      	ldr	r3, [sp, #4]
200086ce:	e7e0      	b.n	20008692 <__multadd+0x4a>

200086d0 <__pow5mult>:
200086d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
200086d4:	4615      	mov	r5, r2
200086d6:	f012 0203 	ands.w	r2, r2, #3
200086da:	4604      	mov	r4, r0
200086dc:	4688      	mov	r8, r1
200086de:	d12c      	bne.n	2000873a <__pow5mult+0x6a>
200086e0:	10ad      	asrs	r5, r5, #2
200086e2:	d01e      	beq.n	20008722 <__pow5mult+0x52>
200086e4:	6a66      	ldr	r6, [r4, #36]	; 0x24
200086e6:	2e00      	cmp	r6, #0
200086e8:	d034      	beq.n	20008754 <__pow5mult+0x84>
200086ea:	68b7      	ldr	r7, [r6, #8]
200086ec:	2f00      	cmp	r7, #0
200086ee:	d03b      	beq.n	20008768 <__pow5mult+0x98>
200086f0:	f015 0f01 	tst.w	r5, #1
200086f4:	d108      	bne.n	20008708 <__pow5mult+0x38>
200086f6:	106d      	asrs	r5, r5, #1
200086f8:	d013      	beq.n	20008722 <__pow5mult+0x52>
200086fa:	683e      	ldr	r6, [r7, #0]
200086fc:	b1a6      	cbz	r6, 20008728 <__pow5mult+0x58>
200086fe:	4630      	mov	r0, r6
20008700:	4607      	mov	r7, r0
20008702:	f015 0f01 	tst.w	r5, #1
20008706:	d0f6      	beq.n	200086f6 <__pow5mult+0x26>
20008708:	4641      	mov	r1, r8
2000870a:	463a      	mov	r2, r7
2000870c:	4620      	mov	r0, r4
2000870e:	f7ff fef7 	bl	20008500 <__multiply>
20008712:	4641      	mov	r1, r8
20008714:	4606      	mov	r6, r0
20008716:	4620      	mov	r0, r4
20008718:	f7ff fd5e 	bl	200081d8 <_Bfree>
2000871c:	106d      	asrs	r5, r5, #1
2000871e:	46b0      	mov	r8, r6
20008720:	d1eb      	bne.n	200086fa <__pow5mult+0x2a>
20008722:	4640      	mov	r0, r8
20008724:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20008728:	4639      	mov	r1, r7
2000872a:	463a      	mov	r2, r7
2000872c:	4620      	mov	r0, r4
2000872e:	f7ff fee7 	bl	20008500 <__multiply>
20008732:	6038      	str	r0, [r7, #0]
20008734:	4607      	mov	r7, r0
20008736:	6006      	str	r6, [r0, #0]
20008738:	e7e3      	b.n	20008702 <__pow5mult+0x32>
2000873a:	f649 7cf8 	movw	ip, #40952	; 0x9ff8
2000873e:	2300      	movs	r3, #0
20008740:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20008744:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
20008748:	f8d2 20c4 	ldr.w	r2, [r2, #196]	; 0xc4
2000874c:	f7ff ff7c 	bl	20008648 <__multadd>
20008750:	4680      	mov	r8, r0
20008752:	e7c5      	b.n	200086e0 <__pow5mult+0x10>
20008754:	2010      	movs	r0, #16
20008756:	f7fb fbed 	bl	20003f34 <malloc>
2000875a:	2300      	movs	r3, #0
2000875c:	4606      	mov	r6, r0
2000875e:	6260      	str	r0, [r4, #36]	; 0x24
20008760:	60c3      	str	r3, [r0, #12]
20008762:	6043      	str	r3, [r0, #4]
20008764:	6083      	str	r3, [r0, #8]
20008766:	6003      	str	r3, [r0, #0]
20008768:	4620      	mov	r0, r4
2000876a:	f240 2171 	movw	r1, #625	; 0x271
2000876e:	f7ff ff61 	bl	20008634 <__i2b>
20008772:	2300      	movs	r3, #0
20008774:	60b0      	str	r0, [r6, #8]
20008776:	4607      	mov	r7, r0
20008778:	6003      	str	r3, [r0, #0]
2000877a:	e7b9      	b.n	200086f0 <__pow5mult+0x20>

2000877c <__s2b>:
2000877c:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
20008780:	461e      	mov	r6, r3
20008782:	f648 6339 	movw	r3, #36409	; 0x8e39
20008786:	f106 0c08 	add.w	ip, r6, #8
2000878a:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
2000878e:	4688      	mov	r8, r1
20008790:	4605      	mov	r5, r0
20008792:	4617      	mov	r7, r2
20008794:	fb83 130c 	smull	r1, r3, r3, ip
20008798:	ea4f 7cec 	mov.w	ip, ip, asr #31
2000879c:	ebcc 0c63 	rsb	ip, ip, r3, asr #1
200087a0:	f1bc 0f01 	cmp.w	ip, #1
200087a4:	dd35      	ble.n	20008812 <__s2b+0x96>
200087a6:	2100      	movs	r1, #0
200087a8:	2201      	movs	r2, #1
200087aa:	0052      	lsls	r2, r2, #1
200087ac:	3101      	adds	r1, #1
200087ae:	4594      	cmp	ip, r2
200087b0:	dcfb      	bgt.n	200087aa <__s2b+0x2e>
200087b2:	4628      	mov	r0, r5
200087b4:	f7ff fd2c 	bl	20008210 <_Balloc>
200087b8:	9b08      	ldr	r3, [sp, #32]
200087ba:	6143      	str	r3, [r0, #20]
200087bc:	2301      	movs	r3, #1
200087be:	2f09      	cmp	r7, #9
200087c0:	6103      	str	r3, [r0, #16]
200087c2:	dd22      	ble.n	2000880a <__s2b+0x8e>
200087c4:	f108 0a09 	add.w	sl, r8, #9
200087c8:	2409      	movs	r4, #9
200087ca:	f818 3004 	ldrb.w	r3, [r8, r4]
200087ce:	4601      	mov	r1, r0
200087d0:	220a      	movs	r2, #10
200087d2:	3401      	adds	r4, #1
200087d4:	3b30      	subs	r3, #48	; 0x30
200087d6:	4628      	mov	r0, r5
200087d8:	f7ff ff36 	bl	20008648 <__multadd>
200087dc:	42a7      	cmp	r7, r4
200087de:	dcf4      	bgt.n	200087ca <__s2b+0x4e>
200087e0:	eb0a 0807 	add.w	r8, sl, r7
200087e4:	f1a8 0808 	sub.w	r8, r8, #8
200087e8:	42be      	cmp	r6, r7
200087ea:	dd0c      	ble.n	20008806 <__s2b+0x8a>
200087ec:	2400      	movs	r4, #0
200087ee:	f818 3004 	ldrb.w	r3, [r8, r4]
200087f2:	4601      	mov	r1, r0
200087f4:	3401      	adds	r4, #1
200087f6:	220a      	movs	r2, #10
200087f8:	3b30      	subs	r3, #48	; 0x30
200087fa:	4628      	mov	r0, r5
200087fc:	f7ff ff24 	bl	20008648 <__multadd>
20008800:	19e3      	adds	r3, r4, r7
20008802:	429e      	cmp	r6, r3
20008804:	dcf3      	bgt.n	200087ee <__s2b+0x72>
20008806:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
2000880a:	f108 080a 	add.w	r8, r8, #10
2000880e:	2709      	movs	r7, #9
20008810:	e7ea      	b.n	200087e8 <__s2b+0x6c>
20008812:	2100      	movs	r1, #0
20008814:	e7cd      	b.n	200087b2 <__s2b+0x36>
20008816:	bf00      	nop

20008818 <_realloc_r>:
20008818:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000881c:	4691      	mov	r9, r2
2000881e:	b083      	sub	sp, #12
20008820:	4607      	mov	r7, r0
20008822:	460e      	mov	r6, r1
20008824:	2900      	cmp	r1, #0
20008826:	f000 813a 	beq.w	20008a9e <_realloc_r+0x286>
2000882a:	f1a1 0808 	sub.w	r8, r1, #8
2000882e:	f109 040b 	add.w	r4, r9, #11
20008832:	f7fb ff8b 	bl	2000474c <__malloc_lock>
20008836:	2c16      	cmp	r4, #22
20008838:	f8d8 1004 	ldr.w	r1, [r8, #4]
2000883c:	460b      	mov	r3, r1
2000883e:	f200 80a0 	bhi.w	20008982 <_realloc_r+0x16a>
20008842:	2210      	movs	r2, #16
20008844:	2500      	movs	r5, #0
20008846:	4614      	mov	r4, r2
20008848:	454c      	cmp	r4, r9
2000884a:	bf38      	it	cc
2000884c:	f045 0501 	orrcc.w	r5, r5, #1
20008850:	2d00      	cmp	r5, #0
20008852:	f040 812a 	bne.w	20008aaa <_realloc_r+0x292>
20008856:	f021 0a03 	bic.w	sl, r1, #3
2000885a:	4592      	cmp	sl, r2
2000885c:	bfa2      	ittt	ge
2000885e:	4640      	movge	r0, r8
20008860:	4655      	movge	r5, sl
20008862:	f108 0808 	addge.w	r8, r8, #8
20008866:	da75      	bge.n	20008954 <_realloc_r+0x13c>
20008868:	f24a 2360 	movw	r3, #41568	; 0xa260
2000886c:	eb08 000a 	add.w	r0, r8, sl
20008870:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008874:	f8d3 e008 	ldr.w	lr, [r3, #8]
20008878:	4586      	cmp	lr, r0
2000887a:	f000 811a 	beq.w	20008ab2 <_realloc_r+0x29a>
2000887e:	f8d0 c004 	ldr.w	ip, [r0, #4]
20008882:	f02c 0b01 	bic.w	fp, ip, #1
20008886:	4483      	add	fp, r0
20008888:	f8db b004 	ldr.w	fp, [fp, #4]
2000888c:	f01b 0f01 	tst.w	fp, #1
20008890:	d07c      	beq.n	2000898c <_realloc_r+0x174>
20008892:	46ac      	mov	ip, r5
20008894:	4628      	mov	r0, r5
20008896:	f011 0f01 	tst.w	r1, #1
2000889a:	f040 809b 	bne.w	200089d4 <_realloc_r+0x1bc>
2000889e:	f856 1c08 	ldr.w	r1, [r6, #-8]
200088a2:	ebc1 0b08 	rsb	fp, r1, r8
200088a6:	f8db 5004 	ldr.w	r5, [fp, #4]
200088aa:	f025 0503 	bic.w	r5, r5, #3
200088ae:	2800      	cmp	r0, #0
200088b0:	f000 80dd 	beq.w	20008a6e <_realloc_r+0x256>
200088b4:	4570      	cmp	r0, lr
200088b6:	f000 811f 	beq.w	20008af8 <_realloc_r+0x2e0>
200088ba:	eb05 030a 	add.w	r3, r5, sl
200088be:	eb0c 0503 	add.w	r5, ip, r3
200088c2:	4295      	cmp	r5, r2
200088c4:	bfb8      	it	lt
200088c6:	461d      	movlt	r5, r3
200088c8:	f2c0 80d2 	blt.w	20008a70 <_realloc_r+0x258>
200088cc:	6881      	ldr	r1, [r0, #8]
200088ce:	465b      	mov	r3, fp
200088d0:	68c0      	ldr	r0, [r0, #12]
200088d2:	f1aa 0204 	sub.w	r2, sl, #4
200088d6:	2a24      	cmp	r2, #36	; 0x24
200088d8:	6081      	str	r1, [r0, #8]
200088da:	60c8      	str	r0, [r1, #12]
200088dc:	f853 1f08 	ldr.w	r1, [r3, #8]!
200088e0:	f8db 000c 	ldr.w	r0, [fp, #12]
200088e4:	6081      	str	r1, [r0, #8]
200088e6:	60c8      	str	r0, [r1, #12]
200088e8:	f200 80d0 	bhi.w	20008a8c <_realloc_r+0x274>
200088ec:	2a13      	cmp	r2, #19
200088ee:	469c      	mov	ip, r3
200088f0:	d921      	bls.n	20008936 <_realloc_r+0x11e>
200088f2:	4631      	mov	r1, r6
200088f4:	f10b 0c10 	add.w	ip, fp, #16
200088f8:	f851 0b04 	ldr.w	r0, [r1], #4
200088fc:	f8cb 0008 	str.w	r0, [fp, #8]
20008900:	6870      	ldr	r0, [r6, #4]
20008902:	1d0e      	adds	r6, r1, #4
20008904:	2a1b      	cmp	r2, #27
20008906:	f8cb 000c 	str.w	r0, [fp, #12]
2000890a:	d914      	bls.n	20008936 <_realloc_r+0x11e>
2000890c:	6848      	ldr	r0, [r1, #4]
2000890e:	1d31      	adds	r1, r6, #4
20008910:	f10b 0c18 	add.w	ip, fp, #24
20008914:	f8cb 0010 	str.w	r0, [fp, #16]
20008918:	6870      	ldr	r0, [r6, #4]
2000891a:	1d0e      	adds	r6, r1, #4
2000891c:	2a24      	cmp	r2, #36	; 0x24
2000891e:	f8cb 0014 	str.w	r0, [fp, #20]
20008922:	d108      	bne.n	20008936 <_realloc_r+0x11e>
20008924:	684a      	ldr	r2, [r1, #4]
20008926:	f10b 0c20 	add.w	ip, fp, #32
2000892a:	f8cb 2018 	str.w	r2, [fp, #24]
2000892e:	6872      	ldr	r2, [r6, #4]
20008930:	3608      	adds	r6, #8
20008932:	f8cb 201c 	str.w	r2, [fp, #28]
20008936:	4631      	mov	r1, r6
20008938:	4698      	mov	r8, r3
2000893a:	4662      	mov	r2, ip
2000893c:	4658      	mov	r0, fp
2000893e:	f851 3b04 	ldr.w	r3, [r1], #4
20008942:	f842 3b04 	str.w	r3, [r2], #4
20008946:	6873      	ldr	r3, [r6, #4]
20008948:	f8cc 3004 	str.w	r3, [ip, #4]
2000894c:	684b      	ldr	r3, [r1, #4]
2000894e:	6053      	str	r3, [r2, #4]
20008950:	f8db 3004 	ldr.w	r3, [fp, #4]
20008954:	ebc4 0c05 	rsb	ip, r4, r5
20008958:	f1bc 0f0f 	cmp.w	ip, #15
2000895c:	d826      	bhi.n	200089ac <_realloc_r+0x194>
2000895e:	1942      	adds	r2, r0, r5
20008960:	f003 0301 	and.w	r3, r3, #1
20008964:	ea43 0505 	orr.w	r5, r3, r5
20008968:	6045      	str	r5, [r0, #4]
2000896a:	6853      	ldr	r3, [r2, #4]
2000896c:	f043 0301 	orr.w	r3, r3, #1
20008970:	6053      	str	r3, [r2, #4]
20008972:	4638      	mov	r0, r7
20008974:	4645      	mov	r5, r8
20008976:	f7fb feeb 	bl	20004750 <__malloc_unlock>
2000897a:	4628      	mov	r0, r5
2000897c:	b003      	add	sp, #12
2000897e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20008982:	f024 0407 	bic.w	r4, r4, #7
20008986:	4622      	mov	r2, r4
20008988:	0fe5      	lsrs	r5, r4, #31
2000898a:	e75d      	b.n	20008848 <_realloc_r+0x30>
2000898c:	f02c 0c03 	bic.w	ip, ip, #3
20008990:	eb0c 050a 	add.w	r5, ip, sl
20008994:	4295      	cmp	r5, r2
20008996:	f6ff af7e 	blt.w	20008896 <_realloc_r+0x7e>
2000899a:	6882      	ldr	r2, [r0, #8]
2000899c:	460b      	mov	r3, r1
2000899e:	68c1      	ldr	r1, [r0, #12]
200089a0:	4640      	mov	r0, r8
200089a2:	f108 0808 	add.w	r8, r8, #8
200089a6:	608a      	str	r2, [r1, #8]
200089a8:	60d1      	str	r1, [r2, #12]
200089aa:	e7d3      	b.n	20008954 <_realloc_r+0x13c>
200089ac:	1901      	adds	r1, r0, r4
200089ae:	f003 0301 	and.w	r3, r3, #1
200089b2:	eb01 020c 	add.w	r2, r1, ip
200089b6:	ea43 0404 	orr.w	r4, r3, r4
200089ba:	f04c 0301 	orr.w	r3, ip, #1
200089be:	6044      	str	r4, [r0, #4]
200089c0:	604b      	str	r3, [r1, #4]
200089c2:	4638      	mov	r0, r7
200089c4:	6853      	ldr	r3, [r2, #4]
200089c6:	3108      	adds	r1, #8
200089c8:	f043 0301 	orr.w	r3, r3, #1
200089cc:	6053      	str	r3, [r2, #4]
200089ce:	f7fe fe6f 	bl	200076b0 <_free_r>
200089d2:	e7ce      	b.n	20008972 <_realloc_r+0x15a>
200089d4:	4649      	mov	r1, r9
200089d6:	4638      	mov	r0, r7
200089d8:	f7fb fab4 	bl	20003f44 <_malloc_r>
200089dc:	4605      	mov	r5, r0
200089de:	2800      	cmp	r0, #0
200089e0:	d041      	beq.n	20008a66 <_realloc_r+0x24e>
200089e2:	f8d8 3004 	ldr.w	r3, [r8, #4]
200089e6:	f1a0 0208 	sub.w	r2, r0, #8
200089ea:	f023 0101 	bic.w	r1, r3, #1
200089ee:	4441      	add	r1, r8
200089f0:	428a      	cmp	r2, r1
200089f2:	f000 80d7 	beq.w	20008ba4 <_realloc_r+0x38c>
200089f6:	f1aa 0204 	sub.w	r2, sl, #4
200089fa:	4631      	mov	r1, r6
200089fc:	2a24      	cmp	r2, #36	; 0x24
200089fe:	d878      	bhi.n	20008af2 <_realloc_r+0x2da>
20008a00:	2a13      	cmp	r2, #19
20008a02:	4603      	mov	r3, r0
20008a04:	d921      	bls.n	20008a4a <_realloc_r+0x232>
20008a06:	4634      	mov	r4, r6
20008a08:	f854 3b04 	ldr.w	r3, [r4], #4
20008a0c:	1d21      	adds	r1, r4, #4
20008a0e:	f840 3b04 	str.w	r3, [r0], #4
20008a12:	1d03      	adds	r3, r0, #4
20008a14:	f8d6 c004 	ldr.w	ip, [r6, #4]
20008a18:	2a1b      	cmp	r2, #27
20008a1a:	f8c5 c004 	str.w	ip, [r5, #4]
20008a1e:	d914      	bls.n	20008a4a <_realloc_r+0x232>
20008a20:	f8d4 e004 	ldr.w	lr, [r4, #4]
20008a24:	1d1c      	adds	r4, r3, #4
20008a26:	f101 0c04 	add.w	ip, r1, #4
20008a2a:	f8c0 e004 	str.w	lr, [r0, #4]
20008a2e:	6848      	ldr	r0, [r1, #4]
20008a30:	f10c 0104 	add.w	r1, ip, #4
20008a34:	6058      	str	r0, [r3, #4]
20008a36:	1d23      	adds	r3, r4, #4
20008a38:	2a24      	cmp	r2, #36	; 0x24
20008a3a:	d106      	bne.n	20008a4a <_realloc_r+0x232>
20008a3c:	f8dc 2004 	ldr.w	r2, [ip, #4]
20008a40:	6062      	str	r2, [r4, #4]
20008a42:	684a      	ldr	r2, [r1, #4]
20008a44:	3108      	adds	r1, #8
20008a46:	605a      	str	r2, [r3, #4]
20008a48:	3308      	adds	r3, #8
20008a4a:	4608      	mov	r0, r1
20008a4c:	461a      	mov	r2, r3
20008a4e:	f850 4b04 	ldr.w	r4, [r0], #4
20008a52:	f842 4b04 	str.w	r4, [r2], #4
20008a56:	6849      	ldr	r1, [r1, #4]
20008a58:	6059      	str	r1, [r3, #4]
20008a5a:	6843      	ldr	r3, [r0, #4]
20008a5c:	6053      	str	r3, [r2, #4]
20008a5e:	4631      	mov	r1, r6
20008a60:	4638      	mov	r0, r7
20008a62:	f7fe fe25 	bl	200076b0 <_free_r>
20008a66:	4638      	mov	r0, r7
20008a68:	f7fb fe72 	bl	20004750 <__malloc_unlock>
20008a6c:	e785      	b.n	2000897a <_realloc_r+0x162>
20008a6e:	4455      	add	r5, sl
20008a70:	4295      	cmp	r5, r2
20008a72:	dbaf      	blt.n	200089d4 <_realloc_r+0x1bc>
20008a74:	465b      	mov	r3, fp
20008a76:	f8db 000c 	ldr.w	r0, [fp, #12]
20008a7a:	f1aa 0204 	sub.w	r2, sl, #4
20008a7e:	f853 1f08 	ldr.w	r1, [r3, #8]!
20008a82:	2a24      	cmp	r2, #36	; 0x24
20008a84:	6081      	str	r1, [r0, #8]
20008a86:	60c8      	str	r0, [r1, #12]
20008a88:	f67f af30 	bls.w	200088ec <_realloc_r+0xd4>
20008a8c:	4618      	mov	r0, r3
20008a8e:	4631      	mov	r1, r6
20008a90:	4698      	mov	r8, r3
20008a92:	f7ff f9b9 	bl	20007e08 <memmove>
20008a96:	4658      	mov	r0, fp
20008a98:	f8db 3004 	ldr.w	r3, [fp, #4]
20008a9c:	e75a      	b.n	20008954 <_realloc_r+0x13c>
20008a9e:	4611      	mov	r1, r2
20008aa0:	b003      	add	sp, #12
20008aa2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20008aa6:	f7fb ba4d 	b.w	20003f44 <_malloc_r>
20008aaa:	230c      	movs	r3, #12
20008aac:	2500      	movs	r5, #0
20008aae:	603b      	str	r3, [r7, #0]
20008ab0:	e763      	b.n	2000897a <_realloc_r+0x162>
20008ab2:	f8de 5004 	ldr.w	r5, [lr, #4]
20008ab6:	f104 0b10 	add.w	fp, r4, #16
20008aba:	f025 0c03 	bic.w	ip, r5, #3
20008abe:	eb0c 000a 	add.w	r0, ip, sl
20008ac2:	4558      	cmp	r0, fp
20008ac4:	bfb8      	it	lt
20008ac6:	4670      	movlt	r0, lr
20008ac8:	f6ff aee5 	blt.w	20008896 <_realloc_r+0x7e>
20008acc:	eb08 0204 	add.w	r2, r8, r4
20008ad0:	1b01      	subs	r1, r0, r4
20008ad2:	f041 0101 	orr.w	r1, r1, #1
20008ad6:	609a      	str	r2, [r3, #8]
20008ad8:	6051      	str	r1, [r2, #4]
20008ada:	4638      	mov	r0, r7
20008adc:	f8d8 1004 	ldr.w	r1, [r8, #4]
20008ae0:	4635      	mov	r5, r6
20008ae2:	f001 0301 	and.w	r3, r1, #1
20008ae6:	431c      	orrs	r4, r3
20008ae8:	f8c8 4004 	str.w	r4, [r8, #4]
20008aec:	f7fb fe30 	bl	20004750 <__malloc_unlock>
20008af0:	e743      	b.n	2000897a <_realloc_r+0x162>
20008af2:	f7ff f989 	bl	20007e08 <memmove>
20008af6:	e7b2      	b.n	20008a5e <_realloc_r+0x246>
20008af8:	4455      	add	r5, sl
20008afa:	f104 0110 	add.w	r1, r4, #16
20008afe:	44ac      	add	ip, r5
20008b00:	458c      	cmp	ip, r1
20008b02:	dbb5      	blt.n	20008a70 <_realloc_r+0x258>
20008b04:	465d      	mov	r5, fp
20008b06:	f8db 000c 	ldr.w	r0, [fp, #12]
20008b0a:	f1aa 0204 	sub.w	r2, sl, #4
20008b0e:	f855 1f08 	ldr.w	r1, [r5, #8]!
20008b12:	2a24      	cmp	r2, #36	; 0x24
20008b14:	6081      	str	r1, [r0, #8]
20008b16:	60c8      	str	r0, [r1, #12]
20008b18:	d84c      	bhi.n	20008bb4 <_realloc_r+0x39c>
20008b1a:	2a13      	cmp	r2, #19
20008b1c:	4628      	mov	r0, r5
20008b1e:	d924      	bls.n	20008b6a <_realloc_r+0x352>
20008b20:	4631      	mov	r1, r6
20008b22:	f10b 0010 	add.w	r0, fp, #16
20008b26:	f851 eb04 	ldr.w	lr, [r1], #4
20008b2a:	f8cb e008 	str.w	lr, [fp, #8]
20008b2e:	f8d6 e004 	ldr.w	lr, [r6, #4]
20008b32:	1d0e      	adds	r6, r1, #4
20008b34:	2a1b      	cmp	r2, #27
20008b36:	f8cb e00c 	str.w	lr, [fp, #12]
20008b3a:	d916      	bls.n	20008b6a <_realloc_r+0x352>
20008b3c:	f8d1 e004 	ldr.w	lr, [r1, #4]
20008b40:	1d31      	adds	r1, r6, #4
20008b42:	f10b 0018 	add.w	r0, fp, #24
20008b46:	f8cb e010 	str.w	lr, [fp, #16]
20008b4a:	f8d6 e004 	ldr.w	lr, [r6, #4]
20008b4e:	1d0e      	adds	r6, r1, #4
20008b50:	2a24      	cmp	r2, #36	; 0x24
20008b52:	f8cb e014 	str.w	lr, [fp, #20]
20008b56:	d108      	bne.n	20008b6a <_realloc_r+0x352>
20008b58:	684a      	ldr	r2, [r1, #4]
20008b5a:	f10b 0020 	add.w	r0, fp, #32
20008b5e:	f8cb 2018 	str.w	r2, [fp, #24]
20008b62:	6872      	ldr	r2, [r6, #4]
20008b64:	3608      	adds	r6, #8
20008b66:	f8cb 201c 	str.w	r2, [fp, #28]
20008b6a:	4631      	mov	r1, r6
20008b6c:	4602      	mov	r2, r0
20008b6e:	f851 eb04 	ldr.w	lr, [r1], #4
20008b72:	f842 eb04 	str.w	lr, [r2], #4
20008b76:	6876      	ldr	r6, [r6, #4]
20008b78:	6046      	str	r6, [r0, #4]
20008b7a:	6849      	ldr	r1, [r1, #4]
20008b7c:	6051      	str	r1, [r2, #4]
20008b7e:	eb0b 0204 	add.w	r2, fp, r4
20008b82:	ebc4 010c 	rsb	r1, r4, ip
20008b86:	f041 0101 	orr.w	r1, r1, #1
20008b8a:	609a      	str	r2, [r3, #8]
20008b8c:	6051      	str	r1, [r2, #4]
20008b8e:	4638      	mov	r0, r7
20008b90:	f8db 1004 	ldr.w	r1, [fp, #4]
20008b94:	f001 0301 	and.w	r3, r1, #1
20008b98:	431c      	orrs	r4, r3
20008b9a:	f8cb 4004 	str.w	r4, [fp, #4]
20008b9e:	f7fb fdd7 	bl	20004750 <__malloc_unlock>
20008ba2:	e6ea      	b.n	2000897a <_realloc_r+0x162>
20008ba4:	6855      	ldr	r5, [r2, #4]
20008ba6:	4640      	mov	r0, r8
20008ba8:	f108 0808 	add.w	r8, r8, #8
20008bac:	f025 0503 	bic.w	r5, r5, #3
20008bb0:	4455      	add	r5, sl
20008bb2:	e6cf      	b.n	20008954 <_realloc_r+0x13c>
20008bb4:	4631      	mov	r1, r6
20008bb6:	4628      	mov	r0, r5
20008bb8:	9300      	str	r3, [sp, #0]
20008bba:	f8cd c004 	str.w	ip, [sp, #4]
20008bbe:	f7ff f923 	bl	20007e08 <memmove>
20008bc2:	f8dd c004 	ldr.w	ip, [sp, #4]
20008bc6:	9b00      	ldr	r3, [sp, #0]
20008bc8:	e7d9      	b.n	20008b7e <_realloc_r+0x366>
20008bca:	bf00      	nop

20008bcc <__isinfd>:
20008bcc:	4602      	mov	r2, r0
20008bce:	4240      	negs	r0, r0
20008bd0:	ea40 0302 	orr.w	r3, r0, r2
20008bd4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20008bd8:	ea41 73d3 	orr.w	r3, r1, r3, lsr #31
20008bdc:	f1c3 43fe 	rsb	r3, r3, #2130706432	; 0x7f000000
20008be0:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
20008be4:	4258      	negs	r0, r3
20008be6:	ea40 0303 	orr.w	r3, r0, r3
20008bea:	17d8      	asrs	r0, r3, #31
20008bec:	3001      	adds	r0, #1
20008bee:	4770      	bx	lr

20008bf0 <__isnand>:
20008bf0:	4602      	mov	r2, r0
20008bf2:	4240      	negs	r0, r0
20008bf4:	4310      	orrs	r0, r2
20008bf6:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20008bfa:	ea41 70d0 	orr.w	r0, r1, r0, lsr #31
20008bfe:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
20008c02:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
20008c06:	0fc0      	lsrs	r0, r0, #31
20008c08:	4770      	bx	lr
20008c0a:	bf00      	nop

20008c0c <__sclose>:
20008c0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20008c10:	f000 b960 	b.w	20008ed4 <_close_r>

20008c14 <__sseek>:
20008c14:	b510      	push	{r4, lr}
20008c16:	460c      	mov	r4, r1
20008c18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20008c1c:	f000 f9fe 	bl	2000901c <_lseek_r>
20008c20:	89a3      	ldrh	r3, [r4, #12]
20008c22:	f1b0 3fff 	cmp.w	r0, #4294967295
20008c26:	bf15      	itete	ne
20008c28:	6560      	strne	r0, [r4, #84]	; 0x54
20008c2a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
20008c2e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
20008c32:	81a3      	strheq	r3, [r4, #12]
20008c34:	bf18      	it	ne
20008c36:	81a3      	strhne	r3, [r4, #12]
20008c38:	bd10      	pop	{r4, pc}
20008c3a:	bf00      	nop

20008c3c <__swrite>:
20008c3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20008c40:	461d      	mov	r5, r3
20008c42:	898b      	ldrh	r3, [r1, #12]
20008c44:	460c      	mov	r4, r1
20008c46:	4616      	mov	r6, r2
20008c48:	4607      	mov	r7, r0
20008c4a:	f413 7f80 	tst.w	r3, #256	; 0x100
20008c4e:	d006      	beq.n	20008c5e <__swrite+0x22>
20008c50:	2302      	movs	r3, #2
20008c52:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20008c56:	2200      	movs	r2, #0
20008c58:	f000 f9e0 	bl	2000901c <_lseek_r>
20008c5c:	89a3      	ldrh	r3, [r4, #12]
20008c5e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
20008c62:	4638      	mov	r0, r7
20008c64:	81a3      	strh	r3, [r4, #12]
20008c66:	4632      	mov	r2, r6
20008c68:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
20008c6c:	462b      	mov	r3, r5
20008c6e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
20008c72:	f7f8 bf7b 	b.w	20001b6c <_write_r>
20008c76:	bf00      	nop

20008c78 <__sread>:
20008c78:	b510      	push	{r4, lr}
20008c7a:	460c      	mov	r4, r1
20008c7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20008c80:	f000 f9e2 	bl	20009048 <_read_r>
20008c84:	2800      	cmp	r0, #0
20008c86:	db03      	blt.n	20008c90 <__sread+0x18>
20008c88:	6d63      	ldr	r3, [r4, #84]	; 0x54
20008c8a:	181b      	adds	r3, r3, r0
20008c8c:	6563      	str	r3, [r4, #84]	; 0x54
20008c8e:	bd10      	pop	{r4, pc}
20008c90:	89a3      	ldrh	r3, [r4, #12]
20008c92:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
20008c96:	81a3      	strh	r3, [r4, #12]
20008c98:	bd10      	pop	{r4, pc}
20008c9a:	bf00      	nop

20008c9c <strcmp>:
20008c9c:	ea80 0201 	eor.w	r2, r0, r1
20008ca0:	f012 0f03 	tst.w	r2, #3
20008ca4:	d13a      	bne.n	20008d1c <strcmp_unaligned>
20008ca6:	f010 0203 	ands.w	r2, r0, #3
20008caa:	f020 0003 	bic.w	r0, r0, #3
20008cae:	f021 0103 	bic.w	r1, r1, #3
20008cb2:	f850 cb04 	ldr.w	ip, [r0], #4
20008cb6:	bf08      	it	eq
20008cb8:	f851 3b04 	ldreq.w	r3, [r1], #4
20008cbc:	d00d      	beq.n	20008cda <strcmp+0x3e>
20008cbe:	f082 0203 	eor.w	r2, r2, #3
20008cc2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20008cc6:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
20008cca:	fa23 f202 	lsr.w	r2, r3, r2
20008cce:	f851 3b04 	ldr.w	r3, [r1], #4
20008cd2:	ea4c 0c02 	orr.w	ip, ip, r2
20008cd6:	ea43 0302 	orr.w	r3, r3, r2
20008cda:	bf00      	nop
20008cdc:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
20008ce0:	459c      	cmp	ip, r3
20008ce2:	bf01      	itttt	eq
20008ce4:	ea22 020c 	biceq.w	r2, r2, ip
20008ce8:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
20008cec:	f850 cb04 	ldreq.w	ip, [r0], #4
20008cf0:	f851 3b04 	ldreq.w	r3, [r1], #4
20008cf4:	d0f2      	beq.n	20008cdc <strcmp+0x40>
20008cf6:	ea4f 600c 	mov.w	r0, ip, lsl #24
20008cfa:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
20008cfe:	2801      	cmp	r0, #1
20008d00:	bf28      	it	cs
20008d02:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
20008d06:	bf08      	it	eq
20008d08:	0a1b      	lsreq	r3, r3, #8
20008d0a:	d0f4      	beq.n	20008cf6 <strcmp+0x5a>
20008d0c:	f003 03ff 	and.w	r3, r3, #255	; 0xff
20008d10:	ea4f 6010 	mov.w	r0, r0, lsr #24
20008d14:	eba0 0003 	sub.w	r0, r0, r3
20008d18:	4770      	bx	lr
20008d1a:	bf00      	nop

20008d1c <strcmp_unaligned>:
20008d1c:	f010 0f03 	tst.w	r0, #3
20008d20:	d00a      	beq.n	20008d38 <strcmp_unaligned+0x1c>
20008d22:	f810 2b01 	ldrb.w	r2, [r0], #1
20008d26:	f811 3b01 	ldrb.w	r3, [r1], #1
20008d2a:	2a01      	cmp	r2, #1
20008d2c:	bf28      	it	cs
20008d2e:	429a      	cmpcs	r2, r3
20008d30:	d0f4      	beq.n	20008d1c <strcmp_unaligned>
20008d32:	eba2 0003 	sub.w	r0, r2, r3
20008d36:	4770      	bx	lr
20008d38:	f84d 5d04 	str.w	r5, [sp, #-4]!
20008d3c:	f84d 4d04 	str.w	r4, [sp, #-4]!
20008d40:	f04f 0201 	mov.w	r2, #1
20008d44:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
20008d48:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
20008d4c:	f001 0c03 	and.w	ip, r1, #3
20008d50:	f021 0103 	bic.w	r1, r1, #3
20008d54:	f850 4b04 	ldr.w	r4, [r0], #4
20008d58:	f851 5b04 	ldr.w	r5, [r1], #4
20008d5c:	f1bc 0f02 	cmp.w	ip, #2
20008d60:	d026      	beq.n	20008db0 <strcmp_unaligned+0x94>
20008d62:	d84b      	bhi.n	20008dfc <strcmp_unaligned+0xe0>
20008d64:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
20008d68:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
20008d6c:	eba4 0302 	sub.w	r3, r4, r2
20008d70:	ea23 0304 	bic.w	r3, r3, r4
20008d74:	d10d      	bne.n	20008d92 <strcmp_unaligned+0x76>
20008d76:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
20008d7a:	bf08      	it	eq
20008d7c:	f851 5b04 	ldreq.w	r5, [r1], #4
20008d80:	d10a      	bne.n	20008d98 <strcmp_unaligned+0x7c>
20008d82:	ea8c 0c04 	eor.w	ip, ip, r4
20008d86:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
20008d8a:	d10c      	bne.n	20008da6 <strcmp_unaligned+0x8a>
20008d8c:	f850 4b04 	ldr.w	r4, [r0], #4
20008d90:	e7e8      	b.n	20008d64 <strcmp_unaligned+0x48>
20008d92:	ea4f 2515 	mov.w	r5, r5, lsr #8
20008d96:	e05c      	b.n	20008e52 <strcmp_unaligned+0x136>
20008d98:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
20008d9c:	d152      	bne.n	20008e44 <strcmp_unaligned+0x128>
20008d9e:	780d      	ldrb	r5, [r1, #0]
20008da0:	ea4f 6c14 	mov.w	ip, r4, lsr #24
20008da4:	e055      	b.n	20008e52 <strcmp_unaligned+0x136>
20008da6:	ea4f 6c14 	mov.w	ip, r4, lsr #24
20008daa:	f005 05ff 	and.w	r5, r5, #255	; 0xff
20008dae:	e050      	b.n	20008e52 <strcmp_unaligned+0x136>
20008db0:	ea4f 4c04 	mov.w	ip, r4, lsl #16
20008db4:	eba4 0302 	sub.w	r3, r4, r2
20008db8:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
20008dbc:	ea23 0304 	bic.w	r3, r3, r4
20008dc0:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
20008dc4:	d117      	bne.n	20008df6 <strcmp_unaligned+0xda>
20008dc6:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
20008dca:	bf08      	it	eq
20008dcc:	f851 5b04 	ldreq.w	r5, [r1], #4
20008dd0:	d107      	bne.n	20008de2 <strcmp_unaligned+0xc6>
20008dd2:	ea8c 0c04 	eor.w	ip, ip, r4
20008dd6:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
20008dda:	d108      	bne.n	20008dee <strcmp_unaligned+0xd2>
20008ddc:	f850 4b04 	ldr.w	r4, [r0], #4
20008de0:	e7e6      	b.n	20008db0 <strcmp_unaligned+0x94>
20008de2:	041b      	lsls	r3, r3, #16
20008de4:	d12e      	bne.n	20008e44 <strcmp_unaligned+0x128>
20008de6:	880d      	ldrh	r5, [r1, #0]
20008de8:	ea4f 4c14 	mov.w	ip, r4, lsr #16
20008dec:	e031      	b.n	20008e52 <strcmp_unaligned+0x136>
20008dee:	ea4f 4505 	mov.w	r5, r5, lsl #16
20008df2:	ea4f 4c14 	mov.w	ip, r4, lsr #16
20008df6:	ea4f 4515 	mov.w	r5, r5, lsr #16
20008dfa:	e02a      	b.n	20008e52 <strcmp_unaligned+0x136>
20008dfc:	f004 0cff 	and.w	ip, r4, #255	; 0xff
20008e00:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
20008e04:	eba4 0302 	sub.w	r3, r4, r2
20008e08:	ea23 0304 	bic.w	r3, r3, r4
20008e0c:	d10d      	bne.n	20008e2a <strcmp_unaligned+0x10e>
20008e0e:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
20008e12:	bf08      	it	eq
20008e14:	f851 5b04 	ldreq.w	r5, [r1], #4
20008e18:	d10a      	bne.n	20008e30 <strcmp_unaligned+0x114>
20008e1a:	ea8c 0c04 	eor.w	ip, ip, r4
20008e1e:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
20008e22:	d10a      	bne.n	20008e3a <strcmp_unaligned+0x11e>
20008e24:	f850 4b04 	ldr.w	r4, [r0], #4
20008e28:	e7e8      	b.n	20008dfc <strcmp_unaligned+0xe0>
20008e2a:	ea4f 6515 	mov.w	r5, r5, lsr #24
20008e2e:	e010      	b.n	20008e52 <strcmp_unaligned+0x136>
20008e30:	f014 0fff 	tst.w	r4, #255	; 0xff
20008e34:	d006      	beq.n	20008e44 <strcmp_unaligned+0x128>
20008e36:	f851 5b04 	ldr.w	r5, [r1], #4
20008e3a:	ea4f 2c14 	mov.w	ip, r4, lsr #8
20008e3e:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
20008e42:	e006      	b.n	20008e52 <strcmp_unaligned+0x136>
20008e44:	f04f 0000 	mov.w	r0, #0
20008e48:	f85d 4b04 	ldr.w	r4, [sp], #4
20008e4c:	f85d 5b04 	ldr.w	r5, [sp], #4
20008e50:	4770      	bx	lr
20008e52:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
20008e56:	f005 00ff 	and.w	r0, r5, #255	; 0xff
20008e5a:	2801      	cmp	r0, #1
20008e5c:	bf28      	it	cs
20008e5e:	4290      	cmpcs	r0, r2
20008e60:	bf04      	itt	eq
20008e62:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
20008e66:	0a2d      	lsreq	r5, r5, #8
20008e68:	d0f3      	beq.n	20008e52 <strcmp_unaligned+0x136>
20008e6a:	eba2 0000 	sub.w	r0, r2, r0
20008e6e:	f85d 4b04 	ldr.w	r4, [sp], #4
20008e72:	f85d 5b04 	ldr.w	r5, [sp], #4
20008e76:	4770      	bx	lr

20008e78 <_calloc_r>:
20008e78:	b538      	push	{r3, r4, r5, lr}
20008e7a:	fb01 f102 	mul.w	r1, r1, r2
20008e7e:	f7fb f861 	bl	20003f44 <_malloc_r>
20008e82:	4604      	mov	r4, r0
20008e84:	b1f8      	cbz	r0, 20008ec6 <_calloc_r+0x4e>
20008e86:	f850 2c04 	ldr.w	r2, [r0, #-4]
20008e8a:	f022 0203 	bic.w	r2, r2, #3
20008e8e:	3a04      	subs	r2, #4
20008e90:	2a24      	cmp	r2, #36	; 0x24
20008e92:	d81a      	bhi.n	20008eca <_calloc_r+0x52>
20008e94:	2a13      	cmp	r2, #19
20008e96:	4603      	mov	r3, r0
20008e98:	d90f      	bls.n	20008eba <_calloc_r+0x42>
20008e9a:	2100      	movs	r1, #0
20008e9c:	f840 1b04 	str.w	r1, [r0], #4
20008ea0:	1d03      	adds	r3, r0, #4
20008ea2:	2a1b      	cmp	r2, #27
20008ea4:	6061      	str	r1, [r4, #4]
20008ea6:	d908      	bls.n	20008eba <_calloc_r+0x42>
20008ea8:	1d1d      	adds	r5, r3, #4
20008eaa:	6041      	str	r1, [r0, #4]
20008eac:	6059      	str	r1, [r3, #4]
20008eae:	1d2b      	adds	r3, r5, #4
20008eb0:	2a24      	cmp	r2, #36	; 0x24
20008eb2:	bf02      	ittt	eq
20008eb4:	6069      	streq	r1, [r5, #4]
20008eb6:	6059      	streq	r1, [r3, #4]
20008eb8:	3308      	addeq	r3, #8
20008eba:	461a      	mov	r2, r3
20008ebc:	2100      	movs	r1, #0
20008ebe:	f842 1b04 	str.w	r1, [r2], #4
20008ec2:	6059      	str	r1, [r3, #4]
20008ec4:	6051      	str	r1, [r2, #4]
20008ec6:	4620      	mov	r0, r4
20008ec8:	bd38      	pop	{r3, r4, r5, pc}
20008eca:	2100      	movs	r1, #0
20008ecc:	f7fb fbd4 	bl	20004678 <memset>
20008ed0:	4620      	mov	r0, r4
20008ed2:	bd38      	pop	{r3, r4, r5, pc}

20008ed4 <_close_r>:
20008ed4:	b538      	push	{r3, r4, r5, lr}
20008ed6:	f64a 0468 	movw	r4, #43112	; 0xa868
20008eda:	f2c2 0400 	movt	r4, #8192	; 0x2000
20008ede:	4605      	mov	r5, r0
20008ee0:	4608      	mov	r0, r1
20008ee2:	2300      	movs	r3, #0
20008ee4:	6023      	str	r3, [r4, #0]
20008ee6:	f7f8 fdf5 	bl	20001ad4 <_close>
20008eea:	f1b0 3fff 	cmp.w	r0, #4294967295
20008eee:	d000      	beq.n	20008ef2 <_close_r+0x1e>
20008ef0:	bd38      	pop	{r3, r4, r5, pc}
20008ef2:	6823      	ldr	r3, [r4, #0]
20008ef4:	2b00      	cmp	r3, #0
20008ef6:	d0fb      	beq.n	20008ef0 <_close_r+0x1c>
20008ef8:	602b      	str	r3, [r5, #0]
20008efa:	bd38      	pop	{r3, r4, r5, pc}

20008efc <_fclose_r>:
20008efc:	b570      	push	{r4, r5, r6, lr}
20008efe:	4605      	mov	r5, r0
20008f00:	460c      	mov	r4, r1
20008f02:	2900      	cmp	r1, #0
20008f04:	d04b      	beq.n	20008f9e <_fclose_r+0xa2>
20008f06:	f7fe fa9b 	bl	20007440 <__sfp_lock_acquire>
20008f0a:	b115      	cbz	r5, 20008f12 <_fclose_r+0x16>
20008f0c:	69ab      	ldr	r3, [r5, #24]
20008f0e:	2b00      	cmp	r3, #0
20008f10:	d048      	beq.n	20008fa4 <_fclose_r+0xa8>
20008f12:	f649 7350 	movw	r3, #40784	; 0x9f50
20008f16:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008f1a:	429c      	cmp	r4, r3
20008f1c:	bf08      	it	eq
20008f1e:	686c      	ldreq	r4, [r5, #4]
20008f20:	d00e      	beq.n	20008f40 <_fclose_r+0x44>
20008f22:	f649 7370 	movw	r3, #40816	; 0x9f70
20008f26:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008f2a:	429c      	cmp	r4, r3
20008f2c:	bf08      	it	eq
20008f2e:	68ac      	ldreq	r4, [r5, #8]
20008f30:	d006      	beq.n	20008f40 <_fclose_r+0x44>
20008f32:	f649 7390 	movw	r3, #40848	; 0x9f90
20008f36:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008f3a:	429c      	cmp	r4, r3
20008f3c:	bf08      	it	eq
20008f3e:	68ec      	ldreq	r4, [r5, #12]
20008f40:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
20008f44:	b33e      	cbz	r6, 20008f96 <_fclose_r+0x9a>
20008f46:	4628      	mov	r0, r5
20008f48:	4621      	mov	r1, r4
20008f4a:	f7fe f9bd 	bl	200072c8 <_fflush_r>
20008f4e:	6b23      	ldr	r3, [r4, #48]	; 0x30
20008f50:	4606      	mov	r6, r0
20008f52:	b13b      	cbz	r3, 20008f64 <_fclose_r+0x68>
20008f54:	4628      	mov	r0, r5
20008f56:	6a21      	ldr	r1, [r4, #32]
20008f58:	4798      	blx	r3
20008f5a:	ea36 0620 	bics.w	r6, r6, r0, asr #32
20008f5e:	bf28      	it	cs
20008f60:	f04f 36ff 	movcs.w	r6, #4294967295
20008f64:	89a3      	ldrh	r3, [r4, #12]
20008f66:	f013 0f80 	tst.w	r3, #128	; 0x80
20008f6a:	d11f      	bne.n	20008fac <_fclose_r+0xb0>
20008f6c:	6b61      	ldr	r1, [r4, #52]	; 0x34
20008f6e:	b141      	cbz	r1, 20008f82 <_fclose_r+0x86>
20008f70:	f104 0344 	add.w	r3, r4, #68	; 0x44
20008f74:	4299      	cmp	r1, r3
20008f76:	d002      	beq.n	20008f7e <_fclose_r+0x82>
20008f78:	4628      	mov	r0, r5
20008f7a:	f7fe fb99 	bl	200076b0 <_free_r>
20008f7e:	2300      	movs	r3, #0
20008f80:	6363      	str	r3, [r4, #52]	; 0x34
20008f82:	6ca1      	ldr	r1, [r4, #72]	; 0x48
20008f84:	b121      	cbz	r1, 20008f90 <_fclose_r+0x94>
20008f86:	4628      	mov	r0, r5
20008f88:	f7fe fb92 	bl	200076b0 <_free_r>
20008f8c:	2300      	movs	r3, #0
20008f8e:	64a3      	str	r3, [r4, #72]	; 0x48
20008f90:	f04f 0300 	mov.w	r3, #0
20008f94:	81a3      	strh	r3, [r4, #12]
20008f96:	f7fe fa55 	bl	20007444 <__sfp_lock_release>
20008f9a:	4630      	mov	r0, r6
20008f9c:	bd70      	pop	{r4, r5, r6, pc}
20008f9e:	460e      	mov	r6, r1
20008fa0:	4630      	mov	r0, r6
20008fa2:	bd70      	pop	{r4, r5, r6, pc}
20008fa4:	4628      	mov	r0, r5
20008fa6:	f7fe faff 	bl	200075a8 <__sinit>
20008faa:	e7b2      	b.n	20008f12 <_fclose_r+0x16>
20008fac:	4628      	mov	r0, r5
20008fae:	6921      	ldr	r1, [r4, #16]
20008fb0:	f7fe fb7e 	bl	200076b0 <_free_r>
20008fb4:	e7da      	b.n	20008f6c <_fclose_r+0x70>
20008fb6:	bf00      	nop

20008fb8 <fclose>:
20008fb8:	f24a 136c 	movw	r3, #41324	; 0xa16c
20008fbc:	4601      	mov	r1, r0
20008fbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008fc2:	6818      	ldr	r0, [r3, #0]
20008fc4:	e79a      	b.n	20008efc <_fclose_r>
20008fc6:	bf00      	nop

20008fc8 <_fstat_r>:
20008fc8:	b538      	push	{r3, r4, r5, lr}
20008fca:	f64a 0468 	movw	r4, #43112	; 0xa868
20008fce:	f2c2 0400 	movt	r4, #8192	; 0x2000
20008fd2:	4605      	mov	r5, r0
20008fd4:	4608      	mov	r0, r1
20008fd6:	4611      	mov	r1, r2
20008fd8:	2300      	movs	r3, #0
20008fda:	6023      	str	r3, [r4, #0]
20008fdc:	f7f8 fd8c 	bl	20001af8 <_fstat>
20008fe0:	f1b0 3fff 	cmp.w	r0, #4294967295
20008fe4:	d000      	beq.n	20008fe8 <_fstat_r+0x20>
20008fe6:	bd38      	pop	{r3, r4, r5, pc}
20008fe8:	6823      	ldr	r3, [r4, #0]
20008fea:	2b00      	cmp	r3, #0
20008fec:	d0fb      	beq.n	20008fe6 <_fstat_r+0x1e>
20008fee:	602b      	str	r3, [r5, #0]
20008ff0:	bd38      	pop	{r3, r4, r5, pc}
20008ff2:	bf00      	nop

20008ff4 <_isatty_r>:
20008ff4:	b538      	push	{r3, r4, r5, lr}
20008ff6:	f64a 0468 	movw	r4, #43112	; 0xa868
20008ffa:	f2c2 0400 	movt	r4, #8192	; 0x2000
20008ffe:	4605      	mov	r5, r0
20009000:	4608      	mov	r0, r1
20009002:	2300      	movs	r3, #0
20009004:	6023      	str	r3, [r4, #0]
20009006:	f7f8 fd89 	bl	20001b1c <_isatty>
2000900a:	f1b0 3fff 	cmp.w	r0, #4294967295
2000900e:	d000      	beq.n	20009012 <_isatty_r+0x1e>
20009010:	bd38      	pop	{r3, r4, r5, pc}
20009012:	6823      	ldr	r3, [r4, #0]
20009014:	2b00      	cmp	r3, #0
20009016:	d0fb      	beq.n	20009010 <_isatty_r+0x1c>
20009018:	602b      	str	r3, [r5, #0]
2000901a:	bd38      	pop	{r3, r4, r5, pc}

2000901c <_lseek_r>:
2000901c:	b538      	push	{r3, r4, r5, lr}
2000901e:	f64a 0468 	movw	r4, #43112	; 0xa868
20009022:	f2c2 0400 	movt	r4, #8192	; 0x2000
20009026:	4605      	mov	r5, r0
20009028:	4608      	mov	r0, r1
2000902a:	4611      	mov	r1, r2
2000902c:	461a      	mov	r2, r3
2000902e:	2300      	movs	r3, #0
20009030:	6023      	str	r3, [r4, #0]
20009032:	f7f8 fd7f 	bl	20001b34 <_lseek>
20009036:	f1b0 3fff 	cmp.w	r0, #4294967295
2000903a:	d000      	beq.n	2000903e <_lseek_r+0x22>
2000903c:	bd38      	pop	{r3, r4, r5, pc}
2000903e:	6823      	ldr	r3, [r4, #0]
20009040:	2b00      	cmp	r3, #0
20009042:	d0fb      	beq.n	2000903c <_lseek_r+0x20>
20009044:	602b      	str	r3, [r5, #0]
20009046:	bd38      	pop	{r3, r4, r5, pc}

20009048 <_read_r>:
20009048:	b538      	push	{r3, r4, r5, lr}
2000904a:	f64a 0468 	movw	r4, #43112	; 0xa868
2000904e:	f2c2 0400 	movt	r4, #8192	; 0x2000
20009052:	4605      	mov	r5, r0
20009054:	4608      	mov	r0, r1
20009056:	4611      	mov	r1, r2
20009058:	461a      	mov	r2, r3
2000905a:	2300      	movs	r3, #0
2000905c:	6023      	str	r3, [r4, #0]
2000905e:	f7f8 fd77 	bl	20001b50 <_read>
20009062:	f1b0 3fff 	cmp.w	r0, #4294967295
20009066:	d000      	beq.n	2000906a <_read_r+0x22>
20009068:	bd38      	pop	{r3, r4, r5, pc}
2000906a:	6823      	ldr	r3, [r4, #0]
2000906c:	2b00      	cmp	r3, #0
2000906e:	d0fb      	beq.n	20009068 <_read_r+0x20>
20009070:	602b      	str	r3, [r5, #0]
20009072:	bd38      	pop	{r3, r4, r5, pc}
20009074:	0000      	lsls	r0, r0, #0
	...

20009078 <__aeabi_uidiv>:
20009078:	1e4a      	subs	r2, r1, #1
2000907a:	bf08      	it	eq
2000907c:	4770      	bxeq	lr
2000907e:	f0c0 8124 	bcc.w	200092ca <__aeabi_uidiv+0x252>
20009082:	4288      	cmp	r0, r1
20009084:	f240 8116 	bls.w	200092b4 <__aeabi_uidiv+0x23c>
20009088:	4211      	tst	r1, r2
2000908a:	f000 8117 	beq.w	200092bc <__aeabi_uidiv+0x244>
2000908e:	fab0 f380 	clz	r3, r0
20009092:	fab1 f281 	clz	r2, r1
20009096:	eba2 0303 	sub.w	r3, r2, r3
2000909a:	f1c3 031f 	rsb	r3, r3, #31
2000909e:	a204      	add	r2, pc, #16	; (adr r2, 200090b0 <__aeabi_uidiv+0x38>)
200090a0:	eb02 1303 	add.w	r3, r2, r3, lsl #4
200090a4:	f04f 0200 	mov.w	r2, #0
200090a8:	469f      	mov	pc, r3
200090aa:	bf00      	nop
200090ac:	f3af 8000 	nop.w
200090b0:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
200090b4:	bf00      	nop
200090b6:	eb42 0202 	adc.w	r2, r2, r2
200090ba:	bf28      	it	cs
200090bc:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
200090c0:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
200090c4:	bf00      	nop
200090c6:	eb42 0202 	adc.w	r2, r2, r2
200090ca:	bf28      	it	cs
200090cc:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
200090d0:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
200090d4:	bf00      	nop
200090d6:	eb42 0202 	adc.w	r2, r2, r2
200090da:	bf28      	it	cs
200090dc:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
200090e0:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
200090e4:	bf00      	nop
200090e6:	eb42 0202 	adc.w	r2, r2, r2
200090ea:	bf28      	it	cs
200090ec:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
200090f0:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
200090f4:	bf00      	nop
200090f6:	eb42 0202 	adc.w	r2, r2, r2
200090fa:	bf28      	it	cs
200090fc:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
20009100:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
20009104:	bf00      	nop
20009106:	eb42 0202 	adc.w	r2, r2, r2
2000910a:	bf28      	it	cs
2000910c:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
20009110:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
20009114:	bf00      	nop
20009116:	eb42 0202 	adc.w	r2, r2, r2
2000911a:	bf28      	it	cs
2000911c:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
20009120:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
20009124:	bf00      	nop
20009126:	eb42 0202 	adc.w	r2, r2, r2
2000912a:	bf28      	it	cs
2000912c:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
20009130:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
20009134:	bf00      	nop
20009136:	eb42 0202 	adc.w	r2, r2, r2
2000913a:	bf28      	it	cs
2000913c:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
20009140:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
20009144:	bf00      	nop
20009146:	eb42 0202 	adc.w	r2, r2, r2
2000914a:	bf28      	it	cs
2000914c:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
20009150:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
20009154:	bf00      	nop
20009156:	eb42 0202 	adc.w	r2, r2, r2
2000915a:	bf28      	it	cs
2000915c:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
20009160:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
20009164:	bf00      	nop
20009166:	eb42 0202 	adc.w	r2, r2, r2
2000916a:	bf28      	it	cs
2000916c:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
20009170:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
20009174:	bf00      	nop
20009176:	eb42 0202 	adc.w	r2, r2, r2
2000917a:	bf28      	it	cs
2000917c:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
20009180:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
20009184:	bf00      	nop
20009186:	eb42 0202 	adc.w	r2, r2, r2
2000918a:	bf28      	it	cs
2000918c:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
20009190:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
20009194:	bf00      	nop
20009196:	eb42 0202 	adc.w	r2, r2, r2
2000919a:	bf28      	it	cs
2000919c:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
200091a0:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
200091a4:	bf00      	nop
200091a6:	eb42 0202 	adc.w	r2, r2, r2
200091aa:	bf28      	it	cs
200091ac:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
200091b0:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
200091b4:	bf00      	nop
200091b6:	eb42 0202 	adc.w	r2, r2, r2
200091ba:	bf28      	it	cs
200091bc:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
200091c0:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
200091c4:	bf00      	nop
200091c6:	eb42 0202 	adc.w	r2, r2, r2
200091ca:	bf28      	it	cs
200091cc:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
200091d0:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
200091d4:	bf00      	nop
200091d6:	eb42 0202 	adc.w	r2, r2, r2
200091da:	bf28      	it	cs
200091dc:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
200091e0:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
200091e4:	bf00      	nop
200091e6:	eb42 0202 	adc.w	r2, r2, r2
200091ea:	bf28      	it	cs
200091ec:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
200091f0:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
200091f4:	bf00      	nop
200091f6:	eb42 0202 	adc.w	r2, r2, r2
200091fa:	bf28      	it	cs
200091fc:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
20009200:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
20009204:	bf00      	nop
20009206:	eb42 0202 	adc.w	r2, r2, r2
2000920a:	bf28      	it	cs
2000920c:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
20009210:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
20009214:	bf00      	nop
20009216:	eb42 0202 	adc.w	r2, r2, r2
2000921a:	bf28      	it	cs
2000921c:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
20009220:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
20009224:	bf00      	nop
20009226:	eb42 0202 	adc.w	r2, r2, r2
2000922a:	bf28      	it	cs
2000922c:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
20009230:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
20009234:	bf00      	nop
20009236:	eb42 0202 	adc.w	r2, r2, r2
2000923a:	bf28      	it	cs
2000923c:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
20009240:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
20009244:	bf00      	nop
20009246:	eb42 0202 	adc.w	r2, r2, r2
2000924a:	bf28      	it	cs
2000924c:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
20009250:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
20009254:	bf00      	nop
20009256:	eb42 0202 	adc.w	r2, r2, r2
2000925a:	bf28      	it	cs
2000925c:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
20009260:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
20009264:	bf00      	nop
20009266:	eb42 0202 	adc.w	r2, r2, r2
2000926a:	bf28      	it	cs
2000926c:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
20009270:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
20009274:	bf00      	nop
20009276:	eb42 0202 	adc.w	r2, r2, r2
2000927a:	bf28      	it	cs
2000927c:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
20009280:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
20009284:	bf00      	nop
20009286:	eb42 0202 	adc.w	r2, r2, r2
2000928a:	bf28      	it	cs
2000928c:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
20009290:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
20009294:	bf00      	nop
20009296:	eb42 0202 	adc.w	r2, r2, r2
2000929a:	bf28      	it	cs
2000929c:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
200092a0:	ebb0 0f01 	cmp.w	r0, r1
200092a4:	bf00      	nop
200092a6:	eb42 0202 	adc.w	r2, r2, r2
200092aa:	bf28      	it	cs
200092ac:	eba0 0001 	subcs.w	r0, r0, r1
200092b0:	4610      	mov	r0, r2
200092b2:	4770      	bx	lr
200092b4:	bf0c      	ite	eq
200092b6:	2001      	moveq	r0, #1
200092b8:	2000      	movne	r0, #0
200092ba:	4770      	bx	lr
200092bc:	fab1 f281 	clz	r2, r1
200092c0:	f1c2 021f 	rsb	r2, r2, #31
200092c4:	fa20 f002 	lsr.w	r0, r0, r2
200092c8:	4770      	bx	lr
200092ca:	b108      	cbz	r0, 200092d0 <__aeabi_uidiv+0x258>
200092cc:	f04f 30ff 	mov.w	r0, #4294967295
200092d0:	f000 b80e 	b.w	200092f0 <__aeabi_idiv0>

200092d4 <__aeabi_uidivmod>:
200092d4:	2900      	cmp	r1, #0
200092d6:	d0f8      	beq.n	200092ca <__aeabi_uidiv+0x252>
200092d8:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
200092dc:	f7ff fecc 	bl	20009078 <__aeabi_uidiv>
200092e0:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
200092e4:	fb02 f300 	mul.w	r3, r2, r0
200092e8:	eba1 0103 	sub.w	r1, r1, r3
200092ec:	4770      	bx	lr
200092ee:	bf00      	nop

200092f0 <__aeabi_idiv0>:
200092f0:	4770      	bx	lr
200092f2:	bf00      	nop

200092f4 <__gedf2>:
200092f4:	f04f 3cff 	mov.w	ip, #4294967295
200092f8:	e006      	b.n	20009308 <__cmpdf2+0x4>
200092fa:	bf00      	nop

200092fc <__ledf2>:
200092fc:	f04f 0c01 	mov.w	ip, #1
20009300:	e002      	b.n	20009308 <__cmpdf2+0x4>
20009302:	bf00      	nop

20009304 <__cmpdf2>:
20009304:	f04f 0c01 	mov.w	ip, #1
20009308:	f84d cd04 	str.w	ip, [sp, #-4]!
2000930c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
20009310:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
20009314:	ea4f 0c43 	mov.w	ip, r3, lsl #1
20009318:	bf18      	it	ne
2000931a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
2000931e:	d01b      	beq.n	20009358 <__cmpdf2+0x54>
20009320:	b001      	add	sp, #4
20009322:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
20009326:	bf0c      	ite	eq
20009328:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
2000932c:	ea91 0f03 	teqne	r1, r3
20009330:	bf02      	ittt	eq
20009332:	ea90 0f02 	teqeq	r0, r2
20009336:	2000      	moveq	r0, #0
20009338:	4770      	bxeq	lr
2000933a:	f110 0f00 	cmn.w	r0, #0
2000933e:	ea91 0f03 	teq	r1, r3
20009342:	bf58      	it	pl
20009344:	4299      	cmppl	r1, r3
20009346:	bf08      	it	eq
20009348:	4290      	cmpeq	r0, r2
2000934a:	bf2c      	ite	cs
2000934c:	17d8      	asrcs	r0, r3, #31
2000934e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
20009352:	f040 0001 	orr.w	r0, r0, #1
20009356:	4770      	bx	lr
20009358:	ea4f 0c41 	mov.w	ip, r1, lsl #1
2000935c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
20009360:	d102      	bne.n	20009368 <__cmpdf2+0x64>
20009362:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
20009366:	d107      	bne.n	20009378 <__cmpdf2+0x74>
20009368:	ea4f 0c43 	mov.w	ip, r3, lsl #1
2000936c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
20009370:	d1d6      	bne.n	20009320 <__cmpdf2+0x1c>
20009372:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
20009376:	d0d3      	beq.n	20009320 <__cmpdf2+0x1c>
20009378:	f85d 0b04 	ldr.w	r0, [sp], #4
2000937c:	4770      	bx	lr
2000937e:	bf00      	nop

20009380 <__aeabi_cdrcmple>:
20009380:	4684      	mov	ip, r0
20009382:	4610      	mov	r0, r2
20009384:	4662      	mov	r2, ip
20009386:	468c      	mov	ip, r1
20009388:	4619      	mov	r1, r3
2000938a:	4663      	mov	r3, ip
2000938c:	e000      	b.n	20009390 <__aeabi_cdcmpeq>
2000938e:	bf00      	nop

20009390 <__aeabi_cdcmpeq>:
20009390:	b501      	push	{r0, lr}
20009392:	f7ff ffb7 	bl	20009304 <__cmpdf2>
20009396:	2800      	cmp	r0, #0
20009398:	bf48      	it	mi
2000939a:	f110 0f00 	cmnmi.w	r0, #0
2000939e:	bd01      	pop	{r0, pc}

200093a0 <__aeabi_dcmpeq>:
200093a0:	f84d ed08 	str.w	lr, [sp, #-8]!
200093a4:	f7ff fff4 	bl	20009390 <__aeabi_cdcmpeq>
200093a8:	bf0c      	ite	eq
200093aa:	2001      	moveq	r0, #1
200093ac:	2000      	movne	r0, #0
200093ae:	f85d fb08 	ldr.w	pc, [sp], #8
200093b2:	bf00      	nop

200093b4 <__aeabi_dcmplt>:
200093b4:	f84d ed08 	str.w	lr, [sp, #-8]!
200093b8:	f7ff ffea 	bl	20009390 <__aeabi_cdcmpeq>
200093bc:	bf34      	ite	cc
200093be:	2001      	movcc	r0, #1
200093c0:	2000      	movcs	r0, #0
200093c2:	f85d fb08 	ldr.w	pc, [sp], #8
200093c6:	bf00      	nop

200093c8 <__aeabi_dcmple>:
200093c8:	f84d ed08 	str.w	lr, [sp, #-8]!
200093cc:	f7ff ffe0 	bl	20009390 <__aeabi_cdcmpeq>
200093d0:	bf94      	ite	ls
200093d2:	2001      	movls	r0, #1
200093d4:	2000      	movhi	r0, #0
200093d6:	f85d fb08 	ldr.w	pc, [sp], #8
200093da:	bf00      	nop

200093dc <__aeabi_dcmpge>:
200093dc:	f84d ed08 	str.w	lr, [sp, #-8]!
200093e0:	f7ff ffce 	bl	20009380 <__aeabi_cdrcmple>
200093e4:	bf94      	ite	ls
200093e6:	2001      	movls	r0, #1
200093e8:	2000      	movhi	r0, #0
200093ea:	f85d fb08 	ldr.w	pc, [sp], #8
200093ee:	bf00      	nop

200093f0 <__aeabi_dcmpgt>:
200093f0:	f84d ed08 	str.w	lr, [sp, #-8]!
200093f4:	f7ff ffc4 	bl	20009380 <__aeabi_cdrcmple>
200093f8:	bf34      	ite	cc
200093fa:	2001      	movcc	r0, #1
200093fc:	2000      	movcs	r0, #0
200093fe:	f85d fb08 	ldr.w	pc, [sp], #8
20009402:	bf00      	nop

20009404 <__aeabi_d2iz>:
20009404:	ea4f 0241 	mov.w	r2, r1, lsl #1
20009408:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
2000940c:	d215      	bcs.n	2000943a <__aeabi_d2iz+0x36>
2000940e:	d511      	bpl.n	20009434 <__aeabi_d2iz+0x30>
20009410:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
20009414:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
20009418:	d912      	bls.n	20009440 <__aeabi_d2iz+0x3c>
2000941a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
2000941e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
20009422:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
20009426:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
2000942a:	fa23 f002 	lsr.w	r0, r3, r2
2000942e:	bf18      	it	ne
20009430:	4240      	negne	r0, r0
20009432:	4770      	bx	lr
20009434:	f04f 0000 	mov.w	r0, #0
20009438:	4770      	bx	lr
2000943a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
2000943e:	d105      	bne.n	2000944c <__aeabi_d2iz+0x48>
20009440:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
20009444:	bf08      	it	eq
20009446:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
2000944a:	4770      	bx	lr
2000944c:	f04f 0000 	mov.w	r0, #0
20009450:	4770      	bx	lr
20009452:	bf00      	nop

20009454 <__aeabi_uldivmod>:
20009454:	b94b      	cbnz	r3, 2000946a <__aeabi_uldivmod+0x16>
20009456:	b942      	cbnz	r2, 2000946a <__aeabi_uldivmod+0x16>
20009458:	2900      	cmp	r1, #0
2000945a:	bf08      	it	eq
2000945c:	2800      	cmpeq	r0, #0
2000945e:	d002      	beq.n	20009466 <__aeabi_uldivmod+0x12>
20009460:	f04f 31ff 	mov.w	r1, #4294967295
20009464:	4608      	mov	r0, r1
20009466:	f7ff bf43 	b.w	200092f0 <__aeabi_idiv0>
2000946a:	b082      	sub	sp, #8
2000946c:	46ec      	mov	ip, sp
2000946e:	e92d 5000 	stmdb	sp!, {ip, lr}
20009472:	f000 f805 	bl	20009480 <__gnu_uldivmod_helper>
20009476:	f8dd e004 	ldr.w	lr, [sp, #4]
2000947a:	b002      	add	sp, #8
2000947c:	bc0c      	pop	{r2, r3}
2000947e:	4770      	bx	lr

20009480 <__gnu_uldivmod_helper>:
20009480:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20009482:	4614      	mov	r4, r2
20009484:	461d      	mov	r5, r3
20009486:	4606      	mov	r6, r0
20009488:	460f      	mov	r7, r1
2000948a:	f000 f9d7 	bl	2000983c <__udivdi3>
2000948e:	fb00 f505 	mul.w	r5, r0, r5
20009492:	fba0 2304 	umull	r2, r3, r0, r4
20009496:	fb04 5401 	mla	r4, r4, r1, r5
2000949a:	18e3      	adds	r3, r4, r3
2000949c:	1ab6      	subs	r6, r6, r2
2000949e:	eb67 0703 	sbc.w	r7, r7, r3
200094a2:	9b06      	ldr	r3, [sp, #24]
200094a4:	e9c3 6700 	strd	r6, r7, [r3]
200094a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
200094aa:	bf00      	nop

200094ac <__gnu_ldivmod_helper>:
200094ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
200094ae:	4614      	mov	r4, r2
200094b0:	461d      	mov	r5, r3
200094b2:	4606      	mov	r6, r0
200094b4:	460f      	mov	r7, r1
200094b6:	f000 f80f 	bl	200094d8 <__divdi3>
200094ba:	fb00 f505 	mul.w	r5, r0, r5
200094be:	fba0 2304 	umull	r2, r3, r0, r4
200094c2:	fb04 5401 	mla	r4, r4, r1, r5
200094c6:	18e3      	adds	r3, r4, r3
200094c8:	1ab6      	subs	r6, r6, r2
200094ca:	eb67 0703 	sbc.w	r7, r7, r3
200094ce:	9b06      	ldr	r3, [sp, #24]
200094d0:	e9c3 6700 	strd	r6, r7, [r3]
200094d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
200094d6:	bf00      	nop

200094d8 <__divdi3>:
200094d8:	2900      	cmp	r1, #0
200094da:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200094de:	b085      	sub	sp, #20
200094e0:	f2c0 80c8 	blt.w	20009674 <__divdi3+0x19c>
200094e4:	2600      	movs	r6, #0
200094e6:	2b00      	cmp	r3, #0
200094e8:	f2c0 80bf 	blt.w	2000966a <__divdi3+0x192>
200094ec:	4689      	mov	r9, r1
200094ee:	4614      	mov	r4, r2
200094f0:	4605      	mov	r5, r0
200094f2:	469b      	mov	fp, r3
200094f4:	2b00      	cmp	r3, #0
200094f6:	d14a      	bne.n	2000958e <__divdi3+0xb6>
200094f8:	428a      	cmp	r2, r1
200094fa:	d957      	bls.n	200095ac <__divdi3+0xd4>
200094fc:	fab2 f382 	clz	r3, r2
20009500:	b153      	cbz	r3, 20009518 <__divdi3+0x40>
20009502:	f1c3 0020 	rsb	r0, r3, #32
20009506:	fa01 f903 	lsl.w	r9, r1, r3
2000950a:	fa25 f800 	lsr.w	r8, r5, r0
2000950e:	fa12 f403 	lsls.w	r4, r2, r3
20009512:	409d      	lsls	r5, r3
20009514:	ea48 0909 	orr.w	r9, r8, r9
20009518:	0c27      	lsrs	r7, r4, #16
2000951a:	4648      	mov	r0, r9
2000951c:	4639      	mov	r1, r7
2000951e:	fa1f fb84 	uxth.w	fp, r4
20009522:	f7ff fda9 	bl	20009078 <__aeabi_uidiv>
20009526:	4639      	mov	r1, r7
20009528:	4682      	mov	sl, r0
2000952a:	4648      	mov	r0, r9
2000952c:	f7ff fed2 	bl	200092d4 <__aeabi_uidivmod>
20009530:	0c2a      	lsrs	r2, r5, #16
20009532:	fb0b f30a 	mul.w	r3, fp, sl
20009536:	ea42 4901 	orr.w	r9, r2, r1, lsl #16
2000953a:	454b      	cmp	r3, r9
2000953c:	d909      	bls.n	20009552 <__divdi3+0x7a>
2000953e:	eb19 0904 	adds.w	r9, r9, r4
20009542:	f10a 3aff 	add.w	sl, sl, #4294967295
20009546:	d204      	bcs.n	20009552 <__divdi3+0x7a>
20009548:	454b      	cmp	r3, r9
2000954a:	bf84      	itt	hi
2000954c:	f10a 3aff 	addhi.w	sl, sl, #4294967295
20009550:	44a1      	addhi	r9, r4
20009552:	ebc3 0909 	rsb	r9, r3, r9
20009556:	4639      	mov	r1, r7
20009558:	4648      	mov	r0, r9
2000955a:	b2ad      	uxth	r5, r5
2000955c:	f7ff fd8c 	bl	20009078 <__aeabi_uidiv>
20009560:	4639      	mov	r1, r7
20009562:	4680      	mov	r8, r0
20009564:	4648      	mov	r0, r9
20009566:	f7ff feb5 	bl	200092d4 <__aeabi_uidivmod>
2000956a:	fb0b fb08 	mul.w	fp, fp, r8
2000956e:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
20009572:	45ab      	cmp	fp, r5
20009574:	d907      	bls.n	20009586 <__divdi3+0xae>
20009576:	192d      	adds	r5, r5, r4
20009578:	f108 38ff 	add.w	r8, r8, #4294967295
2000957c:	d203      	bcs.n	20009586 <__divdi3+0xae>
2000957e:	45ab      	cmp	fp, r5
20009580:	bf88      	it	hi
20009582:	f108 38ff 	addhi.w	r8, r8, #4294967295
20009586:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
2000958a:	2700      	movs	r7, #0
2000958c:	e003      	b.n	20009596 <__divdi3+0xbe>
2000958e:	428b      	cmp	r3, r1
20009590:	d957      	bls.n	20009642 <__divdi3+0x16a>
20009592:	2700      	movs	r7, #0
20009594:	46b8      	mov	r8, r7
20009596:	4642      	mov	r2, r8
20009598:	463b      	mov	r3, r7
2000959a:	b116      	cbz	r6, 200095a2 <__divdi3+0xca>
2000959c:	4252      	negs	r2, r2
2000959e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
200095a2:	4619      	mov	r1, r3
200095a4:	4610      	mov	r0, r2
200095a6:	b005      	add	sp, #20
200095a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200095ac:	b922      	cbnz	r2, 200095b8 <__divdi3+0xe0>
200095ae:	4611      	mov	r1, r2
200095b0:	2001      	movs	r0, #1
200095b2:	f7ff fd61 	bl	20009078 <__aeabi_uidiv>
200095b6:	4604      	mov	r4, r0
200095b8:	fab4 f884 	clz	r8, r4
200095bc:	f1b8 0f00 	cmp.w	r8, #0
200095c0:	d15e      	bne.n	20009680 <__divdi3+0x1a8>
200095c2:	ebc4 0809 	rsb	r8, r4, r9
200095c6:	0c27      	lsrs	r7, r4, #16
200095c8:	fa1f f984 	uxth.w	r9, r4
200095cc:	2101      	movs	r1, #1
200095ce:	9102      	str	r1, [sp, #8]
200095d0:	4639      	mov	r1, r7
200095d2:	4640      	mov	r0, r8
200095d4:	f7ff fd50 	bl	20009078 <__aeabi_uidiv>
200095d8:	4639      	mov	r1, r7
200095da:	4682      	mov	sl, r0
200095dc:	4640      	mov	r0, r8
200095de:	f7ff fe79 	bl	200092d4 <__aeabi_uidivmod>
200095e2:	ea4f 4815 	mov.w	r8, r5, lsr #16
200095e6:	fb09 f30a 	mul.w	r3, r9, sl
200095ea:	ea48 4b01 	orr.w	fp, r8, r1, lsl #16
200095ee:	455b      	cmp	r3, fp
200095f0:	d909      	bls.n	20009606 <__divdi3+0x12e>
200095f2:	eb1b 0b04 	adds.w	fp, fp, r4
200095f6:	f10a 3aff 	add.w	sl, sl, #4294967295
200095fa:	d204      	bcs.n	20009606 <__divdi3+0x12e>
200095fc:	455b      	cmp	r3, fp
200095fe:	bf84      	itt	hi
20009600:	f10a 3aff 	addhi.w	sl, sl, #4294967295
20009604:	44a3      	addhi	fp, r4
20009606:	ebc3 0b0b 	rsb	fp, r3, fp
2000960a:	4639      	mov	r1, r7
2000960c:	4658      	mov	r0, fp
2000960e:	b2ad      	uxth	r5, r5
20009610:	f7ff fd32 	bl	20009078 <__aeabi_uidiv>
20009614:	4639      	mov	r1, r7
20009616:	4680      	mov	r8, r0
20009618:	4658      	mov	r0, fp
2000961a:	f7ff fe5b 	bl	200092d4 <__aeabi_uidivmod>
2000961e:	fb09 f908 	mul.w	r9, r9, r8
20009622:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
20009626:	45a9      	cmp	r9, r5
20009628:	d907      	bls.n	2000963a <__divdi3+0x162>
2000962a:	192d      	adds	r5, r5, r4
2000962c:	f108 38ff 	add.w	r8, r8, #4294967295
20009630:	d203      	bcs.n	2000963a <__divdi3+0x162>
20009632:	45a9      	cmp	r9, r5
20009634:	bf88      	it	hi
20009636:	f108 38ff 	addhi.w	r8, r8, #4294967295
2000963a:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
2000963e:	9f02      	ldr	r7, [sp, #8]
20009640:	e7a9      	b.n	20009596 <__divdi3+0xbe>
20009642:	fab3 f783 	clz	r7, r3
20009646:	2f00      	cmp	r7, #0
20009648:	d168      	bne.n	2000971c <__divdi3+0x244>
2000964a:	428b      	cmp	r3, r1
2000964c:	bf2c      	ite	cs
2000964e:	f04f 0900 	movcs.w	r9, #0
20009652:	f04f 0901 	movcc.w	r9, #1
20009656:	4282      	cmp	r2, r0
20009658:	bf8c      	ite	hi
2000965a:	464c      	movhi	r4, r9
2000965c:	f049 0401 	orrls.w	r4, r9, #1
20009660:	2c00      	cmp	r4, #0
20009662:	d096      	beq.n	20009592 <__divdi3+0xba>
20009664:	f04f 0801 	mov.w	r8, #1
20009668:	e795      	b.n	20009596 <__divdi3+0xbe>
2000966a:	4252      	negs	r2, r2
2000966c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
20009670:	43f6      	mvns	r6, r6
20009672:	e73b      	b.n	200094ec <__divdi3+0x14>
20009674:	4240      	negs	r0, r0
20009676:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
2000967a:	f04f 36ff 	mov.w	r6, #4294967295
2000967e:	e732      	b.n	200094e6 <__divdi3+0xe>
20009680:	fa04 f408 	lsl.w	r4, r4, r8
20009684:	f1c8 0720 	rsb	r7, r8, #32
20009688:	fa35 f307 	lsrs.w	r3, r5, r7
2000968c:	fa29 fa07 	lsr.w	sl, r9, r7
20009690:	0c27      	lsrs	r7, r4, #16
20009692:	fa09 fb08 	lsl.w	fp, r9, r8
20009696:	4639      	mov	r1, r7
20009698:	4650      	mov	r0, sl
2000969a:	ea43 020b 	orr.w	r2, r3, fp
2000969e:	9202      	str	r2, [sp, #8]
200096a0:	f7ff fcea 	bl	20009078 <__aeabi_uidiv>
200096a4:	4639      	mov	r1, r7
200096a6:	fa1f f984 	uxth.w	r9, r4
200096aa:	4683      	mov	fp, r0
200096ac:	4650      	mov	r0, sl
200096ae:	f7ff fe11 	bl	200092d4 <__aeabi_uidivmod>
200096b2:	9802      	ldr	r0, [sp, #8]
200096b4:	fb09 f20b 	mul.w	r2, r9, fp
200096b8:	0c03      	lsrs	r3, r0, #16
200096ba:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
200096be:	429a      	cmp	r2, r3
200096c0:	d904      	bls.n	200096cc <__divdi3+0x1f4>
200096c2:	191b      	adds	r3, r3, r4
200096c4:	f10b 3bff 	add.w	fp, fp, #4294967295
200096c8:	f0c0 80b1 	bcc.w	2000982e <__divdi3+0x356>
200096cc:	1a9b      	subs	r3, r3, r2
200096ce:	4639      	mov	r1, r7
200096d0:	4618      	mov	r0, r3
200096d2:	9301      	str	r3, [sp, #4]
200096d4:	f7ff fcd0 	bl	20009078 <__aeabi_uidiv>
200096d8:	9901      	ldr	r1, [sp, #4]
200096da:	4682      	mov	sl, r0
200096dc:	4608      	mov	r0, r1
200096de:	4639      	mov	r1, r7
200096e0:	f7ff fdf8 	bl	200092d4 <__aeabi_uidivmod>
200096e4:	f8dd c008 	ldr.w	ip, [sp, #8]
200096e8:	fb09 f30a 	mul.w	r3, r9, sl
200096ec:	fa1f f08c 	uxth.w	r0, ip
200096f0:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
200096f4:	4293      	cmp	r3, r2
200096f6:	d908      	bls.n	2000970a <__divdi3+0x232>
200096f8:	1912      	adds	r2, r2, r4
200096fa:	f10a 3aff 	add.w	sl, sl, #4294967295
200096fe:	d204      	bcs.n	2000970a <__divdi3+0x232>
20009700:	4293      	cmp	r3, r2
20009702:	bf84      	itt	hi
20009704:	f10a 3aff 	addhi.w	sl, sl, #4294967295
20009708:	1912      	addhi	r2, r2, r4
2000970a:	fa05 f508 	lsl.w	r5, r5, r8
2000970e:	ea4a 4e0b 	orr.w	lr, sl, fp, lsl #16
20009712:	ebc3 0802 	rsb	r8, r3, r2
20009716:	f8cd e008 	str.w	lr, [sp, #8]
2000971a:	e759      	b.n	200095d0 <__divdi3+0xf8>
2000971c:	f1c7 0020 	rsb	r0, r7, #32
20009720:	fa03 fa07 	lsl.w	sl, r3, r7
20009724:	40c2      	lsrs	r2, r0
20009726:	fa35 f300 	lsrs.w	r3, r5, r0
2000972a:	ea42 0b0a 	orr.w	fp, r2, sl
2000972e:	fa21 f800 	lsr.w	r8, r1, r0
20009732:	fa01 f907 	lsl.w	r9, r1, r7
20009736:	4640      	mov	r0, r8
20009738:	ea4f 4a1b 	mov.w	sl, fp, lsr #16
2000973c:	ea43 0109 	orr.w	r1, r3, r9
20009740:	9102      	str	r1, [sp, #8]
20009742:	4651      	mov	r1, sl
20009744:	fa1f f28b 	uxth.w	r2, fp
20009748:	9203      	str	r2, [sp, #12]
2000974a:	f7ff fc95 	bl	20009078 <__aeabi_uidiv>
2000974e:	4651      	mov	r1, sl
20009750:	4681      	mov	r9, r0
20009752:	4640      	mov	r0, r8
20009754:	f7ff fdbe 	bl	200092d4 <__aeabi_uidivmod>
20009758:	9b03      	ldr	r3, [sp, #12]
2000975a:	f8dd c008 	ldr.w	ip, [sp, #8]
2000975e:	fb03 f209 	mul.w	r2, r3, r9
20009762:	ea4f 401c 	mov.w	r0, ip, lsr #16
20009766:	fa14 f307 	lsls.w	r3, r4, r7
2000976a:	ea40 4401 	orr.w	r4, r0, r1, lsl #16
2000976e:	42a2      	cmp	r2, r4
20009770:	d904      	bls.n	2000977c <__divdi3+0x2a4>
20009772:	eb14 040b 	adds.w	r4, r4, fp
20009776:	f109 39ff 	add.w	r9, r9, #4294967295
2000977a:	d352      	bcc.n	20009822 <__divdi3+0x34a>
2000977c:	1aa4      	subs	r4, r4, r2
2000977e:	4651      	mov	r1, sl
20009780:	4620      	mov	r0, r4
20009782:	9301      	str	r3, [sp, #4]
20009784:	f7ff fc78 	bl	20009078 <__aeabi_uidiv>
20009788:	4651      	mov	r1, sl
2000978a:	4680      	mov	r8, r0
2000978c:	4620      	mov	r0, r4
2000978e:	f7ff fda1 	bl	200092d4 <__aeabi_uidivmod>
20009792:	9803      	ldr	r0, [sp, #12]
20009794:	f8dd c008 	ldr.w	ip, [sp, #8]
20009798:	fb00 f208 	mul.w	r2, r0, r8
2000979c:	fa1f f38c 	uxth.w	r3, ip
200097a0:	ea43 4001 	orr.w	r0, r3, r1, lsl #16
200097a4:	9b01      	ldr	r3, [sp, #4]
200097a6:	4282      	cmp	r2, r0
200097a8:	d904      	bls.n	200097b4 <__divdi3+0x2dc>
200097aa:	eb10 000b 	adds.w	r0, r0, fp
200097ae:	f108 38ff 	add.w	r8, r8, #4294967295
200097b2:	d330      	bcc.n	20009816 <__divdi3+0x33e>
200097b4:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
200097b8:	fa1f fc83 	uxth.w	ip, r3
200097bc:	0c1b      	lsrs	r3, r3, #16
200097be:	1a80      	subs	r0, r0, r2
200097c0:	fa1f fe88 	uxth.w	lr, r8
200097c4:	ea4f 4a18 	mov.w	sl, r8, lsr #16
200097c8:	fb0c f90e 	mul.w	r9, ip, lr
200097cc:	fb0c fc0a 	mul.w	ip, ip, sl
200097d0:	fb03 c10e 	mla	r1, r3, lr, ip
200097d4:	fb03 f20a 	mul.w	r2, r3, sl
200097d8:	eb01 4119 	add.w	r1, r1, r9, lsr #16
200097dc:	458c      	cmp	ip, r1
200097de:	bf88      	it	hi
200097e0:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
200097e4:	eb02 4e11 	add.w	lr, r2, r1, lsr #16
200097e8:	4570      	cmp	r0, lr
200097ea:	d310      	bcc.n	2000980e <__divdi3+0x336>
200097ec:	fa1f f989 	uxth.w	r9, r9
200097f0:	fa05 f707 	lsl.w	r7, r5, r7
200097f4:	eb09 4001 	add.w	r0, r9, r1, lsl #16
200097f8:	bf14      	ite	ne
200097fa:	2200      	movne	r2, #0
200097fc:	2201      	moveq	r2, #1
200097fe:	4287      	cmp	r7, r0
20009800:	bf2c      	ite	cs
20009802:	2700      	movcs	r7, #0
20009804:	f002 0701 	andcc.w	r7, r2, #1
20009808:	2f00      	cmp	r7, #0
2000980a:	f43f aec4 	beq.w	20009596 <__divdi3+0xbe>
2000980e:	f108 38ff 	add.w	r8, r8, #4294967295
20009812:	2700      	movs	r7, #0
20009814:	e6bf      	b.n	20009596 <__divdi3+0xbe>
20009816:	4282      	cmp	r2, r0
20009818:	bf84      	itt	hi
2000981a:	4458      	addhi	r0, fp
2000981c:	f108 38ff 	addhi.w	r8, r8, #4294967295
20009820:	e7c8      	b.n	200097b4 <__divdi3+0x2dc>
20009822:	42a2      	cmp	r2, r4
20009824:	bf84      	itt	hi
20009826:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000982a:	445c      	addhi	r4, fp
2000982c:	e7a6      	b.n	2000977c <__divdi3+0x2a4>
2000982e:	429a      	cmp	r2, r3
20009830:	bf84      	itt	hi
20009832:	f10b 3bff 	addhi.w	fp, fp, #4294967295
20009836:	191b      	addhi	r3, r3, r4
20009838:	e748      	b.n	200096cc <__divdi3+0x1f4>
2000983a:	bf00      	nop

2000983c <__udivdi3>:
2000983c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20009840:	460c      	mov	r4, r1
20009842:	b083      	sub	sp, #12
20009844:	4680      	mov	r8, r0
20009846:	4616      	mov	r6, r2
20009848:	4689      	mov	r9, r1
2000984a:	461f      	mov	r7, r3
2000984c:	4615      	mov	r5, r2
2000984e:	468a      	mov	sl, r1
20009850:	2b00      	cmp	r3, #0
20009852:	d14b      	bne.n	200098ec <__udivdi3+0xb0>
20009854:	428a      	cmp	r2, r1
20009856:	d95c      	bls.n	20009912 <__udivdi3+0xd6>
20009858:	fab2 f382 	clz	r3, r2
2000985c:	b15b      	cbz	r3, 20009876 <__udivdi3+0x3a>
2000985e:	f1c3 0020 	rsb	r0, r3, #32
20009862:	fa01 fa03 	lsl.w	sl, r1, r3
20009866:	fa28 f200 	lsr.w	r2, r8, r0
2000986a:	fa16 f503 	lsls.w	r5, r6, r3
2000986e:	fa08 f803 	lsl.w	r8, r8, r3
20009872:	ea42 0a0a 	orr.w	sl, r2, sl
20009876:	0c2e      	lsrs	r6, r5, #16
20009878:	4650      	mov	r0, sl
2000987a:	4631      	mov	r1, r6
2000987c:	b2af      	uxth	r7, r5
2000987e:	f7ff fbfb 	bl	20009078 <__aeabi_uidiv>
20009882:	4631      	mov	r1, r6
20009884:	ea4f 4418 	mov.w	r4, r8, lsr #16
20009888:	4681      	mov	r9, r0
2000988a:	4650      	mov	r0, sl
2000988c:	f7ff fd22 	bl	200092d4 <__aeabi_uidivmod>
20009890:	fb07 f309 	mul.w	r3, r7, r9
20009894:	ea44 4a01 	orr.w	sl, r4, r1, lsl #16
20009898:	4553      	cmp	r3, sl
2000989a:	d909      	bls.n	200098b0 <__udivdi3+0x74>
2000989c:	eb1a 0a05 	adds.w	sl, sl, r5
200098a0:	f109 39ff 	add.w	r9, r9, #4294967295
200098a4:	d204      	bcs.n	200098b0 <__udivdi3+0x74>
200098a6:	4553      	cmp	r3, sl
200098a8:	bf84      	itt	hi
200098aa:	f109 39ff 	addhi.w	r9, r9, #4294967295
200098ae:	44aa      	addhi	sl, r5
200098b0:	ebc3 0a0a 	rsb	sl, r3, sl
200098b4:	4631      	mov	r1, r6
200098b6:	4650      	mov	r0, sl
200098b8:	fa1f f888 	uxth.w	r8, r8
200098bc:	f7ff fbdc 	bl	20009078 <__aeabi_uidiv>
200098c0:	4631      	mov	r1, r6
200098c2:	4604      	mov	r4, r0
200098c4:	4650      	mov	r0, sl
200098c6:	f7ff fd05 	bl	200092d4 <__aeabi_uidivmod>
200098ca:	fb07 f704 	mul.w	r7, r7, r4
200098ce:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
200098d2:	4547      	cmp	r7, r8
200098d4:	d906      	bls.n	200098e4 <__udivdi3+0xa8>
200098d6:	3c01      	subs	r4, #1
200098d8:	eb18 0805 	adds.w	r8, r8, r5
200098dc:	d202      	bcs.n	200098e4 <__udivdi3+0xa8>
200098de:	4547      	cmp	r7, r8
200098e0:	bf88      	it	hi
200098e2:	3c01      	subhi	r4, #1
200098e4:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
200098e8:	2600      	movs	r6, #0
200098ea:	e05c      	b.n	200099a6 <__udivdi3+0x16a>
200098ec:	428b      	cmp	r3, r1
200098ee:	d858      	bhi.n	200099a2 <__udivdi3+0x166>
200098f0:	fab3 f683 	clz	r6, r3
200098f4:	2e00      	cmp	r6, #0
200098f6:	d15b      	bne.n	200099b0 <__udivdi3+0x174>
200098f8:	428b      	cmp	r3, r1
200098fa:	bf2c      	ite	cs
200098fc:	2200      	movcs	r2, #0
200098fe:	2201      	movcc	r2, #1
20009900:	4285      	cmp	r5, r0
20009902:	bf8c      	ite	hi
20009904:	4615      	movhi	r5, r2
20009906:	f042 0501 	orrls.w	r5, r2, #1
2000990a:	2d00      	cmp	r5, #0
2000990c:	d049      	beq.n	200099a2 <__udivdi3+0x166>
2000990e:	2401      	movs	r4, #1
20009910:	e049      	b.n	200099a6 <__udivdi3+0x16a>
20009912:	b922      	cbnz	r2, 2000991e <__udivdi3+0xe2>
20009914:	4611      	mov	r1, r2
20009916:	2001      	movs	r0, #1
20009918:	f7ff fbae 	bl	20009078 <__aeabi_uidiv>
2000991c:	4605      	mov	r5, r0
2000991e:	fab5 f685 	clz	r6, r5
20009922:	2e00      	cmp	r6, #0
20009924:	f040 80ba 	bne.w	20009a9c <__udivdi3+0x260>
20009928:	1b64      	subs	r4, r4, r5
2000992a:	0c2f      	lsrs	r7, r5, #16
2000992c:	fa1f fa85 	uxth.w	sl, r5
20009930:	2601      	movs	r6, #1
20009932:	4639      	mov	r1, r7
20009934:	4620      	mov	r0, r4
20009936:	f7ff fb9f 	bl	20009078 <__aeabi_uidiv>
2000993a:	4639      	mov	r1, r7
2000993c:	ea4f 4b18 	mov.w	fp, r8, lsr #16
20009940:	4681      	mov	r9, r0
20009942:	4620      	mov	r0, r4
20009944:	f7ff fcc6 	bl	200092d4 <__aeabi_uidivmod>
20009948:	fb0a f309 	mul.w	r3, sl, r9
2000994c:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
20009950:	455b      	cmp	r3, fp
20009952:	d909      	bls.n	20009968 <__udivdi3+0x12c>
20009954:	eb1b 0b05 	adds.w	fp, fp, r5
20009958:	f109 39ff 	add.w	r9, r9, #4294967295
2000995c:	d204      	bcs.n	20009968 <__udivdi3+0x12c>
2000995e:	455b      	cmp	r3, fp
20009960:	bf84      	itt	hi
20009962:	f109 39ff 	addhi.w	r9, r9, #4294967295
20009966:	44ab      	addhi	fp, r5
20009968:	ebc3 0b0b 	rsb	fp, r3, fp
2000996c:	4639      	mov	r1, r7
2000996e:	4658      	mov	r0, fp
20009970:	fa1f f888 	uxth.w	r8, r8
20009974:	f7ff fb80 	bl	20009078 <__aeabi_uidiv>
20009978:	4639      	mov	r1, r7
2000997a:	4604      	mov	r4, r0
2000997c:	4658      	mov	r0, fp
2000997e:	f7ff fca9 	bl	200092d4 <__aeabi_uidivmod>
20009982:	fb0a fa04 	mul.w	sl, sl, r4
20009986:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
2000998a:	45c2      	cmp	sl, r8
2000998c:	d906      	bls.n	2000999c <__udivdi3+0x160>
2000998e:	3c01      	subs	r4, #1
20009990:	eb18 0805 	adds.w	r8, r8, r5
20009994:	d202      	bcs.n	2000999c <__udivdi3+0x160>
20009996:	45c2      	cmp	sl, r8
20009998:	bf88      	it	hi
2000999a:	3c01      	subhi	r4, #1
2000999c:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
200099a0:	e001      	b.n	200099a6 <__udivdi3+0x16a>
200099a2:	2600      	movs	r6, #0
200099a4:	4634      	mov	r4, r6
200099a6:	4631      	mov	r1, r6
200099a8:	4620      	mov	r0, r4
200099aa:	b003      	add	sp, #12
200099ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200099b0:	f1c6 0020 	rsb	r0, r6, #32
200099b4:	40b3      	lsls	r3, r6
200099b6:	fa32 f700 	lsrs.w	r7, r2, r0
200099ba:	fa21 fb00 	lsr.w	fp, r1, r0
200099be:	431f      	orrs	r7, r3
200099c0:	fa14 f206 	lsls.w	r2, r4, r6
200099c4:	fa28 f100 	lsr.w	r1, r8, r0
200099c8:	4658      	mov	r0, fp
200099ca:	ea4f 4a17 	mov.w	sl, r7, lsr #16
200099ce:	4311      	orrs	r1, r2
200099d0:	9100      	str	r1, [sp, #0]
200099d2:	4651      	mov	r1, sl
200099d4:	b2bb      	uxth	r3, r7
200099d6:	9301      	str	r3, [sp, #4]
200099d8:	f7ff fb4e 	bl	20009078 <__aeabi_uidiv>
200099dc:	4651      	mov	r1, sl
200099de:	40b5      	lsls	r5, r6
200099e0:	4681      	mov	r9, r0
200099e2:	4658      	mov	r0, fp
200099e4:	f7ff fc76 	bl	200092d4 <__aeabi_uidivmod>
200099e8:	9c01      	ldr	r4, [sp, #4]
200099ea:	9800      	ldr	r0, [sp, #0]
200099ec:	fb04 f309 	mul.w	r3, r4, r9
200099f0:	ea4f 4c10 	mov.w	ip, r0, lsr #16
200099f4:	ea4c 4b01 	orr.w	fp, ip, r1, lsl #16
200099f8:	455b      	cmp	r3, fp
200099fa:	d905      	bls.n	20009a08 <__udivdi3+0x1cc>
200099fc:	eb1b 0b07 	adds.w	fp, fp, r7
20009a00:	f109 39ff 	add.w	r9, r9, #4294967295
20009a04:	f0c0 808e 	bcc.w	20009b24 <__udivdi3+0x2e8>
20009a08:	ebc3 0b0b 	rsb	fp, r3, fp
20009a0c:	4651      	mov	r1, sl
20009a0e:	4658      	mov	r0, fp
20009a10:	f7ff fb32 	bl	20009078 <__aeabi_uidiv>
20009a14:	4651      	mov	r1, sl
20009a16:	4604      	mov	r4, r0
20009a18:	4658      	mov	r0, fp
20009a1a:	f7ff fc5b 	bl	200092d4 <__aeabi_uidivmod>
20009a1e:	9801      	ldr	r0, [sp, #4]
20009a20:	9a00      	ldr	r2, [sp, #0]
20009a22:	fb00 f304 	mul.w	r3, r0, r4
20009a26:	fa1f fc82 	uxth.w	ip, r2
20009a2a:	ea4c 4201 	orr.w	r2, ip, r1, lsl #16
20009a2e:	4293      	cmp	r3, r2
20009a30:	d906      	bls.n	20009a40 <__udivdi3+0x204>
20009a32:	3c01      	subs	r4, #1
20009a34:	19d2      	adds	r2, r2, r7
20009a36:	d203      	bcs.n	20009a40 <__udivdi3+0x204>
20009a38:	4293      	cmp	r3, r2
20009a3a:	d901      	bls.n	20009a40 <__udivdi3+0x204>
20009a3c:	19d2      	adds	r2, r2, r7
20009a3e:	3c01      	subs	r4, #1
20009a40:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
20009a44:	b2a8      	uxth	r0, r5
20009a46:	1ad2      	subs	r2, r2, r3
20009a48:	0c2d      	lsrs	r5, r5, #16
20009a4a:	fa1f fc84 	uxth.w	ip, r4
20009a4e:	0c23      	lsrs	r3, r4, #16
20009a50:	fb00 f70c 	mul.w	r7, r0, ip
20009a54:	fb00 fe03 	mul.w	lr, r0, r3
20009a58:	fb05 e10c 	mla	r1, r5, ip, lr
20009a5c:	fb05 f503 	mul.w	r5, r5, r3
20009a60:	eb01 4117 	add.w	r1, r1, r7, lsr #16
20009a64:	458e      	cmp	lr, r1
20009a66:	bf88      	it	hi
20009a68:	f505 3580 	addhi.w	r5, r5, #65536	; 0x10000
20009a6c:	eb05 4511 	add.w	r5, r5, r1, lsr #16
20009a70:	42aa      	cmp	r2, r5
20009a72:	d310      	bcc.n	20009a96 <__udivdi3+0x25a>
20009a74:	b2bf      	uxth	r7, r7
20009a76:	fa08 f606 	lsl.w	r6, r8, r6
20009a7a:	eb07 4201 	add.w	r2, r7, r1, lsl #16
20009a7e:	bf14      	ite	ne
20009a80:	f04f 0e00 	movne.w	lr, #0
20009a84:	f04f 0e01 	moveq.w	lr, #1
20009a88:	4296      	cmp	r6, r2
20009a8a:	bf2c      	ite	cs
20009a8c:	2600      	movcs	r6, #0
20009a8e:	f00e 0601 	andcc.w	r6, lr, #1
20009a92:	2e00      	cmp	r6, #0
20009a94:	d087      	beq.n	200099a6 <__udivdi3+0x16a>
20009a96:	3c01      	subs	r4, #1
20009a98:	2600      	movs	r6, #0
20009a9a:	e784      	b.n	200099a6 <__udivdi3+0x16a>
20009a9c:	40b5      	lsls	r5, r6
20009a9e:	f1c6 0120 	rsb	r1, r6, #32
20009aa2:	fa24 f901 	lsr.w	r9, r4, r1
20009aa6:	fa28 f201 	lsr.w	r2, r8, r1
20009aaa:	0c2f      	lsrs	r7, r5, #16
20009aac:	40b4      	lsls	r4, r6
20009aae:	4639      	mov	r1, r7
20009ab0:	4648      	mov	r0, r9
20009ab2:	4322      	orrs	r2, r4
20009ab4:	9200      	str	r2, [sp, #0]
20009ab6:	f7ff fadf 	bl	20009078 <__aeabi_uidiv>
20009aba:	4639      	mov	r1, r7
20009abc:	fa1f fa85 	uxth.w	sl, r5
20009ac0:	4683      	mov	fp, r0
20009ac2:	4648      	mov	r0, r9
20009ac4:	f7ff fc06 	bl	200092d4 <__aeabi_uidivmod>
20009ac8:	9b00      	ldr	r3, [sp, #0]
20009aca:	0c1a      	lsrs	r2, r3, #16
20009acc:	fb0a f30b 	mul.w	r3, sl, fp
20009ad0:	ea42 4401 	orr.w	r4, r2, r1, lsl #16
20009ad4:	42a3      	cmp	r3, r4
20009ad6:	d903      	bls.n	20009ae0 <__udivdi3+0x2a4>
20009ad8:	1964      	adds	r4, r4, r5
20009ada:	f10b 3bff 	add.w	fp, fp, #4294967295
20009ade:	d327      	bcc.n	20009b30 <__udivdi3+0x2f4>
20009ae0:	1ae4      	subs	r4, r4, r3
20009ae2:	4639      	mov	r1, r7
20009ae4:	4620      	mov	r0, r4
20009ae6:	f7ff fac7 	bl	20009078 <__aeabi_uidiv>
20009aea:	4639      	mov	r1, r7
20009aec:	4681      	mov	r9, r0
20009aee:	4620      	mov	r0, r4
20009af0:	f7ff fbf0 	bl	200092d4 <__aeabi_uidivmod>
20009af4:	9800      	ldr	r0, [sp, #0]
20009af6:	fb0a f309 	mul.w	r3, sl, r9
20009afa:	fa1f fc80 	uxth.w	ip, r0
20009afe:	ea4c 4401 	orr.w	r4, ip, r1, lsl #16
20009b02:	42a3      	cmp	r3, r4
20009b04:	d908      	bls.n	20009b18 <__udivdi3+0x2dc>
20009b06:	1964      	adds	r4, r4, r5
20009b08:	f109 39ff 	add.w	r9, r9, #4294967295
20009b0c:	d204      	bcs.n	20009b18 <__udivdi3+0x2dc>
20009b0e:	42a3      	cmp	r3, r4
20009b10:	bf84      	itt	hi
20009b12:	f109 39ff 	addhi.w	r9, r9, #4294967295
20009b16:	1964      	addhi	r4, r4, r5
20009b18:	fa08 f806 	lsl.w	r8, r8, r6
20009b1c:	1ae4      	subs	r4, r4, r3
20009b1e:	ea49 460b 	orr.w	r6, r9, fp, lsl #16
20009b22:	e706      	b.n	20009932 <__udivdi3+0xf6>
20009b24:	455b      	cmp	r3, fp
20009b26:	bf84      	itt	hi
20009b28:	f109 39ff 	addhi.w	r9, r9, #4294967295
20009b2c:	44bb      	addhi	fp, r7
20009b2e:	e76b      	b.n	20009a08 <__udivdi3+0x1cc>
20009b30:	42a3      	cmp	r3, r4
20009b32:	bf84      	itt	hi
20009b34:	f10b 3bff 	addhi.w	fp, fp, #4294967295
20009b38:	1964      	addhi	r4, r4, r5
20009b3a:	e7d1      	b.n	20009ae0 <__udivdi3+0x2a4>
20009b3c:	2e4e2e41 	.word	0x2e4e2e41
20009b40:	2e532e54 	.word	0x2e532e54
20009b44:	30303320 	.word	0x30303320
20009b48:	72202c30 	.word	0x72202c30
20009b4c:	79646165 	.word	0x79646165
20009b50:	726f6620 	.word	0x726f6620
20009b54:	74636120 	.word	0x74636120
20009b58:	216e6f69 	.word	0x216e6f69
20009b5c:	0000000d 	.word	0x0000000d
20009b60:	474e4144 	.word	0x474e4144
20009b64:	203a5245 	.word	0x203a5245
20009b68:	6576694c 	.word	0x6576694c
20009b6c:	7269662d 	.word	0x7269662d
20009b70:	6e652065 	.word	0x6e652065
20009b74:	656c6261 	.word	0x656c6261
20009b78:	000d2e64 	.word	0x000d2e64
20009b7c:	6576694c 	.word	0x6576694c
20009b80:	7269662d 	.word	0x7269662d
20009b84:	69642065 	.word	0x69642065
20009b88:	6c626173 	.word	0x6c626173
20009b8c:	0d2e6465 	.word	0x0d2e6465
20009b90:	00000000 	.word	0x00000000
20009b94:	4f525245 	.word	0x4f525245
20009b98:	41203a52 	.word	0x41203a52
20009b9c:	6d657474 	.word	0x6d657474
20009ba0:	64657470 	.word	0x64657470
20009ba4:	206f7420 	.word	0x206f7420
20009ba8:	65726966 	.word	0x65726966
20009bac:	74697720 	.word	0x74697720
20009bb0:	74756f68 	.word	0x74756f68
20009bb4:	76696c20 	.word	0x76696c20
20009bb8:	69662065 	.word	0x69662065
20009bbc:	65206572 	.word	0x65206572
20009bc0:	6c62616e 	.word	0x6c62616e
20009bc4:	0d726465 	.word	0x0d726465
20009bc8:	00000000 	.word	0x00000000
20009bcc:	7270205a 	.word	0x7270205a
20009bd0:	65737365 	.word	0x65737365
20009bd4:	61202c64 	.word	0x61202c64
20009bd8:	76697463 	.word	0x76697463
20009bdc:	6e697461 	.word	0x6e697461
20009be0:	72742067 	.word	0x72742067
20009be4:	65676769 	.word	0x65676769
20009be8:	6f732072 	.word	0x6f732072
20009bec:	6f6e656c 	.word	0x6f6e656c
20009bf0:	000d6469 	.word	0x000d6469
20009bf4:	76726573 	.word	0x76726573
20009bf8:	6f645f6f 	.word	0x6f645f6f
20009bfc:	535f5920 	.word	0x535f5920
20009c00:	465f5445 	.word	0x465f5445
20009c04:	4157524f 	.word	0x4157524f
20009c08:	000d4452 	.word	0x000d4452
20009c0c:	76726573 	.word	0x76726573
20009c10:	6f645f6f 	.word	0x6f645f6f
20009c14:	535f5920 	.word	0x535f5920
20009c18:	525f5445 	.word	0x525f5445
20009c1c:	52455645 	.word	0x52455645
20009c20:	000d4553 	.word	0x000d4553
20009c24:	76726573 	.word	0x76726573
20009c28:	6f645f6f 	.word	0x6f645f6f
20009c2c:	535f5920 	.word	0x535f5920
20009c30:	4e5f5445 	.word	0x4e5f5445
20009c34:	52545545 	.word	0x52545545
20009c38:	000d4c41 	.word	0x000d4c41
20009c3c:	76726573 	.word	0x76726573
20009c40:	6f645f6f 	.word	0x6f645f6f
20009c44:	535f5820 	.word	0x535f5820
20009c48:	465f5445 	.word	0x465f5445
20009c4c:	4157524f 	.word	0x4157524f
20009c50:	000d4452 	.word	0x000d4452
20009c54:	76726573 	.word	0x76726573
20009c58:	6f645f6f 	.word	0x6f645f6f
20009c5c:	535f5820 	.word	0x535f5820
20009c60:	525f5445 	.word	0x525f5445
20009c64:	52455645 	.word	0x52455645
20009c68:	000d4553 	.word	0x000d4553
20009c6c:	76726573 	.word	0x76726573
20009c70:	6f645f6f 	.word	0x6f645f6f
20009c74:	535f5820 	.word	0x535f5820
20009c78:	4e5f5445 	.word	0x4e5f5445
20009c7c:	52545545 	.word	0x52545545
20009c80:	000d4c41 	.word	0x000d4c41
20009c84:	69676542 	.word	0x69676542
20009c88:	6e696e6e 	.word	0x6e696e6e
20009c8c:	75612067 	.word	0x75612067
20009c90:	616d6f74 	.word	0x616d6f74
20009c94:	20646574 	.word	0x20646574
20009c98:	6b656573 	.word	0x6b656573
20009c9c:	646e612d 	.word	0x646e612d
20009ca0:	7365642d 	.word	0x7365642d
20009ca4:	796f7274 	.word	0x796f7274
20009ca8:	00000d21 	.word	0x00000d21
20009cac:	25203a78 	.word	0x25203a78
20009cb0:	3a790964 	.word	0x3a790964
20009cb4:	0d642520 	.word	0x0d642520
20009cb8:	0000000a 	.word	0x0000000a
20009cbc:	6e6f2058 	.word	0x6e6f2058
20009cc0:	72617420 	.word	0x72617420
20009cc4:	21746567 	.word	0x21746567
20009cc8:	0000000d 	.word	0x0000000d
20009ccc:	6e6f2059 	.word	0x6e6f2059
20009cd0:	72617420 	.word	0x72617420
20009cd4:	21746567 	.word	0x21746567
20009cd8:	0000000d 	.word	0x0000000d
20009cdc:	67726154 	.word	0x67726154
20009ce0:	61207465 	.word	0x61207465
20009ce4:	69757163 	.word	0x69757163
20009ce8:	2c646572 	.word	0x2c646572
20009cec:	72696620 	.word	0x72696620
20009cf0:	21676e69 	.word	0x21676e69
20009cf4:	0000000d 	.word	0x0000000d
20009cf8:	726f6241 	.word	0x726f6241
20009cfc:	676e6974 	.word	0x676e6974
20009d00:	65657320 	.word	0x65657320
20009d04:	6e612d6b 	.word	0x6e612d6b
20009d08:	65642d64 	.word	0x65642d64
20009d0c:	6f727473 	.word	0x6f727473
20009d10:	20262079 	.word	0x20262079
20009d14:	61736964 	.word	0x61736964
20009d18:	6e696c62 	.word	0x6e696c62
20009d1c:	696c2067 	.word	0x696c2067
20009d20:	662d6576 	.word	0x662d6576
20009d24:	0d657269 	.word	0x0d657269
20009d28:	00000000 	.word	0x00000000
20009d2c:	63656863 	.word	0x63656863
20009d30:	6d75736b 	.word	0x6d75736b
20009d34:	72726520 	.word	0x72726520
20009d38:	0021726f 	.word	0x0021726f
20009d3c:	6e676973 	.word	0x6e676973
20009d40:	72757461 	.word	0x72757461
20009d44:	25203a65 	.word	0x25203a65
20009d48:	3a780964 	.word	0x3a780964
20009d4c:	09642520 	.word	0x09642520
20009d50:	25203a79 	.word	0x25203a79
20009d54:	3a770964 	.word	0x3a770964
20009d58:	09642520 	.word	0x09642520
20009d5c:	25203a68 	.word	0x25203a68
20009d60:	6e610964 	.word	0x6e610964
20009d64:	3a656c67 	.word	0x3a656c67
20009d68:	0d642520 	.word	0x0d642520
20009d6c:	0000000a 	.word	0x0000000a
20009d70:	65732058 	.word	0x65732058
20009d74:	206f7672 	.word	0x206f7672
20009d78:	20746573 	.word	0x20746573
20009d7c:	203a6f74 	.word	0x203a6f74
20009d80:	0a0d6425 	.word	0x0a0d6425
20009d84:	00000000 	.word	0x00000000
20009d88:	65732059 	.word	0x65732059
20009d8c:	206f7672 	.word	0x206f7672
20009d90:	20746573 	.word	0x20746573
20009d94:	203a6f74 	.word	0x203a6f74
20009d98:	0a0d6425 	.word	0x0a0d6425
20009d9c:	00000000 	.word	0x00000000
20009da0:	00003a58 	.word	0x00003a58
20009da4:	00003a59 	.word	0x00003a59
20009da8:	74736944 	.word	0x74736944
20009dac:	65636e61 	.word	0x65636e61
20009db0:	0000003a 	.word	0x0000003a
20009db4:	746f6853 	.word	0x746f6853
20009db8:	00003a73 	.word	0x00003a73
20009dbc:	65646f4d 	.word	0x65646f4d
20009dc0:	0000003a 	.word	0x0000003a
20009dc4:	64333025 	.word	0x64333025
20009dc8:	00000000 	.word	0x00000000
20009dcc:	64323025 	.word	0x64323025
20009dd0:	00000000 	.word	0x00000000
20009dd4:	4f545541 	.word	0x4f545541
20009dd8:	00002020 	.word	0x00002020
20009ddc:	4d524f4e 	.word	0x4d524f4e
20009de0:	00004c41 	.word	0x00004c41
20009de4:	70616548 	.word	0x70616548
20009de8:	646e6120 	.word	0x646e6120
20009dec:	61747320 	.word	0x61747320
20009df0:	63206b63 	.word	0x63206b63
20009df4:	696c6c6f 	.word	0x696c6c6f
20009df8:	6e6f6973 	.word	0x6e6f6973
20009dfc:	0000000a 	.word	0x0000000a

20009e00 <g_config_reg_lut>:
20009e00:	40013000 40013004 40013008 4001300c     .0.@.0.@.0.@.0.@
20009e10:	40013010 40013014 40013018 4001301c     .0.@.0.@.0.@.0.@
20009e20:	40013020 40013024 40013028 4001302c      0.@$0.@(0.@,0.@
20009e30:	40013030 40013034 40013038 4001303c     00.@40.@80.@<0.@
20009e40:	40013040 40013044 40013048 4001304c     @0.@D0.@H0.@L0.@
20009e50:	40013050 40013054 40013058 4001305c     P0.@T0.@X0.@\0.@
20009e60:	40013060 40013064 40013068 4001306c     `0.@d0.@h0.@l0.@
20009e70:	40013070 40013074 40013078 4001307c     p0.@t0.@x0.@|0.@

20009e80 <g_gpio_irqn_lut>:
20009e80:	00210020 00230022 00250024 00270026      .!.".#.$.%.&.'.
20009e90:	00290028 002b002a 002d002c 002f002e     (.).*.+.,.-.../.
20009ea0:	00310030 00330032 00350034 00370036     0.1.2.3.4.5.6.7.
20009eb0:	00390038 003b003a 003d003c 003f003e     8.9.:.;.<.=.>.?.

20009ec0 <C.18.2576>:
20009ec0:	00000001 00000002 00000004 00000001     ................

20009ed0 <_global_impure_ptr>:
20009ed0:	2000a170 00000043 0000000a              p.. C.......

20009edc <blanks.3577>:
20009edc:	20202020 20202020 20202020 20202020                     

20009eec <zeroes.3578>:
20009eec:	30303030 30303030 30303030 30303030     0000000000000000
20009efc:	33323130 37363534 42413938 46454443     0123456789ABCDEF
20009f0c:	00000000 00464e49 00666e69 004e414e     ....INF.inf.NAN.
20009f1c:	006e616e 33323130 37363534 62613938     nan.0123456789ab
20009f2c:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
20009f3c:	00000030 69666e49 7974696e 00000000     0...Infinity....
20009f4c:	004e614e                                NaN.

20009f50 <__sf_fake_stdin>:
	...

20009f70 <__sf_fake_stdout>:
	...

20009f90 <__sf_fake_stderr>:
	...

20009fb0 <charset>:
20009fb0:	20009fe8                                ... 

20009fb4 <lconv>:
20009fb4:	20009fe4 20009f0c 20009f0c 20009f0c     ... ... ... ... 
20009fc4:	20009f0c 20009f0c 20009f0c 20009f0c     ... ... ... ... 
20009fd4:	20009f0c 20009f0c ffffffff ffffffff     ... ... ........
20009fe4:	0000002e 2d4f5349 39353838 0000312d     ....ISO-8859-1..
20009ff4:	00000000                                ....

20009ff8 <__mprec_tens>:
20009ff8:	00000000 3ff00000 00000000 40240000     .......?......$@
2000a008:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
2000a018:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
2000a028:	00000000 412e8480 00000000 416312d0     .......A......cA
2000a038:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
2000a048:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
2000a058:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
2000a068:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
2000a078:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
2000a088:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
2000a098:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
2000a0a8:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
2000a0b8:	79d99db4 44ea7843                       ...yCx.D

2000a0c0 <p05.2463>:
2000a0c0:	00000005 00000019 0000007d 00000000     ........}.......

2000a0d0 <__mprec_bigtens>:
2000a0d0:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
2000a0e0:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
2000a0f0:	7f73bf3c 75154fdd                       <.s..O.u

2000a0f8 <__mprec_tinytens>:
2000a0f8:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
2000a108:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
2000a118:	64ac6f43 0ac80628                       Co.d(...

2000a120 <_init>:
2000a120:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000a122:	bf00      	nop
2000a124:	bcf8      	pop	{r3, r4, r5, r6, r7}
2000a126:	bc08      	pop	{r3}
2000a128:	469e      	mov	lr, r3
2000a12a:	4770      	bx	lr

2000a12c <_fini>:
2000a12c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000a12e:	bf00      	nop
2000a130:	bcf8      	pop	{r3, r4, r5, r6, r7}
2000a132:	bc08      	pop	{r3}
2000a134:	469e      	mov	lr, r3
2000a136:	4770      	bx	lr

2000a138 <__frame_dummy_init_array_entry>:
2000a138:	0485 2000                                   ... 

2000a13c <__do_global_dtors_aux_fini_array_entry>:
2000a13c:	0471 2000                                   q.. 
