verilog work  "../../gatelib/Bin2Gray.v"
verilog work  "../../gatelib/ClockSource.v"
verilog work  "../../gatelib/CountAlarm.v"
verilog work  "../../gatelib/CountCompare.v"
verilog work  "../../gatelib/Counter.v"
verilog work  "../../gatelib/DRAM2RAM.v"
verilog work  "../../gatelib/EdgeDetect.v"
verilog work  "../../gatelib/FIFOControl.v"
verilog work  "../../gatelib/FIFORAM.v"
verilog work  "../../gatelib/FIFORegControl.v"
verilog work  "../../gatelib/FIFORegister.v"
verilog work  "../../gatelib/FIFOShiftRound.v"
verilog work  "../../gatelib/FIFOLinear.v"
verilog work  "../../gatelib/Mux.v"
verilog work  "../../gatelib/OneHot2Bin.v"
verilog work  "../../gatelib/ParityGen.v"
verilog work  "../../gatelib/Pipeline.v"
verilog work  "../../gatelib/PulseExpander.v"
verilog work  "../../gatelib/RAM.v"
verilog work  "../../gatelib/Register.v"
verilog work  "../../gatelib/Reverse.v"
verilog work  "../../gatelib/ShiftRegister.v"
verilog work  "../../gatelib/SynthesizedDRAM.v"
verilog work  "../../gatelib/SynthesizedRandDRAM.v"
verilog work  "../../gatelib/UDCounter.v"

verilog work  "../../oram/frontend/DM_Cache.v"
verilog work  "../../oram/frontend/PosMapPLB.v"
verilog work  "../../oram/frontend/UORAMDataPath.v"
verilog work  "../../oram/frontend/UORAMController.v"
verilog work  "../../oram/frontend/Frontend.v"

verilog work  "../../oram/addr/PathGen.v"
verilog work  "../../oram/addr/BktIDGen.v"
verilog work  "../../oram/addr/AddrGenBktHead.v"
verilog work  "../../oram/addr/AddrGen.v"
verilog work  "../../oram/addr/DRAMInitializer.v"

verilog work  "../../oram/encryption/basic/core_ip/rtl/verilog/timescale.v"
verilog work  "../../oram/encryption/basic/core_ip/rtl/verilog/aes_key_expand_128.v"
verilog work  "../../oram/encryption/basic/core_ip/rtl/verilog/aes_rcon.v"
verilog work  "../../oram/encryption/basic/core_ip/rtl/verilog/aes_sbox.v"
verilog work  "../../oram/encryption/basic/core_ip/rtl/verilog/aes_cipher_top.v"
verilog work  "../../oram/encryption/basic/AES_DW.v"
verilog work  "../../oram/encryption/basic/AES_W.v"
verilog work  "../../oram/encryption/basic/PRNG.v"
verilog work  "../../oram/encryption/basic/AESPathORAM.v"

verilog work  "../../oram/encryption/rew/GentrySeedGenerator.v"
verilog work  "../../oram/encryption/rew/ROISeedGenerator.v"
verilog work  "../../oram/encryption/rew/core_ip/tiny_aes/round.v"
verilog work  "../../oram/encryption/rew/core_ip/tiny_aes/table.v"
verilog work  "../../oram/encryption/rew/core_ip/tiny_aes/aes_128.v"
verilog fifo_generator_v11_0  "../../boards/vc707/ip/ClkCross512x128/fifo_generator_v11_0/simulation/fifo_generator_v11_0.v"
verilog work  "../../boards/vc707/ip/ClkCross512x128/sim/ClkCross512x128.v"
verilog work  "../../boards/vc707/ip/ClkCross512x144/sim/ClkCross512x144.v"
verilog work  "../../boards/vc707/ip/ClkCross512x512/sim/ClkCross512x512.v"
verilog work  "../../boards/vc707/ip/aes_clock/aes_clock_clk_wiz.v"
verilog work  "../../boards/vc707/ip/aes_clock/aes_clock.v"
verilog work  "../../oram/encryption/rew/REWAESCore.v"
verilog work  "../../oram/encryption/rew/AESREWORAM.v"

verilog work  "../../oram/stash/StashCore.v"
verilog work  "../../oram/stash/StashScanTable.v"
verilog work  "../../oram/stash/Stash.v"
verilog work  "../../oram/stash/StashTop.v"
verilog work  "../../oram/stash/DRAMToStash.v"
verilog work  "../../oram/stash/StashToDRAM.v"

verilog work  "../../oram/integrity/core_ip/Keccak512/padder1.v"
verilog work  "../../oram/integrity/core_ip/Keccak512/padder.v"
verilog work  "../../oram/integrity/core_ip/Keccak512/f_permutation.v"
verilog work  "../../oram/integrity/core_ip/Keccak512/rconst2in1.v"
verilog work  "../../oram/integrity/core_ip/Keccak512/round2in1.v"
verilog work  "../../oram/integrity/core_ip/Keccak512/keccak.v"
verilog work  "../../oram/integrity/Keccak_WF.v"
verilog work  "../../oram/integrity/IntegrityVerifier.v"

verilog work  "../../oram/backend/REWStatCtr.v"
verilog work  "../../oram/backend/PathORAMBackendCore.v"
verilog work  "../../oram/backend/BackendCoreController.v"
verilog work  "../../oram/backend/PathORAMBackend.v"
#verilog work  "../../oram/backend/CoherenceController.v"
verilog work  "../../oram/TinyORAMCore.v"

verilog work  "../../boards/vc707/ip/F100ClockGen/F100ClockGen_clk_wiz.v"
verilog work  "../../boards/vc707/ip/F100ClockGen/F100ClockGen.v"

verilog work  "../../gatelib/ButtonParse.v"
verilog work  "../../gatelib/UART.v"
verilog work  "../../gatelib/UAReceiver.v"
verilog work  "../../gatelib/UATransmitter.v"
verilog work  "../../gatelib/IORegister.v"
verilog work  "../../gatelib/Debouncer.v"
verilog work  "../../gatelib/DDR3SDRAM_mig7.v"

verilog work  "../../tests/hardware/testORAM/TrafficGen.v"
verilog work  "../../boards/vc707/TinyORAMTop_vc707.v"
verilog work  "../../tests/software/testORAMSystem.v"
verilog work  "./glbl.v"
nosort
