<div class="Box-sc-g0xbh4-0 bJMeLZ js-snippet-clipboard-copy-unpositioned" data-hpc="true"><article class="markdown-body entry-content container-lg" itemprop="text"><a href="https://verilator.org" rel="nofollow"><img src="https://camo.githubusercontent.com/2f754ad502fcc604ed0cafe79ee2c4dbed05fcc148751d9c999aa0612fbb40b4/68747470733a2f2f696d672e736869656c64732e696f2f62616467652f576562736974652d566572696c61746f722e6f72672d3138313731372e737667" data-canonical-src="https://img.shields.io/badge/Website-Verilator.org-181717.svg" style="max-width: 100%;">
</a>
<a href="https://www.gnu.org/licenses/lgpl-3.0" rel="nofollow"><img src="https://camo.githubusercontent.com/bf7fcf920dbc1d8970e38409dc3c1987ee3ced3ad494e540c61561cb5d832786/68747470733a2f2f696d672e736869656c64732e696f2f62616467652f4c6963656e73652d4c47504c25323076332d626c75652e737667" data-canonical-src="https://img.shields.io/badge/License-LGPL%20v3-blue.svg" style="max-width: 100%;">
</a>
<a href="https://opensource.org/licenses/Artistic-2.0" rel="nofollow"><img src="https://camo.githubusercontent.com/46beb0fecef35a7dd000f06f35305a5f3785aba3d13c787d27dbdd1e58e2d342/68747470733a2f2f696d672e736869656c64732e696f2f62616467652f4c6963656e73652d4172746973746963253230322e302d3032393863332e737667" data-canonical-src="https://img.shields.io/badge/License-Artistic%202.0-0298c3.svg" style="max-width: 100%;">
</a>
<a href="https://repology.org/project/verilator/versions" rel="nofollow"><img alt="https://repology.org/badge/tiny-repos/verilator.svg?header=distro%20packages" src="https://camo.githubusercontent.com/08908303b01c37ebea6e03b3fa84c1d21206c4b00d1102b62de2d8930e8da4d8/68747470733a2f2f7265706f6c6f67792e6f72672f62616467652f74696e792d7265706f732f766572696c61746f722e7376673f6865616465723d64697374726f2532307061636b61676573" data-canonical-src="https://repology.org/badge/tiny-repos/verilator.svg?header=distro%20packages" style="max-width: 100%;"></a>
<a href="https://hub.docker.com/r/verilator/verilator" rel="nofollow"><img alt="https://img.shields.io/docker/pulls/verilator/verilator" src="https://camo.githubusercontent.com/78bf0aaa349843cc6f7d7f0bcf4cdd02f815fbc979198a390b79341f666a6893/68747470733a2f2f696d672e736869656c64732e696f2f646f636b65722f70756c6c732f766572696c61746f722f766572696c61746f72" data-canonical-src="https://img.shields.io/docker/pulls/verilator/verilator" style="max-width: 100%;"></a>
<a href="https://www.codacy.com/gh/verilator/verilator" rel="nofollow"><img alt="https://api.codacy.com/project/badge/Grade/fa78caa433c84a4ab9049c43e9debc6f" src="https://camo.githubusercontent.com/5f685536749443035418546b4b466fec24ca5439ca37bc1f0527a2fb0323a2cd/68747470733a2f2f6170692e636f646163792e636f6d2f70726f6a6563742f62616467652f47726164652f6661373863616134333363383461346162393034396334336539646562633666" data-canonical-src="https://api.codacy.com/project/badge/Grade/fa78caa433c84a4ab9049c43e9debc6f" style="max-width: 100%;"></a>
<a href="https://codecov.io/gh/verilator/verilator" rel="nofollow"><img src="https://camo.githubusercontent.com/24f39dafa04e422a978acbdf68029e8704cba2b96840fd103c9e011a3d0a2275/68747470733a2f2f636f6465636f762e696f2f67682f766572696c61746f722f766572696c61746f722f6272616e63682f6d61737465722f67726170682f62616467652e737667" data-canonical-src="https://codecov.io/gh/verilator/verilator/branch/master/graph/badge.svg" style="max-width: 100%;">
</a>
<a href="https://github.com/verilator/verilator/actions?query=workflow%3Abuild"><img src="https://github.com/verilator/verilator/workflows/build/badge.svg" style="max-width: 100%;">
</a>
<a name="user-content-welcome-to-verilator"></a>
<h2 tabindex="-1" dir="auto"><a id="user-content-welcome-to-verilator" class="anchor" aria-hidden="true" tabindex="-1" href="#welcome-to-verilator"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">欢迎来到验证器</font></font></h2>
<table>




<tbody valign="top">
<tr><td><dl>
<dt><strong><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">欢迎使用 Verilator，最快的 Verilog/SystemVerilog 模拟器。</font></font></strong></dt>
<dd><ul dir="auto">
<li><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">接受 Verilog 或 SystemVerilog</font></font></li>
<li><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">执行 lint 代码质量检查</font></font></li>
<li><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">编译为多线程 C++ 或 SystemC</font></font></li>
<li><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">创建 XML 以前端您自己的工具</font></font></li>
</ul>
</dd>
</dl>
</td>
<td><a target="_blank" rel="noopener noreferrer nofollow" href="https://camo.githubusercontent.com/23462d3fed841dbb5b052cac7feceed144dcb8b4a259f35579ca08f2de140ee8/68747470733a2f2f7777772e76657269706f6f6c2e6f72672f696d672f766572696c61746f725f3235365f3230305f6d696e2e706e67"><img alt="标识" src="https://camo.githubusercontent.com/23462d3fed841dbb5b052cac7feceed144dcb8b4a259f35579ca08f2de140ee8/68747470733a2f2f7777772e76657269706f6f6c2e6f72672f696d672f766572696c61746f725f3235365f3230305f6d696e2e706e67" data-canonical-src="https://www.veripool.org/img/verilator_256_200_min.png" style="max-width: 100%;"></a></td>
</tr>
<tr><td><a target="_blank" rel="noopener noreferrer nofollow" href="https://camo.githubusercontent.com/17b88514df8c08660913438056ae3c7fa31641eb6a232a1cb144628b4aeb7910/68747470733a2f2f7777772e76657269706f6f6c2e6f72672f696d672f766572696c61746f725f6d756c746974687265616465645f706572666f726d616e63655f62672d6d696e2e706e67"><img alt="verilator多线程性能" src="https://camo.githubusercontent.com/17b88514df8c08660913438056ae3c7fa31641eb6a232a1cb144628b4aeb7910/68747470733a2f2f7777772e76657269706f6f6c2e6f72672f696d672f766572696c61746f725f6d756c746974687265616465645f706572666f726d616e63655f62672d6d696e2e706e67" data-canonical-src="https://www.veripool.org/img/verilator_multithreaded_performance_bg-min.png" style="max-width: 100%;"></a></td>
<td><dl>
<dt><strong><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">快速地</font></font></strong></dt>
<dd><ul dir="auto">
<li><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">优于许多闭源商业模拟器</font></font></li>
<li><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">单线程和多线程输出模型</font></font></li>
</ul>
</dd>
</dl>
</td>
</tr>
<tr><td><dl>
<dt><strong><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">广泛使用</font></font></strong></dt>
<dd><ul dir="auto">
<li><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">广泛的行业和学术部署</font></font></li>
<li><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">Arm 和 RISC-V 供应商 IP 的开箱即用支持</font></font></li>
</ul>
</dd>
</dl>
</td>
<td><a target="_blank" rel="noopener noreferrer nofollow" href="https://camo.githubusercontent.com/55d61f18ef048b3959af1bb87e8eabf9ce3057a9f615032729cade958ec735a8/68747470733a2f2f7777772e76657269706f6f6c2e6f72672f696d672f766572696c61746f725f75736167655f343030783230302d6d696e2e706e67"><img alt="验证器的使用" src="https://camo.githubusercontent.com/55d61f18ef048b3959af1bb87e8eabf9ce3057a9f615032729cade958ec735a8/68747470733a2f2f7777772e76657269706f6f6c2e6f72672f696d672f766572696c61746f725f75736167655f343030783230302d6d696e2e706e67" data-canonical-src="https://www.veripool.org/img/verilator_usage_400x200-min.png" style="max-width: 100%;"></a></td>
</tr>
<tr><td><a target="_blank" rel="noopener noreferrer nofollow" href="https://camo.githubusercontent.com/0736ad03397131ea4376f5078dae540d9dd666d2194ad235d2d03fb044953c17/68747470733a2f2f7777772e76657269706f6f6c2e6f72672f696d672f766572696c61746f725f636f6d6d756e6974795f343030783132352d6d696e2e706e67"><img alt="验证器社区" src="https://camo.githubusercontent.com/0736ad03397131ea4376f5078dae540d9dd666d2194ad235d2d03fb044953c17/68747470733a2f2f7777772e76657269706f6f6c2e6f72672f696d672f766572696c61746f725f636f6d6d756e6974795f343030783132352d6d696e2e706e67" data-canonical-src="https://www.veripool.org/img/verilator_community_400x125-min.png" style="max-width: 100%;"></a></td>
<td><dl>
<dt><strong><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">社区驱动和开放许可</font></font></strong></dt>
<dd><ul dir="auto">
<li><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">由</font></font><a href="https://chipsalliance.org" rel="nofollow"><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">CHIPS 联盟</font></font></a><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">和</font></font><a href="https://www.linuxfoundation.org" rel="nofollow"><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">Linux 基金会指导</font></font></a></li>
<li><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">开放、自由，就像言论和啤酒一样</font></font></li>
<li><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">为您的验证预算提供更多模拟</font></font></li>
</ul>
</dd>
</dl>
</td>
</tr>
<tr><td><dl>
<dt><strong><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">提供商业支持</font></font></strong></dt>
<dd><ul dir="auto">
<li><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">商业支持合同</font></font></li>
<li><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">设计支持合同</font></font></li>
<li><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">增强合同</font></font></li>
</ul>
</dd>
</dl>
</td>
<td><a target="_blank" rel="noopener noreferrer nofollow" href="https://camo.githubusercontent.com/ca9ddcc3389cdf9dee2cd47388b288bf124fe8a7d83e30dc78a8e154d53a4298/68747470733a2f2f7777772e76657269706f6f6c2e6f72672f696d672f766572696c61746f725f737570706f72745f343030783132352d6d696e2e706e67"><img alt="验证器支持" src="https://camo.githubusercontent.com/ca9ddcc3389cdf9dee2cd47388b288bf124fe8a7d83e30dc78a8e154d53a4298/68747470733a2f2f7777772e76657269706f6f6c2e6f72672f696d672f766572696c61746f725f737570706f72745f343030783132352d6d696e2e706e67" data-canonical-src="https://www.veripool.org/img/verilator_support_400x125-min.png" style="max-width: 100%;"></a></td>
</tr>
</tbody>
</table>
<a name="user-content-what-verilator-does"></a>
<h2 tabindex="-1" dir="auto"><a id="user-content-what-verilator-does" class="anchor" aria-hidden="true" tabindex="-1" href="#what-verilator-does"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">Verilator 的作用</font></font></h2>
<p dir="auto"><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">Verilator 的调用参数类似于 GCC 或 Synopsys 的 VCS。</font><font style="vertical-align: inherit;">它通过读取指定的 Verilog 或 SystemVerilog 代码、执行 lint 检查以及可选地插入断言检查和覆盖分析点来“验证”指定的 Verilog 或 SystemVerilog 代码。</font><font style="vertical-align: inherit;">它输出单线程或多线程 .cpp 和 .h 文件，即“已验证”代码。</font></font></p>
<p dir="auto"><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">然后，这些 Verilated C++/SystemC 文件由 C++ 编译器 (gcc/clang/MSVC++) 进行编译，可选地与用户自己的 C++/SystemC 包装文件一起编译，以实例化 Verilated 模型。</font><font style="vertical-align: inherit;">执行生成的可执行文件即可执行设计模拟。</font><font style="vertical-align: inherit;">Verilator 还支持将 Verilated 生成的库（可选加密）链接到其他模拟器中。</font></font></p>
<p dir="auto"><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">如果您希望用全功能替代闭源 Verilog 模拟器、需要 SDF 注释、混合信号模拟或正在做一个快速课堂项目（我们建议使用
</font></font><a href="https://steveicarus.github.io/iverilog" rel="nofollow"><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">Icarus Verilog</font></font></a><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">进行课堂作业），那么 Verilator 可能不是最佳选择。</font><font style="vertical-align: inherit;">然而，如果您正在寻找将 SystemVerilog 迁移到 C++/SystemC 的途径，或者想要对设计进行高速仿真，那么 Verilator 就是适合您的工具。</font></font></p>
<a name="user-content-performance"></a>
<h2 tabindex="-1" dir="auto"><a id="user-content-performance" class="anchor" aria-hidden="true" tabindex="-1" href="#performance"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">表现</font></font></h2>
<p dir="auto"><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">Verilator 不直接将 Verilog HDL 转换为 C++ 或 SystemC。</font><font style="vertical-align: inherit;">相反，Verilator 将您的代码编译成更快的优化且可选的线程分区模型，该模型又封装在 C++/SystemC 模块内。</font><font style="vertical-align: inherit;">结果是编译后的 Verilog 模型，即使在单线程上执行速度也比独立 SystemC 快 10 倍以上，在单线程上执行速度比解释型 Verilog 模拟器（如</font></font><a href="https://steveicarus.github.io/iverilog" rel="nofollow"><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">Icarus Verilog）</font></font></a><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">快约 100 倍。</font><font style="vertical-align: inherit;">多线程可能会带来另外 2-10 倍的加速（与解释型模拟器相比，总共提高了 200-1000 倍）。</font></font></p>
<p dir="auto"><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">Verilator 通常具有与闭源 Verilog 模拟器（例如 Carbon Design Systems Carbonator、Modelsim/Questa、Cadence Incisive/NC-Verilog、Synopsys VCS、VTOC 和 Pragmatic CVer/CVC）相似或更好的性能。</font><font style="vertical-align: inherit;">但是，Verilator 是开源的，因此您可以将钱花在计算上而不是许可证上。</font><font style="vertical-align: inherit;">因此，Verilator 为您提供最佳的模拟周期/成本。</font></font></p>
<a name="user-content-installation-documentation"></a>
<h2 tabindex="-1" dir="auto"><a id="user-content-installation--documentation" class="anchor" aria-hidden="true" tabindex="-1" href="#installation--documentation"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">安装和文档</font></font></h2>
<p dir="auto"><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">了解更多信息：</font></font></p>
<ul dir="auto">
<li><a href="https://verilator.org/install" rel="nofollow"><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">Verilator安装和包目录结构</font></font></a></li>
<li><a href="https://verilator.org/verilator_doc.html" rel="nofollow"><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">Verilator 手册 (HTML)</font></font></a><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">或</font></font><a href="https://verilator.org/verilator_doc.pdf" rel="nofollow"><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">Verilator 手册 (PDF)</font></font></a></li>
<li><a href="https://github.com/verilator/verilator-announce"><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">订阅 Verilator 公告</font></font></a></li>
<li><a href="https://verilator.org/forum" rel="nofollow"><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">验证器论坛</font></font></a></li>
<li><a href="https://verilator.org/issues" rel="nofollow"><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">验证器问题</font></font></a></li>
</ul>
<a name="user-content-support"></a>
<h2 tabindex="-1" dir="auto"><a id="user-content-support" class="anchor" aria-hidden="true" tabindex="-1" href="#support"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">支持</font></font></h2>
<p dir="auto"><font style="vertical-align: inherit;"><a href="https://www.linuxfoundation.org" rel="nofollow"><font style="vertical-align: inherit;">Verilator 是一个社区项目，由Linux 基金会</font></a><font style="vertical-align: inherit;">下的
</font></font><a href="https://chipsalliance.org" rel="nofollow"><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">CHIPS 联盟</font></font></a><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">指导</font><font style="vertical-align: inherit;">。</font></font><a href="https://www.linuxfoundation.org" rel="nofollow"><font style="vertical-align: inherit;"></font></a><font style="vertical-align: inherit;"></font></p>
<p dir="auto"><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">我们感谢并欢迎您以任何形式做出贡献；</font><font style="vertical-align: inherit;">请参阅
</font></font><a href="https://github.com/verilator/verilator/blob/master/docs/CONTRIBUTING.rst"><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">向 Verilator 做出贡献</font></font></a><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">。</font><font style="vertical-align: inherit;">感谢我们的</font></font><a href="https://verilator.org/guide/latest/contributors.html" rel="nofollow"><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">贡献者和赞助商</font></font></a><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">。</font></font></p>
<p dir="auto"><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">Verilator还支持和鼓励商业支持模式和组织；</font><font style="vertical-align: inherit;">请参阅</font></font><a href="https://verilator.org/verilator_commercial_support" rel="nofollow"><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">Verilator 商业支持</font></font></a><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">。</font></font></p>
<a name="user-content-related-projects"></a>
<h2 tabindex="-1" dir="auto"><a id="user-content-related-projects" class="anchor" aria-hidden="true" tabindex="-1" href="#related-projects"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">相关项目</font></font></h2>
<ul dir="auto">
<li><a href="http://gtkwave.sourceforge.net/" rel="nofollow"><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">GTKwave</font></font></a><font style="vertical-align: inherit;"><font style="vertical-align: inherit;"> - Verilator 轨迹的波形查看器。</font></font></li>
<li><a href="https://steveicarus.github.io/iverilog" rel="nofollow"><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">Icarus Verilog</font></font></a><font style="vertical-align: inherit;"><font style="vertical-align: inherit;"> - Icarus 是一个功能齐全的解释型 Verilog 模拟器。</font><font style="vertical-align: inherit;">如果 Verilator 不能支持您的需求，也许 Icarus 可以。</font></font></li>
</ul>
<a name="user-content-open-license"></a>
<h2 tabindex="-1" dir="auto"><a id="user-content-open-license" class="anchor" aria-hidden="true" tabindex="-1" href="#open-license"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">开放许可证</font></font></h2>
<p dir="auto"><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">Verilator 版权所有 2003-2024，归 Wilson Snyder 所有。</font><font style="vertical-align: inherit;">（向
</font></font><a href="https://verilator.org/issues" rel="nofollow"><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">Verilator Issues</font></font></a><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">报告错误。）</font></font></p>
<p dir="auto"><font style="vertical-align: inherit;"><font style="vertical-align: inherit;">Verilator 是免费软件；</font><font style="vertical-align: inherit;">您可以根据 GNU Lesser General Public License Version 3 或 Perl Artistic License Version 2.0 的条款重新分发和/或修改它。</font><font style="vertical-align: inherit;">请参阅文档了解更多详细信息。</font></font></p>

</article></div>
