@W: MT529 :"c:\users\pc\documents\1. ktu\1. ktu\2 semestras\2. slp\(4lab)isskirstyta del symplify ir techninio\3lab plis\impl1\pliss.vhd":138:3:138:5|Found inferred clock PLISS|C which controls 5 sequential elements including I16. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
