// Generated by CIRCT 42e53322a
module bsg_nor3_width_p4_harden_p1(	// /tmp/tmp.amnjc1vRRn/11273_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_nor3_width_p4_harden_p1.cleaned.mlir:2:3
  input  [3:0] a_i,	// /tmp/tmp.amnjc1vRRn/11273_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_nor3_width_p4_harden_p1.cleaned.mlir:2:45
               b_i,	// /tmp/tmp.amnjc1vRRn/11273_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_nor3_width_p4_harden_p1.cleaned.mlir:2:59
               c_i,	// /tmp/tmp.amnjc1vRRn/11273_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_nor3_width_p4_harden_p1.cleaned.mlir:2:73
  output [3:0] o	// /tmp/tmp.amnjc1vRRn/11273_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_nor3_width_p4_harden_p1.cleaned.mlir:2:88
);

  assign o = ~(a_i | b_i | c_i);	// /tmp/tmp.amnjc1vRRn/11273_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_nor3_width_p4_harden_p1.cleaned.mlir:4:10, :5:10, :6:5
endmodule

