{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634486713737 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634486713737 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 17 18:05:13 2021 " "Processing started: Sun Oct 17 18:05:13 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634486713737 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634486713737 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CalculFreq -c CalculFreq " "Command: quartus_map --read_settings_files=on --write_settings_files=off CalculFreq -c CalculFreq" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634486713737 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1634486713986 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1634486713986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculfreq.v 1 1 " "Found 1 design units, including 1 entities, in source file calculfreq.v" { { "Info" "ISGN_ENTITY_NAME" "1 CalculFreq " "Found entity 1: CalculFreq" {  } { { "CalculFreq.v" "" { Text "C:/Quartus_work/FreqMetre/CalculFreq/CalculFreq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634486718976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634486718976 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CalculFreq " "Elaborating entity \"CalculFreq\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1634486719037 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 CalculFreq.v(12) " "Verilog HDL assignment warning at CalculFreq.v(12): truncated value with size 32 to match size of target (22)" {  } { { "CalculFreq.v" "" { Text "C:/Quartus_work/FreqMetre/CalculFreq/CalculFreq.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634486719037 "|CalculFreq"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "CalculFreq.v" "Div0" { Text "C:/Quartus_work/FreqMetre/CalculFreq/CalculFreq.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1634486719157 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1634486719157 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "CalculFreq.v" "" { Text "C:/Quartus_work/FreqMetre/CalculFreq/CalculFreq.v" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634486719185 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 26 " "Parameter \"LPM_WIDTHN\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634486719185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 22 " "Parameter \"LPM_WIDTHD\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634486719185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634486719185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1634486719185 ""}  } { { "CalculFreq.v" "" { Text "C:/Quartus_work/FreqMetre/CalculFreq/CalculFreq.v" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1634486719185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lkm " "Found entity 1: lpm_divide_lkm" {  } { { "db/lpm_divide_lkm.tdf" "" { Text "C:/Quartus_work/FreqMetre/CalculFreq/db/lpm_divide_lkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634486719220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634486719220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "C:/Quartus_work/FreqMetre/CalculFreq/db/sign_div_unsign_dnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634486719228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634486719228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_baf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_baf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_baf " "Found entity 1: alt_u_div_baf" {  } { { "db/alt_u_div_baf.tdf" "" { Text "C:/Quartus_work/FreqMetre/CalculFreq/db/alt_u_div_baf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634486719263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634486719263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Quartus_work/FreqMetre/CalculFreq/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634486719310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634486719310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Quartus_work/FreqMetre/CalculFreq/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634486719347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634486719347 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1634486719946 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_baf:divider\|add_sub_2_result_int\[0\]~6 " "Logic cell \"lpm_divide:Div0\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_baf:divider\|add_sub_2_result_int\[0\]~6\"" {  } { { "db/alt_u_div_baf.tdf" "add_sub_2_result_int\[0\]~6" { Text "C:/Quartus_work/FreqMetre/CalculFreq/db/alt_u_div_baf.tdf" 87 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1634486720498 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_baf:divider\|add_sub_3_result_int\[0\]~8 " "Logic cell \"lpm_divide:Div0\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_baf:divider\|add_sub_3_result_int\[0\]~8\"" {  } { { "db/alt_u_div_baf.tdf" "add_sub_3_result_int\[0\]~8" { Text "C:/Quartus_work/FreqMetre/CalculFreq/db/alt_u_div_baf.tdf" 122 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1634486720498 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_baf:divider\|add_sub_4_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div0\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_baf:divider\|add_sub_4_result_int\[0\]~10\"" {  } { { "db/alt_u_div_baf.tdf" "add_sub_4_result_int\[0\]~10" { Text "C:/Quartus_work/FreqMetre/CalculFreq/db/alt_u_div_baf.tdf" 127 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1634486720498 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_baf:divider\|add_sub_5_result_int\[0\]~12 " "Logic cell \"lpm_divide:Div0\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_baf:divider\|add_sub_5_result_int\[0\]~12\"" {  } { { "db/alt_u_div_baf.tdf" "add_sub_5_result_int\[0\]~12" { Text "C:/Quartus_work/FreqMetre/CalculFreq/db/alt_u_div_baf.tdf" 132 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1634486720498 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_baf:divider\|add_sub_6_result_int\[0\]~14 " "Logic cell \"lpm_divide:Div0\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_baf:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_baf.tdf" "add_sub_6_result_int\[0\]~14" { Text "C:/Quartus_work/FreqMetre/CalculFreq/db/alt_u_div_baf.tdf" 137 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1634486720498 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_baf:divider\|add_sub_8_result_int\[0\]~18 " "Logic cell \"lpm_divide:Div0\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_baf:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_baf.tdf" "add_sub_8_result_int\[0\]~18" { Text "C:/Quartus_work/FreqMetre/CalculFreq/db/alt_u_div_baf.tdf" 147 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1634486720498 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_baf:divider\|add_sub_10_result_int\[0\]~22 " "Logic cell \"lpm_divide:Div0\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_baf:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_baf.tdf" "add_sub_10_result_int\[0\]~22" { Text "C:/Quartus_work/FreqMetre/CalculFreq/db/alt_u_div_baf.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1634486720498 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_baf:divider\|add_sub_11_result_int\[0\]~24 " "Logic cell \"lpm_divide:Div0\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_baf:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_baf.tdf" "add_sub_11_result_int\[0\]~24" { Text "C:/Quartus_work/FreqMetre/CalculFreq/db/alt_u_div_baf.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1634486720498 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_baf:divider\|add_sub_12_result_int\[0\]~26 " "Logic cell \"lpm_divide:Div0\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_baf:divider\|add_sub_12_result_int\[0\]~26\"" {  } { { "db/alt_u_div_baf.tdf" "add_sub_12_result_int\[0\]~26" { Text "C:/Quartus_work/FreqMetre/CalculFreq/db/alt_u_div_baf.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1634486720498 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_baf:divider\|add_sub_13_result_int\[0\]~28 " "Logic cell \"lpm_divide:Div0\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_baf:divider\|add_sub_13_result_int\[0\]~28\"" {  } { { "db/alt_u_div_baf.tdf" "add_sub_13_result_int\[0\]~28" { Text "C:/Quartus_work/FreqMetre/CalculFreq/db/alt_u_div_baf.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1634486720498 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_baf:divider\|add_sub_18_result_int\[0\]~38 " "Logic cell \"lpm_divide:Div0\|lpm_divide_lkm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_baf:divider\|add_sub_18_result_int\[0\]~38\"" {  } { { "db/alt_u_div_baf.tdf" "add_sub_18_result_int\[0\]~38" { Text "C:/Quartus_work/FreqMetre/CalculFreq/db/alt_u_div_baf.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1634486720498 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1634486720498 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1634486720587 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634486720587 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "766 " "Implemented 766 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1634486720628 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1634486720628 ""} { "Info" "ICUT_CUT_TM_LCELLS" "722 " "Implemented 722 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1634486720628 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1634486720628 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634486720637 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 17 18:05:20 2021 " "Processing ended: Sun Oct 17 18:05:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634486720637 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634486720637 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634486720637 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1634486720637 ""}
