(* ====================================================================== *)
(* VirtioQueue.v -- the KEYED driver-side queue protocol, pure layer.      *)
(*                                                                         *)
(* VirtioModel section 7 states the device-thread obligation FLAT: a set   *)
(* [S] of reachable ring positions over one pinned control map [ctl].      *)
(* That form is what the device thread consumes, but the DRIVER needs to   *)
(* manipulate the obligation per-request: publish a new slot, watch the    *)
(* device complete the oldest one, and RECLAIM a completed slot's bytes    *)
(* (shrinking the lease).  This file is the keyed presentation:            *)
(*                                                                         *)
(*   - requests are keyed by their NAT sequence number [p] (the p-th       *)
(*     request ever published); [wrap16] bridges to the 16-bit ring        *)
(*     counters, and every 16-bit fact is recovered from the separation    *)
(*     fact that positions in the window pin DISTINCT avail-ring entries,  *)
(*     never from modular window arithmetic;                               *)
(*   - a slot's [pin] (the sub-map of the lease the device only reads)     *)
(*     DETERMINES its request ([slot_pin_ok]), including -- for a write     *)
(*     request -- the payload, so every device transaction at that slot is *)
(*     a computable function ([vslot_write]; [vproto_write_det]);          *)
(*   - [vproto_ok] is the whole keyed obligation; [vproto_flat] derives    *)
(*     VirtioModel's [virtio_queue_ok] from it, so the PROVEN device-side  *)
(*     lemmas (not-stalled, step) keep working unchanged;                  *)
(*   - [vproto_ok_publish] / [vproto_step_det] / [vproto_ok_reclaim] are   *)
(*     the three surgeries the Iris layer (VirtioProto.v) performs.        *)
(*                                                                         *)
(* SECTOR-ATOMIC DISK + THE VOLATILE WRITE CACHE                          *)
(* (claude-notes/completed/sector-atomic-disk.md;                          *)
(*  claude-notes/projects/async-disk.md).  An OUT request's data is        *)
(* CAPTURED into the device's own cache in one step                        *)
(* ([VirtioModel.virtio_capture_step]) and then DRAINS to the durable      *)
(* image one 512-byte sector at a time, in any order                       *)
(* ([VirtioModel.virtio_drain_step]); the completion moves NO disk byte at *)
(* all ([VirtioModel.virtio_complete]).  With the cache DECLINED (xv6      *)
(* clears FLUSH, so                                                        *)
(* [VirtioModel.virtio_wce] is false) the drains all precede the           *)
(* completion, which is the writethrough discipline this file's [vs_todo]  *)
(* counts down.  Two consequences live in this file:                       *)
(*                                                                         *)
(*   - [vslot] carries ONE crash-permit key, [vs_perm] (the ruling of      *)
(*     sector-atomic-disk.md §6e).  The request's obligation is a SINGLE   *)
(*     sequential permit ([RiscvPtsto.disk_seq_permit]) that unfolds one   *)
(*     sector at a time; the channel entry stays at that one key and is    *)
(*     RE-INDEXED at each landing, from the sectors still to land          *)
(*     ([vs_todo] below) down to the empty set, whose leaf is the          *)
(*     completion's identity permit delivering the client's receipt.  A    *)
(*     READ has no sectors, so its entry is at the leaf from the start --  *)
(*     which is what keeps the completion arm DIRECTION-AGNOSTIC.          *)
(*                                                                         *)
(*   - [vs_torn] is the block's content mid-flight: the payload's bytes in *)
(*     the sectors that have landed, the old ones elsewhere.  A crash      *)
(*     between two landings leaves exactly that on the disk.               *)
(*                                                                         *)
(* Design rationale: claude-notes/design/virtio-driver.md.                 *)
(* ====================================================================== *)

From stdpp Require Import gmap.
From Stdlib Require Import FunctionalExtensionality.
From stdpp Require Import bitvector.definitions.

Require Import SailStdpp.Operators_mwords.
Require Import Riscv.rv64d_types.
Require Import RiscvModelBytes.
Require Import VirtioModel.
(* The [set_solver] override.  EXPORT, not Import: this import is         *)
(* deliberately "dead" -- the file compiles without it, just far slower --  *)
(* and the nightly dead-import sweep skips [Require Export] lines.         *)
(* It has to be HERE rather than inherited: [Require Export] only          *)
(* propagates through an unbroken chain of Exports, and this tree's        *)
(* intermediate files use [Require Import], so nothing downstream inherits *)
(* it.  See FastSetSolver.v.                                              *)
Require Export FastSetSolver.
(* EXPORT, so that every existing consumer of [vslot] still reads it
   through its own [Require Import VirtioQueue]; the record itself is
   one file lower so that Xv6Cameras.v need not import this one. *)
Require Export VSlot.

Local Open Scope Z_scope.

(* ---------------------------------------------------------------------- *)
(* -1. Byte-map helpers.                                                   *)
(*                                                                         *)
(*     RiscvModelBytes states [read_bytes] one way only (a successful read  *)
(*     pins the bytes); the queue protocol needs the CONTENT-level facts    *)
(*     too -- how to build a read, how a read frames along a sub-map, and   *)
(*     what a [write_bytes]/[write_byte_list] touches.  They are stated     *)
(*     over an arbitrary byte map, so any other DMA-shaped proof can reuse  *)
(*     them.                                                               *)
(* ---------------------------------------------------------------------- *)

(* -- a tiny disjointness toolkit.  [set_solver] must NOT be used on goals   *)
(*    mentioning [used_page_pas] / [pa_range] at a LITERAL size: it unfolds   *)
(*    [list_to_set] over a 4096-element list and does not come back.  These   *)
(*    lemmas are over abstract sets, so every such step is one [apply].       *)

Section gset_tools.
  Context {A : Type} `{Countable A}.

  Lemma gset_disj_mono (X X' Y Y' : gset A) :
    X ⊆ X' -> Y ⊆ Y' -> X' ## Y' -> X ## Y.
  Proof using .
    intros HX HY Hd. apply elem_of_disjoint. intros a Ha Hb.
    exact (proj1 (elem_of_disjoint _ _) Hd a (HX a Ha) (HY a Hb)).
  Qed.

  Lemma gset_disj_sub_l (X X' Y : gset A) : X ⊆ X' -> X' ## Y -> X ## Y.
  Proof using . intro HX. apply gset_disj_mono; [exact HX | reflexivity]. Qed.

  Lemma gset_disj_sub_r (X Y Y' : gset A) : Y ⊆ Y' -> X ## Y' -> X ## Y.
  Proof using . intro HY. apply gset_disj_mono; [reflexivity | exact HY]. Qed.

  Lemma gset_disj_sym (X Y : gset A) : X ## Y -> Y ## X.
  Proof using .
    intro Hd. apply elem_of_disjoint. intros a Ha Hb.
    exact (proj1 (elem_of_disjoint _ _) Hd a Hb Ha).
  Qed.

  Lemma gset_disj_union_l (X Y Z : gset A) : X ## Z -> Y ## Z -> (X ∪ Y) ## Z.
  Proof using .
    intros H1 H2. apply elem_of_disjoint. intros a Ha Hb.
    apply elem_of_union in Ha as [Ha|Ha].
    - exact (proj1 (elem_of_disjoint _ _) H1 a Ha Hb).
    - exact (proj1 (elem_of_disjoint _ _) H2 a Ha Hb).
  Qed.

  Lemma gset_disj_union_r (X Y Z : gset A) : X ## Y -> X ## Z -> X ## (Y ∪ Z).
  Proof using .
    intros H1 H2. apply gset_disj_sym, gset_disj_union_l; apply gset_disj_sym;
      [exact H1 | exact H2].
  Qed.

  Lemma gset_eq_of_elem (X Y : gset A) : (forall x, x ∈ X <-> x ∈ Y) -> X = Y.
  Proof using . intro Hx. apply set_eq_subseteq. split; intros x Hin; apply Hx; exact Hin. Qed.

  Lemma gset_union_assoc (X Y Z : gset A) : X ∪ (Y ∪ Z) = (X ∪ Y) ∪ Z.
  Proof using . apply gset_eq_of_elem. intro x. rewrite !elem_of_union. tauto. Qed.

  (* pulling one element out of the left summand (used by the step's domain
     bookkeeping; [set_solver] cannot do this one here) *)
  Lemma gset_union_split (X Y : gset A) (a : A) :
    a ∈ X -> X ∪ Y = (X ∖ {[a]}) ∪ ({[a]} ∪ Y).
  Proof using .
    intro Ha. apply set_eq_subseteq. split; intros x Hx.
    - apply elem_of_union in Hx as [Hx|Hx].
      + destruct (decide (x = a)) as [->|Hne].
        * apply elem_of_union_r, elem_of_union_l, elem_of_singleton. reflexivity.
        * apply elem_of_union_l, elem_of_difference. split; [exact Hx|].
          intro Hc. apply elem_of_singleton in Hc. exact (Hne Hc).
      + apply elem_of_union_r, elem_of_union_r. exact Hx.
    - apply elem_of_union in Hx as [Hx|Hx].
      + apply elem_of_difference in Hx as [Hx _]. apply elem_of_union_l. exact Hx.
      + apply elem_of_union in Hx as [Hx|Hx].
        * apply elem_of_singleton in Hx. subst x. apply elem_of_union_l. exact Ha.
        * apply elem_of_union_r. exact Hx.
  Qed.

  Lemma gset_diff_union_notin (X Y : gset A) (a : A) :
    a ∉ X -> (X ∪ Y) ∖ {[a]} = X ∪ (Y ∖ {[a]}).
  Proof using .
    intro Ha. apply gset_eq_of_elem. intro x.
    rewrite elem_of_difference, !elem_of_union, elem_of_difference,
            elem_of_singleton.
    split.
    - intros [[H1|H1] Hne]; [ left; exact H1 | right; split; [exact H1|exact Hne] ].
    - intros [H1|[H1 Hne]].
      + split; [ left; exact H1 | ]. intros ->. exact (Ha H1).
      + split; [ right; exact H1 | exact Hne ].
  Qed.

  Lemma gset_sub_diff (X D Y : gset A) : X ⊆ D -> X ## Y -> X ⊆ D ∖ Y.
  Proof using .
    intros HD Hd a Ha. apply elem_of_difference. split; [exact (HD a Ha)|].
    intro Hb. exact (proj1 (elem_of_disjoint _ _) Hd a Ha Hb).
  Qed.
End gset_tools.

(* -- [pa_add] is 64-bit WRAPPING addition; every distinctness fact about   *)
(*    small offsets from a common base goes through [pa_add_inj].           *)

Lemma vq_add_vec_unsigned (x y : SailStdpp.Values.mword 64) :
  bv_unsigned (add_vec x y) = bv_wrap 64 (bv_unsigned x + bv_unsigned y).
Proof.
  unfold add_vec, Operators_mwords.word_binop,
    MachineWord.MachineWord.add.
  rewrite bv_add_unsigned. reflexivity.
Qed.

Lemma vq_moi_unsigned (k : Z) :
  bv_unsigned (SailStdpp.Values.mword_of_int k : SailStdpp.Values.mword 64)
  = bv_wrap 64 k.
Proof.
  unfold SailStdpp.Values.mword_of_int, MachineWord.MachineWord.Z_to_word.
  rewrite Z_to_bv_unsigned. reflexivity.
Qed.

(* NB the [: mword 64] ascription: [pa_add] lands in [Arch.pa], whose width is
   an unreduced [Z_idx] match, and [bv_unsigned] would elaborate at THAT width
   (the two print identically and then fail to rewrite). *)
Lemma pa_add_unsigned (a : Arch.pa) (j : nat) :
  bv_unsigned (pa_add a j : SailStdpp.Values.mword 64)
  = bv_wrap 64 (bv_unsigned (a : SailStdpp.Values.mword 64) + Z.of_nat j).
Proof.
  unfold pa_add, add_vec_int.
  rewrite vq_add_vec_unsigned, vq_moi_unsigned, bv_wrap_add_idemp_r. reflexivity.
Qed.

Lemma vq_mod64 : bv_modulus 64 = 18446744073709551616.
Proof. vm_compute. reflexivity. Qed.

(* the two directions of address equality, both stated at the REDUCED width so
   that [pa_add_unsigned] actually rewrites in them *)
Lemma pa_eq_of_unsigned (x y : Arch.pa) :
  bv_unsigned (x : SailStdpp.Values.mword 64)
  = bv_unsigned (y : SailStdpp.Values.mword 64) -> x = y.
Proof. intro H. apply bv_eq. exact H. Qed.

Lemma pa_unsigned_of_eq (x y : Arch.pa) :
  x = y ->
  bv_unsigned (x : SailStdpp.Values.mword 64)
  = bv_unsigned (y : SailStdpp.Values.mword 64).
Proof. intros ->. reflexivity. Qed.

(* the cancellation, as plain-Z arithmetic (lia is reliable only here) *)
Lemma vq_wrap_cancel (u i j : Z) :
  0 <= i < 18446744073709551616 -> 0 <= j < 18446744073709551616 ->
  (u + i) `mod` 18446744073709551616 = (u + j) `mod` 18446744073709551616 ->
  i = j.
Proof.
  intros Hi Hj Heq.
  assert (Hd : (i - j) `mod` 18446744073709551616 = 0).
  { replace (i - j) with ((u + i) - (u + j)) by lia.
    rewrite Zminus_mod, Heq, Z.sub_diag. reflexivity. }
  apply Z.mod_divide in Hd; [| lia ].
  destruct Hd as [k Hk]. nia.
Qed.

Lemma pa_add_inj (a : Arch.pa) (i j : nat) :
  Z.of_nat i < 18446744073709551616 -> Z.of_nat j < 18446744073709551616 ->
  pa_add a i = pa_add a j -> i = j.
Proof.
  intros Hi Hj Heq.
  apply pa_unsigned_of_eq in Heq.
  rewrite !pa_add_unsigned in Heq. unfold bv_wrap in Heq. rewrite vq_mod64 in Heq.
  assert (Hz : Z.of_nat i = Z.of_nat j)
    by (apply (vq_wrap_cancel (bv_unsigned (a : SailStdpp.Values.mword 64)));
        [ lia | lia | exact Heq ]).
  lia.
Qed.

Lemma pa_add_zero (a : Arch.pa) : pa_add a 0%nat = a.
Proof.
  apply pa_eq_of_unsigned. rewrite (pa_add_unsigned a 0).
  change (Z.of_nat 0) with 0. rewrite Z.add_0_r. apply bv_wrap_bv_unsigned.
Qed.

Lemma pa_add_add (a : Arch.pa) (i j : nat) :
  pa_add (pa_add a i) j = pa_add a (i + j).
Proof.
  apply pa_eq_of_unsigned. rewrite !pa_add_unsigned, bv_wrap_add_idemp_l.
  f_equal. lia.
Qed.

Lemma pa_off_add (a : Arch.pa) (z : Z) (j : nat) :
  pa_add (pa_off a z) j = pa_add a (Z.to_nat z + j).
Proof. unfold pa_off. apply pa_add_add. Qed.

Lemma pa_off_off (a : Arch.pa) (z1 z2 : Z) :
  0 <= z1 -> 0 <= z2 -> pa_off (pa_off a z1) z2 = pa_off a (z1 + z2).
Proof. intros H1 H2. unfold pa_off. rewrite pa_add_add. f_equal. lia. Qed.

(* -- domains of the byte-writing primitives -- *)

Lemma foldr_ins_dom {A : Type} (f : A -> Arch.pa) (g : A -> bv 8) (l : list A)
    (mm : gmap Arch.pa (bv 8)) :
  dom (foldr (fun x acc => <[ f x := g x ]> acc) mm l)
  = list_to_set (f <$> l) ∪ dom mm.
Proof.
  induction l as [|x l IH].
  - cbn [foldr fmap list_fmap list_to_set]. set_solver.
  - cbn [foldr fmap list_fmap list_to_set].
    rewrite dom_insert_L. rewrite IH. set_solver.
Qed.

Lemma foldr_ins_dom_sub {A : Type} (f : A -> Arch.pa) (g : A -> bv 8) (l : list A)
    (mm : gmap Arch.pa (bv 8)) (X : gset Arch.pa) :
  dom mm ⊆ X -> (forall x, x ∈ l -> f x ∈ X) ->
  dom (foldr (fun x acc => <[ f x := g x ]> acc) mm l) ⊆ X.
Proof.
  intros Hm Hl. rewrite (foldr_ins_dom f g l mm). apply union_least; [|exact Hm].
  intros y Hy. apply elem_of_list_to_set, list_elem_of_fmap in Hy as (x & -> & Hx).
  exact (Hl x Hx).
Qed.

Lemma write_byte_list_dom_sub (mm : gmap Arch.pa (bv 8)) (pa : Arch.pa)
    (bs : list (bv 8)) (X : gset Arch.pa) :
  dom mm ⊆ X -> (forall j : nat, (j < length bs)%nat -> pa_add pa j ∈ X) ->
  dom (write_byte_list mm pa bs) ⊆ X.
Proof.
  intros Hm Hj. unfold write_byte_list.
  apply (foldr_ins_dom_sub (fun jb => pa_add pa (fst jb)) snd); [exact Hm|].
  intros x Hx. apply list_elem_of_lookup in Hx as (i & Hi).
  rewrite list_lookup_imap in Hi.
  destruct (bs !! i) as [b|] eqn:Hb; [| discriminate ].
  cbn in Hi. injection Hi as <-. cbn [fst].
  apply Hj. apply lookup_lt_Some in Hb. exact Hb.
Qed.

(* -- reads: monotone in the map, build one from its bytes -- *)

(* [RiscvModelBytes.nth_byte_assemble_len], restated locally: the assembled
   word of a byte list reproduces those bytes at any width wide enough. *)
Lemma vq_nth_byte_assemble (m : N) (bs : list (bv 8)) (j : nat) :
  8 * Z.of_nat (length bs) <= Z.of_N m -> (j < length bs)%nat ->
  nth_byte (Z_to_bv m (assemble_bytes bs) : bv m) j = bs !!! j.
Proof.
  intros Hlen Hj. apply bv_eq. rewrite nth_byte_unsigned, Z_to_bv_unsigned.
  pose proof (assemble_bytes_bound bs) as [Hlo Hhi].
  assert (Hws : bv_wrap m (assemble_bytes bs) = assemble_bytes bs).
  { apply bv_wrap_small. unfold bv_modulus. split; [lia|].
    eapply Z.lt_le_trans; [exact Hhi|]. apply Z.pow_le_mono_r; lia. }
  rewrite Hws.
  assert (Hab : (assemble_bytes bs ≫ Z.of_nat (8 * j)) `mod` 2 ^ 8
                = bv_unsigned (bs !!! j)) by (apply assemble_bytes_byte; lia).
  rewrite <- Hab. f_equal. f_equal. lia.
Qed.

Lemma mapM_lookup_mono (m1 m2 : gmap Arch.pa (bv 8)) (f : nat -> Arch.pa)
    (l : list nat) (bs : list (bv 8)) :
  m1 ⊆ m2 ->
  mapM (fun j : nat => m1 !! f j) l = Some bs ->
  mapM (fun j : nat => m2 !! f j) l = Some bs.
Proof.
  intros Hs Hm. apply mapM_Some. apply mapM_Some in Hm.
  eapply Forall2_impl; [| exact Hm ].
  intros x y Hxy. exact (lookup_weaken _ _ _ _ Hxy Hs).
Qed.

Lemma read_bytes_mono (m1 m2 : gmap Arch.pa (bv 8)) (pa : Arch.pa) (n : N)
    (w : bv (8 * n)) :
  m1 ⊆ m2 -> read_bytes m1 pa n = Some w -> read_bytes m2 pa n = Some w.
Proof.
  intros Hs. unfold read_bytes.
  destruct (mapM (fun j : nat => m1 !! pa_add pa j) (seq 0 (N.to_nat n)))
    as [bs|] eqn:Hm; [|discriminate].
  rewrite (mapM_lookup_mono m1 m2 (pa_add pa) _ bs Hs Hm). exact id.
Qed.

Lemma read_byte_list_mono (m1 m2 : gmap Arch.pa (bv 8)) (pa : Arch.pa) (n : nat)
    (bs : list (bv 8)) :
  m1 ⊆ m2 -> read_byte_list m1 pa n = Some bs -> read_byte_list m2 pa n = Some bs.
Proof. intro Hs. unfold read_byte_list. apply mapM_lookup_mono. exact Hs. Qed.

Lemma read_bytes_of_list (mm : gmap Arch.pa (bv 8)) (pa : Arch.pa) (n : N)
    (v : bv (8 * n)) :
  (forall j : nat, (N.of_nat j < n)%N -> mm !! pa_add pa j = Some (nth_byte v j)) ->
  read_bytes mm pa n = Some v.
Proof.
  intros Hb.
  set (bs := (fun j : nat => nth_byte v j) <$> seq 0 (N.to_nat n)).
  assert (Hlen : length bs = N.to_nat n)
    by (subst bs; rewrite length_fmap, length_seq; reflexivity).
  assert (Hm : mapM (fun j : nat => mm !! pa_add pa j) (seq 0 (N.to_nat n)) = Some bs).
  { apply mapM_Some. subst bs. apply Forall2_fmap_r.
    apply Forall_Forall2_diag, Forall_forall. intros j Hj.
    apply list_elem_of_In, elem_of_seq in Hj. apply Hb. lia. }
  unfold read_bytes. rewrite Hm. f_equal.
  apply bv_eq_of_bytes. intros j Hj.
  assert (Hjl : (j < length bs)%nat) by lia.
  assert (Hb1 : 8 * Z.of_nat (length bs) <= Z.of_N (8 * n)).
  { rewrite Hlen, N2Z.inj_mul. lia. }
  rewrite (vq_nth_byte_assemble (8 * n) bs j Hb1 Hjl).
  assert (Hlk : bs !! j = Some (nth_byte v j)).
  { subst bs. rewrite list_lookup_fmap, lookup_seq_lt by lia. reflexivity. }
  apply list_lookup_total_correct. exact Hlk.
Qed.

(* -- read-after-write, at the same address and width -- *)

Lemma wb_gen_lookup {w : N} (mm : gmap Arch.pa (bv 8)) (pa : Arch.pa) (v : bv w)
    (l : list nat) (j : nat) :
  (forall i : nat, i ∈ l -> Z.of_nat i < 18446744073709551616) ->
  Z.of_nat j < 18446744073709551616 -> j ∈ l ->
  foldr (fun i acc => <[ pa_add pa i := nth_byte v i ]> acc) mm l !! pa_add pa j
  = Some (nth_byte v j).
Proof.
  induction l as [|i l IH]; intros Hb Hj Hin.
  { exfalso. exact (not_elem_of_nil j Hin). }
  simpl. destruct (decide (i = j)) as [->|Hne].
  - apply lookup_insert_eq.
  - rewrite lookup_insert_ne.
    + apply IH.
      * intros k Hk. apply Hb, list_elem_of_further, Hk.
      * exact Hj.
      * apply elem_of_cons in Hin as [->|Hin]; [ done | exact Hin ].
    + intro Heq. apply Hne.
      apply (pa_add_inj pa i j); [ apply Hb, list_elem_of_here | exact Hj | exact Heq ].
Qed.

Lemma write_bytes_lookup {w : N} (mm : gmap Arch.pa (bv 8)) (pa : Arch.pa) (n : N)
    (v : bv w) (j : nat) :
  Z.of_N n < 18446744073709551616 -> (N.of_nat j < n)%N ->
  write_bytes mm pa n v !! pa_add pa j = Some (nth_byte v j).
Proof.
  intros Hn Hj. unfold write_bytes. apply wb_gen_lookup.
  - intros i Hi. apply elem_of_seq in Hi. lia.
  - lia.
  - apply elem_of_seq. lia.
Qed.

Lemma read_write_bytes (mm : gmap Arch.pa (bv 8)) (pa : Arch.pa) (n : N)
    (v : bv (8 * n)) :
  Z.of_N n < 18446744073709551616 ->
  read_bytes (write_bytes mm pa n v) pa n = Some v.
Proof.
  intro Hn. apply read_bytes_of_list. intros j Hj.
  apply write_bytes_lookup; [exact Hn | exact Hj].
Qed.

(* ---------------------------------------------------------------------- *)
(* 0. Sequence numbers and geometry.                                      *)
(* ---------------------------------------------------------------------- *)

Definition wrap16 (p : nat) : bv 16 := Z_to_bv 16 (Z.of_nat p).

Lemma wrap16_S (p : nat) : wrap16 (S p) = bv_add (wrap16 p) (Z_to_bv 16 1).
Proof.
  unfold wrap16. apply bv_eq.
  rewrite bv_add_unsigned, !Z_to_bv_unsigned.
  unfold bv_wrap. rewrite Zplus_mod_idemp_l, Zplus_mod_idemp_r.
  apply f_equal2; [lia | reflexivity].
Qed.

(* injectivity of [wrap16] within any window of width < 2^16 *)
Lemma wrap16_inj_window (p q : nat) :
  (p < q)%nat -> Z.of_nat q - Z.of_nat p < 65536 -> wrap16 p <> wrap16 q.
Proof.
  intros Hlt Hw Heq.
  unfold wrap16 in Heq.
  apply bv_eq in Heq. rewrite !Z_to_bv_unsigned in Heq.
  unfold bv_wrap, bv_modulus in Heq.
  change (2 ^ Z.of_N 16) with 65536 in Heq.
  assert (Hd : (Z.of_nat q - Z.of_nat p) `mod` 65536 = 0).
  { rewrite Zminus_mod, Heq, Z.sub_diag. reflexivity. }
  assert (Hqp : 0 <= Z.of_nat q - Z.of_nat p < 65536) by lia.
  rewrite (Z.mod_small _ _ Hqp) in Hd. lia.
Qed.

(* -- THE WINDOW, in the protocol's [nat] positions --------------------- *)
(*                                                                        *)
(*    The device's window arithmetic ([VirtioModel] section 5b) is modular *)
(*    distance on [bv 16]; the protocol counts positions in [nat] and      *)
(*    never wraps.  These three lemmas are the bridge, and they all lean   *)
(*    on the SAME fact: the live window is at most eight positions wide    *)
(*    (the ring has eight entries and a published-unserved position pins   *)
(*    its own), so [wrap16] is injective on it.                            *)

Lemma wrap16_add (p k : nat) :
  wrap16 (p + k) = bv_add (wrap16 p) (Z_to_bv 16 (Z.of_nat k)).
Proof.
  unfold wrap16. apply bv_eq.
  rewrite bv_add_unsigned, !Z_to_bv_unsigned.
  unfold bv_wrap. rewrite Zplus_mod_idemp_l, Zplus_mod_idemp_r.
  apply f_equal2; [lia | reflexivity].
Qed.

Lemma vdist_wrap16 (lo k : nat) :
  (Z.of_nat k < 65536) -> vdist (wrap16 lo) (wrap16 (lo + k)) = Z.of_nat k.
Proof.
  intro Hk. unfold vdist, wrap16.
  rewrite !Z_to_bv_unsigned. unfold bv_wrap, bv_modulus.
  change (2 ^ Z.of_N 16) with 65536.
  rewrite Zminus_mod_idemp_l, Zminus_mod_idemp_r.
  replace (Z.of_nat (lo + k) - Z.of_nat lo) with (Z.of_nat k) by lia.
  apply Z.mod_small. lia.
Qed.

Lemma vpos_pub_wrap16 (lo np : nat) (p : bv 16) :
  (lo <= np)%nat -> (np - lo <= 8)%nat ->
  vpos_pub (wrap16 lo) (wrap16 np) p = true <->
  exists k, (k < np - lo)%nat /\ p = wrap16 (lo + k).
Proof.
  intros Hle Hw.
  assert (Hnp : vdist (wrap16 lo) (wrap16 np) = Z.of_nat (np - lo)).
  { pose proof (vdist_wrap16 lo (np - lo)%nat ltac:(lia)) as Hd.
    replace (lo + (np - lo))%nat with np in Hd by lia. exact Hd. }
  unfold vpos_pub. rewrite Hnp. split.
  - intro H. apply Z.ltb_lt in H.
    pose proof (vdist_bounds (wrap16 lo) p) as Hb.
    exists (Z.to_nat (vdist (wrap16 lo) p)). split; [lia|].
    (* the position at that distance IS [p]: distance determines it *)
    symmetry. apply (vdist_inj (wrap16 lo)).
    rewrite vdist_wrap16 by lia. lia.
  - intros (k & Hk & ->). rewrite vdist_wrap16 by lia. apply Z.ltb_lt. lia.
Qed.

(* all the per-position geometry is for the ONLY configuration xv6 ever
   makes live: queue size 8 *)
Definition ring_entry_pa (c : virtio_cfg) (p : nat) : Arch.pa :=
  pa_off (vc_avail c) (vq_avail_ring_off + 2 * (Z.of_nat p `mod` 8)).
Definition used_elem_pa (c : virtio_cfg) (p : nat) : Arch.pa :=
  pa_off (vc_used c) (vq_used_ring_off + vq_used_elem_size * (Z.of_nat p `mod` 8)).
Definition avail_idx_pa (c : virtio_cfg) : Arch.pa :=
  pa_off (vc_avail c) vq_idx_off.
Definition used_idx_pa (c : virtio_cfg) : Arch.pa :=
  pa_off (vc_used c) vq_idx_off.

Definition pa_range (a : Arch.pa) (n : nat) : gset Arch.pa :=
  list_to_set ((fun j : nat => pa_add a j) <$> seq 0 n).

Definition avail_idx_dom (c : virtio_cfg) : gset Arch.pa :=
  pa_range (avail_idx_pa c) 2.
(* the eight ring cells are sixteen contiguous bytes on the avail page *)
Definition ring_cells_dom (c : virtio_cfg) : gset Arch.pa :=
  pa_range (pa_off (vc_avail c) vq_avail_ring_off) 16.
Definition used_page_pas (c : virtio_cfg) : gset Arch.pa :=
  pa_range (vc_used c) 4096.

(* -- [pa_range] and the byte primitives' footprints -- *)

Lemma pa_range_intro (a : Arch.pa) (n j : nat) :
  (j < n)%nat -> pa_add a j ∈ pa_range a n.
Proof.
  intro Hj. unfold pa_range. apply elem_of_list_to_set, list_elem_of_fmap.
  exists j. split; [reflexivity|]. apply elem_of_seq. lia.
Qed.

Lemma pa_range_elim (a : Arch.pa) (n : nat) (x : Arch.pa) :
  x ∈ pa_range a n -> exists j, (j < n)%nat /\ x = pa_add a j.
Proof.
  unfold pa_range. intro Hx.
  apply elem_of_list_to_set, list_elem_of_fmap in Hx as (j & -> & Hj).
  apply elem_of_seq in Hj. exists j. split; [lia|reflexivity].
Qed.

Lemma pa_off_range (a : Arch.pa) (z : Z) (j n : nat) :
  0 <= z -> z + Z.of_nat j < Z.of_nat n -> pa_add (pa_off a z) j ∈ pa_range a n.
Proof. intros Hz Hlt. rewrite pa_off_add. apply pa_range_intro. lia. Qed.

Lemma write_bytes_dom {w : N} (mm : gmap Arch.pa (bv 8)) (pa : Arch.pa) (n : N)
    (v : bv w) :
  dom (write_bytes mm pa n v) = pa_range pa (N.to_nat n) ∪ dom mm.
Proof.
  unfold write_bytes, pa_range. apply (foldr_ins_dom (pa_add pa) (nth_byte v)).
Qed.

Lemma write_bytes_dom_sub {w : N} (mm : gmap Arch.pa (bv 8)) (pa : Arch.pa) (n : N)
    (v : bv w) (X : gset Arch.pa) :
  dom mm ⊆ X -> (forall j : nat, (j < N.to_nat n)%nat -> pa_add pa j ∈ X) ->
  dom (write_bytes mm pa n v) ⊆ X.
Proof.
  intros Hm Hj. rewrite write_bytes_dom. apply union_least; [|exact Hm].
  intros x Hx. apply pa_range_elim in Hx as (j & Hjn & ->). exact (Hj j Hjn).
Qed.

Lemma read_bytes_dom_sub (mm : gmap Arch.pa (bv 8)) (pa : Arch.pa) (n : N)
    (w : bv (8 * n)) :
  read_bytes mm pa n = Some w -> pa_range pa (N.to_nat n) ⊆ dom mm.
Proof.
  intros Hr x Hx. apply pa_range_elim in Hx as (j & Hj & ->).
  apply elem_of_dom. exists (nth_byte w j).
  apply (read_bytes_spec mm pa n w Hr j). lia.
Qed.

(* the avail-ring index field, as a 2-byte map holding [wrap16 np] *)
Definition avail_idx_bytes (c : virtio_cfg) (np : nat) : gmap Arch.pa (bv 8) :=
  write_bytes ∅ (avail_idx_pa c) 2 (wrap16 np).

(* THE EIGHT AVAILABLE-RING CELLS, by slot rather than by position.  These
   belong to the LEASE, not to any request's pin: the device reads a cell
   only at the POP, and after that the entry is dead, so tying its ownership
   to a request's lifetime (publish to reclaim) would keep a dead cell away
   from the driver and stop it reusing the slot.  Holding all eight here and
   lending one to each publish is what lets the in-flight positions be any
   set at all rather than an interval. *)
Definition ring_slot_pa (c : virtio_cfg) (j : nat) : Arch.pa :=
  pa_off (vc_avail c) (vq_avail_ring_off + 2 * Z.of_nat j).

Fixpoint ring_bytes_upto (c : virtio_cfg) (rc : nat -> bv 16) (n : nat)
  : gmap Arch.pa (bv 8) :=
  match n with
  | O => ∅
  | S k => write_bytes (ring_bytes_upto c rc k) (ring_slot_pa c k) 2 (rc k)
  end.

Definition ring_bytes (c : virtio_cfg) (rc : nat -> bv 16) : gmap Arch.pa (bv 8) :=
  ring_bytes_upto c rc 8.

Lemma ring_bytes_upto_dom (c : virtio_cfg) (rc : nat -> bv 16) (n : nat) :
  (n <= 8)%nat -> dom (ring_bytes_upto c rc n) ⊆ ring_cells_dom c.
Proof.
  induction n as [|k IH]; intro Hn; cbn [ring_bytes_upto].
  { rewrite dom_empty_L. apply empty_subseteq. }
  rewrite write_bytes_dom. apply union_least.
  - (* cell [k] lies inside the sixteen ring bytes *)
    intros a Ha. apply pa_range_elim in Ha as (i & Hi & ->).
    unfold ring_cells_dom, ring_slot_pa, pa_off.
    change (N.to_nat 2) with 2%nat in Hi.
    assert (Hz : Z.to_nat (vq_avail_ring_off + 2 * Z.of_nat k)
                 = (Z.to_nat vq_avail_ring_off + 2 * k)%nat)
      by (unfold vq_avail_ring_off; lia).
    rewrite Hz.
    assert (Heq : pa_add (pa_add (vc_avail c)
                            (Z.to_nat vq_avail_ring_off + 2 * k)%nat) i
                  = pa_add (pa_add (vc_avail c) (Z.to_nat vq_avail_ring_off))
                      (2 * k + i)%nat)
      by (rewrite !pa_add_add; f_equal; lia).
    rewrite Heq. apply pa_range_intro. lia.
  - apply IH. lia.
Qed.

Lemma ring_bytes_dom (c : virtio_cfg) (rc : nat -> bv 16) :
  dom (ring_bytes c rc) ⊆ ring_cells_dom c.
Proof. apply ring_bytes_upto_dom. lia. Qed.


(* a write outside a range leaves the map alone there -- proved here because
   [VirtioQueue] sits below the file that states it for [footprint] *)
Lemma write_foldr_lookup_off (pa : Arch.pa) (f : nat -> bv 8) (m : nat)
    (a : Arch.pa) (mm : gmap Arch.pa (bv 8)) :
  (forall j, (j < m)%nat -> a <> pa_add pa j) ->
  foldr (fun j acc => <[ pa_add pa j := f j ]> acc) mm (seq 0 m) !! a
  = mm !! a.
Proof.
  revert mm. induction m as [|k IH]; intros mm Ha; [reflexivity|].
  rewrite seq_S, foldr_app. cbn [foldr].
  rewrite IH by (intros j Hj; apply Ha; lia).
  rewrite lookup_insert_ne; [reflexivity|].
  intro Hc. exact (Ha k ltac:(lia) (eq_sym Hc)).
Qed.

Lemma write_bytes_lookup_off {w : N} (mm : gmap Arch.pa (bv 8))
    (pa : Arch.pa) (n : N) (v : bv w) (a : Arch.pa) :
  a ∉ pa_range pa (N.to_nat n) -> write_bytes mm pa n v !! a = mm !! a.
Proof.
  intro Ha. unfold write_bytes. apply write_foldr_lookup_off.
  intros j Hj Heq. apply Ha. subst a.
  unfold pa_range. apply elem_of_list_to_set, list_elem_of_fmap.
  exists j. split; [reflexivity|]. apply elem_of_seq. lia.
Qed.

(* distinct ring slots are distinct bytes: cell [j] is the two bytes at
   [4 + 2j] on the avail page *)
Lemma ring_slot_pa_ne (c : virtio_cfg) (j k : nat) (i : nat) :
  j <> k -> (j < 8)%nat -> (k < 8)%nat -> (i < 2)%nat ->
  pa_add (ring_slot_pa c j) i ∉ pa_range (ring_slot_pa c k) 2.
Proof.
  intros Hne Hj Hk Hi Hc.
  apply pa_range_elim in Hc as (i' & Hi' & Heq).
  change (N.to_nat 2) with 2%nat in Hi'.
  unfold ring_slot_pa, pa_off in Heq.
  rewrite !pa_add_add in Heq.
  unfold vq_avail_ring_off in Heq.
  apply pa_add_inj in Heq; [| lia | lia ]. lia.
Qed.

(* ...so writing one cell leaves the others readable *)
Lemma ring_bytes_upto_read (c : virtio_cfg) (rc : nat -> bv 16) (n j : nat) :
  (j < n)%nat -> (n <= 8)%nat ->
  read_bytes (ring_bytes_upto c rc n) (ring_slot_pa c j) 2 = Some (rc j).
Proof.
  induction n as [|k IH]; intros Hj Hn; [lia|].
  cbn [ring_bytes_upto].
  destruct (decide (j = k)) as [->|Hne]; [ apply read_write_bytes; lia |].
  apply read_bytes_of_list. intros i Hi.
  rewrite write_bytes_lookup_off;
    [| apply (ring_slot_pa_ne c j k i Hne ltac:(lia) ltac:(lia) ltac:(lia)) ].
  exact (read_bytes_spec _ _ _ _ (IH ltac:(lia) ltac:(lia)) i Hi).
Qed.

Lemma ring_bytes_read (c : virtio_cfg) (rc : nat -> bv 16) (j : nat) :
  (j < 8)%nat -> read_bytes (ring_bytes c rc) (ring_slot_pa c j) 2 = Some (rc j).
Proof. intro Hj. apply ring_bytes_upto_read; lia. Qed.

(* ...and CHANGING one cell leaves every byte outside it alone.  This is what
   says the ring store is a one-cell write: the publisher's [sh] touches two
   bytes, and the seven other cells of the lease are the bytes they were. *)
Lemma ring_bytes_upto_off (c : virtio_cfg) (rc rc' : nat -> bv 16)
    (n k : nat) (a : Arch.pa) :
  (n <= 8)%nat -> (k < 8)%nat ->
  (forall j, (j < n)%nat -> j <> k -> rc j = rc' j) ->
  a ∉ pa_range (ring_slot_pa c k) 2 ->
  ring_bytes_upto c rc n !! a = ring_bytes_upto c rc' n !! a.
Proof.
  induction n as [|m IH]; intros Hn Hk Hagree Ha; [reflexivity|].
  cbn [ring_bytes_upto].
  destruct (decide (a ∈ pa_range (ring_slot_pa c m) 2)) as [Hin|Hout].
  - (* inside the cell this step writes: [m] cannot be [k], so the two
       functions agree there and both writes lay down the same byte *)
    assert (Hmk : m <> k) by (intros ->; exact (Ha Hin)).
    apply pa_range_elim in Hin as (i & Hi & ->).
    change (N.to_nat 2) with 2%nat in Hi.
    rewrite !write_bytes_lookup; [| lia | lia | lia | lia].
    by rewrite (Hagree m ltac:(lia) Hmk).
  - rewrite !write_bytes_lookup_off; [| exact Hout | exact Hout ].
    apply IH; [lia | exact Hk | intros j Hj Hjk; exact (Hagree j ltac:(lia) Hjk)
              | exact Ha ].
Qed.

Lemma ring_bytes_off (c : virtio_cfg) (rc rc' : nat -> bv 16)
    (k : nat) (a : Arch.pa) :
  (k < 8)%nat ->
  (forall j, (j < 8)%nat -> j <> k -> rc j = rc' j) ->
  a ∉ pa_range (ring_slot_pa c k) 2 ->
  ring_bytes c rc !! a = ring_bytes c rc' !! a.
Proof. intros Hk Hag Ha. by apply (ring_bytes_upto_off c rc rc' 8 k a). Qed.

(* ...and it is the WHOLE region: all eight cells are written *)
Lemma ring_bytes_dom_eq (c : virtio_cfg) (rc : nat -> bv 16) :
  dom (ring_bytes c rc) = ring_cells_dom c.
Proof.
  apply set_eq. intro a. split; [ apply ring_bytes_dom |].
  intro Ha. unfold ring_cells_dom in Ha.
  apply pa_range_elim in Ha as (i & Hi & ->).
  change (N.to_nat 16) with 16%nat in Hi.
  assert (Heq : pa_add (pa_off (vc_avail c) vq_avail_ring_off) i
                = pa_add (ring_slot_pa c (i / 2)%nat) (i mod 2)%nat).
  { unfold ring_slot_pa, pa_off. rewrite !pa_add_add. f_equal.
    assert (Hz : Z.to_nat (vq_avail_ring_off + 2 * Z.of_nat (i / 2)%nat)
                 = (Z.to_nat vq_avail_ring_off + 2 * (i / 2))%nat)
      by (unfold vq_avail_ring_off; lia).
    rewrite Hz. pose proof (Nat.div_mod i 2 ltac:(lia)). lia. }
  rewrite Heq.
  assert (Hd8 : (i / 2 < 8)%nat) by (apply Nat.div_lt_upper_bound; lia).
  apply (read_bytes_dom_sub (ring_bytes c rc) (ring_slot_pa c (i / 2)%nat) 2 _
           (ring_bytes_read c rc (i / 2)%nat Hd8)).
  apply pa_range_intro. change (N.to_nat 2) with 2%nat.
  pose proof (Nat.mod_upper_bound i 2 ltac:(lia)). lia.
Qed.


(* the ring cells sit past the flags and index words, so they miss the
   published index outright *)
Lemma ring_cells_idx_disj (c : virtio_cfg) :
  ring_cells_dom c ## avail_idx_dom c.
Proof.
  apply elem_of_disjoint. intros a Ha Hb.
  unfold ring_cells_dom, avail_idx_dom, avail_idx_pa, pa_off,
         vq_avail_ring_off, vq_idx_off in Ha, Hb.
  apply pa_range_elim in Ha as (i & Hi & ->).
  apply pa_range_elim in Hb as (j & Hj & Heq).
  change (N.to_nat 16) with 16%nat in Hi.
  change (N.to_nat 2) with 2%nat in Hj.
  rewrite !pa_add_add in Heq.
  apply pa_add_inj in Heq; [| lia | lia ]. lia.
Qed.

(* the cell a POSITION uses is its slot's *)
Lemma ring_entry_is_slot (c : virtio_cfg) (p : nat) :
  ring_entry_pa c p = ring_slot_pa c (p `mod` 8)%nat.
Proof.
  unfold ring_entry_pa, ring_slot_pa. f_equal. f_equal.
  rewrite Nat2Z.inj_mod. reflexivity.
Qed.

(* 2^16 is a multiple of the queue size 8, so the mod-8 ring arithmetic
   commutes with the 16-bit wrap. *)
Lemma vq_mod_65536_8 (x : Z) : (x `mod` 65536) `mod` 8 = x `mod` 8.
Proof.
  rewrite (Z.mod_eq x 65536) by lia.
  replace (x - 65536 * (x / 65536)) with (x + (- (8192 * (x / 65536))) * 8) by lia.
  apply Z_mod_plus_full.
Qed.

Lemma pa_range_base (a : Arch.pa) (n : nat) : (0 < n)%nat -> a ∈ pa_range a n.
Proof. intro Hn. rewrite <- (pa_add_zero a) at 1. apply pa_range_intro. lia. Qed.

Lemma avail_idx_bytes_dom (c : virtio_cfg) (np : nat) :
  dom (avail_idx_bytes c np) = avail_idx_dom c.
Proof.
  unfold avail_idx_bytes, avail_idx_dom. rewrite write_bytes_dom.
  change (N.to_nat 2) with 2%nat. rewrite dom_empty_L. set_solver.
Qed.

(* the index word and the ring cells are different bytes of the avail page,
   which is what lets [vproto_ctl] hold both as a disjoint union *)
Lemma idx_ring_bytes_disj (c : virtio_cfg) (np : nat) (rc : nat -> bv 16) :
  ring_cells_dom c ## avail_idx_dom c ->
  avail_idx_bytes c np ##ₘ ring_bytes c rc.
Proof.
  intro Hdisj. apply map_disjoint_dom.
  rewrite avail_idx_bytes_dom, (ring_bytes_dom_eq c rc).
  apply gset_disj_sym. exact Hdisj.
Qed.

Lemma avail_idx_bytes_read (c : virtio_cfg) (np : nat) :
  read_bytes (avail_idx_bytes c np) (avail_idx_pa c) 2 = Some (wrap16 np).
Proof.
  unfold avail_idx_bytes. apply read_write_bytes. lia.
Qed.

(* [avail_ring_at] at a wrapped position reads the per-position ring entry:
   2^16 is divisible by the queue size 8, so the mod-8 arithmetic commutes
   with the wrap. *)
Lemma avail_ring_at_wrap (c : virtio_cfg) (mv : vmem) (p : nat) :
  vc_qnum c = Z_to_bv 32 8 ->
  avail_ring_at c mv (wrap16 p) = view_word mv (ring_entry_pa c p) 2.
Proof.
  intro Hq. unfold avail_ring_at, ring_entry_pa. rewrite Hq.
  assert (Hq8 : bv_unsigned (Z_to_bv 32 8) = 8) by (vm_compute; reflexivity).
  rewrite Hq8.
  assert (Hm : bv_unsigned (wrap16 p) `mod` 8 = Z.of_nat p `mod` 8).
  { unfold wrap16. rewrite Z_to_bv_unsigned. unfold bv_wrap, bv_modulus.
    change (2 ^ Z.of_N 16) with 65536. apply vq_mod_65536_8. }
  rewrite Hm. reflexivity.
Qed.

(* ---------------------------------------------------------------------- *)
(* 1. One slot: the pinned request.                                       *)
(* ---------------------------------------------------------------------- *)

(* [Record vslot] MOVED to VSlot.v (re-exported in the header above), so
   that Xv6Cameras.v can have the type without this whole file.  Its
   accessors, geometry and step function stay here. *)

Definition vs_is_out (sl : vslot) : bool :=
  bv_unsigned (vr_type (vs_req sl)) =? virtio_blk_t_out.
Definition vs_sector_off (sl : vslot) : Z :=
  bv_unsigned (vr_sector (vs_req sl)) * virtio_sector_size.
Definition vs_len (sl : vslot) : nat :=
  Z.to_nat (bv_unsigned (vr_len (vs_req sl))).

(* What one slot's pin has to say.  The pin is a sub-map of the lease's
   control region; [slot_pin_ok] makes the request a FUNCTION of it: every
   bus view that agrees with the pin parses position [p] to exactly
   [vs_req sl], and (for a write request) reads exactly [vs_data sl] out of
   the data buffer.  The ring-entry clause is stated separately because the
   window argument (positions in flight pin DISTINCT ring entries, so there
   are at most 8 of them) keys off it. *)
(* THE SLOT'S DEVICE-FACING NAME.  The driver keys a request by its RING
   POSITION [p]; the device, once it has popped the entry, holds the
   DESCRIPTOR HEAD.  [spo_ring] below is what ties the two together: the
   entry at position [p] names exactly this head. *)
Definition vs_hd (sl : vslot) : bv 16 := vr_head (vs_req sl).

Record slot_pin_ok (c : virtio_cfg) (p : nat) (sl : vslot)
    (pin : gmap Arch.pa (bv 8)) : Prop := {
  spo_type : bv_unsigned (vr_type (vs_req sl)) = virtio_blk_t_in
             \/ bv_unsigned (vr_type (vs_req sl)) = virtio_blk_t_out;
  spo_len  : bv_unsigned (vr_len (vs_req sl)) = 1024;
  spo_out  : vs_is_out sl = true ->
             read_byte_list pin (vr_buf (vs_req sl)) 1024 = Some (vs_data sl);
  (* STATEMENT ADJUSTED (2026-07-28): the status byte must not lie INSIDE the
     data buffer.  For a read request the device writes the buffer AFTER the
     status byte ([virtio_complete]), so without this the completed request's
     status byte would hold a data byte and the driver could not conclude
     "status = OK" at reclaim.  It is a genuine well-formedness condition on
     the published chain (xv6's status lives in [struct disk], the buffer in a
     [struct buf]), so it belongs here, next to the other chain conditions. *)
  spo_stat : vs_is_out sl = false ->
             vr_status (vs_req sl) ∉ pa_range (vr_buf (vs_req sl)) (vs_len sl);
  spo_req  : forall mv : vmem, mem_view pin mv ->
             req_from c mv (vs_hd sl) = Some (vs_req sl);
  (* THE HEAD DESCRIPTOR ITSELF IS PINNED.  The driver wrote it, so it holds
     it; recording it is what makes a head EXCLUSIVE -- two live chains with
     one head would pin one byte twice, and the pins are disjoint.  That is
     how [vproto_hd_fresh] discharges [vpo_hd_inj] at the publish. *)
  spo_desc : pa_off (vc_desc c) (vq_desc_size * bv_unsigned (vs_hd sl))
               ∈ dom pin;
  (* a head is a DESCRIPTOR INDEX, so there are only eight of them -- which is
     what bounds the live requests and hence the unread used records *)
  spo_hd : bv_unsigned (vs_hd sl) < 8;
}.


(* the slot's WRITABLE footprint: the status byte, and (for a read request,
   where the device writes the data) the whole buffer *)
Definition slot_wr (sl : vslot) : gset Arch.pa :=
  {[ vr_status (vs_req sl) ]} ∪
  (if vs_is_out sl then ∅ else pa_range (vr_buf (vs_req sl)) (vs_len sl)).

Definition slot_fp (sl : vslot) (pin : gmap Arch.pa (bv 8)) : gset Arch.pa :=
  dom pin ∪ slot_wr sl.

Lemma slot_fp_pin (sl : vslot) (pin : gmap Arch.pa (bv 8)) :
  dom pin ⊆ slot_fp sl pin.
Proof. unfold slot_fp. apply union_subseteq_l. Qed.

Lemma slot_fp_wr (sl : vslot) (pin : gmap Arch.pa (bv 8)) :
  slot_wr sl ⊆ slot_fp sl pin.
Proof. unfold slot_fp. apply union_subseteq_r. Qed.

(* -- the determined transactions -- *)

(* THE WRITE KINDS.  A request the device has fetched makes three
   transactions INTO the driver's memory before its completion, one per
   phase step ([VirtioModel.virtio_write_step]): the FILL (a read's data),
   the STATUS byte, and the used-ring ELEMENT.  Naming them is what lets the
   protocol state ONE determinism lemma and ONE accessor for all three
   ([vproto_write_det], [VirtioProto.virtio_proto_write_step]). *)
Inductive vwrite : Type := VwFill | VwStatus | VwElem.

Definition vwrite_from (k : vwrite) (r : vio_req) : vphase :=
  match k with
  | VwFill => PhFetched r | VwStatus => PhServed r | VwElem => PhStatus r
  end.
Definition vwrite_to (k : vwrite) (r : vio_req) : vphase :=
  match k with
  | VwFill => PhServed r | VwStatus => PhStatus r | VwElem => PhPushed r
  end.

(* THE SLOT'S WRITE IDENTITY (claude-notes/design/fs-log.md stage 4 phase
   C2a): what this request does to the disk image, as the pure
   [VirtioModel.disk_wr] datum a crash permit is indexed by.  Derived from
   the slot, so nothing has to be recorded twice -- the tie between the
   permit's index and the request is [VirtioProto.slot_pend_res] holding the
   pending token AT [vs_wr sl].  The completion moves no disk byte
   ([VirtioModel.virtio_complete_disk]), so the permit it spends is the
   identity leaf at [None] in BOTH directions -- which is what keeps
   [VirtioProto.virtio_proto_step] and [WpUart.wp_disk_loop]'s completion
   arm uniform over the request's direction while the real, per-sector
   permits fire at the drains. *)
Definition vs_wr (sl : vslot) : disk_wr :=
  if vs_is_out sl then Some (vs_sector_off sl, vs_data sl) else None.

(* THE FILL at a pinned slot: for a READ the block's bytes out of the image
   the device serves from, written into the buffer; for an OUT -- whose data
   phase is the capture -- nothing.  The pin fixes the type to one of the
   two, so this is the whole of what [VirtioModel.virtio_fill_writes] can do
   at a slot. *)
Definition vslot_fill (dk : Z -> bv 8) (sl : vslot) : gmap Arch.pa (bv 8) :=
  if vs_is_out sl then ∅
  else write_byte_list ∅ (vr_buf (vs_req sl))
         (disk_read dk (vs_sector_off sl) (vs_len sl)).

(* the three transactions, as functions of the slot, the image the device
   serves a read from, and the used index it reports at *)
Definition vslot_write (c : virtio_cfg) (dk : Z -> bv 8) (ui : bv 16)
    (k : vwrite) (sl : vslot) : gmap Arch.pa (bv 8) :=
  match k with
  | VwFill => vslot_fill dk sl
  | VwStatus => {[ vr_status (vs_req sl) := byte_zero ]}
  | VwElem => virtio_used_elem_writes c ui (vs_req sl)
  end.

(* at a pinned slot the device's fill IS [vslot_fill]: the type is IN or OUT *)
Lemma vslot_fill_writes (c : virtio_cfg) (p : nat) (sl : vslot)
    (pin : gmap Arch.pa (bv 8)) (v : virtio_state) :
  slot_pin_ok c p sl pin ->
  virtio_fill_writes v (vs_req sl) = vslot_fill (cache_view v) sl.
Proof.
  intro Hslot. pose proof (spo_type _ _ _ _ Hslot) as Htype.
  unfold virtio_fill_writes, vslot_fill, vs_is_out, vs_sector_off, vs_len.
  destruct Htype as [Hin|Hout]; rewrite ?Hin, ?Hout;
    unfold virtio_blk_t_in, virtio_blk_t_out; cbn [Z.eqb Pos.eqb]; reflexivity.
Qed.

(* ...and its status byte is OK, for the same reason *)
Lemma vslot_status_writes (c : virtio_cfg) (p : nat) (sl : vslot)
    (pin : gmap Arch.pa (bv 8)) :
  slot_pin_ok c p sl pin ->
  virtio_status_writes (vs_req sl) = {[ vr_status (vs_req sl) := byte_zero ]}.
Proof.
  intro Hslot. pose proof (spo_type _ _ _ _ Hslot) as Htype.
  unfold virtio_status_writes, virtio_status_of, byte_zero, virtio_blk_s_ok.
  destruct Htype as [Hin|Hout]; rewrite ?Hin, ?Hout;
    unfold virtio_blk_t_in, virtio_blk_t_out, virtio_blk_t_flush;
    cbn [Z.eqb Pos.eqb orb]; reflexivity.
Qed.

(* WRITETHROUGH COLLAPSES THE OVERLAY: a read whose own sectors are not in
   the cache reports the DURABLE image's bytes, which is what the fill gate
   buys ([VirtioModel.virtio_complete_ok]).  The device may still be holding
   SOME OTHER request's payload -- the served order is free -- and that is
   why this is stated per request rather than over the whole cache. *)
Lemma vslot_fill_cache_view (v : virtio_state) (sl : vslot) :
  vreq_touch (vs_req sl) ∩ dom (v_cache v) = ∅ ->
  vslot_fill (cache_view v) sl = vslot_fill (v_disk v) sl.
Proof.
  intro H. unfold vslot_fill. destruct (vs_is_out sl); [reflexivity|].
  unfold vs_sector_off, vs_len. by rewrite (cache_view_read v (vs_req sl) H).
Qed.

Lemma vslot_fill_out (dk : Z -> bv 8) (sl : vslot) :
  vs_is_out sl = true -> vslot_fill dk sl = ∅.
Proof. intro H. unfold vslot_fill. by rewrite H. Qed.

Lemma disk_read_length (dk : Z -> bv 8) (off : Z) (n : nat) :
  length (disk_read dk off n) = n.
Proof. unfold disk_read. rewrite length_fmap, length_seq. reflexivity. Qed.

(* the fill lands in the slot's own writable bytes *)
Lemma vslot_fill_dom (dk : Z -> bv 8) (sl : vslot) :
  dom (vslot_fill dk sl) ⊆ slot_wr sl.
Proof.
  unfold vslot_fill. destruct (vs_is_out sl) eqn:Hout.
  - rewrite dom_empty_L. apply empty_subseteq.
  - apply write_byte_list_dom_sub; [rewrite dom_empty_L; apply empty_subseteq|].
    intros j Hj. rewrite disk_read_length in Hj.
    unfold slot_wr. rewrite Hout. apply elem_of_union_r, pa_range_intro. exact Hj.
Qed.

(* The used-ring report always lands in the used PAGE: with queue size 8 the
   element is at [used + 4 + 8*(ui mod 8)] (at most 60) and the index field at
   [used + 2], so 4096 bytes cover every [ui]. *)
Lemma virtio_used_elem_writes_dom (c : virtio_cfg) (ui : bv 16) (r : vio_req) :
  vc_qnum c = Z_to_bv 32 8 ->
  dom (virtio_used_elem_writes c ui r) ⊆ used_page_pas c.
Proof.
  intro Hq. unfold virtio_used_elem_writes. cbv zeta. rewrite Hq.
  assert (Hq8 : bv_unsigned (Z_to_bv 32 8) = 8) by (vm_compute; reflexivity).
  rewrite Hq8.
  pose proof (Z.mod_pos_bound (bv_unsigned ui) 8 ltac:(lia)) as [Hs0 Hs1].
  assert (H4096 : Z.of_nat 4096 = 4096) by (vm_compute; reflexivity).
  unfold used_page_pas, vq_used_ring_off, vq_used_elem_size.
  apply write_bytes_dom_sub.
  - apply write_bytes_dom_sub.
    + rewrite dom_empty_L. apply empty_subseteq.
    + intros j Hj. change (N.to_nat 4) with 4%nat in Hj.
      apply pa_off_range; [lia|]. rewrite H4096. lia.
  - intros j Hj. change (N.to_nat 4) with 4%nat in Hj.
    rewrite pa_off_off by lia. apply pa_off_range; [lia|].
    rewrite H4096. lia.
Qed.

Lemma virtio_used_idx_writes_dom (c : virtio_cfg) (ui : bv 16) :
  dom (virtio_used_idx_writes c ui) ⊆ used_page_pas c.
Proof.
  unfold virtio_used_idx_writes.
  assert (H4096 : Z.of_nat 4096 = 4096) by (vm_compute; reflexivity).
  unfold used_page_pas, vq_idx_off.
  apply write_bytes_dom_sub.
  - rewrite dom_empty_L. apply empty_subseteq.
  - intros j Hj. change (N.to_nat 2) with 2%nat in Hj.
    apply pa_off_range; [lia|]. rewrite H4096. lia.
Qed.

(* every transaction stays inside the slot's writable footprint and the used
   page -- the two regions the lease hands the device *)
Lemma vslot_write_dom_sub (c : virtio_cfg) (dk : Z -> bv 8) (ui : bv 16)
    (k : vwrite) (sl : vslot) :
  vc_qnum c = Z_to_bv 32 8 ->
  dom (vslot_write c dk ui k sl) ⊆ slot_wr sl ∪ used_page_pas c.
Proof.
  intro Hq. destruct k; unfold vslot_write.
  - etransitivity; [apply vslot_fill_dom | apply union_subseteq_l].
  - rewrite dom_singleton_L. apply singleton_subseteq_l, elem_of_union_l.
    unfold slot_wr. apply elem_of_union_l, elem_of_singleton. reflexivity.
  - etransitivity;
      [apply virtio_used_elem_writes_dom; exact Hq | apply union_subseteq_r].
Qed.

(* -- what the device has ALREADY WRITTEN for a request -- *)

(* THE STAGE FACTS.  A request's transactions land in the lease one step at
   a time, and what the interrupt handler eventually reads -- the used
   element naming the head, the status byte at OK, a read's buffer holding
   the block -- was written several steps before the index bump that
   publishes it.  The protocol therefore carries, per pending slot, the
   facts about the lease's bytes that its phase has already established;
   they are monotone in the phase's RANK, so each write step adds exactly
   one clause and the completion reads all three off.  [None] is a slot the
   device has not popped: nothing written yet. *)
Definition slot_stage_ok (c : virtio_cfg) (dma : gmap Arch.pa (bv 8))
    (nc : nat) (ph : option vphase) (sl : vslot) : Prop :=
  let k := match ph with None => 0%nat | Some ph => vphase_rank ph end in
  ((2 <= k)%nat -> vs_is_out sl = false ->
     read_byte_list dma (vr_buf (vs_req sl)) (vs_len sl) = Some (vs_data sl))
  /\ ((3 <= k)%nat -> dma !! vr_status (vs_req sl) = Some byte_zero)
  /\ ((4 <= k)%nat ->
        read_bytes dma (used_elem_pa c nc) 4
        = Some (Z_to_bv 32 (bv_unsigned (vr_head (vs_req sl)))))
  /\ ((4 <= k)%nat ->
        read_bytes dma (pa_off (used_elem_pa c nc) 4) 4
        = Some (vreq_used_len (vs_req sl))).

(* an OUT request's data phase (the capture) writes nothing the stage facts
   speak of: its buffer is the device's to read, not to fill *)
Lemma slot_stage_ok_served_out (c : virtio_cfg) (dma : gmap Arch.pa (bv 8))
    (nc : nat) (r : vio_req) (sl : vslot) :
  vs_is_out sl = true -> slot_stage_ok c dma nc (Some (PhServed r)) sl.
Proof.
  intro Hout. unfold slot_stage_ok. cbn. split_and!; intro Hk.
  - intro Hin. rewrite Hout in Hin. discriminate.
  - lia.
  - lia.
  - lia.
Qed.

(* nothing has been written before the data phase *)
Lemma slot_stage_ok_low (c : virtio_cfg) (dma : gmap Arch.pa (bv 8))
    (nc : nat) (ph : option vphase) (sl : vslot) :
  (match ph with None => True | Some ph => (vphase_rank ph <= 1)%nat end) ->
  slot_stage_ok c dma nc ph sl.
Proof.
  intro H. unfold slot_stage_ok. cbv zeta.
  destruct ph as [ph|]; split_and!; intro Hk; try lia.
Qed.
(* ---------------------------------------------------------------------- *)
(* 1b. SECTOR LANDINGS at a pinned slot.                                  *)
(*                                                                        *)
(*    A 512-byte sector lands atomically and a 1024-byte block does not    *)
(*    (claude-notes/completed/sector-atomic-disk.md).  Between the publish  *)
(*    and the completion the block therefore holds a TORN mixture of its   *)
(*    old content and the payload -- old bytes in the sectors that have    *)
(*    not landed, payload bytes in the ones that have -- and that is what  *)
(*    [VirtioProto.slot_pend_res] has to state about the disk fragments it *)
(*    is holding on the publisher's behalf.  [vs_torn] is that mixture as  *)
(*    a predicate on the CURRENT content, parameterized by the landed set. *)
(* ---------------------------------------------------------------------- *)

(* [VirtioModel.vreq_wr] reads the payload off the bus; the pin fixes it, so
   at a pinned slot the device's write identity IS the slot's own [vs_wr].
   This is what ties the per-sector permit indices [wr_sector (vs_wr sl) i]
   to the image move a DRAIN actually makes. *)
Lemma vslot_vreq_wr (c : virtio_cfg) (p : nat) (sl : vslot)
    (pin : gmap Arch.pa (bv 8)) (mv : vmem) :
  slot_pin_ok c p sl pin -> mem_view pin mv ->
  vreq_wr mv (vs_req sl) = vs_wr sl.
Proof.
  intros Hslot Hview.
  pose proof (spo_type _ _ _ _ Hslot) as Htype.
  pose proof (spo_len _ _ _ _ Hslot) as Hlen.
  unfold vreq_wr, vs_wr, vs_is_out, vs_sector_off.
  destruct Htype as [Hin|Hout].
  - rewrite Hin. unfold virtio_blk_t_in, virtio_blk_t_out.
    cbn [Z.eqb Pos.eqb]. reflexivity.
  - assert (Hout' : vs_is_out sl = true)
      by (unfold vs_is_out; rewrite Hout; unfold virtio_blk_t_out; reflexivity).
    pose proof (spo_out _ _ _ _ Hslot Hout') as Hro.
    pose proof (view_bytes_read pin mv (vr_buf (vs_req sl)) 1024 (vs_data sl)
                  Hview Hro) as Hvb.
    rewrite Hout. unfold virtio_blk_t_out. cbn [Z.eqb Pos.eqb].
    rewrite Hlen.
    assert (H1024 : Z.to_nat 1024 = 1024%nat) by (vm_compute; reflexivity).
    rewrite H1024, Hvb. reflexivity.
Qed.

(* ...and the sector COUNT the model gates the completion on is the slot's *)
Lemma vslot_vreq_nsectors (c : virtio_cfg) (p : nat) (sl : vslot)
    (pin : gmap Arch.pa (bv 8)) (mv : vmem) :
  slot_pin_ok c p sl pin -> mem_view pin mv ->
  vreq_nsectors (vs_req sl) = wr_nsectors (vs_wr sl).
Proof.
  intros Hslot Hview.
  rewrite <- (vslot_vreq_wr c p sl pin mv Hslot Hview).
  symmetry. apply vreq_nsectors_wr.
Qed.

(* the payload's length, from the pin: a request always names 1024 bytes *)
Lemma vq_read_byte_list_len (mm : gmap Arch.pa (bv 8)) (pa : Arch.pa) (n : nat)
    (bs : list (bv 8)) :
  read_byte_list mm pa n = Some bs -> length bs = n.
Proof.
  unfold read_byte_list. intro Hm. apply mapM_Some_1 in Hm.
  pose proof (Forall2_length Hm) as Hlen. rewrite length_seq in Hlen. lia.
Qed.

Lemma vslot_data_len (c : virtio_cfg) (p : nat) (sl : vslot)
    (pin : gmap Arch.pa (bv 8)) :
  slot_pin_ok c p sl pin -> vs_is_out sl = true ->
  length (vs_data sl) = vs_len sl.
Proof.
  intros Hslot Hout.
  pose proof (spo_len _ _ _ _ Hslot) as Hlen.
  pose proof (vq_read_byte_list_len pin (vr_buf (vs_req sl)) 1024 (vs_data sl)
                (spo_out _ _ _ _ Hslot Hout)) as Hdl.
  unfold vs_len. rewrite Hlen, Hdl. vm_compute. reflexivity.
Qed.

(* the sector count, in the slot's own vocabulary *)
Lemma vslot_nsectors_out (sl : vslot) :
  vs_is_out sl = true -> vreq_nsectors (vs_req sl) = sector_count (vs_len sl).
Proof.
  unfold vs_is_out, vreq_nsectors, vs_len. intro H. by rewrite H.
Qed.

Lemma vslot_wr_out (sl : vslot) :
  vs_is_out sl = true -> vs_wr sl = Some (vs_sector_off sl, vs_data sl).
Proof. intro H. unfold vs_wr. by rewrite H. Qed.

(* the sector count agrees with the request's WITHOUT a bus view: the pin
   fixes the payload's length, and that is all [wr_nsectors] reads *)
Lemma vslot_nsectors_pin (c : virtio_cfg) (p : nat) (sl : vslot)
    (pin : gmap Arch.pa (bv 8)) :
  slot_pin_ok c p sl pin ->
  vreq_nsectors (vs_req sl) = wr_nsectors (vs_wr sl).
Proof.
  intro Hslot. destruct (vs_is_out sl) eqn:Hout.
  - rewrite (vslot_nsectors_out sl Hout), (vslot_wr_out sl Hout).
    cbn [wr_nsectors snd]. by rewrite (vslot_data_len c p sl pin Hslot Hout).
  - assert (Hne : bv_unsigned (vr_type (vs_req sl)) <> virtio_blk_t_out).
    { unfold vs_is_out in Hout. by apply Z.eqb_neq. }
    rewrite (vreq_nsectors_in _ Hne). unfold vs_wr. rewrite Hout. reflexivity.
Qed.

(* ---------------------------------------------------------------------- *)
(* 1b'. THE SLOT'S CACHE (claude-notes/projects/async-disk.md).            *)
(*                                                                        *)
(*    The device's write cache is keyed by ABSOLUTE SECTOR NUMBER, so      *)
(*    sector [i] of this slot's request lives at key [vs_key sl i].  At a   *)
(*    pinned slot the entries the capture deposits are a function of the   *)
(*    slot alone ([vslot_vreq_cache]) -- the pin fixes the payload -- which *)
(*    is what lets the Iris slot resource state what the device is holding *)
(*    without quantifying over a bus view.                                 *)
(* ---------------------------------------------------------------------- *)

Definition vs_key (sl : vslot) (i : nat) : Z := vreq_key (vs_req sl) i.

(* the absolute sector numbers this request touches *)
Definition vs_sectors (sl : vslot) : gset Z := vreq_sectors (vs_req sl).

Lemma vs_key_inj (sl : vslot) (i j : nat) : vs_key sl i = vs_key sl j -> i = j.
Proof. apply vreq_key_inj. Qed.

Lemma vs_sectors_spec (c : virtio_cfg) (p : nat) (sl : vslot)
    (pin : gmap Arch.pa (bv 8)) (s : Z) :
  slot_pin_ok c p sl pin ->
  (s ∈ vs_sectors sl
   <-> exists i, (i < wr_nsectors (vs_wr sl))%nat /\ s = vs_key sl i).
Proof.
  intro Hslot. unfold vs_sectors, vs_key.
  rewrite (vreq_sectors_spec (vs_req sl) s).
  by rewrite (vslot_nsectors_pin c p sl pin Hslot).
Qed.

(* WHAT THE CAPTURE DEPOSITS, in the slot's own vocabulary *)
Definition vslot_cache (sl : vslot) : gmap Z (list (bv 8)) :=
  list_to_map ((fun i => (vs_key sl i, wr_sector_bytes (vs_wr sl) i))
                 <$> seq 0 (wr_nsectors (vs_wr sl))).

Lemma vslot_vreq_cache (c : virtio_cfg) (p : nat) (sl : vslot)
    (pin : gmap Arch.pa (bv 8)) (mv : vmem) :
  slot_pin_ok c p sl pin -> mem_view pin mv ->
  vreq_cache mv (vs_req sl) = vslot_cache sl.
Proof.
  intros Hslot Hview. unfold vreq_cache, vreq_cache_of, vslot_cache, vs_key.
  rewrite (vslot_vreq_wr c p sl pin mv Hslot Hview).
  by rewrite (vslot_nsectors_pin c p sl pin Hslot).
Qed.

Lemma vslot_cache_lookup (sl : vslot) (i : nat) :
  (i < wr_nsectors (vs_wr sl))%nat ->
  vslot_cache sl !! vs_key sl i = Some (wr_sector_bytes (vs_wr sl) i).
Proof.
  intro Hi. unfold vslot_cache. apply elem_of_list_to_map.
  - rewrite <- list_fmap_compose.
    apply (NoDup_fmap_2_strong (vs_key sl)); [| apply NoDup_seq ].
    intros x y _ _ Hxy. exact (vs_key_inj sl x y Hxy).
  - apply list_elem_of_fmap. exists i. split; [reflexivity|].
    apply elem_of_seq. lia.
Qed.

Lemma vslot_cache_dom (sl : vslot) :
  dom (vslot_cache sl) = list_to_set (vs_key sl <$> seq 0 (wr_nsectors (vs_wr sl))).
Proof.
  unfold vslot_cache. rewrite dom_list_to_map_L, <- list_fmap_compose.
  reflexivity.
Qed.

(* ...and that domain IS the request's sector set, so the writethrough
   invariant's "everything cached belongs to the head request" is exactly
   "the cache is a sub-map of what the capture deposited". *)
Lemma vslot_cache_dom_sectors (c : virtio_cfg) (p : nat) (sl : vslot)
    (pin : gmap Arch.pa (bv 8)) :
  slot_pin_ok c p sl pin -> dom (vslot_cache sl) = vs_sectors sl.
Proof.
  intro Hslot. rewrite vslot_cache_dom.
  unfold vs_sectors, vreq_sectors, vs_key.
  by rewrite (vslot_nsectors_pin c p sl pin Hslot).
Qed.

(* a drain shrinks the cache, so the sub-map fact it needs survives it *)
Lemma vslot_cache_sub_delete (ca : gmap Z (list (bv 8))) (sl : vslot) (s : Z) :
  ca ⊆ vslot_cache sl -> delete s ca ⊆ vslot_cache sl.
Proof.
  intro Hsub. etransitivity; [ apply delete_subseteq | exact Hsub ].
Qed.

(* THE DRAIN'S IMAGE MOVE, in the slot's vocabulary: the permit index stays
   [wr_sector (vs_wr sl) i] even though the bytes now come out of the cache. *)
Lemma vslot_drain_image (sl : vslot) (i : nat) (dk : Z -> bv 8) :
  disk_write dk (virtio_sector_size * vs_key sl i) (wr_sector_bytes (vs_wr sl) i)
  = wr_apply (wr_sector (vs_wr sl) i) dk.
Proof.
  destruct (vs_is_out sl) eqn:Hout.
  - rewrite (vslot_wr_out sl Hout).
    replace (virtio_sector_size * vs_key sl i)
      with (vs_sector_off sl + virtio_sector_size * Z.of_nat i)
      by (unfold vs_key, vreq_key, vs_sector_off; lia).
    apply wr_sector_write.
  - assert (Hnone : vs_wr sl = None) by (unfold vs_wr; by rewrite Hout).
    rewrite Hnone, wr_sector_none, wr_apply_none, wr_sector_bytes_none.
    apply disk_write_nil.
Qed.

(* ---------------------------------------------------------------------- *)
(* THE SECTORS STILL TO DRAIN (sector-atomic-disk.md §6e, restated for the *)
(* write cache: claude-notes/projects/async-disk.md).                      *)
(*                                                                        *)
(* The request's single channel entry is INDEXED by this set: right after  *)
(* the capture it is every sector of the write, each DRAIN removes one,    *)
(* and the writethrough completion finds it empty -- which is exactly when *)
(* the sequential permit has unfolded down to its leaf.  A READ has no     *)
(* sectors, so it is empty from the start.  Derived from the slot and the  *)
(* device's CACHE DOMAIN ([S], i.e. [dom (VirtioModel.v_cache v)]), so     *)
(* nothing is recorded twice -- what used to be read off a landed set is   *)
(* now read off the entries the device is still holding.                   *)
(* ---------------------------------------------------------------------- *)
Definition vs_todo (sl : vslot) (S : gset Z) : gset nat :=
  filter (fun i => vs_key sl i ∈ S)
         (set_seq 0 (wr_nsectors (vs_wr sl)) : gset nat).

Lemma vs_todo_elem (sl : vslot) (S : gset Z) (i : nat) :
  i ∈ vs_todo sl S <-> (i < wr_nsectors (vs_wr sl))%nat /\ vs_key sl i ∈ S.
Proof.
  unfold vs_todo. rewrite elem_of_filter, elem_of_set_seq.
  split; [ intros [H1 H2]; split; [lia|exact H1]
         | intros [H1 H2]; split; [exact H2|lia] ].
Qed.

Lemma vs_todo_in (sl : vslot) (S : gset Z) (i : nat) :
  (i < wr_nsectors (vs_wr sl))%nat -> vs_key sl i ∈ S -> i ∈ vs_todo sl S.
Proof. intros H1 H2. apply vs_todo_elem. by split. Qed.

(* one DRAIN removes exactly its own sector -- and no other, because the
   sector keys are injective in the index *)
Lemma vs_todo_step (sl : vslot) (S : gset Z) (i : nat) :
  vs_todo sl (S ∖ {[ vs_key sl i ]}) = vs_todo sl S ∖ {[ i ]}.
Proof.
  apply set_eq. intro x.
  rewrite elem_of_difference, !vs_todo_elem, elem_of_difference,
          elem_of_singleton, elem_of_singleton.
  split.
  - intros [Hx [Hin Hne]]. split; [by split|].
    intros ->. by apply Hne.
  - intros [[Hx Hin] Hne]. split; [exact Hx|]. split; [exact Hin|].
    intro He. apply Hne. exact (vs_key_inj sl x i He).
Qed.

(* every sector drained: nothing left, so the entry is at the leaf *)
Lemma vs_todo_done (sl : vslot) (S : gset Z) :
  (forall i, (i < wr_nsectors (vs_wr sl))%nat -> vs_key sl i ∉ S) ->
  vs_todo sl S = ∅.
Proof.
  intro Hall. apply set_eq. intro x. rewrite vs_todo_elem, elem_of_empty.
  split; [| tauto]. intros [Hx Hin]. exact (Hall x Hx Hin).
Qed.

(* the empty cache is the leaf, whatever the request *)
Lemma vs_todo_empty (sl : vslot) : vs_todo sl ∅ = ∅.
Proof. apply vs_todo_done. intros i _. apply not_elem_of_empty. Qed.

(* RIGHT AFTER THE CAPTURE nothing has drained, so every sector is still to
   do -- the sequential permit is at its root. *)
Lemma vs_todo_full (sl : vslot) :
  vs_todo sl (dom (vslot_cache sl)) = set_seq 0 (wr_nsectors (vs_wr sl)).
Proof.
  apply set_eq. intro x. rewrite vs_todo_elem, elem_of_set_seq.
  rewrite vslot_cache_dom, elem_of_list_to_set, list_elem_of_fmap.
  split.
  - intros [Hx _]. lia.
  - intros Hx. assert (Hlt : (x < wr_nsectors (vs_wr sl))%nat) by lia.
    split; [exact Hlt|]. exists x. split; [reflexivity|].
    apply elem_of_seq. lia.
Qed.

(* THE REQUEST'S WHOLE SECTOR INDEX SET -- what the sequential permit's ROOT
   is indexed at, and what a freshly published request still owes.  A READ
   owes nothing, so this is empty for it.  ([PermInv.perm_deposit_kq] hands
   the client's permit out at exactly this set, which is why the publish site
   needs no conversion at all.) *)
Definition vs_all (sl : vslot) : gset nat :=
  set_seq 0 (wr_nsectors (vs_wr sl)).

Lemma vs_all_elem (sl : vslot) (i : nat) :
  i ∈ vs_all sl <-> (i < wr_nsectors (vs_wr sl))%nat.
Proof. unfold vs_all. rewrite elem_of_set_seq. lia. Qed.

(* what is still owed is always part of it *)
Lemma vs_todo_sub (sl : vslot) (S : gset Z) : vs_todo sl S ⊆ vs_all sl.
Proof.
  intros x Hx. apply vs_todo_elem in Hx as [Hlt _].
  exact (proj2 (vs_all_elem sl x) Hlt).
Qed.

(* ...and a READ's is empty outright *)
Lemma vs_all_read (sl : vslot) : vs_is_out sl = false -> vs_all sl = ∅.
Proof.
  intro Hin. apply set_eq. intro x.
  assert (Hz : wr_nsectors (vs_wr sl) = 0%nat)
    by (unfold vs_wr; rewrite Hin; reflexivity).
  split.
  - intro Hx. apply vs_all_elem in Hx. rewrite Hz in Hx. lia.
  - intro Hx. by apply elem_of_empty in Hx.
Qed.

(* -- THE SECTORS THAT HAVE ALREADY DRAINED, as the complement of what is
   still owed.  [VirtioProto.slot_pend_res] is indexed by the OWED set (the
   permit's own index), and [vs_torn] speaks about the LANDED one, so this is
   the one conversion between the two vocabularies. *)
Definition vs_kept (sl : vslot) (td : gset nat) : gset nat :=
  vs_all sl ∖ td.

(* AT THE PUBLISH nothing has landed *)
Lemma vs_kept_full (sl : vslot) : vs_kept sl (vs_all sl) = ∅.
Proof. unfold vs_kept. apply difference_diag_L. Qed.

(* ...AT THE COMPLETION everything has *)
Lemma vs_kept_nil (sl : vslot) : vs_kept sl ∅ = vs_all sl.
Proof. unfold vs_kept. apply difference_empty_L. Qed.

(* ...and ONE DRAIN moves exactly its own sector across *)
Lemma vs_kept_step (sl : vslot) (td : gset nat) (i : nat) :
  (i < wr_nsectors (vs_wr sl))%nat ->
  vs_kept sl (td ∖ {[ i ]}) = {[ i ]} ∪ vs_kept sl td.
Proof.
  intro Hi.
  assert (Hin : i ∈ vs_all sl) by exact (proj2 (vs_all_elem sl i) Hi).
  unfold vs_kept. apply set_eq. intro x.
  rewrite elem_of_union, elem_of_singleton, !elem_of_difference,
          elem_of_singleton.
  split.
  - intros [Hx Hn]. destruct (decide (x = i)) as [Heq|Hne]; [by left|].
    right. split; [exact Hx|]. intro Htd. apply Hn. by split.
  - intros [Heq|[Hx Hn]].
    + rewrite Heq. split; [exact Hin|]. intros [_ Hne]. by apply Hne.
    + split; [exact Hx|]. intros [Htd _]. by apply Hn.
Qed.

(* a READ owes nothing per-sector *)
Lemma vs_todo_read (sl : vslot) (S : gset Z) :
  vs_is_out sl = false -> vs_todo sl S = ∅.
Proof.
  intro Hin. apply vs_todo_done. intros i Hi.
  exfalso. unfold vs_wr in Hi. rewrite Hin in Hi.
  unfold wr_nsectors in Hi. lia.
Qed.

(* THE COMPLETION GATE, IN THE SLOT'S VOCABULARY: nothing left to drain is
   exactly [VirtioModel.virtio_complete_ok]'s writethrough disjointness. *)
Lemma vs_todo_nil_disj (c : virtio_cfg) (p : nat) (sl : vslot)
    (pin : gmap Arch.pa (bv 8)) (S : gset Z) :
  slot_pin_ok c p sl pin ->
  (vs_todo sl S = ∅ <-> vs_sectors sl ∩ S = ∅).
Proof.
  intro Hslot. split.
  - intro Hnil. apply set_eq. intro x. rewrite elem_of_empty.
    rewrite elem_of_intersection. split; [| tauto].
    intros [Hs Hx].
    apply (vs_sectors_spec c p sl pin x Hslot) in Hs as (i & Hi & ->).
    assert (Hin : i ∈ vs_todo sl S) by (apply vs_todo_in; done).
    rewrite Hnil in Hin. by apply elem_of_empty in Hin.
  - intro Hdisj. apply vs_todo_done. intros i Hi Hin.
    assert (Hs : vs_key sl i ∈ vs_sectors sl).
    { apply (vs_sectors_spec c p sl pin _ Hslot). by exists i. }
    assert (Hx : vs_key sl i ∈ vs_sectors sl ∩ S)
      by (apply elem_of_intersection; by split).
    rewrite Hdisj in Hx. by apply elem_of_empty in Hx.
Qed.

(* -- reading an image back as a byte list -- *)

Lemma vq_disk_read_length (dk : Z -> bv 8) (o : Z) (n : nat) :
  length (disk_read dk o n) = n.
Proof. unfold disk_read. by rewrite length_fmap, length_seq. Qed.

Lemma vq_disk_read_lookup (dk : Z -> bv 8) (o : Z) (n j : nat) :
  (j < n)%nat -> disk_read dk o n !! j = Some (dk (o + Z.of_nat j)).
Proof.
  intro Hj. unfold disk_read. rewrite list_lookup_fmap.
  rewrite (lookup_seq_lt 0 n j Hj). reflexivity.
Qed.

(* THE RE-READ IDENTITY: rewriting a window with what an image ALREADY holds
   there reproduces that image, provided the two agree outside the window.
   This is what turns a per-sector image move into a [disk_bytes] update of
   the block the publisher owns. *)
Lemma disk_write_read_range (dk dk' : Z -> bv 8) (o : Z) (n : nat) :
  (forall a : Z, a < o \/ o + Z.of_nat n <= a -> dk' a = dk a) ->
  disk_write dk o (disk_read dk' o n) = dk'.
Proof.
  intro Hout. apply functional_extensionality. intro a.
  destruct (decide (o <= a < o + Z.of_nat n)) as [Hin|Hno].
  - apply disk_write_in; [lia|].
    rewrite (vq_disk_read_lookup dk' o n (Z.to_nat (a - o)) ltac:(lia)).
    f_equal. f_equal. lia.
  - rewrite disk_write_out by (rewrite vq_disk_read_length; lia).
    symmetry. apply Hout. lia.
Qed.

(* ONE SECTOR OF THE SLOT'S WRITE stays inside the block, so re-reading the
   block after a landing is exactly the landing. *)
Lemma vs_sector_image (sl : vslot) (dk : Z -> bv 8) (i : nat) :
  length (vs_data sl) = vs_len sl ->
  disk_write dk (vs_sector_off sl)
    (disk_read (wr_apply (wr_sector (vs_wr sl) i) dk)
               (vs_sector_off sl) (vs_len sl))
  = wr_apply (wr_sector (vs_wr sl) i) dk.
Proof.
  intro Hdlen. apply disk_write_read_range. intros a Ha.
  destruct (vs_is_out sl) eqn:Hout.
  - rewrite (vslot_wr_out sl Hout). apply wr_sector_outside. rewrite Hdlen. lia.
  - assert (Hnone : vs_wr sl = None) by (unfold vs_wr; by rewrite Hout).
    rewrite Hnone, wr_sector_none, wr_apply_none. reflexivity.
Qed.

(* -- the torn content -- *)

Definition vs_torn (sl : vslot) (ld : gset nat) (bs : list (bv 8)) : Prop :=
  forall j : nat, (j < vs_len sl)%nat ->
    Nat.div j virtio_sector_bytes ∈ ld -> bs !! j = vs_data sl !! j.

(* nothing landed yet: no constraint at all *)
Lemma vs_torn_empty (sl : vslot) (bs : list (bv 8)) : vs_torn sl ∅ bs.
Proof. intros j _ Hj. exfalso. by apply elem_of_empty in Hj. Qed.

(* a READ never lands a sector, and its content is pinned outright *)
Lemma vs_torn_data (sl : vslot) (ld : gset nat) : vs_torn sl ld (vs_data sl).
Proof. intros j _ _. reflexivity. Qed.

(* THE PAYOFF: once every sector has landed, the block holds the payload --
   which is what the woken publisher is owed. *)
Lemma vs_torn_full (sl : vslot) (ld : gset nat) (bs : list (bv 8)) :
  length bs = vs_len sl -> length (vs_data sl) = vs_len sl ->
  (forall i, (i < sector_count (vs_len sl))%nat -> i ∈ ld) ->
  vs_torn sl ld bs -> bs = vs_data sl.
Proof.
  intros Hlen Hdlen Hall Htorn. apply list_eq. intro j.
  destruct (decide (j < vs_len sl)%nat) as [Hj|Hj].
  - apply Htorn; [exact Hj|]. apply Hall, sector_count_lt. exact Hj.
  - assert (Hb : bs !! j = None) by (apply lookup_ge_None_2; lia).
    assert (Hd : vs_data sl !! j = None) by (apply lookup_ge_None_2; lia).
    by rewrite Hb, Hd.
Qed.

(* THE STEP: landing sector [i] adds it to the landed set and moves the
   block's content by exactly that sector. *)
Lemma vs_torn_sector (sl : vslot) (dk : Z -> bv 8) (ld : gset nat) (i : nat) :
  vs_is_out sl = true -> length (vs_data sl) = vs_len sl ->
  vs_torn sl ld (disk_read dk (vs_sector_off sl) (vs_len sl)) ->
  vs_torn sl ({[ i ]} ∪ ld)
    (disk_read (wr_apply (wr_sector (vs_wr sl) i) dk)
               (vs_sector_off sl) (vs_len sl)).
Proof.
  intros Hout Hdlen Htorn j Hj Hmem.
  rewrite (vq_disk_read_lookup _ _ _ j Hj).
  rewrite (vslot_wr_out sl Hout).
  pose proof (sector_of_bounds j) as Hb.
  destruct (decide (Nat.div j virtio_sector_bytes = i)) as [Heq|Hne].
  - (* this sector just landed: the byte is the payload's *)
    rewrite <- Heq.
    rewrite (wr_sector_hit (vs_sector_off sl) (vs_data sl)
               (Nat.div j virtio_sector_bytes) _ dk);
      [| unfold virtio_sector_size, virtio_sector_bytes in *; lia
       | unfold virtio_sector_size, virtio_sector_bytes in *; lia ].
    assert (Hsx : is_Some (vs_data sl !! j))
      by (apply lookup_lt_is_Some_2; lia).
    destruct Hsx as [x Hx]. rewrite Hx. f_equal.
    apply (disk_write_in dk (vs_sector_off sl) (vs_data sl)
             (vs_sector_off sl + Z.of_nat j) x); [lia|].
    replace (Z.to_nat (vs_sector_off sl + Z.of_nat j - vs_sector_off sl))
      with j by lia. exact Hx.
  - (* some OTHER sector: the byte is unchanged, and it had already landed *)
    rewrite wr_sector_miss;
      [| destruct (Nat.lt_total (Nat.div j virtio_sector_bytes) i)
           as [Hlt|[He|Hgt]];
         [ left | exfalso; exact (Hne He) | right ];
         unfold virtio_sector_size, virtio_sector_bytes in *; lia ].
    rewrite <- (vq_disk_read_lookup dk (vs_sector_off sl) (vs_len sl) j Hj).
    apply Htorn; [exact Hj|].
    apply elem_of_union in Hmem as [Hmem|Hmem]; [|exact Hmem].
    exfalso. apply Hne. by apply elem_of_singleton in Hmem.
Qed.

(* ---------------------------------------------------------------------- *)
(* 2. The keyed protocol state and its obligation.                        *)
(* ---------------------------------------------------------------------- *)

(* THE KEYED PROTOCOL STATE.  Positions are [nat] here and never wrap; the
   driver keys everything by them.  The DEVICE does not: once it has popped
   an entry it holds the DESCRIPTOR HEAD, which is what the used ring reports
   and what xv6 indexes [disk.info[]] by.  [vp_fl] is that set of heads,
   carried as a field so it mirrors [VirtioModel.v_inflight] directly rather
   than being reconstructed from the slot map.

   THE COMPLETED SET IS NOT AN INTERVAL (tools/vtest/README.md finding 5):
   the device answers the requests it has taken in whatever order it finishes
   them, so [vp_srv] is an arbitrary subset of the POPPED positions.  What
   stays contiguous is what it has NOT taken: popping is in order, so [vp_lo]
   is the pop index and the untaken entries are exactly [[vp_lo, vp_np)] --
   the interval the ring's eight entries bound. *)
Record vproto := VProto {
  vp_nc   : nat;                                (* completions = used index *)
  vp_np   : nat;                                (* published count *)
  vp_lo   : nat;                                (* the POP index *)
  vp_nr   : nat;                                (* used indices READ so far *)
  vp_tk   : option nat;                         (* the latched position *)
  vp_srv  : gset nat;                           (* the positions COMPLETED *)
  (* THE HEADS IN FLIGHT, WITH THEIR PHASES: a mirror of
     [VirtioModel.v_inflight], keyed by head like the device's own map, so
     that the device's per-step progress -- which transaction it has made
     for a request -- is a fact the protocol can read off directly. *)
  vp_fl   : gmap (bv 16) vphase;                (* heads popped, not done *)
  vp_ring : nat -> bv 16;                       (* the eight ring cells *)
  vp_pend : gmap nat vslot;                     (* dom = [0,np) minus srv *)
  vp_done : gmap nat vslot;                     (* completed, not reclaimed *)
  vp_uix  : gmap nat nat;                       (* position -> used index *)
  vp_pin  : gmap nat (gmap Arch.pa (bv 8));     (* per-slot pins *)
}.

Definition vp_slots (pr : vproto) : gmap nat vslot :=
  vp_pend pr ∪ vp_done pr.

(* the control region this state pins: the published index plus every pin *)
Definition pins_union (pins : gmap nat (gmap Arch.pa (bv 8)))
  : gmap Arch.pa (bv 8) :=
  map_fold (fun _ pin acc => pin ∪ acc) ∅ pins.

Definition vproto_ctl (c : virtio_cfg) (pr : vproto) : gmap Arch.pa (bv 8) :=
  avail_idx_bytes c (vp_np pr) ∪ ring_bytes c (vp_ring pr)
    ∪ pins_union (vp_pin pr).

Record vproto_ok (c : virtio_cfg) (pr : vproto) (D : gset Arch.pa) : Prop := {
  vpo_qnum : vc_qnum c = Z_to_bv 32 8;
  vpo_live : virtio_live c = true;
  (* THE WINDOW, in the shape the POP/COMPLETE SPLIT gives it.  Positions run
     [0 .. vp_np); the device has POPPED the ones below [vp_lo] and COMPLETED
     the ones in [vp_srv].  Popping is in order, so the popped positions are
     an interval and the entries the device has not taken are exactly
     [[vp_lo, vp_np)] -- which is what bounds the live window by the ring's
     eight entries and makes [wrap16] injective on it ([vproto_wrap_inj]).
     The width bound is not assumed at the publish: it is DERIVED there, from
     the fact that position [lo + 8] would pin the same ring entry as [lo]. *)
  (* A POSITION IS COMPLETED ONLY IF IT WAS POPPED.  This replaces the old
     [vpo_lo_srv] ("everything below the watermark is served"), which the
     split makes false: below the pop index a request may still be in flight. *)
  vpo_srv_lo : forall q, q ∈ vp_srv pr -> (q < vp_lo pr)%nat;
  (* POINTWISE, not [dom = set_seq 0 np ∖ srv]: the set form puts
     [set_seq 0 (S np)] in every publish obligation, and any conversion that
     touches it unfolds the sequence into a gset union and then into the map
     representation -- minutes per build.  The iff says the same thing and
     never builds a set. *)
  vpo_pend_dom : forall q,
      q ∈ dom (vp_pend pr) <-> ((q < vp_np pr)%nat /\ q ∉ vp_srv pr);
  vpo_lo_np : (vp_lo pr <= vp_np pr)%nat;
  vpo_win : (vp_np pr - vp_lo pr <= 8)%nat;
  (* THE IN-FLIGHT MAP IS KEYED BY EXACTLY THE POPPED, UNCOMPLETED SLOTS'
     HEADS.  This is what ties the driver's position keying to the device's
     head keying, and [spo_ring] is what makes the head of a position well
     defined. *)
  vpo_fl_slots : forall h,
      h ∈ dom (vp_fl pr)
      <-> (exists q sl, (q < vp_lo pr)%nat /\ vp_pend pr !! q = Some sl
                        /\ vs_hd sl = h);
  (* THE PARSED REQUEST IS THE SLOT'S: the fetch read the chain through the
     pin, and the pin determines it ([spo_req]).  From here on every device
     transaction is a function of the slot alone. *)
  vpo_fl_req : forall q sl ph r,
      vp_pend pr !! q = Some sl -> vp_fl pr !! vs_hd sl = Some ph ->
      vphase_req ph = Some r -> r = vs_req sl;
  (* ONE REQUEST PUSHES AT A TIME ([VirtioModel.virtio_push_ok]): the used
     element written at the current used index belongs to exactly one head
     until that head bumps the index.  This is what lets the completion find
     ITS element at [vp_nc]. *)
  vpo_pushed_uniq : forall h1 h2 r1 r2,
      vp_fl pr !! h1 = Some (PhPushed r1) -> vp_fl pr !! h2 = Some (PhPushed r2) ->
      h1 = h2;
  (* DISTINCT OUTSTANDING REQUESTS HAVE DISTINCT HEADS.  This is what makes
     the head a NAME for a request rather than merely a label, and the driver
     is what guarantees it: [alloc3_desc] hands out descriptors that no live
     chain holds.  It is discharged at the PUBLISH, where the allocator's
     freshness is in hand. *)
  vpo_hd_inj : forall p q slp slq,
      p <> q -> vp_slots pr !! p = Some slp -> vp_slots pr !! q = Some slq ->
      vs_hd slp <> vs_hd slq;
  (* THE RING CELL OF AN UNTAKEN POSITION NAMES ITS HEAD.  Only the untaken
     ones: once the device has popped an entry the cell is dead and the
     driver may reuse the slot, which is exactly what this scoping buys. *)
  vpo_ring : forall p sl,
      (vp_lo pr <= p < vp_np pr)%nat -> vp_pend pr !! p = Some sl ->
      vp_ring pr (p `mod` 8)%nat = vs_hd sl;
  (* the used index counts completions, and each served position has its own *)
  vpo_nc : vp_nc pr = size (vp_srv pr);
  vpo_uix_dom : dom (vp_uix pr) = vp_srv pr;
  (* THE USED RING NEVER OVERWRITES AN UNREAD ELEMENT.  [vp_nr] is how far the
     driver's interrupt handler has walked; the records it has NOT read are
     exactly the used indices from there to the completion count, and they
     are exactly the unreclaimed [vp_done] entries.  With that,
     [vproto_unread_lt8] bounds the gap by the ring's eight elements -- no
     completion can land on one the driver still owes a look. *)
  vpo_nr_nc : (vp_nr pr <= vp_nc pr)%nat;
  vpo_done_uix : forall k,
      k ∈ dom (vp_done pr)
      <-> (exists u, vp_uix pr !! k = Some u /\ (vp_nr pr <= u)%nat);
  vpo_uix_lt : forall q u, vp_uix pr !! q = Some u -> (u < vp_nc pr)%nat;
  vpo_uix_inj : forall q1 q2 u,
      vp_uix pr !! q1 = Some u -> vp_uix pr !! q2 = Some u -> q1 = q2;
  (* ...and every used index below the count is SOME position's: that is what
     lets the interrupt handler, which walks used indices, name the position
     it is looking at *)
  vpo_uix_surj : forall u, (u < vp_nc pr)%nat ->
      exists q, vp_uix pr !! q = Some u;
  (* the capture latch names a request that is still outstanding *)
  vpo_tk : forall q, vp_tk pr = Some q -> q ∈ dom (vp_pend pr);
  vpo_done_lt : forall p, p ∈ dom (vp_done pr) -> p ∈ vp_srv pr;
  vpo_pin_dom : dom (vp_pin pr) = dom (vp_pend pr) ∪ dom (vp_done pr);
  vpo_slot : forall p sl pin,
      vp_slots pr !! p = Some sl -> vp_pin pr !! p = Some pin ->
      slot_pin_ok c p sl pin;
  (* footprints: pairwise disjoint, self-disjoint (a slot's writable bytes
     are not its own pin), and away from the standing regions *)
  vpo_fp_disj : forall p q slp slq pinp pinq,
      p <> q ->
      vp_slots pr !! p = Some slp -> vp_pin pr !! p = Some pinp ->
      vp_slots pr !! q = Some slq -> vp_pin pr !! q = Some pinq ->
      slot_fp slp pinp ## slot_fp slq pinq;
  vpo_wr_pin : forall p sl pin,
      vp_slots pr !! p = Some sl -> vp_pin pr !! p = Some pin ->
      slot_wr sl ## dom pin;
  (* A REQUEST'S BYTES ARE ITS OWN: they miss the published index, the ring
     cells (which belong to the lease now, not to any request) and the whole
     used page. *)
  vpo_standing : forall p sl pin,
      vp_slots pr !! p = Some sl -> vp_pin pr !! p = Some pin ->
      slot_fp sl pin ## (avail_idx_dom c ∪ ring_cells_dom c ∪ used_page_pas c);
  vpo_idx_used : avail_idx_dom c ## used_page_pas c;
  (* the ring cells are on the avail page, disjoint from the index and from
     the used page *)
  vpo_ring_idx : ring_cells_dom c ## avail_idx_dom c;
  vpo_ring_used : ring_cells_dom c ## used_page_pas c;
  (* everything inside the lease *)
  vpo_fp_D : forall p sl pin,
      vp_slots pr !! p = Some sl -> vp_pin pr !! p = Some pin ->
      slot_fp sl pin ⊆ D;
  vpo_used_D : used_page_pas c ⊆ D;
  vpo_idx_D : avail_idx_dom c ⊆ D;
  vpo_ring_D : ring_cells_dom c ⊆ D;
}.

(* a completed position was popped, and popping only reaches what was
   published -- so the old field's statement survives as a derived fact *)
Lemma vpo_srv_np (c : virtio_cfg) (pr : vproto) (D : gset Arch.pa) :
  vproto_ok c pr D -> forall q, q ∈ vp_srv pr -> (q < vp_np pr)%nat.
Proof.
  intros Hok q Hq.
  pose proof (vpo_srv_lo _ _ _ Hok q Hq).
  pose proof (vpo_lo_np _ _ _ Hok). lia.
Qed.

(* pend and done never overlap: done is served, pend is exactly what is not *)
Lemma vproto_pend_done_disj (c : virtio_cfg) (pr : vproto) (D : gset Arch.pa) :
  vproto_ok c pr D -> dom (vp_pend pr) ## dom (vp_done pr).
Proof.
  intro Hok. apply elem_of_disjoint. intros x Hx Hy.
  apply (vpo_pend_dom _ _ _ Hok) in Hx as [_ Hns].
  exact (Hns (vpo_done_lt _ _ _ Hok x Hy)).
Qed.

(* the completion count never runs past the published one *)
Lemma vproto_ncnp (c : virtio_cfg) (pr : vproto) (D : gset Arch.pa) :
  vproto_ok c pr D -> (vp_nc pr <= vp_np pr)%nat.
Proof.
  intro Hok. rewrite (vpo_nc _ _ _ Hok).
  transitivity (size (set_seq 0 (vp_np pr) : gset nat)).
  - apply subseteq_size. intros q Hq. apply elem_of_set_seq.
    pose proof (vpo_srv_np _ _ _ Hok q Hq). lia.
  - by rewrite size_set_seq.
Qed.

(* A PENDING POSITION IS PUBLISHED -- and that is all.  It used to be at or
   above the watermark too, but the pop/complete split makes that false: a
   request the device has POPPED and not yet completed is still pending, and
   sits BELOW the pop index. *)
Lemma vproto_pend_win (c : virtio_cfg) (pr : vproto) (D : gset Arch.pa)
    (q : nat) :
  vproto_ok c pr D -> q ∈ dom (vp_pend pr) -> (q < vp_np pr)%nat.
Proof.
  intros Hok Hq. by apply (vpo_pend_dom _ _ _ Hok) in Hq as [Hlt _].
Qed.

(* THE INJECTIVITY the [bv 16] side needs, and the only thing the window
   bound is for: two distinct positions of one live window never wrap onto
   the same available-ring index. *)
Lemma vproto_wrap_inj (c : virtio_cfg) (pr : vproto) (D : gset Arch.pa)
    (q1 q2 : nat) :
  vproto_ok c pr D ->
  (vp_lo pr <= q1 <= vp_np pr)%nat -> (vp_lo pr <= q2 <= vp_np pr)%nat ->
  wrap16 q1 = wrap16 q2 -> q1 = q2.
Proof.
  intros Hok H1 H2 Heq.
  pose proof (vpo_win _ _ _ Hok) as Hw.
  destruct (Nat.lt_total q1 q2) as [Hlt|[He|Hgt]]; [| exact He |].
  - exfalso. exact (wrap16_inj_window q1 q2 Hlt ltac:(lia) Heq).
  - exfalso. exact (wrap16_inj_window q2 q1 Hgt ltac:(lia) (eq_sym Heq)).
Qed.

(* each slot's pin is inside the control map *)
Lemma pins_union_lookup (pins : gmap nat (gmap Arch.pa (bv 8))) (p : nat)
    (pin : gmap Arch.pa (bv 8)) :
  (forall q1 q2 m1 m2, q1 <> q2 -> pins !! q1 = Some m1 -> pins !! q2 = Some m2 ->
     dom m1 ## dom m2) ->
  pins !! p = Some pin -> pin ⊆ pins_union pins.
Proof.
  revert p pin. unfold pins_union.
  apply (map_fold_weak_ind
           (fun (acc : gmap Arch.pa (bv 8)) (m : gmap nat (gmap Arch.pa (bv 8))) =>
              forall (p : nat) (pin : gmap Arch.pa (bv 8)),
                (forall q1 q2 m1 m2, q1 <> q2 -> m !! q1 = Some m1 ->
                   m !! q2 = Some m2 -> dom m1 ## dom m2) ->
                m !! p = Some pin -> pin ⊆ acc)).
  - intros p pin _ Hp. rewrite lookup_empty in Hp. discriminate.
  - intros i x m r Hi IH p pin Hdisj Hp.
    destruct (decide (p = i)) as [->|Hne].
    + rewrite lookup_insert_eq in Hp. injection Hp as <-. apply map_union_subseteq_l.
    + rewrite lookup_insert_ne in Hp by congruence.
      assert (Hsub : pin ⊆ r).
      { apply (IH p pin); [| exact Hp ].
        intros q1 q2 m1 m2 Hq Hm1 Hm2. apply (Hdisj q1 q2).
        - exact Hq.
        - rewrite lookup_insert_ne; [exact Hm1|].
          intros Hc. rewrite <- Hc, Hi in Hm1. discriminate.
        - rewrite lookup_insert_ne; [exact Hm2|].
          intros Hc. rewrite <- Hc, Hi in Hm2. discriminate. }
      apply virtio_ctl_union; [| exact Hsub ].
      apply (Hdisj i p x pin).
      * congruence.
      * apply lookup_insert_eq.
      * rewrite lookup_insert_ne; [exact Hp|]. congruence.
Qed.

(* the dual direction, needed to keep the device's writes off the pins *)
Lemma pins_union_dom_inv (pins : gmap nat (gmap Arch.pa (bv 8))) (a : Arch.pa) :
  a ∈ dom (pins_union pins) ->
  exists q m, pins !! q = Some m /\ a ∈ dom m.
Proof.
  revert a. unfold pins_union.
  apply (map_fold_weak_ind
           (fun (acc : gmap Arch.pa (bv 8)) (m : gmap nat (gmap Arch.pa (bv 8))) =>
              forall a : Arch.pa, a ∈ dom acc ->
                exists q mq, m !! q = Some mq /\ a ∈ dom mq)).
  - intros a Ha. rewrite dom_empty_L in Ha. exfalso.
    exact (proj1 (elem_of_empty a) Ha).
  - intros i x m r Hi IH a Ha. rewrite dom_union_L in Ha.
    apply elem_of_union in Ha as [Ha|Ha].
    + exists i, x. split; [apply lookup_insert_eq | exact Ha].
    + destruct (IH a Ha) as (q & mq & Hq & Hmq). exists q, mq. split; [|exact Hmq].
      rewrite lookup_insert_ne; [exact Hq|].
      intros Hc. rewrite <- Hc, Hi in Hq. discriminate.
Qed.

(* joining one more pin, and peeling one off: both need pairwise disjointness
   (the fold only commutes there) *)
Lemma pins_union_insert (pins : gmap nat (gmap Arch.pa (bv 8))) (p : nat)
    (pin : gmap Arch.pa (bv 8)) :
  pins !! p = None ->
  (forall q1 q2 m1 m2, q1 <> q2 ->
     <[ p := pin ]> pins !! q1 = Some m1 -> <[ p := pin ]> pins !! q2 = Some m2 ->
     m1 ##ₘ m2) ->
  pins_union (<[ p := pin ]> pins) = pin ∪ pins_union pins.
Proof.
  intros Hp Hdisj. unfold pins_union.
  assert (Hcomm : forall (j1 j2 : nat) (z1 z2 y : gmap Arch.pa (bv 8)),
            j1 <> j2 ->
            <[ p := pin ]> pins !! j1 = Some z1 ->
            <[ p := pin ]> pins !! j2 = Some z2 ->
            z1 ∪ (z2 ∪ y) = z2 ∪ (z1 ∪ y)).
  { intros j1 j2 z1 z2 y Hj Hz1 Hz2. rewrite !map_union_assoc. f_equal.
    apply map_union_comm. exact (Hdisj j1 j2 z1 z2 Hj Hz1 Hz2). }
  exact (map_fold_insert_L
           (fun (_ : nat) (m0 acc : gmap Arch.pa (bv 8)) => m0 ∪ acc)
           ∅ p pin pins Hcomm Hp).
Qed.

Lemma pins_union_delete (pins : gmap nat (gmap Arch.pa (bv 8))) (p : nat)
    (pin : gmap Arch.pa (bv 8)) :
  pins !! p = Some pin ->
  (forall q1 q2 m1 m2, q1 <> q2 -> pins !! q1 = Some m1 -> pins !! q2 = Some m2 ->
     m1 ##ₘ m2) ->
  pins_union pins = pin ∪ pins_union (delete p pins).
Proof.
  intros Hp Hdisj.
  assert (Hpins : <[ p := pin ]> (delete p pins) = pins)
    by (apply insert_delete_id; exact Hp).
  transitivity (pins_union (<[ p := pin ]> (delete p pins)));
    [ rewrite Hpins; reflexivity | ].
  apply pins_union_insert; [ apply lookup_delete_eq | ].
  rewrite Hpins. exact Hdisj.
Qed.

(* -- reading the protocol state's own bookkeeping -- *)

Lemma vproto_pend_slot (pr : vproto) (p : nat) (sl : vslot) :
  vp_pend pr !! p = Some sl -> vp_slots pr !! p = Some sl.
Proof. intro H. unfold vp_slots. apply lookup_union_Some_l. exact H. Qed.

Lemma vproto_slot_dom (c : virtio_cfg) (pr : vproto) (D : gset Arch.pa) :
  vproto_ok c pr D -> dom (vp_pin pr) = dom (vp_slots pr).
Proof.
  intro Hok. unfold vp_slots. rewrite dom_union_L. exact (vpo_pin_dom _ _ _ Hok).
Qed.

Lemma vproto_slot_of_pin (c : virtio_cfg) (pr : vproto) (D : gset Arch.pa)
    (p : nat) (pin : gmap Arch.pa (bv 8)) :
  vproto_ok c pr D -> vp_pin pr !! p = Some pin ->
  exists sl, vp_slots pr !! p = Some sl.
Proof.
  intros Hok Hpin.
  assert (Hd : p ∈ dom (vp_slots pr)).
  { rewrite <- (vproto_slot_dom c pr D Hok). apply elem_of_dom. exists pin. exact Hpin. }
  apply elem_of_dom in Hd. exact Hd.
Qed.

Lemma vproto_pins_disj (c : virtio_cfg) (pr : vproto) (D : gset Arch.pa) :
  vproto_ok c pr D ->
  forall q1 q2 m1 m2, q1 <> q2 ->
    vp_pin pr !! q1 = Some m1 -> vp_pin pr !! q2 = Some m2 -> m1 ##ₘ m2.
Proof.
  intros Hok q1 q2 m1 m2 Hne H1 H2.
  destruct (vproto_slot_of_pin c pr D q1 m1 Hok H1) as [sl1 Hs1].
  destruct (vproto_slot_of_pin c pr D q2 m2 Hok H2) as [sl2 Hs2].
  pose proof (vpo_fp_disj _ _ _ Hok q1 q2 sl1 sl2 m1 m2 Hne Hs1 H1 Hs2 H2) as Hfp.
  apply map_disjoint_dom.
  apply (gset_disj_mono (dom m1) (slot_fp sl1 m1) (dom m2) (slot_fp sl2 m2));
    [ apply slot_fp_pin | apply slot_fp_pin | exact Hfp ].
Qed.

Lemma vproto_pin_ctl (c : virtio_cfg) (pr : vproto) (D : gset Arch.pa)
    (p : nat) (pin : gmap Arch.pa (bv 8)) :
  vproto_ok c pr D -> vp_pin pr !! p = Some pin ->
  pin ⊆ vproto_ctl c pr.
Proof.
  intros Hok Hpin.
  assert (Hsub : pin ⊆ pins_union (vp_pin pr)).
  { apply (pins_union_lookup _ p); [| exact Hpin ].
    intros q1 q2 m1 m2 Hne H1 H2. apply map_disjoint_dom.
    exact (vproto_pins_disj c pr D Hok q1 q2 m1 m2 Hne H1 H2). }
  unfold vproto_ctl. apply virtio_ctl_union; [| exact Hsub ].
  destruct (vproto_slot_of_pin c pr D p pin Hok Hpin) as [sl Hs].
  pose proof (vpo_standing _ _ _ Hok p sl pin Hs Hpin) as Hst.
  apply gset_disj_sym.
  apply (gset_disj_mono (dom pin) (slot_fp sl pin)
           (dom (avail_idx_bytes c (vp_np pr) ∪ ring_bytes c (vp_ring pr)))
           (avail_idx_dom c ∪ ring_cells_dom c ∪ used_page_pas c));
    [ apply slot_fp_pin | | exact Hst ].
  rewrite dom_union_L, avail_idx_bytes_dom. apply union_least.
  - etransitivity; [apply union_subseteq_l | apply union_subseteq_l].
  - etransitivity; [apply ring_bytes_dom |].
    etransitivity; [apply union_subseteq_r | apply union_subseteq_l].
Qed.

Lemma vproto_ctl_idx (c : virtio_cfg) (pr : vproto) (D : gset Arch.pa) :
  vproto_ok c pr D ->
  read_bytes (vproto_ctl c pr) (avail_idx_pa c) 2 = Some (wrap16 (vp_np pr)).
Proof.
  intros _. unfold vproto_ctl.
  apply (read_bytes_mono (avail_idx_bytes c (vp_np pr)));
    [ etransitivity; apply map_union_subseteq_l | apply avail_idx_bytes_read ].
Qed.

(* THE window fact, from separation instead of arithmetic: every slot in
   flight pins its own avail-ring entry, the pins are disjoint, and there are
   only 8 ring entries -- so the window [min slot, np) has width at most 8,
   and in particular [np - nc <= 8]. *)
(* THE COMPLETION COUNT NEVER RUNS AHEAD OF THE POP INDEX -- the other way
   round from before the split, and for the obvious reason: the device
   completes only what it has taken.  [vpo_srv_lo] puts every completed
   position below [vp_lo], and each was counted once. *)
Lemma vproto_nc_lo (c : virtio_cfg) (pr : vproto) (D : gset Arch.pa) :
  vproto_ok c pr D -> (vp_nc pr <= vp_lo pr)%nat.
Proof.
  intro Hok. rewrite (vpo_nc _ _ _ Hok).
  transitivity (size (set_seq 0 (vp_lo pr) : gset nat));
    [| by rewrite size_set_seq ].
  apply subseteq_size. intros q Hq.
  apply elem_of_set_seq. split; [lia|].
  exact (vpo_srv_lo _ _ _ Hok q Hq).
Qed.

(* TWO LIVE REQUESTS NEVER SHARE A DESCRIPTOR HEAD, and a head is an index
   below eight -- which is what bounds the live requests.  The old lemma here
   said two live POSITIONS never share a ring entry; the ring cells belonging
   to the lease rather than to a request makes that false on purpose, and the
   head is the exclusive name that replaces it. *)
Lemma vproto_hd_lt8 (c : virtio_cfg) (pr : vproto) (D : gset Arch.pa)
    (p : nat) (sl : vslot) :
  vproto_ok c pr D -> vp_slots pr !! p = Some sl -> bv_unsigned (vs_hd sl) < 8.
Proof.
  intros Hok Hs.
  assert (Hpd : p ∈ dom (vp_pin pr))
    by (rewrite (vproto_slot_dom _ _ _ Hok); apply elem_of_dom; by exists sl).
  apply elem_of_dom in Hpd as [pin Hpin].
  exact (spo_hd _ _ _ _ (vpo_slot _ _ _ Hok p sl pin Hs Hpin)).
Qed.

(* ---------------------------------------------------------------------- *)
(* THE USED INDEX'S POSITION, AS A FUNCTION.                              *)
(*                                                                        *)
(*   [vpo_uix_surj] says every used index below the count belongs to some  *)
(*   position; this computes WHICH, which is what a counting argument      *)
(*   needs (and what the interrupt handler wants when it walks the ring).  *)
(*   The map is injective on values, so the filtered domain has at most    *)
(*   one element and the choice is not a choice at all.                    *)
(* ---------------------------------------------------------------------- *)
Definition uix_inv (m : gmap nat nat) (u : nat) : nat :=
  from_option id 0%nat
    (head (List.filter (fun k => bool_decide (m !! k = Some u))
                       (elements (dom m)))).

Lemma uix_inv_spec (m : gmap nat nat) (k u : nat) :
  (forall q1 q2, m !! q1 = Some u -> m !! q2 = Some u -> q1 = q2) ->
  m !! k = Some u -> uix_inv m u = k.
Proof.
  intros Hinj Hk. unfold uix_inv.
  assert (Hin : k ∈ List.filter (fun q => bool_decide (m !! q = Some u))
                                (elements (dom m))).
  { apply list_elem_of_In, filter_In. split.
    - apply list_elem_of_In, elem_of_elements, elem_of_dom. by exists u.
    - by apply bool_decide_eq_true. }
  destruct (head (List.filter (fun q => bool_decide (m !! q = Some u))
                              (elements (dom m)))) as [x|] eqn:Hh; cbn.
  - assert (Hx : x ∈ List.filter (fun q => bool_decide (m !! q = Some u))
                                 (elements (dom m))).
    { destruct (List.filter (fun q => bool_decide (m !! q = Some u))
                            (elements (dom m))) as [|y l]; [discriminate|].
      cbn in Hh. injection Hh as <-. apply list_elem_of_here. }
    apply list_elem_of_In, filter_In in Hx as [_ Hxb].
    apply bool_decide_eq_true in Hxb. exact (Hinj x k Hxb Hk).
  - exfalso. destruct (List.filter (fun q => bool_decide (m !! q = Some u))
                                   (elements (dom m))) as [|y l];
      [ by apply elem_of_nil in Hin | discriminate ].
Qed.

(* ---------------------------------------------------------------------- *)
(* AT MOST EIGHT COMPLETIONS ARE UNREAD.                                  *)
(*                                                                        *)
(*   Each used index the driver has not read names a DONE position, those  *)
(*   positions are distinct, each still pins its own available-ring entry, *)
(*   and there are eight entries -- so a ninth would collide.  With one    *)
(*   more live position in hand (the one a completion is about to answer)  *)
(*   the gap is strictly under eight, which is what says the completion's  *)
(*   used element cannot land on one the driver still owes a look.          *)
(* ---------------------------------------------------------------------- *)
Lemma vproto_unread_lt8 (c : virtio_cfg) (pr : vproto) (D : gset Arch.pa)
    (p : nat) :
  vproto_ok c pr D -> p ∈ dom (vp_pend pr) ->
  (vp_nc pr - vp_nr pr < 8)%nat.
Proof.
  intros Hok Hp.
  destruct (decide (vp_nc pr - vp_nr pr < 8)%nat) as [Hlt|Hge]; [exact Hlt|].
  exfalso.
  (* the eight unread indices, plus the position about to be answered *)
  pose (g := fun j : nat =>
               if bool_decide (j = 8%nat) then p
               else uix_inv (vp_uix pr) (vp_nr pr + j)%nat).
  assert (Hgdone : forall j, (j < 8)%nat -> g j ∈ dom (vp_done pr)
                             /\ vp_uix pr !! (g j) = Some (vp_nr pr + j)%nat).
  { intros j Hj. unfold g. rewrite bool_decide_eq_false_2 by lia.
    destruct (vpo_uix_surj _ _ _ Hok (vp_nr pr + j)%nat ltac:(lia)) as [k Hk].
    rewrite (uix_inv_spec (vp_uix pr) k (vp_nr pr + j)%nat
               (fun q1 q2 H1 H2 => vpo_uix_inj _ _ _ Hok q1 q2 _ H1 H2) Hk).
    split; [| exact Hk ].
    apply (vpo_done_uix _ _ _ Hok). exists (vp_nr pr + j)%nat.
    split; [exact Hk | lia]. }
  (* they are pairwise distinct: distinct used indices, and [p] is pending *)
  assert (Hgne : forall j1 j2, (j1 < 9)%nat -> (j2 < 9)%nat -> j1 <> j2 ->
                   g j1 <> g j2).
  { intros j1 j2 H1 H2 Hne Heq.
    assert (Hgp : g 8%nat = p)
      by (unfold g; by rewrite bool_decide_eq_true_2).
    assert (Hpnd : p ∉ dom (vp_done pr)).
    { destruct (proj1 (vpo_pend_dom _ _ _ Hok p) Hp) as [_ Hns].
      intro Hc. exact (Hns (vpo_done_lt _ _ _ Hok p Hc)). }
    destruct (decide (j1 = 8%nat)) as [->|Hn1];
      destruct (decide (j2 = 8%nat)) as [->|Hn2]; [ lia | | | ].
    - destruct (Hgdone j2 ltac:(lia)) as [Hd2 _].
      rewrite Hgp in Heq. rewrite <- Heq in Hd2. exact (Hpnd Hd2).
    - destruct (Hgdone j1 ltac:(lia)) as [Hd1 _].
      rewrite Hgp in Heq. rewrite Heq in Hd1. exact (Hpnd Hd1).
    - destruct (Hgdone j1 ltac:(lia)) as [_ Hu1].
      destruct (Hgdone j2 ltac:(lia)) as [_ Hu2].
      rewrite Heq in Hu1. rewrite Hu1 in Hu2. injection Hu2 as Hu2. lia. }
  (* each has a pin, so residues mod 8 are distinct -- and nine of them
     cannot be *)
  assert (Hgpin : forall j, (j < 9)%nat -> exists sl pin,
            vp_slots pr !! (g j) = Some sl /\ vp_pin pr !! (g j) = Some pin).
  { intros j Hj.
    assert (Hdomj : g j ∈ dom (vp_pend pr) ∪ dom (vp_done pr)).
    { destruct (decide (j = 8%nat)) as [->|Hn].
      - unfold g. rewrite bool_decide_eq_true_2 by reflexivity.
        by apply elem_of_union_l.
      - apply elem_of_union_r. exact (proj1 (Hgdone j ltac:(lia))). }
    assert (Hpd : g j ∈ dom (vp_pin pr))
      by (rewrite (vpo_pin_dom _ _ _ Hok); exact Hdomj).
    assert (Hsd : g j ∈ dom (vp_slots pr))
      by (rewrite <- (vproto_slot_dom _ _ _ Hok); exact Hpd).
    apply elem_of_dom in Hpd as [pin Hpin].
    apply elem_of_dom in Hsd as [sl Hsl].
    by exists sl, pin. }
  (* NINE LIVE POSITIONS, EIGHT RING ENTRIES.  The residues are distinct
     (two live positions never share an entry), so the nine of them embed in
     the eight residues -- which a length count refutes. *)
  (* NINE LIVE REQUESTS, EIGHT DESCRIPTOR HEADS.  Distinct live requests have
     distinct heads ([vpo_hd_inj]) and a head is an index below eight
     ([vproto_hd_lt8]), so nine of them embed in eight -- which a length count
     refutes.  (This used to count ring-entry residues; the ring cells belong
     to the lease now, so two live positions MAY share one.) *)
  pose (res := fun k : nat =>
                 match vp_slots pr !! k with
                 | Some sl => Z.to_nat (bv_unsigned (vs_hd sl))
                 | None => 0%nat
                 end).
  assert (Hresinj : forall j1 j2, (j1 < 9)%nat -> (j2 < 9)%nat ->
                      res (g j1) = res (g j2) -> j1 = j2).
  { intros j1 j2 H1 H2 Hr.
    destruct (decide (j1 = j2)) as [->|Hne]; [reflexivity|]. exfalso.
    destruct (Hgpin j1 H1) as (sl1 & pin1 & Hs1 & Hp1).
    destruct (Hgpin j2 H2) as (sl2 & pin2 & Hs2 & Hp2).
    apply (vpo_hd_inj _ _ _ Hok (g j1) (g j2) sl1 sl2
             (Hgne j1 j2 H1 H2 Hne) Hs1 Hs2).
    unfold res in Hr. rewrite Hs1, Hs2 in Hr.
    apply bv_eq.
    pose proof (vproto_hd_lt8 c pr D _ sl1 Hok Hs1).
    pose proof (vproto_hd_lt8 c pr D _ sl2 Hok Hs2).
    pose proof (bv_unsigned_in_range _ (vs_hd sl1)).
    pose proof (bv_unsigned_in_range _ (vs_hd sl2)). lia. }
  assert (Hnd : NoDup ((fun j => res (g j)) <$> seq 0 9)).
  { apply (NoDup_fmap_2_strong (fun j => res (g j))); [| apply NoDup_seq ].
    intros x y Hx Hy Hxy. apply elem_of_seq in Hx. apply elem_of_seq in Hy.
    exact (Hresinj x y ltac:(lia) ltac:(lia) Hxy). }
  assert (Hsub : forall x, x ∈ ((fun j => res (g j)) <$> seq 0 9) ->
                   x ∈ seq 0 8).
  { intros x Hx. apply list_elem_of_fmap in Hx as (j & -> & Hj).
    apply elem_of_seq. apply elem_of_seq in Hj.
    destruct (Hgpin j ltac:(lia)) as (slj & pinj & Hsj & _).
    unfold res. rewrite Hsj.
    pose proof (vproto_hd_lt8 c pr D _ slj Hok Hsj).
    pose proof (bv_unsigned_in_range _ (vs_hd slj)). lia. }
  pose proof (submseteq_length _ _ (NoDup_submseteq _ _ Hnd Hsub)) as Hlen.
  rewrite length_fmap, length_seq, length_seq in Hlen. lia.
Qed.

(* WHAT THE DRIVER NEEDS to show the window is not full: the records it has
   read are completed positions, and completed positions were popped. *)
Lemma vproto_nr_lo (c : virtio_cfg) (pr : vproto) (D : gset Arch.pa) :
  vproto_ok c pr D -> (vp_nr pr <= vp_lo pr)%nat.
Proof.
  intro Hok. pose proof (vpo_nr_nc _ _ _ Hok).
  pose proof (vproto_nc_lo _ _ _ Hok). lia.
Qed.

(* THE RING WINDOW IS A PIGEONHOLE OVER HEADS (finding 5).  The positions the
   device has not popped, [vp_lo, vp_np), are all pending, their heads are
   pairwise distinct ([vpo_hd_inj]) and each is one of the eight descriptors;
   a publisher's head is a further descriptor distinct from all of them (its
   receipt is INACTIVE while every live head's is ACTIVE).  Nine distinct
   numbers below 8 do not exist, so the window has room for the new position
   -- which is what [vproto_ok_ring]/[vproto_ok_publish] ask for, and what
   used to be a counting premise about the driver's descriptor triples. *)
(* NINE DISTINCT NUMBERS BELOW 8 DO NOT EXIST: the positions [a, b) carry
   pairwise-distinct values of [f] below 8, and [h] is a further value below 8
   distinct from all of them, so [b - a + 1 <= 8]. *)
Lemma nat_inj_below8 (a b h : nat) (f : nat -> nat) :
  (forall q, (a <= q < b)%nat -> (f q < 8)%nat) ->
  (forall q1 q2, (a <= q1 < b)%nat -> (a <= q2 < b)%nat -> f q1 = f q2 -> q1 = q2) ->
  (forall q, (a <= q < b)%nat -> f q <> h) -> (h < 8)%nat ->
  (b - a < 8)%nat.
Proof.
  intros Hlt Hinj Hne Hh.
  set (l := h :: (f <$> seq a (b - a))).
  assert (HND : NoDup l).
  { constructor.
    - rewrite list_elem_of_fmap. intros (q & Heq & Hq).
      apply elem_of_seq in Hq. apply (Hne q); [lia | done].
    - apply NoDup_fmap_2_strong; [| apply NoDup_seq].
      intros q1 q2 Hq1 Hq2 Heq. apply elem_of_seq in Hq1, Hq2.
      apply Hinj; [lia | lia | exact Heq]. }
  assert (Hsub : l ⊆+ seq 0 8).
  { apply NoDup_submseteq; [exact HND|].
    intros x Hx. apply elem_of_seq.
    apply elem_of_cons in Hx as [-> | Hx']; [lia|].
    apply list_elem_of_fmap in Hx' as (q & -> & Hq).
    apply elem_of_seq in Hq. pose proof (Hlt q ltac:(lia)). lia. }
  apply submseteq_length in Hsub.
  unfold l in Hsub. simpl in Hsub. rewrite length_fmap, length_seq in Hsub. lia.
Qed.

(* the published count is the pop index plus what the device has not taken *)
Lemma vproto_np_nc (c : virtio_cfg) (pr : vproto) (D : gset Arch.pa) :
  vproto_ok c pr D -> (vp_nc pr <= vp_np pr)%nat.
Proof.
  intro Hok. pose proof (vproto_nc_lo _ _ _ Hok).
  pose proof (vpo_lo_np _ _ _ Hok). lia.
Qed.

(* THE separation payoff: everything a slot's step may write -- its own
   writable bytes and the used page -- misses the whole control region. *)
Lemma vproto_wr_off_ctl (c : virtio_cfg) (pr : vproto) (D : gset Arch.pa)
    (p : nat) (sl : vslot) (pin : gmap Arch.pa (bv 8)) :
  vproto_ok c pr D ->
  vp_slots pr !! p = Some sl -> vp_pin pr !! p = Some pin ->
  (slot_wr sl ∪ used_page_pas c) ## dom (vproto_ctl c pr).
Proof.
  intros Hok Hs Hpin.
  pose proof (vpo_standing _ _ _ Hok p sl pin Hs Hpin) as Hst.
  apply elem_of_disjoint. intros a Ha Hb.
  unfold vproto_ctl in Hb. rewrite !dom_union_L, avail_idx_bytes_dom in Hb.
  apply elem_of_union in Hb as [Hb|Hb]; [apply elem_of_union in Hb as [Hb|Hb]|].
  - (* the pinned avail index *)
    apply elem_of_union in Ha as [Ha|Ha].
    + exact (proj1 (elem_of_disjoint _ _) Hst a
               (slot_fp_wr sl pin a Ha)
               (elem_of_union_l _ _ _ (elem_of_union_l _ _ _ Hb))).
    + exact (proj1 (elem_of_disjoint _ _) (vpo_idx_used _ _ _ Hok) a Hb Ha).
  - (* A RING CELL: it belongs to the lease, so no request's bytes are there *)
    pose proof (ring_bytes_dom c (vp_ring pr) a Hb) as Hbr.
    apply elem_of_union in Ha as [Ha|Ha].
    + exact (proj1 (elem_of_disjoint _ _) Hst a
               (slot_fp_wr sl pin a Ha)
               (elem_of_union_l _ _ _ (elem_of_union_r _ _ _ Hbr))).
    + exact (proj1 (elem_of_disjoint _ _) (vpo_ring_used _ _ _ Hok) a Hbr Ha).
  - (* somebody's pin *)
    apply pins_union_dom_inv in Hb as (q & mq & Hq & Hmq).
    destruct (vproto_slot_of_pin c pr D q mq Hok Hq) as [slq Hsq].
    pose proof (vpo_standing _ _ _ Hok q slq mq Hsq Hq) as Hstq.
    destruct (decide (q = p)) as [->|Hne].
    + rewrite Hq in Hpin. injection Hpin as <-.
      apply elem_of_union in Ha as [Ha|Ha].
      * exact (proj1 (elem_of_disjoint _ _) (vpo_wr_pin _ _ _ Hok p sl mq Hs Hq)
                 a Ha Hmq).
      * exact (proj1 (elem_of_disjoint _ _) Hstq a
                 (slot_fp_pin slq mq a Hmq) (elem_of_union_r _ _ _ Ha)).
    + pose proof (vpo_fp_disj _ _ _ Hok p q sl slq pin mq
                    (fun e => Hne (eq_sym e)) Hs Hpin Hsq Hq) as Hd.
      apply elem_of_union in Ha as [Ha|Ha].
      * exact (proj1 (elem_of_disjoint _ _) Hd a
                 (slot_fp_wr sl pin a Ha) (slot_fp_pin slq mq a Hmq)).
      * exact (proj1 (elem_of_disjoint _ _) Hstq a
                 (slot_fp_pin slq mq a Hmq) (elem_of_union_r _ _ _ Ha)).
Qed.

(* ---------------------------------------------------------------------- *)
(* 3. The flat form: VirtioModel section 7 derived from the keyed state.  *)
(* ---------------------------------------------------------------------- *)

(* THE SLOT SET THE MODEL'S OBLIGATION RANGES OVER is a set of HEADS, so it
   is the heads of the PENDING slots -- the requests the driver has
   published and the device has not finished, whether or not it has taken
   them yet. *)
Definition vp_heads (pr : vproto) : gset (bv 16) :=
  map_to_set (fun _ sl => vs_hd sl) (vp_pend pr).

Lemma elem_of_vp_heads (pr : vproto) (h : bv 16) :
  h ∈ vp_heads pr <-> exists q sl, vp_pend pr !! q = Some sl /\ vs_hd sl = h.
Proof.
  unfold vp_heads. rewrite elem_of_map_to_set. split.
  - intros (q & sl & Hsl & Hh). by exists q, sl.
  - intros (q & sl & Hsl & Hh). by exists q, sl.
Qed.

(* THE CELL OF AN UNTAKEN POSITION, read through any view agreeing with the
   control map, names that position's head.  [vpos_pub_wrap16] turns the
   modular window test into "[lo] plus an offset below the width", and
   [vpo_ring] says what the lease's own cell holds there. *)
Lemma vproto_ring_at_view (c : virtio_cfg) (pr : vproto) (D : gset Arch.pa)
    (mv : vmem) (q : nat) (sl : vslot) :
  vproto_ok c pr D -> mem_view (vproto_ctl c pr) mv ->
  (vp_lo pr <= q < vp_np pr)%nat -> vp_pend pr !! q = Some sl ->
  avail_ring_at c mv (wrap16 q) = vs_hd sl.
Proof.
  intros Hok Hview Hq Hsl.
  rewrite (avail_ring_at_wrap c mv q (vpo_qnum _ _ _ Hok)).
  rewrite ring_entry_is_slot.
  assert (Hmod8 : (q `mod` 8 < 8)%nat) by (apply Nat.mod_upper_bound; lia).
  assert (Hidxring : avail_idx_bytes c (vp_np pr) ##ₘ ring_bytes c (vp_ring pr)).
  { apply map_disjoint_dom. rewrite avail_idx_bytes_dom.
    apply (gset_disj_mono (avail_idx_dom c) (avail_idx_dom c)
             (dom (ring_bytes c (vp_ring pr))) (ring_cells_dom c));
      [ done | apply ring_bytes_dom
      | apply gset_disj_sym; exact (vpo_ring_idx _ _ _ Hok) ]. }
  assert (Hrsub : ring_bytes c (vp_ring pr) ⊆ vproto_ctl c pr).
  { unfold vproto_ctl. etransitivity;
      [ apply (map_union_subseteq_r _ _ Hidxring) | apply map_union_subseteq_l ]. }
  rewrite (view_word_read (vproto_ctl c pr) mv _ 2 _ Hview
             (read_bytes_mono _ _ _ 2 _ Hrsub
                (ring_bytes_read c (vp_ring pr) _ Hmod8))).
  exact (vpo_ring _ _ _ Hok q sl Hq Hsl).
Qed.

Lemma vproto_flat (c : virtio_cfg) (pr : vproto) (D : gset Arch.pa) :
  vproto_ok c pr D ->
  virtio_queue_ok c (vproto_ctl c pr)
    (vp_heads pr)
    (wrap16 (vp_np pr)) (wrap16 (vp_lo pr)) (dom (vp_fl pr)).
Proof.
  intros Hok _.
  split; [ exact (vproto_ctl_idx c pr D Hok) | ].
  split.
  - (* COVERAGE OF THE UNTAKEN ENTRIES: a position the device has not popped
       lies in [[lo, np)], so it is pending, and the head its ring entry
       names is that slot's own. *)
    intros p Hpub mv Hview.
    apply (vpos_pub_wrap16 (vp_lo pr) (vp_np pr) p
             (vpo_lo_np _ _ _ Hok) (vpo_win _ _ _ Hok)) in Hpub
      as (k & Hk & ->).
    assert (Hpd : (vp_lo pr + k)%nat ∈ dom (vp_pend pr)).
    { apply (vpo_pend_dom _ _ _ Hok). split; [lia|].
      intro Hsrv. pose proof (vpo_srv_lo _ _ _ Hok _ Hsrv). lia. }
    apply elem_of_dom in Hpd as [sl Hsl].
    rewrite (vproto_ring_at_view c pr D mv (vp_lo pr + k)%nat sl Hok Hview
               ltac:(lia) Hsl).
    (* NOT [by exists ...]: [done] ends in a no-argument [discriminate],
       which head-normalizes EVERY hypothesis type with delta, and the
       control-map hypotheses unfold into a 210 s reduction. *)
    apply elem_of_vp_heads. exists (vp_lo pr + k)%nat, sl.
    exact (conj Hsl eq_refl).
  - split.
    + (* ...every head in flight is a pending slot's *)
      intros h Hh.
      destruct (proj1 (vpo_fl_slots _ _ _ Hok h) Hh) as (q & sl & _ & Hsl & Hhd).
      apply elem_of_vp_heads. by exists q, sl.
    + split.
      * (* ...and every pending slot is a well-formed chain *)
        intros i Hi. apply elem_of_vp_heads in Hi as (p & sl & Hsl & <-).
        assert (Hpd : p ∈ dom (vp_pin pr)).
        { rewrite (vpo_pin_dom _ _ _ Hok). apply elem_of_union_l, elem_of_dom.
          exists sl. exact Hsl. }
        apply elem_of_dom in Hpd as [pin Hpin].
        pose proof (vproto_pend_slot pr p sl Hsl) as Hs.
        pose proof (vpo_slot _ _ _ Hok p sl pin Hs Hpin) as Hslot.
        intros mv Hview.
        assert (Hvpin : mem_view pin mv).
        { apply (mem_view_subseteq pin (vproto_ctl c pr) mv);
            [ exact (vproto_pin_ctl c pr D p pin Hok Hpin) | exact Hview ]. }
        pose proof (spo_req _ _ _ _ Hslot mv Hvpin) as Hreq.
        unfold virtio_chain_ok. unfold req_from in Hreq.
        destruct (chain_from c mv (vs_hd sl)) as [[[[h d0] d1] d2]|];
          [reflexivity | discriminate Hreq].
      * (* ...and THE NEXT ENTRY IS NOBODY'S: the slot at the pop index is
           pending and untaken, its cell names its head, and heads in flight
           belong to OTHER (popped) slots -- distinct heads. *)
        intros Hne mv Hview Hin.
        assert (Hlt : (vp_lo pr < vp_np pr)%nat).
        { pose proof (vpo_lo_np _ _ _ Hok) as Hle.
          destruct (decide (vp_lo pr = vp_np pr)) as [Heq|Hnq]; [| lia].
          exfalso. apply Hne. by rewrite Heq. }
        assert (Hpd : vp_lo pr ∈ dom (vp_pend pr)).
        { apply (vpo_pend_dom _ _ _ Hok). split; [exact Hlt|].
          intro Hsrv. pose proof (vpo_srv_lo _ _ _ Hok _ Hsrv). lia. }
        apply elem_of_dom in Hpd as [sl Hsl].
        rewrite (vproto_ring_at_view c pr D mv (vp_lo pr) sl Hok Hview
                   ltac:(lia) Hsl) in Hin.
        destruct (proj1 (vpo_fl_slots _ _ _ Hok _) Hin)
          as (q & slq & Hq & Hsq & Hhd).
        exact (vpo_hd_inj _ _ _ Hok q (vp_lo pr) slq sl ltac:(lia)
                 (vproto_pend_slot pr _ _ Hsq) (vproto_pend_slot pr _ _ Hsl) Hhd).
Qed.
(* ---------------------------------------------------------------------- *)
(* 4. The determined steps.                                               *)
(* ---------------------------------------------------------------------- *)

(* THE HEAD A DEVICE STEP NAMES IS A PENDING, POPPED SLOT'S.  The device
   works in [bv 16] and picks whichever outstanding request it likes; this
   is what turns that choice back into the protocol's own [nat] position,
   with the slot and pin the driver deposited there -- and, once the chain
   has been fetched, with the fact that the request the device holds is the
   slot's own. *)
Lemma vproto_phase_slot (c : virtio_cfg) (pr : vproto) (D : gset Arch.pa)
    (v : virtio_state) (i : bv 16) (ph : vphase) :
  vproto_ok c pr D -> v_inflight v = vp_fl pr ->
  v_inflight v !! i = Some ph ->
  exists p sl pin,
    (p < vp_lo pr)%nat /\ i = vs_hd sl
    /\ vp_pend pr !! p = Some sl /\ vp_pin pr !! p = Some pin
    /\ slot_pin_ok c p sl pin
    /\ vp_fl pr !! vs_hd sl = Some ph
    /\ (forall r, vphase_req ph = Some r -> r = vs_req sl).
Proof.
  intros Hok Hah Hph. rewrite Hah in Hph.
  assert (Hin : i ∈ dom (vp_fl pr)) by (apply elem_of_dom; by exists ph).
  destruct (proj1 (vpo_fl_slots _ _ _ Hok i) Hin) as (p & sl & Hlt & Hsl & Hhd).
  assert (Hpd : p ∈ dom (vp_pin pr)).
  { rewrite (vpo_pin_dom _ _ _ Hok). apply elem_of_union_l, elem_of_dom.
    exists sl. exact Hsl. }
  apply elem_of_dom in Hpd as [pin Hpin].
  exists p, sl, pin. subst i.
  split_and!; [ exact Hlt | reflexivity | exact Hsl | exact Hpin | | exact Hph | ].
  - exact (vpo_slot _ _ _ Hok _ sl pin (vproto_pend_slot pr _ _ Hsl) Hpin).
  - intros r Hr. exact (vpo_fl_req _ _ _ Hok p sl ph r Hsl Hph Hr).
Qed.

(* THE FETCH at a pinned slot reads exactly the slot's request: the chain
   and header are in the pin, and every view agreeing with the pin parses
   them to [vs_req sl] ([spo_req]). *)
Lemma vproto_fetch_det (c : virtio_cfg) (pr : vproto) (D : gset Arch.pa)
    (v : virtio_state) (mv : vmem) (i : bv 16) (v' : virtio_state) :
  vproto_ok c pr D ->
  v_cfg v = c -> v_inflight v = vp_fl pr ->
  mem_view (vproto_ctl c pr) mv ->
  virtio_fetch_step v mv i = Some v' ->
  exists p sl pin,
    (p < vp_lo pr)%nat /\ i = vs_hd sl
    /\ vp_pend pr !! p = Some sl /\ vp_pin pr !! p = Some pin
    /\ slot_pin_ok c p sl pin
    /\ vp_fl pr !! vs_hd sl = Some PhPopped
    /\ v' = virtio_advance v (vs_hd sl) (PhFetched (vs_req sl)).
Proof.
  intros Hok Hcfg Hah Hview Hstep.
  destruct (virtio_fetch_step_shape _ _ _ _ Hstep) as (r & Hph & Hr & Hv').
  apply virtio_phase_in in Hph.
  destruct (vproto_phase_slot c pr D v i PhPopped Hok Hah Hph)
    as (p & sl & pin & Hlt & Hi & Hsl & Hpin & Hslot & Hfl & _).
  subst i.
  assert (Hvpin : mem_view pin mv).
  { apply (mem_view_subseteq pin (vproto_ctl c pr) mv);
      [ exact (vproto_pin_ctl c pr D _ pin Hok Hpin) | exact Hview ]. }
  assert (Hreq : r = vs_req sl).
  { pose proof (spo_req _ _ _ _ Hslot mv Hvpin) as Hsq.
    rewrite Hcfg in Hr. rewrite Hr in Hsq. by injection Hsq as <-. }
  subst r. exists p, sl, pin.
  split_and!; [ exact Hlt | reflexivity | exact Hsl | exact Hpin
              | exact Hslot | exact Hfl | exact Hv' ].
Qed.

(* THE CAPTURE (claude-notes/projects/async-disk.md): which slot's payload
   entered the cache, and what the cache became.  The request is necessarily
   a WRITE -- nothing else is captured -- and its data had not been taken
   before, which is what makes the permit the slot is holding for it still
   PENDING.  The DURABLE image does not move at all. *)
Lemma vproto_capture_det (c : virtio_cfg) (pr : vproto) (D : gset Arch.pa)
    (v : virtio_state) (mv : vmem) (i : bv 16) (v' : virtio_state) :
  vproto_ok c pr D ->
  v_cfg v = c -> v_inflight v = vp_fl pr ->
  mem_view (vproto_ctl c pr) mv ->
  virtio_capture_step v mv i = Some v' ->
  exists p sl pin,
    (p < vp_lo pr)%nat /\ i = vs_hd sl /\
    vp_pend pr !! p = Some sl /\ vp_pin pr !! p = Some pin /\
    slot_pin_ok c p sl pin /\
    vp_fl pr !! vs_hd sl = Some (PhFetched (vs_req sl)) /\
    vs_is_out sl = true /\ v_taken v = None /\
    v' = VirtioState (v_cfg v) (v_isr v) (v_seen v)
           (<[ vs_hd sl := PhServed (vs_req sl) ]> (v_inflight v))
           (v_used_idx v) (v_disk v) (vslot_cache sl ∪ v_cache v)
           (Some (vs_hd sl)) (v_cap v).
Proof.
  intros Hok Hcfg Hah Hview Hstep.
  destruct (virtio_capture_step_shape _ _ _ _ Hstep) as (r & Hph & Hty & Ht & Hv').
  apply virtio_phase_in in Hph.
  destruct (vproto_phase_slot c pr D v i (PhFetched r) Hok Hah Hph)
    as (p & sl & pin & Hlt & Hi & Hsl & Hpin & Hslot & Hfl & Hreq).
  subst i.
  assert (Hr : r = vs_req sl) by (apply Hreq; reflexivity). subst r.
  assert (Hvpin : mem_view pin mv).
  { apply (mem_view_subseteq pin (vproto_ctl c pr) mv);
      [ exact (vproto_pin_ctl c pr D _ pin Hok Hpin) | exact Hview ]. }
  assert (Hout : vs_is_out sl = true)
    by (unfold vs_is_out; rewrite Hty; unfold virtio_blk_t_out; reflexivity).
  exists p, sl, pin.
  split_and!; [ exact Hlt | reflexivity | exact Hsl | exact Hpin | exact Hslot
              | exact Hfl | exact Hout | exact Ht | ].
  rewrite Hv', (vslot_vreq_cache c p sl pin mv Hslot Hvpin). reflexivity.
Qed.

(* A WRITE TRANSACTION at a pinned slot is one of the three [vslot_write]s
   -- computed by the slot, the durable image and the used index -- and it
   moves the slot one phase on.  The fill is where writethrough pays off:
   its gate says the read's own sectors are off the cache, so the bytes it
   delivers are the DURABLE image's ([vslot_fill_cache_view]). *)
Lemma vproto_write_det (c : virtio_cfg) (pr : vproto) (D : gset Arch.pa)
    (v : virtio_state) (i : bv 16) (v' : virtio_state)
    (w : gmap Arch.pa (bv 8)) :
  vproto_ok c pr D ->
  v_cfg v = c -> v_inflight v = vp_fl pr ->
  virtio_wce c = false ->
  virtio_write_step v i = Some (v', w) ->
  exists p sl pin k,
    (p < vp_lo pr)%nat /\ i = vs_hd sl /\
    vp_pend pr !! p = Some sl /\ vp_pin pr !! p = Some pin /\
    slot_pin_ok c p sl pin /\
    vp_fl pr !! vs_hd sl = Some (vwrite_from k (vs_req sl)) /\
    (k = VwElem -> virtio_push_ok v = true) /\
    v' = virtio_advance v (vs_hd sl) (vwrite_to k (vs_req sl)) /\
    w = vslot_write c (v_disk v) (v_used_idx v) k sl.
Proof.
  intros Hok Hcfg Hah Hwce Hstep.
  destruct (virtio_write_step_shape _ _ _ _ Hstep)
    as (r & [(Hph & Hty & Hgate & Hv' & Hw)
            | [(Hph & Hgate & Hv' & Hw) | (Hph & Hgate & Hv' & Hw)]]);
    apply virtio_phase_in in Hph.
  - (* the FILL *)
    destruct (vproto_phase_slot c pr D v i (PhFetched r) Hok Hah Hph)
      as (p & sl & pin & Hlt & Hi & Hsl & Hpin & Hslot & Hfl & Hreq).
    subst i. assert (Hr : r = vs_req sl) by (apply Hreq; reflexivity). subst r.
    exists p, sl, pin, VwFill.
    split_and!; [ exact Hlt | reflexivity | exact Hsl | exact Hpin | exact Hslot
                | exact Hfl | discriminate | exact Hv' | ].
    rewrite Hw. cbn [vslot_write].
    rewrite (vslot_fill_writes c p sl pin v Hslot).
    apply vslot_fill_cache_view.
    (* the request is a READ, so its gate is the read's *)
    assert (Hnfl : bv_unsigned (vr_type (vs_req sl)) <> virtio_blk_t_flush).
    { destruct (spo_type _ _ _ _ Hslot) as [Hin|Hout]; rewrite ?Hin, ?Hout;
        unfold virtio_blk_t_in, virtio_blk_t_out, virtio_blk_t_flush; lia. }
    destruct (virtio_complete_ok_read v (vs_req sl) (vs_hd sl) Hty Hnfl Hgate)
      as [Hw'|Hd]; [ rewrite Hcfg in Hw'; by rewrite Hwce in Hw' | exact Hd ].
  - (* the STATUS byte *)
    destruct (vproto_phase_slot c pr D v i (PhServed r) Hok Hah Hph)
      as (p & sl & pin & Hlt & Hi & Hsl & Hpin & Hslot & Hfl & Hreq).
    subst i. assert (Hr : r = vs_req sl) by (apply Hreq; reflexivity). subst r.
    exists p, sl, pin, VwStatus.
    split_and!; [ exact Hlt | reflexivity | exact Hsl | exact Hpin | exact Hslot
                | exact Hfl | discriminate | exact Hv' | ].
    rewrite Hw. cbn [vslot_write]. exact (vslot_status_writes c p sl pin Hslot).
  - (* the used ELEMENT *)
    destruct (vproto_phase_slot c pr D v i (PhStatus r) Hok Hah Hph)
      as (p & sl & pin & Hlt & Hi & Hsl & Hpin & Hslot & Hfl & Hreq).
    subst i. assert (Hr : r = vs_req sl) by (apply Hreq; reflexivity). subst r.
    exists p, sl, pin, VwElem.
    split_and!; [ exact Hlt | reflexivity | exact Hsl | exact Hpin | exact Hslot
                | exact Hfl | intros _; exact Hgate | exact Hv' | ].
    rewrite Hw. cbn [vslot_write]. rewrite Hcfg. reflexivity.
Qed.

(* THE COMPLETION at a pinned slot: the request was pushed, its report gate
   held, the state moves by [virtio_complete] and the two bytes written are
   the used index.  The gate is what the protocol reads the OUT payoff off:
   the data had been captured, and every sector of it drained. *)
Lemma vproto_step_det (c : virtio_cfg) (pr : vproto) (D : gset Arch.pa)
    (v : virtio_state) (i : bv 16) (v' : virtio_state)
    (w : gmap Arch.pa (bv 8)) :
  vproto_ok c pr D ->
  v_cfg v = c -> v_inflight v = vp_fl pr ->
  virtio_complete_step v i = Some (v', w) ->
  exists p sl pin,
    (p < vp_lo pr)%nat /\ i = vs_hd sl /\
    vp_pend pr !! p = Some sl /\ vp_pin pr !! p = Some pin /\
    slot_pin_ok c p sl pin /\
    vp_fl pr !! vs_hd sl = Some (PhPushed (vs_req sl)) /\
    virtio_report_ok v (vs_req sl) (vs_hd sl) = true /\
    v' = virtio_complete v (vs_hd sl)
    /\ w = virtio_used_idx_writes c (v_used_idx v).
Proof.
  intros Hok Hcfg Hah Hstep.
  destruct (virtio_complete_step_shape _ _ _ _ Hstep) as (r & Hph & Hgate & Hv' & Hw).
  apply virtio_phase_in in Hph.
  destruct (vproto_phase_slot c pr D v i (PhPushed r) Hok Hah Hph)
    as (p & sl & pin & Hlt & Hi & Hsl & Hpin & Hslot & Hfl & Hreq).
  subst i. assert (Hr : r = vs_req sl) by (apply Hreq; reflexivity). subst r.
  exists p, sl, pin.
  split_and!; [ exact Hlt | reflexivity | exact Hsl | exact Hpin | exact Hslot
              | exact Hfl | exact Hgate | exact Hv' | ].
  rewrite Hw, Hcfg. reflexivity.
Qed.

(* THE DRAIN.  It reads NOTHING off the bus and consults no ring, so nothing
   about it is determined by the queue: what identifies it is the
   WRITETHROUGH INVARIANT -- everything cached belongs to the head request
   ([VirtioModel.virtio_wt_inv]) -- plus the fact that the entries the device
   is holding are the ones its capture deposited.  Given those, the drained
   key names a sector INDEX of the slot, its bytes are that sector's, and the
   durable image moves by exactly [wr_sector (vs_wr sl) i] -- which is the
   permit index the client deposited. *)
Lemma vproto_drain_det (c : virtio_cfg) (p : nat) (sl : vslot)
    (pin : gmap Arch.pa (bv 8)) (v : virtio_state) (s : Z) (v' : virtio_state) :
  slot_pin_ok c p sl pin ->
  dom (v_cache v) ⊆ vs_sectors sl ->
  v_cache v ⊆ vslot_cache sl ->
  virtio_drain_step v s = Some v' ->
  exists i, (i < wr_nsectors (vs_wr sl))%nat /\ s = vs_key sl i
    /\ v_cache v !! s = Some (wr_sector_bytes (vs_wr sl) i)
    /\ v' = VirtioState (v_cfg v) (v_isr v) (v_seen v) (v_inflight v)
               (v_used_idx v) (wr_apply (wr_sector (vs_wr sl) i) (v_disk v))
               (delete s (v_cache v)) (v_taken v) (v_cap v).
Proof.
  intros Hslot Hdom Hsub Hstep.
  destruct (virtio_drain_step_shape v s v' Hstep) as (bs & Hbs & Hv').
  assert (Hin : s ∈ vs_sectors sl).
  { apply Hdom, elem_of_dom. by exists bs. }
  apply (vs_sectors_spec c p sl pin s Hslot) in Hin as (i & Hi & ->).
  (* the bytes are the ones the capture deposited for that sector *)
  assert (Hbs' : bs = wr_sector_bytes (vs_wr sl) i).
  { pose proof (lookup_weaken _ _ _ _ Hbs Hsub) as Hlk.
    rewrite (vslot_cache_lookup sl i Hi) in Hlk. by injection Hlk as <-. }
  subst bs.
  exists i. split_and!; [exact Hi|reflexivity|exact Hbs|].
  rewrite Hv'. by rewrite vslot_drain_image.
Qed.
(* ---------------------------------------------------------------------- *)
(* 4b. THE PENDING DOMAIN, as the two transitions move it.                 *)
(* ---------------------------------------------------------------------- *)

Lemma pend_dom_publish (np : nat) (srv : gset nat) :
  np ∉ srv ->
  {[ np ]} ∪ (set_seq 0 np ∖ srv) = set_seq 0 (S np) ∖ srv.
Proof. intro Hn. rewrite set_seq_S_end_union_L. set_solver. Qed.

Lemma pend_dom_step (np p : nat) (srv : gset nat) :
  (set_seq 0 np ∖ srv) ∖ {[ p ]} = set_seq 0 np ∖ ({[ p ]} ∪ srv).
Proof. set_solver. Qed.

(* the keyed obligation survives its own completion: [p] moves from pend to
   done, and its head leaves the in-flight map *)
Definition vproto_step_state (pr : vproto) (p : nat) (sl : vslot) : vproto :=
  VProto (S (vp_nc pr)) (vp_np pr)
         (* THE POP INDEX DOES NOT MOVE HERE.  Only [vproto_pop_state]
            advances it, and by exactly one. *)
         (vp_lo pr) (vp_nr pr)
         (* THE LATCH IS RELEASED ONLY BY ITS OWN REQUEST
            ([VirtioModel.virtio_complete]): completing some other position
            leaves another request's captured payload where it was. *)
         (if bool_decide (vp_tk pr = Some p) then None else vp_tk pr)
         ({[ p ]} ∪ vp_srv pr)
         (* ...and the request's HEAD leaves the in-flight map *)
         (delete (vs_hd sl) (vp_fl pr)) (vp_ring pr)
         (delete p (vp_pend pr))
         (<[ p := sl ]> (vp_done pr))
         (<[ p := vp_nc pr ]> (vp_uix pr))
         (vp_pin pr).

Lemma vproto_ok_step (c : virtio_cfg) (pr : vproto) (D : gset Arch.pa)
    (p : nat) (sl : vslot) :
  vproto_ok c pr D ->
  (* THE DEVICE POPPED IT FIRST: a completion answers a request it took. *)
  (p < vp_lo pr)%nat ->
  vp_pend pr !! p = Some sl ->
  vproto_ok c (vproto_step_state pr p sl) D.
Proof.
  intros Hok Hplo Hsl.
  assert (Hslots : vp_slots (vproto_step_state pr p sl) = vp_slots pr).
  { unfold vp_slots, vproto_step_state. cbn [vp_pend vp_done].
    apply map_eq. intro q. destruct (decide (q = p)) as [->|Hne].
    - rewrite lookup_union_r by apply lookup_delete_eq.
      rewrite lookup_insert_eq. symmetry. apply lookup_union_Some_l. exact Hsl.
    - rewrite !lookup_union, lookup_delete_ne by congruence.
      rewrite lookup_insert_ne by congruence. reflexivity. }
  assert (Hpd : p ∈ dom (vp_pend pr))
    by (apply elem_of_dom; exists sl; exact Hsl).
  destruct (proj1 (vpo_pend_dom _ _ _ Hok p) Hpd) as [Hplt Hpns].
  pose proof (vproto_pend_win c pr D p Hok Hpd) as Hwin.
  pose proof (vpo_win _ _ _ Hok) as Hw8.
  pose proof (vpo_lo_np _ _ _ Hok) as Hlonp.
  constructor.
  - exact (vpo_qnum _ _ _ Hok).
  - exact (vpo_live _ _ _ Hok).
  - (* the completed set gains [p], which the device had popped *)
    unfold vproto_step_state. cbn [vp_srv vp_lo]. intros q Hq.
    apply elem_of_union in Hq as [Hq|Hq].
    + apply elem_of_singleton in Hq. lia.
    + exact (vpo_srv_lo _ _ _ Hok q Hq).
  - unfold vproto_step_state. cbn [vp_np vp_pend vp_srv]. intro q.
    rewrite dom_delete_L, elem_of_difference, elem_of_singleton,
            (vpo_pend_dom _ _ _ Hok q).
    split.
    + intros [[Hlt Hns] Hne]. split; [exact Hlt|]. set_solver.
    + intros [Hlt Hns]. split; [ split; [exact Hlt|] | ]; set_solver.
  - unfold vproto_step_state. cbn [vp_lo vp_np]. exact Hlonp.
  - unfold vproto_step_state. cbn [vp_lo vp_np]. exact Hw8.
  - (* THE HEAD LEAVES THE IN-FLIGHT MAP with its request, and no other
       pending slot can put it back: heads name requests uniquely. *)
    unfold vproto_step_state. cbn [vp_fl vp_lo vp_pend]. intro h.
    rewrite dom_delete_L, elem_of_difference, elem_of_singleton,
            (vpo_fl_slots _ _ _ Hok h).
    split.
    + intros [(q & slq & Hlt & Hsq & Hhq) Hne].
      assert (Hqp : q <> p) by (intro Hc; subst q; rewrite Hsl in Hsq;
                                injection Hsq as <-; exact (Hne (eq_sym Hhq))).
      exists q, slq. split_and!; [exact Hlt| |exact Hhq].
      by rewrite lookup_delete_ne.
    + intros (q & slq & Hlt & Hsq & Hhq).
      apply lookup_delete_Some in Hsq as [Hne Hsq].
      split; [ by exists q, slq |].
      intro Hc. apply (vpo_hd_inj _ _ _ Hok q p slq sl
                         (fun e => Hne (eq_sym e))
                         (vproto_pend_slot pr q slq Hsq)
                         (vproto_pend_slot pr p sl Hsl)).
      by rewrite Hhq.
  - (* the phases that survive are the old ones, at slots that survive *)
    unfold vproto_step_state. cbn [vp_fl vp_pend]. intros q slq ph r Hsq Hph Hr.
    apply lookup_delete_Some in Hsq as [_ Hsq].
    apply lookup_delete_Some in Hph as [_ Hph].
    exact (vpo_fl_req _ _ _ Hok q slq ph r Hsq Hph Hr).
  - unfold vproto_step_state. cbn [vp_fl]. intros h1 h2 r1 r2 H1 H2.
    apply lookup_delete_Some in H1 as [_ H1].
    apply lookup_delete_Some in H2 as [_ H2].
    exact (vpo_pushed_uniq _ _ _ Hok h1 h2 r1 r2 H1 H2).
  - (* the live slots are the same map, so their heads stay distinct *)
    rewrite Hslots. exact (vpo_hd_inj _ _ _ Hok).
  - (* THE RING CELLS DO NOT MOVE, and the untaken positions are the same
       ones: [p] was popped, so it was never among them. *)
    unfold vproto_step_state. cbn [vp_ring vp_lo vp_np vp_pend].
    intros q slq Hq Hsq. apply lookup_delete_Some in Hsq as [_ Hsq].
    exact (vpo_ring _ _ _ Hok q slq Hq Hsq).
  - (* the completion count is the served set's size, and [p] is new to it *)
    unfold vproto_step_state. cbn [vp_nc vp_srv].
    rewrite (vpo_nc _ _ _ Hok), size_union by set_solver.
    rewrite size_singleton. lia.
  - unfold vproto_step_state. cbn [vp_uix vp_srv].
    rewrite dom_insert_L, (vpo_uix_dom _ _ _ Hok). reflexivity.
  - unfold vproto_step_state. cbn [vp_nr vp_nc].
    pose proof (vpo_nr_nc _ _ _ Hok). lia.
  - (* the new record is the one this completion just wrote, and the driver
       has not read it: its used index is the count the step consumed *)
    unfold vproto_step_state. cbn [vp_done vp_uix vp_nr vp_nc]. intro k.
    rewrite dom_insert_L, elem_of_union, elem_of_singleton.
    destruct (decide (k = p)) as [->|Hne].
    + split.
      * intros _. exists (vp_nc pr). rewrite lookup_insert_eq.
        split; [reflexivity|]. pose proof (vpo_nr_nc _ _ _ Hok). lia.
      * intros _. by left.
    + rewrite lookup_insert_ne by congruence.
      rewrite <- (vpo_done_uix _ _ _ Hok k).
      split; [ intros [Hc|Hc]; [ exfalso; exact (Hne Hc) | exact Hc ]
             | intro Hc; by right ].
  - unfold vproto_step_state. cbn [vp_uix vp_nc]. intros q u Hq.
    destruct (decide (q = p)) as [->|Hne].
    + rewrite lookup_insert_eq in Hq. injection Hq as <-. lia.
    + rewrite lookup_insert_ne in Hq by congruence.
      pose proof (vpo_uix_lt _ _ _ Hok q u Hq). lia.
  - unfold vproto_step_state. cbn [vp_uix]. intros q1 q2 u H1 H2.
    assert (Hfresh : forall q u', vp_uix pr !! q = Some u' -> u' <> vp_nc pr).
    { intros q u' Hu. pose proof (vpo_uix_lt _ _ _ Hok q u' Hu). lia. }
    destruct (decide (q1 = p)) as [->|H1n]; destruct (decide (q2 = p)) as [->|H2n].
    + reflexivity.
    + rewrite lookup_insert_eq in H1. injection H1 as <-.
      rewrite lookup_insert_ne in H2 by congruence.
      exfalso. exact (Hfresh q2 _ H2 eq_refl).
    + rewrite lookup_insert_eq in H2. injection H2 as <-.
      rewrite lookup_insert_ne in H1 by congruence.
      exfalso. exact (Hfresh q1 _ H1 eq_refl).
    + rewrite lookup_insert_ne in H1 by congruence.
      rewrite lookup_insert_ne in H2 by congruence.
      exact (vpo_uix_inj _ _ _ Hok q1 q2 u H1 H2).
  - unfold vproto_step_state. cbn [vp_uix vp_nc]. intros u Hu.
    destruct (decide (u = vp_nc pr)) as [->|Hne].
    + exists p. apply lookup_insert_eq.
    + destruct (vpo_uix_surj _ _ _ Hok u ltac:(lia)) as [q Hq].
      exists q. rewrite lookup_insert_ne; [exact Hq|].
      (* [p] had no used index before the step: it was pending *)
      intro Hpq.
      assert (Hpd2 : p ∈ dom (vp_uix pr)).
      { apply elem_of_dom. exists u. by rewrite Hpq. }
      rewrite (vpo_uix_dom _ _ _ Hok) in Hpd2. contradiction.
  - unfold vproto_step_state. cbn [vp_tk vp_pend]. intros q Hq.
    destruct (bool_decide (vp_tk pr = Some p)) eqn:Hb; [discriminate|].
    apply bool_decide_eq_false in Hb.
    assert (Hne : q <> p) by (intro Hc; subst q; exact (Hb Hq)).
    rewrite dom_delete_L. apply elem_of_difference.
    split; [ exact (vpo_tk _ _ _ Hok q Hq) | set_solver ].
  - unfold vproto_step_state. cbn [vp_done vp_srv]. intros q Hq.
    rewrite dom_insert_L in Hq. apply elem_of_union in Hq as [Hq|Hq].
    + apply elem_of_singleton in Hq. subst q. set_solver.
    + apply elem_of_union_r. exact (vpo_done_lt _ _ _ Hok q Hq).
  - unfold vproto_step_state. cbn [vp_pend vp_done vp_pin].
    rewrite dom_delete_L, dom_insert_L, (vpo_pin_dom _ _ _ Hok).
    apply gset_union_split. exact Hpd.
  - intros q slq pinq H1 H2. rewrite Hslots in H1.
    exact (vpo_slot _ _ _ Hok q slq pinq H1 H2).
  - intros q1 q2 sl1 sl2 pin1 pin2 Hne H1 H2 H3 H4.
    rewrite Hslots in H1, H3.
    exact (vpo_fp_disj _ _ _ Hok q1 q2 sl1 sl2 pin1 pin2 Hne H1 H2 H3 H4).
  - intros q slq pinq H1 H2. rewrite Hslots in H1.
    exact (vpo_wr_pin _ _ _ Hok q slq pinq H1 H2).
  - intros q slq pinq H1 H2. rewrite Hslots in H1.
    exact (vpo_standing _ _ _ Hok q slq pinq H1 H2).
  - exact (vpo_idx_used _ _ _ Hok).
  - exact (vpo_ring_idx _ _ _ Hok).
  - exact (vpo_ring_used _ _ _ Hok).
  - intros q slq pinq H1 H2. rewrite Hslots in H1.
    exact (vpo_fp_D _ _ _ Hok q slq pinq H1 H2).
  - exact (vpo_used_D _ _ _ Hok).
  - exact (vpo_idx_D _ _ _ Hok).
  - exact (vpo_ring_D _ _ _ Hok).
Qed.

(* THE STEP'S EFFECT ON THE DEVICE'S OWN POP INDEX AND IN-FLIGHT MAP.  Both
   are immediate: the pop index does not move at a completion, and the map
   loses exactly the head that completed. *)
Lemma vproto_step_seen (pr : vproto) (p : nat) (sl : vslot) :
  wrap16 (vp_lo (vproto_step_state pr p sl)) = wrap16 (vp_lo pr).
Proof. reflexivity. Qed.

Lemma vproto_step_fl (pr : vproto) (p : nat) (sl : vslot) :
  vp_fl (vproto_step_state pr p sl) = delete (vs_hd sl) (vp_fl pr).
Proof. reflexivity. Qed.

(* the step does not move the control map: the device writes no pinned byte *)
Lemma vproto_step_ctl (c : virtio_cfg) (pr : vproto) (p : nat) (sl : vslot) :
  vproto_ctl c (vproto_step_state pr p sl) = vproto_ctl c pr.
Proof. reflexivity. Qed.

(* a transaction's writes: inside the lease, off the control region --
   restated over the keyed state for the Iris layer's convenience *)
Lemma vslot_write_dom (c : virtio_cfg) (pr : vproto) (D : gset Arch.pa)
    (p : nat) (sl : vslot) (pin : gmap Arch.pa (bv 8)) (dk : Z -> bv 8)
    (ui : bv 16) (k : vwrite) :
  vproto_ok c pr D ->
  vp_pend pr !! p = Some sl -> vp_pin pr !! p = Some pin ->
  dom (vslot_write c dk ui k sl) ⊆ slot_wr sl ∪ used_page_pas c
  /\ dom (vslot_write c dk ui k sl) ## dom (vproto_ctl c pr).
Proof.
  intros Hok Hsl Hpin.
  pose proof (vproto_pend_slot pr _ _ Hsl) as Hs.
  pose proof (vslot_write_dom_sub c dk ui k sl (vpo_qnum _ _ _ Hok)) as Hsub.
  split; [exact Hsub|].
  apply (gset_disj_sub_l _ (slot_wr sl ∪ used_page_pas c));
    [ exact Hsub | exact (vproto_wr_off_ctl c pr D _ sl pin Hok Hs Hpin) ].
Qed.

(* ...and the index bump's two bytes: in the used page, off the control
   region *)
Lemma vslot_idx_dom (c : virtio_cfg) (pr : vproto) (D : gset Arch.pa)
    (p : nat) (sl : vslot) (pin : gmap Arch.pa (bv 8)) (ui : bv 16) :
  vproto_ok c pr D ->
  vp_pend pr !! p = Some sl -> vp_pin pr !! p = Some pin ->
  dom (virtio_used_idx_writes c ui) ⊆ used_page_pas c
  /\ dom (virtio_used_idx_writes c ui) ## dom (vproto_ctl c pr).
Proof.
  intros Hok Hsl Hpin.
  pose proof (vproto_pend_slot pr _ _ Hsl) as Hs.
  pose proof (virtio_used_idx_writes_dom c ui) as Hsub.
  split; [exact Hsub|].
  apply (gset_disj_sub_l _ (slot_wr sl ∪ used_page_pas c));
    [ etransitivity; [exact Hsub | apply union_subseteq_r]
    | exact (vproto_wr_off_ctl c pr D _ sl pin Hok Hs Hpin) ].
Qed.
(* THE POP: the device takes the entry at the pop index.  [vp_lo] advances by
   exactly one -- popping is in order -- and the head that entry names joins
   the in-flight map with its chain unread.  Nothing else moves: the request
   stays PENDING (it has not completed), keeps its pin and its claim. *)
Definition vproto_pop_state (pr : vproto) (sl : vslot) : vproto :=
  VProto (vp_nc pr) (vp_np pr) (S (vp_lo pr)) (vp_nr pr) (vp_tk pr)
         (vp_srv pr) (<[ vs_hd sl := PhPopped ]> (vp_fl pr)) (vp_ring pr)
         (vp_pend pr) (vp_done pr) (vp_uix pr) (vp_pin pr).

Lemma vpop_nc (pr : vproto) (sl : vslot) :
  vp_nc (vproto_pop_state pr sl) = vp_nc pr.
Proof. reflexivity. Qed.
Lemma vpop_np (pr : vproto) (sl : vslot) :
  vp_np (vproto_pop_state pr sl) = vp_np pr.
Proof. reflexivity. Qed.
Lemma vpop_lo (pr : vproto) (sl : vslot) :
  vp_lo (vproto_pop_state pr sl) = S (vp_lo pr).
Proof. reflexivity. Qed.
Lemma vpop_nr (pr : vproto) (sl : vslot) :
  vp_nr (vproto_pop_state pr sl) = vp_nr pr.
Proof. reflexivity. Qed.
Lemma vpop_tk (pr : vproto) (sl : vslot) :
  vp_tk (vproto_pop_state pr sl) = vp_tk pr.
Proof. reflexivity. Qed.
Lemma vpop_srv (pr : vproto) (sl : vslot) :
  vp_srv (vproto_pop_state pr sl) = vp_srv pr.
Proof. reflexivity. Qed.
Lemma vpop_fl (pr : vproto) (sl : vslot) :
  vp_fl (vproto_pop_state pr sl) = <[ vs_hd sl := PhPopped ]> (vp_fl pr).
Proof. reflexivity. Qed.
Lemma vpop_ring (pr : vproto) (sl : vslot) :
  vp_ring (vproto_pop_state pr sl) = vp_ring pr.
Proof. reflexivity. Qed.
Lemma vpop_pend (pr : vproto) (sl : vslot) :
  vp_pend (vproto_pop_state pr sl) = vp_pend pr.
Proof. reflexivity. Qed.
Lemma vpop_done (pr : vproto) (sl : vslot) :
  vp_done (vproto_pop_state pr sl) = vp_done pr.
Proof. reflexivity. Qed.
Lemma vpop_uix (pr : vproto) (sl : vslot) :
  vp_uix (vproto_pop_state pr sl) = vp_uix pr.
Proof. reflexivity. Qed.
Lemma vpop_pin (pr : vproto) (sl : vslot) :
  vp_pin (vproto_pop_state pr sl) = vp_pin pr.
Proof. reflexivity. Qed.

(* THE ADVANCE: one head moves to a new phase, and nothing else moves.  The
   fetch and the three write transactions are all instances. *)
Definition vproto_advance_state (pr : vproto) (h : bv 16) (ph : vphase)
  : vproto :=
  VProto (vp_nc pr) (vp_np pr) (vp_lo pr) (vp_nr pr) (vp_tk pr)
         (vp_srv pr) (<[ h := ph ]> (vp_fl pr)) (vp_ring pr)
         (vp_pend pr) (vp_done pr) (vp_uix pr) (vp_pin pr).

Lemma vpa_nc (pr : vproto) (h : bv 16) (ph : vphase) :
  vp_nc (vproto_advance_state pr h ph) = vp_nc pr.
Proof. reflexivity. Qed.
Lemma vpa_np (pr : vproto) (h : bv 16) (ph : vphase) :
  vp_np (vproto_advance_state pr h ph) = vp_np pr.
Proof. reflexivity. Qed.
Lemma vpa_lo (pr : vproto) (h : bv 16) (ph : vphase) :
  vp_lo (vproto_advance_state pr h ph) = vp_lo pr.
Proof. reflexivity. Qed.
Lemma vpa_nr (pr : vproto) (h : bv 16) (ph : vphase) :
  vp_nr (vproto_advance_state pr h ph) = vp_nr pr.
Proof. reflexivity. Qed.
Lemma vpa_tk (pr : vproto) (h : bv 16) (ph : vphase) :
  vp_tk (vproto_advance_state pr h ph) = vp_tk pr.
Proof. reflexivity. Qed.
Lemma vpa_srv (pr : vproto) (h : bv 16) (ph : vphase) :
  vp_srv (vproto_advance_state pr h ph) = vp_srv pr.
Proof. reflexivity. Qed.
Lemma vpa_fl (pr : vproto) (h : bv 16) (ph : vphase) :
  vp_fl (vproto_advance_state pr h ph) = <[ h := ph ]> (vp_fl pr).
Proof. reflexivity. Qed.
Lemma vpa_ring (pr : vproto) (h : bv 16) (ph : vphase) :
  vp_ring (vproto_advance_state pr h ph) = vp_ring pr.
Proof. reflexivity. Qed.
Lemma vpa_pend (pr : vproto) (h : bv 16) (ph : vphase) :
  vp_pend (vproto_advance_state pr h ph) = vp_pend pr.
Proof. reflexivity. Qed.
Lemma vpa_done (pr : vproto) (h : bv 16) (ph : vphase) :
  vp_done (vproto_advance_state pr h ph) = vp_done pr.
Proof. reflexivity. Qed.
Lemma vpa_uix (pr : vproto) (h : bv 16) (ph : vphase) :
  vp_uix (vproto_advance_state pr h ph) = vp_uix pr.
Proof. reflexivity. Qed.
Lemma vpa_pin (pr : vproto) (h : bv 16) (ph : vphase) :
  vp_pin (vproto_advance_state pr h ph) = vp_pin pr.
Proof. reflexivity. Qed.
Lemma vpa_slots (pr : vproto) (h : bv 16) (ph : vphase) :
  vp_slots (vproto_advance_state pr h ph) = vp_slots pr.
Proof. reflexivity. Qed.

(* THE LATCH: the capture names a position, and nothing else moves. *)
Definition vproto_latch_state (pr : vproto) (p : nat) : vproto :=
  VProto (vp_nc pr) (vp_np pr) (vp_lo pr) (vp_nr pr) (Some p) (vp_srv pr)
         (vp_fl pr) (vp_ring pr)
         (vp_pend pr) (vp_done pr) (vp_uix pr) (vp_pin pr).

(* THE CAPTURE: the slot's head moves to the served phase AND the latch takes
   its position -- the write's data phase, in the protocol's vocabulary. *)
Definition vproto_capture_state (pr : vproto) (p : nat) (sl : vslot) : vproto :=
  vproto_latch_state (vproto_advance_state pr (vs_hd sl) (PhServed (vs_req sl))) p.

Lemma vpc_nc (pr : vproto) (p : nat) (sl : vslot) :
  vp_nc (vproto_capture_state pr p sl) = vp_nc pr.
Proof. reflexivity. Qed.
Lemma vpc_np (pr : vproto) (p : nat) (sl : vslot) :
  vp_np (vproto_capture_state pr p sl) = vp_np pr.
Proof. reflexivity. Qed.
Lemma vpc_lo (pr : vproto) (p : nat) (sl : vslot) :
  vp_lo (vproto_capture_state pr p sl) = vp_lo pr.
Proof. reflexivity. Qed.
Lemma vpc_nr (pr : vproto) (p : nat) (sl : vslot) :
  vp_nr (vproto_capture_state pr p sl) = vp_nr pr.
Proof. reflexivity. Qed.
Lemma vpc_tk (pr : vproto) (p : nat) (sl : vslot) :
  vp_tk (vproto_capture_state pr p sl) = Some p.
Proof. reflexivity. Qed.
Lemma vpc_fl (pr : vproto) (p : nat) (sl : vslot) :
  vp_fl (vproto_capture_state pr p sl)
  = <[ vs_hd sl := PhServed (vs_req sl) ]> (vp_fl pr).
Proof. reflexivity. Qed.
Lemma vpc_pend (pr : vproto) (p : nat) (sl : vslot) :
  vp_pend (vproto_capture_state pr p sl) = vp_pend pr.
Proof. reflexivity. Qed.
Lemma vpc_done (pr : vproto) (p : nat) (sl : vslot) :
  vp_done (vproto_capture_state pr p sl) = vp_done pr.
Proof. reflexivity. Qed.
Lemma vpc_uix (pr : vproto) (p : nat) (sl : vslot) :
  vp_uix (vproto_capture_state pr p sl) = vp_uix pr.
Proof. reflexivity. Qed.
Lemma vpc_pin (pr : vproto) (p : nat) (sl : vslot) :
  vp_pin (vproto_capture_state pr p sl) = vp_pin pr.
Proof. reflexivity. Qed.

(* THE POP PRESERVES THE OBLIGATION.  The entry at the pop index leaves the
   untaken interval and its head joins the in-flight map, unread; the slot
   itself does not move, so every per-slot field is inherited. *)
Lemma vproto_ok_pop (c : virtio_cfg) (pr : vproto) (D : gset Arch.pa)
    (sl : vslot) :
  vproto_ok c pr D ->
  (vp_lo pr < vp_np pr)%nat ->
  vp_pend pr !! vp_lo pr = Some sl ->
  vproto_ok c (vproto_pop_state pr sl) D.
Proof.
  intros Hok Hlt Hsl.
  pose proof (vpo_lo_np _ _ _ Hok) as Hlonp.
  constructor.
  - exact (vpo_qnum _ _ _ Hok).
  - exact (vpo_live _ _ _ Hok).
  - rewrite vpop_srv, vpop_lo. intros q Hq.
    pose proof (vpo_srv_lo _ _ _ Hok q Hq). lia.
  - rewrite vpop_pend, vpop_np, vpop_srv. exact (vpo_pend_dom _ _ _ Hok).
  - rewrite vpop_lo, vpop_np. lia.
  - rewrite vpop_lo, vpop_np.
    (* the untaken interval is one shorter, so the width bound survives *)
    pose proof (vpo_win _ _ _ Hok). lia.
  - (* the head the pop took joins the map, and it is this slot's *)
    rewrite vpop_fl, vpop_lo, vpop_pend. intro h.
    rewrite dom_insert_L, elem_of_union, elem_of_singleton,
            (vpo_fl_slots _ _ _ Hok h).
    split.
    + intros [->|(q & slq & Hq & Hsq & Hhq)].
      * exists (vp_lo pr), sl. split_and!; [lia|exact Hsl|reflexivity].
      * exists q, slq. split_and!; [lia|exact Hsq|exact Hhq].
    + intros (q & slq & Hq & Hsq & Hhq).
      destruct (decide (q = vp_lo pr)) as [->|Hne].
      * left. rewrite Hsl in Hsq. by injection Hsq as <-.
      * right. exists q, slq. split_and!; [lia|exact Hsq|exact Hhq].
  - (* the popped head's phase carries no request yet *)
    rewrite vpop_fl, vpop_pend. intros q slq ph r Hsq Hph Hr.
    apply lookup_insert_Some in Hph as [[Hhd Hph]|[Hne Hph]];
      [ subst ph; discriminate Hr | ].
    exact (vpo_fl_req _ _ _ Hok q slq ph r Hsq Hph Hr).
  - rewrite vpop_fl. intros h1 h2 r1 r2 H1 H2.
    apply lookup_insert_Some in H1 as [[_ H1]|[_ H1]]; [discriminate H1|].
    apply lookup_insert_Some in H2 as [[_ H2]|[_ H2]]; [discriminate H2|].
    exact (vpo_pushed_uniq _ _ _ Hok h1 h2 r1 r2 H1 H2).
  - unfold vp_slots. rewrite vpop_pend, vpop_done.
    exact (vpo_hd_inj _ _ _ Hok).
  - (* THE POP TAKES ONE ENTRY OUT OF THE UNTAKEN INTERVAL and writes no
       cell, so what is left to constrain is a subset of what was. *)
    rewrite vpop_ring, vpop_lo, vpop_np, vpop_pend.
    intros q slq Hq Hsq. exact (vpo_ring _ _ _ Hok q slq ltac:(lia) Hsq).
  - rewrite vpop_nc, vpop_srv. exact (vpo_nc _ _ _ Hok).
  - rewrite vpop_uix, vpop_srv. exact (vpo_uix_dom _ _ _ Hok).
  - rewrite vpop_nr, vpop_nc. exact (vpo_nr_nc _ _ _ Hok).
  - rewrite vpop_done, vpop_uix, vpop_nr. exact (vpo_done_uix _ _ _ Hok).
  - rewrite vpop_uix, vpop_nc. exact (vpo_uix_lt _ _ _ Hok).
  - rewrite vpop_uix. exact (vpo_uix_inj _ _ _ Hok).
  - rewrite vpop_uix, vpop_nc. exact (vpo_uix_surj _ _ _ Hok).
  - rewrite vpop_tk, vpop_pend. exact (vpo_tk _ _ _ Hok).
  - rewrite vpop_done, vpop_srv. exact (vpo_done_lt _ _ _ Hok).
  - unfold vp_slots. rewrite vpop_pend, vpop_done, vpop_pin.
    exact (vpo_pin_dom _ _ _ Hok).
  - unfold vp_slots. rewrite vpop_pend, vpop_done, vpop_pin.
    exact (vpo_slot _ _ _ Hok).
  - unfold vp_slots. rewrite vpop_pend, vpop_done, vpop_pin.
    exact (vpo_fp_disj _ _ _ Hok).
  - unfold vp_slots. rewrite vpop_pend, vpop_done, vpop_pin.
    exact (vpo_wr_pin _ _ _ Hok).
  - unfold vp_slots. rewrite vpop_pend, vpop_done, vpop_pin.
    exact (vpo_standing _ _ _ Hok).
  - exact (vpo_idx_used _ _ _ Hok).
  - exact (vpo_ring_idx _ _ _ Hok).
  - exact (vpo_ring_used _ _ _ Hok).
  - unfold vp_slots. rewrite vpop_pend, vpop_done, vpop_pin.
    exact (vpo_fp_D _ _ _ Hok).
  - exact (vpo_used_D _ _ _ Hok).
  - exact (vpo_idx_D _ _ _ Hok).
  - exact (vpo_ring_D _ _ _ Hok).
Qed.

(* two pending slots with the same head are the same slot *)
Lemma vproto_hd_slot (c : virtio_cfg) (pr : vproto) (D : gset Arch.pa)
    (p q : nat) (sl slq : vslot) :
  vproto_ok c pr D ->
  vp_pend pr !! p = Some sl -> vp_pend pr !! q = Some slq ->
  vs_hd slq = vs_hd sl -> slq = sl.
Proof.
  intros Hok Hp Hq Hhd. destruct (decide (q = p)) as [->|Hne].
  - rewrite Hp in Hq. by injection Hq as <-.
  - exfalso. exact (vpo_hd_inj _ _ _ Hok q p slq sl Hne
                      (vproto_pend_slot pr _ _ Hq) (vproto_pend_slot pr _ _ Hp) Hhd).
Qed.

(* THE ADVANCE PRESERVES THE OBLIGATION.  The head was already in flight (so
   the map's domain does not move), the new phase's request -- if it has one
   -- is the head's slot's own, and a PUSH finds nobody else pushing. *)
Lemma vproto_ok_advance (c : virtio_cfg) (pr : vproto) (D : gset Arch.pa)
    (p : nat) (sl : vslot) (ph0 ph : vphase) :
  vproto_ok c pr D ->
  vp_pend pr !! p = Some sl ->
  vp_fl pr !! vs_hd sl = Some ph0 ->
  (forall r, vphase_req ph = Some r -> r = vs_req sl) ->
  (forall r, ph = PhPushed r ->
     forall h' r', vp_fl pr !! h' = Some (PhPushed r') -> False) ->
  vproto_ok c (vproto_advance_state pr (vs_hd sl) ph) D.
Proof.
  intros Hok Hsl Hh Hreq Hpush.
  assert (Hdom : dom (<[ vs_hd sl := ph ]> (vp_fl pr)) = dom (vp_fl pr)).
  { rewrite dom_insert_L. apply subseteq_union_1_L, singleton_subseteq_l,
      elem_of_dom. by exists ph0. }
  constructor.
  - exact (vpo_qnum _ _ _ Hok).
  - exact (vpo_live _ _ _ Hok).
  - rewrite vpa_srv, vpa_lo. exact (vpo_srv_lo _ _ _ Hok).
  - rewrite vpa_pend, vpa_np, vpa_srv. exact (vpo_pend_dom _ _ _ Hok).
  - rewrite vpa_lo, vpa_np. exact (vpo_lo_np _ _ _ Hok).
  - rewrite vpa_lo, vpa_np. exact (vpo_win _ _ _ Hok).
  - rewrite vpa_fl, vpa_lo, vpa_pend, Hdom. exact (vpo_fl_slots _ _ _ Hok).
  - rewrite vpa_fl, vpa_pend. intros q slq ph' r Hsq Hph Hr.
    apply lookup_insert_Some in Hph as [[Hhd Hph]|[Hne Hph]].
    + subst ph'. rewrite (Hreq r Hr). f_equal. symmetry.
      exact (vproto_hd_slot c pr D p q sl slq Hok Hsl Hsq (eq_sym Hhd)).
    + exact (vpo_fl_req _ _ _ Hok q slq ph' r Hsq Hph Hr).
  - rewrite vpa_fl. intros h1 h2 r1 r2 H1 H2.
    apply lookup_insert_Some in H1 as [[He1 Hp1]|[Hn1 H1]];
      apply lookup_insert_Some in H2 as [[He2 Hp2]|[Hn2 H2]].
    + congruence.
    + exfalso. exact (Hpush r1 Hp1 h2 r2 H2).
    + exfalso. exact (Hpush r2 Hp2 h1 r1 H1).
    + exact (vpo_pushed_uniq _ _ _ Hok h1 h2 r1 r2 H1 H2).
  - rewrite vpa_slots. exact (vpo_hd_inj _ _ _ Hok).
  - rewrite vpa_ring, vpa_lo, vpa_np, vpa_pend. exact (vpo_ring _ _ _ Hok).
  - rewrite vpa_nc, vpa_srv. exact (vpo_nc _ _ _ Hok).
  - rewrite vpa_uix, vpa_srv. exact (vpo_uix_dom _ _ _ Hok).
  - rewrite vpa_nr, vpa_nc. exact (vpo_nr_nc _ _ _ Hok).
  - rewrite vpa_done, vpa_uix, vpa_nr. exact (vpo_done_uix _ _ _ Hok).
  - rewrite vpa_uix, vpa_nc. exact (vpo_uix_lt _ _ _ Hok).
  - rewrite vpa_uix. exact (vpo_uix_inj _ _ _ Hok).
  - rewrite vpa_uix, vpa_nc. exact (vpo_uix_surj _ _ _ Hok).
  - rewrite vpa_tk, vpa_pend. exact (vpo_tk _ _ _ Hok).
  - rewrite vpa_done, vpa_srv. exact (vpo_done_lt _ _ _ Hok).
  - rewrite vpa_pend, vpa_done, vpa_pin. exact (vpo_pin_dom _ _ _ Hok).
  - rewrite vpa_slots, vpa_pin. exact (vpo_slot _ _ _ Hok).
  - rewrite vpa_slots, vpa_pin. exact (vpo_fp_disj _ _ _ Hok).
  - rewrite vpa_slots, vpa_pin. exact (vpo_wr_pin _ _ _ Hok).
  - rewrite vpa_slots, vpa_pin. exact (vpo_standing _ _ _ Hok).
  - exact (vpo_idx_used _ _ _ Hok).
  - exact (vpo_ring_idx _ _ _ Hok).
  - exact (vpo_ring_used _ _ _ Hok).
  - rewrite vpa_slots, vpa_pin. exact (vpo_fp_D _ _ _ Hok).
  - exact (vpo_used_D _ _ _ Hok).
  - exact (vpo_idx_D _ _ _ Hok).
  - exact (vpo_ring_D _ _ _ Hok).
Qed.

(* the fetch: the popped head learns its request, which is the slot's *)
Lemma vproto_ok_fetch (c : virtio_cfg) (pr : vproto) (D : gset Arch.pa)
    (p : nat) (sl : vslot) :
  vproto_ok c pr D ->
  vp_pend pr !! p = Some sl ->
  vp_fl pr !! vs_hd sl = Some PhPopped ->
  vproto_ok c (vproto_advance_state pr (vs_hd sl) (PhFetched (vs_req sl))) D.
Proof.
  intros Hok Hsl Hfl.
  apply (vproto_ok_advance c pr D p sl PhPopped _ Hok Hsl Hfl).
  - intros r Hr. by injection Hr as <-.
  - intros r Hr. discriminate Hr.
Qed.

(* a write transaction: the head moves one phase on; a push needs the
   push gate, which the Iris layer reads off the device's own step *)
Lemma vproto_ok_write (c : virtio_cfg) (pr : vproto) (D : gset Arch.pa)
    (p : nat) (sl : vslot) (k : vwrite) :
  vproto_ok c pr D ->
  vp_pend pr !! p = Some sl ->
  vp_fl pr !! vs_hd sl = Some (vwrite_from k (vs_req sl)) ->
  (k = VwElem -> forall h' r', vp_fl pr !! h' = Some (PhPushed r') -> False) ->
  vproto_ok c (vproto_advance_state pr (vs_hd sl) (vwrite_to k (vs_req sl))) D.
Proof.
  intros Hok Hsl Hfl Hpush.
  apply (vproto_ok_advance c pr D p sl _ _ Hok Hsl Hfl).
  - intros r Hr. destruct k; cbn [vwrite_to vphase_req] in Hr;
      by injection Hr as <-.
  - intros r Hr. destruct k; cbn [vwrite_to] in Hr; try discriminate Hr.
    exact (Hpush eq_refl).
Qed.

(* the latch takes a pending position *)
Lemma vproto_ok_latch (c : virtio_cfg) (pr : vproto) (D : gset Arch.pa)
    (p : nat) :
  vproto_ok c pr D -> p ∈ dom (vp_pend pr) ->
  vproto_ok c (vproto_latch_state pr p) D.
Proof.
  intros Hok Hp. destruct Hok. constructor; try assumption.
  unfold vproto_latch_state. cbn [vp_tk vp_pend]. intros q Hq.
  injection Hq as <-. exact Hp.
Qed.

Lemma vproto_ok_capture (c : virtio_cfg) (pr : vproto) (D : gset Arch.pa)
    (p : nat) (sl : vslot) :
  vproto_ok c pr D -> vp_pend pr !! p = Some sl ->
  vp_fl pr !! vs_hd sl = Some (PhFetched (vs_req sl)) ->
  vproto_ok c (vproto_capture_state pr p sl) D.
Proof.
  intros Hok Hsl Hfl. unfold vproto_capture_state.
  apply vproto_ok_latch.
  - apply (vproto_ok_advance c pr D p sl _ _ Hok Hsl Hfl).
    + intros r Hr. by injection Hr as <-.
    + intros r Hr. discriminate Hr.
  - rewrite vpa_pend. apply elem_of_dom. by exists sl.
Qed.

Lemma vproto_advance_ctl (c : virtio_cfg) (pr : vproto) (h : bv 16) (ph : vphase) :
  vproto_ctl c (vproto_advance_state pr h ph) = vproto_ctl c pr.
Proof. reflexivity. Qed.

Lemma vproto_capture_ctl (c : virtio_cfg) (pr : vproto) (p : nat) (sl : vslot) :
  vproto_ctl c (vproto_capture_state pr p sl) = vproto_ctl c pr.
Proof. reflexivity. Qed.
(* ---------------------------------------------------------------------- *)
(* 4b. The ring-cell store.                                               *)
(*                                                                        *)
(* xv6 publishes in two instructions:                                     *)
(*                                                                        *)
(*     disk.avail->ring[disk.avail->idx % NUM] = idx[0];                  *)
(*     __sync_synchronize();                                              *)
(*     disk.avail->idx += 1;                                              *)
(*                                                                        *)
(* and the device invariant closes between them, so the intermediate state *)
(* -- cell written, position not yet published -- must be a legal protocol *)
(* state in its own right.  It is, and harmlessly so: the device reads a   *)
(* cell only when it pops, and it cannot pop a position the index bump has *)
(* not yet announced.  This is why the cells can live in the lease at all. *)
(*                                                                        *)
(* The one thing to check is that the cell being overwritten is not still  *)
(* SPOKEN FOR by a position the device has yet to pop.  That is where the  *)
(* window bound earns its keep: at most seven positions can be waiting, so *)
(* [np mod 8] is nobody else's cell.                                      *)
(* ---------------------------------------------------------------------- *)

(* two positions less than eight apart never share a cell *)
Lemma vq_mod8_window_ne (lo p n : nat) :
  (lo <= p < n)%nat -> (n - lo < 8)%nat ->
  (p `mod` 8)%nat <> (n `mod` 8)%nat.
Proof.
  intros Hp Hw Hc.
  assert (Hq : (p / 8 = n / 8)%nat).
  { pose proof (Nat.mod_upper_bound p 8 ltac:(lia)).
    pose proof (Nat.div_mod p 8 ltac:(lia)).
    pose proof (Nat.div_mod n 8 ltac:(lia)). nia. }
  pose proof (Nat.div_mod p 8 ltac:(lia)).
  pose proof (Nat.div_mod n 8 ltac:(lia)). nia.
Qed.

Definition vproto_ring_state (pr : vproto) (h : bv 16) : vproto :=
  VProto (vp_nc pr) (vp_np pr) (vp_lo pr) (vp_nr pr) (vp_tk pr)
         (vp_srv pr) (vp_fl pr)
         (fun j => if bool_decide (j = (vp_np pr `mod` 8)%nat)
                   then h else vp_ring pr j)
         (vp_pend pr) (vp_done pr) (vp_uix pr) (vp_pin pr).

Lemma vprg_nc (pr : vproto) (h : bv 16) :
  vp_nc (vproto_ring_state pr h) = vp_nc pr.
Proof. reflexivity. Qed.
Lemma vprg_np (pr : vproto) (h : bv 16) :
  vp_np (vproto_ring_state pr h) = vp_np pr.
Proof. reflexivity. Qed.
Lemma vprg_lo (pr : vproto) (h : bv 16) :
  vp_lo (vproto_ring_state pr h) = vp_lo pr.
Proof. reflexivity. Qed.
Lemma vprg_nr (pr : vproto) (h : bv 16) :
  vp_nr (vproto_ring_state pr h) = vp_nr pr.
Proof. reflexivity. Qed.
Lemma vprg_tk (pr : vproto) (h : bv 16) :
  vp_tk (vproto_ring_state pr h) = vp_tk pr.
Proof. reflexivity. Qed.
Lemma vprg_srv (pr : vproto) (h : bv 16) :
  vp_srv (vproto_ring_state pr h) = vp_srv pr.
Proof. reflexivity. Qed.
Lemma vprg_fl (pr : vproto) (h : bv 16) :
  vp_fl (vproto_ring_state pr h) = vp_fl pr.
Proof. reflexivity. Qed.
Lemma vprg_ring (pr : vproto) (h : bv 16) :
  vp_ring (vproto_ring_state pr h)
  = fun j => if bool_decide (j = (vp_np pr `mod` 8)%nat)
             then h else vp_ring pr j.
Proof. reflexivity. Qed.
Lemma vprg_pend (pr : vproto) (h : bv 16) :
  vp_pend (vproto_ring_state pr h) = vp_pend pr.
Proof. reflexivity. Qed.
Lemma vprg_done (pr : vproto) (h : bv 16) :
  vp_done (vproto_ring_state pr h) = vp_done pr.
Proof. reflexivity. Qed.
Lemma vprg_uix (pr : vproto) (h : bv 16) :
  vp_uix (vproto_ring_state pr h) = vp_uix pr.
Proof. reflexivity. Qed.
Lemma vprg_pin (pr : vproto) (h : bv 16) :
  vp_pin (vproto_ring_state pr h) = vp_pin pr.
Proof. reflexivity. Qed.
Lemma vprg_slots (pr : vproto) (h : bv 16) :
  vp_slots (vproto_ring_state pr h) = vp_slots pr.
Proof. reflexivity. Qed.

(* the control map: same index, same pins, one cell different *)
Lemma vproto_ring_ctl (c : virtio_cfg) (pr : vproto) (h : bv 16) :
  vproto_ctl c (vproto_ring_state pr h)
  = (avail_idx_bytes c (vp_np pr)
     ∪ ring_bytes c (vp_ring (vproto_ring_state pr h)))
    ∪ pins_union (vp_pin pr).
Proof. reflexivity. Qed.

Lemma vproto_ok_ring (c : virtio_cfg) (pr : vproto) (D : gset Arch.pa)
    (h : bv 16) :
  vproto_ok c pr D ->
  (* the window has room -- see the header *)
  (vp_np pr - vp_lo pr < 8)%nat ->
  vproto_ok c (vproto_ring_state pr h) D.
Proof.
  intros Hok Hnotfull.
  pose proof (vpo_ring _ _ _ Hok) as Hring.
  destruct Hok.
  constructor; try assumption.
  (* the only clause that reads the cells POSITIONALLY *)
  rewrite vprg_ring, vprg_lo, vprg_np, vprg_pend.
  intros q slq Hq Hsq.
  rewrite (bool_decide_eq_false_2 ((q `mod` 8)%nat = (vp_np pr `mod` 8)%nat)
             (vq_mod8_window_ne (vp_lo pr) q (vp_np pr) Hq Hnotfull)).
  exact (Hring q slq Hq Hsq).
Qed.

(* ---------------------------------------------------------------------- *)
(* 5. Publish: appending slot [np].                                       *)
(* ---------------------------------------------------------------------- *)

Definition vproto_publish_state (pr : vproto) (sl : vslot)
    (pin : gmap Arch.pa (bv 8)) : vproto :=
  VProto (vp_nc pr) (S (vp_np pr)) (vp_lo pr) (vp_nr pr) (vp_tk pr)
         (vp_srv pr) (vp_fl pr)
         (* THE CELL IS ALREADY WRITTEN.  The driver stores the head into
            [avail->ring[idx % NUM]] in an instruction of its OWN, one the
            device invariant closes around ([vproto_ring_state]); by the time
            the index bump makes the position visible, the cell holds the
            head, and [vproto_ok_publish] takes that as a premise. *)
         (vp_ring pr)
         (<[ vp_np pr := sl ]> (vp_pend pr))
         (vp_done pr)
         (vp_uix pr)
         (<[ vp_np pr := pin ]> (vp_pin pr)).

(* Projections of the publish state as REWRITE RULES.  [cbn] must not be
   pointed at these goals: the published count appears as [S (vp_np pr)] and
   [cbn] would unfold [set_seq 0 (S _)] one step and then normalise the
   resulting gset union into its map representation, which is a term the size
   of the window and takes minutes to build. *)
Lemma vppq_nc (pr : vproto) (sl : vslot) (pin : gmap Arch.pa (bv 8)) :
  vp_nc (vproto_publish_state pr sl pin) = vp_nc pr.
Proof. reflexivity. Qed.
Lemma vppq_np (pr : vproto) (sl : vslot) (pin : gmap Arch.pa (bv 8)) :
  vp_np (vproto_publish_state pr sl pin) = S (vp_np pr).
Proof. reflexivity. Qed.
Lemma vppq_lo (pr : vproto) (sl : vslot) (pin : gmap Arch.pa (bv 8)) :
  vp_lo (vproto_publish_state pr sl pin) = vp_lo pr.
Proof. reflexivity. Qed.
Lemma vppq_tk (pr : vproto) (sl : vslot) (pin : gmap Arch.pa (bv 8)) :
  vp_tk (vproto_publish_state pr sl pin) = vp_tk pr.
Proof. reflexivity. Qed.
Lemma vppq_srv (pr : vproto) (sl : vslot) (pin : gmap Arch.pa (bv 8)) :
  vp_srv (vproto_publish_state pr sl pin) = vp_srv pr.
Proof. reflexivity. Qed.
Lemma vppq_fl (pr : vproto) (sl : vslot) (pin : gmap Arch.pa (bv 8)) :
  vp_fl (vproto_publish_state pr sl pin) = vp_fl pr.
Proof. reflexivity. Qed.
Lemma vppq_ring (pr : vproto) (sl : vslot) (pin : gmap Arch.pa (bv 8)) :
  vp_ring (vproto_publish_state pr sl pin) = vp_ring pr.
Proof. reflexivity. Qed.
Lemma vppq_pend (pr : vproto) (sl : vslot) (pin : gmap Arch.pa (bv 8)) :
  vp_pend (vproto_publish_state pr sl pin) = <[ vp_np pr := sl ]> (vp_pend pr).
Proof. reflexivity. Qed.
Lemma vppq_done (pr : vproto) (sl : vslot) (pin : gmap Arch.pa (bv 8)) :
  vp_done (vproto_publish_state pr sl pin) = vp_done pr.
Proof. reflexivity. Qed.
Lemma vppq_nr (pr : vproto) (sl : vslot) (pin : gmap Arch.pa (bv 8)) :
  vp_nr (vproto_publish_state pr sl pin) = vp_nr pr.
Proof. reflexivity. Qed.
Lemma vppq_uix (pr : vproto) (sl : vslot) (pin : gmap Arch.pa (bv 8)) :
  vp_uix (vproto_publish_state pr sl pin) = vp_uix pr.
Proof. reflexivity. Qed.
Lemma vppq_pin (pr : vproto) (sl : vslot) (pin : gmap Arch.pa (bv 8)) :
  vp_pin (vproto_publish_state pr sl pin) = <[ vp_np pr := pin ]> (vp_pin pr).
Proof. reflexivity. Qed.

(* All the NEW disjointness hypotheses come from OWNERSHIP at the Iris layer
   (the publisher physically holds the new pin and writable bytes, so they
   are disjoint from the lease, whose domain covers everything old). *)
(* A FRESH CHAIN'S HEAD IS FRESH, from separation alone: every live slot's
   pin is inside the lease, and the publisher's is disjoint from it, so the
   two cannot pin the same descriptor byte. *)
Lemma vproto_hd_fresh (c : virtio_cfg) (pr : vproto) (D : gset Arch.pa)
    (sl : vslot) (pin : gmap Arch.pa (bv 8)) :
  vproto_ok c pr D ->
  slot_pin_ok c (vp_np pr) sl pin ->
  slot_fp sl pin ## D ->
  forall q slq, vp_slots pr !! q = Some slq -> vs_hd slq <> vs_hd sl.
Proof.
  intros Hok Hnew Hdisj q slq Hsq Hhd.
  assert (Hpq : exists pinq, vp_pin pr !! q = Some pinq).
  { apply elem_of_dom. rewrite (vproto_slot_dom _ _ _ Hok).
    apply elem_of_dom. by exists slq. }
  destruct Hpq as [pinq Hpinq].
  pose proof (vpo_slot _ _ _ Hok q slq pinq Hsq Hpinq) as Hslotq.
  pose proof (spo_desc _ _ _ _ Hslotq) as Hinq.
  pose proof (spo_desc _ _ _ _ Hnew) as Hinn.
  rewrite Hhd in Hinq.
  exact (proj1 (elem_of_disjoint _ _) Hdisj _ (slot_fp_pin sl pin _ Hinn)
           (proj1 (elem_of_subseteq _ _)
              (vpo_fp_D _ _ _ Hok q slq pinq Hsq Hpinq) _
              (slot_fp_pin slq pinq _ Hinq))).
Qed.

Lemma vproto_ok_publish (c : virtio_cfg) (pr : vproto) (D : gset Arch.pa)
    (sl : vslot) (pin : gmap Arch.pa (bv 8)) :
  vproto_ok c pr D ->
  slot_pin_ok c (vp_np pr) sl pin ->
  slot_wr sl ## dom pin ->
  slot_fp sl pin ## D ->
  (* THE CELL THIS POSITION WILL USE ALREADY NAMES IT.  The driver's store to
     [avail->ring[idx % NUM]] is a step of its own ([vproto_ok_ring]); this is
     that step's effect, carried forward to the index bump. *)
  vp_ring pr (vp_np pr `mod` 8)%nat = vs_hd sl ->
  (* ...and the window still has room for the position itself ([vpo_win]).
     Same bound the ring store needed, and the driver has it from the same
     place: [vproto_nr_lo] and its descriptor accounting. *)
  (vp_np pr - vp_lo pr < 8)%nat ->
  vproto_ok c (vproto_publish_state pr sl pin) (D ∪ slot_fp sl pin).
Proof.
  intros Hok Hnew Hwr Hdisj Hcell Hnotfull.
  (* head freshness is not assumed: it follows from the publisher's pin being
     disjoint from the lease every live chain sits in *)
  pose proof (vproto_hd_fresh c pr D sl pin Hok Hnew Hdisj) as Hfresh.
  pose proof (vproto_ncnp _ _ _ Hok) as Hle.
  assert (Hslots : vp_slots (vproto_publish_state pr sl pin)
                   = <[ vp_np pr := sl ]> (vp_slots pr)).
  { unfold vp_slots, vproto_publish_state. cbn [vp_pend vp_done].
    symmetry. apply insert_union_l. }
  assert (Hother : forall slq pinq q,
            vp_slots pr !! q = Some slq -> vp_pin pr !! q = Some pinq ->
            slot_fp sl pin ## slot_fp slq pinq).
  { intros slq pinq q H1 H2.
    apply (gset_disj_sub_r _ _ D);
      [ exact (vpo_fp_D _ _ _ Hok q slq pinq H1 H2) | exact Hdisj ]. }
  assert (Hpins : vp_pin (vproto_publish_state pr sl pin)
                  = <[ vp_np pr := pin ]> (vp_pin pr)) by reflexivity.
  assert (Hlook : forall q slq pinq,
            vp_slots (vproto_publish_state pr sl pin) !! q = Some slq ->
            vp_pin (vproto_publish_state pr sl pin) !! q = Some pinq ->
            (q = vp_np pr /\ slq = sl /\ pinq = pin)
            \/ (vp_slots pr !! q = Some slq /\ vp_pin pr !! q = Some pinq)).
  { intros q slq pinq H1 H2. rewrite Hslots in H1. rewrite Hpins in H2.
    apply lookup_insert_Some in H1 as [[Hq1 Hs1]|[Hq1 H1]];
      apply lookup_insert_Some in H2 as [[Hq2 Hs2]|[Hq2 H2]].
    - left. split; [congruence|]. split; congruence.
    - exfalso. congruence.
    - exfalso. congruence.
    - right. split; assumption. }
    assert (Hnpsrv : vp_np pr ∉ vp_srv pr).
  { intro Hc. pose proof (vpo_srv_np _ _ _ Hok _ Hc). lia. }
  constructor.
  - exact (vpo_qnum _ _ _ Hok).
  - exact (vpo_live _ _ _ Hok).
  - rewrite vppq_srv, vppq_lo. exact (vpo_srv_lo _ _ _ Hok).
  - rewrite vppq_pend, vppq_np, vppq_srv. intro q.
    rewrite dom_insert_L, elem_of_union, elem_of_singleton,
            (vpo_pend_dom _ _ _ Hok q).
    split.
    + intros [->|[Hlt Hns]]; [ split; [lia|exact Hnpsrv] | split; [lia|done] ].
    + intros [Hlt Hns]. destruct (decide (q = vp_np pr)) as [->|Hne];
        [ by left | right; split; [lia|exact Hns] ].
  - rewrite vppq_lo, vppq_np. pose proof (vpo_lo_np _ _ _ Hok). lia.
  - rewrite vppq_lo, vppq_np. lia.
  - (* THE NEW SLOT IS NOT IN FLIGHT: the device cannot have popped an entry
       the driver is only now publishing. *)
    rewrite vppq_fl, vppq_lo, vppq_pend. intro h.
    rewrite (vpo_fl_slots _ _ _ Hok h).
    pose proof (vpo_lo_np _ _ _ Hok) as Hlonp.
    split.
    + intros (q & slq & Hlt & Hsq & Hhq). exists q, slq.
      split_and!; [exact Hlt| |exact Hhq].
      rewrite lookup_insert_ne; [exact Hsq|lia].
    + intros (q & slq & Hlt & Hsq & Hhq).
      apply lookup_insert_Some in Hsq as [[Hc _]|[_ Hsq]]; [lia|].
      by exists q, slq.
  - (* THE NEW SLOT HAS NO PHASE: its head is fresh, so it is not in flight *)
    rewrite vppq_fl, vppq_pend. intros q slq ph r Hsq Hph Hr.
    apply lookup_insert_Some in Hsq as [[Hq Hs]|[Hne Hsq]].
    + exfalso. subst slq.
      assert (Hin : vs_hd sl ∈ dom (vp_fl pr)) by (apply elem_of_dom; by exists ph).
      destruct (proj1 (vpo_fl_slots _ _ _ Hok _) Hin) as (q' & sl' & _ & Hsq' & Hhd).
      exact (Hfresh q' sl' (vproto_pend_slot pr _ _ Hsq') Hhd).
    + exact (vpo_fl_req _ _ _ Hok q slq ph r Hsq Hph Hr).
  - rewrite vppq_fl. exact (vpo_pushed_uniq _ _ _ Hok).
  - (* ...and its head is fresh, which is the publisher's own obligation *)
    rewrite Hslots. intros q1 q2 sl1 sl2 Hne H1 H2.
    apply lookup_insert_Some in H1 as [[<- <-]|[Hn1 H1]];
      apply lookup_insert_Some in H2 as [[<- <-]|[Hn2 H2]].
    + by exfalso.
    + intro Hc. exact (Hfresh _ _ H2 (eq_sym Hc)).
    + exact (Hfresh _ _ H1).
    + exact (vpo_hd_inj _ _ _ Hok q1 q2 sl1 sl2 Hne H1 H2).
  - (* THE RING IS UNTOUCHED HERE.  The new position's cell was written by the
       preceding store ([Hcell]); every older position's cell is what it was. *)
    rewrite vppq_ring, vppq_lo, vppq_np, vppq_pend.
    intros q slq Hq Hsq.
    destruct (decide (q = vp_np pr)) as [->|Hne].
    + rewrite lookup_insert_eq in Hsq. injection Hsq as <-. exact Hcell.
    + rewrite lookup_insert_ne in Hsq by (exact (fun e => Hne (eq_sym e))).
      exact (vpo_ring _ _ _ Hok q slq ltac:(lia) Hsq).
  - rewrite vppq_nc, vppq_srv. exact (vpo_nc _ _ _ Hok).
  - rewrite vppq_uix, vppq_srv. exact (vpo_uix_dom _ _ _ Hok).
  - rewrite vppq_nr, vppq_nc. exact (vpo_nr_nc _ _ _ Hok).
  - rewrite vppq_done, vppq_uix, vppq_nr. exact (vpo_done_uix _ _ _ Hok).
  - rewrite vppq_uix, vppq_nc. exact (vpo_uix_lt _ _ _ Hok).
  - rewrite vppq_uix. exact (vpo_uix_inj _ _ _ Hok).
  - rewrite vppq_uix, vppq_nc. exact (vpo_uix_surj _ _ _ Hok).
  - rewrite vppq_tk, vppq_pend. intros q Hq.
    rewrite dom_insert_L. apply elem_of_union_r.
    exact (vpo_tk _ _ _ Hok q Hq).
  - rewrite vppq_done, vppq_srv. exact (vpo_done_lt _ _ _ Hok).
  - rewrite vppq_pend, vppq_done, vppq_pin.
    rewrite !dom_insert_L, (vpo_pin_dom _ _ _ Hok). apply gset_union_assoc.
  - intros q slq pinq H1 H2.
    destruct (Hlook q slq pinq H1 H2) as [(-> & -> & ->)|[Ha Hb]].
    + exact Hnew.
    + exact (vpo_slot _ _ _ Hok q slq pinq Ha Hb).
  - intros q1 q2 sl1 sl2 pin1 pin2 Hne H1 H2 H3 H4.
    destruct (Hlook q1 sl1 pin1 H1 H2) as [(-> & -> & ->)|[Ha1 Hb1]];
      destruct (Hlook q2 sl2 pin2 H3 H4) as [(He2 & -> & ->)|[Ha2 Hb2]].
    + congruence.
    + exact (Hother sl2 pin2 q2 Ha2 Hb2).
    + apply gset_disj_sym. exact (Hother sl1 pin1 q1 Ha1 Hb1).
    + exact (vpo_fp_disj _ _ _ Hok q1 q2 sl1 sl2 pin1 pin2 Hne Ha1 Hb1 Ha2 Hb2).
  - intros q slq pinq H1 H2.
    destruct (Hlook q slq pinq H1 H2) as [(-> & -> & ->)|[Ha Hb]].
    + exact Hwr.
    + exact (vpo_wr_pin _ _ _ Hok q slq pinq Ha Hb).
  - intros q slq pinq H1 H2.
    destruct (Hlook q slq pinq H1 H2) as [(-> & -> & ->)|[Ha Hb]].
    + apply (gset_disj_sub_r _ _ D); [| exact Hdisj ].
      apply union_least; [ apply union_least |].
      * exact (vpo_idx_D _ _ _ Hok).
      * exact (vpo_ring_D _ _ _ Hok).
      * exact (vpo_used_D _ _ _ Hok).
    + exact (vpo_standing _ _ _ Hok q slq pinq Ha Hb).
  - exact (vpo_idx_used _ _ _ Hok).
  - exact (vpo_ring_idx _ _ _ Hok).
  - exact (vpo_ring_used _ _ _ Hok).
  - intros q slq pinq H1 H2.
    destruct (Hlook q slq pinq H1 H2) as [(-> & -> & ->)|[Ha Hb]].
    + apply union_subseteq_r.
    + etransitivity;
        [ exact (vpo_fp_D _ _ _ Hok q slq pinq Ha Hb) | apply union_subseteq_l ].
  - etransitivity; [ exact (vpo_used_D _ _ _ Hok) | apply union_subseteq_l ].
  - etransitivity; [ exact (vpo_idx_D _ _ _ Hok) | apply union_subseteq_l ].
  - etransitivity; [ exact (vpo_ring_D _ _ _ Hok) | apply union_subseteq_l ].
Qed.

(* the new control map: the index bytes advance, the new pin joins *)
Lemma vproto_publish_ctl (c : virtio_cfg) (pr : vproto) (D : gset Arch.pa)
    (sl : vslot) (pin : gmap Arch.pa (bv 8)) :
  vproto_ok c pr D ->
  slot_fp sl pin ## D ->
  vproto_ctl c (vproto_publish_state pr sl pin)
  = (avail_idx_bytes c (S (vp_np pr))
     ∪ ring_bytes c (vp_ring pr))
    ∪ (pin ∪ pins_union (vp_pin pr)).
Proof.
  intros Hok Hdisj.
  assert (Hnpin : vp_pin pr !! vp_np pr = None).
  { apply not_elem_of_dom. rewrite (vpo_pin_dom _ _ _ Hok). intro Hc.
    apply elem_of_union in Hc as [Hc|Hc].
    - destruct (proj1 (vpo_pend_dom _ _ _ Hok _) Hc) as [Hc' _]. lia.
    - pose proof (vpo_srv_np _ _ _ Hok _ (vpo_done_lt _ _ _ Hok _ Hc)). lia. }
  assert (Hnewdisj : forall q m, vp_pin pr !! q = Some m -> pin ##ₘ m).
  { intros q m Hq. destruct (vproto_slot_of_pin c pr D q m Hok Hq) as [slq Hsq].
    apply map_disjoint_dom.
    apply (gset_disj_mono (dom pin) (slot_fp sl pin) (dom m) D).
    - apply slot_fp_pin.
    - etransitivity;
        [ apply slot_fp_pin | exact (vpo_fp_D _ _ _ Hok q slq m Hsq Hq) ].
    - exact Hdisj. }
  assert (Hd : forall q1 q2 m1 m2, q1 <> q2 ->
            <[ vp_np pr := pin ]> (vp_pin pr) !! q1 = Some m1 ->
            <[ vp_np pr := pin ]> (vp_pin pr) !! q2 = Some m2 -> m1 ##ₘ m2).
  { intros q1 q2 m1 m2 Hne H1 H2.
    apply lookup_insert_Some in H1 as [[Ha1 Hb1]|[Ha1 H1]];
      apply lookup_insert_Some in H2 as [[Ha2 Hb2]|[Ha2 H2]].
    - exfalso. congruence.
    - subst m1. exact (Hnewdisj q2 m2 H2).
    - subst m2. apply map_disjoint_sym. exact (Hnewdisj q1 m1 H1).
    - exact (vproto_pins_disj c pr D Hok q1 q2 m1 m2 Hne H1 H2). }
  assert (Hc1 : vproto_ctl c (vproto_publish_state pr sl pin)
                = (avail_idx_bytes c (S (vp_np pr))
                   ∪ ring_bytes c (vp_ring pr))
                  ∪ pins_union (<[ vp_np pr := pin ]> (vp_pin pr)))
    by reflexivity.
  rewrite Hc1, (pins_union_insert (vp_pin pr) (vp_np pr) pin Hnpin Hd).
  reflexivity.
Qed.

(* ---------------------------------------------------------------------- *)
(* 6. Reclaim: removing a completed slot.                                 *)
(* ---------------------------------------------------------------------- *)

Definition vproto_reclaim_state (pr : vproto) (p : nat) : vproto :=
  VProto (vp_nc pr) (vp_np pr) (vp_lo pr) (S (vp_nr pr)) (vp_tk pr)
         (vp_srv pr) (vp_fl pr) (vp_ring pr)
         (vp_pend pr) (delete p (vp_done pr)) (vp_uix pr)
         (delete p (vp_pin pr)).

Lemma vproto_ok_reclaim (c : virtio_cfg) (pr : vproto) (D : gset Arch.pa)
    (p : nat) (sl : vslot) (pin : gmap Arch.pa (bv 8)) :
  vproto_ok c pr D ->
  (* THE HANDLER READS THE USED RING IN ORDER, so the record it reclaims is
     the one at the read watermark.  That is what lets [vp_nr] advance by one
     and keeps the unread records a contiguous run. *)
  vp_uix pr !! p = Some (vp_nr pr) ->
  vp_done pr !! p = Some sl -> vp_pin pr !! p = Some pin ->
  vproto_ok c (vproto_reclaim_state pr p) (D ∖ slot_fp sl pin).
Proof.
  intros Hok Huixp Hdone Hpin.
  assert (Hpsrv : p ∈ vp_srv pr).
  { apply (vpo_done_lt _ _ _ Hok), elem_of_dom. exists sl. exact Hdone. }
  assert (Hnpend : vp_pend pr !! p = None).
  { apply not_elem_of_dom. intro Hc.
    destruct (proj1 (vpo_pend_dom _ _ _ Hok _) Hc) as [_ Hns].
    exact (Hns Hpsrv). }
  assert (Hs : vp_slots pr !! p = Some sl).
  { unfold vp_slots. rewrite lookup_union_r by exact Hnpend. exact Hdone. }
  assert (Hdn : delete p (vp_pend pr) = vp_pend pr)
    by (apply delete_id; exact Hnpend).
  assert (Hslots : vp_slots (vproto_reclaim_state pr p) = delete p (vp_slots pr)).
  { unfold vp_slots, vproto_reclaim_state. cbn [vp_pend vp_done].
    rewrite delete_union, Hdn. reflexivity. }
  assert (Hpins : vp_pin (vproto_reclaim_state pr p) = delete p (vp_pin pr))
    by reflexivity.
  assert (Hdd : vp_done (vproto_reclaim_state pr p) = delete p (vp_done pr))
    by reflexivity.
  assert (Hlook : forall q slq pinq,
            vp_slots (vproto_reclaim_state pr p) !! q = Some slq ->
            vp_pin (vproto_reclaim_state pr p) !! q = Some pinq ->
            q <> p /\ vp_slots pr !! q = Some slq /\ vp_pin pr !! q = Some pinq).
  { intros q slq pinq H1 H2. rewrite Hslots in H1. rewrite Hpins in H2.
    apply lookup_delete_Some in H1 as [Hq1 H1].
    apply lookup_delete_Some in H2 as [Hq2 H2].
    split; [congruence|]. split; assumption. }
  constructor.
  - exact (vpo_qnum _ _ _ Hok).
  - exact (vpo_live _ _ _ Hok).
  - exact (vpo_srv_lo _ _ _ Hok).
  - exact (vpo_pend_dom _ _ _ Hok).
  - exact (vpo_lo_np _ _ _ Hok).
  - exact (vpo_win _ _ _ Hok).
  - exact (vpo_fl_slots _ _ _ Hok).
  - exact (vpo_fl_req _ _ _ Hok).
  - exact (vpo_pushed_uniq _ _ _ Hok).
  - (* the live slots only SHRINK, so their heads stay distinct *)
    rewrite Hslots. intros q1 q2 sl1 sl2 Hne H1 H2.
    apply lookup_delete_Some in H1 as [_ H1].
    apply lookup_delete_Some in H2 as [_ H2].
    exact (vpo_hd_inj _ _ _ Hok q1 q2 sl1 sl2 Hne H1 H2).
  - exact (vpo_ring _ _ _ Hok).
  - exact (vpo_nc _ _ _ Hok).
  - exact (vpo_uix_dom _ _ _ Hok).
  - (* the read watermark advances past the record just reclaimed *)
    unfold vproto_reclaim_state. cbn [vp_nr vp_nc].
    pose proof (vpo_uix_lt _ _ _ Hok p _ Huixp). lia.
  - (* ...and the unread records are the ones strictly above it *)
    unfold vproto_reclaim_state. cbn [vp_done vp_uix vp_nr]. intro k.
    rewrite dom_delete_L, elem_of_difference, elem_of_singleton.
    split.
    + intros [Hk Hne]. destruct (proj1 (vpo_done_uix _ _ _ Hok k) Hk)
        as (u & Hu & Hge).
      exists u. split; [exact Hu|].
      destruct (decide (u = vp_nr pr)) as [->|Hu2]; [| lia ].
      exfalso. exact (Hne (vpo_uix_inj _ _ _ Hok k p _ Hu Huixp)).
    + intros (u & Hu & Hge). split.
      * apply (vpo_done_uix _ _ _ Hok). exists u. split; [exact Hu|lia].
      * intros ->. rewrite Huixp in Hu. injection Hu as <-. lia.
  - exact (vpo_uix_lt _ _ _ Hok).
  - exact (vpo_uix_inj _ _ _ Hok).
  - exact (vpo_uix_surj _ _ _ Hok).
  - exact (vpo_tk _ _ _ Hok).
  - intros q Hq. apply (vpo_done_lt _ _ _ Hok).
    rewrite Hdd, dom_delete_L in Hq.
    apply elem_of_difference in Hq as [Hq _]. exact Hq.
  - rewrite Hpins, Hdd, !dom_delete_L, (vpo_pin_dom _ _ _ Hok).
    apply gset_diff_union_notin, not_elem_of_dom. exact Hnpend.
  - intros q slq pinq H1 H2.
    destruct (Hlook q slq pinq H1 H2) as (Hq & Ha & Hb).
    exact (vpo_slot _ _ _ Hok q slq pinq Ha Hb).
  - intros q1 q2 sl1 sl2 pin1 pin2 Hne H1 H2 H3 H4.
    destruct (Hlook q1 sl1 pin1 H1 H2) as (Hq1 & Ha1 & Hb1).
    destruct (Hlook q2 sl2 pin2 H3 H4) as (Hq2 & Ha2 & Hb2).
    exact (vpo_fp_disj _ _ _ Hok q1 q2 sl1 sl2 pin1 pin2 Hne Ha1 Hb1 Ha2 Hb2).
  - intros q slq pinq H1 H2.
    destruct (Hlook q slq pinq H1 H2) as (Hq & Ha & Hb).
    exact (vpo_wr_pin _ _ _ Hok q slq pinq Ha Hb).
  - intros q slq pinq H1 H2.
    destruct (Hlook q slq pinq H1 H2) as (Hq & Ha & Hb).
    exact (vpo_standing _ _ _ Hok q slq pinq Ha Hb).
  - exact (vpo_idx_used _ _ _ Hok).
  - exact (vpo_ring_idx _ _ _ Hok).
  - exact (vpo_ring_used _ _ _ Hok).
  - intros q slq pinq H1 H2.
    destruct (Hlook q slq pinq H1 H2) as (Hq & Ha & Hb).
    apply gset_sub_diff; [ exact (vpo_fp_D _ _ _ Hok q slq pinq Ha Hb) | ].
    apply gset_disj_sym.
    exact (vpo_fp_disj _ _ _ Hok p q sl slq pin pinq
             (fun e => Hq (eq_sym e)) Hs Hpin Ha Hb).
  - apply gset_sub_diff; [ exact (vpo_used_D _ _ _ Hok) | ].
    apply gset_disj_sym.
    apply (gset_disj_sub_r _ _ (avail_idx_dom c ∪ ring_cells_dom c ∪ used_page_pas c));
      [ apply union_subseteq_r
      | exact (vpo_standing _ _ _ Hok p sl pin Hs Hpin) ].
  - apply gset_sub_diff; [ exact (vpo_idx_D _ _ _ Hok) | ].
    apply gset_disj_sym.
    apply (gset_disj_sub_r _ _ (avail_idx_dom c ∪ ring_cells_dom c ∪ used_page_pas c));
      [ etransitivity; [ apply union_subseteq_l | apply union_subseteq_l ]
      | exact (vpo_standing _ _ _ Hok p sl pin Hs Hpin) ].
  - (* the ring cells stay in the lease: the reclaim gives back a request's
       own bytes, and the cells were never its *)
    apply gset_sub_diff; [ exact (vpo_ring_D _ _ _ Hok) | ].
    apply gset_disj_sym.
    apply (gset_disj_mono (slot_fp sl pin) (slot_fp sl pin)
             (ring_cells_dom c)
             (avail_idx_dom c ∪ ring_cells_dom c ∪ used_page_pas c));
      [ done
      | etransitivity; [ apply union_subseteq_r | apply union_subseteq_l ]
      | exact (vpo_standing _ _ _ Hok p sl pin Hs Hpin) ].
Qed.

Lemma vproto_reclaim_ctl (c : virtio_cfg) (pr : vproto) (D : gset Arch.pa)
    (p : nat) (sl : vslot) (pin : gmap Arch.pa (bv 8)) :
  vproto_ok c pr D ->
  vp_done pr !! p = Some sl -> vp_pin pr !! p = Some pin ->
  vproto_ctl c (vproto_reclaim_state pr p)
  = (avail_idx_bytes c (vp_np pr) ∪ ring_bytes c (vp_ring pr))
    ∪ pins_union (delete p (vp_pin pr))
  /\ pin ##ₘ ((avail_idx_bytes c (vp_np pr) ∪ ring_bytes c (vp_ring pr))
               ∪ pins_union (delete p (vp_pin pr)))
  (* stated in the order [pins_union_delete] produces: the lease's own
     regions, then the reclaimed pin beside what is left of the others *)
  /\ vproto_ctl c pr
    = (avail_idx_bytes c (vp_np pr) ∪ ring_bytes c (vp_ring pr))
      ∪ (pin ∪ pins_union (delete p (vp_pin pr))).
Proof.
  intros Hok Hdone Hpin.
  assert (Hpsrv : p ∈ vp_srv pr).
  { apply (vpo_done_lt _ _ _ Hok), elem_of_dom. exists sl. exact Hdone. }
  assert (Hnpend : vp_pend pr !! p = None).
  { apply not_elem_of_dom. intro Hc.
    destruct (proj1 (vpo_pend_dom _ _ _ Hok _) Hc) as [_ Hns].
    exact (Hns Hpsrv). }
  assert (Hs : vp_slots pr !! p = Some sl).
  { unfold vp_slots. rewrite lookup_union_r by exact Hnpend. exact Hdone. }
  split; [ reflexivity | ].
  assert (Hdj : pin ##ₘ ((avail_idx_bytes c (vp_np pr)
                          ∪ ring_bytes c (vp_ring pr))
                         ∪ pins_union (delete p (vp_pin pr)))).
  { apply map_disjoint_dom. rewrite !dom_union_L, avail_idx_bytes_dom.
    apply gset_disj_union_r; [ apply gset_disj_union_r |].
    - apply (gset_disj_mono (dom pin) (slot_fp sl pin)
               (avail_idx_dom c) (avail_idx_dom c ∪ ring_cells_dom c ∪ used_page_pas c));
        [ apply slot_fp_pin
        | etransitivity; [ apply union_subseteq_l | apply union_subseteq_l ]
        | exact (vpo_standing _ _ _ Hok p sl pin Hs Hpin) ].
    - (* the pin misses the RING CELLS: they belong to the lease *)
      apply (gset_disj_mono (dom pin) (slot_fp sl pin)
               (dom (ring_bytes c (vp_ring pr)))
               (avail_idx_dom c ∪ ring_cells_dom c ∪ used_page_pas c));
        [ apply slot_fp_pin
        | etransitivity;
            [ apply ring_bytes_dom
            | etransitivity; [ apply union_subseteq_r | apply union_subseteq_l ] ]
        | exact (vpo_standing _ _ _ Hok p sl pin Hs Hpin) ].
    - apply elem_of_disjoint. intros a Ha Hb.
      apply pins_union_dom_inv in Hb as (q & mq & Hq & Hmq).
      apply lookup_delete_Some in Hq as [Hne Hq].
      pose proof (vproto_pins_disj c pr D Hok p q pin mq Hne Hpin Hq) as Hd.
      apply map_disjoint_dom in Hd.
      exact (proj1 (elem_of_disjoint _ _) Hd a Ha Hmq). }
  split; [ exact Hdj | ].
  unfold vproto_ctl.
  rewrite (pins_union_delete (vp_pin pr) p pin Hpin (vproto_pins_disj c pr D Hok)).
  reflexivity.
Qed.

(* ---------------------------------------------------------------------- *)
(* 7. The empty (fresh-after-init) instance.                              *)
(* ---------------------------------------------------------------------- *)

Definition vproto0 : vproto := VProto 0 0 0 0 None ∅ ∅ (fun _ => zero16) ∅ ∅ ∅ ∅.

Lemma vproto_ok_init (c : virtio_cfg) :
  vc_qnum c = Z_to_bv 32 8 ->
  virtio_live c = true ->
  avail_idx_dom c ## used_page_pas c ->
  (* ...and the ring cells are on the avail page, so they miss the used one *)
  ring_cells_dom c ## used_page_pas c ->
  vproto_ok c vproto0 (avail_idx_dom c ∪ ring_cells_dom c ∪ used_page_pas c).
Proof.
  intros Hq Hlive Hiu Hru.
  (* EVERY projection of [vproto0] is named here, and the proof below uses
     ONLY these.  Pointing [cbn] (or [set_solver], which unfolds on its own)
     at a projection of this constructor is what made this file take an hour:
     the fields are the empty gset/gmap, and normalising them drags the map
     representation into a goal that never needed it. *)
  assert (Hnc0 : vp_nc vproto0 = 0%nat) by reflexivity.
  assert (Hnr0 : vp_nr vproto0 = 0%nat) by reflexivity.
  assert (Hfl0 : vp_fl vproto0 = (∅ : gmap (bv 16) vphase)) by reflexivity.
  assert (Hnp0 : vp_np vproto0 = 0%nat) by reflexivity.
  assert (Hlo0 : vp_lo vproto0 = 0%nat) by reflexivity.
  assert (Htk0 : vp_tk vproto0 = None) by reflexivity.
  assert (Hsrv0 : vp_srv vproto0 = (∅ : gset nat)) by reflexivity.
  assert (Hpend0 : vp_pend vproto0 = (∅ : gmap nat vslot)) by reflexivity.
  assert (Hdone0 : vp_done vproto0 = (∅ : gmap nat vslot)) by reflexivity.
  assert (Huix0 : vp_uix vproto0 = (∅ : gmap nat nat)) by reflexivity.
  assert (Hpin0 : vp_pin vproto0 = (∅ : gmap nat (gmap Arch.pa (bv 8))))
    by reflexivity.
  assert (Hemp : vp_slots vproto0 = (∅ : gmap nat vslot)).
  { unfold vp_slots. rewrite Hpend0, Hdone0. apply map_eq. intro q.
    rewrite lookup_union, !lookup_empty. reflexivity. }
  constructor.
  - exact Hq.
  - exact Hlive.
  - rewrite Hsrv0. intros q Hq0. exfalso. exact (proj1 (elem_of_empty q) Hq0).
  - intro q. rewrite Hpend0, Hnp0, Hsrv0, dom_empty_L. split.
    + intro Hc. exfalso. exact (proj1 (elem_of_empty q) Hc).
    + intros [Hlt _]. exfalso. lia.
  - rewrite Hlo0, Hnp0. reflexivity.
  - rewrite Hlo0, Hnp0. lia.
  - (* nothing is in flight, and nothing is pending to have put it there *)
    rewrite Hfl0, Hpend0, dom_empty_L. intro h. split.
    + intro Hc. exfalso. exact (proj1 (elem_of_empty h) Hc).
    + intros (q & sl & _ & Hsq & _). rewrite lookup_empty in Hsq. discriminate.
  - rewrite Hfl0. intros q slq ph r _ Hph. rewrite lookup_empty in Hph. discriminate.
  - rewrite Hfl0. intros h1 h2 r1 r2 H1. rewrite lookup_empty in H1. discriminate.
  - (* no live slots at all, so head distinctness is vacuous *)
    unfold vp_slots. rewrite Hpend0, Hdone0.
    intros q1 q2 sl1 sl2 _ H1.
    rewrite lookup_union, !lookup_empty in H1. discriminate.
  - (* ...and no untaken position to constrain a cell *)
    rewrite Hpend0. intros q slq _ Hsq.
    rewrite lookup_empty in Hsq. discriminate.
  - rewrite Hnc0, Hsrv0. by rewrite size_empty.
  - rewrite Huix0, Hsrv0. by rewrite dom_empty_L.
  - rewrite Hnr0, Hnc0. reflexivity.
  - rewrite Hdone0, Huix0. intro k. rewrite dom_empty_L. split.
    + intro Hc. exfalso. exact (proj1 (elem_of_empty k) Hc).
    + intros (u & Hu & _). rewrite lookup_empty in Hu. discriminate.
  - rewrite Huix0. intros q u Hu. rewrite lookup_empty in Hu. discriminate.
  - rewrite Huix0. intros q1 q2 u Hu _. rewrite lookup_empty in Hu.
    discriminate.
  - rewrite Hnc0. intros u Hu. exfalso. lia.
  - rewrite Htk0. discriminate.
  - rewrite Hdone0, Hsrv0. intros q Hqd. rewrite dom_empty_L in Hqd.
    exfalso. exact (proj1 (elem_of_empty q) Hqd).
  - rewrite Hpend0, Hdone0, Hpin0, !dom_empty_L.
    apply gset_eq_of_elem. intro x. rewrite elem_of_union. tauto.
  - intros q slq pinq H1 _. rewrite Hemp, lookup_empty in H1. discriminate H1.
  - intros q1 q2 sl1 sl2 pin1 pin2 _ H1 _ _ _.
    rewrite Hemp, lookup_empty in H1. discriminate H1.
  - intros q slq pinq H1 _. rewrite Hemp, lookup_empty in H1. discriminate H1.
  - intros q slq pinq H1 _. rewrite Hemp, lookup_empty in H1. discriminate H1.
  - exact Hiu.
  - apply ring_cells_idx_disj.
  - exact Hru.
  - intros q slq pinq H1 _. rewrite Hemp, lookup_empty in H1. discriminate H1.
  - apply union_subseteq_r.
  - etransitivity; [ apply union_subseteq_l | apply union_subseteq_l ].
  - etransitivity; [ apply union_subseteq_r | apply union_subseteq_l ].
Qed.

Lemma vproto0_ctl (c : virtio_cfg) :
  vproto_ctl c vproto0
  = avail_idx_bytes c 0 ∪ ring_bytes c (fun _ => zero16).
Proof.
  assert (Hc : vproto_ctl c vproto0
               = (avail_idx_bytes c 0 ∪ ring_bytes c (fun _ => zero16))
                 ∪ pins_union ∅) by reflexivity.
  rewrite Hc. unfold pins_union. rewrite map_fold_empty.
  apply map_eq. intro a. rewrite lookup_union, lookup_empty.
  destruct ((avail_idx_bytes c 0 ∪ ring_bytes c (fun _ => zero16)) !! a);
    reflexivity.
Qed.
