# car
# 2017-02-15 07:34:21Z

# IO_0@[IOP=(1)][IoId=(0)] is reserved: SWDDebugEnabled
dont_use_io iocell 1 0
# IO_1@[IOP=(1)][IoId=(1)] is reserved: SWDDebugEnabled
dont_use_io iocell 1 1
# IO_3@[IOP=(1)][IoId=(3)] is reserved: SWDDebugEnabled
dont_use_io iocell 1 3
dont_use_location comparatorcell -1 -1 1
dont_use_location comparatorcell -1 -1 3
dont_use_location sccell -1 -1 0
dont_use_location sccell -1 -1 1
dont_use_location sccell -1 -1 2
dont_use_location sccell -1 -1 3
dont_use_location vidaccell -1 -1 1
dont_use_location vidaccell -1 -1 2
dont_use_location vidaccell -1 -1 3
dont_use_location sarcell -1 -1 1
dont_use_location abufcell -1 -1 0
dont_use_location abufcell -1 -1 2
dont_use_location abufcell -1 -1 1
dont_use_location abufcell -1 -1 3
set_location "\ADC:AMuxHw_2_Decoder_is_active_split\" 2 5 1 0
set_location "ClockBlock" clockblockcell -1 -1 0
set_io "Rx_net(0)" iocell 3 2
set_io "Tx_net(0)" iocell 3 3
set_io "PTZ_X(0)" iocell 0 1
set_io "MSR_LOW(0)" iocell 4 3
set_io "STR2(0)" iocell 0 7
set_io "SWITCH_2_LOW(0)" iocell 4 7
set_io "SWITCH_1_LOW(0)" iocell 4 5
set_io "SWITCH_2_HIGH(0)" iocell 4 6
set_io "STR1(0)" iocell 0 6
set_io "MSR_HIGH(0)" iocell 4 2
set_io "SWITCH_1_HIGH(0)" iocell 4 4
set_io "PTZ_Y(0)" iocell 0 2
set_io "CAR_Y(0)" iocell 0 0
set_io "LED_1(0)" iocell 4 0
set_io "CAR_X(0)" iocell 4 1
set_io "BATTERY(0)" iocell 1 5
set_io "LED_2(0)" iocell 0 4
set_io "LED_3(0)" iocell 0 5
set_io "CAR_SPEED(0)" iocell 6 5
set_io "WARNING_GREEN(0)" iocell 2 3
set_io "WARNING_BLUE(0)" iocell 2 2
set_io "WARNING_RED(0)" iocell 2 4
set_location "Net_2" 2 0 0 3
set_location "\UART_net:BUART:counter_load_not\" 2 3 1 1
set_location "\UART_net:BUART:tx_status_0\" 2 0 1 1
set_location "\UART_net:BUART:tx_status_2\" 1 2 1 2
set_location "\UART_net:BUART:rx_counter_load\" 2 0 0 1
set_location "\UART_net:BUART:rx_postpoll\" 2 1 1 2
set_location "\UART_net:BUART:rx_status_4\" 2 2 1 3
set_location "\UART_net:BUART:rx_status_5\" 2 1 0 3
set_location "\ADC:AMuxHw_2_Decoder_is_active\" 2 5 0 0
set_location "\ADC:bSAR_SEQ:cnt_enable\" 2 2 1 2
set_location "\UART_net:BUART:sTX:TxShifter:u0\" 2 2 2
set_location "\UART_net:BUART:sTX:sCLOCK:TxBitClkGen\" 2 3 2
set_location "\UART_net:BUART:sTX:TxSts\" 1 2 4
set_location "\UART_net:BUART:sRX:RxShifter:u0\" 2 1 2
set_location "\UART_net:BUART:sRX:RxBitCounter\" 2 0 7
set_location "\UART_net:BUART:sRX:RxSts\" 3 2 4
set_location "isr_tx_net" interrupt -1 -1 3
set_location "isr_rx_net" interrupt -1 -1 1
set_location "\Timer_1:TimerHW\" timercell -1 -1 0
set_location "__ONE__" 0 4 0 2
set_location "isr_timer" interrupt -1 -1 2
set_location "\ADC:SAR:ADC_SAR\" sarcell -1 -1 0
set_location "\ADC:bSAR_SEQ:CtrlReg\" 2 2 6
set_location "\ADC:bSAR_SEQ:ChannelCounter\" 2 4 7
set_location "\ADC:bSAR_SEQ:EOCSts\" 2 3 3
set_location "\ADC:TempBuf\" drqcell -1 -1 1
set_location "\ADC:FinalBuf\" drqcell -1 -1 0
set_location "\ADC:IRQ\" interrupt -1 -1 0
set_location "\ADC:Sync:genblk1[0]:INST\" 3 3 5 0
set_location "\UART_net:BUART:txn\" 2 3 0 0
set_location "\UART_net:BUART:tx_state_1\" 2 1 0 1
set_location "\UART_net:BUART:tx_state_0\" 2 1 1 0
set_location "\UART_net:BUART:tx_state_2\" 2 1 0 0
set_location "\UART_net:BUART:tx_bitclk\" 2 3 0 1
set_location "\UART_net:BUART:tx_ctrl_mark_last\" 2 3 0 2
set_location "\UART_net:BUART:rx_state_0\" 2 2 0 0
set_location "\UART_net:BUART:rx_load_fifo\" 2 2 0 1
set_location "\UART_net:BUART:rx_state_3\" 2 2 0 2
set_location "\UART_net:BUART:rx_state_2\" 2 0 0 0
set_location "\UART_net:BUART:rx_bitclk_enable\" 2 1 0 2
set_location "\UART_net:BUART:rx_state_stop1_reg\" 2 0 0 2
set_location "\UART_net:BUART:pollcount_1\" 2 0 1 3
set_location "\UART_net:BUART:pollcount_0\" 2 0 1 2
set_location "\UART_net:BUART:rx_status_3\" 2 2 0 3
set_location "\UART_net:BUART:rx_last\" 2 1 1 1
set_location "\ADC:AMuxHw_2_Decoder_old_id_5\" 3 5 1 0
set_location "\ADC:AMuxHw_2_Decoder_old_id_4\" 2 3 1 2
set_location "\ADC:AMuxHw_2_Decoder_old_id_3\" 3 5 1 1
set_location "\ADC:AMuxHw_2_Decoder_old_id_2\" 2 4 1 0
set_location "\ADC:AMuxHw_2_Decoder_old_id_1\" 2 4 1 2
set_location "\ADC:AMuxHw_2_Decoder_old_id_0\" 2 4 0 2
set_location "\ADC:AMuxHw_2_Decoder_one_hot_0\" 0 2 1 1
set_location "\ADC:AMuxHw_2_Decoder_one_hot_1\" 3 5 0 3
set_location "\ADC:AMuxHw_2_Decoder_one_hot_2\" 3 4 0 2
set_location "\ADC:AMuxHw_2_Decoder_one_hot_3\" 3 4 0 3
set_location "\ADC:AMuxHw_2_Decoder_one_hot_4\" 3 4 0 1
set_location "\ADC:AMuxHw_2_Decoder_one_hot_5\" 3 5 0 0
set_location "\ADC:AMuxHw_2_Decoder_one_hot_6\" 3 4 1 1
set_location "\ADC:AMuxHw_2_Decoder_one_hot_7\" 3 4 0 0
set_location "\ADC:AMuxHw_2_Decoder_one_hot_8\" 0 2 1 0
set_location "\ADC:AMuxHw_2_Decoder_one_hot_9\" 0 2 0 2
set_location "\ADC:AMuxHw_2_Decoder_one_hot_10\" 0 2 0 3
set_location "\ADC:AMuxHw_2_Decoder_one_hot_11\" 3 3 1 1
set_location "\ADC:AMuxHw_2_Decoder_one_hot_12\" 3 3 1 3
set_location "\ADC:AMuxHw_2_Decoder_one_hot_13\" 3 1 0 1
set_location "\ADC:AMuxHw_2_Decoder_one_hot_14\" 3 4 1 2
set_location "\ADC:AMuxHw_2_Decoder_one_hot_15\" 3 3 0 3
set_location "\ADC:AMuxHw_2_Decoder_one_hot_16\" 3 1 1 1
set_location "\ADC:AMuxHw_2_Decoder_one_hot_17\" 3 3 1 2
set_location "\ADC:AMuxHw_2_Decoder_one_hot_18\" 3 1 1 0
set_location "\ADC:AMuxHw_2_Decoder_one_hot_19\" 3 0 1 0
set_location "\ADC:AMuxHw_2_Decoder_one_hot_20\" 3 1 1 3
set_location "\ADC:AMuxHw_2_Decoder_one_hot_21\" 3 5 0 2
set_location "\ADC:AMuxHw_2_Decoder_one_hot_22\" 2 5 0 2
set_location "\ADC:AMuxHw_2_Decoder_one_hot_23\" 1 2 1 3
set_location "\ADC:AMuxHw_2_Decoder_one_hot_24\" 3 5 1 2
set_location "\ADC:AMuxHw_2_Decoder_one_hot_25\" 3 1 0 3
set_location "\ADC:AMuxHw_2_Decoder_one_hot_26\" 1 2 0 3
set_location "\ADC:AMuxHw_2_Decoder_one_hot_27\" 3 2 1 2
set_location "\ADC:AMuxHw_2_Decoder_one_hot_28\" 2 4 1 3
set_location "\ADC:AMuxHw_2_Decoder_one_hot_29\" 2 4 0 0
set_location "\ADC:AMuxHw_2_Decoder_one_hot_30\" 3 0 1 3
set_location "\ADC:AMuxHw_2_Decoder_one_hot_31\" 2 5 0 1
set_location "\ADC:AMuxHw_2_Decoder_one_hot_32\" 3 0 0 2
set_location "\ADC:AMuxHw_2_Decoder_one_hot_33\" 3 0 0 3
set_location "\ADC:AMuxHw_2_Decoder_one_hot_34\" 1 2 1 1
set_location "\ADC:AMuxHw_2_Decoder_one_hot_35\" 0 2 0 1
set_location "\ADC:AMuxHw_2_Decoder_one_hot_36\" 3 1 0 2
set_location "\ADC:AMuxHw_2_Decoder_one_hot_37\" 1 2 0 1
set_location "\ADC:AMuxHw_2_Decoder_one_hot_38\" 3 5 0 1
set_location "\ADC:AMuxHw_2_Decoder_one_hot_39\" 1 2 0 0
set_location "\ADC:AMuxHw_2_Decoder_one_hot_40\" 3 4 1 0
set_location "\ADC:AMuxHw_2_Decoder_one_hot_41\" 2 3 1 0
set_location "\ADC:AMuxHw_2_Decoder_one_hot_42\" 2 3 1 3
set_location "\ADC:AMuxHw_2_Decoder_one_hot_43\" 3 3 0 1
set_location "\ADC:AMuxHw_2_Decoder_one_hot_44\" 1 2 1 0
set_location "\ADC:AMuxHw_2_Decoder_one_hot_45\" 3 1 1 2
set_location "\ADC:AMuxHw_2_Decoder_one_hot_46\" 2 4 0 3
set_location "\ADC:AMuxHw_2_Decoder_one_hot_47\" 3 1 0 0
set_location "\ADC:AMuxHw_2_Decoder_one_hot_48\" 0 2 1 3
set_location "\ADC:AMuxHw_2_Decoder_one_hot_49\" 3 2 1 3
set_location "\ADC:AMuxHw_2_Decoder_one_hot_50\" 3 0 0 0
set_location "\ADC:AMuxHw_2_Decoder_one_hot_51\" 3 0 0 1
set_location "\ADC:AMuxHw_2_Decoder_one_hot_52\" 3 0 1 1
set_location "\ADC:AMuxHw_2_Decoder_one_hot_53\" 1 2 0 2
set_location "\ADC:AMuxHw_2_Decoder_one_hot_54\" 3 0 1 2
set_location "\ADC:AMuxHw_2_Decoder_one_hot_55\" 3 3 0 2
set_location "\ADC:AMuxHw_2_Decoder_one_hot_56\" 3 2 1 1
set_location "\ADC:AMuxHw_2_Decoder_one_hot_57\" 3 2 1 0
set_location "\ADC:AMuxHw_2_Decoder_one_hot_58\" 3 3 1 0
set_location "\ADC:AMuxHw_2_Decoder_one_hot_59\" 2 4 1 1
set_location "\ADC:AMuxHw_2_Decoder_one_hot_60\" 3 3 0 0
set_location "\ADC:AMuxHw_2_Decoder_one_hot_61\" 0 2 0 0
set_location "\ADC:AMuxHw_2_Decoder_one_hot_62\" 3 4 1 3
set_location "\ADC:AMuxHw_2_Decoder_one_hot_63\" 2 5 0 3
set_location "Net_1931" 2 2 1 0
set_location "\ADC:bSAR_SEQ:bus_clk_nrq_reg\" 3 2 0 0
set_location "\ADC:bSAR_SEQ:nrq_reg\" 2 2 1 1
