// Seed: 1355354257
module module_0 ();
endmodule
module module_1 #(
    parameter id_6 = 32'd62
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  input logic [7:0] id_9;
  inout wire id_8;
  input wire id_7;
  input wire _id_6;
  module_0 modCall_1 ();
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_5 = id_9[id_6];
endmodule
module module_2 #(
    parameter id_11 = 32'd29,
    parameter id_4  = 32'd3
) (
    input wor id_0,
    input tri id_1,
    input supply1 id_2,
    input uwire id_3,
    input supply1 _id_4,
    input wire id_5
    , id_17,
    inout wor id_6,
    input uwire id_7,
    output wor id_8,
    input tri1 id_9,
    output supply1 id_10,
    output tri0 _id_11,
    output tri id_12,
    output tri1 id_13,
    input supply1 id_14,
    output wand id_15
);
  wire [id_4 : id_11] id_18;
  module_0 modCall_1 ();
  wire id_19;
endmodule
