$date
	Fri Sep 22 09:40:57 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_function $end
$var wire 1 ! S $end
$var wire 1 " C1 $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % C0 $end
$scope module fa $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % C0 $end
$var wire 1 " C1 $end
$var wire 1 & W2 $end
$var wire 1 ' W1 $end
$var wire 1 ! S $end
$var wire 1 ( CMID $end
$scope module h1 $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 ( C1 $end
$var wire 1 ' S $end
$upscope $end
$scope module h2 $end
$var wire 1 % A $end
$var wire 1 ' B $end
$var wire 1 & C1 $end
$var wire 1 ! S $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1!
1"
1'
1#
#20
0!
0'
1(
1$
#30
1!
1'
0(
0#
#40
0"
1!
0'
0&
1%
0$
#50
0!
1&
1"
1'
1#
#60
1!
0&
0'
1(
1$
#70
0!
1&
1'
0(
0#
#100
