Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed Jul  2 18:41:59 2025
| Host         : H410M-H-V3 running 64-bit Linux Mint 20.2
| Command      : report_design_analysis -file ./report/md_kernel_design_analysis_routed.rpt
| Design       : bd_0_wrapper
| Device       : xcu50
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Router Initial Congestion
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                                                                                                                        Path #1                                                                                                                                                       |
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               | 8.000                                                                                                                                                                                                                                                                                                                |
| Path Delay                | 6.397                                                                                                                                                                                                                                                                                                                |
| Logic Delay               | 2.535(40%)                                                                                                                                                                                                                                                                                                           |
| Net Delay                 | 3.862(60%)                                                                                                                                                                                                                                                                                                           |
| Clock Skew                | -0.009                                                                                                                                                                                                                                                                                                               |
| Slack                     | 1.584                                                                                                                                                                                                                                                                                                                |
| Clock Uncertainty         | 0.035                                                                                                                                                                                                                                                                                                                |
| Clock Relationship        | Safely Timed                                                                                                                                                                                                                                                                                                         |
| Clock Delay Group         | Same Clock                                                                                                                                                                                                                                                                                                           |
| Logic Levels              | 40                                                                                                                                                                                                                                                                                                                   |
| Routes                    | 5                                                                                                                                                                                                                                                                                                                    |
| Logical Path              | FDRE/C-(56)-LUT3-(1)-CARRY8-CARRY8-CARRY8-CARRY8-CARRY8-CARRY8-CARRY8-LUT2-(1)-CARRY8-CARRY8-CARRY8-CARRY8-CARRY8-CARRY8-CARRY8-LUT2-(1)-CARRY8-CARRY8-CARRY8-CARRY8-CARRY8-CARRY8-CARRY8-LUT3-(1)-CARRY8-CARRY8-CARRY8-CARRY8-CARRY8-CARRY8-CARRY8-LUT3-(1)-CARRY8-CARRY8-CARRY8-CARRY8-CARRY8-CARRY8-CARRY8-FDRE/D |
| Start Point Clock         | ap_clk                                                                                                                                                                                                                                                                                                               |
| End Point Clock           | ap_clk                                                                                                                                                                                                                                                                                                               |
| DSP Block                 | None                                                                                                                                                                                                                                                                                                                 |
| RAM Registers             | None-None                                                                                                                                                                                                                                                                                                            |
| IO Crossings              | 0                                                                                                                                                                                                                                                                                                                    |
| SLR Crossings             | 0                                                                                                                                                                                                                                                                                                                    |
| PBlocks                   | 0                                                                                                                                                                                                                                                                                                                    |
| High Fanout               | 56                                                                                                                                                                                                                                                                                                                   |
| Dont Touch                | 0                                                                                                                                                                                                                                                                                                                    |
| Mark Debug                | 0                                                                                                                                                                                                                                                                                                                    |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                                                                                                                                                               |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                                                                                                                                                               |
| Start Point Pin           | opt_has_pipe.first_q_reg[53]/C                                                                                                                                                                                                                                                                                       |
| End Point Pin             | opt_has_pipe.first_q_reg[53]/D                                                                                                                                                                                                                                                                                       |
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (5130, 1068)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+-----+----+----+----+-----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement | 10 | 11 |  12 | 13 | 14 | 15 |  16 | 17 | 18 | 26 | 28 | 29 | 30 | 31 | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 |
+-----------------+-------------+----+----+-----+----+----+----+-----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| ap_clk          | 8.000ns     | 67 |  3 | 169 | 52 | 12 |  8 | 101 | 23 | 13 |  1 |  9 |  8 | 18 | 20 | 29 | 69 | 63 | 72 | 70 | 64 | 63 | 48 | 18 |
+-----------------+-------------+----+----+-----+----+----+----+-----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Router Initial Congestion
----------------------------

+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+-------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names | Sub Windows |
+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+-------------+
* No effective congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  |
+------------+-----------------------------+-------------+
* Information not available. There are no nets crossing SLRs.


