<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>bcma_regs.h source code [linux-4.14.y/include/linux/bcma/bcma_regs.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-4.14.y/include/linux/bcma/bcma_regs.h'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>linux-4.14.y</a>/<a href='../..'>include</a>/<a href='..'>linux</a>/<a href='./'>bcma</a>/<a href='bcma_regs.h.html'>bcma_regs.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* SPDX-License-Identifier: GPL-2.0 */</i></td></tr>
<tr><th id="2">2</th><td><u>#<span data-ppcond="2">ifndef</span> <span class="macro" data-ref="_M/LINUX_BCMA_REGS_H_">LINUX_BCMA_REGS_H_</span></u></td></tr>
<tr><th id="3">3</th><td><u>#define <dfn class="macro" id="_M/LINUX_BCMA_REGS_H_" data-ref="_M/LINUX_BCMA_REGS_H_">LINUX_BCMA_REGS_H_</dfn></u></td></tr>
<tr><th id="4">4</th><td></td></tr>
<tr><th id="5">5</th><td><i>/* Some single registers are shared between many cores */</i></td></tr>
<tr><th id="6">6</th><td><i>/* BCMA_CLKCTLST: ChipCommon (rev &gt;= 20), PCIe, 80211 */</i></td></tr>
<tr><th id="7">7</th><td><u>#define <dfn class="macro" id="_M/BCMA_CLKCTLST" data-ref="_M/BCMA_CLKCTLST">BCMA_CLKCTLST</dfn>			0x01E0 /* Clock control and status */</u></td></tr>
<tr><th id="8">8</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CLKCTLST_FORCEALP" data-ref="_M/BCMA_CLKCTLST_FORCEALP">BCMA_CLKCTLST_FORCEALP</dfn>		0x00000001 /* Force ALP request */</u></td></tr>
<tr><th id="9">9</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CLKCTLST_FORCEHT" data-ref="_M/BCMA_CLKCTLST_FORCEHT">BCMA_CLKCTLST_FORCEHT</dfn>		0x00000002 /* Force HT request */</u></td></tr>
<tr><th id="10">10</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CLKCTLST_FORCEILP" data-ref="_M/BCMA_CLKCTLST_FORCEILP">BCMA_CLKCTLST_FORCEILP</dfn>		0x00000004 /* Force ILP request */</u></td></tr>
<tr><th id="11">11</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CLKCTLST_HAVEALPREQ" data-ref="_M/BCMA_CLKCTLST_HAVEALPREQ">BCMA_CLKCTLST_HAVEALPREQ</dfn>	0x00000008 /* ALP available request */</u></td></tr>
<tr><th id="12">12</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CLKCTLST_HAVEHTREQ" data-ref="_M/BCMA_CLKCTLST_HAVEHTREQ">BCMA_CLKCTLST_HAVEHTREQ</dfn>	0x00000010 /* HT available request */</u></td></tr>
<tr><th id="13">13</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CLKCTLST_HWCROFF" data-ref="_M/BCMA_CLKCTLST_HWCROFF">BCMA_CLKCTLST_HWCROFF</dfn>		0x00000020 /* Force HW clock request off */</u></td></tr>
<tr><th id="14">14</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CLKCTLST_HQCLKREQ" data-ref="_M/BCMA_CLKCTLST_HQCLKREQ">BCMA_CLKCTLST_HQCLKREQ</dfn>		0x00000040 /* HQ Clock */</u></td></tr>
<tr><th id="15">15</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CLKCTLST_EXTRESREQ" data-ref="_M/BCMA_CLKCTLST_EXTRESREQ">BCMA_CLKCTLST_EXTRESREQ</dfn>	0x00000700 /* Mask of external resource requests */</u></td></tr>
<tr><th id="16">16</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CLKCTLST_EXTRESREQ_SHIFT" data-ref="_M/BCMA_CLKCTLST_EXTRESREQ_SHIFT">BCMA_CLKCTLST_EXTRESREQ_SHIFT</dfn>	8</u></td></tr>
<tr><th id="17">17</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CLKCTLST_HAVEALP" data-ref="_M/BCMA_CLKCTLST_HAVEALP">BCMA_CLKCTLST_HAVEALP</dfn>		0x00010000 /* ALP available */</u></td></tr>
<tr><th id="18">18</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CLKCTLST_HAVEHT" data-ref="_M/BCMA_CLKCTLST_HAVEHT">BCMA_CLKCTLST_HAVEHT</dfn>		0x00020000 /* HT available */</u></td></tr>
<tr><th id="19">19</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CLKCTLST_BP_ON_ALP" data-ref="_M/BCMA_CLKCTLST_BP_ON_ALP">BCMA_CLKCTLST_BP_ON_ALP</dfn>	0x00040000 /* RO: running on ALP clock */</u></td></tr>
<tr><th id="20">20</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CLKCTLST_BP_ON_HT" data-ref="_M/BCMA_CLKCTLST_BP_ON_HT">BCMA_CLKCTLST_BP_ON_HT</dfn>		0x00080000 /* RO: running on HT clock */</u></td></tr>
<tr><th id="21">21</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CLKCTLST_EXTRESST" data-ref="_M/BCMA_CLKCTLST_EXTRESST">BCMA_CLKCTLST_EXTRESST</dfn>		0x07000000 /* Mask of external resource status */</u></td></tr>
<tr><th id="22">22</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CLKCTLST_EXTRESST_SHIFT" data-ref="_M/BCMA_CLKCTLST_EXTRESST_SHIFT">BCMA_CLKCTLST_EXTRESST_SHIFT</dfn>	24</u></td></tr>
<tr><th id="23">23</th><td><i>/* Is there any BCM4328 on BCMA bus? */</i></td></tr>
<tr><th id="24">24</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CLKCTLST_4328A0_HAVEHT" data-ref="_M/BCMA_CLKCTLST_4328A0_HAVEHT">BCMA_CLKCTLST_4328A0_HAVEHT</dfn>	0x00010000 /* 4328a0 has reversed bits */</u></td></tr>
<tr><th id="25">25</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CLKCTLST_4328A0_HAVEALP" data-ref="_M/BCMA_CLKCTLST_4328A0_HAVEALP">BCMA_CLKCTLST_4328A0_HAVEALP</dfn>	0x00020000 /* 4328a0 has reversed bits */</u></td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><i>/* Agent registers (common for every core) */</i></td></tr>
<tr><th id="28">28</th><td><u>#define <dfn class="macro" id="_M/BCMA_OOB_SEL_OUT_A30" data-ref="_M/BCMA_OOB_SEL_OUT_A30">BCMA_OOB_SEL_OUT_A30</dfn>		0x0100</u></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/BCMA_IOCTL" data-ref="_M/BCMA_IOCTL">BCMA_IOCTL</dfn>			0x0408 /* IO control */</u></td></tr>
<tr><th id="30">30</th><td><u>#define  <dfn class="macro" id="_M/BCMA_IOCTL_CLK" data-ref="_M/BCMA_IOCTL_CLK">BCMA_IOCTL_CLK</dfn>			0x0001</u></td></tr>
<tr><th id="31">31</th><td><u>#define  <dfn class="macro" id="_M/BCMA_IOCTL_FGC" data-ref="_M/BCMA_IOCTL_FGC">BCMA_IOCTL_FGC</dfn>			0x0002</u></td></tr>
<tr><th id="32">32</th><td><u>#define  <dfn class="macro" id="_M/BCMA_IOCTL_CORE_BITS" data-ref="_M/BCMA_IOCTL_CORE_BITS">BCMA_IOCTL_CORE_BITS</dfn>		0x3FFC</u></td></tr>
<tr><th id="33">33</th><td><u>#define  <dfn class="macro" id="_M/BCMA_IOCTL_PME_EN" data-ref="_M/BCMA_IOCTL_PME_EN">BCMA_IOCTL_PME_EN</dfn>		0x4000</u></td></tr>
<tr><th id="34">34</th><td><u>#define  <dfn class="macro" id="_M/BCMA_IOCTL_BIST_EN" data-ref="_M/BCMA_IOCTL_BIST_EN">BCMA_IOCTL_BIST_EN</dfn>		0x8000</u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/BCMA_IOST" data-ref="_M/BCMA_IOST">BCMA_IOST</dfn>			0x0500 /* IO status */</u></td></tr>
<tr><th id="36">36</th><td><u>#define  <dfn class="macro" id="_M/BCMA_IOST_CORE_BITS" data-ref="_M/BCMA_IOST_CORE_BITS">BCMA_IOST_CORE_BITS</dfn>		0x0FFF</u></td></tr>
<tr><th id="37">37</th><td><u>#define  <dfn class="macro" id="_M/BCMA_IOST_DMA64" data-ref="_M/BCMA_IOST_DMA64">BCMA_IOST_DMA64</dfn>		0x1000</u></td></tr>
<tr><th id="38">38</th><td><u>#define  <dfn class="macro" id="_M/BCMA_IOST_GATED_CLK" data-ref="_M/BCMA_IOST_GATED_CLK">BCMA_IOST_GATED_CLK</dfn>		0x2000</u></td></tr>
<tr><th id="39">39</th><td><u>#define  <dfn class="macro" id="_M/BCMA_IOST_BIST_ERROR" data-ref="_M/BCMA_IOST_BIST_ERROR">BCMA_IOST_BIST_ERROR</dfn>		0x4000</u></td></tr>
<tr><th id="40">40</th><td><u>#define  <dfn class="macro" id="_M/BCMA_IOST_BIST_DONE" data-ref="_M/BCMA_IOST_BIST_DONE">BCMA_IOST_BIST_DONE</dfn>		0x8000</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/BCMA_RESET_CTL" data-ref="_M/BCMA_RESET_CTL">BCMA_RESET_CTL</dfn>			0x0800</u></td></tr>
<tr><th id="42">42</th><td><u>#define  <dfn class="macro" id="_M/BCMA_RESET_CTL_RESET" data-ref="_M/BCMA_RESET_CTL_RESET">BCMA_RESET_CTL_RESET</dfn>		0x0001</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/BCMA_RESET_ST" data-ref="_M/BCMA_RESET_ST">BCMA_RESET_ST</dfn>			0x0804</u></td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/BCMA_NS_ROM_IOST_BOOT_DEV_MASK" data-ref="_M/BCMA_NS_ROM_IOST_BOOT_DEV_MASK">BCMA_NS_ROM_IOST_BOOT_DEV_MASK</dfn>	0x0003</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/BCMA_NS_ROM_IOST_BOOT_DEV_NOR" data-ref="_M/BCMA_NS_ROM_IOST_BOOT_DEV_NOR">BCMA_NS_ROM_IOST_BOOT_DEV_NOR</dfn>	0x0000</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/BCMA_NS_ROM_IOST_BOOT_DEV_NAND" data-ref="_M/BCMA_NS_ROM_IOST_BOOT_DEV_NAND">BCMA_NS_ROM_IOST_BOOT_DEV_NAND</dfn>	0x0001</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/BCMA_NS_ROM_IOST_BOOT_DEV_ROM" data-ref="_M/BCMA_NS_ROM_IOST_BOOT_DEV_ROM">BCMA_NS_ROM_IOST_BOOT_DEV_ROM</dfn>	0x0002</u></td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><i>/* BCMA PCI config space registers. */</i></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/BCMA_PCI_PMCSR" data-ref="_M/BCMA_PCI_PMCSR">BCMA_PCI_PMCSR</dfn>			0x44</u></td></tr>
<tr><th id="52">52</th><td><u>#define  <dfn class="macro" id="_M/BCMA_PCI_PE" data-ref="_M/BCMA_PCI_PE">BCMA_PCI_PE</dfn>			0x100</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/BCMA_PCI_BAR0_WIN" data-ref="_M/BCMA_PCI_BAR0_WIN">BCMA_PCI_BAR0_WIN</dfn>		0x80	/* Backplane address space 0 */</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/BCMA_PCI_BAR1_WIN" data-ref="_M/BCMA_PCI_BAR1_WIN">BCMA_PCI_BAR1_WIN</dfn>		0x84	/* Backplane address space 1 */</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/BCMA_PCI_SPROMCTL" data-ref="_M/BCMA_PCI_SPROMCTL">BCMA_PCI_SPROMCTL</dfn>		0x88	/* SPROM control */</u></td></tr>
<tr><th id="56">56</th><td><u>#define  <dfn class="macro" id="_M/BCMA_PCI_SPROMCTL_WE" data-ref="_M/BCMA_PCI_SPROMCTL_WE">BCMA_PCI_SPROMCTL_WE</dfn>		0x10	/* SPROM write enable */</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/BCMA_PCI_BAR1_CONTROL" data-ref="_M/BCMA_PCI_BAR1_CONTROL">BCMA_PCI_BAR1_CONTROL</dfn>		0x8c	/* Address space 1 burst control */</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/BCMA_PCI_IRQS" data-ref="_M/BCMA_PCI_IRQS">BCMA_PCI_IRQS</dfn>			0x90	/* PCI interrupts */</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/BCMA_PCI_IRQMASK" data-ref="_M/BCMA_PCI_IRQMASK">BCMA_PCI_IRQMASK</dfn>		0x94	/* PCI IRQ control and mask (pcirev &gt;= 6 only) */</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/BCMA_PCI_BACKPLANE_IRQS" data-ref="_M/BCMA_PCI_BACKPLANE_IRQS">BCMA_PCI_BACKPLANE_IRQS</dfn>		0x98	/* Backplane Interrupts */</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/BCMA_PCI_BAR0_WIN2" data-ref="_M/BCMA_PCI_BAR0_WIN2">BCMA_PCI_BAR0_WIN2</dfn>		0xAC</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/BCMA_PCI_GPIO_IN" data-ref="_M/BCMA_PCI_GPIO_IN">BCMA_PCI_GPIO_IN</dfn>		0xB0	/* GPIO Input (pcirev &gt;= 3 only) */</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/BCMA_PCI_GPIO_OUT" data-ref="_M/BCMA_PCI_GPIO_OUT">BCMA_PCI_GPIO_OUT</dfn>		0xB4	/* GPIO Output (pcirev &gt;= 3 only) */</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/BCMA_PCI_GPIO_OUT_ENABLE" data-ref="_M/BCMA_PCI_GPIO_OUT_ENABLE">BCMA_PCI_GPIO_OUT_ENABLE</dfn>	0xB8	/* GPIO Output Enable/Disable (pcirev &gt;= 3 only) */</u></td></tr>
<tr><th id="65">65</th><td><u>#define  <dfn class="macro" id="_M/BCMA_PCI_GPIO_SCS" data-ref="_M/BCMA_PCI_GPIO_SCS">BCMA_PCI_GPIO_SCS</dfn>		0x10	/* PCI config space bit 4 for 4306c0 slow clock source */</u></td></tr>
<tr><th id="66">66</th><td><u>#define  <dfn class="macro" id="_M/BCMA_PCI_GPIO_HWRAD" data-ref="_M/BCMA_PCI_GPIO_HWRAD">BCMA_PCI_GPIO_HWRAD</dfn>		0x20	/* PCI config space GPIO 13 for hw radio disable */</u></td></tr>
<tr><th id="67">67</th><td><u>#define  <dfn class="macro" id="_M/BCMA_PCI_GPIO_XTAL" data-ref="_M/BCMA_PCI_GPIO_XTAL">BCMA_PCI_GPIO_XTAL</dfn>		0x40	/* PCI config space GPIO 14 for Xtal powerup */</u></td></tr>
<tr><th id="68">68</th><td><u>#define  <dfn class="macro" id="_M/BCMA_PCI_GPIO_PLL" data-ref="_M/BCMA_PCI_GPIO_PLL">BCMA_PCI_GPIO_PLL</dfn>		0x80	/* PCI config space GPIO 15 for PLL powerdown */</u></td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/BCMA_PCIE2_BAR0_WIN2" data-ref="_M/BCMA_PCIE2_BAR0_WIN2">BCMA_PCIE2_BAR0_WIN2</dfn>		0x70</u></td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td><i>/* SiliconBackplane Address Map.</i></td></tr>
<tr><th id="73">73</th><td><i> * All regions may not exist on all chips.</i></td></tr>
<tr><th id="74">74</th><td><i> */</i></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/BCMA_SOC_SDRAM_BASE" data-ref="_M/BCMA_SOC_SDRAM_BASE">BCMA_SOC_SDRAM_BASE</dfn>		0x00000000U	/* Physical SDRAM */</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/BCMA_SOC_PCI_MEM" data-ref="_M/BCMA_SOC_PCI_MEM">BCMA_SOC_PCI_MEM</dfn>		0x08000000U	/* Host Mode sb2pcitranslation0 (64 MB) */</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/BCMA_SOC_PCI_MEM_SZ" data-ref="_M/BCMA_SOC_PCI_MEM_SZ">BCMA_SOC_PCI_MEM_SZ</dfn>		(64 * 1024 * 1024)</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/BCMA_SOC_PCI_CFG" data-ref="_M/BCMA_SOC_PCI_CFG">BCMA_SOC_PCI_CFG</dfn>		0x0c000000U	/* Host Mode sb2pcitranslation1 (64 MB) */</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/BCMA_SOC_SDRAM_SWAPPED" data-ref="_M/BCMA_SOC_SDRAM_SWAPPED">BCMA_SOC_SDRAM_SWAPPED</dfn>		0x10000000U	/* Byteswapped Physical SDRAM */</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/BCMA_SOC_SDRAM_R2" data-ref="_M/BCMA_SOC_SDRAM_R2">BCMA_SOC_SDRAM_R2</dfn>		0x80000000U	/* Region 2 for sdram (512 MB) */</u></td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/BCMA_SOC_PCI_DMA" data-ref="_M/BCMA_SOC_PCI_DMA">BCMA_SOC_PCI_DMA</dfn>		0x40000000U	/* Client Mode sb2pcitranslation2 (1 GB) */</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/BCMA_SOC_PCI_DMA2" data-ref="_M/BCMA_SOC_PCI_DMA2">BCMA_SOC_PCI_DMA2</dfn>		0x80000000U	/* Client Mode sb2pcitranslation2 (1 GB) */</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/BCMA_SOC_PCI_DMA_SZ" data-ref="_M/BCMA_SOC_PCI_DMA_SZ">BCMA_SOC_PCI_DMA_SZ</dfn>		0x40000000U	/* Client Mode sb2pcitranslation2 size in bytes */</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/BCMA_SOC_PCIE_DMA_L32" data-ref="_M/BCMA_SOC_PCIE_DMA_L32">BCMA_SOC_PCIE_DMA_L32</dfn>		0x00000000U	/* PCIE Client Mode sb2pcitranslation2</u></td></tr>
<tr><th id="87">87</th><td><u>							 * (2 ZettaBytes), low 32 bits</u></td></tr>
<tr><th id="88">88</th><td><u>							 */</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/BCMA_SOC_PCIE_DMA_H32" data-ref="_M/BCMA_SOC_PCIE_DMA_H32">BCMA_SOC_PCIE_DMA_H32</dfn>		0x80000000U	/* PCIE Client Mode sb2pcitranslation2</u></td></tr>
<tr><th id="90">90</th><td><u>							 * (2 ZettaBytes), high 32 bits</u></td></tr>
<tr><th id="91">91</th><td><u>							 */</u></td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/BCMA_SOC_PCI1_MEM" data-ref="_M/BCMA_SOC_PCI1_MEM">BCMA_SOC_PCI1_MEM</dfn>		0x40000000U	/* Host Mode sb2pcitranslation0 (64 MB) */</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/BCMA_SOC_PCI1_CFG" data-ref="_M/BCMA_SOC_PCI1_CFG">BCMA_SOC_PCI1_CFG</dfn>		0x44000000U	/* Host Mode sb2pcitranslation1 (64 MB) */</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/BCMA_SOC_PCIE1_DMA_H32" data-ref="_M/BCMA_SOC_PCIE1_DMA_H32">BCMA_SOC_PCIE1_DMA_H32</dfn>		0xc0000000U	/* PCIE Client Mode sb2pcitranslation2</u></td></tr>
<tr><th id="96">96</th><td><u>							 * (2 ZettaBytes), high 32 bits</u></td></tr>
<tr><th id="97">97</th><td><u>							 */</u></td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/BCMA_SOC_FLASH1" data-ref="_M/BCMA_SOC_FLASH1">BCMA_SOC_FLASH1</dfn>			0x1fc00000	/* MIPS Flash Region 1 */</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/BCMA_SOC_FLASH1_SZ" data-ref="_M/BCMA_SOC_FLASH1_SZ">BCMA_SOC_FLASH1_SZ</dfn>		0x00400000	/* MIPS Size of Flash Region 1 */</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/BCMA_SOC_FLASH2" data-ref="_M/BCMA_SOC_FLASH2">BCMA_SOC_FLASH2</dfn>			0x1c000000	/* Flash Region 2 (region 1 shadowed here) */</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/BCMA_SOC_FLASH2_SZ" data-ref="_M/BCMA_SOC_FLASH2_SZ">BCMA_SOC_FLASH2_SZ</dfn>		0x02000000	/* Size of Flash Region 2 */</u></td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td><u>#<span data-ppcond="2">endif</span> /* LINUX_BCMA_REGS_H_ */</u></td></tr>
<tr><th id="105">105</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../arch/x86/kernel/early-quirks.c.html'>linux-4.14.y/arch/x86/kernel/early-quirks.c</a><br/>Generated on <em>2018-Jul-30</em> from project linux-4.14.y revision <em>linux-4.14.y</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
