#source:examples/prob_examples/public_examples/EventBPrologPackages/Advance/CAN_Bus/ADVANCESIM12.zip_unpacked/COMPONENT/CB3TM.bcm
5.4156258333333336E7,6.2041944333333336E7,6.948253233333333E7,1.1133357133333333E8:not((T2v:INT) & (T3_evaluated:BOOL) & (T3_enabled:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T3_state:T3state) & (T1_writevalue:INT) & (T2_writevalue:INT) & (T2_readvalue:INT) & (T2_readpriority:NAT) & (T3_readvalue:INT) & (T3_readpriority:NAT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSvalue:INT) & (BUSpriority:NAT) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (BUSwrite/=({} oftype POW(INT**INT))) & (0:dom(BUSwrite))) & (ppriority=T2_readpriority) & (T2_readpriority=5) & (ppriority:dom(BUSwrite)) & (T2_state=T2_PROC)
5.3932161E7,6.0019317666666664E7,5.7289455E7,4.250235543333333E8:not(not((T2v:INT) & (T3_evaluated:BOOL) & (T3_enabled:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T3_state:T3state) & (T1_writevalue:INT) & (T2_writevalue:INT) & (T2_readvalue:INT) & (T2_readpriority:NAT) & (T3_readvalue:INT) & (T3_readpriority:NAT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSvalue:INT) & (BUSpriority:NAT) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (BUSwrite/=({} oftype POW(INT**INT))) & (0:dom(BUSwrite)))) => (ppriority=T2_readpriority) & (T2_readpriority=5) & (ppriority:dom(BUSwrite)) & (T2_state=T2_PROC)
1.82648133E8,9.8305145E7,1.12653036E8,4.011274296666667E8:not(not((T2v:INT) & (T3_evaluated:BOOL) & (T3_enabled:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T3_state:T3state) & (T1_writevalue:INT) & (T2_writevalue:INT) & (T2_readvalue:INT) & (T2_readpriority:NAT) & (T3_readvalue:INT) & (T3_readpriority:NAT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSvalue:INT) & (BUSpriority:NAT) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (BUSwrite/=({} oftype POW(INT**INT))) & (0:dom(BUSwrite)))) => (pmax=max(dom(BUSwrite))) & (T1_timer>0) & (T2_timer>0) & (T3_enabled=TRUE or T3_evaluated=TRUE)
1.6383019066666666E8,1.0013270533333333E8,1.0651582666666667E8,9.3638048E7:not((T2v:INT) & (T3_evaluated:BOOL) & (T3_enabled:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T3_state:T3state) & (T1_writevalue:INT) & (T2_writevalue:INT) & (T2_readvalue:INT) & (T2_readpriority:NAT) & (T3_readvalue:INT) & (T3_readpriority:NAT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSvalue:INT) & (BUSpriority:NAT) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (BUSwrite/=({} oftype POW(INT**INT))) & (0:dom(BUSwrite))) => not((T3_readpriority<5) & (T3_state=T3_PROC))
5.4666588666666664E7,4.2042520666666664E7,-1.0,1.1194682433333333E8:(T2v:INT) & (T3_evaluated:BOOL) & (T3_enabled:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T3_state:T3state) & (T1_writevalue:INT) & (T2_writevalue:INT) & (T2_readvalue:INT) & (T2_readpriority:NAT) & (T3_readvalue:INT) & (T3_readpriority:NAT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSvalue:INT) & (BUSpriority:NAT) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (BUSwrite/=({} oftype POW(INT**INT))) & (0:dom(BUSwrite)) & (p:INT) & (T1_state=T1_CALC) & not((T2_readpriority=3) & (T2_state=T2_PROC))
5.5792453333333336E7,7.6966305E7,-1.0,1.6955279933333334E8:(T2v:INT) & (T3_evaluated:BOOL) & (T3_enabled:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T3_state:T3state) & (T1_writevalue:INT) & (T2_writevalue:INT) & (T2_readvalue:INT) & (T2_readpriority:NAT) & (T3_readvalue:INT) & (T3_readpriority:NAT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSvalue:INT) & (BUSpriority:NAT) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (BUSwrite/=({} oftype POW(INT**INT))) & (0:dom(BUSwrite)) & (pv=T1_writevalue) & (ppriority=3) & (T1_state=T1_SEND) & (T2_readpriority=3) & (T2_state=T2_PROC)
5.4263115333333336E7,7.339483133333333E7,-1.0,1.3775078066666666E8:(T2v:INT) & (T3_evaluated:BOOL) & (T3_enabled:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T3_state:T3state) & (T1_writevalue:INT) & (T2_writevalue:INT) & (T2_readvalue:INT) & (T2_readpriority:NAT) & (T3_readvalue:INT) & (T3_readpriority:NAT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSvalue:INT) & (BUSpriority:NAT) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (BUSwrite/=({} oftype POW(INT**INT))) & (0:dom(BUSwrite)) & (not((pv=BUSvalue) & (ppriority=BUSpriority) & (T2_state=T2_RCV)) => (T3_state=T3_READY) & (T3_evaluated=FALSE) & (T3_enabled=FALSE))
5.7021985666666664E7,9.452053933333333E7,-1.0,1.2171100833333333E8:(T2v:INT) & (T3_evaluated:BOOL) & (T3_enabled:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T3_state:T3state) & (T1_writevalue:INT) & (T2_writevalue:INT) & (T2_readvalue:INT) & (T2_readpriority:NAT) & (T3_readvalue:INT) & (T3_readpriority:NAT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSvalue:INT) & (BUSpriority:NAT) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (BUSwrite/=({} oftype POW(INT**INT))) & (0:dom(BUSwrite)) & (not((T2_timer<10) & (T2_state=T2_EN)) => (pmax=max(dom(BUSwrite))) & (T1_timer>0) & (T2_timer>0) & (T3_enabled=TRUE or T3_evaluated=TRUE))
5.5424157E7,7.350241066666667E7,-1.0,1.0366239066666667E8:(T2v:INT) & (T3_evaluated:BOOL) & (T3_enabled:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T3_state:T3state) & (T1_writevalue:INT) & (T2_writevalue:INT) & (T2_readvalue:INT) & (T2_readpriority:NAT) & (T3_readvalue:INT) & (T3_readpriority:NAT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSvalue:INT) & (BUSpriority:NAT) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (BUSwrite/=({} oftype POW(INT**INT))) & (0:dom(BUSwrite)) & ((T3_state=T3_READY) & (T3_evaluated=FALSE) & (T3_enabled=FALSE) => not((pv=0) & (ppriority=4) & (T3_state=T3_WRITE)))
8.0975381E7,7.180387E7,-1.0,1.2187858066666667E8:(T2v:INT) & (T3_evaluated:BOOL) & (T3_enabled:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T3_state:T3state) & (T1_writevalue:INT) & (T2_writevalue:INT) & (T2_readvalue:INT) & (T2_readpriority:NAT) & (T3_readvalue:INT) & (T3_readpriority:NAT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSvalue:INT) & (BUSpriority:NAT) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (BUSwrite/=({} oftype POW(INT**INT))) & (0:dom(BUSwrite)) & ((pv=T2_writevalue) & (ppriority=5) & (T2_state=T2_SEND) => not((T3_state=T3_RELEASE)))
5.5300118666666664E7,7.3417972E7,-1.0,1.2933388166666667E8:(T2v:INT) & (T3_evaluated:BOOL) & (T3_enabled:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T3_state:T3state) & (T1_writevalue:INT) & (T2_writevalue:INT) & (T2_readvalue:INT) & (T2_readpriority:NAT) & (T3_readvalue:INT) & (T3_readpriority:NAT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSvalue:INT) & (BUSpriority:NAT) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (BUSwrite/=({} oftype POW(INT**INT))) & (0:dom(BUSwrite)) & (pv=T2_writevalue) & (ppriority=5) & (T2_state=T2_SEND) & (pv=BUSvalue) & (ppriority=BUSpriority) & (T3_state=T3_READ)
5.6702066333333336E7,7.207308466666667E7,-1.0,1.22967872E8:(T2v:INT) & (T3_evaluated:BOOL) & (T3_enabled:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T3_state:T3state) & (T1_writevalue:INT) & (T2_writevalue:INT) & (T2_readvalue:INT) & (T2_readpriority:NAT) & (T3_readvalue:INT) & (T3_readpriority:NAT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSvalue:INT) & (BUSpriority:NAT) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (BUSwrite/=({} oftype POW(INT**INT))) & (0:dom(BUSwrite)) & (pv=T2_writevalue) & (ppriority=5) & (T2_state=T2_SEND) & not((pv=BUSvalue) & (ppriority=BUSpriority) & (T3_state=T3_READ))
5.5150705333333336E7,7.3315375E7,-1.0,1.36344945E8:(T2v:INT) & (T3_evaluated:BOOL) & (T3_enabled:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T3_state:T3state) & (T1_writevalue:INT) & (T2_writevalue:INT) & (T2_readvalue:INT) & (T2_readpriority:NAT) & (T3_readvalue:INT) & (T3_readpriority:NAT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSvalue:INT) & (BUSpriority:NAT) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (BUSwrite/=({} oftype POW(INT**INT))) & (0:dom(BUSwrite)) & ((T1_timer<5) & (T1_state=T1_EN) => not((T2_readpriority<3) & (T2_state=T2_PROC)))
5.501221E7,7.204058533333333E7,-1.0,9.707349433333333E7:(T2v:INT) & (T3_evaluated:BOOL) & (T3_enabled:BOOL) & (T1_state:T1state) & (T2_state:T2state) & (T3_state:T3state) & (T1_writevalue:INT) & (T2_writevalue:INT) & (T2_readvalue:INT) & (T2_readpriority:NAT) & (T3_readvalue:INT) & (T3_readpriority:NAT) & (T1_timer:NAT) & (T2_timer:NAT) & (T1_cycle_offset:NAT) & (T2_cycle_offset:NAT) & (BUSwrite:NAT +-> INT) & (BUSvalue:INT) & (BUSpriority:NAT) & (finite(BUSwrite)) & (T1_cycle_offset<5) & (T1_timer<10) & (T2_cycle_offset<10) & (T2_timer<20) & (BUSwrite/=({} oftype POW(INT**INT))) & (0:dom(BUSwrite)) & ((T3_state=T3_RELEASE) => not((pt=T2_cycle_offset+10) & (T2_state=T2_WAIT)))
