用於先進邏輯元件件與感測器應用之新式矽奈米線電晶體技術 
“Development of Novel Si Nanowire Transistor Technology for Advanced Logic Devices and Sensor 
Applications” 
計畫編號：96-2221-E-009-212-MY3 
執行期間：96 年 8 月 1 日 至 99 年 7 月 31 日 
主持人：林鴻志 交通大學電子工程系 教授 
一、摘要 
中文摘要 
奈米線相關製備與應用的研究近來相當
熱門。本專題計畫利用本團隊於 2005 年所開
發出的一種具有低成本和簡易製程等優點之
新穎邊襯式奈米線元件製造技術，進一步提出
多種結構與應用之構想與研究，以評估其多功
能性和實用性。在此多年期的計劃中，研究主
題包括：新式奈米線電子元件結構之發展、奈
米線感測器、機械式奈米線開關裝置和記憶體
元件等。在此計畫中我們也開發一種新穎鑲嵌
式奈米線製備方法，其同樣地不需先進曝光設
備和技術便可完成，並證實可有效地應用至非
揮發性奈米線記憶體元件之製作，以期能在低
電壓下進行高效率的寫入/抹除動作，並具有
良好的資料保存時間。本研究計畫所提出之新
穎奈米線電子元件製造技術，相信在可量產和
再現性高之訴求下，達成高性能及高可靠度之
相關電子元件，並進一步應用於相關領域和產
品，以因應多元化奈米電子應用紀元的來臨。 
英文摘要 
Based on a novel nanowire device 
technology developed by our group in 2005, in 
this project, we further developed several new 
nanowire devices, studied the operation 
characteristics of these devices, and explored 
their potential applications, including sensors, 
mechanical NW-switch devices, and memory 
devices. In addition to poly-Si, poly-Ge was also 
utilized and investigated in this work. One new 
structure with embedded poly-Si nanowire 
channels and independent double-gated 
configuration has been successfully demonstrated 
in this work. Utilizing such a structure, superior 
memory characteristics were obtained, indicating 
the great potential of the poly-Si nanowire 
devices for future 3D stacked memory 
application. 
 
二、計畫的緣由與目的 
近年來，人類數多的研究著重於奈米材料
的探討，其中所研究的幾何結構又以線、管、
及球狀為主，由於奈米結構具有微小幾何形
態，使其具有高表面積，因而開啓了奈米材料
多方面之應用。而奈米線(nanowire，NW)更是
其中最極為響亮，亦是世界上眾多研究團隊積
極爭相探討之研究主題。在奈米級的尺寸下，
許多有趣的現象開始一一浮現，因此聰明的科
學家和創新的工程師利用這些性質，在許多相
關領域發展出許多新層面的應用。例如：奈米
線的微小體積，可使閘極更有效地控制通道，
進而抑制短通道效應，所以促成高性能的奈米
場效電晶體之產生；利用其尖端放電的效應，
可以把它放置到電子場發射器中；細長的結構
並有機械和電場作用的可偏折性，故可應用至
新型的開關元件；藉由其本身的高面積/體積
比，奈米線內部的載子傳輸勢必對表面電荷變
化有高度的敏感性，促使生醫和化學感測器之
發展邁向新的紀元。此外，像是記憶體和發光
後，利用 HF-based 的溶液來將犧牲氧化層蝕
刻掉以型成懸浮奈米線通道。 
 
 
 
 
 
 
 
 
 
 
 
研究成果 
(a) 倒T型與倒T雙閘極多晶矽奈米線電晶體： 
圖五為倒 T 雙閘極奈米線電晶體之 TEM
剖面圖，我們可以看到奈米線通道坐落在倒 T
型閘極的階梯角落處，而三角形奈米線通道的
三個面均可受到閘極的控制。從圖六我們可明
顯看到當倒 T 型閘極與上閘極同時做驅動時
有最好的通道控制能力，因此會有最小的次臨
限擺幅(~90mV/dec)與最大的導通電流。 
另外值得一提的重點是，倒 T 雙閘極結構
中的上閘極可以作為調控臨限電壓的輔助閘
極，此特點如圖七所示。此特性可以應用在低
待機功率消耗(low standby power)的可攜式電
子產品上，利用調變元件至較高的臨限電壓以
獲得較低的漏電流，進而降低待機時功率消
耗。 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
    接下來，萃取出圖七的臨限電壓和次臨界
擺幅並將其結果展示於圖八，我們進ㄧ步的發
圖五、倒 T 雙閘極(ITDG)多晶矽奈米線電晶體之
TEM 剖面圖。 
圖六、倒 T 雙閘極(ITDG)多晶矽奈米線電晶體之電性
比較圖。 
圖七、倒 T 雙閘極結構中的上閘極作為調控臨限電壓
輔助閘極之電性結果圖。 
-1 0 1 2 3 4 5
10-13
10-12
10-11
10-10
10-9
10-8
10-7
10-6
10-5
Sweep VITG , VTG = 0V
Sweep VTG , VITG = 0V
Sweep both , VITG = VTG
D
ra
in
 C
u
rr
e
n
t 
(A
)
Gate Voltage (V)
L = 0.8um, tox = 18.5nm
VD = 0.5, 2 V
SS ~ 90 mV/dec
-3 -2 -1 0 1 2 3 4 5
10-11
10-10
10-9
10-8
10-7
10-6
DG-Mode
D
ra
in
 C
u
rr
e
n
t 
(A
)
Inverse-T Gate Voltage (V)
Vtop-gate = 3 to -3 V
(0.5 V step)
VD = 0.5 V
L = 1.5 um
 
 
圖四、懸浮式多晶矽奈米線電晶體之製備過程剖面示
意圖。 
取出來的位障，可以發現在 DG-mode 下，位
障明顯被壓低了，而電子遷移率(mobiblity)可
以用下面的公式表示 
               /B BqV k Teff oe 
  
所以有越低的位障會反映出越高的電子遷移
率，也就可以說明為什麼在 DG-mode 下會有
比較高的電導。 
     
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
另外，元件要被實際應用在電路之上，必須要
有足夠的穩定性，所以接下來我們探討倒 T 雙
閘極多晶矽奈米線電晶體其臨限電壓的擾
動。圖十二(a)和(b)分別顯示倒 T 雙閘極多晶
矽奈米線在做完或沒做電漿處理 (plasma 
treatment)下，隨意選取二十顆元件在DG-mode
下量測的結果，可以發現做完電漿處理後，有
效的減少多晶矽奈米線的陷阱中心，如同單晶
的摻雜擾動ㄧ般，陷阱中心減少後，傳導特性
的擾動也跟著減少。 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
     接下來我們進ㄧ步萃取不同閘極長度
下，平均臨限電壓和其標準誤差，結果顯示在
圖十二、 (a) 和 (b) 多晶矽奈米線在 DG-mode
之下，做完電漿處理之後/之前任選 20 顆元件
量測的傳導特性。 
圖十、 多晶矽奈米線的在 DG-mode，SG1-mode1
和 SG2-mode1 操作下的輸出電導。 
圖十一、 多晶矽奈米線的在 DG-mode，SG1-mode1
和 SG2-mode1 操作下的位障高度。 
  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
平面多晶矽薄膜 SONOS 電晶體的基本傳
導特性(ID-VG)和輸出特性(ID-VD)分別顯示於
圖十八(a)和(b) 。另外圖十九(a)和(b)顯示的是
三閘極多晶矽奈米線 SONOS 電晶體的特性。
我們可以看到三閘極多晶矽奈米線 SONOS 電
晶體明顯有比較好的次臨界擺幅和比較好的
on/off 電流比例。 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
   接下來我們探討三閘極多晶矽奈米線
圖十七、同時製作三閘極多晶矽奈米線
SONOS 電晶體和一般的平面多晶矽薄膜
SONOS 電晶體的製作流程。 
圖十八、 (a)和(b)分別是平面 SONOS電晶體的
傳導和輸出特性。 
圖十九、 (a)和(b)分別是三閘極多晶矽奈米
線 SONOS 電晶體的傳導和輸出特性。 
  
 
 
 
 
 
 
 
    在本實驗中，另外製備了具有不同奈米寬
度的元件用以探討奈米線尺寸的影響，其電性
結果如圖二十三所示。可以很明顯看出當奈米
線越小，在雙閘極操控模式下(DG)的表現會越
好，包括較小的臨界電壓與陡峭的次臨界擺
幅。但如果若奈米線為 52nm 時，因為奈米線
太寬使得閘極連結效應(gate coupling) ，DG 
與其中單閘極操作的曲線幾乎相同。 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
    接下來，我們對位於奈米線電子傳導路徑
的位障做更進ㄧ步的探討，由於在這獨立雙閘
極結構下，形狀接近矩形，所以比較容易模擬
分析，所以，我們將針對雙閘極控制引起的位
障降低(barrier lowering)做更進ㄧ步包括實驗
與 TCAD 模擬的分析。 
圖二十四顯示模擬計算結果和實驗數據
的對照，我們的計算結果對於基本的 ID-VG和
ID-VD 和實驗結果相當吻合，接下我們對電子
傳導通道中的位障做更進ㄧ步的探討。首先我
們利用變溫量測萃取出位障，其結果顯示在圖
二十五(a) ，我們可以發現由於雙閘的連結效
應(coupling effect) ，使得雙閘控制下的位障低
於單閘控制，另外，在模擬計算的部份，我們
發現由於電子主要是分布在閘極氧化層和奈
米線通道界面，越靠近通道和閘及氧化層界
面，電子越多，位障越低，而越靠近通道中間，
電子越少，位障則越高，所以位障是一個通道
位置的函數，其結果顯示在圖二十四(b) 。 
 
 
 
18nm 
圖二十二、獨立雙閘極多晶矽奈米線電晶體之
TEM 剖面圖。 
圖二十三、具不同奈米線尺寸之多晶矽電
晶體之電性比較。 
圖。 
裡是比重函數(weight factor) ，藉由上面的式
子理論計算和實驗比較的結果顯示在圖二十
六，理論計算的結果和實驗量測結果非常吻
合。 
 
 
 
 
 
 
 
 
 
 
 
 
 
接下來，我們將獨立雙閘極多晶矽奈米線
電晶體特有的兩個獨立雙閘極特性應用在
SONOS 的特性中，獨立雙閘極多晶矽奈米線
SONOS 電晶體和顯示在圖三中的結構圖相類
似，只是將內側的閘極氧化層用穿遂氧化層/
氮 化 矽 層 / 阻 擋 氧 化 層 (tunneling 
oxide/nitride/blocking oxide)來取代，並且使用
內側的閘極也就是第一閘極來做寫入/抹除的
動作。與ㄧ般單一閘極控制的元件不同的是，
由於獨立雙閘極多晶矽奈米線電晶體多了ㄧ
個自由度在另一個控制閘，所以我們在執行讀
取(read)的動作時，可以選擇以內側閘極也就
是第一閘極做為掃取閘極(sweep gate)，同時以
外側閘極作為控制閘極(control gate)，或者相
反，以第二閘極為掃取閘極同時以第一閘極當
控制閘極，以上這兩種不同的讀取模式，隨著
改變不同的控制閘極電壓，其量測出來的
ID-VG 曲線我們分別將它顯示在圖二十七(a)和
(b) ，更進ㄧ步的，我們利用顯示在圖二十六
(a)和(b)的 ID-VG曲線分別萃取它們在寫入之前
(fresh)和寫入之後(program)的臨限電壓，並且
將寫入前後的臨限電壓差異定義為臨限電壓
差(Vth window) ，我們將萃取後的結果顯示在
圖二十六(c) ，再這裡我們可以發現一個相當
有趣的現象，以第二閘極當作控制電壓的讀取
模式的其臨限電壓差與控制電壓的偏壓無
關，相反的，如果以第一閘極當作控制電壓的
讀取模式的其臨限電壓差與控制電壓的偏壓
有一個線性的關係。 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
圖二十六、雙閘和單閘控制下，理論計算
和實驗量測熱發射效率的比較。 
結果顯示在圖二十九。 
 
 
 
 
 
 
 
 
 
 
     
 
 
 
 
 
 
 
 
 
接下來我們討論原生摻雜多晶矽汲極/源
極對 on/off 比例的改善，由圖三十我們可以發
現，原生摻雜多晶矽汲極/源極的元件，on/off
的比例改善相當明顯，除了先前談到外部阻抗
的改善外，GIDL 的改善也相當明顯，這可以
由下面圖三十一來闡述。 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
由圖三十一我們可以發現由於離子佈植
多晶矽汲極/源極元件有比較大面積的 GIDL電
流路徑，所以原處摻雜多晶矽汲極/源極的元
件對 GIDL 有明顯的改善。 
(d) 懸浮多晶矽奈米線電晶體： 
圖三十二為泡開犧牲氧化層後，拍下的懸
浮式多晶矽奈米線電晶體的 SEM 圖，如同前
面製作方法敘述，我們可以很明顯的在閘極兩
側看到多晶矽奈米線通道。圖三十三是該元件
量測的 ID-VG曲線，由於元件利用懸浮式操作
的方式，所以在圖三十三中的 “A-區域” ，有
一段很陡峭的次臨界擺幅低至 53mv/dec，另外
在圖三十三中，我們也可以看到典型的磁滯型
(hysteresis)現象。 
 
 
 
 
 
 
 
圖二十九、離子佈植和原生摻雜多晶矽汲
極/源極的外部阻抗量測。 
 
圖三十、離子佈植和原生摻雜多晶矽汲極/
源極的on/off比例量測。 
 
圖三十一、 (a)元件的結構圖在還沒疊上第
二個閘極以前。(b)和(c)分別表示離子佈植
和原生摻雜多晶矽汲極/源極元件的GIDL電
流路徑圖。 
 
圖三十三、泡掉犧牲氧化層後的懸浮式多
晶矽奈米線電晶體SEM圖。 
 
(1) Horng-Chih Lin, and Chun-Jung Su, 
“High-Performance Poly-Si Nanowire NMOS 
Transistors”, IEEE Transactions on Nanotechnology, 
6(2), pp. 206-212 (March 2007) 
(2) Chun-Jung Su, Horng-Chih Lin, Hsein-Hong Tsai, 
Hsin-Hui Hsu, Tz-Ming Wang, Tiao-Yuan Huang, 
and Wei-Xi Ni, “Operations of poly-Si nanowire 
thin-film transistors with a multiple-gated 
configuration,” Nanotechnology, vol.18, Art. 
No.215205 (May 2007) 
(3) Chun-Jung Su, Horng-Chih Lin, Hsien-Hung Tsai, 
Tiao-Yuan Huang, and Wei-Xin Ni , “Fabrication 
and Characterization of Poly-Si Nanowire Devices 
with Performance Enhancement Techniques,” Sym. 
VLSI-TSA, p. 120, April, 2007. 
(4) Y.-F. Huang, C.-J. Su, M.-H. Lee, H.-H. Tsai, H.-C. 
Lin and T.-Y. Huang, “Suppression of Off-State 
Leakage in a Novel Poly-Si Nanowire Thin-Film 
Transistor,” 2007 Silicon Nanoelectronics Workshop, 
p.49, June, 2007. 
(5) H. –H. Hsu, H.-C. Lin and J.-F. Huang, “Poly-Si 
Nanowire Thin-Film Transistors with Inverse-T 
Gate”, International Conference on Solid-State 
Devices and Materials (SSDM), Tsukuba, Japan, 
p.818 (September 19~21, 2007). 
(6) Hsing-Hui Hsu, Horng-Chih Lin, Ko-Hui Lee, 
Jian-Fu Huang and Tiao-Yuan Huang, 
“Characteristics of Poly-Si Nanowire Transistors with 
Multiple-Gate Configurations,” Sym. VLSI-TSA, 
p.101, April, 2008. 
(7) Hsing-Hui Hsu, Horng-Chih Lin, Tiao-Yuan Huang, 
“Tri-gated Poly-Si Thin-Film Transistor with 
Ultra-thin Nanowire Channels,” 2008 Silicon 
Nanoelectronics Workshop, P2-10, June, 2008. 
(8) Horng-Chih Lin, Hsing-Hui Hsu, Chun-Jung Su and 
Tiao-Yuan Huang,, “A Novel Multiple-Gate 
Polycrystalline Silicon Nanowire Transistor Featuring 
an Inverse-T Gate,” IEEE Electron Device Lett., vol. 
29, no. 7, pp. 718–720, July 2008. 
(9) Wei-Chen Chen, Chuan-Ding Lin, Horng-Chih 
   Lin , and Tiao-Yuan Huang, “Fabrication of 
   Novel Nanowire Field Effect Transistors”, 2008 
   International Microprocesses and Nanotechnology 
Conference , pp.16-17, October,2008. 
(10) Wei-Chen Chen, Chuan-Ding Lin, Horng-Chih 
Lin, and Tiao-Yuan Huang, “A Novel 
Double-gated Nanowire TFT and Investigation of Its 
Size Dependency,” Sym. VLSI-TSA, pp. 
121-122, April, 2009. 
(11) Horng-Chih Lin, Wei-Chen Chen, Chuan-Ding 
Lin, and Tiao-Yuan Huang, “Performance 
Enhancement in Double-gated Poly-Si Nanowire 
Transistors with Reduced Nanowire Channel 
Thickness,” IEEE Electron Device Lett., vol. 30, no. 
6, pp. 644–646, June, 2009. 
(12) Wei-Chen Chen, Horng-Chih Lin, Chuan-Ding 
Lin, and Tiao-Yuan Huang, “Fabrication and 
Characterization of Novel Nanowire Field Effect 
Transistors,” 2009 Silicon Nanoelectronics 
Workshop, P5-1, June, 2009. 
(13) W. C. Chen, H. C. Lin, Y. C. Chang, C. D. Lin, and 
T. Y. Huang, “In Situ Doped Source/Drain for 
Performance Enhancement of Double-Gated Poly-Si 
Nanowire Transistors,” IEEE Trans. Electron 
Devices vol. 57, no. 7, pp. 1608–1615, July, 2010. 
(14) Z. M. Lin, H. C. Lin, W. C. Chen, and T. Y. Huang, 
“Insight into the performance enhancement of 
double-gated polycrystalline silicon thin-film 
transistors with ultrathin channel,”Appl. Phys. Lett. 
vol. 96, pp. 072108, 2010. 
(15) W. C. Chen, H. C. Lin, Y. C. Chang, and T. Y. 
Huang, “Effects of independent double-gated 
configuration on polycrystalline-Si nonvolatile 
memory devices,”Appl. Phys. Lett. vol. 95, pp. 
133502, 2009. 
(16) Chun-Jung Su, Horng-Chih Lin, Hsein-Hong Tsai, 
Hsin-Hui Hsu, Tz-Ming Wang, Tiao-Yuan Huang, 
and Wei-Xi Ni, “Trigated Poly-Si Nanowire SONOS 
Devices for Flat-Panel Applications,” 
Nanotechnology, vol. 9, no. 3, pp. 386–389, May, 
2010. 
(17) Hsing-Hui Hsu, Horng-Chih Lin, Leng Chan, and 
Tiao-Yuan Huang “Threshold-Voltage Fluctuation of 
Double-Gated oly-Si Nanowire Field-Effect 
Transistor,” IEEE Electron Device Lett., vol. 30, no. 3, 
pp. 243–246, MARCH, 2009. 
(18) Hsing-Hui Hsu, Horng-Chih Lin, and Tiao-Yuan 
Huang, “Origins of Performance Enhancement in 
Independent Double-Gated Poly-Si Nanowire 
Devices,” IEEE Trans. Electron Devices vol. 57, no. 4, 
pp. 905–912, April, 2010. 
(19) Hsing-Hui Hsu, Ta-Wei Liu, Leng Chan, 
Chuan-Ding Lin, Tiao-Yuan Huang, and Horng-Chih 
Lin, “Fabrication and Characterization of 
Multiple-Gated Poly-Si Nanowire Thin-Film 
Transistors and Impacts of Multiple-Gate Structures 
on Device Fluctuations,” IEEE Trans. Electron 
Devices vol. 55, no. 11, pp. 3063–3069, November, 
2008. 
(20) Horng-Chih Lin, Chia-Hao Kuo, Guan-Jang Li, 
  
 
 
 
參加 2010 矽奈米電子研討會(SiNW) 與
2010 超大型積體電路技術會議 
(Symp. on VLSI Technology) 心得報告 
 
報告人：林鴻志 
 1
二、目的 
 
筆者此次發表的論文題目為 The Potential of Poly-Si Nanowire FETs Featuring 
Independent Double-Gated Configuration for Nonvolatile Memory Applications (請見
附件)，內容是探索以獨立雙閘方操作的 SONOS 元件的特性，找出最快寫入與抹
除速度的條件與讀出模式的變化。展示的海報吸引相當多人駐足欣賞的交流討
論，算示相當成功的成果宣傳。 
此行主要目的為論文成果發表外，並觀摩在 Symp. VSLI Technology中世界
各大公司所發表的最新技術特色與走向，特別是在個人所從事的奈米元件研究方
面，與多位相關人員交換心得。另外藉此機會，對於相關的半導體技術發展，也
可和國外的學者專家進行技術的交流，吸收新知與瞭解現今製程技術之發展概
況，以供未來實驗室的研發參考。
 3
四、Memory：這兩年引起風潮的 3D poly-Si Flash技術，今年持續由國內的旺宏
公司與 Samsung 提出一些新的假媾或改良作。DRAM 的技術研發重點轉向無堆
疊電容的 ZRAM結構開發，期能解決目前所看到的一些困境。RRAM則是當紅
的研究主題，但多樣化的材料選擇令人搞不清楚何者才是主流，一些讀取電流位
準變異與穩定性問題仍有待解決。 
五、Beyond CMOS：Ge CMOS技術有許多重要的進展被揭露，但離取代 Si CMOS
仍有一大段距離，III-V CMOS就差更遠了。來自 IBM, tsmc, STM等公司的專家
在 6/16下午的一場論壇中，異口同聲不看好 III-V 與Ge CMOS在未來 sub-20 nm 
nodes的應用可行性，但也認為用於異質整合(heterogenious integration)產品的潛
力。  
 5
The Potential of Poly-Si Nanowire FETs Featuring Independent Double-Gated 
Configuration for Nonvolatile Memory Applications 
Wei-Chen Chen, Horng-Chih Lin*, and Tiao-Yuan Huang 
Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan, R.O.C. 
*Phone: +886-3-571-2121 ext. 54193, Fax: +886-3-572-4361, E-mail: hclin@faculty.nctu.edu.tw 
Abstract 
A simple and low-cost approach is proposed to fabricate 
SONOS devices featuring poly-Si nanowire (NW) and 
independent double-gated (IDG) structure. Making use of the 
separate-gated property, it is demonstrated that a proper auxiliary 
gate bias could enhance programming and erasing efficiency. 
2-bit/cell operations can also be realized through two independent 
ONO storage sites. Such a high-performance poly-Si SONOS 
device with simple fabrication possesses strong potential for 
system-on-panel applications and 3D stacked high-density storage 
devices. 
Introduction 
Posing as a strong candidate to sustain the uncompromising 
progress in CMOS scaling [1], Si NW also suits high-density 
non-volatile memory (NVM) requirements [2] because of its 
inherent large surface-to-volume ratio that provides excellent 
channel surface sensitivity and therefore low P/E operational 
voltages. Poly-Si-based NW SONOS devices are especially in the 
spotlight owing to their 3D integration compatibility [3][4][5]. 
Despite the previous concern about grain boundary effects, an 
ultra-thin-body combined with multiple-gated configuration has 
been shown to dramatically overcome the issue with performance 
comparable to its bulk-silicon counterparts [4][6]. However, 
previous studies were focused on NW SONOS with 
common-gated structure mainly because of its simpler fabrication 
and better gate controllability. Nonetheless, IDG-type SONOS has 
started to attract attention for its flexible operations based on the 
opposite gate bias effects [7][8][9]. Yet the underlying 
mechanisms remain largely unexplored. Therefore, employing the 
novel device structure proposed previously [10], in this work we 
report the impacts of IDG scheme on NVM operations. 
Device Structures 
Device fabrication was detailed in [10]. Displayed in Figs. 
1(a) and (b) are schematic device structure and three types of 
device configuration characterized in this work. Fig. 1(c) shows 
XTEM picture of a type (i) structure. For memory characterization, 
the device is programmed and erased using Fowler-Nordheim 
(F-N) tunneling by applying biases to the first and/or second gates, 
with source and drain grounded. Depending on the choice of the 
driving gate, SG-1 and SG-2 modes in ID-VG measurements refer 
to the scheme where 1st or 2nd gate acts as the driving gate, with a 
fixed bias applied to the other gate serving as the auxiliary gate. 
Results and Discussion 
To demonstrate the IDG scheme, Fig. 2(a) shows transfer 
curves of a type (i) device for SG-1 mode under P and E states 
with various 2nd gate bias (VSG-2). In this case, the 2nd gate serves 
as the auxiliary gate (AG). Obviously, VTH value is effectively 
modulated by VSG-2 because of the strong sensitivity of NW 
potential to both gates. Similar characterization with the 1st and 2nd 
gates exchanging their roles is shown in Fig. 2(b). VTH windows 
under these two conditions for a given AG bias are extracted in Fig. 
3(a) where two distinct types of VTH dependency on AG bias can 
be observed. This discrepancy results from the different extent of 
interaction between the storage charge and AG. Stored electrons 
offer electric field screening from the AG with ONO stack (i.e., 1st 
gate) under SG-2 mode and reduce the VTH adjustment capability 
when the device is in the programmed state. In this regard, VTH 
window with the 1st gate as AG is enlarged with increasing AG 
bias. Retention comparison between these two kinds of operation 
is exhibited in Fig. 3(b). Initial VTH windows are 2.5 V and 2.03 V 
for SG-1 (VSG-2 = 0 V) and SG-2 modes (VSG-1 = 2 V), respectively. 
The remaining VTH windows after extrapolating to 10 years are 
0.7V and 0.8V, amounting to 72 % and 61 % window shrinkage. 
This phenomenon can be explained in two aspects. First, in the 
programmed state, because the equivalent capacitance between 
stored electrons and inverted channel comes from the serial 
combination of tunneling oxide and NW body, charge loss results 
in less VTH lowering under SG-2 mode (0.16V) as compared with 
SG-1 mode (0.36V). For the erased state, similar to SG-1 mode, 
inversion tends to occur first near the surface of the 1st gate in 
SG-2 mode, leading to comparable VTH shift from 2.75V to 3.13V 
and 0.76V to 1.16V under SG-1 and SG-2 modes, respectively. By 
the same token, the above statement can also explain the VTH 
window difference of a type (ii) device under two reading modes 
in Fig. 4. 
P/E speed characterization is depicted in Figs. 5(a) and (b) 
along with their transfer curves in Figs. 6(a) and (b). Here to 
maximize the P/E efficiency considering the asymmetric gate 
controllability [10], the characterized devices are of type (ii). The 
1st gate acts as AG in this case. It is seen that P/E speed strongly 
depends on the AG bias. For the programming scenario, additional 
quantity of electrons induced by the positive AG bias can increase 
the number of electrons tunneling into the nitride in a given 
programming time; negative AG bias, on the other hand, depletes 
electrons in the channel and reduced VTH shift is obtained. The 
dependence of E speed on AG bias is also demonstrated albeit with 
a different mechanism. Under the erasing situation, electrons 
originally trapped in the nitride would be detrapped into the 
channel and flow to the grounded S/D. This out-draining process is 
accelerated with the aid of inverted channel by larger AG bias such 
that the channel resistance experienced by detrapped electrons is 
reduced. It should be noted that the influence of AG on P/E speed 
diminishes with larger NW thickness (data not shown). This is 
because with thicker channel, gate-to-gate coupling is relatively 
weak and the induced electrons by AG are mostly situated in the 
channel surface near AG. Thus, the contribution to the number of 
electrons tunneling into the nitride for programming is little and 
the channel resistance seen by detrapped electrons is not 
drastically reduced for erasing as well.  
2-bit/cell features are realized by using type (iii) devices 
where 4 distinct states with 5.3V VTH difference are observable in 
Fig. 7(a). State-11 refers to one in which bit-1 and bit-2 are 
programmed simultaneously. State-10, 01, and 00 are 
accomplished by erasing bit-2, bit-1 and bit-1&2, respectively, 
from state-11. Baked retention characteristics in Fig. 7(b) indicate 
that there is still at least ~0.6V sensing window between each state 
in 10 years. To minimize second-bit coupling effects, the device 
used for 2-bit/cell measurement is with 50-nm-thick NW channel. 
P/E disturbance characterization in Fig. 8 suggests that decent P/E 
speed can be maintained without significantly altering the state of 
the other bit. Endurance characterization between state-11 and 00 
is given in Fig. 9(a) with programming bias of VSG-1 = VSG-2 = 16V 
for 2ms and erasing bias of VSG-1 = VSG-2 = -12V for 20ms. A slight 
window opening from 4.4V to 5.4V can be noted due to electron 
trapping in state-11 as evidenced in Fig. 9(b). 
Acknowledgment –The authors would like to thank NDL and Ms. Ming-Li 
Chen of nano facility center at NCTU for assistance in device fabrication. This 
work was supported in part by the National Science Council of the Republic of 
China (ROC) under contract NSC 96-2221-E-009-212-MY3. 
 
References 
 [1] B. Yu et al., IEEE TED, vol.55, p.2846, 2008. [2] S. D. Suk et al., Symp. 
VLSI Technol., p.142, 2007. [3] R. Katsumata et al., Symp. VLSI Technol., 
p.136, 2009. [4] T. H. Hsu et al., IEDM Tech Dig., p.629, 2009. [5] J. Kim et al., 
Symp. VLSI Technol., p.186, 2009. [6] W. C. Chen et al., SSDM Tech Dig., 
p.1106, 2009. [7] M. Masahara et al., IEEE TED, vol.52, p.2046, 2005. [8] J. G. 
Yun et al., IEEE TED, vol.56, p.1721, 2009. [9] C. W. Oh et al., IEDM Tech 
Dig., S-37.3, 2006. [10] H. C. Lin et al., IEEE EDL, vol.30, p.644, 2009.
 7
國科會補助計畫衍生研發成果推廣資料表
日期 2010年10月21日
國科會補助計畫
研發成果名稱
發明人
(創作人)
技術說明
技術移轉可行性及
預期效益
技術/產品應用範圍
產業別
計畫名稱:
計畫主持人:
計畫編號: 學門領域:
(中文)
(英文)
成果歸屬機構
(中文)
(英文)
用於先進邏輯元件件與感測器應用之新式矽奈米線電晶體技術
林鴻志
96 -2221-E -009 -212 -MY3 固態電子
新穎懸浮式奈米線通道之元件結構與製程
Novel Structures and Processes of suspended Nanowire Channels
國立交通大學 林鴻志,蘇俊榮,徐行徽,李冠樟
本發明描述一種具有懸浮奈米線通道之新式金氧半元件的結構與製作方法，可
以簡易步驟和低成本之設備完成懸浮奈米線通道。在操作上，藉由閘極的靜電
力可以使其吸附或分離奈米線通道，因此展現兩種明顯的邏輯狀態。因其為微
機電結合電晶體之結構，而使其閘極電容為可變電容，在元件關閉狀態，因空
氣介電層之存在，可使元件關閉電流極低，進而使功率消耗降低，並可於低電
壓操作環境下運作，以改善元件可靠度問題。
A method for fabrication of a novel MOS device is disclosed. The
device features suspended nanowire (NW) channels and a double-gate
configuration which are formed with non-critical manufacturing
equipment. During operation, the mobile NW channels may touch or keep
a distance away from the side-gate due to the attractive
electrostatic force exerted by the gate. Owing to the formation of
nano-scale air gap, low-voltage operation is feasible for such
devices.
電機及電子機械器材業
記憶體元件。
2. 數位電子產品之記憶卡。
3. 開關元件
註：本項研發成果若尚未申請專利，請勿揭露可申請專利之主要內容。
其他成果 
(無法以量化表達之成
果如辦理學術活動、獲
得獎項、重要國際合
作、研究成果國際影響
力及其他協助產業技
術發展之具體效益事
項等，請以文字敘述填
列。) 
無 
 成果項目 量化 名稱或內容性質簡述 
測驗工具(含質性與量性) 0  
課程/模組 0  
電腦及網路系統或工具 0  
教材 0  
舉辦之活動/競賽 0  
研討會/工作坊 0  
電子報、網站 0  
科 
教 
處 
計 
畫 
加 
填 
項 
目 計畫成果推廣之參與（閱聽）人數 0  
