#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sun Apr 21 15:20:40 2019
# Process ID: 1744
# Current directory: C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.runs/synth_1
# Command line: vivado.exe -log main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl
# Log file: C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.runs/synth_1/main.vds
# Journal file: C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source main.tcl -notrace
Command: synth_design -top main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13224 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 305.145 ; gain = 95.539
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/sources_1/new/main.vhd:14]
INFO: [Synth 8-3491] module 'FD' declared at 'C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/sources_1/new/Frequenzteiler.vhd:5' bound to instance 'Vorteiler' of component 'FD' [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/sources_1/new/main.vhd:117]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_FD' [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/sources_1/new/Frequenzteiler.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_FD' (1#1) [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/sources_1/new/Frequenzteiler.vhd:11]
INFO: [Synth 8-3491] module 'PFD' declared at 'C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/sources_1/new/Detektor.vhd:4' bound to instance 'Detektor' of component 'PFD' [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/sources_1/new/main.vhd:119]
INFO: [Synth 8-638] synthesizing module 'PFD' [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/sources_1/new/Detektor.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'PFD' (2#1) [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/sources_1/new/Detektor.vhd:9]
INFO: [Synth 8-3491] module 'updowncounter' declared at 'C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/sources_1/new/Hochrunter.vhd:5' bound to instance 'HochRunter' of component 'updowncounter' [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/sources_1/new/main.vhd:121]
INFO: [Synth 8-638] synthesizing module 'updowncounter' [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/sources_1/new/Hochrunter.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'updowncounter' (3#1) [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/sources_1/new/Hochrunter.vhd:13]
INFO: [Synth 8-3491] module 'LowPassFilter' declared at 'C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/sources_1/new/LowPassFilter.vhd:6' bound to instance 'Filter' of component 'LowPassFilter' [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/sources_1/new/main.vhd:123]
INFO: [Synth 8-638] synthesizing module 'LowPassFilter' [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/sources_1/new/LowPassFilter.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'LowPassFilter' (4#1) [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/sources_1/new/LowPassFilter.vhd:12]
INFO: [Synth 8-3491] module 'NCO' declared at 'C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/sources_1/new/StandardNCO.vhd:5' bound to instance 'StandardNCO' of component 'NCO' [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/sources_1/new/main.vhd:125]
INFO: [Synth 8-638] synthesizing module 'NCO' [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/sources_1/new/StandardNCO.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'NCO' (5#1) [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/sources_1/new/StandardNCO.vhd:11]
INFO: [Synth 8-3491] module 'FD' declared at 'C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/sources_1/new/Frequenzteiler.vhd:5' bound to instance 'Ruckteiler' of component 'FD' [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/sources_1/new/main.vhd:128]
INFO: [Synth 8-3491] module 'UART_TX_CTRL' declared at 'C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/sources_1/new/UART.vhd:5' bound to instance 'Inst_UART_TX_CTRL' of component 'UART_TX_CTRL' [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/sources_1/new/main.vhd:137]
INFO: [Synth 8-638] synthesizing module 'UART_TX_CTRL' [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/sources_1/new/UART.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'UART_TX_CTRL' (6#1) [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/sources_1/new/UART.vhd:13]
INFO: [Synth 8-3491] module 'frequenzmessung' declared at 'C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/sources_1/new/Frequenzmessung.vhd:6' bound to instance 'Inst_Frequenzmessung' of component 'frequenzmessung' [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/sources_1/new/main.vhd:139]
INFO: [Synth 8-638] synthesizing module 'frequenzmessung' [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/sources_1/new/Frequenzmessung.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'frequenzmessung' (7#1) [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/sources_1/new/Frequenzmessung.vhd:11]
WARNING: [Synth 8-3848] Net ld in module/entity main does not have driver. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/sources_1/new/main.vhd:8]
WARNING: [Synth 8-3848] Net schnelluhr in module/entity main does not have driver. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/sources_1/new/main.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'main' (8#1) [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/sources_1/new/main.vhd:14]
WARNING: [Synth 8-3331] design updowncounter has unconnected port schnelleuhr
WARNING: [Synth 8-3331] design main has unconnected port ld[15]
WARNING: [Synth 8-3331] design main has unconnected port ld[14]
WARNING: [Synth 8-3331] design main has unconnected port ld[13]
WARNING: [Synth 8-3331] design main has unconnected port ld[12]
WARNING: [Synth 8-3331] design main has unconnected port ld[11]
WARNING: [Synth 8-3331] design main has unconnected port ld[10]
WARNING: [Synth 8-3331] design main has unconnected port ld[9]
WARNING: [Synth 8-3331] design main has unconnected port ld[8]
WARNING: [Synth 8-3331] design main has unconnected port ld[7]
WARNING: [Synth 8-3331] design main has unconnected port ld[6]
WARNING: [Synth 8-3331] design main has unconnected port ld[5]
WARNING: [Synth 8-3331] design main has unconnected port ld[4]
WARNING: [Synth 8-3331] design main has unconnected port ld[3]
WARNING: [Synth 8-3331] design main has unconnected port ld[2]
WARNING: [Synth 8-3331] design main has unconnected port ld[1]
WARNING: [Synth 8-3331] design main has unconnected port ld[0]
WARNING: [Synth 8-3331] design main has unconnected port BTN[4]
WARNING: [Synth 8-3331] design main has unconnected port BTN[3]
WARNING: [Synth 8-3331] design main has unconnected port BTN[2]
WARNING: [Synth 8-3331] design main has unconnected port BTN[1]
WARNING: [Synth 8-3331] design main has unconnected port BTN[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 343.430 ; gain = 133.824
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 343.430 ; gain = 133.824
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc]
WARNING: [Vivado 12-180] No cells matched 'Uhrring'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'Uhrring/Inv1'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'Uhrring/Inv1/aus_i'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'Uhrring/Inv2'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'Uhrring/Inv2/aus_i'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'Uhrring/Inv3'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'Uhrring/Inv3/aus_i'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Uhrring/Inv1/aus'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Uhrring/Inv1/ein'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Uhrring/Inv2/aus'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Uhrring/Inv2/ein'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Uhrring/Inv3/aus'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Uhrring/Inv3/ein'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Uhrring/a1'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Uhrring/a2'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Uhrring/a3'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Uhrring/freqout'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'Uhrring/Inv1/aus_inferred__0_i_1'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc:57]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells Uhrring/Inv1/aus_inferred__0_i_1]'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc:63]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports CLK]'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc:63]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/constrs_1/new/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 638.738 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 638.738 ; gain = 429.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 638.738 ; gain = 429.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 638.738 ; gain = 429.133
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/sources_1/new/Hochrunter.vhd:26]
INFO: [Synth 8-5544] ROM "READY" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "txState" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "bitIndex" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'sendStr_reg[22][7:0]' into 'sendStr_reg[12][7:0]' [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/sources_1/new/main.vhd:203]
INFO: [Synth 8-4471] merging register 'sendStr_reg[25][7:0]' into 'sendStr_reg[24][7:0]' [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.srcs/sources_1/new/main.vhd:203]
INFO: [Synth 8-802] inferred FSM for state register 'uartState_reg' in module 'main'
INFO: [Synth 8-5544] ROM "strIndex" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sendStr[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "strEnd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sendStr[8]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sendStr[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "uartState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 rst_reg |                              000 |                              000
             ld_init_str |                              001 |                              001
               send_char |                              010 |                              010
                 rdy_low |                              011 |                              011
                wait_rdy |                              100 |                              100
                wait_btn |                              101 |                              101
              ld_btn_str |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'uartState_reg' using encoding 'sequential' in module 'main'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 638.738 ; gain = 429.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	  31 Input     64 Bit       Adders := 1     
	   3 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               60 Bit    Registers := 1     
	               32 Bit    Registers := 29    
	               31 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 26    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     31 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
	                8 Bit    Registers := 26    
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input     31 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 1     
Module xil_defaultlib_FD 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module PFD 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module updowncounter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LowPassFilter 
Detailed RTL Component Info : 
+---Adders : 
	  31 Input     64 Bit       Adders := 1     
+---Registers : 
	               60 Bit    Registers := 1     
	               32 Bit    Registers := 29    
Module NCO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module UART_TX_CTRL 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module frequenzmessung 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "out90" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out100" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "Inst_UART_TX_CTRL/txState" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design main has unconnected port ld[15]
WARNING: [Synth 8-3331] design main has unconnected port ld[14]
WARNING: [Synth 8-3331] design main has unconnected port ld[13]
WARNING: [Synth 8-3331] design main has unconnected port ld[12]
WARNING: [Synth 8-3331] design main has unconnected port ld[11]
WARNING: [Synth 8-3331] design main has unconnected port ld[10]
WARNING: [Synth 8-3331] design main has unconnected port ld[9]
WARNING: [Synth 8-3331] design main has unconnected port ld[8]
WARNING: [Synth 8-3331] design main has unconnected port ld[7]
WARNING: [Synth 8-3331] design main has unconnected port ld[6]
WARNING: [Synth 8-3331] design main has unconnected port ld[5]
WARNING: [Synth 8-3331] design main has unconnected port ld[4]
WARNING: [Synth 8-3331] design main has unconnected port ld[3]
WARNING: [Synth 8-3331] design main has unconnected port ld[2]
WARNING: [Synth 8-3331] design main has unconnected port ld[1]
WARNING: [Synth 8-3331] design main has unconnected port ld[0]
WARNING: [Synth 8-3331] design main has unconnected port BTN[4]
WARNING: [Synth 8-3331] design main has unconnected port BTN[3]
WARNING: [Synth 8-3331] design main has unconnected port BTN[2]
WARNING: [Synth 8-3331] design main has unconnected port BTN[1]
WARNING: [Synth 8-3331] design main has unconnected port BTN[0]
INFO: [Synth 8-3886] merging instance 'strEnd_reg[0]' (FDSE) to 'strEnd_reg[3]'
INFO: [Synth 8-3886] merging instance 'strEnd_reg[1]' (FDSE) to 'strEnd_reg[4]'
INFO: [Synth 8-3886] merging instance 'strEnd_reg[2]' (FDRE) to 'strEnd_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\strEnd_reg[3] )
INFO: [Synth 8-3886] merging instance 'strEnd_reg[5]' (FDRE) to 'strEnd_reg[6]'
INFO: [Synth 8-3886] merging instance 'strEnd_reg[6]' (FDRE) to 'strEnd_reg[7]'
INFO: [Synth 8-3886] merging instance 'strEnd_reg[7]' (FDRE) to 'strEnd_reg[8]'
INFO: [Synth 8-3886] merging instance 'strEnd_reg[8]' (FDRE) to 'strEnd_reg[9]'
INFO: [Synth 8-3886] merging instance 'strEnd_reg[9]' (FDRE) to 'strEnd_reg[10]'
INFO: [Synth 8-3886] merging instance 'strEnd_reg[10]' (FDRE) to 'strEnd_reg[11]'
INFO: [Synth 8-3886] merging instance 'strEnd_reg[11]' (FDRE) to 'strEnd_reg[12]'
INFO: [Synth 8-3886] merging instance 'strEnd_reg[12]' (FDRE) to 'strEnd_reg[13]'
INFO: [Synth 8-3886] merging instance 'strEnd_reg[13]' (FDRE) to 'strEnd_reg[14]'
INFO: [Synth 8-3886] merging instance 'strEnd_reg[14]' (FDRE) to 'strEnd_reg[15]'
INFO: [Synth 8-3886] merging instance 'strEnd_reg[15]' (FDRE) to 'strEnd_reg[16]'
INFO: [Synth 8-3886] merging instance 'strEnd_reg[16]' (FDRE) to 'strEnd_reg[17]'
INFO: [Synth 8-3886] merging instance 'strEnd_reg[17]' (FDRE) to 'strEnd_reg[18]'
INFO: [Synth 8-3886] merging instance 'strEnd_reg[18]' (FDRE) to 'strEnd_reg[19]'
INFO: [Synth 8-3886] merging instance 'strEnd_reg[19]' (FDRE) to 'strEnd_reg[20]'
INFO: [Synth 8-3886] merging instance 'strEnd_reg[20]' (FDRE) to 'strEnd_reg[21]'
INFO: [Synth 8-3886] merging instance 'strEnd_reg[21]' (FDRE) to 'strEnd_reg[22]'
INFO: [Synth 8-3886] merging instance 'strEnd_reg[22]' (FDRE) to 'strEnd_reg[23]'
INFO: [Synth 8-3886] merging instance 'strEnd_reg[23]' (FDRE) to 'strEnd_reg[24]'
INFO: [Synth 8-3886] merging instance 'strEnd_reg[24]' (FDRE) to 'strEnd_reg[25]'
INFO: [Synth 8-3886] merging instance 'strEnd_reg[25]' (FDRE) to 'strEnd_reg[26]'
INFO: [Synth 8-3886] merging instance 'strEnd_reg[26]' (FDRE) to 'strEnd_reg[27]'
INFO: [Synth 8-3886] merging instance 'strEnd_reg[27]' (FDRE) to 'strEnd_reg[28]'
INFO: [Synth 8-3886] merging instance 'strEnd_reg[28]' (FDRE) to 'strEnd_reg[29]'
INFO: [Synth 8-3886] merging instance 'strEnd_reg[29]' (FDRE) to 'strEnd_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\strEnd_reg[30] )
INFO: [Synth 8-3886] merging instance 'sendStr_reg[26][7]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[24][7]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[23][7]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[21][7]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[20][7]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[19][7]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[18][7]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[17][7]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[16][7]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[15][7]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[14][7]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[13][7]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[12][7]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[11][7]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[10][7]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[9][7]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[8][7]' (FDRE) to 'sendStr_reg[8][6]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[26][6]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[24][6]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[23][6]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[21][6]' (FDSE) to 'sendStr_reg[26][0]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[20][6]' (FDSE) to 'sendStr_reg[26][0]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[19][6]' (FDSE) to 'sendStr_reg[26][0]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[18][6]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[17][6]' (FDSE) to 'sendStr_reg[26][0]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[16][6]' (FDSE) to 'sendStr_reg[26][0]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[15][6]' (FDSE) to 'sendStr_reg[26][0]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[14][6]' (FDSE) to 'sendStr_reg[26][0]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[13][6]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[12][6]' (FDSE) to 'sendStr_reg[26][0]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[11][6]' (FDSE) to 'sendStr_reg[26][0]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[10][6]' (FDSE) to 'sendStr_reg[26][0]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[9][6]' (FDSE) to 'sendStr_reg[26][0]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[8][6]' (FDRE) to 'sendStr_reg[8][4]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[26][5]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[24][5]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[23][5]' (FDSE) to 'sendStr_reg[26][0]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[21][5]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[20][5]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[19][5]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[18][5]' (FDSE) to 'sendStr_reg[26][0]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[17][5]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[16][5]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[15][5]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[14][5]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[13][5]' (FDSE) to 'sendStr_reg[26][0]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[12][5]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[11][5]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[10][5]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[9][5]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[26][4]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[24][4]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[23][4]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[21][4]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[20][4]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[19][4]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[18][4]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[17][4]' (FDSE) to 'sendStr_reg[26][0]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[16][4]' (FDSE) to 'sendStr_reg[26][0]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[15][4]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[14][4]' (FDSE) to 'sendStr_reg[26][0]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[13][4]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[12][4]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[11][4]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[10][4]' (FDSE) to 'sendStr_reg[26][0]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[9][4]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[8][4]' (FDRE) to 'sendStr_reg[8][2]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[26][3]' (FDSE) to 'sendStr_reg[26][0]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[24][3]' (FDSE) to 'sendStr_reg[26][0]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[23][3]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[21][3]' (FDSE) to 'sendStr_reg[26][0]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[20][3]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sendStr_reg[10][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sendStr_reg[9][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sendStr_reg[8][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Inst_UART_TX_CTRL/txData_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Inst_UART_TX_CTRL/txData_reg[0] )
WARNING: [Synth 8-3332] Sequential element (sendStr_reg[8][0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (Inst_UART_TX_CTRL/txData_reg[9]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (Inst_UART_TX_CTRL/txData_reg[0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (strEnd_reg[30]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (strEnd_reg[3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (sendStr_reg[10][0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (sendStr_reg[9][0]) is unused and will be removed from module main.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 638.738 ; gain = 429.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 638.738 ; gain = 429.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 638.738 ; gain = 429.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 664.172 ; gain = 454.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 664.172 ; gain = 454.566
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 664.172 ; gain = 454.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 664.172 ; gain = 454.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 664.172 ; gain = 454.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 664.172 ; gain = 454.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 664.172 ; gain = 454.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |   453|
|3     |LUT1   |   431|
|4     |LUT2   |   397|
|5     |LUT3   |   728|
|6     |LUT4   |   665|
|7     |LUT5   |    89|
|8     |LUT6   |   414|
|9     |MUXF7  |     8|
|10    |FDCE   |     2|
|11    |FDRE   |  1461|
|12    |FDSE   |    57|
|13    |IBUF   |    17|
|14    |OBUF   |     1|
|15    |OBUFT  |    16|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------+--------------------+------+
|      |Instance               |Module              |Cells |
+------+-----------------------+--------------------+------+
|1     |top                    |                    |  4741|
|2     |  Detektor             |PFD                 |     3|
|3     |  Filter               |LowPassFilter       |  3507|
|4     |  HochRunter           |updowncounter       |    91|
|5     |  Inst_Frequenzmessung |frequenzmessung     |   421|
|6     |  Inst_UART_TX_CTRL    |UART_TX_CTRL        |   138|
|7     |  Ruckteiler           |xil_defaultlib_FD   |    57|
|8     |  StandardNCO          |NCO                 |   110|
|9     |  Vorteiler            |xil_defaultlib_FD_0 |    57|
+------+-----------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 664.172 ; gain = 454.566
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 28 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 664.172 ; gain = 138.531
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 664.172 ; gain = 454.566
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 470 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
169 Infos, 72 Warnings, 19 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 664.172 ; gain = 440.516
INFO: [Common 17-1381] The checkpoint 'C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/PLL_final_2/PLL_final_2.runs/synth_1/main.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 664.172 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Apr 21 15:21:29 2019...
