Release 14.6 - par P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Tue Jan 31 12:31:06 2017

All signals are completely routed.

WARNING:ParHelpers:361 - There are 8 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   button<0>_IBUF
   button<1>_IBUF
   button<2>_IBUF
   button<3>_IBUF
   button<4>_IBUF
   inputSwitches<2>_IBUF
   inputSwitches<3>_IBUF
   inputSwitches<4>_IBUF


