# 
# Synthesis run script generated by Vivado
# 

set TIME_start [clock seconds] 
proc create_report { reportName command } {
  set status "."
  append status $reportName ".fail"
  if { [file exists $status] } {
    eval file delete [glob $status]
  }
  send_msg_id runtcl-4 info "Executing : $command"
  set retval [eval catch { $command } msg]
  if { $retval != 0 } {
    set fp [open $status w]
    close $fp
    send_msg_id runtcl-5 warning "$msg"
  }
}
set_param chipscope.maxJobs 2
create_project -in_memory -part xc7a200tfbg484-1

set_param project.singleFileAddWarning.threshold 0
set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info
set_property webtalk.parent_dir D:/wulian/DD/KWS-SOC-8bit-detective/KWS-SOC.cache/wt [current_project]
set_property parent.project_path D:/wulian/DD/KWS-SOC-8bit-detective/KWS-SOC.xpr [current_project]
set_property XPM_LIBRARIES {XPM_CDC XPM_FIFO XPM_MEMORY} [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
set_property ip_repo_paths d:/wulian/DD/KWS-SOC-8bit-detective/kws-ip/ip [current_project]
update_ip_catalog
set_property ip_output_repo d:/wulian/DD/KWS-SOC-8bit-detective/KWS-SOC.cache/ip [current_project]
set_property ip_cache_permissions {read write} [current_project]
add_files D:/wulian/DD/KWS-SOC-8bit-detective/data.coe
read_verilog {
  D:/wulian/DD/KWS-SOC-8bit-detective/soc/apb0_params.v
  D:/wulian/DD/KWS-SOC-8bit-detective/soc/apb1_params.v
  D:/wulian/DD/KWS-SOC-8bit-detective/soc/timers_params.v
  D:/wulian/DD/KWS-SOC-8bit-detective/soc/wdt_params.v
}
set_property file_type "Verilog Header" [get_files D:/wulian/DD/KWS-SOC-8bit-detective/soc/apb0_params.v]
set_property file_type "Verilog Header" [get_files D:/wulian/DD/KWS-SOC-8bit-detective/soc/apb1_params.v]
set_property file_type "Verilog Header" [get_files D:/wulian/DD/KWS-SOC-8bit-detective/soc/timers_params.v]
set_property file_type "Verilog Header" [get_files D:/wulian/DD/KWS-SOC-8bit-detective/soc/wdt_params.v]
read_verilog -library xil_defaultlib {
  D:/wulian/DD/KWS-SOC-8bit-detective/soc/wujian100_open_fpga_top.v
  D:/wulian/DD/KWS-SOC-8bit-detective/soc/E902_20191018.v
  D:/wulian/DD/KWS-SOC-8bit-detective/soc/PAD_DIG_IO.v
  D:/wulian/DD/KWS-SOC-8bit-detective/soc/PAD_OSC_IO.v
  D:/wulian/DD/KWS-SOC-8bit-detective/soc/STD_CELL.v
  D:/wulian/DD/KWS-SOC-8bit-detective/soc/ahb_matrix_top.v
  D:/wulian/DD/KWS-SOC-8bit-detective/soc/aou_top.v
  D:/wulian/DD/KWS-SOC-8bit-detective/soc/apb0.v
  D:/wulian/DD/KWS-SOC-8bit-detective/soc/apb0_sub_top.v
  D:/wulian/DD/KWS-SOC-8bit-detective/soc/apb1.v
  D:/wulian/DD/KWS-SOC-8bit-detective/soc/apb1_sub_top.v
  D:/wulian/DD/KWS-SOC-8bit-detective/soc/clkgen.v
  D:/wulian/DD/KWS-SOC-8bit-detective/soc/common.v
  D:/wulian/DD/KWS-SOC-8bit-detective/soc/core_top.v
  D:/wulian/DD/KWS-SOC-8bit-detective/soc/dmac.v
  D:/wulian/DD/KWS-SOC-8bit-detective/soc/dummy.v
  D:/wulian/DD/KWS-SOC-8bit-detective/soc/fpga_byte_spram.v
  D:/wulian/DD/KWS-SOC-8bit-detective/soc/fpga_spram.v
  D:/wulian/DD/KWS-SOC-8bit-detective/soc/gpio0.v
  D:/wulian/DD/KWS-SOC-8bit-detective/soc/ls_sub_top.v
  D:/wulian/DD/KWS-SOC-8bit-detective/soc/matrix.v
  D:/wulian/DD/KWS-SOC-8bit-detective/soc/pdu_top.v
  D:/wulian/DD/KWS-SOC-8bit-detective/soc/pwm.v
  D:/wulian/DD/KWS-SOC-8bit-detective/soc/retu_top.v
  D:/wulian/DD/KWS-SOC-8bit-detective/soc/rtc.v
  D:/wulian/DD/KWS-SOC-8bit-detective/soc/sms.v
  D:/wulian/DD/KWS-SOC-8bit-detective/soc/smu_top.v
  D:/wulian/DD/KWS-SOC-8bit-detective/soc/tim.v
  D:/wulian/DD/KWS-SOC-8bit-detective/soc/tim1.v
  D:/wulian/DD/KWS-SOC-8bit-detective/soc/tim2.v
  D:/wulian/DD/KWS-SOC-8bit-detective/soc/tim3.v
  D:/wulian/DD/KWS-SOC-8bit-detective/soc/tim4.v
  D:/wulian/DD/KWS-SOC-8bit-detective/soc/tim5.v
  D:/wulian/DD/KWS-SOC-8bit-detective/soc/tim6.v
  D:/wulian/DD/KWS-SOC-8bit-detective/soc/tim7.v
  D:/wulian/DD/KWS-SOC-8bit-detective/soc/usi0.v
  D:/wulian/DD/KWS-SOC-8bit-detective/soc/usi1.v
  D:/wulian/DD/KWS-SOC-8bit-detective/soc/wdt.v
  D:/wulian/DD/KWS-SOC-8bit-detective/soc/ahb_main_dmem_top.v
  D:/wulian/DD/KWS-SOC-8bit-detective/soc/ahb_axi_kws.v
  D:/wulian/DD/KWS-SOC-8bit-detective/KWS-SOC.srcs/sources_1/new/intr_test.v
}
read_ip -quiet D:/wulian/DD/KWS-SOC-8bit-detective/KWS-SOC.srcs/sources_1/ip/ahblite_axi_bridge_0/ahblite_axi_bridge_0.xci
set_property used_in_implementation false [get_files -all d:/wulian/DD/KWS-SOC-8bit-detective/KWS-SOC.srcs/sources_1/ip/ahblite_axi_bridge_0/ahblite_axi_bridge_0_ooc.xdc]

read_ip -quiet D:/wulian/DD/KWS-SOC-8bit-detective/KWS-SOC.srcs/sources_1/ip/axi_bram_ctrl_0/axi_bram_ctrl_0.xci
set_property used_in_implementation false [get_files -all d:/wulian/DD/KWS-SOC-8bit-detective/KWS-SOC.srcs/sources_1/ip/axi_bram_ctrl_0/axi_bram_ctrl_0_ooc.xdc]

read_ip -quiet D:/wulian/DD/KWS-SOC-8bit-detective/KWS-SOC.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci
set_property used_in_implementation false [get_files -all d:/wulian/DD/KWS-SOC-8bit-detective/KWS-SOC.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc]

read_ip -quiet D:/wulian/DD/KWS-SOC-8bit-detective/KWS-SOC.srcs/sources_1/ip/axis_data_fifo_0/axis_data_fifo_0.xci
set_property used_in_implementation false [get_files -all d:/wulian/DD/KWS-SOC-8bit-detective/KWS-SOC.srcs/sources_1/ip/axis_data_fifo_0/axis_data_fifo_0_ooc.xdc]

read_ip -quiet D:/wulian/DD/KWS-SOC-8bit-detective/KWS-SOC.srcs/sources_1/ip/kws_0/kws_0.xci
set_property used_in_implementation false [get_files -all d:/wulian/DD/KWS-SOC-8bit-detective/KWS-SOC.srcs/sources_1/ip/kws_0/constraints/kws_ooc.xdc]

# Mark all dcp files as not used in implementation to prevent them from being
# stitched into the results of this synthesis run. Any black boxes in the
# design are intentionally left as such for best results. Dcp files will be
# stitched into the design at a later time, either when this synthesis run is
# opened, or when it is stitched into a dependent implementation run.
foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] {
  set_property used_in_implementation false $dcp
}
read_xdc D:/wulian/DD/KWS-SOC-8bit-detective/constraints/XC7A200T3B.xdc
set_property used_in_implementation false [get_files D:/wulian/DD/KWS-SOC-8bit-detective/constraints/XC7A200T3B.xdc]

read_xdc D:/wulian/DD/KWS-SOC-8bit-detective/constraints/wujian100_open_edif.xdc
set_property used_in_implementation false [get_files D:/wulian/DD/KWS-SOC-8bit-detective/constraints/wujian100_open_edif.xdc]

set_param ips.enableIPCacheLiteLoad 1
close [open __synthesis_is_running__ w]

synth_design -top wujian100_open_top -part xc7a200tfbg484-1


# disable binary constraint mode for synth run checkpoints
set_param constraints.enableBinaryConstraints false
write_checkpoint -force -noxdef wujian100_open_top.dcp
create_report "synth_1_synth_report_utilization_0" "report_utilization -file wujian100_open_top_utilization_synth.rpt -pb wujian100_open_top_utilization_synth.pb"
file delete __synthesis_is_running__
close [open __synthesis_is_complete__ w]
