INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Wout/Documents/School/3digitaleElektronica/project_4_5AF/project_4_5AF.srcs/sources_1/ip/TriangleFifo/sim/TriangleFifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TriangleFifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Wout/Documents/School/3digitaleElektronica/project_4_5AF/project_4_5AF.srcs/sources_1/ip/VideoMemory/sim/VideoMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Wout/Documents/School/3digitaleElektronica/project_4_5AF/project_4_5AF.srcs/sources_1/ip/ClockingWizard/ClockingWizard_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockingWizard_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Wout/Documents/School/3digitaleElektronica/project_4_5AF/project_4_5AF.srcs/sources_1/ip/ClockingWizard/ClockingWizard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockingWizard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Wout/Documents/School/3digitaleElektronica/project_4_5AF/project_4_5AF.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wout/Documents/School/3digitaleElektronica/project_4_5AF/project_4_5AF.srcs/sources_1/new/Hpulse.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HPulse
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wout/Documents/School/3digitaleElektronica/project_4_5AF/project_4_5AF.srcs/sources_1/new/package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wout/Documents/School/3digitaleElektronica/project_4_5AF/project_4_5AF.srcs/sources_1/new/Vpulse.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity VPulse
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wout/Documents/School/3digitaleElektronica/project_4_5AF/project_4_5AF.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wout/Documents/School/3digitaleElektronica/project_4_5AF/project_4_5AF.srcs/sim_1/new/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb
