{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716211292626 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716211292626 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 20 21:21:32 2024 " "Processing started: Mon May 20 21:21:32 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716211292626 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716211292626 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MPQ -c MPQ " "Command: quartus_map --read_settings_files=on --write_settings_files=off MPQ -c MPQ" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716211292626 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716211293129 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716211293129 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MPQ.v(80) " "Verilog HDL information at MPQ.v(80): always construct contains both blocking and non-blocking assignments" {  } { { "../RTL/MPQ.v" "" { Text "E:/Downloads/NCKU-Digital_IC_Design/HW4_P76124265/RTL/MPQ.v" 80 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1716211300742 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done Done MPQ.v(18) " "Verilog HDL Declaration information at MPQ.v(18): object \"done\" differs only in case from object \"Done\" in the same scope" {  } { { "../RTL/MPQ.v" "" { Text "E:/Downloads/NCKU-Digital_IC_Design/HW4_P76124265/RTL/MPQ.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716211300742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/ncku-digital_ic_design/hw4_p76124265/rtl/mpq.v 1 1 " "Found 1 design units, including 1 entities, in source file /downloads/ncku-digital_ic_design/hw4_p76124265/rtl/mpq.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPQ " "Found entity 1: MPQ" {  } { { "../RTL/MPQ.v" "" { Text "E:/Downloads/NCKU-Digital_IC_Design/HW4_P76124265/RTL/MPQ.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716211300746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716211300746 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MPQ " "Elaborating entity \"MPQ\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716211300852 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MPQ.v(39) " "Verilog HDL assignment warning at MPQ.v(39): truncated value with size 32 to match size of target (8)" {  } { { "../RTL/MPQ.v" "" { Text "E:/Downloads/NCKU-Digital_IC_Design/HW4_P76124265/RTL/MPQ.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716211300867 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MPQ.v(40) " "Verilog HDL assignment warning at MPQ.v(40): truncated value with size 32 to match size of target (8)" {  } { { "../RTL/MPQ.v" "" { Text "E:/Downloads/NCKU-Digital_IC_Design/HW4_P76124265/RTL/MPQ.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716211300867 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MPQ.v(105) " "Verilog HDL assignment warning at MPQ.v(105): truncated value with size 32 to match size of target (8)" {  } { { "../RTL/MPQ.v" "" { Text "E:/Downloads/NCKU-Digital_IC_Design/HW4_P76124265/RTL/MPQ.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716211300867 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MPQ.v(127) " "Verilog HDL assignment warning at MPQ.v(127): truncated value with size 32 to match size of target (8)" {  } { { "../RTL/MPQ.v" "" { Text "E:/Downloads/NCKU-Digital_IC_Design/HW4_P76124265/RTL/MPQ.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716211300883 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MPQ.v(160) " "Verilog HDL assignment warning at MPQ.v(160): truncated value with size 32 to match size of target (8)" {  } { { "../RTL/MPQ.v" "" { Text "E:/Downloads/NCKU-Digital_IC_Design/HW4_P76124265/RTL/MPQ.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716211300914 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MPQ.v(161) " "Verilog HDL assignment warning at MPQ.v(161): truncated value with size 32 to match size of target (8)" {  } { { "../RTL/MPQ.v" "" { Text "E:/Downloads/NCKU-Digital_IC_Design/HW4_P76124265/RTL/MPQ.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716211300914 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MPQ.v(171) " "Verilog HDL assignment warning at MPQ.v(171): truncated value with size 32 to match size of target (8)" {  } { { "../RTL/MPQ.v" "" { Text "E:/Downloads/NCKU-Digital_IC_Design/HW4_P76124265/RTL/MPQ.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716211300930 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MPQ.v(200) " "Verilog HDL assignment warning at MPQ.v(200): truncated value with size 32 to match size of target (8)" {  } { { "../RTL/MPQ.v" "" { Text "E:/Downloads/NCKU-Digital_IC_Design/HW4_P76124265/RTL/MPQ.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716211301008 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MPQ.v(208) " "Verilog HDL assignment warning at MPQ.v(208): truncated value with size 32 to match size of target (8)" {  } { { "../RTL/MPQ.v" "" { Text "E:/Downloads/NCKU-Digital_IC_Design/HW4_P76124265/RTL/MPQ.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716211301008 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MPQ.v(217) " "Verilog HDL assignment warning at MPQ.v(217): truncated value with size 32 to match size of target (8)" {  } { { "../RTL/MPQ.v" "" { Text "E:/Downloads/NCKU-Digital_IC_Design/HW4_P76124265/RTL/MPQ.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716211301024 "|MPQ"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../RTL/MPQ.v" "" { Text "E:/Downloads/NCKU-Digital_IC_Design/HW4_P76124265/RTL/MPQ.v" 14 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1716211521345 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1716211521345 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1716211565028 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716211583898 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Downloads/NCKU-Digital_IC_Design/HW4_P76124265/Gate-level/output_files/MPQ.map.smsg " "Generated suppressed messages file E:/Downloads/NCKU-Digital_IC_Design/HW4_P76124265/Gate-level/output_files/MPQ.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716211584441 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1716211585448 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716211585448 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cmd_valid " "No output dependent on input pin \"cmd_valid\"" {  } { { "../RTL/MPQ.v" "" { Text "E:/Downloads/NCKU-Digital_IC_Design/HW4_P76124265/RTL/MPQ.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716211586600 "|MPQ|cmd_valid"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1716211586600 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19417 " "Implemented 19417 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "31 " "Implemented 31 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1716211586601 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1716211586601 ""} { "Info" "ICUT_CUT_TM_LCELLS" "19367 " "Implemented 19367 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1716211586601 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1716211586601 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5381 " "Peak virtual memory: 5381 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716211586638 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 20 21:26:26 2024 " "Processing ended: Mon May 20 21:26:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716211586638 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:54 " "Elapsed time: 00:04:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716211586638 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:56 " "Total CPU time (on all processors): 00:01:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716211586638 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716211586638 ""}
