============================= test session starts ==============================
platform darwin -- Python 2.7.13, pytest-2.9.2, py-1.4.31, pluggy-0.3.1
rootdir: /Users/antonio/GoogleDrive/workspace/pycox/pycox, inifile: 
2017-06-20 16:40:09,231  - __init__.py:17 - DEBUG - PYCOX INIT
Generating LALR tables
2017-06-20 16:40:09,283  - contract.py:16 - DEBUG - In contract.py
2017-06-20 16:40:09,285  - solver_interface.py:9 - DEBUG - In solver_interface
2017-06-20 16:40:09,285  - library.py:17 - DEBUG - in library
2017-06-20 16:40:09,324  - z3_library_conversion.py:16 - DEBUG - in z3_library_conversion
2017-06-20 16:40:09,325  - z3_interface.py:21 - DEBUG - in z3_interface
collected 10 items

pycox/tests/test_edg_motor.py 2017-06-20 16:40:09,905  - z3_library_conversion.py:205 - DEBUG - 8
2017-06-20 16:40:09,908  - z3_library_conversion.py:288 - DEBUG - {0: 0-i1_0_0, 1: 0-vin_1, 2: 0-gnd_1, 3: 0-o3_0_0, 4: 0-o2_0_0, 5: 0-o1_0_0, 6: 0-vin_3, 7: 0-gnd_3, 8: 0-vout_1, 9: 0-vin_5, 10: 0-gnd_5, 11: 0-vout_3, 12: 0-vout_7, 13: 0-gnd_9, 14: 0-vout_5, 15: 0-gnd_7, 16: 0-i1_12_0, 17: 0-vin_7, 18: 0-gnd_11, 19: 0-o1_9_0, 20: 1-i1_0_0, 21: 1-vin_1, 22: 1-gnd_1, 23: 1-o3_0_0, 24: 1-o2_0_0, 25: 1-o1_0_0, 26: 1-vin_3, 27: 1-gnd_3, 28: 1-vout_1, 29: 1-vin_5, 30: 1-gnd_5, 31: 1-vout_3, 32: 1-vout_7, 33: 1-gnd_9, 34: 1-vout_5, 35: 1-gnd_7, 36: 1-i1_12_0, 37: 1-vin_7, 38: 1-gnd_11, 39: 1-o1_9_0, 40: 2-i1_0_0, 41: 2-vin_1, 42: 2-gnd_1, 43: 2-o3_0_0, 44: 2-o2_0_0, 45: 2-o1_0_0, 46: 2-vin_3, 47: 2-gnd_3, 48: 2-vout_1, 49: 2-vin_5, 50: 2-gnd_5, 51: 2-vout_3, 52: 2-vout_7, 53: 2-gnd_9, 54: 2-vout_5, 55: 2-gnd_7, 56: 2-i1_12_0, 57: 2-vin_7, 58: 2-gnd_11, 59: 2-o1_9_0}
2017-06-20 16:40:09,917  - z3_interface.py:159 - DEBUG - ok
2017-06-20 16:40:09,917  - z3_interface.py:160 - DEBUG - <pycox.z3_library_conversion.Z3Library object at 0x10d9e6fd0>
2017-06-20 16:40:10,606  - z3_interface.py:852 - DEBUG - Contract R_ltl_c_0 ( R_ltl_c )
	Input ports:
		i1_27 ( i1 ) : BOOL
	Output ports:
		R_ltl_0_dummy_4_0 ( R_ltl_0_dummy_4 ) : BOOL
		R_ltl_0_dummy_1_0 ( R_ltl_0_dummy_1 ) : BOOL
		R_ltl_0_dummy_0_0 ( R_ltl_0_dummy_0 ) : BOOL
		R_ltl_0_dummy_3_0 ( R_ltl_0_dummy_3 ) : BOOL
		R_ltl_0_dummy_2_0 ( R_ltl_0_dummy_2 ) : BOOL
		o3_14 ( o3 ) : BOOL
		o2_14 ( o2 ) : BOOL
		o1_17 ( o1 ) : BOOL
	Assumption
		! i1_27 & G F i1_27 & G F ! i1_27
	Guarantee
		! (! i1_27 & G F i1_27 & G F ! i1_27) | (o1_17 & ! o2_14 & ! o3_14 & G (o1_17 & ! i1_27 & X i1_27 -> X ! o1_17 & X o2_14 & X ! o3_14) & G (o2_14 & ! i1_27 & X i1_27 -> X ! o1_17 & X ! o2_14 & X o3_14) & G (o3_14 & ! i1_27 & X i1_27 -> X o1_17 & X ! o2_14 & X ! o3_14))

2017-06-20 16:40:11,331  - z3_interface.py:587 - DEBUG - [0-vin_1 != 60, 1-vin_1 != 60, 2-vin_1 != 60, 0-gnd_1 != 60, 1-gnd_1 != 60, 2-gnd_1 != 60, 0-vin_3 != 60, 1-vin_3 != 60, 2-vin_3 != 60, 0-gnd_3 != 60, 1-gnd_3 != 60, 2-gnd_3 != 60, 0-vin_5 != 60, 1-vin_5 != 60, 2-vin_5 != 60, 0-gnd_5 != 60, 1-gnd_5 != 60, 2-gnd_5 != 60, 0-vin_7 != 60, 1-vin_7 != 60, 2-vin_7 != 60, 0-gnd_11 != 60, 1-gnd_11 != 60, 2-gnd_11 != 60]
2017-06-20 16:40:11,425  - z3_interface.py:758 - DEBUG - []
2017-06-20 16:40:11,592  - z3_interface.py:918 - DEBUG - --
2017-06-20 16:40:11,592  - z3_interface.py:920 - DEBUG - 6 -> 0-vin_3
2017-06-20 16:40:11,592  - z3_interface.py:920 - DEBUG - 7 -> 0-gnd_3
2017-06-20 16:40:11,593  - z3_interface.py:920 - DEBUG - 8 -> 0-vout_1
2017-06-20 16:40:11,593  - z3_interface.py:918 - DEBUG - --
2017-06-20 16:40:11,593  - z3_interface.py:920 - DEBUG - 26 -> 1-vin_3
2017-06-20 16:40:11,593  - z3_interface.py:920 - DEBUG - 27 -> 1-gnd_3
2017-06-20 16:40:11,593  - z3_interface.py:920 - DEBUG - 28 -> 1-vout_1
2017-06-20 16:40:11,594  - z3_interface.py:918 - DEBUG - --
2017-06-20 16:40:11,594  - z3_interface.py:920 - DEBUG - 46 -> 2-vin_3
2017-06-20 16:40:11,594  - z3_interface.py:920 - DEBUG - 47 -> 2-gnd_3
2017-06-20 16:40:11,594  - z3_interface.py:920 - DEBUG - 48 -> 2-vout_1
2017-06-20 16:40:11,594  - z3_interface.py:918 - DEBUG - --
2017-06-20 16:40:11,594  - z3_interface.py:920 - DEBUG - 14 -> 0-vout_5
2017-06-20 16:40:11,595  - z3_interface.py:920 - DEBUG - 15 -> 0-gnd_7
2017-06-20 16:40:11,595  - z3_interface.py:918 - DEBUG - --
2017-06-20 16:40:11,595  - z3_interface.py:920 - DEBUG - 34 -> 1-vout_5
2017-06-20 16:40:11,595  - z3_interface.py:920 - DEBUG - 35 -> 1-gnd_7
2017-06-20 16:40:11,595  - z3_interface.py:918 - DEBUG - --
2017-06-20 16:40:11,596  - z3_interface.py:920 - DEBUG - 54 -> 2-vout_5
2017-06-20 16:40:11,596  - z3_interface.py:920 - DEBUG - 55 -> 2-gnd_7
2017-06-20 16:40:11,596  - z3_interface.py:918 - DEBUG - --
2017-06-20 16:40:11,596  - z3_interface.py:920 - DEBUG - 0 -> 0-i1_0_0
2017-06-20 16:40:11,596  - z3_interface.py:920 - DEBUG - 1 -> 0-vin_1
2017-06-20 16:40:11,597  - z3_interface.py:920 - DEBUG - 2 -> 0-gnd_1
2017-06-20 16:40:11,597  - z3_interface.py:920 - DEBUG - 3 -> 0-o3_0_0
2017-06-20 16:40:11,597  - z3_interface.py:920 - DEBUG - 4 -> 0-o2_0_0
2017-06-20 16:40:11,597  - z3_interface.py:920 - DEBUG - 5 -> 0-o1_0_0
2017-06-20 16:40:11,598  - z3_interface.py:918 - DEBUG - --
2017-06-20 16:40:11,598  - z3_interface.py:920 - DEBUG - 20 -> 1-i1_0_0
2017-06-20 16:40:11,598  - z3_interface.py:920 - DEBUG - 21 -> 1-vin_1
2017-06-20 16:40:11,598  - z3_interface.py:920 - DEBUG - 22 -> 1-gnd_1
2017-06-20 16:40:11,598  - z3_interface.py:920 - DEBUG - 23 -> 1-o3_0_0
2017-06-20 16:40:11,599  - z3_interface.py:920 - DEBUG - 24 -> 1-o2_0_0
2017-06-20 16:40:11,599  - z3_interface.py:920 - DEBUG - 25 -> 1-o1_0_0
2017-06-20 16:40:11,599  - z3_interface.py:918 - DEBUG - --
2017-06-20 16:40:11,599  - z3_interface.py:920 - DEBUG - 40 -> 2-i1_0_0
2017-06-20 16:40:11,600  - z3_interface.py:920 - DEBUG - 41 -> 2-vin_1
2017-06-20 16:40:11,600  - z3_interface.py:920 - DEBUG - 42 -> 2-gnd_1
2017-06-20 16:40:11,600  - z3_interface.py:920 - DEBUG - 43 -> 2-o3_0_0
2017-06-20 16:40:11,600  - z3_interface.py:920 - DEBUG - 44 -> 2-o2_0_0
2017-06-20 16:40:11,601  - z3_interface.py:920 - DEBUG - 45 -> 2-o1_0_0
2017-06-20 16:40:11,601  - z3_interface.py:918 - DEBUG - --
2017-06-20 16:40:11,601  - z3_interface.py:920 - DEBUG - 12 -> 0-vout_7
2017-06-20 16:40:11,601  - z3_interface.py:920 - DEBUG - 13 -> 0-gnd_9
2017-06-20 16:40:11,601  - z3_interface.py:918 - DEBUG - --
2017-06-20 16:40:11,602  - z3_interface.py:920 - DEBUG - 32 -> 1-vout_7
2017-06-20 16:40:11,602  - z3_interface.py:920 - DEBUG - 33 -> 1-gnd_9
2017-06-20 16:40:11,602  - z3_interface.py:918 - DEBUG - --
2017-06-20 16:40:11,602  - z3_interface.py:920 - DEBUG - 52 -> 2-vout_7
2017-06-20 16:40:11,603  - z3_interface.py:920 - DEBUG - 53 -> 2-gnd_9
2017-06-20 16:40:11,603  - z3_interface.py:918 - DEBUG - --
2017-06-20 16:40:11,603  - z3_interface.py:920 - DEBUG - 16 -> 0-i1_12_0
2017-06-20 16:40:11,603  - z3_interface.py:920 - DEBUG - 17 -> 0-vin_7
2017-06-20 16:40:11,604  - z3_interface.py:920 - DEBUG - 18 -> 0-gnd_11
2017-06-20 16:40:11,604  - z3_interface.py:920 - DEBUG - 19 -> 0-o1_9_0
2017-06-20 16:40:11,604  - z3_interface.py:918 - DEBUG - --
2017-06-20 16:40:11,604  - z3_interface.py:920 - DEBUG - 36 -> 1-i1_12_0
2017-06-20 16:40:11,604  - z3_interface.py:920 - DEBUG - 37 -> 1-vin_7
2017-06-20 16:40:11,605  - z3_interface.py:920 - DEBUG - 38 -> 1-gnd_11
2017-06-20 16:40:11,605  - z3_interface.py:920 - DEBUG - 39 -> 1-o1_9_0
2017-06-20 16:40:11,605  - z3_interface.py:918 - DEBUG - --
2017-06-20 16:40:11,605  - z3_interface.py:920 - DEBUG - 56 -> 2-i1_12_0
2017-06-20 16:40:11,606  - z3_interface.py:920 - DEBUG - 57 -> 2-vin_7
2017-06-20 16:40:11,606  - z3_interface.py:920 - DEBUG - 58 -> 2-gnd_11
2017-06-20 16:40:11,606  - z3_interface.py:920 - DEBUG - 59 -> 2-o1_9_0
2017-06-20 16:40:11,607  - z3_interface.py:918 - DEBUG - --
2017-06-20 16:40:11,607  - z3_interface.py:920 - DEBUG - 9 -> 0-vin_5
2017-06-20 16:40:11,607  - z3_interface.py:920 - DEBUG - 10 -> 0-gnd_5
2017-06-20 16:40:11,607  - z3_interface.py:920 - DEBUG - 11 -> 0-vout_3
2017-06-20 16:40:11,608  - z3_interface.py:918 - DEBUG - --
2017-06-20 16:40:11,608  - z3_interface.py:920 - DEBUG - 29 -> 1-vin_5
2017-06-20 16:40:11,608  - z3_interface.py:920 - DEBUG - 30 -> 1-gnd_5
2017-06-20 16:40:11,608  - z3_interface.py:920 - DEBUG - 31 -> 1-vout_3
2017-06-20 16:40:11,609  - z3_interface.py:918 - DEBUG - --
2017-06-20 16:40:11,609  - z3_interface.py:920 - DEBUG - 49 -> 2-vin_5
2017-06-20 16:40:11,609  - z3_interface.py:920 - DEBUG - 50 -> 2-gnd_5
2017-06-20 16:40:11,609  - z3_interface.py:920 - DEBUG - 51 -> 2-vout_3
......+2017-06-20 16:40:18,197  - z3_thread_manager.py:125 - DEBUG - terminating
2017-06-20 16:40:18,454  - z3_interface.py:934 - INFO - [1-o2_0_0 = 0,
 0-vout_3 = 0,
 1-vout_5 = 0,
 Power12-2 = 0,
 2-o1_0_0 = 0,
 1-o3_0_0 = 0,
 2-o1_9_0 = 0,
 2-gnd_1 = 53,
 half_bridge0-2 = 1,
 1-vin_3 = -1,
 2-vin_7 = 14,
 1-gnd_9 = 0,
 2-i1_12_0 = 24,
 2-gnd_11 = 53,
 2-gnd_3 = 15,
 1-gnd_7 = 0,
 0-i1_0_0 = -1,
 1-o1_0_0 = 0,
 1-gnd_11 = 15,
 0-vout_7 = 0,
 1-o1_9_0 = 0,
 R_ltl_0_dummy_3 = 48,
 1-vin_1 = 48,
 0-vout_5 = 0,
 1-vin_7 = 14,
 R_ltl_0_dummy_1 = 15,
 0-o3_0_0 = 0,
 1-vout_3 = 0,
 0-vin_3 = -1,
 dcdc3-0 = 0,
 dcdc5-1 = 0,
 dcdc5-2 = 0,
 0-gnd_1 = -1,
 2-vout_7 = 0,
 o1 = 19,
 0-gnd_11 = 53,
 0-vout_1 = 0,
 1-gnd_5 = -1,
 1-vout_7 = 0,
 o3 = 39,
 Power5-2 = 1,
 0-vin_1 = -1,
 2-i1_0_0 = 60,
 2-vin_1 = 48,
 0-o1_0_0 = 0,
 1-gnd_1 = 15,
 2-o2_0_0 = 0,
 0-gnd_7 = 0,
 1-i1_12_0 = 23,
 dcdc5-0 = 0,
 1-vin_5 = -1,
 0-o2_0_0 = 0,
 Power12-0 = 1,
 half_bridge0-0 = 1,
 0-gnd_5 = -1,
 2-o3_0_0 = 0,
 Power5-0 = 0,
 o2 = 59,
 half_bridge0-1 = 1,
 R_ltl_0_dummy_2 = 44,
 2-vout_1 = 0,
 2-vout_3 = 0,
 1-gnd_3 = -1,
 Power5-1 = 0,
 small_MCU-2 = 1,
 0-gnd_3 = -1,
 2-vin_5 = -1,
 0-gnd_9 = 0,
 dcdc3-1 = 0,
 small_MCU-1 = 1,
 0-i1_12_0 = 25,
 0-vin_7 = 14,
 2-gnd_5 = -1,
 R_ltl_0_dummy_4 = 53,
 2-vin_3 = 14,
 0-o1_9_0 = 0,
 0-vin_5 = -1,
 small_MCU-0 = 0,
 1-vout_1 = 0,
 1-i1_0_0 = 60,
 R_ltl_0_dummy_0 = 25,
 2-vout_5 = 0,
 2-gnd_9 = 0,
 2-gnd_7 = 0,
 Power12-1 = 0,
 dcdc3-2 = 1]
2017-06-20 16:40:18,467  - z3_interface.py:936 - DEBUG - Contract small_MCU_3 ( small_MCU )
	Input ports:
		i1_0_0_12 ( i1 ) : BOOL
		vout_10 ( vin ) : BOOL
		gnd_17 ( gnd ) : BOOL
	Output ports:
		i1_12_0_0 ( o3 ) : BOOL
		o2_0_0_0 ( o2 ) : BOOL
		o1_0_0_0 ( o1 ) : BOOL
	Assumption
		true
	Guarantee
		! true | (o1_0_0_0 & ! o2_0_0_0 & ! i1_12_0_0 & G (o1_0_0_0 & ! i1_0_0_12 & X i1_0_0_12 -> X ! o1_0_0_0 & X o2_0_0_0 & X ! i1_12_0_0) & G (o1_0_0_0 & ! i1_0_0_12 & X ! i1_0_0_12 -> X o1_0_0_0 & X ! o2_0_0_0 & X ! i1_12_0_0) & G (o2_0_0_0 & ! i1_0_0_12 & X i1_0_0_12 -> X ! o1_0_0_0 & X ! o2_0_0_0 & X i1_12_0_0) & G (o2_0_0_0 & ! i1_0_0_12 & X ! i1_0_0_12 -> X ! o1_0_0_0 & X o2_0_0_0 & X ! i1_12_0_0) & G (i1_12_0_0 & ! i1_0_0_12 & X i1_0_0_12 -> X o1_0_0_0 & X ! o2_0_0_0 & X ! i1_12_0_0) & G (i1_12_0_0 & ! i1_0_0_12 & X ! i1_0_0_12 -> X ! o1_0_0_0 & X ! o2_0_0_0 & X i1_12_0_0))

2017-06-20 16:40:18,467  - z3_interface.py:936 - DEBUG - Contract dcdc3_3 ( dcdc3 )
	Input ports:
		vin_17 ( vin ) : BOOL
		gnd_17 ( gnd ) : BOOL
	Output ports:
		vout_10 ( vout ) : BOOL
	Assumption
		true
	Guarantee
		! true | true

2017-06-20 16:40:18,467  - z3_interface.py:936 - DEBUG - Contract half_bridge0_5 ( half_bridge0 )
	Input ports:
		o1_0_0_0 ( i1 ) : BOOL
		vin_17 ( vin ) : BOOL
		gnd_16 ( gnd ) : BOOL
	Output ports:
		o1_9_0_2 ( o1 ) : BOOL
	Assumption
		true
	Guarantee
		! true | G o1_0_0_0 = o1_9_0_2

2017-06-20 16:40:18,468  - z3_interface.py:936 - DEBUG - Contract Power5_3 ( Power5 )
	Input ports:
	Output ports:
		vout_8 ( vout ) : BOOL
		gnd_16 ( gnd ) : BOOL
	Assumption
		true
	Guarantee
		! true | true

2017-06-20 16:40:18,468  - z3_interface.py:936 - DEBUG - Contract small_MCU_4 ( small_MCU )
	Input ports:
		i1_0_0_12 ( i1 ) : BOOL
		vout_10 ( vin ) : BOOL
		gnd_16 ( gnd ) : BOOL
	Output ports:
		o3_0_0_9 ( o3 ) : BOOL
		o2_0_0_9 ( o2 ) : BOOL
		o1_0_0_9 ( o1 ) : BOOL
	Assumption
		true
	Guarantee
		! true | (o1_0_0_9 & ! o2_0_0_9 & ! o3_0_0_9 & G (o1_0_0_9 & ! i1_0_0_12 & X i1_0_0_12 -> X ! o1_0_0_9 & X o2_0_0_9 & X ! o3_0_0_9) & G (o1_0_0_9 & ! i1_0_0_12 & X ! i1_0_0_12 -> X o1_0_0_9 & X ! o2_0_0_9 & X ! o3_0_0_9) & G (o2_0_0_9 & ! i1_0_0_12 & X i1_0_0_12 -> X ! o1_0_0_9 & X ! o2_0_0_9 & X o3_0_0_9) & G (o2_0_0_9 & ! i1_0_0_12 & X ! i1_0_0_12 -> X ! o1_0_0_9 & X o2_0_0_9 & X ! o3_0_0_9) & G (o3_0_0_9 & ! i1_0_0_12 & X i1_0_0_12 -> X o1_0_0_9 & X ! o2_0_0_9 & X ! o3_0_0_9) & G (o3_0_0_9 & ! i1_0_0_12 & X ! i1_0_0_12 -> X ! o1_0_0_9 & X ! o2_0_0_9 & X o3_0_0_9))

2017-06-20 16:40:18,468  - z3_interface.py:936 - DEBUG - Contract half_bridge0_4 ( half_bridge0 )
	Input ports:
		o2_0_0_0 ( i1 ) : BOOL
		vin_17 ( vin ) : BOOL
		gnd_16 ( gnd ) : BOOL
	Output ports:
		o1_9_0_1 ( o1 ) : BOOL
	Assumption
		true
	Guarantee
		! true | G o2_0_0_0 = o1_9_0_1

2017-06-20 16:40:18,468  - z3_interface.py:936 - DEBUG - Contract half_bridge0_3 ( half_bridge0 )
	Input ports:
		i1_12_0_0 ( i1 ) : BOOL
		vin_17 ( vin ) : BOOL
		gnd_17 ( gnd ) : BOOL
	Output ports:
		o1_9_0_0 ( o1 ) : BOOL
	Assumption
		true
	Guarantee
		! true | G i1_12_0_0 = o1_9_0_0

2017-06-20 16:40:18,468  - z3_interface.py:936 - DEBUG - Contract Power12_3 ( Power12 )
	Input ports:
	Output ports:
		vin_17 ( vout ) : BOOL
		gnd_17 ( gnd ) : BOOL
	Assumption
		true
	Guarantee
		! true | true

2017-06-20 16:40:18,469  - z3_interface.py:937 - INFO - Contract R_ltl_1 ( R_ltl )
	Input ports:
		i1_0_0_12 ( i1 ) : BOOL
	Output ports:
		o1_9_0_0 ( o3 ) : BOOL
		o1_9_0_1 ( o2 ) : BOOL
		o1_9_0_2 ( o1 ) : BOOL
	Assumption
		! i1_0_0_12 & G F i1_0_0_12 & G F ! i1_0_0_12
	Guarantee
		! (! i1_0_0_12 & G F i1_0_0_12 & G F ! i1_0_0_12) | (o1_9_0_2 & ! o1_9_0_1 & ! o1_9_0_0 & G (o1_9_0_2 & ! i1_0_0_12 & X i1_0_0_12 -> X ! o1_9_0_2 & X o1_9_0_1 & X ! o1_9_0_0) & G (o1_9_0_1 & ! i1_0_0_12 & X i1_0_0_12 -> X ! o1_9_0_2 & X ! o1_9_0_1 & X o1_9_0_0) & G (o1_9_0_0 & ! i1_0_0_12 & X i1_0_0_12 -> X o1_9_0_2 & X ! o1_9_0_1 & X ! o1_9_0_0))

2017-06-20 16:40:18,469  - z3_interface.py:938 - INFO - Contract small_MCU-x-half_bridge0-x-Power12-x-dcdc3-x-Power5-x-small_MCU-x-half_bridge0-x-half_bridge0_0 ( small_MCU-x-half_bridge0-x-Power12-x-dcdc3-x-Power5-x-small_MCU-x-half_bridge0-x-half_bridge0 )
	Input ports:
		i1_0_0_12 ( small_MCU_3_i1 ) : BOOL
		i1_0_0_12 ( small_MCU_4_i1 ) : BOOL
	Output ports:
		vin_17 ( half_bridge0_3_vin ) : BOOL
		gnd_16 ( half_bridge0_5_gnd ) : BOOL
		o2_0_0_9 ( small_MCU_4_o2 ) : BOOL
		gnd_16 ( small_MCU_4_gnd ) : BOOL
		o1_9_0_0 ( half_bridge0_3_o1 ) : BOOL
		gnd_17 ( half_bridge0_3_gnd ) : BOOL
		i1_12_0_0 ( half_bridge0_3_i1 ) : BOOL
		vout_10 ( small_MCU_3_vin ) : BOOL
		o1_0_0_9 ( small_MCU_4_o1 ) : BOOL
		vout_8 ( Power5_3_vout ) : BOOL
		vin_17 ( half_bridge0_5_vin ) : BOOL
		vin_17 ( dcdc3_3_vin ) : BOOL
		o1_9_0_2 ( half_bridge0_5_o1 ) : BOOL
		gnd_17 ( small_MCU_3_gnd ) : BOOL
		o1_9_0_1 ( half_bridge0_4_o1 ) : BOOL
		gnd_16 ( half_bridge0_4_gnd ) : BOOL
		gnd_17 ( dcdc3_3_gnd ) : BOOL
		o1_0_0_0 ( half_bridge0_5_i1 ) : BOOL
		o2_0_0_0 ( half_bridge0_4_i1 ) : BOOL
		vin_17 ( half_bridge0_4_vin ) : BOOL
		vout_10 ( small_MCU_4_vin ) : BOOL
		o3_0_0_9 ( small_MCU_4_o3 ) : BOOL
	Assumption
		true & true & true & true & true & true & true & true | ! (! true | (o1_0_0_0 & ! o2_0_0_0 & ! i1_12_0_0 & G (o1_0_0_0 & ! i1_0_0_12 & X i1_0_0_12 -> X ! o1_0_0_0 & X o2_0_0_0 & X ! i1_12_0_0) & G (o1_0_0_0 & ! i1_0_0_12 & X ! i1_0_0_12 -> X o1_0_0_0 & X ! o2_0_0_0 & X ! i1_12_0_0) & G (o2_0_0_0 & ! i1_0_0_12 & X i1_0_0_12 -> X ! o1_0_0_0 & X ! o2_0_0_0 & X i1_12_0_0) & G (o2_0_0_0 & ! i1_0_0_12 & X ! i1_0_0_12 -> X ! o1_0_0_0 & X o2_0_0_0 & X ! i1_12_0_0) & G (i1_12_0_0 & ! i1_0_0_12 & X i1_0_0_12 -> X o1_0_0_0 & X ! o2_0_0_0 & X ! i1_12_0_0) & G (i1_12_0_0 & ! i1_0_0_12 & X ! i1_0_0_12 -> X ! o1_0_0_0 & X ! o2_0_0_0 & X i1_12_0_0)) & (! true | G o1_0_0_0 = o1_9_0_2) & (! true | true) & (! true | true) & (! true | true) & (! true | (o1_0_0_9 & ! o2_0_0_9 & ! o3_0_0_9 & G (o1_0_0_9 & ! i1_0_0_12 & X i1_0_0_12 -> X ! o1_0_0_9 & X o2_0_0_9 & X ! o3_0_0_9) & G (o1_0_0_9 & ! i1_0_0_12 & X ! i1_0_0_12 -> X o1_0_0_9 & X ! o2_0_0_9 & X ! o3_0_0_9) & G (o2_0_0_9 & ! i1_0_0_12 & X i1_0_0_12 -> X ! o1_0_0_9 & X ! o2_0_0_9 & X o3_0_0_9) & G (o2_0_0_9 & ! i1_0_0_12 & X ! i1_0_0_12 -> X ! o1_0_0_9 & X o2_0_0_9 & X ! o3_0_0_9) & G (o3_0_0_9 & ! i1_0_0_12 & X i1_0_0_12 -> X o1_0_0_9 & X ! o2_0_0_9 & X ! o3_0_0_9) & G (o3_0_0_9 & ! i1_0_0_12 & X ! i1_0_0_12 -> X ! o1_0_0_9 & X ! o2_0_0_9 & X o3_0_0_9))) & (! true | G o2_0_0_0 = o1_9_0_1) & (! true | G i1_12_0_0 = o1_9_0_0))
	Guarantee
		! true | (o1_0_0_0 & ! o2_0_0_0 & ! i1_12_0_0 & G (o1_0_0_0 & ! i1_0_0_12 & X i1_0_0_12 -> X ! o1_0_0_0 & X o2_0_0_0 & X ! i1_12_0_0) & G (o1_0_0_0 & ! i1_0_0_12 & X ! i1_0_0_12 -> X o1_0_0_0 & X ! o2_0_0_0 & X ! i1_12_0_0) & G (o2_0_0_0 & ! i1_0_0_12 & X i1_0_0_12 -> X ! o1_0_0_0 & X ! o2_0_0_0 & X i1_12_0_0) & G (o2_0_0_0 & ! i1_0_0_12 & X ! i1_0_0_12 -> X ! o1_0_0_0 & X o2_0_0_0 & X ! i1_12_0_0) & G (i1_12_0_0 & ! i1_0_0_12 & X i1_0_0_12 -> X o1_0_0_0 & X ! o2_0_0_0 & X ! i1_12_0_0) & G (i1_12_0_0 & ! i1_0_0_12 & X ! i1_0_0_12 -> X ! o1_0_0_0 & X ! o2_0_0_0 & X i1_12_0_0)) & (! true | G o1_0_0_0 = o1_9_0_2) & (! true | true) & (! true | true) & (! true | true) & (! true | (o1_0_0_9 & ! o2_0_0_9 & ! o3_0_0_9 & G (o1_0_0_9 & ! i1_0_0_12 & X i1_0_0_12 -> X ! o1_0_0_9 & X o2_0_0_9 & X ! o3_0_0_9) & G (o1_0_0_9 & ! i1_0_0_12 & X ! i1_0_0_12 -> X o1_0_0_9 & X ! o2_0_0_9 & X ! o3_0_0_9) & G (o2_0_0_9 & ! i1_0_0_12 & X i1_0_0_12 -> X ! o1_0_0_9 & X ! o2_0_0_9 & X o3_0_0_9) & G (o2_0_0_9 & ! i1_0_0_12 & X ! i1_0_0_12 -> X ! o1_0_0_9 & X o2_0_0_9 & X ! o3_0_0_9) & G (o3_0_0_9 & ! i1_0_0_12 & X i1_0_0_12 -> X o1_0_0_9 & X ! o2_0_0_9 & X ! o3_0_0_9) & G (o3_0_0_9 & ! i1_0_0_12 & X ! i1_0_0_12 -> X ! o1_0_0_9 & X ! o2_0_0_9 & X o3_0_0_9))) & (! true | G o2_0_0_0 = o1_9_0_1) & (! true | G i1_12_0_0 = o1_9_0_0)


.

=========================== 1 passed in 9.25 seconds ===========================
