{"Rohan Tabish": [0, ["A Real-Time Scratchpad-Centric OS for Multi-Core Embedded Systems", ["Rohan Tabish", "Renato Mancuso", "Saud Wasly", "Ahmed Alhammad", "Sujit S. Phatak", "Rodolfo Pellizzoni", "Marco Caccamo"], "https://doi.org/10.1109/RTAS.2016.7461321", "rtas", 2016]], "Renato Mancuso": [0, ["A Real-Time Scratchpad-Centric OS for Multi-Core Embedded Systems", ["Rohan Tabish", "Renato Mancuso", "Saud Wasly", "Ahmed Alhammad", "Sujit S. Phatak", "Rodolfo Pellizzoni", "Marco Caccamo"], "https://doi.org/10.1109/RTAS.2016.7461321", "rtas", 2016]], "Saud Wasly": [0, ["A Real-Time Scratchpad-Centric OS for Multi-Core Embedded Systems", ["Rohan Tabish", "Renato Mancuso", "Saud Wasly", "Ahmed Alhammad", "Sujit S. Phatak", "Rodolfo Pellizzoni", "Marco Caccamo"], "https://doi.org/10.1109/RTAS.2016.7461321", "rtas", 2016]], "Ahmed Alhammad": [0, ["A Real-Time Scratchpad-Centric OS for Multi-Core Embedded Systems", ["Rohan Tabish", "Renato Mancuso", "Saud Wasly", "Ahmed Alhammad", "Sujit S. Phatak", "Rodolfo Pellizzoni", "Marco Caccamo"], "https://doi.org/10.1109/RTAS.2016.7461321", "rtas", 2016], ["Trading Cores for Memory Bandwidth in Real-Time Systems", ["Ahmed Alhammad", "Rodolfo Pellizzoni"], "https://doi.org/10.1109/RTAS.2016.7461364", "rtas", 2016]], "Sujit S. Phatak": [0, ["A Real-Time Scratchpad-Centric OS for Multi-Core Embedded Systems", ["Rohan Tabish", "Renato Mancuso", "Saud Wasly", "Ahmed Alhammad", "Sujit S. Phatak", "Rodolfo Pellizzoni", "Marco Caccamo"], "https://doi.org/10.1109/RTAS.2016.7461321", "rtas", 2016]], "Rodolfo Pellizzoni": [0, ["A Real-Time Scratchpad-Centric OS for Multi-Core Embedded Systems", ["Rohan Tabish", "Renato Mancuso", "Saud Wasly", "Ahmed Alhammad", "Sujit S. Phatak", "Rodolfo Pellizzoni", "Marco Caccamo"], "https://doi.org/10.1109/RTAS.2016.7461321", "rtas", 2016], ["Memory Servers for Multicore Systems", ["Rodolfo Pellizzoni", "Heechul Yun"], "https://doi.org/10.1109/RTAS.2016.7461339", "rtas", 2016], ["Trading Cores for Memory Bandwidth in Real-Time Systems", ["Ahmed Alhammad", "Rodolfo Pellizzoni"], "https://doi.org/10.1109/RTAS.2016.7461364", "rtas", 2016]], "Marco Caccamo": [0, ["A Real-Time Scratchpad-Centric OS for Multi-Core Embedded Systems", ["Rohan Tabish", "Renato Mancuso", "Saud Wasly", "Ahmed Alhammad", "Sujit S. Phatak", "Rodolfo Pellizzoni", "Marco Caccamo"], "https://doi.org/10.1109/RTAS.2016.7461321", "rtas", 2016]], "Vincenzo Apuzzo": [0, ["OSEK-Like Kernel Support for Engine Control Applications under EDF Scheduling", ["Vincenzo Apuzzo", "Alessandro Biondi", "Giorgio C. Buttazzo"], "https://doi.org/10.1109/RTAS.2016.7461345", "rtas", 2016]], "Alessandro Biondi": [0, ["OSEK-Like Kernel Support for Engine Control Applications under EDF Scheduling", ["Vincenzo Apuzzo", "Alessandro Biondi", "Giorgio C. Buttazzo"], "https://doi.org/10.1109/RTAS.2016.7461345", "rtas", 2016]], "Giorgio C. Buttazzo": [0, ["OSEK-Like Kernel Support for Engine Control Applications under EDF Scheduling", ["Vincenzo Apuzzo", "Alessandro Biondi", "Giorgio C. Buttazzo"], "https://doi.org/10.1109/RTAS.2016.7461345", "rtas", 2016]], "Peter Wagemann": [0, ["A Kernel for Energy-Neutral Real-Time Systems with Mixed Criticalities", ["Peter Wagemann", "Tobias Distler", "Heiko Janker", "Phillip Raffeck", "Volkmar Sieh"], "https://doi.org/10.1109/RTAS.2016.7461320", "rtas", 2016]], "Tobias Distler": [0, ["A Kernel for Energy-Neutral Real-Time Systems with Mixed Criticalities", ["Peter Wagemann", "Tobias Distler", "Heiko Janker", "Phillip Raffeck", "Volkmar Sieh"], "https://doi.org/10.1109/RTAS.2016.7461320", "rtas", 2016]], "Heiko Janker": [0, ["A Kernel for Energy-Neutral Real-Time Systems with Mixed Criticalities", ["Peter Wagemann", "Tobias Distler", "Heiko Janker", "Phillip Raffeck", "Volkmar Sieh"], "https://doi.org/10.1109/RTAS.2016.7461320", "rtas", 2016]], "Phillip Raffeck": [0, ["A Kernel for Energy-Neutral Real-Time Systems with Mixed Criticalities", ["Peter Wagemann", "Tobias Distler", "Heiko Janker", "Phillip Raffeck", "Volkmar Sieh"], "https://doi.org/10.1109/RTAS.2016.7461320", "rtas", 2016]], "Volkmar Sieh": [0, ["A Kernel for Energy-Neutral Real-Time Systems with Mixed Criticalities", ["Peter Wagemann", "Tobias Distler", "Heiko Janker", "Phillip Raffeck", "Volkmar Sieh"], "https://doi.org/10.1109/RTAS.2016.7461320", "rtas", 2016]], "Quentin Perret": [0, ["Temporal Isolation of Hard Real-Time Applications on Many-Core Processors", ["Quentin Perret", "Pascal Maurere", "Eric Noulard", "Claire Pagetti", "Pascal Sainrat", "Benoit Triquet"], "https://doi.org/10.1109/RTAS.2016.7461363", "rtas", 2016]], "Pascal Maurere": [0, ["Temporal Isolation of Hard Real-Time Applications on Many-Core Processors", ["Quentin Perret", "Pascal Maurere", "Eric Noulard", "Claire Pagetti", "Pascal Sainrat", "Benoit Triquet"], "https://doi.org/10.1109/RTAS.2016.7461363", "rtas", 2016]], "Eric Noulard": [0, ["Temporal Isolation of Hard Real-Time Applications on Many-Core Processors", ["Quentin Perret", "Pascal Maurere", "Eric Noulard", "Claire Pagetti", "Pascal Sainrat", "Benoit Triquet"], "https://doi.org/10.1109/RTAS.2016.7461363", "rtas", 2016]], "Claire Pagetti": [0, ["Temporal Isolation of Hard Real-Time Applications on Many-Core Processors", ["Quentin Perret", "Pascal Maurere", "Eric Noulard", "Claire Pagetti", "Pascal Sainrat", "Benoit Triquet"], "https://doi.org/10.1109/RTAS.2016.7461363", "rtas", 2016]], "Pascal Sainrat": [0, ["Temporal Isolation of Hard Real-Time Applications on Many-Core Processors", ["Quentin Perret", "Pascal Maurere", "Eric Noulard", "Claire Pagetti", "Pascal Sainrat", "Benoit Triquet"], "https://doi.org/10.1109/RTAS.2016.7461363", "rtas", 2016]], "Benoit Triquet": [0, ["Temporal Isolation of Hard Real-Time Applications on Many-Core Processors", ["Quentin Perret", "Pascal Maurere", "Eric Noulard", "Claire Pagetti", "Pascal Sainrat", "Benoit Triquet"], "https://doi.org/10.1109/RTAS.2016.7461363", "rtas", 2016]], "Julien Hennig": [0, ["Poster Abstract: Towards Parallelizing Legacy Embedded Control Software Using the LET Programming Paradigm", ["Julien Hennig", "Hermann von Hasseln", "Hassan Mohammad", "Stefan Resmerita", "Stefan Lukesch", "Andreas Naderlinger"], "https://doi.org/10.1109/RTAS.2016.7461355", "rtas", 2016]], "Hermann von Hasseln": [0, ["Poster Abstract: Towards Parallelizing Legacy Embedded Control Software Using the LET Programming Paradigm", ["Julien Hennig", "Hermann von Hasseln", "Hassan Mohammad", "Stefan Resmerita", "Stefan Lukesch", "Andreas Naderlinger"], "https://doi.org/10.1109/RTAS.2016.7461355", "rtas", 2016]], "Hassan Mohammad": [0, ["Poster Abstract: Towards Parallelizing Legacy Embedded Control Software Using the LET Programming Paradigm", ["Julien Hennig", "Hermann von Hasseln", "Hassan Mohammad", "Stefan Resmerita", "Stefan Lukesch", "Andreas Naderlinger"], "https://doi.org/10.1109/RTAS.2016.7461355", "rtas", 2016]], "Stefan Resmerita": [0, ["Poster Abstract: Towards Parallelizing Legacy Embedded Control Software Using the LET Programming Paradigm", ["Julien Hennig", "Hermann von Hasseln", "Hassan Mohammad", "Stefan Resmerita", "Stefan Lukesch", "Andreas Naderlinger"], "https://doi.org/10.1109/RTAS.2016.7461355", "rtas", 2016]], "Stefan Lukesch": [0, ["Poster Abstract: Towards Parallelizing Legacy Embedded Control Software Using the LET Programming Paradigm", ["Julien Hennig", "Hermann von Hasseln", "Hassan Mohammad", "Stefan Resmerita", "Stefan Lukesch", "Andreas Naderlinger"], "https://doi.org/10.1109/RTAS.2016.7461355", "rtas", 2016]], "Andreas Naderlinger": [0, ["Poster Abstract: Towards Parallelizing Legacy Embedded Control Software Using the LET Programming Paradigm", ["Julien Hennig", "Hermann von Hasseln", "Hassan Mohammad", "Stefan Resmerita", "Stefan Lukesch", "Andreas Naderlinger"], "https://doi.org/10.1109/RTAS.2016.7461355", "rtas", 2016]], "Hela Guesmi": [0, ["Poster Abstract: Towards Correct Transformation: From High-Level Models to Time-Triggered Implementations", ["Hela Guesmi", "Belgacem Ben Hedia", "Mathieu Jan", "Simon Bliudze", "Saddek Bensalem"], "https://doi.org/10.1109/RTAS.2016.7461354", "rtas", 2016]], "Belgacem Ben Hedia": [0, ["Poster Abstract: Towards Correct Transformation: From High-Level Models to Time-Triggered Implementations", ["Hela Guesmi", "Belgacem Ben Hedia", "Mathieu Jan", "Simon Bliudze", "Saddek Bensalem"], "https://doi.org/10.1109/RTAS.2016.7461354", "rtas", 2016]], "Mathieu Jan": [0, ["Poster Abstract: Towards Correct Transformation: From High-Level Models to Time-Triggered Implementations", ["Hela Guesmi", "Belgacem Ben Hedia", "Mathieu Jan", "Simon Bliudze", "Saddek Bensalem"], "https://doi.org/10.1109/RTAS.2016.7461354", "rtas", 2016], ["Poster Abstract: I/O Contention Aware Mapping of Multi-Criticalities Real-Time Applications over Many-Core Architectures", ["Laure Abdallah", "Mathieu Jan", "Jerome Ermont", "Christian Fraboul"], "https://doi.org/10.1109/RTAS.2016.7461348", "rtas", 2016]], "Simon Bliudze": [0, ["Poster Abstract: Towards Correct Transformation: From High-Level Models to Time-Triggered Implementations", ["Hela Guesmi", "Belgacem Ben Hedia", "Mathieu Jan", "Simon Bliudze", "Saddek Bensalem"], "https://doi.org/10.1109/RTAS.2016.7461354", "rtas", 2016]], "Saddek Bensalem": [0, ["Poster Abstract: Towards Correct Transformation: From High-Level Models to Time-Triggered Implementations", ["Hela Guesmi", "Belgacem Ben Hedia", "Mathieu Jan", "Simon Bliudze", "Saddek Bensalem"], "https://doi.org/10.1109/RTAS.2016.7461354", "rtas", 2016]], "Ankit Agrawal": [0, ["Poster Abstract: Slot-Level Time-Triggered Scheduling on COTS Multicore Platform with Resource Contentions", ["Ankit Agrawal", "Gerhard Fohler", "Jan Nowotsch", "Sascha Uhrig", "Michael Paulitsch"], "https://doi.org/10.1109/RTAS.2016.7461353", "rtas", 2016]], "Gerhard Fohler": [0, ["Poster Abstract: Slot-Level Time-Triggered Scheduling on COTS Multicore Platform with Resource Contentions", ["Ankit Agrawal", "Gerhard Fohler", "Jan Nowotsch", "Sascha Uhrig", "Michael Paulitsch"], "https://doi.org/10.1109/RTAS.2016.7461353", "rtas", 2016]], "Jan Nowotsch": [0, ["Poster Abstract: Slot-Level Time-Triggered Scheduling on COTS Multicore Platform with Resource Contentions", ["Ankit Agrawal", "Gerhard Fohler", "Jan Nowotsch", "Sascha Uhrig", "Michael Paulitsch"], "https://doi.org/10.1109/RTAS.2016.7461353", "rtas", 2016]], "Sascha Uhrig": [0, ["Poster Abstract: Slot-Level Time-Triggered Scheduling on COTS Multicore Platform with Resource Contentions", ["Ankit Agrawal", "Gerhard Fohler", "Jan Nowotsch", "Sascha Uhrig", "Michael Paulitsch"], "https://doi.org/10.1109/RTAS.2016.7461353", "rtas", 2016]], "Michael Paulitsch": [0, ["Poster Abstract: Slot-Level Time-Triggered Scheduling on COTS Multicore Platform with Resource Contentions", ["Ankit Agrawal", "Gerhard Fohler", "Jan Nowotsch", "Sascha Uhrig", "Michael Paulitsch"], "https://doi.org/10.1109/RTAS.2016.7461353", "rtas", 2016]], "Corey Tessler": [0, ["Poster Abstract: Scheduling Multi-Threaded Tasks to Reduce Intra-Task Cache Contention", ["Corey Tessler", "Nathan Fisher"], "https://doi.org/10.1109/RTAS.2016.7461352", "rtas", 2016]], "Nathan Fisher": [0, ["Poster Abstract: Scheduling Multi-Threaded Tasks to Reduce Intra-Task Cache Contention", ["Corey Tessler", "Nathan Fisher"], "https://doi.org/10.1109/RTAS.2016.7461352", "rtas", 2016]], "Laure Abdallah": [0, ["Poster Abstract: I/O Contention Aware Mapping of Multi-Criticalities Real-Time Applications over Many-Core Architectures", ["Laure Abdallah", "Mathieu Jan", "Jerome Ermont", "Christian Fraboul"], "https://doi.org/10.1109/RTAS.2016.7461348", "rtas", 2016]], "Jerome Ermont": [0, ["Poster Abstract: I/O Contention Aware Mapping of Multi-Criticalities Real-Time Applications over Many-Core Architectures", ["Laure Abdallah", "Mathieu Jan", "Jerome Ermont", "Christian Fraboul"], "https://doi.org/10.1109/RTAS.2016.7461348", "rtas", 2016]], "Christian Fraboul": [0, ["Poster Abstract: I/O Contention Aware Mapping of Multi-Criticalities Real-Time Applications over Many-Core Architectures", ["Laure Abdallah", "Mathieu Jan", "Jerome Ermont", "Christian Fraboul"], "https://doi.org/10.1109/RTAS.2016.7461348", "rtas", 2016]], "Xingliang Zou": [0, ["Poster Abstract: Memory-Aware Response Time Analysis for P-FRP Tasks", ["Xingliang Zou", "Albert M. K. Cheng"], "https://doi.org/10.1109/RTAS.2016.7461349", "rtas", 2016], ["Poster Abstract: Using Linked List in Exact Schedulability Tests for Fixed Priority Scheduling", ["Jiaming Lv", "Yu Jiang", "Xingliang Zou", "Albert M. K. Cheng"], "https://doi.org/10.1109/RTAS.2016.7461357", "rtas", 2016]], "Albert M. K. Cheng": [0, ["Poster Abstract: Memory-Aware Response Time Analysis for P-FRP Tasks", ["Xingliang Zou", "Albert M. K. Cheng"], "https://doi.org/10.1109/RTAS.2016.7461349", "rtas", 2016], ["Poster Abstract: Preliminary Performance Evaluation of HEF Scheduling Algorithm", ["Carlos A. Rincon C.", "Albert M. K. Cheng"], "https://doi.org/10.1109/RTAS.2016.7461351", "rtas", 2016], ["Poster Abstract: Using Linked List in Exact Schedulability Tests for Fixed Priority Scheduling", ["Jiaming Lv", "Yu Jiang", "Xingliang Zou", "Albert M. K. Cheng"], "https://doi.org/10.1109/RTAS.2016.7461357", "rtas", 2016], ["Poster Abstract: Online Semi-Partitioned Multiprocessor Scheduling of Soft Real-Time Periodic Tasks for QoS Optimization", ["Behnaz Sanati", "Albert M. K. Cheng"], "https://doi.org/10.1109/RTAS.2016.7461350", "rtas", 2016]], "Syed Aftab Rashid": [0, ["Poster Abstract: Cache Persistence Aware Response Time Analysis for Fixed Priority Preemptive Systems", ["Syed Aftab Rashid", "Geoffrey Nelissen", "Eduardo Tovar"], "https://doi.org/10.1109/RTAS.2016.7461347", "rtas", 2016]], "Geoffrey Nelissen": [0, ["Poster Abstract: Cache Persistence Aware Response Time Analysis for Fixed Priority Preemptive Systems", ["Syed Aftab Rashid", "Geoffrey Nelissen", "Eduardo Tovar"], "https://doi.org/10.1109/RTAS.2016.7461347", "rtas", 2016], ["Demo Abstract: Run-Time Monitoring Environments for Real-Time and Safety Critical Systems", ["Geoffrey Nelissen", "Humberto Carvalho", "David Pereira", "Eduardo Tovar"], "https://doi.org/10.1109/RTAS.2016.7461333", "rtas", 2016]], "Eduardo Tovar": [0, ["Poster Abstract: Cache Persistence Aware Response Time Analysis for Fixed Priority Preemptive Systems", ["Syed Aftab Rashid", "Geoffrey Nelissen", "Eduardo Tovar"], "https://doi.org/10.1109/RTAS.2016.7461347", "rtas", 2016], ["Poster Abstract: Towards Worst-Case Bounds Analysis of the IEEE 802.15.4e", ["Harrison Kurunathan", "Ricardo Severino", "Anis Koubaa", "Eduardo Tovar"], "https://doi.org/10.1109/RTAS.2016.7461356", "rtas", 2016], ["Demo Abstract: Run-Time Monitoring Environments for Real-Time and Safety Critical Systems", ["Geoffrey Nelissen", "Humberto Carvalho", "David Pereira", "Eduardo Tovar"], "https://doi.org/10.1109/RTAS.2016.7461333", "rtas", 2016]], "Sakthivel Manikandan Sundharam": [0, ["Poster Abstract: An Optimizing Framework for Real-Time Scheduling", ["Sakthivel Manikandan Sundharam", "Sebastian Altmeyer", "Nicolas Navet"], "https://doi.org/10.1109/RTAS.2016.7461346", "rtas", 2016], ["Demo Abstract: Applications of the CPAL Language to Model, Simulate and Program Cyber-Physical Systems", ["Loic Fejoz", "Nicolas Navet", "Sakthivel Manikandan Sundharam", "Sebastian Altmeyer"], "https://doi.org/10.1109/RTAS.2016.7461329", "rtas", 2016]], "Sebastian Altmeyer": [0, ["Poster Abstract: An Optimizing Framework for Real-Time Scheduling", ["Sakthivel Manikandan Sundharam", "Sebastian Altmeyer", "Nicolas Navet"], "https://doi.org/10.1109/RTAS.2016.7461346", "rtas", 2016], ["Demo Abstract: Applications of the CPAL Language to Model, Simulate and Program Cyber-Physical Systems", ["Loic Fejoz", "Nicolas Navet", "Sakthivel Manikandan Sundharam", "Sebastian Altmeyer"], "https://doi.org/10.1109/RTAS.2016.7461329", "rtas", 2016]], "Nicolas Navet": [0, ["Poster Abstract: An Optimizing Framework for Real-Time Scheduling", ["Sakthivel Manikandan Sundharam", "Sebastian Altmeyer", "Nicolas Navet"], "https://doi.org/10.1109/RTAS.2016.7461346", "rtas", 2016], ["Demo Abstract: Applications of the CPAL Language to Model, Simulate and Program Cyber-Physical Systems", ["Loic Fejoz", "Nicolas Navet", "Sakthivel Manikandan Sundharam", "Sebastian Altmeyer"], "https://doi.org/10.1109/RTAS.2016.7461329", "rtas", 2016]], "Carlos A. Rincon C.": [0, ["Poster Abstract: Preliminary Performance Evaluation of HEF Scheduling Algorithm", ["Carlos A. Rincon C.", "Albert M. K. Cheng"], "https://doi.org/10.1109/RTAS.2016.7461351", "rtas", 2016]], "Jiaming Lv": [0, ["Poster Abstract: Using Linked List in Exact Schedulability Tests for Fixed Priority Scheduling", ["Jiaming Lv", "Yu Jiang", "Xingliang Zou", "Albert M. K. Cheng"], "https://doi.org/10.1109/RTAS.2016.7461357", "rtas", 2016]], "Yu Jiang": [0, ["Poster Abstract: Using Linked List in Exact Schedulability Tests for Fixed Priority Scheduling", ["Jiaming Lv", "Yu Jiang", "Xingliang Zou", "Albert M. K. Cheng"], "https://doi.org/10.1109/RTAS.2016.7461357", "rtas", 2016], ["From Stateflow Simulation to Verified Implementation: A Verification Approach and A Real-Time Train Controller Design", ["Yu Jiang", "Yixiao Yang", "Han Liu", "Hui Kong", "Ming Gu", "Jia-Guang Sun", "Lui Sha"], "https://doi.org/10.1109/RTAS.2016.7461337", "rtas", 2016]], "Behnaz Sanati": [0, ["Poster Abstract: Online Semi-Partitioned Multiprocessor Scheduling of Soft Real-Time Periodic Tasks for QoS Optimization", ["Behnaz Sanati", "Albert M. K. Cheng"], "https://doi.org/10.1109/RTAS.2016.7461350", "rtas", 2016]], "Harrison Kurunathan": [0, ["Poster Abstract: Towards Worst-Case Bounds Analysis of the IEEE 802.15.4e", ["Harrison Kurunathan", "Ricardo Severino", "Anis Koubaa", "Eduardo Tovar"], "https://doi.org/10.1109/RTAS.2016.7461356", "rtas", 2016]], "Ricardo Severino": [0, ["Poster Abstract: Towards Worst-Case Bounds Analysis of the IEEE 802.15.4e", ["Harrison Kurunathan", "Ricardo Severino", "Anis Koubaa", "Eduardo Tovar"], "https://doi.org/10.1109/RTAS.2016.7461356", "rtas", 2016]], "Anis Koubaa": [0, ["Poster Abstract: Towards Worst-Case Bounds Analysis of the IEEE 802.15.4e", ["Harrison Kurunathan", "Ricardo Severino", "Anis Koubaa", "Eduardo Tovar"], "https://doi.org/10.1109/RTAS.2016.7461356", "rtas", 2016]], "Rafik Henia": [0, ["Demo Abstract: TEMPO: Integrating Scheduling Analysis in the Industrial Design Practices", ["Rafik Henia", "Laurent Rioux", "Nicolas Sordon"], "https://doi.org/10.1109/RTAS.2016.7461334", "rtas", 2016]], "Laurent Rioux": [0, ["Demo Abstract: TEMPO: Integrating Scheduling Analysis in the Industrial Design Practices", ["Rafik Henia", "Laurent Rioux", "Nicolas Sordon"], "https://doi.org/10.1109/RTAS.2016.7461334", "rtas", 2016]], "Nicolas Sordon": [0, ["Demo Abstract: TEMPO: Integrating Scheduling Analysis in the Industrial Design Practices", ["Rafik Henia", "Laurent Rioux", "Nicolas Sordon"], "https://doi.org/10.1109/RTAS.2016.7461334", "rtas", 2016]], "Loic Fejoz": [0, ["Demo Abstract: Applications of the CPAL Language to Model, Simulate and Program Cyber-Physical Systems", ["Loic Fejoz", "Nicolas Navet", "Sakthivel Manikandan Sundharam", "Sebastian Altmeyer"], "https://doi.org/10.1109/RTAS.2016.7461329", "rtas", 2016]], "Arne Hamann": [0, ["Demo Abstract: Demonstration of the FMTV 2016 Timing Verification Challenge", ["Arne Hamann", "Dirk Ziegenbein", "Simon Kramer", "Martin Lukasiewycz"], "https://doi.org/10.1109/RTAS.2016.7461330", "rtas", 2016]], "Dirk Ziegenbein": [0, ["Demo Abstract: Demonstration of the FMTV 2016 Timing Verification Challenge", ["Arne Hamann", "Dirk Ziegenbein", "Simon Kramer", "Martin Lukasiewycz"], "https://doi.org/10.1109/RTAS.2016.7461330", "rtas", 2016]], "Simon Kramer": [0, ["Demo Abstract: Demonstration of the FMTV 2016 Timing Verification Challenge", ["Arne Hamann", "Dirk Ziegenbein", "Simon Kramer", "Martin Lukasiewycz"], "https://doi.org/10.1109/RTAS.2016.7461330", "rtas", 2016]], "Martin Lukasiewycz": [0, ["Demo Abstract: Demonstration of the FMTV 2016 Timing Verification Challenge", ["Arne Hamann", "Dirk Ziegenbein", "Simon Kramer", "Martin Lukasiewycz"], "https://doi.org/10.1109/RTAS.2016.7461330", "rtas", 2016]], "Johannes Schlatow": [0, ["Demo Abstract: Response-Time Analysis for Task Chains in Communicating Threads with pyCPA", ["Johannes Schlatow", "Jonas Peeck", "Rolf Ernst"], "https://doi.org/10.1109/RTAS.2016.7461332", "rtas", 2016], ["Response-Time Analysis for Task Chains in Communicating Threads", ["Johannes Schlatow", "Rolf Ernst"], "https://doi.org/10.1109/RTAS.2016.7461359", "rtas", 2016]], "Jonas Peeck": [0, ["Demo Abstract: Response-Time Analysis for Task Chains in Communicating Threads with pyCPA", ["Johannes Schlatow", "Jonas Peeck", "Rolf Ernst"], "https://doi.org/10.1109/RTAS.2016.7461332", "rtas", 2016]], "Rolf Ernst": [0, ["Demo Abstract: Response-Time Analysis for Task Chains in Communicating Threads with pyCPA", ["Johannes Schlatow", "Jonas Peeck", "Rolf Ernst"], "https://doi.org/10.1109/RTAS.2016.7461332", "rtas", 2016], ["Response-Time Analysis for Task Chains in Communicating Threads", ["Johannes Schlatow", "Rolf Ernst"], "https://doi.org/10.1109/RTAS.2016.7461359", "rtas", 2016]], "Humberto Carvalho": [0, ["Demo Abstract: Run-Time Monitoring Environments for Real-Time and Safety Critical Systems", ["Geoffrey Nelissen", "Humberto Carvalho", "David Pereira", "Eduardo Tovar"], "https://doi.org/10.1109/RTAS.2016.7461333", "rtas", 2016]], "David Pereira": [0, ["Demo Abstract: Run-Time Monitoring Environments for Real-Time and Safety Critical Systems", ["Geoffrey Nelissen", "Humberto Carvalho", "David Pereira", "Eduardo Tovar"], "https://doi.org/10.1109/RTAS.2016.7461333", "rtas", 2016]], "Adam Lackorzynski": [0, ["Demo Abstract: Timing Aware Hardware Virtualization on the L4Re Microkernel Systems", ["Adam Lackorzynski", "Alexander Warg"], "https://doi.org/10.1109/RTAS.2016.7461335", "rtas", 2016]], "Alexander Warg": [0, ["Demo Abstract: Timing Aware Hardware Virtualization on the L4Re Microkernel Systems", ["Adam Lackorzynski", "Alexander Warg"], "https://doi.org/10.1109/RTAS.2016.7461335", "rtas", 2016]], "Nitin Shivaraman": [0, ["Demo Abstract: Predictable SoC Architecture Based on COTS Multi-Core", ["Nitin Shivaraman", "Sriram Vasudevan", "Arvind Easwaran"], "https://doi.org/10.1109/RTAS.2016.7461331", "rtas", 2016]], "Sriram Vasudevan": [0, ["Demo Abstract: Predictable SoC Architecture Based on COTS Multi-Core", ["Nitin Shivaraman", "Sriram Vasudevan", "Arvind Easwaran"], "https://doi.org/10.1109/RTAS.2016.7461331", "rtas", 2016]], "Arvind Easwaran": [0, ["Demo Abstract: Predictable SoC Architecture Based on COTS Multi-Core", ["Nitin Shivaraman", "Sriram Vasudevan", "Arvind Easwaran"], "https://doi.org/10.1109/RTAS.2016.7461331", "rtas", 2016]], "Gaetano Patti": [0, ["Demo Abstract: A Real-Time Low Datarate Protocol for Cooperative Mobile Robot Teams", ["Gaetano Patti", "Giovanni Muscato", "Nunzio Abbate", "Lucia Lo Bello"], "https://doi.org/10.1109/RTAS.2016.7461328", "rtas", 2016]], "Giovanni Muscato": [0, ["Demo Abstract: A Real-Time Low Datarate Protocol for Cooperative Mobile Robot Teams", ["Gaetano Patti", "Giovanni Muscato", "Nunzio Abbate", "Lucia Lo Bello"], "https://doi.org/10.1109/RTAS.2016.7461328", "rtas", 2016]], "Nunzio Abbate": [0, ["Demo Abstract: A Real-Time Low Datarate Protocol for Cooperative Mobile Robot Teams", ["Gaetano Patti", "Giovanni Muscato", "Nunzio Abbate", "Lucia Lo Bello"], "https://doi.org/10.1109/RTAS.2016.7461328", "rtas", 2016]], "Lucia Lo Bello": [0, ["Demo Abstract: A Real-Time Low Datarate Protocol for Cooperative Mobile Robot Teams", ["Gaetano Patti", "Giovanni Muscato", "Nunzio Abbate", "Lucia Lo Bello"], "https://doi.org/10.1109/RTAS.2016.7461328", "rtas", 2016]], "Mohamed Hassan": [0, ["Criticality- and Requirement-Aware Bus Arbitration for Multi-Core Mixed Criticality Systems", ["Mohamed Hassan", "Hiren D. Patel"], "https://doi.org/10.1109/RTAS.2016.7461327", "rtas", 2016]], "Hiren D. Patel": [0, ["Criticality- and Requirement-Aware Bus Arbitration for Multi-Core Mixed Criticality Systems", ["Mohamed Hassan", "Hiren D. Patel"], "https://doi.org/10.1109/RTAS.2016.7461327", "rtas", 2016], ["Buffer Space Allocation for Real-Time Priority-Aware Networks", ["Hany Kashif", "Hiren D. Patel"], "https://doi.org/10.1109/RTAS.2016.7461324", "rtas", 2016]], "Yonghui Li": [0, ["Modeling and Verification of Dynamic Command Scheduling for Real-Time Memory Controllers", ["Yonghui Li", "Benny Akesson", "Kai Lampka", "Kees Goossens"], "https://doi.org/10.1109/RTAS.2016.7461341", "rtas", 2016]], "Benny Akesson": [0, ["Modeling and Verification of Dynamic Command Scheduling for Real-Time Memory Controllers", ["Yonghui Li", "Benny Akesson", "Kai Lampka", "Kees Goossens"], "https://doi.org/10.1109/RTAS.2016.7461341", "rtas", 2016]], "Kai Lampka": [0, ["Modeling and Verification of Dynamic Command Scheduling for Real-Time Memory Controllers", ["Yonghui Li", "Benny Akesson", "Kai Lampka", "Kees Goossens"], "https://doi.org/10.1109/RTAS.2016.7461341", "rtas", 2016]], "Kees Goossens": [0, ["Modeling and Verification of Dynamic Command Scheduling for Real-Time Memory Controllers", ["Yonghui Li", "Benny Akesson", "Kai Lampka", "Kees Goossens"], "https://doi.org/10.1109/RTAS.2016.7461341", "rtas", 2016]], "Heechul Yun": [0.9999721050262451, ["Memory Servers for Multicore Systems", ["Rodolfo Pellizzoni", "Heechul Yun"], "https://doi.org/10.1109/RTAS.2016.7461339", "rtas", 2016], ["Taming Non-Blocking Caches to Improve Isolation in Multicore Real-Time Systems", ["Prathap Kumar Valsan", "Heechul Yun", "Farzad Farshchi"], "https://doi.org/10.1109/RTAS.2016.7461361", "rtas", 2016]], "Man-Ki Yoon": [0.2964390143752098, ["TaskShuffler: A Schedule Randomization Protocol for Obfuscation against Timing Inference Attacks in Real-Time Systems", ["Man-Ki Yoon", "Sibin Mohan", "Chien-Ying Chen", "Lui Sha"], "https://doi.org/10.1109/RTAS.2016.7461362", "rtas", 2016]], "Sibin Mohan": [0, ["TaskShuffler: A Schedule Randomization Protocol for Obfuscation against Timing Inference Attacks in Real-Time Systems", ["Man-Ki Yoon", "Sibin Mohan", "Chien-Ying Chen", "Lui Sha"], "https://doi.org/10.1109/RTAS.2016.7461362", "rtas", 2016]], "Chien-Ying Chen": [0, ["TaskShuffler: A Schedule Randomization Protocol for Obfuscation against Timing Inference Attacks in Real-Time Systems", ["Man-Ki Yoon", "Sibin Mohan", "Chien-Ying Chen", "Lui Sha"], "https://doi.org/10.1109/RTAS.2016.7461362", "rtas", 2016]], "Lui Sha": [0, ["TaskShuffler: A Schedule Randomization Protocol for Obfuscation against Timing Inference Attacks in Real-Time Systems", ["Man-Ki Yoon", "Sibin Mohan", "Chien-Ying Chen", "Lui Sha"], "https://doi.org/10.1109/RTAS.2016.7461362", "rtas", 2016], ["From Stateflow Simulation to Verified Implementation: A Verification Approach and A Real-Time Train Controller Design", ["Yu Jiang", "Yixiao Yang", "Han Liu", "Hui Kong", "Ming Gu", "Jia-Guang Sun", "Lui Sha"], "https://doi.org/10.1109/RTAS.2016.7461337", "rtas", 2016]], "Meng Xu": [0, ["Analysis and Implementation of GlEnergy Saving for Mixed-Criticalityobal Preemptive Fixed-Priority Scheduling with Dynamic Cache Allocation", ["Meng Xu", "Linh Thi Xuan Phan", "Hyon-Young Choi", "Insup Lee"], "https://doi.org/10.1109/RTAS.2016.7461322", "rtas", 2016]], "Linh Thi Xuan Phan": [0, ["Analysis and Implementation of GlEnergy Saving for Mixed-Criticalityobal Preemptive Fixed-Priority Scheduling with Dynamic Cache Allocation", ["Meng Xu", "Linh Thi Xuan Phan", "Hyon-Young Choi", "Insup Lee"], "https://doi.org/10.1109/RTAS.2016.7461322", "rtas", 2016]], "Hyon-Young Choi": [0.9999944567680359, ["Analysis and Implementation of GlEnergy Saving for Mixed-Criticalityobal Preemptive Fixed-Priority Scheduling with Dynamic Cache Allocation", ["Meng Xu", "Linh Thi Xuan Phan", "Hyon-Young Choi", "Insup Lee"], "https://doi.org/10.1109/RTAS.2016.7461322", "rtas", 2016]], "Insup Lee": [0.970698207616806, ["Analysis and Implementation of GlEnergy Saving for Mixed-Criticalityobal Preemptive Fixed-Priority Scheduling with Dynamic Cache Allocation", ["Meng Xu", "Linh Thi Xuan Phan", "Hyon-Young Choi", "Insup Lee"], "https://doi.org/10.1109/RTAS.2016.7461322", "rtas", 2016]], "Sujay Narayana": [0, ["Exploring Energy Saving for Mixed-Criticality Systems on Multi-Cores", ["Sujay Narayana", "Pengcheng Huang", "Georgia Giannopoulou", "Lothar Thiele", "R. Venkatesha Prasad"], "https://doi.org/10.1109/RTAS.2016.7461336", "rtas", 2016]], "Pengcheng Huang": [0, ["Exploring Energy Saving for Mixed-Criticality Systems on Multi-Cores", ["Sujay Narayana", "Pengcheng Huang", "Georgia Giannopoulou", "Lothar Thiele", "R. Venkatesha Prasad"], "https://doi.org/10.1109/RTAS.2016.7461336", "rtas", 2016]], "Georgia Giannopoulou": [0, ["Exploring Energy Saving for Mixed-Criticality Systems on Multi-Cores", ["Sujay Narayana", "Pengcheng Huang", "Georgia Giannopoulou", "Lothar Thiele", "R. Venkatesha Prasad"], "https://doi.org/10.1109/RTAS.2016.7461336", "rtas", 2016]], "Lothar Thiele": [0, ["Exploring Energy Saving for Mixed-Criticality Systems on Multi-Cores", ["Sujay Narayana", "Pengcheng Huang", "Georgia Giannopoulou", "Lothar Thiele", "R. Venkatesha Prasad"], "https://doi.org/10.1109/RTAS.2016.7461336", "rtas", 2016]], "R. Venkatesha Prasad": [0, ["Exploring Energy Saving for Mixed-Criticality Systems on Multi-Cores", ["Sujay Narayana", "Pengcheng Huang", "Georgia Giannopoulou", "Lothar Thiele", "R. Venkatesha Prasad"], "https://doi.org/10.1109/RTAS.2016.7461336", "rtas", 2016]], "Namhoon Kim": [0.9428297430276871, ["Attacking the One-Out-Of-m Multicore Problem by Combining Hardware Management with Mixed-Criticality Provisioning", ["Namhoon Kim", "Bryan C. Ward", "Micaiah Chisholm", "Cheng-Yang Fu", "James H. Anderson", "F. Donelson Smith"], "https://doi.org/10.1109/RTAS.2016.7461323", "rtas", 2016]], "Bryan C. Ward": [0, ["Attacking the One-Out-Of-m Multicore Problem by Combining Hardware Management with Mixed-Criticality Provisioning", ["Namhoon Kim", "Bryan C. Ward", "Micaiah Chisholm", "Cheng-Yang Fu", "James H. Anderson", "F. Donelson Smith"], "https://doi.org/10.1109/RTAS.2016.7461323", "rtas", 2016]], "Micaiah Chisholm": [0, ["Attacking the One-Out-Of-m Multicore Problem by Combining Hardware Management with Mixed-Criticality Provisioning", ["Namhoon Kim", "Bryan C. Ward", "Micaiah Chisholm", "Cheng-Yang Fu", "James H. Anderson", "F. Donelson Smith"], "https://doi.org/10.1109/RTAS.2016.7461323", "rtas", 2016]], "Cheng-Yang Fu": [0, ["Attacking the One-Out-Of-m Multicore Problem by Combining Hardware Management with Mixed-Criticality Provisioning", ["Namhoon Kim", "Bryan C. Ward", "Micaiah Chisholm", "Cheng-Yang Fu", "James H. Anderson", "F. Donelson Smith"], "https://doi.org/10.1109/RTAS.2016.7461323", "rtas", 2016]], "James H. Anderson": [0, ["Attacking the One-Out-Of-m Multicore Problem by Combining Hardware Management with Mixed-Criticality Provisioning", ["Namhoon Kim", "Bryan C. Ward", "Micaiah Chisholm", "Cheng-Yang Fu", "James H. Anderson", "F. Donelson Smith"], "https://doi.org/10.1109/RTAS.2016.7461323", "rtas", 2016]], "F. Donelson Smith": [0, ["Attacking the One-Out-Of-m Multicore Problem by Combining Hardware Management with Mixed-Criticality Provisioning", ["Namhoon Kim", "Bryan C. Ward", "Micaiah Chisholm", "Cheng-Yang Fu", "James H. Anderson", "F. Donelson Smith"], "https://doi.org/10.1109/RTAS.2016.7461323", "rtas", 2016]], "Prathap Kumar Valsan": [0, ["Taming Non-Blocking Caches to Improve Isolation in Multicore Real-Time Systems", ["Prathap Kumar Valsan", "Heechul Yun", "Farzad Farshchi"], "https://doi.org/10.1109/RTAS.2016.7461361", "rtas", 2016]], "Farzad Farshchi": [0, ["Taming Non-Blocking Caches to Improve Isolation in Multicore Real-Time Systems", ["Prathap Kumar Valsan", "Heechul Yun", "Farzad Farshchi"], "https://doi.org/10.1109/RTAS.2016.7461361", "rtas", 2016]], "Jing Li": [0, ["Mixed-Criticality Federated Scheduling for Parallel Real-Time Tasks", ["Jing Li", "David Ferry", "Shaurya Ahuja", "Kunal Agrawal", "Christopher D. Gill", "Chenyang Lu"], "https://doi.org/10.1109/RTAS.2016.7461340", "rtas", 2016]], "David Ferry": [0, ["Mixed-Criticality Federated Scheduling for Parallel Real-Time Tasks", ["Jing Li", "David Ferry", "Shaurya Ahuja", "Kunal Agrawal", "Christopher D. Gill", "Chenyang Lu"], "https://doi.org/10.1109/RTAS.2016.7461340", "rtas", 2016]], "Shaurya Ahuja": [0, ["Mixed-Criticality Federated Scheduling for Parallel Real-Time Tasks", ["Jing Li", "David Ferry", "Shaurya Ahuja", "Kunal Agrawal", "Christopher D. Gill", "Chenyang Lu"], "https://doi.org/10.1109/RTAS.2016.7461340", "rtas", 2016]], "Kunal Agrawal": [0, ["Mixed-Criticality Federated Scheduling for Parallel Real-Time Tasks", ["Jing Li", "David Ferry", "Shaurya Ahuja", "Kunal Agrawal", "Christopher D. Gill", "Chenyang Lu"], "https://doi.org/10.1109/RTAS.2016.7461340", "rtas", 2016]], "Christopher D. Gill": [0, ["Mixed-Criticality Federated Scheduling for Parallel Real-Time Tasks", ["Jing Li", "David Ferry", "Shaurya Ahuja", "Kunal Agrawal", "Christopher D. Gill", "Chenyang Lu"], "https://doi.org/10.1109/RTAS.2016.7461340", "rtas", 2016]], "Chenyang Lu": [0, ["Mixed-Criticality Federated Scheduling for Parallel Real-Time Tasks", ["Jing Li", "David Ferry", "Shaurya Ahuja", "Kunal Agrawal", "Christopher D. Gill", "Chenyang Lu"], "https://doi.org/10.1109/RTAS.2016.7461340", "rtas", 2016]], "Thomas Sewell": [0, ["Complete, High-Assurance Determination of Loop Bounds and Infeasible Paths for WCET Analysis", ["Thomas Sewell", "Felix Kam", "Gernot Heiser"], "https://doi.org/10.1109/RTAS.2016.7461326", "rtas", 2016]], "Felix Kam": [0, ["Complete, High-Assurance Determination of Loop Bounds and Infeasible Paths for WCET Analysis", ["Thomas Sewell", "Felix Kam", "Gernot Heiser"], "https://doi.org/10.1109/RTAS.2016.7461326", "rtas", 2016]], "Gernot Heiser": [0, ["Complete, High-Assurance Determination of Loop Bounds and Infeasible Paths for WCET Analysis", ["Thomas Sewell", "Felix Kam", "Gernot Heiser"], "https://doi.org/10.1109/RTAS.2016.7461326", "rtas", 2016]], "Adnan Bouakaz": [0, ["Symbolic Buffer Sizing for Throughput-Optimal Scheduling of Dataflow Graphs", ["Adnan Bouakaz", "Pascal Fradet", "Alain Girault"], "https://doi.org/10.1109/RTAS.2016.7461360", "rtas", 2016]], "Pascal Fradet": [0, ["Symbolic Buffer Sizing for Throughput-Optimal Scheduling of Dataflow Graphs", ["Adnan Bouakaz", "Pascal Fradet", "Alain Girault"], "https://doi.org/10.1109/RTAS.2016.7461360", "rtas", 2016]], "Alain Girault": [0, ["Symbolic Buffer Sizing for Throughput-Optimal Scheduling of Dataflow Graphs", ["Adnan Bouakaz", "Pascal Fradet", "Alain Girault"], "https://doi.org/10.1109/RTAS.2016.7461360", "rtas", 2016]], "Enagnon Cedric Klikpo": [0, ["Modeling Multi-Periodic Simulink Systems by Synchronous Dataflow Graphs", ["Enagnon Cedric Klikpo", "Jad Khatib", "Alix Munier Kordon"], "https://doi.org/10.1109/RTAS.2016.7461343", "rtas", 2016]], "Jad Khatib": [0, ["Modeling Multi-Periodic Simulink Systems by Synchronous Dataflow Graphs", ["Enagnon Cedric Klikpo", "Jad Khatib", "Alix Munier Kordon"], "https://doi.org/10.1109/RTAS.2016.7461343", "rtas", 2016]], "Alix Munier Kordon": [0, ["Modeling Multi-Periodic Simulink Systems by Synchronous Dataflow Graphs", ["Enagnon Cedric Klikpo", "Jad Khatib", "Alix Munier Kordon"], "https://doi.org/10.1109/RTAS.2016.7461343", "rtas", 2016]], "Philip S. Kurtin": [0, ["Combining Offsets with Precedence Constraints to Improve Temporal Analysis of Cyclic Real-Time Streaming Applications", ["Philip S. Kurtin", "Joost P. H. M. Hausmans", "Marco Jan Gerrit Bekooij"], "https://doi.org/10.1109/RTAS.2016.7461325", "rtas", 2016]], "Joost P. H. M. Hausmans": [0, ["Combining Offsets with Precedence Constraints to Improve Temporal Analysis of Cyclic Real-Time Streaming Applications", ["Philip S. Kurtin", "Joost P. H. M. Hausmans", "Marco Jan Gerrit Bekooij"], "https://doi.org/10.1109/RTAS.2016.7461325", "rtas", 2016]], "Marco Jan Gerrit Bekooij": [0, ["Combining Offsets with Precedence Constraints to Improve Temporal Analysis of Cyclic Real-Time Streaming Applications", ["Philip S. Kurtin", "Joost P. H. M. Hausmans", "Marco Jan Gerrit Bekooij"], "https://doi.org/10.1109/RTAS.2016.7461325", "rtas", 2016]], "Yixiao Yang": [2.339940121141382e-14, ["From Stateflow Simulation to Verified Implementation: A Verification Approach and A Real-Time Train Controller Design", ["Yu Jiang", "Yixiao Yang", "Han Liu", "Hui Kong", "Ming Gu", "Jia-Guang Sun", "Lui Sha"], "https://doi.org/10.1109/RTAS.2016.7461337", "rtas", 2016]], "Han Liu": [0, ["From Stateflow Simulation to Verified Implementation: A Verification Approach and A Real-Time Train Controller Design", ["Yu Jiang", "Yixiao Yang", "Han Liu", "Hui Kong", "Ming Gu", "Jia-Guang Sun", "Lui Sha"], "https://doi.org/10.1109/RTAS.2016.7461337", "rtas", 2016]], "Hui Kong": [0.3193841949105263, ["From Stateflow Simulation to Verified Implementation: A Verification Approach and A Real-Time Train Controller Design", ["Yu Jiang", "Yixiao Yang", "Han Liu", "Hui Kong", "Ming Gu", "Jia-Guang Sun", "Lui Sha"], "https://doi.org/10.1109/RTAS.2016.7461337", "rtas", 2016]], "Ming Gu": [0.00607844372279942, ["From Stateflow Simulation to Verified Implementation: A Verification Approach and A Real-Time Train Controller Design", ["Yu Jiang", "Yixiao Yang", "Han Liu", "Hui Kong", "Ming Gu", "Jia-Guang Sun", "Lui Sha"], "https://doi.org/10.1109/RTAS.2016.7461337", "rtas", 2016]], "Jia-Guang Sun": [2.6582410939113288e-08, ["From Stateflow Simulation to Verified Implementation: A Verification Approach and A Real-Time Train Controller Design", ["Yu Jiang", "Yixiao Yang", "Han Liu", "Hui Kong", "Ming Gu", "Jia-Guang Sun", "Lui Sha"], "https://doi.org/10.1109/RTAS.2016.7461337", "rtas", 2016]], "Hany Kashif": [0, ["Buffer Space Allocation for Real-Time Priority-Aware Networks", ["Hany Kashif", "Hiren D. Patel"], "https://doi.org/10.1109/RTAS.2016.7461324", "rtas", 2016]], "Milos Panic": [0, ["Modeling High-Performance Wormhole NoCs for Critical Real-Time Embedded Systems", ["Milos Panic", "Carles Hernandez", "Eduardo Quinones", "Jaume Abella", "Francisco J. Cazorla"], "https://doi.org/10.1109/RTAS.2016.7461342", "rtas", 2016]], "Carles Hernandez": [0, ["Modeling High-Performance Wormhole NoCs for Critical Real-Time Embedded Systems", ["Milos Panic", "Carles Hernandez", "Eduardo Quinones", "Jaume Abella", "Francisco J. Cazorla"], "https://doi.org/10.1109/RTAS.2016.7461342", "rtas", 2016]], "Eduardo Quinones": [0, ["Modeling High-Performance Wormhole NoCs for Critical Real-Time Embedded Systems", ["Milos Panic", "Carles Hernandez", "Eduardo Quinones", "Jaume Abella", "Francisco J. Cazorla"], "https://doi.org/10.1109/RTAS.2016.7461342", "rtas", 2016]], "Jaume Abella": [0, ["Modeling High-Performance Wormhole NoCs for Critical Real-Time Embedded Systems", ["Milos Panic", "Carles Hernandez", "Eduardo Quinones", "Jaume Abella", "Francisco J. Cazorla"], "https://doi.org/10.1109/RTAS.2016.7461342", "rtas", 2016], ["Improving Early Design Stage Timing Modeling in Multicore Based Real-Time Systems", ["David Trilla", "Javier Jalle", "Mikel Fernandez", "Jaume Abella", "Francisco J. Cazorla"], "https://doi.org/10.1109/RTAS.2016.7461338", "rtas", 2016]], "Francisco J. Cazorla": [0, ["Modeling High-Performance Wormhole NoCs for Critical Real-Time Embedded Systems", ["Milos Panic", "Carles Hernandez", "Eduardo Quinones", "Jaume Abella", "Francisco J. Cazorla"], "https://doi.org/10.1109/RTAS.2016.7461342", "rtas", 2016], ["Improving Early Design Stage Timing Modeling in Multicore Based Real-Time Systems", ["David Trilla", "Javier Jalle", "Mikel Fernandez", "Jaume Abella", "Francisco J. Cazorla"], "https://doi.org/10.1109/RTAS.2016.7461338", "rtas", 2016]], "Debayan Roy": [0, ["Multi-Objective Co-Optimization of FlexRay-Based Distributed Control Systems", ["Debayan Roy", "Licong Zhang", "Wanli Chang", "Dip Goswami", "Samarjit Chakraborty"], "https://doi.org/10.1109/RTAS.2016.7461344", "rtas", 2016]], "Licong Zhang": [0, ["Multi-Objective Co-Optimization of FlexRay-Based Distributed Control Systems", ["Debayan Roy", "Licong Zhang", "Wanli Chang", "Dip Goswami", "Samarjit Chakraborty"], "https://doi.org/10.1109/RTAS.2016.7461344", "rtas", 2016]], "Wanli Chang": [0.0032291554380208254, ["Multi-Objective Co-Optimization of FlexRay-Based Distributed Control Systems", ["Debayan Roy", "Licong Zhang", "Wanli Chang", "Dip Goswami", "Samarjit Chakraborty"], "https://doi.org/10.1109/RTAS.2016.7461344", "rtas", 2016]], "Dip Goswami": [0, ["Multi-Objective Co-Optimization of FlexRay-Based Distributed Control Systems", ["Debayan Roy", "Licong Zhang", "Wanli Chang", "Dip Goswami", "Samarjit Chakraborty"], "https://doi.org/10.1109/RTAS.2016.7461344", "rtas", 2016]], "Samarjit Chakraborty": [0, ["Multi-Objective Co-Optimization of FlexRay-Based Distributed Control Systems", ["Debayan Roy", "Licong Zhang", "Wanli Chang", "Dip Goswami", "Samarjit Chakraborty"], "https://doi.org/10.1109/RTAS.2016.7461344", "rtas", 2016]], "Duc-Hiep Chu": [4.1317946397612104e-07, ["Precise Cache Timing Analysis via Symbolic Execution", ["Duc-Hiep Chu", "Joxan Jaffar", "Rasool Maghareh"], "https://doi.org/10.1109/RTAS.2016.7461358", "rtas", 2016]], "Joxan Jaffar": [0, ["Precise Cache Timing Analysis via Symbolic Execution", ["Duc-Hiep Chu", "Joxan Jaffar", "Rasool Maghareh"], "https://doi.org/10.1109/RTAS.2016.7461358", "rtas", 2016]], "Rasool Maghareh": [0, ["Precise Cache Timing Analysis via Symbolic Execution", ["Duc-Hiep Chu", "Joxan Jaffar", "Rasool Maghareh"], "https://doi.org/10.1109/RTAS.2016.7461358", "rtas", 2016]], "David Trilla": [0, ["Improving Early Design Stage Timing Modeling in Multicore Based Real-Time Systems", ["David Trilla", "Javier Jalle", "Mikel Fernandez", "Jaume Abella", "Francisco J. Cazorla"], "https://doi.org/10.1109/RTAS.2016.7461338", "rtas", 2016]], "Javier Jalle": [0, ["Improving Early Design Stage Timing Modeling in Multicore Based Real-Time Systems", ["David Trilla", "Javier Jalle", "Mikel Fernandez", "Jaume Abella", "Francisco J. Cazorla"], "https://doi.org/10.1109/RTAS.2016.7461338", "rtas", 2016]], "Mikel Fernandez": [0, ["Improving Early Design Stage Timing Modeling in Multicore Based Real-Time Systems", ["David Trilla", "Javier Jalle", "Mikel Fernandez", "Jaume Abella", "Francisco J. Cazorla"], "https://doi.org/10.1109/RTAS.2016.7461338", "rtas", 2016]]}