{"vcs1":{"timestamp_begin":1747653515.660568098, "rt":8.75, "ut":8.95, "st":0.53}}
{"vcselab":{"timestamp_begin":1747653524.477429706, "rt":0.37, "ut":0.26, "st":0.10}}
{"link":{"timestamp_begin":1747653524.902329669, "rt":0.46, "ut":0.19, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747653515.047016411}
{"VCS_COMP_START_TIME": 1747653515.047016411}
{"VCS_COMP_END_TIME": 1747653525.505375725}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 487972}}
{"vcselab": {"peak_mem": 183884}}
