   1              	# 1 "../src/startup_stm32f4xx.S"
   1              	/**
   0              	
   0              	
   2              	  ******************************************************************************
   3              	  * @file      startup_stm32f4xx.s
   4              	  * @author    MCD Application Team
   5              	  * @version   V1.0.0
   6              	  * @date      30-September-2011
   7              	  * @brief     STM32F4xx Devices vector table for Atollic TrueSTUDIO toolchain. 
   8              	  *            This module performs:
   9              	  *                - Set the initial SP
  10              	  *                - Set the initial PC == Reset_Handler,
  11              	  *                - Set the vector table entries with the exceptions ISR address
  12              	  *                - Configure the clock system and the external SRAM mounted on 
  13              	  *                  STM324xG-EVAL board to be used as data memory (optional, 
  14              	  *                  to be enabled by user)
  15              	  *                - Branches to main in the C library (which eventually
  16              	  *                  calls main()).
  17              	  *            After Reset the Cortex-M4 processor is in Thread mode,
  18              	  *            priority is Privileged, and the Stack is set to Main.
  19              	  ******************************************************************************
  20              	  * @attention
  21              	  *
  22              	  * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  23              	  * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  24              	  * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  25              	  * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  26              	  * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  27              	  * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  28              	  *
  29              	  * <h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
  30              	  ******************************************************************************
  31              	  */
  32              	    
  33              	  .syntax unified
  34              	  .cpu cortex-m3
  35              	  .fpu softvfp
  36              	  .thumb
  37              	
  38              	.global  g_pfnVectors
  39              	.global  Default_Handler
  40              	
  41              	/* start address for the initialization values of the .data section. 
  42              	defined in linker script */
  43 0000 00000000 	.word  _sidata
  44              	/* start address for the .data section. defined in linker script */  
  45 0004 00000000 	.word  _sdata
  46              	/* end address for the .data section. defined in linker script */
  47 0008 00000000 	.word  _edata
  48              	/* start address for the .bss section. defined in linker script */
  49 000c 00000000 	.word  _sbss
  50              	/* end address for the .bss section. defined in linker script */
  51 0010 00000000 	.word  _ebss
  52              	/* stack used for SystemInit_ExtMemCtl; always internal RAM used */
  53              	
  54              	/**
  55              	 * @brief  This is the code that gets called when the processor first
  56              	 *          starts execution following a reset event. Only the absolutely
  57              	 *          necessary set is performed, after which the application
  58              	 *          supplied main() routine is called. 
  59              	 * @param  None
  60              	 * @retval : None
  61              	*/
  62              	
  63              	    .section  .text.Reset_Handler
  64              	  .weak  Reset_Handler
  66              	Reset_Handler:  
  67 0000 DFF850D0 	  ldr   sp, =_estack    /* Atollic update: set stack pointer */
  68              	
  69              	/* Copy the data segment initializers from flash to SRAM */  
  70 0004 0021     	  movs  r1, #0
  71 0006 03E0     	  b  LoopCopyDataInit
  72              	
  73              	CopyDataInit:
  74 0008 134B     	  ldr  r3, =_sidata
  75 000a 5B58     	  ldr  r3, [r3, r1]
  76 000c 4350     	  str  r3, [r0, r1]
  77 000e 0431     	  adds  r1, r1, #4
  78              	    
  79              	LoopCopyDataInit:
  80 0010 1248     	  ldr  r0, =_sdata
  81 0012 134B     	  ldr  r3, =_edata
  82 0014 4218     	  adds  r2, r0, r1
  83 0016 9A42     	  cmp  r2, r3
  84 0018 F6D3     	  bcc  CopyDataInit
  85 001a 124A     	  ldr  r2, =_sbss
  86 001c 02E0     	  b  LoopFillZerobss
  87              	/* Zero fill the bss segment. */  
  88              	FillZerobss:
  89 001e 0023     	  movs  r3, #0
  90 0020 42F8043B 	  str  r3, [r2], #4
  91              	    
  92              	LoopFillZerobss:
  93 0024 104B     	  ldr  r3, = _ebss
  94 0026 9A42     	  cmp  r2, r3
  95 0028 F9D3     	  bcc  FillZerobss
  96              	
  97              	/* Call the clock system intitialization function.*/
  98 002a FFF7FEFF 	  bl  SystemInit   
  99              	
 100              	/* Call static constructors */
 101              	//    bl __libc_init_array
 102              	
 103              	// Call C++ constructors. The compiler and linker together populate the .ctors
 104              	// code section with the addresses of the constructor functions
 105              	call_ctors:
 106 002e 0F48     			ldr		r0, =__ctors_start__   // load adress of __ctors_start__ into r0
 107 0030 0F49     			ldr		r1, =__ctors_end__
 108 0032 091A     			subs	r1, r1, r0		// Length of ctors section
 109 0034 06D0     			beq		call_main		// Skip if no constructors
 110              	
 111 0036 50F8042B 	ctors_loop:	ldr		r2, [r0], #4		// Load next constructor address
 112 003a 03B4     			push		{r0,r1}			// Save registers
 113 003c 9047     			blx		r2			// Call constructor
 114 003e 03BC     			pop		{r0,r1}			// Restore registers
 115 0040 0439     			subs		r1, r1, #4		// Decrement counter
 116 0042 F8DC     			bgt		ctors_loop		// Repeat until done
 117              	
 118              	/* Call the application's entry point.*/
 119              	call_main:  	
 120 0044 4FF00000 			mov r0, #0
 121 0048 4FF00001 			mov r1, #0
 122 004c FFF7FEFF 			bl  main
 123              	
 124              	/* Atollic update, branch LoopForever */
 125              	LoopForever:
 126 0050 FEE7     	  b LoopForever
 127              	
 129              	
 130              	/**
 131              	 * @brief  This is the code that gets called when the processor receives an 
 132              	 *         unexpected interrupt.  This simply enters an infinite loop, preserving
 133              	 *         the system state for examination by a debugger.
 134              	 * @param  None     
 135              	 * @retval None       
 136              	*/
 137 0052 0000     	    .section  .text.Default_Handler,"ax",%progbits
 138              	Default_Handler:
 139              	Infinite_Loop:
 140 0000 FEE7     	  b  Infinite_Loop
 142              	/******************************************************************************
 143              	*
 144              	* The minimal vector table for a Cortex M3. Note that the proper constructs
 145              	* must be placed on this to ensure that it ends up at physical address
 146              	* 0x0000.0000.
 147              	* 
 148              	*******************************************************************************/
 149              	   .section  .isr_vector,"a",%progbits
 152              	    
 153              	    
 154              	g_pfnVectors:
 155 0000 00000000 	  .word  _estack
 156 0004 00000000 	  .word  Reset_Handler
 157 0008 00000000 	  .word  NMI_Handler
 158 000c 00000000 	  .word  HardFault_Handler
 159 0010 00000000 	  .word  MemManage_Handler
 160 0014 00000000 	  .word  BusFault_Handler
 161 0018 00000000 	  .word  UsageFault_Handler
 162 001c 00000000 	  .word  0
 163 0020 00000000 	  .word  0
 164 0024 00000000 	  .word  0
 165 0028 00000000 	  .word  0
 166 002c 00000000 	  .word  SVC_Handler
 167 0030 00000000 	  .word  DebugMon_Handler
 168 0034 00000000 	  .word  0
 169 0038 00000000 	  .word  PendSV_Handler
 170 003c 00000000 	  .word  SysTick_Handler
 171              	  
 172              	  /* External Interrupts */
 173 0040 00000000 	  .word     WWDG_IRQHandler                   /* Window WatchDog              */                   
 174 0044 00000000 	  .word     PVD_IRQHandler                    /* PVD through EXTI Line detection */                
 175 0048 00000000 	  .word     TAMP_STAMP_IRQHandler             /* Tamper and TimeStamps through the EXTI line */    
 176 004c 00000000 	  .word     RTC_WKUP_IRQHandler               /* RTC Wakeup through the EXTI line */               
 177 0050 00000000 	  .word     FLASH_IRQHandler                  /* FLASH                        */                   
 178 0054 00000000 	  .word     RCC_IRQHandler                    /* RCC                          */                   
 179 0058 00000000 	  .word     EXTI0_IRQHandler                  /* EXTI Line0                   */                   
 180 005c 00000000 	  .word     EXTI1_IRQHandler                  /* EXTI Line1                   */                   
 181 0060 00000000 	  .word     EXTI2_IRQHandler                  /* EXTI Line2                   */                   
 182 0064 00000000 	  .word     EXTI3_IRQHandler                  /* EXTI Line3                   */                   
 183 0068 00000000 	  .word     EXTI4_IRQHandler                  /* EXTI Line4                   */                   
 184 006c 00000000 	  .word     DMA1_Stream0_IRQHandler           /* DMA1 Stream 0                */                  
 185 0070 00000000 	  .word     DMA1_Stream1_IRQHandler           /* DMA1 Stream 1                */                   
 186 0074 00000000 	  .word     DMA1_Stream2_IRQHandler           /* DMA1 Stream 2                */                   
 187 0078 00000000 	  .word     DMA1_Stream3_IRQHandler           /* DMA1 Stream 3                */                   
 188 007c 00000000 	  .word     DMA1_Stream4_IRQHandler           /* DMA1 Stream 4                */                   
 189 0080 00000000 	  .word     DMA1_Stream5_IRQHandler           /* DMA1 Stream 5                */                   
 190 0084 00000000 	  .word     DMA1_Stream6_IRQHandler           /* DMA1 Stream 6                */                   
 191 0088 00000000 	  .word     ADC_IRQHandler                    /* ADC1, ADC2 and ADC3s         */                   
 192 008c 00000000 	  .word     CAN1_TX_IRQHandler                /* CAN1 TX                      */                   
 193 0090 00000000 	  .word     CAN1_RX0_IRQHandler               /* CAN1 RX0                     */                   
 194 0094 00000000 	  .word     CAN1_RX1_IRQHandler               /* CAN1 RX1                     */                   
 195 0098 00000000 	  .word     CAN1_SCE_IRQHandler               /* CAN1 SCE                     */                   
 196 009c 00000000 	  .word     EXTI9_5_IRQHandler                /* External Line[9:5]s          */                   
 197 00a0 00000000 	  .word     TIM1_BRK_TIM9_IRQHandler          /* TIM1 Break and TIM9          */         
 198 00a4 00000000 	  .word     TIM1_UP_TIM10_IRQHandler          /* TIM1 Update and TIM10        */         
 199 00a8 00000000 	  .word     TIM1_TRG_COM_TIM11_IRQHandler     /* TIM1 Trigger and Commutation and TIM11 */
 200 00ac 00000000 	  .word     TIM1_CC_IRQHandler                /* TIM1 Capture Compare         */                   
 201 00b0 00000000 	  .word     TIM2_IRQHandler                   /* TIM2                         */                   
 202 00b4 00000000 	  .word     TIM3_IRQHandler                   /* TIM3                         */                   
 203 00b8 00000000 	  .word     TIM4_IRQHandler                   /* TIM4                         */                   
 204 00bc 00000000 	  .word     I2C1_EV_IRQHandler                /* I2C1 Event                   */                   
 205 00c0 00000000 	  .word     I2C1_ER_IRQHandler                /* I2C1 Error                   */                   
 206 00c4 00000000 	  .word     I2C2_EV_IRQHandler                /* I2C2 Event                   */                   
 207 00c8 00000000 	  .word     I2C2_ER_IRQHandler                /* I2C2 Error                   */                   
 208 00cc 00000000 	  .word     SPI1_IRQHandler                   /* SPI1                         */                   
 209 00d0 00000000 	  .word     SPI2_IRQHandler                   /* SPI2                         */                   
 210 00d4 00000000 	  .word     USART1_IRQHandler                 /* USART1                       */                   
 211 00d8 00000000 	  .word     USART2_IRQHandler                 /* USART2                       */                   
 212 00dc 00000000 	  .word     USART3_IRQHandler                 /* USART3                       */                   
 213 00e0 00000000 	  .word     EXTI15_10_IRQHandler              /* External Line[15:10]s        */                   
 214 00e4 00000000 	  .word     RTC_Alarm_IRQHandler              /* RTC Alarm (A and B) through EXTI Line */          
 215 00e8 00000000 	  .word     OTG_FS_WKUP_IRQHandler            /* USB OTG FS Wakeup through EXTI line */            
 216 00ec 00000000 	  .word     TIM8_BRK_TIM12_IRQHandler         /* TIM8 Break and TIM12         */         
 217 00f0 00000000 	  .word     TIM8_UP_TIM13_IRQHandler          /* TIM8 Update and TIM13        */         
 218 00f4 00000000 	  .word     TIM8_TRG_COM_TIM14_IRQHandler     /* TIM8 Trigger and Commutation and TIM14 */
 219 00f8 00000000 	  .word     TIM8_CC_IRQHandler                /* TIM8 Capture Compare         */                   
 220 00fc 00000000 	  .word     DMA1_Stream7_IRQHandler           /* DMA1 Stream7                 */                   
 221 0100 00000000 	  .word     FSMC_IRQHandler                   /* FSMC                         */                   
 222 0104 00000000 	  .word     SDIO_IRQHandler                   /* SDIO                         */                   
 223 0108 00000000 	  .word     TIM5_IRQHandler                   /* TIM5                         */                   
 224 010c 00000000 	  .word     SPI3_IRQHandler                   /* SPI3                         */                   
 225 0110 00000000 	  .word     UART4_IRQHandler                  /* UART4                        */                   
 226 0114 00000000 	  .word     UART5_IRQHandler                  /* UART5                        */                   
 227 0118 00000000 	  .word     TIM6_DAC_IRQHandler               /* TIM6 and DAC1&2 underrun errors */                
 228 011c 00000000 	  .word     TIM7_IRQHandler                   /* TIM7                         */
 229 0120 00000000 	  .word     DMA2_Stream0_IRQHandler           /* DMA2 Stream 0                */                   
 230 0124 00000000 	  .word     DMA2_Stream1_IRQHandler           /* DMA2 Stream 1                */                   
 231 0128 00000000 	  .word     DMA2_Stream2_IRQHandler           /* DMA2 Stream 2                */                   
 232 012c 00000000 	  .word     DMA2_Stream3_IRQHandler           /* DMA2 Stream 3                */                   
 233 0130 00000000 	  .word     DMA2_Stream4_IRQHandler           /* DMA2 Stream 4                */                   
 234 0134 00000000 	  .word     ETH_IRQHandler                    /* Ethernet                     */                   
 235 0138 00000000 	  .word     ETH_WKUP_IRQHandler               /* Ethernet Wakeup through EXTI line */              
 236 013c 00000000 	  .word     CAN2_TX_IRQHandler                /* CAN2 TX                      */                   
 237 0140 00000000 	  .word     CAN2_RX0_IRQHandler               /* CAN2 RX0                     */                   
 238 0144 00000000 	  .word     CAN2_RX1_IRQHandler               /* CAN2 RX1                     */                   
 239 0148 00000000 	  .word     CAN2_SCE_IRQHandler               /* CAN2 SCE                     */                   
 240 014c 00000000 	  .word     OTG_FS_IRQHandler                 /* USB OTG FS                   */                   
 241 0150 00000000 	  .word     DMA2_Stream5_IRQHandler           /* DMA2 Stream 5                */                   
 242 0154 00000000 	  .word     DMA2_Stream6_IRQHandler           /* DMA2 Stream 6                */                   
 243 0158 00000000 	  .word     DMA2_Stream7_IRQHandler           /* DMA2 Stream 7                */                   
 244 015c 00000000 	  .word     USART6_IRQHandler                 /* USART6                       */                   
 245 0160 00000000 	  .word     I2C3_EV_IRQHandler                /* I2C3 event                   */                   
 246 0164 00000000 	  .word     I2C3_ER_IRQHandler                /* I2C3 error                   */                   
 247 0168 00000000 	  .word     OTG_HS_EP1_OUT_IRQHandler         /* USB OTG HS End Point 1 Out   */                   
 248 016c 00000000 	  .word     OTG_HS_EP1_IN_IRQHandler          /* USB OTG HS End Point 1 In    */                   
 249 0170 00000000 	  .word     OTG_HS_WKUP_IRQHandler            /* USB OTG HS Wakeup through EXTI */                 
 250 0174 00000000 	  .word     OTG_HS_IRQHandler                 /* USB OTG HS                   */                   
 251 0178 00000000 	  .word     DCMI_IRQHandler                   /* DCMI                         */                   
 252 017c 00000000 	  .word     CRYP_IRQHandler                   /* CRYP crypto                  */                   
 253 0180 00000000 	  .word     HASH_RNG_IRQHandler               /* Hash and Rng                 */
 254 0184 00000000 	  .word     FPU_IRQHandler                    /* FPU                          */
 255              	                         
 256              	                         
 257              	/*******************************************************************************
 258              	*
 259              	* Provide weak aliases for each Exception handler to the Default_Handler. 
 260              	* As they are weak aliases, any function with the same name will override 
 261              	* this definition.
 262              	* 
 263              	*******************************************************************************/
 264              	   .weak      NMI_Handler
 265              	   .thumb_set NMI_Handler,Default_Handler
 266              	  
 267              	   .weak      HardFault_Handler
 268              	   .thumb_set HardFault_Handler,Default_Handler
 269              	  
 270              	   .weak      MemManage_Handler
 271              	   .thumb_set MemManage_Handler,Default_Handler
 272              	  
 273              	   .weak      BusFault_Handler
 274              	   .thumb_set BusFault_Handler,Default_Handler
 275              	
 276              	   .weak      UsageFault_Handler
 277              	   .thumb_set UsageFault_Handler,Default_Handler
 278              	
 279              	   .weak      SVC_Handler
 280              	   .thumb_set SVC_Handler,Default_Handler
 281              	
 282              	   .weak      DebugMon_Handler
 283              	   .thumb_set DebugMon_Handler,Default_Handler
 284              	
 285              	   .weak      PendSV_Handler
 286              	   .thumb_set PendSV_Handler,Default_Handler
 287              	
 288              	   .weak      SysTick_Handler
 289              	   .thumb_set SysTick_Handler,Default_Handler              
 290              	  
 291              	   .weak      WWDG_IRQHandler                   
 292              	   .thumb_set WWDG_IRQHandler,Default_Handler      
 293              	                  
 294              	   .weak      PVD_IRQHandler      
 295              	   .thumb_set PVD_IRQHandler,Default_Handler
 296              	               
 297              	   .weak      TAMP_STAMP_IRQHandler            
 298              	   .thumb_set TAMP_STAMP_IRQHandler,Default_Handler
 299              	            
 300              	   .weak      RTC_WKUP_IRQHandler                  
 301              	   .thumb_set RTC_WKUP_IRQHandler,Default_Handler
 302              	            
 303              	   .weak      FLASH_IRQHandler         
 304              	   .thumb_set FLASH_IRQHandler,Default_Handler
 305              	                  
 306              	   .weak      RCC_IRQHandler      
 307              	   .thumb_set RCC_IRQHandler,Default_Handler
 308              	                  
 309              	   .weak      EXTI0_IRQHandler         
 310              	   .thumb_set EXTI0_IRQHandler,Default_Handler
 311              	                  
 312              	   .weak      EXTI1_IRQHandler         
 313              	   .thumb_set EXTI1_IRQHandler,Default_Handler
 314              	                     
 315              	   .weak      EXTI2_IRQHandler         
 316              	   .thumb_set EXTI2_IRQHandler,Default_Handler 
 317              	                 
 318              	   .weak      EXTI3_IRQHandler         
 319              	   .thumb_set EXTI3_IRQHandler,Default_Handler
 320              	                        
 321              	   .weak      EXTI4_IRQHandler         
 322              	   .thumb_set EXTI4_IRQHandler,Default_Handler
 323              	                  
 324              	   .weak      DMA1_Stream0_IRQHandler               
 325              	   .thumb_set DMA1_Stream0_IRQHandler,Default_Handler
 326              	         
 327              	   .weak      DMA1_Stream1_IRQHandler               
 328              	   .thumb_set DMA1_Stream1_IRQHandler,Default_Handler
 329              	                  
 330              	   .weak      DMA1_Stream2_IRQHandler               
 331              	   .thumb_set DMA1_Stream2_IRQHandler,Default_Handler
 332              	                  
 333              	   .weak      DMA1_Stream3_IRQHandler               
 334              	   .thumb_set DMA1_Stream3_IRQHandler,Default_Handler 
 335              	                 
 336              	   .weak      DMA1_Stream4_IRQHandler              
 337              	   .thumb_set DMA1_Stream4_IRQHandler,Default_Handler
 338              	                  
 339              	   .weak      DMA1_Stream5_IRQHandler               
 340              	   .thumb_set DMA1_Stream5_IRQHandler,Default_Handler
 341              	                  
 342              	   .weak      DMA1_Stream6_IRQHandler               
 343              	   .thumb_set DMA1_Stream6_IRQHandler,Default_Handler
 344              	                  
 345              	   .weak      ADC_IRQHandler      
 346              	   .thumb_set ADC_IRQHandler,Default_Handler
 347              	               
 348              	   .weak      CAN1_TX_IRQHandler   
 349              	   .thumb_set CAN1_TX_IRQHandler,Default_Handler
 350              	            
 351              	   .weak      CAN1_RX0_IRQHandler                  
 352              	   .thumb_set CAN1_RX0_IRQHandler,Default_Handler
 353              	                           
 354              	   .weak      CAN1_RX1_IRQHandler                  
 355              	   .thumb_set CAN1_RX1_IRQHandler,Default_Handler
 356              	            
 357              	   .weak      CAN1_SCE_IRQHandler                  
 358              	   .thumb_set CAN1_SCE_IRQHandler,Default_Handler
 359              	            
 360              	   .weak      EXTI9_5_IRQHandler   
 361              	   .thumb_set EXTI9_5_IRQHandler,Default_Handler
 362              	            
 363              	   .weak      TIM1_BRK_TIM9_IRQHandler            
 364              	   .thumb_set TIM1_BRK_TIM9_IRQHandler,Default_Handler
 365              	            
 366              	   .weak      TIM1_UP_TIM10_IRQHandler            
 367              	   .thumb_set TIM1_UP_TIM10_IRQHandler,Default_Handler
 368              	      
 369              	   .weak      TIM1_TRG_COM_TIM11_IRQHandler      
 370              	   .thumb_set TIM1_TRG_COM_TIM11_IRQHandler,Default_Handler
 371              	      
 372              	   .weak      TIM1_CC_IRQHandler   
 373              	   .thumb_set TIM1_CC_IRQHandler,Default_Handler
 374              	                  
 375              	   .weak      TIM2_IRQHandler            
 376              	   .thumb_set TIM2_IRQHandler,Default_Handler
 377              	                  
 378              	   .weak      TIM3_IRQHandler            
 379              	   .thumb_set TIM3_IRQHandler,Default_Handler
 380              	                  
 381              	   .weak      TIM4_IRQHandler            
 382              	   .thumb_set TIM4_IRQHandler,Default_Handler
 383              	                  
 384              	   .weak      I2C1_EV_IRQHandler   
 385              	   .thumb_set I2C1_EV_IRQHandler,Default_Handler
 386              	                     
 387              	   .weak      I2C1_ER_IRQHandler   
 388              	   .thumb_set I2C1_ER_IRQHandler,Default_Handler
 389              	                     
 390              	   .weak      I2C2_EV_IRQHandler   
 391              	   .thumb_set I2C2_EV_IRQHandler,Default_Handler
 392              	                  
 393              	   .weak      I2C2_ER_IRQHandler   
 394              	   .thumb_set I2C2_ER_IRQHandler,Default_Handler
 395              	                           
 396              	   .weak      SPI1_IRQHandler            
 397              	   .thumb_set SPI1_IRQHandler,Default_Handler
 398              	                        
 399              	   .weak      SPI2_IRQHandler            
 400              	   .thumb_set SPI2_IRQHandler,Default_Handler
 401              	                  
 402              	   .weak      USART1_IRQHandler      
 403              	   .thumb_set USART1_IRQHandler,Default_Handler
 404              	                     
 405              	   .weak      USART2_IRQHandler      
 406              	   .thumb_set USART2_IRQHandler,Default_Handler
 407              	                     
 408              	   .weak      USART3_IRQHandler      
 409              	   .thumb_set USART3_IRQHandler,Default_Handler
 410              	                  
 411              	   .weak      EXTI15_10_IRQHandler               
 412              	   .thumb_set EXTI15_10_IRQHandler,Default_Handler
 413              	               
 414              	   .weak      RTC_Alarm_IRQHandler               
 415              	   .thumb_set RTC_Alarm_IRQHandler,Default_Handler
 416              	            
 417              	   .weak      OTG_FS_WKUP_IRQHandler         
 418              	   .thumb_set OTG_FS_WKUP_IRQHandler,Default_Handler
 419              	            
 420              	   .weak      TIM8_BRK_TIM12_IRQHandler         
 421              	   .thumb_set TIM8_BRK_TIM12_IRQHandler,Default_Handler
 422              	         
 423              	   .weak      TIM8_UP_TIM13_IRQHandler            
 424              	   .thumb_set TIM8_UP_TIM13_IRQHandler,Default_Handler
 425              	         
 426              	   .weak      TIM8_TRG_COM_TIM14_IRQHandler      
 427              	   .thumb_set TIM8_TRG_COM_TIM14_IRQHandler,Default_Handler
 428              	      
 429              	   .weak      TIM8_CC_IRQHandler   
 430              	   .thumb_set TIM8_CC_IRQHandler,Default_Handler
 431              	                  
 432              	   .weak      DMA1_Stream7_IRQHandler               
 433              	   .thumb_set DMA1_Stream7_IRQHandler,Default_Handler
 434              	                     
 435              	   .weak      FSMC_IRQHandler            
 436              	   .thumb_set FSMC_IRQHandler,Default_Handler
 437              	                     
 438              	   .weak      SDIO_IRQHandler            
 439              	   .thumb_set SDIO_IRQHandler,Default_Handler
 440              	                     
 441              	   .weak      TIM5_IRQHandler            
 442              	   .thumb_set TIM5_IRQHandler,Default_Handler
 443              	                     
 444              	   .weak      SPI3_IRQHandler            
 445              	   .thumb_set SPI3_IRQHandler,Default_Handler
 446              	                     
 447              	   .weak      UART4_IRQHandler         
 448              	   .thumb_set UART4_IRQHandler,Default_Handler
 449              	                  
 450              	   .weak      UART5_IRQHandler         
 451              	   .thumb_set UART5_IRQHandler,Default_Handler
 452              	                  
 453              	   .weak      TIM6_DAC_IRQHandler                  
 454              	   .thumb_set TIM6_DAC_IRQHandler,Default_Handler
 455              	               
 456              	   .weak      TIM7_IRQHandler            
 457              	   .thumb_set TIM7_IRQHandler,Default_Handler
 458              	         
 459              	   .weak      DMA2_Stream0_IRQHandler               
 460              	   .thumb_set DMA2_Stream0_IRQHandler,Default_Handler
 461              	               
 462              	   .weak      DMA2_Stream1_IRQHandler               
 463              	   .thumb_set DMA2_Stream1_IRQHandler,Default_Handler
 464              	                  
 465              	   .weak      DMA2_Stream2_IRQHandler               
 466              	   .thumb_set DMA2_Stream2_IRQHandler,Default_Handler
 467              	            
 468              	   .weak      DMA2_Stream3_IRQHandler               
 469              	   .thumb_set DMA2_Stream3_IRQHandler,Default_Handler
 470              	            
 471              	   .weak      DMA2_Stream4_IRQHandler               
 472              	   .thumb_set DMA2_Stream4_IRQHandler,Default_Handler
 473              	            
 474              	   .weak      ETH_IRQHandler      
 475              	   .thumb_set ETH_IRQHandler,Default_Handler
 476              	                  
 477              	   .weak      ETH_WKUP_IRQHandler                  
 478              	   .thumb_set ETH_WKUP_IRQHandler,Default_Handler
 479              	            
 480              	   .weak      CAN2_TX_IRQHandler   
 481              	   .thumb_set CAN2_TX_IRQHandler,Default_Handler
 482              	                           
 483              	   .weak      CAN2_RX0_IRQHandler                  
 484              	   .thumb_set CAN2_RX0_IRQHandler,Default_Handler
 485              	                           
 486              	   .weak      CAN2_RX1_IRQHandler                  
 487              	   .thumb_set CAN2_RX1_IRQHandler,Default_Handler
 488              	                           
 489              	   .weak      CAN2_SCE_IRQHandler                  
 490              	   .thumb_set CAN2_SCE_IRQHandler,Default_Handler
 491              	                           
 492              	   .weak      OTG_FS_IRQHandler      
 493              	   .thumb_set OTG_FS_IRQHandler,Default_Handler
 494              	                     
 495              	   .weak      DMA2_Stream5_IRQHandler               
 496              	   .thumb_set DMA2_Stream5_IRQHandler,Default_Handler
 497              	                  
 498              	   .weak      DMA2_Stream6_IRQHandler               
 499              	   .thumb_set DMA2_Stream6_IRQHandler,Default_Handler
 500              	                  
 501              	   .weak      DMA2_Stream7_IRQHandler               
 502              	   .thumb_set DMA2_Stream7_IRQHandler,Default_Handler
 503              	                  
 504              	   .weak      USART6_IRQHandler      
 505              	   .thumb_set USART6_IRQHandler,Default_Handler
 506              	                        
 507              	   .weak      I2C3_EV_IRQHandler   
 508              	   .thumb_set I2C3_EV_IRQHandler,Default_Handler
 509              	                        
 510              	   .weak      I2C3_ER_IRQHandler   
 511              	   .thumb_set I2C3_ER_IRQHandler,Default_Handler
 512              	                        
 513              	   .weak      OTG_HS_EP1_OUT_IRQHandler         
 514              	   .thumb_set OTG_HS_EP1_OUT_IRQHandler,Default_Handler
 515              	               
 516              	   .weak      OTG_HS_EP1_IN_IRQHandler            
 517              	   .thumb_set OTG_HS_EP1_IN_IRQHandler,Default_Handler
 518              	               
 519              	   .weak      OTG_HS_WKUP_IRQHandler         
 520              	   .thumb_set OTG_HS_WKUP_IRQHandler,Default_Handler
 521              	            
 522              	   .weak      OTG_HS_IRQHandler      
 523              	   .thumb_set OTG_HS_IRQHandler,Default_Handler
 524              	                  
 525              	   .weak      DCMI_IRQHandler            
 526              	   .thumb_set DCMI_IRQHandler,Default_Handler
 527              	                     
 528              	   .weak      CRYP_IRQHandler            
 529              	   .thumb_set CRYP_IRQHandler,Default_Handler
 530              	               
 531              	   .weak      HASH_RNG_IRQHandler                  
 532              	   .thumb_set HASH_RNG_IRQHandler,Default_Handler   
 533              	
 534              	   .weak      FPU_IRQHandler                  
 535              	   .thumb_set FPU_IRQHandler,Default_Handler  
 536              	
 537              	
 538              	//=============================================================================
 539              	
 540              	// libstdc++ needs this
 541              	
 542              	.bss
 543              	__dso_handle:	.word
 544              			.global		__dso_handle
 545              			.weak		__dso_handle
 546              	
 547              			.end
DEFINED SYMBOLS
../src/startup_stm32f4xx.S:154    .isr_vector:0000000000000000 g_pfnVectors
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 Default_Handler
../src/startup_stm32f4xx.S:66     .text.Reset_Handler:0000000000000000 Reset_Handler
../src/startup_stm32f4xx.S:67     .text.Reset_Handler:0000000000000000 $t
../src/startup_stm32f4xx.S:79     .text.Reset_Handler:0000000000000010 LoopCopyDataInit
../src/startup_stm32f4xx.S:73     .text.Reset_Handler:0000000000000008 CopyDataInit
../src/startup_stm32f4xx.S:92     .text.Reset_Handler:0000000000000024 LoopFillZerobss
../src/startup_stm32f4xx.S:88     .text.Reset_Handler:000000000000001e FillZerobss
../src/startup_stm32f4xx.S:105    .text.Reset_Handler:000000000000002e call_ctors
../src/startup_stm32f4xx.S:119    .text.Reset_Handler:0000000000000044 call_main
../src/startup_stm32f4xx.S:111    .text.Reset_Handler:0000000000000036 ctors_loop
../src/startup_stm32f4xx.S:125    .text.Reset_Handler:0000000000000050 LoopForever
../src/startup_stm32f4xx.S:139    .text.Default_Handler:0000000000000000 Infinite_Loop
../src/startup_stm32f4xx.S:140    .text.Default_Handler:0000000000000000 $t
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 NMI_Handler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 HardFault_Handler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 MemManage_Handler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 BusFault_Handler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 UsageFault_Handler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 SVC_Handler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 DebugMon_Handler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 PendSV_Handler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 SysTick_Handler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 WWDG_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 PVD_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 TAMP_STAMP_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 RTC_WKUP_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 FLASH_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 RCC_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 EXTI0_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 EXTI1_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 EXTI2_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 EXTI3_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 EXTI4_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 DMA1_Stream0_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 DMA1_Stream1_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 DMA1_Stream2_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 DMA1_Stream3_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 DMA1_Stream4_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 DMA1_Stream5_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 DMA1_Stream6_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 ADC_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 CAN1_TX_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 CAN1_RX0_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 CAN1_RX1_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 CAN1_SCE_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 EXTI9_5_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 TIM1_BRK_TIM9_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 TIM1_UP_TIM10_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 TIM1_TRG_COM_TIM11_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 TIM1_CC_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 TIM2_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 TIM3_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 TIM4_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 I2C1_EV_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 I2C1_ER_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 I2C2_EV_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 I2C2_ER_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 SPI1_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 SPI2_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 USART1_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 USART2_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 USART3_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 EXTI15_10_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 RTC_Alarm_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 OTG_FS_WKUP_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 TIM8_BRK_TIM12_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 TIM8_UP_TIM13_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 TIM8_TRG_COM_TIM14_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 TIM8_CC_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 DMA1_Stream7_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 FSMC_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 SDIO_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 TIM5_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 SPI3_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 UART4_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 UART5_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 TIM6_DAC_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 TIM7_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 DMA2_Stream0_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 DMA2_Stream1_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 DMA2_Stream2_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 DMA2_Stream3_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 DMA2_Stream4_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 ETH_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 ETH_WKUP_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 CAN2_TX_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 CAN2_RX0_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 CAN2_RX1_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 CAN2_SCE_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 OTG_FS_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 DMA2_Stream5_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 DMA2_Stream6_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 DMA2_Stream7_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 USART6_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 I2C3_EV_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 I2C3_ER_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 OTG_HS_EP1_OUT_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 OTG_HS_EP1_IN_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 OTG_HS_WKUP_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 OTG_HS_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 DCMI_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 CRYP_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 HASH_RNG_IRQHandler
../src/startup_stm32f4xx.S:138    .text.Default_Handler:0000000000000000 FPU_IRQHandler
../src/startup_stm32f4xx.S:543    .bss:0000000000000000 __dso_handle
../src/startup_stm32f4xx.S:137    .text.Reset_Handler:0000000000000052 $d

UNDEFINED SYMBOLS
_sidata
_sdata
_edata
_sbss
_ebss
_estack
SystemInit
__ctors_start__
__ctors_end__
main
