#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jul 31 12:17:47 2020
# Process ID: 19580
# Current directory: D:/FPGA project/MyDemo/My_Demo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17720 D:\FPGA project\MyDemo\My_Demo\My_Demo.xpr
# Log file: D:/FPGA project/MyDemo/My_Demo/vivado.log
# Journal file: D:/FPGA project/MyDemo/My_Demo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/FPGA project/MyDemo/My_Demo/My_Demo.xpr}
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/IP_Core/Camera-IP/IP/CSI2AXIS_1.0_IP'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/IP_Core/Camera-IP/IP/CSI2DPHY_RX_1.0_IP'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/IP_Core/HDMI-IP/IP/RGB2DVI_IP'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/IP_Core/Camera-IP/IP/CSI2AXIS_1.0_IP'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/IP_Core/Camera-IP/IP/CSI2DPHY_RX_1.0_IP'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/IP_Core/HDMI-IP/IP/RGB2DVI_IP'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SEA-master/Examples/FPGA-IP/Camera-IP/IP/CSI2AXIS_1.0_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SEA-master/Examples/FPGA-IP/Camera-IP/IP/CSI2DPHY_RX_1.0_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SEA-master/Examples/FPGA-IP/Mini-HDMI-IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 909.313 ; gain = 328.750
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{D:/FPGA project/LED_Demo/RGB_LED_Demo/RGB_LED_Demo.srcs/sources_1/new/Driver_Breath_LED.v}}] -no_script -reset -force -quiet
remove_files  {{D:/FPGA project/LED_Demo/RGB_LED_Demo/RGB_LED_Demo.srcs/sources_1/new/Driver_Breath_LED.v}}
set_property source_mgmt_mode None [current_project]
set_property source_mgmt_mode None [current_project]
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Shift_Line'...
[Fri Jul 31 12:37:47 2020] Launched Shift_Line_synth_1...
Run output will be captured here: D:/FPGA project/MyDemo/My_Demo/My_Demo.runs/Shift_Line_synth_1/runme.log
[Fri Jul 31 12:37:47 2020] Launched synth_1...
Run output will be captured here: D:/FPGA project/MyDemo/My_Demo/My_Demo.runs/synth_1/runme.log
reset_run synth_1
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jul 31 12:40:04 2020...
