m255
K4
z2
!s11f vlog 2020.1_3 2020.04, Apr 27 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/usuario/github/PU-RISCV/sim/verilog/tests/ahb3/multi/run/msim
vriscv_alu
Z1 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z2 !s110 1606938794
!i10b 1
!s100 SYACQz3ZYmk]bgSb;diWD1
Z3 !s11b Dg1SIo80bB@j0V0VzS_@n1
IzWSBch^JG]RSGLIWXRP<P1
Z4 VDg1SIo80bB@j0V0VzS_@n1
S1
R0
Z5 w1606786682
8/home/usuario/github/PU-RISCV/rtl/verilog/core/execute/riscv_alu.sv
F/home/usuario/github/PU-RISCV/rtl/verilog/core/execute/riscv_alu.sv
!i122 1247
L0 45 228
Z6 OV;L;2020.1_3;71
r1
!s85 0
31
Z7 !s108 1606938794.000000
!s107 /home/usuario/github/PU-RISCV/rtl/verilog/pkg/riscv_defines.sv|/home/usuario/github/PU-RISCV/bench/verilog/tests/riscv_dbg_bfm.sv|/home/usuario/github/PU-RISCV/bench/verilog/tests/riscv_memory_model_ahb3.sv|/home/usuario/github/PU-RISCV/bench/verilog/tests/riscv_mmio_if_ahb3.sv|/home/usuario/github/PU-RISCV/bench/verilog/tests/riscv_htif.sv|/home/usuario/github/PU-RISCV/bench/verilog/tests/riscv_testbench_ahb3.sv|/home/usuario/github/PU-RISCV/rtl/verilog/pu/riscv_pu_ahb3.sv|/home/usuario/github/PU-RISCV/rtl/verilog/pu/riscv_biu2ahb3.sv|/home/usuario/github/PU-RISCV/rtl/verilog/memory/riscv_ram_queue.sv|/home/usuario/github/PU-RISCV/rtl/verilog/memory/riscv_ram_1rw.sv|/home/usuario/github/PU-RISCV/rtl/verilog/memory/riscv_ram_1rw_generic.sv|/home/usuario/github/PU-RISCV/rtl/verilog/memory/riscv_ram_1r1w.sv|/home/usuario/github/PU-RISCV/rtl/verilog/memory/riscv_ram_1r1w_generic.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/riscv_wb.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/riscv_state.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/riscv_rf.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/riscv_memory.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/riscv_du.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/riscv_core.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/riscv_bp.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/memory/riscv_pmpchk.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/memory/riscv_pmachk.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/memory/riscv_mux.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/memory/riscv_mmu.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/memory/riscv_memmisaligned.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/memory/riscv_membuf.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/memory/riscv_imem_ctrl.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/memory/riscv_dmem_ctrl.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/fetch/riscv_if.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/execute/riscv_mul.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/execute/riscv_lsu.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/execute/riscv_execution.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/execute/riscv_div.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/execute/riscv_bu.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/execute/riscv_alu.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/decode/riscv_id.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/cache/riscv_noicache_core.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/cache/riscv_icache_core.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/cache/riscv_dext.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/cache/riscv_dcache_core.sv|
Z8 !s90 -work|work|/home/usuario/github/PU-RISCV/rtl/verilog/core/cache/riscv_dcache_core.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/cache/riscv_dext.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/cache/riscv_icache_core.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/cache/riscv_noicache_core.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/decode/riscv_id.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/execute/riscv_alu.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/execute/riscv_bu.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/execute/riscv_div.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/execute/riscv_execution.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/execute/riscv_lsu.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/execute/riscv_mul.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/fetch/riscv_if.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/memory/riscv_dmem_ctrl.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/memory/riscv_imem_ctrl.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/memory/riscv_membuf.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/memory/riscv_memmisaligned.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/memory/riscv_mmu.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/memory/riscv_mux.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/memory/riscv_pmachk.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/memory/riscv_pmpchk.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/riscv_bp.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/riscv_core.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/riscv_du.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/riscv_memory.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/riscv_rf.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/riscv_state.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/riscv_wb.sv|/home/usuario/github/PU-RISCV/rtl/verilog/memory/riscv_ram_1r1w_generic.sv|/home/usuario/github/PU-RISCV/rtl/verilog/memory/riscv_ram_1r1w.sv|/home/usuario/github/PU-RISCV/rtl/verilog/memory/riscv_ram_1rw_generic.sv|/home/usuario/github/PU-RISCV/rtl/verilog/memory/riscv_ram_1rw.sv|/home/usuario/github/PU-RISCV/rtl/verilog/memory/riscv_ram_queue.sv|/home/usuario/github/PU-RISCV/rtl/verilog/pu/riscv_biu2ahb3.sv|/home/usuario/github/PU-RISCV/rtl/verilog/pu/riscv_pu_ahb3.sv|/home/usuario/github/PU-RISCV/bench/verilog/tests/riscv_testbench_ahb3.sv|/home/usuario/github/PU-RISCV/bench/verilog/tests/riscv_htif.sv|/home/usuario/github/PU-RISCV/bench/verilog/tests/riscv_mmio_if_ahb3.sv|/home/usuario/github/PU-RISCV/bench/verilog/tests/riscv_memory_model_ahb3.sv|/home/usuario/github/PU-RISCV/bench/verilog/tests/riscv_dbg_bfm.sv|-sv|+incdir+/home/usuario/github/PU-RISCV/rtl/verilog/pkg|
!i113 1
Z9 o-work work -sv
Z10 !s92 -work work -sv +incdir+/home/usuario/github/PU-RISCV/rtl/verilog/pkg
Z11 tCvgOpt 0
vriscv_biu2ahb3
R1
Z12 !s110 1606938795
!i10b 1
!s100 0i66A8XWI>74D;NDG@PZZ3
R3
I`hC4BLRiPY7F0?HBkB_I;3
R4
S1
R0
R5
8/home/usuario/github/PU-RISCV/rtl/verilog/pu/riscv_biu2ahb3.sv
F/home/usuario/github/PU-RISCV/rtl/verilog/pu/riscv_biu2ahb3.sv
!i122 1247
L0 45 219
R6
r1
!s85 0
31
R7
Z13 !s107 /home/usuario/github/PU-RISCV/rtl/verilog/pkg/riscv_defines.sv|/home/usuario/github/PU-RISCV/bench/verilog/tests/riscv_dbg_bfm.sv|/home/usuario/github/PU-RISCV/bench/verilog/tests/riscv_memory_model_ahb3.sv|/home/usuario/github/PU-RISCV/bench/verilog/tests/riscv_mmio_if_ahb3.sv|/home/usuario/github/PU-RISCV/bench/verilog/tests/riscv_htif.sv|/home/usuario/github/PU-RISCV/bench/verilog/tests/riscv_testbench_ahb3.sv|/home/usuario/github/PU-RISCV/rtl/verilog/pu/riscv_pu_ahb3.sv|/home/usuario/github/PU-RISCV/rtl/verilog/pu/riscv_biu2ahb3.sv|/home/usuario/github/PU-RISCV/rtl/verilog/memory/riscv_ram_queue.sv|/home/usuario/github/PU-RISCV/rtl/verilog/memory/riscv_ram_1rw.sv|/home/usuario/github/PU-RISCV/rtl/verilog/memory/riscv_ram_1rw_generic.sv|/home/usuario/github/PU-RISCV/rtl/verilog/memory/riscv_ram_1r1w.sv|/home/usuario/github/PU-RISCV/rtl/verilog/memory/riscv_ram_1r1w_generic.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/riscv_wb.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/riscv_state.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/riscv_rf.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/riscv_memory.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/riscv_du.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/riscv_core.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/riscv_bp.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/memory/riscv_pmpchk.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/memory/riscv_pmachk.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/memory/riscv_mux.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/memory/riscv_mmu.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/memory/riscv_memmisaligned.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/memory/riscv_membuf.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/memory/riscv_imem_ctrl.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/memory/riscv_dmem_ctrl.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/fetch/riscv_if.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/execute/riscv_mul.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/execute/riscv_lsu.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/execute/riscv_execution.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/execute/riscv_div.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/execute/riscv_bu.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/execute/riscv_alu.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/decode/riscv_id.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/cache/riscv_noicache_core.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/cache/riscv_icache_core.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/cache/riscv_dext.sv|/home/usuario/github/PU-RISCV/rtl/verilog/core/cache/riscv_dcache_core.sv|
R8
!i113 1
R9
R10
R11
vriscv_bp
R1
R12
!i10b 1
!s100 zeA2L:S^OnG_?MID_SE8e1
R3
I?oHTdl`TTjzT3Ka4cdh351
R4
S1
R0
R5
8/home/usuario/github/PU-RISCV/rtl/verilog/core/riscv_bp.sv
F/home/usuario/github/PU-RISCV/rtl/verilog/core/riscv_bp.sv
!i122 1247
L0 45 102
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
R9
R10
R11
vriscv_bu
R1
R2
!i10b 1
!s100 OK<I8[kn]O0`lMNU6Aj;`0
R3
I6=9nTQ<OAn6OdESB]568L1
R4
S1
R0
R5
8/home/usuario/github/PU-RISCV/rtl/verilog/core/execute/riscv_bu.sv
F/home/usuario/github/PU-RISCV/rtl/verilog/core/execute/riscv_bu.sv
!i122 1247
Z14 L0 45 255
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
R9
R10
R11
vriscv_core
R1
R12
!i10b 1
!s100 nNYbgJglgL_FkJ:=dRW6J1
R3
I>KaggnQEUZU2>0I_90^=^3
R4
S1
R0
R5
8/home/usuario/github/PU-RISCV/rtl/verilog/core/riscv_core.sv
F/home/usuario/github/PU-RISCV/rtl/verilog/core/riscv_core.sv
!i122 1247
L0 45 654
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
R9
R10
R11
vriscv_dbg_bfm
R1
R12
!i10b 1
!s100 GYGa;9o7n]eEZ8E3M4NW@2
R3
I3Yj9Fc_o?V[;BR^?`TB<00
R4
S1
R0
R5
8/home/usuario/github/PU-RISCV/bench/verilog/tests/riscv_dbg_bfm.sv
F/home/usuario/github/PU-RISCV/bench/verilog/tests/riscv_dbg_bfm.sv
!i122 1247
L0 45 93
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
R9
R10
R11
vriscv_dcache_core
R1
R2
!i10b 1
!s100 AUIjBal_<`aeKe[?^Q[Mk0
R3
IRW_RiC<Pz2AcF>j[I3<aG3
R4
S1
R0
R5
8/home/usuario/github/PU-RISCV/rtl/verilog/core/cache/riscv_dcache_core.sv
F/home/usuario/github/PU-RISCV/rtl/verilog/core/cache/riscv_dcache_core.sv
!i122 1247
L0 45 955
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
R9
R10
R11
vriscv_dext
R1
R2
!i10b 1
!s100 9NW>BaT71fZ:RHmhJd^Sh2
R3
IokYmLU3HLF5^[b5HZh^1o1
R4
S1
R0
R5
8/home/usuario/github/PU-RISCV/rtl/verilog/core/cache/riscv_dext.sv
F/home/usuario/github/PU-RISCV/rtl/verilog/core/cache/riscv_dext.sv
!i122 1247
L0 45 120
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
R9
R10
R11
vriscv_div
R1
R2
!i10b 1
!s100 O<h1UH<beUZ314E[>KA[53
R3
Ic?LhcVaEX5ld=SEM8?]G;1
R4
S1
R0
R5
8/home/usuario/github/PU-RISCV/rtl/verilog/core/execute/riscv_div.sv
F/home/usuario/github/PU-RISCV/rtl/verilog/core/execute/riscv_div.sv
!i122 1247
L0 45 346
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
R9
R10
R11
vriscv_dmem_ctrl
R1
R12
!i10b 1
!s100 SoLTjZ64PkO;@z^?L5QDB1
R3
I2IT=m2f<BU3Q7<bK7@aET1
R4
S1
R0
R5
8/home/usuario/github/PU-RISCV/rtl/verilog/core/memory/riscv_dmem_ctrl.sv
F/home/usuario/github/PU-RISCV/rtl/verilog/core/memory/riscv_dmem_ctrl.sv
!i122 1247
L0 45 496
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
R9
R10
R11
vriscv_du
R1
R12
!i10b 1
!s100 BEPbEA2LK^ik11nEFzLfh2
R3
I?11;5?ALnE4z:ZMf3d9m[1
R4
S1
R0
R5
8/home/usuario/github/PU-RISCV/rtl/verilog/core/riscv_du.sv
F/home/usuario/github/PU-RISCV/rtl/verilog/core/riscv_du.sv
!i122 1247
L0 45 378
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
R9
R10
R11
vriscv_execution
R1
R12
!i10b 1
!s100 AKLmXWl4m1VnfLOdNaCB82
R3
I91iS]6FMOj;^5IW2zFi3<2
R4
S1
R0
R5
8/home/usuario/github/PU-RISCV/rtl/verilog/core/execute/riscv_execution.sv
F/home/usuario/github/PU-RISCV/rtl/verilog/core/execute/riscv_execution.sv
!i122 1247
L0 45 326
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
R9
R10
R11
vriscv_htif
R1
R12
!i10b 1
!s100 khi7dM92[mB=B=8i5O4?^1
R3
ITkNnh9]>DeQYN=h^COAz71
R4
S1
R0
R5
8/home/usuario/github/PU-RISCV/bench/verilog/tests/riscv_htif.sv
F/home/usuario/github/PU-RISCV/bench/verilog/tests/riscv_htif.sv
!i122 1247
L0 45 63
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
R9
R10
R11
vriscv_icache_core
R1
R2
!i10b 1
!s100 jkFO=:DmWOTHG7zzZWROA3
R3
IH[WAec;i8_;_HFXLnNbC=1
R4
S1
R0
R5
8/home/usuario/github/PU-RISCV/rtl/verilog/core/cache/riscv_icache_core.sv
F/home/usuario/github/PU-RISCV/rtl/verilog/core/cache/riscv_icache_core.sv
!i122 1247
L0 45 667
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
R9
R10
R11
vriscv_id
R1
R2
!i10b 1
!s100 =N9ng8TE8T<A44SW1SKhU1
R3
IE8>;]3Xn;C?K8@Q2MEDc41
R4
S1
R0
R5
8/home/usuario/github/PU-RISCV/rtl/verilog/core/decode/riscv_id.sv
F/home/usuario/github/PU-RISCV/rtl/verilog/core/decode/riscv_id.sv
!i122 1247
L0 45 924
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
R9
R10
R11
vriscv_if
R1
R12
!i10b 1
!s100 hM:C1NK?2]G0T]HVWL4ZC1
R3
IBPYC2M>L8KU9EdcSn?5AO2
R4
S1
R0
R5
8/home/usuario/github/PU-RISCV/rtl/verilog/core/fetch/riscv_if.sv
F/home/usuario/github/PU-RISCV/rtl/verilog/core/fetch/riscv_if.sv
!i122 1247
R14
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
R9
R10
R11
vriscv_imem_ctrl
R1
R12
!i10b 1
!s100 FWMT^3<8fbCMj@PgA@<lP1
R3
Ij^zE]3jJgC;Z:GI71U9]M2
R4
S1
R0
R5
8/home/usuario/github/PU-RISCV/rtl/verilog/core/memory/riscv_imem_ctrl.sv
F/home/usuario/github/PU-RISCV/rtl/verilog/core/memory/riscv_imem_ctrl.sv
!i122 1247
L0 45 591
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
R9
R10
R11
vriscv_lsu
R1
R12
!i10b 1
!s100 NBAz?i46Rk@Kof>CM28QA2
R3
I_5z[R5H:^z8ON8[^FYWM?2
R4
S1
R0
R5
8/home/usuario/github/PU-RISCV/rtl/verilog/core/execute/riscv_lsu.sv
F/home/usuario/github/PU-RISCV/rtl/verilog/core/execute/riscv_lsu.sv
!i122 1247
L0 45 266
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
R9
R10
R11
vriscv_membuf
R1
R12
!i10b 1
!s100 cMP91<FmVNX@[087W]0le0
R3
IG4>bUITG?bZ7IK_Eh9eLn2
R4
S1
R0
R5
8/home/usuario/github/PU-RISCV/rtl/verilog/core/memory/riscv_membuf.sv
F/home/usuario/github/PU-RISCV/rtl/verilog/core/memory/riscv_membuf.sv
!i122 1247
L0 45 81
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
R9
R10
R11
vriscv_memmisaligned
R1
R12
!i10b 1
!s100 j^9akS4@f<o@PhU9GCLF30
R3
IQ>Dg3H:RV?7EcVIjg3hn20
R4
S1
R0
R5
8/home/usuario/github/PU-RISCV/rtl/verilog/core/memory/riscv_memmisaligned.sv
F/home/usuario/github/PU-RISCV/rtl/verilog/core/memory/riscv_memmisaligned.sv
!i122 1247
L0 45 45
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
R9
R10
R11
vriscv_memory
R1
R12
!i10b 1
!s100 9T7NI9[Ti3A<TRUV`oB@[1
R3
INN98o;Cb0c?3>QXdP^YgJ2
R4
S1
R0
R5
8/home/usuario/github/PU-RISCV/rtl/verilog/core/riscv_memory.sv
F/home/usuario/github/PU-RISCV/rtl/verilog/core/riscv_memory.sv
!i122 1247
L0 45 74
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
R9
R10
R11
vriscv_memory_model_ahb3
R1
R12
!i10b 1
!s100 CHOBIj]QQDhfeN2Uo7d?43
R3
IXa[^>hJ5boS4e=?293Aj=1
R4
S1
R0
R5
8/home/usuario/github/PU-RISCV/bench/verilog/tests/riscv_memory_model_ahb3.sv
F/home/usuario/github/PU-RISCV/bench/verilog/tests/riscv_memory_model_ahb3.sv
!i122 1247
L0 45 289
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
R9
R10
R11
vriscv_mmio_if_ahb3
R1
R12
!i10b 1
!s100 =gma^z;Rj7cb<MX90N>AX2
R3
I5dJYC6;:A;E3z7MdL@GQ83
R4
S1
R0
R5
8/home/usuario/github/PU-RISCV/bench/verilog/tests/riscv_mmio_if_ahb3.sv
F/home/usuario/github/PU-RISCV/bench/verilog/tests/riscv_mmio_if_ahb3.sv
!i122 1247
L0 45 114
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
R9
R10
R11
vriscv_mmu
R1
R12
!i10b 1
!s100 jV>ed_:NiRDD4Z6JQ:kX22
R3
I?DhPbOYK42K?U@dTgc:?<0
R4
S1
R0
R5
8/home/usuario/github/PU-RISCV/rtl/verilog/core/memory/riscv_mmu.sv
F/home/usuario/github/PU-RISCV/rtl/verilog/core/memory/riscv_mmu.sv
!i122 1247
L0 45 71
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
R9
R10
R11
vriscv_mul
R1
R12
!i10b 1
!s100 8B0n3zaTF8K9185`G8]7i0
R3
IZC2AP_L1LESeCJIRm=]ii1
R4
S1
R0
R5
8/home/usuario/github/PU-RISCV/rtl/verilog/core/execute/riscv_mul.sv
F/home/usuario/github/PU-RISCV/rtl/verilog/core/execute/riscv_mul.sv
!i122 1247
L0 45 311
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
R9
R10
R11
vriscv_mux
R1
R12
!i10b 1
!s100 VYAT>OX8F1bPf=7[?QO<92
R3
IQ]D=o<Dam0C4n1gn;hoXi2
R4
S1
R0
R5
8/home/usuario/github/PU-RISCV/rtl/verilog/core/memory/riscv_mux.sv
F/home/usuario/github/PU-RISCV/rtl/verilog/core/memory/riscv_mux.sv
!i122 1247
L0 45 204
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
R9
R10
R11
vriscv_noicache_core
R1
R2
!i10b 1
!s100 =Y_M2]7X1:MTdj988H4]Z3
R3
IV<o9omKVlmo>gSgo?M6S_1
R4
S1
R0
R5
8/home/usuario/github/PU-RISCV/rtl/verilog/core/cache/riscv_noicache_core.sv
F/home/usuario/github/PU-RISCV/rtl/verilog/core/cache/riscv_noicache_core.sv
!i122 1247
L0 45 213
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
R9
R10
R11
vriscv_pmachk
R1
R12
!i10b 1
!s100 c52A@KLZn]EG3d2ce5P0z1
R3
IQfl]B2GFDIdkUK`mR4I`[0
R4
S1
R0
R5
8/home/usuario/github/PU-RISCV/rtl/verilog/core/memory/riscv_pmachk.sv
F/home/usuario/github/PU-RISCV/rtl/verilog/core/memory/riscv_pmachk.sv
!i122 1247
L0 45 246
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
R9
R10
R11
vriscv_pmpchk
R1
R12
!i10b 1
!s100 f9bE7c6ODBbI[`mMz5=1i2
R3
IZN[cnW0QU95g@@UL;XlR[2
R4
S1
R0
R5
8/home/usuario/github/PU-RISCV/rtl/verilog/core/memory/riscv_pmpchk.sv
F/home/usuario/github/PU-RISCV/rtl/verilog/core/memory/riscv_pmpchk.sv
!i122 1247
L0 45 227
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
R9
R10
R11
vriscv_pu_ahb3
R1
R12
!i10b 1
!s100 5mb`3^k1f:g`QdUd6:SCA2
R3
IDFkPfV;fP>kcITgTTUTji2
R4
S1
R0
R5
8/home/usuario/github/PU-RISCV/rtl/verilog/pu/riscv_pu_ahb3.sv
F/home/usuario/github/PU-RISCV/rtl/verilog/pu/riscv_pu_ahb3.sv
!i122 1247
L0 45 452
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
R9
R10
R11
vriscv_ram_1r1w
R1
R12
!i10b 1
!s100 TM2Wl31agW`fGRZ783UPM2
R3
IJQ^z<Q7EkJKK]6V=W:ZKA2
R4
S1
R0
R5
8/home/usuario/github/PU-RISCV/rtl/verilog/memory/riscv_ram_1r1w.sv
F/home/usuario/github/PU-RISCV/rtl/verilog/memory/riscv_ram_1r1w.sv
!i122 1247
L0 43 110
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
R9
R10
R11
vriscv_ram_1r1w_generic
R1
R12
!i10b 1
!s100 e_omWUOMElYLkeQTn7Z1]0
R3
IV21;zmAT0X6I[0^0@E3Hl3
R4
S1
R0
R5
8/home/usuario/github/PU-RISCV/rtl/verilog/memory/riscv_ram_1r1w_generic.sv
F/home/usuario/github/PU-RISCV/rtl/verilog/memory/riscv_ram_1r1w_generic.sv
!i122 1247
L0 43 57
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
R9
R10
R11
vriscv_ram_1rw
R1
R12
!i10b 1
!s100 W3o?Lnocb]C^Xc]e6[WX]0
R3
IYlj?nFWa0YZOEESA5dTcQ0
R4
S1
R0
R5
8/home/usuario/github/PU-RISCV/rtl/verilog/memory/riscv_ram_1rw.sv
F/home/usuario/github/PU-RISCV/rtl/verilog/memory/riscv_ram_1rw.sv
!i122 1247
L0 43 61
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
R9
R10
R11
vriscv_ram_1rw_generic
R1
R12
!i10b 1
!s100 M^lVdNQ0CndF9d9Hh;Sz]3
R3
Iz=EmZoYeK`Un69HNCUQNz0
R4
S1
R0
R5
8/home/usuario/github/PU-RISCV/rtl/verilog/memory/riscv_ram_1rw_generic.sv
F/home/usuario/github/PU-RISCV/rtl/verilog/memory/riscv_ram_1rw_generic.sv
!i122 1247
L0 43 53
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
R9
R10
R11
vriscv_ram_queue
R1
R12
!i10b 1
!s100 fP5Gi>QSLAVdgRA3eY[V72
R3
I<f6SdnX:mWH=HzO@HEWRT1
R4
S1
R0
R5
8/home/usuario/github/PU-RISCV/rtl/verilog/memory/riscv_ram_queue.sv
F/home/usuario/github/PU-RISCV/rtl/verilog/memory/riscv_ram_queue.sv
!i122 1247
L0 43 156
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
R9
R10
R11
vriscv_rf
R1
R12
!i10b 1
!s100 ff4gSS?KPgCB^NOcbofJE2
R3
IflA4DLCSoPU64>Q^XM8_m0
R4
S1
R0
R5
8/home/usuario/github/PU-RISCV/rtl/verilog/core/riscv_rf.sv
F/home/usuario/github/PU-RISCV/rtl/verilog/core/riscv_rf.sv
!i122 1247
L0 45 80
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
R9
R10
R11
vriscv_state
R1
R12
!i10b 1
!s100 G5e1<AH3dPOe?S?<[1NaZ1
R3
ILAfV4hTFjBN8C?zd_gjAc1
R4
S1
R0
R5
8/home/usuario/github/PU-RISCV/rtl/verilog/core/riscv_state.sv
F/home/usuario/github/PU-RISCV/rtl/verilog/core/riscv_state.sv
!i122 1247
L0 45 1445
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
R9
R10
R11
vriscv_testbench_ahb3
R1
R12
!i10b 1
!s100 jL73ZJ=5z6F0SFLii[^<?0
R3
IFNPF2dJVDUBJJ43nIhM660
R4
S1
R0
R5
8/home/usuario/github/PU-RISCV/bench/verilog/tests/riscv_testbench_ahb3.sv
F/home/usuario/github/PU-RISCV/bench/verilog/tests/riscv_testbench_ahb3.sv
!i122 1247
L0 45 356
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
R9
R10
R11
vriscv_wb
R1
R12
!i10b 1
!s100 K6SULKOJFRKOTD5iXfZUY0
R3
IGk12]GPNmIYV??7E32C[g1
R4
S1
R0
R5
8/home/usuario/github/PU-RISCV/rtl/verilog/core/riscv_wb.sv
F/home/usuario/github/PU-RISCV/rtl/verilog/core/riscv_wb.sv
!i122 1247
L0 45 210
R6
r1
!s85 0
31
R7
R13
R8
!i113 1
R9
R10
R11
