{"abstract":[{"text":"The architectures in the file.","type":"text"}],"schemaVersion":{"minor":3,"major":0,"patch":0},"primaryContentSections":[{"declarations":[{"tokens":[{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"architectures"},{"kind":"text","text":": ["},{"kind":"typeIdentifier","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Architecture","text":"Architecture","preciseIdentifier":"s:11VHDLParsing12ArchitectureV"},{"kind":"text","text":"]"}],"languages":["swift"],"platforms":["Linux"]}],"kind":"declarations"}],"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VHDLFile\/architectures"},"kind":"symbol","metadata":{"role":"symbol","title":"architectures","fragments":[{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"architectures"},{"kind":"text","text":": ["},{"kind":"typeIdentifier","text":"Architecture","preciseIdentifier":"s:11VHDLParsing12ArchitectureV"},{"kind":"text","text":"]"}],"roleHeading":"Instance Property","modules":[{"name":"VHDLParsing"}],"externalID":"s:11VHDLParsing8VHDLFileV13architecturesSayAA12ArchitectureVGvp","symbolKind":"property"},"sections":[],"variants":[{"paths":["\/documentation\/vhdlparsing\/vhdlfile\/architectures"],"traits":[{"interfaceLanguage":"swift"}]}],"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VHDLFile"]]},"references":{"doc://VHDLParsing/documentation/VHDLParsing/VHDLFile/architectures":{"kind":"symbol","abstract":[{"type":"text","text":"The architectures in the file."}],"role":"symbol","type":"topic","title":"architectures","fragments":[{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"architectures","kind":"identifier"},{"text":": [","kind":"text"},{"kind":"typeIdentifier","text":"Architecture","preciseIdentifier":"s:11VHDLParsing12ArchitectureV"},{"kind":"text","text":"]"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VHDLFile\/architectures","url":"\/documentation\/vhdlparsing\/vhdlfile\/architectures"},"doc://VHDLParsing/documentation/VHDLParsing/VHDLFile":{"role":"symbol","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"VHDLFile"}],"type":"topic","kind":"symbol","title":"VHDLFile","navigatorTitle":[{"kind":"identifier","text":"VHDLFile"}],"url":"\/documentation\/vhdlparsing\/vhdlfile","abstract":[{"text":"A file containing ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":" code.","type":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VHDLFile"},"doc://VHDLParsing/documentation/VHDLParsing/Architecture":{"kind":"symbol","abstract":[{"type":"text","text":"An architecture block in "},{"type":"codeVoice","code":"VHDL"},{"type":"text","text":"."}],"role":"symbol","navigatorTitle":[{"kind":"identifier","text":"Architecture"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Architecture","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"Architecture"}],"type":"topic","title":"Architecture","url":"\/documentation\/vhdlparsing\/architecture"},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"}}}