# 100-Days-RTL-challenge
# Day 01-2:1 MUX using behavioral Verilog
ğŸ”€ 2:1 Multiplexer â€“ Behavioral Verilog
This project implements a 2:1 multiplexer using behavioral modeling in Verilog. A multiplexer (MUX) selects one of two input signals (i1 or i2) based on a control signal (a) and routes it to the output (x).

ğŸ“ Files

mux2_1beh.v â€“ Verilog module for the 2:1 MUX

mux2_1_tb.v â€“ Testbench for simulation
