<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - ZynqBF_2t_ip_src_correlator_i.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
<SCRIPT type="text/javascript" language="JavaScript" src="slwebview.js"></SCRIPT>
<SCRIPT type="text/javascript" language="JavaScript" src="id_mapping.js"></SCRIPT>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../ZynqBF_2t_ip_src_correlator_i.vhd" target="rtwreport_document_frame" id="linkToText_plain">ZynqBF_2t_ip_src_correlator_i.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" id="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" id="3">    3   </a><span class="CT">-- File Name: hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_correlator_i.vhd</span>
</span><span><a class="LN" id="4">    4   </a><span class="CT">-- Created: 2019-02-11 10:11:27</span>
</span><span><a class="LN" id="5">    5   </a><span class="CT">-- </span>
</span><span><a class="LN" id="6">    6   </a><span class="CT">-- Generated by MATLAB 9.5 and HDL Coder 3.13</span>
</span><span><a class="LN" id="7">    7   </a><span class="CT">-- </span>
</span><span><a class="LN" id="8">    8   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="9">    9   </a>
</span><span><a class="LN" id="10">   10   </a>
</span><span><a class="LN" id="11">   11   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="12">   12   </a><span class="CT">-- </span>
</span><span><a class="LN" id="13">   13   </a><span class="CT">-- Module: ZynqBF_2t_ip_src_correlator_i</span>
</span><span><a class="LN" id="14">   14   </a><span class="CT">-- Source Path: ZynqBF_2tx_fpga/channel_estimator/peakdetect_ch1/correlator1/correlator_i</span>
</span><span><a class="LN" id="15">   15   </a><span class="CT">-- Hierarchy Level: 4</span>
</span><span><a class="LN" id="16">   16   </a><span class="CT">-- </span>
</span><span><a class="LN" id="17">   17   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="18">   18   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" id="19">   19   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" id="20">   20   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" id="21">   21   </a>
</span><span><a class="LN" id="22">   22   </a><span class="KW">ENTITY</span> ZynqBF_2t_ip_src_correlator_i <span class="KW">IS</span>
</span><span><a class="LN" id="23">   23   </a>  <span class="KW">PORT</span>( clk                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="24">   24   </a>        reset                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="25">   25   </a>        enb                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="26">   26   </a>        rx                                :   <span class="KW">IN</span>    std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="27">   27   </a>        gs                                :   <span class="KW">IN</span>    std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="28">   28   </a>        start                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="29">   29   </a>        vin                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="30">   30   </a>        dout                              :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="31">   31   </a>        vout                              :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" id="32">   32   </a>        );
</span><span><a class="LN" id="33">   33   </a><span class="KW">END</span> ZynqBF_2t_ip_src_correlator_i;
</span><span><a class="LN" id="34">   34   </a>
</span><span><a class="LN" id="35">   35   </a>
</span><span><a class="LN" id="36">   36   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> ZynqBF_2t_ip_src_correlator_i <span class="KW">IS</span>
</span><span><a class="LN" id="37">   37   </a>
</span><span><a class="LN" id="38">   38   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" id="39">   39   </a>  <span class="KW">SIGNAL</span> rx_signed                        : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="40">   40   </a>  <span class="KW">SIGNAL</span> Switch1_out1                     : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="41">   41   </a>  <span class="KW">SIGNAL</span> gs_signed                        : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="42">   42   </a>  <span class="KW">SIGNAL</span> Switch2_out1                     : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="43">   43   </a>  <span class="KW">SIGNAL</span> mulOutput                        : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En30</span>
</span><span><a class="LN" id="44">   44   </a>  <span class="KW">SIGNAL</span> Multiply_Add_out1                : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="45">   45   </a>  <span class="KW">SIGNAL</span> Delay1_out1                      : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="46">   46   </a>  <span class="KW">SIGNAL</span> Switch_out1                      : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="47">   47   </a>  <span class="KW">SIGNAL</span> HDL_Counter_out1                 : unsigned(6 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix7</span>
</span><span><a class="LN" id="48">   48   </a>  <span class="KW">SIGNAL</span> Compare_To_Constant1_out1        : std_logic;
</span><span><a class="LN" id="49">   49   </a>
</span><span><a class="LN" id="50">   50   </a>  <span class="KW">ATTRIBUTE</span> use_dsp48 : string;
</span><span><a class="LN" id="51">   51   </a>
</span><span><a class="LN" id="52">   52   </a>  <span class="KW">ATTRIBUTE</span> use_dsp48 <span class="KW">OF</span> mulOutput : <span class="KW">SIGNAL</span> <span class="KW">IS</span> <font color="#1122ff">&quot;yes&quot;</font>;
</span><span><a class="LN" id="53">   53   </a>
</span><span><a class="LN" id="54">   54   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" id="55">   55   </a>  rx_signed &lt;= signed(rx);
</span><span><a class="LN" id="56">   56   </a>
</span><span><a class="LN" id="57">   57   </a>
</span><span><a class="LN" id="58" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3501')" name="code2model">   58   </a>  Switch1_out1 &lt;= to_signed(16#0000#, 16) <span class="KW">WHEN</span> vin = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="59" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3501')" name="code2model">   59   </a>      rx_signed;
</span><span><a class="LN" id="60">   60   </a>
</span><span><a class="LN" id="61">   61   </a>  gs_signed &lt;= signed(gs);
</span><span><a class="LN" id="62">   62   </a>
</span><span><a class="LN" id="63">   63   </a>
</span><span><a class="LN" id="64" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3502')" name="code2model">   64   </a>  Switch2_out1 &lt;= to_signed(16#0000#, 16) <span class="KW">WHEN</span> vin = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="65" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3502')" name="code2model">   65   </a>      gs_signed;
</span><span><a class="LN" id="66">   66   </a>
</span><span><a class="LN" id="67" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3497')" name="code2model">   67   </a>  mulOutput &lt;= Switch1_out1 * Switch2_out1;
</span><span><a class="LN" id="68">   68   </a>
</span><span><a class="LN" id="69" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3499')" name="code2model">   69   </a>  Delay1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="70" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3499')" name="code2model">   70   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="71" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3499')" name="code2model">   71   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="72" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3499')" name="code2model">   72   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="73" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3499')" name="code2model">   73   </a>        Delay1_out1 &lt;= to_signed(0, 32);
</span><span><a class="LN" id="74" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3499')" name="code2model">   74   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="75" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3499')" name="code2model">   75   </a>        Delay1_out1 &lt;= Multiply_Add_out1;
</span><span><a class="LN" id="76" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3499')" name="code2model">   76   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="77" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3499')" name="code2model">   77   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="78" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3499')" name="code2model">   78   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay1_process;
</span><span><a class="LN" id="79">   79   </a>
</span><span><a class="LN" id="80">   80   </a>
</span><span><a class="LN" id="81">   81   </a>
</span><span><a class="LN" id="82" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3498')" name="code2model">   82   </a>  Switch_out1 &lt;= Delay1_out1 <span class="KW">WHEN</span> start = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="83" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3498')" name="code2model">   83   </a>      to_signed(0, 32);
</span><span><a class="LN" id="84">   84   </a>
</span><span><a class="LN" id="85" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3497')" name="code2model">   85   </a>  Multiply_Add_out1 &lt;= Switch_out1 + (resize(mulOutput(31 <span class="KW">DOWNTO</span> 14), 32));
</span><span><a class="LN" id="86">   86   </a>
</span><span><a class="LN" id="87">   87   </a>  dout &lt;= std_logic_vector(Multiply_Add_out1);
</span><span><a class="LN" id="88">   88   </a>
</span><span><a class="LN" id="89">   89   </a>  <span class="CT">-- Free running, Unsigned Counter</span>
</span><span><a class="LN" id="90">   90   </a>  <span class="CT">--  initial value   = 0</span>
</span><span><a class="LN" id="91">   91   </a>  <span class="CT">--  step value      = 1</span>
</span><span><a class="LN" id="92" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3354')" name="code2model">   92   </a>  HDL_Counter_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="93" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3354')" name="code2model">   93   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="94" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3354')" name="code2model">   94   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="95" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3354')" name="code2model">   95   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="96" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3354')" name="code2model">   96   </a>        HDL_Counter_out1 &lt;= to_unsigned(16#00#, 7);
</span><span><a class="LN" id="97" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3354')" name="code2model">   97   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="98" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3354')" name="code2model">   98   </a>        <span class="KW">IF</span> start = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="99" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3354')" name="code2model">   99   </a>          HDL_Counter_out1 &lt;= to_unsigned(16#00#, 7);
</span><span><a class="LN" id="100" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3354')" name="code2model">  100   </a>        <span class="KW">ELSIF</span> vin = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="101" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3354')" name="code2model">  101   </a>          HDL_Counter_out1 &lt;= HDL_Counter_out1 + to_unsigned(16#01#, 7);
</span><span><a class="LN" id="102" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3354')" name="code2model">  102   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="103" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3354')" name="code2model">  103   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="104" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3354')" name="code2model">  104   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="105" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3354')" name="code2model">  105   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> HDL_Counter_process;
</span><span><a class="LN" id="106">  106   </a>
</span><span><a class="LN" id="107">  107   </a>
</span><span><a class="LN" id="108">  108   </a>
</span><span><a class="LN" id="109" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3464')" name="code2model">  109   </a>  Compare_To_Constant1_out1 &lt;= '1' <span class="KW">WHEN</span> HDL_Counter_out1 = to_unsigned(16#3F#, 7) <span class="KW">ELSE</span>
</span><span><a class="LN" id="110" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3464')" name="code2model">  110   </a>      '0';
</span><span><a class="LN" id="111">  111   </a>
</span><span><a class="LN" id="112">  112   </a>  vout &lt;= Compare_To_Constant1_out1;
</span><span><a class="LN" id="113">  113   </a>
</span><span><a class="LN" id="114">  114   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" id="115">  115   </a>
</span><span><a class="LN" id="116">  116   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>
