#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Wed Apr 11 16:07:19 2018
# Process ID: 1392
# Current directory: C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_5/B/460M_Lab6/460M_Lab6.runs/synth_1
# Command line: vivado.exe -log PulseGen.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source PulseGen.tcl
# Log file: C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_5/B/460M_Lab6/460M_Lab6.runs/synth_1/PulseGen.vds
# Journal file: C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_5/B/460M_Lab6/460M_Lab6.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source PulseGen.tcl -notrace
Command: synth_design -top PulseGen -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7648 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 280.898 ; gain = 70.898
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PulseGen' [C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_5/B/460M_Lab6/460M_Lab6.srcs/sources_1/new/PulseGen.v:2]
INFO: [Synth 8-638] synthesizing module 'Fitbit' [C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_5/B/460M_Lab6/460M_Lab6.srcs/sources_1/imports/examples/Fitbit.v:2]
INFO: [Synth 8-638] synthesizing module 'clockDivider_1Hz' [C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_5/B/460M_Lab6/460M_Lab6.srcs/sources_1/imports/examples/EE 460M_Lab2_Starter_File.v:52]
INFO: [Synth 8-256] done synthesizing module 'clockDivider_1Hz' (1#1) [C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_5/B/460M_Lab6/460M_Lab6.srcs/sources_1/imports/examples/EE 460M_Lab2_Starter_File.v:52]
WARNING: [Synth 8-3848] Net seg in module/entity Fitbit does not have driver. [C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_5/B/460M_Lab6/460M_Lab6.srcs/sources_1/imports/examples/Fitbit.v:5]
WARNING: [Synth 8-3848] Net an in module/entity Fitbit does not have driver. [C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_5/B/460M_Lab6/460M_Lab6.srcs/sources_1/imports/examples/Fitbit.v:6]
INFO: [Synth 8-256] done synthesizing module 'Fitbit' (2#1) [C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_5/B/460M_Lab6/460M_Lab6.srcs/sources_1/imports/examples/Fitbit.v:2]
WARNING: [Synth 8-3848] Net step in module/entity PulseGen does not have driver. [C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_5/B/460M_Lab6/460M_Lab6.srcs/sources_1/new/PulseGen.v:9]
WARNING: [Synth 8-3848] Net reset in module/entity PulseGen does not have driver. [C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_5/B/460M_Lab6/460M_Lab6.srcs/sources_1/new/PulseGen.v:9]
INFO: [Synth 8-256] done synthesizing module 'PulseGen' (3#1) [C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_5/B/460M_Lab6/460M_Lab6.srcs/sources_1/new/PulseGen.v:2]
WARNING: [Synth 8-3331] design Fitbit has unconnected port seg[6]
WARNING: [Synth 8-3331] design Fitbit has unconnected port seg[5]
WARNING: [Synth 8-3331] design Fitbit has unconnected port seg[4]
WARNING: [Synth 8-3331] design Fitbit has unconnected port seg[3]
WARNING: [Synth 8-3331] design Fitbit has unconnected port seg[2]
WARNING: [Synth 8-3331] design Fitbit has unconnected port seg[1]
WARNING: [Synth 8-3331] design Fitbit has unconnected port seg[0]
WARNING: [Synth 8-3331] design Fitbit has unconnected port an[3]
WARNING: [Synth 8-3331] design Fitbit has unconnected port an[2]
WARNING: [Synth 8-3331] design Fitbit has unconnected port an[1]
WARNING: [Synth 8-3331] design Fitbit has unconnected port an[0]
WARNING: [Synth 8-3331] design PulseGen has unconnected port sw[3]
WARNING: [Synth 8-3331] design PulseGen has unconnected port sw[2]
WARNING: [Synth 8-3331] design PulseGen has unconnected port sw[1]
WARNING: [Synth 8-3331] design PulseGen has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 317.367 ; gain = 107.367
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin FB:step to constant 0 [C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_5/B/460M_Lab6/460M_Lab6.srcs/sources_1/new/PulseGen.v:12]
WARNING: [Synth 8-3295] tying undriven pin FB:reset to constant 0 [C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_5/B/460M_Lab6/460M_Lab6.srcs/sources_1/new/PulseGen.v:12]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 317.367 ; gain = 107.367
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_5/B/460M_Lab6/460M_Lab6.srcs/constrs_1/imports/460M-HDL-Design/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_5/B/460M_Lab6/460M_Lab6.srcs/constrs_1/imports/460M-HDL-Design/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_5/B/460M_Lab6/460M_Lab6.srcs/constrs_1/imports/460M-HDL-Design/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/PulseGen_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/PulseGen_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 607.551 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 607.551 ; gain = 397.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 607.551 ; gain = 397.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 607.551 ; gain = 397.551
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "slowClk1" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 607.551 ; gain = 397.551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clockDivider_1Hz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design PulseGen has unconnected port seg[6]
WARNING: [Synth 8-3331] design PulseGen has unconnected port seg[5]
WARNING: [Synth 8-3331] design PulseGen has unconnected port seg[4]
WARNING: [Synth 8-3331] design PulseGen has unconnected port seg[3]
WARNING: [Synth 8-3331] design PulseGen has unconnected port seg[2]
WARNING: [Synth 8-3331] design PulseGen has unconnected port seg[1]
WARNING: [Synth 8-3331] design PulseGen has unconnected port seg[0]
WARNING: [Synth 8-3331] design PulseGen has unconnected port an[3]
WARNING: [Synth 8-3331] design PulseGen has unconnected port an[2]
WARNING: [Synth 8-3331] design PulseGen has unconnected port an[1]
WARNING: [Synth 8-3331] design PulseGen has unconnected port an[0]
WARNING: [Synth 8-3331] design PulseGen has unconnected port sw[3]
WARNING: [Synth 8-3331] design PulseGen has unconnected port sw[2]
WARNING: [Synth 8-3331] design PulseGen has unconnected port sw[1]
WARNING: [Synth 8-3331] design PulseGen has unconnected port sw[0]
WARNING: [Synth 8-3331] design PulseGen has unconnected port clk
WARNING: [Synth 8-3332] Sequential element (FB/step_count_reg[0]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/step_count_reg[1]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/step_count_reg[2]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/step_count_reg[3]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/step_count_reg[4]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/step_count_reg[5]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/step_count_reg[6]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/step_count_reg[7]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/step_count_reg[8]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/step_count_reg[9]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/step_count_reg[10]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/step_count_reg[11]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/step_count_reg[12]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/step_count_reg[13]) is unused and will be removed from module PulseGen.
WARNING: [Synth 8-3332] Sequential element (FB/step_count_reg[14]) is unused and will be removed from module PulseGen.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 607.551 ; gain = 397.551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 607.551 ; gain = 397.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 607.551 ; gain = 397.551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 607.551 ; gain = 397.551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 607.551 ; gain = 397.551
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 607.551 ; gain = 397.551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 607.551 ; gain = 397.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 607.551 ; gain = 397.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 607.551 ; gain = 397.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 607.551 ; gain = 397.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |OBUF  |     1|
|2     |OBUFT |    11|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    12|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 607.551 ; gain = 397.551
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 31 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 607.551 ; gain = 107.367
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 607.551 ; gain = 397.551
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 52 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 607.551 ; gain = 397.551
INFO: [Common 17-1381] The checkpoint 'C:/Users/erick/Documents/GitHub/460M-HDL-Design/project_5/B/460M_Lab6/460M_Lab6.runs/synth_1/PulseGen.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 607.551 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Apr 11 16:07:47 2018...
