digraph "CFG for '_Z13gpu_mix24_2_2PhjPiS0_i' function" {
	label="CFG for '_Z13gpu_mix24_2_2PhjPiS0_i' function";

	Node0x44fa6a0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%5:\l  %6 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %7 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %8 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %9 = getelementptr i8, i8 addrspace(4)* %8, i64 4\l  %10 = bitcast i8 addrspace(4)* %9 to i16 addrspace(4)*\l  %11 = load i16, i16 addrspace(4)* %10, align 4, !range !5, !invariant.load !6\l  %12 = zext i16 %11 to i32\l  %13 = mul i32 %7, %12\l  %14 = add i32 %13, %6\l  %15 = icmp slt i32 %14, %4\l  br i1 %15, label %16, label %57\l|{<s0>T|<s1>F}}"];
	Node0x44fa6a0:s0 -> Node0x44fc570;
	Node0x44fa6a0:s1 -> Node0x44fc600;
	Node0x44fc570 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%16:\l16:                                               \l  %17 = mul nsw i32 %14, 3\l  %18 = sext i32 %17 to i64\l  %19 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %18\l  %20 = mul i32 %1, 3\l  %21 = add i32 %20, -3\l  %22 = mul i32 %14, %21\l  %23 = zext i32 %22 to i64\l  %24 = getelementptr inbounds i8, i8 addrspace(1)* %19, i64 %23\l  %25 = load i8, i8 addrspace(1)* %24, align 1, !tbaa !7, !amdgpu.noclobber !6\l  %26 = zext i8 %25 to i32\l  %27 = shl nuw nsw i32 %26, 16\l  %28 = getelementptr inbounds i8, i8 addrspace(1)* %24, i64 1\l  %29 = load i8, i8 addrspace(1)* %28, align 1, !tbaa !7, !amdgpu.noclobber !6\l  %30 = zext i8 %29 to i32\l  %31 = shl nuw nsw i32 %30, 8\l  %32 = or i32 %31, %27\l  %33 = getelementptr inbounds i8, i8 addrspace(1)* %24, i64 2\l  %34 = load i8, i8 addrspace(1)* %33, align 1, !tbaa !7, !amdgpu.noclobber !6\l  %35 = zext i8 %34 to i32\l  %36 = or i32 %32, %35\l  %37 = shl nuw i32 %36, 8\l  %38 = ashr exact i32 %37, 8\l  %39 = sext i32 %14 to i64\l  %40 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %39\l  store i32 %38, i32 addrspace(1)* %40, align 4, !tbaa !10\l  %41 = getelementptr inbounds i8, i8 addrspace(1)* %24, i64 3\l  %42 = load i8, i8 addrspace(1)* %41, align 1, !tbaa !7\l  %43 = zext i8 %42 to i32\l  %44 = shl nuw nsw i32 %43, 16\l  %45 = getelementptr inbounds i8, i8 addrspace(1)* %41, i64 1\l  %46 = load i8, i8 addrspace(1)* %45, align 1, !tbaa !7\l  %47 = zext i8 %46 to i32\l  %48 = shl nuw nsw i32 %47, 8\l  %49 = or i32 %48, %44\l  %50 = getelementptr inbounds i8, i8 addrspace(1)* %41, i64 2\l  %51 = load i8, i8 addrspace(1)* %50, align 1, !tbaa !7\l  %52 = zext i8 %51 to i32\l  %53 = or i32 %49, %52\l  %54 = shl nuw i32 %53, 8\l  %55 = ashr exact i32 %54, 8\l  %56 = getelementptr inbounds i32, i32 addrspace(1)* %3, i64 %39\l  store i32 %55, i32 addrspace(1)* %56, align 4, !tbaa !10\l  br label %57\l}"];
	Node0x44fc570 -> Node0x44fc600;
	Node0x44fc600 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%57:\l57:                                               \l  ret void\l}"];
}
