INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NKU/lesson/class file/junior1/architecture/architecture experiment/pipeline/pipeline.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NKU/lesson/class file/junior1/architecture/architecture experiment/pipeline/pipeline.srcs/sources_1/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NKU/lesson/class file/junior1/architecture/architecture experiment/pipeline/pipeline.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NKU/lesson/class file/junior1/architecture/architecture experiment/pipeline/pipeline.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NKU/lesson/class file/junior1/architecture/architecture experiment/pipeline/pipeline.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NKU/lesson/class file/junior1/architecture/architecture experiment/pipeline/pipeline.srcs/sources_1/new/exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NKU/lesson/class file/junior1/architecture/architecture experiment/pipeline/pipeline.srcs/sources_1/new/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NKU/lesson/class file/junior1/architecture/architecture experiment/pipeline/pipeline.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NKU/lesson/class file/junior1/architecture/architecture experiment/pipeline/pipeline.srcs/sources_1/new/multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
WARNING: [VRFC 10-3380] identifier 'multiplier' is used before its declaration [E:/NKU/lesson/class file/junior1/architecture/architecture experiment/pipeline/pipeline.srcs/sources_1/new/multiply.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NKU/lesson/class file/junior1/architecture/architecture experiment/pipeline/pipeline.srcs/sources_1/new/pipeline_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_cpu
WARNING: [VRFC 10-3380] identifier 'IF_over' is used before its declaration [E:/NKU/lesson/class file/junior1/architecture/architecture experiment/pipeline/pipeline.srcs/sources_1/new/pipeline_cpu.v:48]
WARNING: [VRFC 10-3380] identifier 'EXE_over' is used before its declaration [E:/NKU/lesson/class file/junior1/architecture/architecture experiment/pipeline/pipeline.srcs/sources_1/new/pipeline_cpu.v:49]
WARNING: [VRFC 10-3380] identifier 'inst' is used before its declaration [E:/NKU/lesson/class file/junior1/architecture/architecture experiment/pipeline/pipeline.srcs/sources_1/new/pipeline_cpu.v:51]
WARNING: [VRFC 10-3380] identifier 'inst_addr' is used before its declaration [E:/NKU/lesson/class file/junior1/architecture/architecture experiment/pipeline/pipeline.srcs/sources_1/new/pipeline_cpu.v:52]
WARNING: [VRFC 10-3380] identifier 'next_fetch' is used before its declaration [E:/NKU/lesson/class file/junior1/architecture/architecture experiment/pipeline/pipeline.srcs/sources_1/new/pipeline_cpu.v:53]
WARNING: [VRFC 10-3380] identifier 'IF_ID_bus' is used before its declaration [E:/NKU/lesson/class file/junior1/architecture/architecture experiment/pipeline/pipeline.srcs/sources_1/new/pipeline_cpu.v:55]
WARNING: [VRFC 10-3380] identifier 'ID_EXE_bus' is used before its declaration [E:/NKU/lesson/class file/junior1/architecture/architecture experiment/pipeline/pipeline.srcs/sources_1/new/pipeline_cpu.v:56]
WARNING: [VRFC 10-3380] identifier 'EXE_MEM_bus' is used before its declaration [E:/NKU/lesson/class file/junior1/architecture/architecture experiment/pipeline/pipeline.srcs/sources_1/new/pipeline_cpu.v:57]
WARNING: [VRFC 10-3380] identifier 'MEM_WB_bus' is used before its declaration [E:/NKU/lesson/class file/junior1/architecture/architecture experiment/pipeline/pipeline.srcs/sources_1/new/pipeline_cpu.v:58]
WARNING: [VRFC 10-3380] identifier 'IF_ID_bus_r' is used before its declaration [E:/NKU/lesson/class file/junior1/architecture/architecture experiment/pipeline/pipeline.srcs/sources_1/new/pipeline_cpu.v:61]
WARNING: [VRFC 10-3380] identifier 'ID_EXE_bus_r' is used before its declaration [E:/NKU/lesson/class file/junior1/architecture/architecture experiment/pipeline/pipeline.srcs/sources_1/new/pipeline_cpu.v:62]
WARNING: [VRFC 10-3380] identifier 'EXE_MEM_bus_r' is used before its declaration [E:/NKU/lesson/class file/junior1/architecture/architecture experiment/pipeline/pipeline.srcs/sources_1/new/pipeline_cpu.v:63]
WARNING: [VRFC 10-3380] identifier 'MEM_WB_bus_r' is used before its declaration [E:/NKU/lesson/class file/junior1/architecture/architecture experiment/pipeline/pipeline.srcs/sources_1/new/pipeline_cpu.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NKU/lesson/class file/junior1/architecture/architecture experiment/pipeline/pipeline.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NKU/lesson/class file/junior1/architecture/architecture experiment/pipeline/pipeline.srcs/sources_1/new/wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NKU/lesson/class file/junior1/architecture/architecture experiment/pipeline/pipeline.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
