

================================================================
== Vitis HLS Report for 'infer'
================================================================
* Date:           Fri Dec 22 00:43:56 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.036 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  4054532|  4054532|  48.800 ms|  48.800 ms|  4054533|  4054533|     none|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_197_1                 |      581|      581|         7|          1|          1|   576|       yes|
        |- VITIS_LOOP_31_1_VITIS_LOOP_33_2  |      587|      587|        13|          1|          1|   576|       yes|
        |- VITIS_LOOP_22_1                  |       64|       64|         1|          1|          1|    64|       yes|
        |- VITIS_LOOP_157_1                 |     9216|     9216|       144|          -|          -|    64|        no|
        | + VITIS_LOOP_159_2                |      140|      140|        17|          4|          1|    32|       yes|
        |- VITIS_LOOP_22_1                  |       32|       32|         1|          1|          1|    32|       yes|
        |- VITIS_LOOP_157_1                 |     8704|     8704|       272|          -|          -|    32|        no|
        | + VITIS_LOOP_159_2                |      268|      268|        17|          4|          1|    64|       yes|
        |- VITIS_LOOP_22_1                  |       16|       16|         1|          1|          1|    16|       yes|
        |- VITIS_LOOP_157_1                 |     2304|     2304|       144|          -|          -|    16|        no|
        | + VITIS_LOOP_159_2                |      140|      140|        17|          4|          1|    32|       yes|
        |- VITIS_LOOP_22_1                  |        4|        4|         1|          1|          1|     4|       yes|
        |- VITIS_LOOP_298_2                 |        4|        4|         2|          1|          1|     4|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7
  * Pipeline-1: initiation interval (II) = 1, depth = 13
  * Pipeline-2: initiation interval (II) = 1, depth = 1
  * Pipeline-3: initiation interval (II) = 4, depth = 17
  * Pipeline-4: initiation interval (II) = 1, depth = 1
  * Pipeline-5: initiation interval (II) = 4, depth = 17
  * Pipeline-6: initiation interval (II) = 1, depth = 1
  * Pipeline-7: initiation interval (II) = 4, depth = 17
  * Pipeline-8: initiation interval (II) = 1, depth = 1
  * Pipeline-9: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 108
* Pipeline : 10
  Pipeline-0 : II = 1, D = 7, States = { 2 3 4 5 6 7 8 }
  Pipeline-1 : II = 1, D = 13, States = { 10 11 12 13 14 15 16 17 18 19 20 21 22 }
  Pipeline-2 : II = 1, D = 1, States = { 37 }
  Pipeline-3 : II = 4, D = 17, States = { 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 }
  Pipeline-4 : II = 1, D = 1, States = { 59 }
  Pipeline-5 : II = 4, D = 17, States = { 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 }
  Pipeline-6 : II = 1, D = 1, States = { 81 }
  Pipeline-7 : II = 4, D = 17, States = { 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 }
  Pipeline-8 : II = 1, D = 1, States = { 103 }
  Pipeline-9 : II = 1, D = 2, States = { 106 107 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 9 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 2 
9 --> 10 
10 --> 23 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 10 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 37 
38 --> 39 
39 --> 40 59 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 58 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 41 
58 --> 39 
59 --> 60 59 
60 --> 61 
61 --> 62 81 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 80 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 63 
80 --> 61 
81 --> 82 81 
82 --> 83 
83 --> 84 103 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 102 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 85 
102 --> 83 
103 --> 104 103 
104 --> 105 
105 --> 106 
106 --> 108 107 
107 --> 106 
108 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4"   --->   Operation 109 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %infer_input_V, void @empty_6, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %infer_input_V"   --->   Operation 111 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %infer_output_V, void @empty_6, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %infer_output_V"   --->   Operation 113 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%image_input = alloca i64 1" [../src/hls/cnn.cpp:195]   --->   Operation 114 'alloca' 'image_input' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%layer_2_output = alloca i64 1" [../src/hls/cnn.cpp:208]   --->   Operation 115 'alloca' 'layer_2_output' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%layer_3_output = alloca i64 1" [../src/hls/cnn.cpp:219]   --->   Operation 116 'alloca' 'layer_3_output' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%layer_4_output = alloca i64 1" [../src/hls/cnn.cpp:227]   --->   Operation 117 'alloca' 'layer_4_output' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%layer_5_output = alloca i64 1" [../src/hls/cnn.cpp:237]   --->   Operation 118 'alloca' 'layer_5_output' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%layer_6_output = alloca i64 1" [../src/hls/cnn.cpp:244]   --->   Operation 119 'alloca' 'layer_6_output' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%layer_7_output = alloca i64 1" [../src/hls/cnn.cpp:254]   --->   Operation 120 'alloca' 'layer_7_output' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%layer_9_output = alloca i64 1" [../src/hls/cnn.cpp:265]   --->   Operation 121 'alloca' 'layer_9_output' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%layer_10_output = alloca i64 1" [../src/hls/cnn.cpp:273]   --->   Operation 122 'alloca' 'layer_10_output' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%layer_11_output = alloca i64 1" [../src/hls/cnn.cpp:282]   --->   Operation 123 'alloca' 'layer_11_output' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 124 [1/1] (0.48ns)   --->   "%br_ln197 = br void" [../src/hls/cnn.cpp:197]   --->   Operation 124 'br' 'br_ln197' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 0.93>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%i = phi i10 %add_ln197, void %.split14, i10 0, void" [../src/hls/cnn.cpp:197]   --->   Operation 125 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.93ns)   --->   "%add_ln197 = add i10 %i, i10 1" [../src/hls/cnn.cpp:197]   --->   Operation 126 'add' 'add_ln197' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 127 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.85ns)   --->   "%icmp_ln197 = icmp_eq  i10 %i, i10 576" [../src/hls/cnn.cpp:197]   --->   Operation 128 'icmp' 'icmp_ln197' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 576, i64 576, i64 576"   --->   Operation 129 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln197 = br i1 %icmp_ln197, void %.split14, void %.preheader.preheader.preheader" [../src/hls/cnn.cpp:197]   --->   Operation 130 'br' 'br_ln197' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.75>
ST_3 : Operation 131 [1/1] (1.75ns)   --->   "%single_pixel = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %infer_input_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 131 'read' 'single_pixel' <Predicate = (!icmp_ln197)> <Delay = 1.75> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 4 <SV = 3> <Delay = 6.67>
ST_4 : Operation 132 [4/4] (6.67ns)   --->   "%conv = sitofp i32 %single_pixel" [../src/hls/cnn.cpp:200]   --->   Operation 132 'sitofp' 'conv' <Predicate = (!icmp_ln197)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.67>
ST_5 : Operation 133 [3/4] (6.67ns)   --->   "%conv = sitofp i32 %single_pixel" [../src/hls/cnn.cpp:200]   --->   Operation 133 'sitofp' 'conv' <Predicate = (!icmp_ln197)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.67>
ST_6 : Operation 134 [2/4] (6.67ns)   --->   "%conv = sitofp i32 %single_pixel" [../src/hls/cnn.cpp:200]   --->   Operation 134 'sitofp' 'conv' <Predicate = (!icmp_ln197)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.67>
ST_7 : Operation 135 [1/4] (6.67ns)   --->   "%conv = sitofp i32 %single_pixel" [../src/hls/cnn.cpp:200]   --->   Operation 135 'sitofp' 'conv' <Predicate = (!icmp_ln197)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.35>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%i_cast = zext i10 %i" [../src/hls/cnn.cpp:197]   --->   Operation 136 'zext' 'i_cast' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 137 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%image_input_addr = getelementptr i32 %image_input, i64 0, i64 %i_cast" [../src/hls/cnn.cpp:200]   --->   Operation 138 'getelementptr' 'image_input_addr' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (1.35ns)   --->   "%store_ln200 = store i32 %conv, i10 %image_input_addr" [../src/hls/cnn.cpp:200]   --->   Operation 139 'store' 'store_ln200' <Predicate = (!icmp_ln197)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 140 'br' 'br_ln0' <Predicate = (!icmp_ln197)> <Delay = 0.00>

State 9 <SV = 2> <Delay = 0.48>
ST_9 : Operation 141 [1/1] (0.48ns)   --->   "%br_ln31 = br void %.preheader.preheader" [../src/hls/cnn.cpp:31]   --->   Operation 141 'br' 'br_ln31' <Predicate = true> <Delay = 0.48>

State 10 <SV = 3> <Delay = 4.09>
ST_10 : Operation 142 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 %add_ln31, void %.preheader, i10 0, void %.preheader.preheader.preheader" [../src/hls/cnn.cpp:31]   --->   Operation 142 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 143 [1/1] (0.00ns)   --->   "%i_2 = phi i5 %select_ln31_2, void %.preheader, i5 0, void %.preheader.preheader.preheader" [../src/hls/cnn.cpp:31]   --->   Operation 143 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%ii = phi i5 %add_ln33, void %.preheader, i5 0, void %.preheader.preheader.preheader" [../src/hls/cnn.cpp:33]   --->   Operation 144 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 145 [1/1] (0.93ns)   --->   "%add_ln31 = add i10 %indvar_flatten, i10 1" [../src/hls/cnn.cpp:31]   --->   Operation 145 'add' 'add_ln31' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 146 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %i_2, i5 0" [../src/hls/cnn.cpp:31]   --->   Operation 146 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 147 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %i_2, i3 0" [../src/hls/cnn.cpp:31]   --->   Operation 147 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "%p_shl22625_cast = zext i8 %p_shl1" [../src/hls/cnn.cpp:31]   --->   Operation 148 'zext' 'p_shl22625_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 149 [1/1] (0.93ns)   --->   "%empty_38 = sub i10 %p_shl, i10 %p_shl22625_cast" [../src/hls/cnn.cpp:31]   --->   Operation 149 'sub' 'empty_38' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 150 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 151 [1/1] (0.85ns)   --->   "%icmp_ln31 = icmp_eq  i10 %indvar_flatten, i10 576" [../src/hls/cnn.cpp:31]   --->   Operation 151 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %.preheader, void %_Z7rescalePKiPf.exit" [../src/hls/cnn.cpp:31]   --->   Operation 152 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 153 [1/1] (0.87ns)   --->   "%icmp_ln33 = icmp_eq  i5 %ii, i5 24" [../src/hls/cnn.cpp:33]   --->   Operation 153 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln31)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 154 [1/1] (0.48ns)   --->   "%select_ln31 = select i1 %icmp_ln33, i5 0, i5 %ii" [../src/hls/cnn.cpp:31]   --->   Operation 154 'select' 'select_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 155 [1/1] (0.87ns)   --->   "%add_ln31_1 = add i5 %i_2, i5 1" [../src/hls/cnn.cpp:31]   --->   Operation 155 'add' 'add_ln31_1' <Predicate = (!icmp_ln31)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "%p_shl_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %add_ln31_1, i5 0" [../src/hls/cnn.cpp:31]   --->   Operation 156 'bitconcatenate' 'p_shl_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%p_shl22625_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln31_1, i3 0" [../src/hls/cnn.cpp:31]   --->   Operation 157 'bitconcatenate' 'p_shl22625_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_10 : Operation 158 [1/1] (0.00ns)   --->   "%p_shl22625_cast_mid1 = zext i8 %p_shl22625_mid1" [../src/hls/cnn.cpp:31]   --->   Operation 158 'zext' 'p_shl22625_cast_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_10 : Operation 159 [1/1] (0.93ns)   --->   "%p_mid1 = sub i10 %p_shl_mid1, i10 %p_shl22625_cast_mid1" [../src/hls/cnn.cpp:31]   --->   Operation 159 'sub' 'p_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node empty_40)   --->   "%select_ln31_1 = select i1 %icmp_ln33, i10 %p_mid1, i10 %empty_38" [../src/hls/cnn.cpp:31]   --->   Operation 160 'select' 'select_ln31_1' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 161 [1/1] (0.48ns)   --->   "%select_ln31_2 = select i1 %icmp_ln33, i5 %add_ln31_1, i5 %i_2" [../src/hls/cnn.cpp:31]   --->   Operation 161 'select' 'select_ln31_2' <Predicate = (!icmp_ln31)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node empty_40)   --->   "%ii_cast = zext i5 %select_ln31" [../src/hls/cnn.cpp:31]   --->   Operation 162 'zext' 'ii_cast' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_10 : Operation 163 [1/1] (0.93ns) (out node of the LUT)   --->   "%empty_40 = add i10 %ii_cast, i10 %select_ln31_1" [../src/hls/cnn.cpp:31]   --->   Operation 163 'add' 'empty_40' <Predicate = (!icmp_ln31)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i10 %empty_40" [../src/hls/cnn.cpp:37]   --->   Operation 164 'zext' 'zext_ln37' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_10 : Operation 165 [1/1] (0.00ns)   --->   "%image_input_addr_1 = getelementptr i32 %image_input, i64 0, i64 %zext_ln37" [../src/hls/cnn.cpp:37]   --->   Operation 165 'getelementptr' 'image_input_addr_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_10 : Operation 166 [2/2] (1.35ns)   --->   "%image_input_load = load i10 %image_input_addr_1" [../src/hls/cnn.cpp:37]   --->   Operation 166 'load' 'image_input_load' <Predicate = (!icmp_ln31)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_10 : Operation 167 [1/1] (0.87ns)   --->   "%add_ln33 = add i5 %select_ln31, i5 1" [../src/hls/cnn.cpp:33]   --->   Operation 167 'add' 'add_ln33' <Predicate = (!icmp_ln31)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 4> <Delay = 1.35>
ST_11 : Operation 168 [1/2] (1.35ns)   --->   "%image_input_load = load i10 %image_input_addr_1" [../src/hls/cnn.cpp:37]   --->   Operation 168 'load' 'image_input_load' <Predicate = (!icmp_ln31)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>

State 12 <SV = 5> <Delay = 6.70>
ST_12 : Operation 169 [10/10] (6.70ns)   --->   "%conv12_i = fdiv i32 %image_input_load, i32 255" [../src/hls/cnn.cpp:37]   --->   Operation 169 'fdiv' 'conv12_i' <Predicate = (!icmp_ln31)> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 6> <Delay = 6.70>
ST_13 : Operation 170 [9/10] (6.70ns)   --->   "%conv12_i = fdiv i32 %image_input_load, i32 255" [../src/hls/cnn.cpp:37]   --->   Operation 170 'fdiv' 'conv12_i' <Predicate = (!icmp_ln31)> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 7> <Delay = 6.70>
ST_14 : Operation 171 [8/10] (6.70ns)   --->   "%conv12_i = fdiv i32 %image_input_load, i32 255" [../src/hls/cnn.cpp:37]   --->   Operation 171 'fdiv' 'conv12_i' <Predicate = (!icmp_ln31)> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 8> <Delay = 6.70>
ST_15 : Operation 172 [7/10] (6.70ns)   --->   "%conv12_i = fdiv i32 %image_input_load, i32 255" [../src/hls/cnn.cpp:37]   --->   Operation 172 'fdiv' 'conv12_i' <Predicate = (!icmp_ln31)> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 9> <Delay = 6.70>
ST_16 : Operation 173 [6/10] (6.70ns)   --->   "%conv12_i = fdiv i32 %image_input_load, i32 255" [../src/hls/cnn.cpp:37]   --->   Operation 173 'fdiv' 'conv12_i' <Predicate = (!icmp_ln31)> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 10> <Delay = 6.70>
ST_17 : Operation 174 [5/10] (6.70ns)   --->   "%conv12_i = fdiv i32 %image_input_load, i32 255" [../src/hls/cnn.cpp:37]   --->   Operation 174 'fdiv' 'conv12_i' <Predicate = (!icmp_ln31)> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 11> <Delay = 6.70>
ST_18 : Operation 175 [4/10] (6.70ns)   --->   "%conv12_i = fdiv i32 %image_input_load, i32 255" [../src/hls/cnn.cpp:37]   --->   Operation 175 'fdiv' 'conv12_i' <Predicate = (!icmp_ln31)> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 12> <Delay = 6.70>
ST_19 : Operation 176 [3/10] (6.70ns)   --->   "%conv12_i = fdiv i32 %image_input_load, i32 255" [../src/hls/cnn.cpp:37]   --->   Operation 176 'fdiv' 'conv12_i' <Predicate = (!icmp_ln31)> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 13> <Delay = 6.70>
ST_20 : Operation 177 [2/10] (6.70ns)   --->   "%conv12_i = fdiv i32 %image_input_load, i32 255" [../src/hls/cnn.cpp:37]   --->   Operation 177 'fdiv' 'conv12_i' <Predicate = (!icmp_ln31)> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 14> <Delay = 6.70>
ST_21 : Operation 178 [1/10] (6.70ns)   --->   "%conv12_i = fdiv i32 %image_input_load, i32 255" [../src/hls/cnn.cpp:37]   --->   Operation 178 'fdiv' 'conv12_i' <Predicate = (!icmp_ln31)> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 15> <Delay = 1.35>
ST_22 : Operation 179 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_31_1_VITIS_LOOP_33_2_str"   --->   Operation 179 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_22 : Operation 180 [1/1] (0.00ns)   --->   "%empty_39 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 576, i64 576, i64 576"   --->   Operation 180 'speclooptripcount' 'empty_39' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_22 : Operation 181 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 181 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_22 : Operation 182 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [../src/hls/cnn.cpp:33]   --->   Operation 182 'specloopname' 'specloopname_ln33' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_22 : Operation 183 [1/1] (1.35ns)   --->   "%store_ln37 = store i32 %conv12_i, i10 %image_input_addr_1" [../src/hls/cnn.cpp:37]   --->   Operation 183 'store' 'store_ln37' <Predicate = (!icmp_ln31)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_22 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 184 'br' 'br_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.00>

State 23 <SV = 4> <Delay = 0.00>
ST_23 : Operation 185 [2/2] (0.00ns)   --->   "%call_ln210 = call void @set3DFloatArray.5, i32 %layer_2_output" [../src/hls/cnn.cpp:210]   --->   Operation 185 'call' 'call_ln210' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 186 [2/2] (0.00ns)   --->   "%call_ln220 = call void @set3DFloatArray.4, i32 %layer_3_output" [../src/hls/cnn.cpp:220]   --->   Operation 186 'call' 'call_ln220' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 187 [2/2] (0.00ns)   --->   "%call_ln229 = call void @set3DFloatArray.3, i32 %layer_4_output" [../src/hls/cnn.cpp:229]   --->   Operation 187 'call' 'call_ln229' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 188 [2/2] (0.00ns)   --->   "%call_ln238 = call void @set3DFloatArray.2, i32 %layer_5_output" [../src/hls/cnn.cpp:238]   --->   Operation 188 'call' 'call_ln238' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 189 [2/2] (0.00ns)   --->   "%call_ln246 = call void @set3DFloatArray.1, i32 %layer_6_output" [../src/hls/cnn.cpp:246]   --->   Operation 189 'call' 'call_ln246' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 190 [2/2] (0.00ns)   --->   "%call_ln255 = call void @set3DFloatArray, i32 %layer_7_output" [../src/hls/cnn.cpp:255]   --->   Operation 190 'call' 'call_ln255' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 5> <Delay = 0.00>
ST_24 : Operation 191 [1/2] (0.00ns)   --->   "%call_ln210 = call void @set3DFloatArray.5, i32 %layer_2_output" [../src/hls/cnn.cpp:210]   --->   Operation 191 'call' 'call_ln210' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 192 [1/2] (0.00ns)   --->   "%call_ln220 = call void @set3DFloatArray.4, i32 %layer_3_output" [../src/hls/cnn.cpp:220]   --->   Operation 192 'call' 'call_ln220' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 193 [1/2] (0.00ns)   --->   "%call_ln229 = call void @set3DFloatArray.3, i32 %layer_4_output" [../src/hls/cnn.cpp:229]   --->   Operation 193 'call' 'call_ln229' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 194 [1/2] (0.00ns)   --->   "%call_ln238 = call void @set3DFloatArray.2, i32 %layer_5_output" [../src/hls/cnn.cpp:238]   --->   Operation 194 'call' 'call_ln238' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 195 [1/2] (0.00ns)   --->   "%call_ln246 = call void @set3DFloatArray.1, i32 %layer_6_output" [../src/hls/cnn.cpp:246]   --->   Operation 195 'call' 'call_ln246' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 196 [1/2] (0.00ns)   --->   "%call_ln255 = call void @set3DFloatArray, i32 %layer_7_output" [../src/hls/cnn.cpp:255]   --->   Operation 196 'call' 'call_ln255' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 6> <Delay = 0.00>
ST_25 : Operation 197 [2/2] (0.00ns)   --->   "%call_ln212 = call void @conv2d.2, i32 %image_input, i32 %layer_2_output, i32 %layer_2_weights, i32 %layer_2_bias" [../src/hls/cnn.cpp:212]   --->   Operation 197 'call' 'call_ln212' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 7> <Delay = 0.00>
ST_26 : Operation 198 [1/2] (0.00ns)   --->   "%call_ln212 = call void @conv2d.2, i32 %image_input, i32 %layer_2_output, i32 %layer_2_weights, i32 %layer_2_bias" [../src/hls/cnn.cpp:212]   --->   Operation 198 'call' 'call_ln212' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 8> <Delay = 0.00>
ST_27 : Operation 199 [2/2] (0.00ns)   --->   "%call_ln222 = call void @max_pooling2d.2, i32 %layer_2_output, i32 %layer_3_output" [../src/hls/cnn.cpp:222]   --->   Operation 199 'call' 'call_ln222' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 9> <Delay = 0.00>
ST_28 : Operation 200 [1/2] (0.00ns)   --->   "%call_ln222 = call void @max_pooling2d.2, i32 %layer_2_output, i32 %layer_3_output" [../src/hls/cnn.cpp:222]   --->   Operation 200 'call' 'call_ln222' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 10> <Delay = 0.00>
ST_29 : Operation 201 [2/2] (0.00ns)   --->   "%call_ln231 = call void @conv2d.1, i32 %layer_3_output, i32 %layer_4_output, i32 %layer_4_weights, i32 %layer_4_bias" [../src/hls/cnn.cpp:231]   --->   Operation 201 'call' 'call_ln231' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 11> <Delay = 0.00>
ST_30 : Operation 202 [1/2] (0.00ns)   --->   "%call_ln231 = call void @conv2d.1, i32 %layer_3_output, i32 %layer_4_output, i32 %layer_4_weights, i32 %layer_4_bias" [../src/hls/cnn.cpp:231]   --->   Operation 202 'call' 'call_ln231' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 12> <Delay = 0.00>
ST_31 : Operation 203 [2/2] (0.00ns)   --->   "%call_ln240 = call void @max_pooling2d.1, i32 %layer_4_output, i32 %layer_5_output" [../src/hls/cnn.cpp:240]   --->   Operation 203 'call' 'call_ln240' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 13> <Delay = 0.00>
ST_32 : Operation 204 [1/2] (0.00ns)   --->   "%call_ln240 = call void @max_pooling2d.1, i32 %layer_4_output, i32 %layer_5_output" [../src/hls/cnn.cpp:240]   --->   Operation 204 'call' 'call_ln240' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 14> <Delay = 0.00>
ST_33 : Operation 205 [2/2] (0.00ns)   --->   "%call_ln248 = call void @conv2d, i32 %layer_5_output, i32 %layer_6_output, i32 %layer_6_weights, i32 %layer_6_bias" [../src/hls/cnn.cpp:248]   --->   Operation 205 'call' 'call_ln248' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 15> <Delay = 0.00>
ST_34 : Operation 206 [1/2] (0.00ns)   --->   "%call_ln248 = call void @conv2d, i32 %layer_5_output, i32 %layer_6_output, i32 %layer_6_weights, i32 %layer_6_bias" [../src/hls/cnn.cpp:248]   --->   Operation 206 'call' 'call_ln248' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 16> <Delay = 0.00>
ST_35 : Operation 207 [2/2] (0.00ns)   --->   "%call_ln257 = call void @max_pooling2d, i32 %layer_6_output, i32 %layer_7_output" [../src/hls/cnn.cpp:257]   --->   Operation 207 'call' 'call_ln257' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 17> <Delay = 0.48>
ST_36 : Operation 208 [1/2] (0.00ns)   --->   "%call_ln257 = call void @max_pooling2d, i32 %layer_6_output, i32 %layer_7_output" [../src/hls/cnn.cpp:257]   --->   Operation 208 'call' 'call_ln257' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 209 [1/1] (0.48ns)   --->   "%br_ln22 = br void" [../src/hls/cnn.cpp:22]   --->   Operation 209 'br' 'br_ln22' <Predicate = true> <Delay = 0.48>

State 37 <SV = 18> <Delay = 2.21>
ST_37 : Operation 210 [1/1] (0.00ns)   --->   "%i_3 = phi i7 %add_ln22, void %.split8, i7 0, void %_Z7rescalePKiPf.exit" [../src/hls/cnn.cpp:22]   --->   Operation 210 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 211 [1/1] (0.89ns)   --->   "%add_ln22 = add i7 %i_3, i7 1" [../src/hls/cnn.cpp:22]   --->   Operation 211 'add' 'add_ln22' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 212 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 212 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 213 [1/1] (0.86ns)   --->   "%icmp_ln22 = icmp_eq  i7 %i_3, i7 64" [../src/hls/cnn.cpp:22]   --->   Operation 213 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 214 [1/1] (0.00ns)   --->   "%empty_41 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 214 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %.split8, void %_Z15set1DFloatArrayPKiPff.exit.preheader" [../src/hls/cnn.cpp:22]   --->   Operation 215 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 216 [1/1] (0.00ns)   --->   "%i_4_cast = zext i7 %i_3" [../src/hls/cnn.cpp:22]   --->   Operation 216 'zext' 'i_4_cast' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_37 : Operation 217 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [../src/hls/cnn.cpp:22]   --->   Operation 217 'specloopname' 'specloopname_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_37 : Operation 218 [1/1] (0.00ns)   --->   "%layer_9_output_addr = getelementptr i32 %layer_9_output, i64 0, i64 %i_4_cast" [../src/hls/cnn.cpp:24]   --->   Operation 218 'getelementptr' 'layer_9_output_addr' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_37 : Operation 219 [1/1] (1.35ns)   --->   "%store_ln24 = store i32 0, i6 %layer_9_output_addr" [../src/hls/cnn.cpp:24]   --->   Operation 219 'store' 'store_ln24' <Predicate = (!icmp_ln22)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_37 : Operation 220 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 220 'br' 'br_ln0' <Predicate = (!icmp_ln22)> <Delay = 0.00>

State 38 <SV = 19> <Delay = 0.48>
ST_38 : Operation 221 [1/1] (0.48ns)   --->   "%br_ln157 = br void %_Z15set1DFloatArrayPKiPff.exit" [../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:267]   --->   Operation 221 'br' 'br_ln157' <Predicate = true> <Delay = 0.48>

State 39 <SV = 20> <Delay = 1.35>
ST_39 : Operation 222 [1/1] (0.00ns)   --->   "%i_4 = phi i7 %add_ln157, void %._crit_edge.loopexit.i, i7 0, void %_Z15set1DFloatArrayPKiPff.exit.preheader" [../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:267]   --->   Operation 222 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 223 [1/1] (0.89ns)   --->   "%add_ln157 = add i7 %i_4, i7 1" [../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:267]   --->   Operation 223 'add' 'add_ln157' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 224 [1/1] (0.86ns)   --->   "%icmp_ln157 = icmp_eq  i7 %i_4, i7 64" [../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:267]   --->   Operation 224 'icmp' 'icmp_ln157' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 225 [1/1] (0.00ns)   --->   "%empty_42 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 225 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln157 = br i1 %icmp_ln157, void %.split2.i, void %dense_relu.3.exit.preheader" [../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:267]   --->   Operation 226 'br' 'br_ln157' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln157 = zext i7 %i_4" [../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:267]   --->   Operation 227 'zext' 'zext_ln157' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_39 : Operation 228 [1/1] (0.00ns)   --->   "%layer_9_output_addr_1 = getelementptr i32 %layer_9_output, i64 0, i64 %zext_ln157" [../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:267]   --->   Operation 228 'getelementptr' 'layer_9_output_addr_1' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_39 : Operation 229 [2/2] (1.35ns)   --->   "%layer_9_output_load = load i6 %layer_9_output_addr_1" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:267]   --->   Operation 229 'load' 'layer_9_output_load' <Predicate = (!icmp_ln157)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_39 : Operation 230 [1/1] (0.00ns)   --->   "%layer_9_bias_addr = getelementptr i32 %layer_9_bias, i64 0, i64 %zext_ln157" [../src/hls/cnn.cpp:164->../src/hls/cnn.cpp:267]   --->   Operation 230 'getelementptr' 'layer_9_bias_addr' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_39 : Operation 231 [2/2] (1.35ns)   --->   "%layer_9_bias_load = load i6 %layer_9_bias_addr" [../src/hls/cnn.cpp:164->../src/hls/cnn.cpp:267]   --->   Operation 231 'load' 'layer_9_bias_load' <Predicate = (!icmp_ln157)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_39 : Operation 232 [1/1] (0.48ns)   --->   "%br_ln0 = br void %dense_relu.3.exit"   --->   Operation 232 'br' 'br_ln0' <Predicate = (icmp_ln157)> <Delay = 0.48>

State 40 <SV = 21> <Delay = 1.35>
ST_40 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln157_1 = zext i7 %i_4" [../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:267]   --->   Operation 233 'zext' 'zext_ln157_1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 234 [1/1] (0.00ns)   --->   "%specloopname_ln157 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:267]   --->   Operation 234 'specloopname' 'specloopname_ln157' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 235 [1/2] (1.35ns)   --->   "%layer_9_output_load = load i6 %layer_9_output_addr_1" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:267]   --->   Operation 235 'load' 'layer_9_output_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_40 : Operation 236 [1/2] (1.35ns)   --->   "%layer_9_bias_load = load i6 %layer_9_bias_addr" [../src/hls/cnn.cpp:164->../src/hls/cnn.cpp:267]   --->   Operation 236 'load' 'layer_9_bias_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_40 : Operation 237 [1/1] (0.48ns)   --->   "%br_ln159 = br void" [../src/hls/cnn.cpp:159->../src/hls/cnn.cpp:267]   --->   Operation 237 'br' 'br_ln159' <Predicate = true> <Delay = 0.48>

State 41 <SV = 22> <Delay = 2.29>
ST_41 : Operation 238 [1/1] (0.00ns)   --->   "%ii_4 = phi i6 %add_ln159, void %ifFalse, i6 0, void %.split2.i" [../src/hls/cnn.cpp:159->../src/hls/cnn.cpp:267]   --->   Operation 238 'phi' 'ii_4' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 239 [1/1] (0.88ns)   --->   "%add_ln159 = add i6 %ii_4, i6 1" [../src/hls/cnn.cpp:159->../src/hls/cnn.cpp:267]   --->   Operation 239 'add' 'add_ln159' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 240 [1/1] (0.87ns)   --->   "%icmp_ln159 = icmp_eq  i6 %ii_4, i6 32" [../src/hls/cnn.cpp:159->../src/hls/cnn.cpp:267]   --->   Operation 240 'icmp' 'icmp_ln159' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 241 [1/1] (0.00ns)   --->   "%br_ln159 = br i1 %icmp_ln159, void %.split.i, void %._crit_edge.loopexit.i" [../src/hls/cnn.cpp:159->../src/hls/cnn.cpp:267]   --->   Operation 241 'br' 'br_ln159' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 242 [1/1] (0.00ns)   --->   "%ii_4_cast8 = zext i6 %ii_4" [../src/hls/cnn.cpp:159->../src/hls/cnn.cpp:267]   --->   Operation 242 'zext' 'ii_4_cast8' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_41 : Operation 243 [1/1] (0.00ns)   --->   "%layer_7_output_addr = getelementptr i32 %layer_7_output, i64 0, i64 %ii_4_cast8" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:267]   --->   Operation 243 'getelementptr' 'layer_7_output_addr' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_41 : Operation 244 [2/2] (1.35ns)   --->   "%layer_7_output_load = load i5 %layer_7_output_addr" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:267]   --->   Operation 244 'load' 'layer_7_output_load' <Predicate = (!icmp_ln159)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_41 : Operation 245 [1/1] (0.00ns)   --->   "%trunc_ln161 = trunc i6 %ii_4" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:267]   --->   Operation 245 'trunc' 'trunc_ln161' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_41 : Operation 246 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %trunc_ln161, i6 0" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:267]   --->   Operation 246 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_41 : Operation 247 [1/1] (0.94ns)   --->   "%add_ln161 = add i11 %shl_ln, i11 %zext_ln157_1" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:267]   --->   Operation 247 'add' 'add_ln161' <Predicate = (!icmp_ln159)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln161 = zext i11 %add_ln161" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:267]   --->   Operation 248 'zext' 'zext_ln161' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_41 : Operation 249 [1/1] (0.00ns)   --->   "%layer_9_weights_addr = getelementptr i32 %layer_9_weights, i64 0, i64 %zext_ln161" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:267]   --->   Operation 249 'getelementptr' 'layer_9_weights_addr' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_41 : Operation 250 [2/2] (1.35ns)   --->   "%layer_9_weights_load = load i11 %layer_9_weights_addr" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:267]   --->   Operation 250 'load' 'layer_9_weights_load' <Predicate = (!icmp_ln159)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 2048> <ROM>
ST_41 : Operation 251 [1/1] (0.87ns)   --->   "%ifzero = icmp_eq  i6 %add_ln159, i6 32" [../src/hls/cnn.cpp:159->../src/hls/cnn.cpp:267]   --->   Operation 251 'icmp' 'ifzero' <Predicate = (!icmp_ln159)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 252 [1/1] (0.00ns)   --->   "%br_ln159 = br i1 %ifzero, void %ifFalse, void %ifTrue" [../src/hls/cnn.cpp:159->../src/hls/cnn.cpp:267]   --->   Operation 252 'br' 'br_ln159' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_41 : Operation 253 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 253 'br' 'br_ln0' <Predicate = (!icmp_ln159)> <Delay = 0.00>

State 42 <SV = 23> <Delay = 6.02>
ST_42 : Operation 254 [1/2] (1.35ns)   --->   "%layer_7_output_load = load i5 %layer_7_output_addr" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:267]   --->   Operation 254 'load' 'layer_7_output_load' <Predicate = (!icmp_ln159)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_42 : Operation 255 [1/2] (1.35ns)   --->   "%layer_9_weights_load = load i11 %layer_9_weights_addr" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:267]   --->   Operation 255 'load' 'layer_9_weights_load' <Predicate = (!icmp_ln159)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 2048> <ROM>
ST_42 : Operation 256 [4/4] (4.67ns)   --->   "%mul7_i = fmul i32 %layer_7_output_load, i32 %layer_9_weights_load" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:267]   --->   Operation 256 'fmul' 'mul7_i' <Predicate = (!icmp_ln159)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 24> <Delay = 4.67>
ST_43 : Operation 257 [3/4] (4.67ns)   --->   "%mul7_i = fmul i32 %layer_7_output_load, i32 %layer_9_weights_load" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:267]   --->   Operation 257 'fmul' 'mul7_i' <Predicate = (!icmp_ln159)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 25> <Delay = 4.67>
ST_44 : Operation 258 [2/4] (4.67ns)   --->   "%mul7_i = fmul i32 %layer_7_output_load, i32 %layer_9_weights_load" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:267]   --->   Operation 258 'fmul' 'mul7_i' <Predicate = (!icmp_ln159)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 26> <Delay = 4.67>
ST_45 : Operation 259 [1/4] (4.67ns)   --->   "%mul7_i = fmul i32 %layer_7_output_load, i32 %layer_9_weights_load" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:267]   --->   Operation 259 'fmul' 'mul7_i' <Predicate = (!icmp_ln159)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 27> <Delay = 6.01>
ST_46 : Operation 260 [1/1] (0.00ns)   --->   "%add108_i = phi i32 %add_i, void %ifFalse, i32 %layer_9_output_load, void %.split2.i" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:267]   --->   Operation 260 'phi' 'add108_i' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 261 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 261 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 262 [1/1] (0.00ns)   --->   "%empty_43 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 262 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 263 [5/5] (6.01ns)   --->   "%add_i = fadd i32 %add108_i, i32 %mul7_i" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:267]   --->   Operation 263 'fadd' 'add_i' <Predicate = (!icmp_ln159)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 28> <Delay = 12.0>
ST_47 : Operation 264 [4/5] (6.01ns)   --->   "%add_i = fadd i32 %add108_i, i32 %mul7_i" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:267]   --->   Operation 264 'fadd' 'add_i' <Predicate = (!icmp_ln159)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 29> <Delay = 12.0>
ST_48 : Operation 265 [3/5] (6.01ns)   --->   "%add_i = fadd i32 %add108_i, i32 %mul7_i" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:267]   --->   Operation 265 'fadd' 'add_i' <Predicate = (!icmp_ln159)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 30> <Delay = 12.0>
ST_49 : Operation 266 [2/5] (6.01ns)   --->   "%add_i = fadd i32 %add108_i, i32 %mul7_i" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:267]   --->   Operation 266 'fadd' 'add_i' <Predicate = (!icmp_ln159)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 31> <Delay = 12.0>
ST_50 : Operation 267 [1/1] (0.00ns)   --->   "%specloopname_ln159 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../src/hls/cnn.cpp:159->../src/hls/cnn.cpp:267]   --->   Operation 267 'specloopname' 'specloopname_ln159' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_50 : Operation 268 [1/5] (6.01ns)   --->   "%add_i = fadd i32 %add108_i, i32 %mul7_i" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:267]   --->   Operation 268 'fadd' 'add_i' <Predicate = (!icmp_ln159)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 32> <Delay = 6.01>
ST_51 : Operation 269 [5/5] (6.01ns)   --->   "%add1_i = fadd i32 %add_i, i32 %layer_9_bias_load" [../src/hls/cnn.cpp:164->../src/hls/cnn.cpp:267]   --->   Operation 269 'fadd' 'add1_i' <Predicate = (ifzero)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 33> <Delay = 6.01>
ST_52 : Operation 270 [4/5] (6.01ns)   --->   "%add1_i = fadd i32 %add_i, i32 %layer_9_bias_load" [../src/hls/cnn.cpp:164->../src/hls/cnn.cpp:267]   --->   Operation 270 'fadd' 'add1_i' <Predicate = (ifzero)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 34> <Delay = 6.01>
ST_53 : Operation 271 [3/5] (6.01ns)   --->   "%add1_i = fadd i32 %add_i, i32 %layer_9_bias_load" [../src/hls/cnn.cpp:164->../src/hls/cnn.cpp:267]   --->   Operation 271 'fadd' 'add1_i' <Predicate = (ifzero)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 35> <Delay = 6.01>
ST_54 : Operation 272 [2/5] (6.01ns)   --->   "%add1_i = fadd i32 %add_i, i32 %layer_9_bias_load" [../src/hls/cnn.cpp:164->../src/hls/cnn.cpp:267]   --->   Operation 272 'fadd' 'add1_i' <Predicate = (ifzero)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 36> <Delay = 6.01>
ST_55 : Operation 273 [1/5] (6.01ns)   --->   "%add1_i = fadd i32 %add_i, i32 %layer_9_bias_load" [../src/hls/cnn.cpp:164->../src/hls/cnn.cpp:267]   --->   Operation 273 'fadd' 'add1_i' <Predicate = (ifzero)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 37> <Delay = 3.34>
ST_56 : Operation 274 [2/2] (3.34ns)   --->   "%tmp_s = fcmp_ogt  i32 %add1_i, i32 0" [../src/hls/cnn.cpp:49]   --->   Operation 274 'fcmp' 'tmp_s' <Predicate = (ifzero)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 38> <Delay = 5.22>
ST_57 : Operation 275 [1/1] (0.00ns)   --->   "%bitcast_ln49 = bitcast i32 %add1_i" [../src/hls/cnn.cpp:49]   --->   Operation 275 'bitcast' 'bitcast_ln49' <Predicate = (ifzero)> <Delay = 0.00>
ST_57 : Operation 276 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln49, i32 23, i32 30" [../src/hls/cnn.cpp:49]   --->   Operation 276 'partselect' 'tmp' <Predicate = (ifzero)> <Delay = 0.00>
ST_57 : Operation 277 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i32 %bitcast_ln49" [../src/hls/cnn.cpp:49]   --->   Operation 277 'trunc' 'trunc_ln49' <Predicate = (ifzero)> <Delay = 0.00>
ST_57 : Operation 278 [1/1] (0.85ns)   --->   "%icmp_ln49 = icmp_ne  i8 %tmp, i8 255" [../src/hls/cnn.cpp:49]   --->   Operation 278 'icmp' 'icmp_ln49' <Predicate = (ifzero)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 279 [1/1] (0.97ns)   --->   "%icmp_ln49_1 = icmp_eq  i23 %trunc_ln49, i23 0" [../src/hls/cnn.cpp:49]   --->   Operation 279 'icmp' 'icmp_ln49_1' <Predicate = (ifzero)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node select_ln49)   --->   "%or_ln49 = or i1 %icmp_ln49_1, i1 %icmp_ln49" [../src/hls/cnn.cpp:49]   --->   Operation 280 'or' 'or_ln49' <Predicate = (ifzero)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 281 [1/2] (3.34ns)   --->   "%tmp_s = fcmp_ogt  i32 %add1_i, i32 0" [../src/hls/cnn.cpp:49]   --->   Operation 281 'fcmp' 'tmp_s' <Predicate = (ifzero)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node select_ln49)   --->   "%and_ln49 = and i1 %or_ln49, i1 %tmp_s" [../src/hls/cnn.cpp:49]   --->   Operation 282 'and' 'and_ln49' <Predicate = (ifzero)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 283 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln49 = select i1 %and_ln49, i32 %add1_i, i32 0" [../src/hls/cnn.cpp:49]   --->   Operation 283 'select' 'select_ln49' <Predicate = (ifzero)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 284 [1/1] (1.35ns)   --->   "%store_ln49 = store i32 %select_ln49, i6 %layer_9_output_addr_1" [../src/hls/cnn.cpp:49]   --->   Operation 284 'store' 'store_ln49' <Predicate = (ifzero)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_57 : Operation 285 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 285 'br' 'br_ln0' <Predicate = (ifzero)> <Delay = 0.00>

State 58 <SV = 28> <Delay = 0.00>
ST_58 : Operation 286 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z15set1DFloatArrayPKiPff.exit"   --->   Operation 286 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 59 <SV = 21> <Delay = 2.22>
ST_59 : Operation 287 [1/1] (0.00ns)   --->   "%i_5 = phi i6 %add_ln22_1, void %.split6, i6 0, void %dense_relu.3.exit.preheader" [../src/hls/cnn.cpp:22]   --->   Operation 287 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 288 [1/1] (0.88ns)   --->   "%add_ln22_1 = add i6 %i_5, i6 1" [../src/hls/cnn.cpp:22]   --->   Operation 288 'add' 'add_ln22_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 289 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 289 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 290 [1/1] (0.87ns)   --->   "%icmp_ln22_1 = icmp_eq  i6 %i_5, i6 32" [../src/hls/cnn.cpp:22]   --->   Operation 290 'icmp' 'icmp_ln22_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 291 [1/1] (0.00ns)   --->   "%empty_44 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 291 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 292 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22_1, void %.split6, void %_Z15set1DFloatArrayPKiPff.exit11.preheader" [../src/hls/cnn.cpp:22]   --->   Operation 292 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 293 [1/1] (0.00ns)   --->   "%i_5_cast = zext i6 %i_5" [../src/hls/cnn.cpp:22]   --->   Operation 293 'zext' 'i_5_cast' <Predicate = (!icmp_ln22_1)> <Delay = 0.00>
ST_59 : Operation 294 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [../src/hls/cnn.cpp:22]   --->   Operation 294 'specloopname' 'specloopname_ln22' <Predicate = (!icmp_ln22_1)> <Delay = 0.00>
ST_59 : Operation 295 [1/1] (0.00ns)   --->   "%layer_10_output_addr = getelementptr i32 %layer_10_output, i64 0, i64 %i_5_cast" [../src/hls/cnn.cpp:24]   --->   Operation 295 'getelementptr' 'layer_10_output_addr' <Predicate = (!icmp_ln22_1)> <Delay = 0.00>
ST_59 : Operation 296 [1/1] (1.35ns)   --->   "%store_ln24 = store i32 0, i5 %layer_10_output_addr" [../src/hls/cnn.cpp:24]   --->   Operation 296 'store' 'store_ln24' <Predicate = (!icmp_ln22_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_59 : Operation 297 [1/1] (0.00ns)   --->   "%br_ln0 = br void %dense_relu.3.exit"   --->   Operation 297 'br' 'br_ln0' <Predicate = (!icmp_ln22_1)> <Delay = 0.00>

State 60 <SV = 22> <Delay = 0.48>
ST_60 : Operation 298 [1/1] (0.48ns)   --->   "%br_ln157 = br void %_Z15set1DFloatArrayPKiPff.exit11" [../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:275]   --->   Operation 298 'br' 'br_ln157' <Predicate = true> <Delay = 0.48>

State 61 <SV = 23> <Delay = 1.35>
ST_61 : Operation 299 [1/1] (0.00ns)   --->   "%i_9 = phi i6 %add_ln157_1, void %._crit_edge.loopexit.i22681, i6 0, void %_Z15set1DFloatArrayPKiPff.exit11.preheader" [../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:275]   --->   Operation 299 'phi' 'i_9' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 300 [1/1] (0.88ns)   --->   "%add_ln157_1 = add i6 %i_9, i6 1" [../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:275]   --->   Operation 300 'add' 'add_ln157_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 301 [1/1] (0.87ns)   --->   "%icmp_ln157_1 = icmp_eq  i6 %i_9, i6 32" [../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:275]   --->   Operation 301 'icmp' 'icmp_ln157_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 302 [1/1] (0.00ns)   --->   "%empty_45 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 302 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 303 [1/1] (0.00ns)   --->   "%br_ln157 = br i1 %icmp_ln157_1, void %.split2.i22665, void %dense_relu.2.exit.preheader" [../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:275]   --->   Operation 303 'br' 'br_ln157' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln157_2 = zext i6 %i_9" [../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:275]   --->   Operation 304 'zext' 'zext_ln157_2' <Predicate = (!icmp_ln157_1)> <Delay = 0.00>
ST_61 : Operation 305 [1/1] (0.00ns)   --->   "%layer_10_output_addr_1 = getelementptr i32 %layer_10_output, i64 0, i64 %zext_ln157_2" [../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:275]   --->   Operation 305 'getelementptr' 'layer_10_output_addr_1' <Predicate = (!icmp_ln157_1)> <Delay = 0.00>
ST_61 : Operation 306 [2/2] (1.35ns)   --->   "%layer_10_output_load = load i5 %layer_10_output_addr_1" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:275]   --->   Operation 306 'load' 'layer_10_output_load' <Predicate = (!icmp_ln157_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_61 : Operation 307 [1/1] (0.00ns)   --->   "%layer_10_bias_addr = getelementptr i32 %layer_10_bias, i64 0, i64 %zext_ln157_2" [../src/hls/cnn.cpp:164->../src/hls/cnn.cpp:275]   --->   Operation 307 'getelementptr' 'layer_10_bias_addr' <Predicate = (!icmp_ln157_1)> <Delay = 0.00>
ST_61 : Operation 308 [2/2] (1.35ns)   --->   "%layer_10_bias_load = load i5 %layer_10_bias_addr" [../src/hls/cnn.cpp:164->../src/hls/cnn.cpp:275]   --->   Operation 308 'load' 'layer_10_bias_load' <Predicate = (!icmp_ln157_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_61 : Operation 309 [1/1] (0.48ns)   --->   "%br_ln0 = br void %dense_relu.2.exit"   --->   Operation 309 'br' 'br_ln0' <Predicate = (icmp_ln157_1)> <Delay = 0.48>

State 62 <SV = 24> <Delay = 1.35>
ST_62 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln157_3 = zext i6 %i_9" [../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:275]   --->   Operation 310 'zext' 'zext_ln157_3' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 311 [1/1] (0.00ns)   --->   "%specloopname_ln157 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:275]   --->   Operation 311 'specloopname' 'specloopname_ln157' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 312 [1/2] (1.35ns)   --->   "%layer_10_output_load = load i5 %layer_10_output_addr_1" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:275]   --->   Operation 312 'load' 'layer_10_output_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_62 : Operation 313 [1/2] (1.35ns)   --->   "%layer_10_bias_load = load i5 %layer_10_bias_addr" [../src/hls/cnn.cpp:164->../src/hls/cnn.cpp:275]   --->   Operation 313 'load' 'layer_10_bias_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_62 : Operation 314 [1/1] (0.48ns)   --->   "%br_ln159 = br void" [../src/hls/cnn.cpp:159->../src/hls/cnn.cpp:275]   --->   Operation 314 'br' 'br_ln159' <Predicate = true> <Delay = 0.48>

State 63 <SV = 25> <Delay = 2.29>
ST_63 : Operation 315 [1/1] (0.00ns)   --->   "%ii_5 = phi i7 %add_ln159_1, void %ifFalse4, i7 0, void %.split2.i22665" [../src/hls/cnn.cpp:159->../src/hls/cnn.cpp:275]   --->   Operation 315 'phi' 'ii_5' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 316 [1/1] (0.86ns)   --->   "%icmp_ln159_1 = icmp_eq  i7 %ii_5, i7 64" [../src/hls/cnn.cpp:159->../src/hls/cnn.cpp:275]   --->   Operation 316 'icmp' 'icmp_ln159_1' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 317 [1/1] (0.00ns)   --->   "%br_ln159 = br i1 %icmp_ln159_1, void %.split.i22676, void %._crit_edge.loopexit.i22681" [../src/hls/cnn.cpp:159->../src/hls/cnn.cpp:275]   --->   Operation 317 'br' 'br_ln159' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 318 [1/1] (0.00ns)   --->   "%ii_5_cast10 = zext i7 %ii_5" [../src/hls/cnn.cpp:159->../src/hls/cnn.cpp:275]   --->   Operation 318 'zext' 'ii_5_cast10' <Predicate = (!icmp_ln159_1)> <Delay = 0.00>
ST_63 : Operation 319 [1/1] (0.00ns)   --->   "%layer_9_output_addr_2 = getelementptr i32 %layer_9_output, i64 0, i64 %ii_5_cast10" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:275]   --->   Operation 319 'getelementptr' 'layer_9_output_addr_2' <Predicate = (!icmp_ln159_1)> <Delay = 0.00>
ST_63 : Operation 320 [2/2] (1.35ns)   --->   "%layer_9_output_load_1 = load i6 %layer_9_output_addr_2" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:275]   --->   Operation 320 'load' 'layer_9_output_load_1' <Predicate = (!icmp_ln159_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_63 : Operation 321 [1/1] (0.00ns)   --->   "%trunc_ln161_1 = trunc i7 %ii_5" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:275]   --->   Operation 321 'trunc' 'trunc_ln161_1' <Predicate = (!icmp_ln159_1)> <Delay = 0.00>
ST_63 : Operation 322 [1/1] (0.00ns)   --->   "%shl_ln161_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln161_1, i5 0" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:275]   --->   Operation 322 'bitconcatenate' 'shl_ln161_1' <Predicate = (!icmp_ln159_1)> <Delay = 0.00>
ST_63 : Operation 323 [1/1] (0.94ns)   --->   "%add_ln161_1 = add i11 %shl_ln161_1, i11 %zext_ln157_3" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:275]   --->   Operation 323 'add' 'add_ln161_1' <Predicate = (!icmp_ln159_1)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln161_1 = zext i11 %add_ln161_1" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:275]   --->   Operation 324 'zext' 'zext_ln161_1' <Predicate = (!icmp_ln159_1)> <Delay = 0.00>
ST_63 : Operation 325 [1/1] (0.00ns)   --->   "%layer_10_weights_addr = getelementptr i32 %layer_10_weights, i64 0, i64 %zext_ln161_1" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:275]   --->   Operation 325 'getelementptr' 'layer_10_weights_addr' <Predicate = (!icmp_ln159_1)> <Delay = 0.00>
ST_63 : Operation 326 [2/2] (1.35ns)   --->   "%layer_10_weights_load = load i11 %layer_10_weights_addr" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:275]   --->   Operation 326 'load' 'layer_10_weights_load' <Predicate = (!icmp_ln159_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 2048> <ROM>
ST_63 : Operation 327 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 327 'br' 'br_ln0' <Predicate = (!icmp_ln159_1)> <Delay = 0.00>

State 64 <SV = 26> <Delay = 6.02>
ST_64 : Operation 328 [1/2] (1.35ns)   --->   "%layer_9_output_load_1 = load i6 %layer_9_output_addr_2" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:275]   --->   Operation 328 'load' 'layer_9_output_load_1' <Predicate = (!icmp_ln159_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_64 : Operation 329 [1/2] (1.35ns)   --->   "%layer_10_weights_load = load i11 %layer_10_weights_addr" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:275]   --->   Operation 329 'load' 'layer_10_weights_load' <Predicate = (!icmp_ln159_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 2048> <ROM>
ST_64 : Operation 330 [4/4] (4.67ns)   --->   "%mul7_i1 = fmul i32 %layer_9_output_load_1, i32 %layer_10_weights_load" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:275]   --->   Operation 330 'fmul' 'mul7_i1' <Predicate = (!icmp_ln159_1)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 27> <Delay = 4.67>
ST_65 : Operation 331 [3/4] (4.67ns)   --->   "%mul7_i1 = fmul i32 %layer_9_output_load_1, i32 %layer_10_weights_load" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:275]   --->   Operation 331 'fmul' 'mul7_i1' <Predicate = (!icmp_ln159_1)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 28> <Delay = 4.67>
ST_66 : Operation 332 [1/1] (0.89ns)   --->   "%add_ln159_1 = add i7 %ii_5, i7 1" [../src/hls/cnn.cpp:159->../src/hls/cnn.cpp:275]   --->   Operation 332 'add' 'add_ln159_1' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 333 [2/4] (4.67ns)   --->   "%mul7_i1 = fmul i32 %layer_9_output_load_1, i32 %layer_10_weights_load" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:275]   --->   Operation 333 'fmul' 'mul7_i1' <Predicate = (!icmp_ln159_1)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 334 [1/1] (0.86ns)   --->   "%ifzero5 = icmp_eq  i7 %add_ln159_1, i7 64" [../src/hls/cnn.cpp:159->../src/hls/cnn.cpp:275]   --->   Operation 334 'icmp' 'ifzero5' <Predicate = (!icmp_ln159_1)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 335 [1/1] (0.00ns)   --->   "%br_ln159 = br i1 %ifzero5, void %ifFalse4, void %ifTrue3" [../src/hls/cnn.cpp:159->../src/hls/cnn.cpp:275]   --->   Operation 335 'br' 'br_ln159' <Predicate = (!icmp_ln159_1)> <Delay = 0.00>

State 67 <SV = 29> <Delay = 4.67>
ST_67 : Operation 336 [1/4] (4.67ns)   --->   "%mul7_i1 = fmul i32 %layer_9_output_load_1, i32 %layer_10_weights_load" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:275]   --->   Operation 336 'fmul' 'mul7_i1' <Predicate = (!icmp_ln159_1)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 30> <Delay = 6.01>
ST_68 : Operation 337 [1/1] (0.00ns)   --->   "%add108_i22667 = phi i32 %add_i1, void %ifFalse4, i32 %layer_10_output_load, void %.split2.i22665" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:275]   --->   Operation 337 'phi' 'add108_i22667' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 338 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 338 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 339 [1/1] (0.00ns)   --->   "%empty_46 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 339 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 340 [5/5] (6.01ns)   --->   "%add_i1 = fadd i32 %add108_i22667, i32 %mul7_i1" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:275]   --->   Operation 340 'fadd' 'add_i1' <Predicate = (!icmp_ln159_1)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 31> <Delay = 12.0>
ST_69 : Operation 341 [4/5] (6.01ns)   --->   "%add_i1 = fadd i32 %add108_i22667, i32 %mul7_i1" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:275]   --->   Operation 341 'fadd' 'add_i1' <Predicate = (!icmp_ln159_1)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 32> <Delay = 12.0>
ST_70 : Operation 342 [3/5] (6.01ns)   --->   "%add_i1 = fadd i32 %add108_i22667, i32 %mul7_i1" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:275]   --->   Operation 342 'fadd' 'add_i1' <Predicate = (!icmp_ln159_1)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 33> <Delay = 12.0>
ST_71 : Operation 343 [2/5] (6.01ns)   --->   "%add_i1 = fadd i32 %add108_i22667, i32 %mul7_i1" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:275]   --->   Operation 343 'fadd' 'add_i1' <Predicate = (!icmp_ln159_1)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 34> <Delay = 12.0>
ST_72 : Operation 344 [1/1] (0.00ns)   --->   "%specloopname_ln159 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../src/hls/cnn.cpp:159->../src/hls/cnn.cpp:275]   --->   Operation 344 'specloopname' 'specloopname_ln159' <Predicate = (!icmp_ln159_1)> <Delay = 0.00>
ST_72 : Operation 345 [1/5] (6.01ns)   --->   "%add_i1 = fadd i32 %add108_i22667, i32 %mul7_i1" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:275]   --->   Operation 345 'fadd' 'add_i1' <Predicate = (!icmp_ln159_1)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 35> <Delay = 6.01>
ST_73 : Operation 346 [5/5] (6.01ns)   --->   "%add1_i1 = fadd i32 %add_i1, i32 %layer_10_bias_load" [../src/hls/cnn.cpp:164->../src/hls/cnn.cpp:275]   --->   Operation 346 'fadd' 'add1_i1' <Predicate = (ifzero5)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 36> <Delay = 6.01>
ST_74 : Operation 347 [4/5] (6.01ns)   --->   "%add1_i1 = fadd i32 %add_i1, i32 %layer_10_bias_load" [../src/hls/cnn.cpp:164->../src/hls/cnn.cpp:275]   --->   Operation 347 'fadd' 'add1_i1' <Predicate = (ifzero5)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 37> <Delay = 6.01>
ST_75 : Operation 348 [3/5] (6.01ns)   --->   "%add1_i1 = fadd i32 %add_i1, i32 %layer_10_bias_load" [../src/hls/cnn.cpp:164->../src/hls/cnn.cpp:275]   --->   Operation 348 'fadd' 'add1_i1' <Predicate = (ifzero5)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 38> <Delay = 6.01>
ST_76 : Operation 349 [2/5] (6.01ns)   --->   "%add1_i1 = fadd i32 %add_i1, i32 %layer_10_bias_load" [../src/hls/cnn.cpp:164->../src/hls/cnn.cpp:275]   --->   Operation 349 'fadd' 'add1_i1' <Predicate = (ifzero5)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 39> <Delay = 6.01>
ST_77 : Operation 350 [1/5] (6.01ns)   --->   "%add1_i1 = fadd i32 %add_i1, i32 %layer_10_bias_load" [../src/hls/cnn.cpp:164->../src/hls/cnn.cpp:275]   --->   Operation 350 'fadd' 'add1_i1' <Predicate = (ifzero5)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 40> <Delay = 3.34>
ST_78 : Operation 351 [2/2] (3.34ns)   --->   "%tmp_39 = fcmp_ogt  i32 %add1_i1, i32 0" [../src/hls/cnn.cpp:49]   --->   Operation 351 'fcmp' 'tmp_39' <Predicate = (ifzero5)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 41> <Delay = 5.22>
ST_79 : Operation 352 [1/1] (0.00ns)   --->   "%bitcast_ln49_1 = bitcast i32 %add1_i1" [../src/hls/cnn.cpp:49]   --->   Operation 352 'bitcast' 'bitcast_ln49_1' <Predicate = (ifzero5)> <Delay = 0.00>
ST_79 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln49_1, i32 23, i32 30" [../src/hls/cnn.cpp:49]   --->   Operation 353 'partselect' 'tmp_38' <Predicate = (ifzero5)> <Delay = 0.00>
ST_79 : Operation 354 [1/1] (0.00ns)   --->   "%trunc_ln49_1 = trunc i32 %bitcast_ln49_1" [../src/hls/cnn.cpp:49]   --->   Operation 354 'trunc' 'trunc_ln49_1' <Predicate = (ifzero5)> <Delay = 0.00>
ST_79 : Operation 355 [1/1] (0.85ns)   --->   "%icmp_ln49_2 = icmp_ne  i8 %tmp_38, i8 255" [../src/hls/cnn.cpp:49]   --->   Operation 355 'icmp' 'icmp_ln49_2' <Predicate = (ifzero5)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 356 [1/1] (0.97ns)   --->   "%icmp_ln49_3 = icmp_eq  i23 %trunc_ln49_1, i23 0" [../src/hls/cnn.cpp:49]   --->   Operation 356 'icmp' 'icmp_ln49_3' <Predicate = (ifzero5)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_1)   --->   "%or_ln49_1 = or i1 %icmp_ln49_3, i1 %icmp_ln49_2" [../src/hls/cnn.cpp:49]   --->   Operation 357 'or' 'or_ln49_1' <Predicate = (ifzero5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 358 [1/2] (3.34ns)   --->   "%tmp_39 = fcmp_ogt  i32 %add1_i1, i32 0" [../src/hls/cnn.cpp:49]   --->   Operation 358 'fcmp' 'tmp_39' <Predicate = (ifzero5)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_1)   --->   "%and_ln49_1 = and i1 %or_ln49_1, i1 %tmp_39" [../src/hls/cnn.cpp:49]   --->   Operation 359 'and' 'and_ln49_1' <Predicate = (ifzero5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 360 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln49_1 = select i1 %and_ln49_1, i32 %add1_i1, i32 0" [../src/hls/cnn.cpp:49]   --->   Operation 360 'select' 'select_ln49_1' <Predicate = (ifzero5)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 361 [1/1] (1.35ns)   --->   "%store_ln49 = store i32 %select_ln49_1, i5 %layer_10_output_addr_1" [../src/hls/cnn.cpp:49]   --->   Operation 361 'store' 'store_ln49' <Predicate = (ifzero5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_79 : Operation 362 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse4"   --->   Operation 362 'br' 'br_ln0' <Predicate = (ifzero5)> <Delay = 0.00>

State 80 <SV = 31> <Delay = 0.00>
ST_80 : Operation 363 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z15set1DFloatArrayPKiPff.exit11"   --->   Operation 363 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 81 <SV = 24> <Delay = 1.66>
ST_81 : Operation 364 [1/1] (0.00ns)   --->   "%i_6 = phi i5 %add_ln22_2, void %.split4, i5 0, void %dense_relu.2.exit.preheader" [../src/hls/cnn.cpp:22]   --->   Operation 364 'phi' 'i_6' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 365 [1/1] (0.87ns)   --->   "%add_ln22_2 = add i5 %i_6, i5 1" [../src/hls/cnn.cpp:22]   --->   Operation 365 'add' 'add_ln22_2' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 366 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 366 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 367 [1/1] (0.87ns)   --->   "%icmp_ln22_2 = icmp_eq  i5 %i_6, i5 16" [../src/hls/cnn.cpp:22]   --->   Operation 367 'icmp' 'icmp_ln22_2' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 368 [1/1] (0.00ns)   --->   "%empty_47 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 368 'speclooptripcount' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 369 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22_2, void %.split4, void %_Z15set1DFloatArrayPKiPff.exit17.preheader" [../src/hls/cnn.cpp:22]   --->   Operation 369 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 370 [1/1] (0.00ns)   --->   "%i_6_cast = zext i5 %i_6" [../src/hls/cnn.cpp:22]   --->   Operation 370 'zext' 'i_6_cast' <Predicate = (!icmp_ln22_2)> <Delay = 0.00>
ST_81 : Operation 371 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [../src/hls/cnn.cpp:22]   --->   Operation 371 'specloopname' 'specloopname_ln22' <Predicate = (!icmp_ln22_2)> <Delay = 0.00>
ST_81 : Operation 372 [1/1] (0.00ns)   --->   "%layer_11_output_addr = getelementptr i32 %layer_11_output, i64 0, i64 %i_6_cast" [../src/hls/cnn.cpp:24]   --->   Operation 372 'getelementptr' 'layer_11_output_addr' <Predicate = (!icmp_ln22_2)> <Delay = 0.00>
ST_81 : Operation 373 [1/1] (0.79ns)   --->   "%store_ln24 = store i32 0, i4 %layer_11_output_addr" [../src/hls/cnn.cpp:24]   --->   Operation 373 'store' 'store_ln24' <Predicate = (!icmp_ln22_2)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_81 : Operation 374 [1/1] (0.00ns)   --->   "%br_ln0 = br void %dense_relu.2.exit"   --->   Operation 374 'br' 'br_ln0' <Predicate = (!icmp_ln22_2)> <Delay = 0.00>

State 82 <SV = 25> <Delay = 0.48>
ST_82 : Operation 375 [1/1] (0.48ns)   --->   "%br_ln157 = br void %_Z15set1DFloatArrayPKiPff.exit17" [../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:284]   --->   Operation 375 'br' 'br_ln157' <Predicate = true> <Delay = 0.48>

State 83 <SV = 26> <Delay = 0.87>
ST_83 : Operation 376 [1/1] (0.00ns)   --->   "%i_10 = phi i5 %add_ln157_2, void %._crit_edge.loopexit.i22702, i5 0, void %_Z15set1DFloatArrayPKiPff.exit17.preheader" [../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:284]   --->   Operation 376 'phi' 'i_10' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 377 [1/1] (0.87ns)   --->   "%add_ln157_2 = add i5 %i_10, i5 1" [../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:284]   --->   Operation 377 'add' 'add_ln157_2' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 378 [1/1] (0.87ns)   --->   "%icmp_ln157_2 = icmp_eq  i5 %i_10, i5 16" [../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:284]   --->   Operation 378 'icmp' 'icmp_ln157_2' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 379 [1/1] (0.00ns)   --->   "%empty_48 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 379 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 380 [1/1] (0.00ns)   --->   "%br_ln157 = br i1 %icmp_ln157_2, void %.split2.i22686, void %dense_relu.1.exit.preheader" [../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:284]   --->   Operation 380 'br' 'br_ln157' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 381 [1/1] (0.00ns)   --->   "%zext_ln157_4 = zext i5 %i_10" [../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:284]   --->   Operation 381 'zext' 'zext_ln157_4' <Predicate = (!icmp_ln157_2)> <Delay = 0.00>
ST_83 : Operation 382 [1/1] (0.00ns)   --->   "%layer_11_output_addr_1 = getelementptr i32 %layer_11_output, i64 0, i64 %zext_ln157_4" [../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:284]   --->   Operation 382 'getelementptr' 'layer_11_output_addr_1' <Predicate = (!icmp_ln157_2)> <Delay = 0.00>
ST_83 : Operation 383 [2/2] (0.79ns)   --->   "%layer_11_output_load = load i4 %layer_11_output_addr_1" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:284]   --->   Operation 383 'load' 'layer_11_output_load' <Predicate = (!icmp_ln157_2)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_83 : Operation 384 [1/1] (0.00ns)   --->   "%layer_11_bias_addr = getelementptr i32 %layer_11_bias, i64 0, i64 %zext_ln157_4" [../src/hls/cnn.cpp:164->../src/hls/cnn.cpp:284]   --->   Operation 384 'getelementptr' 'layer_11_bias_addr' <Predicate = (!icmp_ln157_2)> <Delay = 0.00>
ST_83 : Operation 385 [2/2] (0.79ns)   --->   "%layer_11_bias_load = load i4 %layer_11_bias_addr" [../src/hls/cnn.cpp:164->../src/hls/cnn.cpp:284]   --->   Operation 385 'load' 'layer_11_bias_load' <Predicate = (!icmp_ln157_2)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_83 : Operation 386 [1/1] (0.48ns)   --->   "%br_ln0 = br void %dense_relu.1.exit"   --->   Operation 386 'br' 'br_ln0' <Predicate = (icmp_ln157_2)> <Delay = 0.48>

State 84 <SV = 27> <Delay = 0.79>
ST_84 : Operation 387 [1/1] (0.00ns)   --->   "%zext_ln157_5 = zext i5 %i_10" [../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:284]   --->   Operation 387 'zext' 'zext_ln157_5' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 388 [1/1] (0.00ns)   --->   "%specloopname_ln157 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:284]   --->   Operation 388 'specloopname' 'specloopname_ln157' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 389 [1/2] (0.79ns)   --->   "%layer_11_output_load = load i4 %layer_11_output_addr_1" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:284]   --->   Operation 389 'load' 'layer_11_output_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_84 : Operation 390 [1/2] (0.79ns)   --->   "%layer_11_bias_load = load i4 %layer_11_bias_addr" [../src/hls/cnn.cpp:164->../src/hls/cnn.cpp:284]   --->   Operation 390 'load' 'layer_11_bias_load' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_84 : Operation 391 [1/1] (0.48ns)   --->   "%br_ln159 = br void" [../src/hls/cnn.cpp:159->../src/hls/cnn.cpp:284]   --->   Operation 391 'br' 'br_ln159' <Predicate = true> <Delay = 0.48>

State 85 <SV = 28> <Delay = 2.27>
ST_85 : Operation 392 [1/1] (0.00ns)   --->   "%ii_6 = phi i6 %add_ln159_2, void %ifFalse8, i6 0, void %.split2.i22686" [../src/hls/cnn.cpp:159->../src/hls/cnn.cpp:284]   --->   Operation 392 'phi' 'ii_6' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 393 [1/1] (0.88ns)   --->   "%add_ln159_2 = add i6 %ii_6, i6 1" [../src/hls/cnn.cpp:159->../src/hls/cnn.cpp:284]   --->   Operation 393 'add' 'add_ln159_2' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 394 [1/1] (0.87ns)   --->   "%icmp_ln159_2 = icmp_eq  i6 %ii_6, i6 32" [../src/hls/cnn.cpp:159->../src/hls/cnn.cpp:284]   --->   Operation 394 'icmp' 'icmp_ln159_2' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 395 [1/1] (0.00ns)   --->   "%br_ln159 = br i1 %icmp_ln159_2, void %.split.i22697, void %._crit_edge.loopexit.i22702" [../src/hls/cnn.cpp:159->../src/hls/cnn.cpp:284]   --->   Operation 395 'br' 'br_ln159' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 396 [1/1] (0.00ns)   --->   "%ii_6_cast11 = zext i6 %ii_6" [../src/hls/cnn.cpp:159->../src/hls/cnn.cpp:284]   --->   Operation 396 'zext' 'ii_6_cast11' <Predicate = (!icmp_ln159_2)> <Delay = 0.00>
ST_85 : Operation 397 [1/1] (0.00ns)   --->   "%layer_10_output_addr_2 = getelementptr i32 %layer_10_output, i64 0, i64 %ii_6_cast11" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:284]   --->   Operation 397 'getelementptr' 'layer_10_output_addr_2' <Predicate = (!icmp_ln159_2)> <Delay = 0.00>
ST_85 : Operation 398 [2/2] (1.35ns)   --->   "%layer_10_output_load_1 = load i5 %layer_10_output_addr_2" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:284]   --->   Operation 398 'load' 'layer_10_output_load_1' <Predicate = (!icmp_ln159_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_85 : Operation 399 [1/1] (0.00ns)   --->   "%trunc_ln161_2 = trunc i6 %ii_6" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:284]   --->   Operation 399 'trunc' 'trunc_ln161_2' <Predicate = (!icmp_ln159_2)> <Delay = 0.00>
ST_85 : Operation 400 [1/1] (0.00ns)   --->   "%shl_ln161_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln161_2, i4 0" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:284]   --->   Operation 400 'bitconcatenate' 'shl_ln161_2' <Predicate = (!icmp_ln159_2)> <Delay = 0.00>
ST_85 : Operation 401 [1/1] (0.92ns)   --->   "%add_ln161_2 = add i9 %shl_ln161_2, i9 %zext_ln157_5" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:284]   --->   Operation 401 'add' 'add_ln161_2' <Predicate = (!icmp_ln159_2)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 402 [1/1] (0.00ns)   --->   "%zext_ln161_2 = zext i9 %add_ln161_2" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:284]   --->   Operation 402 'zext' 'zext_ln161_2' <Predicate = (!icmp_ln159_2)> <Delay = 0.00>
ST_85 : Operation 403 [1/1] (0.00ns)   --->   "%layer_11_weights_addr = getelementptr i32 %layer_11_weights, i64 0, i64 %zext_ln161_2" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:284]   --->   Operation 403 'getelementptr' 'layer_11_weights_addr' <Predicate = (!icmp_ln159_2)> <Delay = 0.00>
ST_85 : Operation 404 [2/2] (1.35ns)   --->   "%layer_11_weights_load = load i9 %layer_11_weights_addr" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:284]   --->   Operation 404 'load' 'layer_11_weights_load' <Predicate = (!icmp_ln159_2)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_85 : Operation 405 [1/1] (0.87ns)   --->   "%ifzero9 = icmp_eq  i6 %add_ln159_2, i6 32" [../src/hls/cnn.cpp:159->../src/hls/cnn.cpp:284]   --->   Operation 405 'icmp' 'ifzero9' <Predicate = (!icmp_ln159_2)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 406 [1/1] (0.00ns)   --->   "%br_ln159 = br i1 %ifzero9, void %ifFalse8, void %ifTrue7" [../src/hls/cnn.cpp:159->../src/hls/cnn.cpp:284]   --->   Operation 406 'br' 'br_ln159' <Predicate = (!icmp_ln159_2)> <Delay = 0.00>
ST_85 : Operation 407 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 407 'br' 'br_ln0' <Predicate = (!icmp_ln159_2)> <Delay = 0.00>

State 86 <SV = 29> <Delay = 6.02>
ST_86 : Operation 408 [1/2] (1.35ns)   --->   "%layer_10_output_load_1 = load i5 %layer_10_output_addr_2" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:284]   --->   Operation 408 'load' 'layer_10_output_load_1' <Predicate = (!icmp_ln159_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_86 : Operation 409 [1/2] (1.35ns)   --->   "%layer_11_weights_load = load i9 %layer_11_weights_addr" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:284]   --->   Operation 409 'load' 'layer_11_weights_load' <Predicate = (!icmp_ln159_2)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_86 : Operation 410 [4/4] (4.67ns)   --->   "%mul7_i2 = fmul i32 %layer_10_output_load_1, i32 %layer_11_weights_load" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:284]   --->   Operation 410 'fmul' 'mul7_i2' <Predicate = (!icmp_ln159_2)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 30> <Delay = 4.67>
ST_87 : Operation 411 [3/4] (4.67ns)   --->   "%mul7_i2 = fmul i32 %layer_10_output_load_1, i32 %layer_11_weights_load" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:284]   --->   Operation 411 'fmul' 'mul7_i2' <Predicate = (!icmp_ln159_2)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 31> <Delay = 4.67>
ST_88 : Operation 412 [2/4] (4.67ns)   --->   "%mul7_i2 = fmul i32 %layer_10_output_load_1, i32 %layer_11_weights_load" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:284]   --->   Operation 412 'fmul' 'mul7_i2' <Predicate = (!icmp_ln159_2)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 32> <Delay = 4.67>
ST_89 : Operation 413 [1/4] (4.67ns)   --->   "%mul7_i2 = fmul i32 %layer_10_output_load_1, i32 %layer_11_weights_load" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:284]   --->   Operation 413 'fmul' 'mul7_i2' <Predicate = (!icmp_ln159_2)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 33> <Delay = 6.01>
ST_90 : Operation 414 [1/1] (0.00ns)   --->   "%add108_i22688 = phi i32 %add_i2, void %ifFalse8, i32 %layer_11_output_load, void %.split2.i22686" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:284]   --->   Operation 414 'phi' 'add108_i22688' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 415 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 415 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 416 [1/1] (0.00ns)   --->   "%empty_49 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 416 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 417 [5/5] (6.01ns)   --->   "%add_i2 = fadd i32 %add108_i22688, i32 %mul7_i2" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:284]   --->   Operation 417 'fadd' 'add_i2' <Predicate = (!icmp_ln159_2)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 34> <Delay = 12.0>
ST_91 : Operation 418 [4/5] (6.01ns)   --->   "%add_i2 = fadd i32 %add108_i22688, i32 %mul7_i2" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:284]   --->   Operation 418 'fadd' 'add_i2' <Predicate = (!icmp_ln159_2)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 35> <Delay = 12.0>
ST_92 : Operation 419 [3/5] (6.01ns)   --->   "%add_i2 = fadd i32 %add108_i22688, i32 %mul7_i2" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:284]   --->   Operation 419 'fadd' 'add_i2' <Predicate = (!icmp_ln159_2)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 36> <Delay = 12.0>
ST_93 : Operation 420 [2/5] (6.01ns)   --->   "%add_i2 = fadd i32 %add108_i22688, i32 %mul7_i2" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:284]   --->   Operation 420 'fadd' 'add_i2' <Predicate = (!icmp_ln159_2)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 37> <Delay = 12.0>
ST_94 : Operation 421 [1/1] (0.00ns)   --->   "%specloopname_ln159 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../src/hls/cnn.cpp:159->../src/hls/cnn.cpp:284]   --->   Operation 421 'specloopname' 'specloopname_ln159' <Predicate = (!icmp_ln159_2)> <Delay = 0.00>
ST_94 : Operation 422 [1/5] (6.01ns)   --->   "%add_i2 = fadd i32 %add108_i22688, i32 %mul7_i2" [../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:284]   --->   Operation 422 'fadd' 'add_i2' <Predicate = (!icmp_ln159_2)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 38> <Delay = 6.01>
ST_95 : Operation 423 [5/5] (6.01ns)   --->   "%add1_i2 = fadd i32 %add_i2, i32 %layer_11_bias_load" [../src/hls/cnn.cpp:164->../src/hls/cnn.cpp:284]   --->   Operation 423 'fadd' 'add1_i2' <Predicate = (ifzero9)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 39> <Delay = 6.01>
ST_96 : Operation 424 [4/5] (6.01ns)   --->   "%add1_i2 = fadd i32 %add_i2, i32 %layer_11_bias_load" [../src/hls/cnn.cpp:164->../src/hls/cnn.cpp:284]   --->   Operation 424 'fadd' 'add1_i2' <Predicate = (ifzero9)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 40> <Delay = 6.01>
ST_97 : Operation 425 [3/5] (6.01ns)   --->   "%add1_i2 = fadd i32 %add_i2, i32 %layer_11_bias_load" [../src/hls/cnn.cpp:164->../src/hls/cnn.cpp:284]   --->   Operation 425 'fadd' 'add1_i2' <Predicate = (ifzero9)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 41> <Delay = 6.01>
ST_98 : Operation 426 [2/5] (6.01ns)   --->   "%add1_i2 = fadd i32 %add_i2, i32 %layer_11_bias_load" [../src/hls/cnn.cpp:164->../src/hls/cnn.cpp:284]   --->   Operation 426 'fadd' 'add1_i2' <Predicate = (ifzero9)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 42> <Delay = 6.01>
ST_99 : Operation 427 [1/5] (6.01ns)   --->   "%add1_i2 = fadd i32 %add_i2, i32 %layer_11_bias_load" [../src/hls/cnn.cpp:164->../src/hls/cnn.cpp:284]   --->   Operation 427 'fadd' 'add1_i2' <Predicate = (ifzero9)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 43> <Delay = 3.34>
ST_100 : Operation 428 [2/2] (3.34ns)   --->   "%tmp_41 = fcmp_ogt  i32 %add1_i2, i32 0" [../src/hls/cnn.cpp:49]   --->   Operation 428 'fcmp' 'tmp_41' <Predicate = (ifzero9)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 44> <Delay = 4.66>
ST_101 : Operation 429 [1/1] (0.00ns)   --->   "%bitcast_ln49_2 = bitcast i32 %add1_i2" [../src/hls/cnn.cpp:49]   --->   Operation 429 'bitcast' 'bitcast_ln49_2' <Predicate = (ifzero9)> <Delay = 0.00>
ST_101 : Operation 430 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln49_2, i32 23, i32 30" [../src/hls/cnn.cpp:49]   --->   Operation 430 'partselect' 'tmp_40' <Predicate = (ifzero9)> <Delay = 0.00>
ST_101 : Operation 431 [1/1] (0.00ns)   --->   "%trunc_ln49_2 = trunc i32 %bitcast_ln49_2" [../src/hls/cnn.cpp:49]   --->   Operation 431 'trunc' 'trunc_ln49_2' <Predicate = (ifzero9)> <Delay = 0.00>
ST_101 : Operation 432 [1/1] (0.85ns)   --->   "%icmp_ln49_4 = icmp_ne  i8 %tmp_40, i8 255" [../src/hls/cnn.cpp:49]   --->   Operation 432 'icmp' 'icmp_ln49_4' <Predicate = (ifzero9)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 433 [1/1] (0.97ns)   --->   "%icmp_ln49_5 = icmp_eq  i23 %trunc_ln49_2, i23 0" [../src/hls/cnn.cpp:49]   --->   Operation 433 'icmp' 'icmp_ln49_5' <Predicate = (ifzero9)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_2)   --->   "%or_ln49_2 = or i1 %icmp_ln49_5, i1 %icmp_ln49_4" [../src/hls/cnn.cpp:49]   --->   Operation 434 'or' 'or_ln49_2' <Predicate = (ifzero9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 435 [1/2] (3.34ns)   --->   "%tmp_41 = fcmp_ogt  i32 %add1_i2, i32 0" [../src/hls/cnn.cpp:49]   --->   Operation 435 'fcmp' 'tmp_41' <Predicate = (ifzero9)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_2)   --->   "%and_ln49_2 = and i1 %or_ln49_2, i1 %tmp_41" [../src/hls/cnn.cpp:49]   --->   Operation 436 'and' 'and_ln49_2' <Predicate = (ifzero9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 437 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln49_2 = select i1 %and_ln49_2, i32 %add1_i2, i32 0" [../src/hls/cnn.cpp:49]   --->   Operation 437 'select' 'select_ln49_2' <Predicate = (ifzero9)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_101 : Operation 438 [1/1] (0.79ns)   --->   "%store_ln49 = store i32 %select_ln49_2, i4 %layer_11_output_addr_1" [../src/hls/cnn.cpp:49]   --->   Operation 438 'store' 'store_ln49' <Predicate = (ifzero9)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_101 : Operation 439 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse8"   --->   Operation 439 'br' 'br_ln0' <Predicate = (ifzero9)> <Delay = 0.00>

State 102 <SV = 34> <Delay = 0.00>
ST_102 : Operation 440 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z15set1DFloatArrayPKiPff.exit17"   --->   Operation 440 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 103 <SV = 27> <Delay = 1.03>
ST_103 : Operation 441 [1/1] (0.00ns)   --->   "%layer_12_output_3_0 = phi i32 %layer_12_output_3_1, void %.split2, i32 <undef>, void %dense_relu.1.exit.preheader" [../src/hls/cnn.cpp:24]   --->   Operation 441 'phi' 'layer_12_output_3_0' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 442 [1/1] (0.00ns)   --->   "%layer_12_output_2_0 = phi i32 %layer_12_output_2_1, void %.split2, i32 <undef>, void %dense_relu.1.exit.preheader" [../src/hls/cnn.cpp:24]   --->   Operation 442 'phi' 'layer_12_output_2_0' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 443 [1/1] (0.00ns)   --->   "%layer_12_output_1_0 = phi i32 %layer_12_output_1_1, void %.split2, i32 <undef>, void %dense_relu.1.exit.preheader" [../src/hls/cnn.cpp:24]   --->   Operation 443 'phi' 'layer_12_output_1_0' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 444 [1/1] (0.00ns)   --->   "%layer_12_output_0_0 = phi i32 %layer_12_output_0_1, void %.split2, i32 <undef>, void %dense_relu.1.exit.preheader" [../src/hls/cnn.cpp:24]   --->   Operation 444 'phi' 'layer_12_output_0_0' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 445 [1/1] (0.00ns)   --->   "%i_7 = phi i3 %add_ln22_3, void %.split2, i3 0, void %dense_relu.1.exit.preheader" [../src/hls/cnn.cpp:22]   --->   Operation 445 'phi' 'i_7' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 446 [1/1] (0.74ns)   --->   "%add_ln22_3 = add i3 %i_7, i3 1" [../src/hls/cnn.cpp:22]   --->   Operation 446 'add' 'add_ln22_3' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 447 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 447 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 448 [1/1] (0.69ns)   --->   "%icmp_ln22_3 = icmp_eq  i3 %i_7, i3 4" [../src/hls/cnn.cpp:22]   --->   Operation 448 'icmp' 'icmp_ln22_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 449 [1/1] (0.00ns)   --->   "%empty_50 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 449 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 450 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22_3, void %.split2, void %_Z15set1DFloatArrayPKiPff.exit23" [../src/hls/cnn.cpp:22]   --->   Operation 450 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 451 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [../src/hls/cnn.cpp:22]   --->   Operation 451 'specloopname' 'specloopname_ln22' <Predicate = (!icmp_ln22_3)> <Delay = 0.00>
ST_103 : Operation 452 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i3 %i_7" [../src/hls/cnn.cpp:24]   --->   Operation 452 'trunc' 'trunc_ln24' <Predicate = (!icmp_ln22_3)> <Delay = 0.00>
ST_103 : Operation 453 [1/1] (0.51ns)   --->   "%icmp_ln24 = icmp_eq  i2 %trunc_ln24, i2 0" [../src/hls/cnn.cpp:24]   --->   Operation 453 'icmp' 'icmp_ln24' <Predicate = (!icmp_ln22_3)> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node layer_12_output_0_1)   --->   "%select_ln24 = select i1 %icmp_ln24, i32 0, i32 %layer_12_output_0_0" [../src/hls/cnn.cpp:24]   --->   Operation 454 'select' 'select_ln24' <Predicate = (!icmp_ln22_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_103 : Operation 455 [1/1] (0.51ns)   --->   "%icmp_ln24_1 = icmp_eq  i2 %trunc_ln24, i2 1" [../src/hls/cnn.cpp:24]   --->   Operation 455 'icmp' 'icmp_ln24_1' <Predicate = (!icmp_ln22_3)> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node layer_12_output_0_1)   --->   "%select_ln24_1 = select i1 %icmp_ln24_1, i32 %layer_12_output_0_0, i32 %select_ln24" [../src/hls/cnn.cpp:24]   --->   Operation 456 'select' 'select_ln24_1' <Predicate = (!icmp_ln22_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_103 : Operation 457 [1/1] (0.51ns)   --->   "%icmp_ln24_2 = icmp_eq  i2 %trunc_ln24, i2 2" [../src/hls/cnn.cpp:24]   --->   Operation 457 'icmp' 'icmp_ln24_2' <Predicate = (!icmp_ln22_3)> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 458 [1/1] (0.52ns) (out node of the LUT)   --->   "%layer_12_output_0_1 = select i1 %icmp_ln24_2, i32 %layer_12_output_0_0, i32 %select_ln24_1" [../src/hls/cnn.cpp:24]   --->   Operation 458 'select' 'layer_12_output_0_1' <Predicate = (!icmp_ln22_3)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_103 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node layer_12_output_1_1)   --->   "%select_ln24_2 = select i1 %icmp_ln24_1, i32 0, i32 %layer_12_output_1_0" [../src/hls/cnn.cpp:24]   --->   Operation 459 'select' 'select_ln24_2' <Predicate = (!icmp_ln22_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_103 : Operation 460 [1/1] (0.52ns) (out node of the LUT)   --->   "%layer_12_output_1_1 = select i1 %icmp_ln24_2, i32 %layer_12_output_1_0, i32 %select_ln24_2" [../src/hls/cnn.cpp:24]   --->   Operation 460 'select' 'layer_12_output_1_1' <Predicate = (!icmp_ln22_3)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_103 : Operation 461 [1/1] (0.52ns)   --->   "%layer_12_output_2_1 = select i1 %icmp_ln24_2, i32 0, i32 %layer_12_output_2_0" [../src/hls/cnn.cpp:24]   --->   Operation 461 'select' 'layer_12_output_2_1' <Predicate = (!icmp_ln22_3)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_103 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node layer_12_output_3_1)   --->   "%select_ln24_3 = select i1 %icmp_ln24, i32 %layer_12_output_3_0, i32 0" [../src/hls/cnn.cpp:24]   --->   Operation 462 'select' 'select_ln24_3' <Predicate = (!icmp_ln22_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_103 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node layer_12_output_3_1)   --->   "%select_ln24_4 = select i1 %icmp_ln24_1, i32 %layer_12_output_3_0, i32 %select_ln24_3" [../src/hls/cnn.cpp:24]   --->   Operation 463 'select' 'select_ln24_4' <Predicate = (!icmp_ln22_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_103 : Operation 464 [1/1] (0.52ns) (out node of the LUT)   --->   "%layer_12_output_3_1 = select i1 %icmp_ln24_2, i32 %layer_12_output_3_0, i32 %select_ln24_4" [../src/hls/cnn.cpp:24]   --->   Operation 464 'select' 'layer_12_output_3_1' <Predicate = (!icmp_ln22_3)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_103 : Operation 465 [1/1] (0.00ns)   --->   "%br_ln0 = br void %dense_relu.1.exit"   --->   Operation 465 'br' 'br_ln0' <Predicate = (!icmp_ln22_3)> <Delay = 0.00>

State 104 <SV = 28> <Delay = 0.48>
ST_104 : Operation 466 [2/2] (0.48ns)   --->   "%call_ret = call i128 @dense_relu, i32 %layer_11_output, i32 %layer_12_output_0_0, i32 %layer_12_output_1_0, i32 %layer_12_output_2_0, i32 %layer_12_output_3_0, i32 %layer_12_weights" [../src/hls/cnn.cpp:292]   --->   Operation 466 'call' 'call_ret' <Predicate = true> <Delay = 0.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 105 <SV = 29> <Delay = 0.48>
ST_105 : Operation 467 [1/2] (0.00ns)   --->   "%call_ret = call i128 @dense_relu, i32 %layer_11_output, i32 %layer_12_output_0_0, i32 %layer_12_output_1_0, i32 %layer_12_output_2_0, i32 %layer_12_output_3_0, i32 %layer_12_weights" [../src/hls/cnn.cpp:292]   --->   Operation 467 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_105 : Operation 468 [1/1] (0.00ns)   --->   "%layer_12_output_0 = extractvalue i128 %call_ret" [../src/hls/cnn.cpp:292]   --->   Operation 468 'extractvalue' 'layer_12_output_0' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 469 [1/1] (0.00ns)   --->   "%layer_12_output_1 = extractvalue i128 %call_ret" [../src/hls/cnn.cpp:292]   --->   Operation 469 'extractvalue' 'layer_12_output_1' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 470 [1/1] (0.00ns)   --->   "%layer_12_output_2 = extractvalue i128 %call_ret" [../src/hls/cnn.cpp:292]   --->   Operation 470 'extractvalue' 'layer_12_output_2' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 471 [1/1] (0.00ns)   --->   "%layer_12_output_3 = extractvalue i128 %call_ret" [../src/hls/cnn.cpp:292]   --->   Operation 471 'extractvalue' 'layer_12_output_3' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 472 [1/1] (0.48ns)   --->   "%br_ln298 = br void" [../src/hls/cnn.cpp:298]   --->   Operation 472 'br' 'br_ln298' <Predicate = true> <Delay = 0.48>

State 106 <SV = 30> <Delay = 0.74>
ST_106 : Operation 473 [1/1] (0.00ns)   --->   "%i_8 = phi i3 %add_ln298, void %.split, i3 0, void %_Z15set1DFloatArrayPKiPff.exit23" [../src/hls/cnn.cpp:298]   --->   Operation 473 'phi' 'i_8' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 474 [1/1] (0.74ns)   --->   "%add_ln298 = add i3 %i_8, i3 1" [../src/hls/cnn.cpp:298]   --->   Operation 474 'add' 'add_ln298' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 475 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 475 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 476 [1/1] (0.69ns)   --->   "%icmp_ln298 = icmp_eq  i3 %i_8, i3 4" [../src/hls/cnn.cpp:298]   --->   Operation 476 'icmp' 'icmp_ln298' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 477 [1/1] (0.00ns)   --->   "%empty_51 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 477 'speclooptripcount' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 478 [1/1] (0.00ns)   --->   "%br_ln298 = br i1 %icmp_ln298, void %.split, void" [../src/hls/cnn.cpp:298]   --->   Operation 478 'br' 'br_ln298' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 479 [1/1] (0.00ns)   --->   "%trunc_ln300 = trunc i3 %i_8" [../src/hls/cnn.cpp:300]   --->   Operation 479 'trunc' 'trunc_ln300' <Predicate = (!icmp_ln298)> <Delay = 0.00>

State 107 <SV = 31> <Delay = 2.35>
ST_107 : Operation 480 [1/1] (0.00ns)   --->   "%specloopname_ln298 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [../src/hls/cnn.cpp:298]   --->   Operation 480 'specloopname' 'specloopname_ln298' <Predicate = (!icmp_ln298)> <Delay = 0.00>
ST_107 : Operation 481 [1/1] (0.60ns)   --->   "%tmp_42 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %layer_12_output_0, i32 %layer_12_output_1, i32 %layer_12_output_2, i32 %layer_12_output_3, i2 %trunc_ln300" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 481 'mux' 'tmp_42' <Predicate = (!icmp_ln298)> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 482 [1/1] (0.00ns)   --->   "%bitcast_ln174 = bitcast i32 %tmp_42" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 482 'bitcast' 'bitcast_ln174' <Predicate = (!icmp_ln298)> <Delay = 0.00>
ST_107 : Operation 483 [1/1] (1.75ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %infer_output_V, i32 %bitcast_ln174" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 483 'write' 'write_ln174' <Predicate = (!icmp_ln298)> <Delay = 1.75> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_107 : Operation 484 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 484 'br' 'br_ln0' <Predicate = (!icmp_ln298)> <Delay = 0.00>

State 108 <SV = 31> <Delay = 0.00>
ST_108 : Operation 485 [1/1] (0.00ns)   --->   "%ret_ln303 = ret" [../src/hls/cnn.cpp:303]   --->   Operation 485 'ret' 'ret_ln303' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../src/hls/cnn.cpp:197) with incoming values : ('add_ln197', ../src/hls/cnn.cpp:197) [46]  (0.489 ns)

 <State 2>: 0.934ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn.cpp:197) with incoming values : ('add_ln197', ../src/hls/cnn.cpp:197) [46]  (0 ns)
	'add' operation ('add_ln197', ../src/hls/cnn.cpp:197) [47]  (0.934 ns)

 <State 3>: 1.75ns
The critical path consists of the following:
	fifo read on port 'infer_input_V' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [55]  (1.75 ns)

 <State 4>: 6.67ns
The critical path consists of the following:
	'sitofp' operation ('conv', ../src/hls/cnn.cpp:200) [56]  (6.67 ns)

 <State 5>: 6.67ns
The critical path consists of the following:
	'sitofp' operation ('conv', ../src/hls/cnn.cpp:200) [56]  (6.67 ns)

 <State 6>: 6.67ns
The critical path consists of the following:
	'sitofp' operation ('conv', ../src/hls/cnn.cpp:200) [56]  (6.67 ns)

 <State 7>: 6.67ns
The critical path consists of the following:
	'sitofp' operation ('conv', ../src/hls/cnn.cpp:200) [56]  (6.67 ns)

 <State 8>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('image_input_addr', ../src/hls/cnn.cpp:200) [57]  (0 ns)
	'store' operation ('store_ln200', ../src/hls/cnn.cpp:200) of variable 'conv', ../src/hls/cnn.cpp:200 on array 'image_input', ../src/hls/cnn.cpp:195 [58]  (1.35 ns)

 <State 9>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', ../src/hls/cnn.cpp:31) with incoming values : ('add_ln31', ../src/hls/cnn.cpp:31) [63]  (0.489 ns)

 <State 10>: 4.1ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn.cpp:31) with incoming values : ('select_ln31_2', ../src/hls/cnn.cpp:31) [64]  (0 ns)
	'add' operation ('add_ln31_1', ../src/hls/cnn.cpp:31) [79]  (0.878 ns)
	'sub' operation ('p_mid1', ../src/hls/cnn.cpp:31) [83]  (0.934 ns)
	'select' operation ('select_ln31_1', ../src/hls/cnn.cpp:31) [84]  (0 ns)
	'add' operation ('empty_40', ../src/hls/cnn.cpp:31) [89]  (0.934 ns)
	'getelementptr' operation ('image_input_addr_1', ../src/hls/cnn.cpp:37) [91]  (0 ns)
	'load' operation ('image_input_load', ../src/hls/cnn.cpp:37) on array 'image_input', ../src/hls/cnn.cpp:195 [92]  (1.35 ns)

 <State 11>: 1.35ns
The critical path consists of the following:
	'load' operation ('image_input_load', ../src/hls/cnn.cpp:37) on array 'image_input', ../src/hls/cnn.cpp:195 [92]  (1.35 ns)

 <State 12>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('conv12_i', ../src/hls/cnn.cpp:37) [93]  (6.71 ns)

 <State 13>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('conv12_i', ../src/hls/cnn.cpp:37) [93]  (6.71 ns)

 <State 14>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('conv12_i', ../src/hls/cnn.cpp:37) [93]  (6.71 ns)

 <State 15>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('conv12_i', ../src/hls/cnn.cpp:37) [93]  (6.71 ns)

 <State 16>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('conv12_i', ../src/hls/cnn.cpp:37) [93]  (6.71 ns)

 <State 17>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('conv12_i', ../src/hls/cnn.cpp:37) [93]  (6.71 ns)

 <State 18>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('conv12_i', ../src/hls/cnn.cpp:37) [93]  (6.71 ns)

 <State 19>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('conv12_i', ../src/hls/cnn.cpp:37) [93]  (6.71 ns)

 <State 20>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('conv12_i', ../src/hls/cnn.cpp:37) [93]  (6.71 ns)

 <State 21>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('conv12_i', ../src/hls/cnn.cpp:37) [93]  (6.71 ns)

 <State 22>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln37', ../src/hls/cnn.cpp:37) of variable 'conv12_i', ../src/hls/cnn.cpp:37 on array 'image_input', ../src/hls/cnn.cpp:195 [94]  (1.35 ns)

 <State 23>: 0ns
The critical path consists of the following:

 <State 24>: 0ns
The critical path consists of the following:

 <State 25>: 0ns
The critical path consists of the following:

 <State 26>: 0ns
The critical path consists of the following:

 <State 27>: 0ns
The critical path consists of the following:

 <State 28>: 0ns
The critical path consists of the following:

 <State 29>: 0ns
The critical path consists of the following:

 <State 30>: 0ns
The critical path consists of the following:

 <State 31>: 0ns
The critical path consists of the following:

 <State 32>: 0ns
The critical path consists of the following:

 <State 33>: 0ns
The critical path consists of the following:

 <State 34>: 0ns
The critical path consists of the following:

 <State 35>: 0ns
The critical path consists of the following:

 <State 36>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../src/hls/cnn.cpp:22) with incoming values : ('add_ln22', ../src/hls/cnn.cpp:22) [112]  (0.489 ns)

 <State 37>: 2.21ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn.cpp:22) with incoming values : ('add_ln22', ../src/hls/cnn.cpp:22) [112]  (0 ns)
	'getelementptr' operation ('layer_9_output_addr', ../src/hls/cnn.cpp:24) [121]  (0 ns)
	'store' operation ('store_ln24', ../src/hls/cnn.cpp:24) of constant 0 on array 'input', ../src/hls/cnn.cpp:265 [122]  (1.35 ns)
	blocking operation 0.863 ns on control path)

 <State 38>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:267) with incoming values : ('add_ln157', ../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:267) [127]  (0.489 ns)

 <State 39>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:267) with incoming values : ('add_ln157', ../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:267) [127]  (0 ns)
	'getelementptr' operation ('input', ../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:267) [136]  (0 ns)
	'load' operation ('layer_9_output_load', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:267) on array 'input', ../src/hls/cnn.cpp:265 [137]  (1.35 ns)

 <State 40>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_9_output_load', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:267) on array 'input', ../src/hls/cnn.cpp:265 [137]  (1.35 ns)

 <State 41>: 2.3ns
The critical path consists of the following:
	'phi' operation ('ii', ../src/hls/cnn.cpp:159->../src/hls/cnn.cpp:267) with incoming values : ('add_ln159', ../src/hls/cnn.cpp:159->../src/hls/cnn.cpp:267) [142]  (0 ns)
	'add' operation ('add_ln161', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:267) [156]  (0.948 ns)
	'getelementptr' operation ('layer_9_weights_addr', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:267) [158]  (0 ns)
	'load' operation ('layer_9_weights_load', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:267) on array 'layer_9_weights' [159]  (1.35 ns)

 <State 42>: 6.02ns
The critical path consists of the following:
	'load' operation ('layer_7_output_load', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:267) on array 'input', ../src/hls/cnn.cpp:254 [153]  (1.35 ns)
	'fmul' operation ('mul7_i', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:267) [160]  (4.67 ns)

 <State 43>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul7_i', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:267) [160]  (4.67 ns)

 <State 44>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul7_i', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:267) [160]  (4.67 ns)

 <State 45>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul7_i', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:267) [160]  (4.67 ns)

 <State 46>: 6.02ns
The critical path consists of the following:
	'phi' operation ('add108_i', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:267) with incoming values : ('layer_9_output_load', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:267) ('add_i', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:267) [143]  (0 ns)
	'fadd' operation ('add_i', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:267) [161]  (6.02 ns)

 <State 47>: 12ns
The critical path consists of the following:
	'fadd' operation ('add_i', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:267) [161]  (6.02 ns)
	'phi' operation ('add108_i', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:267) with incoming values : ('layer_9_output_load', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:267) ('add_i', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:267) [143]  (0 ns)
	'fadd' operation ('add_i', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:267) [161]  (6.02 ns)

 <State 48>: 12ns
The critical path consists of the following:
	'fadd' operation ('add_i', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:267) [161]  (6.02 ns)
	'phi' operation ('add108_i', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:267) with incoming values : ('layer_9_output_load', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:267) ('add_i', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:267) [143]  (0 ns)
	'fadd' operation ('add_i', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:267) [161]  (6.02 ns)

 <State 49>: 12ns
The critical path consists of the following:
	'fadd' operation ('add_i', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:267) [161]  (6.02 ns)
	'phi' operation ('add108_i', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:267) with incoming values : ('layer_9_output_load', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:267) ('add_i', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:267) [143]  (0 ns)
	'fadd' operation ('add_i', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:267) [161]  (6.02 ns)

 <State 50>: 12ns
The critical path consists of the following:
	'fadd' operation ('add_i', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:267) [161]  (6.02 ns)
	'phi' operation ('add108_i', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:267) with incoming values : ('layer_9_output_load', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:267) ('add_i', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:267) [143]  (0 ns)
	'fadd' operation ('add_i', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:267) [161]  (6.02 ns)

 <State 51>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add1_i', ../src/hls/cnn.cpp:164->../src/hls/cnn.cpp:267) [165]  (6.02 ns)

 <State 52>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add1_i', ../src/hls/cnn.cpp:164->../src/hls/cnn.cpp:267) [165]  (6.02 ns)

 <State 53>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add1_i', ../src/hls/cnn.cpp:164->../src/hls/cnn.cpp:267) [165]  (6.02 ns)

 <State 54>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add1_i', ../src/hls/cnn.cpp:164->../src/hls/cnn.cpp:267) [165]  (6.02 ns)

 <State 55>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add1_i', ../src/hls/cnn.cpp:164->../src/hls/cnn.cpp:267) [165]  (6.02 ns)

 <State 56>: 3.35ns
The critical path consists of the following:
	'fcmp' operation ('tmp_s', ../src/hls/cnn.cpp:49) [172]  (3.35 ns)

 <State 57>: 5.22ns
The critical path consists of the following:
	'fcmp' operation ('tmp_s', ../src/hls/cnn.cpp:49) [172]  (3.35 ns)
	'and' operation ('and_ln49', ../src/hls/cnn.cpp:49) [173]  (0 ns)
	'select' operation ('select_ln49', ../src/hls/cnn.cpp:49) [174]  (0.525 ns)
	'store' operation ('store_ln49', ../src/hls/cnn.cpp:49) of variable 'select_ln49', ../src/hls/cnn.cpp:49 on array 'input', ../src/hls/cnn.cpp:265 [175]  (1.35 ns)

 <State 58>: 0ns
The critical path consists of the following:

 <State 59>: 2.22ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn.cpp:22) with incoming values : ('add_ln22_1', ../src/hls/cnn.cpp:22) [184]  (0 ns)
	'getelementptr' operation ('layer_10_output_addr', ../src/hls/cnn.cpp:24) [193]  (0 ns)
	'store' operation ('store_ln24', ../src/hls/cnn.cpp:24) of constant 0 on array 'input', ../src/hls/cnn.cpp:273 [194]  (1.35 ns)
	blocking operation 0.87 ns on control path)

 <State 60>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:275) with incoming values : ('add_ln157_1', ../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:275) [199]  (0.489 ns)

 <State 61>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:275) with incoming values : ('add_ln157_1', ../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:275) [199]  (0 ns)
	'getelementptr' operation ('input', ../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:275) [208]  (0 ns)
	'load' operation ('layer_10_output_load', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:275) on array 'input', ../src/hls/cnn.cpp:273 [209]  (1.35 ns)

 <State 62>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_10_output_load', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:275) on array 'input', ../src/hls/cnn.cpp:273 [209]  (1.35 ns)

 <State 63>: 2.3ns
The critical path consists of the following:
	'phi' operation ('ii', ../src/hls/cnn.cpp:159->../src/hls/cnn.cpp:275) with incoming values : ('add_ln159_1', ../src/hls/cnn.cpp:159->../src/hls/cnn.cpp:275) [214]  (0 ns)
	'add' operation ('add_ln161_1', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:275) [228]  (0.948 ns)
	'getelementptr' operation ('layer_10_weights_addr', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:275) [230]  (0 ns)
	'load' operation ('layer_10_weights_load', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:275) on array 'layer_10_weights' [231]  (1.35 ns)

 <State 64>: 6.02ns
The critical path consists of the following:
	'load' operation ('layer_9_output_load_1', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:275) on array 'input', ../src/hls/cnn.cpp:265 [225]  (1.35 ns)
	'fmul' operation ('mul7_i1', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:275) [232]  (4.67 ns)

 <State 65>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul7_i1', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:275) [232]  (4.67 ns)

 <State 66>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul7_i1', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:275) [232]  (4.67 ns)

 <State 67>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul7_i1', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:275) [232]  (4.67 ns)

 <State 68>: 6.02ns
The critical path consists of the following:
	'phi' operation ('add108_i22667', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:275) with incoming values : ('layer_10_output_load', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:275) ('add_i1', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:275) [215]  (0 ns)
	'fadd' operation ('add_i1', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:275) [233]  (6.02 ns)

 <State 69>: 12ns
The critical path consists of the following:
	'fadd' operation ('add_i1', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:275) [233]  (6.02 ns)
	'phi' operation ('add108_i22667', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:275) with incoming values : ('layer_10_output_load', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:275) ('add_i1', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:275) [215]  (0 ns)
	'fadd' operation ('add_i1', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:275) [233]  (6.02 ns)

 <State 70>: 12ns
The critical path consists of the following:
	'fadd' operation ('add_i1', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:275) [233]  (6.02 ns)
	'phi' operation ('add108_i22667', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:275) with incoming values : ('layer_10_output_load', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:275) ('add_i1', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:275) [215]  (0 ns)
	'fadd' operation ('add_i1', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:275) [233]  (6.02 ns)

 <State 71>: 12ns
The critical path consists of the following:
	'fadd' operation ('add_i1', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:275) [233]  (6.02 ns)
	'phi' operation ('add108_i22667', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:275) with incoming values : ('layer_10_output_load', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:275) ('add_i1', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:275) [215]  (0 ns)
	'fadd' operation ('add_i1', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:275) [233]  (6.02 ns)

 <State 72>: 12ns
The critical path consists of the following:
	'fadd' operation ('add_i1', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:275) [233]  (6.02 ns)
	'phi' operation ('add108_i22667', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:275) with incoming values : ('layer_10_output_load', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:275) ('add_i1', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:275) [215]  (0 ns)
	'fadd' operation ('add_i1', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:275) [233]  (6.02 ns)

 <State 73>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add1_i1', ../src/hls/cnn.cpp:164->../src/hls/cnn.cpp:275) [237]  (6.02 ns)

 <State 74>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add1_i1', ../src/hls/cnn.cpp:164->../src/hls/cnn.cpp:275) [237]  (6.02 ns)

 <State 75>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add1_i1', ../src/hls/cnn.cpp:164->../src/hls/cnn.cpp:275) [237]  (6.02 ns)

 <State 76>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add1_i1', ../src/hls/cnn.cpp:164->../src/hls/cnn.cpp:275) [237]  (6.02 ns)

 <State 77>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add1_i1', ../src/hls/cnn.cpp:164->../src/hls/cnn.cpp:275) [237]  (6.02 ns)

 <State 78>: 3.35ns
The critical path consists of the following:
	'fcmp' operation ('tmp_39', ../src/hls/cnn.cpp:49) [244]  (3.35 ns)

 <State 79>: 5.22ns
The critical path consists of the following:
	'fcmp' operation ('tmp_39', ../src/hls/cnn.cpp:49) [244]  (3.35 ns)
	'and' operation ('and_ln49_1', ../src/hls/cnn.cpp:49) [245]  (0 ns)
	'select' operation ('select_ln49_1', ../src/hls/cnn.cpp:49) [246]  (0.525 ns)
	'store' operation ('store_ln49', ../src/hls/cnn.cpp:49) of variable 'select_ln49_1', ../src/hls/cnn.cpp:49 on array 'input', ../src/hls/cnn.cpp:273 [247]  (1.35 ns)

 <State 80>: 0ns
The critical path consists of the following:

 <State 81>: 1.67ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn.cpp:22) with incoming values : ('add_ln22_2', ../src/hls/cnn.cpp:22) [256]  (0 ns)
	'add' operation ('add_ln22_2', ../src/hls/cnn.cpp:22) [257]  (0.878 ns)
	blocking operation 0.789 ns on control path)

 <State 82>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:284) with incoming values : ('add_ln157_2', ../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:284) [271]  (0.489 ns)

 <State 83>: 0.878ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:284) with incoming values : ('add_ln157_2', ../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:284) [271]  (0 ns)
	'add' operation ('add_ln157_2', ../src/hls/cnn.cpp:157->../src/hls/cnn.cpp:284) [272]  (0.878 ns)

 <State 84>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_11_output_load', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:284) on array 'output', ../src/hls/cnn.cpp:282 [281]  (0.79 ns)

 <State 85>: 2.27ns
The critical path consists of the following:
	'phi' operation ('ii', ../src/hls/cnn.cpp:159->../src/hls/cnn.cpp:284) with incoming values : ('add_ln159_2', ../src/hls/cnn.cpp:159->../src/hls/cnn.cpp:284) [286]  (0 ns)
	'add' operation ('add_ln161_2', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:284) [300]  (0.921 ns)
	'getelementptr' operation ('layer_11_weights_addr', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:284) [302]  (0 ns)
	'load' operation ('layer_11_weights_load', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:284) on array 'layer_11_weights' [303]  (1.35 ns)

 <State 86>: 6.02ns
The critical path consists of the following:
	'load' operation ('layer_10_output_load_1', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:284) on array 'input', ../src/hls/cnn.cpp:273 [297]  (1.35 ns)
	'fmul' operation ('mul7_i2', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:284) [304]  (4.67 ns)

 <State 87>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul7_i2', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:284) [304]  (4.67 ns)

 <State 88>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul7_i2', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:284) [304]  (4.67 ns)

 <State 89>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul7_i2', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:284) [304]  (4.67 ns)

 <State 90>: 6.02ns
The critical path consists of the following:
	'phi' operation ('add108_i22688', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:284) with incoming values : ('layer_11_output_load', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:284) ('add_i2', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:284) [287]  (0 ns)
	'fadd' operation ('add_i2', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:284) [305]  (6.02 ns)

 <State 91>: 12ns
The critical path consists of the following:
	'fadd' operation ('add_i2', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:284) [305]  (6.02 ns)
	'phi' operation ('add108_i22688', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:284) with incoming values : ('layer_11_output_load', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:284) ('add_i2', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:284) [287]  (0 ns)
	'fadd' operation ('add_i2', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:284) [305]  (6.02 ns)

 <State 92>: 12ns
The critical path consists of the following:
	'fadd' operation ('add_i2', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:284) [305]  (6.02 ns)
	'phi' operation ('add108_i22688', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:284) with incoming values : ('layer_11_output_load', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:284) ('add_i2', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:284) [287]  (0 ns)
	'fadd' operation ('add_i2', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:284) [305]  (6.02 ns)

 <State 93>: 12ns
The critical path consists of the following:
	'fadd' operation ('add_i2', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:284) [305]  (6.02 ns)
	'phi' operation ('add108_i22688', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:284) with incoming values : ('layer_11_output_load', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:284) ('add_i2', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:284) [287]  (0 ns)
	'fadd' operation ('add_i2', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:284) [305]  (6.02 ns)

 <State 94>: 12ns
The critical path consists of the following:
	'fadd' operation ('add_i2', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:284) [305]  (6.02 ns)
	'phi' operation ('add108_i22688', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:284) with incoming values : ('layer_11_output_load', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:284) ('add_i2', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:284) [287]  (0 ns)
	'fadd' operation ('add_i2', ../src/hls/cnn.cpp:161->../src/hls/cnn.cpp:284) [305]  (6.02 ns)

 <State 95>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add1_i2', ../src/hls/cnn.cpp:164->../src/hls/cnn.cpp:284) [309]  (6.02 ns)

 <State 96>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add1_i2', ../src/hls/cnn.cpp:164->../src/hls/cnn.cpp:284) [309]  (6.02 ns)

 <State 97>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add1_i2', ../src/hls/cnn.cpp:164->../src/hls/cnn.cpp:284) [309]  (6.02 ns)

 <State 98>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add1_i2', ../src/hls/cnn.cpp:164->../src/hls/cnn.cpp:284) [309]  (6.02 ns)

 <State 99>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add1_i2', ../src/hls/cnn.cpp:164->../src/hls/cnn.cpp:284) [309]  (6.02 ns)

 <State 100>: 3.35ns
The critical path consists of the following:
	'fcmp' operation ('tmp_41', ../src/hls/cnn.cpp:49) [316]  (3.35 ns)

 <State 101>: 4.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_41', ../src/hls/cnn.cpp:49) [316]  (3.35 ns)
	'and' operation ('and_ln49_2', ../src/hls/cnn.cpp:49) [317]  (0 ns)
	'select' operation ('select_ln49_2', ../src/hls/cnn.cpp:49) [318]  (0.525 ns)
	'store' operation ('store_ln49', ../src/hls/cnn.cpp:49) of variable 'select_ln49_2', ../src/hls/cnn.cpp:49 on array 'output', ../src/hls/cnn.cpp:282 [319]  (0.79 ns)

 <State 102>: 0ns
The critical path consists of the following:

 <State 103>: 1.04ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn.cpp:22) with incoming values : ('add_ln22_3', ../src/hls/cnn.cpp:22) [332]  (0 ns)
	'icmp' operation ('icmp_ln24', ../src/hls/cnn.cpp:24) [341]  (0.512 ns)
	'select' operation ('select_ln24', ../src/hls/cnn.cpp:24) [342]  (0 ns)
	'select' operation ('select_ln24_1', ../src/hls/cnn.cpp:24) [344]  (0 ns)
	'select' operation ('layer_12_output_0_1', ../src/hls/cnn.cpp:24) [346]  (0.525 ns)

 <State 104>: 0.489ns
The critical path consists of the following:
	'call' operation ('call_ret', ../src/hls/cnn.cpp:292) to 'dense_relu' [355]  (0.489 ns)

 <State 105>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../src/hls/cnn.cpp:298) with incoming values : ('add_ln298', ../src/hls/cnn.cpp:298) [362]  (0.489 ns)

 <State 106>: 0.746ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn.cpp:298) with incoming values : ('add_ln298', ../src/hls/cnn.cpp:298) [362]  (0 ns)
	'add' operation ('add_ln298', ../src/hls/cnn.cpp:298) [363]  (0.746 ns)

 <State 107>: 2.36ns
The critical path consists of the following:
	'mux' operation ('tmp_42', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [371]  (0.605 ns)
	fifo write on port 'infer_output_V' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [373]  (1.75 ns)

 <State 108>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
