--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml r_file.twx r_file.ncd -o r_file.twr r_file.pcf -ucf
r_file.ucf

Design file:              r_file.ncd
Physical constraint file: r_file.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
input<0>    |    0.783(R)|      FAST  |    0.275(R)|      SLOW  |clk_BUFGP         |   0.000|
input<1>    |    0.952(R)|      FAST  |    0.032(R)|      SLOW  |clk_BUFGP         |   0.000|
input<2>    |    1.216(R)|      FAST  |   -0.258(R)|      SLOW  |clk_BUFGP         |   0.000|
input<3>    |    1.403(R)|      SLOW  |   -0.236(R)|      SLOW  |clk_BUFGP         |   0.000|
input<4>    |    1.248(R)|      FAST  |   -0.246(R)|      SLOW  |clk_BUFGP         |   0.000|
input<5>    |    1.320(R)|      SLOW  |   -0.078(R)|      SLOW  |clk_BUFGP         |   0.000|
input<6>    |    1.156(R)|      FAST  |   -0.124(R)|      SLOW  |clk_BUFGP         |   0.000|
input<7>    |    1.152(R)|      FAST  |    0.028(R)|      SLOW  |clk_BUFGP         |   0.000|
rst         |    4.256(R)|      SLOW  |   -2.194(R)|      FAST  |clk_BUFGP         |   0.000|
we          |    5.047(R)|      SLOW  |   -2.648(R)|      FAST  |clk_BUFGP         |   0.000|
wr<0>       |    2.217(R)|      SLOW  |   -0.579(R)|      SLOW  |clk_BUFGP         |   0.000|
wr<1>       |    2.332(R)|      SLOW  |   -0.623(R)|      SLOW  |clk_BUFGP         |   0.000|
wr<2>       |    2.356(R)|      SLOW  |   -0.498(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
out1<0>     |         9.061(R)|      SLOW  |         4.348(R)|      FAST  |clk_BUFGP         |   0.000|
out1<1>     |         8.608(R)|      SLOW  |         4.255(R)|      FAST  |clk_BUFGP         |   0.000|
out1<2>     |         8.485(R)|      SLOW  |         4.026(R)|      FAST  |clk_BUFGP         |   0.000|
out1<3>     |         8.848(R)|      SLOW  |         4.437(R)|      FAST  |clk_BUFGP         |   0.000|
out1<4>     |         8.604(R)|      SLOW  |         4.166(R)|      FAST  |clk_BUFGP         |   0.000|
out1<5>     |         8.379(R)|      SLOW  |         4.076(R)|      FAST  |clk_BUFGP         |   0.000|
out1<6>     |         8.282(R)|      SLOW  |         3.907(R)|      FAST  |clk_BUFGP         |   0.000|
out1<7>     |         8.330(R)|      SLOW  |         4.082(R)|      FAST  |clk_BUFGP         |   0.000|
out2<0>     |         8.439(R)|      SLOW  |         4.028(R)|      FAST  |clk_BUFGP         |   0.000|
out2<1>     |         8.389(R)|      SLOW  |         3.976(R)|      FAST  |clk_BUFGP         |   0.000|
out2<2>     |         8.228(R)|      SLOW  |         3.971(R)|      FAST  |clk_BUFGP         |   0.000|
out2<3>     |         8.500(R)|      SLOW  |         4.022(R)|      FAST  |clk_BUFGP         |   0.000|
out2<4>     |         8.336(R)|      SLOW  |         3.953(R)|      FAST  |clk_BUFGP         |   0.000|
out2<5>     |         8.195(R)|      SLOW  |         3.938(R)|      FAST  |clk_BUFGP         |   0.000|
out2<6>     |         8.178(R)|      SLOW  |         3.860(R)|      FAST  |clk_BUFGP         |   0.000|
out2<7>     |         8.610(R)|      SLOW  |         4.276(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
rd1<0>         |out1<0>        |    7.877|
rd1<0>         |out1<1>        |    7.697|
rd1<0>         |out1<2>        |    7.418|
rd1<0>         |out1<3>        |    8.071|
rd1<0>         |out1<4>        |    7.703|
rd1<0>         |out1<5>        |    7.694|
rd1<0>         |out1<6>        |    7.294|
rd1<0>         |out1<7>        |    7.999|
rd1<1>         |out1<0>        |    7.763|
rd1<1>         |out1<1>        |    7.955|
rd1<1>         |out1<2>        |    7.274|
rd1<1>         |out1<3>        |    8.241|
rd1<1>         |out1<4>        |    8.077|
rd1<1>         |out1<5>        |    7.847|
rd1<1>         |out1<6>        |    7.668|
rd1<1>         |out1<7>        |    7.930|
rd1<2>         |out1<0>        |    7.966|
rd1<2>         |out1<1>        |    8.332|
rd1<2>         |out1<2>        |    7.887|
rd1<2>         |out1<3>        |    9.213|
rd1<2>         |out1<4>        |    7.316|
rd1<2>         |out1<5>        |    8.718|
rd1<2>         |out1<6>        |    7.461|
rd1<2>         |out1<7>        |    8.794|
rd2<0>         |out2<0>        |    7.543|
rd2<0>         |out2<1>        |    7.698|
rd2<0>         |out2<2>        |    7.273|
rd2<0>         |out2<3>        |    8.201|
rd2<0>         |out2<4>        |    7.906|
rd2<0>         |out2<5>        |    7.580|
rd2<0>         |out2<6>        |    7.772|
rd2<0>         |out2<7>        |    8.090|
rd2<1>         |out2<0>        |    7.971|
rd2<1>         |out2<1>        |    8.158|
rd2<1>         |out2<2>        |    7.784|
rd2<1>         |out2<3>        |    8.419|
rd2<1>         |out2<4>        |    8.538|
rd2<1>         |out2<5>        |    8.307|
rd2<1>         |out2<6>        |    8.443|
rd2<1>         |out2<7>        |    8.776|
rd2<2>         |out2<0>        |    7.687|
rd2<2>         |out2<1>        |    7.896|
rd2<2>         |out2<2>        |    7.841|
rd2<2>         |out2<3>        |    8.221|
rd2<2>         |out2<4>        |    7.044|
rd2<2>         |out2<5>        |    7.596|
rd2<2>         |out2<6>        |    7.338|
rd2<2>         |out2<7>        |    8.081|
---------------+---------------+---------+


Analysis completed Thu Feb 15 19:36:37 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 218 MB



