// Seed: 2125930191
module module_0 #(
    parameter id_11 = 32'd69
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input tri0 id_2;
  inout wire id_1;
  assign id_5 = id_1;
  localparam id_9 = 1;
  assign id_1 = -1 ? 1 : -1'd0;
  logic id_10;
  assign id_8 = id_2;
  wire _id_11;
  assign id_1.id_2 = id_6;
  assign id_8 = id_10 && id_10[id_11];
  wire id_12;
endmodule
module module_1 #(
    parameter id_25 = 32'd14,
    parameter id_36 = 32'd65,
    parameter id_41 = 32'd14,
    parameter id_9  = 32'd26
) (
    input wire id_0,
    output uwire id_1,
    input supply1 id_2,
    input supply1 id_3,
    input supply0 id_4[!  1 : 1  -  -1],
    output wire id_5,
    input uwire id_6,
    output wand id_7,
    output wand id_8,
    output uwire _id_9,
    input tri0 id_10,
    output wor id_11,
    output tri id_12,
    input supply0 id_13,
    input wire id_14,
    input tri0 id_15,
    input wor id_16,
    input supply1 id_17,
    input supply1 id_18[id_9 : ~  id_41],
    input supply0 id_19,
    input supply0 id_20,
    input uwire id_21,
    input tri id_22[1 : id_36  &  id_25],
    input tri1 id_23,
    output tri id_24,
    output supply0 _id_25,
    input tri1 id_26
    , id_43,
    input supply0 id_27,
    output uwire id_28,
    output supply0 id_29,
    input tri1 id_30,
    input wor id_31,
    input uwire id_32,
    input tri0 id_33,
    input tri id_34,
    input tri id_35,
    output tri0 _id_36,
    input tri id_37,
    output tri id_38,
    input wor id_39,
    input supply1 id_40,
    input tri0 _id_41
);
  assign id_28 = -1;
  module_0 modCall_1 (
      id_43,
      id_43,
      id_43,
      id_43,
      id_43,
      id_43,
      id_43,
      id_43
  );
endmodule
