Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Thu Apr 14 22:37:21 2022
| Host         : fernandes420 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file HDMI_test_timing_summary_routed.rpt -pb HDMI_test_timing_summary_routed.pb -rpx HDMI_test_timing_summary_routed.rpx -warn_on_violation
| Design       : HDMI_test
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.205        0.000                      0                  190        0.117        0.000                      0                  190        1.500        0.000                       0                   131  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)         Period(ns)      Frequency(MHz)
-----             ------------         ----------      --------------
clk               {0.000 4.000}        8.000           125.000         
  DCM_TMDS_CLKFX  {0.000 2.000}        4.000           250.000         
  MMCM_pix_clock  {0.000 20.000}       40.000          25.000          
  clkfb_in        {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                 2.000        0.000                       0                     1  
  DCM_TMDS_CLKFX        1.641        0.000                      0                   39        0.163        0.000                      0                   39        1.500        0.000                       0                    37  
  MMCM_pix_clock       31.827        0.000                      0                  151        0.169        0.000                      0                  151       19.500        0.000                       0                    90  
  clkfb_in                                                                                                                                                          5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
MMCM_pix_clock  DCM_TMDS_CLKFX        1.205        0.000                      0                   30        0.117        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  MMCME2_BASE_INST/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  MMCME2_BASE_INST/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  MMCME2_BASE_INST/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  MMCME2_BASE_INST/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  MMCME2_BASE_INST/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  MMCME2_BASE_INST/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  DCM_TMDS_CLKFX
  To Clock:  DCM_TMDS_CLKFX

Setup :            0  Failing Endpoints,  Worst Slack        1.641ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.641ns  (required time - arrival time)
  Source:                 TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_mod10_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.864ns  (logic 0.580ns (31.113%)  route 1.284ns (68.887%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 2.731 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760    -2.459    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.740    -0.618    clk_TMDS
    SLICE_X43Y94         FDRE                                         r  TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.162 f  TMDS_mod10_reg[2]/Q
                         net (fo=4, routed)           0.662     0.500    TMDS_mod10[2]
    SLICE_X43Y94         LUT4 (Prop_lut4_I3_O)        0.124     0.624 r  TMDS_mod10[3]_i_1/O
                         net (fo=4, routed)           0.622     1.246    TMDS_mod10[3]_i_1_n_0
    SLICE_X43Y94         FDRE                                         r  TMDS_mod10_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     6.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -0.522 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     1.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.563     2.731    clk_TMDS
    SLICE_X43Y94         FDRE                                         r  TMDS_mod10_reg[0]/C
                         clock pessimism              0.651     3.382    
                         clock uncertainty           -0.066     3.316    
    SLICE_X43Y94         FDRE (Setup_fdre_C_R)       -0.429     2.887    TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                          2.887    
                         arrival time                          -1.246    
  -------------------------------------------------------------------
                         slack                                  1.641    

Slack (MET) :             1.641ns  (required time - arrival time)
  Source:                 TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_mod10_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.864ns  (logic 0.580ns (31.113%)  route 1.284ns (68.887%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 2.731 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760    -2.459    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.740    -0.618    clk_TMDS
    SLICE_X43Y94         FDRE                                         r  TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.162 f  TMDS_mod10_reg[2]/Q
                         net (fo=4, routed)           0.662     0.500    TMDS_mod10[2]
    SLICE_X43Y94         LUT4 (Prop_lut4_I3_O)        0.124     0.624 r  TMDS_mod10[3]_i_1/O
                         net (fo=4, routed)           0.622     1.246    TMDS_mod10[3]_i_1_n_0
    SLICE_X43Y94         FDRE                                         r  TMDS_mod10_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     6.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -0.522 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     1.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.563     2.731    clk_TMDS
    SLICE_X43Y94         FDRE                                         r  TMDS_mod10_reg[1]/C
                         clock pessimism              0.651     3.382    
                         clock uncertainty           -0.066     3.316    
    SLICE_X43Y94         FDRE (Setup_fdre_C_R)       -0.429     2.887    TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          2.887    
                         arrival time                          -1.246    
  -------------------------------------------------------------------
                         slack                                  1.641    

Slack (MET) :             1.641ns  (required time - arrival time)
  Source:                 TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_mod10_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.864ns  (logic 0.580ns (31.113%)  route 1.284ns (68.887%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 2.731 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760    -2.459    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.740    -0.618    clk_TMDS
    SLICE_X43Y94         FDRE                                         r  TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.162 f  TMDS_mod10_reg[2]/Q
                         net (fo=4, routed)           0.662     0.500    TMDS_mod10[2]
    SLICE_X43Y94         LUT4 (Prop_lut4_I3_O)        0.124     0.624 r  TMDS_mod10[3]_i_1/O
                         net (fo=4, routed)           0.622     1.246    TMDS_mod10[3]_i_1_n_0
    SLICE_X43Y94         FDRE                                         r  TMDS_mod10_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     6.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -0.522 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     1.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.563     2.731    clk_TMDS
    SLICE_X43Y94         FDRE                                         r  TMDS_mod10_reg[2]/C
                         clock pessimism              0.651     3.382    
                         clock uncertainty           -0.066     3.316    
    SLICE_X43Y94         FDRE (Setup_fdre_C_R)       -0.429     2.887    TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          2.887    
                         arrival time                          -1.246    
  -------------------------------------------------------------------
                         slack                                  1.641    

Slack (MET) :             1.641ns  (required time - arrival time)
  Source:                 TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_mod10_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.864ns  (logic 0.580ns (31.113%)  route 1.284ns (68.887%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 2.731 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760    -2.459    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.740    -0.618    clk_TMDS
    SLICE_X43Y94         FDRE                                         r  TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.162 f  TMDS_mod10_reg[2]/Q
                         net (fo=4, routed)           0.662     0.500    TMDS_mod10[2]
    SLICE_X43Y94         LUT4 (Prop_lut4_I3_O)        0.124     0.624 r  TMDS_mod10[3]_i_1/O
                         net (fo=4, routed)           0.622     1.246    TMDS_mod10[3]_i_1_n_0
    SLICE_X43Y94         FDRE                                         r  TMDS_mod10_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     6.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -0.522 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     1.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.563     2.731    clk_TMDS
    SLICE_X43Y94         FDRE                                         r  TMDS_mod10_reg[3]/C
                         clock pessimism              0.651     3.382    
                         clock uncertainty           -0.066     3.316    
    SLICE_X43Y94         FDRE (Setup_fdre_C_R)       -0.429     2.887    TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          2.887    
                         arrival time                          -1.246    
  -------------------------------------------------------------------
                         slack                                  1.641    

Slack (MET) :             1.838ns  (required time - arrival time)
  Source:                 TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.988ns  (logic 0.642ns (32.286%)  route 1.346ns (67.714%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 2.656 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760    -2.459    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.740    -0.618    clk_TMDS
    SLICE_X42Y94         FDRE                                         r  TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDRE (Prop_fdre_C_Q)         0.518    -0.100 r  TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.346     1.246    encode_B/TMDS_shift_load
    SLICE_X33Y98         LUT3 (Prop_lut3_I1_O)        0.124     1.370 r  encode_B/TMDS_shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     1.370    encode_B_n_2
    SLICE_X33Y98         FDRE                                         r  TMDS_shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     6.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -0.522 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     1.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.488     2.656    clk_TMDS
    SLICE_X33Y98         FDRE                                         r  TMDS_shift_blue_reg[7]/C
                         clock pessimism              0.588     3.244    
                         clock uncertainty           -0.066     3.178    
    SLICE_X33Y98         FDRE (Setup_fdre_C_D)        0.031     3.209    TMDS_shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          3.209    
                         arrival time                          -1.370    
  -------------------------------------------------------------------
                         slack                                  1.838    

Slack (MET) :             1.852ns  (required time - arrival time)
  Source:                 TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.018ns  (logic 0.672ns (33.293%)  route 1.346ns (66.707%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 2.656 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760    -2.459    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.740    -0.618    clk_TMDS
    SLICE_X42Y94         FDRE                                         r  TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDRE (Prop_fdre_C_Q)         0.518    -0.100 r  TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.346     1.246    encode_B/TMDS_shift_load
    SLICE_X33Y98         LUT2 (Prop_lut2_I0_O)        0.154     1.400 r  encode_B/TMDS_shift_blue[9]_i_1/O
                         net (fo=1, routed)           0.000     1.400    encode_B_n_0
    SLICE_X33Y98         FDRE                                         r  TMDS_shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     6.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -0.522 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     1.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.488     2.656    clk_TMDS
    SLICE_X33Y98         FDRE                                         r  TMDS_shift_blue_reg[9]/C
                         clock pessimism              0.588     3.244    
                         clock uncertainty           -0.066     3.178    
    SLICE_X33Y98         FDRE (Setup_fdre_C_D)        0.075     3.253    TMDS_shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                          3.253    
                         arrival time                          -1.400    
  -------------------------------------------------------------------
                         slack                                  1.852    

Slack (MET) :             2.003ns  (required time - arrival time)
  Source:                 TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.823ns  (logic 0.642ns (35.212%)  route 1.181ns (64.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 2.655 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760    -2.459    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.740    -0.618    clk_TMDS
    SLICE_X42Y94         FDRE                                         r  TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDRE (Prop_fdre_C_Q)         0.518    -0.100 r  TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.181     1.081    encode_B/TMDS_shift_load
    SLICE_X33Y96         LUT3 (Prop_lut3_I1_O)        0.124     1.205 r  encode_B/TMDS_shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     1.205    encode_B_n_5
    SLICE_X33Y96         FDRE                                         r  TMDS_shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     6.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -0.522 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     1.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.487     2.655    clk_TMDS
    SLICE_X33Y96         FDRE                                         r  TMDS_shift_blue_reg[4]/C
                         clock pessimism              0.588     3.243    
                         clock uncertainty           -0.066     3.177    
    SLICE_X33Y96         FDRE (Setup_fdre_C_D)        0.031     3.208    TMDS_shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                          3.208    
                         arrival time                          -1.205    
  -------------------------------------------------------------------
                         slack                                  2.003    

Slack (MET) :             2.006ns  (required time - arrival time)
  Source:                 TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.818ns  (logic 0.642ns (35.309%)  route 1.176ns (64.691%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 2.655 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760    -2.459    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.740    -0.618    clk_TMDS
    SLICE_X42Y94         FDRE                                         r  TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDRE (Prop_fdre_C_Q)         0.518    -0.100 r  TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.176     1.076    encode_B/TMDS_shift_load
    SLICE_X33Y96         LUT3 (Prop_lut3_I1_O)        0.124     1.200 r  encode_B/TMDS_shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     1.200    encode_B_n_6
    SLICE_X33Y96         FDRE                                         r  TMDS_shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     6.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -0.522 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     1.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.487     2.655    clk_TMDS
    SLICE_X33Y96         FDRE                                         r  TMDS_shift_blue_reg[3]/C
                         clock pessimism              0.588     3.243    
                         clock uncertainty           -0.066     3.177    
    SLICE_X33Y96         FDRE (Setup_fdre_C_D)        0.029     3.206    TMDS_shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          3.206    
                         arrival time                          -1.200    
  -------------------------------------------------------------------
                         slack                                  2.006    

Slack (MET) :             2.019ns  (required time - arrival time)
  Source:                 TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.851ns  (logic 0.670ns (36.192%)  route 1.181ns (63.808%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 2.655 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760    -2.459    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.740    -0.618    clk_TMDS
    SLICE_X42Y94         FDRE                                         r  TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDRE (Prop_fdre_C_Q)         0.518    -0.100 r  TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.181     1.081    encode_B/TMDS_shift_load
    SLICE_X33Y96         LUT3 (Prop_lut3_I1_O)        0.152     1.233 r  encode_B/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     1.233    encode_B_n_4
    SLICE_X33Y96         FDRE                                         r  TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     6.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -0.522 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     1.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.487     2.655    clk_TMDS
    SLICE_X33Y96         FDRE                                         r  TMDS_shift_blue_reg[5]/C
                         clock pessimism              0.588     3.243    
                         clock uncertainty           -0.066     3.177    
    SLICE_X33Y96         FDRE (Setup_fdre_C_D)        0.075     3.252    TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          3.252    
                         arrival time                          -1.233    
  -------------------------------------------------------------------
                         slack                                  2.019    

Slack (MET) :             2.026ns  (required time - arrival time)
  Source:                 TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.844ns  (logic 0.668ns (36.221%)  route 1.176ns (63.779%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 2.655 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760    -2.459    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.740    -0.618    clk_TMDS
    SLICE_X42Y94         FDRE                                         r  TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDRE (Prop_fdre_C_Q)         0.518    -0.100 r  TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.176     1.076    encode_B/TMDS_shift_load
    SLICE_X33Y96         LUT3 (Prop_lut3_I1_O)        0.150     1.226 r  encode_B/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     1.226    encode_B_n_3
    SLICE_X33Y96         FDRE                                         r  TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     6.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -0.522 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     1.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.487     2.655    clk_TMDS
    SLICE_X33Y96         FDRE                                         r  TMDS_shift_blue_reg[6]/C
                         clock pessimism              0.588     3.243    
                         clock uncertainty           -0.066     3.177    
    SLICE_X33Y96         FDRE (Setup_fdre_C_D)        0.075     3.252    TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                          3.252    
                         arrival time                          -1.226    
  -------------------------------------------------------------------
                         slack                                  2.026    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_load_reg/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.588    -0.472    clk_TMDS
    SLICE_X43Y94         FDRE                                         r  TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  TMDS_mod10_reg[0]/Q
                         net (fo=6, routed)           0.110    -0.221    TMDS_mod10[0]
    SLICE_X42Y94         LUT4 (Prop_lut4_I3_O)        0.045    -0.176 r  TMDS_shift_load_i_1/O
                         net (fo=1, routed)           0.000    -0.176    TMDS_shift_load_i_1_n_0
    SLICE_X42Y94         FDRE                                         r  TMDS_shift_load_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.858    -0.705    clk_TMDS
    SLICE_X42Y94         FDRE                                         r  TMDS_shift_load_reg/C
                         clock pessimism              0.245    -0.459    
    SLICE_X42Y94         FDRE (Hold_fdre_C_D)         0.120    -0.339    TMDS_shift_load_reg
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 TMDS_shift_blue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.230ns (72.738%)  route 0.086ns (27.262%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.560    -0.500    clk_TMDS
    SLICE_X33Y98         FDRE                                         r  TMDS_shift_blue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDRE (Prop_fdre_C_Q)         0.128    -0.372 r  TMDS_shift_blue_reg[9]/Q
                         net (fo=1, routed)           0.086    -0.286    encode_B/Q[8]
    SLICE_X33Y98         LUT3 (Prop_lut3_I2_O)        0.102    -0.184 r  encode_B/TMDS_shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.184    encode_B_n_1
    SLICE_X33Y98         FDRE                                         r  TMDS_shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.829    -0.734    clk_TMDS
    SLICE_X33Y98         FDRE                                         r  TMDS_shift_blue_reg[8]/C
                         clock pessimism              0.233    -0.500    
    SLICE_X33Y98         FDRE (Hold_fdre_C_D)         0.107    -0.393    TMDS_shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 TMDS_shift_blue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.226ns (72.544%)  route 0.086ns (27.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.560    -0.500    clk_TMDS
    SLICE_X33Y98         FDRE                                         r  TMDS_shift_blue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDRE (Prop_fdre_C_Q)         0.128    -0.372 r  TMDS_shift_blue_reg[8]/Q
                         net (fo=1, routed)           0.086    -0.287    encode_B/Q[7]
    SLICE_X33Y98         LUT3 (Prop_lut3_I2_O)        0.098    -0.189 r  encode_B/TMDS_shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    encode_B_n_2
    SLICE_X33Y98         FDRE                                         r  TMDS_shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.829    -0.734    clk_TMDS
    SLICE_X33Y98         FDRE                                         r  TMDS_shift_blue_reg[7]/C
                         clock pessimism              0.233    -0.500    
    SLICE_X33Y98         FDRE (Hold_fdre_C_D)         0.092    -0.408    TMDS_shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 TMDS_shift_red_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.229ns (69.612%)  route 0.100ns (30.388%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.588    -0.472    clk_TMDS
    SLICE_X40Y94         FDRE                                         r  TMDS_shift_red_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDRE (Prop_fdre_C_Q)         0.128    -0.344 r  TMDS_shift_red_reg[6]/Q
                         net (fo=1, routed)           0.100    -0.244    encode_R/Q[5]
    SLICE_X40Y94         LUT3 (Prop_lut3_I2_O)        0.101    -0.143 r  encode_R/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.143    encode_R_n_5
    SLICE_X40Y94         FDRE                                         r  TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.858    -0.705    clk_TMDS
    SLICE_X40Y94         FDRE                                         r  TMDS_shift_red_reg[5]/C
                         clock pessimism              0.232    -0.472    
    SLICE_X40Y94         FDRE (Hold_fdre_C_D)         0.107    -0.365    TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 TMDS_shift_green_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.232ns (68.497%)  route 0.107ns (31.503%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.589    -0.471    clk_TMDS
    SLICE_X40Y97         FDRE                                         r  TMDS_shift_green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDRE (Prop_fdre_C_Q)         0.128    -0.343 r  TMDS_shift_green_reg[6]/Q
                         net (fo=1, routed)           0.107    -0.237    encode_G/Q[5]
    SLICE_X40Y97         LUT3 (Prop_lut3_I2_O)        0.104    -0.133 r  encode_G/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.133    encode_G_n_4
    SLICE_X40Y97         FDRE                                         r  TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.859    -0.704    clk_TMDS
    SLICE_X40Y97         FDRE                                         r  TMDS_shift_green_reg[5]/C
                         clock pessimism              0.232    -0.471    
    SLICE_X40Y97         FDRE (Hold_fdre_C_D)         0.107    -0.364    TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_mod10_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.588    -0.472    clk_TMDS
    SLICE_X43Y94         FDRE                                         r  TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  TMDS_mod10_reg[0]/Q
                         net (fo=6, routed)           0.181    -0.150    TMDS_mod10[0]
    SLICE_X43Y94         LUT4 (Prop_lut4_I1_O)        0.043    -0.107 r  TMDS_mod10[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.107    TMDS_mod10[3]_i_2_n_0
    SLICE_X43Y94         FDRE                                         r  TMDS_mod10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.858    -0.705    clk_TMDS
    SLICE_X43Y94         FDRE                                         r  TMDS_mod10_reg[3]/C
                         clock pessimism              0.232    -0.472    
    SLICE_X43Y94         FDRE (Hold_fdre_C_D)         0.107    -0.365    TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_mod10_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.588    -0.472    clk_TMDS
    SLICE_X43Y94         FDRE                                         r  TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  TMDS_mod10_reg[0]/Q
                         net (fo=6, routed)           0.181    -0.150    TMDS_mod10[0]
    SLICE_X43Y94         LUT3 (Prop_lut3_I0_O)        0.045    -0.105 r  TMDS_mod10[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.105    TMDS_mod10[2]_i_1_n_0
    SLICE_X43Y94         FDRE                                         r  TMDS_mod10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.858    -0.705    clk_TMDS
    SLICE_X43Y94         FDRE                                         r  TMDS_mod10_reg[2]/C
                         clock pessimism              0.232    -0.472    
    SLICE_X43Y94         FDRE (Hold_fdre_C_D)         0.092    -0.380    TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 TMDS_shift_red_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.231ns (58.871%)  route 0.161ns (41.129%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.588    -0.472    clk_TMDS
    SLICE_X40Y94         FDRE                                         r  TMDS_shift_red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDRE (Prop_fdre_C_Q)         0.128    -0.344 r  TMDS_shift_red_reg[5]/Q
                         net (fo=1, routed)           0.161    -0.183    encode_R/Q[4]
    SLICE_X40Y94         LUT3 (Prop_lut3_I2_O)        0.103    -0.080 r  encode_R/TMDS_shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.080    encode_R_n_6
    SLICE_X40Y94         FDRE                                         r  TMDS_shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.858    -0.705    clk_TMDS
    SLICE_X40Y94         FDRE                                         r  TMDS_shift_red_reg[4]/C
                         clock pessimism              0.232    -0.472    
    SLICE_X40Y94         FDRE (Hold_fdre_C_D)         0.107    -0.365    TMDS_shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 TMDS_shift_green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.177%)  route 0.200ns (51.823%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.589    -0.471    clk_TMDS
    SLICE_X40Y97         FDRE                                         r  TMDS_shift_green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  TMDS_shift_green_reg[3]/Q
                         net (fo=1, routed)           0.200    -0.130    encode_G/Q[2]
    SLICE_X40Y97         LUT3 (Prop_lut3_I2_O)        0.045    -0.085 r  encode_G/TMDS_shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.085    encode_G_n_7
    SLICE_X40Y97         FDRE                                         r  TMDS_shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.859    -0.704    clk_TMDS
    SLICE_X40Y97         FDRE                                         r  TMDS_shift_green_reg[2]/C
                         clock pessimism              0.232    -0.471    
    SLICE_X40Y97         FDRE (Hold_fdre_C_D)         0.092    -0.379    TMDS_shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 TMDS_shift_blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.185ns (45.780%)  route 0.219ns (54.220%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.560    -0.500    clk_TMDS
    SLICE_X33Y98         FDRE                                         r  TMDS_shift_blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  TMDS_shift_blue_reg[2]/Q
                         net (fo=1, routed)           0.219    -0.140    encode_B/Q[1]
    SLICE_X33Y98         LUT3 (Prop_lut3_I2_O)        0.044    -0.096 r  encode_B/TMDS_shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.096    encode_B_n_8
    SLICE_X33Y98         FDRE                                         r  TMDS_shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.829    -0.734    clk_TMDS
    SLICE_X33Y98         FDRE                                         r  TMDS_shift_blue_reg[1]/C
                         clock pessimism              0.233    -0.500    
    SLICE_X33Y98         FDRE (Hold_fdre_C_D)         0.107    -0.393    TMDS_shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.297    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DCM_TMDS_CLKFX
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { MMCME2_BASE_INST/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y17   BUFG_TMDSp/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y1  MMCME2_BASE_INST/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X43Y94     TMDS_mod10_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X43Y94     TMDS_mod10_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X43Y94     TMDS_mod10_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X43Y94     TMDS_mod10_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X33Y98     TMDS_shift_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X33Y98     TMDS_shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X33Y98     TMDS_shift_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X33Y96     TMDS_shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y1  MMCME2_BASE_INST/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X43Y94     TMDS_mod10_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X43Y94     TMDS_mod10_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X43Y94     TMDS_mod10_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X43Y94     TMDS_mod10_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X43Y94     TMDS_mod10_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X43Y94     TMDS_mod10_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X43Y94     TMDS_mod10_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X43Y94     TMDS_mod10_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X33Y98     TMDS_shift_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X33Y98     TMDS_shift_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X43Y94     TMDS_mod10_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X43Y94     TMDS_mod10_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X43Y94     TMDS_mod10_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X43Y94     TMDS_mod10_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X33Y98     TMDS_shift_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X33Y98     TMDS_shift_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X33Y98     TMDS_shift_blue_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X33Y98     TMDS_shift_blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X33Y98     TMDS_shift_blue_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X33Y98     TMDS_shift_blue_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  MMCM_pix_clock
  To Clock:  MMCM_pix_clock

Setup :            0  Failing Endpoints,  Worst Slack       31.827ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.827ns  (required time - arrival time)
  Source:                 blue_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encode_B/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        8.133ns  (logic 1.790ns (22.010%)  route 6.343ns (77.990%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 38.655 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=89, routed)          1.660    -0.698    pixclk
    SLICE_X35Y96         FDSE                                         r  blue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDSE (Prop_fdse_C_Q)         0.456    -0.242 r  blue_reg[3]/Q
                         net (fo=13, routed)          0.826     0.584    encode_B/blue[3]
    SLICE_X34Y96         LUT3 (Prop_lut3_I0_O)        0.124     0.708 r  encode_B/TMDS[8]_i_3/O
                         net (fo=1, routed)           1.118     1.826    encode_B/TMDS[8]_i_3_n_0
    SLICE_X35Y96         LUT6 (Prop_lut6_I0_O)        0.124     1.950 r  encode_B/TMDS[8]_i_2/O
                         net (fo=15, routed)          1.006     2.956    encode_B/TMDS[8]_i_2_n_0
    SLICE_X35Y94         LUT5 (Prop_lut5_I4_O)        0.152     3.108 r  encode_B/TMDS[5]_i_2__1/O
                         net (fo=7, routed)           0.855     3.963    encode_B/TMDS[5]_i_2__1_n_0
    SLICE_X34Y95         LUT6 (Prop_lut6_I4_O)        0.326     4.289 r  encode_B/balance_acc[3]_i_6__1/O
                         net (fo=5, routed)           0.982     5.271    encode_B/balance_acc[3]_i_6__1_n_0
    SLICE_X35Y94         LUT4 (Prop_lut4_I3_O)        0.152     5.423 r  encode_B/TMDS[9]_i_2/O
                         net (fo=13, routed)          0.342     5.765    encode_B/TMDS[9]_i_2_n_0
    SLICE_X33Y94         LUT6 (Prop_lut6_I3_O)        0.332     6.097 r  encode_B/balance_acc[3]_i_3__1/O
                         net (fo=2, routed)           1.214     7.310    encode_B/balance_acc[3]_i_3__1_n_0
    SLICE_X34Y94         LUT6 (Prop_lut6_I2_O)        0.124     7.434 r  encode_B/balance_acc[3]_i_1__1/O
                         net (fo=1, routed)           0.000     7.434    encode_B/balance_acc[3]_i_1__1_n_0
    SLICE_X34Y94         FDRE                                         r  encode_B/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    35.478 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    37.077    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  BUFG_pixclk/O
                         net (fo=89, routed)          1.487    38.655    encode_B/pixclk
    SLICE_X34Y94         FDRE                                         r  encode_B/balance_acc_reg[3]/C
                         clock pessimism              0.622    39.277    
                         clock uncertainty           -0.094    39.183    
    SLICE_X34Y94         FDRE (Setup_fdre_C_D)        0.079    39.262    encode_B/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         39.262    
                         arrival time                          -7.434    
  -------------------------------------------------------------------
                         slack                                 31.827    

Slack (MET) :             31.865ns  (required time - arrival time)
  Source:                 green_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encode_G/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        8.011ns  (logic 1.554ns (19.399%)  route 6.457ns (80.601%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 38.732 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=89, routed)          1.739    -0.619    pixclk
    SLICE_X37Y97         FDSE                                         r  green_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDSE (Prop_fdse_C_Q)         0.456    -0.163 r  green_reg[5]/Q
                         net (fo=10, routed)          1.198     1.034    encode_G/green[5]
    SLICE_X41Y96         LUT3 (Prop_lut3_I1_O)        0.124     1.158 r  encode_G/TMDS[1]_i_6__0/O
                         net (fo=2, routed)           0.671     1.829    encode_G/TMDS[1]_i_6__0_n_0
    SLICE_X40Y96         LUT6 (Prop_lut6_I2_O)        0.124     1.953 r  encode_G/TMDS[1]_i_3__0/O
                         net (fo=15, routed)          1.092     3.045    encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X41Y97         LUT4 (Prop_lut4_I0_O)        0.152     3.197 r  encode_G/balance_acc[3]_i_10__0/O
                         net (fo=5, routed)           0.696     3.894    encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X41Y97         LUT6 (Prop_lut6_I4_O)        0.326     4.220 r  encode_G/balance_acc[0]_i_4/O
                         net (fo=6, routed)           1.304     5.524    encode_G/balance_acc[0]_i_4_n_0
    SLICE_X42Y97         LUT6 (Prop_lut6_I1_O)        0.124     5.648 r  encode_G/balance_acc[0]_i_2__0/O
                         net (fo=3, routed)           0.478     6.126    encode_G/balance_acc[0]_i_2__0_n_0
    SLICE_X42Y97         LUT6 (Prop_lut6_I2_O)        0.124     6.250 r  encode_G/balance_acc[3]_i_4/O
                         net (fo=3, routed)           1.018     7.268    encode_G/balance_acc[3]_i_4_n_0
    SLICE_X43Y97         LUT6 (Prop_lut6_I3_O)        0.124     7.392 r  encode_G/balance_acc[3]_i_1__0/O
                         net (fo=1, routed)           0.000     7.392    encode_G/balance_acc[3]_i_1__0_n_0
    SLICE_X43Y97         FDRE                                         r  encode_G/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    35.478 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    37.077    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  BUFG_pixclk/O
                         net (fo=89, routed)          1.564    38.732    encode_G/pixclk
    SLICE_X43Y97         FDRE                                         r  encode_G/balance_acc_reg[3]/C
                         clock pessimism              0.588    39.320    
                         clock uncertainty           -0.094    39.226    
    SLICE_X43Y97         FDRE (Setup_fdre_C_D)        0.031    39.257    encode_G/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         39.257    
                         arrival time                          -7.392    
  -------------------------------------------------------------------
                         slack                                 31.865    

Slack (MET) :             32.005ns  (required time - arrival time)
  Source:                 blue_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encode_B/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        7.994ns  (logic 1.816ns (22.716%)  route 6.178ns (77.284%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 38.655 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=89, routed)          1.660    -0.698    pixclk
    SLICE_X35Y96         FDSE                                         r  blue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDSE (Prop_fdse_C_Q)         0.456    -0.242 r  blue_reg[3]/Q
                         net (fo=13, routed)          0.826     0.584    encode_B/blue[3]
    SLICE_X34Y96         LUT3 (Prop_lut3_I0_O)        0.124     0.708 r  encode_B/TMDS[8]_i_3/O
                         net (fo=1, routed)           1.118     1.826    encode_B/TMDS[8]_i_3_n_0
    SLICE_X35Y96         LUT6 (Prop_lut6_I0_O)        0.124     1.950 r  encode_B/TMDS[8]_i_2/O
                         net (fo=15, routed)          1.006     2.956    encode_B/TMDS[8]_i_2_n_0
    SLICE_X35Y94         LUT5 (Prop_lut5_I4_O)        0.152     3.108 r  encode_B/TMDS[5]_i_2__1/O
                         net (fo=7, routed)           0.855     3.963    encode_B/TMDS[5]_i_2__1_n_0
    SLICE_X34Y95         LUT6 (Prop_lut6_I4_O)        0.326     4.289 r  encode_B/balance_acc[3]_i_6__1/O
                         net (fo=5, routed)           0.982     5.271    encode_B/balance_acc[3]_i_6__1_n_0
    SLICE_X35Y94         LUT4 (Prop_lut4_I3_O)        0.152     5.423 r  encode_B/TMDS[9]_i_2/O
                         net (fo=13, routed)          0.342     5.765    encode_B/TMDS[9]_i_2_n_0
    SLICE_X33Y94         LUT6 (Prop_lut6_I3_O)        0.332     6.097 r  encode_B/balance_acc[3]_i_3__1/O
                         net (fo=2, routed)           1.049     7.146    encode_B/balance_acc[3]_i_3__1_n_0
    SLICE_X34Y94         LUT5 (Prop_lut5_I3_O)        0.150     7.296 r  encode_B/balance_acc[2]_i_1__1/O
                         net (fo=1, routed)           0.000     7.296    encode_B/balance_acc[2]_i_1__1_n_0
    SLICE_X34Y94         FDRE                                         r  encode_B/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    35.478 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    37.077    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  BUFG_pixclk/O
                         net (fo=89, routed)          1.487    38.655    encode_B/pixclk
    SLICE_X34Y94         FDRE                                         r  encode_B/balance_acc_reg[2]/C
                         clock pessimism              0.622    39.277    
                         clock uncertainty           -0.094    39.183    
    SLICE_X34Y94         FDRE (Setup_fdre_C_D)        0.118    39.301    encode_B/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         39.301    
                         arrival time                          -7.296    
  -------------------------------------------------------------------
                         slack                                 32.005    

Slack (MET) :             32.033ns  (required time - arrival time)
  Source:                 green_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encode_G/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        7.843ns  (logic 1.554ns (19.814%)  route 6.289ns (80.186%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 38.732 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=89, routed)          1.739    -0.619    pixclk
    SLICE_X37Y97         FDSE                                         r  green_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDSE (Prop_fdse_C_Q)         0.456    -0.163 r  green_reg[5]/Q
                         net (fo=10, routed)          1.198     1.034    encode_G/green[5]
    SLICE_X41Y96         LUT3 (Prop_lut3_I1_O)        0.124     1.158 r  encode_G/TMDS[1]_i_6__0/O
                         net (fo=2, routed)           0.671     1.829    encode_G/TMDS[1]_i_6__0_n_0
    SLICE_X40Y96         LUT6 (Prop_lut6_I2_O)        0.124     1.953 r  encode_G/TMDS[1]_i_3__0/O
                         net (fo=15, routed)          1.092     3.045    encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X41Y97         LUT4 (Prop_lut4_I0_O)        0.152     3.197 r  encode_G/balance_acc[3]_i_10__0/O
                         net (fo=5, routed)           0.696     3.894    encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X41Y97         LUT6 (Prop_lut6_I4_O)        0.326     4.220 r  encode_G/balance_acc[0]_i_4/O
                         net (fo=6, routed)           1.304     5.524    encode_G/balance_acc[0]_i_4_n_0
    SLICE_X42Y97         LUT6 (Prop_lut6_I1_O)        0.124     5.648 r  encode_G/balance_acc[0]_i_2__0/O
                         net (fo=3, routed)           0.478     6.126    encode_G/balance_acc[0]_i_2__0_n_0
    SLICE_X42Y97         LUT6 (Prop_lut6_I2_O)        0.124     6.250 r  encode_G/balance_acc[3]_i_4/O
                         net (fo=3, routed)           0.850     7.100    encode_G/balance_acc[3]_i_4_n_0
    SLICE_X43Y97         LUT3 (Prop_lut3_I0_O)        0.124     7.224 r  encode_G/balance_acc[1]_i_1__0/O
                         net (fo=1, routed)           0.000     7.224    encode_G/balance_acc[1]_i_1__0_n_0
    SLICE_X43Y97         FDRE                                         r  encode_G/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    35.478 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    37.077    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  BUFG_pixclk/O
                         net (fo=89, routed)          1.564    38.732    encode_G/pixclk
    SLICE_X43Y97         FDRE                                         r  encode_G/balance_acc_reg[1]/C
                         clock pessimism              0.588    39.320    
                         clock uncertainty           -0.094    39.226    
    SLICE_X43Y97         FDRE (Setup_fdre_C_D)        0.031    39.257    encode_G/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         39.257    
                         arrival time                          -7.224    
  -------------------------------------------------------------------
                         slack                                 32.033    

Slack (MET) :             32.045ns  (required time - arrival time)
  Source:                 blue_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encode_B/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        7.913ns  (logic 1.790ns (22.622%)  route 6.123ns (77.378%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 38.655 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=89, routed)          1.660    -0.698    pixclk
    SLICE_X35Y96         FDSE                                         r  blue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDSE (Prop_fdse_C_Q)         0.456    -0.242 r  blue_reg[3]/Q
                         net (fo=13, routed)          0.826     0.584    encode_B/blue[3]
    SLICE_X34Y96         LUT3 (Prop_lut3_I0_O)        0.124     0.708 r  encode_B/TMDS[8]_i_3/O
                         net (fo=1, routed)           1.118     1.826    encode_B/TMDS[8]_i_3_n_0
    SLICE_X35Y96         LUT6 (Prop_lut6_I0_O)        0.124     1.950 r  encode_B/TMDS[8]_i_2/O
                         net (fo=15, routed)          1.006     2.956    encode_B/TMDS[8]_i_2_n_0
    SLICE_X35Y94         LUT5 (Prop_lut5_I4_O)        0.152     3.108 r  encode_B/TMDS[5]_i_2__1/O
                         net (fo=7, routed)           0.855     3.963    encode_B/TMDS[5]_i_2__1_n_0
    SLICE_X34Y95         LUT6 (Prop_lut6_I4_O)        0.326     4.289 r  encode_B/balance_acc[3]_i_6__1/O
                         net (fo=5, routed)           0.982     5.271    encode_B/balance_acc[3]_i_6__1_n_0
    SLICE_X35Y94         LUT4 (Prop_lut4_I3_O)        0.152     5.423 r  encode_B/TMDS[9]_i_2/O
                         net (fo=13, routed)          0.873     6.296    encode_B/TMDS[9]_i_2_n_0
    SLICE_X34Y94         LUT5 (Prop_lut5_I4_O)        0.332     6.628 r  encode_B/balance_acc[3]_i_5__1/O
                         net (fo=3, routed)           0.463     7.091    encode_B/balance_acc[3]_i_5__1_n_0
    SLICE_X34Y94         LUT3 (Prop_lut3_I0_O)        0.124     7.215 r  encode_B/balance_acc[1]_i_1__1/O
                         net (fo=1, routed)           0.000     7.215    encode_B/balance_acc[1]_i_1__1_n_0
    SLICE_X34Y94         FDRE                                         r  encode_B/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    35.478 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    37.077    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  BUFG_pixclk/O
                         net (fo=89, routed)          1.487    38.655    encode_B/pixclk
    SLICE_X34Y94         FDRE                                         r  encode_B/balance_acc_reg[1]/C
                         clock pessimism              0.622    39.277    
                         clock uncertainty           -0.094    39.183    
    SLICE_X34Y94         FDRE (Setup_fdre_C_D)        0.077    39.260    encode_B/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         39.260    
                         arrival time                          -7.215    
  -------------------------------------------------------------------
                         slack                                 32.045    

Slack (MET) :             32.049ns  (required time - arrival time)
  Source:                 green_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encode_G/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        7.871ns  (logic 1.582ns (20.100%)  route 6.289ns (79.900%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 38.732 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=89, routed)          1.739    -0.619    pixclk
    SLICE_X37Y97         FDSE                                         r  green_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDSE (Prop_fdse_C_Q)         0.456    -0.163 r  green_reg[5]/Q
                         net (fo=10, routed)          1.198     1.034    encode_G/green[5]
    SLICE_X41Y96         LUT3 (Prop_lut3_I1_O)        0.124     1.158 r  encode_G/TMDS[1]_i_6__0/O
                         net (fo=2, routed)           0.671     1.829    encode_G/TMDS[1]_i_6__0_n_0
    SLICE_X40Y96         LUT6 (Prop_lut6_I2_O)        0.124     1.953 r  encode_G/TMDS[1]_i_3__0/O
                         net (fo=15, routed)          1.092     3.045    encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X41Y97         LUT4 (Prop_lut4_I0_O)        0.152     3.197 r  encode_G/balance_acc[3]_i_10__0/O
                         net (fo=5, routed)           0.696     3.894    encode_G/balance_acc[3]_i_10__0_n_0
    SLICE_X41Y97         LUT6 (Prop_lut6_I4_O)        0.326     4.220 r  encode_G/balance_acc[0]_i_4/O
                         net (fo=6, routed)           1.304     5.524    encode_G/balance_acc[0]_i_4_n_0
    SLICE_X42Y97         LUT6 (Prop_lut6_I1_O)        0.124     5.648 r  encode_G/balance_acc[0]_i_2__0/O
                         net (fo=3, routed)           0.478     6.126    encode_G/balance_acc[0]_i_2__0_n_0
    SLICE_X42Y97         LUT6 (Prop_lut6_I2_O)        0.124     6.250 r  encode_G/balance_acc[3]_i_4/O
                         net (fo=3, routed)           0.850     7.100    encode_G/balance_acc[3]_i_4_n_0
    SLICE_X43Y97         LUT5 (Prop_lut5_I2_O)        0.152     7.252 r  encode_G/balance_acc[2]_i_1__0/O
                         net (fo=1, routed)           0.000     7.252    encode_G/balance_acc[2]_i_1__0_n_0
    SLICE_X43Y97         FDRE                                         r  encode_G/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    35.478 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    37.077    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  BUFG_pixclk/O
                         net (fo=89, routed)          1.564    38.732    encode_G/pixclk
    SLICE_X43Y97         FDRE                                         r  encode_G/balance_acc_reg[2]/C
                         clock pessimism              0.588    39.320    
                         clock uncertainty           -0.094    39.226    
    SLICE_X43Y97         FDRE (Setup_fdre_C_D)        0.075    39.301    encode_G/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         39.301    
                         arrival time                          -7.252    
  -------------------------------------------------------------------
                         slack                                 32.049    

Slack (MET) :             32.167ns  (required time - arrival time)
  Source:                 blue_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encode_B/TMDS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        7.792ns  (logic 1.666ns (21.380%)  route 6.126ns (78.620%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 38.656 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=89, routed)          1.660    -0.698    pixclk
    SLICE_X35Y96         FDSE                                         r  blue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDSE (Prop_fdse_C_Q)         0.456    -0.242 r  blue_reg[3]/Q
                         net (fo=13, routed)          0.826     0.584    encode_B/blue[3]
    SLICE_X34Y96         LUT3 (Prop_lut3_I0_O)        0.124     0.708 r  encode_B/TMDS[8]_i_3/O
                         net (fo=1, routed)           1.118     1.826    encode_B/TMDS[8]_i_3_n_0
    SLICE_X35Y96         LUT6 (Prop_lut6_I0_O)        0.124     1.950 r  encode_B/TMDS[8]_i_2/O
                         net (fo=15, routed)          1.006     2.956    encode_B/TMDS[8]_i_2_n_0
    SLICE_X35Y94         LUT5 (Prop_lut5_I4_O)        0.152     3.108 r  encode_B/TMDS[5]_i_2__1/O
                         net (fo=7, routed)           0.855     3.963    encode_B/TMDS[5]_i_2__1_n_0
    SLICE_X34Y95         LUT6 (Prop_lut6_I4_O)        0.326     4.289 r  encode_B/balance_acc[3]_i_6__1/O
                         net (fo=5, routed)           0.982     5.271    encode_B/balance_acc[3]_i_6__1_n_0
    SLICE_X35Y94         LUT4 (Prop_lut4_I3_O)        0.152     5.423 r  encode_B/TMDS[9]_i_2/O
                         net (fo=13, routed)          1.339     6.762    encode_B/TMDS[9]_i_2_n_0
    SLICE_X34Y98         LUT4 (Prop_lut4_I1_O)        0.332     7.094 r  encode_B/TMDS[0]_i_1/O
                         net (fo=1, routed)           0.000     7.094    encode_B/TMDS[0]_i_1_n_0
    SLICE_X34Y98         FDRE                                         r  encode_B/TMDS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    35.478 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    37.077    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  BUFG_pixclk/O
                         net (fo=89, routed)          1.488    38.656    encode_B/pixclk
    SLICE_X34Y98         FDRE                                         r  encode_B/TMDS_reg[0]/C
                         clock pessimism              0.622    39.278    
                         clock uncertainty           -0.094    39.184    
    SLICE_X34Y98         FDRE (Setup_fdre_C_D)        0.077    39.261    encode_B/TMDS_reg[0]
  -------------------------------------------------------------------
                         required time                         39.261    
                         arrival time                          -7.094    
  -------------------------------------------------------------------
                         slack                                 32.167    

Slack (MET) :             32.184ns  (required time - arrival time)
  Source:                 blue_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encode_B/TMDS_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        7.816ns  (logic 1.690ns (21.622%)  route 6.126ns (78.378%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 38.656 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=89, routed)          1.660    -0.698    pixclk
    SLICE_X35Y96         FDSE                                         r  blue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDSE (Prop_fdse_C_Q)         0.456    -0.242 r  blue_reg[3]/Q
                         net (fo=13, routed)          0.826     0.584    encode_B/blue[3]
    SLICE_X34Y96         LUT3 (Prop_lut3_I0_O)        0.124     0.708 r  encode_B/TMDS[8]_i_3/O
                         net (fo=1, routed)           1.118     1.826    encode_B/TMDS[8]_i_3_n_0
    SLICE_X35Y96         LUT6 (Prop_lut6_I0_O)        0.124     1.950 r  encode_B/TMDS[8]_i_2/O
                         net (fo=15, routed)          1.006     2.956    encode_B/TMDS[8]_i_2_n_0
    SLICE_X35Y94         LUT5 (Prop_lut5_I4_O)        0.152     3.108 r  encode_B/TMDS[5]_i_2__1/O
                         net (fo=7, routed)           0.855     3.963    encode_B/TMDS[5]_i_2__1_n_0
    SLICE_X34Y95         LUT6 (Prop_lut6_I4_O)        0.326     4.289 r  encode_B/balance_acc[3]_i_6__1/O
                         net (fo=5, routed)           0.982     5.271    encode_B/balance_acc[3]_i_6__1_n_0
    SLICE_X35Y94         LUT4 (Prop_lut4_I3_O)        0.152     5.423 r  encode_B/TMDS[9]_i_2/O
                         net (fo=13, routed)          1.339     6.762    encode_B/TMDS[9]_i_2_n_0
    SLICE_X34Y98         LUT4 (Prop_lut4_I0_O)        0.356     7.118 r  encode_B/TMDS[9]_i_1__1/O
                         net (fo=1, routed)           0.000     7.118    encode_B/TMDS[9]_i_1__1_n_0
    SLICE_X34Y98         FDRE                                         r  encode_B/TMDS_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    35.478 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    37.077    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  BUFG_pixclk/O
                         net (fo=89, routed)          1.488    38.656    encode_B/pixclk
    SLICE_X34Y98         FDRE                                         r  encode_B/TMDS_reg[9]/C
                         clock pessimism              0.622    39.278    
                         clock uncertainty           -0.094    39.184    
    SLICE_X34Y98         FDRE (Setup_fdre_C_D)        0.118    39.302    encode_B/TMDS_reg[9]
  -------------------------------------------------------------------
                         required time                         39.302    
                         arrival time                          -7.118    
  -------------------------------------------------------------------
                         slack                                 32.184    

Slack (MET) :             32.280ns  (required time - arrival time)
  Source:                 blue_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encode_B/TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        7.645ns  (logic 1.666ns (21.793%)  route 5.979ns (78.207%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 38.656 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=89, routed)          1.660    -0.698    pixclk
    SLICE_X35Y96         FDSE                                         r  blue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDSE (Prop_fdse_C_Q)         0.456    -0.242 r  blue_reg[3]/Q
                         net (fo=13, routed)          0.826     0.584    encode_B/blue[3]
    SLICE_X34Y96         LUT3 (Prop_lut3_I0_O)        0.124     0.708 r  encode_B/TMDS[8]_i_3/O
                         net (fo=1, routed)           1.118     1.826    encode_B/TMDS[8]_i_3_n_0
    SLICE_X35Y96         LUT6 (Prop_lut6_I0_O)        0.124     1.950 r  encode_B/TMDS[8]_i_2/O
                         net (fo=15, routed)          1.006     2.956    encode_B/TMDS[8]_i_2_n_0
    SLICE_X35Y94         LUT5 (Prop_lut5_I4_O)        0.152     3.108 r  encode_B/TMDS[5]_i_2__1/O
                         net (fo=7, routed)           0.855     3.963    encode_B/TMDS[5]_i_2__1_n_0
    SLICE_X34Y95         LUT6 (Prop_lut6_I4_O)        0.326     4.289 r  encode_B/balance_acc[3]_i_6__1/O
                         net (fo=5, routed)           0.982     5.271    encode_B/balance_acc[3]_i_6__1_n_0
    SLICE_X35Y94         LUT4 (Prop_lut4_I3_O)        0.152     5.423 r  encode_B/TMDS[9]_i_2/O
                         net (fo=13, routed)          1.192     6.614    encode_B/TMDS[9]_i_2_n_0
    SLICE_X32Y98         LUT6 (Prop_lut6_I3_O)        0.332     6.946 r  encode_B/TMDS[1]_i_1/O
                         net (fo=1, routed)           0.000     6.946    encode_B/TMDS[1]_i_1_n_0
    SLICE_X32Y98         FDRE                                         r  encode_B/TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    35.478 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    37.077    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  BUFG_pixclk/O
                         net (fo=89, routed)          1.488    38.656    encode_B/pixclk
    SLICE_X32Y98         FDRE                                         r  encode_B/TMDS_reg[1]/C
                         clock pessimism              0.588    39.244    
                         clock uncertainty           -0.094    39.150    
    SLICE_X32Y98         FDRE (Setup_fdre_C_D)        0.077    39.227    encode_B/TMDS_reg[1]
  -------------------------------------------------------------------
                         required time                         39.227    
                         arrival time                          -6.946    
  -------------------------------------------------------------------
                         slack                                 32.280    

Slack (MET) :             32.293ns  (required time - arrival time)
  Source:                 red_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encode_R/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        7.664ns  (logic 1.386ns (18.085%)  route 6.278ns (81.915%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 38.729 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=89, routed)          1.738    -0.620    pixclk
    SLICE_X38Y96         FDSE                                         r  red_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y96         FDSE (Prop_fdse_C_Q)         0.518    -0.102 r  red_reg[4]/Q
                         net (fo=14, routed)          0.985     0.883    encode_R/red[3]
    SLICE_X39Y94         LUT3 (Prop_lut3_I0_O)        0.124     1.007 r  encode_R/TMDS[7]_i_4/O
                         net (fo=7, routed)           0.992     1.999    encode_R/TMDS[7]_i_4_n_0
    SLICE_X41Y92         LUT6 (Prop_lut6_I2_O)        0.124     2.123 f  encode_R/balance_acc[3]_i_15/O
                         net (fo=6, routed)           0.980     3.102    encode_R/balance_acc[3]_i_15_n_0
    SLICE_X38Y93         LUT6 (Prop_lut6_I1_O)        0.124     3.226 r  encode_R/balance_acc[3]_i_5/O
                         net (fo=3, routed)           1.017     4.243    encode_R/balance_acc[3]_i_5_n_0
    SLICE_X39Y92         LUT2 (Prop_lut2_I1_O)        0.124     4.367 r  encode_R/TMDS[1]_i_2/O
                         net (fo=3, routed)           0.802     5.169    encode_R/TMDS[1]_i_2_n_0
    SLICE_X39Y94         LUT6 (Prop_lut6_I0_O)        0.124     5.293 r  encode_R/balance_acc[3]_i_11/O
                         net (fo=1, routed)           0.811     6.103    encode_R/balance_acc[3]_i_11_n_0
    SLICE_X38Y92         LUT6 (Prop_lut6_I3_O)        0.124     6.227 r  encode_R/balance_acc[3]_i_4__1/O
                         net (fo=2, routed)           0.692     6.919    encode_R/balance_acc[3]_i_4__1_n_0
    SLICE_X38Y92         LUT3 (Prop_lut3_I1_O)        0.124     7.043 r  encode_R/balance_acc[2]_i_1/O
                         net (fo=1, routed)           0.000     7.043    encode_R/balance_acc[2]_i_1_n_0
    SLICE_X38Y92         FDRE                                         r  encode_R/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    35.478 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    37.077    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  BUFG_pixclk/O
                         net (fo=89, routed)          1.561    38.729    encode_R/pixclk
    SLICE_X38Y92         FDRE                                         r  encode_R/balance_acc_reg[2]/C
                         clock pessimism              0.625    39.354    
                         clock uncertainty           -0.094    39.260    
    SLICE_X38Y92         FDRE (Setup_fdre_C_D)        0.077    39.337    encode_R/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         39.337    
                         arrival time                          -7.043    
  -------------------------------------------------------------------
                         slack                                 32.293    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 CounterX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            red_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.853%)  route 0.088ns (32.147%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=89, routed)          0.586    -0.474    pixclk
    SLICE_X36Y96         FDRE                                         r  CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  CounterX_reg[4]/Q
                         net (fo=14, routed)          0.088    -0.245    CounterX_reg_n_0_[4]
    SLICE_X37Y96         LUT5 (Prop_lut5_I1_O)        0.045    -0.200 r  red[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    red[7]_i_1_n_0
    SLICE_X37Y96         FDSE                                         r  red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_pixclk/O
                         net (fo=89, routed)          0.856    -0.707    pixclk
    SLICE_X37Y96         FDSE                                         r  red_reg[7]/C
                         clock pessimism              0.245    -0.461    
    SLICE_X37Y96         FDSE (Hold_fdse_C_D)         0.092    -0.369    red_reg[7]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 CounterX_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hSync_reg/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.943%)  route 0.110ns (37.057%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=89, routed)          0.587    -0.473    pixclk
    SLICE_X36Y98         FDRE                                         r  CounterX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  CounterX_reg[9]/Q
                         net (fo=6, routed)           0.110    -0.223    CounterX_reg_n_0_[9]
    SLICE_X37Y98         LUT6 (Prop_lut6_I2_O)        0.045    -0.178 r  hSync_i_1/O
                         net (fo=1, routed)           0.000    -0.178    hSync0
    SLICE_X37Y98         FDRE                                         r  hSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_pixclk/O
                         net (fo=89, routed)          0.857    -0.706    pixclk
    SLICE_X37Y98         FDRE                                         r  hSync_reg/C
                         clock pessimism              0.245    -0.460    
    SLICE_X37Y98         FDRE (Hold_fdre_C_D)         0.092    -0.368    hSync_reg
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 CounterX_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterX_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.731%)  route 0.111ns (37.269%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=89, routed)          0.587    -0.473    pixclk
    SLICE_X36Y98         FDRE                                         r  CounterX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.332 f  CounterX_reg[9]/Q
                         net (fo=6, routed)           0.111    -0.222    CounterX_reg_n_0_[9]
    SLICE_X37Y98         LUT6 (Prop_lut6_I5_O)        0.045    -0.177 r  CounterX[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.177    CounterX[5]_i_1_n_0
    SLICE_X37Y98         FDRE                                         r  CounterX_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_pixclk/O
                         net (fo=89, routed)          0.857    -0.706    pixclk
    SLICE_X37Y98         FDRE                                         r  CounterX_reg[5]/C
                         clock pessimism              0.245    -0.460    
    SLICE_X37Y98         FDRE (Hold_fdre_C_D)         0.091    -0.369    CounterX_reg[5]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 blue_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encode_B/TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.140%)  route 0.164ns (46.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=89, routed)          0.560    -0.500    pixclk
    SLICE_X35Y97         FDSE                                         r  blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDSE (Prop_fdse_C_Q)         0.141    -0.359 r  blue_reg[2]/Q
                         net (fo=17, routed)          0.164    -0.195    encode_B/blue[2]
    SLICE_X32Y98         LUT6 (Prop_lut6_I1_O)        0.045    -0.150 r  encode_B/TMDS[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.150    encode_B/TMDS[2]_i_1_n_0
    SLICE_X32Y98         FDRE                                         r  encode_B/TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_pixclk/O
                         net (fo=89, routed)          0.829    -0.734    encode_B/pixclk
    SLICE_X32Y98         FDRE                                         r  encode_B/TMDS_reg[2]/C
                         clock pessimism              0.268    -0.465    
    SLICE_X32Y98         FDRE (Hold_fdre_C_D)         0.121    -0.344    encode_B/TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 CounterY_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blue_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.070%)  route 0.146ns (50.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=89, routed)          0.560    -0.500    pixclk
    SLICE_X35Y98         FDRE                                         r  CounterY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  CounterY_reg[7]/Q
                         net (fo=9, routed)           0.146    -0.213    CounterY_reg_n_0_[7]
    SLICE_X35Y97         FDSE                                         r  blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_pixclk/O
                         net (fo=89, routed)          0.830    -0.733    pixclk
    SLICE_X35Y97         FDSE                                         r  blue_reg[7]/C
                         clock pessimism              0.248    -0.484    
    SLICE_X35Y97         FDSE (Hold_fdse_C_D)         0.076    -0.408    blue_reg[7]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 CounterY_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blue_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.893%)  route 0.160ns (53.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=89, routed)          0.560    -0.500    pixclk
    SLICE_X33Y97         FDRE                                         r  CounterY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  CounterY_reg[3]/Q
                         net (fo=16, routed)          0.160    -0.200    p_0_in[0]
    SLICE_X35Y96         FDSE                                         r  blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_pixclk/O
                         net (fo=89, routed)          0.829    -0.734    pixclk
    SLICE_X35Y96         FDSE                                         r  blue_reg[3]/C
                         clock pessimism              0.268    -0.465    
    SLICE_X35Y96         FDSE (Hold_fdse_C_D)         0.070    -0.395    blue_reg[3]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 encode_R/balance_acc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encode_R/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.494%)  route 0.105ns (33.506%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=89, routed)          0.585    -0.475    encode_R/pixclk
    SLICE_X38Y92         FDRE                                         r  encode_R/balance_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.311 r  encode_R/balance_acc_reg[2]/Q
                         net (fo=3, routed)           0.105    -0.206    encode_R/balance_acc[2]
    SLICE_X39Y92         LUT6 (Prop_lut6_I1_O)        0.045    -0.161 r  encode_R/balance_acc[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.161    encode_R/balance_acc[3]_i_2_n_0
    SLICE_X39Y92         FDRE                                         r  encode_R/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_pixclk/O
                         net (fo=89, routed)          0.855    -0.708    encode_R/pixclk
    SLICE_X39Y92         FDRE                                         r  encode_R/balance_acc_reg[3]/C
                         clock pessimism              0.245    -0.462    
    SLICE_X39Y92         FDRE (Hold_fdre_C_D)         0.092    -0.370    encode_R/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 CounterY_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterY_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.745%)  route 0.181ns (49.255%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=89, routed)          0.560    -0.500    pixclk
    SLICE_X33Y97         FDRE                                         r  CounterY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.359 f  CounterY_reg[3]/Q
                         net (fo=16, routed)          0.181    -0.179    p_0_in[0]
    SLICE_X34Y97         LUT6 (Prop_lut6_I2_O)        0.045    -0.134 r  CounterY[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.134    CounterY[0]_i_1_n_0
    SLICE_X34Y97         FDRE                                         r  CounterY_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_pixclk/O
                         net (fo=89, routed)          0.830    -0.733    pixclk
    SLICE_X34Y97         FDRE                                         r  CounterY_reg[0]/C
                         clock pessimism              0.268    -0.464    
    SLICE_X34Y97         FDRE (Hold_fdre_C_D)         0.121    -0.343    CounterY_reg[0]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 CounterY_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vSync_reg/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.148%)  route 0.185ns (49.852%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=89, routed)          0.560    -0.500    pixclk
    SLICE_X33Y97         FDRE                                         r  CounterY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  CounterY_reg[3]/Q
                         net (fo=16, routed)          0.185    -0.174    p_0_in[0]
    SLICE_X34Y98         LUT6 (Prop_lut6_I5_O)        0.045    -0.129 r  vSync_i_1/O
                         net (fo=1, routed)           0.000    -0.129    vSync0
    SLICE_X34Y98         FDRE                                         r  vSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_pixclk/O
                         net (fo=89, routed)          0.830    -0.733    pixclk
    SLICE_X34Y98         FDRE                                         r  vSync_reg/C
                         clock pessimism              0.268    -0.464    
    SLICE_X34Y98         FDRE (Hold_fdre_C_D)         0.121    -0.343    vSync_reg
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 CounterX_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterX_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.289%)  route 0.144ns (43.711%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=89, routed)          0.587    -0.473    pixclk
    SLICE_X37Y98         FDRE                                         r  CounterX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  CounterX_reg[5]/Q
                         net (fo=11, routed)          0.144    -0.188    p_1_in[0]
    SLICE_X36Y98         LUT5 (Prop_lut5_I2_O)        0.045    -0.143 r  CounterX[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.143    CounterX[7]_i_1_n_0
    SLICE_X36Y98         FDRE                                         r  CounterX_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_pixclk/O
                         net (fo=89, routed)          0.857    -0.706    pixclk
    SLICE_X36Y98         FDRE                                         r  CounterX_reg[7]/C
                         clock pessimism              0.245    -0.460    
    SLICE_X36Y98         FDRE (Hold_fdre_C_D)         0.091    -0.369    CounterX_reg[7]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCM_pix_clock
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { MMCME2_BASE_INST/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   BUFG_pixclk/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  MMCME2_BASE_INST/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X36Y97     CounterX_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X36Y96     CounterX_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X36Y96     CounterX_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X36Y96     CounterX_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X34Y97     CounterY_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X34Y97     CounterY_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X34Y97     CounterY_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X36Y98     DrawArea_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  MMCME2_BASE_INST/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y96     CounterX_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y96     CounterX_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y96     CounterX_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y98     encode_B/TMDS_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y98     encode_B/TMDS_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y98     encode_B/TMDS_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y94     encode_R/TMDS_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y94     encode_R/TMDS_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X41Y94     encode_R/TMDS_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y94     encode_R/TMDS_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y97     CounterX_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y96     CounterX_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y96     CounterX_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y96     CounterX_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y97     CounterY_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y97     CounterY_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y97     CounterY_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y97     CounterY_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y97     CounterY_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y97     CounterY_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfb_in
  To Clock:  clkfb_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb_in
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { MMCME2_BASE_INST/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18   BUFG_CLKFB/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  MMCME2_BASE_INST/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  MMCME2_BASE_INST/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  MMCME2_BASE_INST/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  MMCME2_BASE_INST/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  MMCM_pix_clock
  To Clock:  DCM_TMDS_CLKFX

Setup :            0  Failing Endpoints,  Worst Slack        1.205ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.205ns  (required time - arrival time)
  Source:                 encode_B/TMDS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.312ns  (logic 0.803ns (34.737%)  route 1.509ns (65.263%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 2.656 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=89, routed)          1.661    -0.697    encode_B/pixclk
    SLICE_X34Y98         FDRE                                         r  encode_B/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDRE (Prop_fdre_C_Q)         0.478    -0.219 r  encode_B/TMDS_reg[9]/Q
                         net (fo=1, routed)           1.509     1.289    encode_B/TMDS_reg_n_0_[9]
    SLICE_X33Y98         LUT2 (Prop_lut2_I1_O)        0.325     1.614 r  encode_B/TMDS_shift_blue[9]_i_1/O
                         net (fo=1, routed)           0.000     1.614    encode_B_n_0
    SLICE_X33Y98         FDRE                                         r  TMDS_shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     6.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -0.522 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     1.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.488     2.656    clk_TMDS
    SLICE_X33Y98         FDRE                                         r  TMDS_shift_blue_reg[9]/C
                         clock pessimism              0.303     2.959    
                         clock uncertainty           -0.214     2.744    
    SLICE_X33Y98         FDRE (Setup_fdre_C_D)        0.075     2.819    TMDS_shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                          2.819    
                         arrival time                          -1.614    
  -------------------------------------------------------------------
                         slack                                  1.205    

Slack (MET) :             1.215ns  (required time - arrival time)
  Source:                 encode_R/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.253ns  (logic 0.718ns (31.866%)  route 1.535ns (68.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 2.731 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=89, routed)          1.740    -0.618    encode_R/pixclk
    SLICE_X41Y94         FDRE                                         r  encode_R/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.419    -0.199 r  encode_R/TMDS_reg[3]/Q
                         net (fo=1, routed)           1.535     1.336    encode_R/TMDS[3]
    SLICE_X40Y94         LUT3 (Prop_lut3_I0_O)        0.299     1.635 r  encode_R/TMDS_shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000     1.635    encode_R_n_7
    SLICE_X40Y94         FDRE                                         r  TMDS_shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     6.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -0.522 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     1.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.563     2.731    clk_TMDS
    SLICE_X40Y94         FDRE                                         r  TMDS_shift_red_reg[3]/C
                         clock pessimism              0.303     3.034    
                         clock uncertainty           -0.214     2.819    
    SLICE_X40Y94         FDRE (Setup_fdre_C_D)        0.031     2.850    TMDS_shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          2.850    
                         arrival time                          -1.635    
  -------------------------------------------------------------------
                         slack                                  1.215    

Slack (MET) :             1.268ns  (required time - arrival time)
  Source:                 encode_R/TMDS_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.247ns  (logic 0.740ns (32.936%)  route 1.507ns (67.064%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 2.731 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=89, routed)          1.738    -0.620    encode_R/pixclk
    SLICE_X39Y94         FDSE                                         r  encode_R/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDSE (Prop_fdse_C_Q)         0.419    -0.201 r  encode_R/TMDS_reg[9]/Q
                         net (fo=1, routed)           1.507     1.306    encode_R/TMDS[9]
    SLICE_X40Y94         LUT2 (Prop_lut2_I1_O)        0.321     1.627 r  encode_R/TMDS_shift_red[9]_i_1/O
                         net (fo=1, routed)           0.000     1.627    encode_R_n_1
    SLICE_X40Y94         FDRE                                         r  TMDS_shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     6.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -0.522 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     1.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.563     2.731    clk_TMDS
    SLICE_X40Y94         FDRE                                         r  TMDS_shift_red_reg[9]/C
                         clock pessimism              0.303     3.034    
                         clock uncertainty           -0.214     2.819    
    SLICE_X40Y94         FDRE (Setup_fdre_C_D)        0.075     2.894    TMDS_shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                          2.894    
                         arrival time                          -1.627    
  -------------------------------------------------------------------
                         slack                                  1.268    

Slack (MET) :             1.372ns  (required time - arrival time)
  Source:                 encode_R/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.141ns  (logic 0.606ns (28.304%)  route 1.535ns (71.696%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 2.731 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=89, routed)          1.740    -0.618    encode_R/pixclk
    SLICE_X41Y94         FDRE                                         r  encode_R/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.162 r  encode_R/TMDS_reg[5]/Q
                         net (fo=1, routed)           1.535     1.373    encode_R/TMDS[5]
    SLICE_X40Y94         LUT3 (Prop_lut3_I0_O)        0.150     1.523 r  encode_R/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     1.523    encode_R_n_5
    SLICE_X40Y94         FDRE                                         r  TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     6.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -0.522 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     1.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.563     2.731    clk_TMDS
    SLICE_X40Y94         FDRE                                         r  TMDS_shift_red_reg[5]/C
                         clock pessimism              0.303     3.034    
                         clock uncertainty           -0.214     2.819    
    SLICE_X40Y94         FDRE (Setup_fdre_C_D)        0.075     2.894    TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          2.894    
                         arrival time                          -1.523    
  -------------------------------------------------------------------
                         slack                                  1.372    

Slack (MET) :             1.375ns  (required time - arrival time)
  Source:                 encode_B/TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.670ns (31.279%)  route 1.472ns (68.721%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 2.656 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=89, routed)          1.661    -0.697    encode_B/pixclk
    SLICE_X32Y98         FDRE                                         r  encode_B/TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.179 r  encode_B/TMDS_reg[1]/Q
                         net (fo=1, routed)           1.472     1.293    encode_B/TMDS_reg_n_0_[1]
    SLICE_X33Y98         LUT3 (Prop_lut3_I0_O)        0.152     1.445 r  encode_B/TMDS_shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     1.445    encode_B_n_8
    SLICE_X33Y98         FDRE                                         r  TMDS_shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     6.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -0.522 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     1.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.488     2.656    clk_TMDS
    SLICE_X33Y98         FDRE                                         r  TMDS_shift_blue_reg[1]/C
                         clock pessimism              0.303     2.959    
                         clock uncertainty           -0.214     2.744    
    SLICE_X33Y98         FDRE (Setup_fdre_C_D)        0.075     2.819    TMDS_shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                          2.819    
                         arrival time                          -1.445    
  -------------------------------------------------------------------
                         slack                                  1.375    

Slack (MET) :             1.375ns  (required time - arrival time)
  Source:                 encode_B/TMDS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.670ns (31.283%)  route 1.472ns (68.717%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 2.656 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=89, routed)          1.661    -0.697    encode_B/pixclk
    SLICE_X32Y98         FDRE                                         r  encode_B/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.179 r  encode_B/TMDS_reg[8]/Q
                         net (fo=1, routed)           1.472     1.293    encode_B/TMDS_reg_n_0_[8]
    SLICE_X33Y98         LUT3 (Prop_lut3_I0_O)        0.152     1.445 r  encode_B/TMDS_shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000     1.445    encode_B_n_1
    SLICE_X33Y98         FDRE                                         r  TMDS_shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     6.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -0.522 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     1.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.488     2.656    clk_TMDS
    SLICE_X33Y98         FDRE                                         r  TMDS_shift_blue_reg[8]/C
                         clock pessimism              0.303     2.959    
                         clock uncertainty           -0.214     2.744    
    SLICE_X33Y98         FDRE (Setup_fdre_C_D)        0.075     2.819    TMDS_shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          2.819    
                         arrival time                          -1.445    
  -------------------------------------------------------------------
                         slack                                  1.375    

Slack (MET) :             1.376ns  (required time - arrival time)
  Source:                 encode_G/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 0.741ns (34.685%)  route 1.395ns (65.315%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 2.732 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=89, routed)          1.741    -0.617    encode_G/pixclk
    SLICE_X41Y98         FDRE                                         r  encode_G/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.419    -0.198 r  encode_G/TMDS_reg[7]/Q
                         net (fo=1, routed)           1.395     1.197    encode_G/TMDS_reg_n_0_[7]
    SLICE_X40Y98         LUT3 (Prop_lut3_I0_O)        0.322     1.519 r  encode_G/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     1.519    encode_G_n_2
    SLICE_X40Y98         FDRE                                         r  TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     6.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -0.522 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     1.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.564     2.732    clk_TMDS
    SLICE_X40Y98         FDRE                                         r  TMDS_shift_green_reg[7]/C
                         clock pessimism              0.303     3.035    
                         clock uncertainty           -0.214     2.820    
    SLICE_X40Y98         FDRE (Setup_fdre_C_D)        0.075     2.895    TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          2.895    
                         arrival time                          -1.519    
  -------------------------------------------------------------------
                         slack                                  1.376    

Slack (MET) :             1.387ns  (required time - arrival time)
  Source:                 encode_G/TMDS_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.127ns  (logic 0.608ns (28.580%)  route 1.519ns (71.420%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 2.732 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=89, routed)          1.739    -0.619    encode_G/pixclk
    SLICE_X39Y98         FDSE                                         r  encode_G/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDSE (Prop_fdse_C_Q)         0.456    -0.163 r  encode_G/TMDS_reg[6]/Q
                         net (fo=1, routed)           1.519     1.356    encode_G/TMDS_reg_n_0_[6]
    SLICE_X40Y97         LUT3 (Prop_lut3_I0_O)        0.152     1.508 r  encode_G/TMDS_shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     1.508    encode_G_n_3
    SLICE_X40Y97         FDRE                                         r  TMDS_shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     6.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -0.522 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     1.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.564     2.732    clk_TMDS
    SLICE_X40Y97         FDRE                                         r  TMDS_shift_green_reg[6]/C
                         clock pessimism              0.303     3.035    
                         clock uncertainty           -0.214     2.820    
    SLICE_X40Y97         FDRE (Setup_fdre_C_D)        0.075     2.895    TMDS_shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                          2.895    
                         arrival time                          -1.508    
  -------------------------------------------------------------------
                         slack                                  1.387    

Slack (MET) :             1.390ns  (required time - arrival time)
  Source:                 encode_R/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 0.642ns (30.843%)  route 1.440ns (69.157%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 2.731 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=89, routed)          1.738    -0.620    encode_R/pixclk
    SLICE_X38Y94         FDRE                                         r  encode_R/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         FDRE (Prop_fdre_C_Q)         0.518    -0.102 r  encode_R/TMDS_reg[7]/Q
                         net (fo=1, routed)           1.440     1.337    encode_R/TMDS[7]
    SLICE_X40Y94         LUT3 (Prop_lut3_I0_O)        0.124     1.461 r  encode_R/TMDS_shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     1.461    encode_R_n_3
    SLICE_X40Y94         FDRE                                         r  TMDS_shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     6.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -0.522 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     1.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.563     2.731    clk_TMDS
    SLICE_X40Y94         FDRE                                         r  TMDS_shift_red_reg[7]/C
                         clock pessimism              0.303     3.034    
                         clock uncertainty           -0.214     2.819    
    SLICE_X40Y94         FDRE (Setup_fdre_C_D)        0.032     2.851    TMDS_shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          2.851    
                         arrival time                          -1.461    
  -------------------------------------------------------------------
                         slack                                  1.390    

Slack (MET) :             1.391ns  (required time - arrival time)
  Source:                 encode_R/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.580ns (27.917%)  route 1.498ns (72.083%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 2.731 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=89, routed)          1.740    -0.618    encode_R/pixclk
    SLICE_X41Y94         FDSE                                         r  encode_R/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDSE (Prop_fdse_C_Q)         0.456    -0.162 r  encode_R/TMDS_reg[2]/Q
                         net (fo=1, routed)           1.498     1.335    encode_R/TMDS[2]
    SLICE_X40Y94         LUT3 (Prop_lut3_I0_O)        0.124     1.459 r  encode_R/TMDS_shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     1.459    encode_R_n_8
    SLICE_X40Y94         FDRE                                         r  TMDS_shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     6.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -0.522 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     1.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.563     2.731    clk_TMDS
    SLICE_X40Y94         FDRE                                         r  TMDS_shift_red_reg[2]/C
                         clock pessimism              0.303     3.034    
                         clock uncertainty           -0.214     2.819    
    SLICE_X40Y94         FDRE (Setup_fdre_C_D)        0.031     2.850    TMDS_shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                          2.850    
                         arrival time                          -1.459    
  -------------------------------------------------------------------
                         slack                                  1.391    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 encode_G/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.186ns (25.087%)  route 0.555ns (74.913%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=89, routed)          0.589    -0.471    encode_G/pixclk
    SLICE_X41Y98         FDRE                                         r  encode_G/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  encode_G/TMDS_reg[0]/Q
                         net (fo=1, routed)           0.555     0.225    encode_G/TMDS_reg_n_0_[0]
    SLICE_X40Y98         LUT3 (Prop_lut3_I0_O)        0.045     0.270 r  encode_G/TMDS_shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     0.270    encode_G_n_9
    SLICE_X40Y98         FDRE                                         r  TMDS_shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.859    -0.704    clk_TMDS
    SLICE_X40Y98         FDRE                                         r  TMDS_shift_green_reg[0]/C
                         clock pessimism              0.552    -0.152    
                         clock uncertainty            0.214     0.062    
    SLICE_X40Y98         FDRE (Hold_fdre_C_D)         0.091     0.153    TMDS_shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.153    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 encode_B/TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.209ns (28.093%)  route 0.535ns (71.907%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=89, routed)          0.560    -0.500    encode_B/pixclk
    SLICE_X32Y98         FDRE                                         r  encode_B/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  encode_B/TMDS_reg[2]/Q
                         net (fo=1, routed)           0.535     0.199    encode_B/TMDS_reg_n_0_[2]
    SLICE_X33Y98         LUT3 (Prop_lut3_I0_O)        0.045     0.244 r  encode_B/TMDS_shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     0.244    encode_B_n_7
    SLICE_X33Y98         FDRE                                         r  TMDS_shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.829    -0.734    clk_TMDS
    SLICE_X33Y98         FDRE                                         r  TMDS_shift_blue_reg[2]/C
                         clock pessimism              0.552    -0.182    
                         clock uncertainty            0.214     0.032    
    SLICE_X33Y98         FDRE (Hold_fdre_C_D)         0.092     0.124    TMDS_shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.124    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 encode_R/TMDS_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.209ns (27.385%)  route 0.554ns (72.615%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=89, routed)          0.586    -0.474    encode_R/pixclk
    SLICE_X38Y94         FDSE                                         r  encode_R/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         FDSE (Prop_fdse_C_Q)         0.164    -0.310 r  encode_R/TMDS_reg[6]/Q
                         net (fo=1, routed)           0.554     0.244    encode_R/TMDS[6]
    SLICE_X40Y94         LUT3 (Prop_lut3_I0_O)        0.045     0.289 r  encode_R/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     0.289    encode_R_n_4
    SLICE_X40Y94         FDRE                                         r  TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.858    -0.705    clk_TMDS
    SLICE_X40Y94         FDRE                                         r  TMDS_shift_red_reg[6]/C
                         clock pessimism              0.552    -0.153    
                         clock uncertainty            0.214     0.061    
    SLICE_X40Y94         FDRE (Hold_fdre_C_D)         0.107     0.168    TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.168    
                         arrival time                           0.289    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 encode_B/TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.208ns (27.296%)  route 0.554ns (72.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=89, routed)          0.560    -0.500    encode_B/pixclk
    SLICE_X32Y98         FDRE                                         r  encode_B/TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  encode_B/TMDS_reg[1]/Q
                         net (fo=1, routed)           0.554     0.218    encode_B/TMDS_reg_n_0_[1]
    SLICE_X33Y98         LUT3 (Prop_lut3_I0_O)        0.044     0.262 r  encode_B/TMDS_shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     0.262    encode_B_n_8
    SLICE_X33Y98         FDRE                                         r  TMDS_shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.829    -0.734    clk_TMDS
    SLICE_X33Y98         FDRE                                         r  TMDS_shift_blue_reg[1]/C
                         clock pessimism              0.552    -0.182    
                         clock uncertainty            0.214     0.032    
    SLICE_X33Y98         FDRE (Hold_fdre_C_D)         0.107     0.139    TMDS_shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.139    
                         arrival time                           0.262    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 encode_R/TMDS_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.226ns (29.584%)  route 0.538ns (70.416%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=89, routed)          0.588    -0.472    encode_R/pixclk
    SLICE_X41Y94         FDSE                                         r  encode_R/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDSE (Prop_fdse_C_Q)         0.128    -0.344 r  encode_R/TMDS_reg[4]/Q
                         net (fo=1, routed)           0.538     0.194    encode_R/TMDS[4]
    SLICE_X40Y94         LUT3 (Prop_lut3_I0_O)        0.098     0.292 r  encode_R/TMDS_shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     0.292    encode_R_n_6
    SLICE_X40Y94         FDRE                                         r  TMDS_shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.858    -0.705    clk_TMDS
    SLICE_X40Y94         FDRE                                         r  TMDS_shift_red_reg[4]/C
                         clock pessimism              0.552    -0.153    
                         clock uncertainty            0.214     0.061    
    SLICE_X40Y94         FDRE (Hold_fdre_C_D)         0.107     0.168    TMDS_shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.168    
                         arrival time                           0.292    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 encode_B/TMDS_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.210ns (27.457%)  route 0.555ns (72.543%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=89, routed)          0.559    -0.501    encode_B/pixclk
    SLICE_X32Y96         FDRE                                         r  encode_B/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.337 r  encode_B/TMDS_reg[6]/Q
                         net (fo=1, routed)           0.555     0.218    encode_B/TMDS_reg_n_0_[6]
    SLICE_X33Y96         LUT3 (Prop_lut3_I0_O)        0.046     0.264 r  encode_B/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     0.264    encode_B_n_3
    SLICE_X33Y96         FDRE                                         r  TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.828    -0.735    clk_TMDS
    SLICE_X33Y96         FDRE                                         r  TMDS_shift_blue_reg[6]/C
                         clock pessimism              0.552    -0.183    
                         clock uncertainty            0.214     0.031    
    SLICE_X33Y96         FDRE (Hold_fdre_C_D)         0.107     0.138    TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.138    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 encode_G/TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.186ns (24.698%)  route 0.567ns (75.302%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=89, routed)          0.588    -0.472    encode_G/pixclk
    SLICE_X41Y96         FDRE                                         r  encode_G/TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  encode_G/TMDS_reg[1]/Q
                         net (fo=1, routed)           0.567     0.236    encode_G/TMDS_reg_n_0_[1]
    SLICE_X40Y97         LUT3 (Prop_lut3_I0_O)        0.045     0.281 r  encode_G/TMDS_shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     0.281    encode_G_n_8
    SLICE_X40Y97         FDRE                                         r  TMDS_shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.859    -0.704    clk_TMDS
    SLICE_X40Y97         FDRE                                         r  TMDS_shift_green_reg[1]/C
                         clock pessimism              0.552    -0.152    
                         clock uncertainty            0.214     0.062    
    SLICE_X40Y97         FDRE (Hold_fdre_C_D)         0.091     0.153    TMDS_shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.153    
                         arrival time                           0.281    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.186ns (24.684%)  route 0.568ns (75.316%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=89, routed)          0.588    -0.472    encode_R/pixclk
    SLICE_X41Y94         FDRE                                         r  encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  encode_R/TMDS_reg[0]/Q
                         net (fo=1, routed)           0.568     0.236    encode_R/TMDS[0]
    SLICE_X40Y95         LUT3 (Prop_lut3_I0_O)        0.045     0.281 r  encode_R/TMDS_shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     0.281    encode_R_n_10
    SLICE_X40Y95         FDRE                                         r  TMDS_shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.858    -0.705    clk_TMDS
    SLICE_X40Y95         FDRE                                         r  TMDS_shift_red_reg[0]/C
                         clock pessimism              0.552    -0.153    
                         clock uncertainty            0.214     0.061    
    SLICE_X40Y95         FDRE (Hold_fdre_C_D)         0.091     0.152    TMDS_shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.281    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 encode_G/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.186ns (24.546%)  route 0.572ns (75.454%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=89, routed)          0.589    -0.471    encode_G/pixclk
    SLICE_X41Y98         FDRE                                         r  encode_G/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  encode_G/TMDS_reg[3]/Q
                         net (fo=1, routed)           0.572     0.241    encode_G/TMDS_reg_n_0_[3]
    SLICE_X40Y97         LUT3 (Prop_lut3_I0_O)        0.045     0.286 r  encode_G/TMDS_shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     0.286    encode_G_n_6
    SLICE_X40Y97         FDRE                                         r  TMDS_shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.859    -0.704    clk_TMDS
    SLICE_X40Y97         FDRE                                         r  TMDS_shift_green_reg[3]/C
                         clock pessimism              0.552    -0.152    
                         clock uncertainty            0.214     0.062    
    SLICE_X40Y97         FDRE (Hold_fdre_C_D)         0.092     0.154    TMDS_shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.154    
                         arrival time                           0.286    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 encode_B/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.209ns (27.571%)  route 0.549ns (72.429%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=89, routed)          0.559    -0.501    encode_B/pixclk
    SLICE_X34Y96         FDRE                                         r  encode_B/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.337 r  encode_B/TMDS_reg[3]/Q
                         net (fo=1, routed)           0.549     0.212    encode_B/TMDS_reg_n_0_[3]
    SLICE_X33Y96         LUT3 (Prop_lut3_I0_O)        0.045     0.257 r  encode_B/TMDS_shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     0.257    encode_B_n_6
    SLICE_X33Y96         FDRE                                         r  TMDS_shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.828    -0.735    clk_TMDS
    SLICE_X33Y96         FDRE                                         r  TMDS_shift_blue_reg[3]/C
                         clock pessimism              0.552    -0.183    
                         clock uncertainty            0.214     0.031    
    SLICE_X33Y96         FDRE (Hold_fdre_C_D)         0.091     0.122    TMDS_shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.122    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                  0.134    





