{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1677879007391 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1677879007392 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 03 16:30:06 2023 " "Processing started: Fri Mar 03 16:30:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1677879007392 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1677879007392 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Phase1 -c Phase1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Phase1 -c Phase1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1677879007392 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1677879009142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.bdf" "" { Schematic "C:/Users/789wi/Videos/ELEC-374/Adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677879009480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677879009480 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mybusmux.v " "Can't analyze file -- file mybusmux.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1677879009524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myencoder32_enc8b10b.v 2 2 " "Found 2 design units, including 2 entities, in source file myencoder32_enc8b10b.v" { { "Info" "ISGN_ENTITY_NAME" "1 myencoder32_enc8b10b " "Found entity 1: myencoder32_enc8b10b" {  } { { "myencoder32_enc8b10b.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/myencoder32_enc8b10b.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677879009716 ""} { "Info" "ISGN_ENTITY_NAME" "2 myencoder32_encoding_lut " "Found entity 2: myencoder32_encoding_lut" {  } { { "myencoder32_enc8b10b.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/myencoder32_enc8b10b.v" 257 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677879009716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677879009716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myencoder32.v 1 1 " "Found 1 design units, including 1 entities, in source file myencoder32.v" { { "Info" "ISGN_ENTITY_NAME" "1 myencoder32 " "Found entity 1: myencoder32" {  } { { "myencoder32.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/myencoder32.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677879009723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677879009723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder " "Found entity 1: encoder" {  } { { "encoder.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677879009729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677879009729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 mybusmux " "Found entity 1: mybusmux" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677879009740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677879009740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdrunit.v 1 1 " "Found 1 design units, including 1 entities, in source file mdrunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDRunit " "Found entity 1: MDRunit" {  } { { "MDRunit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/MDRunit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677879009747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677879009747 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "boothMultiplier.v(19) " "Verilog HDL information at boothMultiplier.v(19): always construct contains both blocking and non-blocking assignments" {  } { { "boothMultiplier.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/boothMultiplier.v" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1677879009757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boothmultiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file boothmultiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 boothMultiplier " "Found entity 1: boothMultiplier" {  } { { "boothMultiplier.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/boothMultiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677879009759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677879009759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twocompliment.v 1 1 " "Found 1 design units, including 1 entities, in source file twocompliment.v" { { "Info" "ISGN_ENTITY_NAME" "1 twoCompliment " "Found entity 1: twoCompliment" {  } { { "twoCompliment.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/twoCompliment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677879009769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677879009769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nonrestoringdivisionposineg.v 1 1 " "Found 1 design units, including 1 entities, in source file nonrestoringdivisionposineg.v" { { "Info" "ISGN_ENTITY_NAME" "1 nonRestoringDivisionPosiNeg " "Found entity 1: nonRestoringDivisionPosiNeg" {  } { { "nonRestoringDivisionPosiNeg.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/nonRestoringDivisionPosiNeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677879009780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677879009780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677879009791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677879009791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677879009800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677879009800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchmultiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenchmultiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestbenchMultiplier " "Found entity 1: TestbenchMultiplier" {  } { { "TestbenchMultiplier.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/TestbenchMultiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677879009810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677879009810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nonrestoringdivision.v 1 1 " "Found 1 design units, including 1 entities, in source file nonrestoringdivision.v" { { "Info" "ISGN_ENTITY_NAME" "1 nonRestoringDivision " "Found entity 1: nonRestoringDivision" {  } { { "nonRestoringDivision.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/nonRestoringDivision.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677879009819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677879009819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchcontrolunit.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenchcontrolunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestbenchControlUnit " "Found entity 1: TestbenchControlUnit" {  } { { "TestbenchControlUnit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/TestbenchControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677879009827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677879009827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "notoperation.v 1 1 " "Found 1 design units, including 1 entities, in source file notoperation.v" { { "Info" "ISGN_ENTITY_NAME" "1 NotOperation " "Found entity 1: NotOperation" {  } { { "NotOperation.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/NotOperation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677879009835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677879009835 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BusMuxIn Bus.v(7) " "Verilog HDL Implicit Net warning at Bus.v(7): created implicit net for \"BusMuxIn\"" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677879009835 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R0 Bus.v(7) " "Verilog HDL Implicit Net warning at Bus.v(7): created implicit net for \"R0\"" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677879009835 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R1 Bus.v(7) " "Verilog HDL Implicit Net warning at Bus.v(7): created implicit net for \"R1\"" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677879009836 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R2 Bus.v(7) " "Verilog HDL Implicit Net warning at Bus.v(7): created implicit net for \"R2\"" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677879009836 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R3 Bus.v(7) " "Verilog HDL Implicit Net warning at Bus.v(7): created implicit net for \"R3\"" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677879009836 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R4 Bus.v(7) " "Verilog HDL Implicit Net warning at Bus.v(7): created implicit net for \"R4\"" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677879009836 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R5 Bus.v(7) " "Verilog HDL Implicit Net warning at Bus.v(7): created implicit net for \"R5\"" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677879009836 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R6 Bus.v(7) " "Verilog HDL Implicit Net warning at Bus.v(7): created implicit net for \"R6\"" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677879009836 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R7 Bus.v(7) " "Verilog HDL Implicit Net warning at Bus.v(7): created implicit net for \"R7\"" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677879009836 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R8 Bus.v(7) " "Verilog HDL Implicit Net warning at Bus.v(7): created implicit net for \"R8\"" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677879009836 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R9 Bus.v(7) " "Verilog HDL Implicit Net warning at Bus.v(7): created implicit net for \"R9\"" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677879009836 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R10 Bus.v(7) " "Verilog HDL Implicit Net warning at Bus.v(7): created implicit net for \"R10\"" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677879009836 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R11 Bus.v(7) " "Verilog HDL Implicit Net warning at Bus.v(7): created implicit net for \"R11\"" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677879009836 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R12 Bus.v(7) " "Verilog HDL Implicit Net warning at Bus.v(7): created implicit net for \"R12\"" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677879009837 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R13 Bus.v(7) " "Verilog HDL Implicit Net warning at Bus.v(7): created implicit net for \"R13\"" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677879009837 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R14 Bus.v(7) " "Verilog HDL Implicit Net warning at Bus.v(7): created implicit net for \"R14\"" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677879009837 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R15 Bus.v(7) " "Verilog HDL Implicit Net warning at Bus.v(7): created implicit net for \"R15\"" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677879009837 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HI Bus.v(7) " "Verilog HDL Implicit Net warning at Bus.v(7): created implicit net for \"HI\"" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677879009837 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LO Bus.v(7) " "Verilog HDL Implicit Net warning at Bus.v(7): created implicit net for \"LO\"" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677879009837 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ZHI Bus.v(7) " "Verilog HDL Implicit Net warning at Bus.v(7): created implicit net for \"ZHI\"" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677879009837 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ZLO Bus.v(7) " "Verilog HDL Implicit Net warning at Bus.v(7): created implicit net for \"ZLO\"" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677879009837 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PC Bus.v(7) " "Verilog HDL Implicit Net warning at Bus.v(7): created implicit net for \"PC\"" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677879009838 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MDR Bus.v(7) " "Verilog HDL Implicit Net warning at Bus.v(7): created implicit net for \"MDR\"" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677879009838 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "INPORT Bus.v(7) " "Verilog HDL Implicit Net warning at Bus.v(7): created implicit net for \"INPORT\"" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677879009838 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C Bus.v(7) " "Verilog HDL Implicit Net warning at Bus.v(7): created implicit net for \"C\"" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677879009838 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SIGN Bus.v(7) " "Verilog HDL Implicit Net warning at Bus.v(7): created implicit net for \"SIGN\"" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677879009838 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "EXTENDED Bus.v(7) " "Verilog HDL Implicit Net warning at Bus.v(7): created implicit net for \"EXTENDED\"" {  } { { "Bus.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/Bus.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677879009838 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MDRout MDRunit.v(9) " "Verilog HDL Implicit Net warning at MDRunit.v(9): created implicit net for \"MDRout\"" {  } { { "MDRunit.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/MDRunit.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677879009838 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clr ALU.v(27) " "Verilog HDL Implicit Net warning at ALU.v(27): created implicit net for \"clr\"" {  } { { "ALU.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/ALU.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677879009839 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TestbenchMultiplier " "Elaborating entity \"TestbenchMultiplier\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1677879010034 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mc TestbenchMultiplier.v(2) " "Verilog HDL or VHDL warning at TestbenchMultiplier.v(2): object \"mc\" assigned a value but never read" {  } { { "TestbenchMultiplier.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/TestbenchMultiplier.v" 2 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1677879010038 "|TestbenchMultiplier"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "HI = ................................ TestbenchMultiplier.v(12) " "Verilog HDL Display System Task info at TestbenchMultiplier.v(12): HI = ................................" {  } { { "TestbenchMultiplier.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/TestbenchMultiplier.v" 12 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1677879010038 "|TestbenchMultiplier"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "LO = ................................ TestbenchMultiplier.v(13) " "Verilog HDL Display System Task info at TestbenchMultiplier.v(13): LO = ................................" {  } { { "TestbenchMultiplier.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/TestbenchMultiplier.v" 13 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1677879010038 "|TestbenchMultiplier"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "HI = ................................ TestbenchMultiplier.v(17) " "Verilog HDL Display System Task info at TestbenchMultiplier.v(17): HI = ................................" {  } { { "TestbenchMultiplier.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/TestbenchMultiplier.v" 17 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1677879010038 "|TestbenchMultiplier"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "LO = ................................ TestbenchMultiplier.v(18) " "Verilog HDL Display System Task info at TestbenchMultiplier.v(18): LO = ................................" {  } { { "TestbenchMultiplier.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/TestbenchMultiplier.v" 18 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1677879010038 "|TestbenchMultiplier"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "HI = ................................ TestbenchMultiplier.v(22) " "Verilog HDL Display System Task info at TestbenchMultiplier.v(22): HI = ................................" {  } { { "TestbenchMultiplier.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/TestbenchMultiplier.v" 22 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1677879010039 "|TestbenchMultiplier"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "LO = ................................ TestbenchMultiplier.v(23) " "Verilog HDL Display System Task info at TestbenchMultiplier.v(23): LO = ................................" {  } { { "TestbenchMultiplier.v" "" { Text "C:/Users/789wi/Videos/ELEC-374/TestbenchMultiplier.v" 23 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1677879010039 "|TestbenchMultiplier"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twoCompliment twoCompliment:DUT " "Elaborating entity \"twoCompliment\" for hierarchy \"twoCompliment:DUT\"" {  } { { "TestbenchMultiplier.v" "DUT" { Text "C:/Users/789wi/Videos/ELEC-374/TestbenchMultiplier.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677879010046 ""}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Quartus II" 0 -1 1677879010619 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/789wi/Videos/ELEC-374/output_files/Phase1.map.smsg " "Generated suppressed messages file C:/Users/789wi/Videos/ELEC-374/output_files/Phase1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1677879010704 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  31 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 31 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4574 " "Peak virtual memory: 4574 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1677879010765 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 03 16:30:10 2023 " "Processing ended: Fri Mar 03 16:30:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1677879010765 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1677879010765 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1677879010765 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1677879010765 ""}
