
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000669                       # Number of seconds simulated
sim_ticks                                   668511000                       # Number of ticks simulated
final_tick                                  668511000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 248410                       # Simulator instruction rate (inst/s)
host_op_rate                                   371092                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              117532987                       # Simulator tick rate (ticks/s)
host_mem_usage                                 664468                       # Number of bytes of host memory used
host_seconds                                     5.69                       # Real time elapsed on the host
sim_insts                                     1412913                       # Number of instructions simulated
sim_ops                                       2110710                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    668511000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           28096                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           24320                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               52416                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        28096                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          28096                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              439                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              380                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  819                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           42027730                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           36379357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               78407087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      42027730                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          42027730                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          42027730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          36379357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              78407087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       439.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       380.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 1712                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                          819                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                        819                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   52416                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    52416                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                145                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                 81                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                 82                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                  9                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                  2                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                  8                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 65                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                 45                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                  1                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                  7                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                26                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                11                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                46                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                84                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               112                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                95                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                      668427500                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                    819                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                      579                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      192                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       38                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        8                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        2                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          208                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     243.384615                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    143.205007                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    284.862550                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           106     50.96%     50.96% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           36     17.31%     68.27% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           20      9.62%     77.88% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           13      6.25%     84.13% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639            4      1.92%     86.06% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            9      4.33%     90.38% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            3      1.44%     91.83% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            3      1.44%     93.27% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           14      6.73%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           208                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        28096                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        24320                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 42027730.284168846905                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 36379356.510214492679                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          439                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          380                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     15364750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     20203000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     34999.43                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     53165.79                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      20211500                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 35567750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     4095000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      24678.27                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 43428.27                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         78.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      78.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.61                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.61                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.04                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                       601                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  73.38                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      816150.79                       # Average gap between requests
system.mem_ctrl.pageHitRate                     73.38                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                    921060                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    474375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  3120180                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          48556560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              14521320                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               2199840                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        136655790                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy        109233600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy          17856780                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               333539505                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             498.928971                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime             630877500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       3726500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       20540000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF      46789500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN    284456750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       13326750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    299671500                       # Time in different power states
system.mem_ctrl_1.actEnergy                    635460                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    314985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  2727480                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          6761040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               5629890                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy                289920                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         28949160                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy          4893600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy         139555740                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               189757275                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             283.850640                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime             655174750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE        448500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        2860000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF     579181250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     12743750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT        9785000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     63492500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    668511000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                   66022                       # Number of BP lookups
system.cpu.branchPred.condPredicted             66022                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1925                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                60081                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    5864                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                131                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           60081                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              49789                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            10292                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          641                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    668511000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      543351                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       80356                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            76                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            30                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    668511000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    668511000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      143288                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           125                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       668511000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1337023                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              29163                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        1473455                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       66022                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              55653                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1282576                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    4000                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   62                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           885                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           18                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           64                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    143203                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   252                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1314768                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.676651                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.693236                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   172091     13.09%     13.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    80947      6.16%     19.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1061730     80.75%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1314768                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.049380                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.102042                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    86109                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                129717                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1024973                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 71969                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   2000                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                2168091                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  6349                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   2000                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   127089                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                    7176                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2104                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1055928                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                120471                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                2161522                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                  3127                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    24                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  17901                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  44712                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  21007                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents             1196                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands             2918265                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               4827553                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          3450347                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            204695                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               2851558                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    66707                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 24                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             20                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     90406                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               548881                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               81192                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             94854                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               75                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    2154886                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 113                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   2132475                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              3996                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           44288                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        62915                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            104                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1314768                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.621940                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.656745                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              128968      9.81%      9.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              239125     18.19%     28.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              946675     72.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1314768                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       1      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   229      0.16%      0.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    250      0.18%      0.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     55      0.04%      0.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     19      0.01%      0.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   117      0.08%      0.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  124      0.09%      0.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.56% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 139804     98.72%     99.28% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1015      0.72%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               282      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1167666     54.76%     54.77% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               114363      5.36%     60.13% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    37      0.00%     60.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              164657      7.72%     67.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     67.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     67.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     67.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     67.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     67.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     67.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     67.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  375      0.02%     67.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     67.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 1931      0.09%     67.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     67.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  108      0.01%     67.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2015      0.09%     68.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                186      0.01%     68.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd           27000      1.27%     69.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     69.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     69.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            1800      0.08%     69.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     69.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     69.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          27000      1.27%     70.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     70.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     70.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     70.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     70.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     70.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     70.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     70.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     70.69% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               463413     21.73%     92.42% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               50450      2.37%     94.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           81063      3.80%     98.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          30129      1.41%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                2132475                       # Type of FU issued
system.cpu.iq.rate                           1.594943                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      141614                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.066408                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            5050073                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           1854416                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1790787                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              675255                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             344890                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       335808                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1936235                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  337572                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           115549                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        10887                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          846                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           19                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         1394                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            16                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   2000                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    2384                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  1578                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             2154999                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               854                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                548881                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                81192                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 50                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     17                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  1545                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             19                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           1264                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          825                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 2089                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               2128134                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                543347                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              4341                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       623703                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    62212                       # Number of branches executed
system.cpu.iew.exec_stores                      80356                       # Number of stores executed
system.cpu.iew.exec_rate                     1.591696                       # Inst execution rate
system.cpu.iew.wb_sent                        2127018                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       2126595                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   1659487                       # num instructions producing a value
system.cpu.iew.wb_consumers                   2638244                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.590545                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.629012                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           40933                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls               9                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              1982                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1311430                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.609472                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.753578                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       216296     16.49%     16.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        79558      6.07%     22.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1015576     77.44%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1311430                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1412913                       # Number of instructions committed
system.cpu.commit.committedOps                2110710                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         617792                       # Number of memory references committed
system.cpu.commit.loads                        537994                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                      61767                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                     334046                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1889582                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 5523                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          104      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1156089     54.77%     54.78% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          114328      5.42%     60.19% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               35      0.00%     60.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         162010      7.68%     67.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     67.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     67.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     67.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     67.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     67.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     67.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     67.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.02%     67.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     67.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            1870      0.09%     67.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     67.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             108      0.01%     67.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           2014      0.10%     68.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     68.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     68.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.01%     68.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     68.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     68.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd        27000      1.28%     69.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     69.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     69.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         1800      0.09%     69.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     69.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     69.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult        27000      1.28%     70.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     70.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     70.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     70.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     70.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     70.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     70.73% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          456938     21.65%     92.38% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          49682      2.35%     94.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        81056      3.84%     98.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        30116      1.43%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           2110710                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1015576                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      2447497                       # The number of ROB reads
system.cpu.rob.rob_writes                     4306624                       # The number of ROB writes
system.cpu.timesIdled                             269                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           22255                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1412913                       # Number of Instructions Simulated
system.cpu.committedOps                       2110710                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.946288                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.946288                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.056760                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.056760                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3392277                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1792908                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    204607                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   305633                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    399162                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   771427                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  753020                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    668511000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           316.198226                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              507358                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               381                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1331.648294                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            170000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   316.198226                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.009650                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.009650                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          381                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          356                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.011627                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            507899                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           507899                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    668511000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       427449                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          427449                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data        79528                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          79528                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       506977                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           506977                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       506977                       # number of overall hits
system.cpu.dcache.overall_hits::total          506977                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data          271                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           271                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          270                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          270                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data          541                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            541                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          541                       # number of overall misses
system.cpu.dcache.overall_misses::total           541                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     28055500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     28055500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     29422500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     29422500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data     57478000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     57478000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     57478000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     57478000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       427720                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       427720                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data        79798                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        79798                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       507518                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       507518                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       507518                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       507518                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000634                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000634                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003384                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003384                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001066                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001066                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001066                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001066                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 103525.830258                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 103525.830258                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 108972.222222                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 108972.222222                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 106243.992606                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 106243.992606                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 106243.992606                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 106243.992606                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          373                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    62.166667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          158                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          158                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          160                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          160                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          160                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          160                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          113                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          113                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          268                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          268                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data          381                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          381                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          381                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          381                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     10088500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     10088500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     29009000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     29009000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     39097500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     39097500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     39097500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     39097500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000264                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000264                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003358                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003358                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000751                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000751                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000751                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000751                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 89278.761062                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 89278.761062                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 108242.537313                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 108242.537313                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 102618.110236                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 102618.110236                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 102618.110236                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 102618.110236                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    668511000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           376.009981                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              143093                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               439                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            325.952164                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   376.009981                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.734394                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.734394                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          413                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          371                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.806641                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1146063                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1146063                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    668511000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       142654                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          142654                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       142654                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           142654                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       142654                       # number of overall hits
system.cpu.icache.overall_hits::total          142654                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          549                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           549                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          549                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            549                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          549                       # number of overall misses
system.cpu.icache.overall_misses::total           549                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     45806999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     45806999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     45806999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     45806999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     45806999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     45806999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       143203                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       143203                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       143203                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       143203                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       143203                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       143203                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003834                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003834                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003834                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003834                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003834                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003834                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 83437.156648                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 83437.156648                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 83437.156648                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 83437.156648                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 83437.156648                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 83437.156648                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          126                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           63                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          109                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          109                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          109                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          109                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          109                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          109                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          440                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          440                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          440                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          440                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          440                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          440                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     37189000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     37189000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     37189000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     37189000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     37189000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     37189000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003073                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003073                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003073                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003073                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003073                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003073                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 84520.454545                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84520.454545                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 84520.454545                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84520.454545                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 84520.454545                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84520.454545                       # average overall mshr miss latency
system.cpu.icache.replacements                     26                       # number of replacements
system.l2bus.snoop_filter.tot_requests            847                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests           27                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED    668511000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 552                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                26                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                268                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               268                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            553                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          905                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          762                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    1667                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        28096                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        24384                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    52480                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                821                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.001218                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.034900                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      820     99.88%     99.88% # Request fanout histogram
system.l2bus.snoop_fanout::1                        1      0.12%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  821                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy               423500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1097500                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.2                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy              952500                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    668511000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse              700.514107                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    820                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  819                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 1.001221                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst   385.267882                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   315.246225                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.188119                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.153929                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.342048                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024          819                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          752                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.399902                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 7387                       # Number of tag accesses
system.l2cache.tags.data_accesses                7387                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    668511000                       # Cumulative time (in ticks) in various power states
system.l2cache.ReadSharedReq_hits::.cpu.data            1                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total            1                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.data               1                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                   1                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.data              1                       # number of overall hits
system.l2cache.overall_hits::total                  1                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          268                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            268                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst          440                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          112                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          552                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst           440                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           380                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               820                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          440                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          380                       # number of overall misses
system.l2cache.overall_misses::total              820                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     28607000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     28607000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     36530000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      9908500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     46438500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst     36530000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     38515500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     75045500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     36530000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     38515500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     75045500                       # number of overall miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data          268                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          268                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst          440                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          113                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          553                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst          440                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          381                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             821                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          440                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          381                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            821                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.991150                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.998192                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.997375                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.998782                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.997375                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.998782                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 106742.537313                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 106742.537313                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 83022.727273                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 88468.750000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 84127.717391                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 83022.727273                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 101356.578947                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 91518.902439                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 83022.727273                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 101356.578947                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 91518.902439                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          268                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          268                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          440                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          112                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          552                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst          440                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          380                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          820                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          440                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          380                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          820                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     28071000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     28071000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     35652000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      9684500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     45336500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst     35652000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     37755500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     73407500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     35652000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     37755500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     73407500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.991150                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.998192                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.997375                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.998782                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.997375                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.998782                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 104742.537313                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 104742.537313                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 81027.272727                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 86468.750000                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 82131.340580                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 81027.272727                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 99356.578947                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 89521.341463                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 81027.272727                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 99356.578947                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 89521.341463                       # average overall mshr miss latency
system.l2cache.replacements                         0                       # number of replacements
system.l3bus.snoop_filter.tot_requests            819                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED    668511000                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                 551                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                268                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               268                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq            551                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         1638                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side        52416                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples                819                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                      819    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                  819                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy               409500                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             2047500                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED    668511000                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse              700.517782                       # Cycle average of tags in use
system.l3cache.tags.total_refs                    819                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                  819                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   385.269852                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   315.247930                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.023515                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.019241                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.042756                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024          819                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2          752                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.049988                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                 1638                       # Number of tag accesses
system.l3cache.tags.data_accesses                1638                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED    668511000                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          268                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            268                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst          439                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          112                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total          551                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst           439                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           380                       # number of demand (read+write) misses
system.l3cache.demand_misses::total               819                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst          439                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          380                       # number of overall misses
system.l3cache.overall_misses::total              819                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     25659000                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     25659000                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     31701000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data      8676500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total     40377500                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     31701000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data     34335500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total     66036500                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     31701000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data     34335500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total     66036500                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          268                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          268                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst          439                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          112                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total          551                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst          439                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          380                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total             819                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst          439                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          380                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total            819                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 95742.537313                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 95742.537313                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 72211.845103                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 77468.750000                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 73280.399274                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 72211.845103                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 90356.578947                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 80630.647131                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 72211.845103                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 90356.578947                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 80630.647131                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          268                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          268                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst          439                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          112                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total          551                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst          439                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          380                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total          819                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst          439                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          380                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total          819                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     25123000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     25123000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     30823000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data      8452500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total     39275500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     30823000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data     33575500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total     64398500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     30823000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data     33575500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total     64398500                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 93742.537313                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 93742.537313                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 70211.845103                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75468.750000                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 71280.399274                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 70211.845103                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 88356.578947                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 78630.647131                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 70211.845103                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 88356.578947                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 78630.647131                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests           819                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    668511000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                551                       # Transaction distribution
system.membus.trans_dist::ReadExReq               268                       # Transaction distribution
system.membus.trans_dist::ReadExResp              268                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           551                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         1638                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         1638                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1638                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port        52416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total        52416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   52416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               819                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     819    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 819                       # Request fanout histogram
system.membus.reqLayer0.occupancy              409500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy            2213250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
