Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Dec  8 20:17:09 2024
| Host         : DESKTOP-HH8TCLA running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file task1_control_sets_placed.rpt
| Design       : task1
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    19 |
| Unused register locations in slices containing registers |    72 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      3 |            1 |
|      4 |            7 |
|      5 |            8 |
|      6 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              86 |           32 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              74 |           21 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+---------------------------+------------------+------------------+----------------+
|     Clock Signal    |       Enable Signal       | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------+---------------------------+------------------+------------------+----------------+
|  Clk_CPU_BUFG       |                           | rf_inst/rstn     |                1 |              1 |
|  u_seg7x16/seg7_clk |                           | rf_inst/rstn     |                2 |              3 |
|  Clk_CPU_BUFG       | rf_inst/__29/i__n_0       | rf_inst/rstn     |                1 |              4 |
|  Clk_CPU_BUFG       | rf_inst/__26/i__n_0       | rf_inst/rstn     |                1 |              4 |
|  Clk_CPU_BUFG       | rf_inst/__23/i__n_0       | rf_inst/rstn     |                1 |              4 |
|  Clk_CPU_BUFG       | rf_inst/__28/i__n_0       | rf_inst/rstn     |                1 |              4 |
|  Clk_CPU_BUFG       | rf_inst/__27/i__n_0       | rf_inst/rstn     |                1 |              4 |
|  Clk_CPU_BUFG       | rf_inst/__25/i__n_0       | rf_inst/rstn     |                1 |              4 |
|  Clk_CPU_BUFG       | rf_inst/__24/i__n_0       | rf_inst/rstn     |                2 |              4 |
|  Clk_CPU_BUFG       | rf_inst/__20/i__n_0       | rf_inst/rstn     |                1 |              5 |
|  Clk_CPU_BUFG       | rf_inst/rf[15][7]_i_1_n_0 | rf_inst/rstn     |                1 |              5 |
|  Clk_CPU_BUFG       | rf_inst/__21/i__n_0       | rf_inst/rstn     |                2 |              5 |
|  Clk_CPU_BUFG       | rf_inst/__18/i__n_0       | rf_inst/rstn     |                1 |              5 |
|  Clk_CPU_BUFG       | rf_inst/__17/i__n_0       | rf_inst/rstn     |                1 |              5 |
|  Clk_CPU_BUFG       | rf_inst/__22/i__n_0       | rf_inst/rstn     |                2 |              5 |
|  Clk_CPU_BUFG       | rf_inst/__19/i__n_0       | rf_inst/rstn     |                1 |              5 |
|  Clk_CPU_BUFG       | rf_inst/__16/i__n_0       | rf_inst/rstn     |                1 |              5 |
|  Clk_CPU_BUFG       | rf_index[5]_i_1_n_0       | rf_inst/rstn     |                3 |              6 |
|  clk_IBUF_BUFG      |                           | rf_inst/rstn     |               29 |             82 |
+---------------------+---------------------------+------------------+------------------+----------------+


