// Seed: 2327459104
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input id_6;
  input id_5;
  inout id_4;
  inout id_3;
  input id_2;
  inout id_1;
  logic id_6;
  logic id_7;
  logic id_8;
  assign id_8 = 1;
  type_12(
      1 & id_7, 1, 1
  );
  always @(1 or posedge 1) begin
    if (id_8) id_3 <= 1 - 1;
  end
endmodule
