{"vcs1":{"timestamp_begin":1728641759.261768472, "rt":24.72, "ut":0.66, "st":0.32}}
{"vcselab":{"timestamp_begin":1728641784.075751824, "rt":1.32, "ut":0.27, "st":0.24}}
{"link":{"timestamp_begin":1728641785.492016932, "rt":0.38, "ut":0.14, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728641758.649636111}
{"VCS_COMP_START_TIME": 1728641758.649636111}
{"VCS_COMP_END_TIME": 1728641787.418772150}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 331132}}
{"stitch_vcselab": {"peak_mem": 231548}}
