#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000222ad3e0260 .scope module, "fourbit_adder_test" "fourbit_adder_test" 2 35;
 .timescale 0 0;
v00000222ad43ffe0_0 .net "carry", 0 0, v00000222ad43fae0_0;  1 drivers
v00000222ad4413b0_0 .var "input1", 3 0;
v00000222ad4407d0_0 .var "input2", 3 0;
v00000222ad441450_0 .var "input3", 0 0;
v00000222ad440ff0_0 .net "sum", 3 0, L_00000222ad4405f0;  1 drivers
S_00000222ad17d640 .scope module, "ha" "fourbit_adder" 2 47, 2 2 0, S_00000222ad3e0260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "sum";
    .port_info 1 /OUTPUT 1 "carry";
    .port_info 2 /INPUT 4 "input1";
    .port_info 3 /INPUT 4 "input2";
    .port_info 4 /INPUT 1 "input3";
v00000222ad43f680_0 .net "carry", 0 0, v00000222ad43fae0_0;  alias, 1 drivers
v00000222ad43f360_0 .net "carrybetween", 2 0, L_00000222ad441590;  1 drivers
v00000222ad43fb80_0 .net "input1", 3 0, v00000222ad4413b0_0;  1 drivers
v00000222ad43fc20_0 .net "input2", 3 0, v00000222ad4407d0_0;  1 drivers
v00000222ad43fcc0_0 .net "input3", 0 0, v00000222ad441450_0;  1 drivers
v00000222ad43fd60_0 .net "sum", 3 0, L_00000222ad4405f0;  alias, 1 drivers
L_00000222ad440f50 .part v00000222ad4413b0_0, 0, 1;
L_00000222ad441c70 .part v00000222ad4407d0_0, 0, 1;
L_00000222ad441090 .part v00000222ad4413b0_0, 1, 1;
L_00000222ad4414f0 .part v00000222ad4407d0_0, 1, 1;
L_00000222ad440af0 .part L_00000222ad441590, 0, 1;
L_00000222ad441590 .concat8 [ 1 1 1 0], v00000222ad3e03f0_0, v00000222ad43f0e0_0, v00000222ad43f5e0_0;
L_00000222ad441130 .part v00000222ad4413b0_0, 2, 1;
L_00000222ad4411d0 .part v00000222ad4407d0_0, 2, 1;
L_00000222ad4402d0 .part L_00000222ad441590, 1, 1;
L_00000222ad4405f0 .concat8 [ 1 1 1 1], v00000222ad43f7c0_0, v00000222ad43f900_0, v00000222ad43f220_0, v00000222ad43ff40_0;
L_00000222ad441270 .part v00000222ad4413b0_0, 3, 1;
L_00000222ad4418b0 .part v00000222ad4407d0_0, 3, 1;
L_00000222ad4400f0 .part L_00000222ad441590, 2, 1;
S_00000222ad17d7d0 .scope module, "fa1" "fulladder_behavioral" 2 10, 2 19 0, S_00000222ad17d640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sumfa";
    .port_info 1 /OUTPUT 1 "carryfa";
    .port_info 2 /INPUT 1 "input1fa";
    .port_info 3 /INPUT 1 "input2fa";
    .port_info 4 /INPUT 1 "input3fa";
v00000222ad3e03f0_0 .var "carryfa", 0 0;
v00000222ad3d91d0_0 .net "input1fa", 0 0, L_00000222ad440f50;  1 drivers
v00000222ad43f540_0 .net "input2fa", 0 0, L_00000222ad441c70;  1 drivers
v00000222ad43fe00_0 .net "input3fa", 0 0, v00000222ad441450_0;  alias, 1 drivers
v00000222ad43f7c0_0 .var "sumfa", 0 0;
E_00000222ad3dcf10 .event anyedge, v00000222ad3d91d0_0, v00000222ad43f540_0, v00000222ad43fe00_0;
S_00000222ad3b2510 .scope module, "fa2" "fulladder_behavioral" 2 11, 2 19 0, S_00000222ad17d640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sumfa";
    .port_info 1 /OUTPUT 1 "carryfa";
    .port_info 2 /INPUT 1 "input1fa";
    .port_info 3 /INPUT 1 "input2fa";
    .port_info 4 /INPUT 1 "input3fa";
v00000222ad43f0e0_0 .var "carryfa", 0 0;
v00000222ad43f180_0 .net "input1fa", 0 0, L_00000222ad441090;  1 drivers
v00000222ad43f720_0 .net "input2fa", 0 0, L_00000222ad4414f0;  1 drivers
v00000222ad43f860_0 .net "input3fa", 0 0, L_00000222ad440af0;  1 drivers
v00000222ad43f900_0 .var "sumfa", 0 0;
E_00000222ad3dd750 .event anyedge, v00000222ad43f180_0, v00000222ad43f720_0, v00000222ad43f860_0;
S_00000222ad3b26a0 .scope module, "fa3" "fulladder_behavioral" 2 12, 2 19 0, S_00000222ad17d640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sumfa";
    .port_info 1 /OUTPUT 1 "carryfa";
    .port_info 2 /INPUT 1 "input1fa";
    .port_info 3 /INPUT 1 "input2fa";
    .port_info 4 /INPUT 1 "input3fa";
v00000222ad43f5e0_0 .var "carryfa", 0 0;
v00000222ad43fa40_0 .net "input1fa", 0 0, L_00000222ad441130;  1 drivers
v00000222ad43f9a0_0 .net "input2fa", 0 0, L_00000222ad4411d0;  1 drivers
v00000222ad43f4a0_0 .net "input3fa", 0 0, L_00000222ad4402d0;  1 drivers
v00000222ad43f220_0 .var "sumfa", 0 0;
E_00000222ad3dd450 .event anyedge, v00000222ad43fa40_0, v00000222ad43f9a0_0, v00000222ad43f4a0_0;
S_00000222ad3e06c0 .scope module, "fa4" "fulladder_behavioral" 2 13, 2 19 0, S_00000222ad17d640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sumfa";
    .port_info 1 /OUTPUT 1 "carryfa";
    .port_info 2 /INPUT 1 "input1fa";
    .port_info 3 /INPUT 1 "input2fa";
    .port_info 4 /INPUT 1 "input3fa";
v00000222ad43fae0_0 .var "carryfa", 0 0;
v00000222ad43fea0_0 .net "input1fa", 0 0, L_00000222ad441270;  1 drivers
v00000222ad43f2c0_0 .net "input2fa", 0 0, L_00000222ad4418b0;  1 drivers
v00000222ad43f400_0 .net "input3fa", 0 0, L_00000222ad4400f0;  1 drivers
v00000222ad43ff40_0 .var "sumfa", 0 0;
E_00000222ad3dd590 .event anyedge, v00000222ad43fea0_0, v00000222ad43f2c0_0, v00000222ad43f400_0;
    .scope S_00000222ad17d7d0;
T_0 ;
    %wait E_00000222ad3dcf10;
    %load/vec4 v00000222ad3d91d0_0;
    %load/vec4 v00000222ad43f540_0;
    %xor;
    %load/vec4 v00000222ad43fe00_0;
    %xor;
    %store/vec4 v00000222ad43f7c0_0, 0, 1;
    %load/vec4 v00000222ad3d91d0_0;
    %load/vec4 v00000222ad43f540_0;
    %and;
    %load/vec4 v00000222ad43f540_0;
    %load/vec4 v00000222ad43fe00_0;
    %and;
    %or;
    %load/vec4 v00000222ad3d91d0_0;
    %load/vec4 v00000222ad43fe00_0;
    %and;
    %or;
    %store/vec4 v00000222ad3e03f0_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000222ad3b2510;
T_1 ;
    %wait E_00000222ad3dd750;
    %load/vec4 v00000222ad43f180_0;
    %load/vec4 v00000222ad43f720_0;
    %xor;
    %load/vec4 v00000222ad43f860_0;
    %xor;
    %store/vec4 v00000222ad43f900_0, 0, 1;
    %load/vec4 v00000222ad43f180_0;
    %load/vec4 v00000222ad43f720_0;
    %and;
    %load/vec4 v00000222ad43f720_0;
    %load/vec4 v00000222ad43f860_0;
    %and;
    %or;
    %load/vec4 v00000222ad43f180_0;
    %load/vec4 v00000222ad43f860_0;
    %and;
    %or;
    %store/vec4 v00000222ad43f0e0_0, 0, 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000222ad3b26a0;
T_2 ;
    %wait E_00000222ad3dd450;
    %load/vec4 v00000222ad43fa40_0;
    %load/vec4 v00000222ad43f9a0_0;
    %xor;
    %load/vec4 v00000222ad43f4a0_0;
    %xor;
    %store/vec4 v00000222ad43f220_0, 0, 1;
    %load/vec4 v00000222ad43fa40_0;
    %load/vec4 v00000222ad43f9a0_0;
    %and;
    %load/vec4 v00000222ad43f9a0_0;
    %load/vec4 v00000222ad43f4a0_0;
    %and;
    %or;
    %load/vec4 v00000222ad43fa40_0;
    %load/vec4 v00000222ad43f4a0_0;
    %and;
    %or;
    %store/vec4 v00000222ad43f5e0_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000222ad3e06c0;
T_3 ;
    %wait E_00000222ad3dd590;
    %load/vec4 v00000222ad43fea0_0;
    %load/vec4 v00000222ad43f2c0_0;
    %xor;
    %load/vec4 v00000222ad43f400_0;
    %xor;
    %store/vec4 v00000222ad43ff40_0, 0, 1;
    %load/vec4 v00000222ad43fea0_0;
    %load/vec4 v00000222ad43f2c0_0;
    %and;
    %load/vec4 v00000222ad43f2c0_0;
    %load/vec4 v00000222ad43f400_0;
    %and;
    %or;
    %load/vec4 v00000222ad43fea0_0;
    %load/vec4 v00000222ad43f400_0;
    %and;
    %or;
    %store/vec4 v00000222ad43fae0_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000222ad3e0260;
T_4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000222ad4413b0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000222ad4407d0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000222ad441450_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_00000222ad3e0260;
T_5 ;
    %delay 2, 0;
    %load/vec4 v00000222ad4413b0_0;
    %addi 1, 0, 4;
    %store/vec4 v00000222ad4413b0_0, 0, 4;
    %jmp T_5;
    .thread T_5;
    .scope S_00000222ad3e0260;
T_6 ;
    %delay 1, 0;
    %load/vec4 v00000222ad4407d0_0;
    %addi 1, 0, 4;
    %store/vec4 v00000222ad4407d0_0, 0, 4;
    %jmp T_6;
    .thread T_6;
    .scope S_00000222ad3e0260;
T_7 ;
    %vpi_call 2 59 "$dumpfile", "fourbit_adder.vcd" {0 0 0};
    %vpi_call 2 60 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000222ad3e0260 {0 0 0};
    %vpi_call 2 61 "$monitor", "time=%g,sum =%b,carry =%b,a=%b,b=%b,c=%b", $time, v00000222ad440ff0_0, v00000222ad43ffe0_0, v00000222ad4413b0_0, v00000222ad4407d0_0, v00000222ad441450_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_00000222ad3e0260;
T_8 ;
    %delay 100, 0;
    %vpi_call 2 63 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "fourbit_adder.v";
