
---------- Begin Simulation Statistics ----------
final_tick                                82823934500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 361711                       # Simulator instruction rate (inst/s)
host_mem_usage                                 689852                       # Number of bytes of host memory used
host_op_rate                                   362421                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   276.46                       # Real time elapsed on the host
host_tick_rate                              299582953                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.082824                       # Number of seconds simulated
sim_ticks                                 82823934500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.693404                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095344                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2101788                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81341                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3727447                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                291                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             809                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              518                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4477523                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65344                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.656479                       # CPI: cycles per instruction
system.cpu.discardedOps                        189859                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42608516                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43401711                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11000922                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        33359194                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.603690                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        165647869                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132288675                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       218744                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        454525                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          232                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           20                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       399614                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        30442                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       803996                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          30462                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  82823934500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              84532                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       149777                       # Transaction distribution
system.membus.trans_dist::CleanEvict            68951                       # Transaction distribution
system.membus.trans_dist::ReadExReq            151265                       # Transaction distribution
system.membus.trans_dist::ReadExResp           151264                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         84532                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       690321                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 690321                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     24676672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                24676672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            235797                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  235797    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              235797                       # Request fanout histogram
system.membus.respLayer1.occupancy         1275270500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1102804000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.3                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  82823934500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            171775                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       469515                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          171179                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           232609                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          232608                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           675                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       171100                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1350                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1207029                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1208379                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        43200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     46300544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               46343744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          241082                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9585728                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           645466                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.047587                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.213037                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 614770     95.24%     95.24% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  30676      4.75%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     20      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             645466                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          721736000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         605563996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1012500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  82823934500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   17                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               168566                       # number of demand (read+write) hits
system.l2.demand_hits::total                   168583                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  17                       # number of overall hits
system.l2.overall_hits::.cpu.data              168566                       # number of overall hits
system.l2.overall_hits::total                  168583                       # number of overall hits
system.l2.demand_misses::.cpu.inst                658                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             235143                       # number of demand (read+write) misses
system.l2.demand_misses::total                 235801                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               658                       # number of overall misses
system.l2.overall_misses::.cpu.data            235143                       # number of overall misses
system.l2.overall_misses::total                235801                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     51080500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  20347808500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      20398889000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     51080500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  20347808500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     20398889000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              675                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           403709                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               404384                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             675                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          403709                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              404384                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.974815                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.582457                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.583112                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.974815                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.582457                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.583112                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77629.939210                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 86533.762434                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86508.916417                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77629.939210                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 86533.762434                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86508.916417                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              149777                       # number of writebacks
system.l2.writebacks::total                    149777                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           658                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        235139                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            235797                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          658                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       235139                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           235797                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     44500500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  17996172000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  18040672500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     44500500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  17996172000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  18040672500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.974815                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.582447                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.583102                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.974815                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.582447                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.583102                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67629.939210                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76534.186162                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76509.338541                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67629.939210                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76534.186162                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76509.338541                       # average overall mshr miss latency
system.l2.replacements                         241082                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       319738                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           319738                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       319738                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       319738                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         8108                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          8108                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             81344                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 81344                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          151265                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              151265                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  13413678500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13413678500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        232609                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            232609                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.650297                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.650297                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 88676.683304                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88676.683304                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       151265                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         151265                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11901038500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11901038500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.650297                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.650297                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 78676.749413                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78676.749413                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             17                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 17                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          658                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              658                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     51080500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     51080500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          675                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            675                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.974815                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.974815                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77629.939210                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77629.939210                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          658                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          658                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     44500500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     44500500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.974815                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.974815                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67629.939210                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67629.939210                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         87222                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             87222                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        83878                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           83878                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   6934130000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6934130000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       171100                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        171100                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.490228                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.490228                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 82669.233887                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82669.233887                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        83874                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        83874                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   6095133500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6095133500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.490205                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.490205                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 72670.118273                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72670.118273                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  82823934500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16020.998802                       # Cycle average of tags in use
system.l2.tags.total_refs                      795651                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    257466                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.090315                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     922.066910                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        35.212656                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15063.719236                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.056278                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002149                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.919416                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.977844                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          138                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          248                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2843                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        11210                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1945                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1864994                       # Number of tag accesses
system.l2.tags.data_accesses                  1864994                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  82823934500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       15048832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15090944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      9585728                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9585728                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             658                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          235138                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              235796                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       149777                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             149777                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            508452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         181696657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             182205109                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       508452                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           508452                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      115736207                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            115736207                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      115736207                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           508452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        181696657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            297941316                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    149766.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       658.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    234845.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005125632500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8914                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8914                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              629096                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             140979                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      235797                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     149777                       # Number of write requests accepted
system.mem_ctrls.readBursts                    235797                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   149777                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    294                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    11                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14993                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14002                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9341                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9526                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9747                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9018                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8991                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9681                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.16                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3897548000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1177515000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8313229250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16549.89                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35299.89                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   144904                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   86502                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 61.53                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                57.76                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                235797                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               149777                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  170183                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   61973                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2811                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     535                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       153833                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    160.272711                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    98.345711                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   229.493376                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       110909     72.10%     72.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        20111     13.07%     85.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3262      2.12%     87.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1392      0.90%     88.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9140      5.94%     94.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1444      0.94%     95.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          572      0.37%     95.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          440      0.29%     95.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6563      4.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       153833                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8914                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.418779                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.291998                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     39.331229                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           8679     97.36%     97.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          130      1.46%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           23      0.26%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            5      0.06%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           59      0.66%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            3      0.03%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            3      0.03%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            3      0.03%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            1      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            3      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8914                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8914                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.798744                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.766801                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.049806                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5537     62.12%     62.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               67      0.75%     62.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2893     32.45%     95.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              404      4.53%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               10      0.11%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8914                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               15072192                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   18816                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9583616                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15091008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9585728                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       181.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       115.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    182.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    115.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.42                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.90                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   82823916000                       # Total gap between requests
system.mem_ctrls.avgGap                     214806.80                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     15030080                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      9583616                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 508452.058625637961                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 181470248.796258270741                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 115710706.788506880403                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          658                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       235139                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       149777                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     17554000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   8295675250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1960116269250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26677.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35279.88                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13086897.65                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    60.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            541247700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            287664795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           833602140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          386060760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6537925680.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      22619360160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      12756508800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        43962370035                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        530.793065                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  32922813500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2765620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  47135501000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            557169900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            296131440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           847882140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          395602920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6537925680.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      23041489050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      12401031840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        44077232970                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        532.179897                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  31997643500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2765620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  48060671000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     82823934500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  82823934500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9662402                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9662402                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9662402                       # number of overall hits
system.cpu.icache.overall_hits::total         9662402                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          675                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            675                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          675                       # number of overall misses
system.cpu.icache.overall_misses::total           675                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     52964000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     52964000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     52964000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     52964000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9663077                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9663077                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9663077                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9663077                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000070                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000070                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000070                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000070                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 78465.185185                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78465.185185                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 78465.185185                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78465.185185                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          675                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          675                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          675                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          675                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     52289000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     52289000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     52289000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     52289000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000070                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000070                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000070                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000070                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77465.185185                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77465.185185                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77465.185185                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77465.185185                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9662402                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9662402                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          675                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           675                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     52964000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     52964000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9663077                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9663077                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000070                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000070                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 78465.185185                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78465.185185                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          675                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          675                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     52289000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     52289000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000070                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000070                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77465.185185                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77465.185185                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  82823934500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           546.269843                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9663077                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               675                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14315.669630                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   546.269843                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.066683                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.066683                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          675                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          569                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.082397                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          38652983                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         38652983                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  82823934500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  82823934500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  82823934500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51635225                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51635225                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51635742                       # number of overall hits
system.cpu.dcache.overall_hits::total        51635742                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       455347                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         455347                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       463248                       # number of overall misses
system.cpu.dcache.overall_misses::total        463248                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  24104170000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  24104170000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  24104170000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  24104170000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52090572                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52090572                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52098990                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52098990                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008741                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008741                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008892                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008892                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 52935.826963                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52935.826963                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 52032.971540                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 52032.971540                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       249166                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3075                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    81.029593                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       319738                       # number of writebacks
system.cpu.dcache.writebacks::total            319738                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        59533                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        59533                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        59533                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        59533                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       395814                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       395814                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       403709                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       403709                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  22030366000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  22030366000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  22759150499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  22759150499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007599                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007599                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007749                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007749                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 55658.379946                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55658.379946                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 56375.137782                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 56375.137782                       # average overall mshr miss latency
system.cpu.dcache.replacements                 399612                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40976644                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40976644                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       163827                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        163827                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7584025000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7584025000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41140471                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41140471                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003982                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003982                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 46292.888230                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 46292.888230                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          585                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          585                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       163242                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       163242                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7399675000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7399675000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003968                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003968                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45329.480158                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45329.480158                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10658581                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10658581                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       291520                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       291520                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  16520145000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  16520145000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.026623                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.026623                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56668.993551                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56668.993551                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        58948                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58948                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       232572                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       232572                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  14630691000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14630691000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.021239                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021239                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 62908.221970                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62908.221970                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          517                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           517                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7901                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7901                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.938584                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.938584                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7895                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7895                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    728784499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    728784499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.937871                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.937871                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 92309.626219                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 92309.626219                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  82823934500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4017.567143                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52039526                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            403708                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            128.903876                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  4017.567143                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.980851                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.980851                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          187                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          476                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         2592                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          841                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52502774                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52502774                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  82823934500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  82823934500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
