Analysis & Synthesis report for DE0_TOP
Sun Jan 31 01:15:37 2021
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: MPU9250:u0
 15. Parameter Settings for User Entity Instance: MPU9250:u0|I2C_CLOCK_Generator:CLOCK_Generator
 16. Parameter Settings for User Entity Instance: clkdiv1s:test
 17. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 18. Port Connectivity Checks: "clkdiv1s:test"
 19. Port Connectivity Checks: "MPU9250:u0|I2C_WRITE:Write_module"
 20. Port Connectivity Checks: "MPU9250:u0|I2C_READ:Read_module"
 21. Port Connectivity Checks: "MPU9250:u0"
 22. SignalTap II Logic Analyzer Settings
 23. Elapsed Time Per Partition
 24. Connections to In-System Debugging Instance "auto_signaltap_0"
 25. Analysis & Synthesis Messages
 26. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Jan 31 01:15:37 2021            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; DE0_TOP                                          ;
; Top-level Entity Name              ; DE0_TOP                                          ;
; Family                             ; Cyclone III                                      ;
; Total logic elements               ; 4,798                                            ;
;     Total combinational functions  ; 1,733                                            ;
;     Dedicated logic registers      ; 4,066                                            ;
; Total registers                    ; 4066                                             ;
; Total pins                         ; 252                                              ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 287,744                                          ;
; Embedded Multiplier 9-bit elements ; 0                                                ;
; Total PLLs                         ; 0                                                ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; DE0_TOP            ; DE0_TOP            ;
; Family name                                                                ; Cyclone III        ; Stratix II         ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; Off                ; Off                ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                ; 100                ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ; < 0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                       ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                   ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+
; V/clkdiv1s.v                     ; yes             ; User Verilog HDL File        ; C:/Users/User/Desktop/MPU9250/V/clkdiv1s.v                                     ;         ;
; V/I2C_CLOCK_Generator.v          ; yes             ; User Verilog HDL File        ; C:/Users/User/Desktop/MPU9250/V/I2C_CLOCK_Generator.v                          ;         ;
; V/mpu9250.h                      ; yes             ; User Unspecified File        ; C:/Users/User/Desktop/MPU9250/V/mpu9250.h                                      ;         ;
; V/MPU9250.v                      ; yes             ; User Verilog HDL File        ; C:/Users/User/Desktop/MPU9250/V/MPU9250.v                                      ;         ;
; V/I2C_WRITE.v                    ; yes             ; User Verilog HDL File        ; C:/Users/User/Desktop/MPU9250/V/I2C_WRITE.v                                    ;         ;
; V/I2C_READ.v                     ; yes             ; User Verilog HDL File        ; C:/Users/User/Desktop/MPU9250/V/I2C_READ.v                                     ;         ;
; V/DE0_TOP.v                      ; yes             ; User Verilog HDL File        ; C:/Users/User/Desktop/MPU9250/V/DE0_TOP.v                                      ;         ;
; sld_signaltap.vhd                ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd            ;         ;
; sld_signaltap_impl.vhd           ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ;         ;
; sld_ela_control.vhd              ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_control.vhd          ;         ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; dffeea.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/dffeea.inc                   ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc               ;         ;
; sld_mbpmg.vhd                    ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;         ;
; sld_ela_trigger_flow_mgr.vhd     ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;         ;
; sld_buffer_manager.vhd           ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_1324.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/Desktop/MPU9250/db/altsyncram_1324.tdf                           ;         ;
; altdpram.tdf                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.tdf                 ;         ;
; memmodes.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/others/maxplus2/memmodes.inc               ;         ;
; a_hdffe.inc                      ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_hdffe.inc                  ;         ;
; alt_le_rden_reg.inc              ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;         ;
; altsyncram.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.inc               ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf                  ;         ;
; muxlut.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/muxlut.inc                   ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mux_grc.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/Desktop/MPU9250/db/mux_grc.tdf                                   ;         ;
; lpm_decode.tdf                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf               ;         ;
; declut.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/declut.inc                   ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; db/decode_4uf.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/Desktop/MPU9250/db/decode_4uf.tdf                                ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf              ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cmpconst.inc                 ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;         ;
; db/cntr_vgi.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/Desktop/MPU9250/db/cntr_vgi.tdf                                  ;         ;
; db/cmpr_mfc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/Desktop/MPU9250/db/cmpr_mfc.tdf                                  ;         ;
; db/cntr_v7j.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/Desktop/MPU9250/db/cntr_v7j.tdf                                  ;         ;
; db/cntr_3fi.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/Desktop/MPU9250/db/cntr_3fi.tdf                                  ;         ;
; db/cmpr_ifc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/Desktop/MPU9250/db/cmpr_ifc.tdf                                  ;         ;
; db/cntr_p1j.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/Desktop/MPU9250/db/cntr_p1j.tdf                                  ;         ;
; db/cmpr_efc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/Desktop/MPU9250/db/cmpr_efc.tdf                                  ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd                  ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd             ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                        ;
+---------------------------------------------+----------------------+
; Resource                                    ; Usage                ;
+---------------------------------------------+----------------------+
; Estimated Total logic elements              ; 4,798                ;
;                                             ;                      ;
; Total combinational functions               ; 1733                 ;
; Logic element usage by number of LUT inputs ;                      ;
;     -- 4 input functions                    ; 981                  ;
;     -- 3 input functions                    ; 422                  ;
;     -- <=2 input functions                  ; 330                  ;
;                                             ;                      ;
; Logic elements by mode                      ;                      ;
;     -- normal mode                          ; 1512                 ;
;     -- arithmetic mode                      ; 221                  ;
;                                             ;                      ;
; Total registers                             ; 4066                 ;
;     -- Dedicated logic registers            ; 4066                 ;
;     -- I/O registers                        ; 0                    ;
;                                             ;                      ;
; I/O pins                                    ; 252                  ;
; Total memory bits                           ; 287744               ;
; Embedded Multiplier 9-bit elements          ; 0                    ;
; Maximum fan-out node                        ; clkdiv1s:test|oClk1s ;
; Maximum fan-out                             ; 2663                 ;
; Total fan-out                               ; 24242                ;
; Average fan-out                             ; 3.62                 ;
+---------------------------------------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                            ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE0_TOP                                                                                                ; 1733 (1)          ; 4066 (0)     ; 287744      ; 0            ; 0       ; 0         ; 252  ; 0            ; |DE0_TOP                                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |MPU9250:u0|                                                                                         ; 384 (138)         ; 302 (153)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|MPU9250:u0                                                                                                                                                                                                                                                                                                                            ; work         ;
;       |I2C_CLOCK_Generator:CLOCK_Generator|                                                             ; 132 (132)         ; 98 (98)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|MPU9250:u0|I2C_CLOCK_Generator:CLOCK_Generator                                                                                                                                                                                                                                                                                        ; work         ;
;       |I2C_READ:Read_module|                                                                            ; 74 (74)           ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|MPU9250:u0|I2C_READ:Read_module                                                                                                                                                                                                                                                                                                       ; work         ;
;       |I2C_WRITE:Write_module|                                                                          ; 40 (40)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|MPU9250:u0|I2C_WRITE:Write_module                                                                                                                                                                                                                                                                                                     ; work         ;
;    |clkdiv1s:test|                                                                                      ; 43 (43)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|clkdiv1s:test                                                                                                                                                                                                                                                                                                                         ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 119 (1)           ; 86 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 118 (80)          ; 86 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                         ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                 ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                               ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 1186 (1)          ; 3645 (562)   ; 287744      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                        ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 1185 (0)          ; 3083 (0)     ; 287744      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                  ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 1185 (19)         ; 3083 (1156)  ; 287744      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                           ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 23 (0)            ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                            ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                        ; work         ;
;                   |decode_4uf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_4uf:auto_generated                                                                                                              ; work         ;
;                |lpm_mux:mux|                                                                            ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                ; work         ;
;                   |mux_grc:auto_generated|                                                              ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_grc:auto_generated                                                                                                                         ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 287744      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                           ; work         ;
;                |altsyncram_1324:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 287744      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1324:auto_generated                                                                                                                                            ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                            ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                              ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 81 (81)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 660 (1)           ; 1421 (1)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                               ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                       ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 562 (0)           ; 1405 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                        ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 843 (843)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                             ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 562 (0)           ; 562 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1   ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 97 (97)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                 ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                         ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 366 (12)          ; 348 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                          ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 11 (0)            ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                ; work         ;
;                   |cntr_vgi:auto_generated|                                                             ; 11 (11)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_vgi:auto_generated                                                        ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 10 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                         ; work         ;
;                   |cntr_v7j:auto_generated|                                                             ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated                                                                                 ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                               ; work         ;
;                   |cntr_3fi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_3fi:auto_generated                                                                       ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                  ; work         ;
;                   |cntr_p1j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_p1j:auto_generated                                                                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 281 (281)         ; 281 (281)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                          ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                       ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                     ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1324:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 281          ; 1024         ; 281          ; 287744 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+--------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                     ;
+------------------------------------------------+-------------------------------------------------------+
; Register name                                  ; Reason for Removal                                    ;
+------------------------------------------------+-------------------------------------------------------+
; MPU9250:u0|state[3..7]                         ; Stuck at GND due to stuck port data_in                ;
; MPU9250:u0|I2C_WRITE:Write_module|state[5..7]  ; Stuck at GND due to stuck port data_in                ;
; MPU9250:u0|I2C_READ:Read_module|state[6,7]     ; Stuck at GND due to stuck port data_in                ;
; MPU9250:u0|W_DATA[2,5..7]                      ; Stuck at GND due to stuck port data_in                ;
; MPU9250:u0|I2C_WRITE:Write_module|data[2,5..7] ; Stuck at GND due to stuck port data_in                ;
; MPU9250:u0|DEVICE_ID[5,6]                      ; Merged with MPU9250:u0|DEVICE_ID[3]                   ;
; MPU9250:u0|DEVICE_ID[1,2,4]                    ; Merged with MPU9250:u0|DEVICE_ID[0]                   ;
; MPU9250:u0|REG_ADDRESS[7]                      ; Merged with MPU9250:u0|DEVICE_ID[0]                   ;
; MPU9250:u0|I2C_WRITE:Write_module|addr[5,6]    ; Merged with MPU9250:u0|I2C_WRITE:Write_module|addr[3] ;
; MPU9250:u0|I2C_WRITE:Write_module|addr[1,2,4]  ; Merged with MPU9250:u0|I2C_WRITE:Write_module|addr[0] ;
; MPU9250:u0|I2C_WRITE:Write_module|reg_addr[7]  ; Merged with MPU9250:u0|I2C_WRITE:Write_module|addr[0] ;
; MPU9250:u0|I2C_READ:Read_module|addr[5,6]      ; Merged with MPU9250:u0|I2C_READ:Read_module|addr[3]   ;
; MPU9250:u0|I2C_READ:Read_module|addr[1,2,4]    ; Merged with MPU9250:u0|I2C_READ:Read_module|addr[0]   ;
; MPU9250:u0|I2C_READ:Read_module|reg_addr[7]    ; Merged with MPU9250:u0|I2C_READ:Read_module|addr[0]   ;
; MPU9250:u0|DEVICE_ID[0]                        ; Stuck at GND due to stuck port data_in                ;
; MPU9250:u0|I2C_READ:Read_module|addr[0]        ; Stuck at GND due to stuck port data_in                ;
; MPU9250:u0|I2C_WRITE:Write_module|addr[0]      ; Stuck at GND due to stuck port data_in                ;
; Total Number of Removed Registers = 39         ;                                                       ;
+------------------------------------------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                               ;
+---------------------+---------------------------+-----------------------------------------------------------------------------------------+
; Register name       ; Reason for Removal        ; Registers Removed due to This Register                                                  ;
+---------------------+---------------------------+-----------------------------------------------------------------------------------------+
; MPU9250:u0|state[7] ; Stuck at GND              ; MPU9250:u0|W_DATA[7], MPU9250:u0|W_DATA[6], MPU9250:u0|W_DATA[5], MPU9250:u0|W_DATA[2], ;
;                     ; due to stuck port data_in ; MPU9250:u0|I2C_WRITE:Write_module|data[7],                                              ;
;                     ;                           ; MPU9250:u0|I2C_WRITE:Write_module|data[6],                                              ;
;                     ;                           ; MPU9250:u0|I2C_WRITE:Write_module|data[5],                                              ;
;                     ;                           ; MPU9250:u0|I2C_WRITE:Write_module|data[2], MPU9250:u0|DEVICE_ID[0],                     ;
;                     ;                           ; MPU9250:u0|I2C_READ:Read_module|addr[0], MPU9250:u0|I2C_WRITE:Write_module|addr[0]      ;
+---------------------+---------------------------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4066  ;
; Number of registers using Synchronous Clear  ; 143   ;
; Number of registers using Synchronous Load   ; 40    ;
; Number of registers using Asynchronous Clear ; 1410  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1279  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                              ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; MPU9250:u0|I2C_WRITE:Write_module|SDA_EN                                                                                                                                       ; 2       ;
; MPU9250:u0|I2C_WRITE:Write_module|SDA                                                                                                                                          ; 6       ;
; MPU9250:u0|I2C_READ:Read_module|SDA                                                                                                                                            ; 8       ;
; MPU9250:u0|I2C_READ:Read_module|SDA_EN                                                                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; Total number of inverted registers = 19                                                                                                                                        ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE0_TOP|MPU9250:u0|I2C_CLOCK_Generator:CLOCK_Generator|CntSCL[24]                                             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 2 LEs                ; 8 LEs                  ; Yes        ; |DE0_TOP|MPU9250:u0|W_GO                                                                                       ;
; 10:1               ; 2 bits    ; 12 LEs        ; 0 LEs                ; 12 LEs                 ; Yes        ; |DE0_TOP|MPU9250:u0|DEVICE_ID[3]                                                                               ;
; 12:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |DE0_TOP|MPU9250:u0|counter[7]                                                                                 ;
; 256:1              ; 4 bits    ; 680 LEs       ; 16 LEs               ; 664 LEs                ; Yes        ; |DE0_TOP|MPU9250:u0|W_DATA[4]                                                                                  ;
; 18:1               ; 2 bits    ; 24 LEs        ; 2 LEs                ; 22 LEs                 ; Yes        ; |DE0_TOP|MPU9250:u0|REG_ADDRESS[6]                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE0_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |DE0_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |DE0_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |DE0_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |DE0_TOP|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: MPU9250:u0 ;
+--------------------+----------+-------------------------+
; Parameter Name     ; Value    ; Type                    ;
+--------------------+----------+-------------------------+
; MPU9250_ID         ; 1101000  ; Unsigned Binary         ;
; SELF_TEST_X_GYRO   ; 00000000 ; Unsigned Binary         ;
; SELF_TEST_Y_GYRO   ; 00000001 ; Unsigned Binary         ;
; SELF_TEST_Z_GYRO   ; 00000010 ; Unsigned Binary         ;
; SELF_TEST_X_ACCEL  ; 00001101 ; Unsigned Binary         ;
; SELF_TEST_Y_ACCEL  ; 00001110 ; Unsigned Binary         ;
; SELF_TEST_Z_ACCEL  ; 00001111 ; Unsigned Binary         ;
; XG_OFFSET_H        ; 00010011 ; Unsigned Binary         ;
; XG_OFFSET_L        ; 00010100 ; Unsigned Binary         ;
; YG_OFFSET_H        ; 00010101 ; Unsigned Binary         ;
; YG_OFFSET_L        ; 00010110 ; Unsigned Binary         ;
; ZG_OFFSET_H        ; 00010111 ; Unsigned Binary         ;
; ZG_OFFSET_L        ; 00011000 ; Unsigned Binary         ;
; SMPLRT_DIV         ; 00011001 ; Unsigned Binary         ;
; CONFIG             ; 00011010 ; Unsigned Binary         ;
; GYRO_CONFIG        ; 00011011 ; Unsigned Binary         ;
; ACCEL_CONFIG       ; 00011100 ; Unsigned Binary         ;
; ACCEL_CONFIG_2     ; 00011101 ; Unsigned Binary         ;
; LP_ACCEL_ODR       ; 00011110 ; Unsigned Binary         ;
; WOM_THR            ; 00011111 ; Unsigned Binary         ;
; FIFO_EN            ; 00100011 ; Unsigned Binary         ;
; I2C_MST_CTRL       ; 00100100 ; Unsigned Binary         ;
; I2C_SLV0_ADDR      ; 00100101 ; Unsigned Binary         ;
; I2C_SLV0_REG       ; 00100110 ; Unsigned Binary         ;
; I2C_SLV0_CTRL      ; 00100111 ; Unsigned Binary         ;
; I2C_SLV1_ADDR      ; 00101000 ; Unsigned Binary         ;
; I2C_SLV1_REG       ; 00101001 ; Unsigned Binary         ;
; I2C_SLV1_CTRL      ; 00101010 ; Unsigned Binary         ;
; I2C_SLV2_ADDR      ; 00101011 ; Unsigned Binary         ;
; I2C_SLV2_REG       ; 00101100 ; Unsigned Binary         ;
; I2C_SLV2_CTRL      ; 00101101 ; Unsigned Binary         ;
; I2C_SLV3_ADDR      ; 00101110 ; Unsigned Binary         ;
; I2C_SLV3_REG       ; 00101111 ; Unsigned Binary         ;
; I2C_SLV3_CTRL      ; 00110000 ; Unsigned Binary         ;
; I2C_SLV4_ADDR      ; 00110001 ; Unsigned Binary         ;
; I2C_SLV4_REG       ; 00110010 ; Unsigned Binary         ;
; I2C_SLV4_DO        ; 00110011 ; Unsigned Binary         ;
; I2C_SLV4_CTRL      ; 00110100 ; Unsigned Binary         ;
; I2C_SLV4_DI        ; 00110101 ; Unsigned Binary         ;
; I2C_MST_STATUS     ; 00110110 ; Unsigned Binary         ;
; INT_PIN_CFG        ; 00110111 ; Unsigned Binary         ;
; INT_ENABLE         ; 00111000 ; Unsigned Binary         ;
; INT_STATUS         ; 00111010 ; Unsigned Binary         ;
; ACCEL_XOUT_H       ; 00111011 ; Unsigned Binary         ;
; ACCEL_XOUT_L       ; 00111100 ; Unsigned Binary         ;
; ACCEL_YOUT_H       ; 00111101 ; Unsigned Binary         ;
; ACCEL_YOUT_L       ; 00111110 ; Unsigned Binary         ;
; ACCEL_ZOUT_H       ; 00111111 ; Unsigned Binary         ;
; ACCEL_ZOUT_L       ; 01000000 ; Unsigned Binary         ;
; TEMP_OUT_H         ; 01000001 ; Unsigned Binary         ;
; TEMP_OUT_L         ; 01000010 ; Unsigned Binary         ;
; GYRO_XOUT_H        ; 01000011 ; Unsigned Binary         ;
; GYRO_XOUT_L        ; 01000100 ; Unsigned Binary         ;
; GYRO_YOUT_H        ; 01000101 ; Unsigned Binary         ;
; GYRO_YOUT_L        ; 01000110 ; Unsigned Binary         ;
; GYRO_ZOUT_H        ; 01000111 ; Unsigned Binary         ;
; GYRO_ZOUT_L        ; 01001000 ; Unsigned Binary         ;
; EXT_SENS_DATA_00   ; 01001001 ; Unsigned Binary         ;
; EXT_SENS_DATA_01   ; 01001010 ; Unsigned Binary         ;
; EXT_SENS_DATA_02   ; 01001011 ; Unsigned Binary         ;
; EXT_SENS_DATA_03   ; 01001100 ; Unsigned Binary         ;
; EXT_SENS_DATA_04   ; 01001101 ; Unsigned Binary         ;
; EXT_SENS_DATA_05   ; 01001110 ; Unsigned Binary         ;
; EXT_SENS_DATA_06   ; 01001111 ; Unsigned Binary         ;
; EXT_SENS_DATA_07   ; 01010000 ; Unsigned Binary         ;
; EXT_SENS_DATA_08   ; 01010001 ; Unsigned Binary         ;
; EXT_SENS_DATA_09   ; 01010010 ; Unsigned Binary         ;
; EXT_SENS_DATA_10   ; 01010011 ; Unsigned Binary         ;
; EXT_SENS_DATA_11   ; 01010100 ; Unsigned Binary         ;
; EXT_SENS_DATA_12   ; 01010101 ; Unsigned Binary         ;
; EXT_SENS_DATA_13   ; 01010110 ; Unsigned Binary         ;
; EXT_SENS_DATA_14   ; 01010111 ; Unsigned Binary         ;
; EXT_SENS_DATA_15   ; 01011000 ; Unsigned Binary         ;
; EXT_SENS_DATA_16   ; 01011001 ; Unsigned Binary         ;
; EXT_SENS_DATA_17   ; 01011010 ; Unsigned Binary         ;
; EXT_SENS_DATA_18   ; 01011011 ; Unsigned Binary         ;
; EXT_SENS_DATA_19   ; 01011100 ; Unsigned Binary         ;
; EXT_SENS_DATA_20   ; 01011101 ; Unsigned Binary         ;
; EXT_SENS_DATA_21   ; 01011110 ; Unsigned Binary         ;
; EXT_SENS_DATA_22   ; 01011111 ; Unsigned Binary         ;
; EXT_SENS_DATA_23   ; 01100000 ; Unsigned Binary         ;
; I2C_SLV0_DO        ; 01100011 ; Unsigned Binary         ;
; I2C_SLV1_DO        ; 01100100 ; Unsigned Binary         ;
; I2C_SLV2_DO        ; 01100101 ; Unsigned Binary         ;
; I2C_SLV3_DO        ; 01100110 ; Unsigned Binary         ;
; I2C_MST_DELAY_CTRL ; 01100111 ; Unsigned Binary         ;
; SIGNAL_PATH_RESET  ; 01101000 ; Unsigned Binary         ;
; MOT_DETECT_CTRL    ; 01101001 ; Unsigned Binary         ;
; USER_CTRL          ; 01101010 ; Unsigned Binary         ;
; PWR_MGMT_1         ; 01101011 ; Unsigned Binary         ;
; PWR_MGMT_2         ; 01101100 ; Unsigned Binary         ;
; FIFO_COUNTH        ; 01110010 ; Unsigned Binary         ;
; FIFO_COUNTL        ; 01110011 ; Unsigned Binary         ;
; FIFO_R_W           ; 01110100 ; Unsigned Binary         ;
; WHO_AM_I           ; 01110101 ; Unsigned Binary         ;
; XA_OFFSET_H        ; 01110111 ; Unsigned Binary         ;
; XA_OFFSET_L        ; 01111000 ; Unsigned Binary         ;
; YA_OFFSET_H        ; 01111010 ; Unsigned Binary         ;
; YA_OFFSET_L        ; 01111011 ; Unsigned Binary         ;
; ZA_OFFSET_H        ; 01111101 ; Unsigned Binary         ;
; ZA_OFFSET_L        ; 01111110 ; Unsigned Binary         ;
+--------------------+----------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MPU9250:u0|I2C_CLOCK_Generator:CLOCK_Generator ;
+----------------+----------+-----------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                            ;
+----------------+----------+-----------------------------------------------------------------+
; CntValue       ; 50000000 ; Signed Integer                                                  ;
; I2C400K        ; 400000   ; Signed Integer                                                  ;
+----------------+----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clkdiv1s:test ;
+----------------+----------+--------------------------------+
; Parameter Name ; Value    ; Type                           ;
+----------------+----------+--------------------------------+
; CntValue       ; 50000000 ; Signed Integer                 ;
+----------------+----------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; sld_data_bits                                   ; 281                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_trigger_bits                                ; 281                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_node_crc_hiword                             ; 59914                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_node_crc_loword                             ; 32376                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; sld_sample_depth                                ; 1024                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_segment_size                                ; 1024                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; sld_inversion_mask_length                       ; 867                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Port Connectivity Checks: "clkdiv1s:test"                    ;
+-----------------+--------+----------+------------------------+
; Port            ; Type   ; Severity ; Details                ;
+-----------------+--------+----------+------------------------+
; command[21..20] ; Input  ; Info     ; Stuck at VCC           ;
; command[15..14] ; Input  ; Info     ; Stuck at VCC           ;
; command[31..22] ; Input  ; Info     ; Stuck at GND           ;
; command[19..16] ; Input  ; Info     ; Stuck at GND           ;
; command[9..0]   ; Input  ; Info     ; Stuck at GND           ;
; command[13]     ; Input  ; Info     ; Stuck at GND           ;
; command[12]     ; Input  ; Info     ; Stuck at VCC           ;
; command[11]     ; Input  ; Info     ; Stuck at GND           ;
; command[10]     ; Input  ; Info     ; Stuck at VCC           ;
; oClk1s          ; Output ; Info     ; Explicitly unconnected ;
+-----------------+--------+----------+------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MPU9250:u0|I2C_WRITE:Write_module"                                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; BUSY    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ACK_err ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MPU9250:u0|I2C_READ:Read_module"                                                       ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; BUSY    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ACK_err ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "MPU9250:u0"                  ;
+------------+--------+----------+------------------------+
; Port       ; Type   ; Severity ; Details                ;
+------------+--------+----------+------------------------+
; ACCEL_XOUT ; Output ; Info     ; Explicitly unconnected ;
; ACCEL_YOUT ; Output ; Info     ; Explicitly unconnected ;
; ACCEL_ZOUT ; Output ; Info     ; Explicitly unconnected ;
; GYRO_XOUT  ; Output ; Info     ; Explicitly unconnected ;
; GYRO_YOUT  ; Output ; Info     ; Explicitly unconnected ;
; GYRO_ZOUT  ; Output ; Info     ; Explicitly unconnected ;
+------------+--------+----------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 281                 ; 281              ; 1024         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:01     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                   ;
+-------------------------------------------+---------------+-----------+----------------+-------------------+-------------------------------------------+---------+
; Name                                      ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                         ; Details ;
+-------------------------------------------+---------------+-----------+----------------+-------------------+-------------------------------------------+---------+
; BUTTON[0]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BUTTON[0]                                 ; N/A     ;
; BUTTON[0]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BUTTON[0]                                 ; N/A     ;
; GPIO0_D[0]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO0_D[0]                                ; N/A     ;
; GPIO0_D[0]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO0_D[0]                                ; N/A     ;
; GPIO0_D[1]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO0_D[1]                                ; N/A     ;
; GPIO0_D[1]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO0_D[1]                                ; N/A     ;
; MPU9250:u0|ACCEL_XOUT[0]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AX_L[0]                        ; N/A     ;
; MPU9250:u0|ACCEL_XOUT[0]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AX_L[0]                        ; N/A     ;
; MPU9250:u0|ACCEL_XOUT[10]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AX_H[2]                        ; N/A     ;
; MPU9250:u0|ACCEL_XOUT[10]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AX_H[2]                        ; N/A     ;
; MPU9250:u0|ACCEL_XOUT[11]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AX_H[3]                        ; N/A     ;
; MPU9250:u0|ACCEL_XOUT[11]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AX_H[3]                        ; N/A     ;
; MPU9250:u0|ACCEL_XOUT[12]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AX_H[4]                        ; N/A     ;
; MPU9250:u0|ACCEL_XOUT[12]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AX_H[4]                        ; N/A     ;
; MPU9250:u0|ACCEL_XOUT[13]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AX_H[5]                        ; N/A     ;
; MPU9250:u0|ACCEL_XOUT[13]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AX_H[5]                        ; N/A     ;
; MPU9250:u0|ACCEL_XOUT[14]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AX_H[6]                        ; N/A     ;
; MPU9250:u0|ACCEL_XOUT[14]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AX_H[6]                        ; N/A     ;
; MPU9250:u0|ACCEL_XOUT[15]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AX_H[7]                        ; N/A     ;
; MPU9250:u0|ACCEL_XOUT[15]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AX_H[7]                        ; N/A     ;
; MPU9250:u0|ACCEL_XOUT[1]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AX_L[1]                        ; N/A     ;
; MPU9250:u0|ACCEL_XOUT[1]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AX_L[1]                        ; N/A     ;
; MPU9250:u0|ACCEL_XOUT[2]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AX_L[2]                        ; N/A     ;
; MPU9250:u0|ACCEL_XOUT[2]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AX_L[2]                        ; N/A     ;
; MPU9250:u0|ACCEL_XOUT[3]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AX_L[3]                        ; N/A     ;
; MPU9250:u0|ACCEL_XOUT[3]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AX_L[3]                        ; N/A     ;
; MPU9250:u0|ACCEL_XOUT[4]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AX_L[4]                        ; N/A     ;
; MPU9250:u0|ACCEL_XOUT[4]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AX_L[4]                        ; N/A     ;
; MPU9250:u0|ACCEL_XOUT[5]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AX_L[5]                        ; N/A     ;
; MPU9250:u0|ACCEL_XOUT[5]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AX_L[5]                        ; N/A     ;
; MPU9250:u0|ACCEL_XOUT[6]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AX_L[6]                        ; N/A     ;
; MPU9250:u0|ACCEL_XOUT[6]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AX_L[6]                        ; N/A     ;
; MPU9250:u0|ACCEL_XOUT[7]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AX_L[7]                        ; N/A     ;
; MPU9250:u0|ACCEL_XOUT[7]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AX_L[7]                        ; N/A     ;
; MPU9250:u0|ACCEL_XOUT[8]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AX_H[0]                        ; N/A     ;
; MPU9250:u0|ACCEL_XOUT[8]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AX_H[0]                        ; N/A     ;
; MPU9250:u0|ACCEL_XOUT[9]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AX_H[1]                        ; N/A     ;
; MPU9250:u0|ACCEL_XOUT[9]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AX_H[1]                        ; N/A     ;
; MPU9250:u0|ACCEL_YOUT[0]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AY_L[0]                        ; N/A     ;
; MPU9250:u0|ACCEL_YOUT[0]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AY_L[0]                        ; N/A     ;
; MPU9250:u0|ACCEL_YOUT[10]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AY_H[2]                        ; N/A     ;
; MPU9250:u0|ACCEL_YOUT[10]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AY_H[2]                        ; N/A     ;
; MPU9250:u0|ACCEL_YOUT[11]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AY_H[3]                        ; N/A     ;
; MPU9250:u0|ACCEL_YOUT[11]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AY_H[3]                        ; N/A     ;
; MPU9250:u0|ACCEL_YOUT[12]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AY_H[4]                        ; N/A     ;
; MPU9250:u0|ACCEL_YOUT[12]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AY_H[4]                        ; N/A     ;
; MPU9250:u0|ACCEL_YOUT[13]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AY_H[5]                        ; N/A     ;
; MPU9250:u0|ACCEL_YOUT[13]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AY_H[5]                        ; N/A     ;
; MPU9250:u0|ACCEL_YOUT[14]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AY_H[6]                        ; N/A     ;
; MPU9250:u0|ACCEL_YOUT[14]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AY_H[6]                        ; N/A     ;
; MPU9250:u0|ACCEL_YOUT[15]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AY_H[7]                        ; N/A     ;
; MPU9250:u0|ACCEL_YOUT[15]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AY_H[7]                        ; N/A     ;
; MPU9250:u0|ACCEL_YOUT[1]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AY_L[1]                        ; N/A     ;
; MPU9250:u0|ACCEL_YOUT[1]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AY_L[1]                        ; N/A     ;
; MPU9250:u0|ACCEL_YOUT[2]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AY_L[2]                        ; N/A     ;
; MPU9250:u0|ACCEL_YOUT[2]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AY_L[2]                        ; N/A     ;
; MPU9250:u0|ACCEL_YOUT[3]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AY_L[3]                        ; N/A     ;
; MPU9250:u0|ACCEL_YOUT[3]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AY_L[3]                        ; N/A     ;
; MPU9250:u0|ACCEL_YOUT[4]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AY_L[4]                        ; N/A     ;
; MPU9250:u0|ACCEL_YOUT[4]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AY_L[4]                        ; N/A     ;
; MPU9250:u0|ACCEL_YOUT[5]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AY_L[5]                        ; N/A     ;
; MPU9250:u0|ACCEL_YOUT[5]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AY_L[5]                        ; N/A     ;
; MPU9250:u0|ACCEL_YOUT[6]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AY_L[6]                        ; N/A     ;
; MPU9250:u0|ACCEL_YOUT[6]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AY_L[6]                        ; N/A     ;
; MPU9250:u0|ACCEL_YOUT[7]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AY_L[7]                        ; N/A     ;
; MPU9250:u0|ACCEL_YOUT[7]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AY_L[7]                        ; N/A     ;
; MPU9250:u0|ACCEL_YOUT[8]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AY_H[0]                        ; N/A     ;
; MPU9250:u0|ACCEL_YOUT[8]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AY_H[0]                        ; N/A     ;
; MPU9250:u0|ACCEL_YOUT[9]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AY_H[1]                        ; N/A     ;
; MPU9250:u0|ACCEL_YOUT[9]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AY_H[1]                        ; N/A     ;
; MPU9250:u0|ACCEL_ZOUT[0]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AZ_L[0]                        ; N/A     ;
; MPU9250:u0|ACCEL_ZOUT[0]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AZ_L[0]                        ; N/A     ;
; MPU9250:u0|ACCEL_ZOUT[10]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AZ_H[2]                        ; N/A     ;
; MPU9250:u0|ACCEL_ZOUT[10]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AZ_H[2]                        ; N/A     ;
; MPU9250:u0|ACCEL_ZOUT[11]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AZ_H[3]                        ; N/A     ;
; MPU9250:u0|ACCEL_ZOUT[11]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AZ_H[3]                        ; N/A     ;
; MPU9250:u0|ACCEL_ZOUT[12]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AZ_H[4]                        ; N/A     ;
; MPU9250:u0|ACCEL_ZOUT[12]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AZ_H[4]                        ; N/A     ;
; MPU9250:u0|ACCEL_ZOUT[13]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AZ_H[5]                        ; N/A     ;
; MPU9250:u0|ACCEL_ZOUT[13]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AZ_H[5]                        ; N/A     ;
; MPU9250:u0|ACCEL_ZOUT[14]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AZ_H[6]                        ; N/A     ;
; MPU9250:u0|ACCEL_ZOUT[14]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AZ_H[6]                        ; N/A     ;
; MPU9250:u0|ACCEL_ZOUT[15]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AZ_H[7]                        ; N/A     ;
; MPU9250:u0|ACCEL_ZOUT[15]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AZ_H[7]                        ; N/A     ;
; MPU9250:u0|ACCEL_ZOUT[1]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AZ_L[1]                        ; N/A     ;
; MPU9250:u0|ACCEL_ZOUT[1]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AZ_L[1]                        ; N/A     ;
; MPU9250:u0|ACCEL_ZOUT[2]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AZ_L[2]                        ; N/A     ;
; MPU9250:u0|ACCEL_ZOUT[2]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AZ_L[2]                        ; N/A     ;
; MPU9250:u0|ACCEL_ZOUT[3]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AZ_L[3]                        ; N/A     ;
; MPU9250:u0|ACCEL_ZOUT[3]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AZ_L[3]                        ; N/A     ;
; MPU9250:u0|ACCEL_ZOUT[4]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AZ_L[4]                        ; N/A     ;
; MPU9250:u0|ACCEL_ZOUT[4]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AZ_L[4]                        ; N/A     ;
; MPU9250:u0|ACCEL_ZOUT[5]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AZ_L[5]                        ; N/A     ;
; MPU9250:u0|ACCEL_ZOUT[5]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AZ_L[5]                        ; N/A     ;
; MPU9250:u0|ACCEL_ZOUT[6]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AZ_L[6]                        ; N/A     ;
; MPU9250:u0|ACCEL_ZOUT[6]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AZ_L[6]                        ; N/A     ;
; MPU9250:u0|ACCEL_ZOUT[7]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AZ_L[7]                        ; N/A     ;
; MPU9250:u0|ACCEL_ZOUT[7]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AZ_L[7]                        ; N/A     ;
; MPU9250:u0|ACCEL_ZOUT[8]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AZ_H[0]                        ; N/A     ;
; MPU9250:u0|ACCEL_ZOUT[8]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AZ_H[0]                        ; N/A     ;
; MPU9250:u0|ACCEL_ZOUT[9]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AZ_H[1]                        ; N/A     ;
; MPU9250:u0|ACCEL_ZOUT[9]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AZ_H[1]                        ; N/A     ;
; MPU9250:u0|AX_H[0]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AX_H[0]                        ; N/A     ;
; MPU9250:u0|AX_H[0]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AX_H[0]                        ; N/A     ;
; MPU9250:u0|AX_H[1]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AX_H[1]                        ; N/A     ;
; MPU9250:u0|AX_H[1]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AX_H[1]                        ; N/A     ;
; MPU9250:u0|AX_H[2]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AX_H[2]                        ; N/A     ;
; MPU9250:u0|AX_H[2]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AX_H[2]                        ; N/A     ;
; MPU9250:u0|AX_H[3]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AX_H[3]                        ; N/A     ;
; MPU9250:u0|AX_H[3]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AX_H[3]                        ; N/A     ;
; MPU9250:u0|AX_H[4]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AX_H[4]                        ; N/A     ;
; MPU9250:u0|AX_H[4]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AX_H[4]                        ; N/A     ;
; MPU9250:u0|AX_H[5]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AX_H[5]                        ; N/A     ;
; MPU9250:u0|AX_H[5]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AX_H[5]                        ; N/A     ;
; MPU9250:u0|AX_H[6]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AX_H[6]                        ; N/A     ;
; MPU9250:u0|AX_H[6]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AX_H[6]                        ; N/A     ;
; MPU9250:u0|AX_H[7]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AX_H[7]                        ; N/A     ;
; MPU9250:u0|AX_H[7]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AX_H[7]                        ; N/A     ;
; MPU9250:u0|AX_L[0]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AX_L[0]                        ; N/A     ;
; MPU9250:u0|AX_L[0]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AX_L[0]                        ; N/A     ;
; MPU9250:u0|AX_L[1]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AX_L[1]                        ; N/A     ;
; MPU9250:u0|AX_L[1]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AX_L[1]                        ; N/A     ;
; MPU9250:u0|AX_L[2]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AX_L[2]                        ; N/A     ;
; MPU9250:u0|AX_L[2]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AX_L[2]                        ; N/A     ;
; MPU9250:u0|AX_L[3]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AX_L[3]                        ; N/A     ;
; MPU9250:u0|AX_L[3]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AX_L[3]                        ; N/A     ;
; MPU9250:u0|AX_L[4]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AX_L[4]                        ; N/A     ;
; MPU9250:u0|AX_L[4]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AX_L[4]                        ; N/A     ;
; MPU9250:u0|AX_L[5]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AX_L[5]                        ; N/A     ;
; MPU9250:u0|AX_L[5]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AX_L[5]                        ; N/A     ;
; MPU9250:u0|AX_L[6]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AX_L[6]                        ; N/A     ;
; MPU9250:u0|AX_L[6]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AX_L[6]                        ; N/A     ;
; MPU9250:u0|AX_L[7]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AX_L[7]                        ; N/A     ;
; MPU9250:u0|AX_L[7]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AX_L[7]                        ; N/A     ;
; MPU9250:u0|AY_H[0]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AY_H[0]                        ; N/A     ;
; MPU9250:u0|AY_H[0]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AY_H[0]                        ; N/A     ;
; MPU9250:u0|AY_H[1]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AY_H[1]                        ; N/A     ;
; MPU9250:u0|AY_H[1]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AY_H[1]                        ; N/A     ;
; MPU9250:u0|AY_H[2]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AY_H[2]                        ; N/A     ;
; MPU9250:u0|AY_H[2]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AY_H[2]                        ; N/A     ;
; MPU9250:u0|AY_H[3]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AY_H[3]                        ; N/A     ;
; MPU9250:u0|AY_H[3]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AY_H[3]                        ; N/A     ;
; MPU9250:u0|AY_H[4]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AY_H[4]                        ; N/A     ;
; MPU9250:u0|AY_H[4]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AY_H[4]                        ; N/A     ;
; MPU9250:u0|AY_H[5]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AY_H[5]                        ; N/A     ;
; MPU9250:u0|AY_H[5]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AY_H[5]                        ; N/A     ;
; MPU9250:u0|AY_H[6]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AY_H[6]                        ; N/A     ;
; MPU9250:u0|AY_H[6]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AY_H[6]                        ; N/A     ;
; MPU9250:u0|AY_H[7]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AY_H[7]                        ; N/A     ;
; MPU9250:u0|AY_H[7]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AY_H[7]                        ; N/A     ;
; MPU9250:u0|AY_L[0]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AY_L[0]                        ; N/A     ;
; MPU9250:u0|AY_L[0]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AY_L[0]                        ; N/A     ;
; MPU9250:u0|AY_L[1]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AY_L[1]                        ; N/A     ;
; MPU9250:u0|AY_L[1]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AY_L[1]                        ; N/A     ;
; MPU9250:u0|AY_L[2]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AY_L[2]                        ; N/A     ;
; MPU9250:u0|AY_L[2]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AY_L[2]                        ; N/A     ;
; MPU9250:u0|AY_L[3]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AY_L[3]                        ; N/A     ;
; MPU9250:u0|AY_L[3]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AY_L[3]                        ; N/A     ;
; MPU9250:u0|AY_L[4]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AY_L[4]                        ; N/A     ;
; MPU9250:u0|AY_L[4]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AY_L[4]                        ; N/A     ;
; MPU9250:u0|AY_L[5]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AY_L[5]                        ; N/A     ;
; MPU9250:u0|AY_L[5]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AY_L[5]                        ; N/A     ;
; MPU9250:u0|AY_L[6]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AY_L[6]                        ; N/A     ;
; MPU9250:u0|AY_L[6]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AY_L[6]                        ; N/A     ;
; MPU9250:u0|AY_L[7]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AY_L[7]                        ; N/A     ;
; MPU9250:u0|AY_L[7]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AY_L[7]                        ; N/A     ;
; MPU9250:u0|AZ_H[0]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AZ_H[0]                        ; N/A     ;
; MPU9250:u0|AZ_H[0]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AZ_H[0]                        ; N/A     ;
; MPU9250:u0|AZ_H[1]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AZ_H[1]                        ; N/A     ;
; MPU9250:u0|AZ_H[1]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AZ_H[1]                        ; N/A     ;
; MPU9250:u0|AZ_H[2]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AZ_H[2]                        ; N/A     ;
; MPU9250:u0|AZ_H[2]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AZ_H[2]                        ; N/A     ;
; MPU9250:u0|AZ_H[3]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AZ_H[3]                        ; N/A     ;
; MPU9250:u0|AZ_H[3]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AZ_H[3]                        ; N/A     ;
; MPU9250:u0|AZ_H[4]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AZ_H[4]                        ; N/A     ;
; MPU9250:u0|AZ_H[4]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AZ_H[4]                        ; N/A     ;
; MPU9250:u0|AZ_H[5]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AZ_H[5]                        ; N/A     ;
; MPU9250:u0|AZ_H[5]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AZ_H[5]                        ; N/A     ;
; MPU9250:u0|AZ_H[6]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AZ_H[6]                        ; N/A     ;
; MPU9250:u0|AZ_H[6]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AZ_H[6]                        ; N/A     ;
; MPU9250:u0|AZ_H[7]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AZ_H[7]                        ; N/A     ;
; MPU9250:u0|AZ_H[7]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AZ_H[7]                        ; N/A     ;
; MPU9250:u0|AZ_L[0]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AZ_L[0]                        ; N/A     ;
; MPU9250:u0|AZ_L[0]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AZ_L[0]                        ; N/A     ;
; MPU9250:u0|AZ_L[1]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AZ_L[1]                        ; N/A     ;
; MPU9250:u0|AZ_L[1]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AZ_L[1]                        ; N/A     ;
; MPU9250:u0|AZ_L[2]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AZ_L[2]                        ; N/A     ;
; MPU9250:u0|AZ_L[2]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AZ_L[2]                        ; N/A     ;
; MPU9250:u0|AZ_L[3]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AZ_L[3]                        ; N/A     ;
; MPU9250:u0|AZ_L[3]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AZ_L[3]                        ; N/A     ;
; MPU9250:u0|AZ_L[4]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AZ_L[4]                        ; N/A     ;
; MPU9250:u0|AZ_L[4]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AZ_L[4]                        ; N/A     ;
; MPU9250:u0|AZ_L[5]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AZ_L[5]                        ; N/A     ;
; MPU9250:u0|AZ_L[5]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AZ_L[5]                        ; N/A     ;
; MPU9250:u0|AZ_L[6]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AZ_L[6]                        ; N/A     ;
; MPU9250:u0|AZ_L[6]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AZ_L[6]                        ; N/A     ;
; MPU9250:u0|AZ_L[7]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AZ_L[7]                        ; N/A     ;
; MPU9250:u0|AZ_L[7]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|AZ_L[7]                        ; N/A     ;
; MPU9250:u0|DEVICE_ID[0]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                       ; N/A     ;
; MPU9250:u0|DEVICE_ID[0]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                       ; N/A     ;
; MPU9250:u0|DEVICE_ID[1]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                       ; N/A     ;
; MPU9250:u0|DEVICE_ID[1]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                       ; N/A     ;
; MPU9250:u0|DEVICE_ID[2]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                       ; N/A     ;
; MPU9250:u0|DEVICE_ID[2]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                       ; N/A     ;
; MPU9250:u0|DEVICE_ID[3]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|DEVICE_ID[3]                   ; N/A     ;
; MPU9250:u0|DEVICE_ID[3]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|DEVICE_ID[3]                   ; N/A     ;
; MPU9250:u0|DEVICE_ID[4]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                       ; N/A     ;
; MPU9250:u0|DEVICE_ID[4]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                       ; N/A     ;
; MPU9250:u0|DEVICE_ID[5]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|DEVICE_ID[3]                   ; N/A     ;
; MPU9250:u0|DEVICE_ID[5]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|DEVICE_ID[3]                   ; N/A     ;
; MPU9250:u0|DEVICE_ID[6]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|DEVICE_ID[3]                   ; N/A     ;
; MPU9250:u0|DEVICE_ID[6]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|DEVICE_ID[3]                   ; N/A     ;
; MPU9250:u0|GX_H[0]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GX_H[0]                        ; N/A     ;
; MPU9250:u0|GX_H[0]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GX_H[0]                        ; N/A     ;
; MPU9250:u0|GX_H[1]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GX_H[1]                        ; N/A     ;
; MPU9250:u0|GX_H[1]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GX_H[1]                        ; N/A     ;
; MPU9250:u0|GX_H[2]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GX_H[2]                        ; N/A     ;
; MPU9250:u0|GX_H[2]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GX_H[2]                        ; N/A     ;
; MPU9250:u0|GX_H[3]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GX_H[3]                        ; N/A     ;
; MPU9250:u0|GX_H[3]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GX_H[3]                        ; N/A     ;
; MPU9250:u0|GX_H[4]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GX_H[4]                        ; N/A     ;
; MPU9250:u0|GX_H[4]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GX_H[4]                        ; N/A     ;
; MPU9250:u0|GX_H[5]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GX_H[5]                        ; N/A     ;
; MPU9250:u0|GX_H[5]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GX_H[5]                        ; N/A     ;
; MPU9250:u0|GX_H[6]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GX_H[6]                        ; N/A     ;
; MPU9250:u0|GX_H[6]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GX_H[6]                        ; N/A     ;
; MPU9250:u0|GX_H[7]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GX_H[7]                        ; N/A     ;
; MPU9250:u0|GX_H[7]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GX_H[7]                        ; N/A     ;
; MPU9250:u0|GX_L[0]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GX_L[0]                        ; N/A     ;
; MPU9250:u0|GX_L[0]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GX_L[0]                        ; N/A     ;
; MPU9250:u0|GX_L[1]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GX_L[1]                        ; N/A     ;
; MPU9250:u0|GX_L[1]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GX_L[1]                        ; N/A     ;
; MPU9250:u0|GX_L[2]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GX_L[2]                        ; N/A     ;
; MPU9250:u0|GX_L[2]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GX_L[2]                        ; N/A     ;
; MPU9250:u0|GX_L[3]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GX_L[3]                        ; N/A     ;
; MPU9250:u0|GX_L[3]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GX_L[3]                        ; N/A     ;
; MPU9250:u0|GX_L[4]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GX_L[4]                        ; N/A     ;
; MPU9250:u0|GX_L[4]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GX_L[4]                        ; N/A     ;
; MPU9250:u0|GX_L[5]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GX_L[5]                        ; N/A     ;
; MPU9250:u0|GX_L[5]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GX_L[5]                        ; N/A     ;
; MPU9250:u0|GX_L[6]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GX_L[6]                        ; N/A     ;
; MPU9250:u0|GX_L[6]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GX_L[6]                        ; N/A     ;
; MPU9250:u0|GX_L[7]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GX_L[7]                        ; N/A     ;
; MPU9250:u0|GX_L[7]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GX_L[7]                        ; N/A     ;
; MPU9250:u0|GYRO_XOUT[0]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GX_L[0]                        ; N/A     ;
; MPU9250:u0|GYRO_XOUT[0]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GX_L[0]                        ; N/A     ;
; MPU9250:u0|GYRO_XOUT[10]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GX_H[2]                        ; N/A     ;
; MPU9250:u0|GYRO_XOUT[10]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GX_H[2]                        ; N/A     ;
; MPU9250:u0|GYRO_XOUT[11]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GX_H[3]                        ; N/A     ;
; MPU9250:u0|GYRO_XOUT[11]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GX_H[3]                        ; N/A     ;
; MPU9250:u0|GYRO_XOUT[12]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GX_H[4]                        ; N/A     ;
; MPU9250:u0|GYRO_XOUT[12]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GX_H[4]                        ; N/A     ;
; MPU9250:u0|GYRO_XOUT[13]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GX_H[5]                        ; N/A     ;
; MPU9250:u0|GYRO_XOUT[13]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GX_H[5]                        ; N/A     ;
; MPU9250:u0|GYRO_XOUT[14]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GX_H[6]                        ; N/A     ;
; MPU9250:u0|GYRO_XOUT[14]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GX_H[6]                        ; N/A     ;
; MPU9250:u0|GYRO_XOUT[15]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GX_H[7]                        ; N/A     ;
; MPU9250:u0|GYRO_XOUT[15]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GX_H[7]                        ; N/A     ;
; MPU9250:u0|GYRO_XOUT[1]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GX_L[1]                        ; N/A     ;
; MPU9250:u0|GYRO_XOUT[1]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GX_L[1]                        ; N/A     ;
; MPU9250:u0|GYRO_XOUT[2]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GX_L[2]                        ; N/A     ;
; MPU9250:u0|GYRO_XOUT[2]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GX_L[2]                        ; N/A     ;
; MPU9250:u0|GYRO_XOUT[3]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GX_L[3]                        ; N/A     ;
; MPU9250:u0|GYRO_XOUT[3]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GX_L[3]                        ; N/A     ;
; MPU9250:u0|GYRO_XOUT[4]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GX_L[4]                        ; N/A     ;
; MPU9250:u0|GYRO_XOUT[4]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GX_L[4]                        ; N/A     ;
; MPU9250:u0|GYRO_XOUT[5]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GX_L[5]                        ; N/A     ;
; MPU9250:u0|GYRO_XOUT[5]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GX_L[5]                        ; N/A     ;
; MPU9250:u0|GYRO_XOUT[6]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GX_L[6]                        ; N/A     ;
; MPU9250:u0|GYRO_XOUT[6]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GX_L[6]                        ; N/A     ;
; MPU9250:u0|GYRO_XOUT[7]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GX_L[7]                        ; N/A     ;
; MPU9250:u0|GYRO_XOUT[7]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GX_L[7]                        ; N/A     ;
; MPU9250:u0|GYRO_XOUT[8]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GX_H[0]                        ; N/A     ;
; MPU9250:u0|GYRO_XOUT[8]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GX_H[0]                        ; N/A     ;
; MPU9250:u0|GYRO_XOUT[9]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GX_H[1]                        ; N/A     ;
; MPU9250:u0|GYRO_XOUT[9]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GX_H[1]                        ; N/A     ;
; MPU9250:u0|GYRO_YOUT[0]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GY_L[0]                        ; N/A     ;
; MPU9250:u0|GYRO_YOUT[0]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GY_L[0]                        ; N/A     ;
; MPU9250:u0|GYRO_YOUT[10]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GY_H[2]                        ; N/A     ;
; MPU9250:u0|GYRO_YOUT[10]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GY_H[2]                        ; N/A     ;
; MPU9250:u0|GYRO_YOUT[11]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GY_H[3]                        ; N/A     ;
; MPU9250:u0|GYRO_YOUT[11]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GY_H[3]                        ; N/A     ;
; MPU9250:u0|GYRO_YOUT[12]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GY_H[4]                        ; N/A     ;
; MPU9250:u0|GYRO_YOUT[12]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GY_H[4]                        ; N/A     ;
; MPU9250:u0|GYRO_YOUT[13]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GY_H[5]                        ; N/A     ;
; MPU9250:u0|GYRO_YOUT[13]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GY_H[5]                        ; N/A     ;
; MPU9250:u0|GYRO_YOUT[14]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GY_H[6]                        ; N/A     ;
; MPU9250:u0|GYRO_YOUT[14]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GY_H[6]                        ; N/A     ;
; MPU9250:u0|GYRO_YOUT[15]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GY_H[7]                        ; N/A     ;
; MPU9250:u0|GYRO_YOUT[15]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GY_H[7]                        ; N/A     ;
; MPU9250:u0|GYRO_YOUT[1]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GY_L[1]                        ; N/A     ;
; MPU9250:u0|GYRO_YOUT[1]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GY_L[1]                        ; N/A     ;
; MPU9250:u0|GYRO_YOUT[2]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GY_L[2]                        ; N/A     ;
; MPU9250:u0|GYRO_YOUT[2]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GY_L[2]                        ; N/A     ;
; MPU9250:u0|GYRO_YOUT[3]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GY_L[3]                        ; N/A     ;
; MPU9250:u0|GYRO_YOUT[3]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GY_L[3]                        ; N/A     ;
; MPU9250:u0|GYRO_YOUT[4]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GY_L[4]                        ; N/A     ;
; MPU9250:u0|GYRO_YOUT[4]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GY_L[4]                        ; N/A     ;
; MPU9250:u0|GYRO_YOUT[5]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GY_L[5]                        ; N/A     ;
; MPU9250:u0|GYRO_YOUT[5]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GY_L[5]                        ; N/A     ;
; MPU9250:u0|GYRO_YOUT[6]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GY_L[6]                        ; N/A     ;
; MPU9250:u0|GYRO_YOUT[6]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GY_L[6]                        ; N/A     ;
; MPU9250:u0|GYRO_YOUT[7]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GY_L[7]                        ; N/A     ;
; MPU9250:u0|GYRO_YOUT[7]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GY_L[7]                        ; N/A     ;
; MPU9250:u0|GYRO_YOUT[8]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GY_H[0]                        ; N/A     ;
; MPU9250:u0|GYRO_YOUT[8]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GY_H[0]                        ; N/A     ;
; MPU9250:u0|GYRO_YOUT[9]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GY_H[1]                        ; N/A     ;
; MPU9250:u0|GYRO_YOUT[9]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GY_H[1]                        ; N/A     ;
; MPU9250:u0|GYRO_ZOUT[0]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GZ_L[0]                        ; N/A     ;
; MPU9250:u0|GYRO_ZOUT[0]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GZ_L[0]                        ; N/A     ;
; MPU9250:u0|GYRO_ZOUT[10]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GZ_H[2]                        ; N/A     ;
; MPU9250:u0|GYRO_ZOUT[10]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GZ_H[2]                        ; N/A     ;
; MPU9250:u0|GYRO_ZOUT[11]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GZ_H[3]                        ; N/A     ;
; MPU9250:u0|GYRO_ZOUT[11]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GZ_H[3]                        ; N/A     ;
; MPU9250:u0|GYRO_ZOUT[12]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GZ_H[4]                        ; N/A     ;
; MPU9250:u0|GYRO_ZOUT[12]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GZ_H[4]                        ; N/A     ;
; MPU9250:u0|GYRO_ZOUT[13]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GZ_H[5]                        ; N/A     ;
; MPU9250:u0|GYRO_ZOUT[13]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GZ_H[5]                        ; N/A     ;
; MPU9250:u0|GYRO_ZOUT[14]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GZ_H[6]                        ; N/A     ;
; MPU9250:u0|GYRO_ZOUT[14]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GZ_H[6]                        ; N/A     ;
; MPU9250:u0|GYRO_ZOUT[15]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GZ_H[7]                        ; N/A     ;
; MPU9250:u0|GYRO_ZOUT[15]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GZ_H[7]                        ; N/A     ;
; MPU9250:u0|GYRO_ZOUT[1]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GZ_L[1]                        ; N/A     ;
; MPU9250:u0|GYRO_ZOUT[1]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GZ_L[1]                        ; N/A     ;
; MPU9250:u0|GYRO_ZOUT[2]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GZ_L[2]                        ; N/A     ;
; MPU9250:u0|GYRO_ZOUT[2]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GZ_L[2]                        ; N/A     ;
; MPU9250:u0|GYRO_ZOUT[3]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GZ_L[3]                        ; N/A     ;
; MPU9250:u0|GYRO_ZOUT[3]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GZ_L[3]                        ; N/A     ;
; MPU9250:u0|GYRO_ZOUT[4]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GZ_L[4]                        ; N/A     ;
; MPU9250:u0|GYRO_ZOUT[4]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GZ_L[4]                        ; N/A     ;
; MPU9250:u0|GYRO_ZOUT[5]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GZ_L[5]                        ; N/A     ;
; MPU9250:u0|GYRO_ZOUT[5]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GZ_L[5]                        ; N/A     ;
; MPU9250:u0|GYRO_ZOUT[6]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GZ_L[6]                        ; N/A     ;
; MPU9250:u0|GYRO_ZOUT[6]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GZ_L[6]                        ; N/A     ;
; MPU9250:u0|GYRO_ZOUT[7]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GZ_L[7]                        ; N/A     ;
; MPU9250:u0|GYRO_ZOUT[7]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GZ_L[7]                        ; N/A     ;
; MPU9250:u0|GYRO_ZOUT[8]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GZ_H[0]                        ; N/A     ;
; MPU9250:u0|GYRO_ZOUT[8]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GZ_H[0]                        ; N/A     ;
; MPU9250:u0|GYRO_ZOUT[9]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GZ_H[1]                        ; N/A     ;
; MPU9250:u0|GYRO_ZOUT[9]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GZ_H[1]                        ; N/A     ;
; MPU9250:u0|GY_H[0]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GY_H[0]                        ; N/A     ;
; MPU9250:u0|GY_H[0]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GY_H[0]                        ; N/A     ;
; MPU9250:u0|GY_H[1]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GY_H[1]                        ; N/A     ;
; MPU9250:u0|GY_H[1]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GY_H[1]                        ; N/A     ;
; MPU9250:u0|GY_H[2]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GY_H[2]                        ; N/A     ;
; MPU9250:u0|GY_H[2]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GY_H[2]                        ; N/A     ;
; MPU9250:u0|GY_H[3]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GY_H[3]                        ; N/A     ;
; MPU9250:u0|GY_H[3]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GY_H[3]                        ; N/A     ;
; MPU9250:u0|GY_H[4]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GY_H[4]                        ; N/A     ;
; MPU9250:u0|GY_H[4]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GY_H[4]                        ; N/A     ;
; MPU9250:u0|GY_H[5]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GY_H[5]                        ; N/A     ;
; MPU9250:u0|GY_H[5]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GY_H[5]                        ; N/A     ;
; MPU9250:u0|GY_H[6]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GY_H[6]                        ; N/A     ;
; MPU9250:u0|GY_H[6]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GY_H[6]                        ; N/A     ;
; MPU9250:u0|GY_H[7]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GY_H[7]                        ; N/A     ;
; MPU9250:u0|GY_H[7]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GY_H[7]                        ; N/A     ;
; MPU9250:u0|GY_L[0]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GY_L[0]                        ; N/A     ;
; MPU9250:u0|GY_L[0]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GY_L[0]                        ; N/A     ;
; MPU9250:u0|GY_L[1]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GY_L[1]                        ; N/A     ;
; MPU9250:u0|GY_L[1]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GY_L[1]                        ; N/A     ;
; MPU9250:u0|GY_L[2]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GY_L[2]                        ; N/A     ;
; MPU9250:u0|GY_L[2]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GY_L[2]                        ; N/A     ;
; MPU9250:u0|GY_L[3]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GY_L[3]                        ; N/A     ;
; MPU9250:u0|GY_L[3]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GY_L[3]                        ; N/A     ;
; MPU9250:u0|GY_L[4]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GY_L[4]                        ; N/A     ;
; MPU9250:u0|GY_L[4]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GY_L[4]                        ; N/A     ;
; MPU9250:u0|GY_L[5]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GY_L[5]                        ; N/A     ;
; MPU9250:u0|GY_L[5]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GY_L[5]                        ; N/A     ;
; MPU9250:u0|GY_L[6]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GY_L[6]                        ; N/A     ;
; MPU9250:u0|GY_L[6]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GY_L[6]                        ; N/A     ;
; MPU9250:u0|GY_L[7]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GY_L[7]                        ; N/A     ;
; MPU9250:u0|GY_L[7]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GY_L[7]                        ; N/A     ;
; MPU9250:u0|GZ_H[0]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GZ_H[0]                        ; N/A     ;
; MPU9250:u0|GZ_H[0]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GZ_H[0]                        ; N/A     ;
; MPU9250:u0|GZ_H[1]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GZ_H[1]                        ; N/A     ;
; MPU9250:u0|GZ_H[1]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GZ_H[1]                        ; N/A     ;
; MPU9250:u0|GZ_H[2]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GZ_H[2]                        ; N/A     ;
; MPU9250:u0|GZ_H[2]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GZ_H[2]                        ; N/A     ;
; MPU9250:u0|GZ_H[3]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GZ_H[3]                        ; N/A     ;
; MPU9250:u0|GZ_H[3]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GZ_H[3]                        ; N/A     ;
; MPU9250:u0|GZ_H[4]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GZ_H[4]                        ; N/A     ;
; MPU9250:u0|GZ_H[4]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GZ_H[4]                        ; N/A     ;
; MPU9250:u0|GZ_H[5]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GZ_H[5]                        ; N/A     ;
; MPU9250:u0|GZ_H[5]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GZ_H[5]                        ; N/A     ;
; MPU9250:u0|GZ_H[6]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GZ_H[6]                        ; N/A     ;
; MPU9250:u0|GZ_H[6]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GZ_H[6]                        ; N/A     ;
; MPU9250:u0|GZ_H[7]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GZ_H[7]                        ; N/A     ;
; MPU9250:u0|GZ_H[7]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GZ_H[7]                        ; N/A     ;
; MPU9250:u0|GZ_L[0]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GZ_L[0]                        ; N/A     ;
; MPU9250:u0|GZ_L[0]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GZ_L[0]                        ; N/A     ;
; MPU9250:u0|GZ_L[1]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GZ_L[1]                        ; N/A     ;
; MPU9250:u0|GZ_L[1]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GZ_L[1]                        ; N/A     ;
; MPU9250:u0|GZ_L[2]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GZ_L[2]                        ; N/A     ;
; MPU9250:u0|GZ_L[2]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GZ_L[2]                        ; N/A     ;
; MPU9250:u0|GZ_L[3]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GZ_L[3]                        ; N/A     ;
; MPU9250:u0|GZ_L[3]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GZ_L[3]                        ; N/A     ;
; MPU9250:u0|GZ_L[4]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GZ_L[4]                        ; N/A     ;
; MPU9250:u0|GZ_L[4]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GZ_L[4]                        ; N/A     ;
; MPU9250:u0|GZ_L[5]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GZ_L[5]                        ; N/A     ;
; MPU9250:u0|GZ_L[5]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GZ_L[5]                        ; N/A     ;
; MPU9250:u0|GZ_L[6]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GZ_L[6]                        ; N/A     ;
; MPU9250:u0|GZ_L[6]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GZ_L[6]                        ; N/A     ;
; MPU9250:u0|GZ_L[7]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GZ_L[7]                        ; N/A     ;
; MPU9250:u0|GZ_L[7]                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|GZ_L[7]                        ; N/A     ;
; MPU9250:u0|I2C_READ:Read_module|ACK_err   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|I2C_READ:Read_module|ack_err   ; N/A     ;
; MPU9250:u0|I2C_READ:Read_module|ACK_err   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|I2C_READ:Read_module|ack_err   ; N/A     ;
; MPU9250:u0|I2C_READ:Read_module|OK        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|I2C_READ:Read_module|ok        ; N/A     ;
; MPU9250:u0|I2C_READ:Read_module|OK        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|I2C_READ:Read_module|ok        ; N/A     ;
; MPU9250:u0|I2C_READ:Read_module|data[0]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|I2C_READ:Read_module|data[0]   ; N/A     ;
; MPU9250:u0|I2C_READ:Read_module|data[0]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|I2C_READ:Read_module|data[0]   ; N/A     ;
; MPU9250:u0|I2C_READ:Read_module|data[1]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|I2C_READ:Read_module|data[1]   ; N/A     ;
; MPU9250:u0|I2C_READ:Read_module|data[1]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|I2C_READ:Read_module|data[1]   ; N/A     ;
; MPU9250:u0|I2C_READ:Read_module|data[2]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|I2C_READ:Read_module|data[2]   ; N/A     ;
; MPU9250:u0|I2C_READ:Read_module|data[2]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|I2C_READ:Read_module|data[2]   ; N/A     ;
; MPU9250:u0|I2C_READ:Read_module|data[3]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|I2C_READ:Read_module|data[3]   ; N/A     ;
; MPU9250:u0|I2C_READ:Read_module|data[3]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|I2C_READ:Read_module|data[3]   ; N/A     ;
; MPU9250:u0|I2C_READ:Read_module|data[4]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|I2C_READ:Read_module|data[4]   ; N/A     ;
; MPU9250:u0|I2C_READ:Read_module|data[4]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|I2C_READ:Read_module|data[4]   ; N/A     ;
; MPU9250:u0|I2C_READ:Read_module|data[5]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|I2C_READ:Read_module|data[5]   ; N/A     ;
; MPU9250:u0|I2C_READ:Read_module|data[5]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|I2C_READ:Read_module|data[5]   ; N/A     ;
; MPU9250:u0|I2C_READ:Read_module|data[6]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|I2C_READ:Read_module|data[6]   ; N/A     ;
; MPU9250:u0|I2C_READ:Read_module|data[6]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|I2C_READ:Read_module|data[6]   ; N/A     ;
; MPU9250:u0|I2C_READ:Read_module|data[7]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|I2C_READ:Read_module|data[7]   ; N/A     ;
; MPU9250:u0|I2C_READ:Read_module|data[7]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|I2C_READ:Read_module|data[7]   ; N/A     ;
; MPU9250:u0|I2C_SCL                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|I2C_SCL~1                      ; N/A     ;
; MPU9250:u0|I2C_SCL                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|I2C_SCL~1                      ; N/A     ;
; MPU9250:u0|I2C_SDA                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO0_D[0]                                ; N/A     ;
; MPU9250:u0|I2C_SDA                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO0_D[0]                                ; N/A     ;
; MPU9250:u0|I2C_WRITE:Write_module|ACK_err ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|I2C_WRITE:Write_module|ack_err ; N/A     ;
; MPU9250:u0|I2C_WRITE:Write_module|ACK_err ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|I2C_WRITE:Write_module|ack_err ; N/A     ;
; MPU9250:u0|REG_ADDRESS[0]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|REG_ADDRESS[0]                 ; N/A     ;
; MPU9250:u0|REG_ADDRESS[0]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|REG_ADDRESS[0]                 ; N/A     ;
; MPU9250:u0|REG_ADDRESS[1]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|REG_ADDRESS[1]                 ; N/A     ;
; MPU9250:u0|REG_ADDRESS[1]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|REG_ADDRESS[1]                 ; N/A     ;
; MPU9250:u0|REG_ADDRESS[2]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|REG_ADDRESS[2]                 ; N/A     ;
; MPU9250:u0|REG_ADDRESS[2]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|REG_ADDRESS[2]                 ; N/A     ;
; MPU9250:u0|REG_ADDRESS[3]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|REG_ADDRESS[3]                 ; N/A     ;
; MPU9250:u0|REG_ADDRESS[3]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|REG_ADDRESS[3]                 ; N/A     ;
; MPU9250:u0|REG_ADDRESS[4]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|REG_ADDRESS[4]                 ; N/A     ;
; MPU9250:u0|REG_ADDRESS[4]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|REG_ADDRESS[4]                 ; N/A     ;
; MPU9250:u0|REG_ADDRESS[5]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|REG_ADDRESS[5]                 ; N/A     ;
; MPU9250:u0|REG_ADDRESS[5]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|REG_ADDRESS[5]                 ; N/A     ;
; MPU9250:u0|REG_ADDRESS[6]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|REG_ADDRESS[6]                 ; N/A     ;
; MPU9250:u0|REG_ADDRESS[6]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|REG_ADDRESS[6]                 ; N/A     ;
; MPU9250:u0|REG_ADDRESS[7]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                       ; N/A     ;
; MPU9250:u0|REG_ADDRESS[7]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                       ; N/A     ;
; MPU9250:u0|R_GO                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|R_GO                           ; N/A     ;
; MPU9250:u0|R_GO                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|R_GO                           ; N/A     ;
; MPU9250:u0|W_DATA[0]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|W_DATA[0]                      ; N/A     ;
; MPU9250:u0|W_DATA[0]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|W_DATA[0]                      ; N/A     ;
; MPU9250:u0|W_DATA[1]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|W_DATA[1]                      ; N/A     ;
; MPU9250:u0|W_DATA[1]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|W_DATA[1]                      ; N/A     ;
; MPU9250:u0|W_DATA[2]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                       ; N/A     ;
; MPU9250:u0|W_DATA[2]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                       ; N/A     ;
; MPU9250:u0|W_DATA[3]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|W_DATA[3]                      ; N/A     ;
; MPU9250:u0|W_DATA[3]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|W_DATA[3]                      ; N/A     ;
; MPU9250:u0|W_DATA[4]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|W_DATA[4]                      ; N/A     ;
; MPU9250:u0|W_DATA[4]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|W_DATA[4]                      ; N/A     ;
; MPU9250:u0|W_DATA[5]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                       ; N/A     ;
; MPU9250:u0|W_DATA[5]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                       ; N/A     ;
; MPU9250:u0|W_DATA[6]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                       ; N/A     ;
; MPU9250:u0|W_DATA[6]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                       ; N/A     ;
; MPU9250:u0|W_DATA[7]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                       ; N/A     ;
; MPU9250:u0|W_DATA[7]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                       ; N/A     ;
; MPU9250:u0|W_GO                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|W_GO                           ; N/A     ;
; MPU9250:u0|W_GO                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|W_GO                           ; N/A     ;
; MPU9250:u0|counter[0]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|counter[0]                     ; N/A     ;
; MPU9250:u0|counter[0]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|counter[0]                     ; N/A     ;
; MPU9250:u0|counter[1]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|counter[1]                     ; N/A     ;
; MPU9250:u0|counter[1]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|counter[1]                     ; N/A     ;
; MPU9250:u0|counter[2]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|counter[2]                     ; N/A     ;
; MPU9250:u0|counter[2]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|counter[2]                     ; N/A     ;
; MPU9250:u0|counter[3]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|counter[3]                     ; N/A     ;
; MPU9250:u0|counter[3]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|counter[3]                     ; N/A     ;
; MPU9250:u0|counter[4]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|counter[4]                     ; N/A     ;
; MPU9250:u0|counter[4]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|counter[4]                     ; N/A     ;
; MPU9250:u0|counter[5]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|counter[5]                     ; N/A     ;
; MPU9250:u0|counter[5]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|counter[5]                     ; N/A     ;
; MPU9250:u0|counter[6]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|counter[6]                     ; N/A     ;
; MPU9250:u0|counter[6]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|counter[6]                     ; N/A     ;
; MPU9250:u0|counter[7]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|counter[7]                     ; N/A     ;
; MPU9250:u0|counter[7]                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|counter[7]                     ; N/A     ;
; MPU9250:u0|delay[0]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|delay[0]                       ; N/A     ;
; MPU9250:u0|delay[0]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|delay[0]                       ; N/A     ;
; MPU9250:u0|delay[10]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|delay[10]                      ; N/A     ;
; MPU9250:u0|delay[10]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|delay[10]                      ; N/A     ;
; MPU9250:u0|delay[11]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|delay[11]                      ; N/A     ;
; MPU9250:u0|delay[11]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|delay[11]                      ; N/A     ;
; MPU9250:u0|delay[12]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|delay[12]                      ; N/A     ;
; MPU9250:u0|delay[12]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|delay[12]                      ; N/A     ;
; MPU9250:u0|delay[13]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|delay[13]                      ; N/A     ;
; MPU9250:u0|delay[13]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|delay[13]                      ; N/A     ;
; MPU9250:u0|delay[14]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|delay[14]                      ; N/A     ;
; MPU9250:u0|delay[14]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|delay[14]                      ; N/A     ;
; MPU9250:u0|delay[15]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|delay[15]                      ; N/A     ;
; MPU9250:u0|delay[15]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|delay[15]                      ; N/A     ;
; MPU9250:u0|delay[16]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|delay[16]                      ; N/A     ;
; MPU9250:u0|delay[16]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|delay[16]                      ; N/A     ;
; MPU9250:u0|delay[17]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|delay[17]                      ; N/A     ;
; MPU9250:u0|delay[17]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|delay[17]                      ; N/A     ;
; MPU9250:u0|delay[18]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|delay[18]                      ; N/A     ;
; MPU9250:u0|delay[18]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|delay[18]                      ; N/A     ;
; MPU9250:u0|delay[19]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|delay[19]                      ; N/A     ;
; MPU9250:u0|delay[19]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|delay[19]                      ; N/A     ;
; MPU9250:u0|delay[1]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|delay[1]                       ; N/A     ;
; MPU9250:u0|delay[1]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|delay[1]                       ; N/A     ;
; MPU9250:u0|delay[20]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|delay[20]                      ; N/A     ;
; MPU9250:u0|delay[20]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|delay[20]                      ; N/A     ;
; MPU9250:u0|delay[21]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|delay[21]                      ; N/A     ;
; MPU9250:u0|delay[21]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|delay[21]                      ; N/A     ;
; MPU9250:u0|delay[22]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|delay[22]                      ; N/A     ;
; MPU9250:u0|delay[22]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|delay[22]                      ; N/A     ;
; MPU9250:u0|delay[23]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|delay[23]                      ; N/A     ;
; MPU9250:u0|delay[23]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|delay[23]                      ; N/A     ;
; MPU9250:u0|delay[24]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|delay[24]                      ; N/A     ;
; MPU9250:u0|delay[24]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|delay[24]                      ; N/A     ;
; MPU9250:u0|delay[25]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|delay[25]                      ; N/A     ;
; MPU9250:u0|delay[25]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|delay[25]                      ; N/A     ;
; MPU9250:u0|delay[26]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|delay[26]                      ; N/A     ;
; MPU9250:u0|delay[26]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|delay[26]                      ; N/A     ;
; MPU9250:u0|delay[27]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|delay[27]                      ; N/A     ;
; MPU9250:u0|delay[27]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|delay[27]                      ; N/A     ;
; MPU9250:u0|delay[28]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|delay[28]                      ; N/A     ;
; MPU9250:u0|delay[28]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|delay[28]                      ; N/A     ;
; MPU9250:u0|delay[29]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|delay[29]                      ; N/A     ;
; MPU9250:u0|delay[29]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|delay[29]                      ; N/A     ;
; MPU9250:u0|delay[2]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|delay[2]                       ; N/A     ;
; MPU9250:u0|delay[2]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|delay[2]                       ; N/A     ;
; MPU9250:u0|delay[30]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|delay[30]                      ; N/A     ;
; MPU9250:u0|delay[30]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|delay[30]                      ; N/A     ;
; MPU9250:u0|delay[31]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|delay[31]                      ; N/A     ;
; MPU9250:u0|delay[31]                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|delay[31]                      ; N/A     ;
; MPU9250:u0|delay[3]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|delay[3]                       ; N/A     ;
; MPU9250:u0|delay[3]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|delay[3]                       ; N/A     ;
; MPU9250:u0|delay[4]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|delay[4]                       ; N/A     ;
; MPU9250:u0|delay[4]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|delay[4]                       ; N/A     ;
; MPU9250:u0|delay[5]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|delay[5]                       ; N/A     ;
; MPU9250:u0|delay[5]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|delay[5]                       ; N/A     ;
; MPU9250:u0|delay[6]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|delay[6]                       ; N/A     ;
; MPU9250:u0|delay[6]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|delay[6]                       ; N/A     ;
; MPU9250:u0|delay[7]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|delay[7]                       ; N/A     ;
; MPU9250:u0|delay[7]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|delay[7]                       ; N/A     ;
; MPU9250:u0|delay[8]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|delay[8]                       ; N/A     ;
; MPU9250:u0|delay[8]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|delay[8]                       ; N/A     ;
; MPU9250:u0|delay[9]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|delay[9]                       ; N/A     ;
; MPU9250:u0|delay[9]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|delay[9]                       ; N/A     ;
; MPU9250:u0|state[0]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|state[0]                       ; N/A     ;
; MPU9250:u0|state[0]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|state[0]                       ; N/A     ;
; MPU9250:u0|state[1]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|state[1]                       ; N/A     ;
; MPU9250:u0|state[1]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|state[1]                       ; N/A     ;
; MPU9250:u0|state[2]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|state[2]                       ; N/A     ;
; MPU9250:u0|state[2]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MPU9250:u0|state[2]                       ; N/A     ;
; MPU9250:u0|state[3]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                       ; N/A     ;
; MPU9250:u0|state[3]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                       ; N/A     ;
; MPU9250:u0|state[4]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                       ; N/A     ;
; MPU9250:u0|state[4]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                       ; N/A     ;
; MPU9250:u0|state[5]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                       ; N/A     ;
; MPU9250:u0|state[5]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                       ; N/A     ;
; MPU9250:u0|state[6]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                       ; N/A     ;
; MPU9250:u0|state[6]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                       ; N/A     ;
; MPU9250:u0|state[7]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                       ; N/A     ;
; MPU9250:u0|state[7]                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                       ; N/A     ;
; clkdiv1s:test|oClk1s                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; clkdiv1s:test|oClk1s                      ; N/A     ;
+-------------------------------------------+---------------+-----------+----------------+-------------------+-------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Sun Jan 31 01:15:28 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_TOP -c DE0_TOP
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file v/clkdiv1s.v
    Info (12023): Found entity 1: clkdiv1s
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_clock_generator.v
    Info (12023): Found entity 1: I2C_CLOCK_Generator
Warning (10238): Verilog Module Declaration warning at MPU9250.v(12): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "MPU9250"
Info (12021): Found 1 design units, including 1 entities, in source file v/mpu9250.v
    Info (12023): Found entity 1: MPU9250
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_write.v
    Info (12023): Found entity 1: I2C_WRITE
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_read.v
    Info (12023): Found entity 1: I2C_READ
Info (12021): Found 1 design units, including 1 entities, in source file v/de0_top.v
    Info (12023): Found entity 1: DE0_TOP
Info (12127): Elaborating entity "DE0_TOP" for the top level hierarchy
Warning (10034): Output port "HEX0_D" at DE0_TOP.v(133) has no driver
Warning (10034): Output port "HEX1_D" at DE0_TOP.v(135) has no driver
Warning (10034): Output port "HEX2_D" at DE0_TOP.v(137) has no driver
Warning (10034): Output port "HEX3_D" at DE0_TOP.v(139) has no driver
Warning (10034): Output port "LEDG" at DE0_TOP.v(142) has no driver
Warning (10034): Output port "DRAM_ADDR" at DE0_TOP.v(150) has no driver
Warning (10034): Output port "FL_ADDR" at DE0_TOP.v(164) has no driver
Warning (10034): Output port "VGA_R" at DE0_TOP.v(192) has no driver
Warning (10034): Output port "VGA_G" at DE0_TOP.v(193) has no driver
Warning (10034): Output port "VGA_B" at DE0_TOP.v(194) has no driver
Warning (10034): Output port "GPIO0_CLKOUT" at DE0_TOP.v(197) has no driver
Warning (10034): Output port "GPIO1_CLKOUT" at DE0_TOP.v(200) has no driver
Warning (10034): Output port "HEX0_DP" at DE0_TOP.v(134) has no driver
Warning (10034): Output port "HEX1_DP" at DE0_TOP.v(136) has no driver
Warning (10034): Output port "HEX2_DP" at DE0_TOP.v(138) has no driver
Warning (10034): Output port "HEX3_DP" at DE0_TOP.v(140) has no driver
Warning (10034): Output port "UART_TXD" at DE0_TOP.v(144) has no driver
Warning (10034): Output port "UART_CTS" at DE0_TOP.v(146) has no driver
Warning (10034): Output port "DRAM_LDQM" at DE0_TOP.v(151) has no driver
Warning (10034): Output port "DRAM_UDQM" at DE0_TOP.v(152) has no driver
Warning (10034): Output port "DRAM_WE_N" at DE0_TOP.v(153) has no driver
Warning (10034): Output port "DRAM_CAS_N" at DE0_TOP.v(154) has no driver
Warning (10034): Output port "DRAM_RAS_N" at DE0_TOP.v(155) has no driver
Warning (10034): Output port "DRAM_CS_N" at DE0_TOP.v(156) has no driver
Warning (10034): Output port "DRAM_BA_0" at DE0_TOP.v(157) has no driver
Warning (10034): Output port "DRAM_BA_1" at DE0_TOP.v(158) has no driver
Warning (10034): Output port "DRAM_CLK" at DE0_TOP.v(159) has no driver
Warning (10034): Output port "DRAM_CKE" at DE0_TOP.v(160) has no driver
Warning (10034): Output port "FL_WE_N" at DE0_TOP.v(165) has no driver
Warning (10034): Output port "FL_RST_N" at DE0_TOP.v(166) has no driver
Warning (10034): Output port "FL_OE_N" at DE0_TOP.v(167) has no driver
Warning (10034): Output port "FL_CE_N" at DE0_TOP.v(168) has no driver
Warning (10034): Output port "FL_WP_N" at DE0_TOP.v(169) has no driver
Warning (10034): Output port "FL_BYTE_N" at DE0_TOP.v(170) has no driver
Warning (10034): Output port "LCD_BLON" at DE0_TOP.v(174) has no driver
Warning (10034): Output port "LCD_RW" at DE0_TOP.v(175) has no driver
Warning (10034): Output port "LCD_EN" at DE0_TOP.v(176) has no driver
Warning (10034): Output port "LCD_RS" at DE0_TOP.v(177) has no driver
Warning (10034): Output port "SD_CLK" at DE0_TOP.v(182) has no driver
Warning (10034): Output port "VGA_HS" at DE0_TOP.v(190) has no driver
Warning (10034): Output port "VGA_VS" at DE0_TOP.v(191) has no driver
Info (12128): Elaborating entity "MPU9250" for hierarchy "MPU9250:u0"
Warning (10036): Verilog HDL or VHDL warning at MPU9250.v(190): object "status" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at MPU9250.v(88): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at MPU9250.v(109): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at MPU9250.v(110): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at MPU9250.v(116): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at MPU9250.v(118): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at MPU9250.v(142): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at MPU9250.v(164): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at MPU9250.v(166): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "I2C_READ" for hierarchy "MPU9250:u0|I2C_READ:Read_module"
Warning (10230): Verilog HDL assignment warning at I2C_READ.v(45): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_READ.v(75): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at I2C_READ.v(83): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at I2C_READ.v(87): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at I2C_READ.v(91): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at I2C_READ.v(95): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at I2C_READ.v(99): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at I2C_READ.v(103): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at I2C_READ.v(107): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at I2C_READ.v(111): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at I2C_READ.v(115): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at I2C_READ.v(119): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at I2C_READ.v(124): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at I2C_READ.v(131): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at I2C_READ.v(135): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at I2C_READ.v(139): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at I2C_READ.v(143): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at I2C_READ.v(147): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at I2C_READ.v(151): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at I2C_READ.v(155): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at I2C_READ.v(159): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at I2C_READ.v(164): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at I2C_READ.v(171): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at I2C_READ.v(175): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at I2C_READ.v(179): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at I2C_READ.v(183): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at I2C_READ.v(187): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at I2C_READ.v(191): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at I2C_READ.v(195): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at I2C_READ.v(199): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at I2C_READ.v(203): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at I2C_READ.v(207): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at I2C_READ.v(211): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at I2C_READ.v(219): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at I2C_READ.v(223): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at I2C_READ.v(227): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at I2C_READ.v(231): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at I2C_READ.v(235): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at I2C_READ.v(239): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at I2C_READ.v(243): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at I2C_READ.v(247): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at I2C_READ.v(251): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "I2C_WRITE" for hierarchy "MPU9250:u0|I2C_WRITE:Write_module"
Warning (10230): Verilog HDL assignment warning at I2C_WRITE.v(46): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_WRITE.v(78): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at I2C_WRITE.v(86): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at I2C_WRITE.v(90): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at I2C_WRITE.v(94): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at I2C_WRITE.v(98): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at I2C_WRITE.v(102): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at I2C_WRITE.v(106): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at I2C_WRITE.v(110): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at I2C_WRITE.v(114): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at I2C_WRITE.v(118): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at I2C_WRITE.v(122): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at I2C_WRITE.v(127): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at I2C_WRITE.v(134): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at I2C_WRITE.v(138): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at I2C_WRITE.v(142): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at I2C_WRITE.v(146): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at I2C_WRITE.v(150): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at I2C_WRITE.v(154): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at I2C_WRITE.v(158): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at I2C_WRITE.v(162): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at I2C_WRITE.v(167): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at I2C_WRITE.v(175): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at I2C_WRITE.v(179): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at I2C_WRITE.v(183): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at I2C_WRITE.v(187): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at I2C_WRITE.v(191): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at I2C_WRITE.v(195): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at I2C_WRITE.v(199): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at I2C_WRITE.v(203): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at I2C_WRITE.v(207): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "I2C_CLOCK_Generator" for hierarchy "MPU9250:u0|I2C_CLOCK_Generator:CLOCK_Generator"
Info (12128): Elaborating entity "clkdiv1s" for hierarchy "clkdiv1s:test"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1324.tdf
    Info (12023): Found entity 1: altsyncram_1324
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_grc.tdf
    Info (12023): Found entity 1: mux_grc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_4uf.tdf
    Info (12023): Found entity 1: decode_4uf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vgi.tdf
    Info (12023): Found entity 1: cntr_vgi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_mfc.tdf
    Info (12023): Found entity 1: cmpr_mfc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_v7j.tdf
    Info (12023): Found entity 1: cntr_v7j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_3fi.tdf
    Info (12023): Found entity 1: cntr_3fi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ifc.tdf
    Info (12023): Found entity 1: cmpr_ifc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_p1j.tdf
    Info (12023): Found entity 1: cntr_p1j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_efc.tdf
    Info (12023): Found entity 1: cmpr_efc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO0_D[1]" and its non-tri-state driver.
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "DRAM_DQ[0]" has no driver
    Warning (13040): Bidir "DRAM_DQ[1]" has no driver
    Warning (13040): Bidir "DRAM_DQ[2]" has no driver
    Warning (13040): Bidir "DRAM_DQ[3]" has no driver
    Warning (13040): Bidir "DRAM_DQ[4]" has no driver
    Warning (13040): Bidir "DRAM_DQ[5]" has no driver
    Warning (13040): Bidir "DRAM_DQ[6]" has no driver
    Warning (13040): Bidir "DRAM_DQ[7]" has no driver
    Warning (13040): Bidir "DRAM_DQ[8]" has no driver
    Warning (13040): Bidir "DRAM_DQ[9]" has no driver
    Warning (13040): Bidir "DRAM_DQ[10]" has no driver
    Warning (13040): Bidir "DRAM_DQ[11]" has no driver
    Warning (13040): Bidir "DRAM_DQ[12]" has no driver
    Warning (13040): Bidir "DRAM_DQ[13]" has no driver
    Warning (13040): Bidir "DRAM_DQ[14]" has no driver
    Warning (13040): Bidir "DRAM_DQ[15]" has no driver
    Warning (13040): Bidir "FL_DQ[0]" has no driver
    Warning (13040): Bidir "FL_DQ[1]" has no driver
    Warning (13040): Bidir "FL_DQ[2]" has no driver
    Warning (13040): Bidir "FL_DQ[3]" has no driver
    Warning (13040): Bidir "FL_DQ[4]" has no driver
    Warning (13040): Bidir "FL_DQ[5]" has no driver
    Warning (13040): Bidir "FL_DQ[6]" has no driver
    Warning (13040): Bidir "FL_DQ[7]" has no driver
    Warning (13040): Bidir "FL_DQ[8]" has no driver
    Warning (13040): Bidir "FL_DQ[9]" has no driver
    Warning (13040): Bidir "FL_DQ[10]" has no driver
    Warning (13040): Bidir "FL_DQ[11]" has no driver
    Warning (13040): Bidir "FL_DQ[12]" has no driver
    Warning (13040): Bidir "FL_DQ[13]" has no driver
    Warning (13040): Bidir "FL_DQ[14]" has no driver
    Warning (13040): Bidir "FL_DQ15_AM1" has no driver
    Warning (13040): Bidir "LCD_DATA[0]" has no driver
    Warning (13040): Bidir "LCD_DATA[1]" has no driver
    Warning (13040): Bidir "LCD_DATA[2]" has no driver
    Warning (13040): Bidir "LCD_DATA[3]" has no driver
    Warning (13040): Bidir "LCD_DATA[4]" has no driver
    Warning (13040): Bidir "LCD_DATA[5]" has no driver
    Warning (13040): Bidir "LCD_DATA[6]" has no driver
    Warning (13040): Bidir "LCD_DATA[7]" has no driver
    Warning (13040): Bidir "SD_DAT0" has no driver
    Warning (13040): Bidir "SD_DAT3" has no driver
    Warning (13040): Bidir "SD_CMD" has no driver
    Warning (13040): Bidir "PS2_KBDAT" has no driver
    Warning (13040): Bidir "PS2_KBCLK" has no driver
    Warning (13040): Bidir "PS2_MSDAT" has no driver
    Warning (13040): Bidir "PS2_MSCLK" has no driver
    Warning (13040): Bidir "GPIO0_D[2]" has no driver
    Warning (13040): Bidir "GPIO0_D[3]" has no driver
    Warning (13040): Bidir "GPIO0_D[4]" has no driver
    Warning (13040): Bidir "GPIO0_D[5]" has no driver
    Warning (13040): Bidir "GPIO0_D[6]" has no driver
    Warning (13040): Bidir "GPIO0_D[7]" has no driver
    Warning (13040): Bidir "GPIO0_D[8]" has no driver
    Warning (13040): Bidir "GPIO0_D[9]" has no driver
    Warning (13040): Bidir "GPIO0_D[10]" has no driver
    Warning (13040): Bidir "GPIO0_D[11]" has no driver
    Warning (13040): Bidir "GPIO0_D[12]" has no driver
    Warning (13040): Bidir "GPIO0_D[13]" has no driver
    Warning (13040): Bidir "GPIO0_D[14]" has no driver
    Warning (13040): Bidir "GPIO0_D[15]" has no driver
    Warning (13040): Bidir "GPIO0_D[16]" has no driver
    Warning (13040): Bidir "GPIO0_D[17]" has no driver
    Warning (13040): Bidir "GPIO0_D[18]" has no driver
    Warning (13040): Bidir "GPIO0_D[19]" has no driver
    Warning (13040): Bidir "GPIO0_D[20]" has no driver
    Warning (13040): Bidir "GPIO0_D[21]" has no driver
    Warning (13040): Bidir "GPIO0_D[22]" has no driver
    Warning (13040): Bidir "GPIO0_D[23]" has no driver
    Warning (13040): Bidir "GPIO0_D[24]" has no driver
    Warning (13040): Bidir "GPIO0_D[25]" has no driver
    Warning (13040): Bidir "GPIO0_D[26]" has no driver
    Warning (13040): Bidir "GPIO0_D[27]" has no driver
    Warning (13040): Bidir "GPIO0_D[28]" has no driver
    Warning (13040): Bidir "GPIO0_D[29]" has no driver
    Warning (13040): Bidir "GPIO0_D[30]" has no driver
    Warning (13040): Bidir "GPIO0_D[31]" has no driver
    Warning (13040): Bidir "GPIO1_D[0]" has no driver
    Warning (13040): Bidir "GPIO1_D[1]" has no driver
    Warning (13040): Bidir "GPIO1_D[2]" has no driver
    Warning (13040): Bidir "GPIO1_D[3]" has no driver
    Warning (13040): Bidir "GPIO1_D[4]" has no driver
    Warning (13040): Bidir "GPIO1_D[5]" has no driver
    Warning (13040): Bidir "GPIO1_D[6]" has no driver
    Warning (13040): Bidir "GPIO1_D[7]" has no driver
    Warning (13040): Bidir "GPIO1_D[8]" has no driver
    Warning (13040): Bidir "GPIO1_D[9]" has no driver
    Warning (13040): Bidir "GPIO1_D[10]" has no driver
    Warning (13040): Bidir "GPIO1_D[11]" has no driver
    Warning (13040): Bidir "GPIO1_D[12]" has no driver
    Warning (13040): Bidir "GPIO1_D[13]" has no driver
    Warning (13040): Bidir "GPIO1_D[14]" has no driver
    Warning (13040): Bidir "GPIO1_D[15]" has no driver
    Warning (13040): Bidir "GPIO1_D[16]" has no driver
    Warning (13040): Bidir "GPIO1_D[17]" has no driver
    Warning (13040): Bidir "GPIO1_D[18]" has no driver
    Warning (13040): Bidir "GPIO1_D[19]" has no driver
    Warning (13040): Bidir "GPIO1_D[20]" has no driver
    Warning (13040): Bidir "GPIO1_D[21]" has no driver
    Warning (13040): Bidir "GPIO1_D[22]" has no driver
    Warning (13040): Bidir "GPIO1_D[23]" has no driver
    Warning (13040): Bidir "GPIO1_D[24]" has no driver
    Warning (13040): Bidir "GPIO1_D[25]" has no driver
    Warning (13040): Bidir "GPIO1_D[26]" has no driver
    Warning (13040): Bidir "GPIO1_D[27]" has no driver
    Warning (13040): Bidir "GPIO1_D[28]" has no driver
    Warning (13040): Bidir "GPIO1_D[29]" has no driver
    Warning (13040): Bidir "GPIO1_D[30]" has no driver
    Warning (13040): Bidir "GPIO1_D[31]" has no driver
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO0_D[1]~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0_D[0]" is stuck at GND
    Warning (13410): Pin "HEX0_D[1]" is stuck at GND
    Warning (13410): Pin "HEX0_D[2]" is stuck at GND
    Warning (13410): Pin "HEX0_D[3]" is stuck at GND
    Warning (13410): Pin "HEX0_D[4]" is stuck at GND
    Warning (13410): Pin "HEX0_D[5]" is stuck at GND
    Warning (13410): Pin "HEX0_D[6]" is stuck at GND
    Warning (13410): Pin "HEX0_DP" is stuck at GND
    Warning (13410): Pin "HEX1_D[0]" is stuck at GND
    Warning (13410): Pin "HEX1_D[1]" is stuck at GND
    Warning (13410): Pin "HEX1_D[2]" is stuck at GND
    Warning (13410): Pin "HEX1_D[3]" is stuck at GND
    Warning (13410): Pin "HEX1_D[4]" is stuck at GND
    Warning (13410): Pin "HEX1_D[5]" is stuck at GND
    Warning (13410): Pin "HEX1_D[6]" is stuck at GND
    Warning (13410): Pin "HEX1_DP" is stuck at GND
    Warning (13410): Pin "HEX2_D[0]" is stuck at GND
    Warning (13410): Pin "HEX2_D[1]" is stuck at GND
    Warning (13410): Pin "HEX2_D[2]" is stuck at GND
    Warning (13410): Pin "HEX2_D[3]" is stuck at GND
    Warning (13410): Pin "HEX2_D[4]" is stuck at GND
    Warning (13410): Pin "HEX2_D[5]" is stuck at GND
    Warning (13410): Pin "HEX2_D[6]" is stuck at GND
    Warning (13410): Pin "HEX2_DP" is stuck at GND
    Warning (13410): Pin "HEX3_D[0]" is stuck at GND
    Warning (13410): Pin "HEX3_D[1]" is stuck at GND
    Warning (13410): Pin "HEX3_D[2]" is stuck at GND
    Warning (13410): Pin "HEX3_D[3]" is stuck at GND
    Warning (13410): Pin "HEX3_D[4]" is stuck at GND
    Warning (13410): Pin "HEX3_D[5]" is stuck at GND
    Warning (13410): Pin "HEX3_D[6]" is stuck at GND
    Warning (13410): Pin "HEX3_DP" is stuck at GND
    Warning (13410): Pin "LEDG[0]" is stuck at GND
    Warning (13410): Pin "LEDG[1]" is stuck at GND
    Warning (13410): Pin "LEDG[2]" is stuck at GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
    Warning (13410): Pin "LEDG[8]" is stuck at GND
    Warning (13410): Pin "LEDG[9]" is stuck at GND
    Warning (13410): Pin "UART_TXD" is stuck at GND
    Warning (13410): Pin "UART_CTS" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND
    Warning (13410): Pin "DRAM_BA_0" is stuck at GND
    Warning (13410): Pin "DRAM_BA_1" is stuck at GND
    Warning (13410): Pin "DRAM_CLK" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at GND
    Warning (13410): Pin "FL_ADDR[0]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[1]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[2]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[3]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[4]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[5]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[6]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[7]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[8]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[9]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[10]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[11]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[12]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[13]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[14]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[15]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[16]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[17]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[18]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[19]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[20]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND
    Warning (13410): Pin "FL_WE_N" is stuck at GND
    Warning (13410): Pin "FL_RST_N" is stuck at GND
    Warning (13410): Pin "FL_OE_N" is stuck at GND
    Warning (13410): Pin "FL_CE_N" is stuck at GND
    Warning (13410): Pin "FL_WP_N" is stuck at GND
    Warning (13410): Pin "FL_BYTE_N" is stuck at GND
    Warning (13410): Pin "LCD_BLON" is stuck at GND
    Warning (13410): Pin "LCD_RW" is stuck at GND
    Warning (13410): Pin "LCD_EN" is stuck at GND
    Warning (13410): Pin "LCD_RS" is stuck at GND
    Warning (13410): Pin "SD_CLK" is stuck at GND
    Warning (13410): Pin "VGA_HS" is stuck at GND
    Warning (13410): Pin "VGA_VS" is stuck at GND
    Warning (13410): Pin "VGA_R[0]" is stuck at GND
    Warning (13410): Pin "VGA_R[1]" is stuck at GND
    Warning (13410): Pin "VGA_R[2]" is stuck at GND
    Warning (13410): Pin "VGA_R[3]" is stuck at GND
    Warning (13410): Pin "VGA_G[0]" is stuck at GND
    Warning (13410): Pin "VGA_G[1]" is stuck at GND
    Warning (13410): Pin "VGA_G[2]" is stuck at GND
    Warning (13410): Pin "VGA_G[3]" is stuck at GND
    Warning (13410): Pin "VGA_B[0]" is stuck at GND
    Warning (13410): Pin "VGA_B[1]" is stuck at GND
    Warning (13410): Pin "VGA_B[2]" is stuck at GND
    Warning (13410): Pin "VGA_B[3]" is stuck at GND
    Warning (13410): Pin "GPIO0_CLKOUT[0]" is stuck at GND
    Warning (13410): Pin "GPIO0_CLKOUT[1]" is stuck at GND
    Warning (13410): Pin "GPIO1_CLKOUT[0]" is stuck at GND
    Warning (13410): Pin "GPIO1_CLKOUT[1]" is stuck at GND
Warning (18029): Output pin "pre_syn.bp.u0_I2C_SDA" driven by bidirectional pin "GPIO0_D[0]" cannot be tri-stated
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/Users/User/Desktop/MPU9250/output_files/DE0_TOP.map.smsg
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 563 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 21 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_50_2"
    Warning (15610): No output dependent on input pin "BUTTON[1]"
    Warning (15610): No output dependent on input pin "BUTTON[2]"
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "UART_RXD"
    Warning (15610): No output dependent on input pin "UART_RTS"
    Warning (15610): No output dependent on input pin "FL_RY"
    Warning (15610): No output dependent on input pin "SD_WP_N"
    Warning (15610): No output dependent on input pin "GPIO0_CLKIN[0]"
    Warning (15610): No output dependent on input pin "GPIO0_CLKIN[1]"
    Warning (15610): No output dependent on input pin "GPIO1_CLKIN[0]"
    Warning (15610): No output dependent on input pin "GPIO1_CLKIN[1]"
Info (21057): Implemented 5356 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 26 input pins
    Info (21059): Implemented 119 output pins
    Info (21060): Implemented 111 bidirectional pins
    Info (21061): Implemented 4818 logic cells
    Info (21064): Implemented 281 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 382 warnings
    Info: Peak virtual memory: 4745 megabytes
    Info: Processing ended: Sun Jan 31 01:15:37 2021
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:08


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/User/Desktop/MPU9250/output_files/DE0_TOP.map.smsg.


