{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.1 Build 176 10/26/2005 SJ Full Version " "Info: Version 5.1 Build 176 10/26/2005 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 23 16:00:18 2019 " "Info: Processing started: Sat Nov 23 16:00:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off jp -c jp --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off jp -c jp --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTAN_COMB_LATCH_NODE" "dout\[0\]\$latch " "Warning: Node \"dout\[0\]\$latch\" is a latch" {  } { { "jp.v" "" { Text "E:/jp/jp.v" 53 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "dout\[1\]\$latch " "Warning: Node \"dout\[1\]\$latch\" is a latch" {  } { { "jp.v" "" { Text "E:/jp/jp.v" 53 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "dout\[2\]\$latch " "Warning: Node \"dout\[2\]\$latch\" is a latch" {  } { { "jp.v" "" { Text "E:/jp/jp.v" 53 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "dout\[3\]\$latch " "Warning: Node \"dout\[3\]\$latch\" is a latch" {  } { { "jp.v" "" { Text "E:/jp/jp.v" 53 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "dout\[4\]\$latch " "Warning: Node \"dout\[4\]\$latch\" is a latch" {  } { { "jp.v" "" { Text "E:/jp/jp.v" 53 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "dout\[5\]\$latch " "Warning: Node \"dout\[5\]\$latch\" is a latch" {  } { { "jp.v" "" { Text "E:/jp/jp.v" 53 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTAN_COMB_LATCH_NODE" "dout\[6\]\$latch " "Warning: Node \"dout\[6\]\$latch\" is a latch" {  } { { "jp.v" "" { Text "E:/jp/jp.v" 53 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk100khz " "Info: Assuming node \"clk100khz\" is an undefined clock" {  } { { "jp.v" "" { Text "E:/jp/jp.v" 2 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "clk100khz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "reduce_or~95 " "Info: Detected gated clock \"reduce_or~95\" as buffer" {  } { { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "reduce_or~95" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "clk1 " "Info: Detected ripple clock \"clk1\" as buffer" {  } { { "jp.v" "" { Text "E:/jp/jp.v" 10 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "clk1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "cnt\[1\] " "Info: Detected ripple clock \"cnt\[1\]\" as buffer" {  } { { "jp.v" "" { Text "E:/jp/jp.v" 49 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "cnt\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "cnt\[2\] " "Info: Detected ripple clock \"cnt\[2\]\" as buffer" {  } { { "jp.v" "" { Text "E:/jp/jp.v" 49 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "cnt\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "cnt\[3\] " "Info: Detected ripple clock \"cnt\[3\]\" as buffer" {  } { { "jp.v" "" { Text "E:/jp/jp.v" 49 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "cnt\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk100khz register count\[11\] register count\[4\] 147.56 MHz 6.777 ns Internal " "Info: Clock \"clk100khz\" has Internal fmax of 147.56 MHz between source register \"count\[11\]\" and destination register \"count\[4\]\" (period= 6.777 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.513 ns + Longest register register " "Info: + Longest register to register delay is 6.513 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count\[11\] 1 REG LCFF_X17_Y7_N27 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y7_N27; Fanout = 3; REG Node = 'count\[11\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "E:/jp/db/jp.quartus_db" { Floorplan "E:/jp/" "" "" { count[11] } "NODE_NAME" } "" } } { "jp.v" "" { Text "E:/jp/jp.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.826 ns) + CELL(0.615 ns) 2.441 ns rtl~252 2 COMB LCCOMB_X17_Y7_N22 1 " "Info: 2: + IC(1.826 ns) + CELL(0.615 ns) = 2.441 ns; Loc. = LCCOMB_X17_Y7_N22; Fanout = 1; COMB Node = 'rtl~252'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "E:/jp/db/jp.quartus_db" { Floorplan "E:/jp/" "" "2.441 ns" { count[11] rtl~252 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.448 ns) + CELL(0.370 ns) 4.259 ns rtl~253 3 COMB LCCOMB_X15_Y6_N28 9 " "Info: 3: + IC(1.448 ns) + CELL(0.370 ns) = 4.259 ns; Loc. = LCCOMB_X15_Y6_N28; Fanout = 9; COMB Node = 'rtl~253'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "E:/jp/db/jp.quartus_db" { Floorplan "E:/jp/" "" "1.818 ns" { rtl~252 rtl~253 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.540 ns) + CELL(0.606 ns) 6.405 ns count~201 4 COMB LCCOMB_X17_Y7_N16 1 " "Info: 4: + IC(1.540 ns) + CELL(0.606 ns) = 6.405 ns; Loc. = LCCOMB_X17_Y7_N16; Fanout = 1; COMB Node = 'count~201'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "E:/jp/db/jp.quartus_db" { Floorplan "E:/jp/" "" "2.146 ns" { rtl~253 count~201 } "NODE_NAME" } "" } } { "jp.v" "" { Text "E:/jp/jp.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.513 ns count\[4\] 5 REG LCFF_X17_Y7_N17 3 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 6.513 ns; Loc. = LCFF_X17_Y7_N17; Fanout = 3; REG Node = 'count\[4\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "E:/jp/db/jp.quartus_db" { Floorplan "E:/jp/" "" "0.108 ns" { count~201 count[4] } "NODE_NAME" } "" } } { "jp.v" "" { Text "E:/jp/jp.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.699 ns ( 26.09 % ) " "Info: Total cell delay = 1.699 ns ( 26.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.814 ns ( 73.91 % ) " "Info: Total interconnect delay = 4.814 ns ( 73.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "E:/jp/db/jp.quartus_db" { Floorplan "E:/jp/" "" "6.513 ns" { count[11] rtl~252 rtl~253 count~201 count[4] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "6.513 ns" { count[11] rtl~252 rtl~253 count~201 count[4] } { 0.000ns 1.826ns 1.448ns 1.540ns 0.000ns } { 0.000ns 0.615ns 0.370ns 0.606ns 0.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100khz destination 3.612 ns + Shortest register " "Info: + Shortest clock path from clock \"clk100khz\" to destination register is 3.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns clk100khz 1 CLK PIN_25 31 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_25; Fanout = 31; CLK Node = 'clk100khz'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "E:/jp/db/jp.quartus_db" { Floorplan "E:/jp/" "" "" { clk100khz } "NODE_NAME" } "" } } { "jp.v" "" { Text "E:/jp/jp.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.011 ns) + CELL(0.666 ns) 3.612 ns count\[4\] 2 REG LCFF_X17_Y7_N17 3 " "Info: 2: + IC(2.011 ns) + CELL(0.666 ns) = 3.612 ns; Loc. = LCFF_X17_Y7_N17; Fanout = 3; REG Node = 'count\[4\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "E:/jp/db/jp.quartus_db" { Floorplan "E:/jp/" "" "2.677 ns" { clk100khz count[4] } "NODE_NAME" } "" } } { "jp.v" "" { Text "E:/jp/jp.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.601 ns ( 44.32 % ) " "Info: Total cell delay = 1.601 ns ( 44.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.011 ns ( 55.68 % ) " "Info: Total interconnect delay = 2.011 ns ( 55.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "E:/jp/db/jp.quartus_db" { Floorplan "E:/jp/" "" "3.612 ns" { clk100khz count[4] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.612 ns" { clk100khz clk100khz~combout count[4] } { 0.000ns 0.000ns 2.011ns } { 0.000ns 0.935ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100khz source 3.612 ns - Longest register " "Info: - Longest clock path from clock \"clk100khz\" to source register is 3.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns clk100khz 1 CLK PIN_25 31 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_25; Fanout = 31; CLK Node = 'clk100khz'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "E:/jp/db/jp.quartus_db" { Floorplan "E:/jp/" "" "" { clk100khz } "NODE_NAME" } "" } } { "jp.v" "" { Text "E:/jp/jp.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.011 ns) + CELL(0.666 ns) 3.612 ns count\[11\] 2 REG LCFF_X17_Y7_N27 3 " "Info: 2: + IC(2.011 ns) + CELL(0.666 ns) = 3.612 ns; Loc. = LCFF_X17_Y7_N27; Fanout = 3; REG Node = 'count\[11\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "E:/jp/db/jp.quartus_db" { Floorplan "E:/jp/" "" "2.677 ns" { clk100khz count[11] } "NODE_NAME" } "" } } { "jp.v" "" { Text "E:/jp/jp.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.601 ns ( 44.32 % ) " "Info: Total cell delay = 1.601 ns ( 44.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.011 ns ( 55.68 % ) " "Info: Total interconnect delay = 2.011 ns ( 55.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "E:/jp/db/jp.quartus_db" { Floorplan "E:/jp/" "" "3.612 ns" { clk100khz count[11] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.612 ns" { clk100khz clk100khz~combout count[11] } { 0.000ns 0.000ns 2.011ns } { 0.000ns 0.935ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "E:/jp/db/jp.quartus_db" { Floorplan "E:/jp/" "" "3.612 ns" { clk100khz count[4] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.612 ns" { clk100khz clk100khz~combout count[4] } { 0.000ns 0.000ns 2.011ns } { 0.000ns 0.935ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "E:/jp/db/jp.quartus_db" { Floorplan "E:/jp/" "" "3.612 ns" { clk100khz count[11] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.612 ns" { clk100khz clk100khz~combout count[11] } { 0.000ns 0.000ns 2.011ns } { 0.000ns 0.935ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "jp.v" "" { Text "E:/jp/jp.v" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "jp.v" "" { Text "E:/jp/jp.v" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "E:/jp/db/jp.quartus_db" { Floorplan "E:/jp/" "" "6.513 ns" { count[11] rtl~252 rtl~253 count~201 count[4] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "6.513 ns" { count[11] rtl~252 rtl~253 count~201 count[4] } { 0.000ns 1.826ns 1.448ns 1.540ns 0.000ns } { 0.000ns 0.615ns 0.370ns 0.606ns 0.108ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "E:/jp/db/jp.quartus_db" { Floorplan "E:/jp/" "" "3.612 ns" { clk100khz count[4] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.612 ns" { clk100khz clk100khz~combout count[4] } { 0.000ns 0.000ns 2.011ns } { 0.000ns 0.935ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "E:/jp/db/jp.quartus_db" { Floorplan "E:/jp/" "" "3.612 ns" { clk100khz count[11] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.612 ns" { clk100khz clk100khz~combout count[11] } { 0.000ns 0.000ns 2.011ns } { 0.000ns 0.935ns 0.666ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk100khz 18 " "Warning: Circuit may not operate. Detected 18 non-operational path(s) clocked by clock \"clk100khz\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "cnt\[0\] dout\[0\]\$latch clk100khz 2.233 ns " "Info: Found hold time violation between source  pin or register \"cnt\[0\]\" and destination pin or register \"dout\[0\]\$latch\" for clock \"clk100khz\" (Hold time is 2.233 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.995 ns + Largest " "Info: + Largest clock skew is 4.995 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100khz destination 8.607 ns + Longest register " "Info: + Longest clock path from clock \"clk100khz\" to destination register is 8.607 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns clk100khz 1 CLK PIN_25 31 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_25; Fanout = 31; CLK Node = 'clk100khz'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "E:/jp/db/jp.quartus_db" { Floorplan "E:/jp/" "" "" { clk100khz } "NODE_NAME" } "" } } { "jp.v" "" { Text "E:/jp/jp.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.011 ns) + CELL(0.970 ns) 3.916 ns cnt\[2\] 2 REG LCFF_X17_Y7_N9 18 " "Info: 2: + IC(2.011 ns) + CELL(0.970 ns) = 3.916 ns; Loc. = LCFF_X17_Y7_N9; Fanout = 18; REG Node = 'cnt\[2\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "E:/jp/db/jp.quartus_db" { Floorplan "E:/jp/" "" "2.981 ns" { clk100khz cnt[2] } "NODE_NAME" } "" } } { "jp.v" "" { Text "E:/jp/jp.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.789 ns) + CELL(0.651 ns) 5.356 ns reduce_or~95 3 COMB LCCOMB_X18_Y7_N24 1 " "Info: 3: + IC(0.789 ns) + CELL(0.651 ns) = 5.356 ns; Loc. = LCCOMB_X18_Y7_N24; Fanout = 1; COMB Node = 'reduce_or~95'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "E:/jp/db/jp.quartus_db" { Floorplan "E:/jp/" "" "1.440 ns" { cnt[2] reduce_or~95 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.736 ns) + CELL(0.000 ns) 7.092 ns reduce_or~95clkctrl 4 COMB CLKCTRL_G5 7 " "Info: 4: + IC(1.736 ns) + CELL(0.000 ns) = 7.092 ns; Loc. = CLKCTRL_G5; Fanout = 7; COMB Node = 'reduce_or~95clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "E:/jp/db/jp.quartus_db" { Floorplan "E:/jp/" "" "1.736 ns" { reduce_or~95 reduce_or~95clkctrl } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.309 ns) + CELL(0.206 ns) 8.607 ns dout\[0\]\$latch 5 REG LCCOMB_X18_Y7_N16 1 " "Info: 5: + IC(1.309 ns) + CELL(0.206 ns) = 8.607 ns; Loc. = LCCOMB_X18_Y7_N16; Fanout = 1; REG Node = 'dout\[0\]\$latch'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "E:/jp/db/jp.quartus_db" { Floorplan "E:/jp/" "" "1.515 ns" { reduce_or~95clkctrl dout[0]$latch } "NODE_NAME" } "" } } { "jp.v" "" { Text "E:/jp/jp.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.762 ns ( 32.09 % ) " "Info: Total cell delay = 2.762 ns ( 32.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.845 ns ( 67.91 % ) " "Info: Total interconnect delay = 5.845 ns ( 67.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "E:/jp/db/jp.quartus_db" { Floorplan "E:/jp/" "" "8.607 ns" { clk100khz cnt[2] reduce_or~95 reduce_or~95clkctrl dout[0]$latch } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "8.607 ns" { clk100khz clk100khz~combout cnt[2] reduce_or~95 reduce_or~95clkctrl dout[0]$latch } { 0.000ns 0.000ns 2.011ns 0.789ns 1.736ns 1.309ns } { 0.000ns 0.935ns 0.970ns 0.651ns 0.000ns 0.206ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100khz source 3.612 ns - Shortest register " "Info: - Shortest clock path from clock \"clk100khz\" to source register is 3.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns clk100khz 1 CLK PIN_25 31 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_25; Fanout = 31; CLK Node = 'clk100khz'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "E:/jp/db/jp.quartus_db" { Floorplan "E:/jp/" "" "" { clk100khz } "NODE_NAME" } "" } } { "jp.v" "" { Text "E:/jp/jp.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.011 ns) + CELL(0.666 ns) 3.612 ns cnt\[0\] 2 REG LCFF_X17_Y7_N13 19 " "Info: 2: + IC(2.011 ns) + CELL(0.666 ns) = 3.612 ns; Loc. = LCFF_X17_Y7_N13; Fanout = 19; REG Node = 'cnt\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "E:/jp/db/jp.quartus_db" { Floorplan "E:/jp/" "" "2.677 ns" { clk100khz cnt[0] } "NODE_NAME" } "" } } { "jp.v" "" { Text "E:/jp/jp.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.601 ns ( 44.32 % ) " "Info: Total cell delay = 1.601 ns ( 44.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.011 ns ( 55.68 % ) " "Info: Total interconnect delay = 2.011 ns ( 55.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "E:/jp/db/jp.quartus_db" { Floorplan "E:/jp/" "" "3.612 ns" { clk100khz cnt[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.612 ns" { clk100khz clk100khz~combout cnt[0] } { 0.000ns 0.000ns 2.011ns } { 0.000ns 0.935ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "E:/jp/db/jp.quartus_db" { Floorplan "E:/jp/" "" "8.607 ns" { clk100khz cnt[2] reduce_or~95 reduce_or~95clkctrl dout[0]$latch } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "8.607 ns" { clk100khz clk100khz~combout cnt[2] reduce_or~95 reduce_or~95clkctrl dout[0]$latch } { 0.000ns 0.000ns 2.011ns 0.789ns 1.736ns 1.309ns } { 0.000ns 0.935ns 0.970ns 0.651ns 0.000ns 0.206ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "E:/jp/db/jp.quartus_db" { Floorplan "E:/jp/" "" "3.612 ns" { clk100khz cnt[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.612 ns" { clk100khz clk100khz~combout cnt[0] } { 0.000ns 0.000ns 2.011ns } { 0.000ns 0.935ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "jp.v" "" { Text "E:/jp/jp.v" 49 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.458 ns - Shortest register register " "Info: - Shortest register to register delay is 2.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt\[0\] 1 REG LCFF_X17_Y7_N13 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y7_N13; Fanout = 19; REG Node = 'cnt\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "E:/jp/db/jp.quartus_db" { Floorplan "E:/jp/" "" "" { cnt[0] } "NODE_NAME" } "" } } { "jp.v" "" { Text "E:/jp/jp.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.825 ns) + CELL(0.650 ns) 1.475 ns Select~1422 2 COMB LCCOMB_X18_Y7_N28 1 " "Info: 2: + IC(0.825 ns) + CELL(0.650 ns) = 1.475 ns; Loc. = LCCOMB_X18_Y7_N28; Fanout = 1; COMB Node = 'Select~1422'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "E:/jp/db/jp.quartus_db" { Floorplan "E:/jp/" "" "1.475 ns" { cnt[0] Select~1422 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.624 ns) 2.458 ns dout\[0\]\$latch 3 REG LCCOMB_X18_Y7_N16 1 " "Info: 3: + IC(0.359 ns) + CELL(0.624 ns) = 2.458 ns; Loc. = LCCOMB_X18_Y7_N16; Fanout = 1; REG Node = 'dout\[0\]\$latch'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "E:/jp/db/jp.quartus_db" { Floorplan "E:/jp/" "" "0.983 ns" { Select~1422 dout[0]$latch } "NODE_NAME" } "" } } { "jp.v" "" { Text "E:/jp/jp.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.274 ns ( 51.83 % ) " "Info: Total cell delay = 1.274 ns ( 51.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.184 ns ( 48.17 % ) " "Info: Total interconnect delay = 1.184 ns ( 48.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "E:/jp/db/jp.quartus_db" { Floorplan "E:/jp/" "" "2.458 ns" { cnt[0] Select~1422 dout[0]$latch } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.458 ns" { cnt[0] Select~1422 dout[0]$latch } { 0.000ns 0.825ns 0.359ns } { 0.000ns 0.650ns 0.624ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "jp.v" "" { Text "E:/jp/jp.v" 53 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "E:/jp/db/jp.quartus_db" { Floorplan "E:/jp/" "" "8.607 ns" { clk100khz cnt[2] reduce_or~95 reduce_or~95clkctrl dout[0]$latch } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "8.607 ns" { clk100khz clk100khz~combout cnt[2] reduce_or~95 reduce_or~95clkctrl dout[0]$latch } { 0.000ns 0.000ns 2.011ns 0.789ns 1.736ns 1.309ns } { 0.000ns 0.935ns 0.970ns 0.651ns 0.000ns 0.206ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "E:/jp/db/jp.quartus_db" { Floorplan "E:/jp/" "" "3.612 ns" { clk100khz cnt[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.612 ns" { clk100khz clk100khz~combout cnt[0] } { 0.000ns 0.000ns 2.011ns } { 0.000ns 0.935ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "E:/jp/db/jp.quartus_db" { Floorplan "E:/jp/" "" "2.458 ns" { cnt[0] Select~1422 dout[0]$latch } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.458 ns" { cnt[0] Select~1422 dout[0]$latch } { 0.000ns 0.825ns 0.359ns } { 0.000ns 0.650ns 0.624ns } } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0}
{ "Info" "ITDB_TSU_RESULT" "temp\[0\] din\[0\] clk100khz 2.631 ns register " "Info: tsu for register \"temp\[0\]\" (data pin = \"din\[0\]\", clock pin = \"clk100khz\") is 2.631 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.329 ns + Longest pin register " "Info: + Longest pin to register delay is 10.329 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns din\[0\] 1 PIN PIN_103 8 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_103; Fanout = 8; PIN Node = 'din\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "E:/jp/db/jp.quartus_db" { Floorplan "E:/jp/" "" "" { din[0] } "NODE_NAME" } "" } } { "jp.v" "" { Text "E:/jp/jp.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.415 ns) + CELL(0.614 ns) 7.964 ns rtl~257 2 COMB LCCOMB_X20_Y8_N24 2 " "Info: 2: + IC(6.415 ns) + CELL(0.614 ns) = 7.964 ns; Loc. = LCCOMB_X20_Y8_N24; Fanout = 2; COMB Node = 'rtl~257'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "E:/jp/db/jp.quartus_db" { Floorplan "E:/jp/" "" "7.029 ns" { din[0] rtl~257 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.685 ns) + CELL(0.505 ns) 9.154 ns always1~79 3 COMB LCCOMB_X19_Y8_N10 7 " "Info: 3: + IC(0.685 ns) + CELL(0.505 ns) = 9.154 ns; Loc. = LCCOMB_X19_Y8_N10; Fanout = 7; COMB Node = 'always1~79'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "E:/jp/db/jp.quartus_db" { Floorplan "E:/jp/" "" "1.190 ns" { rtl~257 always1~79 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.855 ns) 10.329 ns temp\[0\] 4 REG LCFF_X19_Y8_N17 1 " "Info: 4: + IC(0.320 ns) + CELL(0.855 ns) = 10.329 ns; Loc. = LCFF_X19_Y8_N17; Fanout = 1; REG Node = 'temp\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "E:/jp/db/jp.quartus_db" { Floorplan "E:/jp/" "" "1.175 ns" { always1~79 temp[0] } "NODE_NAME" } "" } } { "jp.v" "" { Text "E:/jp/jp.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.909 ns ( 28.16 % ) " "Info: Total cell delay = 2.909 ns ( 28.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.420 ns ( 71.84 % ) " "Info: Total interconnect delay = 7.420 ns ( 71.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "E:/jp/db/jp.quartus_db" { Floorplan "E:/jp/" "" "10.329 ns" { din[0] rtl~257 always1~79 temp[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "10.329 ns" { din[0] din[0]~combout rtl~257 always1~79 temp[0] } { 0.000ns 0.000ns 6.415ns 0.685ns 0.320ns } { 0.000ns 0.935ns 0.614ns 0.505ns 0.855ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "jp.v" "" { Text "E:/jp/jp.v" 41 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100khz destination 7.658 ns - Shortest register " "Info: - Shortest clock path from clock \"clk100khz\" to destination register is 7.658 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns clk100khz 1 CLK PIN_25 31 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_25; Fanout = 31; CLK Node = 'clk100khz'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "E:/jp/db/jp.quartus_db" { Floorplan "E:/jp/" "" "" { clk100khz } "NODE_NAME" } "" } } { "jp.v" "" { Text "E:/jp/jp.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.011 ns) + CELL(0.970 ns) 3.916 ns clk1 2 REG LCFF_X17_Y7_N25 2 " "Info: 2: + IC(2.011 ns) + CELL(0.970 ns) = 3.916 ns; Loc. = LCFF_X17_Y7_N25; Fanout = 2; REG Node = 'clk1'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "E:/jp/db/jp.quartus_db" { Floorplan "E:/jp/" "" "2.981 ns" { clk100khz clk1 } "NODE_NAME" } "" } } { "jp.v" "" { Text "E:/jp/jp.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.241 ns) + CELL(0.000 ns) 6.157 ns clk1~clkctrl 3 COMB CLKCTRL_G2 50 " "Info: 3: + IC(2.241 ns) + CELL(0.000 ns) = 6.157 ns; Loc. = CLKCTRL_G2; Fanout = 50; COMB Node = 'clk1~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "E:/jp/db/jp.quartus_db" { Floorplan "E:/jp/" "" "2.241 ns" { clk1 clk1~clkctrl } "NODE_NAME" } "" } } { "jp.v" "" { Text "E:/jp/jp.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.666 ns) 7.658 ns temp\[0\] 4 REG LCFF_X19_Y8_N17 1 " "Info: 4: + IC(0.835 ns) + CELL(0.666 ns) = 7.658 ns; Loc. = LCFF_X19_Y8_N17; Fanout = 1; REG Node = 'temp\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "E:/jp/db/jp.quartus_db" { Floorplan "E:/jp/" "" "1.501 ns" { clk1~clkctrl temp[0] } "NODE_NAME" } "" } } { "jp.v" "" { Text "E:/jp/jp.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.571 ns ( 33.57 % ) " "Info: Total cell delay = 2.571 ns ( 33.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.087 ns ( 66.43 % ) " "Info: Total interconnect delay = 5.087 ns ( 66.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "E:/jp/db/jp.quartus_db" { Floorplan "E:/jp/" "" "7.658 ns" { clk100khz clk1 clk1~clkctrl temp[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.658 ns" { clk100khz clk100khz~combout clk1 clk1~clkctrl temp[0] } { 0.000ns 0.000ns 2.011ns 2.241ns 0.835ns } { 0.000ns 0.935ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "E:/jp/db/jp.quartus_db" { Floorplan "E:/jp/" "" "10.329 ns" { din[0] rtl~257 always1~79 temp[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "10.329 ns" { din[0] din[0]~combout rtl~257 always1~79 temp[0] } { 0.000ns 0.000ns 6.415ns 0.685ns 0.320ns } { 0.000ns 0.935ns 0.614ns 0.505ns 0.855ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "E:/jp/db/jp.quartus_db" { Floorplan "E:/jp/" "" "7.658 ns" { clk100khz clk1 clk1~clkctrl temp[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.658 ns" { clk100khz clk100khz~combout clk1 clk1~clkctrl temp[0] } { 0.000ns 0.000ns 2.011ns 2.241ns 0.835ns } { 0.000ns 0.935ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk100khz dout\[0\] dout\[0\]\$latch 15.014 ns register " "Info: tco from clock \"clk100khz\" to destination pin \"dout\[0\]\" through register \"dout\[0\]\$latch\" is 15.014 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100khz source 8.607 ns + Longest register " "Info: + Longest clock path from clock \"clk100khz\" to source register is 8.607 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns clk100khz 1 CLK PIN_25 31 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_25; Fanout = 31; CLK Node = 'clk100khz'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "E:/jp/db/jp.quartus_db" { Floorplan "E:/jp/" "" "" { clk100khz } "NODE_NAME" } "" } } { "jp.v" "" { Text "E:/jp/jp.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.011 ns) + CELL(0.970 ns) 3.916 ns cnt\[2\] 2 REG LCFF_X17_Y7_N9 18 " "Info: 2: + IC(2.011 ns) + CELL(0.970 ns) = 3.916 ns; Loc. = LCFF_X17_Y7_N9; Fanout = 18; REG Node = 'cnt\[2\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "E:/jp/db/jp.quartus_db" { Floorplan "E:/jp/" "" "2.981 ns" { clk100khz cnt[2] } "NODE_NAME" } "" } } { "jp.v" "" { Text "E:/jp/jp.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.789 ns) + CELL(0.651 ns) 5.356 ns reduce_or~95 3 COMB LCCOMB_X18_Y7_N24 1 " "Info: 3: + IC(0.789 ns) + CELL(0.651 ns) = 5.356 ns; Loc. = LCCOMB_X18_Y7_N24; Fanout = 1; COMB Node = 'reduce_or~95'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "E:/jp/db/jp.quartus_db" { Floorplan "E:/jp/" "" "1.440 ns" { cnt[2] reduce_or~95 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.736 ns) + CELL(0.000 ns) 7.092 ns reduce_or~95clkctrl 4 COMB CLKCTRL_G5 7 " "Info: 4: + IC(1.736 ns) + CELL(0.000 ns) = 7.092 ns; Loc. = CLKCTRL_G5; Fanout = 7; COMB Node = 'reduce_or~95clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "E:/jp/db/jp.quartus_db" { Floorplan "E:/jp/" "" "1.736 ns" { reduce_or~95 reduce_or~95clkctrl } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.309 ns) + CELL(0.206 ns) 8.607 ns dout\[0\]\$latch 5 REG LCCOMB_X18_Y7_N16 1 " "Info: 5: + IC(1.309 ns) + CELL(0.206 ns) = 8.607 ns; Loc. = LCCOMB_X18_Y7_N16; Fanout = 1; REG Node = 'dout\[0\]\$latch'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "E:/jp/db/jp.quartus_db" { Floorplan "E:/jp/" "" "1.515 ns" { reduce_or~95clkctrl dout[0]$latch } "NODE_NAME" } "" } } { "jp.v" "" { Text "E:/jp/jp.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.762 ns ( 32.09 % ) " "Info: Total cell delay = 2.762 ns ( 32.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.845 ns ( 67.91 % ) " "Info: Total interconnect delay = 5.845 ns ( 67.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "E:/jp/db/jp.quartus_db" { Floorplan "E:/jp/" "" "8.607 ns" { clk100khz cnt[2] reduce_or~95 reduce_or~95clkctrl dout[0]$latch } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "8.607 ns" { clk100khz clk100khz~combout cnt[2] reduce_or~95 reduce_or~95clkctrl dout[0]$latch } { 0.000ns 0.000ns 2.011ns 0.789ns 1.736ns 1.309ns } { 0.000ns 0.935ns 0.970ns 0.651ns 0.000ns 0.206ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "jp.v" "" { Text "E:/jp/jp.v" 53 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.407 ns + Longest register pin " "Info: + Longest register to pin delay is 6.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dout\[0\]\$latch 1 REG LCCOMB_X18_Y7_N16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X18_Y7_N16; Fanout = 1; REG Node = 'dout\[0\]\$latch'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "E:/jp/db/jp.quartus_db" { Floorplan "E:/jp/" "" "" { dout[0]$latch } "NODE_NAME" } "" } } { "jp.v" "" { Text "E:/jp/jp.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.171 ns) + CELL(3.236 ns) 6.407 ns dout\[0\] 2 PIN PIN_40 0 " "Info: 2: + IC(3.171 ns) + CELL(3.236 ns) = 6.407 ns; Loc. = PIN_40; Fanout = 0; PIN Node = 'dout\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "E:/jp/db/jp.quartus_db" { Floorplan "E:/jp/" "" "6.407 ns" { dout[0]$latch dout[0] } "NODE_NAME" } "" } } { "jp.v" "" { Text "E:/jp/jp.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.236 ns ( 50.51 % ) " "Info: Total cell delay = 3.236 ns ( 50.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.171 ns ( 49.49 % ) " "Info: Total interconnect delay = 3.171 ns ( 49.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "E:/jp/db/jp.quartus_db" { Floorplan "E:/jp/" "" "6.407 ns" { dout[0]$latch dout[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "6.407 ns" { dout[0]$latch dout[0] } { 0.000ns 3.171ns } { 0.000ns 3.236ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "E:/jp/db/jp.quartus_db" { Floorplan "E:/jp/" "" "8.607 ns" { clk100khz cnt[2] reduce_or~95 reduce_or~95clkctrl dout[0]$latch } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "8.607 ns" { clk100khz clk100khz~combout cnt[2] reduce_or~95 reduce_or~95clkctrl dout[0]$latch } { 0.000ns 0.000ns 2.011ns 0.789ns 1.736ns 1.309ns } { 0.000ns 0.935ns 0.970ns 0.651ns 0.000ns 0.206ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "E:/jp/db/jp.quartus_db" { Floorplan "E:/jp/" "" "6.407 ns" { dout[0]$latch dout[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "6.407 ns" { dout[0]$latch dout[0] } { 0.000ns 3.171ns } { 0.000ns 3.236ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "temp\[0\] din\[3\] clk100khz 0.443 ns register " "Info: th for register \"temp\[0\]\" (data pin = \"din\[3\]\", clock pin = \"clk100khz\") is 0.443 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100khz destination 7.658 ns + Longest register " "Info: + Longest clock path from clock \"clk100khz\" to destination register is 7.658 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns clk100khz 1 CLK PIN_25 31 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_25; Fanout = 31; CLK Node = 'clk100khz'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "E:/jp/db/jp.quartus_db" { Floorplan "E:/jp/" "" "" { clk100khz } "NODE_NAME" } "" } } { "jp.v" "" { Text "E:/jp/jp.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.011 ns) + CELL(0.970 ns) 3.916 ns clk1 2 REG LCFF_X17_Y7_N25 2 " "Info: 2: + IC(2.011 ns) + CELL(0.970 ns) = 3.916 ns; Loc. = LCFF_X17_Y7_N25; Fanout = 2; REG Node = 'clk1'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "E:/jp/db/jp.quartus_db" { Floorplan "E:/jp/" "" "2.981 ns" { clk100khz clk1 } "NODE_NAME" } "" } } { "jp.v" "" { Text "E:/jp/jp.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.241 ns) + CELL(0.000 ns) 6.157 ns clk1~clkctrl 3 COMB CLKCTRL_G2 50 " "Info: 3: + IC(2.241 ns) + CELL(0.000 ns) = 6.157 ns; Loc. = CLKCTRL_G2; Fanout = 50; COMB Node = 'clk1~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "E:/jp/db/jp.quartus_db" { Floorplan "E:/jp/" "" "2.241 ns" { clk1 clk1~clkctrl } "NODE_NAME" } "" } } { "jp.v" "" { Text "E:/jp/jp.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.666 ns) 7.658 ns temp\[0\] 4 REG LCFF_X19_Y8_N17 1 " "Info: 4: + IC(0.835 ns) + CELL(0.666 ns) = 7.658 ns; Loc. = LCFF_X19_Y8_N17; Fanout = 1; REG Node = 'temp\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "E:/jp/db/jp.quartus_db" { Floorplan "E:/jp/" "" "1.501 ns" { clk1~clkctrl temp[0] } "NODE_NAME" } "" } } { "jp.v" "" { Text "E:/jp/jp.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.571 ns ( 33.57 % ) " "Info: Total cell delay = 2.571 ns ( 33.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.087 ns ( 66.43 % ) " "Info: Total interconnect delay = 5.087 ns ( 66.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "E:/jp/db/jp.quartus_db" { Floorplan "E:/jp/" "" "7.658 ns" { clk100khz clk1 clk1~clkctrl temp[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.658 ns" { clk100khz clk100khz~combout clk1 clk1~clkctrl temp[0] } { 0.000ns 0.000ns 2.011ns 2.241ns 0.835ns } { 0.000ns 0.935ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "jp.v" "" { Text "E:/jp/jp.v" 41 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.521 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.521 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns din\[3\] 1 PIN PIN_99 8 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 8; PIN Node = 'din\[3\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "E:/jp/db/jp.quartus_db" { Floorplan "E:/jp/" "" "" { din[3] } "NODE_NAME" } "" } } { "jp.v" "" { Text "E:/jp/jp.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.272 ns) + CELL(0.206 ns) 7.413 ns reduce_or~96 2 COMB LCCOMB_X19_Y8_N16 1 " "Info: 2: + IC(6.272 ns) + CELL(0.206 ns) = 7.413 ns; Loc. = LCCOMB_X19_Y8_N16; Fanout = 1; COMB Node = 'reduce_or~96'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "E:/jp/db/jp.quartus_db" { Floorplan "E:/jp/" "" "6.478 ns" { din[3] reduce_or~96 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.521 ns temp\[0\] 3 REG LCFF_X19_Y8_N17 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.521 ns; Loc. = LCFF_X19_Y8_N17; Fanout = 1; REG Node = 'temp\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "E:/jp/db/jp.quartus_db" { Floorplan "E:/jp/" "" "0.108 ns" { reduce_or~96 temp[0] } "NODE_NAME" } "" } } { "jp.v" "" { Text "E:/jp/jp.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.249 ns ( 16.61 % ) " "Info: Total cell delay = 1.249 ns ( 16.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.272 ns ( 83.39 % ) " "Info: Total interconnect delay = 6.272 ns ( 83.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "E:/jp/db/jp.quartus_db" { Floorplan "E:/jp/" "" "7.521 ns" { din[3] reduce_or~96 temp[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.521 ns" { din[3] din[3]~combout reduce_or~96 temp[0] } { 0.000ns 0.000ns 6.272ns 0.000ns } { 0.000ns 0.935ns 0.206ns 0.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "E:/jp/db/jp.quartus_db" { Floorplan "E:/jp/" "" "7.658 ns" { clk100khz clk1 clk1~clkctrl temp[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.658 ns" { clk100khz clk100khz~combout clk1 clk1~clkctrl temp[0] } { 0.000ns 0.000ns 2.011ns 2.241ns 0.835ns } { 0.000ns 0.935ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "jp" "UNKNOWN" "V1" "E:/jp/db/jp.quartus_db" { Floorplan "E:/jp/" "" "7.521 ns" { din[3] reduce_or~96 temp[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.521 ns" { din[3] din[3]~combout reduce_or~96 temp[0] } { 0.000ns 0.000ns 6.272ns 0.000ns } { 0.000ns 0.935ns 0.206ns 0.108ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 11 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 23 16:00:18 2019 " "Info: Processing ended: Sat Nov 23 16:00:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
