vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  -cover bcesft +incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../rtl/verilog /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../rtl/verilog/data_defs.v /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../rtl/verilog/Decode_Pipelined.v /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../rtl/verilog/Fetch.v /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../rtl/verilog/Execute.v /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../rtl/verilog/Mem_Access.v /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../rtl/verilog/WriteBack.v /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../rtl/verilog/Controller_Pipeline.v /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../rtl/verilog/TopLevelLC3.v 
QuestaSim vlog 2020.4_1 Compiler 2020.11 Nov  6 2020
Start time: 15:07:28 on Dec 07,2022
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" -cover bcesft "+incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../rtl/verilog" /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../rtl/verilog/data_defs.v /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../rtl/verilog/Decode_Pipelined.v /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../rtl/verilog/Fetch.v /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../rtl/verilog/Execute.v /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../rtl/verilog/Mem_Access.v /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../rtl/verilog/WriteBack.v /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../rtl/verilog/Controller_Pipeline.v /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../rtl/verilog/TopLevelLC3.v 
-- Compiling module Decode
-- Compiling module Fetch
-- Compiling module Execute
-- Compiling module extension
-- Compiling module ALU
-- Compiling module MemAccess
-- Compiling module Writeback
-- Compiling module RegFile
-- Compiling module Controller_Pipeline
-- Compiling module LC3

Top level modules:
	LC3
End time: 15:07:28 on Dec 07,2022, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE   +incdir+/afs/unity.ncsu.edu/users/c/cdricha5/UVMF_2022_3/uvmf_base_pkg -F /afs/unity.ncsu.edu/users/c/cdricha5/UVMF_2022_3/uvmf_base_pkg/uvmf_base_pkg_filelist_hdl.f
QuestaSim vlog 2020.4_1 Compiler 2020.11 Nov  6 2020
Start time: 15:07:28 on Dec 07,2022
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/afs/unity.ncsu.edu/users/c/cdricha5/UVMF_2022_3/uvmf_base_pkg" -F /afs/unity.ncsu.edu/users/c/cdricha5/UVMF_2022_3/uvmf_base_pkg/uvmf_base_pkg_filelist_hdl.f 
-- Compiling package uvmf_base_pkg_hdl

Top level modules:
	--none--
End time: 15:07:29 on Dec 07,2022, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE   +incdir+/afs/unity.ncsu.edu/users/c/cdricha5/UVMF_2022_3/uvmf_base_pkg -F /afs/unity.ncsu.edu/users/c/cdricha5/UVMF_2022_3/uvmf_base_pkg/uvmf_base_pkg_filelist_hvl.f
QuestaSim vlog 2020.4_1 Compiler 2020.11 Nov  6 2020
Start time: 15:07:29 on Dec 07,2022
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/afs/unity.ncsu.edu/users/c/cdricha5/UVMF_2022_3/uvmf_base_pkg" -F /afs/unity.ncsu.edu/users/c/cdricha5/UVMF_2022_3/uvmf_base_pkg/uvmf_base_pkg_filelist_hvl.f 
-- Compiling package uvmf_base_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg_hdl

Top level modules:
	--none--
End time: 15:07:29 on Dec 07,2022, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog -sv +incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/environment_packages/lc3_prediction_pkg /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/environment_packages/lc3_prediction_pkg/lc3_prediction_pkg.sv 
QuestaSim vlog 2020.4_1 Compiler 2020.11 Nov  6 2020
Start time: 15:07:30 on Dec 07,2022
vlog -sv "+incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/environment_packages/lc3_prediction_pkg" /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/environment_packages/lc3_prediction_pkg/lc3_prediction_pkg.sv 
-- Compiling package lc3_prediction_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)

Top level modules:
	--none--
End time: 15:07:30 on Dec 07,2022, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/writeback_in_pkg -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/writeback_in_pkg/writeback_in_filelist_hdl.f 
QuestaSim vlog 2020.4_1 Compiler 2020.11 Nov  6 2020
Start time: 15:07:30 on Dec 07,2022
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/writeback_in_pkg" -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/writeback_in_pkg/writeback_in_filelist_hdl.f 
-- Compiling package writeback_in_pkg_hdl
-- Importing package uvmf_base_pkg_hdl

Top level modules:
	--none--
End time: 15:07:31 on Dec 07,2022, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/writeback_in_pkg -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/writeback_in_pkg/writeback_in_filelist_hvl.f 
QuestaSim vlog 2020.4_1 Compiler 2020.11 Nov  6 2020
Start time: 15:07:31 on Dec 07,2022
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/writeback_in_pkg" -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/writeback_in_pkg/writeback_in_filelist_hvl.f 
-- Compiling package writeback_in_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg_hdl
-- Importing package uvmf_base_pkg
-- Importing package writeback_in_pkg_hdl

Top level modules:
	--none--
End time: 15:07:32 on Dec 07,2022, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/writeback_in_pkg -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/writeback_in_pkg/writeback_in_filelist_xrtl.f  
QuestaSim vlog 2020.4_1 Compiler 2020.11 Nov  6 2020
Start time: 15:07:32 on Dec 07,2022
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/writeback_in_pkg" -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/writeback_in_pkg/writeback_in_filelist_xrtl.f 
-- Compiling package writeback_in_if_sv_unit
-- Importing package uvmf_base_pkg_hdl
-- Importing package writeback_in_pkg_hdl
-- Compiling interface writeback_in_if
-- Compiling package writeback_in_monitor_bfm_sv_unit
-- Compiling interface writeback_in_monitor_bfm
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package writeback_in_pkg
-- Importing package uvmf_base_pkg
-- Compiling package writeback_in_driver_bfm_sv_unit
-- Compiling interface writeback_in_driver_bfm

Top level modules:
	--none--
End time: 15:07:32 on Dec 07,2022, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/writeback_out_pkg -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/writeback_out_pkg/writeback_out_filelist_hdl.f 
QuestaSim vlog 2020.4_1 Compiler 2020.11 Nov  6 2020
Start time: 15:07:32 on Dec 07,2022
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/writeback_out_pkg" -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/writeback_out_pkg/writeback_out_filelist_hdl.f 
-- Compiling package writeback_out_pkg_hdl
-- Importing package uvmf_base_pkg_hdl

Top level modules:
	--none--
End time: 15:07:33 on Dec 07,2022, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/writeback_out_pkg -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/writeback_out_pkg/writeback_out_filelist_hvl.f 
QuestaSim vlog 2020.4_1 Compiler 2020.11 Nov  6 2020
Start time: 15:07:33 on Dec 07,2022
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/writeback_out_pkg" -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/writeback_out_pkg/writeback_out_filelist_hvl.f 
-- Compiling package writeback_out_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg_hdl
-- Importing package uvmf_base_pkg
-- Importing package writeback_out_pkg_hdl

Top level modules:
	--none--
End time: 15:07:33 on Dec 07,2022, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/writeback_out_pkg -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/writeback_out_pkg/writeback_out_filelist_xrtl.f  
QuestaSim vlog 2020.4_1 Compiler 2020.11 Nov  6 2020
Start time: 15:07:34 on Dec 07,2022
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/writeback_out_pkg" -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/writeback_out_pkg/writeback_out_filelist_xrtl.f 
-- Compiling package writeback_out_if_sv_unit
-- Importing package uvmf_base_pkg_hdl
-- Importing package writeback_out_pkg_hdl
-- Compiling interface writeback_out_if
-- Compiling package writeback_out_monitor_bfm_sv_unit
-- Compiling interface writeback_out_monitor_bfm
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package writeback_out_pkg
-- Importing package uvmf_base_pkg
-- Compiling package writeback_out_driver_bfm_sv_unit
-- Compiling interface writeback_out_driver_bfm

Top level modules:
	--none--
End time: 15:07:34 on Dec 07,2022, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/execute_in_pkg -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/execute_in_pkg/execute_in_filelist_hdl.f 
QuestaSim vlog 2020.4_1 Compiler 2020.11 Nov  6 2020
Start time: 15:07:34 on Dec 07,2022
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/execute_in_pkg" -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/execute_in_pkg/execute_in_filelist_hdl.f 
-- Compiling package execute_in_pkg_hdl
-- Importing package uvmf_base_pkg_hdl

Top level modules:
	--none--
End time: 15:07:35 on Dec 07,2022, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/execute_in_pkg -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/execute_in_pkg/execute_in_filelist_hvl.f 
QuestaSim vlog 2020.4_1 Compiler 2020.11 Nov  6 2020
Start time: 15:07:35 on Dec 07,2022
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/execute_in_pkg" -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/execute_in_pkg/execute_in_filelist_hvl.f 
-- Compiling package execute_in_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg_hdl
-- Importing package uvmf_base_pkg
-- Importing package execute_in_pkg_hdl

Top level modules:
	--none--
End time: 15:07:35 on Dec 07,2022, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/execute_in_pkg -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/execute_in_pkg/execute_in_filelist_xrtl.f  
QuestaSim vlog 2020.4_1 Compiler 2020.11 Nov  6 2020
Start time: 15:07:36 on Dec 07,2022
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/execute_in_pkg" -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/execute_in_pkg/execute_in_filelist_xrtl.f 
-- Compiling package execute_in_if_sv_unit
-- Importing package uvmf_base_pkg_hdl
-- Importing package execute_in_pkg_hdl
-- Compiling interface execute_in_if
-- Compiling package execute_in_monitor_bfm_sv_unit
-- Compiling interface execute_in_monitor_bfm
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package execute_in_pkg
-- Importing package uvmf_base_pkg
-- Compiling package execute_in_driver_bfm_sv_unit
-- Compiling interface execute_in_driver_bfm

Top level modules:
	--none--
End time: 15:07:36 on Dec 07,2022, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/execute_out_pkg -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/execute_out_pkg/execute_out_filelist_hdl.f 
QuestaSim vlog 2020.4_1 Compiler 2020.11 Nov  6 2020
Start time: 15:07:36 on Dec 07,2022
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/execute_out_pkg" -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/execute_out_pkg/execute_out_filelist_hdl.f 
-- Compiling package execute_out_pkg_hdl
-- Importing package uvmf_base_pkg_hdl

Top level modules:
	--none--
End time: 15:07:37 on Dec 07,2022, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/execute_out_pkg -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/execute_out_pkg/execute_out_filelist_hvl.f 
QuestaSim vlog 2020.4_1 Compiler 2020.11 Nov  6 2020
Start time: 15:07:37 on Dec 07,2022
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/execute_out_pkg" -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/execute_out_pkg/execute_out_filelist_hvl.f 
-- Compiling package execute_out_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg_hdl
-- Importing package uvmf_base_pkg
-- Importing package execute_out_pkg_hdl

Top level modules:
	--none--
End time: 15:07:37 on Dec 07,2022, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/execute_out_pkg -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/execute_out_pkg/execute_out_filelist_xrtl.f  
QuestaSim vlog 2020.4_1 Compiler 2020.11 Nov  6 2020
Start time: 15:07:37 on Dec 07,2022
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/execute_out_pkg" -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/execute_out_pkg/execute_out_filelist_xrtl.f 
-- Compiling package execute_out_if_sv_unit
-- Importing package uvmf_base_pkg_hdl
-- Importing package execute_out_pkg_hdl
-- Compiling interface execute_out_if
-- Compiling package execute_out_monitor_bfm_sv_unit
-- Compiling interface execute_out_monitor_bfm
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package execute_out_pkg
-- Importing package uvmf_base_pkg
-- Compiling package execute_out_driver_bfm_sv_unit
-- Compiling interface execute_out_driver_bfm

Top level modules:
	--none--
End time: 15:07:38 on Dec 07,2022, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/controller_in_pkg -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/controller_in_pkg/controller_in_filelist_hdl.f 
QuestaSim vlog 2020.4_1 Compiler 2020.11 Nov  6 2020
Start time: 15:07:38 on Dec 07,2022
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/controller_in_pkg" -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/controller_in_pkg/controller_in_filelist_hdl.f 
-- Compiling package controller_in_pkg_hdl
-- Importing package uvmf_base_pkg_hdl

Top level modules:
	--none--
End time: 15:07:39 on Dec 07,2022, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/controller_in_pkg -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/controller_in_pkg/controller_in_filelist_hvl.f 
QuestaSim vlog 2020.4_1 Compiler 2020.11 Nov  6 2020
Start time: 15:07:39 on Dec 07,2022
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/controller_in_pkg" -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/controller_in_pkg/controller_in_filelist_hvl.f 
-- Compiling package controller_in_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg_hdl
-- Importing package uvmf_base_pkg
-- Importing package controller_in_pkg_hdl

Top level modules:
	--none--
End time: 15:07:39 on Dec 07,2022, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/controller_in_pkg -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/controller_in_pkg/controller_in_filelist_xrtl.f  
QuestaSim vlog 2020.4_1 Compiler 2020.11 Nov  6 2020
Start time: 15:07:40 on Dec 07,2022
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/controller_in_pkg" -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/controller_in_pkg/controller_in_filelist_xrtl.f 
-- Compiling package controller_in_if_sv_unit
-- Importing package uvmf_base_pkg_hdl
-- Importing package controller_in_pkg_hdl
-- Compiling interface controller_in_if
-- Compiling package controller_in_monitor_bfm_sv_unit
-- Compiling interface controller_in_monitor_bfm
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package controller_in_pkg
-- Importing package uvmf_base_pkg
-- Compiling package controller_in_driver_bfm_sv_unit
-- Compiling interface controller_in_driver_bfm

Top level modules:
	--none--
End time: 15:07:40 on Dec 07,2022, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/controller_out_pkg -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/controller_out_pkg/controller_out_filelist_hdl.f 
QuestaSim vlog 2020.4_1 Compiler 2020.11 Nov  6 2020
Start time: 15:07:40 on Dec 07,2022
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/controller_out_pkg" -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/controller_out_pkg/controller_out_filelist_hdl.f 
-- Compiling package controller_out_pkg_hdl
-- Importing package uvmf_base_pkg_hdl

Top level modules:
	--none--
End time: 15:07:41 on Dec 07,2022, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/controller_out_pkg -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/controller_out_pkg/controller_out_filelist_hvl.f 
QuestaSim vlog 2020.4_1 Compiler 2020.11 Nov  6 2020
Start time: 15:07:41 on Dec 07,2022
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/controller_out_pkg" -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/controller_out_pkg/controller_out_filelist_hvl.f 
-- Compiling package controller_out_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg_hdl
-- Importing package uvmf_base_pkg
-- Importing package controller_out_pkg_hdl

Top level modules:
	--none--
End time: 15:07:42 on Dec 07,2022, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/controller_out_pkg -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/controller_out_pkg/controller_out_filelist_xrtl.f  
QuestaSim vlog 2020.4_1 Compiler 2020.11 Nov  6 2020
Start time: 15:07:42 on Dec 07,2022
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/controller_out_pkg" -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/controller_out_pkg/controller_out_filelist_xrtl.f 
-- Compiling package controller_out_if_sv_unit
-- Importing package uvmf_base_pkg_hdl
-- Importing package controller_out_pkg_hdl
-- Compiling interface controller_out_if
-- Compiling package controller_out_monitor_bfm_sv_unit
-- Compiling interface controller_out_monitor_bfm
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package controller_out_pkg
-- Importing package uvmf_base_pkg
-- Compiling package controller_out_driver_bfm_sv_unit
-- Compiling interface controller_out_driver_bfm

Top level modules:
	--none--
End time: 15:07:42 on Dec 07,2022, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/decode_in_pkg -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/decode_in_pkg/decode_in_filelist_hdl.f 
QuestaSim vlog 2020.4_1 Compiler 2020.11 Nov  6 2020
Start time: 15:07:42 on Dec 07,2022
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/decode_in_pkg" -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/decode_in_pkg/decode_in_filelist_hdl.f 
-- Compiling package decode_in_pkg_hdl
-- Importing package uvmf_base_pkg_hdl

Top level modules:
	--none--
End time: 15:07:43 on Dec 07,2022, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/decode_in_pkg -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/decode_in_pkg/decode_in_filelist_hvl.f 
QuestaSim vlog 2020.4_1 Compiler 2020.11 Nov  6 2020
Start time: 15:07:43 on Dec 07,2022
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/decode_in_pkg" -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/decode_in_pkg/decode_in_filelist_hvl.f 
-- Compiling package decode_in_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg_hdl
-- Importing package uvmf_base_pkg
-- Importing package decode_in_pkg_hdl

Top level modules:
	--none--
End time: 15:07:44 on Dec 07,2022, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/decode_in_pkg -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/decode_in_pkg/decode_in_filelist_xrtl.f  
QuestaSim vlog 2020.4_1 Compiler 2020.11 Nov  6 2020
Start time: 15:07:44 on Dec 07,2022
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/decode_in_pkg" -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/decode_in_pkg/decode_in_filelist_xrtl.f 
-- Compiling package decode_in_if_sv_unit
-- Importing package uvmf_base_pkg_hdl
-- Importing package decode_in_pkg_hdl
-- Compiling interface decode_in_if
-- Compiling package decode_in_monitor_bfm_sv_unit
-- Compiling interface decode_in_monitor_bfm
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package decode_in_pkg
-- Importing package uvmf_base_pkg
-- Compiling package decode_in_driver_bfm_sv_unit
-- Compiling interface decode_in_driver_bfm

Top level modules:
	--none--
End time: 15:07:45 on Dec 07,2022, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/decode_out_pkg -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/decode_out_pkg/decode_out_filelist_hdl.f 
QuestaSim vlog 2020.4_1 Compiler 2020.11 Nov  6 2020
Start time: 15:07:45 on Dec 07,2022
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/decode_out_pkg" -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/decode_out_pkg/decode_out_filelist_hdl.f 
-- Compiling package decode_out_pkg_hdl
-- Importing package uvmf_base_pkg_hdl

Top level modules:
	--none--
End time: 15:07:45 on Dec 07,2022, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/decode_out_pkg -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/decode_out_pkg/decode_out_filelist_hvl.f 
QuestaSim vlog 2020.4_1 Compiler 2020.11 Nov  6 2020
Start time: 15:07:45 on Dec 07,2022
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/decode_out_pkg" -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/decode_out_pkg/decode_out_filelist_hvl.f 
-- Compiling package decode_out_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg_hdl
-- Importing package uvmf_base_pkg
-- Importing package decode_out_pkg_hdl

Top level modules:
	--none--
End time: 15:07:46 on Dec 07,2022, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/decode_out_pkg -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/decode_out_pkg/decode_out_filelist_xrtl.f  
QuestaSim vlog 2020.4_1 Compiler 2020.11 Nov  6 2020
Start time: 15:07:46 on Dec 07,2022
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/decode_out_pkg" -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/decode_out_pkg/decode_out_filelist_xrtl.f 
-- Compiling package decode_out_if_sv_unit
-- Importing package uvmf_base_pkg_hdl
-- Importing package decode_out_pkg_hdl
-- Compiling interface decode_out_if
-- Compiling package decode_out_monitor_bfm_sv_unit
-- Compiling interface decode_out_monitor_bfm
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package decode_out_pkg
-- Importing package uvmf_base_pkg
-- Compiling package decode_out_driver_bfm_sv_unit
-- Compiling interface decode_out_driver_bfm

Top level modules:
	--none--
End time: 15:07:47 on Dec 07,2022, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/fetch_in_pkg -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/fetch_in_pkg/fetch_in_filelist_hdl.f 
QuestaSim vlog 2020.4_1 Compiler 2020.11 Nov  6 2020
Start time: 15:07:47 on Dec 07,2022
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/fetch_in_pkg" -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/fetch_in_pkg/fetch_in_filelist_hdl.f 
-- Compiling package fetch_in_pkg_hdl
-- Importing package uvmf_base_pkg_hdl

Top level modules:
	--none--
End time: 15:07:47 on Dec 07,2022, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/fetch_in_pkg -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/fetch_in_pkg/fetch_in_filelist_hvl.f 
QuestaSim vlog 2020.4_1 Compiler 2020.11 Nov  6 2020
Start time: 15:07:47 on Dec 07,2022
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/fetch_in_pkg" -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/fetch_in_pkg/fetch_in_filelist_hvl.f 
-- Compiling package fetch_in_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg_hdl
-- Importing package uvmf_base_pkg
-- Importing package fetch_in_pkg_hdl

Top level modules:
	--none--
End time: 15:07:48 on Dec 07,2022, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/fetch_in_pkg -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/fetch_in_pkg/fetch_in_filelist_xrtl.f  
QuestaSim vlog 2020.4_1 Compiler 2020.11 Nov  6 2020
Start time: 15:07:48 on Dec 07,2022
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/fetch_in_pkg" -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/fetch_in_pkg/fetch_in_filelist_xrtl.f 
-- Compiling package fetch_in_if_sv_unit
-- Importing package uvmf_base_pkg_hdl
-- Importing package fetch_in_pkg_hdl
-- Compiling interface fetch_in_if
-- Compiling package fetch_in_monitor_bfm_sv_unit
-- Compiling interface fetch_in_monitor_bfm
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package fetch_in_pkg
-- Importing package uvmf_base_pkg
-- Compiling package fetch_in_driver_bfm_sv_unit
-- Compiling interface fetch_in_driver_bfm

Top level modules:
	--none--
End time: 15:07:49 on Dec 07,2022, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/fetch_out_pkg -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/fetch_out_pkg/fetch_out_filelist_hdl.f 
QuestaSim vlog 2020.4_1 Compiler 2020.11 Nov  6 2020
Start time: 15:07:49 on Dec 07,2022
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/fetch_out_pkg" -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/fetch_out_pkg/fetch_out_filelist_hdl.f 
-- Compiling package fetch_out_pkg_hdl
-- Importing package uvmf_base_pkg_hdl

Top level modules:
	--none--
End time: 15:07:49 on Dec 07,2022, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/fetch_out_pkg -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/fetch_out_pkg/fetch_out_filelist_hvl.f 
QuestaSim vlog 2020.4_1 Compiler 2020.11 Nov  6 2020
Start time: 15:07:49 on Dec 07,2022
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/fetch_out_pkg" -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/fetch_out_pkg/fetch_out_filelist_hvl.f 
-- Compiling package fetch_out_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg_hdl
-- Importing package uvmf_base_pkg
-- Importing package fetch_out_pkg_hdl

Top level modules:
	--none--
End time: 15:07:50 on Dec 07,2022, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/fetch_out_pkg -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/fetch_out_pkg/fetch_out_filelist_xrtl.f  
QuestaSim vlog 2020.4_1 Compiler 2020.11 Nov  6 2020
Start time: 15:07:50 on Dec 07,2022
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/fetch_out_pkg" -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/fetch_out_pkg/fetch_out_filelist_xrtl.f 
-- Compiling package fetch_out_if_sv_unit
-- Importing package uvmf_base_pkg_hdl
-- Importing package fetch_out_pkg_hdl
-- Compiling interface fetch_out_if
-- Compiling package fetch_out_monitor_bfm_sv_unit
-- Compiling interface fetch_out_monitor_bfm
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package fetch_out_pkg
-- Importing package uvmf_base_pkg
-- Compiling package fetch_out_driver_bfm_sv_unit
-- Compiling interface fetch_out_driver_bfm

Top level modules:
	--none--
End time: 15:07:51 on Dec 07,2022, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/memaccess_in_pkg -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/memaccess_in_pkg/memaccess_in_filelist_hdl.f 
QuestaSim vlog 2020.4_1 Compiler 2020.11 Nov  6 2020
Start time: 15:07:51 on Dec 07,2022
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/memaccess_in_pkg" -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/memaccess_in_pkg/memaccess_in_filelist_hdl.f 
-- Compiling package memaccess_in_pkg_hdl
-- Importing package uvmf_base_pkg_hdl

Top level modules:
	--none--
End time: 15:07:51 on Dec 07,2022, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/memaccess_in_pkg -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/memaccess_in_pkg/memaccess_in_filelist_hvl.f 
QuestaSim vlog 2020.4_1 Compiler 2020.11 Nov  6 2020
Start time: 15:07:51 on Dec 07,2022
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/memaccess_in_pkg" -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/memaccess_in_pkg/memaccess_in_filelist_hvl.f 
-- Compiling package memaccess_in_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg_hdl
-- Importing package uvmf_base_pkg
-- Importing package memaccess_in_pkg_hdl

Top level modules:
	--none--
End time: 15:07:52 on Dec 07,2022, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/memaccess_in_pkg -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/memaccess_in_pkg/memaccess_in_filelist_xrtl.f  
QuestaSim vlog 2020.4_1 Compiler 2020.11 Nov  6 2020
Start time: 15:07:52 on Dec 07,2022
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/memaccess_in_pkg" -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/memaccess_in_pkg/memaccess_in_filelist_xrtl.f 
-- Compiling package memaccess_in_if_sv_unit
-- Importing package uvmf_base_pkg_hdl
-- Importing package memaccess_in_pkg_hdl
-- Compiling interface memaccess_in_if
-- Compiling package memaccess_in_monitor_bfm_sv_unit
-- Compiling interface memaccess_in_monitor_bfm
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package memaccess_in_pkg
-- Importing package uvmf_base_pkg
-- Compiling package memaccess_in_driver_bfm_sv_unit
-- Compiling interface memaccess_in_driver_bfm

Top level modules:
	--none--
End time: 15:07:53 on Dec 07,2022, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/memaccess_out_pkg -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/memaccess_out_pkg/memaccess_out_filelist_hdl.f 
QuestaSim vlog 2020.4_1 Compiler 2020.11 Nov  6 2020
Start time: 15:07:53 on Dec 07,2022
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/memaccess_out_pkg" -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/memaccess_out_pkg/memaccess_out_filelist_hdl.f 
-- Compiling package memaccess_out_pkg_hdl
-- Importing package uvmf_base_pkg_hdl

Top level modules:
	--none--
End time: 15:07:53 on Dec 07,2022, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/memaccess_out_pkg -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/memaccess_out_pkg/memaccess_out_filelist_hvl.f 
QuestaSim vlog 2020.4_1 Compiler 2020.11 Nov  6 2020
Start time: 15:07:53 on Dec 07,2022
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/memaccess_out_pkg" -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/memaccess_out_pkg/memaccess_out_filelist_hvl.f 
-- Compiling package memaccess_out_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg_hdl
-- Importing package uvmf_base_pkg
-- Importing package memaccess_out_pkg_hdl

Top level modules:
	--none--
End time: 15:07:54 on Dec 07,2022, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/memaccess_out_pkg -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/memaccess_out_pkg/memaccess_out_filelist_xrtl.f  
QuestaSim vlog 2020.4_1 Compiler 2020.11 Nov  6 2020
Start time: 15:07:54 on Dec 07,2022
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/memaccess_out_pkg" -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/memaccess_out_pkg/memaccess_out_filelist_xrtl.f 
-- Compiling package memaccess_out_if_sv_unit
-- Importing package uvmf_base_pkg_hdl
-- Importing package memaccess_out_pkg_hdl
-- Compiling interface memaccess_out_if
-- Compiling package memaccess_out_monitor_bfm_sv_unit
-- Compiling interface memaccess_out_monitor_bfm
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package memaccess_out_pkg
-- Importing package uvmf_base_pkg
-- Compiling package memaccess_out_driver_bfm_sv_unit
-- Compiling interface memaccess_out_driver_bfm

Top level modules:
	--none--
End time: 15:07:55 on Dec 07,2022, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/data_memory_pkg -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/data_memory_pkg/data_memory_filelist_hdl.f 
QuestaSim vlog 2020.4_1 Compiler 2020.11 Nov  6 2020
Start time: 15:07:55 on Dec 07,2022
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/data_memory_pkg" -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/data_memory_pkg/data_memory_filelist_hdl.f 
-- Compiling package data_memory_pkg_hdl
-- Importing package uvmf_base_pkg_hdl

Top level modules:
	--none--
End time: 15:07:55 on Dec 07,2022, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/data_memory_pkg -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/data_memory_pkg/data_memory_filelist_hvl.f 
QuestaSim vlog 2020.4_1 Compiler 2020.11 Nov  6 2020
Start time: 15:07:55 on Dec 07,2022
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/data_memory_pkg" -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/data_memory_pkg/data_memory_filelist_hvl.f 
-- Compiling package data_memory_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg_hdl
-- Importing package uvmf_base_pkg
-- Importing package data_memory_pkg_hdl

Top level modules:
	--none--
End time: 15:07:56 on Dec 07,2022, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/data_memory_pkg -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/data_memory_pkg/data_memory_filelist_xrtl.f  
QuestaSim vlog 2020.4_1 Compiler 2020.11 Nov  6 2020
Start time: 15:07:56 on Dec 07,2022
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/data_memory_pkg" -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/data_memory_pkg/data_memory_filelist_xrtl.f 
-- Compiling package data_memory_if_sv_unit
-- Importing package uvmf_base_pkg_hdl
-- Importing package data_memory_pkg_hdl
-- Compiling interface data_memory_if
-- Compiling package data_memory_monitor_bfm_sv_unit
-- Compiling interface data_memory_monitor_bfm
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package data_memory_pkg
-- Importing package uvmf_base_pkg
-- Compiling package data_memory_driver_bfm_sv_unit
-- Compiling interface data_memory_driver_bfm

Top level modules:
	--none--
End time: 15:07:57 on Dec 07,2022, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/instruction_memory_pkg -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/instruction_memory_pkg/instruction_memory_filelist_hdl.f 
QuestaSim vlog 2020.4_1 Compiler 2020.11 Nov  6 2020
Start time: 15:07:57 on Dec 07,2022
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/instruction_memory_pkg" -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/instruction_memory_pkg/instruction_memory_filelist_hdl.f 
-- Compiling package instruction_memory_pkg_hdl
-- Importing package uvmf_base_pkg_hdl

Top level modules:
	--none--
End time: 15:07:57 on Dec 07,2022, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/instruction_memory_pkg -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/instruction_memory_pkg/instruction_memory_filelist_hvl.f 
QuestaSim vlog 2020.4_1 Compiler 2020.11 Nov  6 2020
Start time: 15:07:57 on Dec 07,2022
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/instruction_memory_pkg" -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/instruction_memory_pkg/instruction_memory_filelist_hvl.f 
-- Compiling package instruction_memory_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg_hdl
-- Importing package uvmf_base_pkg
-- Importing package instruction_memory_pkg_hdl

Top level modules:
	--none--
End time: 15:07:58 on Dec 07,2022, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/instruction_memory_pkg -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/instruction_memory_pkg/instruction_memory_filelist_xrtl.f  
QuestaSim vlog 2020.4_1 Compiler 2020.11 Nov  6 2020
Start time: 15:07:58 on Dec 07,2022
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/instruction_memory_pkg" -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/instruction_memory_pkg/instruction_memory_filelist_xrtl.f 
-- Compiling package instruction_memory_if_sv_unit
-- Importing package uvmf_base_pkg_hdl
-- Importing package instruction_memory_pkg_hdl
-- Compiling interface instruction_memory_if
-- Compiling package instruction_memory_monitor_bfm_sv_unit
-- Compiling interface instruction_memory_monitor_bfm
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package instruction_memory_pkg
-- Importing package uvmf_base_pkg
-- Compiling package instruction_memory_driver_bfm_sv_unit
-- Compiling interface instruction_memory_driver_bfm

Top level modules:
	--none--
End time: 15:07:59 on Dec 07,2022, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/environment_packages/writeback_env_pkg /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/environment_packages/writeback_env_pkg/writeback_env_pkg.sv
QuestaSim vlog 2020.4_1 Compiler 2020.11 Nov  6 2020
Start time: 15:07:59 on Dec 07,2022
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/environment_packages/writeback_env_pkg" /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/environment_packages/writeback_env_pkg/writeback_env_pkg.sv 
-- Compiling package writeback_env_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg
-- Importing package uvmf_base_pkg_hdl
-- Importing package lc3_prediction_pkg
-- Importing package writeback_in_pkg
-- Importing package writeback_in_pkg_hdl
-- Importing package writeback_out_pkg
-- Importing package writeback_out_pkg_hdl
** Warning: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/environment_packages/writeback_env_pkg/src/writeback_predictor.svh(101): (vlog-2240) Treating stand-alone use of function 'writeback_model' as an implicit VOID cast.

Top level modules:
	--none--
End time: 15:08:00 on Dec 07,2022, Elapsed time: 0:00:01
Errors: 0, Warnings: 1
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/environment_packages/execute_env_pkg /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/environment_packages/execute_env_pkg/execute_env_pkg.sv
QuestaSim vlog 2020.4_1 Compiler 2020.11 Nov  6 2020
Start time: 15:08:00 on Dec 07,2022
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/environment_packages/execute_env_pkg" /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/environment_packages/execute_env_pkg/execute_env_pkg.sv 
-- Compiling package execute_env_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg
-- Importing package uvmf_base_pkg_hdl
-- Importing package lc3_prediction_pkg
-- Importing package execute_in_pkg
-- Importing package execute_in_pkg_hdl
-- Importing package execute_out_pkg
-- Importing package execute_out_pkg_hdl
** Warning: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/environment_packages/execute_env_pkg/src/execute_predictor.svh(100): (vlog-2240) Treating stand-alone use of function 'execute_model' as an implicit VOID cast.

Top level modules:
	--none--
End time: 15:08:01 on Dec 07,2022, Elapsed time: 0:00:01
Errors: 0, Warnings: 1
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/environment_packages/controller_env_pkg /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/environment_packages/controller_env_pkg/controller_env_pkg.sv
QuestaSim vlog 2020.4_1 Compiler 2020.11 Nov  6 2020
Start time: 15:08:01 on Dec 07,2022
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/environment_packages/controller_env_pkg" /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/environment_packages/controller_env_pkg/controller_env_pkg.sv 
-- Compiling package controller_env_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg
-- Importing package uvmf_base_pkg_hdl
-- Importing package controller_in_pkg
-- Importing package controller_in_pkg_hdl
-- Importing package controller_out_pkg
-- Importing package controller_out_pkg_hdl

Top level modules:
	--none--
End time: 15:08:01 on Dec 07,2022, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/environment_packages/decode_env_pkg /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/environment_packages/decode_env_pkg/decode_env_pkg.sv
QuestaSim vlog 2020.4_1 Compiler 2020.11 Nov  6 2020
Start time: 15:08:01 on Dec 07,2022
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/environment_packages/decode_env_pkg" /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/environment_packages/decode_env_pkg/decode_env_pkg.sv 
-- Compiling package decode_env_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg
-- Importing package uvmf_base_pkg_hdl
-- Importing package decode_in_pkg
-- Importing package decode_in_pkg_hdl
-- Importing package decode_out_pkg
-- Importing package decode_out_pkg_hdl
-- Importing package lc3_prediction_pkg

Top level modules:
	--none--
End time: 15:08:02 on Dec 07,2022, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/environment_packages/fetch_env_pkg /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/environment_packages/fetch_env_pkg/fetch_env_pkg.sv
QuestaSim vlog 2020.4_1 Compiler 2020.11 Nov  6 2020
Start time: 15:08:02 on Dec 07,2022
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/environment_packages/fetch_env_pkg" /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/environment_packages/fetch_env_pkg/fetch_env_pkg.sv 
-- Compiling package fetch_env_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg
-- Importing package uvmf_base_pkg_hdl
-- Importing package fetch_in_pkg
-- Importing package fetch_in_pkg_hdl
-- Importing package fetch_out_pkg
-- Importing package fetch_out_pkg_hdl

Top level modules:
	--none--
End time: 15:08:03 on Dec 07,2022, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/environment_packages/memaccess_env_pkg /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/environment_packages/memaccess_env_pkg/memaccess_env_pkg.sv
QuestaSim vlog 2020.4_1 Compiler 2020.11 Nov  6 2020
Start time: 15:08:03 on Dec 07,2022
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/environment_packages/memaccess_env_pkg" /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/environment_packages/memaccess_env_pkg/memaccess_env_pkg.sv 
-- Compiling package memaccess_env_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg
-- Importing package uvmf_base_pkg_hdl
-- Importing package lc3_prediction_pkg
-- Importing package memaccess_in_pkg
-- Importing package memaccess_in_pkg_hdl
-- Importing package memaccess_out_pkg
-- Importing package memaccess_out_pkg_hdl
** Warning: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/environment_packages/memaccess_env_pkg/src/memaccess_predictor.svh(95): (vlog-2240) Treating stand-alone use of function 'mem_access_model' as an implicit VOID cast.

Top level modules:
	--none--
End time: 15:08:04 on Dec 07,2022, Elapsed time: 0:00:01
Errors: 0, Warnings: 1
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/environment_packages/LC3_env_pkg /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/environment_packages/LC3_env_pkg/LC3_env_pkg.sv
QuestaSim vlog 2020.4_1 Compiler 2020.11 Nov  6 2020
Start time: 15:08:04 on Dec 07,2022
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/environment_packages/LC3_env_pkg" /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/environment_packages/LC3_env_pkg/LC3_env_pkg.sv 
-- Compiling package LC3_env_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg
-- Importing package uvmf_base_pkg_hdl
-- Importing package writeback_in_pkg
-- Importing package writeback_in_pkg_hdl
-- Importing package writeback_out_pkg
-- Importing package writeback_out_pkg_hdl
-- Importing package data_memory_pkg
-- Importing package data_memory_pkg_hdl
-- Importing package execute_in_pkg
-- Importing package execute_in_pkg_hdl
-- Importing package execute_out_pkg
-- Importing package execute_out_pkg_hdl
-- Importing package decode_in_pkg
-- Importing package decode_in_pkg_hdl
-- Importing package decode_out_pkg
-- Importing package decode_out_pkg_hdl
-- Importing package controller_in_pkg
-- Importing package controller_in_pkg_hdl
-- Importing package controller_out_pkg
-- Importing package controller_out_pkg_hdl
-- Importing package fetch_in_pkg
-- Importing package fetch_in_pkg_hdl
-- Importing package fetch_out_pkg
-- Importing package fetch_out_pkg_hdl
-- Importing package memaccess_in_pkg
-- Importing package memaccess_in_pkg_hdl
-- Importing package memaccess_out_pkg
-- Importing package memaccess_out_pkg_hdl
-- Importing package instruction_memory_pkg
-- Importing package instruction_memory_pkg_hdl
-- Importing package controller_env_pkg
-- Importing package execute_env_pkg
-- Importing package lc3_prediction_pkg
-- Importing package writeback_env_pkg
-- Importing package decode_env_pkg
-- Importing package fetch_env_pkg
-- Importing package memaccess_env_pkg

Top level modules:
	--none--
End time: 15:08:05 on Dec 07,2022, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../tb/parameters /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../tb/parameters/LC3_parameters_pkg.sv
QuestaSim vlog 2020.4_1 Compiler 2020.11 Nov  6 2020
Start time: 15:08:05 on Dec 07,2022
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../tb/parameters" /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../tb/parameters/LC3_parameters_pkg.sv 
-- Compiling package LC3_parameters_pkg
-- Importing package uvmf_base_pkg_hdl

Top level modules:
	--none--
End time: 15:08:05 on Dec 07,2022, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../tb/sequences /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../tb/sequences/LC3_sequences_pkg.sv
QuestaSim vlog 2020.4_1 Compiler 2020.11 Nov  6 2020
Start time: 15:08:05 on Dec 07,2022
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../tb/sequences" /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../tb/sequences/LC3_sequences_pkg.sv 
-- Compiling package LC3_sequences_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg
-- Importing package uvmf_base_pkg_hdl
-- Importing package LC3_env_pkg
-- Importing package writeback_in_pkg
-- Importing package writeback_in_pkg_hdl
-- Importing package writeback_out_pkg
-- Importing package writeback_out_pkg_hdl
-- Importing package data_memory_pkg
-- Importing package data_memory_pkg_hdl
-- Importing package execute_in_pkg
-- Importing package execute_in_pkg_hdl
-- Importing package execute_out_pkg
-- Importing package execute_out_pkg_hdl
-- Importing package decode_in_pkg
-- Importing package decode_in_pkg_hdl
-- Importing package decode_out_pkg
-- Importing package decode_out_pkg_hdl
-- Importing package controller_in_pkg
-- Importing package controller_in_pkg_hdl
-- Importing package controller_out_pkg
-- Importing package controller_out_pkg_hdl
-- Importing package fetch_in_pkg
-- Importing package fetch_in_pkg_hdl
-- Importing package fetch_out_pkg
-- Importing package fetch_out_pkg_hdl
-- Importing package memaccess_in_pkg
-- Importing package memaccess_in_pkg_hdl
-- Importing package memaccess_out_pkg
-- Importing package memaccess_out_pkg_hdl
-- Importing package instruction_memory_pkg
-- Importing package instruction_memory_pkg_hdl
-- Importing package controller_env_pkg
-- Importing package execute_env_pkg
-- Importing package lc3_prediction_pkg
-- Importing package writeback_env_pkg
-- Importing package decode_env_pkg
-- Importing package fetch_env_pkg
-- Importing package memaccess_env_pkg
-- Importing package LC3_parameters_pkg

Top level modules:
	--none--
End time: 15:08:06 on Dec 07,2022, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../tb/tests /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../tb/tests/LC3_tests_pkg.sv
QuestaSim vlog 2020.4_1 Compiler 2020.11 Nov  6 2020
Start time: 15:08:06 on Dec 07,2022
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../tb/tests" /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../tb/tests/LC3_tests_pkg.sv 
-- Compiling package LC3_tests_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package uvmf_base_pkg
-- Importing package uvmf_base_pkg_hdl
-- Importing package LC3_parameters_pkg
-- Importing package LC3_env_pkg
-- Importing package writeback_in_pkg
-- Importing package writeback_in_pkg_hdl
-- Importing package writeback_out_pkg
-- Importing package writeback_out_pkg_hdl
-- Importing package data_memory_pkg
-- Importing package data_memory_pkg_hdl
-- Importing package execute_in_pkg
-- Importing package execute_in_pkg_hdl
-- Importing package execute_out_pkg
-- Importing package execute_out_pkg_hdl
-- Importing package decode_in_pkg
-- Importing package decode_in_pkg_hdl
-- Importing package decode_out_pkg
-- Importing package decode_out_pkg_hdl
-- Importing package controller_in_pkg
-- Importing package controller_in_pkg_hdl
-- Importing package controller_out_pkg
-- Importing package controller_out_pkg_hdl
-- Importing package fetch_in_pkg
-- Importing package fetch_in_pkg_hdl
-- Importing package fetch_out_pkg
-- Importing package fetch_out_pkg_hdl
-- Importing package memaccess_in_pkg
-- Importing package memaccess_in_pkg_hdl
-- Importing package memaccess_out_pkg
-- Importing package memaccess_out_pkg_hdl
-- Importing package instruction_memory_pkg
-- Importing package instruction_memory_pkg_hdl
-- Importing package controller_env_pkg
-- Importing package execute_env_pkg
-- Importing package lc3_prediction_pkg
-- Importing package writeback_env_pkg
-- Importing package decode_env_pkg
-- Importing package fetch_env_pkg
-- Importing package memaccess_env_pkg
-- Importing package LC3_sequences_pkg

Top level modules:
	--none--
End time: 15:08:07 on Dec 07,2022, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/questa_mvc_src/sv +incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../tb/testbench -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../tb/testbench/top_filelist_hvl.f
QuestaSim vlog 2020.4_1 Compiler 2020.11 Nov  6 2020
Start time: 15:08:07 on Dec 07,2022
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/questa_mvc_src/sv" "+incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../tb/testbench" -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../tb/testbench/top_filelist_hvl.f 
-- Compiling module hvl_top
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Importing package LC3_tests_pkg
-- Importing package uvmf_base_pkg
-- Importing package uvmf_base_pkg_hdl
-- Importing package LC3_parameters_pkg
-- Importing package LC3_env_pkg
-- Importing package writeback_in_pkg
-- Importing package writeback_in_pkg_hdl
-- Importing package writeback_out_pkg
-- Importing package writeback_out_pkg_hdl
-- Importing package data_memory_pkg
-- Importing package data_memory_pkg_hdl
-- Importing package execute_in_pkg
-- Importing package execute_in_pkg_hdl
-- Importing package execute_out_pkg
-- Importing package execute_out_pkg_hdl
-- Importing package decode_in_pkg
-- Importing package decode_in_pkg_hdl
-- Importing package decode_out_pkg
-- Importing package decode_out_pkg_hdl
-- Importing package controller_in_pkg
-- Importing package controller_in_pkg_hdl
-- Importing package controller_out_pkg
-- Importing package controller_out_pkg_hdl
-- Importing package fetch_in_pkg
-- Importing package fetch_in_pkg_hdl
-- Importing package fetch_out_pkg
-- Importing package fetch_out_pkg_hdl
-- Importing package memaccess_in_pkg
-- Importing package memaccess_in_pkg_hdl
-- Importing package memaccess_out_pkg
-- Importing package memaccess_out_pkg_hdl
-- Importing package instruction_memory_pkg
-- Importing package instruction_memory_pkg_hdl
-- Importing package controller_env_pkg
-- Importing package execute_env_pkg
-- Importing package lc3_prediction_pkg
-- Importing package writeback_env_pkg
-- Importing package decode_env_pkg
-- Importing package fetch_env_pkg
-- Importing package memaccess_env_pkg
-- Importing package LC3_sequences_pkg

Top level modules:
	hvl_top
End time: 15:08:08 on Dec 07,2022, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv   +define+UVM_REPORT_DISABLE_FILE_LINE +define+UVM_REPORT_DISABLE_FILE_LINE  +incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../tb/testbench -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../tb/testbench/top_filelist_hdl.f
QuestaSim vlog 2020.4_1 Compiler 2020.11 Nov  6 2020
Start time: 15:08:08 on Dec 07,2022
vlog -sv -suppress 2223 -suppress 2286 -covermultiuserenv "+define+UVM_REPORT_DISABLE_FILE_LINE" "+define+UVM_REPORT_DISABLE_FILE_LINE" "+incdir+/afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../tb/testbench" -F /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../tb/testbench/top_filelist_hdl.f 
-- Compiling module hdl_top
-- Importing package LC3_parameters_pkg
-- Importing package uvmf_base_pkg_hdl
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)

Top level modules:
	hdl_top
End time: 15:08:09 on Dec 07,2022, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vsim  -c -coverage +CODE_COVERAGE_ENABLE=1 +UVM_TESTNAME=branch_test -permit_unmatched_virtual_intf -sv_seed random -do "set NoQuitOnFinish 1; run -a; coverage save branch_test.random.ucdb; quit -f" optimized_debug_top_tb
Reading pref.tcl

# 2020.4_1

# vsim -c -coverage "+CODE_COVERAGE_ENABLE=1" "+UVM_TESTNAME=branch_test" -permit_unmatched_virtual_intf -sv_seed random -do "set NoQuitOnFinish 1; run -a; coverage save branch_test.random.ucdb; quit -f" optimized_debug_top_tb 
# Start time: 15:08:10 on Dec 07,2022
# //  Questa Sim
# //  Version 2020.4_1 linux Nov  6 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.uvmf_base_pkg_hdl(fast)
# Loading work.LC3_parameters_pkg(fast)
# Loading work.memaccess_out_driver_bfm(fast)
# Loading work.memaccess_out_monitor_bfm(fast)
# Loading work.memaccess_out_pkg_hdl(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.uvmf_base_pkg(fast)
# Loading work.memaccess_out_pkg(fast)
# Loading work.memaccess_in_driver_bfm(fast)
# Loading work.memaccess_in_monitor_bfm(fast)
# Loading work.memaccess_in_pkg_hdl(fast)
# Loading work.memaccess_in_pkg(fast)
# Loading work.lc3_prediction_pkg(fast)
# Loading work.memaccess_env_pkg(fast)
# Loading work.fetch_out_driver_bfm(fast)
# Loading work.fetch_out_monitor_bfm(fast)
# Loading work.fetch_out_pkg_hdl(fast)
# Loading work.fetch_out_pkg(fast)
# Loading work.fetch_in_driver_bfm(fast)
# Loading work.fetch_in_monitor_bfm(fast)
# Loading work.fetch_in_pkg_hdl(fast)
# Loading work.fetch_in_pkg(fast)
# Loading work.fetch_env_pkg(fast)
# Loading work.decode_out_driver_bfm(fast)
# Loading work.decode_out_monitor_bfm(fast)
# Loading work.decode_out_pkg_hdl(fast)
# Loading work.decode_out_pkg(fast)
# Loading work.decode_in_driver_bfm(fast)
# Loading work.decode_in_monitor_bfm(fast)
# Loading work.decode_in_pkg_hdl(fast)
# Loading work.decode_in_pkg(fast)
# Loading work.decode_env_pkg(fast)
# Loading work.writeback_out_driver_bfm(fast)
# Loading work.writeback_out_monitor_bfm(fast)
# Loading work.writeback_out_pkg_hdl(fast)
# Loading work.writeback_out_pkg(fast)
# Loading work.writeback_in_driver_bfm(fast)
# Loading work.writeback_in_monitor_bfm(fast)
# Loading work.writeback_in_pkg_hdl(fast)
# Loading work.writeback_in_pkg(fast)
# Loading work.writeback_env_pkg(fast)
# Loading work.execute_out_driver_bfm(fast)
# Loading work.execute_out_monitor_bfm(fast)
# Loading work.execute_out_pkg_hdl(fast)
# Loading work.execute_out_pkg(fast)
# Loading work.execute_in_driver_bfm(fast)
# Loading work.execute_in_monitor_bfm(fast)
# Loading work.execute_in_pkg_hdl(fast)
# Loading work.execute_in_pkg(fast)
# Loading work.execute_env_pkg(fast)
# Loading work.controller_out_driver_bfm(fast)
# Loading work.controller_out_monitor_bfm(fast)
# Loading work.controller_out_pkg_hdl(fast)
# Loading work.controller_out_pkg(fast)
# Loading work.controller_in_driver_bfm(fast)
# Loading work.controller_in_monitor_bfm(fast)
# Loading work.controller_in_pkg_hdl(fast)
# Loading work.controller_in_pkg(fast)
# Loading work.controller_env_pkg(fast)
# Loading work.instruction_memory_driver_bfm(fast)
# Loading work.instruction_memory_monitor_bfm(fast)
# Loading work.instruction_memory_pkg_hdl(fast)
# Loading work.instruction_memory_pkg(fast)
# Loading work.data_memory_driver_bfm(fast)
# Loading work.data_memory_monitor_bfm(fast)
# Loading work.data_memory_pkg_hdl(fast)
# Loading work.data_memory_pkg(fast)
# Loading work.LC3_env_pkg(fast)
# Loading work.LC3_sequences_pkg(fast)
# Loading work.LC3_tests_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.hvl_top(fast)
# Loading work.hdl_top(fast)
# Loading work.writeback_in_if_sv_unit(fast)
# Loading work.writeback_in_if(fast__1)
# Loading work.writeback_out_if_sv_unit(fast)
# Loading work.writeback_out_if(fast__1)
# Loading work.execute_in_if_sv_unit(fast)
# Loading work.execute_in_if(fast__1)
# Loading work.execute_out_if_sv_unit(fast)
# Loading work.execute_out_if(fast__1)
# Loading work.controller_in_if_sv_unit(fast)
# Loading work.controller_in_if(fast__1)
# Loading work.controller_out_if_sv_unit(fast)
# Loading work.controller_out_if(fast__1)
# Loading work.decode_in_if_sv_unit(fast)
# Loading work.decode_in_if(fast__1)
# Loading work.decode_out_if_sv_unit(fast)
# Loading work.decode_out_if(fast__1)
# Loading work.fetch_in_if_sv_unit(fast)
# Loading work.fetch_in_if(fast__1)
# Loading work.fetch_out_if_sv_unit(fast)
# Loading work.fetch_out_if(fast__1)
# Loading work.memaccess_in_if_sv_unit(fast)
# Loading work.memaccess_in_if(fast__1)
# Loading work.memaccess_out_if_sv_unit(fast)
# Loading work.memaccess_out_if(fast__1)
# Loading work.data_memory_if_sv_unit(fast)
# Loading work.data_memory_if(fast__1)
# Loading work.instruction_memory_if_sv_unit(fast)
# Loading work.instruction_memory_if(fast__1)
# Loading work.writeback_in_monitor_bfm_sv_unit(fast)
# Loading work.writeback_in_monitor_bfm(fast__1)
# Loading work.writeback_out_monitor_bfm_sv_unit(fast)
# Loading work.writeback_out_monitor_bfm(fast__1)
# Loading work.execute_in_monitor_bfm_sv_unit(fast)
# Loading work.execute_in_monitor_bfm(fast__1)
# Loading work.execute_out_monitor_bfm_sv_unit(fast)
# Loading work.execute_out_monitor_bfm(fast__1)
# Loading work.controller_in_monitor_bfm_sv_unit(fast)
# Loading work.controller_in_monitor_bfm(fast__1)
# Loading work.controller_out_monitor_bfm_sv_unit(fast)
# Loading work.controller_out_monitor_bfm(fast__1)
# Loading work.decode_in_monitor_bfm_sv_unit(fast)
# Loading work.decode_in_monitor_bfm(fast__1)
# Loading work.decode_out_monitor_bfm_sv_unit(fast)
# Loading work.decode_out_monitor_bfm(fast__1)
# Loading work.fetch_in_monitor_bfm_sv_unit(fast)
# Loading work.fetch_in_monitor_bfm(fast__1)
# Loading work.fetch_out_monitor_bfm_sv_unit(fast)
# Loading work.fetch_out_monitor_bfm(fast__1)
# Loading work.memaccess_in_monitor_bfm_sv_unit(fast)
# Loading work.memaccess_in_monitor_bfm(fast__1)
# Loading work.memaccess_out_monitor_bfm_sv_unit(fast)
# Loading work.memaccess_out_monitor_bfm(fast__1)
# Loading work.data_memory_monitor_bfm_sv_unit(fast)
# Loading work.data_memory_monitor_bfm(fast__1)
# Loading work.instruction_memory_monitor_bfm_sv_unit(fast)
# Loading work.instruction_memory_monitor_bfm(fast__1)
# Loading work.data_memory_driver_bfm_sv_unit(fast)
# Loading work.data_memory_driver_bfm(fast__1)
# Loading work.instruction_memory_driver_bfm_sv_unit(fast)
# Loading work.instruction_memory_driver_bfm(fast__1)
# Loading work.LC3(fast)
# Loading work.Fetch(fast)
# Loading work.Decode(fast)
# Loading work.Execute(fast)
# Loading work.ALU(fast)
# Loading work.extension(fast)
# Loading work.MemAccess(fast)
# Loading work.Writeback(fast)
# Loading work.RegFile(fast)
# Loading work.Controller_Pipeline(fast)
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_reset' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /controller_out_pkg::controller_out_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/controller_out_pkg/src/controller_out_configuration.svh Line: 148
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_num_clocks' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /controller_out_pkg::controller_out_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/controller_out_pkg/src/controller_out_configuration.svh Line: 156
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_num_clocks' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /controller_out_pkg::controller_out_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/controller_out_pkg/src/controller_out_configuration.svh Line: 156
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.count' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /controller_out_pkg::controller_out_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/controller_out_pkg/src/controller_out_configuration.svh Line: 156
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.configure' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /controller_out_pkg::controller_out_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/controller_out_pkg/src/controller_out_monitor.svh Line: 46
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.proxy' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /controller_out_pkg::controller_out_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/controller_out_pkg/src/controller_out_monitor.svh Line: 56
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.start_monitoring' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /controller_out_pkg::controller_out_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/controller_out_pkg/src/controller_out_monitor.svh Line: 64
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.configure' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /controller_out_pkg::controller_out_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/controller_out_pkg/src/controller_out_monitor.svh Line: 46
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_reset' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /controller_in_pkg::controller_in_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/controller_in_pkg/src/controller_in_configuration.svh Line: 148
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_num_clocks' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /controller_in_pkg::controller_in_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/controller_in_pkg/src/controller_in_configuration.svh Line: 156
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_num_clocks' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /controller_in_pkg::controller_in_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/controller_in_pkg/src/controller_in_configuration.svh Line: 156
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.count' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /controller_in_pkg::controller_in_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/controller_in_pkg/src/controller_in_configuration.svh Line: 156
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.configure' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /controller_in_pkg::controller_in_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/controller_in_pkg/src/controller_in_monitor.svh Line: 46
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.proxy' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /controller_in_pkg::controller_in_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/controller_in_pkg/src/controller_in_monitor.svh Line: 56
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.start_monitoring' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /controller_in_pkg::controller_in_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/controller_in_pkg/src/controller_in_monitor.svh Line: 64
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.configure' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /controller_in_pkg::controller_in_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/controller_in_pkg/src/controller_in_monitor.svh Line: 46
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_reset' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /instruction_memory_pkg::instruction_memory_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/instruction_memory_pkg/src/instruction_memory_configuration.svh Line: 148
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_num_clocks' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /instruction_memory_pkg::instruction_memory_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/instruction_memory_pkg/src/instruction_memory_configuration.svh Line: 156
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_num_clocks' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /instruction_memory_pkg::instruction_memory_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/instruction_memory_pkg/src/instruction_memory_configuration.svh Line: 156
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.count' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /instruction_memory_pkg::instruction_memory_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/instruction_memory_pkg/src/instruction_memory_configuration.svh Line: 156
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.configure' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /instruction_memory_pkg::instruction_memory_driver File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/instruction_memory_pkg/src/instruction_memory_driver.svh Line: 53
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.proxy' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /instruction_memory_pkg::instruction_memory_driver File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/instruction_memory_pkg/src/instruction_memory_driver.svh Line: 61
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.respond_and_wait_for_next_transfer' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /instruction_memory_pkg::instruction_memory_driver File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/instruction_memory_pkg/src/instruction_memory_driver.svh Line: 69
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.initiate_and_get_response' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /instruction_memory_pkg::instruction_memory_driver File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/instruction_memory_pkg/src/instruction_memory_driver.svh Line: 77
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.configure' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /instruction_memory_pkg::instruction_memory_driver File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/instruction_memory_pkg/src/instruction_memory_driver.svh Line: 53
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.respond_and_wait_for_next_transfer' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /instruction_memory_pkg::instruction_memory_driver File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/instruction_memory_pkg/src/instruction_memory_driver.svh Line: 69
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.instruction_memory_initiator_struct' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /instruction_memory_pkg::instruction_memory_driver File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/instruction_memory_pkg/src/instruction_memory_driver.svh Line: 69
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.respond_and_wait_for_next_transfer' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /instruction_memory_pkg::instruction_memory_driver File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/instruction_memory_pkg/src/instruction_memory_driver.svh Line: 69
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.instruction_memory_responder_struct' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /instruction_memory_pkg::instruction_memory_driver File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/instruction_memory_pkg/src/instruction_memory_driver.svh Line: 69
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.initiate_and_get_response' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /instruction_memory_pkg::instruction_memory_driver File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/instruction_memory_pkg/src/instruction_memory_driver.svh Line: 77
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.instruction_memory_initiator_struct' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /instruction_memory_pkg::instruction_memory_driver File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/instruction_memory_pkg/src/instruction_memory_driver.svh Line: 77
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.initiate_and_get_response' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /instruction_memory_pkg::instruction_memory_driver File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/instruction_memory_pkg/src/instruction_memory_driver.svh Line: 77
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.instruction_memory_responder_struct' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /instruction_memory_pkg::instruction_memory_driver File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/instruction_memory_pkg/src/instruction_memory_driver.svh Line: 77
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.configure' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /instruction_memory_pkg::instruction_memory_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/instruction_memory_pkg/src/instruction_memory_monitor.svh Line: 46
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.proxy' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /instruction_memory_pkg::instruction_memory_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/instruction_memory_pkg/src/instruction_memory_monitor.svh Line: 56
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.start_monitoring' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /instruction_memory_pkg::instruction_memory_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/instruction_memory_pkg/src/instruction_memory_monitor.svh Line: 64
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.configure' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /instruction_memory_pkg::instruction_memory_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/instruction_memory_pkg/src/instruction_memory_monitor.svh Line: 46
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_reset' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /data_memory_pkg::data_memory_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/data_memory_pkg/src/data_memory_configuration.svh Line: 148
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_num_clocks' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /data_memory_pkg::data_memory_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/data_memory_pkg/src/data_memory_configuration.svh Line: 156
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_num_clocks' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /data_memory_pkg::data_memory_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/data_memory_pkg/src/data_memory_configuration.svh Line: 156
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.count' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /data_memory_pkg::data_memory_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/data_memory_pkg/src/data_memory_configuration.svh Line: 156
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.configure' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /data_memory_pkg::data_memory_driver File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/data_memory_pkg/src/data_memory_driver.svh Line: 53
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.proxy' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /data_memory_pkg::data_memory_driver File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/data_memory_pkg/src/data_memory_driver.svh Line: 61
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.respond_and_wait_for_next_transfer' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /data_memory_pkg::data_memory_driver File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/data_memory_pkg/src/data_memory_driver.svh Line: 69
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.initiate_and_get_response' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /data_memory_pkg::data_memory_driver File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/data_memory_pkg/src/data_memory_driver.svh Line: 77
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.configure' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /data_memory_pkg::data_memory_driver File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/data_memory_pkg/src/data_memory_driver.svh Line: 53
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.respond_and_wait_for_next_transfer' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /data_memory_pkg::data_memory_driver File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/data_memory_pkg/src/data_memory_driver.svh Line: 69
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.data_memory_initiator_struct' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /data_memory_pkg::data_memory_driver File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/data_memory_pkg/src/data_memory_driver.svh Line: 69
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.respond_and_wait_for_next_transfer' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /data_memory_pkg::data_memory_driver File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/data_memory_pkg/src/data_memory_driver.svh Line: 69
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.data_memory_responder_struct' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /data_memory_pkg::data_memory_driver File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/data_memory_pkg/src/data_memory_driver.svh Line: 69
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.initiate_and_get_response' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /data_memory_pkg::data_memory_driver File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/data_memory_pkg/src/data_memory_driver.svh Line: 77
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.data_memory_initiator_struct' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /data_memory_pkg::data_memory_driver File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/data_memory_pkg/src/data_memory_driver.svh Line: 77
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.initiate_and_get_response' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /data_memory_pkg::data_memory_driver File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/data_memory_pkg/src/data_memory_driver.svh Line: 77
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.data_memory_responder_struct' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /data_memory_pkg::data_memory_driver File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/data_memory_pkg/src/data_memory_driver.svh Line: 77
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.configure' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /data_memory_pkg::data_memory_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/data_memory_pkg/src/data_memory_monitor.svh Line: 46
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.proxy' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /data_memory_pkg::data_memory_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/data_memory_pkg/src/data_memory_monitor.svh Line: 56
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.start_monitoring' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /data_memory_pkg::data_memory_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/data_memory_pkg/src/data_memory_monitor.svh Line: 64
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.configure' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /data_memory_pkg::data_memory_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/data_memory_pkg/src/data_memory_monitor.svh Line: 46
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_reset' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /memaccess_out_pkg::memaccess_out_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/memaccess_out_pkg/src/memaccess_out_configuration.svh Line: 148
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_num_clocks' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /memaccess_out_pkg::memaccess_out_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/memaccess_out_pkg/src/memaccess_out_configuration.svh Line: 156
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_num_clocks' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /memaccess_out_pkg::memaccess_out_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/memaccess_out_pkg/src/memaccess_out_configuration.svh Line: 156
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.count' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /memaccess_out_pkg::memaccess_out_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/memaccess_out_pkg/src/memaccess_out_configuration.svh Line: 156
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.configure' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /memaccess_out_pkg::memaccess_out_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/memaccess_out_pkg/src/memaccess_out_monitor.svh Line: 46
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.proxy' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /memaccess_out_pkg::memaccess_out_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/memaccess_out_pkg/src/memaccess_out_monitor.svh Line: 56
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.start_monitoring' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /memaccess_out_pkg::memaccess_out_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/memaccess_out_pkg/src/memaccess_out_monitor.svh Line: 64
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.configure' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /memaccess_out_pkg::memaccess_out_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/memaccess_out_pkg/src/memaccess_out_monitor.svh Line: 46
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_reset' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /memaccess_in_pkg::memaccess_in_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/memaccess_in_pkg/src/memaccess_in_configuration.svh Line: 148
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_num_clocks' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /memaccess_in_pkg::memaccess_in_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/memaccess_in_pkg/src/memaccess_in_configuration.svh Line: 156
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_num_clocks' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /memaccess_in_pkg::memaccess_in_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/memaccess_in_pkg/src/memaccess_in_configuration.svh Line: 156
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.count' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /memaccess_in_pkg::memaccess_in_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/memaccess_in_pkg/src/memaccess_in_configuration.svh Line: 156
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.configure' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /memaccess_in_pkg::memaccess_in_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/memaccess_in_pkg/src/memaccess_in_monitor.svh Line: 46
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.proxy' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /memaccess_in_pkg::memaccess_in_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/memaccess_in_pkg/src/memaccess_in_monitor.svh Line: 56
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.start_monitoring' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /memaccess_in_pkg::memaccess_in_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/memaccess_in_pkg/src/memaccess_in_monitor.svh Line: 64
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.configure' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /memaccess_in_pkg::memaccess_in_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/memaccess_in_pkg/src/memaccess_in_monitor.svh Line: 46
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_reset' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /fetch_out_pkg::fetch_out_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/fetch_out_pkg/src/fetch_out_configuration.svh Line: 148
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_num_clocks' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /fetch_out_pkg::fetch_out_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/fetch_out_pkg/src/fetch_out_configuration.svh Line: 156
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_num_clocks' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /fetch_out_pkg::fetch_out_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/fetch_out_pkg/src/fetch_out_configuration.svh Line: 156
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.count' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /fetch_out_pkg::fetch_out_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/fetch_out_pkg/src/fetch_out_configuration.svh Line: 156
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.configure' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /fetch_out_pkg::fetch_out_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/fetch_out_pkg/src/fetch_out_monitor.svh Line: 47
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.proxy' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /fetch_out_pkg::fetch_out_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/fetch_out_pkg/src/fetch_out_monitor.svh Line: 57
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.wait_for_reset' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /fetch_out_pkg::fetch_out_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/fetch_out_pkg/src/fetch_out_monitor.svh Line: 66
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.start_monitoring' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /fetch_out_pkg::fetch_out_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/fetch_out_pkg/src/fetch_out_monitor.svh Line: 67
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.configure' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /fetch_out_pkg::fetch_out_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/fetch_out_pkg/src/fetch_out_monitor.svh Line: 47
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_reset' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /fetch_in_pkg::fetch_in_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/fetch_in_pkg/src/fetch_in_configuration.svh Line: 148
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_num_clocks' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /fetch_in_pkg::fetch_in_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/fetch_in_pkg/src/fetch_in_configuration.svh Line: 156
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_num_clocks' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /fetch_in_pkg::fetch_in_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/fetch_in_pkg/src/fetch_in_configuration.svh Line: 156
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.count' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /fetch_in_pkg::fetch_in_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/fetch_in_pkg/src/fetch_in_configuration.svh Line: 156
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.configure' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /fetch_in_pkg::fetch_in_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/fetch_in_pkg/src/fetch_in_monitor.svh Line: 47
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.proxy' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /fetch_in_pkg::fetch_in_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/fetch_in_pkg/src/fetch_in_monitor.svh Line: 57
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.start_monitoring' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /fetch_in_pkg::fetch_in_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/fetch_in_pkg/src/fetch_in_monitor.svh Line: 67
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.configure' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /fetch_in_pkg::fetch_in_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/fetch_in_pkg/src/fetch_in_monitor.svh Line: 47
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_reset' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /decode_out_pkg::decode_out_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/decode_out_pkg/src/decode_out_configuration.svh Line: 148
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_num_clocks' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /decode_out_pkg::decode_out_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/decode_out_pkg/src/decode_out_configuration.svh Line: 156
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_num_clocks' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /decode_out_pkg::decode_out_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/decode_out_pkg/src/decode_out_configuration.svh Line: 156
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.count' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /decode_out_pkg::decode_out_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/decode_out_pkg/src/decode_out_configuration.svh Line: 156
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.configure' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /decode_out_pkg::decode_out_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/decode_out_pkg/src/decode_out_monitor.svh Line: 46
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.proxy' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /decode_out_pkg::decode_out_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/decode_out_pkg/src/decode_out_monitor.svh Line: 56
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.start_monitoring' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /decode_out_pkg::decode_out_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/decode_out_pkg/src/decode_out_monitor.svh Line: 64
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.configure' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /decode_out_pkg::decode_out_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/decode_out_pkg/src/decode_out_monitor.svh Line: 46
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_reset' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /decode_in_pkg::decode_in_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/decode_in_pkg/src/decode_in_configuration.svh Line: 155
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_num_clocks' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /decode_in_pkg::decode_in_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/decode_in_pkg/src/decode_in_configuration.svh Line: 163
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_num_clocks' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /decode_in_pkg::decode_in_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/decode_in_pkg/src/decode_in_configuration.svh Line: 163
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.count' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /decode_in_pkg::decode_in_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/decode_in_pkg/src/decode_in_configuration.svh Line: 163
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.configure' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /decode_in_pkg::decode_in_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/decode_in_pkg/src/decode_in_monitor.svh Line: 46
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.proxy' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /decode_in_pkg::decode_in_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/decode_in_pkg/src/decode_in_monitor.svh Line: 56
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.start_monitoring' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /decode_in_pkg::decode_in_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/decode_in_pkg/src/decode_in_monitor.svh Line: 64
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.configure' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /decode_in_pkg::decode_in_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/decode_in_pkg/src/decode_in_monitor.svh Line: 46
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_reset' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /writeback_out_pkg::writeback_out_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/writeback_out_pkg/src/writeback_out_configuration.svh Line: 148
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_num_clocks' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /writeback_out_pkg::writeback_out_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/writeback_out_pkg/src/writeback_out_configuration.svh Line: 156
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_num_clocks' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /writeback_out_pkg::writeback_out_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/writeback_out_pkg/src/writeback_out_configuration.svh Line: 156
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.count' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /writeback_out_pkg::writeback_out_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/writeback_out_pkg/src/writeback_out_configuration.svh Line: 156
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.configure' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /writeback_out_pkg::writeback_out_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/writeback_out_pkg/src/writeback_out_monitor.svh Line: 46
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.proxy' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /writeback_out_pkg::writeback_out_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/writeback_out_pkg/src/writeback_out_monitor.svh Line: 56
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.start_monitoring' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /writeback_out_pkg::writeback_out_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/writeback_out_pkg/src/writeback_out_monitor.svh Line: 64
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.configure' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /writeback_out_pkg::writeback_out_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/writeback_out_pkg/src/writeback_out_monitor.svh Line: 46
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_reset' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /writeback_in_pkg::writeback_in_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/writeback_in_pkg/src/writeback_in_configuration.svh Line: 148
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_num_clocks' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /writeback_in_pkg::writeback_in_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/writeback_in_pkg/src/writeback_in_configuration.svh Line: 156
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_num_clocks' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /writeback_in_pkg::writeback_in_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/writeback_in_pkg/src/writeback_in_configuration.svh Line: 156
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.count' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /writeback_in_pkg::writeback_in_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/writeback_in_pkg/src/writeback_in_configuration.svh Line: 156
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.configure' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /writeback_in_pkg::writeback_in_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/writeback_in_pkg/src/writeback_in_monitor.svh Line: 46
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.proxy' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /writeback_in_pkg::writeback_in_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/writeback_in_pkg/src/writeback_in_monitor.svh Line: 56
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.start_monitoring' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /writeback_in_pkg::writeback_in_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/writeback_in_pkg/src/writeback_in_monitor.svh Line: 64
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.configure' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /writeback_in_pkg::writeback_in_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/writeback_in_pkg/src/writeback_in_monitor.svh Line: 46
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_reset' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /execute_out_pkg::execute_out_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/execute_out_pkg/src/execute_out_configuration.svh Line: 148
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_num_clocks' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /execute_out_pkg::execute_out_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/execute_out_pkg/src/execute_out_configuration.svh Line: 156
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_num_clocks' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /execute_out_pkg::execute_out_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/execute_out_pkg/src/execute_out_configuration.svh Line: 156
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.count' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /execute_out_pkg::execute_out_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/execute_out_pkg/src/execute_out_configuration.svh Line: 156
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.configure' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /execute_out_pkg::execute_out_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/execute_out_pkg/src/execute_out_monitor.svh Line: 46
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.proxy' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /execute_out_pkg::execute_out_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/execute_out_pkg/src/execute_out_monitor.svh Line: 56
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.start_monitoring' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /execute_out_pkg::execute_out_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/execute_out_pkg/src/execute_out_monitor.svh Line: 64
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.configure' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /execute_out_pkg::execute_out_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/execute_out_pkg/src/execute_out_monitor.svh Line: 46
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_reset' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /execute_in_pkg::execute_in_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/execute_in_pkg/src/execute_in_configuration.svh Line: 148
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_num_clocks' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /execute_in_pkg::execute_in_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/execute_in_pkg/src/execute_in_configuration.svh Line: 156
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.wait_for_num_clocks' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /execute_in_pkg::execute_in_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/execute_in_pkg/src/execute_in_configuration.svh Line: 156
# ** Warning: (vsim-8887) Virtual interface element 'this.monitor_bfm.count' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /execute_in_pkg::execute_in_configuration File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/execute_in_pkg/src/execute_in_configuration.svh Line: 156
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.configure' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /execute_in_pkg::execute_in_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/execute_in_pkg/src/execute_in_monitor.svh Line: 46
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.proxy' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /execute_in_pkg::execute_in_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/execute_in_pkg/src/execute_in_monitor.svh Line: 56
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.start_monitoring' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /execute_in_pkg::execute_in_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/execute_in_pkg/src/execute_in_monitor.svh Line: 64
# ** Warning: (vsim-8887) Virtual interface element 'this.bfm.configure' uses an interface with interface ports.
#    Time: 0 ns  Iteration: 0  Region: /execute_in_pkg::execute_in_monitor File: /afs/unity.ncsu.edu/users/c/cdricha5/LC3_Micontroller_Verification_Group_20/project_benches/LC3/sim/../../../verification_ip/interface_packages/execute_in_pkg/src/execute_in_monitor.svh Line: 46
# Loading /afs/eos.ncsu.edu/dist/questasim2020_4/uvm-1.1d/linux/uvm_dpi.so
# Sv_Seed = 4269673862
# set NoQuitOnFinish 1
# 1
#  run -a
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# ----------------------------------------------------------------
# //  UVM Framework 
# //  Version 2022.3
# //  (C) 2013-2022 Siemens Corporation
# //  Digital Industries Software
# //  Siemens EDA
# //  All Rights Reserved.
# ----------------------------------------------------------------
# 
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0.000ns: reporter [RNTST] Running test branch_test...
# UVM_INFO @ 1.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 21.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 21.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 41.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 41.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 61.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 61.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 81.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 81.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 101.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 101.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 101.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 101.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 102.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0000 VSR2:0x0000 psr:0x0 ACTUAL: VSR1:0x0000 VSR2:0x0000 psr:0x0 
# UVM_INFO @ 104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x1 brtaken:0x0 taddr:0x0000 
# UVM_INFO @ 104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3001 pc:0x3000 imem_rd:0x1
# UVM_INFO @ 121.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 121.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 121.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 121.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcef1 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcef1 
# UVM_INFO @ 122.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0000 VSR2:0x0000 psr:0x0 ACTUAL: VSR1:0x0000 VSR2:0x0000 psr:0x0 
# UVM_INFO @ 122.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3001 pc:0x3000 imem_rd:0x1ACTUAL: npc:0x3001 pc:0x3000 imem_rd:0x1
# UVM_INFO @ 124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x0000 
# UVM_INFO @ 124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3002 pc:0x3001 imem_rd:0x1
# UVM_INFO @ 141.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 141.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 141.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 141.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8784 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8784 
# UVM_INFO @ 142.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0000 VSR2:0x0000 psr:0x0 ACTUAL: VSR1:0x0000 VSR2:0x0000 psr:0x0 
# UVM_INFO @ 142.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3002 pc:0x3001 imem_rd:0x1ACTUAL: npc:0x3002 pc:0x3001 imem_rd:0x1
# UVM_INFO @ 144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x1 brtaken:0x0 taddr:0x0000 
# UVM_INFO @ 144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3002 pc:0x3001 imem_rd:0x1
# UVM_INFO @ 161.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 161.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 161.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 161.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 161.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x77fa ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x77fa 
# UVM_INFO @ 162.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0000 VSR2:0x0000 psr:0x0 ACTUAL: VSR1:0x0000 VSR2:0x0000 psr:0x0 
# UVM_INFO @ 162.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3002 pc:0x3001 imem_rd:0x1ACTUAL: npc:0x3002 pc:0x3001 imem_rd:0x1
# UVM_INFO @ 164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x0000 
# UVM_INFO @ 164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3003 pc:0x3002 imem_rd:0x1
# UVM_INFO @ 181.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 181.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 181.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 181.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 181.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 000  
# IR PCOFFSET9         : 111111111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12290  
# **********************************************
# Time: 181.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 000  
# IR PCOFFSET9         : 111111111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12290  
# **********************************************
# Time: 181.000ns 
# 
# UVM_INFO @ 181.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 181.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3359 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3359 
# UVM_INFO @ 182.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0000 VSR2:0x0000 psr:0x0 ACTUAL: VSR1:0x0000 VSR2:0x0000 psr:0x0 
# UVM_INFO @ 182.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x3000 pcout:0x3000 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0xe1ff NZP:0x0 M_Data:0x0000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x3000 pcout:0x3000 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0xe1ff NZP:0x0 M_Data:0x0000 enable_execute_status:0x0 
# UVM_INFO @ 182.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3003 pc:0x3002 imem_rd:0x1ACTUAL: npc:0x3003 pc:0x3002 imem_rd:0x1
# UVM_INFO @ 184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3000 
# UVM_INFO @ 184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3004 pc:0x3003 imem_rd:0x1
# UVM_INFO @ 201.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 201.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 201.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 201.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 201.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 001  
# IR PCOFFSET9         : 111111111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12290  
# **********************************************
# Time: 201.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 001  
# IR PCOFFSET9         : 111111111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12290  
# **********************************************
# Time: 201.000ns 
# 
# UVM_INFO @ 201.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 201.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x56fb ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x56fb 
# UVM_INFO @ 202.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0000 VSR2:0x0000 psr:0x1 ACTUAL: VSR1:0x0000 VSR2:0x0000 psr:0x1 
# UVM_INFO @ 202.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x3000 pcout:0x3000 dr:0x1 sr1:0x7 sr2:0x0 IR_Exec:0xe3ff NZP:0x0 M_Data:0x0000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x3000 pcout:0x3000 dr:0x1 sr1:0x7 sr2:0x0 IR_Exec:0xe3ff NZP:0x0 M_Data:0x0000 enable_execute_status:0x0 
# UVM_INFO @ 202.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3004 pc:0x3003 imem_rd:0x1ACTUAL: npc:0x3004 pc:0x3003 imem_rd:0x1
# UVM_INFO @ 204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3000 
# UVM_INFO @ 204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3005 pc:0x3004 imem_rd:0x1
# UVM_INFO @ 221.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 221.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 221.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 221.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 221.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 001  
# IR PCOFFSET9         : 111111111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12291  
# **********************************************
# Time: 221.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 001  
# IR PCOFFSET9         : 111111111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12291  
# **********************************************
# Time: 221.000ns 
# 
# UVM_INFO @ 221.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 221.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3e70 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3e70 
# UVM_INFO @ 222.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x0000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 222.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x3001 pcout:0x3001 dr:0x1 sr1:0x7 sr2:0x0 IR_Exec:0xe3ff NZP:0x0 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x3001 pcout:0x3001 dr:0x1 sr1:0x7 sr2:0x0 IR_Exec:0xe3ff NZP:0x0 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 222.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3005 pc:0x3004 imem_rd:0x1ACTUAL: npc:0x3005 pc:0x3004 imem_rd:0x1
# UVM_INFO @ 224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3001 
# UVM_INFO @ 224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3006 pc:0x3005 imem_rd:0x1
# UVM_INFO @ 241.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 241.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 241.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 241.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 241.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 010  
# IR PCOFFSET9         : 111111111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12292  
# **********************************************
# Time: 241.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 010  
# IR PCOFFSET9         : 111111111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12292  
# **********************************************
# Time: 241.000ns 
# 
# UVM_INFO @ 241.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 241.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x47dd ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x47dd 
# UVM_INFO @ 242.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x0000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 242.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x3002 pcout:0x3002 dr:0x2 sr1:0x7 sr2:0x0 IR_Exec:0xe5ff NZP:0x0 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x3002 pcout:0x3002 dr:0x2 sr1:0x7 sr2:0x0 IR_Exec:0xe5ff NZP:0x0 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 242.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3006 pc:0x3005 imem_rd:0x1ACTUAL: npc:0x3006 pc:0x3005 imem_rd:0x1
# UVM_INFO @ 244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3002 
# UVM_INFO @ 244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3007 pc:0x3006 imem_rd:0x1
# UVM_INFO @ 261.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 261.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 261.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 261.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 261.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 010  
# IR PCOFFSET9         : 111111111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12293  
# **********************************************
# Time: 261.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 010  
# IR PCOFFSET9         : 111111111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12293  
# **********************************************
# Time: 261.000ns 
# 
# UVM_INFO @ 261.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 261.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6682 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6682 
# UVM_INFO @ 262.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x0000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 262.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x3003 pcout:0x3003 dr:0x2 sr1:0x7 sr2:0x0 IR_Exec:0xe5ff NZP:0x0 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x3003 pcout:0x3003 dr:0x2 sr1:0x7 sr2:0x0 IR_Exec:0xe5ff NZP:0x0 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 262.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3007 pc:0x3006 imem_rd:0x1ACTUAL: npc:0x3007 pc:0x3006 imem_rd:0x1
# UVM_INFO @ 264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3003 
# UVM_INFO @ 264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3008 pc:0x3007 imem_rd:0x1
# UVM_INFO @ 281.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 281.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 281.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 281.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 281.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 011  
# IR PCOFFSET9         : 111111111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12294  
# **********************************************
# Time: 281.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 011  
# IR PCOFFSET9         : 111111111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12294  
# **********************************************
# Time: 281.000ns 
# 
# UVM_INFO @ 281.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 281.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc155 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc155 
# UVM_INFO @ 282.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x0000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 282.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x3004 pcout:0x3004 dr:0x3 sr1:0x7 sr2:0x0 IR_Exec:0xe7ff NZP:0x0 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x3004 pcout:0x3004 dr:0x3 sr1:0x7 sr2:0x0 IR_Exec:0xe7ff NZP:0x0 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 282.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3008 pc:0x3007 imem_rd:0x1ACTUAL: npc:0x3008 pc:0x3007 imem_rd:0x1
# UVM_INFO @ 284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3004 
# UVM_INFO @ 284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3009 pc:0x3008 imem_rd:0x1
# UVM_INFO @ 301.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 301.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 301.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 301.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 301.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 011  
# IR PCOFFSET9         : 111111111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12295  
# **********************************************
# Time: 301.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 011  
# IR PCOFFSET9         : 111111111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12295  
# **********************************************
# Time: 301.000ns 
# 
# UVM_INFO @ 301.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 301.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xdc6b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xdc6b 
# UVM_INFO @ 302.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x0000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 302.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x3005 pcout:0x3005 dr:0x3 sr1:0x7 sr2:0x0 IR_Exec:0xe7ff NZP:0x0 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x3005 pcout:0x3005 dr:0x3 sr1:0x7 sr2:0x0 IR_Exec:0xe7ff NZP:0x0 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 302.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3009 pc:0x3008 imem_rd:0x1ACTUAL: npc:0x3009 pc:0x3008 imem_rd:0x1
# UVM_INFO @ 304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3005 
# UVM_INFO @ 304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x300a pc:0x3009 imem_rd:0x1
# UVM_INFO @ 321.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 321.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 321.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 321.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 321.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 100  
# IR PCOFFSET9         : 111111111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12296  
# **********************************************
# Time: 321.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 100  
# IR PCOFFSET9         : 111111111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12296  
# **********************************************
# Time: 321.000ns 
# 
# UVM_INFO @ 321.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 321.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6f59 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6f59 
# UVM_INFO @ 322.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x0000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 322.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x3006 pcout:0x3006 dr:0x4 sr1:0x7 sr2:0x0 IR_Exec:0xe9ff NZP:0x0 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x3006 pcout:0x3006 dr:0x4 sr1:0x7 sr2:0x0 IR_Exec:0xe9ff NZP:0x0 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 322.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x300a pc:0x3009 imem_rd:0x1ACTUAL: npc:0x300a pc:0x3009 imem_rd:0x1
# UVM_INFO @ 324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3006 
# UVM_INFO @ 324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x300b pc:0x300a imem_rd:0x1
# UVM_INFO @ 341.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 341.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 341.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 341.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 341.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 100  
# IR PCOFFSET9         : 111111111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12297  
# **********************************************
# Time: 341.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 100  
# IR PCOFFSET9         : 111111111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12297  
# **********************************************
# Time: 341.000ns 
# 
# UVM_INFO @ 341.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 341.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbfe5 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbfe5 
# UVM_INFO @ 342.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x0000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 342.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x3007 pcout:0x3007 dr:0x4 sr1:0x7 sr2:0x0 IR_Exec:0xe9ff NZP:0x0 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x3007 pcout:0x3007 dr:0x4 sr1:0x7 sr2:0x0 IR_Exec:0xe9ff NZP:0x0 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 342.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x300b pc:0x300a imem_rd:0x1ACTUAL: npc:0x300b pc:0x300a imem_rd:0x1
# UVM_INFO @ 344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3007 
# UVM_INFO @ 344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x300c pc:0x300b imem_rd:0x1
# UVM_INFO @ 361.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 361.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 361.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 361.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 361.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 101  
# IR PCOFFSET9         : 111111111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12298  
# **********************************************
# Time: 361.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 101  
# IR PCOFFSET9         : 111111111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12298  
# **********************************************
# Time: 361.000ns 
# 
# UVM_INFO @ 361.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 361.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc9e0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc9e0 
# UVM_INFO @ 362.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x0000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 362.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x3008 pcout:0x3008 dr:0x5 sr1:0x7 sr2:0x0 IR_Exec:0xebff NZP:0x0 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x3008 pcout:0x3008 dr:0x5 sr1:0x7 sr2:0x0 IR_Exec:0xebff NZP:0x0 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 362.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x300c pc:0x300b imem_rd:0x1ACTUAL: npc:0x300c pc:0x300b imem_rd:0x1
# UVM_INFO @ 364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3008 
# UVM_INFO @ 364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x300d pc:0x300c imem_rd:0x1
# UVM_INFO @ 381.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 381.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 381.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 381.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 381.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 101  
# IR PCOFFSET9         : 111111111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12299  
# **********************************************
# Time: 381.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 101  
# IR PCOFFSET9         : 111111111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12299  
# **********************************************
# Time: 381.000ns 
# 
# UVM_INFO @ 381.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 381.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb143 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb143 
# UVM_INFO @ 382.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x0000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 382.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x3009 pcout:0x3009 dr:0x5 sr1:0x7 sr2:0x0 IR_Exec:0xebff NZP:0x0 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x3009 pcout:0x3009 dr:0x5 sr1:0x7 sr2:0x0 IR_Exec:0xebff NZP:0x0 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 382.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x300d pc:0x300c imem_rd:0x1ACTUAL: npc:0x300d pc:0x300c imem_rd:0x1
# UVM_INFO @ 384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3009 
# UVM_INFO @ 384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x300e pc:0x300d imem_rd:0x1
# UVM_INFO @ 401.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 401.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 401.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 401.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 401.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 110  
# IR PCOFFSET9         : 111111111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12300  
# **********************************************
# Time: 401.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 110  
# IR PCOFFSET9         : 111111111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12300  
# **********************************************
# Time: 401.000ns 
# 
# UVM_INFO @ 401.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 401.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb49b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb49b 
# UVM_INFO @ 402.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x0000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 402.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x300a pcout:0x300a dr:0x6 sr1:0x7 sr2:0x0 IR_Exec:0xedff NZP:0x0 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x300a pcout:0x300a dr:0x6 sr1:0x7 sr2:0x0 IR_Exec:0xedff NZP:0x0 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 402.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x300e pc:0x300d imem_rd:0x1ACTUAL: npc:0x300e pc:0x300d imem_rd:0x1
# UVM_INFO @ 404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x300a 
# UVM_INFO @ 404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x300f pc:0x300e imem_rd:0x1
# UVM_INFO @ 421.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 421.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 421.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 421.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 421.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 110  
# IR PCOFFSET9         : 111111111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12301  
# **********************************************
# Time: 421.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 110  
# IR PCOFFSET9         : 111111111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12301  
# **********************************************
# Time: 421.000ns 
# 
# UVM_INFO @ 421.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 421.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x891c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x891c 
# UVM_INFO @ 422.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x0000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 422.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x300b pcout:0x300b dr:0x6 sr1:0x7 sr2:0x0 IR_Exec:0xedff NZP:0x0 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x300b pcout:0x300b dr:0x6 sr1:0x7 sr2:0x0 IR_Exec:0xedff NZP:0x0 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 422.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x300f pc:0x300e imem_rd:0x1ACTUAL: npc:0x300f pc:0x300e imem_rd:0x1
# UVM_INFO @ 424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x300b 
# UVM_INFO @ 424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3010 pc:0x300f imem_rd:0x1
# UVM_INFO @ 441.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 441.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 441.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 441.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 441.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 111  
# IR PCOFFSET9         : 111111111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12302  
# **********************************************
# Time: 441.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 111  
# IR PCOFFSET9         : 111111111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12302  
# **********************************************
# Time: 441.000ns 
# 
# UVM_INFO @ 441.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 441.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x59ad ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x59ad 
# UVM_INFO @ 442.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x0000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 442.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x300c pcout:0x300c dr:0x7 sr1:0x7 sr2:0x0 IR_Exec:0xefff NZP:0x0 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x300c pcout:0x300c dr:0x7 sr1:0x7 sr2:0x0 IR_Exec:0xefff NZP:0x0 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 442.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3010 pc:0x300f imem_rd:0x1ACTUAL: npc:0x3010 pc:0x300f imem_rd:0x1
# UVM_INFO @ 444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x300c 
# UVM_INFO @ 444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3010 pc:0x300f imem_rd:0x0
# UVM_INFO @ 461.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 461.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 461.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 461.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 461.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 111  
# IR PCOFFSET9         : 111111111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12303  
# **********************************************
# Time: 461.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : LEA 
# IR DR                : 111  
# IR PCOFFSET9         : 111111111  
# W_CONTROL            : PCOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12303  
# **********************************************
# Time: 461.000ns 
# 
# UVM_INFO @ 461.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 461.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x29c8 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x29c8 
# UVM_INFO @ 462.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x0000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x0000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 462.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x300d pcout:0x300d dr:0x7 sr1:0x7 sr2:0x0 IR_Exec:0xefff NZP:0x0 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x2 Mem_Control_out:0x0 aluout:0x300d pcout:0x300d dr:0x7 sr1:0x7 sr2:0x0 IR_Exec:0xefff NZP:0x0 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 462.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3010 pc:0x300f imem_rd:0x0ACTUAL: npc:0x3010 pc:0x300f imem_rd:0x0
# UVM_INFO @ 464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x300d 
# UVM_INFO @ 464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3010 pc:0x300f imem_rd:0x0
# UVM_INFO @ 481.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 481.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 481.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 481.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 481.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x98ae ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x98ae 
# UVM_INFO @ 482.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 482.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3042 pcout:0x3042 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x0c33 NZP:0x6 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x3042 pcout:0x3042 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x0c33 NZP:0x6 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 482.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3010 pc:0x300f imem_rd:0x0ACTUAL: npc:0x3010 pc:0x300f imem_rd:0x0
# UVM_INFO @ 484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x3042 
# UVM_INFO @ 484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3010 pc:0x300f imem_rd:0x0
# UVM_INFO @ 501.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 501.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 501.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 501.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3c93 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3c93 
# UVM_INFO @ 502.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 502.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3010 pc:0x300f imem_rd:0x0ACTUAL: npc:0x3010 pc:0x300f imem_rd:0x0
# UVM_INFO @ 504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x3042 
# UVM_INFO @ 504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3011 pc:0x3010 imem_rd:0x1
# UVM_INFO @ 521.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 521.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 521.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 521.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x20bb ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x20bb 
# UVM_INFO @ 522.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 522.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3011 pc:0x3010 imem_rd:0x1ACTUAL: npc:0x3011 pc:0x3010 imem_rd:0x1
# UVM_INFO @ 524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x3042 
# UVM_INFO @ 524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3011 pc:0x3010 imem_rd:0x0
# UVM_INFO @ 541.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 541.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 541.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 541.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 110  
# IR PCOFFSET9         : 000110011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12304  
# **********************************************
# Time: 541.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 110  
# IR PCOFFSET9         : 000110011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12304  
# **********************************************
# Time: 541.000ns 
# 
# UVM_INFO @ 541.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 541.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x70b5 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x70b5 
# UVM_INFO @ 542.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 542.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3011 pc:0x3010 imem_rd:0x0ACTUAL: npc:0x3011 pc:0x3010 imem_rd:0x0
# UVM_INFO @ 544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x3042 
# UVM_INFO @ 544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3011 pc:0x3010 imem_rd:0x0
# UVM_INFO @ 561.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 561.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 561.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 561.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 561.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x307d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x307d 
# UVM_INFO @ 562.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 562.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x30bf pcout:0x30bf dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x04af NZP:0x2 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x30bf pcout:0x30bf dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x04af NZP:0x2 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 562.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3011 pc:0x3010 imem_rd:0x0ACTUAL: npc:0x3011 pc:0x3010 imem_rd:0x0
# UVM_INFO @ 564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x30bf 
# UVM_INFO @ 564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3011 pc:0x3010 imem_rd:0x0
# UVM_INFO @ 581.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 581.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 581.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 581.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbf75 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbf75 
# UVM_INFO @ 582.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 582.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3011 pc:0x3010 imem_rd:0x0ACTUAL: npc:0x3011 pc:0x3010 imem_rd:0x0
# UVM_INFO @ 584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x30bf 
# UVM_INFO @ 584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3012 pc:0x3011 imem_rd:0x1
# UVM_INFO @ 601.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 601.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 601.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 601.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9f86 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9f86 
# UVM_INFO @ 602.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 602.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3012 pc:0x3011 imem_rd:0x1ACTUAL: npc:0x3012 pc:0x3011 imem_rd:0x1
# UVM_INFO @ 604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x30bf 
# UVM_INFO @ 604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3012 pc:0x3011 imem_rd:0x0
# UVM_INFO @ 621.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 621.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 621.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 621.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 010  
# IR PCOFFSET9         : 010101111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12305  
# **********************************************
# Time: 621.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 010  
# IR PCOFFSET9         : 010101111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12305  
# **********************************************
# Time: 621.000ns 
# 
# UVM_INFO @ 621.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 621.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa862 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa862 
# UVM_INFO @ 622.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 622.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3012 pc:0x3011 imem_rd:0x0ACTUAL: npc:0x3012 pc:0x3011 imem_rd:0x0
# UVM_INFO @ 624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x30bf 
# UVM_INFO @ 624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3012 pc:0x3011 imem_rd:0x0
# UVM_INFO @ 641.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 641.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 641.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 641.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 641.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb8db ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb8db 
# UVM_INFO @ 642.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 642.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2f15 pcout:0x2f15 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x0904 NZP:0x4 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2f15 pcout:0x2f15 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x0904 NZP:0x4 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 642.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3012 pc:0x3011 imem_rd:0x0ACTUAL: npc:0x3012 pc:0x3011 imem_rd:0x0
# UVM_INFO @ 644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2f15 
# UVM_INFO @ 644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3012 pc:0x3011 imem_rd:0x0
# UVM_INFO @ 661.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 661.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 661.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 661.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb625 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb625 
# UVM_INFO @ 662.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 662.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3012 pc:0x3011 imem_rd:0x0ACTUAL: npc:0x3012 pc:0x3011 imem_rd:0x0
# UVM_INFO @ 664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2f15 
# UVM_INFO @ 664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3013 pc:0x3012 imem_rd:0x1
# UVM_INFO @ 681.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 681.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 681.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 681.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x83ab ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x83ab 
# UVM_INFO @ 682.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 682.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3013 pc:0x3012 imem_rd:0x1ACTUAL: npc:0x3013 pc:0x3012 imem_rd:0x1
# UVM_INFO @ 684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2f15 
# UVM_INFO @ 684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3013 pc:0x3012 imem_rd:0x0
# UVM_INFO @ 701.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 701.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 701.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 701.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 100  
# IR PCOFFSET9         : 100000100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12306  
# **********************************************
# Time: 701.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 100  
# IR PCOFFSET9         : 100000100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12306  
# **********************************************
# Time: 701.000ns 
# 
# UVM_INFO @ 701.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 701.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7aa7 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7aa7 
# UVM_INFO @ 702.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 702.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3013 pc:0x3012 imem_rd:0x0ACTUAL: npc:0x3013 pc:0x3012 imem_rd:0x0
# UVM_INFO @ 704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2f15 
# UVM_INFO @ 704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x3013 pc:0x3012 imem_rd:0x0
# UVM_INFO @ 721.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 721.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 721.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 721.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 721.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x958f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x958f 
# UVM_INFO @ 722.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 722.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2fc2 pcout:0x2fc2 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0bb0 NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2fc2 pcout:0x2fc2 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0bb0 NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 722.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x3013 pc:0x3012 imem_rd:0x0ACTUAL: npc:0x3013 pc:0x3012 imem_rd:0x0
# UVM_INFO @ 724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2fc2 
# UVM_INFO @ 724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2fc3 pc:0x2fc2 imem_rd:0x0
# UVM_INFO @ 741.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 741.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 741.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 741.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x301d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x301d 
# UVM_INFO @ 742.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 742.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2fc3 pc:0x2fc2 imem_rd:0x0ACTUAL: npc:0x2fc3 pc:0x2fc2 imem_rd:0x0
# UVM_INFO @ 744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2fc2 
# UVM_INFO @ 744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2fc4 pc:0x2fc3 imem_rd:0x1
# UVM_INFO @ 761.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 761.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 761.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 761.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8990 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8990 
# UVM_INFO @ 762.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 762.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2fc4 pc:0x2fc3 imem_rd:0x1ACTUAL: npc:0x2fc4 pc:0x2fc3 imem_rd:0x1
# UVM_INFO @ 764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2fc2 
# UVM_INFO @ 764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2fc4 pc:0x2fc3 imem_rd:0x0
# UVM_INFO @ 781.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 781.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 781.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 781.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 110110000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12307  
# **********************************************
# Time: 781.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 110110000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12307  
# **********************************************
# Time: 781.000ns 
# 
# UVM_INFO @ 781.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 781.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x10f7 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x10f7 
# UVM_INFO @ 782.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 782.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2fc4 pc:0x2fc3 imem_rd:0x0ACTUAL: npc:0x2fc4 pc:0x2fc3 imem_rd:0x0
# UVM_INFO @ 784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2fc2 
# UVM_INFO @ 784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2fc4 pc:0x2fc3 imem_rd:0x0
# UVM_INFO @ 801.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 801.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 801.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 801.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 801.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3f48 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3f48 
# UVM_INFO @ 802.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 802.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2fef pcout:0x2fef dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x062c NZP:0x3 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2fef pcout:0x2fef dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x062c NZP:0x3 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 802.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2fc4 pc:0x2fc3 imem_rd:0x0ACTUAL: npc:0x2fc4 pc:0x2fc3 imem_rd:0x0
# UVM_INFO @ 804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2fef 
# UVM_INFO @ 804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2ff0 pc:0x2fef imem_rd:0x0
# UVM_INFO @ 821.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 821.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 821.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 821.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xda3f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xda3f 
# UVM_INFO @ 822.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 822.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2ff0 pc:0x2fef imem_rd:0x0ACTUAL: npc:0x2ff0 pc:0x2fef imem_rd:0x0
# UVM_INFO @ 824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2fef 
# UVM_INFO @ 824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2ff1 pc:0x2ff0 imem_rd:0x1
# UVM_INFO @ 841.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 841.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 841.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 841.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x97af ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x97af 
# UVM_INFO @ 842.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 842.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2ff1 pc:0x2ff0 imem_rd:0x1ACTUAL: npc:0x2ff1 pc:0x2ff0 imem_rd:0x1
# UVM_INFO @ 844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2fef 
# UVM_INFO @ 844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2ff1 pc:0x2ff0 imem_rd:0x0
# UVM_INFO @ 861.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 861.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 861.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 861.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 000101100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12228  
# **********************************************
# Time: 861.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 000101100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12228  
# **********************************************
# Time: 861.000ns 
# 
# UVM_INFO @ 861.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 861.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfbc7 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfbc7 
# UVM_INFO @ 862.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 862.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2ff1 pc:0x2ff0 imem_rd:0x0ACTUAL: npc:0x2ff1 pc:0x2ff0 imem_rd:0x0
# UVM_INFO @ 864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2fef 
# UVM_INFO @ 864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2ff1 pc:0x2ff0 imem_rd:0x0
# UVM_INFO @ 881.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 881.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 881.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 881.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 881.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1c26 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1c26 
# UVM_INFO @ 882.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 882.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2f3f pcout:0x2f3f dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x034f NZP:0x1 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2f3f pcout:0x2f3f dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x034f NZP:0x1 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 882.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2ff1 pc:0x2ff0 imem_rd:0x0ACTUAL: npc:0x2ff1 pc:0x2ff0 imem_rd:0x0
# UVM_INFO @ 884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2f3f 
# UVM_INFO @ 884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2f40 pc:0x2f3f imem_rd:0x0
# UVM_INFO @ 901.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 901.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 901.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 901.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4975 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4975 
# UVM_INFO @ 902.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 902.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2f40 pc:0x2f3f imem_rd:0x0ACTUAL: npc:0x2f40 pc:0x2f3f imem_rd:0x0
# UVM_INFO @ 904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2f3f 
# UVM_INFO @ 904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2f41 pc:0x2f40 imem_rd:0x1
# UVM_INFO @ 921.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 921.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 921.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 921.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa623 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa623 
# UVM_INFO @ 922.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 922.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2f41 pc:0x2f40 imem_rd:0x1ACTUAL: npc:0x2f41 pc:0x2f40 imem_rd:0x1
# UVM_INFO @ 924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2f3f 
# UVM_INFO @ 924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2f41 pc:0x2f40 imem_rd:0x0
# UVM_INFO @ 941.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 941.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 941.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 941.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 101001111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12273  
# **********************************************
# Time: 941.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 101001111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12273  
# **********************************************
# Time: 941.000ns 
# 
# UVM_INFO @ 941.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 941.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x99de ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x99de 
# UVM_INFO @ 942.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 942.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2f41 pc:0x2f40 imem_rd:0x0ACTUAL: npc:0x2f41 pc:0x2f40 imem_rd:0x0
# UVM_INFO @ 944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2f3f 
# UVM_INFO @ 944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2f41 pc:0x2f40 imem_rd:0x0
# UVM_INFO @ 961.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 961.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 961.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 961.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 961.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x330a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x330a 
# UVM_INFO @ 962.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 962.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2f3b pcout:0x2f3b dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x0ffb NZP:0x7 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2f3b pcout:0x2f3b dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x0ffb NZP:0x7 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 962.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2f41 pc:0x2f40 imem_rd:0x0ACTUAL: npc:0x2f41 pc:0x2f40 imem_rd:0x0
# UVM_INFO @ 964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2f3b 
# UVM_INFO @ 964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2f3c pc:0x2f3b imem_rd:0x0
# UVM_INFO @ 981.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 981.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 981.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 981.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbddb ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbddb 
# UVM_INFO @ 982.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 982.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2f3c pc:0x2f3b imem_rd:0x0ACTUAL: npc:0x2f3c pc:0x2f3b imem_rd:0x0
# UVM_INFO @ 984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2f3b 
# UVM_INFO @ 984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2f3d pc:0x2f3c imem_rd:0x1
# UVM_INFO @ 1001.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1001.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1001.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1001.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xddb2 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xddb2 
# UVM_INFO @ 1002.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 1002.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2f3d pc:0x2f3c imem_rd:0x1ACTUAL: npc:0x2f3d pc:0x2f3c imem_rd:0x1
# UVM_INFO @ 1004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2f3b 
# UVM_INFO @ 1004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2f3d pc:0x2f3c imem_rd:0x0
# UVM_INFO @ 1021.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1021.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1021.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1021.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 111111011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12097  
# **********************************************
# Time: 1021.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 111111011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12097  
# **********************************************
# Time: 1021.000ns 
# 
# UVM_INFO @ 1021.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1021.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc590 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc590 
# UVM_INFO @ 1022.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 1022.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2f3d pc:0x2f3c imem_rd:0x0ACTUAL: npc:0x2f3d pc:0x2f3c imem_rd:0x0
# UVM_INFO @ 1024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2f3b 
# UVM_INFO @ 1024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2f3d pc:0x2f3c imem_rd:0x0
# UVM_INFO @ 1041.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1041.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 1041.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1041.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1041.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb55b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb55b 
# UVM_INFO @ 1042.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 1042.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2f53 pcout:0x2f53 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x0417 NZP:0x2 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2f53 pcout:0x2f53 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x0417 NZP:0x2 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 1042.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2f3d pc:0x2f3c imem_rd:0x0ACTUAL: npc:0x2f3d pc:0x2f3c imem_rd:0x0
# UVM_INFO @ 1044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2f53 
# UVM_INFO @ 1044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2f3d pc:0x2f3c imem_rd:0x0
# UVM_INFO @ 1061.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1061.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1061.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1061.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xff70 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xff70 
# UVM_INFO @ 1062.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 1062.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2f3d pc:0x2f3c imem_rd:0x0ACTUAL: npc:0x2f3d pc:0x2f3c imem_rd:0x0
# UVM_INFO @ 1064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2f53 
# UVM_INFO @ 1064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2f3e pc:0x2f3d imem_rd:0x1
# UVM_INFO @ 1081.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1081.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1081.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1081.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc468 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc468 
# UVM_INFO @ 1082.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 1082.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2f3e pc:0x2f3d imem_rd:0x1ACTUAL: npc:0x2f3e pc:0x2f3d imem_rd:0x1
# UVM_INFO @ 1084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2f53 
# UVM_INFO @ 1084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2f3e pc:0x2f3d imem_rd:0x0
# UVM_INFO @ 1101.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1101.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1101.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1101.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 010  
# IR PCOFFSET9         : 000010111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12093  
# **********************************************
# Time: 1101.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 010  
# IR PCOFFSET9         : 000010111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12093  
# **********************************************
# Time: 1101.000ns 
# 
# UVM_INFO @ 1101.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1101.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3b5d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3b5d 
# UVM_INFO @ 1102.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 1102.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2f3e pc:0x2f3d imem_rd:0x0ACTUAL: npc:0x2f3e pc:0x2f3d imem_rd:0x0
# UVM_INFO @ 1104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2f53 
# UVM_INFO @ 1104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2f3e pc:0x2f3d imem_rd:0x0
# UVM_INFO @ 1121.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1121.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 1121.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1121.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1121.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc46f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc46f 
# UVM_INFO @ 1122.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 1122.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2fc0 pcout:0x2fc0 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x0c83 NZP:0x6 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2fc0 pcout:0x2fc0 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x0c83 NZP:0x6 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 1122.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2f3e pc:0x2f3d imem_rd:0x0ACTUAL: npc:0x2f3e pc:0x2f3d imem_rd:0x0
# UVM_INFO @ 1124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2fc0 
# UVM_INFO @ 1124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2f3e pc:0x2f3d imem_rd:0x0
# UVM_INFO @ 1141.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1141.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1141.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1141.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe1b1 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe1b1 
# UVM_INFO @ 1142.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 1142.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2f3e pc:0x2f3d imem_rd:0x0ACTUAL: npc:0x2f3e pc:0x2f3d imem_rd:0x0
# UVM_INFO @ 1144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2fc0 
# UVM_INFO @ 1144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2f3f pc:0x2f3e imem_rd:0x1
# UVM_INFO @ 1161.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1161.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1161.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1161.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4451 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4451 
# UVM_INFO @ 1162.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 1162.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2f3f pc:0x2f3e imem_rd:0x1ACTUAL: npc:0x2f3f pc:0x2f3e imem_rd:0x1
# UVM_INFO @ 1164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2fc0 
# UVM_INFO @ 1164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2f3f pc:0x2f3e imem_rd:0x0
# UVM_INFO @ 1181.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1181.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1181.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1181.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 110  
# IR PCOFFSET9         : 010000011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12094  
# **********************************************
# Time: 1181.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 110  
# IR PCOFFSET9         : 010000011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12094  
# **********************************************
# Time: 1181.000ns 
# 
# UVM_INFO @ 1181.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1181.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x64a0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x64a0 
# UVM_INFO @ 1182.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 1182.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2f3f pc:0x2f3e imem_rd:0x0ACTUAL: npc:0x2f3f pc:0x2f3e imem_rd:0x0
# UVM_INFO @ 1184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2fc0 
# UVM_INFO @ 1184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2f3f pc:0x2f3e imem_rd:0x0
# UVM_INFO @ 1201.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1201.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 1201.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1201.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1201.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5f82 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5f82 
# UVM_INFO @ 1202.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 1202.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2e60 pcout:0x2e60 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x0322 NZP:0x1 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2e60 pcout:0x2e60 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x0322 NZP:0x1 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 1202.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2f3f pc:0x2f3e imem_rd:0x0ACTUAL: npc:0x2f3f pc:0x2f3e imem_rd:0x0
# UVM_INFO @ 1204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2e60 
# UVM_INFO @ 1204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2e61 pc:0x2e60 imem_rd:0x0
# UVM_INFO @ 1221.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1221.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1221.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1221.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xdda1 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xdda1 
# UVM_INFO @ 1222.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 1222.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2e61 pc:0x2e60 imem_rd:0x0ACTUAL: npc:0x2e61 pc:0x2e60 imem_rd:0x0
# UVM_INFO @ 1224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2e60 
# UVM_INFO @ 1224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2e62 pc:0x2e61 imem_rd:0x1
# UVM_INFO @ 1241.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1241.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1241.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1241.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbf9f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbf9f 
# UVM_INFO @ 1242.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 1242.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2e62 pc:0x2e61 imem_rd:0x1ACTUAL: npc:0x2e62 pc:0x2e61 imem_rd:0x1
# UVM_INFO @ 1244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2e60 
# UVM_INFO @ 1244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2e62 pc:0x2e61 imem_rd:0x0
# UVM_INFO @ 1261.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1261.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1261.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1261.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 100100010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12095  
# **********************************************
# Time: 1261.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 100100010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12095  
# **********************************************
# Time: 1261.000ns 
# 
# UVM_INFO @ 1261.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1261.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6476 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6476 
# UVM_INFO @ 1262.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 1262.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2e62 pc:0x2e61 imem_rd:0x0ACTUAL: npc:0x2e62 pc:0x2e61 imem_rd:0x0
# UVM_INFO @ 1264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2e60 
# UVM_INFO @ 1264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2e62 pc:0x2e61 imem_rd:0x0
# UVM_INFO @ 1281.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1281.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 1281.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1281.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1281.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x41b4 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x41b4 
# UVM_INFO @ 1282.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 1282.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2ebf pcout:0x2ebf dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x0a5e NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2ebf pcout:0x2ebf dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x0a5e NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 1282.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2e62 pc:0x2e61 imem_rd:0x0ACTUAL: npc:0x2e62 pc:0x2e61 imem_rd:0x0
# UVM_INFO @ 1284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2ebf 
# UVM_INFO @ 1284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2ec0 pc:0x2ebf imem_rd:0x0
# UVM_INFO @ 1301.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1301.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1301.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1301.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6d84 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6d84 
# UVM_INFO @ 1302.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 1302.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2ec0 pc:0x2ebf imem_rd:0x0ACTUAL: npc:0x2ec0 pc:0x2ebf imem_rd:0x0
# UVM_INFO @ 1304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2ebf 
# UVM_INFO @ 1304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2ec1 pc:0x2ec0 imem_rd:0x1
# UVM_INFO @ 1321.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1321.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1321.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1321.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb230 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb230 
# UVM_INFO @ 1322.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 1322.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2ec1 pc:0x2ec0 imem_rd:0x1ACTUAL: npc:0x2ec1 pc:0x2ec0 imem_rd:0x1
# UVM_INFO @ 1324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2ebf 
# UVM_INFO @ 1324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2ec1 pc:0x2ec0 imem_rd:0x0
# UVM_INFO @ 1341.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1341.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1341.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1341.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 001011110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11874  
# **********************************************
# Time: 1341.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 001011110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11874  
# **********************************************
# Time: 1341.000ns 
# 
# UVM_INFO @ 1341.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1341.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1833 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1833 
# UVM_INFO @ 1342.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 1342.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2ec1 pc:0x2ec0 imem_rd:0x0ACTUAL: npc:0x2ec1 pc:0x2ec0 imem_rd:0x0
# UVM_INFO @ 1344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2ebf 
# UVM_INFO @ 1344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2ec1 pc:0x2ec0 imem_rd:0x0
# UVM_INFO @ 1361.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1361.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 1361.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1361.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1361.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa6a1 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa6a1 
# UVM_INFO @ 1362.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 1362.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2f8a pcout:0x2f8a dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x0aca NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2f8a pcout:0x2f8a dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x0aca NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 1362.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2ec1 pc:0x2ec0 imem_rd:0x0ACTUAL: npc:0x2ec1 pc:0x2ec0 imem_rd:0x0
# UVM_INFO @ 1364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2f8a 
# UVM_INFO @ 1364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2f8b pc:0x2f8a imem_rd:0x0
# UVM_INFO @ 1381.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1381.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1381.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1381.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3191 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3191 
# UVM_INFO @ 1382.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 1382.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2f8b pc:0x2f8a imem_rd:0x0ACTUAL: npc:0x2f8b pc:0x2f8a imem_rd:0x0
# UVM_INFO @ 1384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2f8a 
# UVM_INFO @ 1384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2f8c pc:0x2f8b imem_rd:0x1
# UVM_INFO @ 1401.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1401.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1401.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1401.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x69dc ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x69dc 
# UVM_INFO @ 1402.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 1402.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2f8c pc:0x2f8b imem_rd:0x1ACTUAL: npc:0x2f8c pc:0x2f8b imem_rd:0x1
# UVM_INFO @ 1404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2f8a 
# UVM_INFO @ 1404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2f8c pc:0x2f8b imem_rd:0x0
# UVM_INFO @ 1421.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1421.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1421.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1421.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 011001010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11969  
# **********************************************
# Time: 1421.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 011001010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11969  
# **********************************************
# Time: 1421.000ns 
# 
# UVM_INFO @ 1421.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1421.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe388 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe388 
# UVM_INFO @ 1422.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 1422.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2f8c pc:0x2f8b imem_rd:0x0ACTUAL: npc:0x2f8c pc:0x2f8b imem_rd:0x0
# UVM_INFO @ 1424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2f8a 
# UVM_INFO @ 1424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2f8c pc:0x2f8b imem_rd:0x0
# UVM_INFO @ 1441.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1441.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 1441.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1441.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1441.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc10b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc10b 
# UVM_INFO @ 1442.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 1442.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2ea0 pcout:0x2ea0 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x0f15 NZP:0x7 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2ea0 pcout:0x2ea0 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x0f15 NZP:0x7 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 1442.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2f8c pc:0x2f8b imem_rd:0x0ACTUAL: npc:0x2f8c pc:0x2f8b imem_rd:0x0
# UVM_INFO @ 1444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2ea0 
# UVM_INFO @ 1444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2ea1 pc:0x2ea0 imem_rd:0x0
# UVM_INFO @ 1461.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1461.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1461.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1461.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc4af ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc4af 
# UVM_INFO @ 1462.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 1462.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2ea1 pc:0x2ea0 imem_rd:0x0ACTUAL: npc:0x2ea1 pc:0x2ea0 imem_rd:0x0
# UVM_INFO @ 1464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2ea0 
# UVM_INFO @ 1464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2ea2 pc:0x2ea1 imem_rd:0x1
# UVM_INFO @ 1481.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1481.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1481.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1481.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x76d4 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x76d4 
# UVM_INFO @ 1482.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 1482.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2ea2 pc:0x2ea1 imem_rd:0x1ACTUAL: npc:0x2ea2 pc:0x2ea1 imem_rd:0x1
# UVM_INFO @ 1484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2ea0 
# UVM_INFO @ 1484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2ea2 pc:0x2ea1 imem_rd:0x0
# UVM_INFO @ 1501.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1501.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1501.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1501.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 100010101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12172  
# **********************************************
# Time: 1501.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 100010101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12172  
# **********************************************
# Time: 1501.000ns 
# 
# UVM_INFO @ 1501.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1501.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfe0e ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfe0e 
# UVM_INFO @ 1502.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 1502.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2ea2 pc:0x2ea1 imem_rd:0x0ACTUAL: npc:0x2ea2 pc:0x2ea1 imem_rd:0x0
# UVM_INFO @ 1504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2ea0 
# UVM_INFO @ 1504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2ea2 pc:0x2ea1 imem_rd:0x0
# UVM_INFO @ 1521.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1521.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 1521.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1521.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1521.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbd08 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbd08 
# UVM_INFO @ 1522.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 1522.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2e22 pcout:0x2e22 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0381 NZP:0x1 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2e22 pcout:0x2e22 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0381 NZP:0x1 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 1522.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2ea2 pc:0x2ea1 imem_rd:0x0ACTUAL: npc:0x2ea2 pc:0x2ea1 imem_rd:0x0
# UVM_INFO @ 1524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2e22 
# UVM_INFO @ 1524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2e23 pc:0x2e22 imem_rd:0x0
# UVM_INFO @ 1541.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1541.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1541.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1541.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x59a9 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x59a9 
# UVM_INFO @ 1542.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 1542.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2e23 pc:0x2e22 imem_rd:0x0ACTUAL: npc:0x2e23 pc:0x2e22 imem_rd:0x0
# UVM_INFO @ 1544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2e22 
# UVM_INFO @ 1544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2e24 pc:0x2e23 imem_rd:0x1
# UVM_INFO @ 1561.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1561.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1561.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1561.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3227 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3227 
# UVM_INFO @ 1562.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 1562.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2e24 pc:0x2e23 imem_rd:0x1ACTUAL: npc:0x2e24 pc:0x2e23 imem_rd:0x1
# UVM_INFO @ 1564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2e22 
# UVM_INFO @ 1564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2e24 pc:0x2e23 imem_rd:0x0
# UVM_INFO @ 1581.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1581.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1581.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1581.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 110000001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11938  
# **********************************************
# Time: 1581.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 110000001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11938  
# **********************************************
# Time: 1581.000ns 
# 
# UVM_INFO @ 1581.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1581.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x429a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x429a 
# UVM_INFO @ 1582.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 1582.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2e24 pc:0x2e23 imem_rd:0x0ACTUAL: npc:0x2e24 pc:0x2e23 imem_rd:0x0
# UVM_INFO @ 1584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2e22 
# UVM_INFO @ 1584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2e24 pc:0x2e23 imem_rd:0x0
# UVM_INFO @ 1601.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1601.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 1601.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1601.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1601.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1502 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1502 
# UVM_INFO @ 1602.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 1602.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2e60 pcout:0x2e60 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x0a3d NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2e60 pcout:0x2e60 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x0a3d NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 1602.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2e24 pc:0x2e23 imem_rd:0x0ACTUAL: npc:0x2e24 pc:0x2e23 imem_rd:0x0
# UVM_INFO @ 1604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2e60 
# UVM_INFO @ 1604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2e61 pc:0x2e60 imem_rd:0x0
# UVM_INFO @ 1621.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1621.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1621.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1621.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbc7d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbc7d 
# UVM_INFO @ 1622.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 1622.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2e61 pc:0x2e60 imem_rd:0x0ACTUAL: npc:0x2e61 pc:0x2e60 imem_rd:0x0
# UVM_INFO @ 1624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2e60 
# UVM_INFO @ 1624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2e62 pc:0x2e61 imem_rd:0x1
# UVM_INFO @ 1641.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1641.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1641.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1641.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3c00 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3c00 
# UVM_INFO @ 1642.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 1642.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2e62 pc:0x2e61 imem_rd:0x1ACTUAL: npc:0x2e62 pc:0x2e61 imem_rd:0x1
# UVM_INFO @ 1644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2e60 
# UVM_INFO @ 1644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2e62 pc:0x2e61 imem_rd:0x0
# UVM_INFO @ 1661.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1661.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1661.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1661.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 000111101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11812  
# **********************************************
# Time: 1661.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 000111101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11812  
# **********************************************
# Time: 1661.000ns 
# 
# UVM_INFO @ 1661.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1661.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xae16 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xae16 
# UVM_INFO @ 1662.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 1662.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2e62 pc:0x2e61 imem_rd:0x0ACTUAL: npc:0x2e62 pc:0x2e61 imem_rd:0x0
# UVM_INFO @ 1664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2e60 
# UVM_INFO @ 1664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2e62 pc:0x2e61 imem_rd:0x0
# UVM_INFO @ 1681.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1681.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 1681.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1681.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1681.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd35a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd35a 
# UVM_INFO @ 1682.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 1682.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2f0a pcout:0x2f0a dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x04a9 NZP:0x2 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2f0a pcout:0x2f0a dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x04a9 NZP:0x2 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 1682.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2e62 pc:0x2e61 imem_rd:0x0ACTUAL: npc:0x2e62 pc:0x2e61 imem_rd:0x0
# UVM_INFO @ 1684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2f0a 
# UVM_INFO @ 1684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2e62 pc:0x2e61 imem_rd:0x0
# UVM_INFO @ 1701.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1701.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1701.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1701.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8fa9 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8fa9 
# UVM_INFO @ 1702.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 1702.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2e62 pc:0x2e61 imem_rd:0x0ACTUAL: npc:0x2e62 pc:0x2e61 imem_rd:0x0
# UVM_INFO @ 1704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2f0a 
# UVM_INFO @ 1704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2e63 pc:0x2e62 imem_rd:0x1
# UVM_INFO @ 1721.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1721.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1721.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1721.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1019 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1019 
# UVM_INFO @ 1722.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 1722.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2e63 pc:0x2e62 imem_rd:0x1ACTUAL: npc:0x2e63 pc:0x2e62 imem_rd:0x1
# UVM_INFO @ 1724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2f0a 
# UVM_INFO @ 1724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2e63 pc:0x2e62 imem_rd:0x0
# UVM_INFO @ 1741.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1741.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1741.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1741.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 010  
# IR PCOFFSET9         : 010101001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11874  
# **********************************************
# Time: 1741.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 010  
# IR PCOFFSET9         : 010101001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11874  
# **********************************************
# Time: 1741.000ns 
# 
# UVM_INFO @ 1741.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1741.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6ab8 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6ab8 
# UVM_INFO @ 1742.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 1742.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2e63 pc:0x2e62 imem_rd:0x0ACTUAL: npc:0x2e63 pc:0x2e62 imem_rd:0x0
# UVM_INFO @ 1744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2f0a 
# UVM_INFO @ 1744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2e63 pc:0x2e62 imem_rd:0x0
# UVM_INFO @ 1761.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1761.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 1761.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1761.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1761.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0014 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0014 
# UVM_INFO @ 1762.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 1762.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2d68 pcout:0x2d68 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x0d06 NZP:0x6 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2d68 pcout:0x2d68 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x0d06 NZP:0x6 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 1762.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2e63 pc:0x2e62 imem_rd:0x0ACTUAL: npc:0x2e63 pc:0x2e62 imem_rd:0x0
# UVM_INFO @ 1764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2d68 
# UVM_INFO @ 1764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2e63 pc:0x2e62 imem_rd:0x0
# UVM_INFO @ 1781.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1781.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1781.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1781.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6aa5 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6aa5 
# UVM_INFO @ 1782.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 1782.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2e63 pc:0x2e62 imem_rd:0x0ACTUAL: npc:0x2e63 pc:0x2e62 imem_rd:0x0
# UVM_INFO @ 1784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2d68 
# UVM_INFO @ 1784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2e64 pc:0x2e63 imem_rd:0x1
# UVM_INFO @ 1801.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1801.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1801.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1801.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5aa7 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5aa7 
# UVM_INFO @ 1802.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 1802.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2e64 pc:0x2e63 imem_rd:0x1ACTUAL: npc:0x2e64 pc:0x2e63 imem_rd:0x1
# UVM_INFO @ 1804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2d68 
# UVM_INFO @ 1804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2e64 pc:0x2e63 imem_rd:0x0
# UVM_INFO @ 1821.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1821.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1821.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1821.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 110  
# IR PCOFFSET9         : 100000110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11875  
# **********************************************
# Time: 1821.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 110  
# IR PCOFFSET9         : 100000110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11875  
# **********************************************
# Time: 1821.000ns 
# 
# UVM_INFO @ 1821.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1821.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3b71 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3b71 
# UVM_INFO @ 1822.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 1822.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2e64 pc:0x2e63 imem_rd:0x0ACTUAL: npc:0x2e64 pc:0x2e63 imem_rd:0x0
# UVM_INFO @ 1824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2d68 
# UVM_INFO @ 1824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2e64 pc:0x2e63 imem_rd:0x0
# UVM_INFO @ 1841.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1841.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 1841.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1841.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1841.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x46ff ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x46ff 
# UVM_INFO @ 1842.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 1842.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2e15 pcout:0x2e15 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x03b2 NZP:0x1 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2e15 pcout:0x2e15 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x03b2 NZP:0x1 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 1842.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2e64 pc:0x2e63 imem_rd:0x0ACTUAL: npc:0x2e64 pc:0x2e63 imem_rd:0x0
# UVM_INFO @ 1844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2e15 
# UVM_INFO @ 1844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2e16 pc:0x2e15 imem_rd:0x0
# UVM_INFO @ 1861.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1861.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1861.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1861.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcc2a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcc2a 
# UVM_INFO @ 1862.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 1862.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2e16 pc:0x2e15 imem_rd:0x0ACTUAL: npc:0x2e16 pc:0x2e15 imem_rd:0x0
# UVM_INFO @ 1864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2e15 
# UVM_INFO @ 1864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2e17 pc:0x2e16 imem_rd:0x1
# UVM_INFO @ 1881.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1881.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1881.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1881.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x452b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x452b 
# UVM_INFO @ 1882.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 1882.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2e17 pc:0x2e16 imem_rd:0x1ACTUAL: npc:0x2e17 pc:0x2e16 imem_rd:0x1
# UVM_INFO @ 1884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2e15 
# UVM_INFO @ 1884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2e17 pc:0x2e16 imem_rd:0x0
# UVM_INFO @ 1901.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1901.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1901.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1901.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 110110010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11876  
# **********************************************
# Time: 1901.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 110110010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11876  
# **********************************************
# Time: 1901.000ns 
# 
# UVM_INFO @ 1901.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1901.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2172 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2172 
# UVM_INFO @ 1902.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 1902.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2e17 pc:0x2e16 imem_rd:0x0ACTUAL: npc:0x2e17 pc:0x2e16 imem_rd:0x0
# UVM_INFO @ 1904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2e15 
# UVM_INFO @ 1904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2e17 pc:0x2e16 imem_rd:0x0
# UVM_INFO @ 1921.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1921.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 1921.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1921.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1921.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x63b9 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x63b9 
# UVM_INFO @ 1922.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 1922.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2e44 pcout:0x2e44 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x042e NZP:0x2 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2e44 pcout:0x2e44 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x042e NZP:0x2 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 1922.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2e17 pc:0x2e16 imem_rd:0x0ACTUAL: npc:0x2e17 pc:0x2e16 imem_rd:0x0
# UVM_INFO @ 1924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2e44 
# UVM_INFO @ 1924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2e17 pc:0x2e16 imem_rd:0x0
# UVM_INFO @ 1941.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1941.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1941.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1941.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x50fc ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x50fc 
# UVM_INFO @ 1942.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 1942.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2e17 pc:0x2e16 imem_rd:0x0ACTUAL: npc:0x2e17 pc:0x2e16 imem_rd:0x0
# UVM_INFO @ 1944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2e44 
# UVM_INFO @ 1944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2e18 pc:0x2e17 imem_rd:0x1
# UVM_INFO @ 1961.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1961.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1961.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1961.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd616 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd616 
# UVM_INFO @ 1962.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 1962.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2e18 pc:0x2e17 imem_rd:0x1ACTUAL: npc:0x2e18 pc:0x2e17 imem_rd:0x1
# UVM_INFO @ 1964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2e44 
# UVM_INFO @ 1964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2e18 pc:0x2e17 imem_rd:0x0
# UVM_INFO @ 1981.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 1981.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1981.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 1981.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 010  
# IR PCOFFSET9         : 000101110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11799  
# **********************************************
# Time: 1981.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 010  
# IR PCOFFSET9         : 000101110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11799  
# **********************************************
# Time: 1981.000ns 
# 
# UVM_INFO @ 1981.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 1981.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfbaf ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfbaf 
# UVM_INFO @ 1982.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 1982.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2e18 pc:0x2e17 imem_rd:0x0ACTUAL: npc:0x2e18 pc:0x2e17 imem_rd:0x0
# UVM_INFO @ 1984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2e44 
# UVM_INFO @ 1984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2e18 pc:0x2e17 imem_rd:0x0
# UVM_INFO @ 2001.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2001.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 2001.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2001.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2001.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1c3d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1c3d 
# UVM_INFO @ 2002.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 2002.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2d60 pcout:0x2d60 dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x0349 NZP:0x1 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2d60 pcout:0x2d60 dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x0349 NZP:0x1 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 2002.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2e18 pc:0x2e17 imem_rd:0x0ACTUAL: npc:0x2e18 pc:0x2e17 imem_rd:0x0
# UVM_INFO @ 2004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2d60 
# UVM_INFO @ 2004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2d61 pc:0x2d60 imem_rd:0x0
# UVM_INFO @ 2021.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2021.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2021.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2021.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7791 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7791 
# UVM_INFO @ 2022.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 2022.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2d61 pc:0x2d60 imem_rd:0x0ACTUAL: npc:0x2d61 pc:0x2d60 imem_rd:0x0
# UVM_INFO @ 2024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2d60 
# UVM_INFO @ 2024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2d62 pc:0x2d61 imem_rd:0x1
# UVM_INFO @ 2041.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2041.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2041.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2041.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x51e5 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x51e5 
# UVM_INFO @ 2042.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 2042.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2d62 pc:0x2d61 imem_rd:0x1ACTUAL: npc:0x2d62 pc:0x2d61 imem_rd:0x1
# UVM_INFO @ 2044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2d60 
# UVM_INFO @ 2044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2d62 pc:0x2d61 imem_rd:0x0
# UVM_INFO @ 2061.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2061.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2061.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2061.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 101001001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11800  
# **********************************************
# Time: 2061.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 101001001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11800  
# **********************************************
# Time: 2061.000ns 
# 
# UVM_INFO @ 2061.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2061.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb305 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb305 
# UVM_INFO @ 2062.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 2062.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2d62 pc:0x2d61 imem_rd:0x0ACTUAL: npc:0x2d62 pc:0x2d61 imem_rd:0x0
# UVM_INFO @ 2064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2d60 
# UVM_INFO @ 2064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2d62 pc:0x2d61 imem_rd:0x0
# UVM_INFO @ 2081.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2081.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 2081.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2081.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2081.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8dd7 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8dd7 
# UVM_INFO @ 2082.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 2082.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2d46 pcout:0x2d46 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x0fe5 NZP:0x7 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2d46 pcout:0x2d46 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x0fe5 NZP:0x7 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 2082.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2d62 pc:0x2d61 imem_rd:0x0ACTUAL: npc:0x2d62 pc:0x2d61 imem_rd:0x0
# UVM_INFO @ 2084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2d46 
# UVM_INFO @ 2084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2d47 pc:0x2d46 imem_rd:0x0
# UVM_INFO @ 2101.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2101.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2101.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2101.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1e88 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1e88 
# UVM_INFO @ 2102.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 2102.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2d47 pc:0x2d46 imem_rd:0x0ACTUAL: npc:0x2d47 pc:0x2d46 imem_rd:0x0
# UVM_INFO @ 2104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2d46 
# UVM_INFO @ 2104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2d48 pc:0x2d47 imem_rd:0x1
# UVM_INFO @ 2121.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2121.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2121.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2121.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf979 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf979 
# UVM_INFO @ 2122.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 2122.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2d48 pc:0x2d47 imem_rd:0x1ACTUAL: npc:0x2d48 pc:0x2d47 imem_rd:0x1
# UVM_INFO @ 2124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2d46 
# UVM_INFO @ 2124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2d48 pc:0x2d47 imem_rd:0x0
# UVM_INFO @ 2141.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2141.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2141.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2141.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 111100101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11618  
# **********************************************
# Time: 2141.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 111100101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11618  
# **********************************************
# Time: 2141.000ns 
# 
# UVM_INFO @ 2141.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2141.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x847b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x847b 
# UVM_INFO @ 2142.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 2142.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2d48 pc:0x2d47 imem_rd:0x0ACTUAL: npc:0x2d48 pc:0x2d47 imem_rd:0x0
# UVM_INFO @ 2144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2d46 
# UVM_INFO @ 2144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2d48 pc:0x2d47 imem_rd:0x0
# UVM_INFO @ 2161.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2161.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 2161.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2161.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2161.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa6f2 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa6f2 
# UVM_INFO @ 2162.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 2162.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2d58 pcout:0x2d58 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x0611 NZP:0x3 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2d58 pcout:0x2d58 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x0611 NZP:0x3 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 2162.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2d48 pc:0x2d47 imem_rd:0x0ACTUAL: npc:0x2d48 pc:0x2d47 imem_rd:0x0
# UVM_INFO @ 2164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2d58 
# UVM_INFO @ 2164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2d59 pc:0x2d58 imem_rd:0x0
# UVM_INFO @ 2181.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2181.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2181.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2181.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc8da ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc8da 
# UVM_INFO @ 2182.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 2182.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2d59 pc:0x2d58 imem_rd:0x0ACTUAL: npc:0x2d59 pc:0x2d58 imem_rd:0x0
# UVM_INFO @ 2184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2d58 
# UVM_INFO @ 2184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2d5a pc:0x2d59 imem_rd:0x1
# UVM_INFO @ 2201.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2201.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2201.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2201.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7f3f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7f3f 
# UVM_INFO @ 2202.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 2202.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2d5a pc:0x2d59 imem_rd:0x1ACTUAL: npc:0x2d5a pc:0x2d59 imem_rd:0x1
# UVM_INFO @ 2204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2d58 
# UVM_INFO @ 2204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2d5a pc:0x2d59 imem_rd:0x0
# UVM_INFO @ 2221.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2221.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2221.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2221.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 000010001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11592  
# **********************************************
# Time: 2221.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 000010001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11592  
# **********************************************
# Time: 2221.000ns 
# 
# UVM_INFO @ 2221.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2221.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf389 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf389 
# UVM_INFO @ 2222.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 2222.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2d5a pc:0x2d59 imem_rd:0x0ACTUAL: npc:0x2d5a pc:0x2d59 imem_rd:0x0
# UVM_INFO @ 2224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2d58 
# UVM_INFO @ 2224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2d5a pc:0x2d59 imem_rd:0x0
# UVM_INFO @ 2241.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2241.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 2241.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2241.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2241.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2ed9 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2ed9 
# UVM_INFO @ 2242.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 2242.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2de6 pcout:0x2de6 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x088d NZP:0x4 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2de6 pcout:0x2de6 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x088d NZP:0x4 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 2242.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2d5a pc:0x2d59 imem_rd:0x0ACTUAL: npc:0x2d5a pc:0x2d59 imem_rd:0x0
# UVM_INFO @ 2244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2de6 
# UVM_INFO @ 2244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2d5a pc:0x2d59 imem_rd:0x0
# UVM_INFO @ 2261.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2261.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2261.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2261.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8cf1 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8cf1 
# UVM_INFO @ 2262.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 2262.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2d5a pc:0x2d59 imem_rd:0x0ACTUAL: npc:0x2d5a pc:0x2d59 imem_rd:0x0
# UVM_INFO @ 2264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2de6 
# UVM_INFO @ 2264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2d5b pc:0x2d5a imem_rd:0x1
# UVM_INFO @ 2281.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2281.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2281.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2281.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x27ca ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x27ca 
# UVM_INFO @ 2282.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 2282.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2d5b pc:0x2d5a imem_rd:0x1ACTUAL: npc:0x2d5b pc:0x2d5a imem_rd:0x1
# UVM_INFO @ 2284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2de6 
# UVM_INFO @ 2284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2d5b pc:0x2d5a imem_rd:0x0
# UVM_INFO @ 2301.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2301.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2301.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2301.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 100  
# IR PCOFFSET9         : 010001101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11610  
# **********************************************
# Time: 2301.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 100  
# IR PCOFFSET9         : 010001101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11610  
# **********************************************
# Time: 2301.000ns 
# 
# UVM_INFO @ 2301.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2301.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xaefb ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xaefb 
# UVM_INFO @ 2302.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 2302.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2d5b pc:0x2d5a imem_rd:0x0ACTUAL: npc:0x2d5b pc:0x2d5a imem_rd:0x0
# UVM_INFO @ 2304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2de6 
# UVM_INFO @ 2304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2d5b pc:0x2d5a imem_rd:0x0
# UVM_INFO @ 2321.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2321.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 2321.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2321.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2321.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5299 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5299 
# UVM_INFO @ 2322.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 2322.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2c86 pcout:0x2c86 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x0d2c NZP:0x6 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2c86 pcout:0x2c86 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x0d2c NZP:0x6 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 2322.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2d5b pc:0x2d5a imem_rd:0x0ACTUAL: npc:0x2d5b pc:0x2d5a imem_rd:0x0
# UVM_INFO @ 2324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2c86 
# UVM_INFO @ 2324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2d5b pc:0x2d5a imem_rd:0x0
# UVM_INFO @ 2341.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2341.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2341.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2341.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x39c6 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x39c6 
# UVM_INFO @ 2342.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 2342.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2d5b pc:0x2d5a imem_rd:0x0ACTUAL: npc:0x2d5b pc:0x2d5a imem_rd:0x0
# UVM_INFO @ 2344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2c86 
# UVM_INFO @ 2344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2d5c pc:0x2d5b imem_rd:0x1
# UVM_INFO @ 2361.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2361.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2361.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2361.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4467 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4467 
# UVM_INFO @ 2362.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 2362.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2d5c pc:0x2d5b imem_rd:0x1ACTUAL: npc:0x2d5c pc:0x2d5b imem_rd:0x1
# UVM_INFO @ 2364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2c86 
# UVM_INFO @ 2364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2d5c pc:0x2d5b imem_rd:0x0
# UVM_INFO @ 2381.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2381.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2381.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2381.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 110  
# IR PCOFFSET9         : 100101100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11611  
# **********************************************
# Time: 2381.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 110  
# IR PCOFFSET9         : 100101100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11611  
# **********************************************
# Time: 2381.000ns 
# 
# UVM_INFO @ 2381.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2381.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3834 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3834 
# UVM_INFO @ 2382.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 2382.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2d5c pc:0x2d5b imem_rd:0x0ACTUAL: npc:0x2d5c pc:0x2d5b imem_rd:0x0
# UVM_INFO @ 2384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2c86 
# UVM_INFO @ 2384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2d5c pc:0x2d5b imem_rd:0x0
# UVM_INFO @ 2401.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2401.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 2401.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2401.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2401.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x44e8 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x44e8 
# UVM_INFO @ 2402.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 2402.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2db3 pcout:0x2db3 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x0a58 NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2db3 pcout:0x2db3 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x0a58 NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 2402.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2d5c pc:0x2d5b imem_rd:0x0ACTUAL: npc:0x2d5c pc:0x2d5b imem_rd:0x0
# UVM_INFO @ 2404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2db3 
# UVM_INFO @ 2404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2db4 pc:0x2db3 imem_rd:0x0
# UVM_INFO @ 2421.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2421.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2421.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2421.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcd54 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcd54 
# UVM_INFO @ 2422.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 2422.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2db4 pc:0x2db3 imem_rd:0x0ACTUAL: npc:0x2db4 pc:0x2db3 imem_rd:0x0
# UVM_INFO @ 2424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2db3 
# UVM_INFO @ 2424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2db5 pc:0x2db4 imem_rd:0x1
# UVM_INFO @ 2441.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2441.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2441.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2441.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xdd3c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xdd3c 
# UVM_INFO @ 2442.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 2442.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2db5 pc:0x2db4 imem_rd:0x1ACTUAL: npc:0x2db5 pc:0x2db4 imem_rd:0x1
# UVM_INFO @ 2444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2db3 
# UVM_INFO @ 2444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2db5 pc:0x2db4 imem_rd:0x0
# UVM_INFO @ 2461.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2461.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2461.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2461.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 001011000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11612  
# **********************************************
# Time: 2461.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 001011000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11612  
# **********************************************
# Time: 2461.000ns 
# 
# UVM_INFO @ 2461.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2461.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x22c6 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x22c6 
# UVM_INFO @ 2462.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 2462.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2db5 pc:0x2db4 imem_rd:0x0ACTUAL: npc:0x2db5 pc:0x2db4 imem_rd:0x0
# UVM_INFO @ 2464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2db3 
# UVM_INFO @ 2464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2db5 pc:0x2db4 imem_rd:0x0
# UVM_INFO @ 2481.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2481.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 2481.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2481.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2481.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe76d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe76d 
# UVM_INFO @ 2482.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 2482.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2ea8 pcout:0x2ea8 dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x06f4 NZP:0x3 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2ea8 pcout:0x2ea8 dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x06f4 NZP:0x3 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 2482.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2db5 pc:0x2db4 imem_rd:0x0ACTUAL: npc:0x2db5 pc:0x2db4 imem_rd:0x0
# UVM_INFO @ 2484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2ea8 
# UVM_INFO @ 2484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2ea9 pc:0x2ea8 imem_rd:0x0
# UVM_INFO @ 2501.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2501.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2501.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2501.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x370a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x370a 
# UVM_INFO @ 2502.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 2502.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2ea9 pc:0x2ea8 imem_rd:0x0ACTUAL: npc:0x2ea9 pc:0x2ea8 imem_rd:0x0
# UVM_INFO @ 2504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2ea8 
# UVM_INFO @ 2504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2eaa pc:0x2ea9 imem_rd:0x1
# UVM_INFO @ 2521.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2521.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2521.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2521.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc87e ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc87e 
# UVM_INFO @ 2522.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 2522.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2eaa pc:0x2ea9 imem_rd:0x1ACTUAL: npc:0x2eaa pc:0x2ea9 imem_rd:0x1
# UVM_INFO @ 2524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2ea8 
# UVM_INFO @ 2524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2eaa pc:0x2ea9 imem_rd:0x0
# UVM_INFO @ 2541.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2541.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2541.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2541.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 011110100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11701  
# **********************************************
# Time: 2541.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 011110100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11701  
# **********************************************
# Time: 2541.000ns 
# 
# UVM_INFO @ 2541.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2541.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x551c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x551c 
# UVM_INFO @ 2542.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 2542.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2eaa pc:0x2ea9 imem_rd:0x0ACTUAL: npc:0x2eaa pc:0x2ea9 imem_rd:0x0
# UVM_INFO @ 2544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2ea8 
# UVM_INFO @ 2544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2eaa pc:0x2ea9 imem_rd:0x0
# UVM_INFO @ 2561.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2561.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 2561.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2561.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2561.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0644 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0644 
# UVM_INFO @ 2562.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 2562.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2dc0 pcout:0x2dc0 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x0d17 NZP:0x6 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2dc0 pcout:0x2dc0 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x0d17 NZP:0x6 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 2562.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2eaa pc:0x2ea9 imem_rd:0x0ACTUAL: npc:0x2eaa pc:0x2ea9 imem_rd:0x0
# UVM_INFO @ 2564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2dc0 
# UVM_INFO @ 2564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2eaa pc:0x2ea9 imem_rd:0x0
# UVM_INFO @ 2581.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2581.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2581.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2581.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe335 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe335 
# UVM_INFO @ 2582.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 2582.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2eaa pc:0x2ea9 imem_rd:0x0ACTUAL: npc:0x2eaa pc:0x2ea9 imem_rd:0x0
# UVM_INFO @ 2584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2dc0 
# UVM_INFO @ 2584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2eab pc:0x2eaa imem_rd:0x1
# UVM_INFO @ 2601.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2601.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2601.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2601.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcc1f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcc1f 
# UVM_INFO @ 2602.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 2602.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2eab pc:0x2eaa imem_rd:0x1ACTUAL: npc:0x2eab pc:0x2eaa imem_rd:0x1
# UVM_INFO @ 2604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2dc0 
# UVM_INFO @ 2604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2eab pc:0x2eaa imem_rd:0x0
# UVM_INFO @ 2621.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2621.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2621.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2621.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 110  
# IR PCOFFSET9         : 100010111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11946  
# **********************************************
# Time: 2621.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 110  
# IR PCOFFSET9         : 100010111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11946  
# **********************************************
# Time: 2621.000ns 
# 
# UVM_INFO @ 2621.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2621.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x90e1 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x90e1 
# UVM_INFO @ 2622.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 2622.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2eab pc:0x2eaa imem_rd:0x0ACTUAL: npc:0x2eab pc:0x2eaa imem_rd:0x0
# UVM_INFO @ 2624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2dc0 
# UVM_INFO @ 2624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2eab pc:0x2eaa imem_rd:0x0
# UVM_INFO @ 2641.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2641.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 2641.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2641.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2641.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfb0b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfb0b 
# UVM_INFO @ 2642.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 2642.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2e2d pcout:0x2e2d dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0583 NZP:0x2 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2e2d pcout:0x2e2d dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0583 NZP:0x2 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 2642.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2eab pc:0x2eaa imem_rd:0x0ACTUAL: npc:0x2eab pc:0x2eaa imem_rd:0x0
# UVM_INFO @ 2644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2e2d 
# UVM_INFO @ 2644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2eab pc:0x2eaa imem_rd:0x0
# UVM_INFO @ 2661.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2661.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2661.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2661.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcc43 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcc43 
# UVM_INFO @ 2662.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 2662.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2eab pc:0x2eaa imem_rd:0x0ACTUAL: npc:0x2eab pc:0x2eaa imem_rd:0x0
# UVM_INFO @ 2664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2e2d 
# UVM_INFO @ 2664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2eac pc:0x2eab imem_rd:0x1
# UVM_INFO @ 2681.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2681.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2681.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2681.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x13a7 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x13a7 
# UVM_INFO @ 2682.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 2682.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2eac pc:0x2eab imem_rd:0x1ACTUAL: npc:0x2eac pc:0x2eab imem_rd:0x1
# UVM_INFO @ 2684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2e2d 
# UVM_INFO @ 2684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2eac pc:0x2eab imem_rd:0x0
# UVM_INFO @ 2701.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2701.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2701.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2701.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 010  
# IR PCOFFSET9         : 110000011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11947  
# **********************************************
# Time: 2701.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 010  
# IR PCOFFSET9         : 110000011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11947  
# **********************************************
# Time: 2701.000ns 
# 
# UVM_INFO @ 2701.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2701.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x46ba ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x46ba 
# UVM_INFO @ 2702.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 2702.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2eac pc:0x2eab imem_rd:0x0ACTUAL: npc:0x2eac pc:0x2eab imem_rd:0x0
# UVM_INFO @ 2704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2e2d 
# UVM_INFO @ 2704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2eac pc:0x2eab imem_rd:0x0
# UVM_INFO @ 2721.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2721.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 2721.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2721.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2721.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5f7f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5f7f 
# UVM_INFO @ 2722.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 2722.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2eea pcout:0x2eea dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x0e3f NZP:0x7 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2eea pcout:0x2eea dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x0e3f NZP:0x7 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 2722.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2eac pc:0x2eab imem_rd:0x0ACTUAL: npc:0x2eac pc:0x2eab imem_rd:0x0
# UVM_INFO @ 2724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2eea 
# UVM_INFO @ 2724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2eeb pc:0x2eea imem_rd:0x0
# UVM_INFO @ 2741.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2741.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2741.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2741.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7bc3 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7bc3 
# UVM_INFO @ 2742.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 2742.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2eeb pc:0x2eea imem_rd:0x0ACTUAL: npc:0x2eeb pc:0x2eea imem_rd:0x0
# UVM_INFO @ 2744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2eea 
# UVM_INFO @ 2744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2eec pc:0x2eeb imem_rd:0x1
# UVM_INFO @ 2761.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2761.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2761.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2761.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xed37 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xed37 
# UVM_INFO @ 2762.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 2762.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2eec pc:0x2eeb imem_rd:0x1ACTUAL: npc:0x2eec pc:0x2eeb imem_rd:0x1
# UVM_INFO @ 2764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2eea 
# UVM_INFO @ 2764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2eec pc:0x2eeb imem_rd:0x0
# UVM_INFO @ 2781.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2781.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2781.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2781.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 000111111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11948  
# **********************************************
# Time: 2781.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 000111111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11948  
# **********************************************
# Time: 2781.000ns 
# 
# UVM_INFO @ 2781.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2781.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x62b7 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x62b7 
# UVM_INFO @ 2782.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 2782.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2eec pc:0x2eeb imem_rd:0x0ACTUAL: npc:0x2eec pc:0x2eeb imem_rd:0x0
# UVM_INFO @ 2784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2eea 
# UVM_INFO @ 2784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2eec pc:0x2eeb imem_rd:0x0
# UVM_INFO @ 2801.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2801.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 2801.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2801.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2801.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xdcf5 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xdcf5 
# UVM_INFO @ 2802.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 2802.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2f96 pcout:0x2f96 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x0cab NZP:0x6 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2f96 pcout:0x2f96 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x0cab NZP:0x6 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 2802.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2eec pc:0x2eeb imem_rd:0x0ACTUAL: npc:0x2eec pc:0x2eeb imem_rd:0x0
# UVM_INFO @ 2804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2f96 
# UVM_INFO @ 2804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2eec pc:0x2eeb imem_rd:0x0
# UVM_INFO @ 2821.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2821.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2821.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2821.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa0aa ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa0aa 
# UVM_INFO @ 2822.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 2822.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2eec pc:0x2eeb imem_rd:0x0ACTUAL: npc:0x2eec pc:0x2eeb imem_rd:0x0
# UVM_INFO @ 2824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2f96 
# UVM_INFO @ 2824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2eed pc:0x2eec imem_rd:0x1
# UVM_INFO @ 2841.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2841.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2841.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2841.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbc06 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbc06 
# UVM_INFO @ 2842.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 2842.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2eed pc:0x2eec imem_rd:0x1ACTUAL: npc:0x2eed pc:0x2eec imem_rd:0x1
# UVM_INFO @ 2844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2f96 
# UVM_INFO @ 2844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2eed pc:0x2eec imem_rd:0x0
# UVM_INFO @ 2861.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2861.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2861.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2861.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 110  
# IR PCOFFSET9         : 010101011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12012  
# **********************************************
# Time: 2861.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 110  
# IR PCOFFSET9         : 010101011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12012  
# **********************************************
# Time: 2861.000ns 
# 
# UVM_INFO @ 2861.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2861.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x34f0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x34f0 
# UVM_INFO @ 2862.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 2862.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2eed pc:0x2eec imem_rd:0x0ACTUAL: npc:0x2eed pc:0x2eec imem_rd:0x0
# UVM_INFO @ 2864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2f96 
# UVM_INFO @ 2864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2eed pc:0x2eec imem_rd:0x0
# UVM_INFO @ 2881.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2881.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 2881.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2881.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2881.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7246 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7246 
# UVM_INFO @ 2882.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 2882.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2dec pcout:0x2dec dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x0700 NZP:0x3 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2dec pcout:0x2dec dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x0700 NZP:0x3 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 2882.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2eed pc:0x2eec imem_rd:0x0ACTUAL: npc:0x2eed pc:0x2eec imem_rd:0x0
# UVM_INFO @ 2884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2dec 
# UVM_INFO @ 2884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2ded pc:0x2dec imem_rd:0x0
# UVM_INFO @ 2901.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2901.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2901.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2901.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd302 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd302 
# UVM_INFO @ 2902.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 2902.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2ded pc:0x2dec imem_rd:0x0ACTUAL: npc:0x2ded pc:0x2dec imem_rd:0x0
# UVM_INFO @ 2904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2dec 
# UVM_INFO @ 2904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2dee pc:0x2ded imem_rd:0x1
# UVM_INFO @ 2921.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2921.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2921.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2921.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8b0c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8b0c 
# UVM_INFO @ 2922.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 2922.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2dee pc:0x2ded imem_rd:0x1ACTUAL: npc:0x2dee pc:0x2ded imem_rd:0x1
# UVM_INFO @ 2924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2dec 
# UVM_INFO @ 2924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2dee pc:0x2ded imem_rd:0x0
# UVM_INFO @ 2941.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2941.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2941.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2941.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 100000000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12013  
# **********************************************
# Time: 2941.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 100000000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12013  
# **********************************************
# Time: 2941.000ns 
# 
# UVM_INFO @ 2941.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2941.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcbca ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcbca 
# UVM_INFO @ 2942.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 2942.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2dee pc:0x2ded imem_rd:0x0ACTUAL: npc:0x2dee pc:0x2ded imem_rd:0x0
# UVM_INFO @ 2944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2dec 
# UVM_INFO @ 2944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2dee pc:0x2ded imem_rd:0x0
# UVM_INFO @ 2961.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2961.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 2961.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2961.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2961.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0614 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0614 
# UVM_INFO @ 2962.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 2962.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2da9 pcout:0x2da9 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0bbc NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2da9 pcout:0x2da9 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0bbc NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 2962.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2dee pc:0x2ded imem_rd:0x0ACTUAL: npc:0x2dee pc:0x2ded imem_rd:0x0
# UVM_INFO @ 2964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2da9 
# UVM_INFO @ 2964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2daa pc:0x2da9 imem_rd:0x0
# UVM_INFO @ 2981.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 2981.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 2981.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 2981.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3a34 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3a34 
# UVM_INFO @ 2982.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 2982.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2daa pc:0x2da9 imem_rd:0x0ACTUAL: npc:0x2daa pc:0x2da9 imem_rd:0x0
# UVM_INFO @ 2984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2da9 
# UVM_INFO @ 2984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2dab pc:0x2daa imem_rd:0x1
# UVM_INFO @ 3001.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3001.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3001.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3001.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa944 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa944 
# UVM_INFO @ 3002.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 3002.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2dab pc:0x2daa imem_rd:0x1ACTUAL: npc:0x2dab pc:0x2daa imem_rd:0x1
# UVM_INFO @ 3004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2da9 
# UVM_INFO @ 3004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2dab pc:0x2daa imem_rd:0x0
# UVM_INFO @ 3021.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3021.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3021.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3021.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 110111100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11758  
# **********************************************
# Time: 3021.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 110111100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11758  
# **********************************************
# Time: 3021.000ns 
# 
# UVM_INFO @ 3021.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3021.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9bbe ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9bbe 
# UVM_INFO @ 3022.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 3022.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2dab pc:0x2daa imem_rd:0x0ACTUAL: npc:0x2dab pc:0x2daa imem_rd:0x0
# UVM_INFO @ 3024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2da9 
# UVM_INFO @ 3024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2dab pc:0x2daa imem_rd:0x0
# UVM_INFO @ 3041.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3041.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 3041.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3041.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3041.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x620a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x620a 
# UVM_INFO @ 3042.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 3042.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2dd2 pcout:0x2dd2 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x0e28 NZP:0x7 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2dd2 pcout:0x2dd2 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x0e28 NZP:0x7 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 3042.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2dab pc:0x2daa imem_rd:0x0ACTUAL: npc:0x2dab pc:0x2daa imem_rd:0x0
# UVM_INFO @ 3044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2dd2 
# UVM_INFO @ 3044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2dd3 pc:0x2dd2 imem_rd:0x0
# UVM_INFO @ 3061.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3061.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3061.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3061.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xda1a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xda1a 
# UVM_INFO @ 3062.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 3062.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2dd3 pc:0x2dd2 imem_rd:0x0ACTUAL: npc:0x2dd3 pc:0x2dd2 imem_rd:0x0
# UVM_INFO @ 3064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2dd2 
# UVM_INFO @ 3064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2dd4 pc:0x2dd3 imem_rd:0x1
# UVM_INFO @ 3081.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3081.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3081.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3081.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe1c5 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe1c5 
# UVM_INFO @ 3082.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 3082.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2dd4 pc:0x2dd3 imem_rd:0x1ACTUAL: npc:0x2dd4 pc:0x2dd3 imem_rd:0x1
# UVM_INFO @ 3084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2dd2 
# UVM_INFO @ 3084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2dd4 pc:0x2dd3 imem_rd:0x0
# UVM_INFO @ 3101.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3101.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3101.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3101.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 000101000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11691  
# **********************************************
# Time: 3101.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 000101000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11691  
# **********************************************
# Time: 3101.000ns 
# 
# UVM_INFO @ 3101.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3101.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9533 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9533 
# UVM_INFO @ 3102.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 3102.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2dd4 pc:0x2dd3 imem_rd:0x0ACTUAL: npc:0x2dd4 pc:0x2dd3 imem_rd:0x0
# UVM_INFO @ 3104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2dd2 
# UVM_INFO @ 3104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2dd4 pc:0x2dd3 imem_rd:0x0
# UVM_INFO @ 3121.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3121.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 3121.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3121.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3121.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbe2d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbe2d 
# UVM_INFO @ 3122.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 3122.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2d1e pcout:0x2d1e dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x0b4b NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2d1e pcout:0x2d1e dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x0b4b NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 3122.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2dd4 pc:0x2dd3 imem_rd:0x0ACTUAL: npc:0x2dd4 pc:0x2dd3 imem_rd:0x0
# UVM_INFO @ 3124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2d1e 
# UVM_INFO @ 3124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2d1f pc:0x2d1e imem_rd:0x0
# UVM_INFO @ 3141.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3141.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3141.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3141.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x445e ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x445e 
# UVM_INFO @ 3142.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 3142.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2d1f pc:0x2d1e imem_rd:0x0ACTUAL: npc:0x2d1f pc:0x2d1e imem_rd:0x0
# UVM_INFO @ 3144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2d1e 
# UVM_INFO @ 3144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2d20 pc:0x2d1f imem_rd:0x1
# UVM_INFO @ 3161.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3161.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3161.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3161.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfb23 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfb23 
# UVM_INFO @ 3162.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 3162.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2d20 pc:0x2d1f imem_rd:0x1ACTUAL: npc:0x2d20 pc:0x2d1f imem_rd:0x1
# UVM_INFO @ 3164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2d1e 
# UVM_INFO @ 3164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2d20 pc:0x2d1f imem_rd:0x0
# UVM_INFO @ 3181.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3181.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3181.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3181.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 101001011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11732  
# **********************************************
# Time: 3181.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 101001011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11732  
# **********************************************
# Time: 3181.000ns 
# 
# UVM_INFO @ 3181.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3181.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4861 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4861 
# UVM_INFO @ 3182.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 3182.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2d20 pc:0x2d1f imem_rd:0x0ACTUAL: npc:0x2d20 pc:0x2d1f imem_rd:0x0
# UVM_INFO @ 3184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2d1e 
# UVM_INFO @ 3184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2d20 pc:0x2d1f imem_rd:0x0
# UVM_INFO @ 3201.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3201.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 3201.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3201.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3201.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x979a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x979a 
# UVM_INFO @ 3202.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 3202.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2d06 pcout:0x2d06 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x09e7 NZP:0x4 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2d06 pcout:0x2d06 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x09e7 NZP:0x4 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 3202.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2d20 pc:0x2d1f imem_rd:0x0ACTUAL: npc:0x2d20 pc:0x2d1f imem_rd:0x0
# UVM_INFO @ 3204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2d06 
# UVM_INFO @ 3204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2d20 pc:0x2d1f imem_rd:0x0
# UVM_INFO @ 3221.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3221.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3221.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3221.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa64c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa64c 
# UVM_INFO @ 3222.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 3222.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2d20 pc:0x2d1f imem_rd:0x0ACTUAL: npc:0x2d20 pc:0x2d1f imem_rd:0x0
# UVM_INFO @ 3224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2d06 
# UVM_INFO @ 3224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2d21 pc:0x2d20 imem_rd:0x1
# UVM_INFO @ 3241.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3241.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3241.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3241.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x07ca ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x07ca 
# UVM_INFO @ 3242.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 3242.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2d21 pc:0x2d20 imem_rd:0x1ACTUAL: npc:0x2d21 pc:0x2d20 imem_rd:0x1
# UVM_INFO @ 3244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2d06 
# UVM_INFO @ 3244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2d21 pc:0x2d20 imem_rd:0x0
# UVM_INFO @ 3261.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3261.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3261.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3261.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 100  
# IR PCOFFSET9         : 111100111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11552  
# **********************************************
# Time: 3261.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 100  
# IR PCOFFSET9         : 111100111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11552  
# **********************************************
# Time: 3261.000ns 
# 
# UVM_INFO @ 3261.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3261.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3394 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3394 
# UVM_INFO @ 3262.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 3262.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2d21 pc:0x2d20 imem_rd:0x0ACTUAL: npc:0x2d21 pc:0x2d20 imem_rd:0x0
# UVM_INFO @ 3264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2d06 
# UVM_INFO @ 3264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2d21 pc:0x2d20 imem_rd:0x0
# UVM_INFO @ 3281.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3281.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 3281.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3281.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3281.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1844 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1844 
# UVM_INFO @ 3282.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 3282.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2d33 pcout:0x2d33 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x0213 NZP:0x1 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2d33 pcout:0x2d33 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x0213 NZP:0x1 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 3282.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2d21 pc:0x2d20 imem_rd:0x0ACTUAL: npc:0x2d21 pc:0x2d20 imem_rd:0x0
# UVM_INFO @ 3284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2d33 
# UVM_INFO @ 3284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2d34 pc:0x2d33 imem_rd:0x0
# UVM_INFO @ 3301.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3301.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3301.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3301.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3b6e ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3b6e 
# UVM_INFO @ 3302.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 3302.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2d34 pc:0x2d33 imem_rd:0x0ACTUAL: npc:0x2d34 pc:0x2d33 imem_rd:0x0
# UVM_INFO @ 3304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2d33 
# UVM_INFO @ 3304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2d35 pc:0x2d34 imem_rd:0x1
# UVM_INFO @ 3321.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3321.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3321.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3321.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa03c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa03c 
# UVM_INFO @ 3322.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 3322.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2d35 pc:0x2d34 imem_rd:0x1ACTUAL: npc:0x2d35 pc:0x2d34 imem_rd:0x1
# UVM_INFO @ 3324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2d33 
# UVM_INFO @ 3324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2d35 pc:0x2d34 imem_rd:0x0
# UVM_INFO @ 3341.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3341.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3341.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3341.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 000010011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11553  
# **********************************************
# Time: 3341.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 000010011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11553  
# **********************************************
# Time: 3341.000ns 
# 
# UVM_INFO @ 3341.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3341.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc79c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc79c 
# UVM_INFO @ 3342.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 3342.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2d35 pc:0x2d34 imem_rd:0x0ACTUAL: npc:0x2d35 pc:0x2d34 imem_rd:0x0
# UVM_INFO @ 3344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2d33 
# UVM_INFO @ 3344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2d35 pc:0x2d34 imem_rd:0x0
# UVM_INFO @ 3361.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3361.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 3361.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3361.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3361.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9fba ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9fba 
# UVM_INFO @ 3362.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 3362.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2dc3 pcout:0x2dc3 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x0e8f NZP:0x7 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2dc3 pcout:0x2dc3 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x0e8f NZP:0x7 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 3362.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2d35 pc:0x2d34 imem_rd:0x0ACTUAL: npc:0x2d35 pc:0x2d34 imem_rd:0x0
# UVM_INFO @ 3364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2dc3 
# UVM_INFO @ 3364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2dc4 pc:0x2dc3 imem_rd:0x0
# UVM_INFO @ 3381.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3381.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3381.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3381.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2444 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2444 
# UVM_INFO @ 3382.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 3382.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2dc4 pc:0x2dc3 imem_rd:0x0ACTUAL: npc:0x2dc4 pc:0x2dc3 imem_rd:0x0
# UVM_INFO @ 3384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2dc3 
# UVM_INFO @ 3384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2dc5 pc:0x2dc4 imem_rd:0x1
# UVM_INFO @ 3401.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3401.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3401.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3401.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2561 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2561 
# UVM_INFO @ 3402.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 3402.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2dc5 pc:0x2dc4 imem_rd:0x1ACTUAL: npc:0x2dc5 pc:0x2dc4 imem_rd:0x1
# UVM_INFO @ 3404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2dc3 
# UVM_INFO @ 3404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2dc5 pc:0x2dc4 imem_rd:0x0
# UVM_INFO @ 3421.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3421.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3421.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3421.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 010001111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11573  
# **********************************************
# Time: 3421.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 010001111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11573  
# **********************************************
# Time: 3421.000ns 
# 
# UVM_INFO @ 3421.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3421.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x69c0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x69c0 
# UVM_INFO @ 3422.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 3422.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2dc5 pc:0x2dc4 imem_rd:0x0ACTUAL: npc:0x2dc5 pc:0x2dc4 imem_rd:0x0
# UVM_INFO @ 3424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2dc3 
# UVM_INFO @ 3424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2dc5 pc:0x2dc4 imem_rd:0x0
# UVM_INFO @ 3441.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3441.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 3441.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3441.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3441.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6bde ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6bde 
# UVM_INFO @ 3442.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 3442.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2cf2 pcout:0x2cf2 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x0d2e NZP:0x6 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2cf2 pcout:0x2cf2 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x0d2e NZP:0x6 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 3442.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2dc5 pc:0x2dc4 imem_rd:0x0ACTUAL: npc:0x2dc5 pc:0x2dc4 imem_rd:0x0
# UVM_INFO @ 3444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2cf2 
# UVM_INFO @ 3444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2dc5 pc:0x2dc4 imem_rd:0x0
# UVM_INFO @ 3461.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3461.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3461.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3461.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb481 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb481 
# UVM_INFO @ 3462.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 3462.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2dc5 pc:0x2dc4 imem_rd:0x0ACTUAL: npc:0x2dc5 pc:0x2dc4 imem_rd:0x0
# UVM_INFO @ 3464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2cf2 
# UVM_INFO @ 3464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2dc6 pc:0x2dc5 imem_rd:0x1
# UVM_INFO @ 3481.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3481.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3481.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3481.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xffa7 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xffa7 
# UVM_INFO @ 3482.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 3482.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2dc6 pc:0x2dc5 imem_rd:0x1ACTUAL: npc:0x2dc6 pc:0x2dc5 imem_rd:0x1
# UVM_INFO @ 3484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2cf2 
# UVM_INFO @ 3484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2dc6 pc:0x2dc5 imem_rd:0x0
# UVM_INFO @ 3501.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3501.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3501.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3501.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 110  
# IR PCOFFSET9         : 100101110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11717  
# **********************************************
# Time: 3501.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 110  
# IR PCOFFSET9         : 100101110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11717  
# **********************************************
# Time: 3501.000ns 
# 
# UVM_INFO @ 3501.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3501.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x46d1 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x46d1 
# UVM_INFO @ 3502.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 3502.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2dc6 pc:0x2dc5 imem_rd:0x0ACTUAL: npc:0x2dc6 pc:0x2dc5 imem_rd:0x0
# UVM_INFO @ 3504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2cf2 
# UVM_INFO @ 3504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2dc6 pc:0x2dc5 imem_rd:0x0
# UVM_INFO @ 3521.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3521.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 3521.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3521.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3521.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb45d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb45d 
# UVM_INFO @ 3522.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 3522.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2e1f pcout:0x2e1f dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x0a5a NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2e1f pcout:0x2e1f dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x0a5a NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 3522.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2dc6 pc:0x2dc5 imem_rd:0x0ACTUAL: npc:0x2dc6 pc:0x2dc5 imem_rd:0x0
# UVM_INFO @ 3524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2e1f 
# UVM_INFO @ 3524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2e20 pc:0x2e1f imem_rd:0x0
# UVM_INFO @ 3541.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3541.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3541.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3541.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x96c5 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x96c5 
# UVM_INFO @ 3542.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 3542.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2e20 pc:0x2e1f imem_rd:0x0ACTUAL: npc:0x2e20 pc:0x2e1f imem_rd:0x0
# UVM_INFO @ 3544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2e1f 
# UVM_INFO @ 3544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2e21 pc:0x2e20 imem_rd:0x1
# UVM_INFO @ 3561.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3561.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3561.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3561.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6c7d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6c7d 
# UVM_INFO @ 3562.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 3562.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2e21 pc:0x2e20 imem_rd:0x1ACTUAL: npc:0x2e21 pc:0x2e20 imem_rd:0x1
# UVM_INFO @ 3564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2e1f 
# UVM_INFO @ 3564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2e21 pc:0x2e20 imem_rd:0x0
# UVM_INFO @ 3581.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3581.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3581.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3581.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 001011010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11718  
# **********************************************
# Time: 3581.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 001011010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11718  
# **********************************************
# Time: 3581.000ns 
# 
# UVM_INFO @ 3581.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3581.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfc1b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfc1b 
# UVM_INFO @ 3582.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 3582.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2e21 pc:0x2e20 imem_rd:0x0ACTUAL: npc:0x2e21 pc:0x2e20 imem_rd:0x0
# UVM_INFO @ 3584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2e1f 
# UVM_INFO @ 3584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2e21 pc:0x2e20 imem_rd:0x0
# UVM_INFO @ 3601.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3601.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 3601.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3601.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3601.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfd56 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfd56 
# UVM_INFO @ 3602.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 3602.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2f16 pcout:0x2f16 dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x02f6 NZP:0x1 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2f16 pcout:0x2f16 dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x02f6 NZP:0x1 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 3602.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2e21 pc:0x2e20 imem_rd:0x0ACTUAL: npc:0x2e21 pc:0x2e20 imem_rd:0x0
# UVM_INFO @ 3604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2f16 
# UVM_INFO @ 3604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2f17 pc:0x2f16 imem_rd:0x0
# UVM_INFO @ 3621.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3621.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3621.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3621.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe5b6 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe5b6 
# UVM_INFO @ 3622.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 3622.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2f17 pc:0x2f16 imem_rd:0x0ACTUAL: npc:0x2f17 pc:0x2f16 imem_rd:0x0
# UVM_INFO @ 3624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2f16 
# UVM_INFO @ 3624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2f18 pc:0x2f17 imem_rd:0x1
# UVM_INFO @ 3641.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3641.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3641.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3641.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2997 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2997 
# UVM_INFO @ 3642.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 3642.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2f18 pc:0x2f17 imem_rd:0x1ACTUAL: npc:0x2f18 pc:0x2f17 imem_rd:0x1
# UVM_INFO @ 3644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2f16 
# UVM_INFO @ 3644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2f18 pc:0x2f17 imem_rd:0x0
# UVM_INFO @ 3661.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3661.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3661.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3661.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 011110110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11809  
# **********************************************
# Time: 3661.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 011110110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11809  
# **********************************************
# Time: 3661.000ns 
# 
# UVM_INFO @ 3661.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3661.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe74d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe74d 
# UVM_INFO @ 3662.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 3662.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2f18 pc:0x2f17 imem_rd:0x0ACTUAL: npc:0x2f18 pc:0x2f17 imem_rd:0x0
# UVM_INFO @ 3664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2f16 
# UVM_INFO @ 3664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2f18 pc:0x2f17 imem_rd:0x0
# UVM_INFO @ 3681.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3681.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 3681.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3681.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3681.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x45fe ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x45fe 
# UVM_INFO @ 3682.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 3682.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2e28 pcout:0x2e28 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x0f11 NZP:0x7 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2e28 pcout:0x2e28 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x0f11 NZP:0x7 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 3682.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2f18 pc:0x2f17 imem_rd:0x0ACTUAL: npc:0x2f18 pc:0x2f17 imem_rd:0x0
# UVM_INFO @ 3684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2e28 
# UVM_INFO @ 3684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2e29 pc:0x2e28 imem_rd:0x0
# UVM_INFO @ 3701.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3701.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3701.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3701.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2685 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2685 
# UVM_INFO @ 3702.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 3702.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2e29 pc:0x2e28 imem_rd:0x0ACTUAL: npc:0x2e29 pc:0x2e28 imem_rd:0x0
# UVM_INFO @ 3704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2e28 
# UVM_INFO @ 3704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2e2a pc:0x2e29 imem_rd:0x1
# UVM_INFO @ 3721.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3721.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3721.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3721.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0014 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0014 
# UVM_INFO @ 3722.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 3722.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2e2a pc:0x2e29 imem_rd:0x1ACTUAL: npc:0x2e2a pc:0x2e29 imem_rd:0x1
# UVM_INFO @ 3724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2e28 
# UVM_INFO @ 3724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2e2a pc:0x2e29 imem_rd:0x0
# UVM_INFO @ 3741.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3741.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3741.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3741.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 100010001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12056  
# **********************************************
# Time: 3741.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 100010001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 12056  
# **********************************************
# Time: 3741.000ns 
# 
# UVM_INFO @ 3741.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3741.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf74a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf74a 
# UVM_INFO @ 3742.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 3742.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2e2a pc:0x2e29 imem_rd:0x0ACTUAL: npc:0x2e2a pc:0x2e29 imem_rd:0x0
# UVM_INFO @ 3744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2e28 
# UVM_INFO @ 3744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2e2a pc:0x2e29 imem_rd:0x0
# UVM_INFO @ 3761.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3761.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 3761.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3761.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3761.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xdd7e ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xdd7e 
# UVM_INFO @ 3762.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 3762.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2db6 pcout:0x2db6 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0b8d NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2db6 pcout:0x2db6 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0b8d NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 3762.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2e2a pc:0x2e29 imem_rd:0x0ACTUAL: npc:0x2e2a pc:0x2e29 imem_rd:0x0
# UVM_INFO @ 3764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2db6 
# UVM_INFO @ 3764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2db7 pc:0x2db6 imem_rd:0x0
# UVM_INFO @ 3781.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3781.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3781.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3781.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5e4d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5e4d 
# UVM_INFO @ 3782.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 3782.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2db7 pc:0x2db6 imem_rd:0x0ACTUAL: npc:0x2db7 pc:0x2db6 imem_rd:0x0
# UVM_INFO @ 3784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2db6 
# UVM_INFO @ 3784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2db8 pc:0x2db7 imem_rd:0x1
# UVM_INFO @ 3801.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3801.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3801.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3801.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc94c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc94c 
# UVM_INFO @ 3802.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 3802.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2db8 pc:0x2db7 imem_rd:0x1ACTUAL: npc:0x2db8 pc:0x2db7 imem_rd:0x1
# UVM_INFO @ 3804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2db6 
# UVM_INFO @ 3804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2db8 pc:0x2db7 imem_rd:0x0
# UVM_INFO @ 3821.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3821.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3821.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3821.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 110001101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11818  
# **********************************************
# Time: 3821.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 110001101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11818  
# **********************************************
# Time: 3821.000ns 
# 
# UVM_INFO @ 3821.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3821.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb74b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb74b 
# UVM_INFO @ 3822.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 3822.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2db8 pc:0x2db7 imem_rd:0x0ACTUAL: npc:0x2db8 pc:0x2db7 imem_rd:0x0
# UVM_INFO @ 3824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2db6 
# UVM_INFO @ 3824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2db8 pc:0x2db7 imem_rd:0x0
# UVM_INFO @ 3841.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3841.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 3841.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3841.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3841.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6ffd ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6ffd 
# UVM_INFO @ 3842.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 3842.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2df0 pcout:0x2df0 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x0639 NZP:0x3 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2df0 pcout:0x2df0 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x0639 NZP:0x3 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 3842.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2db8 pc:0x2db7 imem_rd:0x0ACTUAL: npc:0x2db8 pc:0x2db7 imem_rd:0x0
# UVM_INFO @ 3844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2df0 
# UVM_INFO @ 3844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2df1 pc:0x2df0 imem_rd:0x0
# UVM_INFO @ 3861.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3861.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3861.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3861.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb7c7 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb7c7 
# UVM_INFO @ 3862.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 3862.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2df1 pc:0x2df0 imem_rd:0x0ACTUAL: npc:0x2df1 pc:0x2df0 imem_rd:0x0
# UVM_INFO @ 3864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2df0 
# UVM_INFO @ 3864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2df2 pc:0x2df1 imem_rd:0x1
# UVM_INFO @ 3881.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3881.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3881.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3881.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb198 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb198 
# UVM_INFO @ 3882.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 3882.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2df2 pc:0x2df1 imem_rd:0x1ACTUAL: npc:0x2df2 pc:0x2df1 imem_rd:0x1
# UVM_INFO @ 3884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2df0 
# UVM_INFO @ 3884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2df2 pc:0x2df1 imem_rd:0x0
# UVM_INFO @ 3901.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3901.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3901.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3901.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 000111001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11704  
# **********************************************
# Time: 3901.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 000111001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11704  
# **********************************************
# Time: 3901.000ns 
# 
# UVM_INFO @ 3901.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3901.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x05c4 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x05c4 
# UVM_INFO @ 3902.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 3902.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2df2 pc:0x2df1 imem_rd:0x0ACTUAL: npc:0x2df2 pc:0x2df1 imem_rd:0x0
# UVM_INFO @ 3904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2df0 
# UVM_INFO @ 3904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2df2 pc:0x2df1 imem_rd:0x0
# UVM_INFO @ 3921.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3921.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 3921.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3921.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3921.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5113 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5113 
# UVM_INFO @ 3922.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 3922.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2d49 pcout:0x2d49 dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x0358 NZP:0x1 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2d49 pcout:0x2d49 dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x0358 NZP:0x1 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 3922.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2df2 pc:0x2df1 imem_rd:0x0ACTUAL: npc:0x2df2 pc:0x2df1 imem_rd:0x0
# UVM_INFO @ 3924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2d49 
# UVM_INFO @ 3924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2d4a pc:0x2d49 imem_rd:0x0
# UVM_INFO @ 3941.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3941.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3941.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3941.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb7c0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb7c0 
# UVM_INFO @ 3942.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 3942.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2d4a pc:0x2d49 imem_rd:0x0ACTUAL: npc:0x2d4a pc:0x2d49 imem_rd:0x0
# UVM_INFO @ 3944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2d49 
# UVM_INFO @ 3944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2d4b pc:0x2d4a imem_rd:0x1
# UVM_INFO @ 3961.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3961.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3961.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3961.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xaf18 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xaf18 
# UVM_INFO @ 3962.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 3962.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2d4b pc:0x2d4a imem_rd:0x1ACTUAL: npc:0x2d4b pc:0x2d4a imem_rd:0x1
# UVM_INFO @ 3964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2d49 
# UVM_INFO @ 3964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2d4b pc:0x2d4a imem_rd:0x0
# UVM_INFO @ 3981.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 3981.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3981.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 3981.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 101011000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11762  
# **********************************************
# Time: 3981.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 101011000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11762  
# **********************************************
# Time: 3981.000ns 
# 
# UVM_INFO @ 3981.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 3981.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6c97 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6c97 
# UVM_INFO @ 3982.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 3982.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2d4b pc:0x2d4a imem_rd:0x0ACTUAL: npc:0x2d4b pc:0x2d4a imem_rd:0x0
# UVM_INFO @ 3984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2d49 
# UVM_INFO @ 3984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2d4b pc:0x2d4a imem_rd:0x0
# UVM_INFO @ 4001.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4001.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 4001.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4001.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4001.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcb46 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcb46 
# UVM_INFO @ 4002.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 4002.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2d3e pcout:0x2d3e dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x0ff4 NZP:0x7 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2d3e pcout:0x2d3e dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x0ff4 NZP:0x7 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 4002.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2d4b pc:0x2d4a imem_rd:0x0ACTUAL: npc:0x2d4b pc:0x2d4a imem_rd:0x0
# UVM_INFO @ 4004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2d3e 
# UVM_INFO @ 4004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2d3f pc:0x2d3e imem_rd:0x0
# UVM_INFO @ 4021.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4021.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4021.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4021.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xffaf ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xffaf 
# UVM_INFO @ 4022.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 4022.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2d3f pc:0x2d3e imem_rd:0x0ACTUAL: npc:0x2d3f pc:0x2d3e imem_rd:0x0
# UVM_INFO @ 4024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2d3e 
# UVM_INFO @ 4024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2d40 pc:0x2d3f imem_rd:0x1
# UVM_INFO @ 4041.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4041.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4041.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4041.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7ca5 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7ca5 
# UVM_INFO @ 4042.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 4042.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2d40 pc:0x2d3f imem_rd:0x1ACTUAL: npc:0x2d40 pc:0x2d3f imem_rd:0x1
# UVM_INFO @ 4044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2d3e 
# UVM_INFO @ 4044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2d40 pc:0x2d3f imem_rd:0x0
# UVM_INFO @ 4061.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4061.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4061.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4061.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 111110100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11595  
# **********************************************
# Time: 4061.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 111110100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11595  
# **********************************************
# Time: 4061.000ns 
# 
# UVM_INFO @ 4061.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4061.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd07a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd07a 
# UVM_INFO @ 4062.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 4062.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2d40 pc:0x2d3f imem_rd:0x0ACTUAL: npc:0x2d40 pc:0x2d3f imem_rd:0x0
# UVM_INFO @ 4064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2d3e 
# UVM_INFO @ 4064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2d40 pc:0x2d3f imem_rd:0x0
# UVM_INFO @ 4081.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4081.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 4081.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4081.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4081.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc415 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc415 
# UVM_INFO @ 4082.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 4082.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2d9f pcout:0x2d9f dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x0a60 NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2d9f pcout:0x2d9f dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x0a60 NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 4082.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2d40 pc:0x2d3f imem_rd:0x0ACTUAL: npc:0x2d40 pc:0x2d3f imem_rd:0x0
# UVM_INFO @ 4084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2d9f 
# UVM_INFO @ 4084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2da0 pc:0x2d9f imem_rd:0x0
# UVM_INFO @ 4101.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4101.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4101.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4101.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9adb ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9adb 
# UVM_INFO @ 4102.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 4102.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2da0 pc:0x2d9f imem_rd:0x0ACTUAL: npc:0x2da0 pc:0x2d9f imem_rd:0x0
# UVM_INFO @ 4104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2d9f 
# UVM_INFO @ 4104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2da1 pc:0x2da0 imem_rd:0x1
# UVM_INFO @ 4121.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4121.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4121.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4121.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x979b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x979b 
# UVM_INFO @ 4122.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 4122.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2da1 pc:0x2da0 imem_rd:0x1ACTUAL: npc:0x2da1 pc:0x2da0 imem_rd:0x1
# UVM_INFO @ 4124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2d9f 
# UVM_INFO @ 4124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2da1 pc:0x2da0 imem_rd:0x0
# UVM_INFO @ 4141.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4141.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4141.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4141.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 001100000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11584  
# **********************************************
# Time: 4141.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 001100000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11584  
# **********************************************
# Time: 4141.000ns 
# 
# UVM_INFO @ 4141.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4141.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb276 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb276 
# UVM_INFO @ 4142.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 4142.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2da1 pc:0x2da0 imem_rd:0x0ACTUAL: npc:0x2da1 pc:0x2da0 imem_rd:0x0
# UVM_INFO @ 4144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2d9f 
# UVM_INFO @ 4144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2da1 pc:0x2da0 imem_rd:0x0
# UVM_INFO @ 4161.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4161.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 4161.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4161.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4161.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd04f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd04f 
# UVM_INFO @ 4162.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 4162.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2e3c pcout:0x2e3c dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x029c NZP:0x1 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2e3c pcout:0x2e3c dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x029c NZP:0x1 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 4162.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2da1 pc:0x2da0 imem_rd:0x0ACTUAL: npc:0x2da1 pc:0x2da0 imem_rd:0x0
# UVM_INFO @ 4164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2e3c 
# UVM_INFO @ 4164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2e3d pc:0x2e3c imem_rd:0x0
# UVM_INFO @ 4181.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4181.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4181.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4181.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8b50 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8b50 
# UVM_INFO @ 4182.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 4182.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2e3d pc:0x2e3c imem_rd:0x0ACTUAL: npc:0x2e3d pc:0x2e3c imem_rd:0x0
# UVM_INFO @ 4184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2e3c 
# UVM_INFO @ 4184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2e3e pc:0x2e3d imem_rd:0x1
# UVM_INFO @ 4201.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4201.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4201.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4201.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xaf5b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xaf5b 
# UVM_INFO @ 4202.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 4202.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2e3e pc:0x2e3d imem_rd:0x1ACTUAL: npc:0x2e3e pc:0x2e3d imem_rd:0x1
# UVM_INFO @ 4204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2e3c 
# UVM_INFO @ 4204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2e3e pc:0x2e3d imem_rd:0x0
# UVM_INFO @ 4221.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4221.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4221.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4221.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 010011100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11681  
# **********************************************
# Time: 4221.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 010011100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11681  
# **********************************************
# Time: 4221.000ns 
# 
# UVM_INFO @ 4221.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4221.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc5ed ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc5ed 
# UVM_INFO @ 4222.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 4222.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2e3e pc:0x2e3d imem_rd:0x0ACTUAL: npc:0x2e3e pc:0x2e3d imem_rd:0x0
# UVM_INFO @ 4224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2e3c 
# UVM_INFO @ 4224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2e3e pc:0x2e3d imem_rd:0x0
# UVM_INFO @ 4241.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4241.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 4241.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4241.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4241.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xadb6 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xadb6 
# UVM_INFO @ 4242.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 4242.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2d7c pcout:0x2d7c dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x0f3f NZP:0x7 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2d7c pcout:0x2d7c dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x0f3f NZP:0x7 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 4242.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2e3e pc:0x2e3d imem_rd:0x0ACTUAL: npc:0x2e3e pc:0x2e3d imem_rd:0x0
# UVM_INFO @ 4244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2d7c 
# UVM_INFO @ 4244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2d7d pc:0x2d7c imem_rd:0x0
# UVM_INFO @ 4261.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4261.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4261.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4261.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1dcd ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1dcd 
# UVM_INFO @ 4262.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 4262.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2d7d pc:0x2d7c imem_rd:0x0ACTUAL: npc:0x2d7d pc:0x2d7c imem_rd:0x0
# UVM_INFO @ 4264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2d7c 
# UVM_INFO @ 4264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2d7e pc:0x2d7d imem_rd:0x1
# UVM_INFO @ 4281.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4281.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4281.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4281.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9f67 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9f67 
# UVM_INFO @ 4282.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 4282.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2d7e pc:0x2d7d imem_rd:0x1ACTUAL: npc:0x2d7e pc:0x2d7d imem_rd:0x1
# UVM_INFO @ 4284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2d7c 
# UVM_INFO @ 4284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2d7e pc:0x2d7d imem_rd:0x0
# UVM_INFO @ 4301.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4301.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4301.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4301.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 100111111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11838  
# **********************************************
# Time: 4301.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 100111111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11838  
# **********************************************
# Time: 4301.000ns 
# 
# UVM_INFO @ 4301.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4301.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcfef ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcfef 
# UVM_INFO @ 4302.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 4302.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2d7e pc:0x2d7d imem_rd:0x0ACTUAL: npc:0x2d7e pc:0x2d7d imem_rd:0x0
# UVM_INFO @ 4304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2d7c 
# UVM_INFO @ 4304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2d7e pc:0x2d7d imem_rd:0x0
# UVM_INFO @ 4321.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4321.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 4321.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4321.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4321.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x760c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x760c 
# UVM_INFO @ 4322.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 4322.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2d28 pcout:0x2d28 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0dab NZP:0x6 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2d28 pcout:0x2d28 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0dab NZP:0x6 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 4322.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2d7e pc:0x2d7d imem_rd:0x0ACTUAL: npc:0x2d7e pc:0x2d7d imem_rd:0x0
# UVM_INFO @ 4324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2d28 
# UVM_INFO @ 4324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2d7e pc:0x2d7d imem_rd:0x0
# UVM_INFO @ 4341.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4341.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4341.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4341.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2a7a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2a7a 
# UVM_INFO @ 4342.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 4342.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2d7e pc:0x2d7d imem_rd:0x0ACTUAL: npc:0x2d7e pc:0x2d7d imem_rd:0x0
# UVM_INFO @ 4344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2d28 
# UVM_INFO @ 4344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2d7f pc:0x2d7e imem_rd:0x1
# UVM_INFO @ 4361.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4361.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4361.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4361.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4abf ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4abf 
# UVM_INFO @ 4362.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 4362.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2d7f pc:0x2d7e imem_rd:0x1ACTUAL: npc:0x2d7f pc:0x2d7e imem_rd:0x1
# UVM_INFO @ 4364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2d28 
# UVM_INFO @ 4364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2d7f pc:0x2d7e imem_rd:0x0
# UVM_INFO @ 4381.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4381.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4381.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4381.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 110  
# IR PCOFFSET9         : 110101011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11646  
# **********************************************
# Time: 4381.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 110  
# IR PCOFFSET9         : 110101011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11646  
# **********************************************
# Time: 4381.000ns 
# 
# UVM_INFO @ 4381.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4381.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb4f0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb4f0 
# UVM_INFO @ 4382.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 4382.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2d7f pc:0x2d7e imem_rd:0x0ACTUAL: npc:0x2d7f pc:0x2d7e imem_rd:0x0
# UVM_INFO @ 4384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2d28 
# UVM_INFO @ 4384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2d7f pc:0x2d7e imem_rd:0x0
# UVM_INFO @ 4401.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4401.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 4401.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4401.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4401.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd74b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd74b 
# UVM_INFO @ 4402.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 4402.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2e45 pcout:0x2e45 dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x08c7 NZP:0x4 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2e45 pcout:0x2e45 dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x08c7 NZP:0x4 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 4402.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2d7f pc:0x2d7e imem_rd:0x0ACTUAL: npc:0x2d7f pc:0x2d7e imem_rd:0x0
# UVM_INFO @ 4404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2e45 
# UVM_INFO @ 4404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2d7f pc:0x2d7e imem_rd:0x0
# UVM_INFO @ 4421.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4421.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4421.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4421.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x26bb ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x26bb 
# UVM_INFO @ 4422.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 4422.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2d7f pc:0x2d7e imem_rd:0x0ACTUAL: npc:0x2d7f pc:0x2d7e imem_rd:0x0
# UVM_INFO @ 4424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2e45 
# UVM_INFO @ 4424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2d80 pc:0x2d7f imem_rd:0x1
# UVM_INFO @ 4441.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4441.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4441.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4441.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x990d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x990d 
# UVM_INFO @ 4442.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 4442.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2d80 pc:0x2d7f imem_rd:0x1ACTUAL: npc:0x2d80 pc:0x2d7f imem_rd:0x1
# UVM_INFO @ 4444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2e45 
# UVM_INFO @ 4444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2d80 pc:0x2d7f imem_rd:0x0
# UVM_INFO @ 4461.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4461.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4461.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4461.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 100  
# IR PCOFFSET9         : 011000111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11647  
# **********************************************
# Time: 4461.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 100  
# IR PCOFFSET9         : 011000111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11647  
# **********************************************
# Time: 4461.000ns 
# 
# UVM_INFO @ 4461.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4461.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0a0f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0a0f 
# UVM_INFO @ 4462.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 4462.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2d80 pc:0x2d7f imem_rd:0x0ACTUAL: npc:0x2d80 pc:0x2d7f imem_rd:0x0
# UVM_INFO @ 4464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2e45 
# UVM_INFO @ 4464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2d80 pc:0x2d7f imem_rd:0x0
# UVM_INFO @ 4481.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4481.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 4481.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4481.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4481.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1230 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1230 
# UVM_INFO @ 4482.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 4482.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2ce5 pcout:0x2ce5 dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x0766 NZP:0x3 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2ce5 pcout:0x2ce5 dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x0766 NZP:0x3 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 4482.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2d80 pc:0x2d7f imem_rd:0x0ACTUAL: npc:0x2d80 pc:0x2d7f imem_rd:0x0
# UVM_INFO @ 4484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2ce5 
# UVM_INFO @ 4484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2ce6 pc:0x2ce5 imem_rd:0x0
# UVM_INFO @ 4501.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4501.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4501.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4501.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x70fa ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x70fa 
# UVM_INFO @ 4502.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 4502.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2ce6 pc:0x2ce5 imem_rd:0x0ACTUAL: npc:0x2ce6 pc:0x2ce5 imem_rd:0x0
# UVM_INFO @ 4504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2ce5 
# UVM_INFO @ 4504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2ce7 pc:0x2ce6 imem_rd:0x1
# UVM_INFO @ 4521.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4521.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4521.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4521.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6aca ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6aca 
# UVM_INFO @ 4522.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 4522.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2ce7 pc:0x2ce6 imem_rd:0x1ACTUAL: npc:0x2ce7 pc:0x2ce6 imem_rd:0x1
# UVM_INFO @ 4524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2ce5 
# UVM_INFO @ 4524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2ce7 pc:0x2ce6 imem_rd:0x0
# UVM_INFO @ 4541.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4541.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4541.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4541.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 101100110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11648  
# **********************************************
# Time: 4541.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 101100110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11648  
# **********************************************
# Time: 4541.000ns 
# 
# UVM_INFO @ 4541.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4541.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5021 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5021 
# UVM_INFO @ 4542.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 4542.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2ce7 pc:0x2ce6 imem_rd:0x0ACTUAL: npc:0x2ce7 pc:0x2ce6 imem_rd:0x0
# UVM_INFO @ 4544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2ce5 
# UVM_INFO @ 4544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2ce7 pc:0x2ce6 imem_rd:0x0
# UVM_INFO @ 4561.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4561.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 4561.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4561.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4561.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7369 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7369 
# UVM_INFO @ 4562.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 4562.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2c78 pcout:0x2c78 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0592 NZP:0x2 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2c78 pcout:0x2c78 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0592 NZP:0x2 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 4562.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2ce7 pc:0x2ce6 imem_rd:0x0ACTUAL: npc:0x2ce7 pc:0x2ce6 imem_rd:0x0
# UVM_INFO @ 4564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2c78 
# UVM_INFO @ 4564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2ce7 pc:0x2ce6 imem_rd:0x0
# UVM_INFO @ 4581.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4581.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4581.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4581.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8ad2 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8ad2 
# UVM_INFO @ 4582.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 4582.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2ce7 pc:0x2ce6 imem_rd:0x0ACTUAL: npc:0x2ce7 pc:0x2ce6 imem_rd:0x0
# UVM_INFO @ 4584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2c78 
# UVM_INFO @ 4584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2ce8 pc:0x2ce7 imem_rd:0x1
# UVM_INFO @ 4601.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4601.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4601.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4601.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xdb15 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xdb15 
# UVM_INFO @ 4602.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 4602.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2ce8 pc:0x2ce7 imem_rd:0x1ACTUAL: npc:0x2ce8 pc:0x2ce7 imem_rd:0x1
# UVM_INFO @ 4604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2c78 
# UVM_INFO @ 4604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2ce8 pc:0x2ce7 imem_rd:0x0
# UVM_INFO @ 4621.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4621.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4621.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4621.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 010  
# IR PCOFFSET9         : 110010010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11495  
# **********************************************
# Time: 4621.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 010  
# IR PCOFFSET9         : 110010010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11495  
# **********************************************
# Time: 4621.000ns 
# 
# UVM_INFO @ 4621.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4621.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0f53 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0f53 
# UVM_INFO @ 4622.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 4622.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2ce8 pc:0x2ce7 imem_rd:0x0ACTUAL: npc:0x2ce8 pc:0x2ce7 imem_rd:0x0
# UVM_INFO @ 4624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2c78 
# UVM_INFO @ 4624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2ce8 pc:0x2ce7 imem_rd:0x0
# UVM_INFO @ 4641.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4641.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 4641.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4641.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4641.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfb08 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfb08 
# UVM_INFO @ 4642.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 4642.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2cf5 pcout:0x2cf5 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x020e NZP:0x1 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2cf5 pcout:0x2cf5 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x020e NZP:0x1 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 4642.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2ce8 pc:0x2ce7 imem_rd:0x0ACTUAL: npc:0x2ce8 pc:0x2ce7 imem_rd:0x0
# UVM_INFO @ 4644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2cf5 
# UVM_INFO @ 4644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2cf6 pc:0x2cf5 imem_rd:0x0
# UVM_INFO @ 4661.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4661.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4661.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4661.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x81ff ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x81ff 
# UVM_INFO @ 4662.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 4662.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2cf6 pc:0x2cf5 imem_rd:0x0ACTUAL: npc:0x2cf6 pc:0x2cf5 imem_rd:0x0
# UVM_INFO @ 4664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2cf5 
# UVM_INFO @ 4664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2cf7 pc:0x2cf6 imem_rd:0x1
# UVM_INFO @ 4681.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4681.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4681.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4681.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf7b7 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf7b7 
# UVM_INFO @ 4682.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 4682.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2cf7 pc:0x2cf6 imem_rd:0x1ACTUAL: npc:0x2cf7 pc:0x2cf6 imem_rd:0x1
# UVM_INFO @ 4684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2cf5 
# UVM_INFO @ 4684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2cf7 pc:0x2cf6 imem_rd:0x0
# UVM_INFO @ 4701.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4701.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4701.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4701.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 000001110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11496  
# **********************************************
# Time: 4701.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 000001110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11496  
# **********************************************
# Time: 4701.000ns 
# 
# UVM_INFO @ 4701.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4701.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe9d4 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe9d4 
# UVM_INFO @ 4702.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 4702.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2cf7 pc:0x2cf6 imem_rd:0x0ACTUAL: npc:0x2cf7 pc:0x2cf6 imem_rd:0x0
# UVM_INFO @ 4704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2cf5 
# UVM_INFO @ 4704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2cf7 pc:0x2cf6 imem_rd:0x0
# UVM_INFO @ 4721.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4721.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 4721.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4721.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4721.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe92d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe92d 
# UVM_INFO @ 4722.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 4722.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2db0 pcout:0x2db0 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x0aba NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2db0 pcout:0x2db0 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x0aba NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 4722.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2cf7 pc:0x2cf6 imem_rd:0x0ACTUAL: npc:0x2cf7 pc:0x2cf6 imem_rd:0x0
# UVM_INFO @ 4724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2db0 
# UVM_INFO @ 4724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2db1 pc:0x2db0 imem_rd:0x0
# UVM_INFO @ 4741.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4741.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4741.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4741.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xdd7b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xdd7b 
# UVM_INFO @ 4742.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 4742.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2db1 pc:0x2db0 imem_rd:0x0ACTUAL: npc:0x2db1 pc:0x2db0 imem_rd:0x0
# UVM_INFO @ 4744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2db0 
# UVM_INFO @ 4744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2db2 pc:0x2db1 imem_rd:0x1
# UVM_INFO @ 4761.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4761.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4761.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4761.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfb9d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfb9d 
# UVM_INFO @ 4762.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 4762.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2db2 pc:0x2db1 imem_rd:0x1ACTUAL: npc:0x2db2 pc:0x2db1 imem_rd:0x1
# UVM_INFO @ 4764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2db0 
# UVM_INFO @ 4764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2db2 pc:0x2db1 imem_rd:0x0
# UVM_INFO @ 4781.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4781.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4781.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4781.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 010111010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11511  
# **********************************************
# Time: 4781.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 010111010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11511  
# **********************************************
# Time: 4781.000ns 
# 
# UVM_INFO @ 4781.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4781.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb034 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb034 
# UVM_INFO @ 4782.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 4782.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2db2 pc:0x2db1 imem_rd:0x0ACTUAL: npc:0x2db2 pc:0x2db1 imem_rd:0x0
# UVM_INFO @ 4784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2db0 
# UVM_INFO @ 4784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2db2 pc:0x2db1 imem_rd:0x0
# UVM_INFO @ 4801.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4801.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 4801.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4801.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4801.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0ccd ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0ccd 
# UVM_INFO @ 4802.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 4802.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2d76 pcout:0x2d76 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x07c5 NZP:0x3 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2d76 pcout:0x2d76 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x07c5 NZP:0x3 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 4802.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2db2 pc:0x2db1 imem_rd:0x0ACTUAL: npc:0x2db2 pc:0x2db1 imem_rd:0x0
# UVM_INFO @ 4804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2d76 
# UVM_INFO @ 4804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2d77 pc:0x2d76 imem_rd:0x0
# UVM_INFO @ 4821.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4821.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4821.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4821.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3fcc ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3fcc 
# UVM_INFO @ 4822.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 4822.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2d77 pc:0x2d76 imem_rd:0x0ACTUAL: npc:0x2d77 pc:0x2d76 imem_rd:0x0
# UVM_INFO @ 4824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2d76 
# UVM_INFO @ 4824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2d78 pc:0x2d77 imem_rd:0x1
# UVM_INFO @ 4841.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4841.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4841.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4841.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9035 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9035 
# UVM_INFO @ 4842.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 4842.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2d78 pc:0x2d77 imem_rd:0x1ACTUAL: npc:0x2d78 pc:0x2d77 imem_rd:0x1
# UVM_INFO @ 4844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2d76 
# UVM_INFO @ 4844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2d78 pc:0x2d77 imem_rd:0x0
# UVM_INFO @ 4861.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4861.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4861.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4861.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 111000101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11698  
# **********************************************
# Time: 4861.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 111000101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11698  
# **********************************************
# Time: 4861.000ns 
# 
# UVM_INFO @ 4861.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4861.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6580 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6580 
# UVM_INFO @ 4862.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 4862.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2d78 pc:0x2d77 imem_rd:0x0ACTUAL: npc:0x2d78 pc:0x2d77 imem_rd:0x0
# UVM_INFO @ 4864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2d76 
# UVM_INFO @ 4864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2d78 pc:0x2d77 imem_rd:0x0
# UVM_INFO @ 4881.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4881.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 4881.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4881.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4881.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa578 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa578 
# UVM_INFO @ 4882.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 4882.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2de8 pcout:0x2de8 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x0c71 NZP:0x6 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2de8 pcout:0x2de8 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x0c71 NZP:0x6 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 4882.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2d78 pc:0x2d77 imem_rd:0x0ACTUAL: npc:0x2d78 pc:0x2d77 imem_rd:0x0
# UVM_INFO @ 4884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2de8 
# UVM_INFO @ 4884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2d78 pc:0x2d77 imem_rd:0x0
# UVM_INFO @ 4901.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4901.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4901.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4901.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x590b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x590b 
# UVM_INFO @ 4902.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 4902.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2d78 pc:0x2d77 imem_rd:0x0ACTUAL: npc:0x2d78 pc:0x2d77 imem_rd:0x0
# UVM_INFO @ 4904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2de8 
# UVM_INFO @ 4904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2d79 pc:0x2d78 imem_rd:0x1
# UVM_INFO @ 4921.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4921.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4921.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4921.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6f32 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6f32 
# UVM_INFO @ 4922.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 4922.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2d79 pc:0x2d78 imem_rd:0x1ACTUAL: npc:0x2d79 pc:0x2d78 imem_rd:0x1
# UVM_INFO @ 4924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2de8 
# UVM_INFO @ 4924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2d79 pc:0x2d78 imem_rd:0x0
# UVM_INFO @ 4941.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4941.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4941.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4941.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 110  
# IR PCOFFSET9         : 001110001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11640  
# **********************************************
# Time: 4941.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 110  
# IR PCOFFSET9         : 001110001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11640  
# **********************************************
# Time: 4941.000ns 
# 
# UVM_INFO @ 4941.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4941.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc319 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc319 
# UVM_INFO @ 4942.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 4942.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2d79 pc:0x2d78 imem_rd:0x0ACTUAL: npc:0x2d79 pc:0x2d78 imem_rd:0x0
# UVM_INFO @ 4944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2de8 
# UVM_INFO @ 4944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2d79 pc:0x2d78 imem_rd:0x0
# UVM_INFO @ 4961.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4961.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 4961.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4961.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4961.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0297 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0297 
# UVM_INFO @ 4962.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 4962.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2e65 pcout:0x2e65 dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x0ced NZP:0x6 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2e65 pcout:0x2e65 dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x0ced NZP:0x6 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 4962.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2d79 pc:0x2d78 imem_rd:0x0ACTUAL: npc:0x2d79 pc:0x2d78 imem_rd:0x0
# UVM_INFO @ 4964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2e65 
# UVM_INFO @ 4964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2d79 pc:0x2d78 imem_rd:0x0
# UVM_INFO @ 4981.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 4981.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 4981.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 4981.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfebd ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfebd 
# UVM_INFO @ 4982.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 4982.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2d79 pc:0x2d78 imem_rd:0x0ACTUAL: npc:0x2d79 pc:0x2d78 imem_rd:0x0
# UVM_INFO @ 4984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2e65 
# UVM_INFO @ 4984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2d7a pc:0x2d79 imem_rd:0x1
# UVM_INFO @ 5001.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5001.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5001.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5001.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x08c9 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x08c9 
# UVM_INFO @ 5002.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 5002.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2d7a pc:0x2d79 imem_rd:0x1ACTUAL: npc:0x2d7a pc:0x2d79 imem_rd:0x1
# UVM_INFO @ 5004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2e65 
# UVM_INFO @ 5004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2d7a pc:0x2d79 imem_rd:0x0
# UVM_INFO @ 5021.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5021.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5021.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5021.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 110  
# IR PCOFFSET9         : 011101101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11641  
# **********************************************
# Time: 5021.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 110  
# IR PCOFFSET9         : 011101101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11641  
# **********************************************
# Time: 5021.000ns 
# 
# UVM_INFO @ 5021.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5021.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1141 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1141 
# UVM_INFO @ 5022.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 5022.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2d7a pc:0x2d79 imem_rd:0x0ACTUAL: npc:0x2d7a pc:0x2d79 imem_rd:0x0
# UVM_INFO @ 5024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2e65 
# UVM_INFO @ 5024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2d7a pc:0x2d79 imem_rd:0x0
# UVM_INFO @ 5041.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5041.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 5041.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5041.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5041.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x47b4 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x47b4 
# UVM_INFO @ 5042.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 5042.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2c85 pcout:0x2c85 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x0f0c NZP:0x7 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2c85 pcout:0x2c85 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x0f0c NZP:0x7 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 5042.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2d7a pc:0x2d79 imem_rd:0x0ACTUAL: npc:0x2d7a pc:0x2d79 imem_rd:0x0
# UVM_INFO @ 5044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2c85 
# UVM_INFO @ 5044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2c86 pc:0x2c85 imem_rd:0x0
# UVM_INFO @ 5061.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5061.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5061.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5061.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4c53 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4c53 
# UVM_INFO @ 5062.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 5062.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2c86 pc:0x2c85 imem_rd:0x0ACTUAL: npc:0x2c86 pc:0x2c85 imem_rd:0x0
# UVM_INFO @ 5064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2c85 
# UVM_INFO @ 5064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2c87 pc:0x2c86 imem_rd:0x1
# UVM_INFO @ 5081.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5081.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5081.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5081.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa3ee ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa3ee 
# UVM_INFO @ 5082.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 5082.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2c87 pc:0x2c86 imem_rd:0x1ACTUAL: npc:0x2c87 pc:0x2c86 imem_rd:0x1
# UVM_INFO @ 5084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2c85 
# UVM_INFO @ 5084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2c87 pc:0x2c86 imem_rd:0x0
# UVM_INFO @ 5101.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5101.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5101.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5101.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 100001100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11642  
# **********************************************
# Time: 5101.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 100001100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11642  
# **********************************************
# Time: 5101.000ns 
# 
# UVM_INFO @ 5101.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5101.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc327 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc327 
# UVM_INFO @ 5102.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 5102.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2c87 pc:0x2c86 imem_rd:0x0ACTUAL: npc:0x2c87 pc:0x2c86 imem_rd:0x0
# UVM_INFO @ 5104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2c85 
# UVM_INFO @ 5104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2c87 pc:0x2c86 imem_rd:0x0
# UVM_INFO @ 5121.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5121.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 5121.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5121.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5121.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x811a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x811a 
# UVM_INFO @ 5122.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 5122.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2c3e pcout:0x2c3e dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x03b8 NZP:0x1 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2c3e pcout:0x2c3e dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x03b8 NZP:0x1 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 5122.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2c87 pc:0x2c86 imem_rd:0x0ACTUAL: npc:0x2c87 pc:0x2c86 imem_rd:0x0
# UVM_INFO @ 5124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2c3e 
# UVM_INFO @ 5124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2c3f pc:0x2c3e imem_rd:0x0
# UVM_INFO @ 5141.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5141.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5141.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5141.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6717 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6717 
# UVM_INFO @ 5142.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 5142.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2c3f pc:0x2c3e imem_rd:0x0ACTUAL: npc:0x2c3f pc:0x2c3e imem_rd:0x0
# UVM_INFO @ 5144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2c3e 
# UVM_INFO @ 5144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2c40 pc:0x2c3f imem_rd:0x1
# UVM_INFO @ 5161.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5161.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5161.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5161.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcd5c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcd5c 
# UVM_INFO @ 5162.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 5162.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2c40 pc:0x2c3f imem_rd:0x1ACTUAL: npc:0x2c40 pc:0x2c3f imem_rd:0x1
# UVM_INFO @ 5164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2c3e 
# UVM_INFO @ 5164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2c40 pc:0x2c3f imem_rd:0x0
# UVM_INFO @ 5181.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5181.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5181.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5181.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 110111000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11399  
# **********************************************
# Time: 5181.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 110111000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11399  
# **********************************************
# Time: 5181.000ns 
# 
# UVM_INFO @ 5181.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5181.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x252a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x252a 
# UVM_INFO @ 5182.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 5182.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2c40 pc:0x2c3f imem_rd:0x0ACTUAL: npc:0x2c40 pc:0x2c3f imem_rd:0x0
# UVM_INFO @ 5184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2c3e 
# UVM_INFO @ 5184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2c40 pc:0x2c3f imem_rd:0x0
# UVM_INFO @ 5201.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5201.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 5201.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5201.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5201.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb559 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb559 
# UVM_INFO @ 5202.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 5202.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2d13 pcout:0x2d13 dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x08d4 NZP:0x4 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2d13 pcout:0x2d13 dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x08d4 NZP:0x4 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 5202.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2c40 pc:0x2c3f imem_rd:0x0ACTUAL: npc:0x2c40 pc:0x2c3f imem_rd:0x0
# UVM_INFO @ 5204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2d13 
# UVM_INFO @ 5204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2c40 pc:0x2c3f imem_rd:0x0
# UVM_INFO @ 5221.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5221.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5221.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5221.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3d37 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3d37 
# UVM_INFO @ 5222.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 5222.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2c40 pc:0x2c3f imem_rd:0x0ACTUAL: npc:0x2c40 pc:0x2c3f imem_rd:0x0
# UVM_INFO @ 5224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2d13 
# UVM_INFO @ 5224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2c41 pc:0x2c40 imem_rd:0x1
# UVM_INFO @ 5241.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5241.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5241.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5241.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x641a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x641a 
# UVM_INFO @ 5242.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 5242.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2c41 pc:0x2c40 imem_rd:0x1ACTUAL: npc:0x2c41 pc:0x2c40 imem_rd:0x1
# UVM_INFO @ 5244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2d13 
# UVM_INFO @ 5244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2c41 pc:0x2c40 imem_rd:0x0
# UVM_INFO @ 5261.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5261.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5261.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5261.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 100  
# IR PCOFFSET9         : 011010100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11328  
# **********************************************
# Time: 5261.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 100  
# IR PCOFFSET9         : 011010100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11328  
# **********************************************
# Time: 5261.000ns 
# 
# UVM_INFO @ 5261.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5261.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa7b3 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa7b3 
# UVM_INFO @ 5262.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 5262.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2c41 pc:0x2c40 imem_rd:0x0ACTUAL: npc:0x2c41 pc:0x2c40 imem_rd:0x0
# UVM_INFO @ 5264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2d13 
# UVM_INFO @ 5264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2c41 pc:0x2c40 imem_rd:0x0
# UVM_INFO @ 5281.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5281.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 5281.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5281.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5281.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe808 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe808 
# UVM_INFO @ 5282.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 5282.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2bb7 pcout:0x2bb7 dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x0f77 NZP:0x7 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2bb7 pcout:0x2bb7 dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x0f77 NZP:0x7 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 5282.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2c41 pc:0x2c40 imem_rd:0x0ACTUAL: npc:0x2c41 pc:0x2c40 imem_rd:0x0
# UVM_INFO @ 5284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2bb7 
# UVM_INFO @ 5284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2bb8 pc:0x2bb7 imem_rd:0x0
# UVM_INFO @ 5301.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5301.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5301.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5301.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6ae7 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6ae7 
# UVM_INFO @ 5302.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 5302.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2bb8 pc:0x2bb7 imem_rd:0x0ACTUAL: npc:0x2bb8 pc:0x2bb7 imem_rd:0x0
# UVM_INFO @ 5304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2bb7 
# UVM_INFO @ 5304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2bb9 pc:0x2bb8 imem_rd:0x1
# UVM_INFO @ 5321.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5321.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5321.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5321.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4ca6 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4ca6 
# UVM_INFO @ 5322.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 5322.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2bb9 pc:0x2bb8 imem_rd:0x1ACTUAL: npc:0x2bb9 pc:0x2bb8 imem_rd:0x1
# UVM_INFO @ 5324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2bb7 
# UVM_INFO @ 5324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2bb9 pc:0x2bb8 imem_rd:0x0
# UVM_INFO @ 5341.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5341.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5341.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5341.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 101110111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11329  
# **********************************************
# Time: 5341.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 101110111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11329  
# **********************************************
# Time: 5341.000ns 
# 
# UVM_INFO @ 5341.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5341.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6280 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6280 
# UVM_INFO @ 5342.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 5342.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2bb9 pc:0x2bb8 imem_rd:0x0ACTUAL: npc:0x2bb9 pc:0x2bb8 imem_rd:0x0
# UVM_INFO @ 5344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2bb7 
# UVM_INFO @ 5344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2bb9 pc:0x2bb8 imem_rd:0x0
# UVM_INFO @ 5361.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5361.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 5361.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5361.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5361.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4f3d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4f3d 
# UVM_INFO @ 5362.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 5362.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2b9b pcout:0x2b9b dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x07e3 NZP:0x3 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2b9b pcout:0x2b9b dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x07e3 NZP:0x3 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 5362.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2bb9 pc:0x2bb8 imem_rd:0x0ACTUAL: npc:0x2bb9 pc:0x2bb8 imem_rd:0x0
# UVM_INFO @ 5364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2b9b 
# UVM_INFO @ 5364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2b9c pc:0x2b9b imem_rd:0x0
# UVM_INFO @ 5381.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5381.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5381.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5381.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x142e ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x142e 
# UVM_INFO @ 5382.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 5382.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2b9c pc:0x2b9b imem_rd:0x0ACTUAL: npc:0x2b9c pc:0x2b9b imem_rd:0x0
# UVM_INFO @ 5384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2b9b 
# UVM_INFO @ 5384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2b9d pc:0x2b9c imem_rd:0x1
# UVM_INFO @ 5401.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5401.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5401.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5401.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0a01 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0a01 
# UVM_INFO @ 5402.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 5402.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2b9d pc:0x2b9c imem_rd:0x1ACTUAL: npc:0x2b9d pc:0x2b9c imem_rd:0x1
# UVM_INFO @ 5404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2b9b 
# UVM_INFO @ 5404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2b9d pc:0x2b9c imem_rd:0x0
# UVM_INFO @ 5421.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5421.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5421.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5421.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 111100011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11193  
# **********************************************
# Time: 5421.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 111100011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11193  
# **********************************************
# Time: 5421.000ns 
# 
# UVM_INFO @ 5421.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5421.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc7ed ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc7ed 
# UVM_INFO @ 5422.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 5422.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2b9d pc:0x2b9c imem_rd:0x0ACTUAL: npc:0x2b9d pc:0x2b9c imem_rd:0x0
# UVM_INFO @ 5424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2b9b 
# UVM_INFO @ 5424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2b9d pc:0x2b9c imem_rd:0x0
# UVM_INFO @ 5441.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5441.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 5441.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5441.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5441.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xee28 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xee28 
# UVM_INFO @ 5442.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 5442.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2bbb pcout:0x2bbb dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x041f NZP:0x2 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2bbb pcout:0x2bbb dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x041f NZP:0x2 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 5442.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2b9d pc:0x2b9c imem_rd:0x0ACTUAL: npc:0x2b9d pc:0x2b9c imem_rd:0x0
# UVM_INFO @ 5444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2bbb 
# UVM_INFO @ 5444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2b9d pc:0x2b9c imem_rd:0x0
# UVM_INFO @ 5461.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5461.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5461.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5461.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x06c5 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x06c5 
# UVM_INFO @ 5462.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 5462.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2b9d pc:0x2b9c imem_rd:0x0ACTUAL: npc:0x2b9d pc:0x2b9c imem_rd:0x0
# UVM_INFO @ 5464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2bbb 
# UVM_INFO @ 5464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2b9e pc:0x2b9d imem_rd:0x1
# UVM_INFO @ 5481.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5481.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5481.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5481.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9812 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9812 
# UVM_INFO @ 5482.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 5482.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2b9e pc:0x2b9d imem_rd:0x1ACTUAL: npc:0x2b9e pc:0x2b9d imem_rd:0x1
# UVM_INFO @ 5484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2bbb 
# UVM_INFO @ 5484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2b9e pc:0x2b9d imem_rd:0x0
# UVM_INFO @ 5501.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5501.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5501.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5501.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 010  
# IR PCOFFSET9         : 000011111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11165  
# **********************************************
# Time: 5501.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 010  
# IR PCOFFSET9         : 000011111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11165  
# **********************************************
# Time: 5501.000ns 
# 
# UVM_INFO @ 5501.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5501.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4d37 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4d37 
# UVM_INFO @ 5502.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 5502.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2b9e pc:0x2b9d imem_rd:0x0ACTUAL: npc:0x2b9e pc:0x2b9d imem_rd:0x0
# UVM_INFO @ 5504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2bbb 
# UVM_INFO @ 5504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2b9e pc:0x2b9d imem_rd:0x0
# UVM_INFO @ 5521.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5521.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 5521.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5521.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5521.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x08a2 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x08a2 
# UVM_INFO @ 5522.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 5522.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2c28 pcout:0x2c28 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x088b NZP:0x4 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2c28 pcout:0x2c28 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x088b NZP:0x4 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 5522.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2b9e pc:0x2b9d imem_rd:0x0ACTUAL: npc:0x2b9e pc:0x2b9d imem_rd:0x0
# UVM_INFO @ 5524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2c28 
# UVM_INFO @ 5524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2b9e pc:0x2b9d imem_rd:0x0
# UVM_INFO @ 5541.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5541.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5541.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5541.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xeec6 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xeec6 
# UVM_INFO @ 5542.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 5542.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2b9e pc:0x2b9d imem_rd:0x0ACTUAL: npc:0x2b9e pc:0x2b9d imem_rd:0x0
# UVM_INFO @ 5544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2c28 
# UVM_INFO @ 5544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2b9f pc:0x2b9e imem_rd:0x1
# UVM_INFO @ 5561.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5561.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5561.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5561.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x789a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x789a 
# UVM_INFO @ 5562.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 5562.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2b9f pc:0x2b9e imem_rd:0x1ACTUAL: npc:0x2b9f pc:0x2b9e imem_rd:0x1
# UVM_INFO @ 5564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2c28 
# UVM_INFO @ 5564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2b9f pc:0x2b9e imem_rd:0x0
# UVM_INFO @ 5581.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5581.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5581.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5581.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 100  
# IR PCOFFSET9         : 010001011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11166  
# **********************************************
# Time: 5581.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 100  
# IR PCOFFSET9         : 010001011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11166  
# **********************************************
# Time: 5581.000ns 
# 
# UVM_INFO @ 5581.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5581.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2682 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2682 
# UVM_INFO @ 5582.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 5582.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2b9f pc:0x2b9e imem_rd:0x0ACTUAL: npc:0x2b9f pc:0x2b9e imem_rd:0x0
# UVM_INFO @ 5584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2c28 
# UVM_INFO @ 5584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2b9f pc:0x2b9e imem_rd:0x0
# UVM_INFO @ 5601.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5601.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 5601.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5601.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5601.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1c89 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1c89 
# UVM_INFO @ 5602.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 5602.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2ac8 pcout:0x2ac8 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x0b2a NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2ac8 pcout:0x2ac8 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x0b2a NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 5602.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2b9f pc:0x2b9e imem_rd:0x0ACTUAL: npc:0x2b9f pc:0x2b9e imem_rd:0x0
# UVM_INFO @ 5604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2ac8 
# UVM_INFO @ 5604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2ac9 pc:0x2ac8 imem_rd:0x0
# UVM_INFO @ 5621.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5621.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5621.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5621.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1285 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1285 
# UVM_INFO @ 5622.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 5622.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2ac9 pc:0x2ac8 imem_rd:0x0ACTUAL: npc:0x2ac9 pc:0x2ac8 imem_rd:0x0
# UVM_INFO @ 5624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2ac8 
# UVM_INFO @ 5624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2aca pc:0x2ac9 imem_rd:0x1
# UVM_INFO @ 5641.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5641.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5641.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5641.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x887f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x887f 
# UVM_INFO @ 5642.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 5642.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2aca pc:0x2ac9 imem_rd:0x1ACTUAL: npc:0x2aca pc:0x2ac9 imem_rd:0x1
# UVM_INFO @ 5644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2ac8 
# UVM_INFO @ 5644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2aca pc:0x2ac9 imem_rd:0x0
# UVM_INFO @ 5661.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5661.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5661.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5661.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 100101010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11167  
# **********************************************
# Time: 5661.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 100101010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11167  
# **********************************************
# Time: 5661.000ns 
# 
# UVM_INFO @ 5661.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5661.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe81d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe81d 
# UVM_INFO @ 5662.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 5662.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2aca pc:0x2ac9 imem_rd:0x0ACTUAL: npc:0x2aca pc:0x2ac9 imem_rd:0x0
# UVM_INFO @ 5664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2ac8 
# UVM_INFO @ 5664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2aca pc:0x2ac9 imem_rd:0x0
# UVM_INFO @ 5681.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5681.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 5681.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5681.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5681.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x643e ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x643e 
# UVM_INFO @ 5682.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 5682.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2b0f pcout:0x2b0f dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x0646 NZP:0x3 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2b0f pcout:0x2b0f dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x0646 NZP:0x3 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 5682.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2aca pc:0x2ac9 imem_rd:0x0ACTUAL: npc:0x2aca pc:0x2ac9 imem_rd:0x0
# UVM_INFO @ 5684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2b0f 
# UVM_INFO @ 5684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2b10 pc:0x2b0f imem_rd:0x0
# UVM_INFO @ 5701.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5701.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5701.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5701.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0aa2 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0aa2 
# UVM_INFO @ 5702.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 5702.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2b10 pc:0x2b0f imem_rd:0x0ACTUAL: npc:0x2b10 pc:0x2b0f imem_rd:0x0
# UVM_INFO @ 5704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2b0f 
# UVM_INFO @ 5704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2b11 pc:0x2b10 imem_rd:0x1
# UVM_INFO @ 5721.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5721.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5721.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5721.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc5ed ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc5ed 
# UVM_INFO @ 5722.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 5722.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2b11 pc:0x2b10 imem_rd:0x1ACTUAL: npc:0x2b11 pc:0x2b10 imem_rd:0x1
# UVM_INFO @ 5724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2b0f 
# UVM_INFO @ 5724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2b11 pc:0x2b10 imem_rd:0x0
# UVM_INFO @ 5741.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5741.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5741.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5741.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 001000110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10954  
# **********************************************
# Time: 5741.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 001000110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10954  
# **********************************************
# Time: 5741.000ns 
# 
# UVM_INFO @ 5741.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5741.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x675e ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x675e 
# UVM_INFO @ 5742.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 5742.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2b11 pc:0x2b10 imem_rd:0x0ACTUAL: npc:0x2b11 pc:0x2b10 imem_rd:0x0
# UVM_INFO @ 5744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2b0f 
# UVM_INFO @ 5744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2b11 pc:0x2b10 imem_rd:0x0
# UVM_INFO @ 5761.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5761.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 5761.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5761.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5761.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x83a8 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x83a8 
# UVM_INFO @ 5762.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 5762.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2c02 pcout:0x2c02 dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x0cf2 NZP:0x6 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2c02 pcout:0x2c02 dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x0cf2 NZP:0x6 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 5762.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2b11 pc:0x2b10 imem_rd:0x0ACTUAL: npc:0x2b11 pc:0x2b10 imem_rd:0x0
# UVM_INFO @ 5764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2c02 
# UVM_INFO @ 5764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2b11 pc:0x2b10 imem_rd:0x0
# UVM_INFO @ 5781.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5781.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5781.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5781.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3309 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3309 
# UVM_INFO @ 5782.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 5782.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2b11 pc:0x2b10 imem_rd:0x0ACTUAL: npc:0x2b11 pc:0x2b10 imem_rd:0x0
# UVM_INFO @ 5784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2c02 
# UVM_INFO @ 5784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2b12 pc:0x2b11 imem_rd:0x1
# UVM_INFO @ 5801.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5801.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5801.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5801.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1feb ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1feb 
# UVM_INFO @ 5802.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 5802.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2b12 pc:0x2b11 imem_rd:0x1ACTUAL: npc:0x2b12 pc:0x2b11 imem_rd:0x1
# UVM_INFO @ 5804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2c02 
# UVM_INFO @ 5804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2b12 pc:0x2b11 imem_rd:0x0
# UVM_INFO @ 5821.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5821.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5821.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5821.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 110  
# IR PCOFFSET9         : 011110010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11025  
# **********************************************
# Time: 5821.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 110  
# IR PCOFFSET9         : 011110010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11025  
# **********************************************
# Time: 5821.000ns 
# 
# UVM_INFO @ 5821.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5821.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xae9a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xae9a 
# UVM_INFO @ 5822.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 5822.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2b12 pc:0x2b11 imem_rd:0x0ACTUAL: npc:0x2b12 pc:0x2b11 imem_rd:0x0
# UVM_INFO @ 5824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2c02 
# UVM_INFO @ 5824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2b12 pc:0x2b11 imem_rd:0x0
# UVM_INFO @ 5841.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5841.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 5841.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5841.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5841.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcde1 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcde1 
# UVM_INFO @ 5842.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 5842.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2a2e pcout:0x2a2e dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x031d NZP:0x1 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2a2e pcout:0x2a2e dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x031d NZP:0x1 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 5842.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2b12 pc:0x2b11 imem_rd:0x0ACTUAL: npc:0x2b12 pc:0x2b11 imem_rd:0x0
# UVM_INFO @ 5844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2a2e 
# UVM_INFO @ 5844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2a2f pc:0x2a2e imem_rd:0x0
# UVM_INFO @ 5861.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5861.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5861.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5861.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x70be ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x70be 
# UVM_INFO @ 5862.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 5862.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2a2f pc:0x2a2e imem_rd:0x0ACTUAL: npc:0x2a2f pc:0x2a2e imem_rd:0x0
# UVM_INFO @ 5864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2a2e 
# UVM_INFO @ 5864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2a30 pc:0x2a2f imem_rd:0x1
# UVM_INFO @ 5881.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5881.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5881.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5881.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8bdd ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8bdd 
# UVM_INFO @ 5882.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 5882.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2a30 pc:0x2a2f imem_rd:0x1ACTUAL: npc:0x2a30 pc:0x2a2f imem_rd:0x1
# UVM_INFO @ 5884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2a2e 
# UVM_INFO @ 5884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2a30 pc:0x2a2f imem_rd:0x0
# UVM_INFO @ 5901.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5901.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5901.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5901.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 100011101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11026  
# **********************************************
# Time: 5901.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 100011101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11026  
# **********************************************
# Time: 5901.000ns 
# 
# UVM_INFO @ 5901.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5901.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3414 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3414 
# UVM_INFO @ 5902.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 5902.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2a30 pc:0x2a2f imem_rd:0x0ACTUAL: npc:0x2a30 pc:0x2a2f imem_rd:0x0
# UVM_INFO @ 5904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2a2e 
# UVM_INFO @ 5904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2a30 pc:0x2a2f imem_rd:0x0
# UVM_INFO @ 5921.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5921.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 5921.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5921.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5921.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x01d8 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x01d8 
# UVM_INFO @ 5922.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 5922.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x29b8 pcout:0x29b8 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0589 NZP:0x2 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x29b8 pcout:0x29b8 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0589 NZP:0x2 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 5922.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2a30 pc:0x2a2f imem_rd:0x0ACTUAL: npc:0x2a30 pc:0x2a2f imem_rd:0x0
# UVM_INFO @ 5924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x29b8 
# UVM_INFO @ 5924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2a30 pc:0x2a2f imem_rd:0x0
# UVM_INFO @ 5941.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5941.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5941.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5941.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x85b2 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x85b2 
# UVM_INFO @ 5942.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 5942.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2a30 pc:0x2a2f imem_rd:0x0ACTUAL: npc:0x2a30 pc:0x2a2f imem_rd:0x0
# UVM_INFO @ 5944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x29b8 
# UVM_INFO @ 5944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2a31 pc:0x2a30 imem_rd:0x1
# UVM_INFO @ 5961.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5961.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5961.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5961.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfd04 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfd04 
# UVM_INFO @ 5962.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 5962.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2a31 pc:0x2a30 imem_rd:0x1ACTUAL: npc:0x2a31 pc:0x2a30 imem_rd:0x1
# UVM_INFO @ 5964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x29b8 
# UVM_INFO @ 5964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2a31 pc:0x2a30 imem_rd:0x0
# UVM_INFO @ 5981.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 5981.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5981.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 5981.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 010  
# IR PCOFFSET9         : 110001001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10800  
# **********************************************
# Time: 5981.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 010  
# IR PCOFFSET9         : 110001001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10800  
# **********************************************
# Time: 5981.000ns 
# 
# UVM_INFO @ 5981.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 5981.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x878a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x878a 
# UVM_INFO @ 5982.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 5982.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2a31 pc:0x2a30 imem_rd:0x0ACTUAL: npc:0x2a31 pc:0x2a30 imem_rd:0x0
# UVM_INFO @ 5984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x29b8 
# UVM_INFO @ 5984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2a31 pc:0x2a30 imem_rd:0x0
# UVM_INFO @ 6001.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6001.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 6001.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6001.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6001.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1a43 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1a43 
# UVM_INFO @ 6002.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 6002.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2a55 pcout:0x2a55 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x0a25 NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2a55 pcout:0x2a55 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x0a25 NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 6002.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2a31 pc:0x2a30 imem_rd:0x0ACTUAL: npc:0x2a31 pc:0x2a30 imem_rd:0x0
# UVM_INFO @ 6004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2a55 
# UVM_INFO @ 6004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2a56 pc:0x2a55 imem_rd:0x0
# UVM_INFO @ 6021.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6021.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6021.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6021.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x30a5 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x30a5 
# UVM_INFO @ 6022.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 6022.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2a56 pc:0x2a55 imem_rd:0x0ACTUAL: npc:0x2a56 pc:0x2a55 imem_rd:0x0
# UVM_INFO @ 6024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2a55 
# UVM_INFO @ 6024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2a57 pc:0x2a56 imem_rd:0x1
# UVM_INFO @ 6041.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6041.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6041.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6041.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x13d8 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x13d8 
# UVM_INFO @ 6042.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 6042.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2a57 pc:0x2a56 imem_rd:0x1ACTUAL: npc:0x2a57 pc:0x2a56 imem_rd:0x1
# UVM_INFO @ 6044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2a55 
# UVM_INFO @ 6044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2a57 pc:0x2a56 imem_rd:0x0
# UVM_INFO @ 6061.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6061.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6061.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6061.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 000100101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10801  
# **********************************************
# Time: 6061.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 000100101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10801  
# **********************************************
# Time: 6061.000ns 
# 
# UVM_INFO @ 6061.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6061.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb6fc ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb6fc 
# UVM_INFO @ 6062.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 6062.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2a57 pc:0x2a56 imem_rd:0x0ACTUAL: npc:0x2a57 pc:0x2a56 imem_rd:0x0
# UVM_INFO @ 6064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2a55 
# UVM_INFO @ 6064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2a57 pc:0x2a56 imem_rd:0x0
# UVM_INFO @ 6081.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6081.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 6081.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6081.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6081.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd7f0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd7f0 
# UVM_INFO @ 6082.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 6082.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x299a pcout:0x299a dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x0b44 NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x299a pcout:0x299a dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x0b44 NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 6082.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2a57 pc:0x2a56 imem_rd:0x0ACTUAL: npc:0x2a57 pc:0x2a56 imem_rd:0x0
# UVM_INFO @ 6084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x299a 
# UVM_INFO @ 6084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x299b pc:0x299a imem_rd:0x0
# UVM_INFO @ 6101.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6101.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6101.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6101.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2ecd ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2ecd 
# UVM_INFO @ 6102.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 6102.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x299b pc:0x299a imem_rd:0x0ACTUAL: npc:0x299b pc:0x299a imem_rd:0x0
# UVM_INFO @ 6104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x299a 
# UVM_INFO @ 6104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x299c pc:0x299b imem_rd:0x1
# UVM_INFO @ 6121.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6121.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6121.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6121.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7596 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7596 
# UVM_INFO @ 6122.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 6122.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x299c pc:0x299b imem_rd:0x1ACTUAL: npc:0x299c pc:0x299b imem_rd:0x1
# UVM_INFO @ 6124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x299a 
# UVM_INFO @ 6124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x299c pc:0x299b imem_rd:0x0
# UVM_INFO @ 6141.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6141.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6141.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6141.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 101000100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10839  
# **********************************************
# Time: 6141.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 101000100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10839  
# **********************************************
# Time: 6141.000ns 
# 
# UVM_INFO @ 6141.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6141.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9c4b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9c4b 
# UVM_INFO @ 6142.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 6142.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x299c pc:0x299b imem_rd:0x0ACTUAL: npc:0x299c pc:0x299b imem_rd:0x0
# UVM_INFO @ 6144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x299a 
# UVM_INFO @ 6144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x299c pc:0x299b imem_rd:0x0
# UVM_INFO @ 6161.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6161.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 6161.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6161.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6161.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1aae ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1aae 
# UVM_INFO @ 6162.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 6162.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x298b pcout:0x298b dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x05f0 NZP:0x2 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x298b pcout:0x298b dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x05f0 NZP:0x2 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 6162.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x299c pc:0x299b imem_rd:0x0ACTUAL: npc:0x299c pc:0x299b imem_rd:0x0
# UVM_INFO @ 6164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x298b 
# UVM_INFO @ 6164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x299c pc:0x299b imem_rd:0x0
# UVM_INFO @ 6181.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6181.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6181.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6181.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9f05 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9f05 
# UVM_INFO @ 6182.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 6182.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x299c pc:0x299b imem_rd:0x0ACTUAL: npc:0x299c pc:0x299b imem_rd:0x0
# UVM_INFO @ 6184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x298b 
# UVM_INFO @ 6184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x299d pc:0x299c imem_rd:0x1
# UVM_INFO @ 6201.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6201.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6201.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6201.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4176 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4176 
# UVM_INFO @ 6202.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 6202.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x299d pc:0x299c imem_rd:0x1ACTUAL: npc:0x299d pc:0x299c imem_rd:0x1
# UVM_INFO @ 6204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x298b 
# UVM_INFO @ 6204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x299d pc:0x299c imem_rd:0x0
# UVM_INFO @ 6221.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6221.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6221.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6221.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 010  
# IR PCOFFSET9         : 111110000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10652  
# **********************************************
# Time: 6221.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 010  
# IR PCOFFSET9         : 111110000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10652  
# **********************************************
# Time: 6221.000ns 
# 
# UVM_INFO @ 6221.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6221.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8f25 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8f25 
# UVM_INFO @ 6222.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 6222.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x299d pc:0x299c imem_rd:0x0ACTUAL: npc:0x299d pc:0x299c imem_rd:0x0
# UVM_INFO @ 6224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x298b 
# UVM_INFO @ 6224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x299d pc:0x299c imem_rd:0x0
# UVM_INFO @ 6241.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6241.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 6241.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6241.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6241.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa3a5 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa3a5 
# UVM_INFO @ 6242.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 6242.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2a08 pcout:0x2a08 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x026c NZP:0x1 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2a08 pcout:0x2a08 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x026c NZP:0x1 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 6242.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x299d pc:0x299c imem_rd:0x0ACTUAL: npc:0x299d pc:0x299c imem_rd:0x0
# UVM_INFO @ 6244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2a08 
# UVM_INFO @ 6244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2a09 pc:0x2a08 imem_rd:0x0
# UVM_INFO @ 6261.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6261.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6261.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6261.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x755c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x755c 
# UVM_INFO @ 6262.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 6262.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2a09 pc:0x2a08 imem_rd:0x0ACTUAL: npc:0x2a09 pc:0x2a08 imem_rd:0x0
# UVM_INFO @ 6264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2a08 
# UVM_INFO @ 6264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2a0a pc:0x2a09 imem_rd:0x1
# UVM_INFO @ 6281.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6281.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6281.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6281.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x420c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x420c 
# UVM_INFO @ 6282.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 6282.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2a0a pc:0x2a09 imem_rd:0x1ACTUAL: npc:0x2a0a pc:0x2a09 imem_rd:0x1
# UVM_INFO @ 6284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2a08 
# UVM_INFO @ 6284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2a0a pc:0x2a09 imem_rd:0x0
# UVM_INFO @ 6301.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6301.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6301.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6301.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 001101100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10653  
# **********************************************
# Time: 6301.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 001101100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10653  
# **********************************************
# Time: 6301.000ns 
# 
# UVM_INFO @ 6301.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6301.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb0c5 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb0c5 
# UVM_INFO @ 6302.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 6302.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2a0a pc:0x2a09 imem_rd:0x0ACTUAL: npc:0x2a0a pc:0x2a09 imem_rd:0x0
# UVM_INFO @ 6304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2a08 
# UVM_INFO @ 6304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2a0a pc:0x2a09 imem_rd:0x0
# UVM_INFO @ 6321.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6321.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 6321.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6321.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6321.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa61a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa61a 
# UVM_INFO @ 6322.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 6322.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2aa1 pcout:0x2aa1 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x0e98 NZP:0x7 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2aa1 pcout:0x2aa1 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x0e98 NZP:0x7 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 6322.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2a0a pc:0x2a09 imem_rd:0x0ACTUAL: npc:0x2a0a pc:0x2a09 imem_rd:0x0
# UVM_INFO @ 6324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2aa1 
# UVM_INFO @ 6324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2aa2 pc:0x2aa1 imem_rd:0x0
# UVM_INFO @ 6341.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6341.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6341.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6341.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xda6b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xda6b 
# UVM_INFO @ 6342.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 6342.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2aa2 pc:0x2aa1 imem_rd:0x0ACTUAL: npc:0x2aa2 pc:0x2aa1 imem_rd:0x0
# UVM_INFO @ 6344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2aa1 
# UVM_INFO @ 6344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2aa3 pc:0x2aa2 imem_rd:0x1
# UVM_INFO @ 6361.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6361.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6361.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6361.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc6dd ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc6dd 
# UVM_INFO @ 6362.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 6362.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2aa3 pc:0x2aa2 imem_rd:0x1ACTUAL: npc:0x2aa3 pc:0x2aa2 imem_rd:0x1
# UVM_INFO @ 6364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2aa1 
# UVM_INFO @ 6364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2aa3 pc:0x2aa2 imem_rd:0x0
# UVM_INFO @ 6381.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6381.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6381.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6381.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 010011000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10762  
# **********************************************
# Time: 6381.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 010011000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10762  
# **********************************************
# Time: 6381.000ns 
# 
# UVM_INFO @ 6381.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6381.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xedc0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xedc0 
# UVM_INFO @ 6382.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 6382.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2aa3 pc:0x2aa2 imem_rd:0x0ACTUAL: npc:0x2aa3 pc:0x2aa2 imem_rd:0x0
# UVM_INFO @ 6384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2aa1 
# UVM_INFO @ 6384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2aa3 pc:0x2aa2 imem_rd:0x0
# UVM_INFO @ 6401.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6401.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 6401.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6401.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6401.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0c05 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0c05 
# UVM_INFO @ 6402.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 6402.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x29dd pcout:0x29dd dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x073b NZP:0x3 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x29dd pcout:0x29dd dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x073b NZP:0x3 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 6402.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2aa3 pc:0x2aa2 imem_rd:0x0ACTUAL: npc:0x2aa3 pc:0x2aa2 imem_rd:0x0
# UVM_INFO @ 6404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x29dd 
# UVM_INFO @ 6404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x29de pc:0x29dd imem_rd:0x0
# UVM_INFO @ 6421.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6421.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6421.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6421.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xca7b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xca7b 
# UVM_INFO @ 6422.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 6422.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x29de pc:0x29dd imem_rd:0x0ACTUAL: npc:0x29de pc:0x29dd imem_rd:0x0
# UVM_INFO @ 6424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x29dd 
# UVM_INFO @ 6424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x29df pc:0x29de imem_rd:0x1
# UVM_INFO @ 6441.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6441.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6441.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6441.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb4f4 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb4f4 
# UVM_INFO @ 6442.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 6442.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x29df pc:0x29de imem_rd:0x1ACTUAL: npc:0x29df pc:0x29de imem_rd:0x1
# UVM_INFO @ 6444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x29dd 
# UVM_INFO @ 6444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x29df pc:0x29de imem_rd:0x0
# UVM_INFO @ 6461.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6461.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6461.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6461.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 100111011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10915  
# **********************************************
# Time: 6461.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 100111011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10915  
# **********************************************
# Time: 6461.000ns 
# 
# UVM_INFO @ 6461.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6461.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8881 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8881 
# UVM_INFO @ 6462.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 6462.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x29df pc:0x29de imem_rd:0x0ACTUAL: npc:0x29df pc:0x29de imem_rd:0x0
# UVM_INFO @ 6464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x29dd 
# UVM_INFO @ 6464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x29df pc:0x29de imem_rd:0x0
# UVM_INFO @ 6481.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6481.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 6481.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6481.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6481.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc183 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc183 
# UVM_INFO @ 6482.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 6482.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2a35 pcout:0x2a35 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x0257 NZP:0x1 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2a35 pcout:0x2a35 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x0257 NZP:0x1 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 6482.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x29df pc:0x29de imem_rd:0x0ACTUAL: npc:0x29df pc:0x29de imem_rd:0x0
# UVM_INFO @ 6484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2a35 
# UVM_INFO @ 6484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2a36 pc:0x2a35 imem_rd:0x0
# UVM_INFO @ 6501.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6501.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6501.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6501.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x38bb ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x38bb 
# UVM_INFO @ 6502.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 6502.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2a36 pc:0x2a35 imem_rd:0x0ACTUAL: npc:0x2a36 pc:0x2a35 imem_rd:0x0
# UVM_INFO @ 6504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2a35 
# UVM_INFO @ 6504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2a37 pc:0x2a36 imem_rd:0x1
# UVM_INFO @ 6521.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6521.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6521.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6521.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8e08 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8e08 
# UVM_INFO @ 6522.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 6522.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2a37 pc:0x2a36 imem_rd:0x1ACTUAL: npc:0x2a37 pc:0x2a36 imem_rd:0x1
# UVM_INFO @ 6524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2a35 
# UVM_INFO @ 6524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2a37 pc:0x2a36 imem_rd:0x0
# UVM_INFO @ 6541.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6541.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6541.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6541.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 001010111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10719  
# **********************************************
# Time: 6541.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 001010111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10719  
# **********************************************
# Time: 6541.000ns 
# 
# UVM_INFO @ 6541.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6541.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xba06 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xba06 
# UVM_INFO @ 6542.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 6542.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2a37 pc:0x2a36 imem_rd:0x0ACTUAL: npc:0x2a37 pc:0x2a36 imem_rd:0x0
# UVM_INFO @ 6544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2a35 
# UVM_INFO @ 6544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2a37 pc:0x2a36 imem_rd:0x0
# UVM_INFO @ 6561.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6561.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 6561.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6561.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6561.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1a48 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1a48 
# UVM_INFO @ 6562.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 6562.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2af9 pcout:0x2af9 dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x0ec3 NZP:0x7 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2af9 pcout:0x2af9 dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x0ec3 NZP:0x7 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 6562.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2a37 pc:0x2a36 imem_rd:0x0ACTUAL: npc:0x2a37 pc:0x2a36 imem_rd:0x0
# UVM_INFO @ 6564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2af9 
# UVM_INFO @ 6564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2afa pc:0x2af9 imem_rd:0x0
# UVM_INFO @ 6581.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6581.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6581.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6581.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9dea ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9dea 
# UVM_INFO @ 6582.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 6582.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2afa pc:0x2af9 imem_rd:0x0ACTUAL: npc:0x2afa pc:0x2af9 imem_rd:0x0
# UVM_INFO @ 6584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2af9 
# UVM_INFO @ 6584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2afb pc:0x2afa imem_rd:0x1
# UVM_INFO @ 6601.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6601.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6601.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6601.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf9b6 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf9b6 
# UVM_INFO @ 6602.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 6602.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2afb pc:0x2afa imem_rd:0x1ACTUAL: npc:0x2afb pc:0x2afa imem_rd:0x1
# UVM_INFO @ 6604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2af9 
# UVM_INFO @ 6604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2afb pc:0x2afa imem_rd:0x0
# UVM_INFO @ 6621.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6621.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6621.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6621.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 011000011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10807  
# **********************************************
# Time: 6621.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 011000011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10807  
# **********************************************
# Time: 6621.000ns 
# 
# UVM_INFO @ 6621.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6621.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1723 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1723 
# UVM_INFO @ 6622.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 6622.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2afb pc:0x2afa imem_rd:0x0ACTUAL: npc:0x2afb pc:0x2afa imem_rd:0x0
# UVM_INFO @ 6624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2af9 
# UVM_INFO @ 6624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2afb pc:0x2afa imem_rd:0x0
# UVM_INFO @ 6641.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6641.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 6641.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6641.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6641.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcfb8 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcfb8 
# UVM_INFO @ 6642.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 6642.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2a5c pcout:0x2a5c dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x0b62 NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2a5c pcout:0x2a5c dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x0b62 NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 6642.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2afb pc:0x2afa imem_rd:0x0ACTUAL: npc:0x2afb pc:0x2afa imem_rd:0x0
# UVM_INFO @ 6644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2a5c 
# UVM_INFO @ 6644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2a5d pc:0x2a5c imem_rd:0x0
# UVM_INFO @ 6661.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6661.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6661.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6661.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x82d9 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x82d9 
# UVM_INFO @ 6662.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 6662.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2a5d pc:0x2a5c imem_rd:0x0ACTUAL: npc:0x2a5d pc:0x2a5c imem_rd:0x0
# UVM_INFO @ 6664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2a5c 
# UVM_INFO @ 6664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2a5e pc:0x2a5d imem_rd:0x1
# UVM_INFO @ 6681.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6681.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6681.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6681.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7461 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7461 
# UVM_INFO @ 6682.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 6682.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2a5e pc:0x2a5d imem_rd:0x1ACTUAL: npc:0x2a5e pc:0x2a5d imem_rd:0x1
# UVM_INFO @ 6684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2a5c 
# UVM_INFO @ 6684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2a5e pc:0x2a5d imem_rd:0x0
# UVM_INFO @ 6701.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6701.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6701.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6701.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 101100010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11003  
# **********************************************
# Time: 6701.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 101100010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 11003  
# **********************************************
# Time: 6701.000ns 
# 
# UVM_INFO @ 6701.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6701.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcb9a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcb9a 
# UVM_INFO @ 6702.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 6702.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2a5e pc:0x2a5d imem_rd:0x0ACTUAL: npc:0x2a5e pc:0x2a5d imem_rd:0x0
# UVM_INFO @ 6704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2a5c 
# UVM_INFO @ 6704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2a5e pc:0x2a5d imem_rd:0x0
# UVM_INFO @ 6721.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6721.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 6721.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6721.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6721.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xeaaa ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xeaaa 
# UVM_INFO @ 6722.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 6722.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x29fb pcout:0x29fb dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x059e NZP:0x2 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x29fb pcout:0x29fb dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x059e NZP:0x2 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 6722.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2a5e pc:0x2a5d imem_rd:0x0ACTUAL: npc:0x2a5e pc:0x2a5d imem_rd:0x0
# UVM_INFO @ 6724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x29fb 
# UVM_INFO @ 6724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2a5e pc:0x2a5d imem_rd:0x0
# UVM_INFO @ 6741.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6741.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6741.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6741.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf3ea ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf3ea 
# UVM_INFO @ 6742.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 6742.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2a5e pc:0x2a5d imem_rd:0x0ACTUAL: npc:0x2a5e pc:0x2a5d imem_rd:0x0
# UVM_INFO @ 6744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x29fb 
# UVM_INFO @ 6744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2a5f pc:0x2a5e imem_rd:0x1
# UVM_INFO @ 6761.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6761.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6761.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6761.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa63e ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa63e 
# UVM_INFO @ 6762.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 6762.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2a5f pc:0x2a5e imem_rd:0x1ACTUAL: npc:0x2a5f pc:0x2a5e imem_rd:0x1
# UVM_INFO @ 6764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x29fb 
# UVM_INFO @ 6764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2a5f pc:0x2a5e imem_rd:0x0
# UVM_INFO @ 6781.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6781.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6781.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6781.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 010  
# IR PCOFFSET9         : 110011110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10846  
# **********************************************
# Time: 6781.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 010  
# IR PCOFFSET9         : 110011110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10846  
# **********************************************
# Time: 6781.000ns 
# 
# UVM_INFO @ 6781.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6781.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xad20 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xad20 
# UVM_INFO @ 6782.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 6782.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2a5f pc:0x2a5e imem_rd:0x0ACTUAL: npc:0x2a5f pc:0x2a5e imem_rd:0x0
# UVM_INFO @ 6784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x29fb 
# UVM_INFO @ 6784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2a5f pc:0x2a5e imem_rd:0x0
# UVM_INFO @ 6801.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6801.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 6801.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6801.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6801.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x145b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x145b 
# UVM_INFO @ 6802.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 6802.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2a68 pcout:0x2a68 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x060a NZP:0x3 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2a68 pcout:0x2a68 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x060a NZP:0x3 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 6802.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2a5f pc:0x2a5e imem_rd:0x0ACTUAL: npc:0x2a5f pc:0x2a5e imem_rd:0x0
# UVM_INFO @ 6804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2a68 
# UVM_INFO @ 6804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2a69 pc:0x2a68 imem_rd:0x0
# UVM_INFO @ 6821.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6821.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6821.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6821.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x85b2 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x85b2 
# UVM_INFO @ 6822.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 6822.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2a69 pc:0x2a68 imem_rd:0x0ACTUAL: npc:0x2a69 pc:0x2a68 imem_rd:0x0
# UVM_INFO @ 6824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2a68 
# UVM_INFO @ 6824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2a6a pc:0x2a69 imem_rd:0x1
# UVM_INFO @ 6841.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6841.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6841.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6841.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbcd7 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbcd7 
# UVM_INFO @ 6842.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 6842.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2a6a pc:0x2a69 imem_rd:0x1ACTUAL: npc:0x2a6a pc:0x2a69 imem_rd:0x1
# UVM_INFO @ 6844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2a68 
# UVM_INFO @ 6844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2a6a pc:0x2a69 imem_rd:0x0
# UVM_INFO @ 6861.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6861.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6861.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6861.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 000001010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10847  
# **********************************************
# Time: 6861.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 000001010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10847  
# **********************************************
# Time: 6861.000ns 
# 
# UVM_INFO @ 6861.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6861.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbb1a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbb1a 
# UVM_INFO @ 6862.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 6862.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2a6a pc:0x2a69 imem_rd:0x0ACTUAL: npc:0x2a6a pc:0x2a69 imem_rd:0x0
# UVM_INFO @ 6864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2a68 
# UVM_INFO @ 6864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2a6a pc:0x2a69 imem_rd:0x0
# UVM_INFO @ 6881.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6881.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 6881.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6881.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6881.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe95a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe95a 
# UVM_INFO @ 6882.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 6882.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2b0f pcout:0x2b0f dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x08a6 NZP:0x4 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2b0f pcout:0x2b0f dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x08a6 NZP:0x4 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 6882.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2a6a pc:0x2a69 imem_rd:0x0ACTUAL: npc:0x2a6a pc:0x2a69 imem_rd:0x0
# UVM_INFO @ 6884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2b0f 
# UVM_INFO @ 6884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2a6a pc:0x2a69 imem_rd:0x0
# UVM_INFO @ 6901.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6901.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6901.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6901.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbfaf ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbfaf 
# UVM_INFO @ 6902.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 6902.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2a6a pc:0x2a69 imem_rd:0x0ACTUAL: npc:0x2a6a pc:0x2a69 imem_rd:0x0
# UVM_INFO @ 6904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2b0f 
# UVM_INFO @ 6904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2a6b pc:0x2a6a imem_rd:0x1
# UVM_INFO @ 6921.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6921.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6921.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6921.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x53fb ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x53fb 
# UVM_INFO @ 6922.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 6922.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2a6b pc:0x2a6a imem_rd:0x1ACTUAL: npc:0x2a6b pc:0x2a6a imem_rd:0x1
# UVM_INFO @ 6924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2b0f 
# UVM_INFO @ 6924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2a6b pc:0x2a6a imem_rd:0x0
# UVM_INFO @ 6941.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6941.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6941.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6941.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 100  
# IR PCOFFSET9         : 010100110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10858  
# **********************************************
# Time: 6941.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 100  
# IR PCOFFSET9         : 010100110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10858  
# **********************************************
# Time: 6941.000ns 
# 
# UVM_INFO @ 6941.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6941.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x356d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x356d 
# UVM_INFO @ 6942.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 6942.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2a6b pc:0x2a6a imem_rd:0x0ACTUAL: npc:0x2a6b pc:0x2a6a imem_rd:0x0
# UVM_INFO @ 6944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2b0f 
# UVM_INFO @ 6944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2a6b pc:0x2a6a imem_rd:0x0
# UVM_INFO @ 6961.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6961.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 6961.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6961.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6961.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2e68 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2e68 
# UVM_INFO @ 6962.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 6962.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2989 pcout:0x2989 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x0d1f NZP:0x6 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2989 pcout:0x2989 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x0d1f NZP:0x6 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 6962.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2a6b pc:0x2a6a imem_rd:0x0ACTUAL: npc:0x2a6b pc:0x2a6a imem_rd:0x0
# UVM_INFO @ 6964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2989 
# UVM_INFO @ 6964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2a6b pc:0x2a6a imem_rd:0x0
# UVM_INFO @ 6981.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 6981.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 6981.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 6981.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8b75 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8b75 
# UVM_INFO @ 6982.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 6982.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2a6b pc:0x2a6a imem_rd:0x0ACTUAL: npc:0x2a6b pc:0x2a6a imem_rd:0x0
# UVM_INFO @ 6984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2989 
# UVM_INFO @ 6984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2a6c pc:0x2a6b imem_rd:0x1
# UVM_INFO @ 7001.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7001.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7001.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7001.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x05b4 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x05b4 
# UVM_INFO @ 7002.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 7002.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2a6c pc:0x2a6b imem_rd:0x1ACTUAL: npc:0x2a6c pc:0x2a6b imem_rd:0x1
# UVM_INFO @ 7004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2989 
# UVM_INFO @ 7004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2a6c pc:0x2a6b imem_rd:0x0
# UVM_INFO @ 7021.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7021.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7021.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7021.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 110  
# IR PCOFFSET9         : 100011111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10859  
# **********************************************
# Time: 7021.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 110  
# IR PCOFFSET9         : 100011111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10859  
# **********************************************
# Time: 7021.000ns 
# 
# UVM_INFO @ 7021.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7021.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb435 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb435 
# UVM_INFO @ 7022.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 7022.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2a6c pc:0x2a6b imem_rd:0x0ACTUAL: npc:0x2a6c pc:0x2a6b imem_rd:0x0
# UVM_INFO @ 7024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2989 
# UVM_INFO @ 7024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2a6c pc:0x2a6b imem_rd:0x0
# UVM_INFO @ 7041.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7041.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 7041.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7041.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7041.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe1cf ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe1cf 
# UVM_INFO @ 7042.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 7042.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x29f6 pcout:0x29f6 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x038b NZP:0x1 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x29f6 pcout:0x29f6 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x038b NZP:0x1 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 7042.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2a6c pc:0x2a6b imem_rd:0x0ACTUAL: npc:0x2a6c pc:0x2a6b imem_rd:0x0
# UVM_INFO @ 7044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x29f6 
# UVM_INFO @ 7044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x29f7 pc:0x29f6 imem_rd:0x0
# UVM_INFO @ 7061.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7061.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7061.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7061.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7982 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7982 
# UVM_INFO @ 7062.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 7062.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x29f7 pc:0x29f6 imem_rd:0x0ACTUAL: npc:0x29f7 pc:0x29f6 imem_rd:0x0
# UVM_INFO @ 7064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x29f6 
# UVM_INFO @ 7064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x29f8 pc:0x29f7 imem_rd:0x1
# UVM_INFO @ 7081.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7081.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7081.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7081.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb3c5 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb3c5 
# UVM_INFO @ 7082.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 7082.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x29f8 pc:0x29f7 imem_rd:0x1ACTUAL: npc:0x29f8 pc:0x29f7 imem_rd:0x1
# UVM_INFO @ 7084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x29f6 
# UVM_INFO @ 7084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x29f8 pc:0x29f7 imem_rd:0x0
# UVM_INFO @ 7101.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7101.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7101.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7101.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 110001011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10860  
# **********************************************
# Time: 7101.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 110001011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10860  
# **********************************************
# Time: 7101.000ns 
# 
# UVM_INFO @ 7101.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7101.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4d23 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4d23 
# UVM_INFO @ 7102.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 7102.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x29f8 pc:0x29f7 imem_rd:0x0ACTUAL: npc:0x29f8 pc:0x29f7 imem_rd:0x0
# UVM_INFO @ 7104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x29f6 
# UVM_INFO @ 7104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x29f8 pc:0x29f7 imem_rd:0x0
# UVM_INFO @ 7121.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7121.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 7121.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7121.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7121.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x51f0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x51f0 
# UVM_INFO @ 7122.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 7122.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2a1e pcout:0x2a1e dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x0627 NZP:0x3 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2a1e pcout:0x2a1e dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x0627 NZP:0x3 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 7122.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x29f8 pc:0x29f7 imem_rd:0x0ACTUAL: npc:0x29f8 pc:0x29f7 imem_rd:0x0
# UVM_INFO @ 7124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2a1e 
# UVM_INFO @ 7124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2a1f pc:0x2a1e imem_rd:0x0
# UVM_INFO @ 7141.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7141.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7141.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7141.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd1bd ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd1bd 
# UVM_INFO @ 7142.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 7142.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2a1f pc:0x2a1e imem_rd:0x0ACTUAL: npc:0x2a1f pc:0x2a1e imem_rd:0x0
# UVM_INFO @ 7144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2a1e 
# UVM_INFO @ 7144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2a20 pc:0x2a1f imem_rd:0x1
# UVM_INFO @ 7161.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7161.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7161.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7161.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2654 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2654 
# UVM_INFO @ 7162.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 7162.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2a20 pc:0x2a1f imem_rd:0x1ACTUAL: npc:0x2a20 pc:0x2a1f imem_rd:0x1
# UVM_INFO @ 7164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2a1e 
# UVM_INFO @ 7164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2a20 pc:0x2a1f imem_rd:0x0
# UVM_INFO @ 7181.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7181.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7181.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7181.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 000100111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10744  
# **********************************************
# Time: 7181.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 000100111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10744  
# **********************************************
# Time: 7181.000ns 
# 
# UVM_INFO @ 7181.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7181.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x356b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x356b 
# UVM_INFO @ 7182.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 7182.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2a20 pc:0x2a1f imem_rd:0x0ACTUAL: npc:0x2a20 pc:0x2a1f imem_rd:0x0
# UVM_INFO @ 7184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2a1e 
# UVM_INFO @ 7184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2a20 pc:0x2a1f imem_rd:0x0
# UVM_INFO @ 7201.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7201.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 7201.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7201.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7201.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7b71 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7b71 
# UVM_INFO @ 7202.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 7202.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2965 pcout:0x2965 dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x0746 NZP:0x3 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2965 pcout:0x2965 dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x0746 NZP:0x3 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 7202.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2a20 pc:0x2a1f imem_rd:0x0ACTUAL: npc:0x2a20 pc:0x2a1f imem_rd:0x0
# UVM_INFO @ 7204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2965 
# UVM_INFO @ 7204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2966 pc:0x2965 imem_rd:0x0
# UVM_INFO @ 7221.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7221.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7221.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7221.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9e75 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9e75 
# UVM_INFO @ 7222.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 7222.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2966 pc:0x2965 imem_rd:0x0ACTUAL: npc:0x2966 pc:0x2965 imem_rd:0x0
# UVM_INFO @ 7224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2965 
# UVM_INFO @ 7224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2967 pc:0x2966 imem_rd:0x1
# UVM_INFO @ 7241.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7241.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7241.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7241.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcbf3 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcbf3 
# UVM_INFO @ 7242.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 7242.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2967 pc:0x2966 imem_rd:0x1ACTUAL: npc:0x2967 pc:0x2966 imem_rd:0x1
# UVM_INFO @ 7244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2965 
# UVM_INFO @ 7244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2967 pc:0x2966 imem_rd:0x0
# UVM_INFO @ 7261.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7261.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7261.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7261.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 101000110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10784  
# **********************************************
# Time: 7261.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 101000110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10784  
# **********************************************
# Time: 7261.000ns 
# 
# UVM_INFO @ 7261.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7261.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf0c3 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf0c3 
# UVM_INFO @ 7262.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 7262.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2967 pc:0x2966 imem_rd:0x0ACTUAL: npc:0x2967 pc:0x2966 imem_rd:0x0
# UVM_INFO @ 7264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2965 
# UVM_INFO @ 7264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2967 pc:0x2966 imem_rd:0x0
# UVM_INFO @ 7281.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7281.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 7281.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7281.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7281.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7354 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7354 
# UVM_INFO @ 7282.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 7282.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2958 pcout:0x2958 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x0ff2 NZP:0x7 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2958 pcout:0x2958 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x0ff2 NZP:0x7 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 7282.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2967 pc:0x2966 imem_rd:0x0ACTUAL: npc:0x2967 pc:0x2966 imem_rd:0x0
# UVM_INFO @ 7284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2958 
# UVM_INFO @ 7284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2959 pc:0x2958 imem_rd:0x0
# UVM_INFO @ 7301.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7301.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7301.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7301.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8266 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8266 
# UVM_INFO @ 7302.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 7302.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2959 pc:0x2958 imem_rd:0x0ACTUAL: npc:0x2959 pc:0x2958 imem_rd:0x0
# UVM_INFO @ 7304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2958 
# UVM_INFO @ 7304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x295a pc:0x2959 imem_rd:0x1
# UVM_INFO @ 7321.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7321.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7321.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7321.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x602b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x602b 
# UVM_INFO @ 7322.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 7322.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x295a pc:0x2959 imem_rd:0x1ACTUAL: npc:0x295a pc:0x2959 imem_rd:0x1
# UVM_INFO @ 7324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2958 
# UVM_INFO @ 7324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x295a pc:0x2959 imem_rd:0x0
# UVM_INFO @ 7341.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7341.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7341.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7341.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 111110010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10599  
# **********************************************
# Time: 7341.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 111110010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10599  
# **********************************************
# Time: 7341.000ns 
# 
# UVM_INFO @ 7341.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7341.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd470 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd470 
# UVM_INFO @ 7342.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 7342.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x295a pc:0x2959 imem_rd:0x0ACTUAL: npc:0x295a pc:0x2959 imem_rd:0x0
# UVM_INFO @ 7344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2958 
# UVM_INFO @ 7344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x295a pc:0x2959 imem_rd:0x0
# UVM_INFO @ 7361.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7361.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 7361.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7361.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7361.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0911 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0911 
# UVM_INFO @ 7362.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 7362.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x29c7 pcout:0x29c7 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x086e NZP:0x4 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x29c7 pcout:0x29c7 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x086e NZP:0x4 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 7362.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x295a pc:0x2959 imem_rd:0x0ACTUAL: npc:0x295a pc:0x2959 imem_rd:0x0
# UVM_INFO @ 7364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x29c7 
# UVM_INFO @ 7364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x295a pc:0x2959 imem_rd:0x0
# UVM_INFO @ 7381.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7381.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7381.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7381.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3c85 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3c85 
# UVM_INFO @ 7382.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 7382.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x295a pc:0x2959 imem_rd:0x0ACTUAL: npc:0x295a pc:0x2959 imem_rd:0x0
# UVM_INFO @ 7384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x29c7 
# UVM_INFO @ 7384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x295b pc:0x295a imem_rd:0x1
# UVM_INFO @ 7401.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7401.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7401.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7401.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3d1d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3d1d 
# UVM_INFO @ 7402.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 7402.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x295b pc:0x295a imem_rd:0x1ACTUAL: npc:0x295b pc:0x295a imem_rd:0x1
# UVM_INFO @ 7404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x29c7 
# UVM_INFO @ 7404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x295b pc:0x295a imem_rd:0x0
# UVM_INFO @ 7421.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7421.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7421.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7421.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 100  
# IR PCOFFSET9         : 001101110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10586  
# **********************************************
# Time: 7421.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 100  
# IR PCOFFSET9         : 001101110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10586  
# **********************************************
# Time: 7421.000ns 
# 
# UVM_INFO @ 7421.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7421.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf9f9 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf9f9 
# UVM_INFO @ 7422.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 7422.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x295b pc:0x295a imem_rd:0x0ACTUAL: npc:0x295b pc:0x295a imem_rd:0x0
# UVM_INFO @ 7424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x29c7 
# UVM_INFO @ 7424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x295b pc:0x295a imem_rd:0x0
# UVM_INFO @ 7441.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7441.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 7441.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7441.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7441.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0401 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0401 
# UVM_INFO @ 7442.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 7442.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x29f4 pcout:0x29f4 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x0a9a NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x29f4 pcout:0x29f4 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x0a9a NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 7442.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x295b pc:0x295a imem_rd:0x0ACTUAL: npc:0x295b pc:0x295a imem_rd:0x0
# UVM_INFO @ 7444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x29f4 
# UVM_INFO @ 7444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x29f5 pc:0x29f4 imem_rd:0x0
# UVM_INFO @ 7461.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7461.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7461.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7461.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x51cd ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x51cd 
# UVM_INFO @ 7462.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 7462.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x29f5 pc:0x29f4 imem_rd:0x0ACTUAL: npc:0x29f5 pc:0x29f4 imem_rd:0x0
# UVM_INFO @ 7464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x29f4 
# UVM_INFO @ 7464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x29f6 pc:0x29f5 imem_rd:0x1
# UVM_INFO @ 7481.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7481.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7481.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7481.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe557 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe557 
# UVM_INFO @ 7482.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 7482.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x29f6 pc:0x29f5 imem_rd:0x1ACTUAL: npc:0x29f6 pc:0x29f5 imem_rd:0x1
# UVM_INFO @ 7484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x29f4 
# UVM_INFO @ 7484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x29f6 pc:0x29f5 imem_rd:0x0
# UVM_INFO @ 7501.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7501.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7501.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7501.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 010011010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10587  
# **********************************************
# Time: 7501.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 010011010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10587  
# **********************************************
# Time: 7501.000ns 
# 
# UVM_INFO @ 7501.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7501.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe688 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe688 
# UVM_INFO @ 7502.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 7502.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x29f6 pc:0x29f5 imem_rd:0x0ACTUAL: npc:0x29f6 pc:0x29f5 imem_rd:0x0
# UVM_INFO @ 7504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x29f4 
# UVM_INFO @ 7504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x29f6 pc:0x29f5 imem_rd:0x0
# UVM_INFO @ 7521.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7521.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 7521.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7521.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7521.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9acc ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9acc 
# UVM_INFO @ 7522.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 7522.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x291a pcout:0x291a dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x0f25 NZP:0x7 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x291a pcout:0x291a dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x0f25 NZP:0x7 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 7522.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x29f6 pc:0x29f5 imem_rd:0x0ACTUAL: npc:0x29f6 pc:0x29f5 imem_rd:0x0
# UVM_INFO @ 7524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x291a 
# UVM_INFO @ 7524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x291b pc:0x291a imem_rd:0x0
# UVM_INFO @ 7541.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7541.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7541.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7541.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x39af ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x39af 
# UVM_INFO @ 7542.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 7542.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x291b pc:0x291a imem_rd:0x0ACTUAL: npc:0x291b pc:0x291a imem_rd:0x0
# UVM_INFO @ 7544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x291a 
# UVM_INFO @ 7544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x291c pc:0x291b imem_rd:0x1
# UVM_INFO @ 7561.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7561.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7561.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7561.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0e59 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0e59 
# UVM_INFO @ 7562.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 7562.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x291c pc:0x291b imem_rd:0x1ACTUAL: npc:0x291c pc:0x291b imem_rd:0x1
# UVM_INFO @ 7564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x291a 
# UVM_INFO @ 7564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x291c pc:0x291b imem_rd:0x0
# UVM_INFO @ 7581.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7581.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7581.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7581.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 100100101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10742  
# **********************************************
# Time: 7581.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 100100101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10742  
# **********************************************
# Time: 7581.000ns 
# 
# UVM_INFO @ 7581.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7581.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcd42 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcd42 
# UVM_INFO @ 7582.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 7582.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x291c pc:0x291b imem_rd:0x0ACTUAL: npc:0x291c pc:0x291b imem_rd:0x0
# UVM_INFO @ 7584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x291a 
# UVM_INFO @ 7584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x291c pc:0x291b imem_rd:0x0
# UVM_INFO @ 7601.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7601.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 7601.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7601.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7601.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x147b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x147b 
# UVM_INFO @ 7602.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 7602.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x296c pcout:0x296c dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x0a51 NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x296c pcout:0x296c dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x0a51 NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 7602.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x291c pc:0x291b imem_rd:0x0ACTUAL: npc:0x291c pc:0x291b imem_rd:0x0
# UVM_INFO @ 7604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x296c 
# UVM_INFO @ 7604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x296d pc:0x296c imem_rd:0x0
# UVM_INFO @ 7621.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7621.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7621.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7621.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc2d9 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc2d9 
# UVM_INFO @ 7622.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 7622.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x296d pc:0x296c imem_rd:0x0ACTUAL: npc:0x296d pc:0x296c imem_rd:0x0
# UVM_INFO @ 7624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x296c 
# UVM_INFO @ 7624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x296e pc:0x296d imem_rd:0x1
# UVM_INFO @ 7641.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7641.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7641.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7641.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8fe9 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8fe9 
# UVM_INFO @ 7642.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 7642.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x296e pc:0x296d imem_rd:0x1ACTUAL: npc:0x296e pc:0x296d imem_rd:0x1
# UVM_INFO @ 7644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x296c 
# UVM_INFO @ 7644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x296e pc:0x296d imem_rd:0x0
# UVM_INFO @ 7661.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7661.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7661.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7661.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 001010001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10524  
# **********************************************
# Time: 7661.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 001010001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10524  
# **********************************************
# Time: 7661.000ns 
# 
# UVM_INFO @ 7661.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7661.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8a2c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8a2c 
# UVM_INFO @ 7662.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 7662.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x296e pc:0x296d imem_rd:0x0ACTUAL: npc:0x296e pc:0x296d imem_rd:0x0
# UVM_INFO @ 7664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x296c 
# UVM_INFO @ 7664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x296e pc:0x296d imem_rd:0x0
# UVM_INFO @ 7681.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7681.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 7681.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7681.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7681.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3925 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3925 
# UVM_INFO @ 7682.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 7682.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2a3a pcout:0x2a3a dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x08cd NZP:0x4 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2a3a pcout:0x2a3a dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x08cd NZP:0x4 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 7682.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x296e pc:0x296d imem_rd:0x0ACTUAL: npc:0x296e pc:0x296d imem_rd:0x0
# UVM_INFO @ 7684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2a3a 
# UVM_INFO @ 7684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x296e pc:0x296d imem_rd:0x0
# UVM_INFO @ 7701.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7701.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7701.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7701.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf1a0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf1a0 
# UVM_INFO @ 7702.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 7702.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x296e pc:0x296d imem_rd:0x0ACTUAL: npc:0x296e pc:0x296d imem_rd:0x0
# UVM_INFO @ 7704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2a3a 
# UVM_INFO @ 7704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x296f pc:0x296e imem_rd:0x1
# UVM_INFO @ 7721.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7721.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7721.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7721.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3c18 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3c18 
# UVM_INFO @ 7722.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 7722.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x296f pc:0x296e imem_rd:0x1ACTUAL: npc:0x296f pc:0x296e imem_rd:0x1
# UVM_INFO @ 7724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2a3a 
# UVM_INFO @ 7724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x296f pc:0x296e imem_rd:0x0
# UVM_INFO @ 7741.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7741.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7741.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7741.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 100  
# IR PCOFFSET9         : 011001101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10606  
# **********************************************
# Time: 7741.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 100  
# IR PCOFFSET9         : 011001101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10606  
# **********************************************
# Time: 7741.000ns 
# 
# UVM_INFO @ 7741.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7741.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb314 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb314 
# UVM_INFO @ 7742.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 7742.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x296f pc:0x296e imem_rd:0x0ACTUAL: npc:0x296f pc:0x296e imem_rd:0x0
# UVM_INFO @ 7744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2a3a 
# UVM_INFO @ 7744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x296f pc:0x296e imem_rd:0x0
# UVM_INFO @ 7761.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7761.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 7761.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7761.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7761.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x234f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x234f 
# UVM_INFO @ 7762.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 7762.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x28da pcout:0x28da dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x0d6c NZP:0x6 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x28da pcout:0x28da dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x0d6c NZP:0x6 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 7762.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x296f pc:0x296e imem_rd:0x0ACTUAL: npc:0x296f pc:0x296e imem_rd:0x0
# UVM_INFO @ 7764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x28da 
# UVM_INFO @ 7764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x296f pc:0x296e imem_rd:0x0
# UVM_INFO @ 7781.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7781.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7781.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7781.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2533 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2533 
# UVM_INFO @ 7782.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 7782.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x296f pc:0x296e imem_rd:0x0ACTUAL: npc:0x296f pc:0x296e imem_rd:0x0
# UVM_INFO @ 7784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x28da 
# UVM_INFO @ 7784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2970 pc:0x296f imem_rd:0x1
# UVM_INFO @ 7801.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7801.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7801.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7801.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xdabf ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xdabf 
# UVM_INFO @ 7802.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 7802.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2970 pc:0x296f imem_rd:0x1ACTUAL: npc:0x2970 pc:0x296f imem_rd:0x1
# UVM_INFO @ 7804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x28da 
# UVM_INFO @ 7804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2970 pc:0x296f imem_rd:0x0
# UVM_INFO @ 7821.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7821.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7821.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7821.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 110  
# IR PCOFFSET9         : 101101100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10607  
# **********************************************
# Time: 7821.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 110  
# IR PCOFFSET9         : 101101100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10607  
# **********************************************
# Time: 7821.000ns 
# 
# UVM_INFO @ 7821.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7821.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcfd6 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcfd6 
# UVM_INFO @ 7822.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 7822.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2970 pc:0x296f imem_rd:0x0ACTUAL: npc:0x2970 pc:0x296f imem_rd:0x0
# UVM_INFO @ 7824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x28da 
# UVM_INFO @ 7824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2970 pc:0x296f imem_rd:0x0
# UVM_INFO @ 7841.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7841.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 7841.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7841.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7841.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x23c8 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x23c8 
# UVM_INFO @ 7842.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 7842.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2907 pcout:0x2907 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0598 NZP:0x2 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2907 pcout:0x2907 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0598 NZP:0x2 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 7842.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2970 pc:0x296f imem_rd:0x0ACTUAL: npc:0x2970 pc:0x296f imem_rd:0x0
# UVM_INFO @ 7844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2907 
# UVM_INFO @ 7844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2970 pc:0x296f imem_rd:0x0
# UVM_INFO @ 7861.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7861.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7861.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7861.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1d4c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1d4c 
# UVM_INFO @ 7862.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 7862.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2970 pc:0x296f imem_rd:0x0ACTUAL: npc:0x2970 pc:0x296f imem_rd:0x0
# UVM_INFO @ 7864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2907 
# UVM_INFO @ 7864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2971 pc:0x2970 imem_rd:0x1
# UVM_INFO @ 7881.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7881.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7881.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7881.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6d2e ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6d2e 
# UVM_INFO @ 7882.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 7882.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2971 pc:0x2970 imem_rd:0x1ACTUAL: npc:0x2971 pc:0x2970 imem_rd:0x1
# UVM_INFO @ 7884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2907 
# UVM_INFO @ 7884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2971 pc:0x2970 imem_rd:0x0
# UVM_INFO @ 7901.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7901.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7901.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7901.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 010  
# IR PCOFFSET9         : 110011000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10608  
# **********************************************
# Time: 7901.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 010  
# IR PCOFFSET9         : 110011000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10608  
# **********************************************
# Time: 7901.000ns 
# 
# UVM_INFO @ 7901.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7901.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7843 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7843 
# UVM_INFO @ 7902.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 7902.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2971 pc:0x2970 imem_rd:0x0ACTUAL: npc:0x2971 pc:0x2970 imem_rd:0x0
# UVM_INFO @ 7904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2907 
# UVM_INFO @ 7904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2971 pc:0x2970 imem_rd:0x0
# UVM_INFO @ 7921.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7921.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 7921.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7921.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7921.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8d5e ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8d5e 
# UVM_INFO @ 7922.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 7922.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x29a4 pcout:0x29a4 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x0834 NZP:0x4 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x29a4 pcout:0x29a4 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x0834 NZP:0x4 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 7922.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2971 pc:0x2970 imem_rd:0x0ACTUAL: npc:0x2971 pc:0x2970 imem_rd:0x0
# UVM_INFO @ 7924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x29a4 
# UVM_INFO @ 7924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2971 pc:0x2970 imem_rd:0x0
# UVM_INFO @ 7941.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7941.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7941.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7941.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1101 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1101 
# UVM_INFO @ 7942.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 7942.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2971 pc:0x2970 imem_rd:0x0ACTUAL: npc:0x2971 pc:0x2970 imem_rd:0x0
# UVM_INFO @ 7944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x29a4 
# UVM_INFO @ 7944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2972 pc:0x2971 imem_rd:0x1
# UVM_INFO @ 7961.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7961.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7961.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7961.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf89c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf89c 
# UVM_INFO @ 7962.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 7962.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2972 pc:0x2971 imem_rd:0x1ACTUAL: npc:0x2972 pc:0x2971 imem_rd:0x1
# UVM_INFO @ 7964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x29a4 
# UVM_INFO @ 7964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2972 pc:0x2971 imem_rd:0x0
# UVM_INFO @ 7981.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 7981.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7981.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 7981.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 100  
# IR PCOFFSET9         : 000110100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10609  
# **********************************************
# Time: 7981.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 100  
# IR PCOFFSET9         : 000110100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10609  
# **********************************************
# Time: 7981.000ns 
# 
# UVM_INFO @ 7981.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 7981.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe913 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe913 
# UVM_INFO @ 7982.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 7982.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2972 pc:0x2971 imem_rd:0x0ACTUAL: npc:0x2972 pc:0x2971 imem_rd:0x0
# UVM_INFO @ 7984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x29a4 
# UVM_INFO @ 7984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2972 pc:0x2971 imem_rd:0x0
# UVM_INFO @ 8001.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8001.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 8001.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8001.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8001.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc28b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc28b 
# UVM_INFO @ 8002.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 8002.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2a11 pcout:0x2a11 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x0aa0 NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2a11 pcout:0x2a11 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x0aa0 NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 8002.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2972 pc:0x2971 imem_rd:0x0ACTUAL: npc:0x2972 pc:0x2971 imem_rd:0x0
# UVM_INFO @ 8004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2a11 
# UVM_INFO @ 8004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2a12 pc:0x2a11 imem_rd:0x0
# UVM_INFO @ 8021.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8021.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8021.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8021.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc223 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc223 
# UVM_INFO @ 8022.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 8022.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2a12 pc:0x2a11 imem_rd:0x0ACTUAL: npc:0x2a12 pc:0x2a11 imem_rd:0x0
# UVM_INFO @ 8024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2a11 
# UVM_INFO @ 8024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2a13 pc:0x2a12 imem_rd:0x1
# UVM_INFO @ 8041.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8041.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8041.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8041.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xca07 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xca07 
# UVM_INFO @ 8042.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 8042.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2a13 pc:0x2a12 imem_rd:0x1ACTUAL: npc:0x2a13 pc:0x2a12 imem_rd:0x1
# UVM_INFO @ 8044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2a11 
# UVM_INFO @ 8044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2a13 pc:0x2a12 imem_rd:0x0
# UVM_INFO @ 8061.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8061.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8061.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8061.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 010100000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10610  
# **********************************************
# Time: 8061.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 010100000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10610  
# **********************************************
# Time: 8061.000ns 
# 
# UVM_INFO @ 8061.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8061.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9490 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9490 
# UVM_INFO @ 8062.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 8062.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2a13 pc:0x2a12 imem_rd:0x0ACTUAL: npc:0x2a13 pc:0x2a12 imem_rd:0x0
# UVM_INFO @ 8064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2a11 
# UVM_INFO @ 8064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2a13 pc:0x2a12 imem_rd:0x0
# UVM_INFO @ 8081.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8081.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 8081.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8081.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8081.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4fd5 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4fd5 
# UVM_INFO @ 8082.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 8082.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x292b pcout:0x292b dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x0d19 NZP:0x6 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x292b pcout:0x292b dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x0d19 NZP:0x6 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 8082.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2a13 pc:0x2a12 imem_rd:0x0ACTUAL: npc:0x2a13 pc:0x2a12 imem_rd:0x0
# UVM_INFO @ 8084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x292b 
# UVM_INFO @ 8084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2a13 pc:0x2a12 imem_rd:0x0
# UVM_INFO @ 8101.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8101.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8101.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8101.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcf88 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcf88 
# UVM_INFO @ 8102.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 8102.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2a13 pc:0x2a12 imem_rd:0x0ACTUAL: npc:0x2a13 pc:0x2a12 imem_rd:0x0
# UVM_INFO @ 8104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x292b 
# UVM_INFO @ 8104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2a14 pc:0x2a13 imem_rd:0x1
# UVM_INFO @ 8121.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8121.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8121.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8121.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4523 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4523 
# UVM_INFO @ 8122.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 8122.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2a14 pc:0x2a13 imem_rd:0x1ACTUAL: npc:0x2a14 pc:0x2a13 imem_rd:0x1
# UVM_INFO @ 8124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x292b 
# UVM_INFO @ 8124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2a14 pc:0x2a13 imem_rd:0x0
# UVM_INFO @ 8141.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8141.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8141.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8141.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 110  
# IR PCOFFSET9         : 100011001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10771  
# **********************************************
# Time: 8141.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 110  
# IR PCOFFSET9         : 100011001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10771  
# **********************************************
# Time: 8141.000ns 
# 
# UVM_INFO @ 8141.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8141.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe7a2 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe7a2 
# UVM_INFO @ 8142.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 8142.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2a14 pc:0x2a13 imem_rd:0x0ACTUAL: npc:0x2a14 pc:0x2a13 imem_rd:0x0
# UVM_INFO @ 8144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x292b 
# UVM_INFO @ 8144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2a14 pc:0x2a13 imem_rd:0x0
# UVM_INFO @ 8161.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8161.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 8161.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8161.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8161.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7fde ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7fde 
# UVM_INFO @ 8162.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 8162.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x29c8 pcout:0x29c8 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x07b5 NZP:0x3 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x29c8 pcout:0x29c8 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x07b5 NZP:0x3 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 8162.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2a14 pc:0x2a13 imem_rd:0x0ACTUAL: npc:0x2a14 pc:0x2a13 imem_rd:0x0
# UVM_INFO @ 8164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x29c8 
# UVM_INFO @ 8164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x29c9 pc:0x29c8 imem_rd:0x0
# UVM_INFO @ 8181.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8181.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8181.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8181.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4d9c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4d9c 
# UVM_INFO @ 8182.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 8182.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x29c9 pc:0x29c8 imem_rd:0x0ACTUAL: npc:0x29c9 pc:0x29c8 imem_rd:0x0
# UVM_INFO @ 8184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x29c8 
# UVM_INFO @ 8184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x29ca pc:0x29c9 imem_rd:0x1
# UVM_INFO @ 8201.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8201.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8201.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8201.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb075 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb075 
# UVM_INFO @ 8202.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 8202.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x29ca pc:0x29c9 imem_rd:0x1ACTUAL: npc:0x29ca pc:0x29c9 imem_rd:0x1
# UVM_INFO @ 8204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x29c8 
# UVM_INFO @ 8204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x29ca pc:0x29c9 imem_rd:0x0
# UVM_INFO @ 8221.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8221.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8221.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8221.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 110110101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10772  
# **********************************************
# Time: 8221.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 110110101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10772  
# **********************************************
# Time: 8221.000ns 
# 
# UVM_INFO @ 8221.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8221.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6138 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6138 
# UVM_INFO @ 8222.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 8222.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x29ca pc:0x29c9 imem_rd:0x0ACTUAL: npc:0x29ca pc:0x29c9 imem_rd:0x0
# UVM_INFO @ 8224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x29c8 
# UVM_INFO @ 8224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x29ca pc:0x29c9 imem_rd:0x0
# UVM_INFO @ 8241.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8241.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 8241.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8241.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8241.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x69f3 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x69f3 
# UVM_INFO @ 8242.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 8242.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x29ea pcout:0x29ea dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x0221 NZP:0x1 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x29ea pcout:0x29ea dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x0221 NZP:0x1 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 8242.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x29ca pc:0x29c9 imem_rd:0x0ACTUAL: npc:0x29ca pc:0x29c9 imem_rd:0x0
# UVM_INFO @ 8244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x29ea 
# UVM_INFO @ 8244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x29eb pc:0x29ea imem_rd:0x0
# UVM_INFO @ 8261.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8261.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8261.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8261.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa348 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa348 
# UVM_INFO @ 8262.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 8262.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x29eb pc:0x29ea imem_rd:0x0ACTUAL: npc:0x29eb pc:0x29ea imem_rd:0x0
# UVM_INFO @ 8264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x29ea 
# UVM_INFO @ 8264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x29ec pc:0x29eb imem_rd:0x1
# UVM_INFO @ 8281.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8281.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8281.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8281.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x70f2 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x70f2 
# UVM_INFO @ 8282.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 8282.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x29ec pc:0x29eb imem_rd:0x1ACTUAL: npc:0x29ec pc:0x29eb imem_rd:0x1
# UVM_INFO @ 8284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x29ea 
# UVM_INFO @ 8284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x29ec pc:0x29eb imem_rd:0x0
# UVM_INFO @ 8301.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8301.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8301.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8301.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 000100001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10698  
# **********************************************
# Time: 8301.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 000100001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10698  
# **********************************************
# Time: 8301.000ns 
# 
# UVM_INFO @ 8301.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8301.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5c27 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5c27 
# UVM_INFO @ 8302.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 8302.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x29ec pc:0x29eb imem_rd:0x0ACTUAL: npc:0x29ec pc:0x29eb imem_rd:0x0
# UVM_INFO @ 8304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x29ea 
# UVM_INFO @ 8304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x29ec pc:0x29eb imem_rd:0x0
# UVM_INFO @ 8321.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8321.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 8321.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8321.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8321.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf8f2 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf8f2 
# UVM_INFO @ 8322.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 8322.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x292b pcout:0x292b dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x0b40 NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x292b pcout:0x292b dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x0b40 NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 8322.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x29ec pc:0x29eb imem_rd:0x0ACTUAL: npc:0x29ec pc:0x29eb imem_rd:0x0
# UVM_INFO @ 8324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x292b 
# UVM_INFO @ 8324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x292c pc:0x292b imem_rd:0x0
# UVM_INFO @ 8341.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8341.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8341.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8341.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xebd0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xebd0 
# UVM_INFO @ 8342.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 8342.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x292c pc:0x292b imem_rd:0x0ACTUAL: npc:0x292c pc:0x292b imem_rd:0x0
# UVM_INFO @ 8344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x292b 
# UVM_INFO @ 8344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x292d pc:0x292c imem_rd:0x1
# UVM_INFO @ 8361.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8361.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8361.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8361.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0f92 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0f92 
# UVM_INFO @ 8362.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 8362.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x292d pc:0x292c imem_rd:0x1ACTUAL: npc:0x292d pc:0x292c imem_rd:0x1
# UVM_INFO @ 8364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x292b 
# UVM_INFO @ 8364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x292d pc:0x292c imem_rd:0x0
# UVM_INFO @ 8381.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8381.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8381.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8381.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 101000000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10732  
# **********************************************
# Time: 8381.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 101000000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10732  
# **********************************************
# Time: 8381.000ns 
# 
# UVM_INFO @ 8381.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8381.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5795 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5795 
# UVM_INFO @ 8382.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 8382.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x292d pc:0x292c imem_rd:0x0ACTUAL: npc:0x292d pc:0x292c imem_rd:0x0
# UVM_INFO @ 8384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x292b 
# UVM_INFO @ 8384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x292d pc:0x292c imem_rd:0x0
# UVM_INFO @ 8401.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8401.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 8401.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8401.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8401.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x31cb ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x31cb 
# UVM_INFO @ 8402.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 8402.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2928 pcout:0x2928 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x09fc NZP:0x4 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2928 pcout:0x2928 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x09fc NZP:0x4 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 8402.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x292d pc:0x292c imem_rd:0x0ACTUAL: npc:0x292d pc:0x292c imem_rd:0x0
# UVM_INFO @ 8404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2928 
# UVM_INFO @ 8404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x292d pc:0x292c imem_rd:0x0
# UVM_INFO @ 8421.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8421.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8421.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8421.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8b2c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8b2c 
# UVM_INFO @ 8422.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 8422.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x292d pc:0x292c imem_rd:0x0ACTUAL: npc:0x292d pc:0x292c imem_rd:0x0
# UVM_INFO @ 8424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2928 
# UVM_INFO @ 8424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x292e pc:0x292d imem_rd:0x1
# UVM_INFO @ 8441.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8441.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8441.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8441.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x21dc ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x21dc 
# UVM_INFO @ 8442.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 8442.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x292e pc:0x292d imem_rd:0x1ACTUAL: npc:0x292e pc:0x292d imem_rd:0x1
# UVM_INFO @ 8444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2928 
# UVM_INFO @ 8444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x292e pc:0x292d imem_rd:0x0
# UVM_INFO @ 8461.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8461.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8461.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8461.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 100  
# IR PCOFFSET9         : 111111100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10541  
# **********************************************
# Time: 8461.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 100  
# IR PCOFFSET9         : 111111100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10541  
# **********************************************
# Time: 8461.000ns 
# 
# UVM_INFO @ 8461.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8461.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4562 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4562 
# UVM_INFO @ 8462.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 8462.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x292e pc:0x292d imem_rd:0x0ACTUAL: npc:0x292e pc:0x292d imem_rd:0x0
# UVM_INFO @ 8464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2928 
# UVM_INFO @ 8464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x292e pc:0x292d imem_rd:0x0
# UVM_INFO @ 8481.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8481.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 8481.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8481.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8481.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xba9a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xba9a 
# UVM_INFO @ 8482.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 8482.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2995 pcout:0x2995 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x0c68 NZP:0x6 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2995 pcout:0x2995 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x0c68 NZP:0x6 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 8482.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x292e pc:0x292d imem_rd:0x0ACTUAL: npc:0x292e pc:0x292d imem_rd:0x0
# UVM_INFO @ 8484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2995 
# UVM_INFO @ 8484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x292e pc:0x292d imem_rd:0x0
# UVM_INFO @ 8501.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8501.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8501.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8501.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3562 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3562 
# UVM_INFO @ 8502.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 8502.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x292e pc:0x292d imem_rd:0x0ACTUAL: npc:0x292e pc:0x292d imem_rd:0x0
# UVM_INFO @ 8504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2995 
# UVM_INFO @ 8504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x292f pc:0x292e imem_rd:0x1
# UVM_INFO @ 8521.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8521.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8521.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8521.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8f11 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8f11 
# UVM_INFO @ 8522.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 8522.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x292f pc:0x292e imem_rd:0x1ACTUAL: npc:0x292f pc:0x292e imem_rd:0x1
# UVM_INFO @ 8524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2995 
# UVM_INFO @ 8524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x292f pc:0x292e imem_rd:0x0
# UVM_INFO @ 8541.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8541.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8541.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8541.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 110  
# IR PCOFFSET9         : 001101000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10542  
# **********************************************
# Time: 8541.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 110  
# IR PCOFFSET9         : 001101000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10542  
# **********************************************
# Time: 8541.000ns 
# 
# UVM_INFO @ 8541.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8541.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4db9 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4db9 
# UVM_INFO @ 8542.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 8542.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x292f pc:0x292e imem_rd:0x0ACTUAL: npc:0x292f pc:0x292e imem_rd:0x0
# UVM_INFO @ 8544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2995 
# UVM_INFO @ 8544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x292f pc:0x292e imem_rd:0x0
# UVM_INFO @ 8561.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8561.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 8561.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8561.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8561.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7c82 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7c82 
# UVM_INFO @ 8562.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 8562.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x29b2 pcout:0x29b2 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x0684 NZP:0x3 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x29b2 pcout:0x29b2 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x0684 NZP:0x3 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 8562.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x292f pc:0x292e imem_rd:0x0ACTUAL: npc:0x292f pc:0x292e imem_rd:0x0
# UVM_INFO @ 8564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x29b2 
# UVM_INFO @ 8564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x29b3 pc:0x29b2 imem_rd:0x0
# UVM_INFO @ 8581.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8581.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8581.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8581.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xec15 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xec15 
# UVM_INFO @ 8582.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 8582.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x29b3 pc:0x29b2 imem_rd:0x0ACTUAL: npc:0x29b3 pc:0x29b2 imem_rd:0x0
# UVM_INFO @ 8584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x29b2 
# UVM_INFO @ 8584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x29b4 pc:0x29b3 imem_rd:0x1
# UVM_INFO @ 8601.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8601.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8601.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8601.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7c38 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7c38 
# UVM_INFO @ 8602.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 8602.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x29b4 pc:0x29b3 imem_rd:0x1ACTUAL: npc:0x29b4 pc:0x29b3 imem_rd:0x1
# UVM_INFO @ 8604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x29b2 
# UVM_INFO @ 8604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x29b4 pc:0x29b3 imem_rd:0x0
# UVM_INFO @ 8621.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8621.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8621.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8621.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 010000100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10543  
# **********************************************
# Time: 8621.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 010000100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10543  
# **********************************************
# Time: 8621.000ns 
# 
# UVM_INFO @ 8621.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8621.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xece5 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xece5 
# UVM_INFO @ 8622.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 8622.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x29b4 pc:0x29b3 imem_rd:0x0ACTUAL: npc:0x29b4 pc:0x29b3 imem_rd:0x0
# UVM_INFO @ 8624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x29b2 
# UVM_INFO @ 8624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x29b4 pc:0x29b3 imem_rd:0x0
# UVM_INFO @ 8641.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8641.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 8641.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8641.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8641.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5d7f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5d7f 
# UVM_INFO @ 8642.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 8642.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x28da pcout:0x28da dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x0f27 NZP:0x7 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x28da pcout:0x28da dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x0f27 NZP:0x7 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 8642.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x29b4 pc:0x29b3 imem_rd:0x0ACTUAL: npc:0x29b4 pc:0x29b3 imem_rd:0x0
# UVM_INFO @ 8644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x28da 
# UVM_INFO @ 8644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x28db pc:0x28da imem_rd:0x0
# UVM_INFO @ 8661.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8661.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8661.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8661.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xecd6 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xecd6 
# UVM_INFO @ 8662.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 8662.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x28db pc:0x28da imem_rd:0x0ACTUAL: npc:0x28db pc:0x28da imem_rd:0x0
# UVM_INFO @ 8664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x28da 
# UVM_INFO @ 8664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x28dc pc:0x28db imem_rd:0x1
# UVM_INFO @ 8681.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8681.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8681.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8681.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x12a8 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x12a8 
# UVM_INFO @ 8682.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 8682.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x28dc pc:0x28db imem_rd:0x1ACTUAL: npc:0x28dc pc:0x28db imem_rd:0x1
# UVM_INFO @ 8684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x28da 
# UVM_INFO @ 8684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x28dc pc:0x28db imem_rd:0x0
# UVM_INFO @ 8701.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8701.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8701.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8701.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 100100111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10676  
# **********************************************
# Time: 8701.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 100100111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10676  
# **********************************************
# Time: 8701.000ns 
# 
# UVM_INFO @ 8701.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8701.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe052 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe052 
# UVM_INFO @ 8702.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 8702.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x28dc pc:0x28db imem_rd:0x0ACTUAL: npc:0x28dc pc:0x28db imem_rd:0x0
# UVM_INFO @ 8704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x28da 
# UVM_INFO @ 8704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x28dc pc:0x28db imem_rd:0x0
# UVM_INFO @ 8721.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8721.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 8721.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8721.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8721.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6b02 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6b02 
# UVM_INFO @ 8722.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 8722.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x292e pcout:0x292e dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x0853 NZP:0x4 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x292e pcout:0x292e dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x0853 NZP:0x4 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 8722.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x28dc pc:0x28db imem_rd:0x0ACTUAL: npc:0x28dc pc:0x28db imem_rd:0x0
# UVM_INFO @ 8724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x292e 
# UVM_INFO @ 8724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x28dc pc:0x28db imem_rd:0x0
# UVM_INFO @ 8741.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8741.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8741.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8741.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa869 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa869 
# UVM_INFO @ 8742.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 8742.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x28dc pc:0x28db imem_rd:0x0ACTUAL: npc:0x28dc pc:0x28db imem_rd:0x0
# UVM_INFO @ 8744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x292e 
# UVM_INFO @ 8744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x28dd pc:0x28dc imem_rd:0x1
# UVM_INFO @ 8761.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8761.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8761.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8761.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc7f6 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc7f6 
# UVM_INFO @ 8762.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 8762.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x28dd pc:0x28dc imem_rd:0x1ACTUAL: npc:0x28dd pc:0x28dc imem_rd:0x1
# UVM_INFO @ 8764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x292e 
# UVM_INFO @ 8764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x28dd pc:0x28dc imem_rd:0x0
# UVM_INFO @ 8781.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8781.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8781.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8781.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 100  
# IR PCOFFSET9         : 001010011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10460  
# **********************************************
# Time: 8781.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 100  
# IR PCOFFSET9         : 001010011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10460  
# **********************************************
# Time: 8781.000ns 
# 
# UVM_INFO @ 8781.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8781.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x05da ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x05da 
# UVM_INFO @ 8782.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 8782.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x28dd pc:0x28dc imem_rd:0x0ACTUAL: npc:0x28dd pc:0x28dc imem_rd:0x0
# UVM_INFO @ 8784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x292e 
# UVM_INFO @ 8784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x28dd pc:0x28dc imem_rd:0x0
# UVM_INFO @ 8801.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8801.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 8801.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8801.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8801.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xac52 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xac52 
# UVM_INFO @ 8802.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 8802.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x29ab pcout:0x29ab dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x0acf NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x29ab pcout:0x29ab dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x0acf NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 8802.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x28dd pc:0x28dc imem_rd:0x0ACTUAL: npc:0x28dd pc:0x28dc imem_rd:0x0
# UVM_INFO @ 8804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x29ab 
# UVM_INFO @ 8804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x29ac pc:0x29ab imem_rd:0x0
# UVM_INFO @ 8821.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8821.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8821.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8821.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4603 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4603 
# UVM_INFO @ 8822.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 8822.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x29ac pc:0x29ab imem_rd:0x0ACTUAL: npc:0x29ac pc:0x29ab imem_rd:0x0
# UVM_INFO @ 8824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x29ab 
# UVM_INFO @ 8824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x29ad pc:0x29ac imem_rd:0x1
# UVM_INFO @ 8841.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8841.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8841.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8841.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1688 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1688 
# UVM_INFO @ 8842.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 8842.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x29ad pc:0x29ac imem_rd:0x1ACTUAL: npc:0x29ad pc:0x29ac imem_rd:0x1
# UVM_INFO @ 8844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x29ab 
# UVM_INFO @ 8844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x29ad pc:0x29ac imem_rd:0x0
# UVM_INFO @ 8861.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8861.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8861.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8861.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 011001111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10461  
# **********************************************
# Time: 8861.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 011001111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10461  
# **********************************************
# Time: 8861.000ns 
# 
# UVM_INFO @ 8861.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8861.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9b39 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9b39 
# UVM_INFO @ 8862.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 8862.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x29ad pc:0x29ac imem_rd:0x0ACTUAL: npc:0x29ad pc:0x29ac imem_rd:0x0
# UVM_INFO @ 8864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x29ab 
# UVM_INFO @ 8864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x29ad pc:0x29ac imem_rd:0x0
# UVM_INFO @ 8881.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8881.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 8881.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8881.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8881.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb880 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb880 
# UVM_INFO @ 8882.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 8882.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x291a pcout:0x291a dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x076e NZP:0x3 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x291a pcout:0x291a dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x076e NZP:0x3 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 8882.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x29ad pc:0x29ac imem_rd:0x0ACTUAL: npc:0x29ad pc:0x29ac imem_rd:0x0
# UVM_INFO @ 8884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x291a 
# UVM_INFO @ 8884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x291b pc:0x291a imem_rd:0x0
# UVM_INFO @ 8901.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8901.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8901.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8901.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd1df ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd1df 
# UVM_INFO @ 8902.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 8902.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x291b pc:0x291a imem_rd:0x0ACTUAL: npc:0x291b pc:0x291a imem_rd:0x0
# UVM_INFO @ 8904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x291a 
# UVM_INFO @ 8904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x291c pc:0x291b imem_rd:0x1
# UVM_INFO @ 8921.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8921.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8921.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8921.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf96d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf96d 
# UVM_INFO @ 8922.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 8922.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x291c pc:0x291b imem_rd:0x1ACTUAL: npc:0x291c pc:0x291b imem_rd:0x1
# UVM_INFO @ 8924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x291a 
# UVM_INFO @ 8924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x291c pc:0x291b imem_rd:0x0
# UVM_INFO @ 8941.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8941.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8941.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8941.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 101101110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10669  
# **********************************************
# Time: 8941.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 101101110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10669  
# **********************************************
# Time: 8941.000ns 
# 
# UVM_INFO @ 8941.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8941.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6354 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6354 
# UVM_INFO @ 8942.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 8942.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x291c pc:0x291b imem_rd:0x0ACTUAL: npc:0x291c pc:0x291b imem_rd:0x0
# UVM_INFO @ 8944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x291a 
# UVM_INFO @ 8944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x291c pc:0x291b imem_rd:0x0
# UVM_INFO @ 8961.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8961.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 8961.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8961.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8961.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8b1c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8b1c 
# UVM_INFO @ 8962.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 8962.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x28b5 pcout:0x28b5 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0f9a NZP:0x7 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x28b5 pcout:0x28b5 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0f9a NZP:0x7 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 8962.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x291c pc:0x291b imem_rd:0x0ACTUAL: npc:0x291c pc:0x291b imem_rd:0x0
# UVM_INFO @ 8964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x28b5 
# UVM_INFO @ 8964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x28b6 pc:0x28b5 imem_rd:0x0
# UVM_INFO @ 8981.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 8981.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 8981.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 8981.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x61b0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x61b0 
# UVM_INFO @ 8982.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 8982.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x28b6 pc:0x28b5 imem_rd:0x0ACTUAL: npc:0x28b6 pc:0x28b5 imem_rd:0x0
# UVM_INFO @ 8984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x28b5 
# UVM_INFO @ 8984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x28b7 pc:0x28b6 imem_rd:0x1
# UVM_INFO @ 9001.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9001.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9001.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9001.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x54b7 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x54b7 
# UVM_INFO @ 9002.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 9002.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x28b7 pc:0x28b6 imem_rd:0x1ACTUAL: npc:0x28b7 pc:0x28b6 imem_rd:0x1
# UVM_INFO @ 9004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x28b5 
# UVM_INFO @ 9004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x28b7 pc:0x28b6 imem_rd:0x0
# UVM_INFO @ 9021.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9021.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9021.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9021.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 110011010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10524  
# **********************************************
# Time: 9021.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 110011010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10524  
# **********************************************
# Time: 9021.000ns 
# 
# UVM_INFO @ 9021.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9021.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa611 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa611 
# UVM_INFO @ 9022.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 9022.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x28b7 pc:0x28b6 imem_rd:0x0ACTUAL: npc:0x28b7 pc:0x28b6 imem_rd:0x0
# UVM_INFO @ 9024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x28b5 
# UVM_INFO @ 9024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x28b7 pc:0x28b6 imem_rd:0x0
# UVM_INFO @ 9041.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9041.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 9041.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9041.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9041.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xac92 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xac92 
# UVM_INFO @ 9042.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 9042.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x28ec pcout:0x28ec dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x0236 NZP:0x1 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x28ec pcout:0x28ec dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x0236 NZP:0x1 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 9042.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x28b7 pc:0x28b6 imem_rd:0x0ACTUAL: npc:0x28b7 pc:0x28b6 imem_rd:0x0
# UVM_INFO @ 9044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x28ec 
# UVM_INFO @ 9044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x28ed pc:0x28ec imem_rd:0x0
# UVM_INFO @ 9061.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9061.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9061.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9061.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe4b4 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe4b4 
# UVM_INFO @ 9062.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 9062.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x28ed pc:0x28ec imem_rd:0x0ACTUAL: npc:0x28ed pc:0x28ec imem_rd:0x0
# UVM_INFO @ 9064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x28ec 
# UVM_INFO @ 9064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x28ee pc:0x28ed imem_rd:0x1
# UVM_INFO @ 9081.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9081.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9081.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9081.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xdd9e ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xdd9e 
# UVM_INFO @ 9082.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 9082.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x28ee pc:0x28ed imem_rd:0x1ACTUAL: npc:0x28ee pc:0x28ed imem_rd:0x1
# UVM_INFO @ 9084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x28ec 
# UVM_INFO @ 9084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x28ee pc:0x28ed imem_rd:0x0
# UVM_INFO @ 9101.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9101.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9101.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9101.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 000110110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10423  
# **********************************************
# Time: 9101.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 000110110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10423  
# **********************************************
# Time: 9101.000ns 
# 
# UVM_INFO @ 9101.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9101.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xdb6b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xdb6b 
# UVM_INFO @ 9102.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 9102.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x28ee pc:0x28ed imem_rd:0x0ACTUAL: npc:0x28ee pc:0x28ed imem_rd:0x0
# UVM_INFO @ 9104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x28ec 
# UVM_INFO @ 9104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x28ee pc:0x28ed imem_rd:0x0
# UVM_INFO @ 9121.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9121.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 9121.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9121.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9121.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa2c7 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa2c7 
# UVM_INFO @ 9122.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 9122.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x298f pcout:0x298f dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x04a2 NZP:0x2 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x298f pcout:0x298f dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x04a2 NZP:0x2 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 9122.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x28ee pc:0x28ed imem_rd:0x0ACTUAL: npc:0x28ee pc:0x28ed imem_rd:0x0
# UVM_INFO @ 9124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x298f 
# UVM_INFO @ 9124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x28ee pc:0x28ed imem_rd:0x0
# UVM_INFO @ 9141.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9141.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9141.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9141.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9481 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9481 
# UVM_INFO @ 9142.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 9142.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x28ee pc:0x28ed imem_rd:0x0ACTUAL: npc:0x28ee pc:0x28ed imem_rd:0x0
# UVM_INFO @ 9144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x298f 
# UVM_INFO @ 9144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x28ef pc:0x28ee imem_rd:0x1
# UVM_INFO @ 9161.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9161.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9161.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9161.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb0e5 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb0e5 
# UVM_INFO @ 9162.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 9162.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x28ef pc:0x28ee imem_rd:0x1ACTUAL: npc:0x28ef pc:0x28ee imem_rd:0x1
# UVM_INFO @ 9164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x298f 
# UVM_INFO @ 9164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x28ef pc:0x28ee imem_rd:0x0
# UVM_INFO @ 9181.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9181.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9181.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9181.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 010  
# IR PCOFFSET9         : 010100010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10478  
# **********************************************
# Time: 9181.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 010  
# IR PCOFFSET9         : 010100010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10478  
# **********************************************
# Time: 9181.000ns 
# 
# UVM_INFO @ 9181.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9181.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x86f9 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x86f9 
# UVM_INFO @ 9182.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 9182.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x28ef pc:0x28ee imem_rd:0x0ACTUAL: npc:0x28ef pc:0x28ee imem_rd:0x0
# UVM_INFO @ 9184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x298f 
# UVM_INFO @ 9184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x28ef pc:0x28ee imem_rd:0x0
# UVM_INFO @ 9201.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9201.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 9201.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9201.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9201.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9da3 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9da3 
# UVM_INFO @ 9202.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 9202.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2809 pcout:0x2809 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x071b NZP:0x3 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2809 pcout:0x2809 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x071b NZP:0x3 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 9202.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x28ef pc:0x28ee imem_rd:0x0ACTUAL: npc:0x28ef pc:0x28ee imem_rd:0x0
# UVM_INFO @ 9204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2809 
# UVM_INFO @ 9204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x280a pc:0x2809 imem_rd:0x0
# UVM_INFO @ 9221.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9221.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9221.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9221.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfb08 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfb08 
# UVM_INFO @ 9222.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 9222.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x280a pc:0x2809 imem_rd:0x0ACTUAL: npc:0x280a pc:0x2809 imem_rd:0x0
# UVM_INFO @ 9224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2809 
# UVM_INFO @ 9224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x280b pc:0x280a imem_rd:0x1
# UVM_INFO @ 9241.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9241.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9241.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9241.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb9e7 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb9e7 
# UVM_INFO @ 9242.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 9242.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x280b pc:0x280a imem_rd:0x1ACTUAL: npc:0x280b pc:0x280a imem_rd:0x1
# UVM_INFO @ 9244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2809 
# UVM_INFO @ 9244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x280b pc:0x280a imem_rd:0x0
# UVM_INFO @ 9261.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9261.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9261.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9261.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 100011011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10479  
# **********************************************
# Time: 9261.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 100011011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10479  
# **********************************************
# Time: 9261.000ns 
# 
# UVM_INFO @ 9261.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9261.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc5c0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc5c0 
# UVM_INFO @ 9262.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 9262.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x280b pc:0x280a imem_rd:0x0ACTUAL: npc:0x280b pc:0x280a imem_rd:0x0
# UVM_INFO @ 9264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2809 
# UVM_INFO @ 9264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x280b pc:0x280a imem_rd:0x0
# UVM_INFO @ 9281.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9281.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 9281.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9281.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9281.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb477 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb477 
# UVM_INFO @ 9282.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 9282.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x27c1 pcout:0x27c1 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0db7 NZP:0x6 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x27c1 pcout:0x27c1 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0db7 NZP:0x6 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 9282.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x280b pc:0x280a imem_rd:0x0ACTUAL: npc:0x280b pc:0x280a imem_rd:0x0
# UVM_INFO @ 9284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x27c1 
# UVM_INFO @ 9284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x280b pc:0x280a imem_rd:0x0
# UVM_INFO @ 9301.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9301.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9301.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9301.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5679 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5679 
# UVM_INFO @ 9302.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 9302.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x280b pc:0x280a imem_rd:0x0ACTUAL: npc:0x280b pc:0x280a imem_rd:0x0
# UVM_INFO @ 9304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x27c1 
# UVM_INFO @ 9304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x280c pc:0x280b imem_rd:0x1
# UVM_INFO @ 9321.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9321.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9321.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9321.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcd22 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcd22 
# UVM_INFO @ 9322.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 9322.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x280c pc:0x280b imem_rd:0x1ACTUAL: npc:0x280c pc:0x280b imem_rd:0x1
# UVM_INFO @ 9324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x27c1 
# UVM_INFO @ 9324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x280c pc:0x280b imem_rd:0x0
# UVM_INFO @ 9341.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9341.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9341.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9341.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 110  
# IR PCOFFSET9         : 110110111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10251  
# **********************************************
# Time: 9341.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 110  
# IR PCOFFSET9         : 110110111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10251  
# **********************************************
# Time: 9341.000ns 
# 
# UVM_INFO @ 9341.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9341.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc319 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc319 
# UVM_INFO @ 9342.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 9342.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x280c pc:0x280b imem_rd:0x0ACTUAL: npc:0x280c pc:0x280b imem_rd:0x0
# UVM_INFO @ 9344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x27c1 
# UVM_INFO @ 9344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x280c pc:0x280b imem_rd:0x0
# UVM_INFO @ 9361.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9361.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 9361.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9361.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9361.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x25eb ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x25eb 
# UVM_INFO @ 9362.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 9362.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x282e pcout:0x282e dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x0e23 NZP:0x7 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x282e pcout:0x282e dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x0e23 NZP:0x7 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 9362.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x280c pc:0x280b imem_rd:0x0ACTUAL: npc:0x280c pc:0x280b imem_rd:0x0
# UVM_INFO @ 9364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x282e 
# UVM_INFO @ 9364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x282f pc:0x282e imem_rd:0x0
# UVM_INFO @ 9381.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9381.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9381.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9381.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5033 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5033 
# UVM_INFO @ 9382.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 9382.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x282f pc:0x282e imem_rd:0x0ACTUAL: npc:0x282f pc:0x282e imem_rd:0x0
# UVM_INFO @ 9384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x282e 
# UVM_INFO @ 9384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2830 pc:0x282f imem_rd:0x1
# UVM_INFO @ 9401.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9401.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9401.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9401.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x150b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x150b 
# UVM_INFO @ 9402.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 9402.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2830 pc:0x282f imem_rd:0x1ACTUAL: npc:0x2830 pc:0x282f imem_rd:0x1
# UVM_INFO @ 9404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x282e 
# UVM_INFO @ 9404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2830 pc:0x282f imem_rd:0x0
# UVM_INFO @ 9421.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9421.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9421.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9421.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 000100011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10252  
# **********************************************
# Time: 9421.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 000100011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10252  
# **********************************************
# Time: 9421.000ns 
# 
# UVM_INFO @ 9421.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9421.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe55b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe55b 
# UVM_INFO @ 9422.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 9422.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2830 pc:0x282f imem_rd:0x0ACTUAL: npc:0x2830 pc:0x282f imem_rd:0x0
# UVM_INFO @ 9424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x282e 
# UVM_INFO @ 9424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2830 pc:0x282f imem_rd:0x0
# UVM_INFO @ 9441.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9441.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 9441.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9441.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9441.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1b8c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1b8c 
# UVM_INFO @ 9442.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 9442.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2771 pcout:0x2771 dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x0942 NZP:0x4 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2771 pcout:0x2771 dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x0942 NZP:0x4 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 9442.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2830 pc:0x282f imem_rd:0x0ACTUAL: npc:0x2830 pc:0x282f imem_rd:0x0
# UVM_INFO @ 9444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2771 
# UVM_INFO @ 9444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2830 pc:0x282f imem_rd:0x0
# UVM_INFO @ 9461.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9461.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9461.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9461.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x78cc ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x78cc 
# UVM_INFO @ 9462.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 9462.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2830 pc:0x282f imem_rd:0x0ACTUAL: npc:0x2830 pc:0x282f imem_rd:0x0
# UVM_INFO @ 9464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2771 
# UVM_INFO @ 9464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2831 pc:0x2830 imem_rd:0x1
# UVM_INFO @ 9481.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9481.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9481.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9481.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd881 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd881 
# UVM_INFO @ 9482.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 9482.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2831 pc:0x2830 imem_rd:0x1ACTUAL: npc:0x2831 pc:0x2830 imem_rd:0x1
# UVM_INFO @ 9484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2771 
# UVM_INFO @ 9484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2831 pc:0x2830 imem_rd:0x0
# UVM_INFO @ 9501.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9501.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9501.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9501.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 100  
# IR PCOFFSET9         : 101000010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10288  
# **********************************************
# Time: 9501.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 100  
# IR PCOFFSET9         : 101000010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10288  
# **********************************************
# Time: 9501.000ns 
# 
# UVM_INFO @ 9501.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9501.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xff5f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xff5f 
# UVM_INFO @ 9502.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 9502.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2831 pc:0x2830 imem_rd:0x0ACTUAL: npc:0x2831 pc:0x2830 imem_rd:0x0
# UVM_INFO @ 9504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2771 
# UVM_INFO @ 9504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2831 pc:0x2830 imem_rd:0x0
# UVM_INFO @ 9521.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9521.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 9521.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9521.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9521.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x33e8 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x33e8 
# UVM_INFO @ 9522.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 9522.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x282e pcout:0x282e dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x0bfe NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x282e pcout:0x282e dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x0bfe NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 9522.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2831 pc:0x2830 imem_rd:0x0ACTUAL: npc:0x2831 pc:0x2830 imem_rd:0x0
# UVM_INFO @ 9524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x282e 
# UVM_INFO @ 9524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x282f pc:0x282e imem_rd:0x0
# UVM_INFO @ 9541.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9541.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9541.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9541.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9226 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9226 
# UVM_INFO @ 9542.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 9542.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x282f pc:0x282e imem_rd:0x0ACTUAL: npc:0x282f pc:0x282e imem_rd:0x0
# UVM_INFO @ 9544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x282e 
# UVM_INFO @ 9544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2830 pc:0x282f imem_rd:0x1
# UVM_INFO @ 9561.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9561.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9561.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9561.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x247c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x247c 
# UVM_INFO @ 9562.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 9562.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2830 pc:0x282f imem_rd:0x1ACTUAL: npc:0x2830 pc:0x282f imem_rd:0x1
# UVM_INFO @ 9564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x282e 
# UVM_INFO @ 9564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2830 pc:0x282f imem_rd:0x0
# UVM_INFO @ 9581.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9581.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9581.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9581.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 111111110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10289  
# **********************************************
# Time: 9581.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 111111110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10289  
# **********************************************
# Time: 9581.000ns 
# 
# UVM_INFO @ 9581.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9581.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x14a2 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x14a2 
# UVM_INFO @ 9582.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 9582.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2830 pc:0x282f imem_rd:0x0ACTUAL: npc:0x2830 pc:0x282f imem_rd:0x0
# UVM_INFO @ 9584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x282e 
# UVM_INFO @ 9584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2830 pc:0x282f imem_rd:0x0
# UVM_INFO @ 9601.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9601.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 9601.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9601.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9601.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0262 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0262 
# UVM_INFO @ 9602.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 9602.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2899 pcout:0x2899 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x0e6a NZP:0x7 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2899 pcout:0x2899 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x0e6a NZP:0x7 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 9602.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2830 pc:0x282f imem_rd:0x0ACTUAL: npc:0x2830 pc:0x282f imem_rd:0x0
# UVM_INFO @ 9604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2899 
# UVM_INFO @ 9604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x289a pc:0x2899 imem_rd:0x0
# UVM_INFO @ 9621.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9621.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9621.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9621.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xad9e ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xad9e 
# UVM_INFO @ 9622.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 9622.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x289a pc:0x2899 imem_rd:0x0ACTUAL: npc:0x289a pc:0x2899 imem_rd:0x0
# UVM_INFO @ 9624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2899 
# UVM_INFO @ 9624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x289b pc:0x289a imem_rd:0x1
# UVM_INFO @ 9641.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9641.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9641.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9641.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfdb4 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfdb4 
# UVM_INFO @ 9642.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 9642.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x289b pc:0x289a imem_rd:0x1ACTUAL: npc:0x289b pc:0x289a imem_rd:0x1
# UVM_INFO @ 9644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2899 
# UVM_INFO @ 9644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x289b pc:0x289a imem_rd:0x0
# UVM_INFO @ 9661.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9661.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9661.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9661.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 001101010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10288  
# **********************************************
# Time: 9661.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 001101010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10288  
# **********************************************
# Time: 9661.000ns 
# 
# UVM_INFO @ 9661.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9661.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x225c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x225c 
# UVM_INFO @ 9662.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 9662.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x289b pc:0x289a imem_rd:0x0ACTUAL: npc:0x289b pc:0x289a imem_rd:0x0
# UVM_INFO @ 9664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2899 
# UVM_INFO @ 9664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x289b pc:0x289a imem_rd:0x0
# UVM_INFO @ 9681.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9681.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 9681.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9681.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9681.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbba3 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbba3 
# UVM_INFO @ 9682.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 9682.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2920 pcout:0x2920 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x0286 NZP:0x1 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2920 pcout:0x2920 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x0286 NZP:0x1 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 9682.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x289b pc:0x289a imem_rd:0x0ACTUAL: npc:0x289b pc:0x289a imem_rd:0x0
# UVM_INFO @ 9684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2920 
# UVM_INFO @ 9684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2921 pc:0x2920 imem_rd:0x0
# UVM_INFO @ 9701.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9701.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9701.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9701.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5080 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5080 
# UVM_INFO @ 9702.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 9702.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2921 pc:0x2920 imem_rd:0x0ACTUAL: npc:0x2921 pc:0x2920 imem_rd:0x0
# UVM_INFO @ 9704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2920 
# UVM_INFO @ 9704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2922 pc:0x2921 imem_rd:0x1
# UVM_INFO @ 9721.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9721.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9721.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9721.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbbf1 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbbf1 
# UVM_INFO @ 9722.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 9722.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2922 pc:0x2921 imem_rd:0x1ACTUAL: npc:0x2922 pc:0x2921 imem_rd:0x1
# UVM_INFO @ 9724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2920 
# UVM_INFO @ 9724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2922 pc:0x2921 imem_rd:0x0
# UVM_INFO @ 9741.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9741.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9741.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9741.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 010000110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10395  
# **********************************************
# Time: 9741.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 010000110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10395  
# **********************************************
# Time: 9741.000ns 
# 
# UVM_INFO @ 9741.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9741.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2377 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2377 
# UVM_INFO @ 9742.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 9742.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2922 pc:0x2921 imem_rd:0x0ACTUAL: npc:0x2922 pc:0x2921 imem_rd:0x0
# UVM_INFO @ 9744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2920 
# UVM_INFO @ 9744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2922 pc:0x2921 imem_rd:0x0
# UVM_INFO @ 9761.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9761.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 9761.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9761.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9761.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb8d5 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb8d5 
# UVM_INFO @ 9762.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 9762.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2842 pcout:0x2842 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x0521 NZP:0x2 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2842 pcout:0x2842 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x0521 NZP:0x2 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 9762.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2922 pc:0x2921 imem_rd:0x0ACTUAL: npc:0x2922 pc:0x2921 imem_rd:0x0
# UVM_INFO @ 9764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2842 
# UVM_INFO @ 9764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2922 pc:0x2921 imem_rd:0x0
# UVM_INFO @ 9781.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9781.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9781.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9781.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x092c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x092c 
# UVM_INFO @ 9782.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 9782.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2922 pc:0x2921 imem_rd:0x0ACTUAL: npc:0x2922 pc:0x2921 imem_rd:0x0
# UVM_INFO @ 9784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2842 
# UVM_INFO @ 9784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2923 pc:0x2922 imem_rd:0x1
# UVM_INFO @ 9801.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9801.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9801.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9801.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x049c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x049c 
# UVM_INFO @ 9802.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 9802.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2923 pc:0x2922 imem_rd:0x1ACTUAL: npc:0x2923 pc:0x2922 imem_rd:0x1
# UVM_INFO @ 9804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2842 
# UVM_INFO @ 9804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2923 pc:0x2922 imem_rd:0x0
# UVM_INFO @ 9821.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9821.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9821.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9821.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 010  
# IR PCOFFSET9         : 100100001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10530  
# **********************************************
# Time: 9821.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 010  
# IR PCOFFSET9         : 100100001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10530  
# **********************************************
# Time: 9821.000ns 
# 
# UVM_INFO @ 9821.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9821.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3c5f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3c5f 
# UVM_INFO @ 9822.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 9822.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2923 pc:0x2922 imem_rd:0x0ACTUAL: npc:0x2923 pc:0x2922 imem_rd:0x0
# UVM_INFO @ 9824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2842 
# UVM_INFO @ 9824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2923 pc:0x2922 imem_rd:0x0
# UVM_INFO @ 9841.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9841.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 9841.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9841.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9841.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x47b7 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x47b7 
# UVM_INFO @ 9842.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 9842.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x297f pcout:0x297f dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x0c5d NZP:0x6 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x297f pcout:0x297f dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x0c5d NZP:0x6 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 9842.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2923 pc:0x2922 imem_rd:0x0ACTUAL: npc:0x2923 pc:0x2922 imem_rd:0x0
# UVM_INFO @ 9844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x297f 
# UVM_INFO @ 9844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2923 pc:0x2922 imem_rd:0x0
# UVM_INFO @ 9861.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9861.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9861.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9861.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1a79 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1a79 
# UVM_INFO @ 9862.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 9862.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2923 pc:0x2922 imem_rd:0x0ACTUAL: npc:0x2923 pc:0x2922 imem_rd:0x0
# UVM_INFO @ 9864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x297f 
# UVM_INFO @ 9864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2924 pc:0x2923 imem_rd:0x1
# UVM_INFO @ 9881.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9881.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9881.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9881.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfce3 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfce3 
# UVM_INFO @ 9882.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 9882.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2924 pc:0x2923 imem_rd:0x1ACTUAL: npc:0x2924 pc:0x2923 imem_rd:0x1
# UVM_INFO @ 9884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x297f 
# UVM_INFO @ 9884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2924 pc:0x2923 imem_rd:0x0
# UVM_INFO @ 9901.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9901.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9901.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9901.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 110  
# IR PCOFFSET9         : 001011101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10531  
# **********************************************
# Time: 9901.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 110  
# IR PCOFFSET9         : 001011101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10531  
# **********************************************
# Time: 9901.000ns 
# 
# UVM_INFO @ 9901.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9901.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1c98 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1c98 
# UVM_INFO @ 9902.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 9902.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2924 pc:0x2923 imem_rd:0x0ACTUAL: npc:0x2924 pc:0x2923 imem_rd:0x0
# UVM_INFO @ 9904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x297f 
# UVM_INFO @ 9904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2924 pc:0x2923 imem_rd:0x0
# UVM_INFO @ 9921.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9921.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 9921.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9921.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9921.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x782e ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x782e 
# UVM_INFO @ 9922.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 9922.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x29ec pcout:0x29ec dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x02c9 NZP:0x1 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x29ec pcout:0x29ec dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x02c9 NZP:0x1 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 9922.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2924 pc:0x2923 imem_rd:0x0ACTUAL: npc:0x2924 pc:0x2923 imem_rd:0x0
# UVM_INFO @ 9924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x29ec 
# UVM_INFO @ 9924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x29ed pc:0x29ec imem_rd:0x0
# UVM_INFO @ 9941.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9941.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9941.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9941.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6531 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6531 
# UVM_INFO @ 9942.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 9942.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x29ed pc:0x29ec imem_rd:0x0ACTUAL: npc:0x29ed pc:0x29ec imem_rd:0x0
# UVM_INFO @ 9944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x29ec 
# UVM_INFO @ 9944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x29ee pc:0x29ed imem_rd:0x1
# UVM_INFO @ 9961.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9961.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9961.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9961.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc7d3 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc7d3 
# UVM_INFO @ 9962.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 9962.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x29ee pc:0x29ed imem_rd:0x1ACTUAL: npc:0x29ee pc:0x29ed imem_rd:0x1
# UVM_INFO @ 9964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x29ec 
# UVM_INFO @ 9964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x29ee pc:0x29ed imem_rd:0x0
# UVM_INFO @ 9981.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 9981.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9981.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 9981.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 011001001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10532  
# **********************************************
# Time: 9981.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 011001001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10532  
# **********************************************
# Time: 9981.000ns 
# 
# UVM_INFO @ 9981.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 9981.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xef9c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xef9c 
# UVM_INFO @ 9982.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 9982.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x29ee pc:0x29ed imem_rd:0x0ACTUAL: npc:0x29ee pc:0x29ed imem_rd:0x0
# UVM_INFO @ 9984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x29ec 
# UVM_INFO @ 9984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x29ee pc:0x29ed imem_rd:0x0
# UVM_INFO @ 10001.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10001.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 10001.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10001.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10001.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x350f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x350f 
# UVM_INFO @ 10002.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 10002.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2955 pcout:0x2955 dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x0568 NZP:0x2 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2955 pcout:0x2955 dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x0568 NZP:0x2 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 10002.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x29ee pc:0x29ed imem_rd:0x0ACTUAL: npc:0x29ee pc:0x29ed imem_rd:0x0
# UVM_INFO @ 10004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2955 
# UVM_INFO @ 10004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x29ee pc:0x29ed imem_rd:0x0
# UVM_INFO @ 10021.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10021.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10021.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10021.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1a13 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1a13 
# UVM_INFO @ 10022.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 10022.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x29ee pc:0x29ed imem_rd:0x0ACTUAL: npc:0x29ee pc:0x29ed imem_rd:0x0
# UVM_INFO @ 10024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2955 
# UVM_INFO @ 10024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x29ef pc:0x29ee imem_rd:0x1
# UVM_INFO @ 10041.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10041.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10041.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10041.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe029 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe029 
# UVM_INFO @ 10042.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 10042.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x29ef pc:0x29ee imem_rd:0x1ACTUAL: npc:0x29ef pc:0x29ee imem_rd:0x1
# UVM_INFO @ 10044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2955 
# UVM_INFO @ 10044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x29ef pc:0x29ee imem_rd:0x0
# UVM_INFO @ 10061.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10061.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10061.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10061.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 010  
# IR PCOFFSET9         : 101101000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10734  
# **********************************************
# Time: 10061.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 010  
# IR PCOFFSET9         : 101101000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10734  
# **********************************************
# Time: 10061.000ns 
# 
# UVM_INFO @ 10061.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10061.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8572 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8572 
# UVM_INFO @ 10062.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 10062.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x29ef pc:0x29ee imem_rd:0x0ACTUAL: npc:0x29ef pc:0x29ee imem_rd:0x0
# UVM_INFO @ 10064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2955 
# UVM_INFO @ 10064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x29ef pc:0x29ee imem_rd:0x0
# UVM_INFO @ 10081.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10081.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 10081.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10081.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10081.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7641 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7641 
# UVM_INFO @ 10082.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 10082.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2972 pcout:0x2972 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0984 NZP:0x4 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2972 pcout:0x2972 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0984 NZP:0x4 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 10082.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x29ef pc:0x29ee imem_rd:0x0ACTUAL: npc:0x29ef pc:0x29ee imem_rd:0x0
# UVM_INFO @ 10084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2972 
# UVM_INFO @ 10084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x29ef pc:0x29ee imem_rd:0x0
# UVM_INFO @ 10101.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10101.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10101.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10101.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7254 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7254 
# UVM_INFO @ 10102.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 10102.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x29ef pc:0x29ee imem_rd:0x0ACTUAL: npc:0x29ef pc:0x29ee imem_rd:0x0
# UVM_INFO @ 10104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2972 
# UVM_INFO @ 10104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x29f0 pc:0x29ef imem_rd:0x1
# UVM_INFO @ 10121.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10121.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10121.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10121.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x43f5 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x43f5 
# UVM_INFO @ 10122.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 10122.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x29f0 pc:0x29ef imem_rd:0x1ACTUAL: npc:0x29f0 pc:0x29ef imem_rd:0x1
# UVM_INFO @ 10124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2972 
# UVM_INFO @ 10124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x29f0 pc:0x29ef imem_rd:0x0
# UVM_INFO @ 10141.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10141.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10141.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10141.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 100  
# IR PCOFFSET9         : 110000100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10735  
# **********************************************
# Time: 10141.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 100  
# IR PCOFFSET9         : 110000100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10735  
# **********************************************
# Time: 10141.000ns 
# 
# UVM_INFO @ 10141.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10141.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe99c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe99c 
# UVM_INFO @ 10142.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 10142.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x29f0 pc:0x29ef imem_rd:0x0ACTUAL: npc:0x29f0 pc:0x29ef imem_rd:0x0
# UVM_INFO @ 10144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2972 
# UVM_INFO @ 10144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x29f0 pc:0x29ef imem_rd:0x0
# UVM_INFO @ 10161.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10161.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 10161.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10161.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10161.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4b3d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4b3d 
# UVM_INFO @ 10162.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 10162.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2a1f pcout:0x2a1f dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x0a30 NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2a1f pcout:0x2a1f dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x0a30 NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 10162.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x29f0 pc:0x29ef imem_rd:0x0ACTUAL: npc:0x29f0 pc:0x29ef imem_rd:0x0
# UVM_INFO @ 10164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2a1f 
# UVM_INFO @ 10164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2a20 pc:0x2a1f imem_rd:0x0
# UVM_INFO @ 10181.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10181.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10181.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10181.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb342 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb342 
# UVM_INFO @ 10182.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 10182.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2a20 pc:0x2a1f imem_rd:0x0ACTUAL: npc:0x2a20 pc:0x2a1f imem_rd:0x0
# UVM_INFO @ 10184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2a1f 
# UVM_INFO @ 10184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2a21 pc:0x2a20 imem_rd:0x1
# UVM_INFO @ 10201.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10201.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10201.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10201.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5bc8 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5bc8 
# UVM_INFO @ 10202.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 10202.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2a21 pc:0x2a20 imem_rd:0x1ACTUAL: npc:0x2a21 pc:0x2a20 imem_rd:0x1
# UVM_INFO @ 10204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2a1f 
# UVM_INFO @ 10204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2a21 pc:0x2a20 imem_rd:0x0
# UVM_INFO @ 10221.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10221.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10221.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10221.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 000110000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10736  
# **********************************************
# Time: 10221.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 000110000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10736  
# **********************************************
# Time: 10221.000ns 
# 
# UVM_INFO @ 10221.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10221.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd39f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd39f 
# UVM_INFO @ 10222.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 10222.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2a21 pc:0x2a20 imem_rd:0x0ACTUAL: npc:0x2a21 pc:0x2a20 imem_rd:0x0
# UVM_INFO @ 10224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2a1f 
# UVM_INFO @ 10224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2a21 pc:0x2a20 imem_rd:0x0
# UVM_INFO @ 10241.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10241.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 10241.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10241.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10241.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6cfb ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6cfb 
# UVM_INFO @ 10242.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 10242.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2acc pcout:0x2acc dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x06ac NZP:0x3 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2acc pcout:0x2acc dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x06ac NZP:0x3 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 10242.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2a21 pc:0x2a20 imem_rd:0x0ACTUAL: npc:0x2a21 pc:0x2a20 imem_rd:0x0
# UVM_INFO @ 10244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2acc 
# UVM_INFO @ 10244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2acd pc:0x2acc imem_rd:0x0
# UVM_INFO @ 10261.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10261.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10261.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10261.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfe25 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfe25 
# UVM_INFO @ 10262.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 10262.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2acd pc:0x2acc imem_rd:0x0ACTUAL: npc:0x2acd pc:0x2acc imem_rd:0x0
# UVM_INFO @ 10264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2acc 
# UVM_INFO @ 10264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2ace pc:0x2acd imem_rd:0x1
# UVM_INFO @ 10281.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10281.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10281.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10281.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa0fe ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa0fe 
# UVM_INFO @ 10282.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 10282.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2ace pc:0x2acd imem_rd:0x1ACTUAL: npc:0x2ace pc:0x2acd imem_rd:0x1
# UVM_INFO @ 10284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2acc 
# UVM_INFO @ 10284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2ace pc:0x2acd imem_rd:0x0
# UVM_INFO @ 10301.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10301.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10301.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10301.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 010101100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10785  
# **********************************************
# Time: 10301.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 010101100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10785  
# **********************************************
# Time: 10301.000ns 
# 
# UVM_INFO @ 10301.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10301.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x25bf ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x25bf 
# UVM_INFO @ 10302.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 10302.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2ace pc:0x2acd imem_rd:0x0ACTUAL: npc:0x2ace pc:0x2acd imem_rd:0x0
# UVM_INFO @ 10304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2acc 
# UVM_INFO @ 10304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2ace pc:0x2acd imem_rd:0x0
# UVM_INFO @ 10321.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10321.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 10321.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10321.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10321.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x81ed ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x81ed 
# UVM_INFO @ 10322.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 10322.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x29d2 pcout:0x29d2 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x0705 NZP:0x3 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x29d2 pcout:0x29d2 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x0705 NZP:0x3 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 10322.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2ace pc:0x2acd imem_rd:0x0ACTUAL: npc:0x2ace pc:0x2acd imem_rd:0x0
# UVM_INFO @ 10324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x29d2 
# UVM_INFO @ 10324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x29d3 pc:0x29d2 imem_rd:0x0
# UVM_INFO @ 10341.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10341.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10341.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10341.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x45a6 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x45a6 
# UVM_INFO @ 10342.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 10342.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x29d3 pc:0x29d2 imem_rd:0x0ACTUAL: npc:0x29d3 pc:0x29d2 imem_rd:0x0
# UVM_INFO @ 10344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x29d2 
# UVM_INFO @ 10344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x29d4 pc:0x29d3 imem_rd:0x1
# UVM_INFO @ 10361.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10361.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10361.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10361.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4ae2 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4ae2 
# UVM_INFO @ 10362.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 10362.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x29d4 pc:0x29d3 imem_rd:0x1ACTUAL: npc:0x29d4 pc:0x29d3 imem_rd:0x1
# UVM_INFO @ 10364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x29d2 
# UVM_INFO @ 10364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x29d4 pc:0x29d3 imem_rd:0x0
# UVM_INFO @ 10381.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10381.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10381.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10381.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 100000101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10958  
# **********************************************
# Time: 10381.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 100000101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10958  
# **********************************************
# Time: 10381.000ns 
# 
# UVM_INFO @ 10381.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10381.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x337e ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x337e 
# UVM_INFO @ 10382.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 10382.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x29d4 pc:0x29d3 imem_rd:0x0ACTUAL: npc:0x29d4 pc:0x29d3 imem_rd:0x0
# UVM_INFO @ 10384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x29d2 
# UVM_INFO @ 10384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x29d4 pc:0x29d3 imem_rd:0x0
# UVM_INFO @ 10401.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10401.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 10401.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10401.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10401.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x25f2 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x25f2 
# UVM_INFO @ 10402.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 10402.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2984 pcout:0x2984 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x05b1 NZP:0x2 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2984 pcout:0x2984 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x05b1 NZP:0x2 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 10402.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x29d4 pc:0x29d3 imem_rd:0x0ACTUAL: npc:0x29d4 pc:0x29d3 imem_rd:0x0
# UVM_INFO @ 10404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2984 
# UVM_INFO @ 10404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x29d4 pc:0x29d3 imem_rd:0x0
# UVM_INFO @ 10421.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10421.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10421.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10421.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd3d8 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd3d8 
# UVM_INFO @ 10422.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 10422.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x29d4 pc:0x29d3 imem_rd:0x0ACTUAL: npc:0x29d4 pc:0x29d3 imem_rd:0x0
# UVM_INFO @ 10424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2984 
# UVM_INFO @ 10424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x29d5 pc:0x29d4 imem_rd:0x1
# UVM_INFO @ 10441.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10441.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10441.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10441.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2e5d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2e5d 
# UVM_INFO @ 10442.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 10442.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x29d5 pc:0x29d4 imem_rd:0x1ACTUAL: npc:0x29d5 pc:0x29d4 imem_rd:0x1
# UVM_INFO @ 10444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2984 
# UVM_INFO @ 10444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x29d5 pc:0x29d4 imem_rd:0x0
# UVM_INFO @ 10461.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10461.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10461.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10461.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 010  
# IR PCOFFSET9         : 110110001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10708  
# **********************************************
# Time: 10461.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 010  
# IR PCOFFSET9         : 110110001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10708  
# **********************************************
# Time: 10461.000ns 
# 
# UVM_INFO @ 10461.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10461.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe203 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe203 
# UVM_INFO @ 10462.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 10462.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x29d5 pc:0x29d4 imem_rd:0x0ACTUAL: npc:0x29d5 pc:0x29d4 imem_rd:0x0
# UVM_INFO @ 10464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2984 
# UVM_INFO @ 10464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x29d5 pc:0x29d4 imem_rd:0x0
# UVM_INFO @ 10481.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10481.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 10481.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10481.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10481.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3c26 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3c26 
# UVM_INFO @ 10482.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 10482.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2a01 pcout:0x2a01 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x0c2d NZP:0x6 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2a01 pcout:0x2a01 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x0c2d NZP:0x6 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 10482.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x29d5 pc:0x29d4 imem_rd:0x0ACTUAL: npc:0x29d5 pc:0x29d4 imem_rd:0x0
# UVM_INFO @ 10484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2a01 
# UVM_INFO @ 10484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x29d5 pc:0x29d4 imem_rd:0x0
# UVM_INFO @ 10501.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10501.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10501.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10501.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7700 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7700 
# UVM_INFO @ 10502.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 10502.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x29d5 pc:0x29d4 imem_rd:0x0ACTUAL: npc:0x29d5 pc:0x29d4 imem_rd:0x0
# UVM_INFO @ 10504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2a01 
# UVM_INFO @ 10504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x29d6 pc:0x29d5 imem_rd:0x1
# UVM_INFO @ 10521.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10521.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10521.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10521.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x523f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x523f 
# UVM_INFO @ 10522.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 10522.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x29d6 pc:0x29d5 imem_rd:0x1ACTUAL: npc:0x29d6 pc:0x29d5 imem_rd:0x1
# UVM_INFO @ 10524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2a01 
# UVM_INFO @ 10524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x29d6 pc:0x29d5 imem_rd:0x0
# UVM_INFO @ 10541.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10541.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10541.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10541.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 110  
# IR PCOFFSET9         : 000101101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10709  
# **********************************************
# Time: 10541.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 110  
# IR PCOFFSET9         : 000101101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10709  
# **********************************************
# Time: 10541.000ns 
# 
# UVM_INFO @ 10541.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10541.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xffa5 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xffa5 
# UVM_INFO @ 10542.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 10542.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x29d6 pc:0x29d5 imem_rd:0x0ACTUAL: npc:0x29d6 pc:0x29d5 imem_rd:0x0
# UVM_INFO @ 10544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2a01 
# UVM_INFO @ 10544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x29d6 pc:0x29d5 imem_rd:0x0
# UVM_INFO @ 10561.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10561.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 10561.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10561.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10561.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x575a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x575a 
# UVM_INFO @ 10562.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 10562.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2921 pcout:0x2921 dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x034c NZP:0x1 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2921 pcout:0x2921 dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x034c NZP:0x1 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 10562.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x29d6 pc:0x29d5 imem_rd:0x0ACTUAL: npc:0x29d6 pc:0x29d5 imem_rd:0x0
# UVM_INFO @ 10564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2921 
# UVM_INFO @ 10564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2922 pc:0x2921 imem_rd:0x0
# UVM_INFO @ 10581.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10581.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10581.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10581.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1881 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1881 
# UVM_INFO @ 10582.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 10582.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2922 pc:0x2921 imem_rd:0x0ACTUAL: npc:0x2922 pc:0x2921 imem_rd:0x0
# UVM_INFO @ 10584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2921 
# UVM_INFO @ 10584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2923 pc:0x2922 imem_rd:0x1
# UVM_INFO @ 10601.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10601.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10601.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10601.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8f9a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8f9a 
# UVM_INFO @ 10602.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 10602.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2923 pc:0x2922 imem_rd:0x1ACTUAL: npc:0x2923 pc:0x2922 imem_rd:0x1
# UVM_INFO @ 10604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2921 
# UVM_INFO @ 10604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2923 pc:0x2922 imem_rd:0x0
# UVM_INFO @ 10621.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10621.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10621.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10621.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 101001100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10710  
# **********************************************
# Time: 10621.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 101001100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10710  
# **********************************************
# Time: 10621.000ns 
# 
# UVM_INFO @ 10621.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10621.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3e49 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3e49 
# UVM_INFO @ 10622.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 10622.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2923 pc:0x2922 imem_rd:0x0ACTUAL: npc:0x2923 pc:0x2922 imem_rd:0x0
# UVM_INFO @ 10624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2921 
# UVM_INFO @ 10624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2923 pc:0x2922 imem_rd:0x0
# UVM_INFO @ 10641.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10641.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 10641.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10641.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10641.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa56b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa56b 
# UVM_INFO @ 10642.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 10642.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x291a pcout:0x291a dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x05f8 NZP:0x2 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x291a pcout:0x291a dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x05f8 NZP:0x2 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 10642.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2923 pc:0x2922 imem_rd:0x0ACTUAL: npc:0x2923 pc:0x2922 imem_rd:0x0
# UVM_INFO @ 10644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x291a 
# UVM_INFO @ 10644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2923 pc:0x2922 imem_rd:0x0
# UVM_INFO @ 10661.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10661.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10661.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10661.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x916d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x916d 
# UVM_INFO @ 10662.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 10662.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2923 pc:0x2922 imem_rd:0x0ACTUAL: npc:0x2923 pc:0x2922 imem_rd:0x0
# UVM_INFO @ 10664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x291a 
# UVM_INFO @ 10664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2924 pc:0x2923 imem_rd:0x1
# UVM_INFO @ 10681.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10681.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10681.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10681.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa569 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa569 
# UVM_INFO @ 10682.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 10682.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2924 pc:0x2923 imem_rd:0x1ACTUAL: npc:0x2924 pc:0x2923 imem_rd:0x1
# UVM_INFO @ 10684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x291a 
# UVM_INFO @ 10684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2924 pc:0x2923 imem_rd:0x0
# UVM_INFO @ 10701.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10701.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10701.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10701.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 010  
# IR PCOFFSET9         : 111111000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10531  
# **********************************************
# Time: 10701.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 010  
# IR PCOFFSET9         : 111111000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10531  
# **********************************************
# Time: 10701.000ns 
# 
# UVM_INFO @ 10701.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10701.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb5a8 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb5a8 
# UVM_INFO @ 10702.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 10702.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2924 pc:0x2923 imem_rd:0x0ACTUAL: npc:0x2924 pc:0x2923 imem_rd:0x0
# UVM_INFO @ 10704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x291a 
# UVM_INFO @ 10704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2924 pc:0x2923 imem_rd:0x0
# UVM_INFO @ 10721.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10721.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 10721.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10721.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10721.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x08ef ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x08ef 
# UVM_INFO @ 10722.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 10722.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2937 pcout:0x2937 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x0614 NZP:0x3 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2937 pcout:0x2937 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x0614 NZP:0x3 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 10722.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2924 pc:0x2923 imem_rd:0x0ACTUAL: npc:0x2924 pc:0x2923 imem_rd:0x0
# UVM_INFO @ 10724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2937 
# UVM_INFO @ 10724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2938 pc:0x2937 imem_rd:0x0
# UVM_INFO @ 10741.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10741.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10741.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10741.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x31cc ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x31cc 
# UVM_INFO @ 10742.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 10742.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2938 pc:0x2937 imem_rd:0x0ACTUAL: npc:0x2938 pc:0x2937 imem_rd:0x0
# UVM_INFO @ 10744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2937 
# UVM_INFO @ 10744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2939 pc:0x2938 imem_rd:0x1
# UVM_INFO @ 10761.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10761.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10761.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10761.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2d29 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2d29 
# UVM_INFO @ 10762.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 10762.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2939 pc:0x2938 imem_rd:0x1ACTUAL: npc:0x2939 pc:0x2938 imem_rd:0x1
# UVM_INFO @ 10764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2937 
# UVM_INFO @ 10764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2939 pc:0x2938 imem_rd:0x0
# UVM_INFO @ 10781.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10781.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10781.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10781.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 000010100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10532  
# **********************************************
# Time: 10781.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 000010100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10532  
# **********************************************
# Time: 10781.000ns 
# 
# UVM_INFO @ 10781.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10781.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8f0d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8f0d 
# UVM_INFO @ 10782.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 10782.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2939 pc:0x2938 imem_rd:0x0ACTUAL: npc:0x2939 pc:0x2938 imem_rd:0x0
# UVM_INFO @ 10784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2937 
# UVM_INFO @ 10784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2939 pc:0x2938 imem_rd:0x0
# UVM_INFO @ 10801.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10801.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 10801.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10801.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10801.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x74e5 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x74e5 
# UVM_INFO @ 10802.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 10802.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x29b8 pcout:0x29b8 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x0c80 NZP:0x6 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x29b8 pcout:0x29b8 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x0c80 NZP:0x6 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 10802.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2939 pc:0x2938 imem_rd:0x0ACTUAL: npc:0x2939 pc:0x2938 imem_rd:0x0
# UVM_INFO @ 10804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x29b8 
# UVM_INFO @ 10804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2939 pc:0x2938 imem_rd:0x0
# UVM_INFO @ 10821.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10821.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10821.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10821.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x66d7 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x66d7 
# UVM_INFO @ 10822.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 10822.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2939 pc:0x2938 imem_rd:0x0ACTUAL: npc:0x2939 pc:0x2938 imem_rd:0x0
# UVM_INFO @ 10824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x29b8 
# UVM_INFO @ 10824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x293a pc:0x2939 imem_rd:0x1
# UVM_INFO @ 10841.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10841.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10841.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10841.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x70d8 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x70d8 
# UVM_INFO @ 10842.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 10842.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x293a pc:0x2939 imem_rd:0x1ACTUAL: npc:0x293a pc:0x2939 imem_rd:0x1
# UVM_INFO @ 10844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x29b8 
# UVM_INFO @ 10844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x293a pc:0x2939 imem_rd:0x0
# UVM_INFO @ 10861.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10861.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10861.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10861.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 110  
# IR PCOFFSET9         : 010000000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10553  
# **********************************************
# Time: 10861.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 110  
# IR PCOFFSET9         : 010000000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10553  
# **********************************************
# Time: 10861.000ns 
# 
# UVM_INFO @ 10861.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10861.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x000b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x000b 
# UVM_INFO @ 10862.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 10862.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x293a pc:0x2939 imem_rd:0x0ACTUAL: npc:0x293a pc:0x2939 imem_rd:0x0
# UVM_INFO @ 10864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x29b8 
# UVM_INFO @ 10864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x293a pc:0x2939 imem_rd:0x0
# UVM_INFO @ 10881.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10881.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 10881.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10881.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10881.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x05ed ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x05ed 
# UVM_INFO @ 10882.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 10882.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x285c pcout:0x285c dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x0323 NZP:0x1 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x285c pcout:0x285c dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x0323 NZP:0x1 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 10882.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x293a pc:0x2939 imem_rd:0x0ACTUAL: npc:0x293a pc:0x2939 imem_rd:0x0
# UVM_INFO @ 10884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x285c 
# UVM_INFO @ 10884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x285d pc:0x285c imem_rd:0x0
# UVM_INFO @ 10901.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10901.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10901.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10901.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1fff ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1fff 
# UVM_INFO @ 10902.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 10902.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x285d pc:0x285c imem_rd:0x0ACTUAL: npc:0x285d pc:0x285c imem_rd:0x0
# UVM_INFO @ 10904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x285c 
# UVM_INFO @ 10904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x285e pc:0x285d imem_rd:0x1
# UVM_INFO @ 10921.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10921.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10921.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10921.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1b0f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1b0f 
# UVM_INFO @ 10922.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 10922.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x285e pc:0x285d imem_rd:0x1ACTUAL: npc:0x285e pc:0x285d imem_rd:0x1
# UVM_INFO @ 10924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x285c 
# UVM_INFO @ 10924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x285e pc:0x285d imem_rd:0x0
# UVM_INFO @ 10941.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10941.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10941.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10941.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 100100011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10554  
# **********************************************
# Time: 10941.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 100100011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10554  
# **********************************************
# Time: 10941.000ns 
# 
# UVM_INFO @ 10941.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10941.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x11da ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x11da 
# UVM_INFO @ 10942.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 10942.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x285e pc:0x285d imem_rd:0x0ACTUAL: npc:0x285e pc:0x285d imem_rd:0x0
# UVM_INFO @ 10944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x285c 
# UVM_INFO @ 10944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x285e pc:0x285d imem_rd:0x0
# UVM_INFO @ 10961.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10961.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 10961.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10961.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10961.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5807 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5807 
# UVM_INFO @ 10962.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 10962.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x28bc pcout:0x28bc dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x085f NZP:0x4 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x28bc pcout:0x28bc dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x085f NZP:0x4 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 10962.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x285e pc:0x285d imem_rd:0x0ACTUAL: npc:0x285e pc:0x285d imem_rd:0x0
# UVM_INFO @ 10964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x28bc 
# UVM_INFO @ 10964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x285e pc:0x285d imem_rd:0x0
# UVM_INFO @ 10981.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 10981.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 10981.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 10981.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6a41 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6a41 
# UVM_INFO @ 10982.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 10982.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x285e pc:0x285d imem_rd:0x0ACTUAL: npc:0x285e pc:0x285d imem_rd:0x0
# UVM_INFO @ 10984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x28bc 
# UVM_INFO @ 10984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x285f pc:0x285e imem_rd:0x1
# UVM_INFO @ 11001.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11001.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11001.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11001.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x532a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x532a 
# UVM_INFO @ 11002.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 11002.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x285f pc:0x285e imem_rd:0x1ACTUAL: npc:0x285f pc:0x285e imem_rd:0x1
# UVM_INFO @ 11004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x28bc 
# UVM_INFO @ 11004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x285f pc:0x285e imem_rd:0x0
# UVM_INFO @ 11021.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11021.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11021.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11021.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 100  
# IR PCOFFSET9         : 001011111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10334  
# **********************************************
# Time: 11021.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 100  
# IR PCOFFSET9         : 001011111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10334  
# **********************************************
# Time: 11021.000ns 
# 
# UVM_INFO @ 11021.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11021.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x59f3 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x59f3 
# UVM_INFO @ 11022.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 11022.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x285f pc:0x285e imem_rd:0x0ACTUAL: npc:0x285f pc:0x285e imem_rd:0x0
# UVM_INFO @ 11024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x28bc 
# UVM_INFO @ 11024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x285f pc:0x285e imem_rd:0x0
# UVM_INFO @ 11041.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11041.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 11041.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11041.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11041.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x08ab ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x08ab 
# UVM_INFO @ 11042.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 11042.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2929 pcout:0x2929 dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x06cb NZP:0x3 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2929 pcout:0x2929 dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x06cb NZP:0x3 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 11042.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x285f pc:0x285e imem_rd:0x0ACTUAL: npc:0x285f pc:0x285e imem_rd:0x0
# UVM_INFO @ 11044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2929 
# UVM_INFO @ 11044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x292a pc:0x2929 imem_rd:0x0
# UVM_INFO @ 11061.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11061.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11061.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11061.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x89d5 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x89d5 
# UVM_INFO @ 11062.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 11062.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x292a pc:0x2929 imem_rd:0x0ACTUAL: npc:0x292a pc:0x2929 imem_rd:0x0
# UVM_INFO @ 11064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2929 
# UVM_INFO @ 11064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x292b pc:0x292a imem_rd:0x1
# UVM_INFO @ 11081.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11081.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11081.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11081.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd775 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd775 
# UVM_INFO @ 11082.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 11082.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x292b pc:0x292a imem_rd:0x1ACTUAL: npc:0x292b pc:0x292a imem_rd:0x1
# UVM_INFO @ 11084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2929 
# UVM_INFO @ 11084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x292b pc:0x292a imem_rd:0x0
# UVM_INFO @ 11101.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11101.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11101.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11101.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 011001011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10335  
# **********************************************
# Time: 11101.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 011001011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10335  
# **********************************************
# Time: 11101.000ns 
# 
# UVM_INFO @ 11101.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11101.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xeef2 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xeef2 
# UVM_INFO @ 11102.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 11102.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x292b pc:0x292a imem_rd:0x0ACTUAL: npc:0x292b pc:0x292a imem_rd:0x0
# UVM_INFO @ 11104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2929 
# UVM_INFO @ 11104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x292b pc:0x292a imem_rd:0x0
# UVM_INFO @ 11121.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11121.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 11121.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11121.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11121.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8ff4 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8ff4 
# UVM_INFO @ 11122.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 11122.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2894 pcout:0x2894 dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x076a NZP:0x3 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2894 pcout:0x2894 dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x076a NZP:0x3 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 11122.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x292b pc:0x292a imem_rd:0x0ACTUAL: npc:0x292b pc:0x292a imem_rd:0x0
# UVM_INFO @ 11124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2894 
# UVM_INFO @ 11124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2895 pc:0x2894 imem_rd:0x0
# UVM_INFO @ 11141.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11141.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11141.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11141.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6aa5 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6aa5 
# UVM_INFO @ 11142.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 11142.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2895 pc:0x2894 imem_rd:0x0ACTUAL: npc:0x2895 pc:0x2894 imem_rd:0x0
# UVM_INFO @ 11144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2894 
# UVM_INFO @ 11144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2896 pc:0x2895 imem_rd:0x1
# UVM_INFO @ 11161.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11161.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11161.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11161.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9861 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9861 
# UVM_INFO @ 11162.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 11162.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2896 pc:0x2895 imem_rd:0x1ACTUAL: npc:0x2896 pc:0x2895 imem_rd:0x1
# UVM_INFO @ 11164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2894 
# UVM_INFO @ 11164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2896 pc:0x2895 imem_rd:0x0
# UVM_INFO @ 11181.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11181.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11181.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11181.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 101101010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10539  
# **********************************************
# Time: 11181.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 101101010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10539  
# **********************************************
# Time: 11181.000ns 
# 
# UVM_INFO @ 11181.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11181.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcdd6 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcdd6 
# UVM_INFO @ 11182.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 11182.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2896 pc:0x2895 imem_rd:0x0ACTUAL: npc:0x2896 pc:0x2895 imem_rd:0x0
# UVM_INFO @ 11184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2894 
# UVM_INFO @ 11184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2896 pc:0x2895 imem_rd:0x0
# UVM_INFO @ 11201.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11201.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 11201.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11201.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11201.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x57bc ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x57bc 
# UVM_INFO @ 11202.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 11202.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x281b pcout:0x281b dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0f86 NZP:0x7 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x281b pcout:0x281b dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0f86 NZP:0x7 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 11202.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2896 pc:0x2895 imem_rd:0x0ACTUAL: npc:0x2896 pc:0x2895 imem_rd:0x0
# UVM_INFO @ 11204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x281b 
# UVM_INFO @ 11204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x281c pc:0x281b imem_rd:0x0
# UVM_INFO @ 11221.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11221.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11221.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11221.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x82b3 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x82b3 
# UVM_INFO @ 11222.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 11222.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x281c pc:0x281b imem_rd:0x0ACTUAL: npc:0x281c pc:0x281b imem_rd:0x0
# UVM_INFO @ 11224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x281b 
# UVM_INFO @ 11224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x281d pc:0x281c imem_rd:0x1
# UVM_INFO @ 11241.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11241.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11241.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11241.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb2c1 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb2c1 
# UVM_INFO @ 11242.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 11242.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x281d pc:0x281c imem_rd:0x1ACTUAL: npc:0x281d pc:0x281c imem_rd:0x1
# UVM_INFO @ 11244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x281b 
# UVM_INFO @ 11244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x281d pc:0x281c imem_rd:0x0
# UVM_INFO @ 11261.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11261.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11261.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11261.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 110000110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10390  
# **********************************************
# Time: 11261.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 110000110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10390  
# **********************************************
# Time: 11261.000ns 
# 
# UVM_INFO @ 11261.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11261.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x50c1 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x50c1 
# UVM_INFO @ 11262.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 11262.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x281d pc:0x281c imem_rd:0x0ACTUAL: npc:0x281d pc:0x281c imem_rd:0x0
# UVM_INFO @ 11264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x281b 
# UVM_INFO @ 11264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x281d pc:0x281c imem_rd:0x0
# UVM_INFO @ 11281.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11281.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 11281.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11281.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11281.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xef59 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xef59 
# UVM_INFO @ 11282.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 11282.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x284e pcout:0x284e dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x0832 NZP:0x4 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x284e pcout:0x284e dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x0832 NZP:0x4 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 11282.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x281d pc:0x281c imem_rd:0x0ACTUAL: npc:0x281d pc:0x281c imem_rd:0x0
# UVM_INFO @ 11284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x284e 
# UVM_INFO @ 11284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x281d pc:0x281c imem_rd:0x0
# UVM_INFO @ 11301.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11301.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11301.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11301.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7671 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7671 
# UVM_INFO @ 11302.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 11302.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x281d pc:0x281c imem_rd:0x0ACTUAL: npc:0x281d pc:0x281c imem_rd:0x0
# UVM_INFO @ 11304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x284e 
# UVM_INFO @ 11304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x281e pc:0x281d imem_rd:0x1
# UVM_INFO @ 11321.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11321.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11321.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11321.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc001 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc001 
# UVM_INFO @ 11322.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 11322.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x281e pc:0x281d imem_rd:0x1ACTUAL: npc:0x281e pc:0x281d imem_rd:0x1
# UVM_INFO @ 11324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x284e 
# UVM_INFO @ 11324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x281e pc:0x281d imem_rd:0x0
# UVM_INFO @ 11341.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11341.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11341.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11341.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 100  
# IR PCOFFSET9         : 000110010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10269  
# **********************************************
# Time: 11341.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 100  
# IR PCOFFSET9         : 000110010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10269  
# **********************************************
# Time: 11341.000ns 
# 
# UVM_INFO @ 11341.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11341.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2526 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2526 
# UVM_INFO @ 11342.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 11342.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x281e pc:0x281d imem_rd:0x0ACTUAL: npc:0x281e pc:0x281d imem_rd:0x0
# UVM_INFO @ 11344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x284e 
# UVM_INFO @ 11344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x281e pc:0x281d imem_rd:0x0
# UVM_INFO @ 11361.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11361.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 11361.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11361.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11361.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfd9a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfd9a 
# UVM_INFO @ 11362.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 11362.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x28cb pcout:0x28cb dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x0aae NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x28cb pcout:0x28cb dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x0aae NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 11362.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x281e pc:0x281d imem_rd:0x0ACTUAL: npc:0x281e pc:0x281d imem_rd:0x0
# UVM_INFO @ 11364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x28cb 
# UVM_INFO @ 11364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x28cc pc:0x28cb imem_rd:0x0
# UVM_INFO @ 11381.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11381.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11381.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11381.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x90bc ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x90bc 
# UVM_INFO @ 11382.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 11382.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x28cc pc:0x28cb imem_rd:0x0ACTUAL: npc:0x28cc pc:0x28cb imem_rd:0x0
# UVM_INFO @ 11384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x28cb 
# UVM_INFO @ 11384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x28cd pc:0x28cc imem_rd:0x1
# UVM_INFO @ 11401.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11401.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11401.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11401.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x26dd ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x26dd 
# UVM_INFO @ 11402.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 11402.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x28cd pc:0x28cc imem_rd:0x1ACTUAL: npc:0x28cd pc:0x28cc imem_rd:0x1
# UVM_INFO @ 11404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x28cb 
# UVM_INFO @ 11404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x28cd pc:0x28cc imem_rd:0x0
# UVM_INFO @ 11421.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11421.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11421.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11421.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 010101110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10270  
# **********************************************
# Time: 11421.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 010101110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10270  
# **********************************************
# Time: 11421.000ns 
# 
# UVM_INFO @ 11421.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11421.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x77cc ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x77cc 
# UVM_INFO @ 11422.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 11422.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x28cd pc:0x28cc imem_rd:0x0ACTUAL: npc:0x28cd pc:0x28cc imem_rd:0x0
# UVM_INFO @ 11424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x28cb 
# UVM_INFO @ 11424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x28cd pc:0x28cc imem_rd:0x0
# UVM_INFO @ 11441.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11441.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 11441.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11441.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11441.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x27db ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x27db 
# UVM_INFO @ 11442.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 11442.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x27d3 pcout:0x27d3 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x0507 NZP:0x2 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x27d3 pcout:0x27d3 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x0507 NZP:0x2 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 11442.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x28cd pc:0x28cc imem_rd:0x0ACTUAL: npc:0x28cd pc:0x28cc imem_rd:0x0
# UVM_INFO @ 11444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x27d3 
# UVM_INFO @ 11444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x28cd pc:0x28cc imem_rd:0x0
# UVM_INFO @ 11461.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11461.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11461.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11461.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x291c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x291c 
# UVM_INFO @ 11462.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 11462.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x28cd pc:0x28cc imem_rd:0x0ACTUAL: npc:0x28cd pc:0x28cc imem_rd:0x0
# UVM_INFO @ 11464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x27d3 
# UVM_INFO @ 11464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x28ce pc:0x28cd imem_rd:0x1
# UVM_INFO @ 11481.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11481.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11481.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11481.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x655e ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x655e 
# UVM_INFO @ 11482.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 11482.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x28ce pc:0x28cd imem_rd:0x1ACTUAL: npc:0x28ce pc:0x28cd imem_rd:0x1
# UVM_INFO @ 11484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x27d3 
# UVM_INFO @ 11484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x28ce pc:0x28cd imem_rd:0x0
# UVM_INFO @ 11501.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11501.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11501.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11501.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 010  
# IR PCOFFSET9         : 100000111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10445  
# **********************************************
# Time: 11501.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 010  
# IR PCOFFSET9         : 100000111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10445  
# **********************************************
# Time: 11501.000ns 
# 
# UVM_INFO @ 11501.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11501.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xde7d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xde7d 
# UVM_INFO @ 11502.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 11502.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x28ce pc:0x28cd imem_rd:0x0ACTUAL: npc:0x28ce pc:0x28cd imem_rd:0x0
# UVM_INFO @ 11504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x27d3 
# UVM_INFO @ 11504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x28ce pc:0x28cd imem_rd:0x0
# UVM_INFO @ 11521.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11521.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 11521.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11521.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11521.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb8f5 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb8f5 
# UVM_INFO @ 11522.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 11522.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2880 pcout:0x2880 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x09b3 NZP:0x4 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2880 pcout:0x2880 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x09b3 NZP:0x4 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 11522.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x28ce pc:0x28cd imem_rd:0x0ACTUAL: npc:0x28ce pc:0x28cd imem_rd:0x0
# UVM_INFO @ 11524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2880 
# UVM_INFO @ 11524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x28ce pc:0x28cd imem_rd:0x0
# UVM_INFO @ 11541.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11541.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11541.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11541.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa25e ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa25e 
# UVM_INFO @ 11542.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 11542.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x28ce pc:0x28cd imem_rd:0x0ACTUAL: npc:0x28ce pc:0x28cd imem_rd:0x0
# UVM_INFO @ 11544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2880 
# UVM_INFO @ 11544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x28cf pc:0x28ce imem_rd:0x1
# UVM_INFO @ 11561.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11561.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11561.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11561.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3178 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3178 
# UVM_INFO @ 11562.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 11562.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x28cf pc:0x28ce imem_rd:0x1ACTUAL: npc:0x28cf pc:0x28ce imem_rd:0x1
# UVM_INFO @ 11564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2880 
# UVM_INFO @ 11564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x28cf pc:0x28ce imem_rd:0x0
# UVM_INFO @ 11581.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11581.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11581.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11581.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 100  
# IR PCOFFSET9         : 110110011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10446  
# **********************************************
# Time: 11581.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 100  
# IR PCOFFSET9         : 110110011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10446  
# **********************************************
# Time: 11581.000ns 
# 
# UVM_INFO @ 11581.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11581.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0c64 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0c64 
# UVM_INFO @ 11582.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 11582.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x28cf pc:0x28ce imem_rd:0x0ACTUAL: npc:0x28cf pc:0x28ce imem_rd:0x0
# UVM_INFO @ 11584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2880 
# UVM_INFO @ 11584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x28cf pc:0x28ce imem_rd:0x0
# UVM_INFO @ 11601.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11601.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 11601.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11601.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11601.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5aad ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5aad 
# UVM_INFO @ 11602.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 11602.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x28fd pcout:0x28fd dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x062f NZP:0x3 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x28fd pcout:0x28fd dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x062f NZP:0x3 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 11602.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x28cf pc:0x28ce imem_rd:0x0ACTUAL: npc:0x28cf pc:0x28ce imem_rd:0x0
# UVM_INFO @ 11604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x28fd 
# UVM_INFO @ 11604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x28fe pc:0x28fd imem_rd:0x0
# UVM_INFO @ 11621.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11621.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11621.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11621.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0d8f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0d8f 
# UVM_INFO @ 11622.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 11622.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x28fe pc:0x28fd imem_rd:0x0ACTUAL: npc:0x28fe pc:0x28fd imem_rd:0x0
# UVM_INFO @ 11624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x28fd 
# UVM_INFO @ 11624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x28ff pc:0x28fe imem_rd:0x1
# UVM_INFO @ 11641.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11641.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11641.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11641.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa024 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa024 
# UVM_INFO @ 11642.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 11642.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x28ff pc:0x28fe imem_rd:0x1ACTUAL: npc:0x28ff pc:0x28fe imem_rd:0x1
# UVM_INFO @ 11644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x28fd 
# UVM_INFO @ 11644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x28ff pc:0x28fe imem_rd:0x0
# UVM_INFO @ 11661.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11661.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11661.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11661.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 000101111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10447  
# **********************************************
# Time: 11661.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 000101111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10447  
# **********************************************
# Time: 11661.000ns 
# 
# UVM_INFO @ 11661.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11661.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x13d9 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x13d9 
# UVM_INFO @ 11662.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 11662.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x28ff pc:0x28fe imem_rd:0x0ACTUAL: npc:0x28ff pc:0x28fe imem_rd:0x0
# UVM_INFO @ 11664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x28fd 
# UVM_INFO @ 11664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x28ff pc:0x28fe imem_rd:0x0
# UVM_INFO @ 11681.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11681.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 11681.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11681.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11681.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xccfa ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xccfa 
# UVM_INFO @ 11682.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 11682.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x284c pcout:0x284c dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x094e NZP:0x4 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x284c pcout:0x284c dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x094e NZP:0x4 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 11682.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x28ff pc:0x28fe imem_rd:0x0ACTUAL: npc:0x28ff pc:0x28fe imem_rd:0x0
# UVM_INFO @ 11684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x284c 
# UVM_INFO @ 11684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x28ff pc:0x28fe imem_rd:0x0
# UVM_INFO @ 11701.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11701.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11701.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11701.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x637e ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x637e 
# UVM_INFO @ 11702.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 11702.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x28ff pc:0x28fe imem_rd:0x0ACTUAL: npc:0x28ff pc:0x28fe imem_rd:0x0
# UVM_INFO @ 11704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x284c 
# UVM_INFO @ 11704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2900 pc:0x28ff imem_rd:0x1
# UVM_INFO @ 11721.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11721.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11721.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11721.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1625 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1625 
# UVM_INFO @ 11722.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 11722.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2900 pc:0x28ff imem_rd:0x1ACTUAL: npc:0x2900 pc:0x28ff imem_rd:0x1
# UVM_INFO @ 11724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x284c 
# UVM_INFO @ 11724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2900 pc:0x28ff imem_rd:0x0
# UVM_INFO @ 11741.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11741.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11741.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11741.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 100  
# IR PCOFFSET9         : 101001110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10495  
# **********************************************
# Time: 11741.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 100  
# IR PCOFFSET9         : 101001110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10495  
# **********************************************
# Time: 11741.000ns 
# 
# UVM_INFO @ 11741.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11741.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3d31 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3d31 
# UVM_INFO @ 11742.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 11742.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2900 pc:0x28ff imem_rd:0x0ACTUAL: npc:0x2900 pc:0x28ff imem_rd:0x0
# UVM_INFO @ 11744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x284c 
# UVM_INFO @ 11744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2900 pc:0x28ff imem_rd:0x0
# UVM_INFO @ 11761.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11761.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 11761.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11761.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11761.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5368 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5368 
# UVM_INFO @ 11762.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 11762.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x28f9 pcout:0x28f9 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x0bfa NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x28f9 pcout:0x28f9 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x0bfa NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 11762.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2900 pc:0x28ff imem_rd:0x0ACTUAL: npc:0x2900 pc:0x28ff imem_rd:0x0
# UVM_INFO @ 11764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x28f9 
# UVM_INFO @ 11764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x28fa pc:0x28f9 imem_rd:0x0
# UVM_INFO @ 11781.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11781.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11781.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11781.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5404 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5404 
# UVM_INFO @ 11782.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 11782.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x28fa pc:0x28f9 imem_rd:0x0ACTUAL: npc:0x28fa pc:0x28f9 imem_rd:0x0
# UVM_INFO @ 11784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x28f9 
# UVM_INFO @ 11784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x28fb pc:0x28fa imem_rd:0x1
# UVM_INFO @ 11801.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11801.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11801.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11801.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8004 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8004 
# UVM_INFO @ 11802.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 11802.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x28fb pc:0x28fa imem_rd:0x1ACTUAL: npc:0x28fb pc:0x28fa imem_rd:0x1
# UVM_INFO @ 11804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x28f9 
# UVM_INFO @ 11804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x28fb pc:0x28fa imem_rd:0x0
# UVM_INFO @ 11821.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11821.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11821.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11821.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 111111010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10496  
# **********************************************
# Time: 11821.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 111111010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10496  
# **********************************************
# Time: 11821.000ns 
# 
# UVM_INFO @ 11821.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11821.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x383a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x383a 
# UVM_INFO @ 11822.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 11822.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x28fb pc:0x28fa imem_rd:0x0ACTUAL: npc:0x28fb pc:0x28fa imem_rd:0x0
# UVM_INFO @ 11824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x28f9 
# UVM_INFO @ 11824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x28fb pc:0x28fa imem_rd:0x0
# UVM_INFO @ 11841.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11841.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 11841.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11841.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11841.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1df0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1df0 
# UVM_INFO @ 11842.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 11842.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2910 pcout:0x2910 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x0e16 NZP:0x7 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2910 pcout:0x2910 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x0e16 NZP:0x7 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 11842.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x28fb pc:0x28fa imem_rd:0x0ACTUAL: npc:0x28fb pc:0x28fa imem_rd:0x0
# UVM_INFO @ 11844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2910 
# UVM_INFO @ 11844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2911 pc:0x2910 imem_rd:0x0
# UVM_INFO @ 11861.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11861.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11861.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11861.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xeefd ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xeefd 
# UVM_INFO @ 11862.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 11862.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2911 pc:0x2910 imem_rd:0x0ACTUAL: npc:0x2911 pc:0x2910 imem_rd:0x0
# UVM_INFO @ 11864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2910 
# UVM_INFO @ 11864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2912 pc:0x2911 imem_rd:0x1
# UVM_INFO @ 11881.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11881.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11881.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11881.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9df8 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9df8 
# UVM_INFO @ 11882.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 11882.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2912 pc:0x2911 imem_rd:0x1ACTUAL: npc:0x2912 pc:0x2911 imem_rd:0x1
# UVM_INFO @ 11884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2910 
# UVM_INFO @ 11884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2912 pc:0x2911 imem_rd:0x0
# UVM_INFO @ 11901.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11901.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11901.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11901.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 000010110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10491  
# **********************************************
# Time: 11901.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 000010110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10491  
# **********************************************
# Time: 11901.000ns 
# 
# UVM_INFO @ 11901.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11901.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x01a8 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x01a8 
# UVM_INFO @ 11902.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 11902.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2912 pc:0x2911 imem_rd:0x0ACTUAL: npc:0x2912 pc:0x2911 imem_rd:0x0
# UVM_INFO @ 11904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2910 
# UVM_INFO @ 11904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2912 pc:0x2911 imem_rd:0x0
# UVM_INFO @ 11921.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11921.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 11921.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11921.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11921.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc889 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc889 
# UVM_INFO @ 11922.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 11922.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2993 pcout:0x2993 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x0282 NZP:0x1 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2993 pcout:0x2993 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x0282 NZP:0x1 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 11922.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2912 pc:0x2911 imem_rd:0x0ACTUAL: npc:0x2912 pc:0x2911 imem_rd:0x0
# UVM_INFO @ 11924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2993 
# UVM_INFO @ 11924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2994 pc:0x2993 imem_rd:0x0
# UVM_INFO @ 11941.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11941.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11941.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11941.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9d1d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9d1d 
# UVM_INFO @ 11942.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 11942.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2994 pc:0x2993 imem_rd:0x0ACTUAL: npc:0x2994 pc:0x2993 imem_rd:0x0
# UVM_INFO @ 11944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2993 
# UVM_INFO @ 11944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2995 pc:0x2994 imem_rd:0x1
# UVM_INFO @ 11961.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11961.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11961.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11961.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8ed3 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8ed3 
# UVM_INFO @ 11962.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 11962.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2995 pc:0x2994 imem_rd:0x1ACTUAL: npc:0x2995 pc:0x2994 imem_rd:0x1
# UVM_INFO @ 11964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2993 
# UVM_INFO @ 11964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2995 pc:0x2994 imem_rd:0x0
# UVM_INFO @ 11981.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 11981.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11981.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 11981.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 010000010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10514  
# **********************************************
# Time: 11981.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 010000010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10514  
# **********************************************
# Time: 11981.000ns 
# 
# UVM_INFO @ 11981.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 11981.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x21c3 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x21c3 
# UVM_INFO @ 11982.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 11982.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2995 pc:0x2994 imem_rd:0x0ACTUAL: npc:0x2995 pc:0x2994 imem_rd:0x0
# UVM_INFO @ 11984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2993 
# UVM_INFO @ 11984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2995 pc:0x2994 imem_rd:0x0
# UVM_INFO @ 12001.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12001.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 12001.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12001.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12001.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf337 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf337 
# UVM_INFO @ 12002.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 12002.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x28c1 pcout:0x28c1 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x072d NZP:0x3 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x28c1 pcout:0x28c1 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x072d NZP:0x3 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 12002.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2995 pc:0x2994 imem_rd:0x0ACTUAL: npc:0x2995 pc:0x2994 imem_rd:0x0
# UVM_INFO @ 12004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x28c1 
# UVM_INFO @ 12004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x28c2 pc:0x28c1 imem_rd:0x0
# UVM_INFO @ 12021.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12021.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12021.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12021.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xffd8 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xffd8 
# UVM_INFO @ 12022.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 12022.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x28c2 pc:0x28c1 imem_rd:0x0ACTUAL: npc:0x28c2 pc:0x28c1 imem_rd:0x0
# UVM_INFO @ 12024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x28c1 
# UVM_INFO @ 12024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x28c3 pc:0x28c2 imem_rd:0x1
# UVM_INFO @ 12041.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12041.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12041.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12041.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4131 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4131 
# UVM_INFO @ 12042.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 12042.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x28c3 pc:0x28c2 imem_rd:0x1ACTUAL: npc:0x28c3 pc:0x28c2 imem_rd:0x1
# UVM_INFO @ 12044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x28c1 
# UVM_INFO @ 12044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x28c3 pc:0x28c2 imem_rd:0x0
# UVM_INFO @ 12061.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12061.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12061.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12061.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 100101101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10645  
# **********************************************
# Time: 12061.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 100101101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10645  
# **********************************************
# Time: 12061.000ns 
# 
# UVM_INFO @ 12061.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12061.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1d8c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1d8c 
# UVM_INFO @ 12062.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 12062.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x28c3 pc:0x28c2 imem_rd:0x0ACTUAL: npc:0x28c3 pc:0x28c2 imem_rd:0x0
# UVM_INFO @ 12064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x28c1 
# UVM_INFO @ 12064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x28c3 pc:0x28c2 imem_rd:0x0
# UVM_INFO @ 12081.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12081.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 12081.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12081.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12081.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x66bd ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x66bd 
# UVM_INFO @ 12082.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 12082.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x291b pcout:0x291b dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x0c59 NZP:0x6 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x291b pcout:0x291b dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x0c59 NZP:0x6 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 12082.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x28c3 pc:0x28c2 imem_rd:0x0ACTUAL: npc:0x28c3 pc:0x28c2 imem_rd:0x0
# UVM_INFO @ 12084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x291b 
# UVM_INFO @ 12084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x28c3 pc:0x28c2 imem_rd:0x0
# UVM_INFO @ 12101.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12101.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12101.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12101.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xebbd ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xebbd 
# UVM_INFO @ 12102.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 12102.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x28c3 pc:0x28c2 imem_rd:0x0ACTUAL: npc:0x28c3 pc:0x28c2 imem_rd:0x0
# UVM_INFO @ 12104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x291b 
# UVM_INFO @ 12104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x28c4 pc:0x28c3 imem_rd:0x1
# UVM_INFO @ 12121.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12121.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12121.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12121.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc0c0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc0c0 
# UVM_INFO @ 12122.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 12122.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x28c4 pc:0x28c3 imem_rd:0x1ACTUAL: npc:0x28c4 pc:0x28c3 imem_rd:0x1
# UVM_INFO @ 12124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x291b 
# UVM_INFO @ 12124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x28c4 pc:0x28c3 imem_rd:0x0
# UVM_INFO @ 12141.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12141.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12141.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12141.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 110  
# IR PCOFFSET9         : 001011001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10435  
# **********************************************
# Time: 12141.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 110  
# IR PCOFFSET9         : 001011001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10435  
# **********************************************
# Time: 12141.000ns 
# 
# UVM_INFO @ 12141.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12141.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcf64 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcf64 
# UVM_INFO @ 12142.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 12142.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x28c4 pc:0x28c3 imem_rd:0x0ACTUAL: npc:0x28c4 pc:0x28c3 imem_rd:0x0
# UVM_INFO @ 12144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x291b 
# UVM_INFO @ 12144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x28c4 pc:0x28c3 imem_rd:0x0
# UVM_INFO @ 12161.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12161.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 12161.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12161.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12161.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7a65 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7a65 
# UVM_INFO @ 12162.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 12162.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x29b8 pcout:0x29b8 dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x08f5 NZP:0x4 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x29b8 pcout:0x29b8 dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x08f5 NZP:0x4 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 12162.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x28c4 pc:0x28c3 imem_rd:0x0ACTUAL: npc:0x28c4 pc:0x28c3 imem_rd:0x0
# UVM_INFO @ 12164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x29b8 
# UVM_INFO @ 12164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x28c4 pc:0x28c3 imem_rd:0x0
# UVM_INFO @ 12181.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12181.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12181.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12181.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x30ea ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x30ea 
# UVM_INFO @ 12182.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 12182.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x28c4 pc:0x28c3 imem_rd:0x0ACTUAL: npc:0x28c4 pc:0x28c3 imem_rd:0x0
# UVM_INFO @ 12184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x29b8 
# UVM_INFO @ 12184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x28c5 pc:0x28c4 imem_rd:0x1
# UVM_INFO @ 12201.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12201.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12201.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12201.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x26fa ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x26fa 
# UVM_INFO @ 12202.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 12202.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x28c5 pc:0x28c4 imem_rd:0x1ACTUAL: npc:0x28c5 pc:0x28c4 imem_rd:0x1
# UVM_INFO @ 12204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x29b8 
# UVM_INFO @ 12204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x28c5 pc:0x28c4 imem_rd:0x0
# UVM_INFO @ 12221.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12221.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12221.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12221.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 100  
# IR PCOFFSET9         : 011110101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10436  
# **********************************************
# Time: 12221.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 100  
# IR PCOFFSET9         : 011110101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10436  
# **********************************************
# Time: 12221.000ns 
# 
# UVM_INFO @ 12221.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12221.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3dbb ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3dbb 
# UVM_INFO @ 12222.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 12222.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x28c5 pc:0x28c4 imem_rd:0x0ACTUAL: npc:0x28c5 pc:0x28c4 imem_rd:0x0
# UVM_INFO @ 12224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x29b8 
# UVM_INFO @ 12224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x28c5 pc:0x28c4 imem_rd:0x0
# UVM_INFO @ 12241.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12241.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 12241.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12241.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12241.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4da8 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4da8 
# UVM_INFO @ 12242.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 12242.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x27d8 pcout:0x27d8 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x0f14 NZP:0x7 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x27d8 pcout:0x27d8 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x0f14 NZP:0x7 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 12242.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x28c5 pc:0x28c4 imem_rd:0x0ACTUAL: npc:0x28c5 pc:0x28c4 imem_rd:0x0
# UVM_INFO @ 12244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x27d8 
# UVM_INFO @ 12244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x27d9 pc:0x27d8 imem_rd:0x0
# UVM_INFO @ 12261.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12261.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12261.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12261.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xad99 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xad99 
# UVM_INFO @ 12262.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 12262.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x27d9 pc:0x27d8 imem_rd:0x0ACTUAL: npc:0x27d9 pc:0x27d8 imem_rd:0x0
# UVM_INFO @ 12264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x27d8 
# UVM_INFO @ 12264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x27da pc:0x27d9 imem_rd:0x1
# UVM_INFO @ 12281.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12281.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12281.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12281.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfd72 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfd72 
# UVM_INFO @ 12282.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 12282.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x27da pc:0x27d9 imem_rd:0x1ACTUAL: npc:0x27da pc:0x27d9 imem_rd:0x1
# UVM_INFO @ 12284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x27d8 
# UVM_INFO @ 12284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x27da pc:0x27d9 imem_rd:0x0
# UVM_INFO @ 12301.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12301.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12301.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12301.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 100010100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10437  
# **********************************************
# Time: 12301.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 100010100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10437  
# **********************************************
# Time: 12301.000ns 
# 
# UVM_INFO @ 12301.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12301.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x72e5 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x72e5 
# UVM_INFO @ 12302.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 12302.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x27da pc:0x27d9 imem_rd:0x0ACTUAL: npc:0x27da pc:0x27d9 imem_rd:0x0
# UVM_INFO @ 12304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x27d8 
# UVM_INFO @ 12304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x27da pc:0x27d9 imem_rd:0x0
# UVM_INFO @ 12321.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12321.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 12321.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12321.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12321.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xdffc ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xdffc 
# UVM_INFO @ 12322.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 12322.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2759 pcout:0x2759 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0780 NZP:0x3 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2759 pcout:0x2759 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0780 NZP:0x3 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 12322.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x27da pc:0x27d9 imem_rd:0x0ACTUAL: npc:0x27da pc:0x27d9 imem_rd:0x0
# UVM_INFO @ 12324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2759 
# UVM_INFO @ 12324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x275a pc:0x2759 imem_rd:0x0
# UVM_INFO @ 12341.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12341.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12341.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12341.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xdfeb ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xdfeb 
# UVM_INFO @ 12342.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 12342.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x275a pc:0x2759 imem_rd:0x0ACTUAL: npc:0x275a pc:0x2759 imem_rd:0x0
# UVM_INFO @ 12344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2759 
# UVM_INFO @ 12344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x275b pc:0x275a imem_rd:0x1
# UVM_INFO @ 12361.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12361.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12361.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12361.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe735 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe735 
# UVM_INFO @ 12362.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 12362.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x275b pc:0x275a imem_rd:0x1ACTUAL: npc:0x275b pc:0x275a imem_rd:0x1
# UVM_INFO @ 12364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2759 
# UVM_INFO @ 12364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x275b pc:0x275a imem_rd:0x0
# UVM_INFO @ 12381.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12381.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12381.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12381.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 110000000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10202  
# **********************************************
# Time: 12381.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 110000000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10202  
# **********************************************
# Time: 12381.000ns 
# 
# UVM_INFO @ 12381.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12381.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf925 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf925 
# UVM_INFO @ 12382.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 12382.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x275b pc:0x275a imem_rd:0x0ACTUAL: npc:0x275b pc:0x275a imem_rd:0x0
# UVM_INFO @ 12384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2759 
# UVM_INFO @ 12384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x275b pc:0x275a imem_rd:0x0
# UVM_INFO @ 12401.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12401.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 12401.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12401.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12401.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf5fd ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf5fd 
# UVM_INFO @ 12402.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 12402.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2796 pcout:0x2796 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x043c NZP:0x2 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2796 pcout:0x2796 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x043c NZP:0x2 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 12402.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x275b pc:0x275a imem_rd:0x0ACTUAL: npc:0x275b pc:0x275a imem_rd:0x0
# UVM_INFO @ 12404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2796 
# UVM_INFO @ 12404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x275b pc:0x275a imem_rd:0x0
# UVM_INFO @ 12421.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12421.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12421.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12421.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x92fa ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x92fa 
# UVM_INFO @ 12422.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 12422.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x275b pc:0x275a imem_rd:0x0ACTUAL: npc:0x275b pc:0x275a imem_rd:0x0
# UVM_INFO @ 12424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2796 
# UVM_INFO @ 12424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x275c pc:0x275b imem_rd:0x1
# UVM_INFO @ 12441.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12441.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12441.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12441.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0741 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0741 
# UVM_INFO @ 12442.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 12442.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x275c pc:0x275b imem_rd:0x1ACTUAL: npc:0x275c pc:0x275b imem_rd:0x1
# UVM_INFO @ 12444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2796 
# UVM_INFO @ 12444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x275c pc:0x275b imem_rd:0x0
# UVM_INFO @ 12461.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12461.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12461.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12461.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 010  
# IR PCOFFSET9         : 000111100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10075  
# **********************************************
# Time: 12461.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 010  
# IR PCOFFSET9         : 000111100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10075  
# **********************************************
# Time: 12461.000ns 
# 
# UVM_INFO @ 12461.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12461.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x634c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x634c 
# UVM_INFO @ 12462.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 12462.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x275c pc:0x275b imem_rd:0x0ACTUAL: npc:0x275c pc:0x275b imem_rd:0x0
# UVM_INFO @ 12464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2796 
# UVM_INFO @ 12464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x275c pc:0x275b imem_rd:0x0
# UVM_INFO @ 12481.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12481.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 12481.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12481.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12481.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xce1c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xce1c 
# UVM_INFO @ 12482.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 12482.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2803 pcout:0x2803 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x0ca8 NZP:0x6 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2803 pcout:0x2803 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x0ca8 NZP:0x6 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 12482.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x275c pc:0x275b imem_rd:0x0ACTUAL: npc:0x275c pc:0x275b imem_rd:0x0
# UVM_INFO @ 12484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2803 
# UVM_INFO @ 12484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x275c pc:0x275b imem_rd:0x0
# UVM_INFO @ 12501.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12501.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12501.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12501.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9f55 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9f55 
# UVM_INFO @ 12502.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 12502.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x275c pc:0x275b imem_rd:0x0ACTUAL: npc:0x275c pc:0x275b imem_rd:0x0
# UVM_INFO @ 12504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2803 
# UVM_INFO @ 12504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x275d pc:0x275c imem_rd:0x1
# UVM_INFO @ 12521.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12521.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12521.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12521.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xdf2f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xdf2f 
# UVM_INFO @ 12522.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 12522.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x275d pc:0x275c imem_rd:0x1ACTUAL: npc:0x275d pc:0x275c imem_rd:0x1
# UVM_INFO @ 12524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2803 
# UVM_INFO @ 12524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x275d pc:0x275c imem_rd:0x0
# UVM_INFO @ 12541.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12541.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12541.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12541.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 110  
# IR PCOFFSET9         : 010101000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10076  
# **********************************************
# Time: 12541.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 110  
# IR PCOFFSET9         : 010101000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10076  
# **********************************************
# Time: 12541.000ns 
# 
# UVM_INFO @ 12541.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12541.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2775 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2775 
# UVM_INFO @ 12542.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 12542.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x275d pc:0x275c imem_rd:0x0ACTUAL: npc:0x275d pc:0x275c imem_rd:0x0
# UVM_INFO @ 12544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2803 
# UVM_INFO @ 12544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x275d pc:0x275c imem_rd:0x0
# UVM_INFO @ 12561.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12561.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 12561.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12561.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12561.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2e24 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2e24 
# UVM_INFO @ 12562.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 12562.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x265d pcout:0x265d dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x0f01 NZP:0x7 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x265d pcout:0x265d dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x0f01 NZP:0x7 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 12562.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x275d pc:0x275c imem_rd:0x0ACTUAL: npc:0x275d pc:0x275c imem_rd:0x0
# UVM_INFO @ 12564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x265d 
# UVM_INFO @ 12564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x265e pc:0x265d imem_rd:0x0
# UVM_INFO @ 12581.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12581.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12581.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12581.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd157 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd157 
# UVM_INFO @ 12582.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 12582.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x265e pc:0x265d imem_rd:0x0ACTUAL: npc:0x265e pc:0x265d imem_rd:0x0
# UVM_INFO @ 12584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x265d 
# UVM_INFO @ 12584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x265f pc:0x265e imem_rd:0x1
# UVM_INFO @ 12601.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12601.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12601.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12601.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb0ff ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb0ff 
# UVM_INFO @ 12602.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 12602.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x265f pc:0x265e imem_rd:0x1ACTUAL: npc:0x265f pc:0x265e imem_rd:0x1
# UVM_INFO @ 12604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x265d 
# UVM_INFO @ 12604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x265f pc:0x265e imem_rd:0x0
# UVM_INFO @ 12621.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12621.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12621.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12621.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 100000001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10077  
# **********************************************
# Time: 12621.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 100000001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10077  
# **********************************************
# Time: 12621.000ns 
# 
# UVM_INFO @ 12621.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12621.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb34a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb34a 
# UVM_INFO @ 12622.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 12622.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x265f pc:0x265e imem_rd:0x0ACTUAL: npc:0x265f pc:0x265e imem_rd:0x0
# UVM_INFO @ 12624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x265d 
# UVM_INFO @ 12624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x265f pc:0x265e imem_rd:0x0
# UVM_INFO @ 12641.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12641.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 12641.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12641.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12641.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x96c9 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x96c9 
# UVM_INFO @ 12642.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 12642.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x261b pcout:0x261b dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x03bd NZP:0x1 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x261b pcout:0x261b dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x03bd NZP:0x1 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 12642.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x265f pc:0x265e imem_rd:0x0ACTUAL: npc:0x265f pc:0x265e imem_rd:0x0
# UVM_INFO @ 12644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x261b 
# UVM_INFO @ 12644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x261c pc:0x261b imem_rd:0x0
# UVM_INFO @ 12661.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12661.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12661.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12661.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1420 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1420 
# UVM_INFO @ 12662.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 12662.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x261c pc:0x261b imem_rd:0x0ACTUAL: npc:0x261c pc:0x261b imem_rd:0x0
# UVM_INFO @ 12664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x261b 
# UVM_INFO @ 12664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x261d pc:0x261c imem_rd:0x1
# UVM_INFO @ 12681.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12681.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12681.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12681.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1734 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1734 
# UVM_INFO @ 12682.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 12682.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x261d pc:0x261c imem_rd:0x1ACTUAL: npc:0x261d pc:0x261c imem_rd:0x1
# UVM_INFO @ 12684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x261b 
# UVM_INFO @ 12684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x261d pc:0x261c imem_rd:0x0
# UVM_INFO @ 12701.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12701.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12701.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12701.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 110111101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  9823  
# **********************************************
# Time: 12701.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 110111101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  9823  
# **********************************************
# Time: 12701.000ns 
# 
# UVM_INFO @ 12701.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12701.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf1fe ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf1fe 
# UVM_INFO @ 12702.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 12702.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x261d pc:0x261c imem_rd:0x0ACTUAL: npc:0x261d pc:0x261c imem_rd:0x0
# UVM_INFO @ 12704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x261b 
# UVM_INFO @ 12704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x261d pc:0x261c imem_rd:0x0
# UVM_INFO @ 12721.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12721.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 12721.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12721.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12721.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x67e3 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x67e3 
# UVM_INFO @ 12722.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 12722.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2645 pcout:0x2645 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x0629 NZP:0x3 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2645 pcout:0x2645 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x0629 NZP:0x3 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 12722.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x261d pc:0x261c imem_rd:0x0ACTUAL: npc:0x261d pc:0x261c imem_rd:0x0
# UVM_INFO @ 12724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2645 
# UVM_INFO @ 12724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2646 pc:0x2645 imem_rd:0x0
# UVM_INFO @ 12741.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12741.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12741.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12741.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x289a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x289a 
# UVM_INFO @ 12742.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 12742.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2646 pc:0x2645 imem_rd:0x0ACTUAL: npc:0x2646 pc:0x2645 imem_rd:0x0
# UVM_INFO @ 12744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2645 
# UVM_INFO @ 12744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2647 pc:0x2646 imem_rd:0x1
# UVM_INFO @ 12761.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12761.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12761.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12761.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1f6a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1f6a 
# UVM_INFO @ 12762.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 12762.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2647 pc:0x2646 imem_rd:0x1ACTUAL: npc:0x2647 pc:0x2646 imem_rd:0x1
# UVM_INFO @ 12764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2645 
# UVM_INFO @ 12764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2647 pc:0x2646 imem_rd:0x0
# UVM_INFO @ 12781.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12781.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12781.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12781.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 000101001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  9757  
# **********************************************
# Time: 12781.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 000101001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  9757  
# **********************************************
# Time: 12781.000ns 
# 
# UVM_INFO @ 12781.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12781.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd88e ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd88e 
# UVM_INFO @ 12782.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 12782.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2647 pc:0x2646 imem_rd:0x0ACTUAL: npc:0x2647 pc:0x2646 imem_rd:0x0
# UVM_INFO @ 12784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2645 
# UVM_INFO @ 12784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2647 pc:0x2646 imem_rd:0x0
# UVM_INFO @ 12801.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12801.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 12801.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12801.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12801.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4ef9 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4ef9 
# UVM_INFO @ 12802.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 12802.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x258e pcout:0x258e dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x0548 NZP:0x2 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x258e pcout:0x258e dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x0548 NZP:0x2 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 12802.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2647 pc:0x2646 imem_rd:0x0ACTUAL: npc:0x2647 pc:0x2646 imem_rd:0x0
# UVM_INFO @ 12804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x258e 
# UVM_INFO @ 12804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2647 pc:0x2646 imem_rd:0x0
# UVM_INFO @ 12821.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12821.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12821.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12821.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9a7c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9a7c 
# UVM_INFO @ 12822.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 12822.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2647 pc:0x2646 imem_rd:0x0ACTUAL: npc:0x2647 pc:0x2646 imem_rd:0x0
# UVM_INFO @ 12824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x258e 
# UVM_INFO @ 12824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2648 pc:0x2647 imem_rd:0x1
# UVM_INFO @ 12841.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12841.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12841.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12841.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa36e ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa36e 
# UVM_INFO @ 12842.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 12842.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2648 pc:0x2647 imem_rd:0x1ACTUAL: npc:0x2648 pc:0x2647 imem_rd:0x1
# UVM_INFO @ 12844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x258e 
# UVM_INFO @ 12844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2648 pc:0x2647 imem_rd:0x0
# UVM_INFO @ 12861.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12861.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12861.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12861.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 010  
# IR PCOFFSET9         : 101001000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  9799  
# **********************************************
# Time: 12861.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 010  
# IR PCOFFSET9         : 101001000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  9799  
# **********************************************
# Time: 12861.000ns 
# 
# UVM_INFO @ 12861.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12861.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1c9e ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1c9e 
# UVM_INFO @ 12862.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 12862.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2648 pc:0x2647 imem_rd:0x0ACTUAL: npc:0x2648 pc:0x2647 imem_rd:0x0
# UVM_INFO @ 12864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x258e 
# UVM_INFO @ 12864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2648 pc:0x2647 imem_rd:0x0
# UVM_INFO @ 12881.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12881.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 12881.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12881.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12881.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5f7a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5f7a 
# UVM_INFO @ 12882.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 12882.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x262b pcout:0x262b dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x09e4 NZP:0x4 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x262b pcout:0x262b dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x09e4 NZP:0x4 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 12882.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2648 pc:0x2647 imem_rd:0x0ACTUAL: npc:0x2648 pc:0x2647 imem_rd:0x0
# UVM_INFO @ 12884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x262b 
# UVM_INFO @ 12884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2648 pc:0x2647 imem_rd:0x0
# UVM_INFO @ 12901.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12901.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12901.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12901.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0c0b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0c0b 
# UVM_INFO @ 12902.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 12902.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2648 pc:0x2647 imem_rd:0x0ACTUAL: npc:0x2648 pc:0x2647 imem_rd:0x0
# UVM_INFO @ 12904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x262b 
# UVM_INFO @ 12904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2649 pc:0x2648 imem_rd:0x1
# UVM_INFO @ 12921.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12921.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12921.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12921.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x922e ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x922e 
# UVM_INFO @ 12922.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 12922.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2649 pc:0x2648 imem_rd:0x1ACTUAL: npc:0x2649 pc:0x2648 imem_rd:0x1
# UVM_INFO @ 12924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x262b 
# UVM_INFO @ 12924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2649 pc:0x2648 imem_rd:0x0
# UVM_INFO @ 12941.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12941.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12941.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12941.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 100  
# IR PCOFFSET9         : 111100100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  9800  
# **********************************************
# Time: 12941.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 100  
# IR PCOFFSET9         : 111100100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  9800  
# **********************************************
# Time: 12941.000ns 
# 
# UVM_INFO @ 12941.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12941.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0d8a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0d8a 
# UVM_INFO @ 12942.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 12942.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2649 pc:0x2648 imem_rd:0x0ACTUAL: npc:0x2649 pc:0x2648 imem_rd:0x0
# UVM_INFO @ 12944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x262b 
# UVM_INFO @ 12944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2649 pc:0x2648 imem_rd:0x0
# UVM_INFO @ 12961.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12961.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 12961.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12961.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12961.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xaeb0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xaeb0 
# UVM_INFO @ 12962.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 12962.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2658 pcout:0x2658 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x0a10 NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2658 pcout:0x2658 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x0a10 NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 12962.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2649 pc:0x2648 imem_rd:0x0ACTUAL: npc:0x2649 pc:0x2648 imem_rd:0x0
# UVM_INFO @ 12964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2658 
# UVM_INFO @ 12964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2659 pc:0x2658 imem_rd:0x0
# UVM_INFO @ 12981.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 12981.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 12981.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 12981.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd6ff ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd6ff 
# UVM_INFO @ 12982.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 12982.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2659 pc:0x2658 imem_rd:0x0ACTUAL: npc:0x2659 pc:0x2658 imem_rd:0x0
# UVM_INFO @ 12984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2658 
# UVM_INFO @ 12984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x265a pc:0x2659 imem_rd:0x1
# UVM_INFO @ 13001.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13001.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13001.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13001.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa0c9 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa0c9 
# UVM_INFO @ 13002.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 13002.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x265a pc:0x2659 imem_rd:0x1ACTUAL: npc:0x265a pc:0x2659 imem_rd:0x1
# UVM_INFO @ 13004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2658 
# UVM_INFO @ 13004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x265a pc:0x2659 imem_rd:0x0
# UVM_INFO @ 13021.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13021.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13021.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13021.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 000010000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  9801  
# **********************************************
# Time: 13021.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 000010000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  9801  
# **********************************************
# Time: 13021.000ns 
# 
# UVM_INFO @ 13021.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13021.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x195f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x195f 
# UVM_INFO @ 13022.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 13022.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x265a pc:0x2659 imem_rd:0x0ACTUAL: npc:0x265a pc:0x2659 imem_rd:0x0
# UVM_INFO @ 13024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2658 
# UVM_INFO @ 13024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x265a pc:0x2659 imem_rd:0x0
# UVM_INFO @ 13041.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13041.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 13041.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13041.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13041.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6795 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6795 
# UVM_INFO @ 13042.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 13042.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x26e5 pcout:0x26e5 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x068c NZP:0x3 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x26e5 pcout:0x26e5 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x068c NZP:0x3 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 13042.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x265a pc:0x2659 imem_rd:0x0ACTUAL: npc:0x265a pc:0x2659 imem_rd:0x0
# UVM_INFO @ 13044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x26e5 
# UVM_INFO @ 13044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x26e6 pc:0x26e5 imem_rd:0x0
# UVM_INFO @ 13061.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13061.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13061.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13061.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5b3c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5b3c 
# UVM_INFO @ 13062.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 13062.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x26e6 pc:0x26e5 imem_rd:0x0ACTUAL: npc:0x26e6 pc:0x26e5 imem_rd:0x0
# UVM_INFO @ 13064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x26e5 
# UVM_INFO @ 13064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x26e7 pc:0x26e6 imem_rd:0x1
# UVM_INFO @ 13081.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13081.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13081.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13081.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xecf4 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xecf4 
# UVM_INFO @ 13082.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 13082.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x26e7 pc:0x26e6 imem_rd:0x1ACTUAL: npc:0x26e7 pc:0x26e6 imem_rd:0x1
# UVM_INFO @ 13084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x26e5 
# UVM_INFO @ 13084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x26e7 pc:0x26e6 imem_rd:0x0
# UVM_INFO @ 13101.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13101.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13101.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13101.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 010001100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  9818  
# **********************************************
# Time: 13101.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 010001100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  9818  
# **********************************************
# Time: 13101.000ns 
# 
# UVM_INFO @ 13101.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13101.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xdc25 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xdc25 
# UVM_INFO @ 13102.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 13102.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x26e7 pc:0x26e6 imem_rd:0x0ACTUAL: npc:0x26e7 pc:0x26e6 imem_rd:0x0
# UVM_INFO @ 13104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x26e5 
# UVM_INFO @ 13104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x26e7 pc:0x26e6 imem_rd:0x0
# UVM_INFO @ 13121.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13121.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 13121.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13121.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13121.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x79c1 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x79c1 
# UVM_INFO @ 13122.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 13122.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2615 pcout:0x2615 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x052f NZP:0x2 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2615 pcout:0x2615 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x052f NZP:0x2 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 13122.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x26e7 pc:0x26e6 imem_rd:0x0ACTUAL: npc:0x26e7 pc:0x26e6 imem_rd:0x0
# UVM_INFO @ 13124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2615 
# UVM_INFO @ 13124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x26e7 pc:0x26e6 imem_rd:0x0
# UVM_INFO @ 13141.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13141.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13141.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13141.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x18ae ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x18ae 
# UVM_INFO @ 13142.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 13142.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x26e7 pc:0x26e6 imem_rd:0x0ACTUAL: npc:0x26e7 pc:0x26e6 imem_rd:0x0
# UVM_INFO @ 13144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2615 
# UVM_INFO @ 13144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x26e8 pc:0x26e7 imem_rd:0x1
# UVM_INFO @ 13161.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13161.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13161.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13161.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf418 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf418 
# UVM_INFO @ 13162.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 13162.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x26e8 pc:0x26e7 imem_rd:0x1ACTUAL: npc:0x26e8 pc:0x26e7 imem_rd:0x1
# UVM_INFO @ 13164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2615 
# UVM_INFO @ 13164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x26e8 pc:0x26e7 imem_rd:0x0
# UVM_INFO @ 13181.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13181.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13181.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13181.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 010  
# IR PCOFFSET9         : 100101111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  9959  
# **********************************************
# Time: 13181.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 010  
# IR PCOFFSET9         : 100101111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  9959  
# **********************************************
# Time: 13181.000ns 
# 
# UVM_INFO @ 13181.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13181.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6034 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6034 
# UVM_INFO @ 13182.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 13182.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x26e8 pc:0x26e7 imem_rd:0x0ACTUAL: npc:0x26e8 pc:0x26e7 imem_rd:0x0
# UVM_INFO @ 13184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2615 
# UVM_INFO @ 13184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x26e8 pc:0x26e7 imem_rd:0x0
# UVM_INFO @ 13201.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13201.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 13201.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13201.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13201.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7d74 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7d74 
# UVM_INFO @ 13202.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 13202.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2742 pcout:0x2742 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x085b NZP:0x4 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2742 pcout:0x2742 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x085b NZP:0x4 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 13202.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x26e8 pc:0x26e7 imem_rd:0x0ACTUAL: npc:0x26e8 pc:0x26e7 imem_rd:0x0
# UVM_INFO @ 13204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2742 
# UVM_INFO @ 13204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x26e8 pc:0x26e7 imem_rd:0x0
# UVM_INFO @ 13221.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13221.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13221.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13221.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3ec1 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3ec1 
# UVM_INFO @ 13222.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 13222.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x26e8 pc:0x26e7 imem_rd:0x0ACTUAL: npc:0x26e8 pc:0x26e7 imem_rd:0x0
# UVM_INFO @ 13224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2742 
# UVM_INFO @ 13224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x26e9 pc:0x26e8 imem_rd:0x1
# UVM_INFO @ 13241.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13241.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13241.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13241.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xeb26 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xeb26 
# UVM_INFO @ 13242.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 13242.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x26e9 pc:0x26e8 imem_rd:0x1ACTUAL: npc:0x26e9 pc:0x26e8 imem_rd:0x1
# UVM_INFO @ 13244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2742 
# UVM_INFO @ 13244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x26e9 pc:0x26e8 imem_rd:0x0
# UVM_INFO @ 13261.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13261.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13261.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13261.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 100  
# IR PCOFFSET9         : 001011011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  9960  
# **********************************************
# Time: 13261.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 100  
# IR PCOFFSET9         : 001011011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  9960  
# **********************************************
# Time: 13261.000ns 
# 
# UVM_INFO @ 13261.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13261.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x99c7 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x99c7 
# UVM_INFO @ 13262.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 13262.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x26e9 pc:0x26e8 imem_rd:0x0ACTUAL: npc:0x26e9 pc:0x26e8 imem_rd:0x0
# UVM_INFO @ 13264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2742 
# UVM_INFO @ 13264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x26e9 pc:0x26e8 imem_rd:0x0
# UVM_INFO @ 13281.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13281.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 13281.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13281.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13281.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xba42 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xba42 
# UVM_INFO @ 13282.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 13282.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x27df pcout:0x27df dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x06f7 NZP:0x3 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x27df pcout:0x27df dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x06f7 NZP:0x3 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 13282.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x26e9 pc:0x26e8 imem_rd:0x0ACTUAL: npc:0x26e9 pc:0x26e8 imem_rd:0x0
# UVM_INFO @ 13284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x27df 
# UVM_INFO @ 13284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x27e0 pc:0x27df imem_rd:0x0
# UVM_INFO @ 13301.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13301.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13301.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13301.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9f40 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9f40 
# UVM_INFO @ 13302.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 13302.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x27e0 pc:0x27df imem_rd:0x0ACTUAL: npc:0x27e0 pc:0x27df imem_rd:0x0
# UVM_INFO @ 13304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x27df 
# UVM_INFO @ 13304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x27e1 pc:0x27e0 imem_rd:0x1
# UVM_INFO @ 13321.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13321.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13321.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13321.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb5a0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb5a0 
# UVM_INFO @ 13322.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 13322.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x27e1 pc:0x27e0 imem_rd:0x1ACTUAL: npc:0x27e1 pc:0x27e0 imem_rd:0x1
# UVM_INFO @ 13324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x27df 
# UVM_INFO @ 13324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x27e1 pc:0x27e0 imem_rd:0x0
# UVM_INFO @ 13341.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13341.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13341.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13341.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 011110111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  9961  
# **********************************************
# Time: 13341.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 011110111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  9961  
# **********************************************
# Time: 13341.000ns 
# 
# UVM_INFO @ 13341.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13341.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc7ee ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc7ee 
# UVM_INFO @ 13342.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 13342.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x27e1 pc:0x27e0 imem_rd:0x0ACTUAL: npc:0x27e1 pc:0x27e0 imem_rd:0x0
# UVM_INFO @ 13344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x27df 
# UVM_INFO @ 13344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x27e1 pc:0x27e0 imem_rd:0x0
# UVM_INFO @ 13361.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13361.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 13361.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13361.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13361.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x34db ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x34db 
# UVM_INFO @ 13362.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 13362.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x26f6 pcout:0x26f6 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x0d16 NZP:0x6 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x26f6 pcout:0x26f6 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x0d16 NZP:0x6 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 13362.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x27e1 pc:0x27e0 imem_rd:0x0ACTUAL: npc:0x27e1 pc:0x27e0 imem_rd:0x0
# UVM_INFO @ 13364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x26f6 
# UVM_INFO @ 13364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x27e1 pc:0x27e0 imem_rd:0x0
# UVM_INFO @ 13381.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13381.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13381.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13381.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7f3c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7f3c 
# UVM_INFO @ 13382.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 13382.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x27e1 pc:0x27e0 imem_rd:0x0ACTUAL: npc:0x27e1 pc:0x27e0 imem_rd:0x0
# UVM_INFO @ 13384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x26f6 
# UVM_INFO @ 13384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x27e2 pc:0x27e1 imem_rd:0x1
# UVM_INFO @ 13401.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13401.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13401.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13401.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe482 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe482 
# UVM_INFO @ 13402.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 13402.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x27e2 pc:0x27e1 imem_rd:0x1ACTUAL: npc:0x27e2 pc:0x27e1 imem_rd:0x1
# UVM_INFO @ 13404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x26f6 
# UVM_INFO @ 13404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x27e2 pc:0x27e1 imem_rd:0x0
# UVM_INFO @ 13421.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13421.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13421.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13421.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 110  
# IR PCOFFSET9         : 100010110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10209  
# **********************************************
# Time: 13421.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 110  
# IR PCOFFSET9         : 100010110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10209  
# **********************************************
# Time: 13421.000ns 
# 
# UVM_INFO @ 13421.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13421.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9291 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9291 
# UVM_INFO @ 13422.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 13422.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x27e2 pc:0x27e1 imem_rd:0x0ACTUAL: npc:0x27e2 pc:0x27e1 imem_rd:0x0
# UVM_INFO @ 13424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x26f6 
# UVM_INFO @ 13424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x27e2 pc:0x27e1 imem_rd:0x0
# UVM_INFO @ 13441.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13441.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 13441.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13441.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13441.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3e60 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3e60 
# UVM_INFO @ 13442.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 13442.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2763 pcout:0x2763 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0f82 NZP:0x7 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2763 pcout:0x2763 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0f82 NZP:0x7 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 13442.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x27e2 pc:0x27e1 imem_rd:0x0ACTUAL: npc:0x27e2 pc:0x27e1 imem_rd:0x0
# UVM_INFO @ 13444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2763 
# UVM_INFO @ 13444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2764 pc:0x2763 imem_rd:0x0
# UVM_INFO @ 13461.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13461.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13461.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13461.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe412 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe412 
# UVM_INFO @ 13462.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 13462.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2764 pc:0x2763 imem_rd:0x0ACTUAL: npc:0x2764 pc:0x2763 imem_rd:0x0
# UVM_INFO @ 13464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2763 
# UVM_INFO @ 13464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2765 pc:0x2764 imem_rd:0x1
# UVM_INFO @ 13481.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13481.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13481.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13481.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x91cd ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x91cd 
# UVM_INFO @ 13482.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 13482.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2765 pc:0x2764 imem_rd:0x1ACTUAL: npc:0x2765 pc:0x2764 imem_rd:0x1
# UVM_INFO @ 13484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2763 
# UVM_INFO @ 13484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2765 pc:0x2764 imem_rd:0x0
# UVM_INFO @ 13501.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13501.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13501.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13501.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 110000010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10210  
# **********************************************
# Time: 13501.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 110000010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10210  
# **********************************************
# Time: 13501.000ns 
# 
# UVM_INFO @ 13501.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13501.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9860 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9860 
# UVM_INFO @ 13502.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 13502.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2765 pc:0x2764 imem_rd:0x0ACTUAL: npc:0x2765 pc:0x2764 imem_rd:0x0
# UVM_INFO @ 13504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2763 
# UVM_INFO @ 13504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2765 pc:0x2764 imem_rd:0x0
# UVM_INFO @ 13521.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13521.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 13521.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13521.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13521.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd7f9 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd7f9 
# UVM_INFO @ 13522.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 13522.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x27a2 pcout:0x27a2 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x023e NZP:0x1 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x27a2 pcout:0x27a2 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x023e NZP:0x1 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 13522.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2765 pc:0x2764 imem_rd:0x0ACTUAL: npc:0x2765 pc:0x2764 imem_rd:0x0
# UVM_INFO @ 13524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x27a2 
# UVM_INFO @ 13524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x27a3 pc:0x27a2 imem_rd:0x0
# UVM_INFO @ 13541.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13541.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13541.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13541.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5c8f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5c8f 
# UVM_INFO @ 13542.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 13542.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x27a3 pc:0x27a2 imem_rd:0x0ACTUAL: npc:0x27a3 pc:0x27a2 imem_rd:0x0
# UVM_INFO @ 13544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x27a2 
# UVM_INFO @ 13544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x27a4 pc:0x27a3 imem_rd:0x1
# UVM_INFO @ 13561.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13561.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13561.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13561.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbb41 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbb41 
# UVM_INFO @ 13562.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 13562.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x27a4 pc:0x27a3 imem_rd:0x1ACTUAL: npc:0x27a4 pc:0x27a3 imem_rd:0x1
# UVM_INFO @ 13564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x27a2 
# UVM_INFO @ 13564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x27a4 pc:0x27a3 imem_rd:0x0
# UVM_INFO @ 13581.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13581.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13581.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13581.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 000111110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10085  
# **********************************************
# Time: 13581.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 000111110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10085  
# **********************************************
# Time: 13581.000ns 
# 
# UVM_INFO @ 13581.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13581.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8712 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8712 
# UVM_INFO @ 13582.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 13582.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x27a4 pc:0x27a3 imem_rd:0x0ACTUAL: npc:0x27a4 pc:0x27a3 imem_rd:0x0
# UVM_INFO @ 13584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x27a2 
# UVM_INFO @ 13584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x27a4 pc:0x27a3 imem_rd:0x0
# UVM_INFO @ 13601.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13601.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 13601.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13601.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13601.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8978 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8978 
# UVM_INFO @ 13602.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 13602.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x284d pcout:0x284d dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x08aa NZP:0x4 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x284d pcout:0x284d dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x08aa NZP:0x4 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 13602.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x27a4 pc:0x27a3 imem_rd:0x0ACTUAL: npc:0x27a4 pc:0x27a3 imem_rd:0x0
# UVM_INFO @ 13604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x284d 
# UVM_INFO @ 13604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x27a4 pc:0x27a3 imem_rd:0x0
# UVM_INFO @ 13621.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13621.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13621.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13621.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf6bb ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf6bb 
# UVM_INFO @ 13622.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 13622.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x27a4 pc:0x27a3 imem_rd:0x0ACTUAL: npc:0x27a4 pc:0x27a3 imem_rd:0x0
# UVM_INFO @ 13624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x284d 
# UVM_INFO @ 13624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x27a5 pc:0x27a4 imem_rd:0x1
# UVM_INFO @ 13641.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13641.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13641.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13641.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4368 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4368 
# UVM_INFO @ 13642.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 13642.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x27a5 pc:0x27a4 imem_rd:0x1ACTUAL: npc:0x27a5 pc:0x27a4 imem_rd:0x1
# UVM_INFO @ 13644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x284d 
# UVM_INFO @ 13644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x27a5 pc:0x27a4 imem_rd:0x0
# UVM_INFO @ 13661.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13661.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13661.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13661.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 100  
# IR PCOFFSET9         : 010101010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10148  
# **********************************************
# Time: 13661.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 100  
# IR PCOFFSET9         : 010101010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10148  
# **********************************************
# Time: 13661.000ns 
# 
# UVM_INFO @ 13661.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13661.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa95f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa95f 
# UVM_INFO @ 13662.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 13662.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x27a5 pc:0x27a4 imem_rd:0x0ACTUAL: npc:0x27a5 pc:0x27a4 imem_rd:0x0
# UVM_INFO @ 13664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x284d 
# UVM_INFO @ 13664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x27a5 pc:0x27a4 imem_rd:0x0
# UVM_INFO @ 13681.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13681.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 13681.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13681.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13681.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfccf ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfccf 
# UVM_INFO @ 13682.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 13682.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x26a7 pcout:0x26a7 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x0b03 NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x26a7 pcout:0x26a7 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x0b03 NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 13682.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x27a5 pc:0x27a4 imem_rd:0x0ACTUAL: npc:0x27a5 pc:0x27a4 imem_rd:0x0
# UVM_INFO @ 13684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x26a7 
# UVM_INFO @ 13684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x26a8 pc:0x26a7 imem_rd:0x0
# UVM_INFO @ 13701.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13701.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13701.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13701.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5e25 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5e25 
# UVM_INFO @ 13702.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 13702.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x26a8 pc:0x26a7 imem_rd:0x0ACTUAL: npc:0x26a8 pc:0x26a7 imem_rd:0x0
# UVM_INFO @ 13704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x26a7 
# UVM_INFO @ 13704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x26a9 pc:0x26a8 imem_rd:0x1
# UVM_INFO @ 13721.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13721.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13721.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13721.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4cbf ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4cbf 
# UVM_INFO @ 13722.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 13722.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x26a9 pc:0x26a8 imem_rd:0x1ACTUAL: npc:0x26a9 pc:0x26a8 imem_rd:0x1
# UVM_INFO @ 13724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x26a7 
# UVM_INFO @ 13724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x26a9 pc:0x26a8 imem_rd:0x0
# UVM_INFO @ 13741.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13741.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13741.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13741.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 100000011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10149  
# **********************************************
# Time: 13741.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 100000011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              : 10149  
# **********************************************
# Time: 13741.000ns 
# 
# UVM_INFO @ 13741.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13741.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe5b7 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe5b7 
# UVM_INFO @ 13742.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 13742.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x26a9 pc:0x26a8 imem_rd:0x0ACTUAL: npc:0x26a9 pc:0x26a8 imem_rd:0x0
# UVM_INFO @ 13744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x26a7 
# UVM_INFO @ 13744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x26a9 pc:0x26a8 imem_rd:0x0
# UVM_INFO @ 13761.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13761.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 13761.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13761.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13761.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe833 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe833 
# UVM_INFO @ 13762.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 13762.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2667 pcout:0x2667 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x07bf NZP:0x3 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2667 pcout:0x2667 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x07bf NZP:0x3 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 13762.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x26a9 pc:0x26a8 imem_rd:0x0ACTUAL: npc:0x26a9 pc:0x26a8 imem_rd:0x0
# UVM_INFO @ 13764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2667 
# UVM_INFO @ 13764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2668 pc:0x2667 imem_rd:0x0
# UVM_INFO @ 13781.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13781.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13781.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13781.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2921 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2921 
# UVM_INFO @ 13782.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 13782.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2668 pc:0x2667 imem_rd:0x0ACTUAL: npc:0x2668 pc:0x2667 imem_rd:0x0
# UVM_INFO @ 13784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2667 
# UVM_INFO @ 13784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2669 pc:0x2668 imem_rd:0x1
# UVM_INFO @ 13801.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13801.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13801.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13801.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc137 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc137 
# UVM_INFO @ 13802.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 13802.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2669 pc:0x2668 imem_rd:0x1ACTUAL: npc:0x2669 pc:0x2668 imem_rd:0x1
# UVM_INFO @ 13804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2667 
# UVM_INFO @ 13804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2669 pc:0x2668 imem_rd:0x0
# UVM_INFO @ 13821.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13821.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13821.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13821.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 110111111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  9897  
# **********************************************
# Time: 13821.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 110111111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  9897  
# **********************************************
# Time: 13821.000ns 
# 
# UVM_INFO @ 13821.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13821.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4c21 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4c21 
# UVM_INFO @ 13822.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 13822.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2669 pc:0x2668 imem_rd:0x0ACTUAL: npc:0x2669 pc:0x2668 imem_rd:0x0
# UVM_INFO @ 13824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2667 
# UVM_INFO @ 13824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2669 pc:0x2668 imem_rd:0x0
# UVM_INFO @ 13841.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13841.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 13841.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13841.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13841.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x939a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x939a 
# UVM_INFO @ 13842.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 13842.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2693 pcout:0x2693 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x0c2b NZP:0x6 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2693 pcout:0x2693 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x0c2b NZP:0x6 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 13842.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2669 pc:0x2668 imem_rd:0x0ACTUAL: npc:0x2669 pc:0x2668 imem_rd:0x0
# UVM_INFO @ 13844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2693 
# UVM_INFO @ 13844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2669 pc:0x2668 imem_rd:0x0
# UVM_INFO @ 13861.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13861.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13861.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13861.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x336d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x336d 
# UVM_INFO @ 13862.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 13862.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2669 pc:0x2668 imem_rd:0x0ACTUAL: npc:0x2669 pc:0x2668 imem_rd:0x0
# UVM_INFO @ 13864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2693 
# UVM_INFO @ 13864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x266a pc:0x2669 imem_rd:0x1
# UVM_INFO @ 13881.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13881.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13881.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13881.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5617 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5617 
# UVM_INFO @ 13882.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 13882.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x266a pc:0x2669 imem_rd:0x1ACTUAL: npc:0x266a pc:0x2669 imem_rd:0x1
# UVM_INFO @ 13884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2693 
# UVM_INFO @ 13884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x266a pc:0x2669 imem_rd:0x0
# UVM_INFO @ 13901.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13901.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13901.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13901.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 110  
# IR PCOFFSET9         : 000101011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  9833  
# **********************************************
# Time: 13901.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 110  
# IR PCOFFSET9         : 000101011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  9833  
# **********************************************
# Time: 13901.000ns 
# 
# UVM_INFO @ 13901.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13901.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2a38 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2a38 
# UVM_INFO @ 13902.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 13902.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x266a pc:0x2669 imem_rd:0x0ACTUAL: npc:0x266a pc:0x2669 imem_rd:0x0
# UVM_INFO @ 13904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2693 
# UVM_INFO @ 13904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x266a pc:0x2669 imem_rd:0x0
# UVM_INFO @ 13921.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13921.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 13921.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13921.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13921.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x78d4 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x78d4 
# UVM_INFO @ 13922.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 13922.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x25b3 pcout:0x25b3 dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x0f4a NZP:0x7 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x25b3 pcout:0x25b3 dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x0f4a NZP:0x7 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 13922.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x266a pc:0x2669 imem_rd:0x0ACTUAL: npc:0x266a pc:0x2669 imem_rd:0x0
# UVM_INFO @ 13924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x25b3 
# UVM_INFO @ 13924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x25b4 pc:0x25b3 imem_rd:0x0
# UVM_INFO @ 13941.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13941.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13941.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13941.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7c57 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7c57 
# UVM_INFO @ 13942.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 13942.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x25b4 pc:0x25b3 imem_rd:0x0ACTUAL: npc:0x25b4 pc:0x25b3 imem_rd:0x0
# UVM_INFO @ 13944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x25b3 
# UVM_INFO @ 13944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x25b5 pc:0x25b4 imem_rd:0x1
# UVM_INFO @ 13961.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13961.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13961.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13961.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1a70 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1a70 
# UVM_INFO @ 13962.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 13962.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x25b5 pc:0x25b4 imem_rd:0x1ACTUAL: npc:0x25b5 pc:0x25b4 imem_rd:0x1
# UVM_INFO @ 13964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x25b3 
# UVM_INFO @ 13964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x25b5 pc:0x25b4 imem_rd:0x0
# UVM_INFO @ 13981.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 13981.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13981.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 13981.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 101001010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  9834  
# **********************************************
# Time: 13981.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 101001010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  9834  
# **********************************************
# Time: 13981.000ns 
# 
# UVM_INFO @ 13981.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 13981.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0aa4 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0aa4 
# UVM_INFO @ 13982.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 13982.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x25b5 pc:0x25b4 imem_rd:0x0ACTUAL: npc:0x25b5 pc:0x25b4 imem_rd:0x0
# UVM_INFO @ 13984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x25b3 
# UVM_INFO @ 13984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x25b5 pc:0x25b4 imem_rd:0x0
# UVM_INFO @ 14001.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14001.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 14001.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14001.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14001.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x57e5 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x57e5 
# UVM_INFO @ 14002.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 14002.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x259a pcout:0x259a dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x0de6 NZP:0x6 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x259a pcout:0x259a dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x0de6 NZP:0x6 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 14002.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x25b5 pc:0x25b4 imem_rd:0x0ACTUAL: npc:0x25b5 pc:0x25b4 imem_rd:0x0
# UVM_INFO @ 14004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x259a 
# UVM_INFO @ 14004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x25b5 pc:0x25b4 imem_rd:0x0
# UVM_INFO @ 14021.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14021.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14021.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14021.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc5d7 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc5d7 
# UVM_INFO @ 14022.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 14022.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x25b5 pc:0x25b4 imem_rd:0x0ACTUAL: npc:0x25b5 pc:0x25b4 imem_rd:0x0
# UVM_INFO @ 14024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x259a 
# UVM_INFO @ 14024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x25b6 pc:0x25b5 imem_rd:0x1
# UVM_INFO @ 14041.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14041.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14041.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14041.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd722 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd722 
# UVM_INFO @ 14042.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 14042.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x25b6 pc:0x25b5 imem_rd:0x1ACTUAL: npc:0x25b6 pc:0x25b5 imem_rd:0x1
# UVM_INFO @ 14044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x259a 
# UVM_INFO @ 14044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x25b6 pc:0x25b5 imem_rd:0x0
# UVM_INFO @ 14061.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14061.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14061.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14061.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 110  
# IR PCOFFSET9         : 111100110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  9653  
# **********************************************
# Time: 14061.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 110  
# IR PCOFFSET9         : 111100110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  9653  
# **********************************************
# Time: 14061.000ns 
# 
# UVM_INFO @ 14061.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14061.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1398 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1398 
# UVM_INFO @ 14062.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 14062.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x25b6 pc:0x25b5 imem_rd:0x0ACTUAL: npc:0x25b6 pc:0x25b5 imem_rd:0x0
# UVM_INFO @ 14064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x259a 
# UVM_INFO @ 14064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x25b6 pc:0x25b5 imem_rd:0x0
# UVM_INFO @ 14081.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14081.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 14081.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14081.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14081.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc748 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc748 
# UVM_INFO @ 14082.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 14082.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x25c7 pcout:0x25c7 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x0612 NZP:0x3 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x25c7 pcout:0x25c7 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x0612 NZP:0x3 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 14082.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x25b6 pc:0x25b5 imem_rd:0x0ACTUAL: npc:0x25b6 pc:0x25b5 imem_rd:0x0
# UVM_INFO @ 14084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x25c7 
# UVM_INFO @ 14084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x25c8 pc:0x25c7 imem_rd:0x0
# UVM_INFO @ 14101.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14101.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14101.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14101.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf5e2 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf5e2 
# UVM_INFO @ 14102.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 14102.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x25c8 pc:0x25c7 imem_rd:0x0ACTUAL: npc:0x25c8 pc:0x25c7 imem_rd:0x0
# UVM_INFO @ 14104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x25c7 
# UVM_INFO @ 14104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x25c9 pc:0x25c8 imem_rd:0x1
# UVM_INFO @ 14121.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14121.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14121.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14121.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7724 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7724 
# UVM_INFO @ 14122.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 14122.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x25c9 pc:0x25c8 imem_rd:0x1ACTUAL: npc:0x25c9 pc:0x25c8 imem_rd:0x1
# UVM_INFO @ 14124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x25c7 
# UVM_INFO @ 14124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x25c9 pc:0x25c8 imem_rd:0x0
# UVM_INFO @ 14141.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14141.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14141.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14141.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 000010010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  9654  
# **********************************************
# Time: 14141.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 000010010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  9654  
# **********************************************
# Time: 14141.000ns 
# 
# UVM_INFO @ 14141.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14141.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8af3 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8af3 
# UVM_INFO @ 14142.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 14142.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x25c9 pc:0x25c8 imem_rd:0x0ACTUAL: npc:0x25c9 pc:0x25c8 imem_rd:0x0
# UVM_INFO @ 14144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x25c7 
# UVM_INFO @ 14144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x25c9 pc:0x25c8 imem_rd:0x0
# UVM_INFO @ 14161.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14161.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 14161.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14161.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14161.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x93d6 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x93d6 
# UVM_INFO @ 14162.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 14162.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2656 pcout:0x2656 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x0a8e NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2656 pcout:0x2656 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x0a8e NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 14162.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x25c9 pc:0x25c8 imem_rd:0x0ACTUAL: npc:0x25c9 pc:0x25c8 imem_rd:0x0
# UVM_INFO @ 14164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2656 
# UVM_INFO @ 14164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2657 pc:0x2656 imem_rd:0x0
# UVM_INFO @ 14181.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14181.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14181.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14181.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x275b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x275b 
# UVM_INFO @ 14182.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 14182.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2657 pc:0x2656 imem_rd:0x0ACTUAL: npc:0x2657 pc:0x2656 imem_rd:0x0
# UVM_INFO @ 14184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2656 
# UVM_INFO @ 14184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2658 pc:0x2657 imem_rd:0x1
# UVM_INFO @ 14201.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14201.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14201.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14201.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x92b6 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x92b6 
# UVM_INFO @ 14202.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 14202.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2658 pc:0x2657 imem_rd:0x1ACTUAL: npc:0x2658 pc:0x2657 imem_rd:0x1
# UVM_INFO @ 14204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2656 
# UVM_INFO @ 14204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2658 pc:0x2657 imem_rd:0x0
# UVM_INFO @ 14221.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14221.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14221.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14221.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 010001110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  9673  
# **********************************************
# Time: 14221.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 010001110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  9673  
# **********************************************
# Time: 14221.000ns 
# 
# UVM_INFO @ 14221.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14221.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x692a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x692a 
# UVM_INFO @ 14222.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 14222.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2658 pc:0x2657 imem_rd:0x0ACTUAL: npc:0x2658 pc:0x2657 imem_rd:0x0
# UVM_INFO @ 14224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2656 
# UVM_INFO @ 14224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2658 pc:0x2657 imem_rd:0x0
# UVM_INFO @ 14241.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14241.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 14241.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14241.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14241.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd400 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd400 
# UVM_INFO @ 14242.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 14242.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2580 pcout:0x2580 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x0329 NZP:0x1 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2580 pcout:0x2580 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x0329 NZP:0x1 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 14242.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2658 pc:0x2657 imem_rd:0x0ACTUAL: npc:0x2658 pc:0x2657 imem_rd:0x0
# UVM_INFO @ 14244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2580 
# UVM_INFO @ 14244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2581 pc:0x2580 imem_rd:0x0
# UVM_INFO @ 14261.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14261.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14261.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14261.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3906 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3906 
# UVM_INFO @ 14262.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 14262.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2581 pc:0x2580 imem_rd:0x0ACTUAL: npc:0x2581 pc:0x2580 imem_rd:0x0
# UVM_INFO @ 14264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2580 
# UVM_INFO @ 14264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2582 pc:0x2581 imem_rd:0x1
# UVM_INFO @ 14281.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14281.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14281.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14281.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa76d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa76d 
# UVM_INFO @ 14282.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 14282.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2582 pc:0x2581 imem_rd:0x1ACTUAL: npc:0x2582 pc:0x2581 imem_rd:0x1
# UVM_INFO @ 14284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2580 
# UVM_INFO @ 14284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2582 pc:0x2581 imem_rd:0x0
# UVM_INFO @ 14301.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14301.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14301.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14301.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 100101001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  9816  
# **********************************************
# Time: 14301.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 100101001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  9816  
# **********************************************
# Time: 14301.000ns 
# 
# UVM_INFO @ 14301.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14301.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7a9c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7a9c 
# UVM_INFO @ 14302.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 14302.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2582 pc:0x2581 imem_rd:0x0ACTUAL: npc:0x2582 pc:0x2581 imem_rd:0x0
# UVM_INFO @ 14304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2580 
# UVM_INFO @ 14304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2582 pc:0x2581 imem_rd:0x0
# UVM_INFO @ 14321.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14321.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 14321.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14321.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14321.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6201 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6201 
# UVM_INFO @ 14322.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 14322.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x25c6 pcout:0x25c6 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x0645 NZP:0x3 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x25c6 pcout:0x25c6 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x0645 NZP:0x3 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 14322.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2582 pc:0x2581 imem_rd:0x0ACTUAL: npc:0x2582 pc:0x2581 imem_rd:0x0
# UVM_INFO @ 14324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x25c6 
# UVM_INFO @ 14324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x25c7 pc:0x25c6 imem_rd:0x0
# UVM_INFO @ 14341.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14341.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14341.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14341.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x22cc ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x22cc 
# UVM_INFO @ 14342.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 14342.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x25c7 pc:0x25c6 imem_rd:0x0ACTUAL: npc:0x25c7 pc:0x25c6 imem_rd:0x0
# UVM_INFO @ 14344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x25c6 
# UVM_INFO @ 14344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x25c8 pc:0x25c7 imem_rd:0x1
# UVM_INFO @ 14361.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14361.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14361.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14361.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2288 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2288 
# UVM_INFO @ 14362.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 14362.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x25c8 pc:0x25c7 imem_rd:0x1ACTUAL: npc:0x25c8 pc:0x25c7 imem_rd:0x1
# UVM_INFO @ 14364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x25c6 
# UVM_INFO @ 14364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x25c8 pc:0x25c7 imem_rd:0x0
# UVM_INFO @ 14381.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14381.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14381.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14381.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 001000101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  9602  
# **********************************************
# Time: 14381.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 001000101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  9602  
# **********************************************
# Time: 14381.000ns 
# 
# UVM_INFO @ 14381.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14381.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x181d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x181d 
# UVM_INFO @ 14382.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 14382.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x25c8 pc:0x25c7 imem_rd:0x0ACTUAL: npc:0x25c8 pc:0x25c7 imem_rd:0x0
# UVM_INFO @ 14384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x25c6 
# UVM_INFO @ 14384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x25c8 pc:0x25c7 imem_rd:0x0
# UVM_INFO @ 14401.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14401.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 14401.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14401.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14401.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe4d8 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe4d8 
# UVM_INFO @ 14402.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 14402.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x26b8 pcout:0x26b8 dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x0cf1 NZP:0x6 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x26b8 pcout:0x26b8 dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x0cf1 NZP:0x6 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 14402.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x25c8 pc:0x25c7 imem_rd:0x0ACTUAL: npc:0x25c8 pc:0x25c7 imem_rd:0x0
# UVM_INFO @ 14404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x26b8 
# UVM_INFO @ 14404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x25c8 pc:0x25c7 imem_rd:0x0
# UVM_INFO @ 14421.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14421.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14421.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14421.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9799 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9799 
# UVM_INFO @ 14422.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 14422.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x25c8 pc:0x25c7 imem_rd:0x0ACTUAL: npc:0x25c8 pc:0x25c7 imem_rd:0x0
# UVM_INFO @ 14424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x26b8 
# UVM_INFO @ 14424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x25c9 pc:0x25c8 imem_rd:0x1
# UVM_INFO @ 14441.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14441.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14441.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14441.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd54a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd54a 
# UVM_INFO @ 14442.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 14442.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x25c9 pc:0x25c8 imem_rd:0x1ACTUAL: npc:0x25c9 pc:0x25c8 imem_rd:0x1
# UVM_INFO @ 14444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x26b8 
# UVM_INFO @ 14444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x25c9 pc:0x25c8 imem_rd:0x0
# UVM_INFO @ 14461.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14461.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14461.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14461.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 110  
# IR PCOFFSET9         : 011110001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  9672  
# **********************************************
# Time: 14461.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 110  
# IR PCOFFSET9         : 011110001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  9672  
# **********************************************
# Time: 14461.000ns 
# 
# UVM_INFO @ 14461.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14461.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xaa8e ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xaa8e 
# UVM_INFO @ 14462.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 14462.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x25c9 pc:0x25c8 imem_rd:0x0ACTUAL: npc:0x25c9 pc:0x25c8 imem_rd:0x0
# UVM_INFO @ 14464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x26b8 
# UVM_INFO @ 14464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x25c9 pc:0x25c8 imem_rd:0x0
# UVM_INFO @ 14481.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14481.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 14481.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14481.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14481.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd510 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd510 
# UVM_INFO @ 14482.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 14482.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x24d8 pcout:0x24d8 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x0710 NZP:0x3 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x24d8 pcout:0x24d8 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x0710 NZP:0x3 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 14482.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x25c9 pc:0x25c8 imem_rd:0x0ACTUAL: npc:0x25c9 pc:0x25c8 imem_rd:0x0
# UVM_INFO @ 14484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x24d8 
# UVM_INFO @ 14484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x24d9 pc:0x24d8 imem_rd:0x0
# UVM_INFO @ 14501.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14501.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14501.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14501.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1c77 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1c77 
# UVM_INFO @ 14502.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 14502.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x24d9 pc:0x24d8 imem_rd:0x0ACTUAL: npc:0x24d9 pc:0x24d8 imem_rd:0x0
# UVM_INFO @ 14504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x24d8 
# UVM_INFO @ 14504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x24da pc:0x24d9 imem_rd:0x1
# UVM_INFO @ 14521.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14521.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14521.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14521.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8830 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8830 
# UVM_INFO @ 14522.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 14522.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x24da pc:0x24d9 imem_rd:0x1ACTUAL: npc:0x24da pc:0x24d9 imem_rd:0x1
# UVM_INFO @ 14524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x24d8 
# UVM_INFO @ 14524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x24da pc:0x24d9 imem_rd:0x0
# UVM_INFO @ 14541.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14541.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14541.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14541.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 100010000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  9673  
# **********************************************
# Time: 14541.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 100010000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  9673  
# **********************************************
# Time: 14541.000ns 
# 
# UVM_INFO @ 14541.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14541.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3250 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3250 
# UVM_INFO @ 14542.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 14542.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x24da pc:0x24d9 imem_rd:0x0ACTUAL: npc:0x24da pc:0x24d9 imem_rd:0x0
# UVM_INFO @ 14544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x24d8 
# UVM_INFO @ 14544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x24da pc:0x24d9 imem_rd:0x0
# UVM_INFO @ 14561.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14561.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 14561.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14561.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14561.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbee5 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbee5 
# UVM_INFO @ 14562.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 14562.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2465 pcout:0x2465 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0d8c NZP:0x6 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2465 pcout:0x2465 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0d8c NZP:0x6 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 14562.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x24da pc:0x24d9 imem_rd:0x0ACTUAL: npc:0x24da pc:0x24d9 imem_rd:0x0
# UVM_INFO @ 14564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2465 
# UVM_INFO @ 14564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x24da pc:0x24d9 imem_rd:0x0
# UVM_INFO @ 14581.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14581.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14581.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14581.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf7fd ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf7fd 
# UVM_INFO @ 14582.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 14582.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x24da pc:0x24d9 imem_rd:0x0ACTUAL: npc:0x24da pc:0x24d9 imem_rd:0x0
# UVM_INFO @ 14584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2465 
# UVM_INFO @ 14584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x24db pc:0x24da imem_rd:0x1
# UVM_INFO @ 14601.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14601.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14601.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14601.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xadb1 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xadb1 
# UVM_INFO @ 14602.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 14602.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x24db pc:0x24da imem_rd:0x1ACTUAL: npc:0x24db pc:0x24da imem_rd:0x1
# UVM_INFO @ 14604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2465 
# UVM_INFO @ 14604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x24db pc:0x24da imem_rd:0x0
# UVM_INFO @ 14621.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14621.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14621.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14621.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 110  
# IR PCOFFSET9         : 110001100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  9434  
# **********************************************
# Time: 14621.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 110  
# IR PCOFFSET9         : 110001100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  9434  
# **********************************************
# Time: 14621.000ns 
# 
# UVM_INFO @ 14621.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14621.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa1cf ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa1cf 
# UVM_INFO @ 14622.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 14622.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x24db pc:0x24da imem_rd:0x0ACTUAL: npc:0x24db pc:0x24da imem_rd:0x0
# UVM_INFO @ 14624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2465 
# UVM_INFO @ 14624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x24db pc:0x24da imem_rd:0x0
# UVM_INFO @ 14641.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14641.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 14641.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14641.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14641.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe8cf ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe8cf 
# UVM_INFO @ 14642.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 14642.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2512 pcout:0x2512 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x0a38 NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2512 pcout:0x2512 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x0a38 NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 14642.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x24db pc:0x24da imem_rd:0x0ACTUAL: npc:0x24db pc:0x24da imem_rd:0x0
# UVM_INFO @ 14644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2512 
# UVM_INFO @ 14644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2513 pc:0x2512 imem_rd:0x0
# UVM_INFO @ 14661.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14661.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14661.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14661.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xffd9 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xffd9 
# UVM_INFO @ 14662.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 14662.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2513 pc:0x2512 imem_rd:0x0ACTUAL: npc:0x2513 pc:0x2512 imem_rd:0x0
# UVM_INFO @ 14664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2512 
# UVM_INFO @ 14664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2514 pc:0x2513 imem_rd:0x1
# UVM_INFO @ 14681.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14681.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14681.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14681.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf587 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf587 
# UVM_INFO @ 14682.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 14682.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2514 pc:0x2513 imem_rd:0x1ACTUAL: npc:0x2514 pc:0x2513 imem_rd:0x1
# UVM_INFO @ 14684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2512 
# UVM_INFO @ 14684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2514 pc:0x2513 imem_rd:0x0
# UVM_INFO @ 14701.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14701.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14701.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14701.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 000111000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  9435  
# **********************************************
# Time: 14701.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 000111000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  9435  
# **********************************************
# Time: 14701.000ns 
# 
# UVM_INFO @ 14701.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14701.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd0fc ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd0fc 
# UVM_INFO @ 14702.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 14702.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2514 pc:0x2513 imem_rd:0x0ACTUAL: npc:0x2514 pc:0x2513 imem_rd:0x0
# UVM_INFO @ 14704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2512 
# UVM_INFO @ 14704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2514 pc:0x2513 imem_rd:0x0
# UVM_INFO @ 14721.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14721.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 14721.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14721.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14721.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x639c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x639c 
# UVM_INFO @ 14722.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 14722.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x246e pcout:0x246e dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x0f5b NZP:0x7 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x246e pcout:0x246e dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x0f5b NZP:0x7 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 14722.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2514 pc:0x2513 imem_rd:0x0ACTUAL: npc:0x2514 pc:0x2513 imem_rd:0x0
# UVM_INFO @ 14724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x246e 
# UVM_INFO @ 14724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x246f pc:0x246e imem_rd:0x0
# UVM_INFO @ 14741.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14741.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14741.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14741.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0edb ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0edb 
# UVM_INFO @ 14742.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 14742.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x246f pc:0x246e imem_rd:0x0ACTUAL: npc:0x246f pc:0x246e imem_rd:0x0
# UVM_INFO @ 14744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x246e 
# UVM_INFO @ 14744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2470 pc:0x246f imem_rd:0x1
# UVM_INFO @ 14761.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14761.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14761.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14761.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1fc3 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1fc3 
# UVM_INFO @ 14762.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 14762.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2470 pc:0x246f imem_rd:0x1ACTUAL: npc:0x2470 pc:0x246f imem_rd:0x1
# UVM_INFO @ 14764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x246e 
# UVM_INFO @ 14764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2470 pc:0x246f imem_rd:0x0
# UVM_INFO @ 14781.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14781.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14781.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14781.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 101011011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  9492  
# **********************************************
# Time: 14781.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 101011011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  9492  
# **********************************************
# Time: 14781.000ns 
# 
# UVM_INFO @ 14781.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14781.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x89bc ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x89bc 
# UVM_INFO @ 14782.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 14782.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2470 pc:0x246f imem_rd:0x0ACTUAL: npc:0x2470 pc:0x246f imem_rd:0x0
# UVM_INFO @ 14784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x246e 
# UVM_INFO @ 14784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2470 pc:0x246f imem_rd:0x0
# UVM_INFO @ 14801.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14801.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 14801.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14801.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14801.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x12e0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x12e0 
# UVM_INFO @ 14802.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 14802.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2466 pcout:0x2466 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x03f7 NZP:0x1 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2466 pcout:0x2466 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x03f7 NZP:0x1 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 14802.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2470 pc:0x246f imem_rd:0x0ACTUAL: npc:0x2470 pc:0x246f imem_rd:0x0
# UVM_INFO @ 14804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2466 
# UVM_INFO @ 14804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2467 pc:0x2466 imem_rd:0x0
# UVM_INFO @ 14821.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14821.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14821.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14821.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb969 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb969 
# UVM_INFO @ 14822.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 14822.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2467 pc:0x2466 imem_rd:0x0ACTUAL: npc:0x2467 pc:0x2466 imem_rd:0x0
# UVM_INFO @ 14824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2466 
# UVM_INFO @ 14824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2468 pc:0x2467 imem_rd:0x1
# UVM_INFO @ 14841.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14841.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14841.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14841.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd10a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd10a 
# UVM_INFO @ 14842.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 14842.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2468 pc:0x2467 imem_rd:0x1ACTUAL: npc:0x2468 pc:0x2467 imem_rd:0x1
# UVM_INFO @ 14844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2466 
# UVM_INFO @ 14844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2468 pc:0x2467 imem_rd:0x0
# UVM_INFO @ 14861.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14861.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14861.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14861.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 111110111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  9328  
# **********************************************
# Time: 14861.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 111110111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  9328  
# **********************************************
# Time: 14861.000ns 
# 
# UVM_INFO @ 14861.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14861.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4bf1 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4bf1 
# UVM_INFO @ 14862.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 14862.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2468 pc:0x2467 imem_rd:0x0ACTUAL: npc:0x2468 pc:0x2467 imem_rd:0x0
# UVM_INFO @ 14864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2466 
# UVM_INFO @ 14864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2468 pc:0x2467 imem_rd:0x0
# UVM_INFO @ 14881.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14881.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 14881.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14881.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14881.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1f23 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1f23 
# UVM_INFO @ 14882.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 14882.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x24ca pcout:0x24ca dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x0e63 NZP:0x7 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x24ca pcout:0x24ca dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x0e63 NZP:0x7 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 14882.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2468 pc:0x2467 imem_rd:0x0ACTUAL: npc:0x2468 pc:0x2467 imem_rd:0x0
# UVM_INFO @ 14884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x24ca 
# UVM_INFO @ 14884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x24cb pc:0x24ca imem_rd:0x0
# UVM_INFO @ 14901.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14901.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14901.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14901.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2da0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2da0 
# UVM_INFO @ 14902.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 14902.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x24cb pc:0x24ca imem_rd:0x0ACTUAL: npc:0x24cb pc:0x24ca imem_rd:0x0
# UVM_INFO @ 14904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x24ca 
# UVM_INFO @ 14904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x24cc pc:0x24cb imem_rd:0x1
# UVM_INFO @ 14921.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14921.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14921.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14921.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4379 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4379 
# UVM_INFO @ 14922.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 14922.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x24cc pc:0x24cb imem_rd:0x1ACTUAL: npc:0x24cc pc:0x24cb imem_rd:0x1
# UVM_INFO @ 14924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x24ca 
# UVM_INFO @ 14924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x24cc pc:0x24cb imem_rd:0x0
# UVM_INFO @ 14941.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14941.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14941.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14941.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 001100011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  9320  
# **********************************************
# Time: 14941.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 001100011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  9320  
# **********************************************
# Time: 14941.000ns 
# 
# UVM_INFO @ 14941.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14941.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1972 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1972 
# UVM_INFO @ 14942.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 14942.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x24cc pc:0x24cb imem_rd:0x0ACTUAL: npc:0x24cc pc:0x24cb imem_rd:0x0
# UVM_INFO @ 14944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x24ca 
# UVM_INFO @ 14944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x24cc pc:0x24cb imem_rd:0x0
# UVM_INFO @ 14961.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14961.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 14961.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14961.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14961.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x08c2 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x08c2 
# UVM_INFO @ 14962.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 14962.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x256a pcout:0x256a dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x0a9f NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x256a pcout:0x256a dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x0a9f NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 14962.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x24cc pc:0x24cb imem_rd:0x0ACTUAL: npc:0x24cc pc:0x24cb imem_rd:0x0
# UVM_INFO @ 14964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x256a 
# UVM_INFO @ 14964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x256b pc:0x256a imem_rd:0x0
# UVM_INFO @ 14981.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 14981.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 14981.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 14981.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa9d8 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa9d8 
# UVM_INFO @ 14982.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 14982.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x256b pc:0x256a imem_rd:0x0ACTUAL: npc:0x256b pc:0x256a imem_rd:0x0
# UVM_INFO @ 14984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x256a 
# UVM_INFO @ 14984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x256c pc:0x256b imem_rd:0x1
# UVM_INFO @ 15001.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15001.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15001.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15001.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe798 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe798 
# UVM_INFO @ 15002.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 15002.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x256c pc:0x256b imem_rd:0x1ACTUAL: npc:0x256c pc:0x256b imem_rd:0x1
# UVM_INFO @ 15004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x256a 
# UVM_INFO @ 15004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x256c pc:0x256b imem_rd:0x0
# UVM_INFO @ 15021.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15021.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15021.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15021.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 010011111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  9420  
# **********************************************
# Time: 15021.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 010011111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  9420  
# **********************************************
# Time: 15021.000ns 
# 
# UVM_INFO @ 15021.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15021.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x16f8 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x16f8 
# UVM_INFO @ 15022.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 15022.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x256c pc:0x256b imem_rd:0x0ACTUAL: npc:0x256c pc:0x256b imem_rd:0x0
# UVM_INFO @ 15024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x256a 
# UVM_INFO @ 15024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x256c pc:0x256b imem_rd:0x0
# UVM_INFO @ 15041.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15041.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 15041.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15041.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15041.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xde04 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xde04 
# UVM_INFO @ 15042.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 15042.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x24a9 pcout:0x24a9 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x0f3e NZP:0x7 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x24a9 pcout:0x24a9 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x0f3e NZP:0x7 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 15042.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x256c pc:0x256b imem_rd:0x0ACTUAL: npc:0x256c pc:0x256b imem_rd:0x0
# UVM_INFO @ 15044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x24a9 
# UVM_INFO @ 15044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x24aa pc:0x24a9 imem_rd:0x0
# UVM_INFO @ 15061.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15061.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15061.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15061.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0fdc ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0fdc 
# UVM_INFO @ 15062.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 15062.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x24aa pc:0x24a9 imem_rd:0x0ACTUAL: npc:0x24aa pc:0x24a9 imem_rd:0x0
# UVM_INFO @ 15064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x24a9 
# UVM_INFO @ 15064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x24ab pc:0x24aa imem_rd:0x1
# UVM_INFO @ 15081.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15081.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15081.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15081.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xaea0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xaea0 
# UVM_INFO @ 15082.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 15082.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x24ab pc:0x24aa imem_rd:0x1ACTUAL: npc:0x24ab pc:0x24aa imem_rd:0x1
# UVM_INFO @ 15084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x24a9 
# UVM_INFO @ 15084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x24ab pc:0x24aa imem_rd:0x0
# UVM_INFO @ 15101.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15101.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15101.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15101.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 100111110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  9580  
# **********************************************
# Time: 15101.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 100111110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  9580  
# **********************************************
# Time: 15101.000ns 
# 
# UVM_INFO @ 15101.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15101.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa6f3 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa6f3 
# UVM_INFO @ 15102.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 15102.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x24ab pc:0x24aa imem_rd:0x0ACTUAL: npc:0x24ab pc:0x24aa imem_rd:0x0
# UVM_INFO @ 15104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x24a9 
# UVM_INFO @ 15104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x24ab pc:0x24aa imem_rd:0x0
# UVM_INFO @ 15121.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15121.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 15121.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15121.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15121.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xdc78 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xdc78 
# UVM_INFO @ 15122.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 15122.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2454 pcout:0x2454 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0baa NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2454 pcout:0x2454 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0baa NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 15122.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x24ab pc:0x24aa imem_rd:0x0ACTUAL: npc:0x24ab pc:0x24aa imem_rd:0x0
# UVM_INFO @ 15124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2454 
# UVM_INFO @ 15124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2455 pc:0x2454 imem_rd:0x0
# UVM_INFO @ 15141.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15141.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15141.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15141.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6049 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6049 
# UVM_INFO @ 15142.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 15142.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2455 pc:0x2454 imem_rd:0x0ACTUAL: npc:0x2455 pc:0x2454 imem_rd:0x0
# UVM_INFO @ 15144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2454 
# UVM_INFO @ 15144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2456 pc:0x2455 imem_rd:0x1
# UVM_INFO @ 15161.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15161.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15161.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15161.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb8b8 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb8b8 
# UVM_INFO @ 15162.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 15162.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2456 pc:0x2455 imem_rd:0x1ACTUAL: npc:0x2456 pc:0x2455 imem_rd:0x1
# UVM_INFO @ 15164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2454 
# UVM_INFO @ 15164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2456 pc:0x2455 imem_rd:0x0
# UVM_INFO @ 15181.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15181.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15181.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15181.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 110101010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  9387  
# **********************************************
# Time: 15181.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 110101010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  9387  
# **********************************************
# Time: 15181.000ns 
# 
# UVM_INFO @ 15181.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15181.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3230 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3230 
# UVM_INFO @ 15182.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 15182.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2456 pc:0x2455 imem_rd:0x0ACTUAL: npc:0x2456 pc:0x2455 imem_rd:0x0
# UVM_INFO @ 15184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2454 
# UVM_INFO @ 15184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2456 pc:0x2455 imem_rd:0x0
# UVM_INFO @ 15201.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15201.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 15201.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15201.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15201.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf88c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf88c 
# UVM_INFO @ 15202.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 15202.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x251b pcout:0x251b dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x0cc6 NZP:0x6 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x251b pcout:0x251b dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x0cc6 NZP:0x6 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 15202.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2456 pc:0x2455 imem_rd:0x0ACTUAL: npc:0x2456 pc:0x2455 imem_rd:0x0
# UVM_INFO @ 15204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x251b 
# UVM_INFO @ 15204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2456 pc:0x2455 imem_rd:0x0
# UVM_INFO @ 15221.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15221.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15221.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15221.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa347 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa347 
# UVM_INFO @ 15222.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 15222.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2456 pc:0x2455 imem_rd:0x0ACTUAL: npc:0x2456 pc:0x2455 imem_rd:0x0
# UVM_INFO @ 15224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x251b 
# UVM_INFO @ 15224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2457 pc:0x2456 imem_rd:0x1
# UVM_INFO @ 15241.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15241.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15241.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15241.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa360 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa360 
# UVM_INFO @ 15242.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 15242.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2457 pc:0x2456 imem_rd:0x1ACTUAL: npc:0x2457 pc:0x2456 imem_rd:0x1
# UVM_INFO @ 15244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x251b 
# UVM_INFO @ 15244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2457 pc:0x2456 imem_rd:0x0
# UVM_INFO @ 15261.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15261.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15261.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15261.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 110  
# IR PCOFFSET9         : 011000110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  9302  
# **********************************************
# Time: 15261.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 110  
# IR PCOFFSET9         : 011000110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  9302  
# **********************************************
# Time: 15261.000ns 
# 
# UVM_INFO @ 15261.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15261.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xeaf1 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xeaf1 
# UVM_INFO @ 15262.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 15262.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2457 pc:0x2456 imem_rd:0x0ACTUAL: npc:0x2457 pc:0x2456 imem_rd:0x0
# UVM_INFO @ 15264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x251b 
# UVM_INFO @ 15264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2457 pc:0x2456 imem_rd:0x0
# UVM_INFO @ 15281.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15281.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 15281.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15281.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15281.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa572 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa572 
# UVM_INFO @ 15282.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 15282.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x23b7 pcout:0x23b7 dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x0761 NZP:0x3 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x23b7 pcout:0x23b7 dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x0761 NZP:0x3 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 15282.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2457 pc:0x2456 imem_rd:0x0ACTUAL: npc:0x2457 pc:0x2456 imem_rd:0x0
# UVM_INFO @ 15284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x23b7 
# UVM_INFO @ 15284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x23b8 pc:0x23b7 imem_rd:0x0
# UVM_INFO @ 15301.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15301.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15301.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15301.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5d1a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5d1a 
# UVM_INFO @ 15302.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 15302.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x23b8 pc:0x23b7 imem_rd:0x0ACTUAL: npc:0x23b8 pc:0x23b7 imem_rd:0x0
# UVM_INFO @ 15304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x23b7 
# UVM_INFO @ 15304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x23b9 pc:0x23b8 imem_rd:0x1
# UVM_INFO @ 15321.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15321.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15321.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15321.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x74af ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x74af 
# UVM_INFO @ 15322.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 15322.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x23b9 pc:0x23b8 imem_rd:0x1ACTUAL: npc:0x23b9 pc:0x23b8 imem_rd:0x1
# UVM_INFO @ 15324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x23b7 
# UVM_INFO @ 15324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x23b9 pc:0x23b8 imem_rd:0x0
# UVM_INFO @ 15341.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15341.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15341.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15341.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 101100001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  9303  
# **********************************************
# Time: 15341.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 101100001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  9303  
# **********************************************
# Time: 15341.000ns 
# 
# UVM_INFO @ 15341.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15341.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9bfe ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9bfe 
# UVM_INFO @ 15342.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 15342.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x23b9 pc:0x23b8 imem_rd:0x0ACTUAL: npc:0x23b9 pc:0x23b8 imem_rd:0x0
# UVM_INFO @ 15344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x23b7 
# UVM_INFO @ 15344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x23b9 pc:0x23b8 imem_rd:0x0
# UVM_INFO @ 15361.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15361.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 15361.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15361.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15361.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7f92 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7f92 
# UVM_INFO @ 15362.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 15362.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2355 pcout:0x2355 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0f9d NZP:0x7 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2355 pcout:0x2355 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0f9d NZP:0x7 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 15362.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x23b9 pc:0x23b8 imem_rd:0x0ACTUAL: npc:0x23b9 pc:0x23b8 imem_rd:0x0
# UVM_INFO @ 15364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2355 
# UVM_INFO @ 15364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2356 pc:0x2355 imem_rd:0x0
# UVM_INFO @ 15381.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15381.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15381.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15381.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8356 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8356 
# UVM_INFO @ 15382.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 15382.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2356 pc:0x2355 imem_rd:0x0ACTUAL: npc:0x2356 pc:0x2355 imem_rd:0x0
# UVM_INFO @ 15384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2355 
# UVM_INFO @ 15384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2357 pc:0x2356 imem_rd:0x1
# UVM_INFO @ 15401.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15401.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15401.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15401.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1fa9 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1fa9 
# UVM_INFO @ 15402.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 15402.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2357 pc:0x2356 imem_rd:0x1ACTUAL: npc:0x2357 pc:0x2356 imem_rd:0x1
# UVM_INFO @ 15404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2355 
# UVM_INFO @ 15404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2357 pc:0x2356 imem_rd:0x0
# UVM_INFO @ 15421.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15421.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15421.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15421.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 110011101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  9145  
# **********************************************
# Time: 15421.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 110011101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  9145  
# **********************************************
# Time: 15421.000ns 
# 
# UVM_INFO @ 15421.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15421.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2e0f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2e0f 
# UVM_INFO @ 15422.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 15422.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2357 pc:0x2356 imem_rd:0x0ACTUAL: npc:0x2357 pc:0x2356 imem_rd:0x0
# UVM_INFO @ 15424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2355 
# UVM_INFO @ 15424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2357 pc:0x2356 imem_rd:0x0
# UVM_INFO @ 15441.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15441.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 15441.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15441.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15441.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xae8e ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xae8e 
# UVM_INFO @ 15442.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 15442.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x235f pcout:0x235f dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x0a09 NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x235f pcout:0x235f dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x0a09 NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 15442.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2357 pc:0x2356 imem_rd:0x0ACTUAL: npc:0x2357 pc:0x2356 imem_rd:0x0
# UVM_INFO @ 15444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x235f 
# UVM_INFO @ 15444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2360 pc:0x235f imem_rd:0x0
# UVM_INFO @ 15461.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15461.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15461.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15461.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x00f4 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x00f4 
# UVM_INFO @ 15462.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 15462.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2360 pc:0x235f imem_rd:0x0ACTUAL: npc:0x2360 pc:0x235f imem_rd:0x0
# UVM_INFO @ 15464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x235f 
# UVM_INFO @ 15464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2361 pc:0x2360 imem_rd:0x1
# UVM_INFO @ 15481.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15481.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15481.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15481.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x29de ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x29de 
# UVM_INFO @ 15482.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 15482.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2361 pc:0x2360 imem_rd:0x1ACTUAL: npc:0x2361 pc:0x2360 imem_rd:0x1
# UVM_INFO @ 15484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x235f 
# UVM_INFO @ 15484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2361 pc:0x2360 imem_rd:0x0
# UVM_INFO @ 15501.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15501.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15501.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15501.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 000001001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  9047  
# **********************************************
# Time: 15501.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 000001001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  9047  
# **********************************************
# Time: 15501.000ns 
# 
# UVM_INFO @ 15501.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15501.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x839b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x839b 
# UVM_INFO @ 15502.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 15502.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2361 pc:0x2360 imem_rd:0x0ACTUAL: npc:0x2361 pc:0x2360 imem_rd:0x0
# UVM_INFO @ 15504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x235f 
# UVM_INFO @ 15504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2361 pc:0x2360 imem_rd:0x0
# UVM_INFO @ 15521.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15521.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 15521.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15521.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15521.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x886b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x886b 
# UVM_INFO @ 15522.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 15522.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2405 pcout:0x2405 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x08a5 NZP:0x4 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2405 pcout:0x2405 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x08a5 NZP:0x4 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 15522.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2361 pc:0x2360 imem_rd:0x0ACTUAL: npc:0x2361 pc:0x2360 imem_rd:0x0
# UVM_INFO @ 15524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2405 
# UVM_INFO @ 15524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2361 pc:0x2360 imem_rd:0x0
# UVM_INFO @ 15541.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15541.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15541.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15541.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4e08 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4e08 
# UVM_INFO @ 15542.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 15542.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2361 pc:0x2360 imem_rd:0x0ACTUAL: npc:0x2361 pc:0x2360 imem_rd:0x0
# UVM_INFO @ 15544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2405 
# UVM_INFO @ 15544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2362 pc:0x2361 imem_rd:0x1
# UVM_INFO @ 15561.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15561.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15561.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15561.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2233 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2233 
# UVM_INFO @ 15562.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 15562.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2362 pc:0x2361 imem_rd:0x1ACTUAL: npc:0x2362 pc:0x2361 imem_rd:0x1
# UVM_INFO @ 15564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2405 
# UVM_INFO @ 15564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2362 pc:0x2361 imem_rd:0x0
# UVM_INFO @ 15581.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15581.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15581.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15581.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 100  
# IR PCOFFSET9         : 010100101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  9057  
# **********************************************
# Time: 15581.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 100  
# IR PCOFFSET9         : 010100101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  9057  
# **********************************************
# Time: 15581.000ns 
# 
# UVM_INFO @ 15581.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15581.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb5b2 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb5b2 
# UVM_INFO @ 15582.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 15582.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2362 pc:0x2361 imem_rd:0x0ACTUAL: npc:0x2362 pc:0x2361 imem_rd:0x0
# UVM_INFO @ 15584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2405 
# UVM_INFO @ 15584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2362 pc:0x2361 imem_rd:0x0
# UVM_INFO @ 15601.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15601.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 15601.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15601.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15601.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x224e ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x224e 
# UVM_INFO @ 15602.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 15602.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2325 pcout:0x2325 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x0fc4 NZP:0x7 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2325 pcout:0x2325 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x0fc4 NZP:0x7 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 15602.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2362 pc:0x2361 imem_rd:0x0ACTUAL: npc:0x2362 pc:0x2361 imem_rd:0x0
# UVM_INFO @ 15604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2325 
# UVM_INFO @ 15604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2326 pc:0x2325 imem_rd:0x0
# UVM_INFO @ 15621.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15621.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15621.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15621.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd16c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd16c 
# UVM_INFO @ 15622.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 15622.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2326 pc:0x2325 imem_rd:0x0ACTUAL: npc:0x2326 pc:0x2325 imem_rd:0x0
# UVM_INFO @ 15624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2325 
# UVM_INFO @ 15624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2327 pc:0x2326 imem_rd:0x1
# UVM_INFO @ 15641.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15641.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15641.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15641.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x61a0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x61a0 
# UVM_INFO @ 15642.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 15642.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2327 pc:0x2326 imem_rd:0x1ACTUAL: npc:0x2327 pc:0x2326 imem_rd:0x1
# UVM_INFO @ 15644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2325 
# UVM_INFO @ 15644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2327 pc:0x2326 imem_rd:0x0
# UVM_INFO @ 15661.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15661.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15661.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15661.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 111000100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  9058  
# **********************************************
# Time: 15661.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 111000100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  9058  
# **********************************************
# Time: 15661.000ns 
# 
# UVM_INFO @ 15661.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15661.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6fcb ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6fcb 
# UVM_INFO @ 15662.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 15662.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2327 pc:0x2326 imem_rd:0x0ACTUAL: npc:0x2327 pc:0x2326 imem_rd:0x0
# UVM_INFO @ 15664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2325 
# UVM_INFO @ 15664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2327 pc:0x2326 imem_rd:0x0
# UVM_INFO @ 15681.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15681.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 15681.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15681.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15681.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x04d8 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x04d8 
# UVM_INFO @ 15682.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 15682.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2396 pcout:0x2396 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x0870 NZP:0x4 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2396 pcout:0x2396 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x0870 NZP:0x4 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 15682.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2327 pc:0x2326 imem_rd:0x0ACTUAL: npc:0x2327 pc:0x2326 imem_rd:0x0
# UVM_INFO @ 15684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2396 
# UVM_INFO @ 15684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2327 pc:0x2326 imem_rd:0x0
# UVM_INFO @ 15701.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15701.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15701.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15701.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf89f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf89f 
# UVM_INFO @ 15702.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 15702.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2327 pc:0x2326 imem_rd:0x0ACTUAL: npc:0x2327 pc:0x2326 imem_rd:0x0
# UVM_INFO @ 15704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2396 
# UVM_INFO @ 15704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2328 pc:0x2327 imem_rd:0x1
# UVM_INFO @ 15721.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15721.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15721.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15721.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe29a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe29a 
# UVM_INFO @ 15722.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 15722.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2328 pc:0x2327 imem_rd:0x1ACTUAL: npc:0x2328 pc:0x2327 imem_rd:0x1
# UVM_INFO @ 15724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2396 
# UVM_INFO @ 15724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2328 pc:0x2327 imem_rd:0x0
# UVM_INFO @ 15741.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15741.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15741.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15741.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 100  
# IR PCOFFSET9         : 001110000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8999  
# **********************************************
# Time: 15741.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 100  
# IR PCOFFSET9         : 001110000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8999  
# **********************************************
# Time: 15741.000ns 
# 
# UVM_INFO @ 15741.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15741.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd2dd ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd2dd 
# UVM_INFO @ 15742.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 15742.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2328 pc:0x2327 imem_rd:0x0ACTUAL: npc:0x2328 pc:0x2327 imem_rd:0x0
# UVM_INFO @ 15744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2396 
# UVM_INFO @ 15744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2328 pc:0x2327 imem_rd:0x0
# UVM_INFO @ 15761.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15761.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 15761.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15761.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15761.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb2ad ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb2ad 
# UVM_INFO @ 15762.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 15762.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2413 pcout:0x2413 dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x0aec NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2413 pcout:0x2413 dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x0aec NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 15762.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2328 pc:0x2327 imem_rd:0x0ACTUAL: npc:0x2328 pc:0x2327 imem_rd:0x0
# UVM_INFO @ 15764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2413 
# UVM_INFO @ 15764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2414 pc:0x2413 imem_rd:0x0
# UVM_INFO @ 15781.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15781.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15781.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15781.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc991 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc991 
# UVM_INFO @ 15782.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 15782.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2414 pc:0x2413 imem_rd:0x0ACTUAL: npc:0x2414 pc:0x2413 imem_rd:0x0
# UVM_INFO @ 15784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2413 
# UVM_INFO @ 15784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2415 pc:0x2414 imem_rd:0x1
# UVM_INFO @ 15801.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15801.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15801.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15801.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1e79 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1e79 
# UVM_INFO @ 15802.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 15802.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2415 pc:0x2414 imem_rd:0x1ACTUAL: npc:0x2415 pc:0x2414 imem_rd:0x1
# UVM_INFO @ 15804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2413 
# UVM_INFO @ 15804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2415 pc:0x2414 imem_rd:0x0
# UVM_INFO @ 15821.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15821.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15821.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15821.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 011101100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  9000  
# **********************************************
# Time: 15821.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 011101100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  9000  
# **********************************************
# Time: 15821.000ns 
# 
# UVM_INFO @ 15821.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15821.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd75d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd75d 
# UVM_INFO @ 15822.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 15822.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2415 pc:0x2414 imem_rd:0x0ACTUAL: npc:0x2415 pc:0x2414 imem_rd:0x0
# UVM_INFO @ 15824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2413 
# UVM_INFO @ 15824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2415 pc:0x2414 imem_rd:0x0
# UVM_INFO @ 15841.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15841.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 15841.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15841.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15841.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x93c0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x93c0 
# UVM_INFO @ 15842.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 15842.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2323 pcout:0x2323 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x030f NZP:0x1 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2323 pcout:0x2323 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x030f NZP:0x1 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 15842.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2415 pc:0x2414 imem_rd:0x0ACTUAL: npc:0x2415 pc:0x2414 imem_rd:0x0
# UVM_INFO @ 15844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2323 
# UVM_INFO @ 15844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2324 pc:0x2323 imem_rd:0x0
# UVM_INFO @ 15861.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15861.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15861.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15861.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xeccf ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xeccf 
# UVM_INFO @ 15862.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 15862.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2324 pc:0x2323 imem_rd:0x0ACTUAL: npc:0x2324 pc:0x2323 imem_rd:0x0
# UVM_INFO @ 15864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2323 
# UVM_INFO @ 15864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2325 pc:0x2324 imem_rd:0x1
# UVM_INFO @ 15881.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15881.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15881.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15881.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe404 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe404 
# UVM_INFO @ 15882.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 15882.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2325 pc:0x2324 imem_rd:0x1ACTUAL: npc:0x2325 pc:0x2324 imem_rd:0x1
# UVM_INFO @ 15884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2323 
# UVM_INFO @ 15884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2325 pc:0x2324 imem_rd:0x0
# UVM_INFO @ 15901.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15901.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15901.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15901.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 100001111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  9237  
# **********************************************
# Time: 15901.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 100001111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  9237  
# **********************************************
# Time: 15901.000ns 
# 
# UVM_INFO @ 15901.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15901.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1504 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1504 
# UVM_INFO @ 15902.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 15902.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2325 pc:0x2324 imem_rd:0x0ACTUAL: npc:0x2325 pc:0x2324 imem_rd:0x0
# UVM_INFO @ 15904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2323 
# UVM_INFO @ 15904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2325 pc:0x2324 imem_rd:0x0
# UVM_INFO @ 15921.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15921.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 15921.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15921.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15921.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3661 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3661 
# UVM_INFO @ 15922.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 15922.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x22df pcout:0x22df dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0bbb NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x22df pcout:0x22df dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0bbb NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 15922.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2325 pc:0x2324 imem_rd:0x0ACTUAL: npc:0x2325 pc:0x2324 imem_rd:0x0
# UVM_INFO @ 15924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x22df 
# UVM_INFO @ 15924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x22e0 pc:0x22df imem_rd:0x0
# UVM_INFO @ 15941.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15941.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15941.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15941.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x11ed ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x11ed 
# UVM_INFO @ 15942.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 15942.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x22e0 pc:0x22df imem_rd:0x0ACTUAL: npc:0x22e0 pc:0x22df imem_rd:0x0
# UVM_INFO @ 15944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x22df 
# UVM_INFO @ 15944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x22e1 pc:0x22e0 imem_rd:0x1
# UVM_INFO @ 15961.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15961.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15961.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15961.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x184f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x184f 
# UVM_INFO @ 15962.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 15962.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x22e1 pc:0x22e0 imem_rd:0x1ACTUAL: npc:0x22e1 pc:0x22e0 imem_rd:0x1
# UVM_INFO @ 15964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x22df 
# UVM_INFO @ 15964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x22e1 pc:0x22e0 imem_rd:0x0
# UVM_INFO @ 15981.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 15981.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15981.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 15981.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 110111011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8997  
# **********************************************
# Time: 15981.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 110111011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8997  
# **********************************************
# Time: 15981.000ns 
# 
# UVM_INFO @ 15981.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 15981.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8f92 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8f92 
# UVM_INFO @ 15982.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 15982.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x22e1 pc:0x22e0 imem_rd:0x0ACTUAL: npc:0x22e1 pc:0x22e0 imem_rd:0x0
# UVM_INFO @ 15984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x22df 
# UVM_INFO @ 15984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x22e1 pc:0x22e0 imem_rd:0x0
# UVM_INFO @ 16001.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16001.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 16001.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16001.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16001.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x787b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x787b 
# UVM_INFO @ 16002.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 16002.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x23b7 pcout:0x23b7 dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x04d7 NZP:0x2 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x23b7 pcout:0x23b7 dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x04d7 NZP:0x2 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 16002.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x22e1 pc:0x22e0 imem_rd:0x0ACTUAL: npc:0x22e1 pc:0x22e0 imem_rd:0x0
# UVM_INFO @ 16004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x23b7 
# UVM_INFO @ 16004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x22e1 pc:0x22e0 imem_rd:0x0
# UVM_INFO @ 16021.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16021.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16021.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16021.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xae15 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xae15 
# UVM_INFO @ 16022.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 16022.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x22e1 pc:0x22e0 imem_rd:0x0ACTUAL: npc:0x22e1 pc:0x22e0 imem_rd:0x0
# UVM_INFO @ 16024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x23b7 
# UVM_INFO @ 16024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x22e2 pc:0x22e1 imem_rd:0x1
# UVM_INFO @ 16041.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16041.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16041.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16041.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2139 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2139 
# UVM_INFO @ 16042.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 16042.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x22e2 pc:0x22e1 imem_rd:0x1ACTUAL: npc:0x22e2 pc:0x22e1 imem_rd:0x1
# UVM_INFO @ 16044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x23b7 
# UVM_INFO @ 16044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x22e2 pc:0x22e1 imem_rd:0x0
# UVM_INFO @ 16061.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16061.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16061.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16061.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 010  
# IR PCOFFSET9         : 011010111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8929  
# **********************************************
# Time: 16061.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 010  
# IR PCOFFSET9         : 011010111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8929  
# **********************************************
# Time: 16061.000ns 
# 
# UVM_INFO @ 16061.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16061.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7513 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7513 
# UVM_INFO @ 16062.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 16062.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x22e2 pc:0x22e1 imem_rd:0x0ACTUAL: npc:0x22e2 pc:0x22e1 imem_rd:0x0
# UVM_INFO @ 16064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x23b7 
# UVM_INFO @ 16064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x22e2 pc:0x22e1 imem_rd:0x0
# UVM_INFO @ 16081.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16081.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 16081.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16081.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16081.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb2f4 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb2f4 
# UVM_INFO @ 16082.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 16082.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2257 pcout:0x2257 dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x0d76 NZP:0x6 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2257 pcout:0x2257 dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x0d76 NZP:0x6 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 16082.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x22e2 pc:0x22e1 imem_rd:0x0ACTUAL: npc:0x22e2 pc:0x22e1 imem_rd:0x0
# UVM_INFO @ 16084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2257 
# UVM_INFO @ 16084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x22e2 pc:0x22e1 imem_rd:0x0
# UVM_INFO @ 16101.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16101.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16101.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16101.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0781 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0781 
# UVM_INFO @ 16102.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 16102.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x22e2 pc:0x22e1 imem_rd:0x0ACTUAL: npc:0x22e2 pc:0x22e1 imem_rd:0x0
# UVM_INFO @ 16104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2257 
# UVM_INFO @ 16104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x22e3 pc:0x22e2 imem_rd:0x1
# UVM_INFO @ 16121.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16121.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16121.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16121.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x532f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x532f 
# UVM_INFO @ 16122.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 16122.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x22e3 pc:0x22e2 imem_rd:0x1ACTUAL: npc:0x22e3 pc:0x22e2 imem_rd:0x1
# UVM_INFO @ 16124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2257 
# UVM_INFO @ 16124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x22e3 pc:0x22e2 imem_rd:0x0
# UVM_INFO @ 16141.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16141.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16141.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16141.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 110  
# IR PCOFFSET9         : 101110110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8930  
# **********************************************
# Time: 16141.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 110  
# IR PCOFFSET9         : 101110110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8930  
# **********************************************
# Time: 16141.000ns 
# 
# UVM_INFO @ 16141.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16141.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7021 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7021 
# UVM_INFO @ 16142.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 16142.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x22e3 pc:0x22e2 imem_rd:0x0ACTUAL: npc:0x22e3 pc:0x22e2 imem_rd:0x0
# UVM_INFO @ 16144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2257 
# UVM_INFO @ 16144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x22e3 pc:0x22e2 imem_rd:0x0
# UVM_INFO @ 16161.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16161.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 16161.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16161.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16161.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd51f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd51f 
# UVM_INFO @ 16162.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 16162.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x22c4 pcout:0x22c4 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x0de2 NZP:0x6 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x22c4 pcout:0x22c4 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x0de2 NZP:0x6 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 16162.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x22e3 pc:0x22e2 imem_rd:0x0ACTUAL: npc:0x22e3 pc:0x22e2 imem_rd:0x0
# UVM_INFO @ 16164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x22c4 
# UVM_INFO @ 16164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x22e3 pc:0x22e2 imem_rd:0x0
# UVM_INFO @ 16181.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16181.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16181.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16181.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9265 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9265 
# UVM_INFO @ 16182.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 16182.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x22e3 pc:0x22e2 imem_rd:0x0ACTUAL: npc:0x22e3 pc:0x22e2 imem_rd:0x0
# UVM_INFO @ 16184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x22c4 
# UVM_INFO @ 16184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x22e4 pc:0x22e3 imem_rd:0x1
# UVM_INFO @ 16201.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16201.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16201.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16201.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3bf0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3bf0 
# UVM_INFO @ 16202.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 16202.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x22e4 pc:0x22e3 imem_rd:0x1ACTUAL: npc:0x22e4 pc:0x22e3 imem_rd:0x1
# UVM_INFO @ 16204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x22c4 
# UVM_INFO @ 16204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x22e4 pc:0x22e3 imem_rd:0x0
# UVM_INFO @ 16221.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16221.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16221.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16221.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 110  
# IR PCOFFSET9         : 111100010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8931  
# **********************************************
# Time: 16221.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 110  
# IR PCOFFSET9         : 111100010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8931  
# **********************************************
# Time: 16221.000ns 
# 
# UVM_INFO @ 16221.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16221.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd6bf ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd6bf 
# UVM_INFO @ 16222.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 16222.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x22e4 pc:0x22e3 imem_rd:0x0ACTUAL: npc:0x22e4 pc:0x22e3 imem_rd:0x0
# UVM_INFO @ 16224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x22c4 
# UVM_INFO @ 16224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x22e4 pc:0x22e3 imem_rd:0x0
# UVM_INFO @ 16241.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16241.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 16241.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16241.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16241.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5542 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5542 
# UVM_INFO @ 16242.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 16242.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2301 pcout:0x2301 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x0a1e NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2301 pcout:0x2301 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x0a1e NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 16242.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x22e4 pc:0x22e3 imem_rd:0x0ACTUAL: npc:0x22e4 pc:0x22e3 imem_rd:0x0
# UVM_INFO @ 16244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2301 
# UVM_INFO @ 16244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2302 pc:0x2301 imem_rd:0x0
# UVM_INFO @ 16261.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16261.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16261.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16261.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb439 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb439 
# UVM_INFO @ 16262.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 16262.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2302 pc:0x2301 imem_rd:0x0ACTUAL: npc:0x2302 pc:0x2301 imem_rd:0x0
# UVM_INFO @ 16264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2301 
# UVM_INFO @ 16264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2303 pc:0x2302 imem_rd:0x1
# UVM_INFO @ 16281.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16281.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16281.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16281.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x96c2 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x96c2 
# UVM_INFO @ 16282.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 16282.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2303 pc:0x2302 imem_rd:0x1ACTUAL: npc:0x2303 pc:0x2302 imem_rd:0x1
# UVM_INFO @ 16284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2301 
# UVM_INFO @ 16284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2303 pc:0x2302 imem_rd:0x0
# UVM_INFO @ 16301.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16301.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16301.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16301.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 000011110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8932  
# **********************************************
# Time: 16301.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 000011110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8932  
# **********************************************
# Time: 16301.000ns 
# 
# UVM_INFO @ 16301.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16301.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x33c7 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x33c7 
# UVM_INFO @ 16302.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 16302.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2303 pc:0x2302 imem_rd:0x0ACTUAL: npc:0x2303 pc:0x2302 imem_rd:0x0
# UVM_INFO @ 16304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2301 
# UVM_INFO @ 16304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2303 pc:0x2302 imem_rd:0x0
# UVM_INFO @ 16321.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16321.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 16321.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16321.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16321.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5123 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5123 
# UVM_INFO @ 16322.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 16322.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x238c pcout:0x238c dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x048a NZP:0x2 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x238c pcout:0x238c dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x048a NZP:0x2 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 16322.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2303 pc:0x2302 imem_rd:0x0ACTUAL: npc:0x2303 pc:0x2302 imem_rd:0x0
# UVM_INFO @ 16324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x238c 
# UVM_INFO @ 16324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2303 pc:0x2302 imem_rd:0x0
# UVM_INFO @ 16341.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16341.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16341.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16341.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x514c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x514c 
# UVM_INFO @ 16342.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 16342.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2303 pc:0x2302 imem_rd:0x0ACTUAL: npc:0x2303 pc:0x2302 imem_rd:0x0
# UVM_INFO @ 16344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x238c 
# UVM_INFO @ 16344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2304 pc:0x2303 imem_rd:0x1
# UVM_INFO @ 16361.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16361.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16361.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16361.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe2c2 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe2c2 
# UVM_INFO @ 16362.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 16362.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2304 pc:0x2303 imem_rd:0x1ACTUAL: npc:0x2304 pc:0x2303 imem_rd:0x1
# UVM_INFO @ 16364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x238c 
# UVM_INFO @ 16364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2304 pc:0x2303 imem_rd:0x0
# UVM_INFO @ 16381.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16381.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16381.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16381.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 010  
# IR PCOFFSET9         : 010001010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8963  
# **********************************************
# Time: 16381.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 010  
# IR PCOFFSET9         : 010001010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8963  
# **********************************************
# Time: 16381.000ns 
# 
# UVM_INFO @ 16381.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16381.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x14a4 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x14a4 
# UVM_INFO @ 16382.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 16382.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2304 pc:0x2303 imem_rd:0x0ACTUAL: npc:0x2304 pc:0x2303 imem_rd:0x0
# UVM_INFO @ 16384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x238c 
# UVM_INFO @ 16384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2304 pc:0x2303 imem_rd:0x0
# UVM_INFO @ 16401.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16401.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 16401.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16401.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16401.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x38de ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x38de 
# UVM_INFO @ 16402.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 16402.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x22d8 pcout:0x22d8 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x07d5 NZP:0x3 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x22d8 pcout:0x22d8 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x07d5 NZP:0x3 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 16402.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2304 pc:0x2303 imem_rd:0x0ACTUAL: npc:0x2304 pc:0x2303 imem_rd:0x0
# UVM_INFO @ 16404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x22d8 
# UVM_INFO @ 16404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x22d9 pc:0x22d8 imem_rd:0x0
# UVM_INFO @ 16421.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16421.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16421.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16421.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3e07 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3e07 
# UVM_INFO @ 16422.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 16422.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x22d9 pc:0x22d8 imem_rd:0x0ACTUAL: npc:0x22d9 pc:0x22d8 imem_rd:0x0
# UVM_INFO @ 16424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x22d8 
# UVM_INFO @ 16424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x22da pc:0x22d9 imem_rd:0x1
# UVM_INFO @ 16441.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16441.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16441.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16441.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3b51 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3b51 
# UVM_INFO @ 16442.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 16442.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x22da pc:0x22d9 imem_rd:0x1ACTUAL: npc:0x22da pc:0x22d9 imem_rd:0x1
# UVM_INFO @ 16444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x22d8 
# UVM_INFO @ 16444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x22da pc:0x22d9 imem_rd:0x0
# UVM_INFO @ 16461.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16461.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16461.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16461.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 111010101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8964  
# **********************************************
# Time: 16461.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 111010101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8964  
# **********************************************
# Time: 16461.000ns 
# 
# UVM_INFO @ 16461.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16461.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcea8 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcea8 
# UVM_INFO @ 16462.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 16462.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x22da pc:0x22d9 imem_rd:0x0ACTUAL: npc:0x22da pc:0x22d9 imem_rd:0x0
# UVM_INFO @ 16464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x22d8 
# UVM_INFO @ 16464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x22da pc:0x22d9 imem_rd:0x0
# UVM_INFO @ 16481.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16481.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 16481.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16481.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16481.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf868 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf868 
# UVM_INFO @ 16482.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 16482.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x231a pcout:0x231a dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x0a41 NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x231a pcout:0x231a dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x0a41 NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 16482.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x22da pc:0x22d9 imem_rd:0x0ACTUAL: npc:0x22da pc:0x22d9 imem_rd:0x0
# UVM_INFO @ 16484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x231a 
# UVM_INFO @ 16484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x231b pc:0x231a imem_rd:0x0
# UVM_INFO @ 16501.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16501.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16501.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16501.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xee15 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xee15 
# UVM_INFO @ 16502.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 16502.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x231b pc:0x231a imem_rd:0x0ACTUAL: npc:0x231b pc:0x231a imem_rd:0x0
# UVM_INFO @ 16504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x231a 
# UVM_INFO @ 16504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x231c pc:0x231b imem_rd:0x1
# UVM_INFO @ 16521.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16521.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16521.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16521.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xed08 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xed08 
# UVM_INFO @ 16522.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 16522.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x231c pc:0x231b imem_rd:0x1ACTUAL: npc:0x231c pc:0x231b imem_rd:0x1
# UVM_INFO @ 16524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x231a 
# UVM_INFO @ 16524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x231c pc:0x231b imem_rd:0x0
# UVM_INFO @ 16541.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16541.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16541.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16541.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 001000001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8922  
# **********************************************
# Time: 16541.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 001000001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8922  
# **********************************************
# Time: 16541.000ns 
# 
# UVM_INFO @ 16541.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16541.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfa64 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfa64 
# UVM_INFO @ 16542.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 16542.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x231c pc:0x231b imem_rd:0x0ACTUAL: npc:0x231c pc:0x231b imem_rd:0x0
# UVM_INFO @ 16544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x231a 
# UVM_INFO @ 16544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x231c pc:0x231b imem_rd:0x0
# UVM_INFO @ 16561.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16561.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 16561.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16561.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16561.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd0d6 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd0d6 
# UVM_INFO @ 16562.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 16562.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2418 pcout:0x2418 dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x08fd NZP:0x4 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2418 pcout:0x2418 dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x08fd NZP:0x4 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 16562.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x231c pc:0x231b imem_rd:0x0ACTUAL: npc:0x231c pc:0x231b imem_rd:0x0
# UVM_INFO @ 16564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2418 
# UVM_INFO @ 16564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x231c pc:0x231b imem_rd:0x0
# UVM_INFO @ 16581.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16581.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16581.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16581.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe931 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe931 
# UVM_INFO @ 16582.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 16582.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x231c pc:0x231b imem_rd:0x0ACTUAL: npc:0x231c pc:0x231b imem_rd:0x0
# UVM_INFO @ 16584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2418 
# UVM_INFO @ 16584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x231d pc:0x231c imem_rd:0x1
# UVM_INFO @ 16601.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16601.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16601.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16601.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc537 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc537 
# UVM_INFO @ 16602.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 16602.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x231d pc:0x231c imem_rd:0x1ACTUAL: npc:0x231d pc:0x231c imem_rd:0x1
# UVM_INFO @ 16604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2418 
# UVM_INFO @ 16604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x231d pc:0x231c imem_rd:0x0
# UVM_INFO @ 16621.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16621.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16621.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16621.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 100  
# IR PCOFFSET9         : 011111101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8988  
# **********************************************
# Time: 16621.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 100  
# IR PCOFFSET9         : 011111101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8988  
# **********************************************
# Time: 16621.000ns 
# 
# UVM_INFO @ 16621.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16621.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4e9a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4e9a 
# UVM_INFO @ 16622.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 16622.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x231d pc:0x231c imem_rd:0x0ACTUAL: npc:0x231d pc:0x231c imem_rd:0x0
# UVM_INFO @ 16624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2418 
# UVM_INFO @ 16624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x231d pc:0x231c imem_rd:0x0
# UVM_INFO @ 16641.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16641.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 16641.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16641.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16641.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4b4a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4b4a 
# UVM_INFO @ 16642.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 16642.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2238 pcout:0x2238 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x051c NZP:0x2 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2238 pcout:0x2238 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x051c NZP:0x2 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 16642.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x231d pc:0x231c imem_rd:0x0ACTUAL: npc:0x231d pc:0x231c imem_rd:0x0
# UVM_INFO @ 16644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2238 
# UVM_INFO @ 16644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x231d pc:0x231c imem_rd:0x0
# UVM_INFO @ 16661.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16661.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16661.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16661.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x68f5 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x68f5 
# UVM_INFO @ 16662.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 16662.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x231d pc:0x231c imem_rd:0x0ACTUAL: npc:0x231d pc:0x231c imem_rd:0x0
# UVM_INFO @ 16664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2238 
# UVM_INFO @ 16664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x231e pc:0x231d imem_rd:0x1
# UVM_INFO @ 16681.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16681.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16681.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16681.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8b48 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8b48 
# UVM_INFO @ 16682.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 16682.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x231e pc:0x231d imem_rd:0x1ACTUAL: npc:0x231e pc:0x231d imem_rd:0x1
# UVM_INFO @ 16684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2238 
# UVM_INFO @ 16684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x231e pc:0x231d imem_rd:0x0
# UVM_INFO @ 16701.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16701.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16701.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16701.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 010  
# IR PCOFFSET9         : 100011100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8989  
# **********************************************
# Time: 16701.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 010  
# IR PCOFFSET9         : 100011100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8989  
# **********************************************
# Time: 16701.000ns 
# 
# UVM_INFO @ 16701.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16701.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xda8f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xda8f 
# UVM_INFO @ 16702.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 16702.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x231e pc:0x231d imem_rd:0x0ACTUAL: npc:0x231e pc:0x231d imem_rd:0x0
# UVM_INFO @ 16704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2238 
# UVM_INFO @ 16704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x231e pc:0x231d imem_rd:0x0
# UVM_INFO @ 16721.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16721.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 16721.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16721.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16721.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcf57 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcf57 
# UVM_INFO @ 16722.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 16722.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x22a5 pcout:0x22a5 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0b88 NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x22a5 pcout:0x22a5 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0b88 NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 16722.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x231e pc:0x231d imem_rd:0x0ACTUAL: npc:0x231e pc:0x231d imem_rd:0x0
# UVM_INFO @ 16724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x22a5 
# UVM_INFO @ 16724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x22a6 pc:0x22a5 imem_rd:0x0
# UVM_INFO @ 16741.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16741.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16741.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16741.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6b10 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6b10 
# UVM_INFO @ 16742.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 16742.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x22a6 pc:0x22a5 imem_rd:0x0ACTUAL: npc:0x22a6 pc:0x22a5 imem_rd:0x0
# UVM_INFO @ 16744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x22a5 
# UVM_INFO @ 16744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x22a7 pc:0x22a6 imem_rd:0x1
# UVM_INFO @ 16761.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16761.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16761.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16761.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe631 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe631 
# UVM_INFO @ 16762.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 16762.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x22a7 pc:0x22a6 imem_rd:0x1ACTUAL: npc:0x22a7 pc:0x22a6 imem_rd:0x1
# UVM_INFO @ 16764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x22a5 
# UVM_INFO @ 16764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x22a7 pc:0x22a6 imem_rd:0x0
# UVM_INFO @ 16781.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16781.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16781.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16781.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 110001000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8990  
# **********************************************
# Time: 16781.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 110001000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8990  
# **********************************************
# Time: 16781.000ns 
# 
# UVM_INFO @ 16781.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16781.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc8aa ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc8aa 
# UVM_INFO @ 16782.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 16782.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x22a7 pc:0x22a6 imem_rd:0x0ACTUAL: npc:0x22a7 pc:0x22a6 imem_rd:0x0
# UVM_INFO @ 16784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x22a5 
# UVM_INFO @ 16784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x22a7 pc:0x22a6 imem_rd:0x0
# UVM_INFO @ 16801.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16801.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 16801.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16801.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16801.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9f65 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9f65 
# UVM_INFO @ 16802.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 16802.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x22ca pcout:0x22ca dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x0824 NZP:0x4 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x22ca pcout:0x22ca dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x0824 NZP:0x4 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 16802.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x22a7 pc:0x22a6 imem_rd:0x0ACTUAL: npc:0x22a7 pc:0x22a6 imem_rd:0x0
# UVM_INFO @ 16804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x22ca 
# UVM_INFO @ 16804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x22a7 pc:0x22a6 imem_rd:0x0
# UVM_INFO @ 16821.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16821.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16821.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16821.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8844 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8844 
# UVM_INFO @ 16822.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 16822.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x22a7 pc:0x22a6 imem_rd:0x0ACTUAL: npc:0x22a7 pc:0x22a6 imem_rd:0x0
# UVM_INFO @ 16824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x22ca 
# UVM_INFO @ 16824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x22a8 pc:0x22a7 imem_rd:0x1
# UVM_INFO @ 16841.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16841.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16841.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16841.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x28bf ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x28bf 
# UVM_INFO @ 16842.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 16842.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x22a8 pc:0x22a7 imem_rd:0x1ACTUAL: npc:0x22a8 pc:0x22a7 imem_rd:0x1
# UVM_INFO @ 16844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x22ca 
# UVM_INFO @ 16844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x22a8 pc:0x22a7 imem_rd:0x0
# UVM_INFO @ 16861.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16861.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16861.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16861.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 100  
# IR PCOFFSET9         : 000100100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8871  
# **********************************************
# Time: 16861.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 100  
# IR PCOFFSET9         : 000100100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8871  
# **********************************************
# Time: 16861.000ns 
# 
# UVM_INFO @ 16861.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16861.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x733f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x733f 
# UVM_INFO @ 16862.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 16862.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x22a8 pc:0x22a7 imem_rd:0x0ACTUAL: npc:0x22a8 pc:0x22a7 imem_rd:0x0
# UVM_INFO @ 16864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x22ca 
# UVM_INFO @ 16864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x22a8 pc:0x22a7 imem_rd:0x0
# UVM_INFO @ 16881.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16881.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 16881.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16881.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16881.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xaf77 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xaf77 
# UVM_INFO @ 16882.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 16882.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x21ee pcout:0x21ee dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x0547 NZP:0x2 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x21ee pcout:0x21ee dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x0547 NZP:0x2 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 16882.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x22a8 pc:0x22a7 imem_rd:0x0ACTUAL: npc:0x22a8 pc:0x22a7 imem_rd:0x0
# UVM_INFO @ 16884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x21ee 
# UVM_INFO @ 16884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x22a8 pc:0x22a7 imem_rd:0x0
# UVM_INFO @ 16901.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16901.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16901.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16901.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xdca3 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xdca3 
# UVM_INFO @ 16902.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 16902.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x22a8 pc:0x22a7 imem_rd:0x0ACTUAL: npc:0x22a8 pc:0x22a7 imem_rd:0x0
# UVM_INFO @ 16904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x21ee 
# UVM_INFO @ 16904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x22a9 pc:0x22a8 imem_rd:0x1
# UVM_INFO @ 16921.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16921.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16921.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16921.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x747c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x747c 
# UVM_INFO @ 16922.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 16922.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x22a9 pc:0x22a8 imem_rd:0x1ACTUAL: npc:0x22a9 pc:0x22a8 imem_rd:0x1
# UVM_INFO @ 16924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x21ee 
# UVM_INFO @ 16924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x22a9 pc:0x22a8 imem_rd:0x0
# UVM_INFO @ 16941.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16941.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16941.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16941.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 010  
# IR PCOFFSET9         : 101000111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8872  
# **********************************************
# Time: 16941.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 010  
# IR PCOFFSET9         : 101000111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8872  
# **********************************************
# Time: 16941.000ns 
# 
# UVM_INFO @ 16941.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16941.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x97bf ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x97bf 
# UVM_INFO @ 16942.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 16942.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x22a9 pc:0x22a8 imem_rd:0x0ACTUAL: npc:0x22a9 pc:0x22a8 imem_rd:0x0
# UVM_INFO @ 16944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x21ee 
# UVM_INFO @ 16944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x22a9 pc:0x22a8 imem_rd:0x0
# UVM_INFO @ 16961.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16961.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 16961.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16961.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16961.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6714 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6714 
# UVM_INFO @ 16962.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 16962.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x229b pcout:0x229b dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x0df3 NZP:0x6 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x229b pcout:0x229b dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x0df3 NZP:0x6 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 16962.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x22a9 pc:0x22a8 imem_rd:0x0ACTUAL: npc:0x22a9 pc:0x22a8 imem_rd:0x0
# UVM_INFO @ 16964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x229b 
# UVM_INFO @ 16964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x22a9 pc:0x22a8 imem_rd:0x0
# UVM_INFO @ 16981.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 16981.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 16981.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 16981.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd723 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd723 
# UVM_INFO @ 16982.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 16982.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x22a9 pc:0x22a8 imem_rd:0x0ACTUAL: npc:0x22a9 pc:0x22a8 imem_rd:0x0
# UVM_INFO @ 16984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x229b 
# UVM_INFO @ 16984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x22aa pc:0x22a9 imem_rd:0x1
# UVM_INFO @ 17001.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17001.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17001.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17001.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf79d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf79d 
# UVM_INFO @ 17002.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 17002.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x22aa pc:0x22a9 imem_rd:0x1ACTUAL: npc:0x22aa pc:0x22a9 imem_rd:0x1
# UVM_INFO @ 17004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x229b 
# UVM_INFO @ 17004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x22aa pc:0x22a9 imem_rd:0x0
# UVM_INFO @ 17021.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17021.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17021.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17021.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 110  
# IR PCOFFSET9         : 111110011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8873  
# **********************************************
# Time: 17021.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 110  
# IR PCOFFSET9         : 111110011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8873  
# **********************************************
# Time: 17021.000ns 
# 
# UVM_INFO @ 17021.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17021.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x36d1 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x36d1 
# UVM_INFO @ 17022.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 17022.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x22aa pc:0x22a9 imem_rd:0x0ACTUAL: npc:0x22aa pc:0x22a9 imem_rd:0x0
# UVM_INFO @ 17024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x229b 
# UVM_INFO @ 17024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x22aa pc:0x22a9 imem_rd:0x0
# UVM_INFO @ 17041.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17041.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 17041.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17041.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17041.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc5f8 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc5f8 
# UVM_INFO @ 17042.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 17042.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2318 pcout:0x2318 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x026f NZP:0x1 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2318 pcout:0x2318 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x026f NZP:0x1 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 17042.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x22aa pc:0x22a9 imem_rd:0x0ACTUAL: npc:0x22aa pc:0x22a9 imem_rd:0x0
# UVM_INFO @ 17044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2318 
# UVM_INFO @ 17044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2319 pc:0x2318 imem_rd:0x0
# UVM_INFO @ 17061.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17061.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17061.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17061.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc9a7 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc9a7 
# UVM_INFO @ 17062.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 17062.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2319 pc:0x2318 imem_rd:0x0ACTUAL: npc:0x2319 pc:0x2318 imem_rd:0x0
# UVM_INFO @ 17064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2318 
# UVM_INFO @ 17064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x231a pc:0x2319 imem_rd:0x1
# UVM_INFO @ 17081.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17081.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17081.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17081.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x678d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x678d 
# UVM_INFO @ 17082.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 17082.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x231a pc:0x2319 imem_rd:0x1ACTUAL: npc:0x231a pc:0x2319 imem_rd:0x1
# UVM_INFO @ 17084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2318 
# UVM_INFO @ 17084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x231a pc:0x2319 imem_rd:0x0
# UVM_INFO @ 17101.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17101.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17101.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17101.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 001101111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8874  
# **********************************************
# Time: 17101.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 001101111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8874  
# **********************************************
# Time: 17101.000ns 
# 
# UVM_INFO @ 17101.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17101.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd4cf ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd4cf 
# UVM_INFO @ 17102.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 17102.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x231a pc:0x2319 imem_rd:0x0ACTUAL: npc:0x231a pc:0x2319 imem_rd:0x0
# UVM_INFO @ 17104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2318 
# UVM_INFO @ 17104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x231a pc:0x2319 imem_rd:0x0
# UVM_INFO @ 17121.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17121.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 17121.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17121.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17121.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3cc0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3cc0 
# UVM_INFO @ 17122.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 17122.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x23b4 pcout:0x23b4 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x0c9b NZP:0x6 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x23b4 pcout:0x23b4 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x0c9b NZP:0x6 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 17122.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x231a pc:0x2319 imem_rd:0x0ACTUAL: npc:0x231a pc:0x2319 imem_rd:0x0
# UVM_INFO @ 17124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x23b4 
# UVM_INFO @ 17124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x231a pc:0x2319 imem_rd:0x0
# UVM_INFO @ 17141.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17141.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17141.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17141.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x525f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x525f 
# UVM_INFO @ 17142.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 17142.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x231a pc:0x2319 imem_rd:0x0ACTUAL: npc:0x231a pc:0x2319 imem_rd:0x0
# UVM_INFO @ 17144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x23b4 
# UVM_INFO @ 17144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x231b pc:0x231a imem_rd:0x1
# UVM_INFO @ 17161.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17161.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17161.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17161.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3e63 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3e63 
# UVM_INFO @ 17162.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 17162.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x231b pc:0x231a imem_rd:0x1ACTUAL: npc:0x231b pc:0x231a imem_rd:0x1
# UVM_INFO @ 17164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x23b4 
# UVM_INFO @ 17164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x231b pc:0x231a imem_rd:0x0
# UVM_INFO @ 17181.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17181.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17181.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17181.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 110  
# IR PCOFFSET9         : 010011011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8986  
# **********************************************
# Time: 17181.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 110  
# IR PCOFFSET9         : 010011011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8986  
# **********************************************
# Time: 17181.000ns 
# 
# UVM_INFO @ 17181.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17181.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbbbf ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbbbf 
# UVM_INFO @ 17182.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 17182.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x231b pc:0x231a imem_rd:0x0ACTUAL: npc:0x231b pc:0x231a imem_rd:0x0
# UVM_INFO @ 17184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x23b4 
# UVM_INFO @ 17184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x231b pc:0x231a imem_rd:0x0
# UVM_INFO @ 17201.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17201.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 17201.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17201.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17201.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4524 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4524 
# UVM_INFO @ 17202.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 17202.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2254 pcout:0x2254 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x053a NZP:0x2 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2254 pcout:0x2254 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x053a NZP:0x2 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 17202.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x231b pc:0x231a imem_rd:0x0ACTUAL: npc:0x231b pc:0x231a imem_rd:0x0
# UVM_INFO @ 17204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2254 
# UVM_INFO @ 17204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x231b pc:0x231a imem_rd:0x0
# UVM_INFO @ 17221.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17221.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17221.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17221.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6911 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6911 
# UVM_INFO @ 17222.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 17222.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x231b pc:0x231a imem_rd:0x0ACTUAL: npc:0x231b pc:0x231a imem_rd:0x0
# UVM_INFO @ 17224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2254 
# UVM_INFO @ 17224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x231c pc:0x231b imem_rd:0x1
# UVM_INFO @ 17241.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17241.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17241.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17241.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd425 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd425 
# UVM_INFO @ 17242.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 17242.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x231c pc:0x231b imem_rd:0x1ACTUAL: npc:0x231c pc:0x231b imem_rd:0x1
# UVM_INFO @ 17244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2254 
# UVM_INFO @ 17244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x231c pc:0x231b imem_rd:0x0
# UVM_INFO @ 17261.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17261.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17261.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17261.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 010  
# IR PCOFFSET9         : 100111010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8987  
# **********************************************
# Time: 17261.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 010  
# IR PCOFFSET9         : 100111010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8987  
# **********************************************
# Time: 17261.000ns 
# 
# UVM_INFO @ 17261.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17261.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc2bd ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc2bd 
# UVM_INFO @ 17262.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 17262.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x231c pc:0x231b imem_rd:0x0ACTUAL: npc:0x231c pc:0x231b imem_rd:0x0
# UVM_INFO @ 17264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2254 
# UVM_INFO @ 17264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x231c pc:0x231b imem_rd:0x0
# UVM_INFO @ 17281.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17281.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 17281.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17281.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17281.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbde4 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbde4 
# UVM_INFO @ 17282.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 17282.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2371 pcout:0x2371 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x0c56 NZP:0x6 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2371 pcout:0x2371 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x0c56 NZP:0x6 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 17282.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x231c pc:0x231b imem_rd:0x0ACTUAL: npc:0x231c pc:0x231b imem_rd:0x0
# UVM_INFO @ 17284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2371 
# UVM_INFO @ 17284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x231c pc:0x231b imem_rd:0x0
# UVM_INFO @ 17301.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17301.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17301.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17301.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb6b2 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb6b2 
# UVM_INFO @ 17302.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 17302.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x231c pc:0x231b imem_rd:0x0ACTUAL: npc:0x231c pc:0x231b imem_rd:0x0
# UVM_INFO @ 17304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2371 
# UVM_INFO @ 17304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x231d pc:0x231c imem_rd:0x1
# UVM_INFO @ 17321.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17321.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17321.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17321.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc8a0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc8a0 
# UVM_INFO @ 17322.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 17322.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x231d pc:0x231c imem_rd:0x1ACTUAL: npc:0x231d pc:0x231c imem_rd:0x1
# UVM_INFO @ 17324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2371 
# UVM_INFO @ 17324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x231d pc:0x231c imem_rd:0x0
# UVM_INFO @ 17341.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17341.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17341.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17341.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 110  
# IR PCOFFSET9         : 001010110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8988  
# **********************************************
# Time: 17341.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 110  
# IR PCOFFSET9         : 001010110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8988  
# **********************************************
# Time: 17341.000ns 
# 
# UVM_INFO @ 17341.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17341.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x240a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x240a 
# UVM_INFO @ 17342.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 17342.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x231d pc:0x231c imem_rd:0x0ACTUAL: npc:0x231d pc:0x231c imem_rd:0x0
# UVM_INFO @ 17344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2371 
# UVM_INFO @ 17344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x231d pc:0x231c imem_rd:0x0
# UVM_INFO @ 17361.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17361.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 17361.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17361.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17361.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2217 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2217 
# UVM_INFO @ 17362.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 17362.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x23de pcout:0x23de dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x06c2 NZP:0x3 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x23de pcout:0x23de dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x06c2 NZP:0x3 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 17362.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x231d pc:0x231c imem_rd:0x0ACTUAL: npc:0x231d pc:0x231c imem_rd:0x0
# UVM_INFO @ 17364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x23de 
# UVM_INFO @ 17364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x23df pc:0x23de imem_rd:0x0
# UVM_INFO @ 17381.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17381.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17381.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17381.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x195e ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x195e 
# UVM_INFO @ 17382.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 17382.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x23df pc:0x23de imem_rd:0x0ACTUAL: npc:0x23df pc:0x23de imem_rd:0x0
# UVM_INFO @ 17384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x23de 
# UVM_INFO @ 17384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x23e0 pc:0x23df imem_rd:0x1
# UVM_INFO @ 17401.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17401.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17401.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17401.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4596 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4596 
# UVM_INFO @ 17402.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 17402.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x23e0 pc:0x23df imem_rd:0x1ACTUAL: npc:0x23e0 pc:0x23df imem_rd:0x1
# UVM_INFO @ 17404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x23de 
# UVM_INFO @ 17404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x23e0 pc:0x23df imem_rd:0x0
# UVM_INFO @ 17421.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17421.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17421.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17421.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 011000010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8989  
# **********************************************
# Time: 17421.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 011000010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8989  
# **********************************************
# Time: 17421.000ns 
# 
# UVM_INFO @ 17421.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17421.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4b46 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4b46 
# UVM_INFO @ 17422.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 17422.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x23e0 pc:0x23df imem_rd:0x0ACTUAL: npc:0x23e0 pc:0x23df imem_rd:0x0
# UVM_INFO @ 17424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x23de 
# UVM_INFO @ 17424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x23e0 pc:0x23df imem_rd:0x0
# UVM_INFO @ 17441.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17441.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 17441.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17441.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17441.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1266 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1266 
# UVM_INFO @ 17442.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 17442.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x234c pcout:0x234c dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x036d NZP:0x1 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x234c pcout:0x234c dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x036d NZP:0x1 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 17442.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x23e0 pc:0x23df imem_rd:0x0ACTUAL: npc:0x23e0 pc:0x23df imem_rd:0x0
# UVM_INFO @ 17444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x234c 
# UVM_INFO @ 17444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x234d pc:0x234c imem_rd:0x0
# UVM_INFO @ 17461.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17461.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17461.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17461.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2e29 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2e29 
# UVM_INFO @ 17462.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 17462.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x234d pc:0x234c imem_rd:0x0ACTUAL: npc:0x234d pc:0x234c imem_rd:0x0
# UVM_INFO @ 17464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x234c 
# UVM_INFO @ 17464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x234e pc:0x234d imem_rd:0x1
# UVM_INFO @ 17481.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17481.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17481.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17481.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x14b9 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x14b9 
# UVM_INFO @ 17482.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 17482.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x234e pc:0x234d imem_rd:0x1ACTUAL: npc:0x234e pc:0x234d imem_rd:0x1
# UVM_INFO @ 17484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x234c 
# UVM_INFO @ 17484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x234e pc:0x234d imem_rd:0x0
# UVM_INFO @ 17501.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17501.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17501.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17501.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 101101101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  9184  
# **********************************************
# Time: 17501.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 101101101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  9184  
# **********************************************
# Time: 17501.000ns 
# 
# UVM_INFO @ 17501.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17501.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6051 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6051 
# UVM_INFO @ 17502.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 17502.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x234e pc:0x234d imem_rd:0x0ACTUAL: npc:0x234e pc:0x234d imem_rd:0x0
# UVM_INFO @ 17504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x234c 
# UVM_INFO @ 17504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x234e pc:0x234d imem_rd:0x0
# UVM_INFO @ 17521.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17521.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 17521.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17521.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17521.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x95fd ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x95fd 
# UVM_INFO @ 17522.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 17522.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x22e6 pcout:0x22e6 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0f99 NZP:0x7 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x22e6 pcout:0x22e6 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0f99 NZP:0x7 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 17522.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x234e pc:0x234d imem_rd:0x0ACTUAL: npc:0x234e pc:0x234d imem_rd:0x0
# UVM_INFO @ 17524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x22e6 
# UVM_INFO @ 17524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x22e7 pc:0x22e6 imem_rd:0x0
# UVM_INFO @ 17541.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17541.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17541.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17541.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8713 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8713 
# UVM_INFO @ 17542.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 17542.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x22e7 pc:0x22e6 imem_rd:0x0ACTUAL: npc:0x22e7 pc:0x22e6 imem_rd:0x0
# UVM_INFO @ 17544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x22e6 
# UVM_INFO @ 17544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x22e8 pc:0x22e7 imem_rd:0x1
# UVM_INFO @ 17561.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17561.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17561.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17561.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3c38 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3c38 
# UVM_INFO @ 17562.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 17562.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x22e8 pc:0x22e7 imem_rd:0x1ACTUAL: npc:0x22e8 pc:0x22e7 imem_rd:0x1
# UVM_INFO @ 17564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x22e6 
# UVM_INFO @ 17564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x22e8 pc:0x22e7 imem_rd:0x0
# UVM_INFO @ 17581.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17581.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17581.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17581.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 110011001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  9038  
# **********************************************
# Time: 17581.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 110011001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  9038  
# **********************************************
# Time: 17581.000ns 
# 
# UVM_INFO @ 17581.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17581.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x15cc ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x15cc 
# UVM_INFO @ 17582.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 17582.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x22e8 pc:0x22e7 imem_rd:0x0ACTUAL: npc:0x22e8 pc:0x22e7 imem_rd:0x0
# UVM_INFO @ 17584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x22e6 
# UVM_INFO @ 17584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x22e8 pc:0x22e7 imem_rd:0x0
# UVM_INFO @ 17601.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17601.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 17601.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17601.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17601.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x230a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x230a 
# UVM_INFO @ 17602.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 17602.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x231c pcout:0x231c dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x0a35 NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x231c pcout:0x231c dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x0a35 NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 17602.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x22e8 pc:0x22e7 imem_rd:0x0ACTUAL: npc:0x22e8 pc:0x22e7 imem_rd:0x0
# UVM_INFO @ 17604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x231c 
# UVM_INFO @ 17604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x231d pc:0x231c imem_rd:0x0
# UVM_INFO @ 17621.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17621.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17621.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17621.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf28f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf28f 
# UVM_INFO @ 17622.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 17622.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x231d pc:0x231c imem_rd:0x0ACTUAL: npc:0x231d pc:0x231c imem_rd:0x0
# UVM_INFO @ 17624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x231c 
# UVM_INFO @ 17624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x231e pc:0x231d imem_rd:0x1
# UVM_INFO @ 17641.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17641.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17641.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17641.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2efa ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2efa 
# UVM_INFO @ 17642.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 17642.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x231e pc:0x231d imem_rd:0x1ACTUAL: npc:0x231e pc:0x231d imem_rd:0x1
# UVM_INFO @ 17644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x231c 
# UVM_INFO @ 17644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x231e pc:0x231d imem_rd:0x0
# UVM_INFO @ 17661.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17661.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17661.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17661.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 000110101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8936  
# **********************************************
# Time: 17661.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 000110101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8936  
# **********************************************
# Time: 17661.000ns 
# 
# UVM_INFO @ 17661.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17661.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcc6b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcc6b 
# UVM_INFO @ 17662.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 17662.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x231e pc:0x231d imem_rd:0x0ACTUAL: npc:0x231e pc:0x231d imem_rd:0x0
# UVM_INFO @ 17664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x231c 
# UVM_INFO @ 17664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x231e pc:0x231d imem_rd:0x0
# UVM_INFO @ 17681.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17681.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 17681.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17681.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17681.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x772a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x772a 
# UVM_INFO @ 17682.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 17682.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x23be pcout:0x23be dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x0ea1 NZP:0x7 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x23be pcout:0x23be dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x0ea1 NZP:0x7 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 17682.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x231e pc:0x231d imem_rd:0x0ACTUAL: npc:0x231e pc:0x231d imem_rd:0x0
# UVM_INFO @ 17684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x23be 
# UVM_INFO @ 17684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x23bf pc:0x23be imem_rd:0x0
# UVM_INFO @ 17701.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17701.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17701.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17701.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1bba ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1bba 
# UVM_INFO @ 17702.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 17702.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x23bf pc:0x23be imem_rd:0x0ACTUAL: npc:0x23bf pc:0x23be imem_rd:0x0
# UVM_INFO @ 17704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x23be 
# UVM_INFO @ 17704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x23c0 pc:0x23bf imem_rd:0x1
# UVM_INFO @ 17721.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17721.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17721.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17721.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x27b3 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x27b3 
# UVM_INFO @ 17722.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 17722.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x23c0 pc:0x23bf imem_rd:0x1ACTUAL: npc:0x23c0 pc:0x23bf imem_rd:0x1
# UVM_INFO @ 17724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x23be 
# UVM_INFO @ 17724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x23c0 pc:0x23bf imem_rd:0x0
# UVM_INFO @ 17741.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17741.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17741.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17741.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 010100001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8990  
# **********************************************
# Time: 17741.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 010100001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8990  
# **********************************************
# Time: 17741.000ns 
# 
# UVM_INFO @ 17741.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17741.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x01ec ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x01ec 
# UVM_INFO @ 17742.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 17742.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x23c0 pc:0x23bf imem_rd:0x0ACTUAL: npc:0x23c0 pc:0x23bf imem_rd:0x0
# UVM_INFO @ 17744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x23be 
# UVM_INFO @ 17744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x23c0 pc:0x23bf imem_rd:0x0
# UVM_INFO @ 17761.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17761.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 17761.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17761.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17761.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9405 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9405 
# UVM_INFO @ 17762.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 17762.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x22dd pcout:0x22dd dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x031e NZP:0x1 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x22dd pcout:0x22dd dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x031e NZP:0x1 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 17762.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x23c0 pc:0x23bf imem_rd:0x0ACTUAL: npc:0x23c0 pc:0x23bf imem_rd:0x0
# UVM_INFO @ 17764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x22dd 
# UVM_INFO @ 17764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x22de pc:0x22dd imem_rd:0x0
# UVM_INFO @ 17781.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17781.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17781.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17781.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x96a7 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x96a7 
# UVM_INFO @ 17782.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 17782.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x22de pc:0x22dd imem_rd:0x0ACTUAL: npc:0x22de pc:0x22dd imem_rd:0x0
# UVM_INFO @ 17784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x22dd 
# UVM_INFO @ 17784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x22df pc:0x22de imem_rd:0x1
# UVM_INFO @ 17801.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17801.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17801.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17801.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5673 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5673 
# UVM_INFO @ 17802.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 17802.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x22df pc:0x22de imem_rd:0x1ACTUAL: npc:0x22df pc:0x22de imem_rd:0x1
# UVM_INFO @ 17804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x22dd 
# UVM_INFO @ 17804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x22df pc:0x22de imem_rd:0x0
# UVM_INFO @ 17821.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17821.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17821.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17821.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 100011110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  9152  
# **********************************************
# Time: 17821.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 100011110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  9152  
# **********************************************
# Time: 17821.000ns 
# 
# UVM_INFO @ 17821.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17821.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4aa9 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4aa9 
# UVM_INFO @ 17822.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 17822.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x22df pc:0x22de imem_rd:0x0ACTUAL: npc:0x22df pc:0x22de imem_rd:0x0
# UVM_INFO @ 17824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x22dd 
# UVM_INFO @ 17824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x22df pc:0x22de imem_rd:0x0
# UVM_INFO @ 17841.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17841.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 17841.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17841.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17841.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x863e ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x863e 
# UVM_INFO @ 17842.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 17842.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2268 pcout:0x2268 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x038a NZP:0x1 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2268 pcout:0x2268 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x038a NZP:0x1 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 17842.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x22df pc:0x22de imem_rd:0x0ACTUAL: npc:0x22df pc:0x22de imem_rd:0x0
# UVM_INFO @ 17844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2268 
# UVM_INFO @ 17844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2269 pc:0x2268 imem_rd:0x0
# UVM_INFO @ 17861.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17861.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17861.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17861.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x55b2 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x55b2 
# UVM_INFO @ 17862.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 17862.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2269 pc:0x2268 imem_rd:0x0ACTUAL: npc:0x2269 pc:0x2268 imem_rd:0x0
# UVM_INFO @ 17864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2268 
# UVM_INFO @ 17864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x226a pc:0x2269 imem_rd:0x1
# UVM_INFO @ 17881.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17881.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17881.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17881.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbd58 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbd58 
# UVM_INFO @ 17882.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 17882.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x226a pc:0x2269 imem_rd:0x1ACTUAL: npc:0x226a pc:0x2269 imem_rd:0x1
# UVM_INFO @ 17884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2268 
# UVM_INFO @ 17884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x226a pc:0x2269 imem_rd:0x0
# UVM_INFO @ 17901.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17901.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17901.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17901.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 110001010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8927  
# **********************************************
# Time: 17901.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 110001010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8927  
# **********************************************
# Time: 17901.000ns 
# 
# UVM_INFO @ 17901.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17901.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe1f4 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe1f4 
# UVM_INFO @ 17902.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 17902.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x226a pc:0x2269 imem_rd:0x0ACTUAL: npc:0x226a pc:0x2269 imem_rd:0x0
# UVM_INFO @ 17904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2268 
# UVM_INFO @ 17904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x226a pc:0x2269 imem_rd:0x0
# UVM_INFO @ 17921.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17921.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 17921.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17921.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17921.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x41b5 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x41b5 
# UVM_INFO @ 17922.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 17922.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x228f pcout:0x228f dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x0826 NZP:0x4 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x228f pcout:0x228f dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x0826 NZP:0x4 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 17922.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x226a pc:0x2269 imem_rd:0x0ACTUAL: npc:0x226a pc:0x2269 imem_rd:0x0
# UVM_INFO @ 17924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x228f 
# UVM_INFO @ 17924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x226a pc:0x2269 imem_rd:0x0
# UVM_INFO @ 17941.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17941.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17941.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17941.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe80e ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe80e 
# UVM_INFO @ 17942.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 17942.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x226a pc:0x2269 imem_rd:0x0ACTUAL: npc:0x226a pc:0x2269 imem_rd:0x0
# UVM_INFO @ 17944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x228f 
# UVM_INFO @ 17944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x226b pc:0x226a imem_rd:0x1
# UVM_INFO @ 17961.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17961.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17961.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17961.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe860 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe860 
# UVM_INFO @ 17962.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 17962.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x226b pc:0x226a imem_rd:0x1ACTUAL: npc:0x226b pc:0x226a imem_rd:0x1
# UVM_INFO @ 17964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x228f 
# UVM_INFO @ 17964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x226b pc:0x226a imem_rd:0x0
# UVM_INFO @ 17981.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 17981.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17981.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 17981.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 100  
# IR PCOFFSET9         : 000100110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8810  
# **********************************************
# Time: 17981.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 100  
# IR PCOFFSET9         : 000100110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8810  
# **********************************************
# Time: 17981.000ns 
# 
# UVM_INFO @ 17981.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 17981.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x81e8 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x81e8 
# UVM_INFO @ 17982.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 17982.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x226b pc:0x226a imem_rd:0x0ACTUAL: npc:0x226b pc:0x226a imem_rd:0x0
# UVM_INFO @ 17984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x228f 
# UVM_INFO @ 17984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x226b pc:0x226a imem_rd:0x0
# UVM_INFO @ 18001.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18001.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 18001.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18001.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18001.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6eba ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6eba 
# UVM_INFO @ 18002.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 18002.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x21ab pcout:0x21ab dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x0f41 NZP:0x7 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x21ab pcout:0x21ab dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x0f41 NZP:0x7 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 18002.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x226b pc:0x226a imem_rd:0x0ACTUAL: npc:0x226b pc:0x226a imem_rd:0x0
# UVM_INFO @ 18004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x21ab 
# UVM_INFO @ 18004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x21ac pc:0x21ab imem_rd:0x0
# UVM_INFO @ 18021.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18021.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18021.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18021.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2b44 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2b44 
# UVM_INFO @ 18022.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 18022.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x21ac pc:0x21ab imem_rd:0x0ACTUAL: npc:0x21ac pc:0x21ab imem_rd:0x0
# UVM_INFO @ 18024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x21ab 
# UVM_INFO @ 18024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x21ad pc:0x21ac imem_rd:0x1
# UVM_INFO @ 18041.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18041.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18041.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18041.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x39a0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x39a0 
# UVM_INFO @ 18042.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 18042.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x21ad pc:0x21ac imem_rd:0x1ACTUAL: npc:0x21ad pc:0x21ac imem_rd:0x1
# UVM_INFO @ 18044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x21ab 
# UVM_INFO @ 18044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x21ad pc:0x21ac imem_rd:0x0
# UVM_INFO @ 18061.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18061.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18061.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18061.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 101000001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8811  
# **********************************************
# Time: 18061.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 101000001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8811  
# **********************************************
# Time: 18061.000ns 
# 
# UVM_INFO @ 18061.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18061.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6124 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6124 
# UVM_INFO @ 18062.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 18062.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x21ad pc:0x21ac imem_rd:0x0ACTUAL: npc:0x21ad pc:0x21ac imem_rd:0x0
# UVM_INFO @ 18064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x21ab 
# UVM_INFO @ 18064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x21ad pc:0x21ac imem_rd:0x0
# UVM_INFO @ 18081.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18081.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 18081.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18081.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18081.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0bd6 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0bd6 
# UVM_INFO @ 18082.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 18082.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x21a9 pcout:0x21a9 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x0bfd NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x21a9 pcout:0x21a9 dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x0bfd NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 18082.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x21ad pc:0x21ac imem_rd:0x0ACTUAL: npc:0x21ad pc:0x21ac imem_rd:0x0
# UVM_INFO @ 18084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x21a9 
# UVM_INFO @ 18084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x21aa pc:0x21a9 imem_rd:0x0
# UVM_INFO @ 18101.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18101.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18101.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18101.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf135 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf135 
# UVM_INFO @ 18102.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 18102.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x21aa pc:0x21a9 imem_rd:0x0ACTUAL: npc:0x21aa pc:0x21a9 imem_rd:0x0
# UVM_INFO @ 18104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x21a9 
# UVM_INFO @ 18104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x21ab pc:0x21aa imem_rd:0x1
# UVM_INFO @ 18121.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18121.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18121.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18121.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8f65 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8f65 
# UVM_INFO @ 18122.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 18122.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x21ab pc:0x21aa imem_rd:0x1ACTUAL: npc:0x21ab pc:0x21aa imem_rd:0x1
# UVM_INFO @ 18124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x21a9 
# UVM_INFO @ 18124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x21ab pc:0x21aa imem_rd:0x0
# UVM_INFO @ 18141.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18141.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18141.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18141.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 111111101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8621  
# **********************************************
# Time: 18141.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 111111101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8621  
# **********************************************
# Time: 18141.000ns 
# 
# UVM_INFO @ 18141.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18141.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x51bf ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x51bf 
# UVM_INFO @ 18142.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 18142.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x21ab pc:0x21aa imem_rd:0x0ACTUAL: npc:0x21ab pc:0x21aa imem_rd:0x0
# UVM_INFO @ 18144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x21a9 
# UVM_INFO @ 18144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x21ab pc:0x21aa imem_rd:0x0
# UVM_INFO @ 18161.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18161.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 18161.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18161.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18161.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc1fb ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc1fb 
# UVM_INFO @ 18162.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 18162.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2213 pcout:0x2213 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x0e69 NZP:0x7 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2213 pcout:0x2213 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x0e69 NZP:0x7 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 18162.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x21ab pc:0x21aa imem_rd:0x0ACTUAL: npc:0x21ab pc:0x21aa imem_rd:0x0
# UVM_INFO @ 18164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2213 
# UVM_INFO @ 18164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2214 pc:0x2213 imem_rd:0x0
# UVM_INFO @ 18181.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18181.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18181.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18181.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6cbe ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x6cbe 
# UVM_INFO @ 18182.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 18182.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2214 pc:0x2213 imem_rd:0x0ACTUAL: npc:0x2214 pc:0x2213 imem_rd:0x0
# UVM_INFO @ 18184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2213 
# UVM_INFO @ 18184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2215 pc:0x2214 imem_rd:0x1
# UVM_INFO @ 18201.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18201.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18201.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18201.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x717c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x717c 
# UVM_INFO @ 18202.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 18202.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2215 pc:0x2214 imem_rd:0x1ACTUAL: npc:0x2215 pc:0x2214 imem_rd:0x1
# UVM_INFO @ 18204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2213 
# UVM_INFO @ 18204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2215 pc:0x2214 imem_rd:0x0
# UVM_INFO @ 18221.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18221.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18221.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18221.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 001101001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8619  
# **********************************************
# Time: 18221.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 001101001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8619  
# **********************************************
# Time: 18221.000ns 
# 
# UVM_INFO @ 18221.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18221.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe275 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe275 
# UVM_INFO @ 18222.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 18222.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2215 pc:0x2214 imem_rd:0x0ACTUAL: npc:0x2215 pc:0x2214 imem_rd:0x0
# UVM_INFO @ 18224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2213 
# UVM_INFO @ 18224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2215 pc:0x2214 imem_rd:0x0
# UVM_INFO @ 18241.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18241.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 18241.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18241.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18241.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9137 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x9137 
# UVM_INFO @ 18242.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 18242.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2299 pcout:0x2299 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x0285 NZP:0x1 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2299 pcout:0x2299 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x0285 NZP:0x1 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 18242.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2215 pc:0x2214 imem_rd:0x0ACTUAL: npc:0x2215 pc:0x2214 imem_rd:0x0
# UVM_INFO @ 18244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2299 
# UVM_INFO @ 18244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x229a pc:0x2299 imem_rd:0x0
# UVM_INFO @ 18261.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18261.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18261.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18261.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x45c0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x45c0 
# UVM_INFO @ 18262.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 18262.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x229a pc:0x2299 imem_rd:0x0ACTUAL: npc:0x229a pc:0x2299 imem_rd:0x0
# UVM_INFO @ 18264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2299 
# UVM_INFO @ 18264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x229b pc:0x229a imem_rd:0x1
# UVM_INFO @ 18281.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18281.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18281.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18281.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4e8f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4e8f 
# UVM_INFO @ 18282.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 18282.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x229b pc:0x229a imem_rd:0x1ACTUAL: npc:0x229b pc:0x229a imem_rd:0x1
# UVM_INFO @ 18284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2299 
# UVM_INFO @ 18284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x229b pc:0x229a imem_rd:0x0
# UVM_INFO @ 18301.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18301.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18301.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18301.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 010000101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8725  
# **********************************************
# Time: 18301.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 010000101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8725  
# **********************************************
# Time: 18301.000ns 
# 
# UVM_INFO @ 18301.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18301.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x019c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x019c 
# UVM_INFO @ 18302.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 18302.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x229b pc:0x229a imem_rd:0x0ACTUAL: npc:0x229b pc:0x229a imem_rd:0x0
# UVM_INFO @ 18304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2299 
# UVM_INFO @ 18304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x229b pc:0x229a imem_rd:0x0
# UVM_INFO @ 18321.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18321.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 18321.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18321.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18321.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbafc ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbafc 
# UVM_INFO @ 18322.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 18322.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x21be pcout:0x21be dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x0724 NZP:0x3 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x21be pcout:0x21be dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x0724 NZP:0x3 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 18322.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x229b pc:0x229a imem_rd:0x0ACTUAL: npc:0x229b pc:0x229a imem_rd:0x0
# UVM_INFO @ 18324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x21be 
# UVM_INFO @ 18324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x21bf pc:0x21be imem_rd:0x0
# UVM_INFO @ 18341.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18341.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18341.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18341.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0496 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0496 
# UVM_INFO @ 18342.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 18342.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x21bf pc:0x21be imem_rd:0x0ACTUAL: npc:0x21bf pc:0x21be imem_rd:0x0
# UVM_INFO @ 18344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x21be 
# UVM_INFO @ 18344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x21c0 pc:0x21bf imem_rd:0x1
# UVM_INFO @ 18361.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18361.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18361.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18361.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7bc6 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7bc6 
# UVM_INFO @ 18362.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 18362.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x21c0 pc:0x21bf imem_rd:0x1ACTUAL: npc:0x21c0 pc:0x21bf imem_rd:0x1
# UVM_INFO @ 18364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x21be 
# UVM_INFO @ 18364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x21c0 pc:0x21bf imem_rd:0x0
# UVM_INFO @ 18381.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18381.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18381.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18381.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 100100100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8859  
# **********************************************
# Time: 18381.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 100100100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8859  
# **********************************************
# Time: 18381.000ns 
# 
# UVM_INFO @ 18381.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18381.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1976 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1976 
# UVM_INFO @ 18382.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 18382.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x21c0 pc:0x21bf imem_rd:0x0ACTUAL: npc:0x21c0 pc:0x21bf imem_rd:0x0
# UVM_INFO @ 18384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x21be 
# UVM_INFO @ 18384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x21c0 pc:0x21bf imem_rd:0x0
# UVM_INFO @ 18401.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18401.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 18401.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18401.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18401.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0881 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0881 
# UVM_INFO @ 18402.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 18402.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x220f pcout:0x220f dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x0a50 NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x220f pcout:0x220f dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x0a50 NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 18402.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x21c0 pc:0x21bf imem_rd:0x0ACTUAL: npc:0x21c0 pc:0x21bf imem_rd:0x0
# UVM_INFO @ 18404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x220f 
# UVM_INFO @ 18404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2210 pc:0x220f imem_rd:0x0
# UVM_INFO @ 18421.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18421.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18421.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18421.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x292b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x292b 
# UVM_INFO @ 18422.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 18422.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2210 pc:0x220f imem_rd:0x0ACTUAL: npc:0x2210 pc:0x220f imem_rd:0x0
# UVM_INFO @ 18424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x220f 
# UVM_INFO @ 18424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2211 pc:0x2210 imem_rd:0x1
# UVM_INFO @ 18441.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18441.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18441.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18441.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd99a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd99a 
# UVM_INFO @ 18442.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 18442.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2211 pc:0x2210 imem_rd:0x1ACTUAL: npc:0x2211 pc:0x2210 imem_rd:0x1
# UVM_INFO @ 18444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x220f 
# UVM_INFO @ 18444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2211 pc:0x2210 imem_rd:0x0
# UVM_INFO @ 18461.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18461.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18461.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18461.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 001010000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8640  
# **********************************************
# Time: 18461.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 001010000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8640  
# **********************************************
# Time: 18461.000ns 
# 
# UVM_INFO @ 18461.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18461.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1abe ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1abe 
# UVM_INFO @ 18462.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 18462.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2211 pc:0x2210 imem_rd:0x0ACTUAL: npc:0x2211 pc:0x2210 imem_rd:0x0
# UVM_INFO @ 18464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x220f 
# UVM_INFO @ 18464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2211 pc:0x2210 imem_rd:0x0
# UVM_INFO @ 18481.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18481.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 18481.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18481.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18481.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x52a0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x52a0 
# UVM_INFO @ 18482.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 18482.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x22dc pcout:0x22dc dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x02cc NZP:0x1 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x22dc pcout:0x22dc dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x02cc NZP:0x1 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 18482.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2211 pc:0x2210 imem_rd:0x0ACTUAL: npc:0x2211 pc:0x2210 imem_rd:0x0
# UVM_INFO @ 18484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x22dc 
# UVM_INFO @ 18484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x22dd pc:0x22dc imem_rd:0x0
# UVM_INFO @ 18501.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18501.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18501.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18501.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4d7d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4d7d 
# UVM_INFO @ 18502.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 18502.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x22dd pc:0x22dc imem_rd:0x0ACTUAL: npc:0x22dd pc:0x22dc imem_rd:0x0
# UVM_INFO @ 18504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x22dc 
# UVM_INFO @ 18504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x22de pc:0x22dd imem_rd:0x1
# UVM_INFO @ 18521.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18521.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18521.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18521.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7425 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7425 
# UVM_INFO @ 18522.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 18522.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x22de pc:0x22dd imem_rd:0x1ACTUAL: npc:0x22de pc:0x22dd imem_rd:0x1
# UVM_INFO @ 18524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x22dc 
# UVM_INFO @ 18524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x22de pc:0x22dd imem_rd:0x0
# UVM_INFO @ 18541.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18541.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18541.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18541.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 011001100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8721  
# **********************************************
# Time: 18541.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 011001100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8721  
# **********************************************
# Time: 18541.000ns 
# 
# UVM_INFO @ 18541.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18541.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb0ea ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb0ea 
# UVM_INFO @ 18542.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 18542.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x22de pc:0x22dd imem_rd:0x0ACTUAL: npc:0x22de pc:0x22dd imem_rd:0x0
# UVM_INFO @ 18544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x22dc 
# UVM_INFO @ 18544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x22de pc:0x22dd imem_rd:0x0
# UVM_INFO @ 18561.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18561.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 18561.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18561.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18561.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x34ac ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x34ac 
# UVM_INFO @ 18562.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 18562.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x224c pcout:0x224c dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x0f6f NZP:0x7 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x224c pcout:0x224c dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x0f6f NZP:0x7 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 18562.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x22de pc:0x22dd imem_rd:0x0ACTUAL: npc:0x22de pc:0x22dd imem_rd:0x0
# UVM_INFO @ 18564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x224c 
# UVM_INFO @ 18564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x224d pc:0x224c imem_rd:0x0
# UVM_INFO @ 18581.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18581.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18581.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18581.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7448 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7448 
# UVM_INFO @ 18582.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 18582.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x224d pc:0x224c imem_rd:0x0ACTUAL: npc:0x224d pc:0x224c imem_rd:0x0
# UVM_INFO @ 18584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x224c 
# UVM_INFO @ 18584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x224e pc:0x224d imem_rd:0x1
# UVM_INFO @ 18601.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18601.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18601.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18601.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xaded ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xaded 
# UVM_INFO @ 18602.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 18602.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x224e pc:0x224d imem_rd:0x1ACTUAL: npc:0x224e pc:0x224d imem_rd:0x1
# UVM_INFO @ 18604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x224c 
# UVM_INFO @ 18604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x224e pc:0x224d imem_rd:0x0
# UVM_INFO @ 18621.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18621.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18621.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18621.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 101101111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8926  
# **********************************************
# Time: 18621.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 101101111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8926  
# **********************************************
# Time: 18621.000ns 
# 
# UVM_INFO @ 18621.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18621.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd34b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd34b 
# UVM_INFO @ 18622.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 18622.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x224e pc:0x224d imem_rd:0x0ACTUAL: npc:0x224e pc:0x224d imem_rd:0x0
# UVM_INFO @ 18624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x224c 
# UVM_INFO @ 18624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x224e pc:0x224d imem_rd:0x0
# UVM_INFO @ 18641.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18641.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 18641.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18641.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18641.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x477a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x477a 
# UVM_INFO @ 18642.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 18642.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x21e8 pcout:0x21e8 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x079b NZP:0x3 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x21e8 pcout:0x21e8 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x079b NZP:0x3 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 18642.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x224e pc:0x224d imem_rd:0x0ACTUAL: npc:0x224e pc:0x224d imem_rd:0x0
# UVM_INFO @ 18644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x21e8 
# UVM_INFO @ 18644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x21e9 pc:0x21e8 imem_rd:0x0
# UVM_INFO @ 18661.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18661.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18661.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18661.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x69f8 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x69f8 
# UVM_INFO @ 18662.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 18662.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x21e9 pc:0x21e8 imem_rd:0x0ACTUAL: npc:0x21e9 pc:0x21e8 imem_rd:0x0
# UVM_INFO @ 18664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x21e8 
# UVM_INFO @ 18664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x21ea pc:0x21e9 imem_rd:0x1
# UVM_INFO @ 18681.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18681.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18681.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18681.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2672 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2672 
# UVM_INFO @ 18682.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 18682.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x21ea pc:0x21e9 imem_rd:0x1ACTUAL: npc:0x21ea pc:0x21e9 imem_rd:0x1
# UVM_INFO @ 18684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x21e8 
# UVM_INFO @ 18684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x21ea pc:0x21e9 imem_rd:0x0
# UVM_INFO @ 18701.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18701.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18701.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18701.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 110011011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8782  
# **********************************************
# Time: 18701.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 110011011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8782  
# **********************************************
# Time: 18701.000ns 
# 
# UVM_INFO @ 18701.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18701.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfb1f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfb1f 
# UVM_INFO @ 18702.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 18702.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x21ea pc:0x21e9 imem_rd:0x0ACTUAL: npc:0x21ea pc:0x21e9 imem_rd:0x0
# UVM_INFO @ 18704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x21e8 
# UVM_INFO @ 18704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x21ea pc:0x21e9 imem_rd:0x0
# UVM_INFO @ 18721.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18721.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 18721.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18721.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18721.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3574 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3574 
# UVM_INFO @ 18722.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 18722.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2220 pcout:0x2220 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x0c37 NZP:0x6 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2220 pcout:0x2220 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x0c37 NZP:0x6 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 18722.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x21ea pc:0x21e9 imem_rd:0x0ACTUAL: npc:0x21ea pc:0x21e9 imem_rd:0x0
# UVM_INFO @ 18724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2220 
# UVM_INFO @ 18724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x21ea pc:0x21e9 imem_rd:0x0
# UVM_INFO @ 18741.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18741.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18741.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18741.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x54c0 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x54c0 
# UVM_INFO @ 18742.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 18742.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x21ea pc:0x21e9 imem_rd:0x0ACTUAL: npc:0x21ea pc:0x21e9 imem_rd:0x0
# UVM_INFO @ 18744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2220 
# UVM_INFO @ 18744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x21eb pc:0x21ea imem_rd:0x1
# UVM_INFO @ 18761.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18761.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18761.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18761.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcfd1 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xcfd1 
# UVM_INFO @ 18762.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 18762.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x21eb pc:0x21ea imem_rd:0x1ACTUAL: npc:0x21eb pc:0x21ea imem_rd:0x1
# UVM_INFO @ 18764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2220 
# UVM_INFO @ 18764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x21eb pc:0x21ea imem_rd:0x0
# UVM_INFO @ 18781.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18781.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18781.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18781.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 110  
# IR PCOFFSET9         : 000110111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8682  
# **********************************************
# Time: 18781.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 110  
# IR PCOFFSET9         : 000110111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8682  
# **********************************************
# Time: 18781.000ns 
# 
# UVM_INFO @ 18781.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18781.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x30e2 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x30e2 
# UVM_INFO @ 18782.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 18782.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x21eb pc:0x21ea imem_rd:0x0ACTUAL: npc:0x21eb pc:0x21ea imem_rd:0x0
# UVM_INFO @ 18784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2220 
# UVM_INFO @ 18784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x21eb pc:0x21ea imem_rd:0x0
# UVM_INFO @ 18801.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18801.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 18801.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18801.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18801.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x776a ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x776a 
# UVM_INFO @ 18802.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 18802.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x228d pcout:0x228d dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x06a3 NZP:0x3 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x228d pcout:0x228d dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x06a3 NZP:0x3 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 18802.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x21eb pc:0x21ea imem_rd:0x0ACTUAL: npc:0x21eb pc:0x21ea imem_rd:0x0
# UVM_INFO @ 18804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x228d 
# UVM_INFO @ 18804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x228e pc:0x228d imem_rd:0x0
# UVM_INFO @ 18821.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18821.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18821.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18821.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1ea7 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1ea7 
# UVM_INFO @ 18822.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 18822.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x228e pc:0x228d imem_rd:0x0ACTUAL: npc:0x228e pc:0x228d imem_rd:0x0
# UVM_INFO @ 18824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x228d 
# UVM_INFO @ 18824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x228f pc:0x228e imem_rd:0x1
# UVM_INFO @ 18841.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18841.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18841.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18841.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb0ce ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb0ce 
# UVM_INFO @ 18842.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 18842.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x228f pc:0x228e imem_rd:0x1ACTUAL: npc:0x228f pc:0x228e imem_rd:0x1
# UVM_INFO @ 18844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x228d 
# UVM_INFO @ 18844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x228f pc:0x228e imem_rd:0x0
# UVM_INFO @ 18861.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18861.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18861.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18861.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 010100011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8683  
# **********************************************
# Time: 18861.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 010100011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8683  
# **********************************************
# Time: 18861.000ns 
# 
# UVM_INFO @ 18861.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18861.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7858 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7858 
# UVM_INFO @ 18862.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 18862.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x228f pc:0x228e imem_rd:0x0ACTUAL: npc:0x228f pc:0x228e imem_rd:0x0
# UVM_INFO @ 18864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x228d 
# UVM_INFO @ 18864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x228f pc:0x228e imem_rd:0x0
# UVM_INFO @ 18881.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18881.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 18881.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18881.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18881.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1516 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1516 
# UVM_INFO @ 18882.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 18882.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x21a6 pcout:0x21a6 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x0b18 NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x21a6 pcout:0x21a6 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x0b18 NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 18882.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x228f pc:0x228e imem_rd:0x0ACTUAL: npc:0x228f pc:0x228e imem_rd:0x0
# UVM_INFO @ 18884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x21a6 
# UVM_INFO @ 18884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x21a7 pc:0x21a6 imem_rd:0x0
# UVM_INFO @ 18901.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18901.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18901.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18901.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb580 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb580 
# UVM_INFO @ 18902.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 18902.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x21a7 pc:0x21a6 imem_rd:0x0ACTUAL: npc:0x21a7 pc:0x21a6 imem_rd:0x0
# UVM_INFO @ 18904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x21a6 
# UVM_INFO @ 18904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x21a8 pc:0x21a7 imem_rd:0x1
# UVM_INFO @ 18921.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18921.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18921.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18921.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf712 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf712 
# UVM_INFO @ 18922.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 18922.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x21a8 pc:0x21a7 imem_rd:0x1ACTUAL: npc:0x21a8 pc:0x21a7 imem_rd:0x1
# UVM_INFO @ 18924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x21a6 
# UVM_INFO @ 18924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x21a8 pc:0x21a7 imem_rd:0x0
# UVM_INFO @ 18941.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18941.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18941.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18941.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 100011000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8847  
# **********************************************
# Time: 18941.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 100011000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8847  
# **********************************************
# Time: 18941.000ns 
# 
# UVM_INFO @ 18941.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18941.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbe85 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbe85 
# UVM_INFO @ 18942.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 18942.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x21a8 pc:0x21a7 imem_rd:0x0ACTUAL: npc:0x21a8 pc:0x21a7 imem_rd:0x0
# UVM_INFO @ 18944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x21a6 
# UVM_INFO @ 18944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x21a8 pc:0x21a7 imem_rd:0x0
# UVM_INFO @ 18961.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18961.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 18961.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18961.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18961.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x476f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x476f 
# UVM_INFO @ 18962.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 18962.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x215b pcout:0x215b dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0bb4 NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x215b pcout:0x215b dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0bb4 NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 18962.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x21a8 pc:0x21a7 imem_rd:0x0ACTUAL: npc:0x21a8 pc:0x21a7 imem_rd:0x0
# UVM_INFO @ 18964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x215b 
# UVM_INFO @ 18964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x215c pc:0x215b imem_rd:0x0
# UVM_INFO @ 18981.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 18981.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 18981.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 18981.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7481 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7481 
# UVM_INFO @ 18982.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 18982.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x215c pc:0x215b imem_rd:0x0ACTUAL: npc:0x215c pc:0x215b imem_rd:0x0
# UVM_INFO @ 18984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x215b 
# UVM_INFO @ 18984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x215d pc:0x215c imem_rd:0x1
# UVM_INFO @ 19001.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19001.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19001.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19001.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0a1e ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0a1e 
# UVM_INFO @ 19002.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 19002.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x215d pc:0x215c imem_rd:0x1ACTUAL: npc:0x215d pc:0x215c imem_rd:0x1
# UVM_INFO @ 19004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x215b 
# UVM_INFO @ 19004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x215d pc:0x215c imem_rd:0x0
# UVM_INFO @ 19021.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19021.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19021.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19021.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 110110100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8616  
# **********************************************
# Time: 19021.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 110110100  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8616  
# **********************************************
# Time: 19021.000ns 
# 
# UVM_INFO @ 19021.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19021.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfb46 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfb46 
# UVM_INFO @ 19022.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 19022.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x215d pc:0x215c imem_rd:0x0ACTUAL: npc:0x215d pc:0x215c imem_rd:0x0
# UVM_INFO @ 19024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x215b 
# UVM_INFO @ 19024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x215d pc:0x215c imem_rd:0x0
# UVM_INFO @ 19041.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19041.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 19041.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19041.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19041.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4abb ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4abb 
# UVM_INFO @ 19042.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 19042.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x217c pcout:0x217c dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x0e20 NZP:0x7 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x217c pcout:0x217c dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x0e20 NZP:0x7 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 19042.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x215d pc:0x215c imem_rd:0x0ACTUAL: npc:0x215d pc:0x215c imem_rd:0x0
# UVM_INFO @ 19044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x217c 
# UVM_INFO @ 19044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x217d pc:0x217c imem_rd:0x0
# UVM_INFO @ 19061.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19061.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19061.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19061.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4cd6 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4cd6 
# UVM_INFO @ 19062.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 19062.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x217d pc:0x217c imem_rd:0x0ACTUAL: npc:0x217d pc:0x217c imem_rd:0x0
# UVM_INFO @ 19064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x217c 
# UVM_INFO @ 19064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x217e pc:0x217d imem_rd:0x1
# UVM_INFO @ 19081.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19081.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19081.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19081.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3cb3 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3cb3 
# UVM_INFO @ 19082.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 19082.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x217e pc:0x217d imem_rd:0x1ACTUAL: npc:0x217e pc:0x217d imem_rd:0x1
# UVM_INFO @ 19084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x217c 
# UVM_INFO @ 19084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x217e pc:0x217d imem_rd:0x0
# UVM_INFO @ 19101.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19101.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19101.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19101.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 000100000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8541  
# **********************************************
# Time: 19101.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 000100000  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8541  
# **********************************************
# Time: 19101.000ns 
# 
# UVM_INFO @ 19101.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19101.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4825 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4825 
# UVM_INFO @ 19102.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 19102.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x217e pc:0x217d imem_rd:0x0ACTUAL: npc:0x217e pc:0x217d imem_rd:0x0
# UVM_INFO @ 19104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x217c 
# UVM_INFO @ 19104.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x217e pc:0x217d imem_rd:0x0
# UVM_INFO @ 19121.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19121.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 19121.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19121.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19121.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfdcf ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xfdcf 
# UVM_INFO @ 19122.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 19122.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x20c0 pcout:0x20c0 dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x0943 NZP:0x4 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x20c0 pcout:0x20c0 dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x0943 NZP:0x4 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 19122.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x217e pc:0x217d imem_rd:0x0ACTUAL: npc:0x217e pc:0x217d imem_rd:0x0
# UVM_INFO @ 19124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x20c0 
# UVM_INFO @ 19124.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x217e pc:0x217d imem_rd:0x0
# UVM_INFO @ 19141.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19141.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19141.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19141.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc2ac ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc2ac 
# UVM_INFO @ 19142.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 19142.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x217e pc:0x217d imem_rd:0x0ACTUAL: npc:0x217e pc:0x217d imem_rd:0x0
# UVM_INFO @ 19144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x20c0 
# UVM_INFO @ 19144.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x217f pc:0x217e imem_rd:0x1
# UVM_INFO @ 19161.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19161.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19161.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19161.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7484 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7484 
# UVM_INFO @ 19162.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 19162.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x217f pc:0x217e imem_rd:0x1ACTUAL: npc:0x217f pc:0x217e imem_rd:0x1
# UVM_INFO @ 19164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x20c0 
# UVM_INFO @ 19164.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x217f pc:0x217e imem_rd:0x0
# UVM_INFO @ 19181.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19181.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19181.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19181.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 100  
# IR PCOFFSET9         : 101000011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8574  
# **********************************************
# Time: 19181.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 100  
# IR PCOFFSET9         : 101000011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8574  
# **********************************************
# Time: 19181.000ns 
# 
# UVM_INFO @ 19181.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19181.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1fa4 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1fa4 
# UVM_INFO @ 19182.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 19182.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x217f pc:0x217e imem_rd:0x0ACTUAL: npc:0x217f pc:0x217e imem_rd:0x0
# UVM_INFO @ 19184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x20c0 
# UVM_INFO @ 19184.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x217f pc:0x217e imem_rd:0x0
# UVM_INFO @ 19201.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19201.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 19201.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19201.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19201.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf475 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf475 
# UVM_INFO @ 19202.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 19202.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x217d pcout:0x217d dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x03ff NZP:0x1 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x217d pcout:0x217d dr:0x0 sr1:0x7 sr2:0x0 IR_Exec:0x03ff NZP:0x1 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 19202.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x217f pc:0x217e imem_rd:0x0ACTUAL: npc:0x217f pc:0x217e imem_rd:0x0
# UVM_INFO @ 19204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x217d 
# UVM_INFO @ 19204.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x217e pc:0x217d imem_rd:0x0
# UVM_INFO @ 19221.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19221.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19221.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19221.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc9bb ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc9bb 
# UVM_INFO @ 19222.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 19222.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x217e pc:0x217d imem_rd:0x0ACTUAL: npc:0x217e pc:0x217d imem_rd:0x0
# UVM_INFO @ 19224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x217d 
# UVM_INFO @ 19224.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x217f pc:0x217e imem_rd:0x1
# UVM_INFO @ 19241.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19241.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19241.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19241.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x591c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x591c 
# UVM_INFO @ 19242.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 19242.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x217f pc:0x217e imem_rd:0x1ACTUAL: npc:0x217f pc:0x217e imem_rd:0x1
# UVM_INFO @ 19244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x217d 
# UVM_INFO @ 19244.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x217f pc:0x217e imem_rd:0x0
# UVM_INFO @ 19261.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19261.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19261.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19261.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 111111111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8575  
# **********************************************
# Time: 19261.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 111111111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8575  
# **********************************************
# Time: 19261.000ns 
# 
# UVM_INFO @ 19261.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19261.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5746 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x5746 
# UVM_INFO @ 19262.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300d VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300d VSR2:0x3000 psr:0x1 
# UVM_INFO @ 19262.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x217f pc:0x217e imem_rd:0x0ACTUAL: npc:0x217f pc:0x217e imem_rd:0x0
# UVM_INFO @ 19264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x217d 
# UVM_INFO @ 19264.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x217f pc:0x217e imem_rd:0x0
# UVM_INFO @ 19281.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19281.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 19281.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19281.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19281.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xdd2d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xdd2d 
# UVM_INFO @ 19282.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 19282.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x21e9 pcout:0x21e9 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x0c6b NZP:0x6 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x21e9 pcout:0x21e9 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x0c6b NZP:0x6 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 19282.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x217f pc:0x217e imem_rd:0x0ACTUAL: npc:0x217f pc:0x217e imem_rd:0x0
# UVM_INFO @ 19284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x21e9 
# UVM_INFO @ 19284.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x217f pc:0x217e imem_rd:0x0
# UVM_INFO @ 19301.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19301.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19301.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19301.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1cd7 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x1cd7 
# UVM_INFO @ 19302.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 19302.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x217f pc:0x217e imem_rd:0x0ACTUAL: npc:0x217f pc:0x217e imem_rd:0x0
# UVM_INFO @ 19304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x21e9 
# UVM_INFO @ 19304.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2180 pc:0x217f imem_rd:0x1
# UVM_INFO @ 19321.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19321.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19321.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19321.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3399 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3399 
# UVM_INFO @ 19322.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 19322.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2180 pc:0x217f imem_rd:0x1ACTUAL: npc:0x2180 pc:0x217f imem_rd:0x1
# UVM_INFO @ 19324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x21e9 
# UVM_INFO @ 19324.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2180 pc:0x217f imem_rd:0x0
# UVM_INFO @ 19341.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19341.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19341.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19341.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 110  
# IR PCOFFSET9         : 001101011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8575  
# **********************************************
# Time: 19341.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 110  
# IR PCOFFSET9         : 001101011  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8575  
# **********************************************
# Time: 19341.000ns 
# 
# UVM_INFO @ 19341.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19341.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x95e8 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x95e8 
# UVM_INFO @ 19342.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 19342.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2180 pc:0x217f imem_rd:0x0ACTUAL: npc:0x2180 pc:0x217f imem_rd:0x0
# UVM_INFO @ 19344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x21e9 
# UVM_INFO @ 19344.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2180 pc:0x217f imem_rd:0x0
# UVM_INFO @ 19361.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19361.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 19361.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19361.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19361.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0c48 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0c48 
# UVM_INFO @ 19362.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 19362.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2206 pcout:0x2206 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x0a87 NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2206 pcout:0x2206 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x0a87 NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 19362.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2180 pc:0x217f imem_rd:0x0ACTUAL: npc:0x2180 pc:0x217f imem_rd:0x0
# UVM_INFO @ 19364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2206 
# UVM_INFO @ 19364.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2207 pc:0x2206 imem_rd:0x0
# UVM_INFO @ 19381.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19381.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19381.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19381.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc854 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc854 
# UVM_INFO @ 19382.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 19382.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2207 pc:0x2206 imem_rd:0x0ACTUAL: npc:0x2207 pc:0x2206 imem_rd:0x0
# UVM_INFO @ 19384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2206 
# UVM_INFO @ 19384.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2208 pc:0x2207 imem_rd:0x1
# UVM_INFO @ 19401.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19401.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19401.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19401.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd735 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd735 
# UVM_INFO @ 19402.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 19402.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2208 pc:0x2207 imem_rd:0x1ACTUAL: npc:0x2208 pc:0x2207 imem_rd:0x1
# UVM_INFO @ 19404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2206 
# UVM_INFO @ 19404.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2208 pc:0x2207 imem_rd:0x0
# UVM_INFO @ 19421.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19421.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19421.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19421.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 010000111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8576  
# **********************************************
# Time: 19421.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 010000111  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8576  
# **********************************************
# Time: 19421.000ns 
# 
# UVM_INFO @ 19421.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19421.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf822 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xf822 
# UVM_INFO @ 19422.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 19422.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2208 pc:0x2207 imem_rd:0x0ACTUAL: npc:0x2208 pc:0x2207 imem_rd:0x0
# UVM_INFO @ 19424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2206 
# UVM_INFO @ 19424.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2208 pc:0x2207 imem_rd:0x0
# UVM_INFO @ 19441.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19441.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 19441.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19441.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19441.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3e17 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3e17 
# UVM_INFO @ 19442.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 19442.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x212d pcout:0x212d dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x0526 NZP:0x2 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x212d pcout:0x212d dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x0526 NZP:0x2 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 19442.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2208 pc:0x2207 imem_rd:0x0ACTUAL: npc:0x2208 pc:0x2207 imem_rd:0x0
# UVM_INFO @ 19444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x212d 
# UVM_INFO @ 19444.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2208 pc:0x2207 imem_rd:0x0
# UVM_INFO @ 19461.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19461.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19461.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19461.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x73a7 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x73a7 
# UVM_INFO @ 19462.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 19462.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2208 pc:0x2207 imem_rd:0x0ACTUAL: npc:0x2208 pc:0x2207 imem_rd:0x0
# UVM_INFO @ 19464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x212d 
# UVM_INFO @ 19464.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2209 pc:0x2208 imem_rd:0x1
# UVM_INFO @ 19481.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19481.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19481.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19481.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0308 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0308 
# UVM_INFO @ 19482.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 19482.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2209 pc:0x2208 imem_rd:0x1ACTUAL: npc:0x2209 pc:0x2208 imem_rd:0x1
# UVM_INFO @ 19484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x212d 
# UVM_INFO @ 19484.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2209 pc:0x2208 imem_rd:0x0
# UVM_INFO @ 19501.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19501.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19501.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19501.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 010  
# IR PCOFFSET9         : 100100110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8712  
# **********************************************
# Time: 19501.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 010  
# IR PCOFFSET9         : 100100110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8712  
# **********************************************
# Time: 19501.000ns 
# 
# UVM_INFO @ 19501.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19501.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x378b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x378b 
# UVM_INFO @ 19502.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 19502.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2209 pc:0x2208 imem_rd:0x0ACTUAL: npc:0x2209 pc:0x2208 imem_rd:0x0
# UVM_INFO @ 19504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x212d 
# UVM_INFO @ 19504.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2209 pc:0x2208 imem_rd:0x0
# UVM_INFO @ 19521.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19521.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 19521.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19521.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19521.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc072 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc072 
# UVM_INFO @ 19522.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 19522.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x225a pcout:0x225a dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x0252 NZP:0x1 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x225a pcout:0x225a dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0x0252 NZP:0x1 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 19522.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2209 pc:0x2208 imem_rd:0x0ACTUAL: npc:0x2209 pc:0x2208 imem_rd:0x0
# UVM_INFO @ 19524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x225a 
# UVM_INFO @ 19524.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x225b pc:0x225a imem_rd:0x0
# UVM_INFO @ 19541.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19541.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19541.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19541.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x674d ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x674d 
# UVM_INFO @ 19542.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 19542.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x225b pc:0x225a imem_rd:0x0ACTUAL: npc:0x225b pc:0x225a imem_rd:0x0
# UVM_INFO @ 19544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x225a 
# UVM_INFO @ 19544.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x225c pc:0x225b imem_rd:0x1
# UVM_INFO @ 19561.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19561.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19561.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19561.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd903 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd903 
# UVM_INFO @ 19562.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 19562.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x225c pc:0x225b imem_rd:0x1ACTUAL: npc:0x225c pc:0x225b imem_rd:0x1
# UVM_INFO @ 19564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x225a 
# UVM_INFO @ 19564.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x225c pc:0x225b imem_rd:0x0
# UVM_INFO @ 19581.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19581.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19581.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19581.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 001010010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8713  
# **********************************************
# Time: 19581.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 001  
# IR PCOFFSET9         : 001010010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8713  
# **********************************************
# Time: 19581.000ns 
# 
# UVM_INFO @ 19581.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19581.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0245 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0245 
# UVM_INFO @ 19582.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3001 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3001 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 19582.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x225c pc:0x225b imem_rd:0x0ACTUAL: npc:0x225c pc:0x225b imem_rd:0x0
# UVM_INFO @ 19584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x225a 
# UVM_INFO @ 19584.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x225c pc:0x225b imem_rd:0x0
# UVM_INFO @ 19601.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19601.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 19601.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19601.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19601.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xeadb ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xeadb 
# UVM_INFO @ 19602.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 19602.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2329 pcout:0x2329 dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x0ece NZP:0x7 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2329 pcout:0x2329 dr:0x0 sr1:0x3 sr2:0x0 IR_Exec:0x0ece NZP:0x7 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 19602.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x225c pc:0x225b imem_rd:0x0ACTUAL: npc:0x225c pc:0x225b imem_rd:0x0
# UVM_INFO @ 19604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2329 
# UVM_INFO @ 19604.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x232a pc:0x2329 imem_rd:0x0
# UVM_INFO @ 19621.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19621.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19621.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19621.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2c50 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2c50 
# UVM_INFO @ 19622.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 19622.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x232a pc:0x2329 imem_rd:0x0ACTUAL: npc:0x232a pc:0x2329 imem_rd:0x0
# UVM_INFO @ 19624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2329 
# UVM_INFO @ 19624.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x232b pc:0x232a imem_rd:0x1
# UVM_INFO @ 19641.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19641.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19641.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19641.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8bb1 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x8bb1 
# UVM_INFO @ 19642.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 19642.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x232b pc:0x232a imem_rd:0x1ACTUAL: npc:0x232b pc:0x232a imem_rd:0x1
# UVM_INFO @ 19644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2329 
# UVM_INFO @ 19644.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x232b pc:0x232a imem_rd:0x0
# UVM_INFO @ 19661.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19661.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19661.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19661.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 011001110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8796  
# **********************************************
# Time: 19661.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 011001110  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8796  
# **********************************************
# Time: 19661.000ns 
# 
# UVM_INFO @ 19661.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19661.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x63f1 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x63f1 
# UVM_INFO @ 19662.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3005 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3005 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 19662.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x232b pc:0x232a imem_rd:0x0ACTUAL: npc:0x232b pc:0x232a imem_rd:0x0
# UVM_INFO @ 19664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2329 
# UVM_INFO @ 19664.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x232b pc:0x232a imem_rd:0x0
# UVM_INFO @ 19681.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19681.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 19681.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19681.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19681.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3449 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x3449 
# UVM_INFO @ 19682.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 19682.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2293 pcout:0x2293 dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x0b69 NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2293 pcout:0x2293 dr:0x0 sr1:0x5 sr2:0x0 IR_Exec:0x0b69 NZP:0x5 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 19682.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x232b pc:0x232a imem_rd:0x0ACTUAL: npc:0x232b pc:0x232a imem_rd:0x0
# UVM_INFO @ 19684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2293 
# UVM_INFO @ 19684.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2294 pc:0x2293 imem_rd:0x0
# UVM_INFO @ 19701.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19701.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19701.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19701.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xab58 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xab58 
# UVM_INFO @ 19702.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 19702.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2294 pc:0x2293 imem_rd:0x0ACTUAL: npc:0x2294 pc:0x2293 imem_rd:0x0
# UVM_INFO @ 19704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2293 
# UVM_INFO @ 19704.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2295 pc:0x2294 imem_rd:0x1
# UVM_INFO @ 19721.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19721.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19721.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19721.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4eb5 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4eb5 
# UVM_INFO @ 19722.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 19722.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2295 pc:0x2294 imem_rd:0x1ACTUAL: npc:0x2295 pc:0x2294 imem_rd:0x1
# UVM_INFO @ 19724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2293 
# UVM_INFO @ 19724.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2295 pc:0x2294 imem_rd:0x0
# UVM_INFO @ 19741.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19741.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19741.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19741.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 101101001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  9003  
# **********************************************
# Time: 19741.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 101  
# IR PCOFFSET9         : 101101001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  9003  
# **********************************************
# Time: 19741.000ns 
# 
# UVM_INFO @ 19741.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19741.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbaae ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xbaae 
# UVM_INFO @ 19742.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3009 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3009 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 19742.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2295 pc:0x2294 imem_rd:0x0ACTUAL: npc:0x2295 pc:0x2294 imem_rd:0x0
# UVM_INFO @ 19744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2293 
# UVM_INFO @ 19744.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2295 pc:0x2294 imem_rd:0x0
# UVM_INFO @ 19761.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19761.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 19761.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19761.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19761.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd9cc ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xd9cc 
# UVM_INFO @ 19762.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 19762.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2219 pcout:0x2219 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0985 NZP:0x4 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2219 pcout:0x2219 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0985 NZP:0x4 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 19762.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2295 pc:0x2294 imem_rd:0x0ACTUAL: npc:0x2295 pc:0x2294 imem_rd:0x0
# UVM_INFO @ 19764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2219 
# UVM_INFO @ 19764.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2295 pc:0x2294 imem_rd:0x0
# UVM_INFO @ 19781.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19781.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19781.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19781.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x98c2 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x98c2 
# UVM_INFO @ 19782.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 19782.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2295 pc:0x2294 imem_rd:0x0ACTUAL: npc:0x2295 pc:0x2294 imem_rd:0x0
# UVM_INFO @ 19784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2219 
# UVM_INFO @ 19784.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2296 pc:0x2295 imem_rd:0x1
# UVM_INFO @ 19801.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19801.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19801.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19801.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2514 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2514 
# UVM_INFO @ 19802.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 19802.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2296 pc:0x2295 imem_rd:0x1ACTUAL: npc:0x2296 pc:0x2295 imem_rd:0x1
# UVM_INFO @ 19804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2219 
# UVM_INFO @ 19804.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2296 pc:0x2295 imem_rd:0x0
# UVM_INFO @ 19821.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19821.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19821.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19821.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 100  
# IR PCOFFSET9         : 110000101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8853  
# **********************************************
# Time: 19821.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 100  
# IR PCOFFSET9         : 110000101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8853  
# **********************************************
# Time: 19821.000ns 
# 
# UVM_INFO @ 19821.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19821.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x74bc ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x74bc 
# UVM_INFO @ 19822.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 19822.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2296 pc:0x2295 imem_rd:0x0ACTUAL: npc:0x2296 pc:0x2295 imem_rd:0x0
# UVM_INFO @ 19824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2219 
# UVM_INFO @ 19824.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x2296 pc:0x2295 imem_rd:0x0
# UVM_INFO @ 19841.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19841.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 19841.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19841.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19841.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe026 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xe026 
# UVM_INFO @ 19842.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 19842.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x22c6 pcout:0x22c6 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x0e31 NZP:0x7 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x22c6 pcout:0x22c6 dr:0x0 sr1:0x0 sr2:0x0 IR_Exec:0x0e31 NZP:0x7 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 19842.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x2296 pc:0x2295 imem_rd:0x0ACTUAL: npc:0x2296 pc:0x2295 imem_rd:0x0
# UVM_INFO @ 19844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x22c6 
# UVM_INFO @ 19844.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x22c7 pc:0x22c6 imem_rd:0x0
# UVM_INFO @ 19861.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19861.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19861.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19861.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x271c ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x271c 
# UVM_INFO @ 19862.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 19862.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x22c7 pc:0x22c6 imem_rd:0x0ACTUAL: npc:0x22c7 pc:0x22c6 imem_rd:0x0
# UVM_INFO @ 19864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x22c6 
# UVM_INFO @ 19864.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x22c8 pc:0x22c7 imem_rd:0x1
# UVM_INFO @ 19881.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19881.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19881.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19881.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7965 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x7965 
# UVM_INFO @ 19882.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 19882.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x22c8 pc:0x22c7 imem_rd:0x1ACTUAL: npc:0x22c8 pc:0x22c7 imem_rd:0x1
# UVM_INFO @ 19884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x22c6 
# UVM_INFO @ 19884.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x22c8 pc:0x22c7 imem_rd:0x0
# UVM_INFO @ 19901.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19901.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19901.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19901.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 000110001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8854  
# **********************************************
# Time: 19901.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 111  
# IR PCOFFSET9         : 000110001  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8854  
# **********************************************
# Time: 19901.000ns 
# 
# UVM_INFO @ 19901.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19901.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa1ed ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xa1ed 
# UVM_INFO @ 19902.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3000 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3000 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 19902.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x22c8 pc:0x22c7 imem_rd:0x0ACTUAL: npc:0x22c8 pc:0x22c7 imem_rd:0x0
# UVM_INFO @ 19904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x22c6 
# UVM_INFO @ 19904.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x22c8 pc:0x22c7 imem_rd:0x0
# UVM_INFO @ 19921.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19921.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 19921.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19921.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19921.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xeb6f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xeb6f 
# UVM_INFO @ 19922.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 19922.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2374 pcout:0x2374 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x0cad NZP:0x6 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2374 pcout:0x2374 dr:0x0 sr1:0x2 sr2:0x0 IR_Exec:0x0cad NZP:0x6 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 19922.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x22c8 pc:0x22c7 imem_rd:0x0ACTUAL: npc:0x22c8 pc:0x22c7 imem_rd:0x0
# UVM_INFO @ 19924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2374 
# UVM_INFO @ 19924.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x22c8 pc:0x22c7 imem_rd:0x0
# UVM_INFO @ 19941.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19941.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19941.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19941.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x53b7 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x53b7 
# UVM_INFO @ 19942.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 19942.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x22c8 pc:0x22c7 imem_rd:0x0ACTUAL: npc:0x22c8 pc:0x22c7 imem_rd:0x0
# UVM_INFO @ 19944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x2374 
# UVM_INFO @ 19944.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x22c9 pc:0x22c8 imem_rd:0x1
# UVM_INFO @ 19961.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19961.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19961.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19961.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x80f4 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x80f4 
# UVM_INFO @ 19962.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 19962.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x22c9 pc:0x22c8 imem_rd:0x1ACTUAL: npc:0x22c9 pc:0x22c8 imem_rd:0x1
# UVM_INFO @ 19964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2374 
# UVM_INFO @ 19964.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x22c9 pc:0x22c8 imem_rd:0x0
# UVM_INFO @ 19981.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 19981.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19981.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 19981.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 110  
# IR PCOFFSET9         : 010101101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8904  
# **********************************************
# Time: 19981.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 110  
# IR PCOFFSET9         : 010101101  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8904  
# **********************************************
# Time: 19981.000ns 
# 
# UVM_INFO @ 19981.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 19981.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2dc2 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x2dc2 
# UVM_INFO @ 19982.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3003 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3003 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 19982.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x22c9 pc:0x22c8 imem_rd:0x0ACTUAL: npc:0x22c9 pc:0x22c8 imem_rd:0x0
# UVM_INFO @ 19984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x2374 
# UVM_INFO @ 19984.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x22c9 pc:0x22c8 imem_rd:0x0
# UVM_INFO @ 20001.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 20001.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 20001.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 20001.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 20001.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc20f ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xc20f 
# UVM_INFO @ 20002.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 20002.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x21e2 pcout:0x21e2 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x071a NZP:0x3 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x21e2 pcout:0x21e2 dr:0x0 sr1:0x4 sr2:0x0 IR_Exec:0x071a NZP:0x3 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 20002.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x22c9 pc:0x22c8 imem_rd:0x0ACTUAL: npc:0x22c9 pc:0x22c8 imem_rd:0x0
# UVM_INFO @ 20004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x21e2 
# UVM_INFO @ 20004.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x21e3 pc:0x21e2 imem_rd:0x0
# UVM_INFO @ 20021.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 20021.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 20021.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 20021.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x040b ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x040b 
# UVM_INFO @ 20022.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 20022.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x21e3 pc:0x21e2 imem_rd:0x0ACTUAL: npc:0x21e3 pc:0x21e2 imem_rd:0x0
# UVM_INFO @ 20024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x1 brtaken:0x0 taddr:0x21e2 
# UVM_INFO @ 20024.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x21e4 pc:0x21e3 imem_rd:0x1
# UVM_INFO @ 20041.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 20041.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 20041.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 20041.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb701 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0xb701 
# UVM_INFO @ 20042.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 20042.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x21e4 pc:0x21e3 imem_rd:0x1ACTUAL: npc:0x21e4 pc:0x21e3 imem_rd:0x1
# UVM_INFO @ 20044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x21e2 
# UVM_INFO @ 20044.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x21e4 pc:0x21e3 imem_rd:0x0
# UVM_INFO @ 20061.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 20061.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 20061.000ns: uvm_test_top.environment.decode.decode_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 20061.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] MATCH! - EXPECTED: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 100011010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8905  
# **********************************************
# Time: 20061.000ns 
# ACTUAL: 
# ************Decode Out Transaction************
# IR OPCODE            : BR 
# IR NZP               : 011  
# IR PCOFFSET9         : 100011010  
# W_CONTROL            : ALUOUT 
# E_CONTROL            : 000110  
# MEM_CONTROL          : MEM_CONTROL_DISABLED 
# NPC_OUT              :  8905  
# **********************************************
# Time: 20061.000ns 
# 
# UVM_INFO @ 20061.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 20061.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4622 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x4622 
# UVM_INFO @ 20062.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x3007 VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x3007 VSR2:0x3000 psr:0x1 
# UVM_INFO @ 20062.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x21e4 pc:0x21e3 imem_rd:0x0ACTUAL: npc:0x21e4 pc:0x21e3 imem_rd:0x0
# UVM_INFO @ 20064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x0 enable_fetch:0x0 brtaken:0x0 taddr:0x21e2 
# UVM_INFO @ 20064.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x21e4 pc:0x21e3 imem_rd:0x0
# UVM_INFO @ 20081.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 20081.000ns: uvm_test_top.environment.execute.exec_predictor [PRED] Transaction Received through from_in_agent_ae
# UVM_INFO @ 20081.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 20081.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 20081.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x125e ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x125e 
# UVM_INFO @ 20082.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] MATCH! - EXPECTED: VSR1:0x300b VSR2:0x3000 psr:0x1 ACTUAL: VSR1:0x300b VSR2:0x3000 psr:0x1 
# UVM_INFO @ 20082.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2199 pcout:0x2199 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0fb6 NZP:0x7 M_Data:0x3000 enable_execute_status:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x2199 pcout:0x2199 dr:0x0 sr1:0x6 sr2:0x0 IR_Exec:0x0fb6 NZP:0x7 M_Data:0x3000 enable_execute_status:0x0 
# UVM_INFO @ 20082.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] MATCH! - EXPECTED: npc:0x21e4 pc:0x21e3 imem_rd:0x0ACTUAL: npc:0x21e4 pc:0x21e3 imem_rd:0x0
# UVM_INFO @ 20084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] Transaction Received through fetch_in_ae, data: enable_updatePC:0x1 enable_fetch:0x0 brtaken:0x1 taddr:0x2199 
# UVM_INFO @ 20084.000ns: uvm_test_top.environment.fetch.fetch_predictor_h [PRED] expected trans: data: npc:0x219a pc:0x2199 imem_rd:0x0
# UVM_INFO @ 20101.000ns: uvm_test_top.environment.writeback.writeback_predictor_h [PRED] Transaction Received through writeback_in_ae
# UVM_INFO @ 20101.000ns: uvm_test_top.environment.controller.controller_predictor_inst [PRED] Transaction Received through predictor_ae
# UVM_INFO @ 20101.000ns: uvm_test_top.environment.memaccess.memaccess_predictor_h [PRED] Transaction Received through observed_memaccess_in
# UVM_INFO @ 20101.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x86cb ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x86cb 
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 20101.000ns: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO @ 20101.000ns: uvm_test_top.environment.controller.controller_scoreboard_inst [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=0 MATCHES=0 MISMATCHES=0
# UVM_INFO @ 20101.000ns: uvm_test_top.environment.decode.decode_scoreboard_inst [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=261 MATCHES=260 MISMATCHES=0
# UVM_INFO @ 20101.000ns: uvm_test_top.environment.execute.exec_scoreboard [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=261 MATCHES=261 MISMATCHES=0
# UVM_INFO @ 20101.000ns: uvm_test_top.environment.fetch.fetch_scoreboard_h [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=1000 MATCHES=999 MISMATCHES=0
# UVM_INFO @ 20101.000ns: uvm_test_top.environment.memaccess.memaccess_scoreboard_h [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=1006 MATCHES=1006 MISMATCHES=0
# UVM_INFO @ 20101.000ns: uvm_test_top.environment.writeback.writeback_scoreboard_h [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=1001 MATCHES=1000 MISMATCHES=0
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO : 9066
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [PRED]  5530
# [Questa UVM]     2
# [RNTST]     1
# [SCBD]  3532
# [TEST_DONE]     1
# ** Note: $finish    : /afs/eos.ncsu.edu/dist/questasim2020_4/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 20101 ns  Iteration: 63  Instance: /hvl_top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /afs/eos.ncsu.edu/dist/questasim2020_4/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# Stopped at /afs/eos.ncsu.edu/dist/questasim2020_4/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
#  coverage save branch_test.random.ucdb
#  quit -f
# End time: 15:08:14 on Dec 07,2022, Elapsed time: 0:00:04
# Errors: 0, Warnings: 139
cat regress.sh >regress 
chmod a+x regress
