Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Apr  5 22:19:26 2022
| Host         : DOVLT1412002 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
| Design       : au_top_0
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              55 |           16 |
| Yes          | No                    | No                     |              43 |           15 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             101 |           18 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------------------------+----------------------------+------------------+----------------+--------------+
|  Clock Signal  |                       Enable Signal                      |      Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------------------------------------+----------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                                          |                            |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG |                                                          | reset_cond/M_reset_cond_in |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | vc/edge_detector_rng/M_stage_q_reg[3]                    | reset_cond/Q[0]            |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | vc/slowclock_forvariablecounter/M_edge_detector_seed_out |                            |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | vc/edge_detector_rng/M_stage_q_reg[3]                    |                            |               11 |             27 |         2.45 |
|  clk_IBUF_BUFG |                                                          | reset_cond/Q[0]            |               14 |             51 |         3.64 |
|  clk_IBUF_BUFG | vc/slowerclock/E[0]                                      | reset_cond/Q[0]            |               16 |             96 |         6.00 |
+----------------+----------------------------------------------------------+----------------------------+------------------+----------------+--------------+


