---------------------------------------------------------------
>>> ========= '/SingleSource/Benchmarks/BenchmarkGame/Large/fasta' Program
---------------------------------------------------------------
Sets:
63016592 63016592 63017440 63017984 Sets:
63025216 63026800 63027920 63028592 Sets:
63012736 63015152 63047344 63047344 63047664 63048816 63050160 Sets:
63055504 ===-------------------------------------------------------------------------===
                          ... Statistics Collected ...
===-------------------------------------------------------------------------===

 219 asm-printer    - Number of machine instrs printed
   4 branchfolding  - Number of dead blocks removed
   2 code-placement - Number of intra loop branches eliminated
   5 code-placement - Number of loops aligned
   6 codegen-dce    - Number of dead instructions deleted
   4 codegenprepare - Number of GEPs converted to casts
   2 codegenprepare - Number of blocks eliminated
  40 dagcombine     - Number of dag nodes combined
  27 isel           - Number of blocks selected using DAG
1167 isel           - Number of times dag isel has to try another path
   2 machine-licm   - Number of instructions hoisted in low reg pressure situation
   5 machine-licm   - Number of machine instructions hoisted out of loops
 264 pei            - Number of bytes used for stack in all functions
   2 phielim        - Number of atomic phis lowered
   7 pre-RA-sched   - Number of loads clustered together
  21 regalloc       - Number of identity moves eliminated after coalescing
  32 regalloc       - Number of identity moves eliminated after rewriting
   1 regalloc       - Number of instructions deleted by DCE
  13 regalloc       - Number of instructions re-materialized
   2 regalloc       - Number of interferences evicted
  21 regalloc       - Number of interval joins performed
   4 regalloc       - Number of new live ranges queued
 247 regalloc       - Number of original intervals
  75 regalloc       - Number of registers assigned
   2 regalloc       - Number of registers unassigned
   1 regalloc       - Number of rematerialized defs for spilling
   1 regalloc       - Number of spilled live ranges
   2 twoaddrinstr   - Number of instructions promoted to 3-address
  17 twoaddrinstr   - Number of two-address instructions
  32 x86-codegen    - Number of floating point instructions

===-------------------------------------------------------------------------===
                      Instruction Selection and Scheduling
===-------------------------------------------------------------------------===
  Total Execution Time: 0.0174 seconds (0.0190 wall clock)

   ---User Time---   --System Time--   --User+System--   ---Wall Time---  --- Name ---
   0.0056 ( 32.3%)   0.0000 (  0.0%)   0.0056 ( 32.1%)   0.0053 ( 27.8%)  Instruction Selection
   0.0034 ( 19.8%)   0.0001 (100.0%)   0.0035 ( 20.2%)   0.0038 ( 20.1%)  Instruction Scheduling
   0.0040 ( 23.3%)   0.0000 (  0.0%)   0.0040 ( 23.2%)   0.0028 ( 14.8%)  Instruction Creation
   0.0003 (  1.6%)   0.0000 (  0.0%)   0.0003 (  1.6%)   0.0016 (  8.7%)  DAG Combining 1
   0.0019 ( 10.8%)   0.0000 (  0.0%)   0.0019 ( 10.7%)   0.0016 (  8.6%)  DAG Legalization
   0.0006 (  3.5%)   0.0000 (  0.0%)   0.0006 (  3.4%)   0.0012 (  6.6%)  Type Legalization
   0.0013 (  7.6%)   0.0000 (  0.0%)   0.0013 (  7.6%)   0.0012 (  6.4%)  Vector Legalization
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0009 (  4.7%)  DAG Combining 2
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  1.4%)  DAG Combining after legalize types
   0.0002 (  1.3%)   0.0000 (  0.0%)   0.0002 (  1.2%)   0.0002 (  0.8%)  Instruction Scheduling Cleanup
   0.0173 (100.0%)   0.0001 (100.0%)   0.0174 (100.0%)   0.0190 (100.0%)  Total

===-------------------------------------------------------------------------===
                                 DWARF Emission
===-------------------------------------------------------------------------===
  Total Execution Time: 0.0001 seconds (0.0003 wall clock)

   ---User Time---   --System Time--   --User+System--   ---Wall Time---  --- Name ---
   0.0001 (100.0%)   0.0000 (100.0%)   0.0001 (100.0%)   0.0002 ( 57.0%)  DWARF Debug Writer
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 ( 43.0%)  DWARF Exception Writer
   0.0001 (100.0%)   0.0000 (100.0%)   0.0001 (100.0%)   0.0003 (100.0%)  Total

===-------------------------------------------------------------------------===
                              Register Allocation
===-------------------------------------------------------------------------===
  Total Execution Time: 0.0008 seconds (0.0018 wall clock)

   ---User Time---   --User+System--   ---Wall Time---  --- Name ---
   0.0005 ( 61.5%)   0.0005 ( 61.5%)   0.0007 ( 38.1%)  Seed Live Regs
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 ( 18.0%)  Initialize
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 ( 15.4%)  Rewriter
   0.0003 ( 38.5%)   0.0003 ( 38.5%)   0.0003 ( 14.8%)  MBB Live Ins
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  5.0%)  Spiller
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  4.7%)  Global Splitting
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  3.7%)  Evict
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.4%)  Emit Debug Info
   0.0008 (100.0%)   0.0008 (100.0%)   0.0018 (100.0%)  Total

===-------------------------------------------------------------------------===
                      ... Pass execution timing report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 0.9658 seconds (0.9659 wall clock)

   ---User Time---   --System Time--   --User+System--   ---Wall Time---  --- Name ---
   0.9013 ( 93.8%)   0.0000 (  1.0%)   0.9014 ( 93.3%)   0.9026 ( 93.4%)  Idempotence Analysis
   0.0288 (  3.0%)   0.0001 (  2.0%)   0.0289 (  3.0%)   0.0306 (  3.2%)  X86 DAG->DAG Instruction Selection
   0.0081 (  0.8%)   0.0000 (  0.0%)   0.0081 (  0.8%)   0.0072 (  0.7%)  Live Variable Analysis
   0.0019 (  0.2%)   0.0000 (  0.0%)   0.0019 (  0.2%)   0.0032 (  0.3%)  Greedy Register Allocator
   0.0025 (  0.3%)   0.0000 (  0.0%)   0.0025 (  0.3%)   0.0021 (  0.2%)  Live Interval Analysis
   0.0018 (  0.2%)   0.0000 (  0.0%)   0.0018 (  0.2%)   0.0020 (  0.2%)  X86 AT&T-Style Assembly Printer
   0.0012 (  0.1%)   0.0000 (  0.0%)   0.0012 (  0.1%)   0.0012 (  0.1%)  Simple Register Coalescing
   0.0013 (  0.1%)   0.0000 (  0.9%)   0.0013 (  0.1%)   0.0010 (  0.1%)  Optimize for code generation
   0.0008 (  0.1%)   0.0001 (  1.7%)   0.0008 (  0.1%)   0.0009 (  0.1%)  Module Verifier
   0.0011 (  0.1%)   0.0003 (  5.9%)   0.0014 (  0.1%)   0.0008 (  0.1%)  Machine Instruction LICM
   0.0006 (  0.1%)   0.0000 (  0.6%)   0.0006 (  0.1%)   0.0008 (  0.1%)  Machine Function Analysis
   0.0005 (  0.1%)   0.0000 (  0.0%)   0.0005 (  0.1%)   0.0008 (  0.1%)  Machine Copy Propagation Pass
   0.0013 (  0.1%)   0.0000 (  0.3%)   0.0014 (  0.1%)   0.0008 (  0.1%)  Natural Loop Information
   0.0007 (  0.1%)   0.0000 (  0.0%)   0.0007 (  0.1%)   0.0008 (  0.1%)  Two-Address instruction pass
   0.0013 (  0.1%)   0.0000 (  0.0%)   0.0013 (  0.1%)   0.0007 (  0.1%)  Control Flow Optimizer
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0007 (  0.1%)  Machine Common Subexpression Elimination
   0.0011 (  0.1%)   0.0000 (  0.5%)   0.0011 (  0.1%)   0.0006 (  0.1%)  Module Verifier
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0006 (  0.1%)  Calculate spill weights
   0.0004 (  0.0%)   0.0000 (  0.0%)   0.0004 (  0.0%)   0.0006 (  0.1%)  Prolog/Epilog Insertion & Frame Finalization
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.1%)  Process Implicit Definitions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.1%)  Remove dead machine instructions
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0005 (  0.1%)  Patch Machine Idempotent Regions
   0.0005 (  0.1%)   0.0000 (  0.7%)   0.0005 (  0.1%)   0.0004 (  0.0%)  Dominator Tree Construction
   0.0008 (  0.1%)   0.0000 (  0.0%)   0.0008 (  0.1%)   0.0003 (  0.0%)  MachineDominator Tree Construction
   0.0008 (  0.1%)   0.0000 (  0.0%)   0.0008 (  0.1%)   0.0003 (  0.0%)  Machine Natural Loop Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  Slot index numbering
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  Canonicalize natural loops
   0.0005 (  0.0%)   0.0000 (  0.0%)   0.0005 (  0.0%)   0.0003 (  0.0%)  Execution dependency fix
   0.0000 (  0.0%)   0.0000 (  0.2%)   0.0000 (  0.0%)   0.0003 (  0.0%)  Dominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)  Machine code sinking
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Eliminate PHI nodes for register allocation
   0.0003 (  0.0%)   0.0000 (  0.1%)   0.0003 (  0.0%)   0.0002 (  0.0%)  Natural Loop Information
   0.0000 (  0.0%)   0.0038 ( 85.6%)   0.0038 (  0.4%)   0.0002 (  0.0%)  Loop Strength Reduction
   0.0001 (  0.0%)   0.0000 (  0.1%)   0.0001 (  0.0%)   0.0002 (  0.0%)  Idempotent Region Construction
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0002 (  0.0%)  Peephole Optimizations
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  MachineDominator Tree Construction
   0.0000 (  0.0%)   0.0000 (  0.1%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Branch Probability Analysis
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0002 (  0.0%)  Machine Natural Loop Construction
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Debug Variable Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Machine Instruction LICM
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0002 (  0.0%)  Code Placement Optimizer
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Basic Alias Analysis (stateless AA impl)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Canonicalize natural loops
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  X86 FP Stackifier
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Machine Idempotent Regions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Spill Code Placement Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Machine Natural Loop Construction
   0.0008 (  0.1%)   0.0000 (  0.0%)   0.0008 (  0.1%)   0.0001 (  0.0%)  Machine Idempotent Regions
   0.0000 (  0.0%)   0.0000 (  0.1%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Remove unreachable blocks from the CFG
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0001 (  0.0%)  Remove unreachable machine basic blocks
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Tail Duplication
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Post-RA pseudo instruction expansion pass
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Post RA top-down list latency scheduler
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Expand ISel Pseudo-instructions
   0.0000 (  0.0%)   0.0000 (  0.1%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Scalar Evolution Analysis
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0001 (  0.0%)  Tail Duplication
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0001 (  0.0%)  Virtual Register Map
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Bundle Machine CFG Edges
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Bundle Machine CFG Edges
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  No Alias Analysis (always returns 'may' alias)
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Exception handling preparation
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Preliminary module verification
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Insert stack protectors
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0000 (  0.0%)  Optimize machine instruction PHIs
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Induction Variable Users
   0.0003 (  0.0%)   0.0000 (  0.0%)   0.0003 (  0.0%)   0.0000 (  0.0%)  Live Stack Slot Analysis
   0.0006 (  0.1%)   0.0000 (  0.0%)   0.0006 (  0.1%)   0.0000 (  0.0%)  X86 Maximal Stack Alignment Check
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Stack Slot Coloring
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Analyze Machine Code For Garbage Collection
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Local Stack Slot Allocation
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Preliminary module verification
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Lower Garbage Collection Instructions
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Delete Garbage Collector Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Create Garbage Collector Module Metadata
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Target Library Information
   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)   0.0000 (  0.0%)  Machine Module Information
   0.9614 (100.0%)   0.0044 (100.0%)   0.9658 (100.0%)   0.9659 (100.0%)  Total

