// Seed: 104588933
module module_0 #(
    parameter id_6 = 32'd25
) (
    output supply1 id_0,
    input wor id_1
    , id_3
);
  assign module_1.id_4 = 0;
  wire id_4;
  logic [1 : -1] id_5;
  ;
  wire _id_6;
  ;
  wire [id_6 : -1] id_7;
  logic [-1 : 1] id_8[1 : 1 'b0];
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd50
) (
    input  uwire   _id_0,
    input  supply0 id_1,
    output supply0 id_2
);
  tri [id_0 : -1 'b0] id_4;
  wire id_5;
  assign id_4 = -1;
  module_0 modCall_1 (
      id_2,
      id_1
  );
endmodule
