{"name":"SAI2","description":"SAI","groupName":"SAI","prependToName":"","baseAddress":"0x40388000","addressBlock":{"offset":"0","size":"0xE4","usage":"registers"},"interrupts":[{"name":"SAI2","value":57}],"registers":{"VERID":{"name":"VERID","description":"Version ID","addressOffset":"0","size":32,"access":"read-only","resetValue":"0x3000000","resetMask":"0xFFFFFFFF","fields":{"FEATURE":{"name":"FEATURE","description":"Feature Specification Number","bitOffset":0,"bitWidth":16,"access":"read-only","enumeratedValues":[{"name":"STD","description":"Standard feature set.","value":"0"}]},"MINOR":{"name":"MINOR","description":"Minor Version Number","bitOffset":16,"bitWidth":8,"access":"read-only","enumeratedValues":[]},"MAJOR":{"name":"MAJOR","description":"Major Version Number","bitOffset":24,"bitWidth":8,"access":"read-only","enumeratedValues":[]}}},"PARAM":{"name":"PARAM","description":"Parameter","addressOffset":"0x4","size":32,"access":"read-only","resetValue":"0x50501","resetMask":"0xFFFFFFFF","fields":{"DATALINE":{"name":"DATALINE","description":"Number of Datalines","bitOffset":0,"bitWidth":4,"access":"read-only","enumeratedValues":[]},"FIFO":{"name":"FIFO","description":"FIFO Size","bitOffset":8,"bitWidth":4,"access":"read-only","enumeratedValues":[]},"FRAME":{"name":"FRAME","description":"Frame Size","bitOffset":16,"bitWidth":4,"access":"read-only","enumeratedValues":[]}}},"TCSR":{"name":"TCSR","description":"Transmit Control","addressOffset":"0x8","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"FRDE":{"name":"FRDE","description":"FIFO Request DMA Enable","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLE","description":"Disables the DMA request.","value":"0"},{"name":"ENABLE","description":"Enables the DMA request.","value":"0x1"}]},"FWDE":{"name":"FWDE","description":"FIFO Warning DMA Enable","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLE","description":"Disables the DMA request.","value":"0"},{"name":"ENABLE","description":"Enables the DMA request.","value":"0x1"}]},"FRIE":{"name":"FRIE","description":"FIFO Request Interrupt Enable","bitOffset":8,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLE","description":"Disables the interrupt.","value":"0"},{"name":"ENABLE","description":"Enables the interrupt.","value":"0x1"}]},"FWIE":{"name":"FWIE","description":"FIFO Warning Interrupt Enable","bitOffset":9,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLE","description":"Disables the interrupt.","value":"0"},{"name":"ENABLE","description":"Enables the interrupt.","value":"0x1"}]},"FEIE":{"name":"FEIE","description":"FIFO Error Interrupt Enable","bitOffset":10,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLE","description":"Disables the interrupt.","value":"0"},{"name":"ENABLE","description":"Enables the interrupt.","value":"0x1"}]},"SEIE":{"name":"SEIE","description":"Sync Error Interrupt Enable","bitOffset":11,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLE","description":"Disables interrupt.","value":"0"},{"name":"ENABLE","description":"Enables interrupt.","value":"0x1"}]},"WSIE":{"name":"WSIE","description":"Word Start Interrupt Enable","bitOffset":12,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLE","description":"Disables interrupt.","value":"0"},{"name":"ENABLE","description":"Enables interrupt.","value":"0x1"}]},"FRF":{"name":"FRF","description":"FIFO Request Flag","bitOffset":16,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"NO_FLAG","description":"Transmit FIFO watermark has not been reached.","value":"0"},{"name":"FLAG","description":"Transmit FIFO watermark has been reached.","value":"0x1"}]},"FWF":{"name":"FWF","description":"FIFO Warning Flag","bitOffset":17,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"DISABLE","description":"No enabled transmit FIFO is empty.","value":"0"},{"name":"ENABLE","description":"Enabled transmit FIFO is empty.","value":"0x1"}]},"FEF":{"name":"FEF","description":"FIFO Error Flag","bitOffset":18,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"NO_FLAG","description":"Transmit underrun not detected.","value":"0"},{"name":"FLAG","description":"Transmit underrun detected.","value":"0x1"}]},"SEF":{"name":"SEF","description":"Sync Error Flag","bitOffset":19,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"NO_FLAG","description":"Sync error not detected.","value":"0"},{"name":"FLAG","description":"Frame sync error detected.","value":"0x1"}]},"WSF":{"name":"WSF","description":"Word Start Flag","bitOffset":20,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"NO_FLAG","description":"Start of word not detected.","value":"0"},{"name":"FLAG","description":"Start of word detected.","value":"0x1"}]},"SR":{"name":"SR","description":"Software Reset","bitOffset":24,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLE","description":"No effect.","value":"0"},{"name":"ENABLE","description":"Software reset.","value":"0x1"}]},"FR":{"name":"FR","description":"FIFO Reset","bitOffset":25,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"NO_EFFECT","description":"No effect.","value":"0"},{"name":"RESET","description":"FIFO reset.","value":"0x1"}]},"BCE":{"name":"BCE","description":"Bit Clock Enable","bitOffset":28,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLE","description":"Transmit bit clock is disabled.","value":"0"},{"name":"ENABLE","description":"Transmit bit clock is enabled.","value":"0x1"}]},"DBGE":{"name":"DBGE","description":"Debug Enable","bitOffset":29,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLE","description":"Transmitter is disabled in Debug mode, after completing the current frame.","value":"0"},{"name":"ENABLE","description":"Transmitter is enabled in Debug mode.","value":"0x1"}]},"STOPE":{"name":"STOPE","description":"Stop Enable","bitOffset":30,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLE","description":"Transmitter disabled in Stop mode.","value":"0"},{"name":"ENABLE","description":"Transmitter enabled in Stop mode.","value":"0x1"}]},"TE":{"name":"TE","description":"Transmitter Enable","bitOffset":31,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLE","description":"Transmitter is disabled.","value":"0"},{"name":"ENABLE","description":"Transmitter is enabled, or transmitter has been disabled and has not yet reached end of frame.","value":"0x1"}]}}},"TCR1":{"name":"TCR1","description":"Transmit Configuration 1","addressOffset":"0xC","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"TFW":{"name":"TFW","description":"Transmit FIFO Watermark","bitOffset":0,"bitWidth":5,"access":"read-write","enumeratedValues":[]}}},"TCR2":{"name":"TCR2","description":"Transmit Configuration 2","addressOffset":"0x10","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"DIV":{"name":"DIV","description":"Bit Clock Divide","bitOffset":0,"bitWidth":8,"access":"read-write","enumeratedValues":[]},"BCD":{"name":"BCD","description":"Bit Clock Direction","bitOffset":24,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"EXT_IN_SLAVE","description":"Bit clock is generated externally in Slave mode.","value":"0"},{"name":"INT_IN_MASTER","description":"Bit clock is generated internally in Master mode.","value":"0x1"}]},"BCP":{"name":"BCP","description":"Bit Clock Polarity","bitOffset":25,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ACTIVE_HIGH","description":"Bit clock is active high with drive outputs on rising edge and sample inputs on falling edge.","value":"0"},{"name":"ACTIVE_LOW","description":"Bit clock is active low with drive outputs on falling edge and sample inputs on rising edge.","value":"0x1"}]},"MSEL":{"name":"MSEL","description":"MCLK Select","bitOffset":26,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"BUS_CLOCK","description":"Bus Clock selected.","value":"0"},{"name":"MCLK1","description":"Master Clock (MCLK) 1 option selected.","value":"0x1"},{"name":"MCLK2","description":"Master Clock (MCLK) 2 option selected.","value":"0x2"},{"name":"MCLK3","description":"Master Clock (MCLK) 3 option selected.","value":"0x3"}]},"BCI":{"name":"BCI","description":"Bit Clock Input","bitOffset":28,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLE","description":"No effect.","value":"0"},{"name":"ENABLE","description":"Internal logic is clocked as if bit clock was externally generated.","value":"0x1"}]},"BCS":{"name":"BCS","description":"Bit Clock Swap","bitOffset":29,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLE","description":"Use the normal bit clock source.","value":"0"},{"name":"ENABLE","description":"Swap the bit clock source.","value":"0x1"}]},"SYNC":{"name":"SYNC","description":"Synchronous Mode","bitOffset":30,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ASYNC","description":"Asynchronous mode.","value":"0"},{"name":"SYNC_W_RX","description":"Synchronous with receiver.","value":"0x1"}]}}},"TCR3":{"name":"TCR3","description":"Transmit Configuration 3","addressOffset":"0x14","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"WDFL":{"name":"WDFL","description":"Word Flag Configuration","bitOffset":0,"bitWidth":5,"access":"read-write","enumeratedValues":[]},"TCE":{"name":"TCE","description":"Transmit Channel Enable","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[]}}},"TCR4":{"name":"TCR4","description":"Transmit Configuration 4","addressOffset":"0x18","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"FSD":{"name":"FSD","description":"Frame Sync Direction","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"EXT_IN_SLAVE_MODE","description":"Frame sync is generated externally in Slave mode.","value":"0"},{"name":"INT_IN_MASTER_MODE","description":"Frame sync is generated internally in Master mode.","value":"0x1"}]},"FSP":{"name":"FSP","description":"Frame Sync Polarity","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ACTIVE_HIGH","description":"Frame sync is active high.","value":"0"},{"name":"ACTIVE_LOW","description":"Frame sync is active low.","value":"0x1"}]},"ONDEM":{"name":"ONDEM","description":"On Demand Mode","bitOffset":2,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"CONTINUOUS_FRAME_SYNC","description":"Internal frame sync is generated continuously.","value":"0"},{"name":"ON_DEMAND_FRAME_SYNC","description":"Internal frame sync is generated when the FIFO warning flag is clear.","value":"0x1"}]},"FSE":{"name":"FSE","description":"Frame Sync Early","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLE","description":"Frame sync asserts with the first bit of the frame.","value":"0"},{"name":"ENABLE","description":"Frame sync asserts one bit before the first bit of the frame.","value":"0x1"}]},"MF":{"name":"MF","description":"MSB First","bitOffset":4,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLE","description":"LSB is transmitted first.","value":"0"},{"name":"ENABLE","description":"MSB is transmitted first.","value":"0x1"}]},"CHMOD":{"name":"CHMOD","description":"Channel Mode","bitOffset":5,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"TDM_MODE","description":"TDM mode, transmit data pins are tri-stated when slots are masked or channels are disabled.","value":"0"},{"name":"OUTPUT_MODE","description":"Output mode, transmit data pins are never tri-stated and will output zero when slots are masked or channels are disabled.","value":"0x1"}]},"SYWD":{"name":"SYWD","description":"Sync Width","bitOffset":8,"bitWidth":5,"access":"read-write","enumeratedValues":[]},"FRSZ":{"name":"FRSZ","description":"Frame size","bitOffset":16,"bitWidth":5,"access":"read-write","enumeratedValues":[]},"FPACK":{"name":"FPACK","description":"FIFO Packing Mode","bitOffset":24,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"FIFO packing is disabled.","value":"0"},{"name":"EIGHT_BIT_FIFO_PACKING","description":"8-bit FIFO packing is enabled.","value":"0x2"},{"name":"SIXTEEN_BIT_FIFO_PACKING","description":"16-bit FIFO packing is enabled.","value":"0x3"}]},"FCONT":{"name":"FCONT","description":"FIFO Continue on Error","bitOffset":28,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLE","description":"On FIFO error, the SAI will continue from the start of the next frame after the FIFO error flag has been cleared.","value":"0"},{"name":"ENABLE","description":"On FIFO error, the SAI will continue from the same word that caused the FIFO error to set after the FIFO warning flag has been cleared.","value":"0x1"}]}}},"TCR5":{"name":"TCR5","description":"Transmit Configuration 5","addressOffset":"0x1C","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"FBT":{"name":"FBT","description":"First Bit Shifted","bitOffset":8,"bitWidth":5,"access":"read-write","enumeratedValues":[]},"W0W":{"name":"W0W","description":"Word 0 Width","bitOffset":16,"bitWidth":5,"access":"read-write","enumeratedValues":[]},"WNW":{"name":"WNW","description":"Word N Width","bitOffset":24,"bitWidth":5,"access":"read-write","enumeratedValues":[]}}},"TDR0":{"name":"TDR0","description":"Transmit Data","addressOffset":"0x20","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"TDR":{"name":"TDR","description":"Transmit Data Register","bitOffset":0,"bitWidth":32,"access":"read-write","enumeratedValues":[]}}},"TFR0":{"name":"TFR0","description":"Transmit FIFO","addressOffset":"0x40","size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"RFP":{"name":"RFP","description":"Read FIFO Pointer","bitOffset":0,"bitWidth":6,"access":"read-only","enumeratedValues":[]},"WFP":{"name":"WFP","description":"Write FIFO Pointer","bitOffset":16,"bitWidth":6,"access":"read-only","enumeratedValues":[]}}},"TMR":{"name":"TMR","description":"Transmit Mask","addressOffset":"0x60","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"TWM":{"name":"TWM","description":"Transmit Word Mask","bitOffset":0,"bitWidth":32,"access":"read-write","enumeratedValues":[{"name":"WORD_N_ENABLED","description":"Word N is enabled.","value":"0"},{"name":"WORD_N_MASKED","description":"Word N is masked. The transmit data pins are tri-stated or drive zero when masked.","value":"0x1"}]}}},"RCSR":{"name":"RCSR","description":"Receive Control","addressOffset":"0x88","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"FRDE":{"name":"FRDE","description":"FIFO Request DMA Enable","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLE","description":"Disables the DMA request.","value":"0"},{"name":"ENABLE","description":"Enables the DMA request.","value":"0x1"}]},"FWDE":{"name":"FWDE","description":"FIFO Warning DMA Enable","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLE","description":"Disables the DMA request.","value":"0"},{"name":"ENABLE","description":"Enables the DMA request.","value":"0x1"}]},"FRIE":{"name":"FRIE","description":"FIFO Request Interrupt Enable","bitOffset":8,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLE","description":"Disables the interrupt.","value":"0"},{"name":"ENABLE","description":"Enables the interrupt.","value":"0x1"}]},"FWIE":{"name":"FWIE","description":"FIFO Warning Interrupt Enable","bitOffset":9,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLE","description":"Disables the interrupt.","value":"0"},{"name":"ENABLE","description":"Enables the interrupt.","value":"0x1"}]},"FEIE":{"name":"FEIE","description":"FIFO Error Interrupt Enable","bitOffset":10,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLE","description":"Disables the interrupt.","value":"0"},{"name":"ENABLE","description":"Enables the interrupt.","value":"0x1"}]},"SEIE":{"name":"SEIE","description":"Sync Error Interrupt Enable","bitOffset":11,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLE","description":"Disables interrupt.","value":"0"},{"name":"ENABLE","description":"Enables interrupt.","value":"0x1"}]},"WSIE":{"name":"WSIE","description":"Word Start Interrupt Enable","bitOffset":12,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLE","description":"Disables interrupt.","value":"0"},{"name":"ENABLE","description":"Enables interrupt.","value":"0x1"}]},"FRF":{"name":"FRF","description":"FIFO Request Flag","bitOffset":16,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"BELOW_WATERMARK","description":"Receive FIFO watermark not reached.","value":"0"},{"name":"WATERMARK_REACHED","description":"Receive FIFO watermark has been reached.","value":"0x1"}]},"FWF":{"name":"FWF","description":"FIFO Warning Flag","bitOffset":17,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"NOT_FULL","description":"No enabled receive FIFO is full.","value":"0"},{"name":"FULL","description":"Enabled receive FIFO is full.","value":"0x1"}]},"FEF":{"name":"FEF","description":"FIFO Error Flag","bitOffset":18,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"NO_FLAG","description":"Receive overflow not detected.","value":"0"},{"name":"FLAG","description":"Receive overflow detected.","value":"0x1"}]},"SEF":{"name":"SEF","description":"Sync Error Flag","bitOffset":19,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"NO_FLAG","description":"Sync error not detected.","value":"0"},{"name":"FLAG","description":"Frame sync error detected.","value":"0x1"}]},"WSF":{"name":"WSF","description":"Word Start Flag","bitOffset":20,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"NO_FLAG","description":"Start of word not detected.","value":"0"},{"name":"FLAG","description":"Start of word detected.","value":"0x1"}]},"SR":{"name":"SR","description":"Software Reset","bitOffset":24,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"NO_EFFECT","description":"No effect.","value":"0"},{"name":"SW_RESET","description":"Software reset.","value":"0x1"}]},"FR":{"name":"FR","description":"FIFO Reset","bitOffset":25,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"NO_EFFECT","description":"No effect.","value":"0"},{"name":"FIFO_RESET","description":"FIFO reset.","value":"0x1"}]},"BCE":{"name":"BCE","description":"Bit Clock Enable","bitOffset":28,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLE","description":"Receive bit clock is disabled.","value":"0"},{"name":"ENABLE","description":"Receive bit clock is enabled.","value":"0x1"}]},"DBGE":{"name":"DBGE","description":"Debug Enable","bitOffset":29,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLE","description":"Receiver is disabled in Debug mode, after completing the current frame.","value":"0"},{"name":"ENABLE","description":"Receiver is enabled in Debug mode.","value":"0x1"}]},"STOPE":{"name":"STOPE","description":"Stop Enable","bitOffset":30,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLE","description":"Receiver disabled in Stop mode.","value":"0"},{"name":"ENABLE","description":"Receiver enabled in Stop mode.","value":"0x1"}]},"RE":{"name":"RE","description":"Receiver Enable","bitOffset":31,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLE","description":"Receiver is disabled.","value":"0"},{"name":"ENABLE","description":"Receiver is enabled, or receiver has been disabled and has not yet reached end of frame.","value":"0x1"}]}}},"RCR1":{"name":"RCR1","description":"Receive Configuration 1","addressOffset":"0x8C","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"RFW":{"name":"RFW","description":"Receive FIFO Watermark","bitOffset":0,"bitWidth":5,"access":"read-write","enumeratedValues":[]}}},"RCR2":{"name":"RCR2","description":"Receive Configuration 2","addressOffset":"0x90","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"DIV":{"name":"DIV","description":"Bit Clock Divide","bitOffset":0,"bitWidth":8,"access":"read-write","enumeratedValues":[]},"BCD":{"name":"BCD","description":"Bit Clock Direction","bitOffset":24,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"EXT_SLAVE_MODE","description":"Bit clock is generated externally in Slave mode.","value":"0"},{"name":"INT_MASTER_MODE","description":"Bit clock is generated internally in Master mode.","value":"0x1"}]},"BCP":{"name":"BCP","description":"Bit Clock Polarity","bitOffset":25,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ACTIVE_HIGH","description":"Bit Clock is active high with drive outputs on rising edge and sample inputs on falling edge.","value":"0"},{"name":"ACTIVE_LOW","description":"Bit Clock is active low with drive outputs on falling edge and sample inputs on rising edge.","value":"0x1"}]},"MSEL":{"name":"MSEL","description":"MCLK Select","bitOffset":26,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"BUS_CLOCK","description":"Bus Clock selected.","value":"0"},{"name":"MCLK1","description":"Master Clock (MCLK) 1 option selected.","value":"0x1"},{"name":"MCLK2","description":"Master Clock (MCLK) 2 option selected.","value":"0x2"},{"name":"MCLK3","description":"Master Clock (MCLK) 3 option selected.","value":"0x3"}]},"BCI":{"name":"BCI","description":"Bit Clock Input","bitOffset":28,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"NO_EFFECT","description":"No effect.","value":"0"},{"name":"CLOCKED_AS_IF_EXT_GENERATED","description":"Internal logic is clocked as if bit clock was externally generated.","value":"0x1"}]},"BCS":{"name":"BCS","description":"Bit Clock Swap","bitOffset":29,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"NORMAL","description":"Use the normal bit clock source.","value":"0"},{"name":"SWAP_BIT_CLK_SOURCE","description":"Swap the bit clock source.","value":"0x1"}]},"SYNC":{"name":"SYNC","description":"Synchronous Mode","bitOffset":30,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"Async","description":"Asynchronous mode.","value":"0"},{"name":"SYNC_W_TX","description":"Synchronous with transmitter.","value":"0x1"}]}}},"RCR3":{"name":"RCR3","description":"Receive Configuration 3","addressOffset":"0x94","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"WDFL":{"name":"WDFL","description":"Word Flag Configuration","bitOffset":0,"bitWidth":5,"access":"read-write","enumeratedValues":[]},"RCE":{"name":"RCE","description":"Receive Channel Enable","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[]}}},"RCR4":{"name":"RCR4","description":"Receive Configuration 4","addressOffset":"0x98","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"FSD":{"name":"FSD","description":"Frame Sync Direction","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"EXT_SLAVE_MODE","description":"Frame Sync is generated externally in Slave mode.","value":"0"},{"name":"INT_MASTER_MODE","description":"Frame Sync is generated internally in Master mode.","value":"0x1"}]},"FSP":{"name":"FSP","description":"Frame Sync Polarity","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ACTIVE_HIGH","description":"Frame sync is active high.","value":"0"},{"name":"ACTIVE_LOW","description":"Frame sync is active low.","value":"0x1"}]},"ONDEM":{"name":"ONDEM","description":"On Demand Mode","bitOffset":2,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLE","description":"Internal frame sync is generated continuously.","value":"0"},{"name":"ENABLE","description":"Internal frame sync is generated when the FIFO warning flag is clear.","value":"0x1"}]},"FSE":{"name":"FSE","description":"Frame Sync Early","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLE","description":"Frame sync asserts with the first bit of the frame.","value":"0"},{"name":"ENABLE","description":"Frame sync asserts one bit before the first bit of the frame.","value":"0x1"}]},"MF":{"name":"MF","description":"MSB First","bitOffset":4,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLE","description":"LSB is received first.","value":"0"},{"name":"ENABLE","description":"MSB is received first.","value":"0x1"}]},"SYWD":{"name":"SYWD","description":"Sync Width","bitOffset":8,"bitWidth":5,"access":"read-write","enumeratedValues":[]},"FRSZ":{"name":"FRSZ","description":"Frame Size","bitOffset":16,"bitWidth":5,"access":"read-write","enumeratedValues":[]},"FPACK":{"name":"FPACK","description":"FIFO Packing Mode","bitOffset":24,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"FIFO packing is disabled","value":"0"},{"name":"EIGHT_BIT_PACKING","description":"8-bit FIFO packing is enabled","value":"0x2"},{"name":"SIXTEEN_BIT_PACKING","description":"16-bit FIFO packing is enabled","value":"0x3"}]},"FCONT":{"name":"FCONT","description":"FIFO Continue on Error","bitOffset":28,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLE","description":"On FIFO error, the SAI will continue from the start of the next frame after the FIFO error flag has been cleared.","value":"0"},{"name":"ENABLE","description":"On FIFO error, the SAI will continue from the same word that caused the FIFO error to set after the FIFO warning flag has been cleared.","value":"0x1"}]}}},"RCR5":{"name":"RCR5","description":"Receive Configuration 5","addressOffset":"0x9C","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"FBT":{"name":"FBT","description":"First Bit Shifted","bitOffset":8,"bitWidth":5,"access":"read-write","enumeratedValues":[]},"W0W":{"name":"W0W","description":"Word 0 Width","bitOffset":16,"bitWidth":5,"access":"read-write","enumeratedValues":[]},"WNW":{"name":"WNW","description":"Word N Width","bitOffset":24,"bitWidth":5,"access":"read-write","enumeratedValues":[]}}},"RDR0":{"name":"RDR0","description":"Receive Data","addressOffset":"0xA0","size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"RDR":{"name":"RDR","description":"Receive Data Register","bitOffset":0,"bitWidth":32,"access":"read-only","enumeratedValues":[]}}},"RFR0":{"name":"RFR0","description":"Receive FIFO","addressOffset":"0xC0","size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"RFP":{"name":"RFP","description":"Read FIFO Pointer","bitOffset":0,"bitWidth":6,"access":"read-only","enumeratedValues":[]},"WFP":{"name":"WFP","description":"Write FIFO Pointer","bitOffset":16,"bitWidth":6,"access":"read-only","enumeratedValues":[]}}},"RMR":{"name":"RMR","description":"Receive Mask","addressOffset":"0xE0","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"RWM":{"name":"RWM","description":"Receive Word Mask","bitOffset":0,"bitWidth":32,"access":"read-write","enumeratedValues":[{"name":"WORD_N_ENABLED","description":"Word N is enabled.","value":"0"},{"name":"WORD_N_MASKED","description":"Word N is masked.","value":"0x1"}]}}}},"derivedFrom":null}