library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity Logic is
Port ( 	Processor_ck: 		in std_logic;
			Processor_enable: in std_logic;
			Processor_in : 	in std_logic_vector(15 downto 0);
			Processor_out : 	out std_logic_vector (13 downto 0));
end Logic;

architecture Blogic of Logic is
begin

end BLogic;