<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Shield Code: Pwm Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Shield Code<span id="projectnumber">&#160;6.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('structPwm.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="structPwm-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">Pwm Struct Reference</div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="pwm_8h_source.html">pwm.h</a>&gt;</code></p>
<div class="dynheader">
Collaboration diagram for Pwm:</div>
<div class="dyncontent">
<div class="center"><img src="structPwm__coll__graph.png" border="0" usemap="#aPwm_coll__map" alt="Collaboration graph"/></div>
<map name="aPwm_coll__map" id="aPwm_coll__map">
<area shape="rect" title=" " alt="" coords="80,93,135,119"/>
<area shape="rect" href="structPwmCmp.html" title="PwmCmp hardware registers." alt="" coords="5,5,89,31"/>
<area shape="rect" href="structPwmCh__num.html" title="PwmCh_num hardware registers." alt="" coords="114,5,221,31"/>
</map>
<center><span class="legend">[<a target="top" href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:af44b7c080ed575114213168f370af1fe"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#af44b7c080ed575114213168f370af1fe">PWM_CLK</a></td></tr>
<tr class="memdesc:af44b7c080ed575114213168f370af1fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x00) PWM Clock Register  <br /></td></tr>
<tr class="separator:af44b7c080ed575114213168f370af1fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af98a5a75cda31546c3f10d98e40b1df2"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#af98a5a75cda31546c3f10d98e40b1df2">PWM_ENA</a></td></tr>
<tr class="memdesc:af98a5a75cda31546c3f10d98e40b1df2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x04) PWM Enable Register  <br /></td></tr>
<tr class="separator:af98a5a75cda31546c3f10d98e40b1df2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5fa0570cb3649d0b6e68e13ea72858a"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#aa5fa0570cb3649d0b6e68e13ea72858a">PWM_DIS</a></td></tr>
<tr class="memdesc:aa5fa0570cb3649d0b6e68e13ea72858a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x08) PWM Disable Register  <br /></td></tr>
<tr class="separator:aa5fa0570cb3649d0b6e68e13ea72858a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a698461997ab5f9b9b0a768cd6f35727a"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#a698461997ab5f9b9b0a768cd6f35727a">PWM_SR</a></td></tr>
<tr class="memdesc:a698461997ab5f9b9b0a768cd6f35727a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x0C) PWM Status Register  <br /></td></tr>
<tr class="separator:a698461997ab5f9b9b0a768cd6f35727a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f7dadba0c48b75b8ae3009d4eed86b2"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#a9f7dadba0c48b75b8ae3009d4eed86b2">PWM_IER1</a></td></tr>
<tr class="memdesc:a9f7dadba0c48b75b8ae3009d4eed86b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x10) PWM Interrupt Enable Register 1  <br /></td></tr>
<tr class="separator:a9f7dadba0c48b75b8ae3009d4eed86b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad62fa8b62132f43ecad377a1a2b4e9e3"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#ad62fa8b62132f43ecad377a1a2b4e9e3">PWM_IDR1</a></td></tr>
<tr class="memdesc:ad62fa8b62132f43ecad377a1a2b4e9e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x14) PWM Interrupt Disable Register 1  <br /></td></tr>
<tr class="separator:ad62fa8b62132f43ecad377a1a2b4e9e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c3b2b816a7371aa969783b0581a07f1"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#a2c3b2b816a7371aa969783b0581a07f1">PWM_IMR1</a></td></tr>
<tr class="memdesc:a2c3b2b816a7371aa969783b0581a07f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x18) PWM Interrupt Mask Register 1  <br /></td></tr>
<tr class="separator:a2c3b2b816a7371aa969783b0581a07f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad51a82155083c0a472e38ec35ead027b"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#ad51a82155083c0a472e38ec35ead027b">PWM_ISR1</a></td></tr>
<tr class="memdesc:ad51a82155083c0a472e38ec35ead027b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x1C) PWM Interrupt Status Register 1  <br /></td></tr>
<tr class="separator:ad51a82155083c0a472e38ec35ead027b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4af7499a8a8c38dc36a90f07838c235c"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#a4af7499a8a8c38dc36a90f07838c235c">PWM_SCM</a></td></tr>
<tr class="memdesc:a4af7499a8a8c38dc36a90f07838c235c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x20) PWM Sync Channels Mode Register  <br /></td></tr>
<tr class="separator:a4af7499a8a8c38dc36a90f07838c235c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28228282a0d3645bebb90a7bbb1463a0"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#a28228282a0d3645bebb90a7bbb1463a0">Reserved1</a> [1]</td></tr>
<tr class="separator:a28228282a0d3645bebb90a7bbb1463a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a531917d3f450f7ad0d55e8a2106906fe"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#a531917d3f450f7ad0d55e8a2106906fe">PWM_SCUC</a></td></tr>
<tr class="memdesc:a531917d3f450f7ad0d55e8a2106906fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x28) PWM Sync Channels Update Control Register  <br /></td></tr>
<tr class="separator:a531917d3f450f7ad0d55e8a2106906fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af45588bc983b3bd8b68feae558217f4f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#af45588bc983b3bd8b68feae558217f4f">PWM_SCUP</a></td></tr>
<tr class="memdesc:af45588bc983b3bd8b68feae558217f4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x2C) PWM Sync Channels Update Period Register  <br /></td></tr>
<tr class="separator:af45588bc983b3bd8b68feae558217f4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f5c3823fd1fd2427eefee31fd075e8e"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#a7f5c3823fd1fd2427eefee31fd075e8e">PWM_SCUPUPD</a></td></tr>
<tr class="memdesc:a7f5c3823fd1fd2427eefee31fd075e8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x30) PWM Sync Channels Update Period Update Register  <br /></td></tr>
<tr class="separator:a7f5c3823fd1fd2427eefee31fd075e8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa42f42c91e02a16ceae07e1ffd29b006"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#aa42f42c91e02a16ceae07e1ffd29b006">PWM_IER2</a></td></tr>
<tr class="memdesc:aa42f42c91e02a16ceae07e1ffd29b006"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x34) PWM Interrupt Enable Register 2  <br /></td></tr>
<tr class="separator:aa42f42c91e02a16ceae07e1ffd29b006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64e5d011d5618d2a047b9e70dafe8a2a"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#a64e5d011d5618d2a047b9e70dafe8a2a">PWM_IDR2</a></td></tr>
<tr class="memdesc:a64e5d011d5618d2a047b9e70dafe8a2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x38) PWM Interrupt Disable Register 2  <br /></td></tr>
<tr class="separator:a64e5d011d5618d2a047b9e70dafe8a2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a385a537ddc9c6c395d83d95c1a06ef19"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#a385a537ddc9c6c395d83d95c1a06ef19">PWM_IMR2</a></td></tr>
<tr class="memdesc:a385a537ddc9c6c395d83d95c1a06ef19"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x3C) PWM Interrupt Mask Register 2  <br /></td></tr>
<tr class="separator:a385a537ddc9c6c395d83d95c1a06ef19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a815d3fa2563b0e4d6e9d0da560689263"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#a815d3fa2563b0e4d6e9d0da560689263">PWM_ISR2</a></td></tr>
<tr class="memdesc:a815d3fa2563b0e4d6e9d0da560689263"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x40) PWM Interrupt Status Register 2  <br /></td></tr>
<tr class="separator:a815d3fa2563b0e4d6e9d0da560689263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab49467577b36a316a1785624f658b983"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#ab49467577b36a316a1785624f658b983">PWM_OOV</a></td></tr>
<tr class="memdesc:ab49467577b36a316a1785624f658b983"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x44) PWM Output Override Value Register  <br /></td></tr>
<tr class="separator:ab49467577b36a316a1785624f658b983"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae849226c0b45aa1e7a4b6353970f7cc0"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#ae849226c0b45aa1e7a4b6353970f7cc0">PWM_OS</a></td></tr>
<tr class="memdesc:ae849226c0b45aa1e7a4b6353970f7cc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x48) PWM Output Selection Register  <br /></td></tr>
<tr class="separator:ae849226c0b45aa1e7a4b6353970f7cc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaeaaa05fb609641fb915fadcc3dc440"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#aaaeaaa05fb609641fb915fadcc3dc440">PWM_OSS</a></td></tr>
<tr class="memdesc:aaaeaaa05fb609641fb915fadcc3dc440"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x4C) PWM Output Selection Set Register  <br /></td></tr>
<tr class="separator:aaaeaaa05fb609641fb915fadcc3dc440"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe7ebaa1b564156e7c974cc8743bf6b0"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#afe7ebaa1b564156e7c974cc8743bf6b0">PWM_OSC</a></td></tr>
<tr class="memdesc:afe7ebaa1b564156e7c974cc8743bf6b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x50) PWM Output Selection Clear Register  <br /></td></tr>
<tr class="separator:afe7ebaa1b564156e7c974cc8743bf6b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7aa925947ae2f13035028966882c7887"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#a7aa925947ae2f13035028966882c7887">PWM_OSSUPD</a></td></tr>
<tr class="memdesc:a7aa925947ae2f13035028966882c7887"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x54) PWM Output Selection Set Update Register  <br /></td></tr>
<tr class="separator:a7aa925947ae2f13035028966882c7887"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43a2bcdf60ea492aa45213f1e86df095"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#a43a2bcdf60ea492aa45213f1e86df095">PWM_OSCUPD</a></td></tr>
<tr class="memdesc:a43a2bcdf60ea492aa45213f1e86df095"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x58) PWM Output Selection Clear Update Register  <br /></td></tr>
<tr class="separator:a43a2bcdf60ea492aa45213f1e86df095"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00025ddbc45edc6db0c57987237d2851"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#a00025ddbc45edc6db0c57987237d2851">PWM_FMR</a></td></tr>
<tr class="memdesc:a00025ddbc45edc6db0c57987237d2851"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x5C) PWM Fault Mode Register  <br /></td></tr>
<tr class="separator:a00025ddbc45edc6db0c57987237d2851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f928b7c529e928cd4ff9607f79cd5fd"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#a4f928b7c529e928cd4ff9607f79cd5fd">PWM_FSR</a></td></tr>
<tr class="memdesc:a4f928b7c529e928cd4ff9607f79cd5fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x60) PWM Fault Status Register  <br /></td></tr>
<tr class="separator:a4f928b7c529e928cd4ff9607f79cd5fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbca535e1afb2eea771be902a805d603"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#acbca535e1afb2eea771be902a805d603">PWM_FCR</a></td></tr>
<tr class="memdesc:acbca535e1afb2eea771be902a805d603"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x64) PWM Fault Clear Register  <br /></td></tr>
<tr class="separator:acbca535e1afb2eea771be902a805d603"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbc559f12d88e2534b943236d8e1a28f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#afbc559f12d88e2534b943236d8e1a28f">PWM_FPV</a></td></tr>
<tr class="memdesc:afbc559f12d88e2534b943236d8e1a28f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x68) PWM Fault Protection Value Register  <br /></td></tr>
<tr class="separator:afbc559f12d88e2534b943236d8e1a28f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a774bff16b2feb56490d046554f3da695"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#a774bff16b2feb56490d046554f3da695">PWM_FPE1</a></td></tr>
<tr class="memdesc:a774bff16b2feb56490d046554f3da695"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x6C) PWM Fault Protection Enable Register 1  <br /></td></tr>
<tr class="separator:a774bff16b2feb56490d046554f3da695"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d09dcdce6691f49364cdc1a28931b07"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#a7d09dcdce6691f49364cdc1a28931b07">PWM_FPE2</a></td></tr>
<tr class="memdesc:a7d09dcdce6691f49364cdc1a28931b07"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x70) PWM Fault Protection Enable Register 2  <br /></td></tr>
<tr class="separator:a7d09dcdce6691f49364cdc1a28931b07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50fcf9f435b00fae789c18e9c9efe8d8"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#a50fcf9f435b00fae789c18e9c9efe8d8">Reserved2</a> [2]</td></tr>
<tr class="separator:a50fcf9f435b00fae789c18e9c9efe8d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f73618fc6f45fc2e6b5c7618d89cf7a"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#a5f73618fc6f45fc2e6b5c7618d89cf7a">PWM_ELMR</a> [2]</td></tr>
<tr class="memdesc:a5f73618fc6f45fc2e6b5c7618d89cf7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x7C) PWM Event Line 0 Mode Register  <br /></td></tr>
<tr class="separator:a5f73618fc6f45fc2e6b5c7618d89cf7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7aa5995dee070fada701e3a49ec34bad"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#a7aa5995dee070fada701e3a49ec34bad">Reserved3</a> [11]</td></tr>
<tr class="separator:a7aa5995dee070fada701e3a49ec34bad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc82466754e7003ffc6f0017aaef1b41"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#adc82466754e7003ffc6f0017aaef1b41">PWM_SMMR</a></td></tr>
<tr class="memdesc:adc82466754e7003ffc6f0017aaef1b41"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0xB0) PWM Stepper Motor Mode Register  <br /></td></tr>
<tr class="separator:adc82466754e7003ffc6f0017aaef1b41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e85c3b9fdce492140ab1f3389e0b506"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#a9e85c3b9fdce492140ab1f3389e0b506">Reserved4</a> [12]</td></tr>
<tr class="separator:a9e85c3b9fdce492140ab1f3389e0b506"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a442b89c8b56e3742c6a060979443c6c6"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#a442b89c8b56e3742c6a060979443c6c6">PWM_WPCR</a></td></tr>
<tr class="memdesc:a442b89c8b56e3742c6a060979443c6c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0xE4) PWM Write Protect Control Register  <br /></td></tr>
<tr class="separator:a442b89c8b56e3742c6a060979443c6c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7152d66306ca3dd7a8847787c220efa"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#ab7152d66306ca3dd7a8847787c220efa">PWM_WPSR</a></td></tr>
<tr class="memdesc:ab7152d66306ca3dd7a8847787c220efa"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0xE8) PWM Write Protect Status Register  <br /></td></tr>
<tr class="separator:ab7152d66306ca3dd7a8847787c220efa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb58b6e682fe68c9e9895ef71aca400d"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#abb58b6e682fe68c9e9895ef71aca400d">Reserved5</a> [7]</td></tr>
<tr class="separator:abb58b6e682fe68c9e9895ef71aca400d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97838d208b05633395843c6f436e250c"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#a97838d208b05633395843c6f436e250c">PWM_TPR</a></td></tr>
<tr class="memdesc:a97838d208b05633395843c6f436e250c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x108) Transmit Pointer Register  <br /></td></tr>
<tr class="separator:a97838d208b05633395843c6f436e250c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c375a70459bfb0beba25e92286cb3c4"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#a3c375a70459bfb0beba25e92286cb3c4">PWM_TCR</a></td></tr>
<tr class="memdesc:a3c375a70459bfb0beba25e92286cb3c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x10C) Transmit Counter Register  <br /></td></tr>
<tr class="separator:a3c375a70459bfb0beba25e92286cb3c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4ac0e74ef81a12250fb4a5398cfdf2a"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#ad4ac0e74ef81a12250fb4a5398cfdf2a">Reserved6</a> [2]</td></tr>
<tr class="separator:ad4ac0e74ef81a12250fb4a5398cfdf2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae882960dac7c43b93dd7c7c65f865086"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#ae882960dac7c43b93dd7c7c65f865086">PWM_TNPR</a></td></tr>
<tr class="memdesc:ae882960dac7c43b93dd7c7c65f865086"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x118) Transmit Next Pointer Register  <br /></td></tr>
<tr class="separator:ae882960dac7c43b93dd7c7c65f865086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af41ab319e44cd37c0b401f88d917b2db"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#af41ab319e44cd37c0b401f88d917b2db">PWM_TNCR</a></td></tr>
<tr class="memdesc:af41ab319e44cd37c0b401f88d917b2db"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x11C) Transmit Next Counter Register  <br /></td></tr>
<tr class="separator:af41ab319e44cd37c0b401f88d917b2db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf35cd9fcf9520cef2798f73f8ad64c9"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#aaf35cd9fcf9520cef2798f73f8ad64c9">PWM_PTCR</a></td></tr>
<tr class="memdesc:aaf35cd9fcf9520cef2798f73f8ad64c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x120) Transfer Control Register  <br /></td></tr>
<tr class="separator:aaf35cd9fcf9520cef2798f73f8ad64c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af415db1b2febc3e80ec38090b1b868ce"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#af415db1b2febc3e80ec38090b1b868ce">PWM_PTSR</a></td></tr>
<tr class="memdesc:af415db1b2febc3e80ec38090b1b868ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x124) Transfer Status Register  <br /></td></tr>
<tr class="separator:af415db1b2febc3e80ec38090b1b868ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d3c73a4945dcdbdfc603dd8971526d7"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#a3d3c73a4945dcdbdfc603dd8971526d7">Reserved7</a> [2]</td></tr>
<tr class="separator:a3d3c73a4945dcdbdfc603dd8971526d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7310a51a3ba7fa81d591518591a1efb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structPwmCmp.html">PwmCmp</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#ad7310a51a3ba7fa81d591518591a1efb">PWM_CMP</a> [<a class="el" href="pwm_8h.html#ace381626974919cd4b1106113a792dd5">PWMCMP_NUMBER</a>]</td></tr>
<tr class="memdesc:ad7310a51a3ba7fa81d591518591a1efb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x130) 0 .. 7  <br /></td></tr>
<tr class="separator:ad7310a51a3ba7fa81d591518591a1efb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2264df97a791632a0a47e2215d6bd421"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#a2264df97a791632a0a47e2215d6bd421">Reserved8</a> [20]</td></tr>
<tr class="separator:a2264df97a791632a0a47e2215d6bd421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe60a63466a852695d918b9bc5551ef7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structPwmCh__num.html">PwmCh_num</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPwm.html#abe60a63466a852695d918b9bc5551ef7">PWM_CH_NUM</a> [<a class="el" href="pwm_8h.html#aac490ccca2dabf7952b692754e13ef7a">PWMCH_NUM_NUMBER</a>]</td></tr>
<tr class="memdesc:abe60a63466a852695d918b9bc5551ef7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x200) ch_num = 0 .. 7  <br /></td></tr>
<tr class="separator:abe60a63466a852695d918b9bc5551ef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00061">61</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="abe60a63466a852695d918b9bc5551ef7" name="abe60a63466a852695d918b9bc5551ef7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe60a63466a852695d918b9bc5551ef7">&#9670;&#160;</a></span>PWM_CH_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structPwmCh__num.html">PwmCh_num</a> Pwm::PWM_CH_NUM[<a class="el" href="pwm_8h.html#aac490ccca2dabf7952b692754e13ef7a">PWMCH_NUM_NUMBER</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x200) ch_num = 0 .. 7 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00109">109</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="af44b7c080ed575114213168f370af1fe" name="af44b7c080ed575114213168f370af1fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af44b7c080ed575114213168f370af1fe">&#9670;&#160;</a></span>PWM_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Pwm::PWM_CLK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x00) PWM Clock Register </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00062">62</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ad7310a51a3ba7fa81d591518591a1efb" name="ad7310a51a3ba7fa81d591518591a1efb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7310a51a3ba7fa81d591518591a1efb">&#9670;&#160;</a></span>PWM_CMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structPwmCmp.html">PwmCmp</a> Pwm::PWM_CMP[<a class="el" href="pwm_8h.html#ace381626974919cd4b1106113a792dd5">PWMCMP_NUMBER</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x130) 0 .. 7 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00107">107</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aa5fa0570cb3649d0b6e68e13ea72858a" name="aa5fa0570cb3649d0b6e68e13ea72858a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5fa0570cb3649d0b6e68e13ea72858a">&#9670;&#160;</a></span>PWM_DIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Pwm::PWM_DIS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x08) PWM Disable Register </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00064">64</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a5f73618fc6f45fc2e6b5c7618d89cf7a" name="a5f73618fc6f45fc2e6b5c7618d89cf7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f73618fc6f45fc2e6b5c7618d89cf7a">&#9670;&#160;</a></span>PWM_ELMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Pwm::PWM_ELMR[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x7C) PWM Event Line 0 Mode Register </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00092">92</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="af98a5a75cda31546c3f10d98e40b1df2" name="af98a5a75cda31546c3f10d98e40b1df2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af98a5a75cda31546c3f10d98e40b1df2">&#9670;&#160;</a></span>PWM_ENA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Pwm::PWM_ENA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x04) PWM Enable Register </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00063">63</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="acbca535e1afb2eea771be902a805d603" name="acbca535e1afb2eea771be902a805d603"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbca535e1afb2eea771be902a805d603">&#9670;&#160;</a></span>PWM_FCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Pwm::PWM_FCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x64) PWM Fault Clear Register </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00087">87</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a00025ddbc45edc6db0c57987237d2851" name="a00025ddbc45edc6db0c57987237d2851"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00025ddbc45edc6db0c57987237d2851">&#9670;&#160;</a></span>PWM_FMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Pwm::PWM_FMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x5C) PWM Fault Mode Register </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00085">85</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a774bff16b2feb56490d046554f3da695" name="a774bff16b2feb56490d046554f3da695"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a774bff16b2feb56490d046554f3da695">&#9670;&#160;</a></span>PWM_FPE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Pwm::PWM_FPE1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x6C) PWM Fault Protection Enable Register 1 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00089">89</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a7d09dcdce6691f49364cdc1a28931b07" name="a7d09dcdce6691f49364cdc1a28931b07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d09dcdce6691f49364cdc1a28931b07">&#9670;&#160;</a></span>PWM_FPE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Pwm::PWM_FPE2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x70) PWM Fault Protection Enable Register 2 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00090">90</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="afbc559f12d88e2534b943236d8e1a28f" name="afbc559f12d88e2534b943236d8e1a28f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbc559f12d88e2534b943236d8e1a28f">&#9670;&#160;</a></span>PWM_FPV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Pwm::PWM_FPV</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x68) PWM Fault Protection Value Register </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00088">88</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a4f928b7c529e928cd4ff9607f79cd5fd" name="a4f928b7c529e928cd4ff9607f79cd5fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f928b7c529e928cd4ff9607f79cd5fd">&#9670;&#160;</a></span>PWM_FSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Pwm::PWM_FSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x60) PWM Fault Status Register </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00086">86</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ad62fa8b62132f43ecad377a1a2b4e9e3" name="ad62fa8b62132f43ecad377a1a2b4e9e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad62fa8b62132f43ecad377a1a2b4e9e3">&#9670;&#160;</a></span>PWM_IDR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Pwm::PWM_IDR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x14) PWM Interrupt Disable Register 1 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00067">67</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a64e5d011d5618d2a047b9e70dafe8a2a" name="a64e5d011d5618d2a047b9e70dafe8a2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64e5d011d5618d2a047b9e70dafe8a2a">&#9670;&#160;</a></span>PWM_IDR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Pwm::PWM_IDR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x38) PWM Interrupt Disable Register 2 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00076">76</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a9f7dadba0c48b75b8ae3009d4eed86b2" name="a9f7dadba0c48b75b8ae3009d4eed86b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f7dadba0c48b75b8ae3009d4eed86b2">&#9670;&#160;</a></span>PWM_IER1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Pwm::PWM_IER1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x10) PWM Interrupt Enable Register 1 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00066">66</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aa42f42c91e02a16ceae07e1ffd29b006" name="aa42f42c91e02a16ceae07e1ffd29b006"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa42f42c91e02a16ceae07e1ffd29b006">&#9670;&#160;</a></span>PWM_IER2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Pwm::PWM_IER2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x34) PWM Interrupt Enable Register 2 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00075">75</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a2c3b2b816a7371aa969783b0581a07f1" name="a2c3b2b816a7371aa969783b0581a07f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c3b2b816a7371aa969783b0581a07f1">&#9670;&#160;</a></span>PWM_IMR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Pwm::PWM_IMR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x18) PWM Interrupt Mask Register 1 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00068">68</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a385a537ddc9c6c395d83d95c1a06ef19" name="a385a537ddc9c6c395d83d95c1a06ef19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a385a537ddc9c6c395d83d95c1a06ef19">&#9670;&#160;</a></span>PWM_IMR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Pwm::PWM_IMR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x3C) PWM Interrupt Mask Register 2 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00077">77</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ad51a82155083c0a472e38ec35ead027b" name="ad51a82155083c0a472e38ec35ead027b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad51a82155083c0a472e38ec35ead027b">&#9670;&#160;</a></span>PWM_ISR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Pwm::PWM_ISR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x1C) PWM Interrupt Status Register 1 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00069">69</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a815d3fa2563b0e4d6e9d0da560689263" name="a815d3fa2563b0e4d6e9d0da560689263"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a815d3fa2563b0e4d6e9d0da560689263">&#9670;&#160;</a></span>PWM_ISR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Pwm::PWM_ISR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x40) PWM Interrupt Status Register 2 </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00078">78</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ab49467577b36a316a1785624f658b983" name="ab49467577b36a316a1785624f658b983"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab49467577b36a316a1785624f658b983">&#9670;&#160;</a></span>PWM_OOV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Pwm::PWM_OOV</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x44) PWM Output Override Value Register </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00079">79</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ae849226c0b45aa1e7a4b6353970f7cc0" name="ae849226c0b45aa1e7a4b6353970f7cc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae849226c0b45aa1e7a4b6353970f7cc0">&#9670;&#160;</a></span>PWM_OS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Pwm::PWM_OS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x48) PWM Output Selection Register </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00080">80</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="afe7ebaa1b564156e7c974cc8743bf6b0" name="afe7ebaa1b564156e7c974cc8743bf6b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe7ebaa1b564156e7c974cc8743bf6b0">&#9670;&#160;</a></span>PWM_OSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Pwm::PWM_OSC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x50) PWM Output Selection Clear Register </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00082">82</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a43a2bcdf60ea492aa45213f1e86df095" name="a43a2bcdf60ea492aa45213f1e86df095"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43a2bcdf60ea492aa45213f1e86df095">&#9670;&#160;</a></span>PWM_OSCUPD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Pwm::PWM_OSCUPD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x58) PWM Output Selection Clear Update Register </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00084">84</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aaaeaaa05fb609641fb915fadcc3dc440" name="aaaeaaa05fb609641fb915fadcc3dc440"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaaeaaa05fb609641fb915fadcc3dc440">&#9670;&#160;</a></span>PWM_OSS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Pwm::PWM_OSS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x4C) PWM Output Selection Set Register </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00081">81</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a7aa925947ae2f13035028966882c7887" name="a7aa925947ae2f13035028966882c7887"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7aa925947ae2f13035028966882c7887">&#9670;&#160;</a></span>PWM_OSSUPD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Pwm::PWM_OSSUPD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x54) PWM Output Selection Set Update Register </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00083">83</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="aaf35cd9fcf9520cef2798f73f8ad64c9" name="aaf35cd9fcf9520cef2798f73f8ad64c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf35cd9fcf9520cef2798f73f8ad64c9">&#9670;&#160;</a></span>PWM_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Pwm::PWM_PTCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x120) Transfer Control Register </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00104">104</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="af415db1b2febc3e80ec38090b1b868ce" name="af415db1b2febc3e80ec38090b1b868ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af415db1b2febc3e80ec38090b1b868ce">&#9670;&#160;</a></span>PWM_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Pwm::PWM_PTSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x124) Transfer Status Register </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00105">105</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a4af7499a8a8c38dc36a90f07838c235c" name="a4af7499a8a8c38dc36a90f07838c235c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4af7499a8a8c38dc36a90f07838c235c">&#9670;&#160;</a></span>PWM_SCM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Pwm::PWM_SCM</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x20) PWM Sync Channels Mode Register </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00070">70</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a531917d3f450f7ad0d55e8a2106906fe" name="a531917d3f450f7ad0d55e8a2106906fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a531917d3f450f7ad0d55e8a2106906fe">&#9670;&#160;</a></span>PWM_SCUC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Pwm::PWM_SCUC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x28) PWM Sync Channels Update Control Register </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00072">72</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="af45588bc983b3bd8b68feae558217f4f" name="af45588bc983b3bd8b68feae558217f4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af45588bc983b3bd8b68feae558217f4f">&#9670;&#160;</a></span>PWM_SCUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Pwm::PWM_SCUP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x2C) PWM Sync Channels Update Period Register </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00073">73</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a7f5c3823fd1fd2427eefee31fd075e8e" name="a7f5c3823fd1fd2427eefee31fd075e8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f5c3823fd1fd2427eefee31fd075e8e">&#9670;&#160;</a></span>PWM_SCUPUPD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Pwm::PWM_SCUPUPD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x30) PWM Sync Channels Update Period Update Register </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00074">74</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="adc82466754e7003ffc6f0017aaef1b41" name="adc82466754e7003ffc6f0017aaef1b41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc82466754e7003ffc6f0017aaef1b41">&#9670;&#160;</a></span>PWM_SMMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Pwm::PWM_SMMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structPwm.html">Pwm</a> Offset: 0xB0) PWM Stepper Motor Mode Register </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00094">94</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a698461997ab5f9b9b0a768cd6f35727a" name="a698461997ab5f9b9b0a768cd6f35727a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a698461997ab5f9b9b0a768cd6f35727a">&#9670;&#160;</a></span>PWM_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Pwm::PWM_SR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x0C) PWM Status Register </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00065">65</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a3c375a70459bfb0beba25e92286cb3c4" name="a3c375a70459bfb0beba25e92286cb3c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c375a70459bfb0beba25e92286cb3c4">&#9670;&#160;</a></span>PWM_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Pwm::PWM_TCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x10C) Transmit Counter Register </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00100">100</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="af41ab319e44cd37c0b401f88d917b2db" name="af41ab319e44cd37c0b401f88d917b2db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af41ab319e44cd37c0b401f88d917b2db">&#9670;&#160;</a></span>PWM_TNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Pwm::PWM_TNCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x11C) Transmit Next Counter Register </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00103">103</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ae882960dac7c43b93dd7c7c65f865086" name="ae882960dac7c43b93dd7c7c65f865086"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae882960dac7c43b93dd7c7c65f865086">&#9670;&#160;</a></span>PWM_TNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Pwm::PWM_TNPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x118) Transmit Next Pointer Register </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00102">102</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a97838d208b05633395843c6f436e250c" name="a97838d208b05633395843c6f436e250c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97838d208b05633395843c6f436e250c">&#9670;&#160;</a></span>PWM_TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Pwm::PWM_TPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structPwm.html">Pwm</a> Offset: 0x108) Transmit Pointer Register </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00099">99</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a442b89c8b56e3742c6a060979443c6c6" name="a442b89c8b56e3742c6a060979443c6c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a442b89c8b56e3742c6a060979443c6c6">&#9670;&#160;</a></span>PWM_WPCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Pwm::PWM_WPCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structPwm.html">Pwm</a> Offset: 0xE4) PWM Write Protect Control Register </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00096">96</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ab7152d66306ca3dd7a8847787c220efa" name="ab7152d66306ca3dd7a8847787c220efa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7152d66306ca3dd7a8847787c220efa">&#9670;&#160;</a></span>PWM_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Pwm::PWM_WPSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="structPwm.html">Pwm</a> Offset: 0xE8) PWM Write Protect Status Register </p>

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00097">97</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a28228282a0d3645bebb90a7bbb1463a0" name="a28228282a0d3645bebb90a7bbb1463a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28228282a0d3645bebb90a7bbb1463a0">&#9670;&#160;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Pwm::Reserved1[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00071">71</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a50fcf9f435b00fae789c18e9c9efe8d8" name="a50fcf9f435b00fae789c18e9c9efe8d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50fcf9f435b00fae789c18e9c9efe8d8">&#9670;&#160;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Pwm::Reserved2[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00091">91</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a7aa5995dee070fada701e3a49ec34bad" name="a7aa5995dee070fada701e3a49ec34bad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7aa5995dee070fada701e3a49ec34bad">&#9670;&#160;</a></span>Reserved3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Pwm::Reserved3[11]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00093">93</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a9e85c3b9fdce492140ab1f3389e0b506" name="a9e85c3b9fdce492140ab1f3389e0b506"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e85c3b9fdce492140ab1f3389e0b506">&#9670;&#160;</a></span>Reserved4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Pwm::Reserved4[12]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00095">95</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="abb58b6e682fe68c9e9895ef71aca400d" name="abb58b6e682fe68c9e9895ef71aca400d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb58b6e682fe68c9e9895ef71aca400d">&#9670;&#160;</a></span>Reserved5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Pwm::Reserved5[7]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00098">98</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="ad4ac0e74ef81a12250fb4a5398cfdf2a" name="ad4ac0e74ef81a12250fb4a5398cfdf2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4ac0e74ef81a12250fb4a5398cfdf2a">&#9670;&#160;</a></span>Reserved6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Pwm::Reserved6[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00101">101</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a3d3c73a4945dcdbdfc603dd8971526d7" name="a3d3c73a4945dcdbdfc603dd8971526d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d3c73a4945dcdbdfc603dd8971526d7">&#9670;&#160;</a></span>Reserved7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Pwm::Reserved7[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00106">106</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<a id="a2264df97a791632a0a47e2215d6bd421" name="a2264df97a791632a0a47e2215d6bd421"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2264df97a791632a0a47e2215d6bd421">&#9670;&#160;</a></span>Reserved8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Pwm::Reserved8[20]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pwm_8h_source.html#l00108">108</a> of file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="pwm_8h_source.html">pwm.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="structPwm.html">Pwm</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6 </li>
  </ul>
</div>
</body>
</html>
