Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Sep 22 16:40:45 2021
| Host         : LAPTOP-JNH0A635 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (14)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.465    -1078.121                    317                 7192        0.078        0.000                      0                 7192        1.100        0.000                       0                  3024  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
CLK_200M_P  {0.000 2.500}        5.000           200.000         
  clkfbout  {0.000 2.500}        5.000           200.000         
  clkout0   {0.000 5.000}        10.000          100.000         
  clkout2   {0.000 20.000}       40.000          25.000          
  clkout3   {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_200M_P                                                                                                                                                      1.100        0.000                       0                     1  
  clkfbout                                                                                                                                                      3.592        0.000                       0                     3  
  clkout0          -2.765      -16.634                      7                   14        0.223        0.000                      0                   14        4.232        0.000                       0                   268  
  clkout2          32.550        0.000                      0                  298        0.078        0.000                      0                  298       19.358        0.000                       0                   162  
  clkout3          38.879        0.000                      0                 4987        0.144        0.000                      0                 4987       49.600        0.000                       0                  2590  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout2       clkout0            -2.388     -193.373                    277                  585        0.220        0.000                      0                  585  
clkout3       clkout0            -6.465    -1028.624                    192                  192        1.305        0.000                      0                  192  
clkout0       clkout2             6.095        0.000                      0                   12        0.221        0.000                      0                   12  
clkout3       clkout2            11.704        0.000                      0                  135        2.865        0.000                      0                  135  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout3            clkout3                 44.319        0.000                      0                 1275        0.121        0.000                      0                 1275  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M_P
  To Clock:  CLK_200M_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_200M_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_200M_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         5.000       3.592      BUFGCTRL_X0Y4    CLK_GEN/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            7  Failing Endpoints,  Worst Slack       -2.765ns,  Total Violation      -16.634ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.765ns  (required time - arrival time)
  Source:                 vga/code_exe_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        7.674ns  (logic 0.918ns (11.962%)  route 6.756ns (88.038%))
  Logic Levels:           9  (LUT4=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.955ns = ( 3.045 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.639     3.045    vga/CLK_OUT1
    SLICE_X27Y52         FDRE                                         r  vga/code_exe_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y52         FDRE (Prop_fdre_C_Q)         0.228     3.273 r  vga/code_exe_reg[14]/Q
                         net (fo=88, routed)          3.156     6.429    vga/c2i3/Q[14]
    SLICE_X51Y12         LUT4 (Prop_lut4_I3_O)        0.043     6.472 r  vga/c2i3/i_/ascii_code[6]_i_222/O
                         net (fo=12, routed)          0.759     7.231    vga/c2i3/code_exe_reg[12]_2
    SLICE_X46Y15         LUT6 (Prop_lut6_I0_O)        0.043     7.274 r  vga/c2i3/i_/ascii_code[1]_i_260/O
                         net (fo=3, routed)           0.267     7.541    vga/c2i3/i_/ascii_code[1]_i_260_n_0
    SLICE_X44Y15         LUT6 (Prop_lut6_I1_O)        0.043     7.584 f  vga/c2i3/i_/ascii_code[0]_inv_i_254/O
                         net (fo=1, routed)           0.000     7.584    vga/U12/inst_exe[3]
    SLICE_X44Y15         MUXF7 (Prop_muxf7_I1_O)      0.122     7.706 f  vga/U12/ascii_code_reg[0]_inv_i_129/O
                         net (fo=1, routed)           0.369     8.075    vga/U12/ascii_code_reg[0]_inv_i_129_n_0
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.122     8.197 f  vga/U12/ascii_code[0]_inv_i_59/O
                         net (fo=1, routed)           0.000     8.197    vga/U12/ascii_code[0]_inv_i_59_n_0
    SLICE_X43Y14         MUXF7 (Prop_muxf7_I0_O)      0.107     8.304 f  vga/U12/ascii_code_reg[0]_inv_i_26/O
                         net (fo=1, routed)           1.273     9.577    vga/U12/ascii_code_reg[0]_inv_i_26_n_0
    SLICE_X43Y54         LUT6 (Prop_lut6_I1_O)        0.124     9.701 f  vga/U12/ascii_code[0]_inv_i_10/O
                         net (fo=1, routed)           0.577    10.278    vga/U12/data2[0]
    SLICE_X37Y64         LUT6 (Prop_lut6_I4_O)        0.043    10.321 f  vga/U12/ascii_code[0]_inv_i_3/O
                         net (fo=1, routed)           0.355    10.676    vga/U12/ascii_code[0]_inv_i_3_n_0
    SLICE_X37Y64         LUT6 (Prop_lut6_I3_O)        0.043    10.719 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000    10.719    vga/U12_n_49
    SLICE_X37Y64         FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.491     8.585    vga/CLK_OUT1
    SLICE_X37Y64         FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism             -0.599     7.987    
                         clock uncertainty           -0.066     7.921    
    SLICE_X37Y64         FDRE (Setup_fdre_C_D)        0.034     7.955    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          7.955    
                         arrival time                         -10.719    
  -------------------------------------------------------------------
                         slack                                 -2.765    

Slack (VIOLATED) :        -2.561ns  (required time - arrival time)
  Source:                 vga/code_id_reg[21]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        7.477ns  (logic 0.838ns (11.208%)  route 6.639ns (88.792%))
  Logic Levels:           10  (LUT2=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.963ns = ( 3.037 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.631     3.037    vga/CLK_OUT1
    SLICE_X38Y54         FDRE                                         r  vga/code_id_reg[21]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.263     3.300 r  vga/code_id_reg[21]/Q
                         net (fo=12, routed)          1.233     4.533    vga/c2i2/Q[21]
    SLICE_X22Y63         LUT2 (Prop_lut2_I0_O)        0.043     4.576 r  vga/c2i2/i_/ascii_code[6]_i_433/O
                         net (fo=1, routed)           0.318     4.894    vga/c2i2/i_/ascii_code[6]_i_433_n_0
    SLICE_X23Y63         LUT6 (Prop_lut6_I2_O)        0.043     4.937 r  vga/c2i2/i_/ascii_code[6]_i_401/O
                         net (fo=1, routed)           0.442     5.379    vga/c2i2/i_/ascii_code[6]_i_401_n_0
    SLICE_X22Y62         LUT6 (Prop_lut6_I4_O)        0.043     5.422 r  vga/c2i2/i_/ascii_code[6]_i_298/O
                         net (fo=4, routed)           0.334     5.756    vga/c2i2_n_110
    SLICE_X27Y63         LUT6 (Prop_lut6_I0_O)        0.043     5.799 f  vga/ascii_code[6]_i_138/O
                         net (fo=40, routed)          1.476     7.275    vga/c2i2/ascii_code[1]_i_32
    SLICE_X49Y43         LUT6 (Prop_lut6_I1_O)        0.043     7.318 r  vga/c2i2/i_/ascii_code[4]_i_171/O
                         net (fo=1, routed)           1.176     8.495    vga/U12/ascii_code_reg[4]_i_34_3
    SLICE_X33Y60         LUT6 (Prop_lut6_I5_O)        0.043     8.538 r  vga/U12/ascii_code[4]_i_79/O
                         net (fo=1, routed)           0.000     8.538    vga/U12/ascii_code[4]_i_79_n_0
    SLICE_X33Y60         MUXF7 (Prop_muxf7_I0_O)      0.107     8.645 r  vga/U12/ascii_code_reg[4]_i_34/O
                         net (fo=1, routed)           0.540     9.184    vga/U12/ascii_code_reg[4]_i_34_n_0
    SLICE_X28Y63         LUT6 (Prop_lut6_I3_O)        0.124     9.308 r  vga/U12/ascii_code[4]_i_12/O
                         net (fo=1, routed)           0.728    10.036    vga/U12/ascii_code[4]_i_12_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I3_O)        0.043    10.079 r  vga/U12/ascii_code[4]_i_4/O
                         net (fo=1, routed)           0.392    10.471    vga/U12/ascii_code[4]_i_4_n_0
    SLICE_X48Y53         LUT6 (Prop_lut6_I4_O)        0.043    10.514 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000    10.514    vga/U12_n_45
    SLICE_X48Y53         FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.490     8.584    vga/CLK_OUT1
    SLICE_X48Y53         FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism             -0.599     7.986    
                         clock uncertainty           -0.066     7.920    
    SLICE_X48Y53         FDRE (Setup_fdre_C_D)        0.033     7.953    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                         -10.514    
  -------------------------------------------------------------------
                         slack                                 -2.561    

Slack (VIOLATED) :        -2.549ns  (required time - arrival time)
  Source:                 vga/code_if_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        7.457ns  (logic 0.718ns (9.629%)  route 6.739ns (90.371%))
  Logic Levels:           8  (LUT3=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.955ns = ( 3.045 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.639     3.045    vga/CLK_OUT1
    SLICE_X26Y54         FDRE                                         r  vga/code_if_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y54         FDRE (Prop_fdre_C_Q)         0.228     3.273 r  vga/code_if_reg[13]/Q
                         net (fo=87, routed)          2.836     6.109    vga/c2i1/Q[13]
    SLICE_X60Y51         LUT3 (Prop_lut3_I0_O)        0.043     6.152 r  vga/c2i1/i_/ascii_code[6]_i_247/O
                         net (fo=25, routed)          1.029     7.180    vga/c2i1/code_if_reg[13]_6
    SLICE_X52Y46         LUT6 (Prop_lut6_I0_O)        0.043     7.223 r  vga/c2i1/i_/ascii_code[1]_i_268/O
                         net (fo=1, routed)           0.429     7.652    vga/c2i1/i_/ascii_code[1]_i_268_n_0
    SLICE_X53Y45         LUT6 (Prop_lut6_I2_O)        0.043     7.695 r  vga/c2i1/i_/ascii_code[1]_i_177/O
                         net (fo=1, routed)           0.000     7.695    vga/U12/inst_if[6]
    SLICE_X53Y45         MUXF7 (Prop_muxf7_I1_O)      0.108     7.803 r  vga/U12/ascii_code_reg[1]_i_72/O
                         net (fo=1, routed)           0.426     8.229    vga/U12/ascii_code_reg[1]_i_72_n_0
    SLICE_X54Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.353 r  vga/U12/ascii_code[1]_i_26/O
                         net (fo=1, routed)           0.544     8.897    vga/U12/ascii_code[1]_i_26_n_0
    SLICE_X52Y47         LUT6 (Prop_lut6_I3_O)        0.043     8.940 r  vga/U12/ascii_code[1]_i_12/O
                         net (fo=1, routed)           0.921     9.861    vga/U12/ascii_code[1]_i_12_n_0
    SLICE_X36Y61         LUT6 (Prop_lut6_I0_O)        0.043     9.904 r  vga/U12/ascii_code[1]_i_4/O
                         net (fo=1, routed)           0.555    10.458    vga/U12/ascii_code[1]_i_4_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I4_O)        0.043    10.501 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000    10.501    vga/U12_n_48
    SLICE_X40Y64         FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.489     8.583    vga/CLK_OUT1
    SLICE_X40Y64         FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism             -0.599     7.985    
                         clock uncertainty           -0.066     7.919    
    SLICE_X40Y64         FDRE (Setup_fdre_C_D)        0.034     7.953    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                         -10.501    
  -------------------------------------------------------------------
                         slack                                 -2.549    

Slack (VIOLATED) :        -2.371ns  (required time - arrival time)
  Source:                 vga/code_id_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        7.030ns  (logic 0.752ns (10.697%)  route 6.278ns (89.303%))
  Logic Levels:           8  (LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.779ns = ( 3.221 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.672ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.815     3.221    vga/CLK_OUT1
    SLICE_X20Y46         FDRE                                         r  vga/code_id_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.263     3.484 r  vga/code_id_reg[2]/Q
                         net (fo=27, routed)          1.185     4.669    vga/c2i2/Q[2]
    SLICE_X32Y56         LUT5 (Prop_lut5_I0_O)        0.043     4.712 r  vga/c2i2/i_/ascii_code[6]_i_281/O
                         net (fo=144, routed)         2.460     7.171    vga/c2i2/code_id_reg[2]_0
    SLICE_X9Y60          LUT5 (Prop_lut5_I1_O)        0.043     7.214 f  vga/c2i2/i_/ascii_code[5]_i_223/O
                         net (fo=1, routed)           0.240     7.455    vga/c2i2_n_45
    SLICE_X9Y60          LUT6 (Prop_lut6_I0_O)        0.043     7.498 f  vga/ascii_code[5]_i_172/O
                         net (fo=2, routed)           0.668     8.166    vga/U12/ascii_code_reg[5]_i_30_2
    SLICE_X13Y65         LUT6 (Prop_lut6_I4_O)        0.043     8.209 r  vga/U12/ascii_code[5]_i_80/O
                         net (fo=1, routed)           0.000     8.209    vga/U12/ascii_code[5]_i_80_n_0
    SLICE_X13Y65         MUXF7 (Prop_muxf7_I0_O)      0.107     8.316 r  vga/U12/ascii_code_reg[5]_i_30/O
                         net (fo=1, routed)           0.658     8.974    vga/U12/ascii_code_reg[5]_i_30_n_0
    SLICE_X23Y66         LUT6 (Prop_lut6_I0_O)        0.124     9.098 r  vga/U12/ascii_code[5]_i_12/O
                         net (fo=1, routed)           0.714     9.812    vga/U12/ascii_code[5]_i_12_n_0
    SLICE_X39Y64         LUT4 (Prop_lut4_I1_O)        0.043     9.855 r  vga/U12/ascii_code[5]_i_4/O
                         net (fo=1, routed)           0.353    10.208    vga/U12/ascii_code[5]_i_4_n_0
    SLICE_X41Y64         LUT6 (Prop_lut6_I4_O)        0.043    10.251 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000    10.251    vga/U12_n_44
    SLICE_X41Y64         FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.489     8.583    vga/CLK_OUT1
    SLICE_X41Y64         FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism             -0.672     7.912    
                         clock uncertainty           -0.066     7.846    
    SLICE_X41Y64         FDRE (Setup_fdre_C_D)        0.034     7.880    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          7.880    
                         arrival time                         -10.251    
  -------------------------------------------------------------------
                         slack                                 -2.371    

Slack (VIOLATED) :        -2.352ns  (required time - arrival time)
  Source:                 vga/code_id_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        7.013ns  (logic 0.720ns (10.266%)  route 6.293ns (89.734%))
  Logic Levels:           7  (LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 8.586 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.779ns = ( 3.221 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.672ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.815     3.221    vga/CLK_OUT1
    SLICE_X20Y46         FDRE                                         r  vga/code_id_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.263     3.484 r  vga/code_id_reg[2]/Q
                         net (fo=27, routed)          1.185     4.669    vga/c2i2/Q[2]
    SLICE_X32Y56         LUT5 (Prop_lut5_I0_O)        0.043     4.712 r  vga/c2i2/i_/ascii_code[6]_i_281/O
                         net (fo=144, routed)         2.755     7.467    vga/c2i2/code_id_reg[2]_0
    SLICE_X13Y58         LUT6 (Prop_lut6_I3_O)        0.043     7.510 r  vga/c2i2/i_/ascii_code[2]_i_158/O
                         net (fo=1, routed)           0.000     7.510    vga/c2i2/i_/ascii_code[2]_i_158_n_0
    SLICE_X13Y58         MUXF7 (Prop_muxf7_I0_O)      0.120     7.630 r  vga/c2i2/i_/ascii_code_reg[2]_i_77/O
                         net (fo=1, routed)           1.276     8.907    vga/U12/ascii_code[2]_i_13_5
    SLICE_X38Y56         LUT5 (Prop_lut5_I1_O)        0.122     9.029 r  vga/U12/ascii_code[2]_i_33/O
                         net (fo=1, routed)           0.313     9.341    vga/U12/ascii_code[2]_i_33_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I5_O)        0.043     9.384 r  vga/U12/ascii_code[2]_i_13/O
                         net (fo=1, routed)           0.498     9.882    vga/U12/ascii_code[2]_i_13_n_0
    SLICE_X45Y54         LUT6 (Prop_lut6_I1_O)        0.043     9.925 r  vga/U12/ascii_code[2]_i_4/O
                         net (fo=1, routed)           0.266    10.191    vga/U12/ascii_code[2]_i_4_n_0
    SLICE_X44Y54         LUT6 (Prop_lut6_I4_O)        0.043    10.234 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000    10.234    vga/U12_n_47
    SLICE_X44Y54         FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.492     8.586    vga/CLK_OUT1
    SLICE_X44Y54         FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism             -0.672     7.915    
                         clock uncertainty           -0.066     7.849    
    SLICE_X44Y54         FDRE (Setup_fdre_C_D)        0.033     7.882    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          7.882    
                         arrival time                         -10.234    
  -------------------------------------------------------------------
                         slack                                 -2.352    

Slack (VIOLATED) :        -2.182ns  (required time - arrival time)
  Source:                 vga/code_exe_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        7.089ns  (logic 0.674ns (9.508%)  route 6.415ns (90.492%))
  Logic Levels:           7  (LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.955ns = ( 3.045 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.639     3.045    vga/CLK_OUT1
    SLICE_X27Y52         FDRE                                         r  vga/code_exe_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y52         FDRE (Prop_fdre_C_Q)         0.228     3.273 f  vga/code_exe_reg[12]/Q
                         net (fo=87, routed)          3.393     6.666    vga/c2i3/Q[12]
    SLICE_X39Y11         LUT6 (Prop_lut6_I4_O)        0.043     6.709 r  vga/c2i3/i_/ascii_code[3]_i_272/O
                         net (fo=2, routed)           0.534     7.243    vga/c2i3/i_/ascii_code[3]_i_272_n_0
    SLICE_X44Y11         LUT6 (Prop_lut6_I1_O)        0.043     7.286 r  vga/c2i3/i_/ascii_code[3]_i_139/O
                         net (fo=1, routed)           0.669     7.955    vga/U12/ascii_code_reg[3]_i_26_3
    SLICE_X44Y20         LUT6 (Prop_lut6_I1_O)        0.043     7.998 r  vga/U12/ascii_code[3]_i_60/O
                         net (fo=1, routed)           0.000     7.998    vga/U12/ascii_code[3]_i_60_n_0
    SLICE_X44Y20         MUXF7 (Prop_muxf7_I0_O)      0.107     8.105 r  vga/U12/ascii_code_reg[3]_i_26/O
                         net (fo=1, routed)           0.466     8.571    vga/U12/ascii_code_reg[3]_i_26_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I3_O)        0.124     8.695 r  vga/U12/ascii_code[3]_i_12/O
                         net (fo=1, routed)           1.121     9.816    vga/U12/data2[3]
    SLICE_X43Y63         LUT6 (Prop_lut6_I4_O)        0.043     9.859 r  vga/U12/ascii_code[3]_i_3/O
                         net (fo=1, routed)           0.232    10.091    vga/U12/ascii_code[3]_i_3_n_0
    SLICE_X43Y63         LUT6 (Prop_lut6_I3_O)        0.043    10.134 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000    10.134    vga/U12_n_46
    SLICE_X43Y63         FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.488     8.582    vga/CLK_OUT1
    SLICE_X43Y63         FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism             -0.599     7.984    
                         clock uncertainty           -0.066     7.918    
    SLICE_X43Y63         FDRE (Setup_fdre_C_D)        0.034     7.952    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          7.952    
                         arrival time                         -10.134    
  -------------------------------------------------------------------
                         slack                                 -2.182    

Slack (VIOLATED) :        -1.854ns  (required time - arrival time)
  Source:                 vga/code_exe_reg[18]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        6.766ns  (logic 0.773ns (11.424%)  route 5.993ns (88.576%))
  Logic Levels:           8  (LUT3=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.960ns = ( 3.040 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.634     3.040    vga/CLK_OUT1
    SLICE_X21Y66         FDRE                                         r  vga/code_exe_reg[18]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y66         FDRE (Prop_fdre_C_Q)         0.209     3.249 r  vga/code_exe_reg[18]/Q
                         net (fo=14, routed)          2.404     5.653    vga/c2i3/Q[18]
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.125     5.778 r  vga/c2i3/i_/ascii_code[5]_i_109/O
                         net (fo=14, routed)          0.742     6.521    vga/c2i3/code_exe_reg[18]
    SLICE_X47Y10         LUT6 (Prop_lut6_I0_O)        0.043     6.564 r  vga/c2i3/i_/ascii_code[6]_i_368/O
                         net (fo=1, routed)           0.459     7.023    vga/c2i3/i_/ascii_code[6]_i_368_n_0
    SLICE_X47Y10         LUT6 (Prop_lut6_I0_O)        0.043     7.066 r  vga/c2i3/i_/ascii_code[6]_i_206/O
                         net (fo=1, routed)           0.352     7.418    vga/U12/ascii_code_reg[6]_i_53_0
    SLICE_X46Y10         LUT6 (Prop_lut6_I0_O)        0.043     7.461 r  vga/U12/ascii_code[6]_i_101/O
                         net (fo=1, routed)           0.000     7.461    vga/U12/ascii_code[6]_i_101_n_0
    SLICE_X46Y10         MUXF7 (Prop_muxf7_I0_O)      0.101     7.562 r  vga/U12/ascii_code_reg[6]_i_53/O
                         net (fo=1, routed)           1.643     9.205    vga/U12/ascii_code_reg[6]_i_53_n_0
    SLICE_X47Y52         LUT6 (Prop_lut6_I0_O)        0.123     9.328 r  vga/U12/ascii_code[6]_i_27/O
                         net (fo=1, routed)           0.243     9.571    vga/U12/data2[6]
    SLICE_X47Y54         LUT6 (Prop_lut6_I4_O)        0.043     9.614 r  vga/U12/ascii_code[6]_i_8/O
                         net (fo=1, routed)           0.149     9.763    vga/U12/ascii_code[6]_i_8_n_0
    SLICE_X47Y54         LUT6 (Prop_lut6_I3_O)        0.043     9.806 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000     9.806    vga/U12_n_43
    SLICE_X47Y54         FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.490     8.584    vga/CLK_OUT1
    SLICE_X47Y54         FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism             -0.599     7.986    
                         clock uncertainty           -0.066     7.920    
    SLICE_X47Y54         FDRE (Setup_fdre_C_D)        0.033     7.953    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -9.806    
  -------------------------------------------------------------------
                         slack                                 -1.854    

Slack (MET) :             8.253ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.253ns  (logic 0.223ns (17.793%)  route 1.030ns (82.207%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 8.620 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.967ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.627    -1.967    vga/CLK_OUT1
    SLICE_X47Y54         FDRE                                         r  vga/ascii_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y54         FDRE (Prop_fdre_C_Q)         0.223    -1.744 r  vga/ascii_code_reg[6]/Q
                         net (fo=1, routed)           1.030    -0.714    vga/FONT_8X16/ADDR[13]
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.526     8.620    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.599     8.021    
                         clock uncertainty           -0.066     7.955    
    RAMB18_X1Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.416     7.539    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          7.539    
                         arrival time                           0.714    
  -------------------------------------------------------------------
                         slack                                  8.253    

Slack (MET) :             8.258ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.249ns  (logic 0.223ns (17.856%)  route 1.026ns (82.144%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 8.620 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.967ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.627    -1.967    vga/CLK_OUT1
    SLICE_X48Y53         FDRE                                         r  vga/ascii_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y53         FDRE (Prop_fdre_C_Q)         0.223    -1.744 r  vga/ascii_code_reg[4]/Q
                         net (fo=1, routed)           1.026    -0.718    vga/FONT_8X16/ADDR[11]
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.526     8.620    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.599     8.021    
                         clock uncertainty           -0.066     7.955    
    RAMB18_X1Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.416     7.539    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          7.539    
                         arrival time                           0.718    
  -------------------------------------------------------------------
                         slack                                  8.258    

Slack (MET) :             8.339ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.165ns  (logic 0.223ns (19.137%)  route 0.942ns (80.863%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 8.620 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.965ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.629    -1.965    vga/CLK_OUT1
    SLICE_X44Y54         FDRE                                         r  vga/ascii_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y54         FDRE (Prop_fdre_C_Q)         0.223    -1.742 r  vga/ascii_code_reg[2]/Q
                         net (fo=1, routed)           0.942    -0.800    vga/FONT_8X16/ADDR[9]
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.526     8.620    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.599     8.021    
                         clock uncertainty           -0.066     7.955    
    RAMB18_X1Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.416     7.539    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          7.539    
                         arrival time                           0.800    
  -------------------------------------------------------------------
                         slack                                  8.339    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.100ns (21.197%)  route 0.372ns (78.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.505ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.680    -0.513    vga/CLK_OUT1
    SLICE_X37Y64         FDRE                                         r  vga/ascii_code_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y64         FDRE (Prop_fdre_C_Q)         0.100    -0.413 r  vga/ascii_code_reg[0]_inv/Q
                         net (fo=1, routed)           0.372    -0.041    vga/FONT_8X16/ADDR[7]
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.954    -0.505    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.447    
    RAMB18_X1Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.264    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.100ns (20.840%)  route 0.380ns (79.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.505ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.678    -0.515    vga/CLK_OUT1
    SLICE_X43Y63         FDRE                                         r  vga/ascii_code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.100    -0.415 r  vga/ascii_code_reg[3]/Q
                         net (fo=1, routed)           0.380    -0.035    vga/FONT_8X16/ADDR[10]
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.954    -0.505    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.447    
    RAMB18_X1Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.264    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.100ns (19.820%)  route 0.405ns (80.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.505ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.680    -0.513    vga/CLK_OUT1
    SLICE_X41Y64         FDRE                                         r  vga/ascii_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.100    -0.413 r  vga/ascii_code_reg[5]/Q
                         net (fo=1, routed)           0.405    -0.008    vga/FONT_8X16/ADDR[12]
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.954    -0.505    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.447    
    RAMB18_X1Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.264    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.100ns (19.411%)  route 0.415ns (80.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.505ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.680    -0.513    vga/CLK_OUT1
    SLICE_X40Y64         FDRE                                         r  vga/ascii_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDRE (Prop_fdre_C_Q)         0.100    -0.413 r  vga/ascii_code_reg[1]/Q
                         net (fo=1, routed)           0.415     0.003    vga/FONT_8X16/ADDR[8]
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.954    -0.505    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.447    
    RAMB18_X1Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.264    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                           0.003    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.100ns (16.201%)  route 0.517ns (83.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.505ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.682    -0.511    vga/CLK_OUT1
    SLICE_X44Y54         FDRE                                         r  vga/ascii_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y54         FDRE (Prop_fdre_C_Q)         0.100    -0.411 r  vga/ascii_code_reg[2]/Q
                         net (fo=1, routed)           0.517     0.107    vga/FONT_8X16/ADDR[9]
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.954    -0.505    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.447    
    RAMB18_X1Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.264    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.100ns (15.131%)  route 0.561ns (84.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.505ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.680    -0.513    vga/CLK_OUT1
    SLICE_X48Y53         FDRE                                         r  vga/ascii_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y53         FDRE (Prop_fdre_C_Q)         0.100    -0.413 r  vga/ascii_code_reg[4]/Q
                         net (fo=1, routed)           0.561     0.148    vga/FONT_8X16/ADDR[11]
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.954    -0.505    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.447    
    RAMB18_X1Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.264    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.100ns (14.986%)  route 0.567ns (85.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.505ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.680    -0.513    vga/CLK_OUT1
    SLICE_X47Y54         FDRE                                         r  vga/ascii_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y54         FDRE (Prop_fdre_C_Q)         0.100    -0.413 r  vga/ascii_code_reg[6]/Q
                         net (fo=1, routed)           0.567     0.155    vga/FONT_8X16/ADDR[13]
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.954    -0.505    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.447    
    RAMB18_X1Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.264    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                           0.155    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 vga/strdata_reg[49]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.184ns (30.832%)  route 0.413ns (69.168%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.540ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.674    -0.519    vga/CLK_OUT1
    SLICE_X40Y71         FDSE                                         r  vga/strdata_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDSE (Prop_fdse_C_Q)         0.100    -0.419 r  vga/strdata_reg[49]/Q
                         net (fo=1, routed)           0.099    -0.319    vga/U12/strdata[43]
    SLICE_X40Y70         LUT6 (Prop_lut6_I0_O)        0.028    -0.291 r  vga/U12/ascii_code[1]_i_7/O
                         net (fo=1, routed)           0.171    -0.121    vga/U12/ascii_code[1]_i_7_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I2_O)        0.028    -0.093 r  vga/U12/ascii_code[1]_i_2/O
                         net (fo=1, routed)           0.143     0.050    vga/U12/ascii_code[1]_i_2_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I1_O)        0.028     0.078 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000     0.078    vga/U12_n_48
    SLICE_X40Y64         FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.918    -0.540    vga/CLK_OUT1
    SLICE_X40Y64         FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism              0.041    -0.500    
    SLICE_X40Y64         FDRE (Hold_fdre_C_D)         0.060    -0.440    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.683ns  (arrival time - required time)
  Source:                 vga/strdata_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.274ns (35.192%)  route 0.505ns (64.808%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.540ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.675    -0.518    vga/CLK_OUT1
    SLICE_X36Y70         FDRE                                         r  vga/strdata_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDRE (Prop_fdre_C_Q)         0.100    -0.418 r  vga/strdata_reg[53]/Q
                         net (fo=1, routed)           0.054    -0.364    vga/U12/strdata[47]
    SLICE_X37Y70         LUT6 (Prop_lut6_I0_O)        0.028    -0.336 r  vga/U12/ascii_code[5]_i_15/O
                         net (fo=1, routed)           0.000    -0.336    vga/U12/ascii_code[5]_i_15_n_0
    SLICE_X37Y70         MUXF7 (Prop_muxf7_I0_O)      0.050    -0.286 r  vga/U12/ascii_code_reg[5]_i_7/O
                         net (fo=1, routed)           0.294     0.008    vga/U12/ascii_code_reg[5]_i_7_n_0
    SLICE_X38Y65         LUT5 (Prop_lut5_I3_O)        0.068     0.076 r  vga/U12/ascii_code[5]_i_2/O
                         net (fo=1, routed)           0.157     0.233    vga/U12/ascii_code[5]_i_2_n_0
    SLICE_X41Y64         LUT6 (Prop_lut6_I1_O)        0.028     0.261 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     0.261    vga/U12_n_44
    SLICE_X41Y64         FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.918    -0.540    vga/CLK_OUT1
    SLICE_X41Y64         FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism              0.058    -0.483    
    SLICE_X41Y64         FDRE (Hold_fdre_C_D)         0.061    -0.422    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.734ns  (arrival time - required time)
  Source:                 vga/strdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.274ns (32.940%)  route 0.558ns (67.060%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.538ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.674    -0.519    vga/CLK_OUT1
    SLICE_X45Y69         FDRE                                         r  vga/strdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y69         FDRE (Prop_fdre_C_Q)         0.100    -0.419 f  vga/strdata_reg[0]/Q
                         net (fo=1, routed)           0.098    -0.321    vga/U12/strdata[0]
    SLICE_X44Y68         LUT6 (Prop_lut6_I5_O)        0.028    -0.293 f  vga/U12/ascii_code[0]_inv_i_18/O
                         net (fo=1, routed)           0.000    -0.293    vga/U12/ascii_code[0]_inv_i_18_n_0
    SLICE_X44Y68         MUXF7 (Prop_muxf7_I0_O)      0.050    -0.243 f  vga/U12/ascii_code_reg[0]_inv_i_7/O
                         net (fo=1, routed)           0.347     0.104    vga/U12/ascii_code_reg[0]_inv_i_7_n_0
    SLICE_X37Y64         LUT6 (Prop_lut6_I4_O)        0.068     0.172 f  vga/U12/ascii_code[0]_inv_i_2/O
                         net (fo=1, routed)           0.113     0.285    vga/U12/ascii_code[0]_inv_i_2_n_0
    SLICE_X37Y64         LUT6 (Prop_lut6_I1_O)        0.028     0.313 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     0.313    vga/U12_n_49
    SLICE_X37Y64         FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.920    -0.538    vga/CLK_OUT1
    SLICE_X37Y64         FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism              0.058    -0.481    
    SLICE_X37Y64         FDRE (Hold_fdre_C_D)         0.060    -0.421    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                           0.313    
  -------------------------------------------------------------------
                         slack                                  0.734    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB18_X1Y26     vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.409         10.000      8.592      BUFGCTRL_X0Y1    CLK_GEN/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X21Y66     vga/code_exe_reg[18]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X27Y59     vga/code_exe_reg[23]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X11Y60     vga/code_exe_reg[9]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X9Y58      vga/code_id_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X25Y60     vga/code_id_reg[25]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X9Y56      vga/code_id_reg[9]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X24Y57     vga/code_if_reg[18]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X8Y50      vga/data_buf_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X8Y50      vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X8Y50      vga/data_buf_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X8Y50      vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X8Y50      vga/data_buf_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X8Y50      vga/data_buf_reg_0_3_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X8Y50      vga/data_buf_reg_0_3_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X8Y50      vga/data_buf_reg_0_3_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X6Y50      vga/data_buf_reg_0_3_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X6Y50      vga/data_buf_reg_0_3_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X8Y50      vga/data_buf_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X8Y50      vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X8Y50      vga/data_buf_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X8Y50      vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X8Y50      vga/data_buf_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X8Y50      vga/data_buf_reg_0_3_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X8Y50      vga/data_buf_reg_0_3_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X8Y50      vga/data_buf_reg_0_3_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X8Y53      vga/data_buf_reg_0_3_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X8Y53      vga/data_buf_reg_0_3_24_29/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       32.550ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.550ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        7.203ns  (logic 0.634ns (8.802%)  route 6.569ns (91.198%))
  Logic Levels:           7  (LUT2=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.959ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.635    -1.959    vga/U12/CLK_OUT3
    SLICE_X34Y52         FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.223    -1.736 r  vga/U12/h_count_reg[3]/Q
                         net (fo=628, routed)         1.908     0.172    vga/U12/h_count_reg[4]_0[1]
    SLICE_X25Y67         LUT6 (Prop_lut6_I1_O)        0.043     0.215 r  vga/U12/data_buf_reg_0_3_0_5_i_184/O
                         net (fo=4, routed)           0.115     0.330    vga/U12/data_buf_reg_0_3_0_5_i_184_n_0
    SLICE_X25Y67         LUT2 (Prop_lut2_I0_O)        0.043     0.373 f  vga/U12/data_buf_reg_0_3_0_5_i_112/O
                         net (fo=149, routed)         1.764     2.137    vga/U12/data_buf_reg_0_3_0_5_i_112_n_0
    SLICE_X50Y58         LUT2 (Prop_lut2_I1_O)        0.051     2.188 r  vga/U12/ascii_code[6]_i_15/O
                         net (fo=3, routed)           0.868     3.056    vga/U12/ascii_code[6]_i_15_n_0
    SLICE_X35Y67         LUT6 (Prop_lut6_I3_O)        0.134     3.190 r  vga/U12/R[3]_i_16/O
                         net (fo=1, routed)           0.441     3.631    vga/U12/R[3]_i_16_n_0
    SLICE_X35Y69         LUT6 (Prop_lut6_I5_O)        0.043     3.674 r  vga/U12/R[3]_i_5/O
                         net (fo=2, routed)           0.451     4.125    vga/U12/p_36_in
    SLICE_X35Y67         LUT6 (Prop_lut6_I3_O)        0.043     4.168 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.445     4.613    vga/U12/dout1
    SLICE_X24Y69         LUT5 (Prop_lut5_I4_O)        0.054     4.667 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.576     5.243    vga/U12/G[3]_i_1_n_0
    SLICE_X24Y69         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.492    38.586    vga/U12/CLK_OUT3
    SLICE_X24Y69         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.599    37.988    
                         clock uncertainty           -0.081    37.906    
    SLICE_X24Y69         FDRE (Setup_fdre_C_D)       -0.113    37.793    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.793    
                         arrival time                          -5.243    
  -------------------------------------------------------------------
                         slack                                 32.550    

Slack (MET) :             32.662ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        7.091ns  (logic 0.634ns (8.941%)  route 6.457ns (91.059%))
  Logic Levels:           7  (LUT2=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.959ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.635    -1.959    vga/U12/CLK_OUT3
    SLICE_X34Y52         FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.223    -1.736 r  vga/U12/h_count_reg[3]/Q
                         net (fo=628, routed)         1.908     0.172    vga/U12/h_count_reg[4]_0[1]
    SLICE_X25Y67         LUT6 (Prop_lut6_I1_O)        0.043     0.215 r  vga/U12/data_buf_reg_0_3_0_5_i_184/O
                         net (fo=4, routed)           0.115     0.330    vga/U12/data_buf_reg_0_3_0_5_i_184_n_0
    SLICE_X25Y67         LUT2 (Prop_lut2_I0_O)        0.043     0.373 f  vga/U12/data_buf_reg_0_3_0_5_i_112/O
                         net (fo=149, routed)         1.764     2.137    vga/U12/data_buf_reg_0_3_0_5_i_112_n_0
    SLICE_X50Y58         LUT2 (Prop_lut2_I1_O)        0.051     2.188 r  vga/U12/ascii_code[6]_i_15/O
                         net (fo=3, routed)           0.868     3.056    vga/U12/ascii_code[6]_i_15_n_0
    SLICE_X35Y67         LUT6 (Prop_lut6_I3_O)        0.134     3.190 r  vga/U12/R[3]_i_16/O
                         net (fo=1, routed)           0.441     3.631    vga/U12/R[3]_i_16_n_0
    SLICE_X35Y69         LUT6 (Prop_lut6_I5_O)        0.043     3.674 r  vga/U12/R[3]_i_5/O
                         net (fo=2, routed)           0.451     4.125    vga/U12/p_36_in
    SLICE_X35Y67         LUT6 (Prop_lut6_I3_O)        0.043     4.168 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.445     4.613    vga/U12/dout1
    SLICE_X24Y69         LUT5 (Prop_lut5_I4_O)        0.054     4.667 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.464     5.132    vga/U12/G[3]_i_1_n_0
    SLICE_X24Y69         FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.492    38.586    vga/U12/CLK_OUT3
    SLICE_X24Y69         FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.599    37.988    
                         clock uncertainty           -0.081    37.906    
    SLICE_X24Y69         FDRE (Setup_fdre_C_D)       -0.113    37.793    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         37.793    
                         arrival time                          -5.132    
  -------------------------------------------------------------------
                         slack                                 32.662    

Slack (MET) :             32.762ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        7.082ns  (logic 0.623ns (8.797%)  route 6.459ns (91.203%))
  Logic Levels:           7  (LUT2=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.959ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.635    -1.959    vga/U12/CLK_OUT3
    SLICE_X34Y52         FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.223    -1.736 r  vga/U12/h_count_reg[3]/Q
                         net (fo=628, routed)         1.908     0.172    vga/U12/h_count_reg[4]_0[1]
    SLICE_X25Y67         LUT6 (Prop_lut6_I1_O)        0.043     0.215 r  vga/U12/data_buf_reg_0_3_0_5_i_184/O
                         net (fo=4, routed)           0.115     0.330    vga/U12/data_buf_reg_0_3_0_5_i_184_n_0
    SLICE_X25Y67         LUT2 (Prop_lut2_I0_O)        0.043     0.373 f  vga/U12/data_buf_reg_0_3_0_5_i_112/O
                         net (fo=149, routed)         1.764     2.137    vga/U12/data_buf_reg_0_3_0_5_i_112_n_0
    SLICE_X50Y58         LUT2 (Prop_lut2_I1_O)        0.051     2.188 r  vga/U12/ascii_code[6]_i_15/O
                         net (fo=3, routed)           0.868     3.056    vga/U12/ascii_code[6]_i_15_n_0
    SLICE_X35Y67         LUT6 (Prop_lut6_I3_O)        0.134     3.190 r  vga/U12/R[3]_i_16/O
                         net (fo=1, routed)           0.441     3.631    vga/U12/R[3]_i_16_n_0
    SLICE_X35Y69         LUT6 (Prop_lut6_I5_O)        0.043     3.674 r  vga/U12/R[3]_i_5/O
                         net (fo=2, routed)           0.451     4.125    vga/U12/p_36_in
    SLICE_X35Y67         LUT6 (Prop_lut6_I3_O)        0.043     4.168 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.445     4.613    vga/U12/dout1
    SLICE_X24Y69         LUT5 (Prop_lut5_I4_O)        0.043     4.656 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.467     5.123    vga/U12/B[2]_i_1_n_0
    SLICE_X24Y69         FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.492    38.586    vga/U12/CLK_OUT3
    SLICE_X24Y69         FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.599    37.988    
                         clock uncertainty           -0.081    37.906    
    SLICE_X24Y69         FDRE (Setup_fdre_C_D)       -0.022    37.884    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         37.884    
                         arrival time                          -5.123    
  -------------------------------------------------------------------
                         slack                                 32.762    

Slack (MET) :             32.939ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.813ns  (logic 0.629ns (9.232%)  route 6.184ns (90.768%))
  Logic Levels:           7  (LUT2=3 LUT6=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 38.585 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.959ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.635    -1.959    vga/U12/CLK_OUT3
    SLICE_X34Y52         FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.223    -1.736 r  vga/U12/h_count_reg[3]/Q
                         net (fo=628, routed)         1.908     0.172    vga/U12/h_count_reg[4]_0[1]
    SLICE_X25Y67         LUT6 (Prop_lut6_I1_O)        0.043     0.215 r  vga/U12/data_buf_reg_0_3_0_5_i_184/O
                         net (fo=4, routed)           0.115     0.330    vga/U12/data_buf_reg_0_3_0_5_i_184_n_0
    SLICE_X25Y67         LUT2 (Prop_lut2_I0_O)        0.043     0.373 f  vga/U12/data_buf_reg_0_3_0_5_i_112/O
                         net (fo=149, routed)         1.764     2.137    vga/U12/data_buf_reg_0_3_0_5_i_112_n_0
    SLICE_X50Y58         LUT2 (Prop_lut2_I1_O)        0.051     2.188 r  vga/U12/ascii_code[6]_i_15/O
                         net (fo=3, routed)           0.868     3.056    vga/U12/ascii_code[6]_i_15_n_0
    SLICE_X35Y67         LUT6 (Prop_lut6_I3_O)        0.134     3.190 r  vga/U12/R[3]_i_16/O
                         net (fo=1, routed)           0.441     3.631    vga/U12/R[3]_i_16_n_0
    SLICE_X35Y69         LUT6 (Prop_lut6_I5_O)        0.043     3.674 r  vga/U12/R[3]_i_5/O
                         net (fo=2, routed)           0.451     4.125    vga/U12/p_36_in
    SLICE_X35Y67         LUT6 (Prop_lut6_I3_O)        0.043     4.168 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.441     4.610    vga/U12/dout1
    SLICE_X24Y69         LUT2 (Prop_lut2_I0_O)        0.049     4.659 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.195     4.854    vga/U12/R[3]_i_1_n_0
    SLICE_X24Y70         FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.491    38.585    vga/U12/CLK_OUT3
    SLICE_X24Y70         FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism             -0.599    37.987    
                         clock uncertainty           -0.081    37.905    
    SLICE_X24Y70         FDRE (Setup_fdre_C_D)       -0.112    37.793    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.793    
                         arrival time                          -4.854    
  -------------------------------------------------------------------
                         slack                                 32.939    

Slack (MET) :             32.945ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.816ns  (logic 0.629ns (9.228%)  route 6.187ns (90.772%))
  Logic Levels:           7  (LUT2=3 LUT6=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 38.585 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.959ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.635    -1.959    vga/U12/CLK_OUT3
    SLICE_X34Y52         FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.223    -1.736 r  vga/U12/h_count_reg[3]/Q
                         net (fo=628, routed)         1.908     0.172    vga/U12/h_count_reg[4]_0[1]
    SLICE_X25Y67         LUT6 (Prop_lut6_I1_O)        0.043     0.215 r  vga/U12/data_buf_reg_0_3_0_5_i_184/O
                         net (fo=4, routed)           0.115     0.330    vga/U12/data_buf_reg_0_3_0_5_i_184_n_0
    SLICE_X25Y67         LUT2 (Prop_lut2_I0_O)        0.043     0.373 f  vga/U12/data_buf_reg_0_3_0_5_i_112/O
                         net (fo=149, routed)         1.764     2.137    vga/U12/data_buf_reg_0_3_0_5_i_112_n_0
    SLICE_X50Y58         LUT2 (Prop_lut2_I1_O)        0.051     2.188 r  vga/U12/ascii_code[6]_i_15/O
                         net (fo=3, routed)           0.868     3.056    vga/U12/ascii_code[6]_i_15_n_0
    SLICE_X35Y67         LUT6 (Prop_lut6_I3_O)        0.134     3.190 r  vga/U12/R[3]_i_16/O
                         net (fo=1, routed)           0.441     3.631    vga/U12/R[3]_i_16_n_0
    SLICE_X35Y69         LUT6 (Prop_lut6_I5_O)        0.043     3.674 r  vga/U12/R[3]_i_5/O
                         net (fo=2, routed)           0.451     4.125    vga/U12/p_36_in
    SLICE_X35Y67         LUT6 (Prop_lut6_I3_O)        0.043     4.168 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.441     4.610    vga/U12/dout1
    SLICE_X24Y69         LUT2 (Prop_lut2_I0_O)        0.049     4.659 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.199     4.857    vga/U12/R[3]_i_1_n_0
    SLICE_X24Y70         FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.491    38.585    vga/U12/CLK_OUT3
    SLICE_X24Y70         FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.599    37.987    
                         clock uncertainty           -0.081    37.905    
    SLICE_X24Y70         FDRE (Setup_fdre_C_D)       -0.103    37.802    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         37.802    
                         arrival time                          -4.857    
  -------------------------------------------------------------------
                         slack                                 32.945    

Slack (MET) :             36.073ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/h_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.542ns  (logic 0.411ns (11.605%)  route 3.131ns (88.395%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 38.593 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.959ns
    Clock Pessimism Removal (CPR):    -0.553ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.635    -1.959    vga/U12/CLK_OUT3
    SLICE_X34Y52         FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.223    -1.736 r  vga/U12/h_count_reg[3]/Q
                         net (fo=628, routed)         1.904     0.168    vga/U12/h_count_reg[4]_0[1]
    SLICE_X26Y66         LUT5 (Prop_lut5_I4_O)        0.052     0.220 r  vga/U12/h_count[9]_i_3/O
                         net (fo=6, routed)           0.340     0.560    vga/U12/h_count[9]_i_3_n_0
    SLICE_X26Y68         LUT6 (Prop_lut6_I0_O)        0.136     0.696 r  vga/U12/h_count[9]_i_1/O
                         net (fo=10, routed)          0.886     1.582    vga/U12/h_count[9]_i_1_n_0
    SLICE_X34Y52         FDRE                                         r  vga/U12/h_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.499    38.593    vga/U12/CLK_OUT3
    SLICE_X34Y52         FDRE                                         r  vga/U12/h_count_reg[3]/C
                         clock pessimism             -0.553    38.041    
                         clock uncertainty           -0.081    37.959    
    SLICE_X34Y52         FDRE (Setup_fdre_C_R)       -0.304    37.655    vga/U12/h_count_reg[3]
  -------------------------------------------------------------------
                         required time                         37.655    
                         arrival time                          -1.582    
  -------------------------------------------------------------------
                         slack                                 36.073    

Slack (MET) :             36.102ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/h_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.461ns  (logic 0.411ns (11.875%)  route 3.050ns (88.125%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 38.587 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.959ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.635    -1.959    vga/U12/CLK_OUT3
    SLICE_X34Y52         FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.223    -1.736 r  vga/U12/h_count_reg[3]/Q
                         net (fo=628, routed)         1.904     0.168    vga/U12/h_count_reg[4]_0[1]
    SLICE_X26Y66         LUT5 (Prop_lut5_I4_O)        0.052     0.220 r  vga/U12/h_count[9]_i_3/O
                         net (fo=6, routed)           0.340     0.560    vga/U12/h_count[9]_i_3_n_0
    SLICE_X26Y68         LUT6 (Prop_lut6_I0_O)        0.136     0.696 r  vga/U12/h_count[9]_i_1/O
                         net (fo=10, routed)          0.806     1.502    vga/U12/h_count[9]_i_1_n_0
    SLICE_X26Y67         FDRE                                         r  vga/U12/h_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.493    38.587    vga/U12/CLK_OUT3
    SLICE_X26Y67         FDRE                                         r  vga/U12/h_count_reg[6]/C
                         clock pessimism             -0.599    37.989    
                         clock uncertainty           -0.081    37.907    
    SLICE_X26Y67         FDRE (Setup_fdre_C_R)       -0.304    37.603    vga/U12/h_count_reg[6]
  -------------------------------------------------------------------
                         required time                         37.603    
                         arrival time                          -1.502    
  -------------------------------------------------------------------
                         slack                                 36.102    

Slack (MET) :             36.102ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/h_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.461ns  (logic 0.411ns (11.875%)  route 3.050ns (88.125%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 38.587 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.959ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.635    -1.959    vga/U12/CLK_OUT3
    SLICE_X34Y52         FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.223    -1.736 r  vga/U12/h_count_reg[3]/Q
                         net (fo=628, routed)         1.904     0.168    vga/U12/h_count_reg[4]_0[1]
    SLICE_X26Y66         LUT5 (Prop_lut5_I4_O)        0.052     0.220 r  vga/U12/h_count[9]_i_3/O
                         net (fo=6, routed)           0.340     0.560    vga/U12/h_count[9]_i_3_n_0
    SLICE_X26Y68         LUT6 (Prop_lut6_I0_O)        0.136     0.696 r  vga/U12/h_count[9]_i_1/O
                         net (fo=10, routed)          0.806     1.502    vga/U12/h_count[9]_i_1_n_0
    SLICE_X26Y67         FDRE                                         r  vga/U12/h_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.493    38.587    vga/U12/CLK_OUT3
    SLICE_X26Y67         FDRE                                         r  vga/U12/h_count_reg[7]/C
                         clock pessimism             -0.599    37.989    
                         clock uncertainty           -0.081    37.907    
    SLICE_X26Y67         FDRE (Setup_fdre_C_R)       -0.304    37.603    vga/U12/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                         37.603    
                         arrival time                          -1.502    
  -------------------------------------------------------------------
                         slack                                 36.102    

Slack (MET) :             36.102ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/h_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.461ns  (logic 0.411ns (11.875%)  route 3.050ns (88.125%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 38.587 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.959ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.635    -1.959    vga/U12/CLK_OUT3
    SLICE_X34Y52         FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.223    -1.736 r  vga/U12/h_count_reg[3]/Q
                         net (fo=628, routed)         1.904     0.168    vga/U12/h_count_reg[4]_0[1]
    SLICE_X26Y66         LUT5 (Prop_lut5_I4_O)        0.052     0.220 r  vga/U12/h_count[9]_i_3/O
                         net (fo=6, routed)           0.340     0.560    vga/U12/h_count[9]_i_3_n_0
    SLICE_X26Y68         LUT6 (Prop_lut6_I0_O)        0.136     0.696 r  vga/U12/h_count[9]_i_1/O
                         net (fo=10, routed)          0.806     1.502    vga/U12/h_count[9]_i_1_n_0
    SLICE_X26Y67         FDRE                                         r  vga/U12/h_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.493    38.587    vga/U12/CLK_OUT3
    SLICE_X26Y67         FDRE                                         r  vga/U12/h_count_reg[8]/C
                         clock pessimism             -0.599    37.989    
                         clock uncertainty           -0.081    37.907    
    SLICE_X26Y67         FDRE (Setup_fdre_C_R)       -0.304    37.603    vga/U12/h_count_reg[8]
  -------------------------------------------------------------------
                         required time                         37.603    
                         arrival time                          -1.502    
  -------------------------------------------------------------------
                         slack                                 36.102    

Slack (MET) :             36.271ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 0.520ns (14.826%)  route 2.987ns (85.174%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 38.585 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.971ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.623    -1.971    vga/U12/CLK_OUT3
    SLICE_X31Y70         FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDRE (Prop_fdre_C_Q)         0.204    -1.767 r  vga/U12/v_count_reg[3]/Q
                         net (fo=16, routed)          0.840    -0.927    vga/U12/PRow[3]
    SLICE_X30Y70         LUT5 (Prop_lut5_I0_O)        0.123    -0.804 r  vga/U12/code_wb[31]_i_4/O
                         net (fo=98, routed)          0.605    -0.199    vga/U12/v_count_reg[3]_1
    SLICE_X35Y70         LUT4 (Prop_lut4_I2_O)        0.052    -0.147 r  vga/U12/G[3]_i_2/O
                         net (fo=132, routed)         0.988     0.841    vga/U12/v_count_reg[6]_0
    SLICE_X24Y69         LUT4 (Prop_lut4_I3_O)        0.141     0.982 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.554     1.536    vga/U12/G[1]_i_1_n_0
    SLICE_X24Y70         FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.491    38.585    vga/U12/CLK_OUT3
    SLICE_X24Y70         FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism             -0.599    37.987    
                         clock uncertainty           -0.081    37.905    
    SLICE_X24Y70         FDRE (Setup_fdre_C_D)       -0.098    37.807    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         37.807    
                         arrival time                          -1.536    
  -------------------------------------------------------------------
                         slack                                 36.271    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.762%)  route 0.054ns (37.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.722    -0.471    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y82          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDSE (Prop_fdse_C_Q)         0.091    -0.380 r  DISPLAY/P2S_SEG/buff_reg[23]/Q
                         net (fo=1, routed)           0.054    -0.326    DISPLAY/P2S_SEG/buff__0[23]
    SLICE_X2Y82          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.960    -0.498    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y82          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.039    -0.460    
    SLICE_X2Y82          SRL16E (Hold_srl16e_CLK_D)
                                                      0.056    -0.404    DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[39]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.949%)  route 0.095ns (51.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.497ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.722    -0.471    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y82          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDSE (Prop_fdse_C_Q)         0.091    -0.380 r  DISPLAY/P2S_SEG/buff_reg[39]/Q
                         net (fo=1, routed)           0.095    -0.285    DISPLAY/P2S_SEG/buff__0[39]
    SLICE_X2Y83          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.961    -0.497    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y83          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.040    -0.458    
    SLICE_X2Y83          SRL16E (Hold_srl16e_CLK_D)
                                                      0.066    -0.392    DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.724    -0.469    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y84          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.100    -0.369 r  DISPLAY/P2S_SEG/buff_reg[13]/Q
                         net (fo=1, routed)           0.081    -0.288    DISPLAY/P2S_SEG/buff__0[13]
    SLICE_X2Y84          LUT4 (Prop_lut4_I3_O)        0.028    -0.260 r  DISPLAY/P2S_SEG/buff[14]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.260    DISPLAY/P2S_SEG/buff[14]_i_1__0_n_0
    SLICE_X2Y84          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.962    -0.496    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y84          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[14]/C
                         clock pessimism              0.039    -0.458    
    SLICE_X2Y84          FDSE (Hold_fdse_C_D)         0.087    -0.371    DISPLAY/P2S_SEG/buff_reg[14]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/buff_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.524ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.694    -0.499    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X9Y88          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.100    -0.399 r  DISPLAY/P2S_LED/buff_reg[15]/Q
                         net (fo=1, routed)           0.096    -0.303    DISPLAY/P2S_LED/buff[15]
    SLICE_X9Y89          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.934    -0.524    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X9Y89          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[16]/C
                         clock pessimism              0.040    -0.485    
    SLICE_X9Y89          FDRE (Hold_fdre_C_D)         0.047    -0.438    DISPLAY/P2S_LED/buff_reg[16]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.286%)  route 0.148ns (59.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.722    -0.471    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y82          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDSE (Prop_fdse_C_Q)         0.100    -0.371 r  DISPLAY/P2S_SEG/buff_reg[7]/Q
                         net (fo=1, routed)           0.148    -0.222    DISPLAY/P2S_SEG/buff__0[7]
    SLICE_X2Y82          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.960    -0.498    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y82          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.039    -0.460    
    SLICE_X2Y82          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.358    DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/buff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.524ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.694    -0.499    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X9Y88          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.100    -0.399 r  DISPLAY/P2S_LED/buff_reg[7]/Q
                         net (fo=1, routed)           0.096    -0.303    DISPLAY/P2S_LED/buff[7]
    SLICE_X9Y89          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.934    -0.524    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X9Y89          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[8]/C
                         clock pessimism              0.040    -0.485    
    SLICE_X9Y89          FDRE (Hold_fdre_C_D)         0.044    -0.441    DISPLAY/P2S_LED/buff_reg[8]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[31]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.091ns (32.748%)  route 0.187ns (67.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.722    -0.471    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y82          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDSE (Prop_fdse_C_Q)         0.091    -0.380 r  DISPLAY/P2S_SEG/buff_reg[31]/Q
                         net (fo=1, routed)           0.187    -0.193    DISPLAY/P2S_SEG/buff__0[31]
    SLICE_X2Y82          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.960    -0.498    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y82          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.039    -0.460    
    SLICE_X2Y82          SRL16E (Hold_srl16e_CLK_D)
                                                      0.118    -0.342    DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/buff_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.146ns (65.609%)  route 0.077ns (34.391%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.524ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.694    -0.499    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X8Y88          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDRE (Prop_fdre_C_Q)         0.118    -0.381 r  DISPLAY/P2S_LED/buff_reg[14]/Q
                         net (fo=1, routed)           0.077    -0.304    DISPLAY/P2S_LED/buff[14]
    SLICE_X9Y88          LUT5 (Prop_lut5_I0_O)        0.028    -0.276 r  DISPLAY/P2S_LED/buff[15]_i_2/O
                         net (fo=1, routed)           0.000    -0.276    DISPLAY/P2S_LED/buff[15]_i_2_n_0
    SLICE_X9Y88          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.934    -0.524    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X9Y88          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[15]/C
                         clock pessimism              0.037    -0.488    
    SLICE_X9Y88          FDRE (Hold_fdre_C_D)         0.060    -0.428    DISPLAY/P2S_LED/buff_reg[15]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.146ns (65.609%)  route 0.077ns (34.391%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.526ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.693    -0.500    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X8Y87          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.118    -0.382 r  DISPLAY/P2S_LED/buff_reg[0]/Q
                         net (fo=1, routed)           0.077    -0.305    DISPLAY/P2S_LED/buff[0]
    SLICE_X9Y87          LUT5 (Prop_lut5_I0_O)        0.028    -0.277 r  DISPLAY/P2S_LED/buff[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    DISPLAY/P2S_LED/buff[1]_i_1_n_0
    SLICE_X9Y87          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.932    -0.526    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X9Y87          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[1]/C
                         clock pessimism              0.038    -0.489    
    SLICE_X9Y87          FDRE (Hold_fdre_C_D)         0.060    -0.429    DISPLAY/P2S_LED/buff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/data_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.130ns (53.668%)  route 0.112ns (46.332%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.722    -0.471    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X5Y83          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.100    -0.371 r  DISPLAY/P2S_SEG/data_count_reg[0]/Q
                         net (fo=6, routed)           0.112    -0.258    DISPLAY/P2S_SEG/sel0[0]
    SLICE_X4Y83          LUT5 (Prop_lut5_I1_O)        0.030    -0.228 r  DISPLAY/P2S_SEG/data_count[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.228    DISPLAY/P2S_SEG/data_count[2]_i_1__0_n_0
    SLICE_X4Y83          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.960    -0.498    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y83          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[2]/C
                         clock pessimism              0.039    -0.460    
    SLICE_X4Y83          FDRE (Hold_fdre_C_D)         0.075    -0.385    DISPLAY/P2S_SEG/data_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         40.000      38.592     BUFGCTRL_X0Y2    CLK_GEN/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.071         40.000      38.929     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X8Y90      BTN_SCAN/FSM_onehot_btn_x_reg[5]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X9Y89      DISPLAY/P2S_LED/buff_reg[16]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X9Y89      DISPLAY/P2S_LED/buff_reg[8]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X9Y89      DISPLAY/P2S_LED/buff_reg[9]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X7Y89      DISPLAY/P2S_LED/data_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X4Y85      DISPLAY/P2S_SEG/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y82      DISPLAY/P2S_SEG/buff_reg[12]_DISPLAY_P2S_SEG_buff_reg_r_3/C
Min Period        n/a     FDSE/C              n/a            0.750         40.000      39.250     SLICE_X2Y84      DISPLAY/P2S_SEG/buff_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y82      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y82      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y82      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y82      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y83      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y83      DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y83      DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y82      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y82      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y82      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y82      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y82      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y82      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y82      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y83      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y83      DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y83      DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y82      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y82      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y82      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       38.879ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.879ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[34][6]/CE
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.800ns  (logic 0.352ns (3.259%)  route 10.448ns (96.741%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.740ns = ( 50.740 - 50.000 ) 
    Source Clock Delay      (SCD):    0.471ns
    Clock Pessimism Removal (CPR):    -0.299ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.811     0.471    core/reg_EXE_MEM/debug_clk
    SLICE_X27Y48         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDRE (Prop_fdre_C_Q)         0.223     0.694 f  core/reg_EXE_MEM/ALUO_MEM_reg[31]/Q
                         net (fo=7, routed)           1.081     1.775    core/data_ram/Q[31]
    SLICE_X8Y47          LUT6 (Prop_lut6_I3_O)        0.043     1.818 f  core/data_ram/MDR_WB[7]_i_3/O
                         net (fo=2, routed)           0.663     2.481    core/data_ram/ALUO_MEM_reg[30]
    SLICE_X26Y46         LUT5 (Prop_lut5_I4_O)        0.043     2.524 r  core/data_ram/data[126][7]_i_4/O
                         net (fo=36, routed)          0.943     3.468    core/data_ram/ALUO_MEM_reg[19]
    SLICE_X11Y40         LUT2 (Prop_lut2_I1_O)        0.043     3.511 r  core/data_ram/data[126][7]_i_1/O
                         net (fo=1024, routed)        7.760    11.271    core/data_ram/data[126][7]_i_1_n_0
    SLICE_X24Y35         FDRE                                         r  core/data_ram/data_reg[34][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.666    50.740    core/data_ram/debug_clk
    SLICE_X24Y35         FDRE                                         r  core/data_ram/data_reg[34][6]/C  (IS_INVERTED)
                         clock pessimism             -0.299    50.441    
                         clock uncertainty           -0.095    50.346    
    SLICE_X24Y35         FDRE (Setup_fdre_C_CE)      -0.197    50.149    core/data_ram/data_reg[34][6]
  -------------------------------------------------------------------
                         required time                         50.149    
                         arrival time                         -11.271    
  -------------------------------------------------------------------
                         slack                                 38.879    

Slack (MET) :             38.879ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[73][4]/CE
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.800ns  (logic 0.352ns (3.259%)  route 10.448ns (96.741%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.740ns = ( 50.740 - 50.000 ) 
    Source Clock Delay      (SCD):    0.471ns
    Clock Pessimism Removal (CPR):    -0.299ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.811     0.471    core/reg_EXE_MEM/debug_clk
    SLICE_X27Y48         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDRE (Prop_fdre_C_Q)         0.223     0.694 f  core/reg_EXE_MEM/ALUO_MEM_reg[31]/Q
                         net (fo=7, routed)           1.081     1.775    core/data_ram/Q[31]
    SLICE_X8Y47          LUT6 (Prop_lut6_I3_O)        0.043     1.818 f  core/data_ram/MDR_WB[7]_i_3/O
                         net (fo=2, routed)           0.663     2.481    core/data_ram/ALUO_MEM_reg[30]
    SLICE_X26Y46         LUT5 (Prop_lut5_I4_O)        0.043     2.524 r  core/data_ram/data[126][7]_i_4/O
                         net (fo=36, routed)          0.943     3.468    core/data_ram/ALUO_MEM_reg[19]
    SLICE_X11Y40         LUT2 (Prop_lut2_I1_O)        0.043     3.511 r  core/data_ram/data[126][7]_i_1/O
                         net (fo=1024, routed)        7.760    11.271    core/data_ram/data[126][7]_i_1_n_0
    SLICE_X24Y35         FDRE                                         r  core/data_ram/data_reg[73][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.666    50.740    core/data_ram/debug_clk
    SLICE_X24Y35         FDRE                                         r  core/data_ram/data_reg[73][4]/C  (IS_INVERTED)
                         clock pessimism             -0.299    50.441    
                         clock uncertainty           -0.095    50.346    
    SLICE_X24Y35         FDRE (Setup_fdre_C_CE)      -0.197    50.149    core/data_ram/data_reg[73][4]
  -------------------------------------------------------------------
                         required time                         50.149    
                         arrival time                         -11.271    
  -------------------------------------------------------------------
                         slack                                 38.879    

Slack (MET) :             38.879ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[84][7]/CE
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.800ns  (logic 0.352ns (3.259%)  route 10.448ns (96.741%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.740ns = ( 50.740 - 50.000 ) 
    Source Clock Delay      (SCD):    0.471ns
    Clock Pessimism Removal (CPR):    -0.299ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.811     0.471    core/reg_EXE_MEM/debug_clk
    SLICE_X27Y48         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDRE (Prop_fdre_C_Q)         0.223     0.694 f  core/reg_EXE_MEM/ALUO_MEM_reg[31]/Q
                         net (fo=7, routed)           1.081     1.775    core/data_ram/Q[31]
    SLICE_X8Y47          LUT6 (Prop_lut6_I3_O)        0.043     1.818 f  core/data_ram/MDR_WB[7]_i_3/O
                         net (fo=2, routed)           0.663     2.481    core/data_ram/ALUO_MEM_reg[30]
    SLICE_X26Y46         LUT5 (Prop_lut5_I4_O)        0.043     2.524 r  core/data_ram/data[126][7]_i_4/O
                         net (fo=36, routed)          0.943     3.468    core/data_ram/ALUO_MEM_reg[19]
    SLICE_X11Y40         LUT2 (Prop_lut2_I1_O)        0.043     3.511 r  core/data_ram/data[126][7]_i_1/O
                         net (fo=1024, routed)        7.760    11.271    core/data_ram/data[126][7]_i_1_n_0
    SLICE_X24Y35         FDRE                                         r  core/data_ram/data_reg[84][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.666    50.740    core/data_ram/debug_clk
    SLICE_X24Y35         FDRE                                         r  core/data_ram/data_reg[84][7]/C  (IS_INVERTED)
                         clock pessimism             -0.299    50.441    
                         clock uncertainty           -0.095    50.346    
    SLICE_X24Y35         FDRE (Setup_fdre_C_CE)      -0.197    50.149    core/data_ram/data_reg[84][7]
  -------------------------------------------------------------------
                         required time                         50.149    
                         arrival time                         -11.271    
  -------------------------------------------------------------------
                         slack                                 38.879    

Slack (MET) :             38.879ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[95][4]/CE
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.800ns  (logic 0.352ns (3.259%)  route 10.448ns (96.741%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.740ns = ( 50.740 - 50.000 ) 
    Source Clock Delay      (SCD):    0.471ns
    Clock Pessimism Removal (CPR):    -0.299ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.811     0.471    core/reg_EXE_MEM/debug_clk
    SLICE_X27Y48         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDRE (Prop_fdre_C_Q)         0.223     0.694 f  core/reg_EXE_MEM/ALUO_MEM_reg[31]/Q
                         net (fo=7, routed)           1.081     1.775    core/data_ram/Q[31]
    SLICE_X8Y47          LUT6 (Prop_lut6_I3_O)        0.043     1.818 f  core/data_ram/MDR_WB[7]_i_3/O
                         net (fo=2, routed)           0.663     2.481    core/data_ram/ALUO_MEM_reg[30]
    SLICE_X26Y46         LUT5 (Prop_lut5_I4_O)        0.043     2.524 r  core/data_ram/data[126][7]_i_4/O
                         net (fo=36, routed)          0.943     3.468    core/data_ram/ALUO_MEM_reg[19]
    SLICE_X11Y40         LUT2 (Prop_lut2_I1_O)        0.043     3.511 r  core/data_ram/data[126][7]_i_1/O
                         net (fo=1024, routed)        7.760    11.271    core/data_ram/data[126][7]_i_1_n_0
    SLICE_X24Y35         FDRE                                         r  core/data_ram/data_reg[95][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.666    50.740    core/data_ram/debug_clk
    SLICE_X24Y35         FDRE                                         r  core/data_ram/data_reg[95][4]/C  (IS_INVERTED)
                         clock pessimism             -0.299    50.441    
                         clock uncertainty           -0.095    50.346    
    SLICE_X24Y35         FDRE (Setup_fdre_C_CE)      -0.197    50.149    core/data_ram/data_reg[95][4]
  -------------------------------------------------------------------
                         required time                         50.149    
                         arrival time                         -11.271    
  -------------------------------------------------------------------
                         slack                                 38.879    

Slack (MET) :             38.989ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[72][4]/CE
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.689ns  (logic 0.352ns (3.293%)  route 10.337ns (96.707%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.740ns = ( 50.740 - 50.000 ) 
    Source Clock Delay      (SCD):    0.471ns
    Clock Pessimism Removal (CPR):    -0.299ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.811     0.471    core/reg_EXE_MEM/debug_clk
    SLICE_X27Y48         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDRE (Prop_fdre_C_Q)         0.223     0.694 f  core/reg_EXE_MEM/ALUO_MEM_reg[31]/Q
                         net (fo=7, routed)           1.081     1.775    core/data_ram/Q[31]
    SLICE_X8Y47          LUT6 (Prop_lut6_I3_O)        0.043     1.818 f  core/data_ram/MDR_WB[7]_i_3/O
                         net (fo=2, routed)           0.663     2.481    core/data_ram/ALUO_MEM_reg[30]
    SLICE_X26Y46         LUT5 (Prop_lut5_I4_O)        0.043     2.524 r  core/data_ram/data[126][7]_i_4/O
                         net (fo=36, routed)          0.943     3.468    core/data_ram/ALUO_MEM_reg[19]
    SLICE_X11Y40         LUT2 (Prop_lut2_I1_O)        0.043     3.511 r  core/data_ram/data[126][7]_i_1/O
                         net (fo=1024, routed)        7.650    11.160    core/data_ram/data[126][7]_i_1_n_0
    SLICE_X25Y35         FDRE                                         r  core/data_ram/data_reg[72][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.666    50.740    core/data_ram/debug_clk
    SLICE_X25Y35         FDRE                                         r  core/data_ram/data_reg[72][4]/C  (IS_INVERTED)
                         clock pessimism             -0.299    50.441    
                         clock uncertainty           -0.095    50.346    
    SLICE_X25Y35         FDRE (Setup_fdre_C_CE)      -0.197    50.149    core/data_ram/data_reg[72][4]
  -------------------------------------------------------------------
                         required time                         50.149    
                         arrival time                         -11.160    
  -------------------------------------------------------------------
                         slack                                 38.989    

Slack (MET) :             38.989ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[74][1]/CE
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.689ns  (logic 0.352ns (3.293%)  route 10.337ns (96.707%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.740ns = ( 50.740 - 50.000 ) 
    Source Clock Delay      (SCD):    0.471ns
    Clock Pessimism Removal (CPR):    -0.299ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.811     0.471    core/reg_EXE_MEM/debug_clk
    SLICE_X27Y48         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDRE (Prop_fdre_C_Q)         0.223     0.694 f  core/reg_EXE_MEM/ALUO_MEM_reg[31]/Q
                         net (fo=7, routed)           1.081     1.775    core/data_ram/Q[31]
    SLICE_X8Y47          LUT6 (Prop_lut6_I3_O)        0.043     1.818 f  core/data_ram/MDR_WB[7]_i_3/O
                         net (fo=2, routed)           0.663     2.481    core/data_ram/ALUO_MEM_reg[30]
    SLICE_X26Y46         LUT5 (Prop_lut5_I4_O)        0.043     2.524 r  core/data_ram/data[126][7]_i_4/O
                         net (fo=36, routed)          0.943     3.468    core/data_ram/ALUO_MEM_reg[19]
    SLICE_X11Y40         LUT2 (Prop_lut2_I1_O)        0.043     3.511 r  core/data_ram/data[126][7]_i_1/O
                         net (fo=1024, routed)        7.650    11.160    core/data_ram/data[126][7]_i_1_n_0
    SLICE_X25Y35         FDRE                                         r  core/data_ram/data_reg[74][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.666    50.740    core/data_ram/debug_clk
    SLICE_X25Y35         FDRE                                         r  core/data_ram/data_reg[74][1]/C  (IS_INVERTED)
                         clock pessimism             -0.299    50.441    
                         clock uncertainty           -0.095    50.346    
    SLICE_X25Y35         FDRE (Setup_fdre_C_CE)      -0.197    50.149    core/data_ram/data_reg[74][1]
  -------------------------------------------------------------------
                         required time                         50.149    
                         arrival time                         -11.160    
  -------------------------------------------------------------------
                         slack                                 38.989    

Slack (MET) :             39.330ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[25][2]/CE
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.350ns  (logic 0.352ns (3.401%)  route 9.998ns (96.599%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.741ns = ( 50.741 - 50.000 ) 
    Source Clock Delay      (SCD):    0.471ns
    Clock Pessimism Removal (CPR):    -0.299ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.811     0.471    core/reg_EXE_MEM/debug_clk
    SLICE_X27Y48         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDRE (Prop_fdre_C_Q)         0.223     0.694 f  core/reg_EXE_MEM/ALUO_MEM_reg[31]/Q
                         net (fo=7, routed)           1.081     1.775    core/data_ram/Q[31]
    SLICE_X8Y47          LUT6 (Prop_lut6_I3_O)        0.043     1.818 f  core/data_ram/MDR_WB[7]_i_3/O
                         net (fo=2, routed)           0.663     2.481    core/data_ram/ALUO_MEM_reg[30]
    SLICE_X26Y46         LUT5 (Prop_lut5_I4_O)        0.043     2.524 r  core/data_ram/data[126][7]_i_4/O
                         net (fo=36, routed)          0.943     3.468    core/data_ram/ALUO_MEM_reg[19]
    SLICE_X11Y40         LUT2 (Prop_lut2_I1_O)        0.043     3.511 r  core/data_ram/data[126][7]_i_1/O
                         net (fo=1024, routed)        7.310    10.821    core/data_ram/data[126][7]_i_1_n_0
    SLICE_X24Y36         FDRE                                         r  core/data_ram/data_reg[25][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.667    50.741    core/data_ram/debug_clk
    SLICE_X24Y36         FDRE                                         r  core/data_ram/data_reg[25][2]/C  (IS_INVERTED)
                         clock pessimism             -0.299    50.442    
                         clock uncertainty           -0.095    50.347    
    SLICE_X24Y36         FDRE (Setup_fdre_C_CE)      -0.197    50.150    core/data_ram/data_reg[25][2]
  -------------------------------------------------------------------
                         required time                         50.150    
                         arrival time                         -10.821    
  -------------------------------------------------------------------
                         slack                                 39.330    

Slack (MET) :             39.330ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[83][7]/CE
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.350ns  (logic 0.352ns (3.401%)  route 9.998ns (96.599%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.741ns = ( 50.741 - 50.000 ) 
    Source Clock Delay      (SCD):    0.471ns
    Clock Pessimism Removal (CPR):    -0.299ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.811     0.471    core/reg_EXE_MEM/debug_clk
    SLICE_X27Y48         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDRE (Prop_fdre_C_Q)         0.223     0.694 f  core/reg_EXE_MEM/ALUO_MEM_reg[31]/Q
                         net (fo=7, routed)           1.081     1.775    core/data_ram/Q[31]
    SLICE_X8Y47          LUT6 (Prop_lut6_I3_O)        0.043     1.818 f  core/data_ram/MDR_WB[7]_i_3/O
                         net (fo=2, routed)           0.663     2.481    core/data_ram/ALUO_MEM_reg[30]
    SLICE_X26Y46         LUT5 (Prop_lut5_I4_O)        0.043     2.524 r  core/data_ram/data[126][7]_i_4/O
                         net (fo=36, routed)          0.943     3.468    core/data_ram/ALUO_MEM_reg[19]
    SLICE_X11Y40         LUT2 (Prop_lut2_I1_O)        0.043     3.511 r  core/data_ram/data[126][7]_i_1/O
                         net (fo=1024, routed)        7.310    10.821    core/data_ram/data[126][7]_i_1_n_0
    SLICE_X24Y36         FDRE                                         r  core/data_ram/data_reg[83][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.667    50.741    core/data_ram/debug_clk
    SLICE_X24Y36         FDRE                                         r  core/data_ram/data_reg[83][7]/C  (IS_INVERTED)
                         clock pessimism             -0.299    50.442    
                         clock uncertainty           -0.095    50.347    
    SLICE_X24Y36         FDRE (Setup_fdre_C_CE)      -0.197    50.150    core/data_ram/data_reg[83][7]
  -------------------------------------------------------------------
                         required time                         50.150    
                         arrival time                         -10.821    
  -------------------------------------------------------------------
                         slack                                 39.330    

Slack (MET) :             39.338ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[1][3]/CE
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.321ns  (logic 0.352ns (3.410%)  route 9.969ns (96.590%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.744ns = ( 50.744 - 50.000 ) 
    Source Clock Delay      (SCD):    0.471ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.811     0.471    core/reg_EXE_MEM/debug_clk
    SLICE_X27Y48         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDRE (Prop_fdre_C_Q)         0.223     0.694 f  core/reg_EXE_MEM/ALUO_MEM_reg[31]/Q
                         net (fo=7, routed)           1.081     1.775    core/data_ram/Q[31]
    SLICE_X8Y47          LUT6 (Prop_lut6_I3_O)        0.043     1.818 f  core/data_ram/MDR_WB[7]_i_3/O
                         net (fo=2, routed)           0.663     2.481    core/data_ram/ALUO_MEM_reg[30]
    SLICE_X26Y46         LUT5 (Prop_lut5_I4_O)        0.043     2.524 r  core/data_ram/data[126][7]_i_4/O
                         net (fo=36, routed)          0.943     3.468    core/data_ram/ALUO_MEM_reg[19]
    SLICE_X11Y40         LUT2 (Prop_lut2_I1_O)        0.043     3.511 r  core/data_ram/data[126][7]_i_1/O
                         net (fo=1024, routed)        7.282    10.792    core/data_ram/data[126][7]_i_1_n_0
    SLICE_X28Y44         FDRE                                         r  core/data_ram/data_reg[1][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.670    50.744    core/data_ram/debug_clk
    SLICE_X28Y44         FDRE                                         r  core/data_ram/data_reg[1][3]/C  (IS_INVERTED)
                         clock pessimism             -0.322    50.422    
                         clock uncertainty           -0.095    50.327    
    SLICE_X28Y44         FDRE (Setup_fdre_C_CE)      -0.197    50.130    core/data_ram/data_reg[1][3]
  -------------------------------------------------------------------
                         required time                         50.130    
                         arrival time                         -10.792    
  -------------------------------------------------------------------
                         slack                                 39.338    

Slack (MET) :             39.458ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[107][1]/CE
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.201ns  (logic 0.352ns (3.450%)  route 9.849ns (96.550%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.744ns = ( 50.744 - 50.000 ) 
    Source Clock Delay      (SCD):    0.471ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.811     0.471    core/reg_EXE_MEM/debug_clk
    SLICE_X27Y48         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDRE (Prop_fdre_C_Q)         0.223     0.694 f  core/reg_EXE_MEM/ALUO_MEM_reg[31]/Q
                         net (fo=7, routed)           1.081     1.775    core/data_ram/Q[31]
    SLICE_X8Y47          LUT6 (Prop_lut6_I3_O)        0.043     1.818 f  core/data_ram/MDR_WB[7]_i_3/O
                         net (fo=2, routed)           0.663     2.481    core/data_ram/ALUO_MEM_reg[30]
    SLICE_X26Y46         LUT5 (Prop_lut5_I4_O)        0.043     2.524 r  core/data_ram/data[126][7]_i_4/O
                         net (fo=36, routed)          0.943     3.468    core/data_ram/ALUO_MEM_reg[19]
    SLICE_X11Y40         LUT2 (Prop_lut2_I1_O)        0.043     3.511 r  core/data_ram/data[126][7]_i_1/O
                         net (fo=1024, routed)        7.162    10.673    core/data_ram/data[126][7]_i_1_n_0
    SLICE_X29Y44         FDRE                                         r  core/data_ram/data_reg[107][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.670    50.744    core/data_ram/debug_clk
    SLICE_X29Y44         FDRE                                         r  core/data_ram/data_reg[107][1]/C  (IS_INVERTED)
                         clock pessimism             -0.322    50.422    
                         clock uncertainty           -0.095    50.327    
    SLICE_X29Y44         FDRE (Setup_fdre_C_CE)      -0.197    50.130    core/data_ram/data_reg[107][1]
  -------------------------------------------------------------------
                         required time                         50.130    
                         arrival time                         -10.673    
  -------------------------------------------------------------------
                         slack                                 39.458    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (49.882%)  route 0.100ns (50.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.784ns
    Source Clock Delay      (SCD):    0.517ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        0.684     0.517    core/reg_EXE_MEM/debug_clk
    SLICE_X39Y53         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDCE (Prop_fdce_C_Q)         0.100     0.617 r  core/reg_EXE_MEM/PCurrent_MEM_reg[22]/Q
                         net (fo=2, routed)           0.100     0.717    core/reg_MEM_WB/PC_MEM[22]
    SLICE_X40Y52         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        0.924     0.784    core/reg_MEM_WB/debug_clk
    SLICE_X40Y52         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[22]/C
                         clock pessimism             -0.252     0.532    
    SLICE_X40Y52         FDCE (Hold_fdce_C_D)         0.041     0.573    core/reg_MEM_WB/PCurrent_WB_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.573    
                         arrival time                           0.717    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 core/REG_PC/Q_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.100ns (45.314%)  route 0.121ns (54.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.790ns
    Source Clock Delay      (SCD):    0.521ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        0.688     0.521    core/REG_PC/debug_clk
    SLICE_X32Y52         FDCE                                         r  core/REG_PC/Q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDCE (Prop_fdce_C_Q)         0.100     0.621 r  core/REG_PC/Q_reg[18]/Q
                         net (fo=4, routed)           0.121     0.741    core/reg_IF_ID/PCurrent_ID_reg[31]_2[18]
    SLICE_X28Y52         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        0.930     0.790    core/reg_IF_ID/debug_clk
    SLICE_X28Y52         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[18]/C
                         clock pessimism             -0.235     0.555    
    SLICE_X28Y52         FDCE (Hold_fdce_C_D)         0.041     0.596    core/reg_IF_ID/PCurrent_ID_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.596    
                         arrival time                           0.741    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/DatatoReg_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/DatatoReg_MEM_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.100ns (45.849%)  route 0.118ns (54.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.786ns
    Source Clock Delay      (SCD):    0.518ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        0.685     0.518    core/reg_ID_EX/debug_clk
    SLICE_X39Y50         FDRE                                         r  core/reg_ID_EX/DatatoReg_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.100     0.618 r  core/reg_ID_EX/DatatoReg_EX_reg/Q
                         net (fo=7, routed)           0.118     0.736    core/reg_EXE_MEM/DatatoReg_EX
    SLICE_X36Y50         FDRE                                         r  core/reg_EXE_MEM/DatatoReg_MEM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        0.926     0.786    core/reg_EXE_MEM/debug_clk
    SLICE_X36Y50         FDRE                                         r  core/reg_EXE_MEM/DatatoReg_MEM_reg/C
                         clock pessimism             -0.235     0.551    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.038     0.589    core/reg_EXE_MEM/DatatoReg_MEM_reg
  -------------------------------------------------------------------
                         required time                         -0.589    
                         arrival time                           0.736    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.471%)  route 0.102ns (50.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.784ns
    Source Clock Delay      (SCD):    0.518ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        0.685     0.518    core/reg_EXE_MEM/debug_clk
    SLICE_X40Y52         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDCE (Prop_fdce_C_Q)         0.100     0.618 r  core/reg_EXE_MEM/PCurrent_MEM_reg[23]/Q
                         net (fo=2, routed)           0.102     0.720    core/reg_MEM_WB/PC_MEM[23]
    SLICE_X41Y51         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        0.924     0.784    core/reg_MEM_WB/debug_clk
    SLICE_X41Y51         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[23]/C
                         clock pessimism             -0.252     0.532    
    SLICE_X41Y51         FDCE (Hold_fdce_C_D)         0.041     0.573    core/reg_MEM_WB/PCurrent_WB_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.573    
                         arrival time                           0.720    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/IR_EX_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/IR_MEM_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.549%)  route 0.106ns (51.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.783ns
    Source Clock Delay      (SCD):    0.517ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        0.684     0.517    core/reg_ID_EX/debug_clk
    SLICE_X39Y53         FDCE                                         r  core/reg_ID_EX/IR_EX_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDCE (Prop_fdce_C_Q)         0.100     0.617 r  core/reg_ID_EX/IR_EX_reg[21]/Q
                         net (fo=2, routed)           0.106     0.723    core/reg_EXE_MEM/inst_EXE[20]
    SLICE_X40Y54         FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        0.923     0.783    core/reg_EXE_MEM/debug_clk
    SLICE_X40Y54         FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[21]/C
                         clock pessimism             -0.252     0.531    
    SLICE_X40Y54         FDCE (Hold_fdce_C_D)         0.040     0.571    core/reg_EXE_MEM/IR_MEM_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.571    
                         arrival time                           0.723    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.118ns (51.598%)  route 0.111ns (48.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.786ns
    Source Clock Delay      (SCD):    0.518ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        0.685     0.518    core/reg_EXE_MEM/debug_clk
    SLICE_X38Y52         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDCE (Prop_fdce_C_Q)         0.118     0.636 r  core/reg_EXE_MEM/PCurrent_MEM_reg[21]/Q
                         net (fo=2, routed)           0.111     0.746    core/reg_MEM_WB/PC_MEM[21]
    SLICE_X37Y52         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        0.926     0.786    core/reg_MEM_WB/debug_clk
    SLICE_X37Y52         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[21]/C
                         clock pessimism             -0.235     0.551    
    SLICE_X37Y52         FDCE (Hold_fdce_C_D)         0.041     0.592    core/reg_MEM_WB/PCurrent_WB_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.592    
                         arrival time                           0.746    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.118ns (54.673%)  route 0.098ns (45.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.782ns
    Source Clock Delay      (SCD):    0.516ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        0.683     0.516    core/reg_EXE_MEM/debug_clk
    SLICE_X42Y51         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDCE (Prop_fdce_C_Q)         0.118     0.634 r  core/reg_EXE_MEM/PCurrent_MEM_reg[24]/Q
                         net (fo=2, routed)           0.098     0.732    core/reg_MEM_WB/PC_MEM[24]
    SLICE_X44Y51         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        0.922     0.782    core/reg_MEM_WB/debug_clk
    SLICE_X44Y51         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[24]/C
                         clock pessimism             -0.252     0.530    
    SLICE_X44Y51         FDCE (Hold_fdce_C_D)         0.038     0.568    core/reg_MEM_WB/PCurrent_WB_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.568    
                         arrival time                           0.732    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.618%)  route 0.106ns (51.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.786ns
    Source Clock Delay      (SCD):    0.519ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        0.686     0.519    core/reg_EXE_MEM/debug_clk
    SLICE_X32Y59         FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDCE (Prop_fdce_C_Q)         0.100     0.619 r  core/reg_EXE_MEM/IR_MEM_reg[14]/Q
                         net (fo=2, routed)           0.106     0.724    core/reg_MEM_WB/inst_MEM[13]
    SLICE_X32Y59         FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        0.926     0.786    core/reg_MEM_WB/debug_clk
    SLICE_X32Y59         FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[14]/C
                         clock pessimism             -0.267     0.519    
    SLICE_X32Y59         FDCE (Hold_fdce_C_D)         0.041     0.560    core/reg_MEM_WB/IR_WB_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.560    
                         arrival time                           0.724    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.166%)  route 0.108ns (51.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.611ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        0.778     0.611    core/reg_EXE_MEM/debug_clk
    SLICE_X4Y42          FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDCE (Prop_fdce_C_Q)         0.100     0.711 r  core/reg_EXE_MEM/IR_MEM_reg[6]/Q
                         net (fo=2, routed)           0.108     0.818    core/reg_MEM_WB/inst_MEM[5]
    SLICE_X4Y42          FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.038     0.898    core/reg_MEM_WB/debug_clk
    SLICE_X4Y42          FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[6]/C
                         clock pessimism             -0.287     0.611    
    SLICE_X4Y42          FDCE (Hold_fdce_C_D)         0.041     0.652    core/reg_MEM_WB/IR_WB_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           0.818    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 rst_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.100ns (45.869%)  route 0.118ns (54.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.423ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    -0.018ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.776    -0.417    clk_cpu
    SLICE_X0Y13          FDRE                                         r  rst_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.100    -0.317 r  rst_count_reg[11]/Q
                         net (fo=2, routed)           0.118    -0.199    rst_count[11]
    SLICE_X1Y13          FDRE                                         r  rst_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.035    -0.423    clk_cpu
    SLICE_X1Y13          FDRE                                         r  rst_count_reg[12]/C
                         clock pessimism              0.018    -0.406    
    SLICE_X1Y13          FDRE (Hold_fdre_C_D)         0.040    -0.366    rst_count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         100.000     98.591     BUFGCTRL_X0Y3    CLK_GEN/clkout4_buf/I
Min Period        n/a     BUFG/I              n/a            1.409         100.000     98.591     BUFGCTRL_X0Y0    data_reg[126][7]_i_3/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.071         100.000     98.929     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X15Y47     core/reg_ID_EX/A_EX_reg[9]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X24Y62     core/register/register_reg[28][4]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X24Y62     core/register/register_reg[28][5]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X9Y59      core/register/register_reg[28][7]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X16Y61     core/register/register_reg[10][23]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X19Y61     core/register/register_reg[10][25]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X20Y59     core/register/register_reg[29][4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X9Y59      core/register/register_reg[28][7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X9Y59      core/register/register_reg[28][7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X16Y61     core/register/register_reg[10][23]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X16Y61     core/register/register_reg[10][23]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X19Y61     core/register/register_reg[10][25]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X19Y61     core/register/register_reg[10][25]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X20Y59     core/register/register_reg[29][4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X20Y59     core/register/register_reg[29][4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X20Y59     core/register/register_reg[29][8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X20Y59     core/register/register_reg[29][8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X39Y38     core/data_ram/data_reg[3][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X24Y39     core/reg_EXE_MEM/ALUO_MEM_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X33Y45     core/reg_ID_EX/ALUSrc_A_EX_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X15Y49     core/reg_ID_EX/ALUSrc_A_EX_reg_rep/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X15Y47     core/reg_ID_EX/A_EX_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X11Y49     core/reg_ID_EX/A_EX_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X11Y49     core/reg_ID_EX/A_EX_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X12Y48     core/reg_ID_EX/A_EX_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X11Y48     core/reg_ID_EX/A_EX_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X11Y48     core/reg_ID_EX/A_EX_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout0

Setup :          277  Failing Endpoints,  Worst Slack       -2.388ns,  Total Violation     -193.373ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.388ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_wb_reg[24]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.896ns  (logic 0.352ns (5.104%)  route 6.544ns (94.896%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.963ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.631    -1.963    vga/U12/CLK_OUT3
    SLICE_X27Y65         FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y65         FDRE (Prop_fdre_C_Q)         0.223    -1.740 r  vga/U12/h_count_reg[4]/Q
                         net (fo=582, routed)         4.580     2.840    core/U1_3/debug_addr[1]
    SLICE_X21Y31         LUT6 (Prop_lut6_I2_O)        0.043     2.883 r  core/U1_3/data_buf_reg_0_3_24_29_i_48/O
                         net (fo=1, routed)           1.099     3.982    core/U1_3/data_buf_reg_0_3_24_29_i_48_n_0
    SLICE_X34Y54         LUT6 (Prop_lut6_I5_O)        0.043     4.025 r  core/U1_3/data_buf_reg_0_3_24_29_i_12/O
                         net (fo=2, routed)           0.433     4.457    core/PCurrent_MEM_reg[24]
    SLICE_X38Y54         LUT6 (Prop_lut6_I0_O)        0.043     4.500 r  core/code_wb[24]_i_1/O
                         net (fo=5, routed)           0.433     4.933    vga/Debug_data[24]
    SLICE_X34Y54         FDRE                                         r  vga/code_wb_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.499     3.593    vga/CLK_OUT1
    SLICE_X34Y54         FDRE                                         r  vga/code_wb_reg[24]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.762    
                         clock uncertainty           -0.201     2.560    
    SLICE_X34Y54         FDRE (Setup_fdre_C_D)       -0.015     2.545    vga/code_wb_reg[24]
  -------------------------------------------------------------------
                         required time                          2.545    
                         arrival time                          -4.933    
  -------------------------------------------------------------------
                         slack                                 -2.388    

Slack (VIOLATED) :        -2.363ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_if_reg[24]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.871ns  (logic 0.352ns (5.123%)  route 6.519ns (94.877%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.963ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.631    -1.963    vga/U12/CLK_OUT3
    SLICE_X27Y65         FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y65         FDRE (Prop_fdre_C_Q)         0.223    -1.740 r  vga/U12/h_count_reg[4]/Q
                         net (fo=582, routed)         4.580     2.840    core/U1_3/debug_addr[1]
    SLICE_X21Y31         LUT6 (Prop_lut6_I2_O)        0.043     2.883 r  core/U1_3/data_buf_reg_0_3_24_29_i_48/O
                         net (fo=1, routed)           1.099     3.982    core/U1_3/data_buf_reg_0_3_24_29_i_48_n_0
    SLICE_X34Y54         LUT6 (Prop_lut6_I5_O)        0.043     4.025 r  core/U1_3/data_buf_reg_0_3_24_29_i_12/O
                         net (fo=2, routed)           0.433     4.457    core/PCurrent_MEM_reg[24]
    SLICE_X38Y54         LUT6 (Prop_lut6_I0_O)        0.043     4.500 r  core/code_wb[24]_i_1/O
                         net (fo=5, routed)           0.408     4.908    vga/Debug_data[24]
    SLICE_X35Y54         FDRE                                         r  vga/code_if_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.499     3.593    vga/CLK_OUT1
    SLICE_X35Y54         FDRE                                         r  vga/code_if_reg[24]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.762    
                         clock uncertainty           -0.201     2.560    
    SLICE_X35Y54         FDRE (Setup_fdre_C_D)       -0.015     2.545    vga/code_if_reg[24]
  -------------------------------------------------------------------
                         required time                          2.545    
                         arrival time                          -4.908    
  -------------------------------------------------------------------
                         slack                                 -2.363    

Slack (VIOLATED) :        -2.290ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_mem_reg[24]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.786ns  (logic 0.352ns (5.187%)  route 6.434ns (94.813%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.963ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.631    -1.963    vga/U12/CLK_OUT3
    SLICE_X27Y65         FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y65         FDRE (Prop_fdre_C_Q)         0.223    -1.740 r  vga/U12/h_count_reg[4]/Q
                         net (fo=582, routed)         4.580     2.840    core/U1_3/debug_addr[1]
    SLICE_X21Y31         LUT6 (Prop_lut6_I2_O)        0.043     2.883 r  core/U1_3/data_buf_reg_0_3_24_29_i_48/O
                         net (fo=1, routed)           1.099     3.982    core/U1_3/data_buf_reg_0_3_24_29_i_48_n_0
    SLICE_X34Y54         LUT6 (Prop_lut6_I5_O)        0.043     4.025 r  core/U1_3/data_buf_reg_0_3_24_29_i_12/O
                         net (fo=2, routed)           0.433     4.457    core/PCurrent_MEM_reg[24]
    SLICE_X38Y54         LUT6 (Prop_lut6_I0_O)        0.043     4.500 r  core/code_wb[24]_i_1/O
                         net (fo=5, routed)           0.322     4.823    vga/Debug_data[24]
    SLICE_X34Y55         FDRE                                         r  vga/code_mem_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.499     3.593    vga/CLK_OUT1
    SLICE_X34Y55         FDRE                                         r  vga/code_mem_reg[24]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.762    
                         clock uncertainty           -0.201     2.560    
    SLICE_X34Y55         FDRE (Setup_fdre_C_D)       -0.027     2.533    vga/code_mem_reg[24]
  -------------------------------------------------------------------
                         required time                          2.533    
                         arrival time                          -4.823    
  -------------------------------------------------------------------
                         slack                                 -2.290    

Slack (VIOLATED) :        -2.282ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_id_reg[24]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.779ns  (logic 0.352ns (5.193%)  route 6.427ns (94.807%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.963ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.631    -1.963    vga/U12/CLK_OUT3
    SLICE_X27Y65         FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y65         FDRE (Prop_fdre_C_Q)         0.223    -1.740 r  vga/U12/h_count_reg[4]/Q
                         net (fo=582, routed)         4.580     2.840    core/U1_3/debug_addr[1]
    SLICE_X21Y31         LUT6 (Prop_lut6_I2_O)        0.043     2.883 r  core/U1_3/data_buf_reg_0_3_24_29_i_48/O
                         net (fo=1, routed)           1.099     3.982    core/U1_3/data_buf_reg_0_3_24_29_i_48_n_0
    SLICE_X34Y54         LUT6 (Prop_lut6_I5_O)        0.043     4.025 r  core/U1_3/data_buf_reg_0_3_24_29_i_12/O
                         net (fo=2, routed)           0.433     4.457    core/PCurrent_MEM_reg[24]
    SLICE_X38Y54         LUT6 (Prop_lut6_I0_O)        0.043     4.500 r  core/code_wb[24]_i_1/O
                         net (fo=5, routed)           0.315     4.816    vga/Debug_data[24]
    SLICE_X34Y53         FDRE                                         r  vga/code_id_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.499     3.593    vga/CLK_OUT1
    SLICE_X34Y53         FDRE                                         r  vga/code_id_reg[24]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.762    
                         clock uncertainty           -0.201     2.560    
    SLICE_X34Y53         FDRE (Setup_fdre_C_D)       -0.027     2.533    vga/code_id_reg[24]
  -------------------------------------------------------------------
                         required time                          2.533    
                         arrival time                          -4.816    
  -------------------------------------------------------------------
                         slack                                 -2.282    

Slack (VIOLATED) :        -2.177ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_exe_reg[24]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.669ns  (logic 0.352ns (5.278%)  route 6.317ns (94.722%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 3.588 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.963ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.631    -1.963    vga/U12/CLK_OUT3
    SLICE_X27Y65         FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y65         FDRE (Prop_fdre_C_Q)         0.223    -1.740 r  vga/U12/h_count_reg[4]/Q
                         net (fo=582, routed)         4.580     2.840    core/U1_3/debug_addr[1]
    SLICE_X21Y31         LUT6 (Prop_lut6_I2_O)        0.043     2.883 r  core/U1_3/data_buf_reg_0_3_24_29_i_48/O
                         net (fo=1, routed)           1.099     3.982    core/U1_3/data_buf_reg_0_3_24_29_i_48_n_0
    SLICE_X34Y54         LUT6 (Prop_lut6_I5_O)        0.043     4.025 r  core/U1_3/data_buf_reg_0_3_24_29_i_12/O
                         net (fo=2, routed)           0.433     4.457    core/PCurrent_MEM_reg[24]
    SLICE_X38Y54         LUT6 (Prop_lut6_I0_O)        0.043     4.500 r  core/code_wb[24]_i_1/O
                         net (fo=5, routed)           0.205     4.706    vga/Debug_data[24]
    SLICE_X41Y54         FDRE                                         r  vga/code_exe_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.494     3.588    vga/CLK_OUT1
    SLICE_X41Y54         FDRE                                         r  vga/code_exe_reg[24]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.757    
                         clock uncertainty           -0.201     2.555    
    SLICE_X41Y54         FDRE (Setup_fdre_C_D)       -0.027     2.528    vga/code_exe_reg[24]
  -------------------------------------------------------------------
                         required time                          2.528    
                         arrival time                          -4.706    
  -------------------------------------------------------------------
                         slack                                 -2.177    

Slack (VIOLATED) :        -1.842ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_mem_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.370ns  (logic 0.352ns (5.526%)  route 6.018ns (94.474%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 3.594 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.959ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.635    -1.959    vga/U12/CLK_OUT3
    SLICE_X34Y52         FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.223    -1.736 r  vga/U12/h_count_reg[3]/Q
                         net (fo=628, routed)         3.869     2.133    core/reg_ID_EX/debug_addr[0]
    SLICE_X10Y39         LUT6 (Prop_lut6_I3_O)        0.043     2.176 r  core/reg_ID_EX/data_buf_reg_0_3_6_11_i_55/O
                         net (fo=1, routed)           1.178     3.353    core/U1_3/code_mem_reg[9]_0
    SLICE_X21Y53         LUT6 (Prop_lut6_I3_O)        0.043     3.396 r  core/U1_3/data_buf_reg_0_3_6_11_i_14/O
                         net (fo=2, routed)           0.509     3.906    core/Datao_MEM_reg[9]
    SLICE_X11Y56         LUT6 (Prop_lut6_I1_O)        0.043     3.949 r  core/code_wb[9]_i_1/O
                         net (fo=5, routed)           0.462     4.411    vga/Debug_data[9]
    SLICE_X10Y66         FDRE                                         r  vga/code_mem_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.500     3.594    vga/CLK_OUT1
    SLICE_X10Y66         FDRE                                         r  vga/code_mem_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.763    
                         clock uncertainty           -0.201     2.561    
    SLICE_X10Y66         FDRE (Setup_fdre_C_D)        0.007     2.568    vga/code_mem_reg[9]
  -------------------------------------------------------------------
                         required time                          2.568    
                         arrival time                          -4.411    
  -------------------------------------------------------------------
                         slack                                 -1.842    

Slack (VIOLATED) :        -1.841ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_exe_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.361ns  (logic 0.352ns (5.534%)  route 6.009ns (94.466%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 3.598 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.959ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.635    -1.959    vga/U12/CLK_OUT3
    SLICE_X34Y52         FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.223    -1.736 r  vga/U12/h_count_reg[3]/Q
                         net (fo=628, routed)         3.869     2.133    core/reg_ID_EX/debug_addr[0]
    SLICE_X10Y39         LUT6 (Prop_lut6_I3_O)        0.043     2.176 r  core/reg_ID_EX/data_buf_reg_0_3_6_11_i_55/O
                         net (fo=1, routed)           1.178     3.353    core/U1_3/code_mem_reg[9]_0
    SLICE_X21Y53         LUT6 (Prop_lut6_I3_O)        0.043     3.396 r  core/U1_3/data_buf_reg_0_3_6_11_i_14/O
                         net (fo=2, routed)           0.509     3.906    core/Datao_MEM_reg[9]
    SLICE_X11Y56         LUT6 (Prop_lut6_I1_O)        0.043     3.949 r  core/code_wb[9]_i_1/O
                         net (fo=5, routed)           0.453     4.402    vga/Debug_data[9]
    SLICE_X11Y60         FDRE                                         r  vga/code_exe_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.504     3.598    vga/CLK_OUT1
    SLICE_X11Y60         FDRE                                         r  vga/code_exe_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.767    
                         clock uncertainty           -0.201     2.565    
    SLICE_X11Y60         FDRE (Setup_fdre_C_D)       -0.004     2.561    vga/code_exe_reg[9]
  -------------------------------------------------------------------
                         required time                          2.561    
                         arrival time                          -4.402    
  -------------------------------------------------------------------
                         slack                                 -1.841    

Slack (VIOLATED) :        -1.840ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_if_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.509ns  (logic 0.543ns (8.343%)  route 5.966ns (91.657%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.244ns = ( 3.756 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.963ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.631    -1.963    vga/U12/CLK_OUT3
    SLICE_X27Y65         FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y65         FDRE (Prop_fdre_C_Q)         0.223    -1.740 r  vga/U12/h_count_reg[4]/Q
                         net (fo=582, routed)         3.994     2.254    core/register/debug_addr[1]
    SLICE_X15Y62         LUT6 (Prop_lut6_I2_O)        0.043     2.297 r  core/register/data_buf_reg_0_3_0_5_i_171/O
                         net (fo=1, routed)           0.000     2.297    core/register/data_buf_reg_0_3_0_5_i_171_n_0
    SLICE_X15Y62         MUXF7 (Prop_muxf7_I1_O)      0.108     2.405 r  core/register/data_buf_reg_0_3_0_5_i_86/O
                         net (fo=2, routed)           0.000     2.405    core/register/data_buf_reg_0_3_0_5_i_86_n_0
    SLICE_X15Y62         MUXF8 (Prop_muxf8_I1_O)      0.043     2.448 r  core/register/code_wb_reg[5]_i_3/O
                         net (fo=1, routed)           1.387     3.834    core/register_n_117
    SLICE_X42Y49         LUT6 (Prop_lut6_I4_O)        0.126     3.960 r  core/code_wb[5]_i_1/O
                         net (fo=5, routed)           0.585     4.545    vga/Debug_data[5]
    SLICE_X43Y46         FDRE                                         r  vga/code_if_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.662     3.756    vga/CLK_OUT1
    SLICE_X43Y46         FDRE                                         r  vga/code_if_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.925    
                         clock uncertainty           -0.201     2.723    
    SLICE_X43Y46         FDRE (Setup_fdre_C_D)       -0.018     2.705    vga/code_if_reg[5]
  -------------------------------------------------------------------
                         required time                          2.705    
                         arrival time                          -4.545    
  -------------------------------------------------------------------
                         slack                                 -1.840    

Slack (VIOLATED) :        -1.769ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        11.312ns  (logic 1.567ns (13.852%)  route 9.745ns (86.148%))
  Logic Levels:           16  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.959ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.635    -1.959    vga/U12/CLK_OUT3
    SLICE_X34Y52         FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.223    -1.736 r  vga/U12/h_count_reg[3]/Q
                         net (fo=628, routed)         1.774     0.038    vga/U12/h_count_reg[4]_0[1]
    SLICE_X40Y64         LUT5 (Prop_lut5_I3_O)        0.043     0.081 r  vga/U12/R[3]_i_17/O
                         net (fo=73, routed)          1.219     1.299    vga/U12/R[3]_i_17_n_0
    SLICE_X26Y66         LUT4 (Prop_lut4_I2_O)        0.050     1.349 r  vga/U12/data_buf_reg_0_3_0_5_i_117/O
                         net (fo=9, routed)           0.530     1.879    vga/U12/char_index_col[2]
    SLICE_X26Y62         LUT2 (Prop_lut2_I1_O)        0.132     2.011 r  vga/U12/data_buf_reg_0_3_0_5_i_187/O
                         net (fo=1, routed)           0.000     2.011    vga/U12/data_buf_reg_0_3_0_5_i_187_n_0
    SLICE_X26Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     2.206 r  vga/U12/data_buf_reg_0_3_0_5_i_115/CO[3]
                         net (fo=1, routed)           0.000     2.206    vga/U12/data_buf_reg_0_3_0_5_i_115_n_0
    SLICE_X26Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.259 r  vga/U12/data_buf_reg_0_3_0_5_i_34/CO[3]
                         net (fo=1, routed)           0.000     2.259    vga/U12/data_buf_reg_0_3_0_5_i_34_n_0
    SLICE_X26Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     2.370 r  vga/U12/data_buf_reg_0_3_0_5_i_35/O[0]
                         net (fo=4, routed)           0.542     2.912    vga/U12/data_buf_reg_0_3_0_5_i_35_n_7
    SLICE_X26Y61         LUT6 (Prop_lut6_I0_O)        0.124     3.036 r  vga/U12/data_buf_reg_0_3_0_5_i_109/O
                         net (fo=1, routed)           0.159     3.195    vga/U12/data_buf_reg_0_3_0_5_i_109_n_0
    SLICE_X26Y61         LUT6 (Prop_lut6_I5_O)        0.043     3.238 r  vga/U12/data_buf_reg_0_3_0_5_i_31/O
                         net (fo=2, routed)           0.259     3.497    vga/U12/data_buf_reg_0_3_0_5_i_31_n_0
    SLICE_X26Y61         LUT6 (Prop_lut6_I0_O)        0.043     3.540 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=102, routed)         1.621     5.161    vga/data_buf_reg_0_3_0_5/ADDRB0
    SLICE_X8Y50          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.051     5.212 f  vga/data_buf_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.755     5.966    vga/U12/number0[2]
    SLICE_X7Y54          LUT6 (Prop_lut6_I5_O)        0.138     6.104 f  vga/U12/ascii_code[6]_i_75/O
                         net (fo=1, routed)           0.000     6.104    vga/U12/ascii_code[6]_i_75_n_0
    SLICE_X7Y54          MUXF7 (Prop_muxf7_I1_O)      0.108     6.212 f  vga/U12/ascii_code_reg[6]_i_41/O
                         net (fo=5, routed)           1.348     7.561    vga/U12/number__0[2]
    SLICE_X36Y61         LUT3 (Prop_lut3_I1_O)        0.124     7.685 r  vga/U12/ascii_code[6]_i_19/O
                         net (fo=6, routed)           0.458     8.143    vga/U12/num2str1
    SLICE_X36Y64         LUT5 (Prop_lut5_I3_O)        0.043     8.186 r  vga/U12/ascii_code[5]_i_6/O
                         net (fo=2, routed)           0.348     8.534    vga/U12/ascii_code[5]_i_6_n_0
    SLICE_X38Y65         LUT5 (Prop_lut5_I0_O)        0.043     8.577 r  vga/U12/ascii_code[4]_i_2/O
                         net (fo=1, routed)           0.733     9.310    vga/U12/ascii_code[4]_i_2_n_0
    SLICE_X48Y53         LUT6 (Prop_lut6_I1_O)        0.043     9.353 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000     9.353    vga/U12_n_45
    SLICE_X48Y53         FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.490     8.584    vga/CLK_OUT1
    SLICE_X48Y53         FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism             -0.832     7.753    
                         clock uncertainty           -0.201     7.551    
    SLICE_X48Y53         FDRE (Setup_fdre_C_D)        0.033     7.584    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          7.584    
                         arrival time                          -9.353    
  -------------------------------------------------------------------
                         slack                                 -1.769    

Slack (VIOLATED) :        -1.721ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_if_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.244ns  (logic 0.352ns (5.638%)  route 5.892ns (94.362%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 3.600 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.959ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.635    -1.959    vga/U12/CLK_OUT3
    SLICE_X34Y52         FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.223    -1.736 r  vga/U12/h_count_reg[3]/Q
                         net (fo=628, routed)         3.869     2.133    core/reg_ID_EX/debug_addr[0]
    SLICE_X10Y39         LUT6 (Prop_lut6_I3_O)        0.043     2.176 r  core/reg_ID_EX/data_buf_reg_0_3_6_11_i_55/O
                         net (fo=1, routed)           1.178     3.353    core/U1_3/code_mem_reg[9]_0
    SLICE_X21Y53         LUT6 (Prop_lut6_I3_O)        0.043     3.396 r  core/U1_3/data_buf_reg_0_3_6_11_i_14/O
                         net (fo=2, routed)           0.509     3.906    core/Datao_MEM_reg[9]
    SLICE_X11Y56         LUT6 (Prop_lut6_I1_O)        0.043     3.949 r  core/code_wb[9]_i_1/O
                         net (fo=5, routed)           0.336     4.284    vga/Debug_data[9]
    SLICE_X11Y57         FDRE                                         r  vga/code_if_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.506     3.600    vga/CLK_OUT1
    SLICE_X11Y57         FDRE                                         r  vga/code_if_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.769    
                         clock uncertainty           -0.201     2.567    
    SLICE_X11Y57         FDRE (Setup_fdre_C_D)       -0.004     2.563    vga/code_if_reg[9]
  -------------------------------------------------------------------
                         required time                          2.563    
                         arrival time                          -4.284    
  -------------------------------------------------------------------
                         slack                                 -1.721    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.091ns (10.012%)  route 0.818ns (89.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.505ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.684    -0.509    vga/U12/CLK_OUT3
    SLICE_X25Y67         FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y67         FDRE (Prop_fdre_C_Q)         0.091    -0.418 r  vga/U12/h_count_reg[0]/Q
                         net (fo=39, routed)          0.818     0.400    vga/FONT_8X16/ADDR[0]
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.954    -0.505    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.339    -0.166    
                         clock uncertainty            0.201     0.035    
    RAMB18_X1Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.145     0.180    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.400    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.128ns (16.265%)  route 0.659ns (83.735%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.540ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.681    -0.512    vga/U12/CLK_OUT3
    SLICE_X28Y68         FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.100    -0.412 r  vga/U12/h_count_reg[2]/Q
                         net (fo=35, routed)          0.421     0.009    vga/U12/h_count_reg_n_0_[2]
    SLICE_X40Y64         LUT6 (Prop_lut6_I3_O)        0.028     0.037 r  vga/U12/ascii_code[6]_i_1/O
                         net (fo=7, routed)           0.238     0.275    vga/ascii_code
    SLICE_X41Y64         FDRE                                         r  vga/ascii_code_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.918    -0.540    vga/CLK_OUT1
    SLICE_X41Y64         FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism              0.339    -0.202    
                         clock uncertainty            0.201    -0.000    
    SLICE_X41Y64         FDRE (Hold_fdre_C_CE)        0.010     0.010    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.275    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.128ns (14.467%)  route 0.757ns (85.533%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.522ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.681    -0.512    vga/U12/CLK_OUT3
    SLICE_X28Y68         FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.100    -0.412 f  vga/U12/h_count_reg[2]/Q
                         net (fo=35, routed)          0.164    -0.247    vga/U12/h_count_reg_n_0_[2]
    SLICE_X28Y68         LUT5 (Prop_lut5_I2_O)        0.028    -0.219 r  vga/U12/data_buf_reg_0_3_0_5_i_1/O
                         net (fo=48, routed)          0.592     0.373    vga/data_buf_reg_0_3_24_29/WE
    SLICE_X8Y53          RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.936    -0.522    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X8Y53          RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA/CLK
                         clock pessimism              0.339    -0.184    
                         clock uncertainty            0.201     0.018    
    SLICE_X8Y53          RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.041     0.059    vga/data_buf_reg_0_3_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.373    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.128ns (14.467%)  route 0.757ns (85.533%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.522ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.681    -0.512    vga/U12/CLK_OUT3
    SLICE_X28Y68         FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.100    -0.412 f  vga/U12/h_count_reg[2]/Q
                         net (fo=35, routed)          0.164    -0.247    vga/U12/h_count_reg_n_0_[2]
    SLICE_X28Y68         LUT5 (Prop_lut5_I2_O)        0.028    -0.219 r  vga/U12/data_buf_reg_0_3_0_5_i_1/O
                         net (fo=48, routed)          0.592     0.373    vga/data_buf_reg_0_3_24_29/WE
    SLICE_X8Y53          RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.936    -0.522    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X8Y53          RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA_D1/CLK
                         clock pessimism              0.339    -0.184    
                         clock uncertainty            0.201     0.018    
    SLICE_X8Y53          RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.041     0.059    vga/data_buf_reg_0_3_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.373    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.128ns (14.467%)  route 0.757ns (85.533%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.522ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.681    -0.512    vga/U12/CLK_OUT3
    SLICE_X28Y68         FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.100    -0.412 f  vga/U12/h_count_reg[2]/Q
                         net (fo=35, routed)          0.164    -0.247    vga/U12/h_count_reg_n_0_[2]
    SLICE_X28Y68         LUT5 (Prop_lut5_I2_O)        0.028    -0.219 r  vga/U12/data_buf_reg_0_3_0_5_i_1/O
                         net (fo=48, routed)          0.592     0.373    vga/data_buf_reg_0_3_24_29/WE
    SLICE_X8Y53          RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.936    -0.522    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X8Y53          RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/CLK
                         clock pessimism              0.339    -0.184    
                         clock uncertainty            0.201     0.018    
    SLICE_X8Y53          RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.041     0.059    vga/data_buf_reg_0_3_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.373    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.128ns (14.467%)  route 0.757ns (85.533%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.522ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.681    -0.512    vga/U12/CLK_OUT3
    SLICE_X28Y68         FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.100    -0.412 f  vga/U12/h_count_reg[2]/Q
                         net (fo=35, routed)          0.164    -0.247    vga/U12/h_count_reg_n_0_[2]
    SLICE_X28Y68         LUT5 (Prop_lut5_I2_O)        0.028    -0.219 r  vga/U12/data_buf_reg_0_3_0_5_i_1/O
                         net (fo=48, routed)          0.592     0.373    vga/data_buf_reg_0_3_24_29/WE
    SLICE_X8Y53          RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.936    -0.522    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X8Y53          RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB_D1/CLK
                         clock pessimism              0.339    -0.184    
                         clock uncertainty            0.201     0.018    
    SLICE_X8Y53          RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.041     0.059    vga/data_buf_reg_0_3_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.373    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.128ns (14.467%)  route 0.757ns (85.533%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.522ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.681    -0.512    vga/U12/CLK_OUT3
    SLICE_X28Y68         FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.100    -0.412 f  vga/U12/h_count_reg[2]/Q
                         net (fo=35, routed)          0.164    -0.247    vga/U12/h_count_reg_n_0_[2]
    SLICE_X28Y68         LUT5 (Prop_lut5_I2_O)        0.028    -0.219 r  vga/U12/data_buf_reg_0_3_0_5_i_1/O
                         net (fo=48, routed)          0.592     0.373    vga/data_buf_reg_0_3_24_29/WE
    SLICE_X8Y53          RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.936    -0.522    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X8Y53          RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC/CLK
                         clock pessimism              0.339    -0.184    
                         clock uncertainty            0.201     0.018    
    SLICE_X8Y53          RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.041     0.059    vga/data_buf_reg_0_3_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.373    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.128ns (14.467%)  route 0.757ns (85.533%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.522ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.681    -0.512    vga/U12/CLK_OUT3
    SLICE_X28Y68         FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.100    -0.412 f  vga/U12/h_count_reg[2]/Q
                         net (fo=35, routed)          0.164    -0.247    vga/U12/h_count_reg_n_0_[2]
    SLICE_X28Y68         LUT5 (Prop_lut5_I2_O)        0.028    -0.219 r  vga/U12/data_buf_reg_0_3_0_5_i_1/O
                         net (fo=48, routed)          0.592     0.373    vga/data_buf_reg_0_3_24_29/WE
    SLICE_X8Y53          RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.936    -0.522    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X8Y53          RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC_D1/CLK
                         clock pessimism              0.339    -0.184    
                         clock uncertainty            0.201     0.018    
    SLICE_X8Y53          RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.041     0.059    vga/data_buf_reg_0_3_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.373    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.128ns (14.467%)  route 0.757ns (85.533%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.522ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.681    -0.512    vga/U12/CLK_OUT3
    SLICE_X28Y68         FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.100    -0.412 f  vga/U12/h_count_reg[2]/Q
                         net (fo=35, routed)          0.164    -0.247    vga/U12/h_count_reg_n_0_[2]
    SLICE_X28Y68         LUT5 (Prop_lut5_I2_O)        0.028    -0.219 r  vga/U12/data_buf_reg_0_3_0_5_i_1/O
                         net (fo=48, routed)          0.592     0.373    vga/data_buf_reg_0_3_24_29/WE
    SLICE_X8Y53          RAMS32                                       r  vga/data_buf_reg_0_3_24_29/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.936    -0.522    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X8Y53          RAMS32                                       r  vga/data_buf_reg_0_3_24_29/RAMD/CLK
                         clock pessimism              0.339    -0.184    
                         clock uncertainty            0.201     0.018    
    SLICE_X8Y53          RAMS32 (Hold_rams32_CLK_WE)
                                                      0.041     0.059    vga/data_buf_reg_0_3_24_29/RAMD
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.373    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.128ns (14.467%)  route 0.757ns (85.533%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.522ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.681    -0.512    vga/U12/CLK_OUT3
    SLICE_X28Y68         FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.100    -0.412 f  vga/U12/h_count_reg[2]/Q
                         net (fo=35, routed)          0.164    -0.247    vga/U12/h_count_reg_n_0_[2]
    SLICE_X28Y68         LUT5 (Prop_lut5_I2_O)        0.028    -0.219 r  vga/U12/data_buf_reg_0_3_0_5_i_1/O
                         net (fo=48, routed)          0.592     0.373    vga/data_buf_reg_0_3_24_29/WE
    SLICE_X8Y53          RAMS32                                       r  vga/data_buf_reg_0_3_24_29/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.936    -0.522    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X8Y53          RAMS32                                       r  vga/data_buf_reg_0_3_24_29/RAMD_D1/CLK
                         clock pessimism              0.339    -0.184    
                         clock uncertainty            0.201     0.018    
    SLICE_X8Y53          RAMS32 (Hold_rams32_CLK_WE)
                                                      0.041     0.059    vga/data_buf_reg_0_3_24_29/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.373    
  -------------------------------------------------------------------
                         slack                                  0.314    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout0

Setup :          192  Failing Endpoints,  Worst Slack       -6.465ns,  Total Violation    -1028.624ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.465ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/B_EX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_if_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.681ns  (logic 1.214ns (13.984%)  route 7.467ns (86.016%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT5=3 LUT6=10)
  Clock Path Skew:        -2.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.244ns = ( 3.756 - 5.000 ) 
    Source Clock Delay      (SCD):    0.476ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.816     0.476    core/reg_ID_EX/debug_clk
    SLICE_X15Y48         FDRE                                         r  core/reg_ID_EX/B_EX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.223     0.699 r  core/reg_ID_EX/B_EX_reg[3]/Q
                         net (fo=5, routed)           0.369     1.068    core/mux_B_EXE/B_EX[3]
    SLICE_X17Y47         LUT3 (Prop_lut3_I1_O)        0.043     1.111 r  core/mux_B_EXE/ALUO_MEM[3]_i_2/O
                         net (fo=132, routed)         0.891     2.002    core/reg_ID_EX/ALUB_EXE[3]
    SLICE_X8Y42          LUT5 (Prop_lut5_I1_O)        0.043     2.045 r  core/reg_ID_EX/ALUO_MEM[25]_i_13/O
                         net (fo=2, routed)           0.427     2.472    core/reg_ID_EX/ALUO_MEM[25]_i_13_n_0
    SLICE_X9Y46          LUT6 (Prop_lut6_I0_O)        0.043     2.515 r  core/reg_ID_EX/ALUO_MEM[25]_i_10/O
                         net (fo=2, routed)           0.454     2.969    core/reg_ID_EX/ALUO_MEM[25]_i_10_n_0
    SLICE_X17Y47         LUT5 (Prop_lut5_I4_O)        0.043     3.012 r  core/reg_ID_EX/ALUO_MEM[23]_i_16/O
                         net (fo=2, routed)           0.382     3.394    core/reg_ID_EX/ALUO_MEM[23]_i_16_n_0
    SLICE_X16Y47         LUT6 (Prop_lut6_I1_O)        0.043     3.437 r  core/reg_ID_EX/ALUO_MEM[22]_i_7/O
                         net (fo=1, routed)           0.540     3.977    core/reg_ID_EX/alu/res6[22]
    SLICE_X18Y45         LUT6 (Prop_lut6_I1_O)        0.043     4.020 r  core/reg_ID_EX/ALUO_MEM[22]_i_4/O
                         net (fo=1, routed)           0.582     4.601    core/reg_ID_EX/ALUO_MEM[22]_i_4_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I5_O)        0.043     4.644 r  core/reg_ID_EX/ALUO_MEM[22]_i_1/O
                         net (fo=3, routed)           0.338     4.983    core/reg_EXE_MEM/ALUO_MEM_reg[31]_0[22]
    SLICE_X37Y47         LUT6 (Prop_lut6_I4_O)        0.043     5.026 r  core/reg_EXE_MEM/B_EX[22]_i_1/O
                         net (fo=4, routed)           0.768     5.794    core/reg_EXE_MEM/rs2_data_ID[21]
    SLICE_X32Y47         LUT6 (Prop_lut6_I4_O)        0.043     5.837 r  core/reg_EXE_MEM/Q[31]_i_36/O
                         net (fo=1, routed)           0.000     5.837    core/cmp_ID/Q_reg[31]_i_16_0[3]
    SLICE_X32Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.030 r  core/cmp_ID/Q_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.030    core/cmp_ID/Q_reg[31]_i_22_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     6.140 f  core/cmp_ID/Q_reg[31]_i_16/CO[2]
                         net (fo=2, routed)           0.417     6.557    core/reg_IF_ID/CO[0]
    SLICE_X33Y51         LUT5 (Prop_lut5_I4_O)        0.129     6.686 r  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=2, routed)           0.367     7.053    core/ctrl/Q_reg[0]_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I3_O)        0.043     7.096 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=62, routed)          0.645     7.741    core/U1_3/Branch_ctrl
    SLICE_X46Y51         LUT6 (Prop_lut6_I1_O)        0.043     7.784 r  core/U1_3/data_buf_reg_0_3_0_5_i_91/O
                         net (fo=1, routed)           0.322     8.106    core/U1_3/data_buf_reg_0_3_0_5_i_91_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I5_O)        0.043     8.149 r  core/U1_3/data_buf_reg_0_3_0_5_i_26/O
                         net (fo=2, routed)           0.380     8.529    core/Datao_MEM_reg[5]
    SLICE_X42Y49         LUT6 (Prop_lut6_I1_O)        0.043     8.572 r  core/code_wb[5]_i_1/O
                         net (fo=5, routed)           0.585     9.158    vga/Debug_data[5]
    SLICE_X43Y46         FDRE                                         r  vga/code_if_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.662     3.756    vga/CLK_OUT1
    SLICE_X43Y46         FDRE                                         r  vga/code_if_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.925    
                         clock uncertainty           -0.215     2.710    
    SLICE_X43Y46         FDRE (Setup_fdre_C_D)       -0.018     2.692    vga/code_if_reg[5]
  -------------------------------------------------------------------
                         required time                          2.692    
                         arrival time                          -9.158    
  -------------------------------------------------------------------
                         slack                                 -6.465    

Slack (VIOLATED) :        -6.436ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/B_EX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_wb_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.485ns  (logic 1.214ns (14.308%)  route 7.271ns (85.692%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT5=3 LUT6=10)
  Clock Path Skew:        -2.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 3.589 - 5.000 ) 
    Source Clock Delay      (SCD):    0.476ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.816     0.476    core/reg_ID_EX/debug_clk
    SLICE_X15Y48         FDRE                                         r  core/reg_ID_EX/B_EX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.223     0.699 r  core/reg_ID_EX/B_EX_reg[3]/Q
                         net (fo=5, routed)           0.369     1.068    core/mux_B_EXE/B_EX[3]
    SLICE_X17Y47         LUT3 (Prop_lut3_I1_O)        0.043     1.111 r  core/mux_B_EXE/ALUO_MEM[3]_i_2/O
                         net (fo=132, routed)         0.891     2.002    core/reg_ID_EX/ALUB_EXE[3]
    SLICE_X8Y42          LUT5 (Prop_lut5_I1_O)        0.043     2.045 r  core/reg_ID_EX/ALUO_MEM[25]_i_13/O
                         net (fo=2, routed)           0.427     2.472    core/reg_ID_EX/ALUO_MEM[25]_i_13_n_0
    SLICE_X9Y46          LUT6 (Prop_lut6_I0_O)        0.043     2.515 r  core/reg_ID_EX/ALUO_MEM[25]_i_10/O
                         net (fo=2, routed)           0.454     2.969    core/reg_ID_EX/ALUO_MEM[25]_i_10_n_0
    SLICE_X17Y47         LUT5 (Prop_lut5_I4_O)        0.043     3.012 r  core/reg_ID_EX/ALUO_MEM[23]_i_16/O
                         net (fo=2, routed)           0.382     3.394    core/reg_ID_EX/ALUO_MEM[23]_i_16_n_0
    SLICE_X16Y47         LUT6 (Prop_lut6_I1_O)        0.043     3.437 r  core/reg_ID_EX/ALUO_MEM[22]_i_7/O
                         net (fo=1, routed)           0.540     3.977    core/reg_ID_EX/alu/res6[22]
    SLICE_X18Y45         LUT6 (Prop_lut6_I1_O)        0.043     4.020 r  core/reg_ID_EX/ALUO_MEM[22]_i_4/O
                         net (fo=1, routed)           0.582     4.601    core/reg_ID_EX/ALUO_MEM[22]_i_4_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I5_O)        0.043     4.644 r  core/reg_ID_EX/ALUO_MEM[22]_i_1/O
                         net (fo=3, routed)           0.338     4.983    core/reg_EXE_MEM/ALUO_MEM_reg[31]_0[22]
    SLICE_X37Y47         LUT6 (Prop_lut6_I4_O)        0.043     5.026 r  core/reg_EXE_MEM/B_EX[22]_i_1/O
                         net (fo=4, routed)           0.768     5.794    core/reg_EXE_MEM/rs2_data_ID[21]
    SLICE_X32Y47         LUT6 (Prop_lut6_I4_O)        0.043     5.837 r  core/reg_EXE_MEM/Q[31]_i_36/O
                         net (fo=1, routed)           0.000     5.837    core/cmp_ID/Q_reg[31]_i_16_0[3]
    SLICE_X32Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.030 r  core/cmp_ID/Q_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.030    core/cmp_ID/Q_reg[31]_i_22_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     6.140 f  core/cmp_ID/Q_reg[31]_i_16/CO[2]
                         net (fo=2, routed)           0.417     6.557    core/reg_IF_ID/CO[0]
    SLICE_X33Y51         LUT5 (Prop_lut5_I4_O)        0.129     6.686 r  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=2, routed)           0.367     7.053    core/ctrl/Q_reg[0]_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I3_O)        0.043     7.096 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=62, routed)          0.604     7.700    core/U1_3/Branch_ctrl
    SLICE_X28Y56         LUT6 (Prop_lut6_I1_O)        0.043     7.743 r  core/U1_3/data_buf_reg_0_3_18_23_i_68/O
                         net (fo=1, routed)           0.335     8.078    core/U1_3/data_buf_reg_0_3_18_23_i_68_n_0
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.043     8.121 r  core/U1_3/data_buf_reg_0_3_18_23_i_17/O
                         net (fo=2, routed)           0.351     8.473    core/Datao_MEM_reg[20]
    SLICE_X29Y57         LUT6 (Prop_lut6_I1_O)        0.043     8.516 r  core/code_wb[20]_i_1/O
                         net (fo=5, routed)           0.445     8.961    vga/Debug_data[20]
    SLICE_X36Y56         FDRE                                         r  vga/code_wb_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.495     3.589    vga/CLK_OUT1
    SLICE_X36Y56         FDRE                                         r  vga/code_wb_reg[20]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.758    
                         clock uncertainty           -0.215     2.543    
    SLICE_X36Y56         FDRE (Setup_fdre_C_D)       -0.018     2.525    vga/code_wb_reg[20]
  -------------------------------------------------------------------
                         required time                          2.525    
                         arrival time                          -8.961    
  -------------------------------------------------------------------
                         slack                                 -6.436    

Slack (VIOLATED) :        -6.426ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/B_EX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_exe_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.470ns  (logic 1.214ns (14.332%)  route 7.256ns (85.668%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT5=3 LUT6=10)
  Clock Path Skew:        -2.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    0.476ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.816     0.476    core/reg_ID_EX/debug_clk
    SLICE_X15Y48         FDRE                                         r  core/reg_ID_EX/B_EX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.223     0.699 r  core/reg_ID_EX/B_EX_reg[3]/Q
                         net (fo=5, routed)           0.369     1.068    core/mux_B_EXE/B_EX[3]
    SLICE_X17Y47         LUT3 (Prop_lut3_I1_O)        0.043     1.111 r  core/mux_B_EXE/ALUO_MEM[3]_i_2/O
                         net (fo=132, routed)         0.891     2.002    core/reg_ID_EX/ALUB_EXE[3]
    SLICE_X8Y42          LUT5 (Prop_lut5_I1_O)        0.043     2.045 r  core/reg_ID_EX/ALUO_MEM[25]_i_13/O
                         net (fo=2, routed)           0.427     2.472    core/reg_ID_EX/ALUO_MEM[25]_i_13_n_0
    SLICE_X9Y46          LUT6 (Prop_lut6_I0_O)        0.043     2.515 r  core/reg_ID_EX/ALUO_MEM[25]_i_10/O
                         net (fo=2, routed)           0.454     2.969    core/reg_ID_EX/ALUO_MEM[25]_i_10_n_0
    SLICE_X17Y47         LUT5 (Prop_lut5_I4_O)        0.043     3.012 r  core/reg_ID_EX/ALUO_MEM[23]_i_16/O
                         net (fo=2, routed)           0.382     3.394    core/reg_ID_EX/ALUO_MEM[23]_i_16_n_0
    SLICE_X16Y47         LUT6 (Prop_lut6_I1_O)        0.043     3.437 r  core/reg_ID_EX/ALUO_MEM[22]_i_7/O
                         net (fo=1, routed)           0.540     3.977    core/reg_ID_EX/alu/res6[22]
    SLICE_X18Y45         LUT6 (Prop_lut6_I1_O)        0.043     4.020 r  core/reg_ID_EX/ALUO_MEM[22]_i_4/O
                         net (fo=1, routed)           0.582     4.601    core/reg_ID_EX/ALUO_MEM[22]_i_4_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I5_O)        0.043     4.644 r  core/reg_ID_EX/ALUO_MEM[22]_i_1/O
                         net (fo=3, routed)           0.338     4.983    core/reg_EXE_MEM/ALUO_MEM_reg[31]_0[22]
    SLICE_X37Y47         LUT6 (Prop_lut6_I4_O)        0.043     5.026 r  core/reg_EXE_MEM/B_EX[22]_i_1/O
                         net (fo=4, routed)           0.768     5.794    core/reg_EXE_MEM/rs2_data_ID[21]
    SLICE_X32Y47         LUT6 (Prop_lut6_I4_O)        0.043     5.837 r  core/reg_EXE_MEM/Q[31]_i_36/O
                         net (fo=1, routed)           0.000     5.837    core/cmp_ID/Q_reg[31]_i_16_0[3]
    SLICE_X32Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.030 r  core/cmp_ID/Q_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.030    core/cmp_ID/Q_reg[31]_i_22_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     6.140 f  core/cmp_ID/Q_reg[31]_i_16/CO[2]
                         net (fo=2, routed)           0.417     6.557    core/reg_IF_ID/CO[0]
    SLICE_X33Y51         LUT5 (Prop_lut5_I4_O)        0.129     6.686 r  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=2, routed)           0.367     7.053    core/ctrl/Q_reg[0]_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I3_O)        0.043     7.096 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=62, routed)          0.604     7.700    core/U1_3/Branch_ctrl
    SLICE_X28Y56         LUT6 (Prop_lut6_I1_O)        0.043     7.743 r  core/U1_3/data_buf_reg_0_3_18_23_i_68/O
                         net (fo=1, routed)           0.335     8.078    core/U1_3/data_buf_reg_0_3_18_23_i_68_n_0
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.043     8.121 r  core/U1_3/data_buf_reg_0_3_18_23_i_17/O
                         net (fo=2, routed)           0.351     8.473    core/Datao_MEM_reg[20]
    SLICE_X29Y57         LUT6 (Prop_lut6_I1_O)        0.043     8.516 r  core/code_wb[20]_i_1/O
                         net (fo=5, routed)           0.431     8.947    vga/Debug_data[20]
    SLICE_X28Y57         FDRE                                         r  vga/code_exe_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.499     3.593    vga/CLK_OUT1
    SLICE_X28Y57         FDRE                                         r  vga/code_exe_reg[20]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.762    
                         clock uncertainty           -0.215     2.547    
    SLICE_X28Y57         FDRE (Setup_fdre_C_D)       -0.027     2.520    vga/code_exe_reg[20]
  -------------------------------------------------------------------
                         required time                          2.520    
                         arrival time                          -8.947    
  -------------------------------------------------------------------
                         slack                                 -6.426    

Slack (VIOLATED) :        -6.405ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/B_EX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_if_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.449ns  (logic 1.214ns (14.368%)  route 7.235ns (85.632%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT5=3 LUT6=10)
  Clock Path Skew:        -2.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 3.593 - 5.000 ) 
    Source Clock Delay      (SCD):    0.476ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.816     0.476    core/reg_ID_EX/debug_clk
    SLICE_X15Y48         FDRE                                         r  core/reg_ID_EX/B_EX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.223     0.699 r  core/reg_ID_EX/B_EX_reg[3]/Q
                         net (fo=5, routed)           0.369     1.068    core/mux_B_EXE/B_EX[3]
    SLICE_X17Y47         LUT3 (Prop_lut3_I1_O)        0.043     1.111 r  core/mux_B_EXE/ALUO_MEM[3]_i_2/O
                         net (fo=132, routed)         0.891     2.002    core/reg_ID_EX/ALUB_EXE[3]
    SLICE_X8Y42          LUT5 (Prop_lut5_I1_O)        0.043     2.045 r  core/reg_ID_EX/ALUO_MEM[25]_i_13/O
                         net (fo=2, routed)           0.427     2.472    core/reg_ID_EX/ALUO_MEM[25]_i_13_n_0
    SLICE_X9Y46          LUT6 (Prop_lut6_I0_O)        0.043     2.515 r  core/reg_ID_EX/ALUO_MEM[25]_i_10/O
                         net (fo=2, routed)           0.454     2.969    core/reg_ID_EX/ALUO_MEM[25]_i_10_n_0
    SLICE_X17Y47         LUT5 (Prop_lut5_I4_O)        0.043     3.012 r  core/reg_ID_EX/ALUO_MEM[23]_i_16/O
                         net (fo=2, routed)           0.382     3.394    core/reg_ID_EX/ALUO_MEM[23]_i_16_n_0
    SLICE_X16Y47         LUT6 (Prop_lut6_I1_O)        0.043     3.437 r  core/reg_ID_EX/ALUO_MEM[22]_i_7/O
                         net (fo=1, routed)           0.540     3.977    core/reg_ID_EX/alu/res6[22]
    SLICE_X18Y45         LUT6 (Prop_lut6_I1_O)        0.043     4.020 r  core/reg_ID_EX/ALUO_MEM[22]_i_4/O
                         net (fo=1, routed)           0.582     4.601    core/reg_ID_EX/ALUO_MEM[22]_i_4_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I5_O)        0.043     4.644 r  core/reg_ID_EX/ALUO_MEM[22]_i_1/O
                         net (fo=3, routed)           0.338     4.983    core/reg_EXE_MEM/ALUO_MEM_reg[31]_0[22]
    SLICE_X37Y47         LUT6 (Prop_lut6_I4_O)        0.043     5.026 r  core/reg_EXE_MEM/B_EX[22]_i_1/O
                         net (fo=4, routed)           0.768     5.794    core/reg_EXE_MEM/rs2_data_ID[21]
    SLICE_X32Y47         LUT6 (Prop_lut6_I4_O)        0.043     5.837 r  core/reg_EXE_MEM/Q[31]_i_36/O
                         net (fo=1, routed)           0.000     5.837    core/cmp_ID/Q_reg[31]_i_16_0[3]
    SLICE_X32Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.030 r  core/cmp_ID/Q_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.030    core/cmp_ID/Q_reg[31]_i_22_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     6.140 f  core/cmp_ID/Q_reg[31]_i_16/CO[2]
                         net (fo=2, routed)           0.417     6.557    core/reg_IF_ID/CO[0]
    SLICE_X33Y51         LUT5 (Prop_lut5_I4_O)        0.129     6.686 r  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=2, routed)           0.367     7.053    core/ctrl/Q_reg[0]_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I3_O)        0.043     7.096 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=62, routed)          0.604     7.700    core/U1_3/Branch_ctrl
    SLICE_X28Y56         LUT6 (Prop_lut6_I1_O)        0.043     7.743 r  core/U1_3/data_buf_reg_0_3_18_23_i_68/O
                         net (fo=1, routed)           0.335     8.078    core/U1_3/data_buf_reg_0_3_18_23_i_68_n_0
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.043     8.121 r  core/U1_3/data_buf_reg_0_3_18_23_i_17/O
                         net (fo=2, routed)           0.351     8.473    core/Datao_MEM_reg[20]
    SLICE_X29Y57         LUT6 (Prop_lut6_I1_O)        0.043     8.516 r  core/code_wb[20]_i_1/O
                         net (fo=5, routed)           0.410     8.925    vga/Debug_data[20]
    SLICE_X28Y56         FDRE                                         r  vga/code_if_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.499     3.593    vga/CLK_OUT1
    SLICE_X28Y56         FDRE                                         r  vga/code_if_reg[20]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.762    
                         clock uncertainty           -0.215     2.547    
    SLICE_X28Y56         FDRE (Setup_fdre_C_D)       -0.027     2.520    vga/code_if_reg[20]
  -------------------------------------------------------------------
                         required time                          2.520    
                         arrival time                          -8.925    
  -------------------------------------------------------------------
                         slack                                 -6.405    

Slack (VIOLATED) :        -6.389ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/B_EX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_exe_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.620ns  (logic 1.214ns (14.084%)  route 7.406ns (85.916%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT5=3 LUT6=10)
  Clock Path Skew:        -2.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.232ns = ( 3.768 - 5.000 ) 
    Source Clock Delay      (SCD):    0.476ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.816     0.476    core/reg_ID_EX/debug_clk
    SLICE_X15Y48         FDRE                                         r  core/reg_ID_EX/B_EX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.223     0.699 r  core/reg_ID_EX/B_EX_reg[3]/Q
                         net (fo=5, routed)           0.369     1.068    core/mux_B_EXE/B_EX[3]
    SLICE_X17Y47         LUT3 (Prop_lut3_I1_O)        0.043     1.111 r  core/mux_B_EXE/ALUO_MEM[3]_i_2/O
                         net (fo=132, routed)         0.891     2.002    core/reg_ID_EX/ALUB_EXE[3]
    SLICE_X8Y42          LUT5 (Prop_lut5_I1_O)        0.043     2.045 r  core/reg_ID_EX/ALUO_MEM[25]_i_13/O
                         net (fo=2, routed)           0.427     2.472    core/reg_ID_EX/ALUO_MEM[25]_i_13_n_0
    SLICE_X9Y46          LUT6 (Prop_lut6_I0_O)        0.043     2.515 r  core/reg_ID_EX/ALUO_MEM[25]_i_10/O
                         net (fo=2, routed)           0.454     2.969    core/reg_ID_EX/ALUO_MEM[25]_i_10_n_0
    SLICE_X17Y47         LUT5 (Prop_lut5_I4_O)        0.043     3.012 r  core/reg_ID_EX/ALUO_MEM[23]_i_16/O
                         net (fo=2, routed)           0.382     3.394    core/reg_ID_EX/ALUO_MEM[23]_i_16_n_0
    SLICE_X16Y47         LUT6 (Prop_lut6_I1_O)        0.043     3.437 r  core/reg_ID_EX/ALUO_MEM[22]_i_7/O
                         net (fo=1, routed)           0.540     3.977    core/reg_ID_EX/alu/res6[22]
    SLICE_X18Y45         LUT6 (Prop_lut6_I1_O)        0.043     4.020 r  core/reg_ID_EX/ALUO_MEM[22]_i_4/O
                         net (fo=1, routed)           0.582     4.601    core/reg_ID_EX/ALUO_MEM[22]_i_4_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I5_O)        0.043     4.644 r  core/reg_ID_EX/ALUO_MEM[22]_i_1/O
                         net (fo=3, routed)           0.338     4.983    core/reg_EXE_MEM/ALUO_MEM_reg[31]_0[22]
    SLICE_X37Y47         LUT6 (Prop_lut6_I4_O)        0.043     5.026 r  core/reg_EXE_MEM/B_EX[22]_i_1/O
                         net (fo=4, routed)           0.768     5.794    core/reg_EXE_MEM/rs2_data_ID[21]
    SLICE_X32Y47         LUT6 (Prop_lut6_I4_O)        0.043     5.837 r  core/reg_EXE_MEM/Q[31]_i_36/O
                         net (fo=1, routed)           0.000     5.837    core/cmp_ID/Q_reg[31]_i_16_0[3]
    SLICE_X32Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.030 r  core/cmp_ID/Q_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.030    core/cmp_ID/Q_reg[31]_i_22_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     6.140 f  core/cmp_ID/Q_reg[31]_i_16/CO[2]
                         net (fo=2, routed)           0.417     6.557    core/reg_IF_ID/CO[0]
    SLICE_X33Y51         LUT5 (Prop_lut5_I4_O)        0.129     6.686 r  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=2, routed)           0.367     7.053    core/ctrl/Q_reg[0]_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I3_O)        0.043     7.096 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=62, routed)          0.778     7.874    core/U1_3/Branch_ctrl
    SLICE_X17Y43         LUT6 (Prop_lut6_I1_O)        0.043     7.917 r  core/U1_3/data_buf_reg_0_3_0_5_i_79/O
                         net (fo=1, routed)           0.229     8.146    core/U1_3/data_buf_reg_0_3_0_5_i_79_n_0
    SLICE_X17Y42         LUT6 (Prop_lut6_I5_O)        0.043     8.189 r  core/U1_3/data_buf_reg_0_3_0_5_i_23/O
                         net (fo=2, routed)           0.422     8.611    core/Datao_MEM_reg[2]
    SLICE_X19Y47         LUT6 (Prop_lut6_I1_O)        0.043     8.654 r  core/code_wb[2]_i_1/O
                         net (fo=5, routed)           0.442     9.096    vga/Debug_data[2]
    SLICE_X19Y40         FDRE                                         r  vga/code_exe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.674     3.768    vga/CLK_OUT1
    SLICE_X19Y40         FDRE                                         r  vga/code_exe_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.937    
                         clock uncertainty           -0.215     2.722    
    SLICE_X19Y40         FDRE (Setup_fdre_C_D)       -0.015     2.707    vga/code_exe_reg[2]
  -------------------------------------------------------------------
                         required time                          2.707    
                         arrival time                          -9.096    
  -------------------------------------------------------------------
                         slack                                 -6.389    

Slack (VIOLATED) :        -6.379ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/B_EX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_wb_reg[23]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.445ns  (logic 1.214ns (14.376%)  route 7.231ns (85.624%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT5=3 LUT6=10)
  Clock Path Skew:        -2.713ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 3.594 - 5.000 ) 
    Source Clock Delay      (SCD):    0.476ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.816     0.476    core/reg_ID_EX/debug_clk
    SLICE_X15Y48         FDRE                                         r  core/reg_ID_EX/B_EX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.223     0.699 r  core/reg_ID_EX/B_EX_reg[3]/Q
                         net (fo=5, routed)           0.369     1.068    core/mux_B_EXE/B_EX[3]
    SLICE_X17Y47         LUT3 (Prop_lut3_I1_O)        0.043     1.111 r  core/mux_B_EXE/ALUO_MEM[3]_i_2/O
                         net (fo=132, routed)         0.891     2.002    core/reg_ID_EX/ALUB_EXE[3]
    SLICE_X8Y42          LUT5 (Prop_lut5_I1_O)        0.043     2.045 r  core/reg_ID_EX/ALUO_MEM[25]_i_13/O
                         net (fo=2, routed)           0.427     2.472    core/reg_ID_EX/ALUO_MEM[25]_i_13_n_0
    SLICE_X9Y46          LUT6 (Prop_lut6_I0_O)        0.043     2.515 r  core/reg_ID_EX/ALUO_MEM[25]_i_10/O
                         net (fo=2, routed)           0.454     2.969    core/reg_ID_EX/ALUO_MEM[25]_i_10_n_0
    SLICE_X17Y47         LUT5 (Prop_lut5_I4_O)        0.043     3.012 r  core/reg_ID_EX/ALUO_MEM[23]_i_16/O
                         net (fo=2, routed)           0.382     3.394    core/reg_ID_EX/ALUO_MEM[23]_i_16_n_0
    SLICE_X16Y47         LUT6 (Prop_lut6_I1_O)        0.043     3.437 r  core/reg_ID_EX/ALUO_MEM[22]_i_7/O
                         net (fo=1, routed)           0.540     3.977    core/reg_ID_EX/alu/res6[22]
    SLICE_X18Y45         LUT6 (Prop_lut6_I1_O)        0.043     4.020 r  core/reg_ID_EX/ALUO_MEM[22]_i_4/O
                         net (fo=1, routed)           0.582     4.601    core/reg_ID_EX/ALUO_MEM[22]_i_4_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I5_O)        0.043     4.644 r  core/reg_ID_EX/ALUO_MEM[22]_i_1/O
                         net (fo=3, routed)           0.338     4.983    core/reg_EXE_MEM/ALUO_MEM_reg[31]_0[22]
    SLICE_X37Y47         LUT6 (Prop_lut6_I4_O)        0.043     5.026 r  core/reg_EXE_MEM/B_EX[22]_i_1/O
                         net (fo=4, routed)           0.768     5.794    core/reg_EXE_MEM/rs2_data_ID[21]
    SLICE_X32Y47         LUT6 (Prop_lut6_I4_O)        0.043     5.837 r  core/reg_EXE_MEM/Q[31]_i_36/O
                         net (fo=1, routed)           0.000     5.837    core/cmp_ID/Q_reg[31]_i_16_0[3]
    SLICE_X32Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.030 r  core/cmp_ID/Q_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.030    core/cmp_ID/Q_reg[31]_i_22_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     6.140 f  core/cmp_ID/Q_reg[31]_i_16/CO[2]
                         net (fo=2, routed)           0.417     6.557    core/reg_IF_ID/CO[0]
    SLICE_X33Y51         LUT5 (Prop_lut5_I4_O)        0.129     6.686 r  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=2, routed)           0.367     7.053    core/ctrl/Q_reg[0]_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I3_O)        0.043     7.096 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=62, routed)          0.619     7.715    core/U1_3/Branch_ctrl
    SLICE_X40Y52         LUT6 (Prop_lut6_I1_O)        0.043     7.758 r  core/U1_3/data_buf_reg_0_3_18_23_i_80/O
                         net (fo=1, routed)           0.230     7.988    core/U1_3/data_buf_reg_0_3_18_23_i_80_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I5_O)        0.043     8.031 r  core/U1_3/data_buf_reg_0_3_18_23_i_20/O
                         net (fo=2, routed)           0.429     8.460    core/Datao_MEM_reg[23]
    SLICE_X28Y56         LUT6 (Prop_lut6_I1_O)        0.043     8.503 r  core/code_wb[23]_i_1/O
                         net (fo=5, routed)           0.418     8.921    vga/Debug_data[23]
    SLICE_X25Y57         FDRE                                         r  vga/code_wb_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.500     3.594    vga/CLK_OUT1
    SLICE_X25Y57         FDRE                                         r  vga/code_wb_reg[23]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.763    
                         clock uncertainty           -0.215     2.548    
    SLICE_X25Y57         FDRE (Setup_fdre_C_D)       -0.006     2.542    vga/code_wb_reg[23]
  -------------------------------------------------------------------
                         required time                          2.542    
                         arrival time                          -8.921    
  -------------------------------------------------------------------
                         slack                                 -6.379    

Slack (VIOLATED) :        -6.368ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/B_EX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_wb_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.429ns  (logic 1.214ns (14.403%)  route 7.215ns (85.597%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT5=3 LUT6=10)
  Clock Path Skew:        -2.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 3.601 - 5.000 ) 
    Source Clock Delay      (SCD):    0.476ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.816     0.476    core/reg_ID_EX/debug_clk
    SLICE_X15Y48         FDRE                                         r  core/reg_ID_EX/B_EX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.223     0.699 r  core/reg_ID_EX/B_EX_reg[3]/Q
                         net (fo=5, routed)           0.369     1.068    core/mux_B_EXE/B_EX[3]
    SLICE_X17Y47         LUT3 (Prop_lut3_I1_O)        0.043     1.111 r  core/mux_B_EXE/ALUO_MEM[3]_i_2/O
                         net (fo=132, routed)         0.891     2.002    core/reg_ID_EX/ALUB_EXE[3]
    SLICE_X8Y42          LUT5 (Prop_lut5_I1_O)        0.043     2.045 r  core/reg_ID_EX/ALUO_MEM[25]_i_13/O
                         net (fo=2, routed)           0.427     2.472    core/reg_ID_EX/ALUO_MEM[25]_i_13_n_0
    SLICE_X9Y46          LUT6 (Prop_lut6_I0_O)        0.043     2.515 r  core/reg_ID_EX/ALUO_MEM[25]_i_10/O
                         net (fo=2, routed)           0.454     2.969    core/reg_ID_EX/ALUO_MEM[25]_i_10_n_0
    SLICE_X17Y47         LUT5 (Prop_lut5_I4_O)        0.043     3.012 r  core/reg_ID_EX/ALUO_MEM[23]_i_16/O
                         net (fo=2, routed)           0.382     3.394    core/reg_ID_EX/ALUO_MEM[23]_i_16_n_0
    SLICE_X16Y47         LUT6 (Prop_lut6_I1_O)        0.043     3.437 r  core/reg_ID_EX/ALUO_MEM[22]_i_7/O
                         net (fo=1, routed)           0.540     3.977    core/reg_ID_EX/alu/res6[22]
    SLICE_X18Y45         LUT6 (Prop_lut6_I1_O)        0.043     4.020 r  core/reg_ID_EX/ALUO_MEM[22]_i_4/O
                         net (fo=1, routed)           0.582     4.601    core/reg_ID_EX/ALUO_MEM[22]_i_4_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I5_O)        0.043     4.644 r  core/reg_ID_EX/ALUO_MEM[22]_i_1/O
                         net (fo=3, routed)           0.338     4.983    core/reg_EXE_MEM/ALUO_MEM_reg[31]_0[22]
    SLICE_X37Y47         LUT6 (Prop_lut6_I4_O)        0.043     5.026 r  core/reg_EXE_MEM/B_EX[22]_i_1/O
                         net (fo=4, routed)           0.768     5.794    core/reg_EXE_MEM/rs2_data_ID[21]
    SLICE_X32Y47         LUT6 (Prop_lut6_I4_O)        0.043     5.837 r  core/reg_EXE_MEM/Q[31]_i_36/O
                         net (fo=1, routed)           0.000     5.837    core/cmp_ID/Q_reg[31]_i_16_0[3]
    SLICE_X32Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.030 r  core/cmp_ID/Q_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.030    core/cmp_ID/Q_reg[31]_i_22_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     6.140 f  core/cmp_ID/Q_reg[31]_i_16/CO[2]
                         net (fo=2, routed)           0.417     6.557    core/reg_IF_ID/CO[0]
    SLICE_X33Y51         LUT5 (Prop_lut5_I4_O)        0.129     6.686 r  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=2, routed)           0.367     7.053    core/ctrl/Q_reg[0]_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I3_O)        0.043     7.096 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=62, routed)          0.686     7.783    core/U1_3/Branch_ctrl
    SLICE_X18Y52         LUT6 (Prop_lut6_I1_O)        0.043     7.826 r  core/U1_3/data_buf_reg_0_3_6_11_i_90/O
                         net (fo=1, routed)           0.438     8.264    core/U1_3/data_buf_reg_0_3_6_11_i_90_n_0
    SLICE_X11Y59         LUT6 (Prop_lut6_I5_O)        0.043     8.307 r  core/U1_3/data_buf_reg_0_3_6_11_i_23/O
                         net (fo=2, routed)           0.109     8.415    core/Datao_MEM_reg[10]
    SLICE_X11Y59         LUT6 (Prop_lut6_I1_O)        0.043     8.458 r  core/code_wb[10]_i_1/O
                         net (fo=5, routed)           0.446     8.905    vga/Debug_data[10]
    SLICE_X11Y55         FDRE                                         r  vga/code_wb_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.507     3.601    vga/CLK_OUT1
    SLICE_X11Y55         FDRE                                         r  vga/code_wb_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.770    
                         clock uncertainty           -0.215     2.555    
    SLICE_X11Y55         FDRE (Setup_fdre_C_D)       -0.018     2.537    vga/code_wb_reg[10]
  -------------------------------------------------------------------
                         required time                          2.537    
                         arrival time                          -8.905    
  -------------------------------------------------------------------
                         slack                                 -6.368    

Slack (VIOLATED) :        -6.366ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/B_EX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_mem_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.439ns  (logic 1.214ns (14.385%)  route 7.225ns (85.615%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT5=3 LUT6=10)
  Clock Path Skew:        -2.713ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 3.594 - 5.000 ) 
    Source Clock Delay      (SCD):    0.476ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.816     0.476    core/reg_ID_EX/debug_clk
    SLICE_X15Y48         FDRE                                         r  core/reg_ID_EX/B_EX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.223     0.699 r  core/reg_ID_EX/B_EX_reg[3]/Q
                         net (fo=5, routed)           0.369     1.068    core/mux_B_EXE/B_EX[3]
    SLICE_X17Y47         LUT3 (Prop_lut3_I1_O)        0.043     1.111 r  core/mux_B_EXE/ALUO_MEM[3]_i_2/O
                         net (fo=132, routed)         0.891     2.002    core/reg_ID_EX/ALUB_EXE[3]
    SLICE_X8Y42          LUT5 (Prop_lut5_I1_O)        0.043     2.045 r  core/reg_ID_EX/ALUO_MEM[25]_i_13/O
                         net (fo=2, routed)           0.427     2.472    core/reg_ID_EX/ALUO_MEM[25]_i_13_n_0
    SLICE_X9Y46          LUT6 (Prop_lut6_I0_O)        0.043     2.515 r  core/reg_ID_EX/ALUO_MEM[25]_i_10/O
                         net (fo=2, routed)           0.454     2.969    core/reg_ID_EX/ALUO_MEM[25]_i_10_n_0
    SLICE_X17Y47         LUT5 (Prop_lut5_I4_O)        0.043     3.012 r  core/reg_ID_EX/ALUO_MEM[23]_i_16/O
                         net (fo=2, routed)           0.382     3.394    core/reg_ID_EX/ALUO_MEM[23]_i_16_n_0
    SLICE_X16Y47         LUT6 (Prop_lut6_I1_O)        0.043     3.437 r  core/reg_ID_EX/ALUO_MEM[22]_i_7/O
                         net (fo=1, routed)           0.540     3.977    core/reg_ID_EX/alu/res6[22]
    SLICE_X18Y45         LUT6 (Prop_lut6_I1_O)        0.043     4.020 r  core/reg_ID_EX/ALUO_MEM[22]_i_4/O
                         net (fo=1, routed)           0.582     4.601    core/reg_ID_EX/ALUO_MEM[22]_i_4_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I5_O)        0.043     4.644 r  core/reg_ID_EX/ALUO_MEM[22]_i_1/O
                         net (fo=3, routed)           0.338     4.983    core/reg_EXE_MEM/ALUO_MEM_reg[31]_0[22]
    SLICE_X37Y47         LUT6 (Prop_lut6_I4_O)        0.043     5.026 r  core/reg_EXE_MEM/B_EX[22]_i_1/O
                         net (fo=4, routed)           0.768     5.794    core/reg_EXE_MEM/rs2_data_ID[21]
    SLICE_X32Y47         LUT6 (Prop_lut6_I4_O)        0.043     5.837 r  core/reg_EXE_MEM/Q[31]_i_36/O
                         net (fo=1, routed)           0.000     5.837    core/cmp_ID/Q_reg[31]_i_16_0[3]
    SLICE_X32Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.030 r  core/cmp_ID/Q_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.030    core/cmp_ID/Q_reg[31]_i_22_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     6.140 f  core/cmp_ID/Q_reg[31]_i_16/CO[2]
                         net (fo=2, routed)           0.417     6.557    core/reg_IF_ID/CO[0]
    SLICE_X33Y51         LUT5 (Prop_lut5_I4_O)        0.129     6.686 r  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=2, routed)           0.367     7.053    core/ctrl/Q_reg[0]_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I3_O)        0.043     7.096 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=62, routed)          0.686     7.783    core/U1_3/Branch_ctrl
    SLICE_X18Y52         LUT6 (Prop_lut6_I1_O)        0.043     7.826 r  core/U1_3/data_buf_reg_0_3_6_11_i_90/O
                         net (fo=1, routed)           0.438     8.264    core/U1_3/data_buf_reg_0_3_6_11_i_90_n_0
    SLICE_X11Y59         LUT6 (Prop_lut6_I5_O)        0.043     8.307 r  core/U1_3/data_buf_reg_0_3_6_11_i_23/O
                         net (fo=2, routed)           0.109     8.415    core/Datao_MEM_reg[10]
    SLICE_X11Y59         LUT6 (Prop_lut6_I1_O)        0.043     8.458 r  core/code_wb[10]_i_1/O
                         net (fo=5, routed)           0.457     8.915    vga/Debug_data[10]
    SLICE_X10Y66         FDRE                                         r  vga/code_mem_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.500     3.594    vga/CLK_OUT1
    SLICE_X10Y66         FDRE                                         r  vga/code_mem_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.763    
                         clock uncertainty           -0.215     2.548    
    SLICE_X10Y66         FDRE (Setup_fdre_C_D)        0.001     2.549    vga/code_mem_reg[10]
  -------------------------------------------------------------------
                         required time                          2.549    
                         arrival time                          -8.915    
  -------------------------------------------------------------------
                         slack                                 -6.366    

Slack (VIOLATED) :        -6.366ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/B_EX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_id_reg[28]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.409ns  (logic 1.214ns (14.437%)  route 7.195ns (85.563%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT5=3 LUT6=10)
  Clock Path Skew:        -2.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 3.592 - 5.000 ) 
    Source Clock Delay      (SCD):    0.476ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.816     0.476    core/reg_ID_EX/debug_clk
    SLICE_X15Y48         FDRE                                         r  core/reg_ID_EX/B_EX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.223     0.699 r  core/reg_ID_EX/B_EX_reg[3]/Q
                         net (fo=5, routed)           0.369     1.068    core/mux_B_EXE/B_EX[3]
    SLICE_X17Y47         LUT3 (Prop_lut3_I1_O)        0.043     1.111 r  core/mux_B_EXE/ALUO_MEM[3]_i_2/O
                         net (fo=132, routed)         0.891     2.002    core/reg_ID_EX/ALUB_EXE[3]
    SLICE_X8Y42          LUT5 (Prop_lut5_I1_O)        0.043     2.045 r  core/reg_ID_EX/ALUO_MEM[25]_i_13/O
                         net (fo=2, routed)           0.427     2.472    core/reg_ID_EX/ALUO_MEM[25]_i_13_n_0
    SLICE_X9Y46          LUT6 (Prop_lut6_I0_O)        0.043     2.515 r  core/reg_ID_EX/ALUO_MEM[25]_i_10/O
                         net (fo=2, routed)           0.454     2.969    core/reg_ID_EX/ALUO_MEM[25]_i_10_n_0
    SLICE_X17Y47         LUT5 (Prop_lut5_I4_O)        0.043     3.012 r  core/reg_ID_EX/ALUO_MEM[23]_i_16/O
                         net (fo=2, routed)           0.382     3.394    core/reg_ID_EX/ALUO_MEM[23]_i_16_n_0
    SLICE_X16Y47         LUT6 (Prop_lut6_I1_O)        0.043     3.437 r  core/reg_ID_EX/ALUO_MEM[22]_i_7/O
                         net (fo=1, routed)           0.540     3.977    core/reg_ID_EX/alu/res6[22]
    SLICE_X18Y45         LUT6 (Prop_lut6_I1_O)        0.043     4.020 r  core/reg_ID_EX/ALUO_MEM[22]_i_4/O
                         net (fo=1, routed)           0.582     4.601    core/reg_ID_EX/ALUO_MEM[22]_i_4_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I5_O)        0.043     4.644 r  core/reg_ID_EX/ALUO_MEM[22]_i_1/O
                         net (fo=3, routed)           0.338     4.983    core/reg_EXE_MEM/ALUO_MEM_reg[31]_0[22]
    SLICE_X37Y47         LUT6 (Prop_lut6_I4_O)        0.043     5.026 r  core/reg_EXE_MEM/B_EX[22]_i_1/O
                         net (fo=4, routed)           0.768     5.794    core/reg_EXE_MEM/rs2_data_ID[21]
    SLICE_X32Y47         LUT6 (Prop_lut6_I4_O)        0.043     5.837 r  core/reg_EXE_MEM/Q[31]_i_36/O
                         net (fo=1, routed)           0.000     5.837    core/cmp_ID/Q_reg[31]_i_16_0[3]
    SLICE_X32Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.030 r  core/cmp_ID/Q_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.030    core/cmp_ID/Q_reg[31]_i_22_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     6.140 f  core/cmp_ID/Q_reg[31]_i_16/CO[2]
                         net (fo=2, routed)           0.417     6.557    core/reg_IF_ID/CO[0]
    SLICE_X33Y51         LUT5 (Prop_lut5_I4_O)        0.129     6.686 r  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=2, routed)           0.367     7.053    core/ctrl/Q_reg[0]_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I3_O)        0.043     7.096 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=62, routed)          0.555     7.652    core/U1_3/Branch_ctrl
    SLICE_X35Y52         LUT6 (Prop_lut6_I1_O)        0.043     7.695 r  core/U1_3/data_buf_reg_0_3_24_29_i_92/O
                         net (fo=1, routed)           0.385     8.080    core/U1_3/data_buf_reg_0_3_24_29_i_92_n_0
    SLICE_X40Y54         LUT6 (Prop_lut6_I5_O)        0.043     8.123 r  core/U1_3/data_buf_reg_0_3_24_29_i_23/O
                         net (fo=2, routed)           0.410     8.533    core/Datao_MEM_reg[28]
    SLICE_X35Y58         LUT6 (Prop_lut6_I1_O)        0.043     8.576 r  core/code_wb[28]_i_1/O
                         net (fo=5, routed)           0.309     8.885    vga/Debug_data[28]
    SLICE_X31Y59         FDRE                                         r  vga/code_id_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.498     3.592    vga/CLK_OUT1
    SLICE_X31Y59         FDRE                                         r  vga/code_id_reg[28]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.761    
                         clock uncertainty           -0.215     2.546    
    SLICE_X31Y59         FDRE (Setup_fdre_C_D)       -0.027     2.519    vga/code_id_reg[28]
  -------------------------------------------------------------------
                         required time                          2.519    
                         arrival time                          -8.885    
  -------------------------------------------------------------------
                         slack                                 -6.366    

Slack (VIOLATED) :        -6.357ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/B_EX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_if_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.424ns  (logic 1.214ns (14.411%)  route 7.210ns (85.589%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT5=3 LUT6=10)
  Clock Path Skew:        -2.711ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    0.476ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.816     0.476    core/reg_ID_EX/debug_clk
    SLICE_X15Y48         FDRE                                         r  core/reg_ID_EX/B_EX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.223     0.699 r  core/reg_ID_EX/B_EX_reg[3]/Q
                         net (fo=5, routed)           0.369     1.068    core/mux_B_EXE/B_EX[3]
    SLICE_X17Y47         LUT3 (Prop_lut3_I1_O)        0.043     1.111 r  core/mux_B_EXE/ALUO_MEM[3]_i_2/O
                         net (fo=132, routed)         0.891     2.002    core/reg_ID_EX/ALUB_EXE[3]
    SLICE_X8Y42          LUT5 (Prop_lut5_I1_O)        0.043     2.045 r  core/reg_ID_EX/ALUO_MEM[25]_i_13/O
                         net (fo=2, routed)           0.427     2.472    core/reg_ID_EX/ALUO_MEM[25]_i_13_n_0
    SLICE_X9Y46          LUT6 (Prop_lut6_I0_O)        0.043     2.515 r  core/reg_ID_EX/ALUO_MEM[25]_i_10/O
                         net (fo=2, routed)           0.454     2.969    core/reg_ID_EX/ALUO_MEM[25]_i_10_n_0
    SLICE_X17Y47         LUT5 (Prop_lut5_I4_O)        0.043     3.012 r  core/reg_ID_EX/ALUO_MEM[23]_i_16/O
                         net (fo=2, routed)           0.382     3.394    core/reg_ID_EX/ALUO_MEM[23]_i_16_n_0
    SLICE_X16Y47         LUT6 (Prop_lut6_I1_O)        0.043     3.437 r  core/reg_ID_EX/ALUO_MEM[22]_i_7/O
                         net (fo=1, routed)           0.540     3.977    core/reg_ID_EX/alu/res6[22]
    SLICE_X18Y45         LUT6 (Prop_lut6_I1_O)        0.043     4.020 r  core/reg_ID_EX/ALUO_MEM[22]_i_4/O
                         net (fo=1, routed)           0.582     4.601    core/reg_ID_EX/ALUO_MEM[22]_i_4_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I5_O)        0.043     4.644 r  core/reg_ID_EX/ALUO_MEM[22]_i_1/O
                         net (fo=3, routed)           0.338     4.983    core/reg_EXE_MEM/ALUO_MEM_reg[31]_0[22]
    SLICE_X37Y47         LUT6 (Prop_lut6_I4_O)        0.043     5.026 r  core/reg_EXE_MEM/B_EX[22]_i_1/O
                         net (fo=4, routed)           0.768     5.794    core/reg_EXE_MEM/rs2_data_ID[21]
    SLICE_X32Y47         LUT6 (Prop_lut6_I4_O)        0.043     5.837 r  core/reg_EXE_MEM/Q[31]_i_36/O
                         net (fo=1, routed)           0.000     5.837    core/cmp_ID/Q_reg[31]_i_16_0[3]
    SLICE_X32Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.030 r  core/cmp_ID/Q_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     6.030    core/cmp_ID/Q_reg[31]_i_22_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     6.140 f  core/cmp_ID/Q_reg[31]_i_16/CO[2]
                         net (fo=2, routed)           0.417     6.557    core/reg_IF_ID/CO[0]
    SLICE_X33Y51         LUT5 (Prop_lut5_I4_O)        0.129     6.686 r  core/reg_IF_ID/Q[31]_i_14/O
                         net (fo=2, routed)           0.367     7.053    core/ctrl/Q_reg[0]_0
    SLICE_X28Y51         LUT6 (Prop_lut6_I3_O)        0.043     7.096 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=62, routed)          0.686     7.783    core/U1_3/Branch_ctrl
    SLICE_X18Y52         LUT6 (Prop_lut6_I1_O)        0.043     7.826 r  core/U1_3/data_buf_reg_0_3_6_11_i_90/O
                         net (fo=1, routed)           0.438     8.264    core/U1_3/data_buf_reg_0_3_6_11_i_90_n_0
    SLICE_X11Y59         LUT6 (Prop_lut6_I5_O)        0.043     8.307 r  core/U1_3/data_buf_reg_0_3_6_11_i_23/O
                         net (fo=2, routed)           0.109     8.415    core/Datao_MEM_reg[10]
    SLICE_X11Y59         LUT6 (Prop_lut6_I1_O)        0.043     8.458 r  core/code_wb[10]_i_1/O
                         net (fo=5, routed)           0.442     8.900    vga/Debug_data[10]
    SLICE_X10Y64         FDRE                                         r  vga/code_if_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.502     3.596    vga/CLK_OUT1
    SLICE_X10Y64         FDRE                                         r  vga/code_if_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.765    
                         clock uncertainty           -0.215     2.550    
    SLICE_X10Y64         FDRE (Setup_fdre_C_D)       -0.007     2.543    vga/code_if_reg[10]
  -------------------------------------------------------------------
                         required time                          2.543    
                         arrival time                          -8.900    
  -------------------------------------------------------------------
                         slack                                 -6.357    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.305ns  (arrival time - required time)
  Source:                 core/register/register_reg[5][19]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        0.946ns  (logic 0.300ns (31.710%)  route 0.646ns (68.291%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.491ns = ( 49.509 - 50.000 ) 
    Source Clock Delay      (SCD):    0.529ns = ( 50.529 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405    50.405 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503    50.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    47.654 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    48.781    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    48.807 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    49.536    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    49.564 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    49.807    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    49.833 f  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        0.696    50.529    core/register/debug_clk
    SLICE_X10Y56         FDCE                                         r  core/register/register_reg[5][19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y56         FDCE (Prop_fdce_C_Q)         0.123    50.652 r  core/register/register_reg[5][19]/Q
                         net (fo=3, routed)           0.185    50.837    core/register/register_reg[5]_132[19]
    SLICE_X8Y56          LUT6 (Prop_lut6_I3_O)        0.028    50.865 r  core/register/data_buf_reg_0_3_18_23_i_100/O
                         net (fo=1, routed)           0.000    50.865    core/register/data_buf_reg_0_3_18_23_i_100_n_0
    SLICE_X8Y56          MUXF7 (Prop_muxf7_I1_O)      0.054    50.919 r  core/register/data_buf_reg_0_3_18_23_i_26/O
                         net (fo=2, routed)           0.177    51.096    core/register/data_buf_reg_0_3_18_23_i_26_n_0
    SLICE_X8Y55          LUT6 (Prop_lut6_I1_O)        0.067    51.163 r  core/register/data_buf_reg_0_3_18_23_i_7/O
                         net (fo=1, routed)           0.053    51.217    vga/U12/Debug_regs[19]
    SLICE_X8Y55          LUT6 (Prop_lut6_I2_O)        0.028    51.245 r  vga/U12/data_buf_reg_0_3_18_23_i_1/O
                         net (fo=1, routed)           0.230    51.475    vga/data_buf_reg_0_3_18_23/DIA1
    SLICE_X6Y53          RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   50.000    50.000 r  
    AC18                                              0.000    50.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487    50.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553    51.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    47.316 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    48.512    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    48.542 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.967    49.509    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X6Y53          RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA_D1/CLK
                         clock pessimism              0.339    49.847    
                         clock uncertainty            0.215    50.062    
    SLICE_X6Y53          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108    50.170    vga/data_buf_reg_0_3_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                        -50.170    
                         arrival time                          51.475    
  -------------------------------------------------------------------
                         slack                                  1.305    

Slack (MET) :             1.315ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/Datao_MEM_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.184ns (18.806%)  route 0.794ns (81.194%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.680ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.490ns
    Source Clock Delay      (SCD):    0.529ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        0.696     0.529    core/reg_EXE_MEM/debug_clk
    SLICE_X11Y53         FDRE                                         r  core/reg_EXE_MEM/Datao_MEM_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y53         FDRE (Prop_fdre_C_Q)         0.100     0.629 r  core/reg_EXE_MEM/Datao_MEM_reg[10]/Q
                         net (fo=78, routed)          0.282     0.911    core/U1_3/data_buf_reg_0_3_30_31_i_4_1[6]
    SLICE_X14Y55         LUT4 (Prop_lut4_I0_O)        0.028     0.939 r  core/U1_3/data_buf_reg_0_3_6_11_i_87/O
                         net (fo=1, routed)           0.194     1.133    core/U1_3/data_buf_reg_0_3_6_11_i_87_n_0
    SLICE_X11Y59         LUT6 (Prop_lut6_I0_O)        0.028     1.161 r  core/U1_3/data_buf_reg_0_3_6_11_i_23/O
                         net (fo=2, routed)           0.057     1.218    vga/U12/data_buf_reg_0_3_6_11_7
    SLICE_X11Y59         LUT6 (Prop_lut6_I3_O)        0.028     1.246 r  vga/U12/data_buf_reg_0_3_6_11_i_6/O
                         net (fo=1, routed)           0.261     1.507    vga/data_buf_reg_0_3_6_11/DIC0
    SLICE_X6Y52          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.968    -0.490    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X6Y52          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/CLK
                         clock pessimism              0.339    -0.152    
                         clock uncertainty            0.215     0.063    
    SLICE_X6Y52          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     0.192    vga/data_buf_reg_0_3_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -0.192    
                         arrival time                           1.507    
  -------------------------------------------------------------------
                         slack                                  1.315    

Slack (MET) :             1.368ns  (arrival time - required time)
  Source:                 core/register/register_reg[25][6]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        1.002ns  (logic 0.274ns (27.332%)  route 0.728ns (72.668%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.490ns = ( 49.510 - 50.000 ) 
    Source Clock Delay      (SCD):    0.560ns = ( 50.560 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405    50.405 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503    50.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    47.654 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    48.781    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    48.807 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    49.536    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    49.564 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    49.807    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    49.833 f  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        0.727    50.560    core/register/debug_clk
    SLICE_X7Y54          FDCE                                         r  core/register/register_reg[25][6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54          FDCE (Prop_fdce_C_Q)         0.107    50.667 r  core/register/register_reg[25][6]/Q
                         net (fo=3, routed)           0.112    50.779    core/register/register_reg[25]_152[6]
    SLICE_X6Y55          LUT6 (Prop_lut6_I3_O)        0.028    50.807 r  core/register/data_buf_reg_0_3_6_11_i_108/O
                         net (fo=1, routed)           0.000    50.807    core/register/data_buf_reg_0_3_6_11_i_108_n_0
    SLICE_X6Y55          MUXF7 (Prop_muxf7_I0_O)      0.043    50.850 r  core/register/data_buf_reg_0_3_6_11_i_39/O
                         net (fo=2, routed)           0.215    51.065    core/register/data_buf_reg_0_3_6_11_i_39_n_0
    SLICE_X8Y54          LUT6 (Prop_lut6_I3_O)        0.068    51.133 r  core/register/data_buf_reg_0_3_6_11_i_10/O
                         net (fo=1, routed)           0.129    51.261    vga/U12/Debug_regs[6]
    SLICE_X9Y54          LUT6 (Prop_lut6_I2_O)        0.028    51.289 r  vga/U12/data_buf_reg_0_3_6_11_i_2/O
                         net (fo=1, routed)           0.273    51.562    vga/data_buf_reg_0_3_6_11/DIA0
    SLICE_X6Y52          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   50.000    50.000 r  
    AC18                                              0.000    50.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487    50.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553    51.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    47.316 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    48.512    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    48.542 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.968    49.510    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X6Y52          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA/CLK
                         clock pessimism              0.339    49.848    
                         clock uncertainty            0.215    50.063    
    SLICE_X6Y52          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131    50.194    vga/data_buf_reg_0_3_6_11/RAMA
  -------------------------------------------------------------------
                         required time                        -50.194    
                         arrival time                          51.562    
  -------------------------------------------------------------------
                         slack                                  1.368    

Slack (MET) :             1.436ns  (arrival time - required time)
  Source:                 core/register/register_reg[28][9]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        1.087ns  (logic 0.274ns (25.216%)  route 0.813ns (74.785%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.490ns = ( 49.510 - 50.000 ) 
    Source Clock Delay      (SCD):    0.528ns = ( 50.528 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405    50.405 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503    50.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    47.654 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    48.781    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    48.807 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    49.536    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    49.564 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    49.807    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    49.833 f  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        0.695    50.528    core/register/debug_clk
    SLICE_X15Y54         FDCE                                         r  core/register/register_reg[28][9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y54         FDCE (Prop_fdce_C_Q)         0.107    50.635 r  core/register/register_reg[28][9]/Q
                         net (fo=3, routed)           0.272    50.907    core/register/register_reg[28]_155[9]
    SLICE_X10Y56         LUT6 (Prop_lut6_I5_O)        0.028    50.935 r  core/register/data_buf_reg_0_3_6_11_i_118/O
                         net (fo=1, routed)           0.000    50.935    core/register/data_buf_reg_0_3_6_11_i_118_n_0
    SLICE_X10Y56         MUXF7 (Prop_muxf7_I1_O)      0.043    50.978 r  core/register/data_buf_reg_0_3_6_11_i_51/O
                         net (fo=2, routed)           0.170    51.148    core/register/data_buf_reg_0_3_6_11_i_51_n_0
    SLICE_X11Y55         LUT6 (Prop_lut6_I3_O)        0.068    51.216 r  core/register/data_buf_reg_0_3_6_11_i_13/O
                         net (fo=1, routed)           0.115    51.331    vga/U12/Debug_regs[9]
    SLICE_X11Y55         LUT6 (Prop_lut6_I2_O)        0.028    51.359 r  vga/U12/data_buf_reg_0_3_6_11_i_3/O
                         net (fo=1, routed)           0.255    51.614    vga/data_buf_reg_0_3_6_11/DIB1
    SLICE_X6Y52          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   50.000    50.000 r  
    AC18                                              0.000    50.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487    50.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553    51.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    47.316 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    48.512    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    48.542 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.968    49.510    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X6Y52          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/CLK
                         clock pessimism              0.339    49.848    
                         clock uncertainty            0.215    50.063    
    SLICE_X6Y52          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115    50.178    vga/data_buf_reg_0_3_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                        -50.178    
                         arrival time                          51.614    
  -------------------------------------------------------------------
                         slack                                  1.436    

Slack (MET) :             1.438ns  (arrival time - required time)
  Source:                 core/register/register_reg[27][13]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        1.082ns  (logic 0.281ns (25.971%)  route 0.801ns (74.029%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.490ns = ( 49.510 - 50.000 ) 
    Source Clock Delay      (SCD):    0.527ns = ( 50.527 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405    50.405 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503    50.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    47.654 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    48.781    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    48.807 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    49.536    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    49.564 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    49.807    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    49.833 f  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        0.694    50.527    core/register/debug_clk
    SLICE_X15Y59         FDCE                                         r  core/register/register_reg[27][13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y59         FDCE (Prop_fdce_C_Q)         0.107    50.634 r  core/register/register_reg[27][13]/Q
                         net (fo=3, routed)           0.119    50.753    core/register/register_reg[27]_154[13]
    SLICE_X15Y59         LUT6 (Prop_lut6_I0_O)        0.028    50.781 r  core/register/data_buf_reg_0_3_12_17_i_101/O
                         net (fo=1, routed)           0.000    50.781    core/register/data_buf_reg_0_3_12_17_i_101_n_0
    SLICE_X15Y59         MUXF7 (Prop_muxf7_I0_O)      0.050    50.831 r  core/register/data_buf_reg_0_3_12_17_i_27/O
                         net (fo=2, routed)           0.355    51.186    core/register/data_buf_reg_0_3_12_17_i_27_n_0
    SLICE_X7Y54          LUT6 (Prop_lut6_I3_O)        0.068    51.254 r  core/register/data_buf_reg_0_3_12_17_i_7/O
                         net (fo=1, routed)           0.115    51.369    vga/U12/Debug_regs[13]
    SLICE_X7Y54          LUT6 (Prop_lut6_I2_O)        0.028    51.397 r  vga/U12/data_buf_reg_0_3_12_17_i_1/O
                         net (fo=1, routed)           0.212    51.609    vga/data_buf_reg_0_3_12_17/DIA1
    SLICE_X6Y50          RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   50.000    50.000 r  
    AC18                                              0.000    50.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487    50.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553    51.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    47.316 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    48.512    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    48.542 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.968    49.510    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X6Y50          RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA_D1/CLK
                         clock pessimism              0.339    49.848    
                         clock uncertainty            0.215    50.063    
    SLICE_X6Y50          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108    50.171    vga/data_buf_reg_0_3_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                        -50.171    
                         arrival time                          51.609    
  -------------------------------------------------------------------
                         slack                                  1.438    

Slack (MET) :             1.464ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/IR_EX_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.202ns (19.711%)  route 0.823ns (80.289%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.521ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        0.746     0.579    core/reg_ID_EX/debug_clk
    SLICE_X20Y45         FDCE                                         r  core/reg_ID_EX/IR_EX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDCE (Prop_fdce_C_Q)         0.118     0.697 r  core/reg_ID_EX/IR_EX_reg[1]/Q
                         net (fo=3, routed)           0.170     0.867    core/U1_3/inst_EXE[0]
    SLICE_X20Y44         LUT5 (Prop_lut5_I2_O)        0.028     0.895 r  core/U1_3/data_buf_reg_0_3_0_5_i_47/O
                         net (fo=1, routed)           0.122     1.017    core/U1_3/data_buf_reg_0_3_0_5_i_47_n_0
    SLICE_X20Y45         LUT6 (Prop_lut6_I1_O)        0.028     1.045 r  core/U1_3/data_buf_reg_0_3_0_5_i_15/O
                         net (fo=2, routed)           0.217     1.262    vga/U12/data_buf_reg_0_3_0_5_2
    SLICE_X14Y42         LUT6 (Prop_lut6_I5_O)        0.028     1.290 r  vga/U12/data_buf_reg_0_3_0_5_i_2/O
                         net (fo=1, routed)           0.314     1.604    vga/data_buf_reg_0_3_0_5/DIA1
    SLICE_X8Y50          RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.937    -0.521    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X8Y50          RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism              0.339    -0.183    
                         clock uncertainty            0.215     0.032    
    SLICE_X8Y50          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     0.140    vga/data_buf_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.140    
                         arrival time                           1.604    
  -------------------------------------------------------------------
                         slack                                  1.464    

Slack (MET) :             1.468ns  (arrival time - required time)
  Source:                 core/register/register_reg[12][12]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        1.135ns  (logic 0.290ns (25.549%)  route 0.845ns (74.452%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.490ns = ( 49.510 - 50.000 ) 
    Source Clock Delay      (SCD):    0.527ns = ( 50.527 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405    50.405 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503    50.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    47.654 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    48.781    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    48.807 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    49.536    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    49.564 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    49.807    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    49.833 f  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        0.694    50.527    core/register/debug_clk
    SLICE_X18Y58         FDCE                                         r  core/register/register_reg[12][12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y58         FDCE (Prop_fdce_C_Q)         0.123    50.650 r  core/register/register_reg[12][12]/Q
                         net (fo=3, routed)           0.244    50.893    core/register/register_reg[12]_139[12]
    SLICE_X14Y54         LUT6 (Prop_lut6_I5_O)        0.028    50.921 r  core/register/data_buf_reg_0_3_12_17_i_108/O
                         net (fo=1, routed)           0.000    50.921    core/register/data_buf_reg_0_3_12_17_i_108_n_0
    SLICE_X14Y54         MUXF7 (Prop_muxf7_I1_O)      0.043    50.964 r  core/register/data_buf_reg_0_3_12_17_i_37/O
                         net (fo=2, routed)           0.144    51.109    core/register/data_buf_reg_0_3_12_17_i_37_n_0
    SLICE_X18Y52         LUT6 (Prop_lut6_I0_O)        0.068    51.177 r  core/register/data_buf_reg_0_3_12_17_i_10/O
                         net (fo=1, routed)           0.091    51.267    vga/U12/Debug_regs[12]
    SLICE_X19Y53         LUT6 (Prop_lut6_I2_O)        0.028    51.295 r  vga/U12/data_buf_reg_0_3_12_17_i_2/O
                         net (fo=1, routed)           0.366    51.662    vga/data_buf_reg_0_3_12_17/DIA0
    SLICE_X6Y50          RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   50.000    50.000 r  
    AC18                                              0.000    50.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487    50.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553    51.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    47.316 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    48.512    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    48.542 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.968    49.510    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X6Y50          RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA/CLK
                         clock pessimism              0.339    49.848    
                         clock uncertainty            0.215    50.063    
    SLICE_X6Y50          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131    50.194    vga/data_buf_reg_0_3_12_17/RAMA
  -------------------------------------------------------------------
                         required time                        -50.194    
                         arrival time                          51.662    
  -------------------------------------------------------------------
                         slack                                  1.468    

Slack (MET) :             1.510ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.182ns  (logic 0.184ns (15.566%)  route 0.998ns (84.434%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.491ns
    Source Clock Delay      (SCD):    0.521ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        0.688     0.521    core/reg_IF_ID/debug_clk
    SLICE_X29Y53         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53         FDCE (Prop_fdce_C_Q)         0.100     0.621 r  core/reg_IF_ID/PCurrent_ID_reg[30]/Q
                         net (fo=3, routed)           0.222     0.843    core/reg_IF_ID/PCurrent_ID_reg[31]_0[30]
    SLICE_X29Y57         LUT4 (Prop_lut4_I0_O)        0.028     0.871 r  core/reg_IF_ID/data_buf_reg_0_3_30_31_i_31/O
                         net (fo=1, routed)           0.182     1.053    core/U1_3/code_mem_reg[30]_1
    SLICE_X29Y57         LUT6 (Prop_lut6_I3_O)        0.028     1.081 r  core/U1_3/data_buf_reg_0_3_30_31_i_8/O
                         net (fo=2, routed)           0.205     1.286    vga/U12/data_buf_reg_0_3_30_31_0
    SLICE_X34Y54         LUT6 (Prop_lut6_I5_O)        0.028     1.314 r  vga/U12/data_buf_reg_0_3_30_31_i_2/O
                         net (fo=1, routed)           0.389     1.703    vga/data_buf_reg_0_3_30_31/DIA0
    SLICE_X6Y54          RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.967    -0.491    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X6Y54          RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA/CLK
                         clock pessimism              0.339    -0.153    
                         clock uncertainty            0.215     0.062    
    SLICE_X6Y54          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     0.193    vga/data_buf_reg_0_3_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         -0.193    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  1.510    

Slack (MET) :             1.510ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/IR_ID_reg[20]_rep/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.266ns (23.201%)  route 0.880ns (76.799%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.709ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.521ns
    Source Clock Delay      (SCD):    0.527ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        0.694     0.527    core/reg_IF_ID/debug_clk
    SLICE_X21Y53         FDCE                                         r  core/reg_IF_ID/IR_ID_reg[20]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y53         FDCE (Prop_fdce_C_Q)         0.100     0.627 r  core/reg_IF_ID/IR_ID_reg[20]_rep/Q
                         net (fo=140, routed)         0.287     0.914    core/U1_3/data_buf_reg_0_3_0_5_i_58_0
    SLICE_X20Y50         LUT6 (Prop_lut6_I0_O)        0.028     0.942 r  core/U1_3/data_buf_reg_0_3_0_5_i_144/O
                         net (fo=1, routed)           0.000     0.942    core/U1_3/data_buf_reg_0_3_0_5_i_144_n_0
    SLICE_X20Y50         MUXF7 (Prop_muxf7_I1_O)      0.054     0.996 r  core/U1_3/data_buf_reg_0_3_0_5_i_58/O
                         net (fo=1, routed)           0.000     0.996    core/U1_3/data_buf_reg_0_3_0_5_i_58_n_0
    SLICE_X20Y50         MUXF8 (Prop_muxf8_I0_O)      0.017     1.013 r  core/U1_3/data_buf_reg_0_3_0_5_i_18/O
                         net (fo=2, routed)           0.363     1.376    vga/U12/data_buf_reg_0_3_0_5_0
    SLICE_X18Y53         LUT6 (Prop_lut6_I5_O)        0.067     1.443 r  vga/U12/data_buf_reg_0_3_0_5_i_3/O
                         net (fo=1, routed)           0.230     1.673    vga/data_buf_reg_0_3_0_5/DIA0
    SLICE_X8Y50          RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.937    -0.521    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X8Y50          RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA/CLK
                         clock pessimism              0.339    -0.183    
                         clock uncertainty            0.215     0.032    
    SLICE_X8Y50          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     0.163    vga/data_buf_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.163    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  1.510    

Slack (MET) :             1.511ns  (arrival time - required time)
  Source:                 core/register/register_reg[2][16]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        1.175ns  (logic 0.305ns (25.952%)  route 0.870ns (74.049%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.490ns = ( 49.510 - 50.000 ) 
    Source Clock Delay      (SCD):    0.528ns = ( 50.528 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405    50.405 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503    50.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    47.654 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    48.781    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    48.807 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    49.536    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    49.564 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    49.807    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    49.833 f  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        0.695    50.528    core/register/debug_clk
    SLICE_X12Y53         FDCE                                         r  core/register/register_reg[2][16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y53         FDCE (Prop_fdce_C_Q)         0.123    50.651 r  core/register/register_reg[2][16]/Q
                         net (fo=3, routed)           0.101    50.752    core/register/register_reg[2]_129[16]
    SLICE_X13Y54         LUT5 (Prop_lut5_I1_O)        0.028    50.780 r  core/register/data_buf_reg_0_3_12_17_i_151/O
                         net (fo=1, routed)           0.000    50.780    core/register/data_buf_reg_0_3_12_17_i_151_n_0
    SLICE_X13Y54         MUXF7 (Prop_muxf7_I0_O)      0.059    50.839 r  core/register/data_buf_reg_0_3_12_17_i_86/O
                         net (fo=2, routed)           0.214    51.053    core/register/data_buf_reg_0_3_12_17_i_86_n_0
    SLICE_X10Y54         LUT6 (Prop_lut6_I1_O)        0.067    51.120 r  core/register/data_buf_reg_0_3_12_17_i_22/O
                         net (fo=1, routed)           0.302    51.422    vga/U12/Debug_regs[16]
    SLICE_X15Y51         LUT6 (Prop_lut6_I2_O)        0.028    51.450 r  vga/U12/data_buf_reg_0_3_12_17_i_6/O
                         net (fo=1, routed)           0.253    51.703    vga/data_buf_reg_0_3_12_17/DIC0
    SLICE_X6Y50          RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   50.000    50.000 r  
    AC18                                              0.000    50.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487    50.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553    51.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    47.316 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    48.512    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    48.542 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.968    49.510    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X6Y50          RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC/CLK
                         clock pessimism              0.339    49.848    
                         clock uncertainty            0.215    50.063    
    SLICE_X6Y50          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129    50.192    vga/data_buf_reg_0_3_12_17/RAMC
  -------------------------------------------------------------------
                         required time                        -50.192    
                         arrival time                          51.703    
  -------------------------------------------------------------------
                         slack                                  1.511    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack        6.095ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.095ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.293ns  (logic 1.850ns (56.183%)  route 1.443ns (43.817%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 38.585 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.934ns = ( 28.066 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.661    28.066    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.866 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.888    30.755    vga/U12/DO[0]
    SLICE_X24Y69         LUT4 (Prop_lut4_I1_O)        0.050    30.805 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.554    31.359    vga/U12/G[1]_i_1_n_0
    SLICE_X24Y70         FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.491    38.585    vga/U12/CLK_OUT3
    SLICE_X24Y70         FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism             -0.832    37.754    
                         clock uncertainty           -0.201    37.552    
    SLICE_X24Y70         FDRE (Setup_fdre_C_D)       -0.098    37.454    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         37.454    
                         arrival time                         -31.359    
  -------------------------------------------------------------------
                         slack                                  6.095    

Slack (MET) :             6.095ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.292ns  (logic 1.850ns (56.202%)  route 1.442ns (43.798%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 38.585 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.934ns = ( 28.066 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.661    28.066    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.866 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.888    30.755    vga/U12/DO[0]
    SLICE_X24Y69         LUT4 (Prop_lut4_I1_O)        0.050    30.805 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.553    31.358    vga/U12/G[1]_i_1_n_0
    SLICE_X24Y70         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.491    38.585    vga/U12/CLK_OUT3
    SLICE_X24Y70         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism             -0.832    37.754    
                         clock uncertainty           -0.201    37.552    
    SLICE_X24Y70         FDRE (Setup_fdre_C_D)       -0.099    37.453    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.453    
                         arrival time                         -31.358    
  -------------------------------------------------------------------
                         slack                                  6.095    

Slack (MET) :             6.170ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.204ns  (logic 1.854ns (57.871%)  route 1.350ns (42.129%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.934ns = ( 28.066 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.661    28.066    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.866 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.773    30.640    vga/U12/DO[0]
    SLICE_X24Y69         LUT5 (Prop_lut5_I3_O)        0.054    30.694 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.576    31.270    vga/U12/G[3]_i_1_n_0
    SLICE_X24Y69         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.492    38.586    vga/U12/CLK_OUT3
    SLICE_X24Y69         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.832    37.755    
                         clock uncertainty           -0.201    37.553    
    SLICE_X24Y69         FDRE (Setup_fdre_C_D)       -0.113    37.440    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.440    
                         arrival time                         -31.270    
  -------------------------------------------------------------------
                         slack                                  6.170    

Slack (MET) :             6.263ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.193ns  (logic 1.843ns (57.726%)  route 1.350ns (42.274%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.934ns = ( 28.066 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.661    28.066    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.866 f  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.888    30.755    vga/U12/DO[0]
    SLICE_X24Y69         LUT4 (Prop_lut4_I0_O)        0.043    30.798 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.461    31.259    vga/U12/B[3]_i_1_n_0
    SLICE_X24Y69         FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.492    38.586    vga/U12/CLK_OUT3
    SLICE_X24Y69         FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism             -0.832    37.755    
                         clock uncertainty           -0.201    37.553    
    SLICE_X24Y69         FDRE (Setup_fdre_C_D)       -0.031    37.522    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         37.522    
                         arrival time                         -31.259    
  -------------------------------------------------------------------
                         slack                                  6.263    

Slack (MET) :             6.282ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.092ns  (logic 1.854ns (59.963%)  route 1.238ns (40.037%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.934ns = ( 28.066 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.661    28.066    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.866 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.773    30.640    vga/U12/DO[0]
    SLICE_X24Y69         LUT5 (Prop_lut5_I3_O)        0.054    30.694 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.464    31.158    vga/U12/G[3]_i_1_n_0
    SLICE_X24Y69         FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.492    38.586    vga/U12/CLK_OUT3
    SLICE_X24Y69         FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.832    37.755    
                         clock uncertainty           -0.201    37.553    
    SLICE_X24Y69         FDRE (Setup_fdre_C_D)       -0.113    37.440    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         37.440    
                         arrival time                         -31.158    
  -------------------------------------------------------------------
                         slack                                  6.282    

Slack (MET) :             6.382ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.083ns  (logic 1.843ns (59.778%)  route 1.240ns (40.222%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.934ns = ( 28.066 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.661    28.066    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.866 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.773    30.640    vga/U12/DO[0]
    SLICE_X24Y69         LUT5 (Prop_lut5_I3_O)        0.043    30.683 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.467    31.149    vga/U12/B[2]_i_1_n_0
    SLICE_X24Y69         FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.492    38.586    vga/U12/CLK_OUT3
    SLICE_X24Y69         FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.832    37.755    
                         clock uncertainty           -0.201    37.553    
    SLICE_X24Y69         FDRE (Setup_fdre_C_D)       -0.022    37.531    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         37.531    
                         arrival time                         -31.149    
  -------------------------------------------------------------------
                         slack                                  6.382    

Slack (MET) :             6.415ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.050ns  (logic 1.843ns (60.419%)  route 1.207ns (39.581%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.934ns = ( 28.066 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.661    28.066    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.866 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.768    30.634    vga/U12/DO[0]
    SLICE_X24Y69         LUT4 (Prop_lut4_I0_O)        0.043    30.677 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.439    31.117    vga/U12/B[1]_i_1_n_0
    SLICE_X25Y69         FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.492    38.586    vga/U12/CLK_OUT3
    SLICE_X25Y69         FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism             -0.832    37.755    
                         clock uncertainty           -0.201    37.553    
    SLICE_X25Y69         FDRE (Setup_fdre_C_D)       -0.022    37.531    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         37.531    
                         arrival time                         -31.117    
  -------------------------------------------------------------------
                         slack                                  6.415    

Slack (MET) :             6.425ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.031ns  (logic 1.843ns (60.807%)  route 1.188ns (39.193%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.934ns = ( 28.066 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.661    28.066    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.866 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.768    30.634    vga/U12/DO[0]
    SLICE_X24Y69         LUT4 (Prop_lut4_I0_O)        0.043    30.677 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.420    31.097    vga/U12/B[1]_i_1_n_0
    SLICE_X25Y69         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.492    38.586    vga/U12/CLK_OUT3
    SLICE_X25Y69         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism             -0.832    37.755    
                         clock uncertainty           -0.201    37.553    
    SLICE_X25Y69         FDRE (Setup_fdre_C_D)       -0.031    37.522    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.522    
                         arrival time                         -31.097    
  -------------------------------------------------------------------
                         slack                                  6.425    

Slack (MET) :             6.560ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.814ns  (logic 1.851ns (65.768%)  route 0.963ns (34.232%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 38.585 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.934ns = ( 28.066 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.661    28.066    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.866 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.768    30.634    vga/U12/DO[0]
    SLICE_X24Y69         LUT2 (Prop_lut2_I1_O)        0.051    30.685 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.195    30.881    vga/U12/R[3]_i_1_n_0
    SLICE_X24Y70         FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.491    38.585    vga/U12/CLK_OUT3
    SLICE_X24Y70         FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism             -0.832    37.754    
                         clock uncertainty           -0.201    37.552    
    SLICE_X24Y70         FDRE (Setup_fdre_C_D)       -0.112    37.440    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.440    
                         arrival time                         -30.881    
  -------------------------------------------------------------------
                         slack                                  6.560    

Slack (MET) :             6.565ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.818ns  (logic 1.851ns (65.696%)  route 0.967ns (34.304%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 38.585 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.934ns = ( 28.066 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.661    28.066    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.866 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.768    30.634    vga/U12/DO[0]
    SLICE_X24Y69         LUT2 (Prop_lut2_I1_O)        0.051    30.685 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.199    30.884    vga/U12/R[3]_i_1_n_0
    SLICE_X24Y70         FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.491    38.585    vga/U12/CLK_OUT3
    SLICE_X24Y70         FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.832    37.754    
                         clock uncertainty           -0.201    37.552    
    SLICE_X24Y70         FDRE (Setup_fdre_C_D)       -0.103    37.449    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         37.449    
                         arrival time                         -30.884    
  -------------------------------------------------------------------
                         slack                                  6.565    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.128ns (16.557%)  route 0.645ns (83.443%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.538ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.680    -0.513    vga/CLK_OUT1
    SLICE_X34Y68         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y68         FDRE (Prop_fdre_C_Q)         0.100    -0.413 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.413     0.000    vga/U12/flag
    SLICE_X24Y69         LUT4 (Prop_lut4_I2_O)        0.028     0.028 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.232     0.261    vga/U12/B[3]_i_1_n_0
    SLICE_X24Y69         FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.920    -0.538    vga/U12/CLK_OUT3
    SLICE_X24Y69         FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism              0.339    -0.200    
                         clock uncertainty            0.201     0.002    
    SLICE_X24Y69         FDRE (Hold_fdre_C_D)         0.038     0.040    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.128ns (14.705%)  route 0.742ns (85.295%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.538ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.680    -0.513    vga/CLK_OUT1
    SLICE_X34Y68         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y68         FDRE (Prop_fdre_C_Q)         0.100    -0.413 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.537     0.124    vga/U12/flag
    SLICE_X24Y69         LUT4 (Prop_lut4_I1_O)        0.028     0.152 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.206     0.358    vga/U12/B[1]_i_1_n_0
    SLICE_X25Y69         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.920    -0.538    vga/U12/CLK_OUT3
    SLICE_X25Y69         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.200    
                         clock uncertainty            0.201     0.002    
    SLICE_X25Y69         FDRE (Hold_fdre_C_D)         0.038     0.040    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.358    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.128ns (14.481%)  route 0.756ns (85.519%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.538ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.680    -0.513    vga/CLK_OUT1
    SLICE_X34Y68         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y68         FDRE (Prop_fdre_C_Q)         0.100    -0.413 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.537     0.124    vga/U12/flag
    SLICE_X24Y69         LUT4 (Prop_lut4_I1_O)        0.028     0.152 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.219     0.371    vga/U12/B[1]_i_1_n_0
    SLICE_X25Y69         FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.920    -0.538    vga/U12/CLK_OUT3
    SLICE_X25Y69         FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism              0.339    -0.200    
                         clock uncertainty            0.201     0.002    
    SLICE_X25Y69         FDRE (Hold_fdre_C_D)         0.040     0.042    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.371    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.132ns (15.083%)  route 0.743ns (84.917%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.539ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.680    -0.513    vga/CLK_OUT1
    SLICE_X34Y68         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y68         FDRE (Prop_fdre_C_Q)         0.100    -0.413 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.413     0.000    vga/U12/flag
    SLICE_X24Y69         LUT4 (Prop_lut4_I0_O)        0.032     0.032 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.330     0.363    vga/U12/G[1]_i_1_n_0
    SLICE_X24Y70         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.919    -0.539    vga/U12/CLK_OUT3
    SLICE_X24Y70         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.201    
                         clock uncertainty            0.201     0.001    
    SLICE_X24Y70         FDRE (Hold_fdre_C_D)        -0.008    -0.007    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.132ns (15.081%)  route 0.743ns (84.919%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.539ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.680    -0.513    vga/CLK_OUT1
    SLICE_X34Y68         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y68         FDRE (Prop_fdre_C_Q)         0.100    -0.413 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.413     0.000    vga/U12/flag
    SLICE_X24Y69         LUT4 (Prop_lut4_I0_O)        0.032     0.032 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.330     0.363    vga/U12/G[1]_i_1_n_0
    SLICE_X24Y70         FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.919    -0.539    vga/U12/CLK_OUT3
    SLICE_X24Y70         FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism              0.339    -0.201    
                         clock uncertainty            0.201     0.001    
    SLICE_X24Y70         FDRE (Hold_fdre_C_D)        -0.008    -0.007    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.128ns (13.573%)  route 0.815ns (86.427%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.538ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.680    -0.513    vga/CLK_OUT1
    SLICE_X34Y68         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y68         FDRE (Prop_fdre_C_Q)         0.100    -0.413 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.532     0.120    vga/U12/flag
    SLICE_X24Y69         LUT5 (Prop_lut5_I1_O)        0.028     0.148 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.283     0.430    vga/U12/B[2]_i_1_n_0
    SLICE_X24Y69         FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.920    -0.538    vga/U12/CLK_OUT3
    SLICE_X24Y69         FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism              0.339    -0.200    
                         clock uncertainty            0.201     0.002    
    SLICE_X24Y69         FDRE (Hold_fdre_C_D)         0.040     0.042    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.430    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.939ns  (logic 0.585ns (62.272%)  route 0.354ns (37.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.539ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.716    -0.477    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.108 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.354     0.462    vga/U12/DO[0]
    SLICE_X24Y70         FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.919    -0.539    vga/U12/CLK_OUT3
    SLICE_X24Y70         FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.201    
                         clock uncertainty            0.201     0.001    
    SLICE_X24Y70         FDRE (Hold_fdre_C_D)         0.043     0.044    vga/U12/R_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.462    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.938ns  (logic 0.585ns (62.366%)  route 0.353ns (37.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.539ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.716    -0.477    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y26         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.108 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.353     0.461    vga/U12/DO[0]
    SLICE_X24Y70         FDRE                                         r  vga/U12/R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.919    -0.539    vga/U12/CLK_OUT3
    SLICE_X24Y70         FDRE                                         r  vga/U12/R_reg[1]/C
                         clock pessimism              0.339    -0.201    
                         clock uncertainty            0.201     0.001    
    SLICE_X24Y70         FDRE (Hold_fdre_C_D)         0.041     0.042    vga/U12/R_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.461    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.133ns (14.076%)  route 0.812ns (85.924%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.538ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.680    -0.513    vga/CLK_OUT1
    SLICE_X34Y68         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y68         FDRE (Prop_fdre_C_Q)         0.100    -0.413 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.532     0.120    vga/U12/flag
    SLICE_X24Y69         LUT5 (Prop_lut5_I0_O)        0.033     0.153 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.279     0.432    vga/U12/G[3]_i_1_n_0
    SLICE_X24Y69         FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.920    -0.538    vga/U12/CLK_OUT3
    SLICE_X24Y69         FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism              0.339    -0.200    
                         clock uncertainty            0.201     0.002    
    SLICE_X24Y69         FDRE (Hold_fdre_C_D)         0.000     0.002    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.002    
                         arrival time                           0.432    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.133ns (13.318%)  route 0.866ns (86.682%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.538ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.680    -0.513    vga/CLK_OUT1
    SLICE_X34Y68         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y68         FDRE (Prop_fdre_C_Q)         0.100    -0.413 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.532     0.120    vga/U12/flag
    SLICE_X24Y69         LUT5 (Prop_lut5_I0_O)        0.033     0.153 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.333     0.486    vga/U12/G[3]_i_1_n_0
    SLICE_X24Y69         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.920    -0.538    vga/U12/CLK_OUT3
    SLICE_X24Y69         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism              0.339    -0.200    
                         clock uncertainty            0.201     0.002    
    SLICE_X24Y69         FDRE (Hold_fdre_C_D)         0.002     0.004    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.004    
                         arrival time                           0.486    
  -------------------------------------------------------------------
                         slack                                  0.482    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       11.704ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.865ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.704ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.273ns  (logic 0.266ns (3.657%)  route 7.007ns (96.343%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 118.598 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.728ns = ( 98.272 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.866    98.272    clk_cpu
    SLICE_X3Y14          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.223    98.495 f  rst_all_reg/Q
                         net (fo=1325, routed)        6.551   105.046    DISPLAY/P2S_LED/rst_all
    SLICE_X5Y89          LUT4 (Prop_lut4_I0_O)        0.043   105.089 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=7, routed)           0.456   105.545    DISPLAY/P2S_LED/buff[16]_i_1_n_0
    SLICE_X9Y89          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.504   118.598    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X9Y89          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[10]/C
                         clock pessimism             -0.832   117.767    
                         clock uncertainty           -0.215   117.552    
    SLICE_X9Y89          FDRE (Setup_fdre_C_R)       -0.304   117.248    DISPLAY/P2S_LED/buff_reg[10]
  -------------------------------------------------------------------
                         required time                        117.248    
                         arrival time                        -105.545    
  -------------------------------------------------------------------
                         slack                                 11.704    

Slack (MET) :             11.704ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.273ns  (logic 0.266ns (3.657%)  route 7.007ns (96.343%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 118.598 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.728ns = ( 98.272 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.866    98.272    clk_cpu
    SLICE_X3Y14          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.223    98.495 f  rst_all_reg/Q
                         net (fo=1325, routed)        6.551   105.046    DISPLAY/P2S_LED/rst_all
    SLICE_X5Y89          LUT4 (Prop_lut4_I0_O)        0.043   105.089 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=7, routed)           0.456   105.545    DISPLAY/P2S_LED/buff[16]_i_1_n_0
    SLICE_X9Y89          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.504   118.598    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X9Y89          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[11]/C
                         clock pessimism             -0.832   117.767    
                         clock uncertainty           -0.215   117.552    
    SLICE_X9Y89          FDRE (Setup_fdre_C_R)       -0.304   117.248    DISPLAY/P2S_LED/buff_reg[11]
  -------------------------------------------------------------------
                         required time                        117.248    
                         arrival time                        -105.545    
  -------------------------------------------------------------------
                         slack                                 11.704    

Slack (MET) :             11.704ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.273ns  (logic 0.266ns (3.657%)  route 7.007ns (96.343%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 118.598 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.728ns = ( 98.272 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.866    98.272    clk_cpu
    SLICE_X3Y14          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.223    98.495 f  rst_all_reg/Q
                         net (fo=1325, routed)        6.551   105.046    DISPLAY/P2S_LED/rst_all
    SLICE_X5Y89          LUT4 (Prop_lut4_I0_O)        0.043   105.089 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=7, routed)           0.456   105.545    DISPLAY/P2S_LED/buff[16]_i_1_n_0
    SLICE_X9Y89          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.504   118.598    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X9Y89          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[12]/C
                         clock pessimism             -0.832   117.767    
                         clock uncertainty           -0.215   117.552    
    SLICE_X9Y89          FDRE (Setup_fdre_C_R)       -0.304   117.248    DISPLAY/P2S_LED/buff_reg[12]
  -------------------------------------------------------------------
                         required time                        117.248    
                         arrival time                        -105.545    
  -------------------------------------------------------------------
                         slack                                 11.704    

Slack (MET) :             11.704ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.273ns  (logic 0.266ns (3.657%)  route 7.007ns (96.343%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 118.598 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.728ns = ( 98.272 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.866    98.272    clk_cpu
    SLICE_X3Y14          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.223    98.495 f  rst_all_reg/Q
                         net (fo=1325, routed)        6.551   105.046    DISPLAY/P2S_LED/rst_all
    SLICE_X5Y89          LUT4 (Prop_lut4_I0_O)        0.043   105.089 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=7, routed)           0.456   105.545    DISPLAY/P2S_LED/buff[16]_i_1_n_0
    SLICE_X9Y89          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.504   118.598    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X9Y89          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[13]/C
                         clock pessimism             -0.832   117.767    
                         clock uncertainty           -0.215   117.552    
    SLICE_X9Y89          FDRE (Setup_fdre_C_R)       -0.304   117.248    DISPLAY/P2S_LED/buff_reg[13]
  -------------------------------------------------------------------
                         required time                        117.248    
                         arrival time                        -105.545    
  -------------------------------------------------------------------
                         slack                                 11.704    

Slack (MET) :             11.704ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.273ns  (logic 0.266ns (3.657%)  route 7.007ns (96.343%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 118.598 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.728ns = ( 98.272 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.866    98.272    clk_cpu
    SLICE_X3Y14          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.223    98.495 f  rst_all_reg/Q
                         net (fo=1325, routed)        6.551   105.046    DISPLAY/P2S_LED/rst_all
    SLICE_X5Y89          LUT4 (Prop_lut4_I0_O)        0.043   105.089 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=7, routed)           0.456   105.545    DISPLAY/P2S_LED/buff[16]_i_1_n_0
    SLICE_X9Y89          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.504   118.598    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X9Y89          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[16]/C
                         clock pessimism             -0.832   117.767    
                         clock uncertainty           -0.215   117.552    
    SLICE_X9Y89          FDRE (Setup_fdre_C_R)       -0.304   117.248    DISPLAY/P2S_LED/buff_reg[16]
  -------------------------------------------------------------------
                         required time                        117.248    
                         arrival time                        -105.545    
  -------------------------------------------------------------------
                         slack                                 11.704    

Slack (MET) :             11.704ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.273ns  (logic 0.266ns (3.657%)  route 7.007ns (96.343%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 118.598 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.728ns = ( 98.272 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.866    98.272    clk_cpu
    SLICE_X3Y14          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.223    98.495 f  rst_all_reg/Q
                         net (fo=1325, routed)        6.551   105.046    DISPLAY/P2S_LED/rst_all
    SLICE_X5Y89          LUT4 (Prop_lut4_I0_O)        0.043   105.089 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=7, routed)           0.456   105.545    DISPLAY/P2S_LED/buff[16]_i_1_n_0
    SLICE_X9Y89          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.504   118.598    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X9Y89          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[8]/C
                         clock pessimism             -0.832   117.767    
                         clock uncertainty           -0.215   117.552    
    SLICE_X9Y89          FDRE (Setup_fdre_C_R)       -0.304   117.248    DISPLAY/P2S_LED/buff_reg[8]
  -------------------------------------------------------------------
                         required time                        117.248    
                         arrival time                        -105.545    
  -------------------------------------------------------------------
                         slack                                 11.704    

Slack (MET) :             11.704ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.273ns  (logic 0.266ns (3.657%)  route 7.007ns (96.343%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 118.598 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.728ns = ( 98.272 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.866    98.272    clk_cpu
    SLICE_X3Y14          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.223    98.495 f  rst_all_reg/Q
                         net (fo=1325, routed)        6.551   105.046    DISPLAY/P2S_LED/rst_all
    SLICE_X5Y89          LUT4 (Prop_lut4_I0_O)        0.043   105.089 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=7, routed)           0.456   105.545    DISPLAY/P2S_LED/buff[16]_i_1_n_0
    SLICE_X9Y89          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.504   118.598    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X9Y89          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[9]/C
                         clock pessimism             -0.832   117.767    
                         clock uncertainty           -0.215   117.552    
    SLICE_X9Y89          FDRE (Setup_fdre_C_R)       -0.304   117.248    DISPLAY/P2S_LED/buff_reg[9]
  -------------------------------------------------------------------
                         required time                        117.248    
                         arrival time                        -105.545    
  -------------------------------------------------------------------
                         slack                                 11.704    

Slack (MET) :             11.779ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.586ns  (logic 0.410ns (5.405%)  route 7.176ns (94.595%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 118.649 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.728ns = ( 98.272 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.866    98.272    clk_cpu
    SLICE_X3Y14          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.223    98.495 r  rst_all_reg/Q
                         net (fo=1325, routed)        6.551   105.046    DISPLAY/P2S_SEG/rst_all
    SLICE_X5Y89          LUT2 (Prop_lut2_I1_O)        0.051   105.097 f  DISPLAY/P2S_SEG/buff[6]_i_2/O
                         net (fo=1, routed)           0.625   105.721    DISPLAY/P2S_SEG/buff[6]_i_2_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I3_O)        0.136   105.857 r  DISPLAY/P2S_SEG/buff[6]_i_1/O
                         net (fo=1, routed)           0.000   105.857    DISPLAY/P2S_SEG/buff[6]_i_1_n_0
    SLICE_X4Y84          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.555   118.649    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y84          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[6]/C
                         clock pessimism             -0.832   117.818    
                         clock uncertainty           -0.215   117.603    
    SLICE_X4Y84          FDRE (Setup_fdre_C_D)        0.033   117.636    DISPLAY/P2S_SEG/buff_reg[6]
  -------------------------------------------------------------------
                         required time                        117.636    
                         arrival time                        -105.857    
  -------------------------------------------------------------------
                         slack                                 11.779    

Slack (MET) :             11.973ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.128ns  (logic 0.266ns (3.732%)  route 6.862ns (96.268%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 118.597 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.728ns = ( 98.272 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.866    98.272    clk_cpu
    SLICE_X3Y14          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.223    98.495 f  rst_all_reg/Q
                         net (fo=1325, routed)        6.541   105.036    DISPLAY/P2S_LED/rst_all
    SLICE_X8Y89          LUT6 (Prop_lut6_I5_O)        0.043   105.079 r  DISPLAY/P2S_LED/buff[15]_i_1/O
                         net (fo=17, routed)          0.321   105.400    DISPLAY/P2S_LED/buff_0
    SLICE_X8Y88          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.503   118.597    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X8Y88          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[14]/C
                         clock pessimism             -0.832   117.766    
                         clock uncertainty           -0.215   117.551    
    SLICE_X8Y88          FDRE (Setup_fdre_C_CE)      -0.178   117.373    DISPLAY/P2S_LED/buff_reg[14]
  -------------------------------------------------------------------
                         required time                        117.373    
                         arrival time                        -105.400    
  -------------------------------------------------------------------
                         slack                                 11.973    

Slack (MET) :             12.049ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        7.029ns  (logic 0.266ns (3.784%)  route 6.763ns (96.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 118.597 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.728ns = ( 98.272 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.866    98.272    clk_cpu
    SLICE_X3Y14          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.223    98.495 f  rst_all_reg/Q
                         net (fo=1325, routed)        6.541   105.036    DISPLAY/P2S_LED/rst_all
    SLICE_X8Y89          LUT6 (Prop_lut6_I5_O)        0.043   105.079 r  DISPLAY/P2S_LED/buff[15]_i_1/O
                         net (fo=17, routed)          0.222   105.301    DISPLAY/P2S_LED/buff_0
    SLICE_X9Y87          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.503   118.597    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X9Y87          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[1]/C
                         clock pessimism             -0.832   117.766    
                         clock uncertainty           -0.215   117.551    
    SLICE_X9Y87          FDRE (Setup_fdre_C_CE)      -0.201   117.350    DISPLAY/P2S_LED/buff_reg[1]
  -------------------------------------------------------------------
                         required time                        117.350    
                         arrival time                        -105.301    
  -------------------------------------------------------------------
                         slack                                 12.049    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.865ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.322ns  (logic 0.100ns (3.010%)  route 3.222ns (96.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.776    -0.417    clk_cpu
    SLICE_X3Y14          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.100    -0.317 r  rst_all_reg/Q
                         net (fo=1325, routed)        3.222     2.906    DISPLAY/P2S_SEG/rst_all
    SLICE_X5Y83          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.960    -0.498    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X5Y83          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[0]/C
                         clock pessimism              0.339    -0.160    
                         clock uncertainty            0.215     0.055    
    SLICE_X5Y83          FDRE (Hold_fdre_C_R)        -0.014     0.041    DISPLAY/P2S_SEG/data_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           2.906    
  -------------------------------------------------------------------
                         slack                                  2.865    

Slack (MET) :             2.867ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.324ns  (logic 0.100ns (3.008%)  route 3.224ns (96.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.776    -0.417    clk_cpu
    SLICE_X3Y14          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.100    -0.317 r  rst_all_reg/Q
                         net (fo=1325, routed)        3.224     2.908    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y83          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.960    -0.498    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y83          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[1]/C
                         clock pessimism              0.339    -0.160    
                         clock uncertainty            0.215     0.055    
    SLICE_X4Y83          FDRE (Hold_fdre_C_R)        -0.014     0.041    DISPLAY/P2S_SEG/data_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           2.908    
  -------------------------------------------------------------------
                         slack                                  2.867    

Slack (MET) :             2.867ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.324ns  (logic 0.100ns (3.008%)  route 3.224ns (96.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.776    -0.417    clk_cpu
    SLICE_X3Y14          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.100    -0.317 r  rst_all_reg/Q
                         net (fo=1325, routed)        3.224     2.908    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y83          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.960    -0.498    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y83          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[2]/C
                         clock pessimism              0.339    -0.160    
                         clock uncertainty            0.215     0.055    
    SLICE_X4Y83          FDRE (Hold_fdre_C_R)        -0.014     0.041    DISPLAY/P2S_SEG/data_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           2.908    
  -------------------------------------------------------------------
                         slack                                  2.867    

Slack (MET) :             2.867ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.324ns  (logic 0.100ns (3.008%)  route 3.224ns (96.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.776    -0.417    clk_cpu
    SLICE_X3Y14          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.100    -0.317 r  rst_all_reg/Q
                         net (fo=1325, routed)        3.224     2.908    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y83          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.960    -0.498    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y83          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[3]/C
                         clock pessimism              0.339    -0.160    
                         clock uncertainty            0.215     0.055    
    SLICE_X4Y83          FDRE (Hold_fdre_C_R)        -0.014     0.041    DISPLAY/P2S_SEG/data_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           2.908    
  -------------------------------------------------------------------
                         slack                                  2.867    

Slack (MET) :             2.867ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.324ns  (logic 0.100ns (3.008%)  route 3.224ns (96.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.776    -0.417    clk_cpu
    SLICE_X3Y14          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.100    -0.317 r  rst_all_reg/Q
                         net (fo=1325, routed)        3.224     2.908    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y83          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.960    -0.498    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y83          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[4]/C
                         clock pessimism              0.339    -0.160    
                         clock uncertainty            0.215     0.055    
    SLICE_X4Y83          FDRE (Hold_fdre_C_R)        -0.014     0.041    DISPLAY/P2S_SEG/data_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           2.908    
  -------------------------------------------------------------------
                         slack                                  2.867    

Slack (MET) :             2.920ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.379ns  (logic 0.100ns (2.960%)  route 3.279ns (97.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.497ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.776    -0.417    clk_cpu
    SLICE_X3Y14          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.100    -0.317 r  rst_all_reg/Q
                         net (fo=1325, routed)        3.279     2.962    DISPLAY/P2S_SEG/rst_all
    SLICE_X5Y84          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.961    -0.497    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X5Y84          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[5]/C
                         clock pessimism              0.339    -0.159    
                         clock uncertainty            0.215     0.056    
    SLICE_X5Y84          FDRE (Hold_fdre_C_R)        -0.014     0.042    DISPLAY/P2S_SEG/data_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           2.962    
  -------------------------------------------------------------------
                         slack                                  2.920    

Slack (MET) :             2.969ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.428ns  (logic 0.100ns (2.917%)  route 3.328ns (97.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.776    -0.417    clk_cpu
    SLICE_X3Y14          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.100    -0.317 r  rst_all_reg/Q
                         net (fo=1325, routed)        3.328     3.012    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y85          FDRE                                         r  DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.962    -0.496    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y85          FDRE                                         r  DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.339    -0.158    
                         clock uncertainty            0.215     0.057    
    SLICE_X4Y85          FDRE (Hold_fdre_C_R)        -0.014     0.043    DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           3.012    
  -------------------------------------------------------------------
                         slack                                  2.969    

Slack (MET) :             2.969ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/FSM_sequential_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.428ns  (logic 0.100ns (2.917%)  route 3.328ns (97.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.776    -0.417    clk_cpu
    SLICE_X3Y14          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.100    -0.317 r  rst_all_reg/Q
                         net (fo=1325, routed)        3.328     3.012    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y85          FDRE                                         r  DISPLAY/P2S_SEG/FSM_sequential_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.962    -0.496    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y85          FDRE                                         r  DISPLAY/P2S_SEG/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.339    -0.158    
                         clock uncertainty            0.215     0.057    
    SLICE_X4Y85          FDRE (Hold_fdre_C_R)        -0.014     0.043    DISPLAY/P2S_SEG/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           3.012    
  -------------------------------------------------------------------
                         slack                                  2.969    

Slack (MET) :             2.982ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/s_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.524ns  (logic 0.131ns (3.717%)  route 3.393ns (96.283%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.497ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.776    -0.417    clk_cpu
    SLICE_X3Y14          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.100    -0.317 f  rst_all_reg/Q
                         net (fo=1325, routed)        3.393     3.077    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y84          LUT4 (Prop_lut4_I3_O)        0.031     3.108 r  DISPLAY/P2S_SEG/s_clk_i_1/O
                         net (fo=1, routed)           0.000     3.108    DISPLAY/P2S_SEG/s_clk_i_1_n_0
    SLICE_X4Y84          FDRE                                         r  DISPLAY/P2S_SEG/s_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.961    -0.497    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y84          FDRE                                         r  DISPLAY/P2S_SEG/s_clk_reg/C
                         clock pessimism              0.339    -0.159    
                         clock uncertainty            0.215     0.056    
    SLICE_X4Y84          FDRE (Hold_fdre_C_D)         0.070     0.126    DISPLAY/P2S_SEG/s_clk_reg
  -------------------------------------------------------------------
                         required time                         -0.126    
                         arrival time                           3.108    
  -------------------------------------------------------------------
                         slack                                  2.982    

Slack (MET) :             3.037ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.517ns  (logic 0.100ns (2.843%)  route 3.417ns (97.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.776    -0.417    clk_cpu
    SLICE_X3Y14          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.100    -0.317 r  rst_all_reg/Q
                         net (fo=1325, routed)        3.417     3.101    DISPLAY/rst_all
    SLICE_X2Y86          FDRE                                         r  DISPLAY/clk_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.963    -0.495    DISPLAY/CLK_OUT3
    SLICE_X2Y86          FDRE                                         r  DISPLAY/clk_count_reg[0]/C
                         clock pessimism              0.339    -0.157    
                         clock uncertainty            0.215     0.058    
    SLICE_X2Y86          FDRE (Hold_fdre_C_R)         0.006     0.064    DISPLAY/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           3.101    
  -------------------------------------------------------------------
                         slack                                  3.037    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       44.319ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             44.319ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[1][4]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.165ns  (logic 0.223ns (3.112%)  route 6.942ns (96.888%))
  Logic Levels:           0  
  Clock Path Skew:        1.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.747ns = ( 50.747 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.728ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.866    -1.728    clk_cpu
    SLICE_X3Y14          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.223    -1.505 f  rst_all_reg/Q
                         net (fo=1325, routed)        6.942     5.437    core/register/rst_all
    SLICE_X21Y41         FDCE                                         f  core/register/register_reg[1][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.673    50.747    core/register/debug_clk
    SLICE_X21Y41         FDCE                                         r  core/register/register_reg[1][4]/C  (IS_INVERTED)
                         clock pessimism             -0.689    50.058    
                         clock uncertainty           -0.095    49.963    
    SLICE_X21Y41         FDCE (Recov_fdce_C_CLR)     -0.208    49.755    core/register/register_reg[1][4]
  -------------------------------------------------------------------
                         required time                         49.755    
                         arrival time                          -5.437    
  -------------------------------------------------------------------
                         slack                                 44.319    

Slack (MET) :             44.349ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[1][26]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.962ns  (logic 0.223ns (3.203%)  route 6.739ns (96.797%))
  Logic Levels:           0  
  Clock Path Skew:        1.613ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.574ns = ( 50.574 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.728ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.866    -1.728    clk_cpu
    SLICE_X3Y14          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.223    -1.505 f  rst_all_reg/Q
                         net (fo=1325, routed)        6.739     5.234    core/register/rst_all
    SLICE_X30Y50         FDCE                                         f  core/register/register_reg[1][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.500    50.574    core/register/debug_clk
    SLICE_X30Y50         FDCE                                         r  core/register/register_reg[1][26]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.885    
                         clock uncertainty           -0.095    49.790    
    SLICE_X30Y50         FDCE (Recov_fdce_C_CLR)     -0.208    49.582    core/register/register_reg[1][26]
  -------------------------------------------------------------------
                         required time                         49.582    
                         arrival time                          -5.234    
  -------------------------------------------------------------------
                         slack                                 44.349    

Slack (MET) :             44.351ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[5][21]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.960ns  (logic 0.223ns (3.204%)  route 6.737ns (96.796%))
  Logic Levels:           0  
  Clock Path Skew:        1.613ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.574ns = ( 50.574 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.728ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.866    -1.728    clk_cpu
    SLICE_X3Y14          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.223    -1.505 f  rst_all_reg/Q
                         net (fo=1325, routed)        6.737     5.232    core/register/rst_all
    SLICE_X31Y50         FDCE                                         f  core/register/register_reg[5][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.500    50.574    core/register/debug_clk
    SLICE_X31Y50         FDCE                                         r  core/register/register_reg[5][21]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.885    
                         clock uncertainty           -0.095    49.790    
    SLICE_X31Y50         FDCE (Recov_fdce_C_CLR)     -0.208    49.582    core/register/register_reg[5][21]
  -------------------------------------------------------------------
                         required time                         49.582    
                         arrival time                          -5.232    
  -------------------------------------------------------------------
                         slack                                 44.351    

Slack (MET) :             44.465ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[20][14]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.840ns  (logic 0.223ns (3.260%)  route 6.617ns (96.740%))
  Logic Levels:           0  
  Clock Path Skew:        1.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.569ns = ( 50.569 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.728ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.866    -1.728    clk_cpu
    SLICE_X3Y14          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.223    -1.505 f  rst_all_reg/Q
                         net (fo=1325, routed)        6.617     5.112    core/register/rst_all
    SLICE_X36Y57         FDCE                                         f  core/register/register_reg[20][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.495    50.569    core/register/debug_clk
    SLICE_X36Y57         FDCE                                         r  core/register/register_reg[20][14]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.880    
                         clock uncertainty           -0.095    49.785    
    SLICE_X36Y57         FDCE (Recov_fdce_C_CLR)     -0.208    49.577    core/register/register_reg[20][14]
  -------------------------------------------------------------------
                         required time                         49.577    
                         arrival time                          -5.112    
  -------------------------------------------------------------------
                         slack                                 44.465    

Slack (MET) :             44.557ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[30][20]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.748ns  (logic 0.223ns (3.304%)  route 6.525ns (96.696%))
  Logic Levels:           0  
  Clock Path Skew:        1.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.569ns = ( 50.569 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.728ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.866    -1.728    clk_cpu
    SLICE_X3Y14          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.223    -1.505 f  rst_all_reg/Q
                         net (fo=1325, routed)        6.525     5.020    core/register/rst_all
    SLICE_X37Y56         FDCE                                         f  core/register/register_reg[30][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.495    50.569    core/register/debug_clk
    SLICE_X37Y56         FDCE                                         r  core/register/register_reg[30][20]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.880    
                         clock uncertainty           -0.095    49.785    
    SLICE_X37Y56         FDCE (Recov_fdce_C_CLR)     -0.208    49.577    core/register/register_reg[30][20]
  -------------------------------------------------------------------
                         required time                         49.577    
                         arrival time                          -5.020    
  -------------------------------------------------------------------
                         slack                                 44.557    

Slack (MET) :             44.558ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[24][11]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.749ns  (logic 0.223ns (3.304%)  route 6.526ns (96.696%))
  Logic Levels:           0  
  Clock Path Skew:        1.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.570ns = ( 50.570 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.728ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.866    -1.728    clk_cpu
    SLICE_X3Y14          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.223    -1.505 f  rst_all_reg/Q
                         net (fo=1325, routed)        6.526     5.021    core/register/rst_all
    SLICE_X35Y60         FDCE                                         f  core/register/register_reg[24][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.496    50.570    core/register/debug_clk
    SLICE_X35Y60         FDCE                                         r  core/register/register_reg[24][11]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.881    
                         clock uncertainty           -0.095    49.786    
    SLICE_X35Y60         FDCE (Recov_fdce_C_CLR)     -0.208    49.578    core/register/register_reg[24][11]
  -------------------------------------------------------------------
                         required time                         49.578    
                         arrival time                          -5.021    
  -------------------------------------------------------------------
                         slack                                 44.558    

Slack (MET) :             44.657ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[12][22]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.828ns  (logic 0.223ns (3.266%)  route 6.605ns (96.734%))
  Logic Levels:           0  
  Clock Path Skew:        1.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 50.748 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.728ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.866    -1.728    clk_cpu
    SLICE_X3Y14          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.223    -1.505 f  rst_all_reg/Q
                         net (fo=1325, routed)        6.605     5.100    core/register/rst_all
    SLICE_X23Y43         FDCE                                         f  core/register/register_reg[12][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.674    50.748    core/register/debug_clk
    SLICE_X23Y43         FDCE                                         r  core/register/register_reg[12][22]/C  (IS_INVERTED)
                         clock pessimism             -0.689    50.059    
                         clock uncertainty           -0.095    49.964    
    SLICE_X23Y43         FDCE (Recov_fdce_C_CLR)     -0.208    49.756    core/register/register_reg[12][22]
  -------------------------------------------------------------------
                         required time                         49.756    
                         arrival time                          -5.100    
  -------------------------------------------------------------------
                         slack                                 44.657    

Slack (MET) :             44.657ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[12][4]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.828ns  (logic 0.223ns (3.266%)  route 6.605ns (96.734%))
  Logic Levels:           0  
  Clock Path Skew:        1.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 50.748 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.728ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.866    -1.728    clk_cpu
    SLICE_X3Y14          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.223    -1.505 f  rst_all_reg/Q
                         net (fo=1325, routed)        6.605     5.100    core/register/rst_all
    SLICE_X23Y43         FDCE                                         f  core/register/register_reg[12][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.674    50.748    core/register/debug_clk
    SLICE_X23Y43         FDCE                                         r  core/register/register_reg[12][4]/C  (IS_INVERTED)
                         clock pessimism             -0.689    50.059    
                         clock uncertainty           -0.095    49.964    
    SLICE_X23Y43         FDCE (Recov_fdce_C_CLR)     -0.208    49.756    core/register/register_reg[12][4]
  -------------------------------------------------------------------
                         required time                         49.756    
                         arrival time                          -5.100    
  -------------------------------------------------------------------
                         slack                                 44.657    

Slack (MET) :             44.661ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[25][11]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.645ns  (logic 0.223ns (3.356%)  route 6.422ns (96.644%))
  Logic Levels:           0  
  Clock Path Skew:        1.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.570ns = ( 50.570 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.728ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.866    -1.728    clk_cpu
    SLICE_X3Y14          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.223    -1.505 f  rst_all_reg/Q
                         net (fo=1325, routed)        6.422     4.917    core/register/rst_all
    SLICE_X30Y62         FDCE                                         f  core/register/register_reg[25][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.496    50.570    core/register/debug_clk
    SLICE_X30Y62         FDCE                                         r  core/register/register_reg[25][11]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.881    
                         clock uncertainty           -0.095    49.786    
    SLICE_X30Y62         FDCE (Recov_fdce_C_CLR)     -0.208    49.578    core/register/register_reg[25][11]
  -------------------------------------------------------------------
                         required time                         49.578    
                         arrival time                          -4.917    
  -------------------------------------------------------------------
                         slack                                 44.661    

Slack (MET) :             44.663ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[13][14]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.643ns  (logic 0.223ns (3.357%)  route 6.420ns (96.643%))
  Logic Levels:           0  
  Clock Path Skew:        1.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.570ns = ( 50.570 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.728ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.866    -1.728    clk_cpu
    SLICE_X3Y14          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.223    -1.505 f  rst_all_reg/Q
                         net (fo=1325, routed)        6.420     4.915    core/register/rst_all
    SLICE_X31Y62         FDCE                                         f  core/register/register_reg[13][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.496    50.570    core/register/debug_clk
    SLICE_X31Y62         FDCE                                         r  core/register/register_reg[13][14]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.881    
                         clock uncertainty           -0.095    49.786    
    SLICE_X31Y62         FDCE (Recov_fdce_C_CLR)     -0.208    49.578    core/register/register_reg[13][14]
  -------------------------------------------------------------------
                         required time                         49.578    
                         arrival time                          -4.915    
  -------------------------------------------------------------------
                         slack                                 44.663    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/IR_MEM_reg[6]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.100ns (6.127%)  route 1.532ns (93.873%))
  Logic Levels:           0  
  Clock Path Skew:        1.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.776    -0.417    clk_cpu
    SLICE_X3Y14          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.100    -0.317 f  rst_all_reg/Q
                         net (fo=1325, routed)        1.532     1.216    core/reg_EXE_MEM/rst_all
    SLICE_X4Y42          FDCE                                         f  core/reg_EXE_MEM/IR_MEM_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.038     0.898    core/reg_EXE_MEM/debug_clk
    SLICE_X4Y42          FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[6]/C
                         clock pessimism              0.266     1.164    
    SLICE_X4Y42          FDCE (Remov_fdce_C_CLR)     -0.069     1.095    core/reg_EXE_MEM/IR_MEM_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/PCurrent_MEM_reg[6]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.100ns (6.127%)  route 1.532ns (93.873%))
  Logic Levels:           0  
  Clock Path Skew:        1.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.776    -0.417    clk_cpu
    SLICE_X3Y14          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.100    -0.317 f  rst_all_reg/Q
                         net (fo=1325, routed)        1.532     1.216    core/reg_EXE_MEM/rst_all
    SLICE_X4Y42          FDCE                                         f  core/reg_EXE_MEM/PCurrent_MEM_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.038     0.898    core/reg_EXE_MEM/debug_clk
    SLICE_X4Y42          FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[6]/C
                         clock pessimism              0.266     1.164    
    SLICE_X4Y42          FDCE (Remov_fdce_C_CLR)     -0.069     1.095    core/reg_EXE_MEM/PCurrent_MEM_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[6]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.100ns (6.127%)  route 1.532ns (93.873%))
  Logic Levels:           0  
  Clock Path Skew:        1.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.776    -0.417    clk_cpu
    SLICE_X3Y14          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.100    -0.317 f  rst_all_reg/Q
                         net (fo=1325, routed)        1.532     1.216    core/reg_MEM_WB/rst_all
    SLICE_X4Y42          FDCE                                         f  core/reg_MEM_WB/IR_WB_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.038     0.898    core/reg_MEM_WB/debug_clk
    SLICE_X4Y42          FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[6]/C
                         clock pessimism              0.266     1.164    
    SLICE_X4Y42          FDCE (Remov_fdce_C_CLR)     -0.069     1.095    core/reg_MEM_WB/IR_WB_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[6]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.100ns (6.127%)  route 1.532ns (93.873%))
  Logic Levels:           0  
  Clock Path Skew:        1.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.776    -0.417    clk_cpu
    SLICE_X3Y14          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.100    -0.317 f  rst_all_reg/Q
                         net (fo=1325, routed)        1.532     1.216    core/reg_MEM_WB/rst_all
    SLICE_X4Y42          FDCE                                         f  core/reg_MEM_WB/PCurrent_WB_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.038     0.898    core/reg_MEM_WB/debug_clk
    SLICE_X4Y42          FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[6]/C
                         clock pessimism              0.266     1.164    
    SLICE_X4Y42          FDCE (Remov_fdce_C_CLR)     -0.069     1.095    core/reg_MEM_WB/PCurrent_WB_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[7]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.641ns  (logic 0.100ns (6.095%)  route 1.541ns (93.905%))
  Logic Levels:           0  
  Clock Path Skew:        1.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.776    -0.417    clk_cpu
    SLICE_X3Y14          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.100    -0.317 f  rst_all_reg/Q
                         net (fo=1325, routed)        1.541     1.224    core/reg_MEM_WB/rst_all
    SLICE_X7Y42          FDCE                                         f  core/reg_MEM_WB/PCurrent_WB_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.038     0.898    core/reg_MEM_WB/debug_clk
    SLICE_X7Y42          FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[7]/C
                         clock pessimism              0.266     1.164    
    SLICE_X7Y42          FDCE (Remov_fdce_C_CLR)     -0.069     1.095    core/reg_MEM_WB/PCurrent_WB_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/IR_MEM_reg[1]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.749ns  (logic 0.100ns (5.718%)  route 1.649ns (94.282%))
  Logic Levels:           0  
  Clock Path Skew:        1.581ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.776    -0.417    clk_cpu
    SLICE_X3Y14          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.100    -0.317 f  rst_all_reg/Q
                         net (fo=1325, routed)        1.649     1.332    core/reg_EXE_MEM/rst_all
    SLICE_X7Y45          FDCE                                         f  core/reg_EXE_MEM/IR_MEM_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.039     0.899    core/reg_EXE_MEM/debug_clk
    SLICE_X7Y45          FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[1]/C
                         clock pessimism              0.266     1.165    
    SLICE_X7Y45          FDCE (Remov_fdce_C_CLR)     -0.069     1.096    core/reg_EXE_MEM/IR_MEM_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/PCurrent_MEM_reg[7]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.749ns  (logic 0.100ns (5.718%)  route 1.649ns (94.282%))
  Logic Levels:           0  
  Clock Path Skew:        1.581ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.776    -0.417    clk_cpu
    SLICE_X3Y14          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.100    -0.317 f  rst_all_reg/Q
                         net (fo=1325, routed)        1.649     1.332    core/reg_EXE_MEM/rst_all
    SLICE_X7Y45          FDCE                                         f  core/reg_EXE_MEM/PCurrent_MEM_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.039     0.899    core/reg_EXE_MEM/debug_clk
    SLICE_X7Y45          FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[7]/C
                         clock pessimism              0.266     1.165    
    SLICE_X7Y45          FDCE (Remov_fdce_C_CLR)     -0.069     1.096    core/reg_EXE_MEM/PCurrent_MEM_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/PCurrent_MEM_reg[11]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.774ns  (logic 0.100ns (5.638%)  route 1.674ns (94.362%))
  Logic Levels:           0  
  Clock Path Skew:        1.510ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.776    -0.417    clk_cpu
    SLICE_X3Y14          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.100    -0.317 f  rst_all_reg/Q
                         net (fo=1325, routed)        1.674     1.357    core/reg_EXE_MEM/rst_all
    SLICE_X5Y50          FDCE                                         f  core/reg_EXE_MEM/PCurrent_MEM_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        0.968     0.828    core/reg_EXE_MEM/debug_clk
    SLICE_X5Y50          FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[11]/C
                         clock pessimism              0.266     1.094    
    SLICE_X5Y50          FDCE (Remov_fdce_C_CLR)     -0.069     1.025    core/reg_EXE_MEM/PCurrent_MEM_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[27]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.870ns  (logic 0.100ns (5.347%)  route 1.770ns (94.653%))
  Logic Levels:           0  
  Clock Path Skew:        1.582ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.776    -0.417    clk_cpu
    SLICE_X3Y14          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.100    -0.317 f  rst_all_reg/Q
                         net (fo=1325, routed)        1.770     1.454    core/reg_ID_EX/rst_all
    SLICE_X6Y49          FDCE                                         f  core/reg_ID_EX/PCurrent_EX_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.040     0.900    core/reg_ID_EX/debug_clk
    SLICE_X6Y49          FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[27]/C
                         clock pessimism              0.266     1.166    
    SLICE_X6Y49          FDCE (Remov_fdce_C_CLR)     -0.050     1.116    core/reg_ID_EX/PCurrent_EX_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[0]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.870ns  (logic 0.100ns (5.347%)  route 1.770ns (94.653%))
  Logic Levels:           0  
  Clock Path Skew:        1.582ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.776    -0.417    clk_cpu
    SLICE_X3Y14          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.100    -0.317 f  rst_all_reg/Q
                         net (fo=1325, routed)        1.770     1.454    core/reg_MEM_WB/rst_all
    SLICE_X7Y49          FDCE                                         f  core/reg_MEM_WB/IR_WB_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2570, routed)        1.040     0.900    core/reg_MEM_WB/debug_clk
    SLICE_X7Y49          FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[0]/C
                         clock pessimism              0.266     1.166    
    SLICE_X7Y49          FDCE (Remov_fdce_C_CLR)     -0.069     1.097    core/reg_MEM_WB/IR_WB_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                  0.357    





