//
// Verilog Module mopshub_lib.seu_rom
//
// Created:
//          by - dcs.dcs (chipdev2.physik.uni-wuppertal.de)
//          at - 13:01:49 06/8/23
//
// using Mentor Graphics HDL Designer(TM) 2019.4 (Build 4)
//
//Following is the verilog code of ROM (Read Only Memory).
`resetall
`timescale 1ns/10ps
module seu_rom(
    input wire clk,
    input wire read,
    input wire  [3:0]  addr,
    output wire [7:0]   out
    );

reg [7:0] out_reg;
reg [7:0] ROM [15:0];

always @(posedge clk)
begin
    if (read) out_reg=ROM[addr];
end 

initial
begin
    ROM[0]=8'h5601; 
    ROM[1]=8'h3401;
    ROM[2]=8'h1801; 
    ROM[3]=8'h0ac1;
    ROM[4]=8'h0521; 
    ROM[5]=8'h0221;
    ROM[6]=8'h5601; 
    ROM[7]=8'h5401;
    ROM[8]=8'h4801; 
    ROM[9]=8'h3801;
    ROM[10]=8'h3001; 
    ROM[11]=8'h2401;
    ROM[12]=8'h1c01; 
    ROM[13]=8'h801;
    ROM[14]=8'h5601; 
    ROM[15]=8'h5401;
end
assign out = out_reg;
endmodule

