{"Source Block": ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@151:161@HdlIdDef", "  // internal signals\n\n  wire              rst;\n  wire              tdd_enable_s;\n  wire              tdd_secondary_s;\n  wire   [ 7:0]     tdd_burst_count_s;\n  wire              tdd_rx_only_s;\n  wire              tdd_tx_only_s;\n  wire              tdd_gated_rx_dmapath_s;\n  wire              tdd_gated_tx_dmapath_s;\n  wire   [23:0]     tdd_counter_init_s;\n"], "Clone Blocks": [["hdl/library/axi_ad9361/axi_ad9361_tdd.v@152:162", "\n  wire              rst;\n  wire              tdd_enable_s;\n  wire              tdd_secondary_s;\n  wire   [ 7:0]     tdd_burst_count_s;\n  wire              tdd_rx_only_s;\n  wire              tdd_tx_only_s;\n  wire              tdd_gated_rx_dmapath_s;\n  wire              tdd_gated_tx_dmapath_s;\n  wire   [23:0]     tdd_counter_init_s;\n  wire   [23:0]     tdd_frame_length_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@154:164", "  wire              tdd_enable_s;\n  wire              tdd_secondary_s;\n  wire   [ 7:0]     tdd_burst_count_s;\n  wire              tdd_rx_only_s;\n  wire              tdd_tx_only_s;\n  wire              tdd_gated_rx_dmapath_s;\n  wire              tdd_gated_tx_dmapath_s;\n  wire   [23:0]     tdd_counter_init_s;\n  wire   [23:0]     tdd_frame_length_s;\n  wire   [23:0]     tdd_vco_rx_on_1_s;\n  wire   [23:0]     tdd_vco_rx_off_1_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@150:160", "\n  // internal signals\n\n  wire              rst;\n  wire              tdd_enable_s;\n  wire              tdd_secondary_s;\n  wire   [ 7:0]     tdd_burst_count_s;\n  wire              tdd_rx_only_s;\n  wire              tdd_tx_only_s;\n  wire              tdd_gated_rx_dmapath_s;\n  wire              tdd_gated_tx_dmapath_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@149:159", "  output  [34:0]    tdd_dbg;\n\n  // internal signals\n\n  wire              rst;\n  wire              tdd_enable_s;\n  wire              tdd_secondary_s;\n  wire   [ 7:0]     tdd_burst_count_s;\n  wire              tdd_rx_only_s;\n  wire              tdd_tx_only_s;\n  wire              tdd_gated_rx_dmapath_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@153:163", "  wire              rst;\n  wire              tdd_enable_s;\n  wire              tdd_secondary_s;\n  wire   [ 7:0]     tdd_burst_count_s;\n  wire              tdd_rx_only_s;\n  wire              tdd_tx_only_s;\n  wire              tdd_gated_rx_dmapath_s;\n  wire              tdd_gated_tx_dmapath_s;\n  wire   [23:0]     tdd_counter_init_s;\n  wire   [23:0]     tdd_frame_length_s;\n  wire   [23:0]     tdd_vco_rx_on_1_s;\n"]], "Diff Content": {"Delete": [[156, "  wire   [ 7:0]     tdd_burst_count_s;\n"]], "Add": [[156, "  wire    [ 7:0]    tdd_burst_count_s;\n"]]}}