=====
SETUP
-0.220
8.042
7.821
SPI_MCP3202/sample_counter_7_s0
0.244
0.702
SPI_MCP3202/n296_s7
1.701
2.762
SPI_MCP3202/n257_s8
3.188
4.214
SPI_MCP3202/n303_s9
4.635
5.734
SPI_MCP3202/n303_s7
5.740
6.801
SPI_MCP3202/n303_s6
7.220
8.042
SPI_MCP3202/r_STATE_1_s1
8.042
=====
SETUP
-0.134
7.956
7.821
SPI_MCP3202/sample_counter_3_s0
0.244
0.702
SPI_MCP3202/n257_s13
1.540
2.639
SPI_MCP3202/n257_s12
2.645
3.677
SPI_MCP3202/n257_s10
3.682
4.504
SPI_MCP3202/n257_s7
5.479
6.505
SPI_MCP3202/n257_s5
6.924
7.956
SPI_MCP3202/r_MOSI_s1
7.956
=====
SETUP
0.054
7.767
7.821
SPI_MCP3202/sample_counter_7_s0
0.244
0.702
SPI_MCP3202/n296_s7
1.701
2.762
SPI_MCP3202/n257_s8
3.188
4.220
SPI_MCP3202/n256_s7
5.041
6.140
SPI_MCP3202/n256_s6
6.945
7.767
SPI_MCP3202/r_SCK_enable_s1
7.767
=====
SETUP
0.261
7.917
8.178
SPI_MCP3202/sample_counter_4_s0
0.244
0.702
SPI_MCP3202/n303_s10
2.037
3.136
SPI_MCP3202/n32_s4
3.152
4.184
SPI_MCP3202/n32_s3
4.190
4.816
SPI_MCP3202/n32_s2
5.306
5.932
SPI_MCP3202/n32_s1
5.943
6.745
SPI_MCP3202/sample_counter_4_s0
7.917
=====
SETUP
0.261
7.917
8.178
SPI_MCP3202/sample_counter_4_s0
0.244
0.702
SPI_MCP3202/n303_s10
2.037
3.136
SPI_MCP3202/n32_s4
3.152
4.184
SPI_MCP3202/n32_s3
4.190
4.816
SPI_MCP3202/n32_s2
5.306
5.932
SPI_MCP3202/n32_s1
5.943
6.745
SPI_MCP3202/sample_counter_5_s0
7.917
=====
SETUP
0.261
7.917
8.178
SPI_MCP3202/sample_counter_4_s0
0.244
0.702
SPI_MCP3202/n303_s10
2.037
3.136
SPI_MCP3202/n32_s4
3.152
4.184
SPI_MCP3202/n32_s3
4.190
4.816
SPI_MCP3202/n32_s2
5.306
5.932
SPI_MCP3202/n32_s1
5.943
6.745
SPI_MCP3202/sample_counter_6_s0
7.917
=====
SETUP
0.595
7.226
7.821
SPI_MCP3202/sample_counter_7_s0
0.244
0.702
SPI_MCP3202/n296_s7
1.701
2.762
SPI_MCP3202/n257_s8
3.188
4.214
SPI_MCP3202/n257_s6
4.639
5.700
SPI_MCP3202/n304_s6
6.127
7.226
SPI_MCP3202/r_STATE_0_s2
7.226
=====
SETUP
0.633
7.544
8.178
SPI_MCP3202/sample_counter_4_s0
0.244
0.702
SPI_MCP3202/n303_s10
2.037
3.136
SPI_MCP3202/n32_s4
3.152
4.184
SPI_MCP3202/n32_s3
4.190
4.816
SPI_MCP3202/n32_s2
5.306
5.932
SPI_MCP3202/n32_s1
5.943
6.745
SPI_MCP3202/sample_counter_7_s0
7.544
=====
SETUP
0.633
7.544
8.178
SPI_MCP3202/sample_counter_4_s0
0.244
0.702
SPI_MCP3202/n303_s10
2.037
3.136
SPI_MCP3202/n32_s4
3.152
4.184
SPI_MCP3202/n32_s3
4.190
4.816
SPI_MCP3202/n32_s2
5.306
5.932
SPI_MCP3202/n32_s1
5.943
6.745
SPI_MCP3202/sample_counter_8_s0
7.544
=====
SETUP
0.633
7.544
8.178
SPI_MCP3202/sample_counter_4_s0
0.244
0.702
SPI_MCP3202/n303_s10
2.037
3.136
SPI_MCP3202/n32_s4
3.152
4.184
SPI_MCP3202/n32_s3
4.190
4.816
SPI_MCP3202/n32_s2
5.306
5.932
SPI_MCP3202/n32_s1
5.943
6.745
SPI_MCP3202/sample_counter_9_s0
7.544
=====
SETUP
0.638
7.540
8.178
SPI_MCP3202/sample_counter_4_s0
0.244
0.702
SPI_MCP3202/n303_s10
2.037
3.136
SPI_MCP3202/n32_s4
3.152
4.184
SPI_MCP3202/n32_s3
4.190
4.816
SPI_MCP3202/n32_s2
5.306
5.932
SPI_MCP3202/n32_s1
5.943
6.745
SPI_MCP3202/sample_counter_11_s0
7.540
=====
SETUP
0.638
7.540
8.178
SPI_MCP3202/sample_counter_4_s0
0.244
0.702
SPI_MCP3202/n303_s10
2.037
3.136
SPI_MCP3202/n32_s4
3.152
4.184
SPI_MCP3202/n32_s3
4.190
4.816
SPI_MCP3202/n32_s2
5.306
5.932
SPI_MCP3202/n32_s1
5.943
6.745
SPI_MCP3202/sample_counter_1_s0
7.540
=====
SETUP
0.638
7.540
8.178
SPI_MCP3202/sample_counter_4_s0
0.244
0.702
SPI_MCP3202/n303_s10
2.037
3.136
SPI_MCP3202/n32_s4
3.152
4.184
SPI_MCP3202/n32_s3
4.190
4.816
SPI_MCP3202/n32_s2
5.306
5.932
SPI_MCP3202/n32_s1
5.943
6.745
SPI_MCP3202/sample_counter_2_s0
7.540
=====
SETUP
0.638
7.540
8.178
SPI_MCP3202/sample_counter_4_s0
0.244
0.702
SPI_MCP3202/n303_s10
2.037
3.136
SPI_MCP3202/n32_s4
3.152
4.184
SPI_MCP3202/n32_s3
4.190
4.816
SPI_MCP3202/n32_s2
5.306
5.932
SPI_MCP3202/n32_s1
5.943
6.745
SPI_MCP3202/sample_counter_10_s0
7.540
=====
SETUP
0.642
7.179
7.821
SPI_MCP3202/sample_counter_7_s0
0.244
0.702
SPI_MCP3202/n296_s7
1.701
2.762
SPI_MCP3202/n257_s8
3.188
4.214
SPI_MCP3202/n257_s6
4.639
5.738
SPI_MCP3202/r_CS_s12
6.553
7.179
SPI_MCP3202/r_CS_s10
7.179
=====
SETUP
0.725
7.453
8.178
SPI_MCP3202/sample_counter_4_s0
0.244
0.702
SPI_MCP3202/n303_s10
2.037
3.136
SPI_MCP3202/n32_s4
3.152
4.184
SPI_MCP3202/n32_s3
4.190
4.816
SPI_MCP3202/n32_s2
5.306
5.932
SPI_MCP3202/n32_s1
5.943
6.745
SPI_MCP3202/sample_counter_3_s0
7.453
=====
SETUP
0.843
6.978
7.821
SPI_MCP3202/sample_counter_4_s0
0.244
0.702
SPI_MCP3202/n303_s10
2.037
3.136
SPI_MCP3202/n32_s4
3.152
4.184
SPI_MCP3202/n32_s3
4.190
4.816
SPI_MCP3202/n32_s2
5.306
5.931
SPI_MCP3202/sample_counter_0_s4
6.352
6.978
SPI_MCP3202/sample_counter_0_s1
6.978
=====
SETUP
1.161
7.016
8.178
SPI_MCP3202/r_STATE_1_s1
0.244
0.702
SPI_MCP3202/n303_s8
1.529
2.351
SPI_MCP3202/n292_s6
3.172
4.271
SPI_MCP3202/n295_s5
5.095
5.897
SPI_MCP3202/r_DATA_6_s0
7.016
=====
SETUP
1.305
6.873
8.178
SPI_MCP3202/sample_counter_4_s0
0.244
0.702
SPI_MCP3202/n303_s10
2.037
3.098
SPI_MCP3202/r_STATE_1_s7
3.525
4.151
SPI_MCP3202/r_STATE_1_s4
4.641
5.463
SPI_MCP3202/r_STATE_1_s3
5.468
6.529
SPI_MCP3202/r_STATE_0_s2
6.873
=====
SETUP
1.305
6.873
8.178
SPI_MCP3202/sample_counter_4_s0
0.244
0.702
SPI_MCP3202/n303_s10
2.037
3.098
SPI_MCP3202/r_STATE_1_s7
3.525
4.151
SPI_MCP3202/r_STATE_1_s4
4.641
5.463
SPI_MCP3202/r_STATE_1_s3
5.468
6.529
SPI_MCP3202/r_STATE_1_s1
6.873
=====
SETUP
1.368
6.810
8.178
SPI_MCP3202/r_STATE_1_s1
0.244
0.702
SPI_MCP3202/n303_s8
1.529
2.351
SPI_MCP3202/n292_s6
3.172
4.233
SPI_MCP3202/n299_s5
4.663
5.689
SPI_MCP3202/r_DATA_2_s0
6.810
=====
SETUP
1.463
6.715
8.178
SPI_MCP3202/sample_counter_1_s0
0.244
0.702
SPI_MCP3202/n292_s9
1.526
2.558
SPI_MCP3202/n292_s7
3.054
4.086
SPI_MCP3202/n302_s7
4.097
4.899
SPI_MCP3202/n302_s5
5.318
6.379
SPI_MCP3202/r_DV_s1
6.715
=====
SETUP
1.522
6.299
7.821
SPI_MCP3202/sample_counter_0_s1
0.244
0.702
SPI_MCP3202/n15_s4
1.216
2.277
SPI_MCP3202/n11_s5
2.708
3.807
SPI_MCP3202/n8_s4
3.818
4.844
SPI_MCP3202/n7_s2
5.267
6.299
SPI_MCP3202/sample_counter_11_s0
6.299
=====
SETUP
1.522
6.299
7.821
SPI_MCP3202/sample_counter_0_s1
0.244
0.702
SPI_MCP3202/n15_s4
1.216
2.277
SPI_MCP3202/n11_s5
2.708
3.807
SPI_MCP3202/n8_s4
3.818
4.844
SPI_MCP3202/n8_s3
5.267
6.299
SPI_MCP3202/sample_counter_10_s0
6.299
=====
SETUP
1.554
18.233
19.787
f18a_core_inst/inst_cpu/inst_gpu/dst_oper_15_s0
0.244
0.702
f18a_core_inst/inst_cpu/inst_gpu/alu_da_15_s1
2.643
3.675
f18a_core_inst/inst_cpu/inst_gpu/n2542_s1
6.296
7.254
f18a_core_inst/inst_cpu/inst_gpu/n2541_s1
7.254
7.311
f18a_core_inst/inst_cpu/inst_gpu/n2540_s1
7.311
7.874
f18a_core_inst/inst_cpu/inst_gpu/alu_out_11_s25
8.375
9.407
f18a_core_inst/inst_cpu/inst_gpu/alu_out_9_s25
10.222
11.248
f18a_core_inst/inst_cpu/inst_gpu/alu_out_7_s31
11.679
12.778
f18a_core_inst/inst_cpu/inst_gpu/alu_out_6_s28
13.593
14.692
f18a_core_inst/inst_cpu/inst_gpu/alu_out_6_s22
15.496
16.122
f18a_core_inst/inst_cpu/inst_gpu/alu_out_6_s20
17.411
18.233
f18a_core_inst/inst_cpu/inst_gpu/alu_reg_5_s0
18.233
=====
HOLD
0.286
0.518
0.232
f18a_core_inst/inst_cpu/inst_gpu/gwe_reg_s0
0.185
0.518
f18a_core_inst/inst_cpu/inst_gpu/gpuram_gpuram_0_0_s
0.518
=====
HOLD
0.559
0.759
0.200
f18a_core_inst/inst_tiles/fifo_wr_cnt_r_1_s0
0.185
0.518
f18a_core_inst/inst_tiles/fifo_fifo_0_0_s
0.759
=====
HOLD
0.563
0.762
0.200
f18a_core_inst/inst_tiles/fifo_wr_cnt_r_2_s1
0.185
0.518
f18a_core_inst/inst_tiles/fifo_fifo_0_1_s
0.762
=====
HOLD
0.563
0.762
0.200
f18a_core_inst/inst_cpu/inst_gpu/t1_10_s0
0.185
0.518
f18a_core_inst/inst_cpu/inst_gpu/regfile_regfile_0_1_s
0.762
=====
HOLD
0.566
0.765
0.200
f18a_core_inst/inst_cpu/inst_gpu/t1_7_s0
0.185
0.518
f18a_core_inst/inst_cpu/inst_gpu/regfile_regfile_0_2_s
0.765
=====
HOLD
0.567
0.766
0.200
f18a_core_inst/inst_cpu/inst_gpu/format_4_s0
0.185
0.518
f18a_core_inst/inst_cpu/inst_gpu/alu_ctrl_11_s0
0.766
=====
HOLD
0.708
2.028
1.320
hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1
1.320
1.654
hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n22_s2
1.656
2.028
hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1
2.028
=====
HOLD
0.708
2.028
1.320
hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0
1.320
1.654
hdmi/true_hdmi_output.packet_picker/n750_s2
1.656
2.028
hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0
2.028
=====
HOLD
0.708
0.892
0.185
hdmi/true_hdmi_output.packet_picker/sample_buffer_current_s1
0.185
0.518
hdmi/true_hdmi_output.packet_picker/n889_s2
0.520
0.892
hdmi/true_hdmi_output.packet_picker/sample_buffer_current_s1
0.892
=====
HOLD
0.708
0.892
0.185
f18a_core_inst/inst_sprites/shift_en_s0
0.185
0.518
f18a_core_inst/inst_sprites/n811_s6
0.520
0.892
f18a_core_inst/inst_sprites/shift_en_s0
0.892
=====
HOLD
0.708
0.892
0.185
f18a_core_inst/inst_sprites/active_cnt_0_s0
0.185
0.518
f18a_core_inst/inst_sprites/n515_s5
0.520
0.892
f18a_core_inst/inst_sprites/active_cnt_0_s0
0.892
=====
HOLD
0.708
0.892
0.185
f18a_core_inst/inst_tiles/bml_addr_r_9_s1
0.185
0.518
f18a_core_inst/inst_tiles/n813_s0
0.520
0.892
f18a_core_inst/inst_tiles/bml_addr_r_9_s1
0.892
=====
HOLD
0.708
0.892
0.185
f18a_core_inst/inst_tiles/bml_cnt_en_r_s0
0.185
0.518
f18a_core_inst/inst_tiles/bml_cnt_en_x_s7
0.520
0.892
f18a_core_inst/inst_tiles/bml_cnt_en_r_s0
0.892
=====
HOLD
0.708
0.892
0.185
f18a_core_inst/inst_tiles/bml_xcnt_r_1_s0
0.185
0.518
f18a_core_inst/inst_tiles/bml_xcnt_x_1_s5
0.520
0.892
f18a_core_inst/inst_tiles/bml_xcnt_r_1_s0
0.892
=====
HOLD
0.708
0.892
0.185
f18a_core_inst/inst_tiles/bml_xcnt_r_0_s0
0.185
0.518
f18a_core_inst/inst_tiles/bml_xcnt_x_0_s6
0.520
0.892
f18a_core_inst/inst_tiles/bml_xcnt_r_0_s0
0.892
=====
HOLD
0.708
0.892
0.185
f18a_core_inst/inst_cpu/inst_gpu/inst_divide/count_2_s0
0.185
0.518
f18a_core_inst/inst_cpu/inst_gpu/inst_divide/n157_s6
0.520
0.892
f18a_core_inst/inst_cpu/inst_gpu/inst_divide/count_2_s0
0.892
=====
HOLD
0.708
0.892
0.185
f18a_core_inst/inst_cpu/inst_gpu/inst_divide/count_3_s0
0.185
0.518
f18a_core_inst/inst_cpu/inst_gpu/inst_divide/n156_s6
0.520
0.892
f18a_core_inst/inst_cpu/inst_gpu/inst_divide/count_3_s0
0.892
=====
HOLD
0.708
0.892
0.185
f18a_core_inst/inst_cpu/inst_gpu/spi_counter_0_s1
0.185
0.518
f18a_core_inst/inst_cpu/inst_gpu/n165_s3
0.520
0.892
f18a_core_inst/inst_cpu/inst_gpu/spi_counter_0_s1
0.892
=====
HOLD
0.708
0.892
0.185
f18a_core_inst/inst_cpu/inst_gpu/dma_h_cnt_r_4_s0
0.185
0.518
f18a_core_inst/inst_cpu/inst_gpu/dma_h_cnt_x_4_s4
0.520
0.892
f18a_core_inst/inst_cpu/inst_gpu/dma_h_cnt_r_4_s0
0.892
=====
HOLD
0.708
0.892
0.185
f18a_core_inst/inst_cpu/inst_gpu/dma_h_cnt_r_1_s0
0.185
0.518
f18a_core_inst/inst_cpu/inst_gpu/dma_h_cnt_x_1_s4
0.520
0.892
f18a_core_inst/inst_cpu/inst_gpu/dma_h_cnt_r_1_s0
0.892
=====
HOLD
0.708
1.436
0.728
gromtick_2_s0
0.728
1.061
n98_s0
1.064
1.436
gromtick_2_s0
1.436
=====
HOLD
0.708
0.892
0.185
audio_divider_0_s0
0.185
0.518
n125_s2
0.520
0.892
audio_divider_0_s0
0.892
=====
HOLD
0.708
1.436
0.728
gromtick_0_s0
0.728
1.061
n100_s2
1.064
1.436
gromtick_0_s0
1.436
=====
HOLD
0.709
0.893
0.185
hdmi/true_hdmi_output.packet_assembler/counter_0_s0
0.185
0.518
hdmi/true_hdmi_output.packet_assembler/n10_s2
0.521
0.893
hdmi/true_hdmi_output.packet_assembler/counter_0_s0
0.893
=====
HOLD
0.709
0.893
0.185
hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_counter_0_s0
0.185
0.518
hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n50_s6
0.521
0.893
hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_counter_0_s0
0.893
