Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2.2 (win64) Build 3118627 Tue Feb  9 05:14:06 MST 2021
| Date         : Mon Dec 13 14:55:40 2021
| Host         : DESKTOP-J9SD0U4 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   104 |
|    Minimum number of control sets                        |   104 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   253 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   104 |
| >= 0 to < 4        |     7 |
| >= 4 to < 6        |    16 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     7 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |    12 |
| >= 14 to < 16      |     5 |
| >= 16              |    50 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             362 |          142 |
| No           | No                    | Yes                    |               2 |            2 |
| No           | Yes                   | No                     |             418 |          164 |
| Yes          | No                    | No                     |             671 |          179 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             662 |          176 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                         Clock Signal                         |                                                                                   Enable Signal                                                                                   |                                                                       Set/Reset Signal                                                                       | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                           | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0      |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                        |                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                   | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                               |                2 |              3 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                   | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i            |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                   | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i            |                2 |              3 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                   | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i             |                2 |              3 |         1.50 |
|  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/o_clk_1x     |                                                                                                                                                                                   |                                                                                                                                                              |                3 |              3 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                   | design_1_i/myPrescaler_0/inst/counter[3]_i_1_n_0                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mySPIRxTx_v1_0_0/inst/FSM_onehot_state[0]_i_1_n_0                                                                                                                      |                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/myI2STx_v1_0_0/inst/bclk1_out                                                                                                                                          |                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                   | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                         | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                              | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                              |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                   | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                            |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                   | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                        |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                       |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i[5]_i_1_n_0                                                                                               | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                       |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                         | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst_0                                                                                             |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                   | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                3 |              5 |         1.67 |
|  design_1_i/HDMI_TOP_0/inst/display_timings_inst/v_sync_BUFG | design_1_i/HDMI_TOP_0/inst/gfx_inst/ball/E[0]                                                                                                                                     |                                                                                                                                                              |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mySPIRxTx_v1_0_0/inst/bitcounter[5]_i_1_n_0                                                                                                                            |                                                                                                                                                              |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                         |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/myI2STx_v1_0_0/inst/sdata0_out                                                                                                                                         |                                                                                                                                                              |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mySPIRxTx_v1_0_0/inst/p_1_out[7]                                                                                                                                       |                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mySPIRxTx_v1_0_0/inst/rxbuffer[7]_i_1_n_0                                                                                                                              |                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                   | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                               |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                   | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst_0                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                          | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/mySPIRxTx_v1_0_0/inst/buffer[7]_i_1_n_0                                                                                                                                |                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/HDMI_TOP_0/inst/display_timings_inst/v_sync_BUFG | design_1_i/HDMI_TOP_0/inst/gfx_inst/ball/sprite_y_0                                                                                                                               | design_1_i/HDMI_TOP_0/inst/gfx_inst/ball/E[0]                                                                                                                |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                   | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                       |                5 |             10 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                   | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/SR[0]                                                                                       |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                   | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/sig_txd_reset0_out                                                                          |                4 |             10 |         2.50 |
|  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/o_clk_1x     |                                                                                                                                                                                   | design_1_i/HDMI_TOP_0/inst/display_timings_inst/SR[0]                                                                                                        |               11 |             12 |         1.09 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                        |                                                                                                                                                              |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                  |                                                                                                                                                              |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                    |                                                                                                                                                              |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                        |                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                         | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                               |                3 |             13 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                   | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                               |                8 |             13 |         1.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/start2_reg_0                                                                                                           | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/cs_ce_clr                                                                                                      |                5 |             13 |         2.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                   | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                     |                6 |             13 |         2.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/start2                                                                                                                 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/cs_ce_clr                                                                                                      |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                         | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                               |                3 |             13 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                              |                                                                                                                                                              |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/enb                                                                               | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                5 |             14 |         2.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                     | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                      |                                                                                                                                                              |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                               |                                                                                                                                                              |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                            |                                                                                                                                                              |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/myI2STx_v1_0_0/inst/shiftreg[15]_i_1_n_0                                                                                                                               |                                                                                                                                                              |                4 |             16 |         4.00 |
|  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/o_clk_1x     | design_1_i/HDMI_TOP_0/inst/display_timings_inst/o_sy[15]_i_1_n_0                                                                                                                  | RST_BTN_IBUF                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/HDMI_TOP_0/inst/display_timings_inst/v_sync_BUFG | design_1_i/HDMI_TOP_0/inst/gfx_inst/racket/sprite_y[15]_i_1__0_n_0                                                                                                                |                                                                                                                                                              |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                         |                                                                                                                                                              |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                5 |             19 |         3.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                7 |             19 |         2.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]  | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]              |                6 |             19 |         3.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                           | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]              |                5 |             19 |         3.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/E[0]                                                                                  | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/SR[0]                                                            |                6 |             21 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                         |                                                                                                                                                              |                8 |             21 |         2.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                     | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                     |                7 |             21 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                     | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                6 |             22 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                   | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                            |                8 |             22 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                   | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                               |               12 |             23 |         1.92 |
|  design_1_i/HDMI_TOP_0/inst/display_timings_inst/v_sync_BUFG | design_1_i/HDMI_TOP_0/inst/gfx_inst/ball/sprite_y_0                                                                                                                               |                                                                                                                                                              |               11 |             23 |         2.09 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                          | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                               |                9 |             23 |         2.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                           |                                                                                                                                                              |                7 |             24 |         3.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                   | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/SR[0]                                                                                   |                7 |             25 |         3.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                          | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                8 |             28 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                          | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                8 |             28 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_1_n_0        |                                                                                                                                                              |                8 |             30 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_1_n_0          |                                                                                                                                                              |                8 |             30 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/txd_wr_en                                                                                                                           | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size[0]_i_1_n_0                                                                            |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/txd_wr_en                                                                                                                           | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size[0]_i_1_n_0                                                                            |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_1[0]                                                                       | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                               |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt[0]_i_1_n_0                                  | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[3] |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/myI2STx_v1_0_0/inst/s00_axis_tready0                                                                                                                                   |                                                                                                                                                              |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/txd_wr_en                                                                                                                           | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/sig_txd_reset0_out                                                                          |                6 |             32 |         5.33 |
|  design_1_i/HDMI_TOP_0/inst/display_timings_inst/v_sync_BUFG |                                                                                                                                                                                   | design_1_i/HDMI_TOP_0/inst/gfx_inst/ball/sprite_y                                                                                                            |                8 |             32 |         4.00 |
|  design_1_i/HDMI_TOP_0/inst/display_timings_inst/v_sync_BUFG | design_1_i/HDMI_TOP_0/inst/gfx_inst/ball/sprite_y                                                                                                                                 |                                                                                                                                                              |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]_1[0]                                                               | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                               |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/txd_wr_en                                                                                                                           | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/SR[0]                                                                                       |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt[0]_i_1_n_0                                  | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[3] |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                          | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst_0                                                                                             |                7 |             33 |         4.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                 |                                                                                                                                                              |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                           |                                                                                                                                                              |               11 |             35 |         3.18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                   | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_1                                                     |               14 |             36 |         2.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                   | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |               13 |             40 |         3.08 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                   | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]              |               13 |             40 |         3.08 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                   | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |               13 |             40 |         3.08 |
|  design_1_i/HDMI_TOP_0/inst/display_clocks_inst/o_clk_1x     |                                                                                                                                                                                   | RST_BTN_IBUF                                                                                                                                                 |               20 |             40 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/enb                                                                               |                                                                                                                                                              |               17 |             45 |         2.65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                               |                                                                                                                                                              |                8 |             47 |         5.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                      |                                                                                                                                                              |               10 |             47 |         4.70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                    |                                                                                                                                                              |               12 |             48 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                        |                                                                                                                                                              |               10 |             48 |         4.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                    |                                                                                                                                                              |               11 |             48 |         4.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                    |                                                                                                                                                              |               13 |             48 |         3.69 |
|  design_1_i/HDMI_TOP_0/inst/display_timings_inst/v_sync_BUFG |                                                                                                                                                                                   |                                                                                                                                                              |               49 |            125 |         2.55 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0              |                                                                                                                                                                                   |                                                                                                                                                              |               91 |            235 |         2.58 |
+--------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


