// Seed: 2823516351
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_5;
  wire id_6, id_7;
  logic id_8;
  assign id_7 = id_8;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  parameter id_3 = -1;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_3,
      id_3
  );
endmodule
module module_2 (
    output uwire id_0,
    output wand id_1,
    input tri0 id_2,
    input supply1 id_3,
    input tri1 id_4
);
  parameter id_6 = 1 ? 1 : 1;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
