---
title: "16x8 Memory Verification Design and Verification in Verilog"
excerpt: "NIT Warangal"
collection: portfolio
---
Developed a 16x8 memory array module and created test cases to validate read and write functionalities using Verilog. 
Access the project's code repository [here](https://www.edaplayground.com/x/bMEu) .

For more Verilog-related endeavors explore my [EDA Playground ID](https://www.edaplayground.com/playgrounds/user/628339)
