$date
	Tue May 07 10:21:41 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module jk_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # j $end
$var reg 1 $ k $end
$scope module UUT $end
$var wire 1 " clk $end
$var wire 1 # j $end
$var wire 1 $ k $end
$var wire 2 % JK [1:0] $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
x$
x#
x"
x!
$end
#1000000
0$
b0 %
0#
1"
#1500000
0"
#2000000
0!
1"
b1 %
1$
#2500000
0"
#3000000
1!
1"
1#
b10 %
0$
#3500000
0"
#4000000
0!
1"
b11 %
1$
#4500000
0"
#5000000
1"
0#
b0 %
0$
#5500000
0"
#6000000
1"
b1 %
1$
#6500000
0"
#7000000
1!
1"
1#
b10 %
0$
#7500000
0"
#8000000
0!
1"
b11 %
1$
#8500000
0"
#9000000
1"
0#
b0 %
0$
#9500000
0"
#10000000
1"
b1 %
1$
#10500000
0"
#11000000
1!
1"
1#
b10 %
0$
