<root><simulation><result_generated_time />2023-05-16 15:02:14<layer><layer_spec />{'B': 1, 'K': 1, 'C': 1, 'OY': 112, 'OX': 112, 'IY': 114, 'IX': 114, 'FY': 3, 'FX': 3, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 32}<im2col_enable />False<total_MAC_operation />3612672<total_data_size_element />{'W': 288, 'I': 415872, 'O': 401408}<total_data_reuse />{'W': 12544, 'I': 8.686980609418283, 'O': 9}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />4/4</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />6</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [3, 1, 1], 'I': [768, 1, 1], 'O': [256, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 8)], [('OX', 16), ('OY', 2)]], [[('FY', 3)], []], [], []]<I />[[], [[('FY', 3), ('OY', 8)], [('OX', 16), ('OY', 2)]], [], []]<O />[[[('FY', 3)], []], [[('OY', 8)], [('OX', 16), ('OY', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OY', 7), ('OX', 7), ('FX', 3)], [], []]<I />[[('OY', 7), ('OX', 7), ('FX', 3)], [], []]<O />[[('OY', 7), ('OX', 7), ('FX', 3)], [], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [256.0, 49, 1, 1], 'I': [2.67, 3.26, 1.0, 1.0], 'O': [3.0, 3, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [True, False, False, False]<used_mem_size_bit />{'W': [24, 72, 72], 'I': [504, 103968, 103968], 'O': [392, 100352, 100352], 'O_partial': [392, 0, 0], 'O_final': [0, 100352, 100352]}<actual_mem_utilization_individual />{'W': [0.05, 0.0, 0.0], 'I': [0.98, 0.0, 0.0], 'O': [0.77, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.05, 0.01, 0.0], 'I': [0.98, 0.01, 0.0], 'O': [0.77, 0.01, 0.0]}<effective_mem_size_bit />{'W': [8, 72, 72], 'I': [504, 103968, 103968], 'O': [392, 100352, 100352], 'O_partial': [392, 0, 0], 'O_final': [0, 100352, 100352]}<total_unit_count />{'W': [768, 3, 1, 1], 'I': [768, 768, 1, 1], 'O': [768, 256, 1, 1]}<unique_unit_count />{'W': [3, 3, 1, 1], 'I': [288, 288, 1, 1], 'O': [256, 256, 1, 1]}<duplicate_unit_count />{'W': [256.0, 1.0, 1.0, 1.0], 'I': [2.6666666666666665, 2.6666666666666665, 1.0, 1.0], 'O': [3.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[288, 288], [288, 288], [288, 0]]<I />[[3612672, 1108992], [415872, 415872], [415872, 0]]<O />[[(802816, 1204224), (401408, 0)], [(0, 401408), (401408, 0)], [(0, 401408), (0, 0)]]<O_partial />[[(802816, 1204224), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (401408, 0)], [(0, 401408), (401408, 0)], [(0, 401408), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[36, 36], [4, 4], [1, 0]]<I />[[451584, 138624], [6498, 6498], [1624, 0]]<O />[[(100352, 150528), (50176, 0)], [(0, 6272), (6272, 0)], [(0, 1568), (0, 0)]]<O_partial />[([100352, 150528], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [50176, 0]), ([0, 6272], [6272, 0]), ([0, 1568], [0, 0])]</mem_access_count_word><mac_count><active />3612672<idle />1204224</mac_count></basic_info><energy><total_energy />7964605.1<mem_energy_breakdown><W />[0.0, 0.0, 0.0]<I />[201.6, 1286.4, 2163.2]<O />[105.6, 1241.6, 2089.6]</mem_energy_breakdown><MAC_energy><active_MAC />7897301.0<idle_MAC />60211.2<total />7957512.2</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.1898<utilization_without_data_loading />0.375<utilization_spatial />0.75<utilization_temporal_with_data_loading />0.253<mac_utilize_temporal_without_data_loading />0.5</mac_array_utilization><latency><latency_cycle_with_data_loading />18592<latency_cycle_without_data_loading />9408<ideal_computing_cycle />4704<data_loading><load_cycle_total />9184<load_cycle_individual />{'W': [32, 32, 0], 'I': [9088, 6528, 0]}<load_cycle_combined />{'W': 64, 'I': 9120}</data_loading><mem_stalling><mem_stall_cycle_total />4704<mem_stall_cycle_individual />{'W': [[-4672], [-4704, -4704], [-4704, -4704]], 'I': [[-4672], [-1568, -4704], [-4704, -4704]], 'O': [[-4704], [-1376, 4704], [1568, -3136]]}<mem_stall_cycle_shared />{'W': [[-4672], [-4704, 0], [0, 0]], 'I': [[-4672], [-1568, 0], [0, 0]], 'O': [[-4704], [-1376, 4704], [1568, -3136]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [24, 72, 72], 'I': [504, 103968, 103968], 'O': [392, 100352, 100352], 'O_partial': [392, 0, 0], 'O_final': [0, 100352, 100352]}<data_size_each_level_total />{'W': [72, 72, 72], 'I': [145152, 103968, 103968], 'O': [100352, 100352, 100352]}<loop_cycles_each_level />{'W': [147, 147, 147], 'I': [147, 147, 147], 'O': [147, 147, 147]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [3, 1, 1], 'O': [3, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.2], [0.5, 0.5], [0.5, 0.5]], 'I': [[8.0, 3.4], [987.4, 707.3], [707.3, 707.3]], 'O': [[8.0, 2.7], [682.7, 682.7], [682.7, 682.7]]}<req_inst_mem_bw />{'W': [[8.0, 0.2], [0.5, 0.5], [0.5, 0.5]], 'I': [[8.0, 10.3], [2962.3, 707.3], [707.3, 707.3]], 'O': [[8.0, 8.0], [2048.0, 682.7], [682.7, 682.7]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.2], [0.5, 0.5], [0.5, 0]], 'I': [[8.0, 10.3], [2962.3, 707.3], [707.3, 0]], 'O': [[8.0, 8.0], [2048.0, 682.7], [682.7, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.2], [3645.4, 2755.8], [707.8, 682.7]], 'I': [[8.0, 10.3], [3645.4, 2755.8], [707.8, 682.7]], 'O': [[8.0, 8.0], [3645.4, 2755.8], [707.8, 682.7]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 147], [147, 147, 1], [147, 147, 1]], 'I': [[1, 1, 147], [49, 147, 1], [147, 147, 1]], 'O': [[1, 1, 147], [49, 147, 1], [147, 147, 1]]}<trans_time_real />{'W': [[0, 1, 147], [[0, 147, 1], [0, 147, 1]], [[0, 147, 1], [0, 147, 1]]], 'I': [[0, 1, 147], [[8, 147, 1], [284, 147, 1]], [[203, 147, 1], [51, 147, 1]]], 'O': [[0, 1, 147], [[6, 147, 1], [196, 147, 1]], [[196, 147, 1], [49, 147, 1]]]}<single_stall_cycle />{'W': [[-1], [-147, -147], [-147, -147]], 'I': [[-1], [-41, 234], [56, -96]], 'O': [[-1], [-43, 147], [49, -98]]}<single_stall_count />{'W': [146, 0, 0], 'I': [146, 0, 0], 'O': [147, 1, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [147, 0]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [49, 147]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-147, -147], [0, -147]], 1: [[-147, -147], [-98, 0]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.2<mem_area />121.0<mem_area_percentage />99.8 %</area></results><elapsed_time_second />0</simulation></root>