/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [36:0] _01_;
  reg [2:0] _02_;
  wire [6:0] _03_;
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire [16:0] celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire [10:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [6:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire [18:0] celloutsig_0_28z;
  wire [2:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [13:0] celloutsig_0_32z;
  wire [15:0] celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [17:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire [15:0] celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire [10:0] celloutsig_1_6z;
  wire [15:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = ~celloutsig_0_3z;
  assign celloutsig_0_8z = ~celloutsig_0_0z;
  assign celloutsig_0_9z = ~in_data[80];
  assign celloutsig_0_14z = ~celloutsig_0_7z[1];
  assign celloutsig_0_16z = ~celloutsig_0_12z[3];
  assign celloutsig_0_0z = ~((in_data[76] | in_data[33]) & (in_data[32] | in_data[50]));
  assign celloutsig_0_30z = ~((celloutsig_0_29z[0] | _00_) & (celloutsig_0_29z[1] | celloutsig_0_19z[7]));
  assign celloutsig_0_4z = ~((celloutsig_0_3z | celloutsig_0_2z) & (celloutsig_0_2z | celloutsig_0_2z));
  assign celloutsig_1_19z = ~((celloutsig_1_18z | celloutsig_1_8z) & (celloutsig_1_6z[8] | celloutsig_1_1z[3]));
  assign celloutsig_0_11z = ~((celloutsig_0_5z[13] | celloutsig_0_0z) & (celloutsig_0_8z | celloutsig_0_4z));
  assign celloutsig_0_3z = ~(celloutsig_0_0z ^ celloutsig_0_1z[3]);
  assign celloutsig_0_24z = ~(celloutsig_0_16z ^ celloutsig_0_4z);
  reg [2:0] _16_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _16_ <= 3'h0;
    else _16_ <= celloutsig_0_34z[6:4];
  assign out_data[34:32] = _16_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _01_ <= 37'h0000000000;
    else _01_ <= { in_data[26:12], celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_11z };
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _02_ <= 3'h0;
    else _02_ <= { _01_[27], celloutsig_0_3z, celloutsig_0_0z };
  reg [6:0] _19_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _19_ <= 7'h00;
    else _19_ <= { celloutsig_0_12z[3:1], celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_14z };
  assign { _03_[6:5], _00_, _03_[3:0] } = _19_;
  assign celloutsig_1_0z = in_data[146:142] / { 1'h1, in_data[170:167] };
  assign celloutsig_1_7z = { celloutsig_1_6z, celloutsig_1_0z } / { 1'h1, celloutsig_1_3z[12:10], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_0z[4:1], in_data[96] };
  assign celloutsig_0_10z = celloutsig_0_1z / { 1'h1, in_data[50], celloutsig_0_8z, celloutsig_0_6z };
  assign celloutsig_0_12z = in_data[17:14] / { 1'h1, celloutsig_0_10z[2:1], celloutsig_0_8z };
  assign celloutsig_0_1z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } / { 1'h1, in_data[77:75] };
  assign celloutsig_0_25z = { celloutsig_0_10z[2:0], celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_24z, celloutsig_0_3z } / { 1'h1, celloutsig_0_12z[2:0], celloutsig_0_22z, celloutsig_0_8z, celloutsig_0_11z };
  assign celloutsig_0_31z = { celloutsig_0_10z[3:1], celloutsig_0_13z, celloutsig_0_4z } || { celloutsig_0_25z[3:0], celloutsig_0_27z };
  assign celloutsig_0_2z = in_data[24:10] || in_data[61:47];
  assign celloutsig_0_34z = { celloutsig_0_32z[12:5], _03_[6:5], _00_, _03_[3:0], celloutsig_0_30z } * { celloutsig_0_19z[8:2], celloutsig_0_25z, celloutsig_0_21z, celloutsig_0_16z };
  assign celloutsig_1_1z = celloutsig_1_0z[3:0] * celloutsig_1_0z[4:1];
  assign celloutsig_0_19z = _01_[33:17] * { celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_0z };
  assign celloutsig_0_32z = celloutsig_0_19z[6] ? { celloutsig_0_28z[15:6], celloutsig_0_13z, celloutsig_0_29z } : { celloutsig_0_20z, celloutsig_0_31z, celloutsig_0_11z, celloutsig_0_4z };
  assign celloutsig_0_7z = celloutsig_0_2z ? { celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_6z } : { celloutsig_0_0z, 1'h0, celloutsig_0_3z };
  assign celloutsig_0_20z = celloutsig_0_12z[0] ? { _01_[21:20], celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_1z, _02_ } : { celloutsig_0_19z[14:7], 1'h0, celloutsig_0_14z, celloutsig_0_0z };
  assign celloutsig_1_5z = in_data[173:164] != in_data[142:133];
  assign celloutsig_1_8z = { in_data[147:139], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z } != { celloutsig_1_6z[6:2], celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_1_2z = { celloutsig_1_1z[2], celloutsig_1_0z } | { celloutsig_1_1z[3], celloutsig_1_0z };
  assign celloutsig_1_6z = { celloutsig_1_2z, celloutsig_1_0z } | { celloutsig_1_3z[10], celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_0_17z = celloutsig_0_5z[12:10] | { celloutsig_0_7z[1], celloutsig_0_3z, celloutsig_0_11z };
  assign celloutsig_1_18z = ^ { celloutsig_1_7z[15:13], celloutsig_1_2z, celloutsig_1_8z };
  assign celloutsig_0_21z = ^ celloutsig_0_5z[14:2];
  assign celloutsig_0_22z = ^ celloutsig_0_12z;
  assign celloutsig_1_3z = { in_data[122:117], celloutsig_1_1z, celloutsig_1_2z } - { in_data[110], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_5z = { in_data[78:63], celloutsig_0_3z, celloutsig_0_3z } - { in_data[44:37], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_28z = { _01_[22:16], celloutsig_0_3z, celloutsig_0_1z, _02_, celloutsig_0_10z } - { celloutsig_0_17z[2:1], celloutsig_0_10z, celloutsig_0_25z, celloutsig_0_24z, celloutsig_0_22z, celloutsig_0_12z };
  assign celloutsig_0_29z = celloutsig_0_7z - celloutsig_0_17z;
  assign celloutsig_0_13z = ~((celloutsig_0_6z & celloutsig_0_2z) | celloutsig_0_8z);
  assign celloutsig_0_27z = ~((celloutsig_0_21z & celloutsig_0_21z) | celloutsig_0_21z);
  assign _03_[4] = _00_;
  assign { out_data[128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_12z[3] };
endmodule
