$version Generated by VerilatedVcd $end
$date Sun Nov  7 23:28:12 2021 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 % clk $end
  $var wire  8 $ count [7:0] $end
  $var wire  1 # enable $end
  $var wire  1 & rstf $end
  $scope module counter $end
   $var wire  1 % clk $end
   $var wire  8 $ count [7:0] $end
   $var wire  1 # enable $end
   $var wire  1 & rstf $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
1#
b00100111 $
0%
1&
#2
b00000000 $
1%
0&
#3
0%
#4
1%
#5
0%
#6
1%
#7
0%
#8
1%
#9
0%
#10
1%
#11
0%
#12
1%
#13
0%
#14
1%
#15
0%
#16
1%
#17
0%
#18
1%
#19
0%
#20
1%
#21
0%
1&
#22
b00000001 $
1%
#23
0%
#24
b00000010 $
1%
#25
0%
#26
b00000011 $
1%
#27
0%
#28
b00000100 $
1%
#29
0%
#30
b00000101 $
1%
#31
0%
#32
b00000110 $
1%
#33
0%
#34
b00000111 $
1%
#35
0%
#36
b00001000 $
1%
#37
0%
#38
b00001001 $
1%
#39
0%
#40
b00001010 $
1%
#41
0%
#42
b00001011 $
1%
#43
0%
#44
b00001100 $
1%
#45
0%
#46
b00001101 $
1%
#47
0%
#48
b00001110 $
1%
#49
0%
#50
b00001111 $
1%
#51
0%
#52
b00010000 $
1%
#53
0%
#54
b00010001 $
1%
#55
0%
#56
b00010010 $
1%
#57
0%
#58
b00010011 $
1%
#59
0%
#60
b00010100 $
1%
#61
0%
#62
b00010101 $
1%
#63
0%
#64
b00010110 $
1%
#65
0%
#66
b00010111 $
1%
#67
0%
#68
b00011000 $
1%
#69
0%
#70
b00011001 $
1%
#71
0%
#72
b00011010 $
1%
#73
0%
#74
b00011011 $
1%
#75
0%
#76
b00011100 $
1%
#77
0%
#78
b00011101 $
1%
#79
0%
#80
b00011110 $
1%
#81
0%
#82
b00011111 $
1%
#83
0%
#84
b00100000 $
1%
#85
0%
#86
b00100001 $
1%
#87
0%
#88
b00100010 $
1%
#89
0%
#90
b00100011 $
1%
#91
0%
#92
b00100100 $
1%
#93
0%
#94
b00100101 $
1%
#95
0%
#96
b00100110 $
1%
#97
0%
#98
b00100111 $
1%
#99
0%
