/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [11:0] _01_;
  wire [7:0] _02_;
  wire [2:0] _03_;
  wire [33:0] _04_;
  wire [16:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_2z;
  wire [16:0] celloutsig_0_3z;
  wire [11:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_1_0z;
  wire [26:0] celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [13:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [23:0] celloutsig_1_17z;
  wire [11:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire [14:0] celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire [7:0] celloutsig_1_7z;
  wire [12:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_11z = ~(in_data[86] & celloutsig_0_5z[2]);
  assign celloutsig_0_4z = { in_data[70:63], _01_[3], _00_, _01_[1:0] } + celloutsig_0_0z[13:2];
  assign celloutsig_1_1z = in_data[129:126] + in_data[131:128];
  assign celloutsig_1_3z = in_data[170:165] + { celloutsig_1_2z[2], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_4z = { celloutsig_1_2z[3:1], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z } + in_data[158:144];
  assign celloutsig_1_7z = { celloutsig_1_3z[4:2], celloutsig_1_2z, celloutsig_1_6z } + _02_;
  assign celloutsig_1_8z = celloutsig_1_4z[13:1] + { celloutsig_1_7z[6:2], celloutsig_1_7z };
  assign celloutsig_1_11z = { in_data[182], celloutsig_1_2z } + { _02_[6:3], celloutsig_1_6z };
  assign celloutsig_1_14z = { celloutsig_1_10z[18:12], celloutsig_1_13z, celloutsig_1_3z } + { celloutsig_1_12z, celloutsig_1_8z };
  assign celloutsig_1_18z = { in_data[120:110], celloutsig_1_15z } + { celloutsig_1_17z[8:4], celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_15z };
  reg [3:0] _15_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _15_ <= 4'h0;
    else _15_ <= celloutsig_0_0z[3:0];
  assign { _01_[3], _00_, _01_[1:0] } = _15_;
  reg [33:0] _16_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _16_ <= 34'h000000000;
    else _16_ <= { celloutsig_1_4z[9:6], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z };
  assign { _04_[33:32], _02_, _04_[23:12], _03_, _04_[8:0] } = _16_;
  assign celloutsig_0_2z = in_data[63:57] === celloutsig_0_0z[6:0];
  assign celloutsig_1_19z = { celloutsig_1_2z[1], celloutsig_1_15z, celloutsig_1_13z } === { celloutsig_1_17z[15:14], celloutsig_1_15z };
  assign celloutsig_1_12z = celloutsig_1_10z[25:22] === { celloutsig_1_8z[6:4], celloutsig_1_6z };
  assign celloutsig_1_15z = celloutsig_1_4z[12:8] === celloutsig_1_14z[12:8];
  assign celloutsig_0_0z = in_data[54] ? in_data[38:22] : { in_data[55], 1'h0, in_data[53:39] };
  assign celloutsig_0_3z = celloutsig_0_0z[4] ? { _01_[0], _01_[3], _00_, _01_[1:0], _01_[3], _00_, _01_[1:0], _01_[3], _00_, _01_[1:0], _01_[3], _00_, _01_[1:0] } : in_data[56:40];
  assign celloutsig_0_5z = _00_ ? { celloutsig_0_4z[6:5], celloutsig_0_2z } : { 1'h0, _01_[1:0] };
  assign celloutsig_0_10z = in_data[9] ? celloutsig_0_4z[4:2] : celloutsig_0_3z[15:13];
  assign celloutsig_1_2z = celloutsig_1_1z[1] ? { celloutsig_1_1z[3:2], 1'h1, celloutsig_1_1z[0] } : { in_data[125:123], celloutsig_1_0z };
  assign celloutsig_1_10z[26:1] = in_data[133] ? in_data[186:161] : { in_data[190:174], celloutsig_1_7z, celloutsig_1_6z };
  assign celloutsig_1_17z = celloutsig_1_12z ? { celloutsig_1_14z[4], 2'h3, celloutsig_1_15z, celloutsig_1_3z, celloutsig_1_14z } : { in_data[165:152], celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_0z = & in_data[144:132];
  assign celloutsig_1_6z = & celloutsig_1_3z[2:0];
  assign celloutsig_1_13z = & celloutsig_1_7z[7:1];
  assign { _01_[11:4], _01_[2] } = { in_data[70:63], _00_ };
  assign { _04_[31:24], _04_[11:9] } = { _02_, _03_ };
  assign celloutsig_1_10z[0] = celloutsig_1_0z;
  assign { out_data[139:128], out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_10z, celloutsig_0_11z };
endmodule
