================================================================
  Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
  Version 2014.4
  Build 1071461 on Tue Nov 18 16:42:57 PM 2014
  Copyright (C) 2014 Xilinx Inc. All rights reserved.
================================================================
@I [LIC-101] Checked out feature [HLS]
@I [HLS-10] Running '/nfs/app/Xilinx/Vivado_HLS/2014.4/bin/unwrapped/lnx64.o/vivado_hls'
            for user 'yaochen' on host 'yao-ADSC' (Linux_x86_64 version 4.4.0-45-generic) on Fri Nov 04 14:40:12 SGT 2016
            in directory '/home/yaochen/work/NN/NN_hls/tiny_dnn_LeNet5/examples'
@I [HLS-10] Opening project '/home/yaochen/work/NN/NN_hls/tiny_dnn_LeNet5/examples/LeNet_5_hls'.
@I [HLS-10] Adding design file 'stb_image/stb_image.h' to the project
@I [HLS-10] Adding design file 'stb_image/stb_image_resize.h' to the project
@I [HLS-10] Adding design file 'stb_image/stb_image_write.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/activations/activation_function.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/core/framework/device.fwd.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/core/framework/device.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/core/framework/op_kernel.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/core/framework/program.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/core/framework/program_manager.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/core/kernels/avx_conv2d_back_kernel.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/core/kernels/avx_conv2d_kernel.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/core/kernels/avx_deconv2d_back_kernel.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/core/kernels/avx_deconv2d_kernel.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/core/kernels/avx_fully_connected_kernel.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/core/kernels/avx_kernel_common.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/core/kernels/avx_maxpool_kernel.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/core/kernels/conv2d.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/core/kernels/conv2d_grad_op.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/core/kernels/conv2d_grad_op_avx.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/core/kernels/conv2d_op.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/core/kernels/conv2d_op_avx.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/core/kernels/conv2d_op_custom.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/core/kernels/conv2d_op_libdnn.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/core/kernels/conv2d_op_nnpack.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/core/kernels/conv2d_op_opencl.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/core/kernels/fully_connected_grad_op.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/core/kernels/fully_connected_op.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/core/kernels/fully_connected_op_avx.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/core/kernels/fully_connected_op_custom.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/core/kernels/fully_connected_op_nnpack.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/core/kernels/nnp_deconv2d_kernel.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/core/kernels/nnp_fully_kernel.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/core/kernels/nnp_maxpool_kernel.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/core/kernels/tiny_conv2d_back_kernel.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/core/kernels/tiny_conv2d_kernel.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/core/kernels/tiny_deconv2d_back_kernel.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/core/kernels/tiny_deconv2d_kernel.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/core/kernels/tiny_fully_connected_kernel.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/core/kernels/tiny_maxpool_kernel.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/core/kernels/tiny_quantization_kernel.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/core/kernels/tiny_quantized_conv2d_kernel.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/core/kernels/tiny_quantized_deconv2d_kernel.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/core/kernels/tiny_quantized_fully_connected_kernel.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/core/params/conv_params.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/core/params/deconv_params.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/core/params/fully_params.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/core/params/maxpool_params.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/core/params/params.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/core/backend.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/core/backend_avx.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/core/backend_dnn.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/core/backend_nnp.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/core/backend_tiny.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/core/device.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/core/device_cpu.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/core/device_ocl.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/core/session.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/io/caffe/layer_factory.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/io/caffe/layer_factory_impl.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/io/cifar10_parser.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/io/display.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/io/layer_factory.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/io/mnist_parser.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/layers/arithmetic_layer.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/layers/average_pooling_layer.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/layers/average_unpooling_layer.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/layers/batch_normalization_layer.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/layers/concat_layer.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/layers/convolutional_layer.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/layers/deconvolutional_layer.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/layers/dropout_layer.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/layers/feedforward_layer.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/layers/fully_connected_layer.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/layers/input_layer.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/layers/layer.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/layers/layers.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/layers/linear_layer.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/layers/lrn_layer.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/layers/max_pooling_layer.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/layers/max_unpooling_layer.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/layers/partial_connected_layer.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/layers/power_layer.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/layers/quantized_convolutional_layer.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/layers/quantized_deconvolutional_layer.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/layers/quantized_fully_connected_layer.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/layers/slice_layer.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/lossfunctions/loss_function.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/optimizers/optimizer.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/util/aligned_allocator.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/util/colored_print.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/util/deform.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/util/graph_visualizer.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/util/image.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/util/math_functions.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/util/nn_error.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/util/parallel_for.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/util/product.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/util/random.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/util/target_cost.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/util/util.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/util/weight_init.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/static_vector.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/config.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/network.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/node.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/nodes.h' to the project
@I [HLS-10] Adding design file '../tiny_dnn/tiny_dnn.h' to the project
@I [HLS-10] Adding test bench file 'lenet.cpp' to the project
@I [HLS-10] Adding test bench file 'lenet.cpp' to the project
@I [HLS-10] Adding test bench file '4.bmp' to the project
@I [HLS-10] Adding test bench file 'LeNet-weights' to the project
@I [HLS-10] Opening and resetting solution '/home/yaochen/work/NN/NN_hls/tiny_dnn_LeNet5/examples/LeNet_5_hls/lenet-5'.
@I [HLS-10] Cleaning up the solution database.
@I [HLS-10] Setting target device to 'xc7vx690tffg1761-2'
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
   Compiling ../../../../lenet.cpp in debug mode
   Generating csim.exe
In file included from ../../../../lenet.cpp:9:0:
../../../../stb_image/stb_image_resize.h:256:27: warning: comma at end of enumerator list [-pedantic]
../../../../stb_image/stb_image_resize.h:287:34: warning: comma at end of enumerator list [-pedantic]
../../../../stb_image/stb_image_resize.h:295:26: warning: comma at end of enumerator list [-pedantic]
In file included from ../../../../lenet.cpp:9:0:
../../../../stb_image/stb_image_resize.h:1028:13: warning: unused parameter ‘stbir_info’ [-Wunused-parameter]
../../../../stb_image/stb_image_resize.h:1078:13: warning: unused parameter ‘stbir_info’ [-Wunused-parameter]
../../../../stb_image/stb_image_resize.h:1108:13: warning: unused parameter ‘stbir_info’ [-Wunused-parameter]
../../../../stb_image/stb_image_resize.h:1108:13: warning: unused parameter ‘shift’ [-Wunused-parameter]
../../../../stb_image/stb_image_resize.h: In function ‘void stbir__resample_horizontal_upsample(stbir__info*, int, float*)’:
../../../../stb_image/stb_image_resize.h:1436:9: warning: unused variable ‘kernel_pixel_width’ [-Wunused-variable]
../../../../stb_image/stb_image_resize.h: At global scope:
../../../../stb_image/stb_image_resize.h:1432:13: warning: unused parameter ‘n’ [-Wunused-parameter]
../../../../stb_image/stb_image_resize.h: In function ‘void stbir__resample_horizontal_downsample(stbir__info*, int, float*)’:
../../../../stb_image/stb_image_resize.h:1520:9: warning: unused variable ‘output_w’ [-Wunused-variable]
../../../../stb_image/stb_image_resize.h:1521:9: warning: unused variable ‘kernel_pixel_width’ [-Wunused-variable]
../../../../stb_image/stb_image_resize.h: At global scope:
../../../../stb_image/stb_image_resize.h:1516:13: warning: unused parameter ‘n’ [-Wunused-parameter]
../../../../stb_image/stb_image_resize.h: In function ‘void stbir__resample_vertical_upsample(stbir__info*, int, int, int, float)’:
../../../../stb_image/stb_image_resize.h:1877:9: warning: unused variable ‘ring_buffer_last_scanline’ [-Wunused-variable]
../../../../stb_image/stb_image_resize.h: At global scope:
../../../../stb_image/stb_image_resize.h:1856:13: warning: unused parameter ‘in_first_scanline’ [-Wunused-parameter]
../../../../stb_image/stb_image_resize.h:1856:13: warning: unused parameter ‘in_last_scanline’ [-Wunused-parameter]
../../../../stb_image/stb_image_resize.h:1856:13: warning: unused parameter ‘in_center_of_out’ [-Wunused-parameter]
../../../../stb_image/stb_image_resize.h: In function ‘void stbir__resample_vertical_downsample(stbir__info*, int, int, int, float)’:
../../../../stb_image/stb_image_resize.h:1978:9: warning: unused variable ‘output_h’ [-Wunused-variable]
../../../../stb_image/stb_image_resize.h:1983:11: warning: unused variable ‘output_data’ [-Wunused-variable]
../../../../stb_image/stb_image_resize.h:1991:9: warning: unused variable ‘ring_buffer_last_scanline’ [-Wunused-variable]
../../../../stb_image/stb_image_resize.h: At global scope:
../../../../stb_image/stb_image_resize.h:1974:13: warning: unused parameter ‘in_first_scanline’ [-Wunused-parameter]
../../../../stb_image/stb_image_resize.h:1974:13: warning: unused parameter ‘in_last_scanline’ [-Wunused-parameter]
../../../../stb_image/stb_image_resize.h:1974:13: warning: unused parameter ‘in_center_of_out’ [-Wunused-parameter]
../../../../stb_image/stb_image_resize.h:2414:12: warning: unused parameter ‘alloc_context’ [-Wunused-parameter]
../../../../lenet.cpp: In function ‘int test_vec_t(int)’:
../../../../lenet.cpp:172:20: warning: name lookup of ‘i’ changed [enabled by default]
../../../../lenet.cpp:157:5: warning:   matches this ‘i’ under ISO standard rules [enabled by default]
../../../../lenet.cpp:161:13: warning:   matches this ‘i’ under old rules [enabled by default]
../../../../lenet.cpp: At global scope:
../../../../lenet.cpp:179:5: warning: unused parameter ‘argc’ [-Wunused-parameter]
../../../../lenet.cpp:179:5: warning: unused parameter ‘argv’ [-Wunused-parameter]
testing_hls...32
@I [SIM-1] CSim done with 0 errors.
@I [HLS-10] Analyzing design file 'lenet.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [XFORM-603] Inlining function 's_vector<int, 16>::operator[]' into 'test_vec_t' (lenet.cpp:175).
@I [XFORM-603] Inlining function 's_vector<int, 16>::operator[]' into 'test_vec_t' (lenet.cpp:163).
@I [HLS-10] Checking synthesizability ...
@I [XFORM-602] Inlining function 's_vector<int, 16>::push_back' into 'test_vec_t' (lenet.cpp:172) automatically.
@I [XFORM-102] Automatically partitioning small array 'arr' completely based on array size.
@I [XFORM-101] Partitioning array 'arr' in dimension 1 completely.
@I [XFORM-602] Inlining function 's_vector<int, 16>::push_back' into 'test_vec_t' (lenet.cpp:172) automatically.
@I [HLS-111] Elapsed time: 7.83915 seconds; current memory usage: 365 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'test_vec_t' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'test_vec_t' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.027977 seconds; current memory usage: 365 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'test_vec_t' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.015154 seconds; current memory usage: 365 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'test_vec_t' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'test_vec_t/i' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on function 'test_vec_t' to 'ap_ctrl_hs'.
@I [RTGEN-100] Finished creating RTL model for 'test_vec_t'.
@I [HLS-111] Elapsed time: 0.017204 seconds; current memory usage: 365 MB.
@I [RTMG-278] Implementing memory 'test_vec_t_abrr_elems_ram' using distributed RAMs with power-on initialization.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'test_vec_t'.
@I [WVHDL-304] Generating RTL VHDL for 'test_vec_t'.
@I [WVLOG-307] Generating RTL Verilog for 'test_vec_t'.
[2Kvivado_hls> [12C[2Kvivado_hls> e[13C[2Kvivado_hls> ex[14C[2Kvivado_hls> exi[15C[2Kvivado_hls> exit[16C
@I [HLS-112] Total elapsed time: 25.563 seconds; peak memory usage: 365 MB.
@I [LIC-101] Checked in feature [HLS]
