Analysis & Synthesis report for DE0_NANO_PWM
Tue Jan 20 20:46:00 2015
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics
 11. Parameter Settings for User Entity Instance: Top-level Entity: |DE0_NANO_PWM
 12. Parameter Settings for User Entity Instance: integrador:u5
 13. Parameter Settings for User Entity Instance: theta_abc:u6
 14. Parameter Settings for User Entity Instance: portadora_tringular:uc1
 15. Parameter Settings for User Entity Instance: portadora_tringular:uc2
 16. Parameter Settings for User Entity Instance: portadora_tringular:uc3
 17. Parameter Settings for User Entity Instance: tabela_sin:usin
 18. Parameter Settings for User Entity Instance: comparador:ucomp
 19. Port Connectivity Checks: "clk_div:uled"
 20. Port Connectivity Checks: "comparador:ucomp"
 21. Port Connectivity Checks: "portadora_tringular:uc3"
 22. Port Connectivity Checks: "portadora_tringular:uc2"
 23. Port Connectivity Checks: "portadora_tringular:uc1"
 24. Port Connectivity Checks: "theta_abc:u6"
 25. Port Connectivity Checks: "integrador:u5"
 26. Port Connectivity Checks: "clk_div:u1"
 27. Post-Synthesis Netlist Statistics for Top Partition
 28. Elapsed Time Per Partition
 29. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jan 20 20:46:00 2015      ;
; Quartus II 64-Bit Version          ; 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name                      ; DE0_NANO_PWM                               ;
; Top-level Entity Name              ; DE0_NANO_PWM                               ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 0                                          ;
;     Total combinational functions  ; 0                                          ;
;     Dedicated logic registers      ; 0                                          ;
; Total registers                    ; 0                                          ;
; Total pins                         ; 69                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; DE0_NANO_PWM       ; DE0_NANO_PWM       ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                       ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                                ; Library ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------------------------------------+---------+
; my_types_pkg.vhd                 ; yes             ; User VHDL File  ; C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/my_types_pkg.vhd         ;         ;
; fixed_pkg_c.vhdl                 ; yes             ; User VHDL File  ; C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/fixed_pkg_c.vhdl         ;         ;
; fixed_float_types_c.vhdl         ; yes             ; User VHDL File  ; C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/fixed_float_types_c.vhdl ;         ;
; DE0_NANO_PWM.vhd                 ; yes             ; User VHDL File  ; C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/DE0_NANO_PWM.vhd         ;         ;
; tabela_sin.vhd                   ; yes             ; User VHDL File  ; C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/tabela_sin.vhd           ;         ;
; theta_abc.vhd                    ; yes             ; User VHDL File  ; C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/theta_abc.vhd            ;         ;
; portadora_tringular.vhd          ; yes             ; User VHDL File  ; C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/portadora_tringular.vhd  ;         ;
; comparador.vhd                   ; yes             ; User VHDL File  ; C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/comparador.vhd           ;         ;
; clk_div.vhd                      ; yes             ; User VHDL File  ; C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/clk_div.vhd              ;         ;
; integrador.vhd                   ; yes             ; User VHDL File  ; C:/Users/Administrator/Documents/GitHub/DE0_NANO/BASE/DE0_NANO_PWM/integrador.vhd           ;         ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
;                                             ;          ;
; Total combinational functions               ; 0        ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 0        ;
;     -- 3 input functions                    ; 0        ;
;     -- <=2 input functions                  ; 0        ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 0        ;
;     -- arithmetic mode                      ; 0        ;
;                                             ;          ;
; Total registers                             ; 0        ;
;     -- Dedicated logic registers            ; 0        ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 69       ;
;                                             ;          ;
; Embedded Multiplier 9-bit elements          ; 0        ;
;                                             ;          ;
; Maximum fan-out node                        ; CLOCK_50 ;
; Maximum fan-out                             ; 1        ;
; Total fan-out                               ; 69       ;
; Average fan-out                             ; 0.50     ;
+---------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; |DE0_NANO_PWM              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 69   ; 0            ; |DE0_NANO_PWM       ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; integrador:u5|out_int[0..3]            ; Merged with integrador:u5|out_int[4]   ;
; integrador:u5|out_int[4]               ; Stuck at GND due to stuck port data_in ;
; clk_div:u1|clk_out_bi                  ; Stuck at GND due to stuck port clock   ;
; clk_div:u1|count[0..15]                ; Stuck at GND due to stuck port clock   ;
; integrador:u5|out_int[5..29]           ; Stuck at GND due to stuck port clock   ;
; integrador:u5|sinc_int                 ; Stuck at GND due to stuck port clock   ;
; clk_div:uled|clk_out_bi                ; Stuck at GND due to stuck port clock   ;
; clk_div:uled|count[0..15]              ; Stuck at GND due to stuck port clock   ;
; Total Number of Removed Registers = 65 ;                                        ;
+----------------------------------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                             ;
+--------------------------+---------------------------+----------------------------------------------------------------------------------+
; Register name            ; Reason for Removal        ; Registers Removed due to This Register                                           ;
+--------------------------+---------------------------+----------------------------------------------------------------------------------+
; integrador:u5|out_int[4] ; Stuck at GND              ; integrador:u5|out_int[29], integrador:u5|out_int[28], integrador:u5|out_int[27], ;
;                          ; due to stuck port data_in ; integrador:u5|out_int[26], integrador:u5|out_int[25], integrador:u5|out_int[24], ;
;                          ;                           ; integrador:u5|out_int[23], integrador:u5|out_int[22], integrador:u5|out_int[21], ;
;                          ;                           ; integrador:u5|out_int[20], integrador:u5|out_int[19], integrador:u5|out_int[18], ;
;                          ;                           ; integrador:u5|out_int[17], integrador:u5|out_int[16], integrador:u5|out_int[15], ;
;                          ;                           ; integrador:u5|out_int[14], integrador:u5|out_int[13], integrador:u5|out_int[12], ;
;                          ;                           ; integrador:u5|out_int[11], integrador:u5|out_int[10], integrador:u5|out_int[9],  ;
;                          ;                           ; integrador:u5|out_int[8], integrador:u5|out_int[7], integrador:u5|out_int[6],    ;
;                          ;                           ; integrador:u5|out_int[5], integrador:u5|sinc_int, clk_div:uled|clk_out_bi,       ;
;                          ;                           ; clk_div:uled|count[15], clk_div:uled|count[14], clk_div:uled|count[13],          ;
;                          ;                           ; clk_div:uled|count[12], clk_div:uled|count[11], clk_div:uled|count[10],          ;
;                          ;                           ; clk_div:uled|count[9], clk_div:uled|count[8], clk_div:uled|count[7],             ;
;                          ;                           ; clk_div:uled|count[6], clk_div:uled|count[5], clk_div:uled|count[4],             ;
;                          ;                           ; clk_div:uled|count[3], clk_div:uled|count[2], clk_div:uled|count[1],             ;
;                          ;                           ; clk_div:uled|count[0]                                                            ;
+--------------------------+---------------------------+----------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |DE0_NANO_PWM ;
+-------------------+-------+--------------------------------------------------+
; Parameter Name    ; Value ; Type                                             ;
+-------------------+-------+--------------------------------------------------+
; N                 ; 3     ; Signed Integer                                   ;
; Nin               ; 13    ; Signed Integer                                   ;
; Nout              ; 30    ; Signed Integer                                   ;
; n_bits_phase      ; 30    ; Signed Integer                                   ;
; n_bits_c          ; 22    ; Signed Integer                                   ;
; TAM_MEM           ; 32    ; Signed Integer                                   ;
; NBITS_MEM_ADDRESS ; 6     ; Signed Integer                                   ;
; ID_MEM_DAC        ; 28    ; Signed Integer                                   ;
; ID_MEM_SW1        ; 30    ; Signed Integer                                   ;
+-------------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integrador:u5 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; Nin            ; 13    ; Signed Integer                    ;
; Nout           ; 30    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: theta_abc:u6 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; Nin            ; 30    ; Signed Integer                   ;
; Nout           ; 16    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: portadora_tringular:uc1 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; N              ; 16    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: portadora_tringular:uc2 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; N              ; 16    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: portadora_tringular:uc3 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; N              ; 16    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tabela_sin:usin ;
+----------------+-----------+---------------------------------+
; Parameter Name ; Value     ; Type                            ;
+----------------+-----------+---------------------------------+
; THETA_MAX      ; 380808000 ; Signed Integer                  ;
; n_bits_phase   ; 16        ; Signed Integer                  ;
; n_bits_c       ; 16        ; Signed Integer                  ;
+----------------+-----------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: comparador:ucomp ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; n_bits_c       ; 16    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------+
; Port Connectivity Checks: "clk_div:uled"     ;
+------------+-------+----------+--------------+
; Port       ; Type  ; Severity ; Details      ;
+------------+-------+----------+--------------+
; en         ; Input ; Info     ; Stuck at VCC ;
; div[2..1]  ; Input ; Info     ; Stuck at VCC ;
; div[15..3] ; Input ; Info     ; Stuck at GND ;
; div[0]     ; Input ; Info     ; Stuck at GND ;
+------------+-------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "comparador:ucomp"                                                                       ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; en       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; comp_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "portadora_tringular:uc3"                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; en                ; Input  ; Info     ; Stuck at VCC                                                                        ;
; reset             ; Input  ; Info     ; Stuck at GND                                                                        ;
; count_ini[15..11] ; Input  ; Info     ; Stuck at GND                                                                        ;
; count_ini[9..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; count_ini[10]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; dir_ini           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; max[10..0]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; max[15..11]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; dir               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "portadora_tringular:uc2"                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; en                ; Input  ; Info     ; Stuck at VCC                                                                        ;
; reset             ; Input  ; Info     ; Stuck at GND                                                                        ;
; count_ini[15..11] ; Input  ; Info     ; Stuck at GND                                                                        ;
; count_ini[9..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; count_ini[10]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; dir_ini           ; Input  ; Info     ; Stuck at GND                                                                        ;
; max[10..0]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; max[15..11]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; dir               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "portadora_tringular:uc1"                                                                   ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; en          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; reset       ; Input  ; Info     ; Stuck at GND                                                                        ;
; count_ini   ; Input  ; Info     ; Stuck at GND                                                                        ;
; dir_ini     ; Input  ; Info     ; Stuck at GND                                                                        ;
; max[10..0]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; max[15..11] ; Input  ; Info     ; Stuck at GND                                                                        ;
; dir         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "theta_abc:u6"                                                                          ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; en      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; reset   ; Input  ; Info     ; Stuck at GND                                                                        ;
; theta_b ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; theta_c ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "integrador:u5"          ;
+------------------+-------+----------+--------------+
; Port             ; Type  ; Severity ; Details      ;
+------------------+-------+----------+--------------+
; en               ; Input ; Info     ; Stuck at VCC ;
; reset            ; Input ; Info     ; Stuck at GND ;
; max[28..0]       ; Input ; Info     ; Stuck at VCC ;
; max[29]          ; Input ; Info     ; Stuck at GND ;
; int_data[7..5]   ; Input ; Info     ; Stuck at VCC ;
; int_data[11..10] ; Input ; Info     ; Stuck at GND ;
; int_data[4..0]   ; Input ; Info     ; Stuck at GND ;
; int_data[12]     ; Input ; Info     ; Stuck at VCC ;
; int_data[9]      ; Input ; Info     ; Stuck at VCC ;
; int_data[8]      ; Input ; Info     ; Stuck at GND ;
+------------------+-------+----------+--------------+


+----------------------------------------------+
; Port Connectivity Checks: "clk_div:u1"       ;
+------------+-------+----------+--------------+
; Port       ; Type  ; Severity ; Details      ;
+------------+-------+----------+--------------+
; en         ; Input ; Info     ; Stuck at VCC ;
; div[15..3] ; Input ; Info     ; Stuck at GND ;
; div[1..0]  ; Input ; Info     ; Stuck at GND ;
; div[2]     ; Input ; Info     ; Stuck at VCC ;
+------------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 69                          ;
; cycloneiii_lcell_comb ; 1                           ;
;     normal            ; 1                           ;
;         0 data inputs ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 0.00                        ;
; Average LUT depth     ; 0.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Tue Jan 20 20:45:40 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO_PWM -c DE0_NANO_PWM
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 0 entities, in source file my_types_pkg.vhd
    Info (12022): Found design unit 1: my_types_pkg
Info (12021): Found 2 design units, including 0 entities, in source file fixed_pkg_c.vhdl
    Info (12022): Found design unit 1: fixed_pkg
    Info (12022): Found design unit 2: fixed_pkg-body
Info (12021): Found 1 design units, including 0 entities, in source file fixed_float_types_c.vhdl
    Info (12022): Found design unit 1: fixed_float_types
Info (12021): Found 2 design units, including 1 entities, in source file de0_nano_pwm.vhd
    Info (12022): Found design unit 1: DE0_NANO_PWM-MAIN
    Info (12023): Found entity 1: DE0_NANO_PWM
Info (12021): Found 2 design units, including 1 entities, in source file sinewave.vhd
    Info (12022): Found design unit 1: sinewave-Behavioral
    Info (12023): Found entity 1: sinewave
Info (12021): Found 2 design units, including 1 entities, in source file contador.vhd
    Info (12022): Found design unit 1: contador-contador
    Info (12023): Found entity 1: contador
Info (12021): Found 2 design units, including 1 entities, in source file tabela_sin.vhd
    Info (12022): Found design unit 1: tabela_sin-tabela_sin
    Info (12023): Found entity 1: tabela_sin
Info (12021): Found 2 design units, including 1 entities, in source file theta_abc.vhd
    Info (12022): Found design unit 1: theta_abc-theta_abc
    Info (12023): Found entity 1: theta_abc
Info (12021): Found 2 design units, including 1 entities, in source file portadora_tringular.vhd
    Info (12022): Found design unit 1: portadora_tringular-portadora_tringular
    Info (12023): Found entity 1: portadora_tringular
Info (12021): Found 2 design units, including 1 entities, in source file comparador.vhd
    Info (12022): Found design unit 1: comparador-comparador
    Info (12023): Found entity 1: comparador
Info (12021): Found 2 design units, including 1 entities, in source file comparadores.vhd
    Info (12022): Found design unit 1: comparadores-comparadores
    Info (12023): Found entity 1: comparadores
Info (12021): Found 2 design units, including 1 entities, in source file clk_div.vhd
    Info (12022): Found design unit 1: clk_div-div
    Info (12023): Found entity 1: clk_div
Info (12021): Found 2 design units, including 1 entities, in source file leds.vhd
    Info (12022): Found design unit 1: LEDs-LEDs
    Info (12023): Found entity 1: LEDs
Info (12021): Found 2 design units, including 1 entities, in source file integrador.vhd
    Info (12022): Found design unit 1: integrador-integrador
    Info (12023): Found entity 1: integrador
Info (12127): Elaborating entity "DE0_NANO_PWM" for the top level hierarchy
Warning (10445): VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1470): subtype or type has null range
Warning (10445): VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1471): subtype or type has null range
Warning (10445): VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1472): subtype or type has null range
Warning (10541): VHDL Signal Declaration warning at DE0_NANO_PWM.vhd(39): used implicit default value for signal "RESET_FA" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at DE0_NANO_PWM.vhd(40): used implicit default value for signal "PWM1L_FA" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at DE0_NANO_PWM.vhd(41): used implicit default value for signal "PWM1H_FA" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at DE0_NANO_PWM.vhd(42): used implicit default value for signal "PWM2L_FA" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at DE0_NANO_PWM.vhd(43): used implicit default value for signal "PWM2H_FA" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at DE0_NANO_PWM.vhd(47): used implicit default value for signal "RESET_FB" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at DE0_NANO_PWM.vhd(48): used implicit default value for signal "PWM1L_FB" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at DE0_NANO_PWM.vhd(49): used implicit default value for signal "PWM1H_FB" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at DE0_NANO_PWM.vhd(50): used implicit default value for signal "PWM2L_FB" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at DE0_NANO_PWM.vhd(51): used implicit default value for signal "PWM2H_FB" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at DE0_NANO_PWM.vhd(56): used implicit default value for signal "RESET_FC" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at DE0_NANO_PWM.vhd(57): used implicit default value for signal "PWM1L_FC" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at DE0_NANO_PWM.vhd(58): used implicit default value for signal "PWM1H_FC" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at DE0_NANO_PWM.vhd(59): used implicit default value for signal "PWM2L_FC" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at DE0_NANO_PWM.vhd(60): used implicit default value for signal "PWM2H_FC" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at DE0_NANO_PWM.vhd(195): used implicit default value for signal "clk_pll" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at DE0_NANO_PWM.vhd(200): object "th_b" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE0_NANO_PWM.vhd(200): object "th_c" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE0_NANO_PWM.vhd(228): object "dirPWM1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE0_NANO_PWM.vhd(228): object "dirPWM2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE0_NANO_PWM.vhd(228): object "dirPWM3" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE0_NANO_PWM.vhd(229): object "cPWM2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE0_NANO_PWM.vhd(229): object "cPWM3" assigned a value but never read
Warning (10873): Using initial value X (don't care) for net "LED[7..1]" at DE0_NANO_PWM.vhd(31)
Info (12128): Elaborating entity "clk_div" for hierarchy "clk_div:u1"
Info (12128): Elaborating entity "integrador" for hierarchy "integrador:u5"
Warning (10445): VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1470): subtype or type has null range
Warning (10445): VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1471): subtype or type has null range
Warning (10445): VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1472): subtype or type has null range
Warning (10492): VHDL Process Statement warning at integrador.vhd(33): signal "en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at integrador.vhd(34): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "theta_abc" for hierarchy "theta_abc:u6"
Warning (10492): VHDL Process Statement warning at theta_abc.vhd(35): signal "en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at theta_abc.vhd(36): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "portadora_tringular" for hierarchy "portadora_tringular:uc1"
Warning (10492): VHDL Process Statement warning at portadora_tringular.vhd(33): signal "en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at portadora_tringular.vhd(34): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at portadora_tringular.vhd(35): signal "count_ini" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at portadora_tringular.vhd(36): signal "dir_ini" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at portadora_tringular.vhd(51): signal "count_ini" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at portadora_tringular.vhd(52): signal "dir_ini" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "tabela_sin" for hierarchy "tabela_sin:usin"
Info (12128): Elaborating entity "comparador" for hierarchy "comparador:ucomp"
Warning (10492): VHDL Process Statement warning at comparador.vhd(34): signal "en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED[0]" is stuck at GND
    Warning (13410): Pin "LED[1]" is stuck at GND
    Warning (13410): Pin "LED[2]" is stuck at GND
    Warning (13410): Pin "LED[3]" is stuck at GND
    Warning (13410): Pin "LED[4]" is stuck at GND
    Warning (13410): Pin "LED[5]" is stuck at GND
    Warning (13410): Pin "LED[6]" is stuck at GND
    Warning (13410): Pin "LED[7]" is stuck at GND
    Warning (13410): Pin "RESET_FA[0]" is stuck at GND
    Warning (13410): Pin "RESET_FA[1]" is stuck at GND
    Warning (13410): Pin "RESET_FA[2]" is stuck at GND
    Warning (13410): Pin "PWM1L_FA[0]" is stuck at GND
    Warning (13410): Pin "PWM1L_FA[1]" is stuck at GND
    Warning (13410): Pin "PWM1L_FA[2]" is stuck at GND
    Warning (13410): Pin "PWM1H_FA[0]" is stuck at GND
    Warning (13410): Pin "PWM1H_FA[1]" is stuck at GND
    Warning (13410): Pin "PWM1H_FA[2]" is stuck at GND
    Warning (13410): Pin "PWM2L_FA[0]" is stuck at GND
    Warning (13410): Pin "PWM2L_FA[1]" is stuck at GND
    Warning (13410): Pin "PWM2L_FA[2]" is stuck at GND
    Warning (13410): Pin "PWM2H_FA[0]" is stuck at GND
    Warning (13410): Pin "PWM2H_FA[1]" is stuck at GND
    Warning (13410): Pin "PWM2H_FA[2]" is stuck at GND
    Warning (13410): Pin "RESET_FB[0]" is stuck at GND
    Warning (13410): Pin "RESET_FB[1]" is stuck at GND
    Warning (13410): Pin "RESET_FB[2]" is stuck at GND
    Warning (13410): Pin "PWM1L_FB[0]" is stuck at GND
    Warning (13410): Pin "PWM1L_FB[1]" is stuck at GND
    Warning (13410): Pin "PWM1L_FB[2]" is stuck at GND
    Warning (13410): Pin "PWM1H_FB[0]" is stuck at GND
    Warning (13410): Pin "PWM1H_FB[1]" is stuck at GND
    Warning (13410): Pin "PWM1H_FB[2]" is stuck at GND
    Warning (13410): Pin "PWM2L_FB[0]" is stuck at GND
    Warning (13410): Pin "PWM2L_FB[1]" is stuck at GND
    Warning (13410): Pin "PWM2L_FB[2]" is stuck at GND
    Warning (13410): Pin "PWM2H_FB[0]" is stuck at GND
    Warning (13410): Pin "PWM2H_FB[1]" is stuck at GND
    Warning (13410): Pin "PWM2H_FB[2]" is stuck at GND
    Warning (13410): Pin "RESET_FC[0]" is stuck at GND
    Warning (13410): Pin "RESET_FC[1]" is stuck at GND
    Warning (13410): Pin "RESET_FC[2]" is stuck at GND
    Warning (13410): Pin "PWM1L_FC[0]" is stuck at GND
    Warning (13410): Pin "PWM1L_FC[1]" is stuck at GND
    Warning (13410): Pin "PWM1L_FC[2]" is stuck at GND
    Warning (13410): Pin "PWM1H_FC[0]" is stuck at GND
    Warning (13410): Pin "PWM1H_FC[1]" is stuck at GND
    Warning (13410): Pin "PWM1H_FC[2]" is stuck at GND
    Warning (13410): Pin "PWM2L_FC[0]" is stuck at GND
    Warning (13410): Pin "PWM2L_FC[1]" is stuck at GND
    Warning (13410): Pin "PWM2L_FC[2]" is stuck at GND
    Warning (13410): Pin "PWM2H_FC[0]" is stuck at GND
    Warning (13410): Pin "PWM2H_FC[1]" is stuck at GND
    Warning (13410): Pin "PWM2H_FC[2]" is stuck at GND
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 16 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_50"
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "KEY[0]"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "INT0_FA[0]"
    Warning (15610): No output dependent on input pin "INT0_FA[1]"
    Warning (15610): No output dependent on input pin "INT0_FA[2]"
    Warning (15610): No output dependent on input pin "INT0_FB[0]"
    Warning (15610): No output dependent on input pin "INT0_FB[1]"
    Warning (15610): No output dependent on input pin "INT0_FB[2]"
    Warning (15610): No output dependent on input pin "INT0_FC[0]"
    Warning (15610): No output dependent on input pin "INT0_FC[1]"
    Warning (15610): No output dependent on input pin "INT0_FC[2]"
Info (21057): Implemented 69 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 53 output pins
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 112 warnings
    Info: Peak virtual memory: 668 megabytes
    Info: Processing ended: Tue Jan 20 20:46:00 2015
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:46


