(* use_dsp48="no" *) (* use_dsp="no" *) module top #(parameter param58 = (8'h9f)) (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h2e):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(3'h5):(1'h0)] wire3;
  input wire [(4'h9):(1'h0)] wire2;
  input wire [(4'hb):(1'h0)] wire1;
  input wire [(3'h4):(1'h0)] wire0;
  wire signed [(3'h4):(1'h0)] wire57;
  wire [(4'hb):(1'h0)] wire55;
  wire [(4'ha):(1'h0)] wire6;
  wire [(4'ha):(1'h0)] wire5;
  wire signed [(4'ha):(1'h0)] wire4;
  assign y = {wire57, wire55, wire6, wire5, wire4, (1'h0)};
  assign wire4 = {$unsigned($unsigned(wire3[(2'h2):(1'h0)]))};
  assign wire5 = wire2[(3'h6):(2'h2)];
  assign wire6 = (&$signed(wire2));
  module7 #() modinst56 (wire55, clk, wire1, wire4, wire3, wire5);
  assign wire57 = ((|wire55) ?
                      wire5 : $unsigned($unsigned($unsigned((8'had)))));
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module7  (y, clk, wire11, wire10, wire9, wire8);
  output wire [(32'h2f):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'hb):(1'h0)] wire11;
  input wire signed [(4'ha):(1'h0)] wire10;
  input wire [(3'h5):(1'h0)] wire9;
  input wire [(4'ha):(1'h0)] wire8;
  wire [(2'h3):(1'h0)] wire53;
  wire [(4'hb):(1'h0)] wire51;
  wire [(2'h3):(1'h0)] wire28;
  wire signed [(3'h6):(1'h0)] wire49;
  reg [(4'h8):(1'h0)] reg12 = (1'h0);
  reg [(3'h6):(1'h0)] reg30 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg31 = (1'h0);
  assign y = {wire53, wire51, wire28, wire49, reg12, reg30, reg31, (1'h0)};
  always
    @(posedge clk) begin
      reg12 <= (wire8[(1'h0):(1'h0)] - wire8);
    end
  module13 #() modinst29 (.clk(clk), .wire15(wire11), .y(wire28), .wire17(wire10), .wire16(reg12), .wire14(wire9));
  always
    @(posedge clk) begin
      reg30 <= $signed(($unsigned((wire11 + reg12)) ?
          wire28[(1'h0):(1'h0)] : reg12[(3'h6):(1'h0)]));
      reg31 <= ($signed((8'ha3)) ?
          ($signed((^~wire11)) & (^(reg30 && (8'had)))) : (wire9 ?
              $signed((|wire10)) : wire8));
    end
  module32 #() modinst50 (wire49, clk, wire11, reg30, wire8, wire10);
  module32 #() modinst52 (wire51, clk, reg12, wire10, reg30, wire8);
  module13 #() modinst54 (wire53, clk, wire8, wire10, wire51, wire49);
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module32  (y, clk, wire36, wire35, wire34, wire33);
  output wire [(32'h6e):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(2'h3):(1'h0)] wire36;
  input wire signed [(3'h6):(1'h0)] wire35;
  input wire [(3'h6):(1'h0)] wire34;
  input wire signed [(4'ha):(1'h0)] wire33;
  wire signed [(4'hb):(1'h0)] wire46;
  wire [(3'h6):(1'h0)] wire45;
  wire signed [(4'hb):(1'h0)] wire44;
  wire signed [(4'h9):(1'h0)] wire43;
  wire [(4'hb):(1'h0)] wire42;
  wire signed [(3'h7):(1'h0)] wire41;
  wire [(4'hb):(1'h0)] wire40;
  wire signed [(4'hb):(1'h0)] wire39;
  wire [(2'h3):(1'h0)] wire38;
  wire [(4'hb):(1'h0)] wire37;
  reg signed [(4'h9):(1'h0)] reg48 = (1'h0);
  reg [(4'h9):(1'h0)] reg47 = (1'h0);
  assign y = {wire46,
                 wire45,
                 wire44,
                 wire43,
                 wire42,
                 wire41,
                 wire40,
                 wire39,
                 wire38,
                 wire37,
                 reg48,
                 reg47,
                 (1'h0)};
  assign wire37 = wire35;
  assign wire38 = $unsigned((^~((!(8'h9f)) == wire35)));
  assign wire39 = (~&wire37);
  assign wire40 = $unsigned(($signed(wire37[(4'h9):(1'h1)]) > $signed($unsigned(wire37))));
  assign wire41 = wire39[(4'hb):(3'h4)];
  assign wire42 = ((~|(8'h9e)) ? wire33[(2'h3):(1'h0)] : wire33[(3'h5):(2'h3)]);
  assign wire43 = $signed($signed(wire38[(1'h1):(1'h0)]));
  assign wire44 = $signed(wire39);
  assign wire45 = $unsigned((wire34[(1'h0):(1'h0)] ?
                      {{(8'hb0)}} : (!(wire42 >> wire40))));
  assign wire46 = ((wire44 <= $unsigned(((8'had) >> wire33))) ?
                      ({(wire40 + (8'h9e))} ?
                          (wire43 ?
                              ((8'ha9) ^~ wire34) : wire43[(2'h2):(1'h1)]) : (~|(+wire38))) : (-$signed(wire40)));
  always
    @(posedge clk) begin
      reg47 <= wire40[(4'h8):(1'h1)];
      reg48 <= $signed(wire38[(1'h0):(1'h0)]);
    end
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module13  (y, clk, wire17, wire16, wire15, wire14);
  output wire [(32'h45):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'ha):(1'h0)] wire17;
  input wire signed [(2'h2):(1'h0)] wire16;
  input wire signed [(2'h3):(1'h0)] wire15;
  input wire signed [(3'h5):(1'h0)] wire14;
  wire signed [(2'h3):(1'h0)] wire27;
  wire [(4'ha):(1'h0)] wire26;
  wire signed [(3'h4):(1'h0)] wire25;
  wire [(4'h9):(1'h0)] wire24;
  wire signed [(4'h9):(1'h0)] wire22;
  wire [(3'h7):(1'h0)] wire21;
  wire [(4'hb):(1'h0)] wire20;
  wire signed [(3'h5):(1'h0)] wire19;
  wire [(2'h3):(1'h0)] wire18;
  reg signed [(3'h7):(1'h0)] reg23 = (1'h0);
  assign y = {wire27,
                 wire26,
                 wire25,
                 wire24,
                 wire22,
                 wire21,
                 wire20,
                 wire19,
                 wire18,
                 reg23,
                 (1'h0)};
  assign wire18 = ($unsigned({(8'ha6)}) != ({wire15} <<< wire17[(4'ha):(3'h6)]));
  assign wire19 = $signed((8'ha1));
  assign wire20 = ($signed(wire18[(2'h3):(2'h2)]) ?
                      $unsigned(((wire18 ?
                          wire15 : wire17) ~^ $signed(wire15))) : (wire15[(1'h0):(1'h0)] | wire15[(2'h3):(2'h2)]));
  assign wire21 = ($signed(wire19[(2'h2):(2'h2)]) << ($unsigned(wire14) ?
                      $signed((wire20 < (8'ha4))) : wire19[(3'h4):(2'h3)]));
  assign wire22 = $unsigned(($signed($unsigned(wire19)) ?
                      {$unsigned(wire14)} : (wire19[(1'h0):(1'h0)] - wire15[(1'h0):(1'h0)])));
  always
    @(posedge clk) begin
      reg23 <= wire16;
    end
  assign wire24 = wire22[(4'h8):(2'h2)];
  assign wire25 = ({{wire17}} ?
                      (-(reg23 != $unsigned(wire21))) : $unsigned({(8'h9e)}));
  assign wire26 = (~|wire15[(2'h2):(1'h0)]);
  assign wire27 = (-(8'had));
endmodule