{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1705748794099 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705748794100 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2018  Intel Corporation. All rights reserved. " "Copyright (C) 2018  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705748794100 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705748794100 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705748794100 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705748794100 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705748794100 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705748794100 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705748794100 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705748794100 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705748794100 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705748794100 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705748794100 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705748794100 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details. " "refer to the applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705748794100 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 20 19:06:33 2024 " "Processing started: Sat Jan 20 19:06:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705748794100 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1705748794100 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta mcu_top " "Command: quartus_sta mcu_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1705748794100 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1705748794141 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1705748794539 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705748794568 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705748794568 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705748795779 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1705748795779 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1705748795779 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1705748795779 ""}
{ "Info" "ISTA_SDC_FOUND" "fpga_ep4_mcu_full_timing_constrain.sdc " "Reading SDC File: 'fpga_ep4_mcu_full_timing_constrain.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1705748795861 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1705748795863 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 8 -duty_cycle 50.00 -name \{u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 8 -duty_cycle 50.00 -name \{u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1705748795863 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1705748795863 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fpga_platform:u_fpga_platform\|clk_even_division:u_lsi\|outclk1 " "Node: fpga_platform:u_fpga_platform\|clk_even_division:u_lsi\|outclk1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fp_domain:u_fp_domain\|cmsdk_ahb_to_apb_async:u_apb1_async\|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p\|s_rdata\[17\] fpga_platform:u_fpga_platform\|clk_even_division:u_lsi\|outclk1 " "Register fp_domain:u_fp_domain\|cmsdk_ahb_to_apb_async:u_apb1_async\|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p\|s_rdata\[17\] is being clocked by fpga_platform:u_fpga_platform\|clk_even_division:u_lsi\|outclk1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1705748795908 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1705748795908 "|mcu_top|fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1705748795984 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1705748795984 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "hse (Rise) hse (Rise) setup and hold " "From hse (Rise) to hse (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1705748795984 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "jtag_tck (Rise) jtag_tck (Rise) setup and hold " "From jtag_tck (Rise) to jtag_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1705748795984 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "jtag_tck (Rise) jtag_tck (Fall) setup and hold " "From jtag_tck (Rise) to jtag_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1705748795984 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1705748795984 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) setup and hold " "From u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1705748795984 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1705748795984 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1705748795985 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "Timing Analyzer" 0 0 1705748795993 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.473 " "Worst-case setup slack is 1.473" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748796283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748796283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.473               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.473               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748796283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.893               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   10.893               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748796283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.150               0.000 hse  " "   18.150               0.000 hse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748796283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.046               0.000 altera_reserved_tck  " "   45.046               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748796283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.279               0.000 jtag_tck  " "   96.279               0.000 jtag_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748796283 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705748796283 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.375 " "Worst-case hold slack is 0.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748796348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748796348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.375               0.000 jtag_tck  " "    0.375               0.000 jtag_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748796348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.392               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748796348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.412               0.000 altera_reserved_tck  " "    0.412               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748796348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.412               0.000 hse  " "    0.412               0.000 hse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748796348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.412               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.412               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748796348 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705748796348 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.909 " "Worst-case recovery slack is 16.909" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748796367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748796367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.909               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   16.909               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748796367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.548               0.000 jtag_tck  " "   96.548               0.000 jtag_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748796367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.161               0.000 altera_reserved_tck  " "   97.161               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748796367 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705748796367 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.034 " "Worst-case removal slack is 1.034" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748796385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748796385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.034               0.000 altera_reserved_tck  " "    1.034               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748796385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.418               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.418               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748796385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.814               0.000 jtag_tck  " "    2.814               0.000 jtag_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748796385 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705748796385 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 5.963 " "Worst-case minimum pulse width slack is 5.963" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748796390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748796390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.963               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    5.963               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748796390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.680               0.000 hse  " "    9.680               0.000 hse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748796390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.201               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   12.201               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748796390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.504               0.000 altera_reserved_tck  " "   49.504               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748796390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   99.648               0.000 jtag_tck  " "   99.648               0.000 jtag_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748796390 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705748796390 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 13 synchronizer chains. " "Report Metastability: Found 13 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705748796763 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 13 " "Number of Synchronizer Chains Found: 13" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705748796763 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705748796763 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705748796763 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 23.969 ns " "Worst Case Available Settling Time: 23.969 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705748796763 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705748796763 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1705748796763 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1705748796767 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1705748796818 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1705748799823 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fpga_platform:u_fpga_platform\|clk_even_division:u_lsi\|outclk1 " "Node: fpga_platform:u_fpga_platform\|clk_even_division:u_lsi\|outclk1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fp_domain:u_fp_domain\|cmsdk_ahb_to_apb_async:u_apb1_async\|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p\|s_rdata\[17\] fpga_platform:u_fpga_platform\|clk_even_division:u_lsi\|outclk1 " "Register fp_domain:u_fp_domain\|cmsdk_ahb_to_apb_async:u_apb1_async\|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p\|s_rdata\[17\] is being clocked by fpga_platform:u_fpga_platform\|clk_even_division:u_lsi\|outclk1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1705748800692 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1705748800692 "|mcu_top|fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1705748800709 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1705748800709 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "hse (Rise) hse (Rise) setup and hold " "From hse (Rise) to hse (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1705748800709 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "jtag_tck (Rise) jtag_tck (Rise) setup and hold " "From jtag_tck (Rise) to jtag_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1705748800709 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "jtag_tck (Rise) jtag_tck (Fall) setup and hold " "From jtag_tck (Rise) to jtag_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1705748800709 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1705748800709 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) setup and hold " "From u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1705748800709 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1705748800709 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.188 " "Worst-case setup slack is 4.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748800881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748800881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.188               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.188               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748800881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.117               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   11.117               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748800881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.398               0.000 hse  " "   18.398               0.000 hse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748800881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.709               0.000 altera_reserved_tck  " "   45.709               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748800881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.519               0.000 jtag_tck  " "   96.519               0.000 jtag_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748800881 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705748800881 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.323 " "Worst-case hold slack is 0.323" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748800942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748800942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.323               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748800942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.336               0.000 jtag_tck  " "    0.336               0.000 jtag_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748800942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 altera_reserved_tck  " "    0.340               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748800942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.340               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748800942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 hse  " "    0.341               0.000 hse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748800942 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705748800942 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.984 " "Worst-case recovery slack is 17.984" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748800960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748800960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.984               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   17.984               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748800960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.927               0.000 jtag_tck  " "   96.927               0.000 jtag_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748800960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.522               0.000 altera_reserved_tck  " "   97.522               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748800960 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705748800960 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.902 " "Worst-case removal slack is 0.902" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748800978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748800978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.902               0.000 altera_reserved_tck  " "    0.902               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748800978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.038               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.038               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748800978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.398               0.000 jtag_tck  " "    2.398               0.000 jtag_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748800978 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705748800978 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 5.965 " "Worst-case minimum pulse width slack is 5.965" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748800985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748800985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.965               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    5.965               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748800985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.691               0.000 hse  " "    9.691               0.000 hse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748800985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.177               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   12.177               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748800985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.359               0.000 altera_reserved_tck  " "   49.359               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748800985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   99.741               0.000 jtag_tck  " "   99.741               0.000 jtag_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748800985 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705748800985 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 13 synchronizer chains. " "Report Metastability: Found 13 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705748801386 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 13 " "Number of Synchronizer Chains Found: 13" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705748801386 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705748801386 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705748801386 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 24.096 ns " "Worst Case Available Settling Time: 24.096 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705748801386 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705748801386 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1705748801386 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1705748801392 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fpga_platform:u_fpga_platform\|clk_even_division:u_lsi\|outclk1 " "Node: fpga_platform:u_fpga_platform\|clk_even_division:u_lsi\|outclk1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fp_domain:u_fp_domain\|cmsdk_ahb_to_apb_async:u_apb1_async\|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p\|s_rdata\[17\] fpga_platform:u_fpga_platform\|clk_even_division:u_lsi\|outclk1 " "Register fp_domain:u_fp_domain\|cmsdk_ahb_to_apb_async:u_apb1_async\|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p\|s_rdata\[17\] is being clocked by fpga_platform:u_fpga_platform\|clk_even_division:u_lsi\|outclk1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1705748801899 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1705748801899 "|mcu_top|fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1705748801916 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1705748801916 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "hse (Rise) hse (Rise) setup and hold " "From hse (Rise) to hse (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1705748801916 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "jtag_tck (Rise) jtag_tck (Rise) setup and hold " "From jtag_tck (Rise) to jtag_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1705748801916 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "jtag_tck (Rise) jtag_tck (Fall) setup and hold " "From jtag_tck (Rise) to jtag_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1705748801916 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1705748801916 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) setup and hold " "From u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1705748801916 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1705748801916 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.772 " "Worst-case setup slack is 11.772" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748801986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748801986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.772               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   11.772               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748801986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.816               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   13.816               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748801986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.171               0.000 hse  " "   19.171               0.000 hse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748801986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.952               0.000 altera_reserved_tck  " "   47.952               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748801986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.774               0.000 jtag_tck  " "   98.774               0.000 jtag_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748801986 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705748801986 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.165 " "Worst-case hold slack is 0.165" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748802048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748802048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.165               0.000 jtag_tck  " "    0.165               0.000 jtag_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748802048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.168               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748802048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176               0.000 altera_reserved_tck  " "    0.176               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748802048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 hse  " "    0.177               0.000 hse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748802048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.178               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748802048 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705748802048 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 21.038 " "Worst-case recovery slack is 21.038" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748802069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748802069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.038               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   21.038               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748802069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.636               0.000 altera_reserved_tck  " "   98.636               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748802069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.835               0.000 jtag_tck  " "   98.835               0.000 jtag_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748802069 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705748802069 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.483 " "Worst-case removal slack is 0.483" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748802090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748802090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.483               0.000 altera_reserved_tck  " "    0.483               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748802090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.182               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.182               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748802090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.361               0.000 jtag_tck  " "    1.361               0.000 jtag_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748802090 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705748802090 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 6.031 " "Worst-case minimum pulse width slack is 6.031" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748802099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748802099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.031               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    6.031               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748802099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.263               0.000 hse  " "    9.263               0.000 hse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748802099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.242               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   12.242               0.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748802099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.274               0.000 altera_reserved_tck  " "   49.274               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748802099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   99.167               0.000 jtag_tck  " "   99.167               0.000 jtag_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1705748802099 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1705748802099 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 13 synchronizer chains. " "Report Metastability: Found 13 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705748802516 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 13 " "Number of Synchronizer Chains Found: 13" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705748802516 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705748802516 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705748802516 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 24.546 ns " "Worst Case Available Settling Time: 24.546 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705748802516 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1705748802516 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1705748802516 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1705748802794 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1705748802796 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 27 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1341 " "Peak virtual memory: 1341 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705748802953 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 20 19:06:42 2024 " "Processing ended: Sat Jan 20 19:06:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705748802953 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705748802953 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705748802953 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1705748802953 ""}
