;redcode
;assert 1
	SPL 0, <708
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 250, 62
	SUB <-3, 0
	SUB @127, 106
	ADD 20, 8
	ADD 20, 8
	JMN 0, @402
	DJN -1, @-20
	SUB 0, @0
	SUB @121, @-200
	SUB 0, @0
	SUB 341, <-20
	SUB 0, @0
	ADD 20, 8
	SUB @121, 103
	MOV -7, <-20
	JMN -30, 9
	ADD 214, 0
	SUB -300, 0
	SUB 0, -100
	SUB 140, 60
	SUB 140, 60
	SLT 20, @12
	SLT 721, 1
	SUB 10, 0
	SUB 14, 6
	SLT 721, 1
	MOV 4, @0
	JMN 0, @402
	SUB @40, 90
	SUB 341, <-20
	DJN -1, @-20
	SUB 3, 130
	SUB @40, 90
	SUB @40, 90
	MOV -7, <-20
	SPL 0, <708
	DJN -1, @-20
	CMP -207, <-120
	MOV 4, @0
	SUB 0, @0
	SUB 1, -0
	ADD 270, 60
	SPL 0, <708
	DJN -1, @-20
	MOV -7, <-20
	SPL 0, <708
	SPL 0, <708
