# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../4.4.srcs/sources_1/new/4za4.vhd" \
"../../../../4.4.srcs/sim_1/new/za44_tb.vhd" \

# Do not sort compile order
nosort
