<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
  <meta charset="utf-8" />
  <meta name="generator" content="pandoc" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0, user-scalable=yes" />
  <title>Project 2 Report</title>
  <style>
    code{white-space: pre-wrap;}
    span.smallcaps{font-variant: small-caps;}
    span.underline{text-decoration: underline;}
    div.column{display: inline-block; vertical-align: top; width: 50%;}
    div.hanging-indent{margin-left: 1.5em; text-indent: -1.5em;}
    ul.task-list{list-style: none;}
    pre > code.sourceCode { white-space: pre; position: relative; }
    pre > code.sourceCode > span { display: inline-block; line-height: 1.25; }
    pre > code.sourceCode > span:empty { height: 1.2em; }
    code.sourceCode > span { color: inherit; text-decoration: inherit; }
    div.sourceCode { margin: 1em 0; }
    pre.sourceCode { margin: 0; }
    @media screen {
    div.sourceCode { overflow: auto; }
    }
    @media print {
    pre > code.sourceCode { white-space: pre-wrap; }
    pre > code.sourceCode > span { text-indent: -5em; padding-left: 5em; }
    }
    pre.numberSource code
      { counter-reset: source-line 0; }
    pre.numberSource code > span
      { position: relative; left: -4em; counter-increment: source-line; }
    pre.numberSource code > span > a:first-child::before
      { content: counter(source-line);
        position: relative; left: -1em; text-align: right; vertical-align: baseline;
        border: none; display: inline-block;
        -webkit-touch-callout: none; -webkit-user-select: none;
        -khtml-user-select: none; -moz-user-select: none;
        -ms-user-select: none; user-select: none;
        padding: 0 4px; width: 4em;
        color: #aaaaaa;
      }
    pre.numberSource { margin-left: 3em; border-left: 1px solid #aaaaaa;  padding-left: 4px; }
    div.sourceCode
      {  background-color: #f8f8f8; }
    @media screen {
    pre > code.sourceCode > span > a:first-child::before { text-decoration: underline; }
    }
    code span.al { color: #ef2929; } /* Alert */
    code span.an { color: #8f5902; font-weight: bold; font-style: italic; } /* Annotation */
    code span.at { color: #c4a000; } /* Attribute */
    code span.bn { color: #0000cf; } /* BaseN */
    code span.cf { color: #204a87; font-weight: bold; } /* ControlFlow */
    code span.ch { color: #4e9a06; } /* Char */
    code span.cn { color: #000000; } /* Constant */
    code span.co { color: #8f5902; font-style: italic; } /* Comment */
    code span.cv { color: #8f5902; font-weight: bold; font-style: italic; } /* CommentVar */
    code span.do { color: #8f5902; font-weight: bold; font-style: italic; } /* Documentation */
    code span.dt { color: #204a87; } /* DataType */
    code span.dv { color: #0000cf; } /* DecVal */
    code span.er { color: #a40000; font-weight: bold; } /* Error */
    code span.ex { } /* Extension */
    code span.fl { color: #0000cf; } /* Float */
    code span.fu { color: #000000; } /* Function */
    code span.im { } /* Import */
    code span.in { color: #8f5902; font-weight: bold; font-style: italic; } /* Information */
    code span.kw { color: #204a87; font-weight: bold; } /* Keyword */
    code span.op { color: #ce5c00; font-weight: bold; } /* Operator */
    code span.ot { color: #8f5902; } /* Other */
    code span.pp { color: #8f5902; font-style: italic; } /* Preprocessor */
    code span.sc { color: #000000; } /* SpecialChar */
    code span.ss { color: #4e9a06; } /* SpecialString */
    code span.st { color: #4e9a06; } /* String */
    code span.va { color: #000000; } /* Variable */
    code span.vs { color: #4e9a06; } /* VerbatimString */
    code span.wa { color: #8f5902; font-weight: bold; font-style: italic; } /* Warning */
  </style>
  <!--[if lt IE 9]>
    <script src="//cdnjs.cloudflare.com/ajax/libs/html5shiv/3.7.3/html5shiv-printshiv.min.js"></script>
  <![endif]-->
  <style>
  /*
   * I add this to html files generated with pandoc.
   */

  html {
    font-size: 100%;
    overflow-y: scroll;
    -webkit-text-size-adjust: 100%;
    -ms-text-size-adjust: 100%;
  }

  body {
    color: #444;
    font-family: Georgia, Palatino, 'Palatino Linotype', Times, 'Times New Roman', serif;
    font-size: 12px;
    line-height: 1.7;
    padding: 1em;
    margin: auto;
    max-width: 42em;
    background: #fefefe;
  }

  a {
    color: #0645ad;
    text-decoration: none;
  }

  a:visited {
    color: #0b0080;
  }

  a:hover {
    color: #06e;
  }

  a:active {
    color: #faa700;
  }

  a:focus {
    outline: thin dotted;
  }

  *::-moz-selection {
    background: rgba(255, 255, 0, 0.3);
    color: #000;
  }

  *::selection {
    background: rgba(255, 255, 0, 0.3);
    color: #000;
  }

  a::-moz-selection {
    background: rgba(255, 255, 0, 0.3);
    color: #0645ad;
  }

  a::selection {
    background: rgba(255, 255, 0, 0.3);
    color: #0645ad;
  }

  p {
    margin: 1em 0;
  }

  img {
    max-width: 100%;
  }

  h1, h2, h3, h4, h5, h6 {
    color: #111;
    line-height: 125%;
    margin-top: 2em;
    font-weight: normal;
  }

  h4, h5, h6 {
    font-weight: bold;
  }

  h1 {
    font-size: 2.5em;
  }

  h2 {
    font-size: 2em;
  }

  h3 {
    font-size: 1.5em;
  }

  h4 {
    font-size: 1.2em;
  }

  h5 {
    font-size: 1em;
  }

  h6 {
    font-size: 0.9em;
  }

  blockquote {
    color: #666666;
    margin: 0;
    padding-left: 3em;
    border-left: 0.5em #EEE solid;
  }

  hr {
    display: block;
    height: 2px;
    border: 0;
    border-top: 1px solid #aaa;
    border-bottom: 1px solid #eee;
    margin: 1em 0;
    padding: 0;
  }

  pre, code, kbd, samp {
    color: #000;
    font-family: monospace, monospace;
    _font-family: 'courier new', monospace;
    font-size: 0.98em;
  }

  pre {
    white-space: pre;
    white-space: pre-wrap;
    word-wrap: break-word;
  }

  b, strong {
    font-weight: bold;
  }

  dfn {
    font-style: italic;
  }

  ins {
    background: #ff9;
    color: #000;
    text-decoration: none;
  }

  mark {
    background: #ff0;
    color: #000;
    font-style: italic;
    font-weight: bold;
  }

  sub, sup {
    font-size: 75%;
    line-height: 0;
    position: relative;
    vertical-align: baseline;
  }

  sup {
    top: -0.5em;
  }

  sub {
    bottom: -0.25em;
  }

  ul, ol {
    margin: 1em 0;
    padding: 0 0 0 2em;
  }

  li p:last-child {
    margin-bottom: 0;
  }

  ul ul, ol ol {
    margin: .3em 0;
  }

  dl {
    margin-bottom: 1em;
  }

  dt {
    font-weight: bold;
    margin-bottom: .8em;
  }

  dd {
    margin: 0 0 .8em 2em;
  }

  dd:last-child {
    margin-bottom: 0;
  }

  img {
    border: 0;
    -ms-interpolation-mode: bicubic;
    vertical-align: middle;
  }

  figure {
    display: block;
    text-align: center;
    margin: 1em 0;
  }

  figure img {
    border: none;
    margin: 0 auto;
  }

  figcaption {
    font-size: 0.8em;
    font-style: italic;
    margin: 0 0 .8em;
  }

  table {
    margin-bottom: 2em;
    border-bottom: 1px solid #ddd;
    border-right: 1px solid #ddd;
    border-spacing: 0;
    border-collapse: collapse;
  }

  table th {
    padding: .2em 1em;
    background-color: #eee;
    border-top: 1px solid #ddd;
    border-left: 1px solid #ddd;
  }

  table td {
    padding: .2em 1em;
    border-top: 1px solid #ddd;
    border-left: 1px solid #ddd;
    vertical-align: top;
  }

  .author {
    font-size: 1.2em;
    text-align: center;
  }

  @media only screen and (min-width: 480px) {
    body {
      font-size: 14px;
    }
  }
  @media only screen and (min-width: 768px) {
    body {
      font-size: 16px;
    }
  }
  @media print {
    * {
      background: transparent !important;
      color: black !important;
      filter: none !important;
      -ms-filter: none !important;
    }

    body {
      font-size: 12pt;
      max-width: 100%;
    }

    a, a:visited {
      text-decoration: underline;
    }

    hr {
      height: 1px;
      border: 0;
      border-bottom: 1px solid black;
    }

    a[href]:after {
      content: " (" attr(href) ")";
    }

    abbr[title]:after {
      content: " (" attr(title) ")";
    }

    .ir a:after, a[href^="javascript:"]:after, a[href^="#"]:after {
      content: "";
    }

    pre, blockquote {
      border: 1px solid #999;
      padding-right: 1em;
      page-break-inside: avoid;
    }

    tr, img {
      page-break-inside: avoid;
    }

    img {
      max-width: 100% !important;
    }

    @page :left {
      margin: 15mm 20mm 15mm 10mm;
  }

    @page :right {
      margin: 15mm 10mm 15mm 20mm;
  }

    p, h2, h3 {
      orphans: 3;
      widows: 3;
    }

    h2, h3 {
      page-break-after: avoid;
    }
  }

  </style>
</head>
<body>
<header id="title-block-header">
<h1 class="title">Project 2 Report</h1>
</header>
<table>
<tbody>
<tr class="odd">
<td>Matthew Meadwell</td>
</tr>
<tr class="even">
<td>R.J. Pereira</td>
</tr>
</tbody>
</table>
<hr />
<h1 id="question-1">Question 1:</h1>
<hr />
<p>Describe Boolean expressions for each of the 7 control signals in Step 1. (1 point)</p>
<p>Include the section of VHDL code (mips.vhd) for the 7 control signals. (1 point)</p>
<hr />
<h2 id="response">Response:</h2>
<p>The code which implements the seven control signals in step one is below.</p>
<div class="sourceCode" id="cb1"><pre class="sourceCode vhdl"><code class="sourceCode vhdl"><span id="cb1-1"><a href="#cb1-1"></a><span class="co">------ Project 2 Signal Mapping (Step 1) ------      </span></span>
<span id="cb1-2"><a href="#cb1-2"></a>opcode <span class="ot">&lt;=</span> instruction_mips(31 downto 26);</span>
<span id="cb1-3"><a href="#cb1-3"></a>func   <span class="ot">&lt;=</span> instruction_mips(5 downto 0);</span>
<span id="cb1-4"><a href="#cb1-4"></a></span>
<span id="cb1-5"><a href="#cb1-5"></a><span class="co">-- Boolean expressions for control circuit signals --</span></span>
<span id="cb1-6"><a href="#cb1-6"></a>RegDst   <span class="ot">&lt;=</span> not opcode(5);</span>
<span id="cb1-7"><a href="#cb1-7"></a>ALUSrc   <span class="ot">&lt;=</span> opcode(5);</span>
<span id="cb1-8"><a href="#cb1-8"></a>MemtoReg <span class="ot">&lt;=</span> opcode(5);</span>
<span id="cb1-9"><a href="#cb1-9"></a>RegWrite <span class="ot">&lt;=</span> (((not opcode(2)) and (not opcode(1))) or (opcode(5) and (not opcode(3))));</span>
<span id="cb1-10"><a href="#cb1-10"></a>MemWrite <span class="ot">&lt;=</span> opcode(3);</span>
<span id="cb1-11"><a href="#cb1-11"></a>ALUOp(1) <span class="ot">&lt;=</span> ((not opcode(5)) and (not opcode(2)));</span>
<span id="cb1-12"><a href="#cb1-12"></a>ALUOp(0) <span class="ot">&lt;=</span> opcode(2);</span></code></pre></div>
<p>The table describes each control signal.</p>
<table>
<thead>
<tr class="header">
<th>signal name</th>
<th>boolean expression</th>
<th>description</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td><code>RegDst</code></td>
<td><code>not opcode(5)</code></td>
<td>Selects the destination register number from the instruction. The inverted 6th bit of the instruction's opcode</td>
</tr>
<tr class="even">
<td><code>ALUSrc</code></td>
<td><code>opcode(5)</code></td>
<td>Selects the second operand of the ALU (either sign-extended immediate or register). The 6th bit of the instruction's opcode.</td>
</tr>
<tr class="odd">
<td><code>MemtoReg</code></td>
<td><code>opcode(5)</code></td>
<td>Selects which result is routed to the register write data port (memory output or ALU output). The 6th bit of the instruction's opcode.</td>
</tr>
<tr class="even">
<td><code>RegWrite</code></td>
<td><code>(((not opcode(2)) and (not opcode(1))) or (opcode(5) and (not opcode(3))))</code></td>
<td>Determines whether the instruction requires writing to a register.</td>
</tr>
<tr class="odd">
<td><code>MemWrite</code></td>
<td><code>opcode(3)</code></td>
<td>Determines whether the instruction requires writing to memory.</td>
</tr>
<tr class="even">
<td><code>ALUOp(1)</code></td>
<td><code>((not opcode(5)) and (not opcode(2)))</code></td>
<td>Used to determine which operation the ALU should perform.</td>
</tr>
<tr class="odd">
<td><code>ALUOp(0)</code></td>
<td><code>opcode(2)</code></td>
<td>Because we are implementing a limited subset of MIPS instructions this signal is not used in determining the ALU operation.</td>
</tr>
</tbody>
</table>
<hr />
<h1 id="question-2">Question 2:</h1>
<hr />
<p>Describe Boolean expressions for each of the 4 ALU control signal in Step 2. (1 point)</p>
<p>Include the section of VHDL code (mips.vhd) for the 4 ALU control signals. (1 point)</p>
<hr />
<h2 id="response-1">Response:</h2>
<p>The code which implements the ALU control signals in step two is below.</p>
<div class="sourceCode" id="cb2"><pre class="sourceCode vhdl"><code class="sourceCode vhdl"><span id="cb2-1"><a href="#cb2-1"></a><span class="co">------ Project 2 Signal Mapping (Step 2) ------</span></span>
<span id="cb2-2"><a href="#cb2-2"></a></span>
<span id="cb2-3"><a href="#cb2-3"></a>ALUctl(3) <span class="ot">&lt;=</span>   ALUOp(1) and func(2) and func(1) and func(0);</span>
<span id="cb2-4"><a href="#cb2-4"></a>ALUctl(2) <span class="ot">&lt;=</span>   ALUOp(1) and func(1);</span>
<span id="cb2-5"><a href="#cb2-5"></a>ALUctl(1) <span class="ot">&lt;=</span>   not ALUOp(1) or not func(2);</span>
<span id="cb2-6"><a href="#cb2-6"></a>ALUctl(0) <span class="ot">&lt;=</span> ((ALUOp(1) and func(3)) or (ALUOp(1) and (not func(1)) and func(0)));</span></code></pre></div>
<p>The table describes each ALU control signal.</p>
<table>
<thead>
<tr class="header">
<th>signal name</th>
<th>boolean expression</th>
<th>description</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td><code>ALUctl(3)</code></td>
<td><code>ALUOp(1) and func(2) and func(1) and func(0)</code></td>
<td>Determines whether the first ALU operand should be inverted.</td>
</tr>
<tr class="even">
<td><code>ALUctl(2)</code></td>
<td><code>ALUOp(1) and func(1)</code></td>
<td>Determines whether the second ALU operand should be inverted</td>
</tr>
<tr class="odd">
<td><code>ALUctl(1)</code></td>
<td><code>not ALUOp(1) or not func(2)</code></td>
<td>1 and 0 choose the ALU operation to perform.</td>
</tr>
<tr class="even">
<td><code>ALUctl(0)</code></td>
<td><code>((ALUOp(1) and func(3)) or (ALUOp(1) and (not func(1)) and func(0)))</code></td>
<td>The ALU operations can be and, or, add, or set less than</td>
</tr>
</tbody>
</table>
<hr />
<h1 id="question-3">Question 3:</h1>
<hr />
<p>Include the section of VHDL code (mips.vhd) that uses the three multiplexor signals in Step 3. (1 point)</p>
<hr />
<h2 id="response-2">Response:</h2>
<p>We decided to use three different processes as multiplexors for our signal mapping. There are a few different methods to implement these multiplexors. One method is using with select statements similar to how our sign extension is implemented. The code for all the processes can be seen below.</p>
<div class="sourceCode" id="cb3"><pre class="sourceCode vhdl"><code class="sourceCode vhdl"><span id="cb3-1"><a href="#cb3-1"></a><span class="co">------ Project 2 Signal Mapping (Step 3) ------</span></span>
<span id="cb3-2"><a href="#cb3-2"></a></span>
<span id="cb3-3"><a href="#cb3-3"></a><span class="co">-- first process is used as a multiplexor to select the MemtoReg_Output</span></span>
<span id="cb3-4"><a href="#cb3-4"></a><span class="co">-- selects between the data coming out of data memory or the output of the ALU</span></span>
<span id="cb3-5"><a href="#cb3-5"></a>process(MemtoReg)</span>
<span id="cb3-6"><a href="#cb3-6"></a>begin</span>
<span id="cb3-7"><a href="#cb3-7"></a>  if MemtoReg <span class="ot">=</span> <span class="bn">&#39;1&#39;</span> then</span>
<span id="cb3-8"><a href="#cb3-8"></a>    MemtoReg_Output <span class="ot">&lt;=</span> memory_out_mips;</span>
<span id="cb3-9"><a href="#cb3-9"></a>  else</span>
<span id="cb3-10"><a href="#cb3-10"></a>    MemtoReg_Output <span class="ot">&lt;=</span> ALUout;</span>
<span id="cb3-11"><a href="#cb3-11"></a>  end if;</span>
<span id="cb3-12"><a href="#cb3-12"></a>end process;</span>
<span id="cb3-13"><a href="#cb3-13"></a></span>
<span id="cb3-14"><a href="#cb3-14"></a><span class="co">-- second process is used as a multiplexor to select the ALUSrc_Output</span></span>
<span id="cb3-15"><a href="#cb3-15"></a><span class="co">-- to select between read register 2 or sign_extend_output</span></span>
<span id="cb3-16"><a href="#cb3-16"></a>process(ALUSrc)</span>
<span id="cb3-17"><a href="#cb3-17"></a>begin</span>
<span id="cb3-18"><a href="#cb3-18"></a>  if ALUSrc <span class="ot">=</span> <span class="bn">&#39;1&#39;</span> then</span>
<span id="cb3-19"><a href="#cb3-19"></a>    ALUSrc_Output <span class="ot">&lt;=</span> sign_extend_output;</span>
<span id="cb3-20"><a href="#cb3-20"></a>  else</span>
<span id="cb3-21"><a href="#cb3-21"></a>    ALUSrc_Output <span class="ot">&lt;=</span> Data_B;</span>
<span id="cb3-22"><a href="#cb3-22"></a>  end if;    </span>
<span id="cb3-23"><a href="#cb3-23"></a>end process;</span>
<span id="cb3-24"><a href="#cb3-24"></a></span>
<span id="cb3-25"><a href="#cb3-25"></a><span class="co">-- third process is used as a multiplexor to select the RegDst_Output for</span></span>
<span id="cb3-26"><a href="#cb3-26"></a><span class="co">-- input into the registers.</span></span>
<span id="cb3-27"><a href="#cb3-27"></a>process(RegDst)</span>
<span id="cb3-28"><a href="#cb3-28"></a>begin</span>
<span id="cb3-29"><a href="#cb3-29"></a>  if RegDst <span class="ot">=</span> <span class="bn">&#39;1&#39;</span> then</span>
<span id="cb3-30"><a href="#cb3-30"></a>    RegDst_Output <span class="ot">&lt;=</span> instruction_mips(15 downto 11);</span>
<span id="cb3-31"><a href="#cb3-31"></a>  else</span>
<span id="cb3-32"><a href="#cb3-32"></a>    RegDst_Output <span class="ot">&lt;=</span> instruction_mips(20 downto 16);</span>
<span id="cb3-33"><a href="#cb3-33"></a>  end if;</span>
<span id="cb3-34"><a href="#cb3-34"></a>end process;</span></code></pre></div>
<hr />
<h1 id="question-4">Question 4:</h1>
<hr />
<p>Describe how you implement “sign_extend” in Step 4. (1 point)</p>
<hr />
<h2 id="response-3">Response:</h2>
<p>The sign extended immediate is created by testing whether the immediate's (from the instruction) most significant bit is a one or a zero. If it is a one, then the immediate is sign-extended to become a negative two's complement 32-bit quantity by prepending 16 one's. If the MSB is a zero, then 16 zero's are prepended to the immediate. The vhdl code for the sign extension unit is shown below.</p>
<div class="sourceCode" id="cb4"><pre class="sourceCode vhdl"><code class="sourceCode vhdl"><span id="cb4-1"><a href="#cb4-1"></a><span class="co">------ Project 2 Sign Extend Unit (Step 4) ------</span></span>
<span id="cb4-2"><a href="#cb4-2"></a>with ( instruction_mips(15) and <span class="bn">&#39;1&#39;</span> ) </span>
<span id="cb4-3"><a href="#cb4-3"></a>select sign_extend_output <span class="ot">&lt;=</span></span>
<span id="cb4-4"><a href="#cb4-4"></a>  <span class="st">&quot;1111111111111111&quot;</span> <span class="ot">&amp;</span> instruction_mips(15 downto 0) when <span class="bn">&#39;1&#39;</span><span class="ot">,</span></span>
<span id="cb4-5"><a href="#cb4-5"></a>  <span class="st">&quot;0000000000000000&quot;</span> <span class="ot">&amp;</span> instruction_mips(15 downto 0) when others;</span></code></pre></div>
<hr />
<h1 id="question-5">Question 5:</h1>
<hr />
<p>Include the section of VHDL code (mips.vhd) for memory interfacing in Step 4.</p>
<p>memory_in_mips, memory_address_mips, memory_write_mips, and memory_out_mips. (2 points)</p>
<hr />
<h2 id="response-4">Response:</h2>
<div class="sourceCode" id="cb5"><pre class="sourceCode vhdl"><code class="sourceCode vhdl"><span id="cb5-1"><a href="#cb5-1"></a><span class="co">------ Project 2 Signal Mapping (Step 4) ------</span></span>
<span id="cb5-2"><a href="#cb5-2"></a></span>
<span id="cb5-3"><a href="#cb5-3"></a>memory_address_mips <span class="ot">&lt;=</span> ALUout;</span>
<span id="cb5-4"><a href="#cb5-4"></a>memory_in_mips      <span class="ot">&lt;=</span> Data_B;</span>
<span id="cb5-5"><a href="#cb5-5"></a>memory_write_mips   <span class="ot">&lt;=</span> MemWrite;</span>
<span id="cb5-6"><a href="#cb5-6"></a></span>
<span id="cb5-7"><a href="#cb5-7"></a><span class="co">-- memort_out_mips is assigned to MemtoReg_Output by the multiplexor when </span></span>
<span id="cb5-8"><a href="#cb5-8"></a><span class="co">-- memort_out_mips is selected it gets assigned to MemtoReg_Output </span></span>
<span id="cb5-9"><a href="#cb5-9"></a><span class="co">-- which sends the data information to the registers.</span></span>
<span id="cb5-10"><a href="#cb5-10"></a>process(MemtoReg)</span>
<span id="cb5-11"><a href="#cb5-11"></a>begin</span>
<span id="cb5-12"><a href="#cb5-12"></a>  if MemtoReg <span class="ot">=</span> <span class="bn">&#39;1&#39;</span> then</span>
<span id="cb5-13"><a href="#cb5-13"></a>    MemtoReg_Output <span class="ot">&lt;=</span> memory_out_mips;</span>
<span id="cb5-14"><a href="#cb5-14"></a>  else</span>
<span id="cb5-15"><a href="#cb5-15"></a>    MemtoReg_Output <span class="ot">&lt;=</span> ALUout;</span>
<span id="cb5-16"><a href="#cb5-16"></a>  end if;</span>
<span id="cb5-17"><a href="#cb5-17"></a>end process;</span></code></pre></div>
<hr />
<hr />
<h1 id="question-6">Question 6:</h1>
<hr />
<p>Explicitly mention if your design works, partially works, or is not completed yet. (2 points)</p>
<hr />
<h2 id="response-5">Response:</h2>
<p>Our design works. Once synthesized and programmed to the board the design produces the outputs as described in the project description.</p>
<hr />
<hr />
<h2 id="main"><a href="main.html">Main</a></h2>
<h2 id="source"><a href="source.html">Source</a></h2>
<h2 id="demonstration"><a href="demonstration.html">Demonstration</a></h2>
</body>
</html>
