--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml tester_dispositivi.twx tester_dispositivi.ncd -o
tester_dispositivi.twr tester_dispositivi.pcf -ucf BasysRevEGeneral.ucf

Design file:              tester_dispositivi.ncd
Physical constraint file: tester_dispositivi.pcf
Device,package,speed:     xc3s100e,tq144,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
button<0>   |    0.499(R)|    0.693(R)|clock_BUFGP       |   0.000|
button<1>   |    2.399(R)|   -0.198(R)|clock_BUFGP       |   0.000|
button<2>   |    2.450(R)|    0.882(R)|clock_BUFGP       |   0.000|
in_byte<0>  |    1.397(R)|    0.951(R)|clock_BUFGP       |   0.000|
in_byte<1>  |    1.185(R)|    1.195(R)|clock_BUFGP       |   0.000|
in_byte<2>  |    1.434(R)|    1.353(R)|clock_BUFGP       |   0.000|
in_byte<3>  |    1.197(R)|    1.223(R)|clock_BUFGP       |   0.000|
in_byte<4>  |    1.211(R)|    0.922(R)|clock_BUFGP       |   0.000|
in_byte<5>  |    0.446(R)|    1.173(R)|clock_BUFGP       |   0.000|
in_byte<6>  |    0.412(R)|    1.167(R)|clock_BUFGP       |   0.000|
in_byte<7>  |    1.216(R)|    1.030(R)|clock_BUFGP       |   0.000|
------------+------------+------------+------------------+--------+

Clock clock to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
anodes<0>   |   11.601(R)|clock_BUFGP       |   0.000|
anodes<1>   |   10.250(R)|clock_BUFGP       |   0.000|
anodes<2>   |   10.194(R)|clock_BUFGP       |   0.000|
anodes<3>   |    9.720(R)|clock_BUFGP       |   0.000|
cathodes<0> |   11.440(R)|clock_BUFGP       |   0.000|
cathodes<1> |   11.819(R)|clock_BUFGP       |   0.000|
cathodes<2> |   11.551(R)|clock_BUFGP       |   0.000|
cathodes<3> |   11.438(R)|clock_BUFGP       |   0.000|
cathodes<4> |   10.916(R)|clock_BUFGP       |   0.000|
cathodes<5> |   11.685(R)|clock_BUFGP       |   0.000|
cathodes<6> |   11.412(R)|clock_BUFGP       |   0.000|
cathodes<7> |    9.810(R)|clock_BUFGP       |   0.000|
led<1>      |    7.373(R)|clock_BUFGP       |   0.000|
produ<0>    |    6.960(R)|clock_BUFGP       |   0.000|
produ<1>    |    6.866(R)|clock_BUFGP       |   0.000|
produ<2>    |    7.266(R)|clock_BUFGP       |   0.000|
produ<3>    |    7.104(R)|clock_BUFGP       |   0.000|
produ<4>    |    7.571(R)|clock_BUFGP       |   0.000|
produ<5>    |    7.653(R)|clock_BUFGP       |   0.000|
produ<6>    |    7.412(R)|clock_BUFGP       |   0.000|
produ<7>    |    7.199(R)|clock_BUFGP       |   0.000|
produ<8>    |    7.400(R)|clock_BUFGP       |   0.000|
produ<9>    |    7.134(R)|clock_BUFGP       |   0.000|
produ<10>   |    7.369(R)|clock_BUFGP       |   0.000|
produ<11>   |    7.160(R)|clock_BUFGP       |   0.000|
produ<12>   |    6.919(R)|clock_BUFGP       |   0.000|
produ<13>   |    6.941(R)|clock_BUFGP       |   0.000|
produ<14>   |    7.199(R)|clock_BUFGP       |   0.000|
produ<15>   |    6.919(R)|clock_BUFGP       |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    4.579|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Jan 10 16:41:27 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 335 MB



