#-----------------------------------------------------------
# Vivado v2017.1_sdx (64-bit)
# SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
# IP Build 1908669 on Thu Jun 22 19:20:41 MDT 2017
# Start of session at: Fri Jan  4 16:00:50 2019
# Process ID: 191763
# Current directory: /var/tmp/tmp.yK7okjyWNi/_sds/p0/ipi
# Command line: vivado -mode batch -source /var/tmp/tmp.yK7okjyWNi/_sds/p0/ipi/top.ipi.tcl
# Log file: /var/tmp/tmp.yK7okjyWNi/_sds/p0/ipi/vivado.log
# Journal file: /var/tmp/tmp.yK7okjyWNi/_sds/p0/ipi/vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-1460] Use of init.tcl in /mnt/icgridio2/safe/SDSoC/SDx/2017.1/Vivado/scripts/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script '/mnt/icgridio2/safe/SDSoC/SDx/2017.1/Vivado/scripts/init.tcl'
16 Beta devices matching pattern found, 16 enabled.
Loaded SDSoC Platform Tcl Library
source /var/tmp/tmp.yK7okjyWNi/_sds/p0/ipi/top.ipi.tcl
# puts "Running ipi tcl"
Running ipi tcl
# open_project /var/tmp/tmp.yK7okjyWNi/_sds/p0/ipi/pynq.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/icgridio2/safe/SDSoC/SDx/2017.1/Vivado/data/ip'.
# set_param cg.skipHiddenCheck true
# set_property ip_repo_paths {/var/tmp/tmp.yK7okjyWNi/_sds/iprepo/repo /mnt/icgridio2/safe/SDSoC/SDx/2017.1/data/ip/xilinx /mnt/icgridio2/safe/SDSoC/SDx/2017.1/data/cache/xilinx} [current_fileset]
# set_param bd.skipSupportedIPCheck true
# update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/var/tmp/tmp.yK7okjyWNi/_sds/iprepo/repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/icgridio2/safe/SDSoC/SDx/2017.1/data/ip/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/icgridio2/safe/SDSoC/SDx/2017.1/data/cache/xilinx'.
update_ip_catalog: Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1606.469 ; gain = 495.312 ; free physical = 179660 ; free virtual = 187203
# close_project
# open_project /var/tmp/tmp.yK7okjyWNi/_sds/p0/ipi/pynq.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/var/tmp/tmp.yK7okjyWNi/_sds/iprepo/repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/icgridio2/safe/SDSoC/SDx/2017.1/data/ip/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/icgridio2/safe/SDSoC/SDx/2017.1/data/cache/xilinx'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/icgridio2/safe/SDSoC/SDx/2017.1/Vivado/data/ip'.
# set_param bd.get_bd_obj.warning_on_empty_result true
# set_param bd.propagate.allow_set_readonly_param true
# source top.bd.tcl
## if {[llength [get_files *.bd]] == 1} {
##   set diagram_handle [open_bd_design [get_files *.bd]]
## } else {
##   set diagram_handle [open_bd_design [get_files pynq.bd]]
## }
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_2
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_3
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Successfully read diagram <pynq> from BD file </var/tmp/tmp.yK7okjyWNi/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/pynq.bd>
## upgrade_ip -quiet [get_bd_cells * -quiet -hierarchical -filter {VLNV =~ "xilinx.com:ip:processing_system7:*"}]
## upgrade_ip -quiet [get_bd_cells * -quiet -hierarchical -filter {VLNV =~ "xilinx.com:ip:zynq_ultra_ps_e:*"}]
## set processing_system7_0 [get_bd_cell /processing_system7_0]
## set_property -dict [ list \
##   CONFIG.PCW_USE_M_AXI_GP0 1 \
##   CONFIG.PCW_USE_S_AXI_ACP 1 \
##   CONFIG.PCW_USE_DEFAULT_ACP_USER_VAL 1 \
##   ] $processing_system7_0
## set xlconcat_0 [get_bd_cell /xlconcat_0]
## set_property -dict [ list \
##   CONFIG.NUM_PORTS 16 \
##   ] $xlconcat_0
## set dm_0 [create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 dm_0]
## set_property -dict [ list \
##   CONFIG.C_DLYTMR_RESOLUTION {1250} \
##   CONFIG.C_SG_LENGTH_WIDTH {23} \
##   CONFIG.C_INCLUDE_SG {0} \
##   CONFIG.C_INCLUDE_MM2S {1} \
##   CONFIG.C_INCLUDE_S2MM {0} \
##   CONFIG.C_INCLUDE_MM2S_SF {1} \
##   CONFIG.C_INCLUDE_MM2S_DRE {1} \
##   CONFIG.C_MM2S_BURST_SIZE {64} \
##   CONFIG.C_M_AXI_MM2S_DATA_WIDTH {64} \
##   CONFIG.C_M_AXIS_MM2S_TDATA_WIDTH {64} \
##   ] $dm_0
## set dm_1 [create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 dm_1]
## set_property -dict [ list \
##   CONFIG.C_DLYTMR_RESOLUTION {1250} \
##   CONFIG.C_SG_LENGTH_WIDTH {23} \
##   CONFIG.C_INCLUDE_SG {0} \
##   CONFIG.C_INCLUDE_MM2S {1} \
##   CONFIG.C_INCLUDE_S2MM {0} \
##   CONFIG.C_INCLUDE_MM2S_SF {1} \
##   CONFIG.C_INCLUDE_MM2S_DRE {1} \
##   CONFIG.C_MM2S_BURST_SIZE {64} \
##   CONFIG.C_M_AXI_MM2S_DATA_WIDTH {64} \
##   CONFIG.C_M_AXIS_MM2S_TDATA_WIDTH {64} \
##   ] $dm_1
## set dm_2 [create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 dm_2]
## set_property -dict [ list \
##   CONFIG.C_DLYTMR_RESOLUTION {1250} \
##   CONFIG.C_SG_LENGTH_WIDTH {23} \
##   CONFIG.C_INCLUDE_SG {0} \
##   CONFIG.C_INCLUDE_MM2S {1} \
##   CONFIG.C_INCLUDE_S2MM {0} \
##   CONFIG.C_INCLUDE_MM2S_SF {1} \
##   CONFIG.C_INCLUDE_MM2S_DRE {1} \
##   CONFIG.C_MM2S_BURST_SIZE {64} \
##   CONFIG.C_M_AXI_MM2S_DATA_WIDTH {64} \
##   CONFIG.C_M_AXIS_MM2S_TDATA_WIDTH {64} \
##   ] $dm_2
## set dm_3 [create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 dm_3]
## set_property -dict [ list \
##   CONFIG.C_DLYTMR_RESOLUTION {1250} \
##   CONFIG.C_SG_LENGTH_WIDTH {23} \
##   CONFIG.C_INCLUDE_SG {0} \
##   CONFIG.C_INCLUDE_MM2S {0} \
##   CONFIG.C_INCLUDE_S2MM {1} \
##   CONFIG.C_INCLUDE_S2MM_SF {1} \
##   CONFIG.C_INCLUDE_S2MM_DRE {1} \
##   CONFIG.C_S2MM_BURST_SIZE {64} \
##   CONFIG.C_M_AXI_S2MM_DATA_WIDTH {64} \
##   CONFIG.C_S_AXIS_S2MM_TDATA_WIDTH {64} \
##   ] $dm_3
## set top_1 [create_bd_cell -type ip -vlnv xilinx.com:hls:top:1.0 top_1]
## set top_1_if [create_bd_cell -type ip -vlnv xilinx.com:ip:adapter_v3_0:1.0 top_1_if]
## set_property -dict [ list \
##   CONFIG.S_AXIS_FIFO_0_WIDTH {64} \
##   CONFIG.S_AXIS_FIFO_0_BYTE_WIDTH {64} \
##   CONFIG.S_AXIS_FIFO_0_DMWIDTH {64} \
##   CONFIG.S_AXIS_FIFO_0_DEPTH {1024} \
##   CONFIG.S_AXIS_FIFO_1_WIDTH {64} \
##   CONFIG.S_AXIS_FIFO_1_BYTE_WIDTH {64} \
##   CONFIG.S_AXIS_FIFO_1_DMWIDTH {64} \
##   CONFIG.S_AXIS_FIFO_1_DEPTH {1024} \
##   CONFIG.S_AXIS_FIFO_2_WIDTH {64} \
##   CONFIG.S_AXIS_FIFO_2_BYTE_WIDTH {64} \
##   CONFIG.S_AXIS_FIFO_2_DMWIDTH {64} \
##   CONFIG.S_AXIS_FIFO_2_DEPTH {1024} \
##   CONFIG.M_AXIS_FIFO_0_WIDTH {64} \
##   CONFIG.M_AXIS_FIFO_0_BYTE_WIDTH {64} \
##   CONFIG.M_AXIS_FIFO_0_DMWIDTH {64} \
##   CONFIG.M_AXIS_FIFO_0_DEPTH {1024} \
##   CONFIG.C_INPUT_SCALAR_0_WIDTH {16} \
##   CONFIG.C_INPUT_SCALAR_1_WIDTH {16} \
##   CONFIG.C_INPUT_SCALAR_2_WIDTH {16} \
##   CONFIG.C_INPUT_SCALAR_3_WIDTH {16} \
##   CONFIG.C_INPUT_SCALAR_4_WIDTH {3} \
##   CONFIG.C_INPUT_SCALAR_5_WIDTH {1} \
##   CONFIG.C_INPUT_SCALAR_6_WIDTH {2} \
##   CONFIG.C_INPUT_SCALAR_7_WIDTH {2} \
##   CONFIG.C_NUM_INPUT_FIFOs {3} \
##   CONFIG.C_NUM_OUTPUT_FIFOs {1} \
##   CONFIG.C_N_INPUT_SCALARS {8} \
##   ] $top_1_if
WARNING: [BD 41-1753] The name 'axi_ic_processing_system7_0_M_AXI_GP0' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
## set axi_ic_processing_system7_0_M_AXI_GP0 [create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_ic_processing_system7_0_M_AXI_GP0]
## set_property -dict [ list \
##   CONFIG.NUM_MI {5} \
##   CONFIG.NUM_SI {1} \
##   CONFIG.STRATEGY {2} \
##   CONFIG.M00_HAS_REGSLICE {1} \
##   CONFIG.M01_HAS_REGSLICE {1} \
##   CONFIG.M02_HAS_REGSLICE {1} \
##   CONFIG.M03_HAS_REGSLICE {1} \
##   CONFIG.M04_HAS_REGSLICE {1} \
##   CONFIG.S00_HAS_REGSLICE {1} \
##   ] $axi_ic_processing_system7_0_M_AXI_GP0
WARNING: [BD 41-1753] The name 'axi_ic_processing_system7_0_S_AXI_ACP' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
## set axi_ic_processing_system7_0_S_AXI_ACP [create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_ic_processing_system7_0_S_AXI_ACP]
## set_property -dict [ list \
##   CONFIG.NUM_MI {1} \
##   CONFIG.NUM_SI {4} \
##   CONFIG.STRATEGY {2} \
##   CONFIG.M00_HAS_REGSLICE {1} \
##   CONFIG.M00_HAS_DATA_FIFO {2} \
##   CONFIG.S00_HAS_REGSLICE {1} \
##   CONFIG.S00_HAS_DATA_FIFO {2} \
##   CONFIG.S01_HAS_REGSLICE {1} \
##   CONFIG.S01_HAS_DATA_FIFO {2} \
##   CONFIG.S02_HAS_REGSLICE {1} \
##   CONFIG.S02_HAS_DATA_FIFO {2} \
##   CONFIG.S03_HAS_REGSLICE {1} \
##   CONFIG.S03_HAS_DATA_FIFO {2} \
##   ] $axi_ic_processing_system7_0_S_AXI_ACP
## set sds_irq_const [create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 sds_irq_const]
## set_property -dict [ list \
##   CONFIG.CONST_WIDTH {1} \
##   CONFIG.CONST_VAL {0} \
##   ] $sds_irq_const
## set axcache_0xE [create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 axcache_0xE]
## set_property -dict [ list \
##   CONFIG.CONST_WIDTH {4} \
##   CONFIG.CONST_VAL {14} \
##   ] $axcache_0xE
## connect_bd_net  \
##   [get_bd_pins /top_1_if/ap_clk] \
##   [get_bd_pins /top_1/ap_clk] \
## 
## connect_bd_net  \
##   [get_bd_pins /top_1_if/ap_resetn] \
##   [get_bd_pins /top_1/ap_rst_n] \
## 
## connect_bd_net  \
##   [get_bd_pins /top_1_if/ap_iscalar_0_dout] \
##   [get_bd_pins /top_1/n_inputs_V] \
## 
## connect_bd_net  \
##   [get_bd_pins /top_1_if/ap_iscalar_1_dout] \
##   [get_bd_pins /top_1/n_outputs_V] \
## 
## connect_bd_net  \
##   [get_bd_pins /top_1_if/ap_iscalar_2_dout] \
##   [get_bd_pins /top_1/input_words_V] \
## 
## connect_bd_net  \
##   [get_bd_pins /top_1_if/ap_iscalar_3_dout] \
##   [get_bd_pins /top_1/output_words_V] \
## 
## connect_bd_net  \
##   [get_bd_pins /top_1_if/ap_iscalar_4_dout] \
##   [get_bd_pins /top_1/layer_mode_V] \
## 
## connect_bd_net  \
##   [get_bd_pins /top_1_if/ap_iscalar_5_dout] \
##   [get_bd_pins /top_1/dmem_mode_V] \
## 
## connect_bd_net  \
##   [get_bd_pins /top_1_if/ap_iscalar_6_dout] \
##   [get_bd_pins /top_1/width_mode_V] \
## 
## connect_bd_net  \
##   [get_bd_pins /top_1_if/ap_iscalar_7_dout] \
##   [get_bd_pins /top_1/norm_mode_V] \
## 
## connect_bd_net  \
##   [get_bd_pins /processing_system7_0/FCLK_CLK2] \
##   [get_bd_pins /dm_0/s_axi_lite_aclk] \
##   [get_bd_pins /dm_0/m_axi_mm2s_aclk] \
##   [get_bd_pins /dm_1/s_axi_lite_aclk] \
##   [get_bd_pins /dm_1/m_axi_mm2s_aclk] \
##   [get_bd_pins /dm_2/s_axi_lite_aclk] \
##   [get_bd_pins /dm_2/m_axi_mm2s_aclk] \
##   [get_bd_pins /dm_3/s_axi_lite_aclk] \
##   [get_bd_pins /dm_3/m_axi_s2mm_aclk] \
##   [get_bd_pins /processing_system7_0/M_AXI_GP0_ACLK] \
##   [get_bd_pins /top_1_if/s_axi_aclk] \
##   [get_bd_pins /top_1_if/s_axis_fifo_0_aclk] \
##   [get_bd_pins /top_1_if/s_axis_fifo_1_aclk] \
##   [get_bd_pins /top_1_if/s_axis_fifo_2_aclk] \
##   [get_bd_pins /top_1_if/m_axis_fifo_0_aclk] \
##   [get_bd_pins /top_1_if/acc_aclk] \
##   [get_bd_pins /axi_ic_processing_system7_0_M_AXI_GP0/S00_ACLK] \
##   [get_bd_pins /axi_ic_processing_system7_0_M_AXI_GP0/M00_ACLK] \
##   [get_bd_pins /axi_ic_processing_system7_0_M_AXI_GP0/M01_ACLK] \
##   [get_bd_pins /axi_ic_processing_system7_0_M_AXI_GP0/M02_ACLK] \
##   [get_bd_pins /axi_ic_processing_system7_0_M_AXI_GP0/M03_ACLK] \
##   [get_bd_pins /axi_ic_processing_system7_0_M_AXI_GP0/M04_ACLK] \
##   [get_bd_pins /axi_ic_processing_system7_0_M_AXI_GP0/ACLK] \
##   [get_bd_pins /axi_ic_processing_system7_0_S_AXI_ACP/M00_ACLK] \
##   [get_bd_pins /axi_ic_processing_system7_0_S_AXI_ACP/S00_ACLK] \
##   [get_bd_pins /axi_ic_processing_system7_0_S_AXI_ACP/S01_ACLK] \
##   [get_bd_pins /axi_ic_processing_system7_0_S_AXI_ACP/S02_ACLK] \
##   [get_bd_pins /axi_ic_processing_system7_0_S_AXI_ACP/S03_ACLK] \
##   [get_bd_pins /axi_ic_processing_system7_0_S_AXI_ACP/ACLK] \
##   [get_bd_pins /processing_system7_0/S_AXI_ACP_ACLK] \
## 
## connect_bd_net  \
##   [get_bd_pins /proc_sys_reset_2/interconnect_aresetn] \
##   [get_bd_pins /axi_ic_processing_system7_0_M_AXI_GP0/S00_ARESETN] \
##   [get_bd_pins /axi_ic_processing_system7_0_M_AXI_GP0/M00_ARESETN] \
##   [get_bd_pins /axi_ic_processing_system7_0_M_AXI_GP0/M01_ARESETN] \
##   [get_bd_pins /axi_ic_processing_system7_0_M_AXI_GP0/M02_ARESETN] \
##   [get_bd_pins /axi_ic_processing_system7_0_M_AXI_GP0/M03_ARESETN] \
##   [get_bd_pins /axi_ic_processing_system7_0_M_AXI_GP0/M04_ARESETN] \
##   [get_bd_pins /axi_ic_processing_system7_0_M_AXI_GP0/ARESETN] \
##   [get_bd_pins /axi_ic_processing_system7_0_S_AXI_ACP/M00_ARESETN] \
##   [get_bd_pins /axi_ic_processing_system7_0_S_AXI_ACP/S00_ARESETN] \
##   [get_bd_pins /axi_ic_processing_system7_0_S_AXI_ACP/S01_ARESETN] \
##   [get_bd_pins /axi_ic_processing_system7_0_S_AXI_ACP/S02_ARESETN] \
##   [get_bd_pins /axi_ic_processing_system7_0_S_AXI_ACP/S03_ARESETN] \
##   [get_bd_pins /axi_ic_processing_system7_0_S_AXI_ACP/ARESETN] \
## 
WARNING: [BD 5-235] No pins matched 'get_bd_pins /dm_0/mm2s_prmry_resetn_out_n'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /dm_1/mm2s_prmry_resetn_out_n'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /dm_2/mm2s_prmry_resetn_out_n'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /dm_3/s2mm_prmry_resetn_out_n'
## connect_bd_net  \
##   [get_bd_pins /proc_sys_reset_2/peripheral_aresetn] \
##   [get_bd_pins /dm_0/axi_resetn] \
##   [get_bd_pins /dm_0/mm2s_prmry_resetn_out_n] \
##   [get_bd_pins /dm_1/axi_resetn] \
##   [get_bd_pins /dm_1/mm2s_prmry_resetn_out_n] \
##   [get_bd_pins /dm_2/axi_resetn] \
##   [get_bd_pins /dm_2/mm2s_prmry_resetn_out_n] \
##   [get_bd_pins /dm_3/axi_resetn] \
##   [get_bd_pins /dm_3/s2mm_prmry_resetn_out_n] \
##   [get_bd_pins /top_1_if/s_axi_aresetn] \
##   [get_bd_pins /top_1_if/s_axis_fifo_0_aresetn] \
##   [get_bd_pins /top_1_if/s_axis_fifo_1_aresetn] \
##   [get_bd_pins /top_1_if/s_axis_fifo_2_aresetn] \
##   [get_bd_pins /top_1_if/m_axis_fifo_0_aresetn] \
##   [get_bd_pins /top_1_if/acc_aresetn] \
## 
## connect_bd_net  \
##   [get_bd_pins /sds_irq_const/dout] \
##   [get_bd_pins /xlconcat_0/In0] \
##   [get_bd_pins /xlconcat_0/In1] \
##   [get_bd_pins /xlconcat_0/In2] \
##   [get_bd_pins /xlconcat_0/In3] \
##   [get_bd_pins /xlconcat_0/In4] \
##   [get_bd_pins /xlconcat_0/In5] \
##   [get_bd_pins /xlconcat_0/In6] \
##   [get_bd_pins /xlconcat_0/In7] \
##   [get_bd_pins /xlconcat_0/In8] \
##   [get_bd_pins /xlconcat_0/In9] \
##   [get_bd_pins /xlconcat_0/In10] \
##   [get_bd_pins /xlconcat_0/In11] \
##   [get_bd_pins /xlconcat_0/In12] \
##   [get_bd_pins /xlconcat_0/In13] \
##   [get_bd_pins /xlconcat_0/In14] \
##   [get_bd_pins /xlconcat_0/In15] \
## 
## connect_bd_net  \
##   [get_bd_pins /axcache_0xE/dout] \
##   [get_bd_pins /axi_ic_processing_system7_0_S_AXI_ACP/S00_AXI_arcache] \
##   [get_bd_pins /axi_ic_processing_system7_0_S_AXI_ACP/S01_AXI_arcache] \
##   [get_bd_pins /axi_ic_processing_system7_0_S_AXI_ACP/S02_AXI_arcache] \
##   [get_bd_pins /axi_ic_processing_system7_0_S_AXI_ACP/S03_AXI_awcache] \
## 
WARNING: [BD 41-1306] The connection to interface pin /axi_ic_processing_system7_0_S_AXI_ACP/S00_AXI_arcache is being overridden by the user. This pin will not be connected as a part of interface connection S00_AXI
WARNING: [BD 41-1306] The connection to interface pin /axi_ic_processing_system7_0_S_AXI_ACP/S01_AXI_arcache is being overridden by the user. This pin will not be connected as a part of interface connection S01_AXI
WARNING: [BD 41-1306] The connection to interface pin /axi_ic_processing_system7_0_S_AXI_ACP/S02_AXI_arcache is being overridden by the user. This pin will not be connected as a part of interface connection S02_AXI
WARNING: [BD 41-1306] The connection to interface pin /axi_ic_processing_system7_0_S_AXI_ACP/S03_AXI_awcache is being overridden by the user. This pin will not be connected as a part of interface connection S03_AXI
## connect_bd_intf_net \
##   [get_bd_intf_pins /top_1_if/ap_ctrl] \
##   [get_bd_intf_pins /top_1/ap_ctrl] \
## 
## connect_bd_intf_net \
##   [get_bd_intf_pins /top_1/wt_i_V] \
##   [get_bd_intf_pins /top_1_if/AP_FIFO_IARG_0] \
## 
## connect_bd_intf_net \
##   [get_bd_intf_pins /top_1/kh_i_V] \
##   [get_bd_intf_pins /top_1_if/AP_FIFO_IARG_1] \
## 
## connect_bd_intf_net \
##   [get_bd_intf_pins /top_1/dmem_i_V] \
##   [get_bd_intf_pins /top_1_if/AP_FIFO_IARG_2] \
## 
## connect_bd_intf_net \
##   [get_bd_intf_pins /top_1/dmem_o_V] \
##   [get_bd_intf_pins /top_1_if/AP_FIFO_OARG_0] \
## 
## connect_bd_intf_net \
##   [get_bd_intf_pins /processing_system7_0/M_AXI_GP0] \
##   [get_bd_intf_pins /axi_ic_processing_system7_0_M_AXI_GP0/S00_AXI] \
## 
## connect_bd_intf_net \
##   [get_bd_intf_pins /axi_ic_processing_system7_0_S_AXI_ACP/M00_AXI] \
##   [get_bd_intf_pins /processing_system7_0/S_AXI_ACP] \
## 
## connect_bd_intf_net \
##   [get_bd_intf_pins /axi_ic_processing_system7_0_M_AXI_GP0/M00_AXI] \
##   [get_bd_intf_pins /top_1_if/S_AXI] \
## 
## connect_bd_intf_net \
##   [get_bd_intf_pins /axi_ic_processing_system7_0_M_AXI_GP0/M01_AXI] \
##   [get_bd_intf_pins /dm_0/S_AXI_LITE] \
## 
## connect_bd_intf_net \
##   [get_bd_intf_pins /dm_0/M_AXI_MM2S] \
##   [get_bd_intf_pins /axi_ic_processing_system7_0_S_AXI_ACP/S00_AXI] \
## 
## connect_bd_intf_net \
##   [get_bd_intf_pins /dm_0/M_AXIS_MM2S] \
##   [get_bd_intf_pins /top_1_if/S_AXIS_FIFO_0] \
## 
## connect_bd_intf_net \
##   [get_bd_intf_pins /axi_ic_processing_system7_0_M_AXI_GP0/M02_AXI] \
##   [get_bd_intf_pins /dm_1/S_AXI_LITE] \
## 
## connect_bd_intf_net \
##   [get_bd_intf_pins /dm_1/M_AXI_MM2S] \
##   [get_bd_intf_pins /axi_ic_processing_system7_0_S_AXI_ACP/S01_AXI] \
## 
## connect_bd_intf_net \
##   [get_bd_intf_pins /dm_1/M_AXIS_MM2S] \
##   [get_bd_intf_pins /top_1_if/S_AXIS_FIFO_1] \
## 
## connect_bd_intf_net \
##   [get_bd_intf_pins /axi_ic_processing_system7_0_M_AXI_GP0/M03_AXI] \
##   [get_bd_intf_pins /dm_2/S_AXI_LITE] \
## 
## connect_bd_intf_net \
##   [get_bd_intf_pins /dm_2/M_AXI_MM2S] \
##   [get_bd_intf_pins /axi_ic_processing_system7_0_S_AXI_ACP/S02_AXI] \
## 
## connect_bd_intf_net \
##   [get_bd_intf_pins /dm_2/M_AXIS_MM2S] \
##   [get_bd_intf_pins /top_1_if/S_AXIS_FIFO_2] \
## 
## connect_bd_intf_net \
##   [get_bd_intf_pins /axi_ic_processing_system7_0_M_AXI_GP0/M04_AXI] \
##   [get_bd_intf_pins /dm_3/S_AXI_LITE] \
## 
## connect_bd_intf_net \
##   [get_bd_intf_pins /dm_3/M_AXI_S2MM] \
##   [get_bd_intf_pins /axi_ic_processing_system7_0_S_AXI_ACP/S03_AXI] \
## 
## connect_bd_intf_net \
##   [get_bd_intf_pins /top_1_if/M_AXIS_FIFO_0] \
##   [get_bd_intf_pins /dm_3/S_AXIS_S2MM] \
## 
## assign_bd_address
</processing_system7_0/S_AXI_ACP/ACP_DDR_LOWOCM> is being mapped into </dm_0/Data_MM2S> at <0x00000000 [ 512M ]>
</processing_system7_0/S_AXI_ACP/ACP_DDR_LOWOCM> is being mapped into </dm_1/Data_MM2S> at <0x00000000 [ 512M ]>
</processing_system7_0/S_AXI_ACP/ACP_DDR_LOWOCM> is being mapped into </dm_2/Data_MM2S> at <0x00000000 [ 512M ]>
</processing_system7_0/S_AXI_ACP/ACP_DDR_LOWOCM> is being mapped into </dm_3/Data_S2MM> at <0x00000000 [ 512M ]>
</processing_system7_0/S_AXI_ACP/ACP_QSPI_LINEAR> is being mapped into </dm_0/Data_MM2S> at <0xFC000000 [ 16M ]>
</processing_system7_0/S_AXI_ACP/ACP_QSPI_LINEAR> is being mapped into </dm_1/Data_MM2S> at <0xFC000000 [ 16M ]>
</processing_system7_0/S_AXI_ACP/ACP_QSPI_LINEAR> is being mapped into </dm_2/Data_MM2S> at <0xFC000000 [ 16M ]>
</processing_system7_0/S_AXI_ACP/ACP_QSPI_LINEAR> is being mapped into </dm_3/Data_S2MM> at <0xFC000000 [ 16M ]>
</processing_system7_0/S_AXI_ACP/ACP_IOP> is being mapped into </dm_0/Data_MM2S> at <0xE0000000 [ 4M ]>
INFO: [BD 41-1051] The usage <register> of peripheral </processing_system7_0/S_AXI_ACP/ACP_IOP> does not match the usage <memory> of master </dm_0/Data_MM2S> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precaution and make this peripheral visible within this masters address space.
Excluding </processing_system7_0/S_AXI_ACP/ACP_IOP> from </dm_0/Data_MM2S>
</processing_system7_0/S_AXI_ACP/ACP_IOP> is being mapped into </dm_1/Data_MM2S> at <0xE0000000 [ 4M ]>
INFO: [BD 41-1051] The usage <register> of peripheral </processing_system7_0/S_AXI_ACP/ACP_IOP> does not match the usage <memory> of master </dm_1/Data_MM2S> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precaution and make this peripheral visible within this masters address space.
Excluding </processing_system7_0/S_AXI_ACP/ACP_IOP> from </dm_1/Data_MM2S>
</processing_system7_0/S_AXI_ACP/ACP_IOP> is being mapped into </dm_2/Data_MM2S> at <0xE0000000 [ 4M ]>
INFO: [BD 41-1051] The usage <register> of peripheral </processing_system7_0/S_AXI_ACP/ACP_IOP> does not match the usage <memory> of master </dm_2/Data_MM2S> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precaution and make this peripheral visible within this masters address space.
Excluding </processing_system7_0/S_AXI_ACP/ACP_IOP> from </dm_2/Data_MM2S>
</processing_system7_0/S_AXI_ACP/ACP_IOP> is being mapped into </dm_3/Data_S2MM> at <0xE0000000 [ 4M ]>
INFO: [BD 41-1051] The usage <register> of peripheral </processing_system7_0/S_AXI_ACP/ACP_IOP> does not match the usage <memory> of master </dm_3/Data_S2MM> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precaution and make this peripheral visible within this masters address space.
Excluding </processing_system7_0/S_AXI_ACP/ACP_IOP> from </dm_3/Data_S2MM>
</processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0> is being mapped into </dm_0/Data_MM2S> at <0x40000000 [ 1G ]>
INFO: [BD 41-1051] The usage <register> of peripheral </processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0> does not match the usage <memory> of master </dm_0/Data_MM2S> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precaution and make this peripheral visible within this masters address space.
Excluding </processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0> from </dm_0/Data_MM2S>
</processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0> is being mapped into </dm_1/Data_MM2S> at <0x40000000 [ 1G ]>
INFO: [BD 41-1051] The usage <register> of peripheral </processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0> does not match the usage <memory> of master </dm_1/Data_MM2S> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precaution and make this peripheral visible within this masters address space.
Excluding </processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0> from </dm_1/Data_MM2S>
</processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0> is being mapped into </dm_2/Data_MM2S> at <0x40000000 [ 1G ]>
INFO: [BD 41-1051] The usage <register> of peripheral </processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0> does not match the usage <memory> of master </dm_2/Data_MM2S> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precaution and make this peripheral visible within this masters address space.
Excluding </processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0> from </dm_2/Data_MM2S>
</processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0> is being mapped into </dm_3/Data_S2MM> at <0x40000000 [ 1G ]>
INFO: [BD 41-1051] The usage <register> of peripheral </processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0> does not match the usage <memory> of master </dm_3/Data_S2MM> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precaution and make this peripheral visible within this masters address space.
Excluding </processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0> from </dm_3/Data_S2MM>
</dm_0/S_AXI_LITE/Reg> is being mapped into </processing_system7_0/Data> at <0x40400000 [ 64K ]>
</dm_1/S_AXI_LITE/Reg> is being mapped into </processing_system7_0/Data> at <0x40410000 [ 64K ]>
</dm_2/S_AXI_LITE/Reg> is being mapped into </processing_system7_0/Data> at <0x40420000 [ 64K ]>
</dm_3/S_AXI_LITE/Reg> is being mapped into </processing_system7_0/Data> at <0x40430000 [ 64K ]>
</top_1_if/S_AXI/reg0> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
## include_bd_addr_seg [get_bd_addr_segs -excluded -of_objects [get_bd_addr_segs -of_objects [get_bd_intf_pin -of_objects [get_bd_cells] -filter "Mode==Slave"]]]
Including </processing_system7_0/S_AXI_ACP/ACP_IOP> into </dm_0/Data_MM2S>
Including </processing_system7_0/S_AXI_ACP/ACP_IOP> into </dm_1/Data_MM2S>
Including </processing_system7_0/S_AXI_ACP/ACP_IOP> into </dm_2/Data_MM2S>
Including </processing_system7_0/S_AXI_ACP/ACP_IOP> into </dm_3/Data_S2MM>
Including </processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0> into </dm_0/Data_MM2S>
Including </processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0> into </dm_1/Data_MM2S>
Including </processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0> into </dm_2/Data_MM2S>
Including </processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0> into </dm_3/Data_S2MM>
## set xml_file address_map.xml
## set fp [open ${xml_file} w]
## set addr_segs [get_bd_addr_segs -hier]
## puts $fp "<?xml version=\"1.0\" encoding=\"UTF-8\"?>"
## puts $fp "<xd:addressMap xmlns:xd=\"http://www.xilinx.com/xd\">"
## foreach addr_seg $addr_segs {
##   set path [get_property PATH $addr_seg]
##   set offset [get_property OFFSET $addr_seg]
##   if {$offset != ""} {
##     set range [format 0x%X [get_property RANGE $addr_seg]]
##     set high_addr [format 0x%X [expr $offset + $range - 1]]
##     set slave [get_bd_addr_segs -of_object $addr_seg]
##     regexp {([^/]+)/([^/]+)/([^/]+)$} $path match componentRef addressSpace segment
##     regexp {([^/]+)/([^/]+)/([^/]+)$} $slave match slaveRef slaveMemoryMap slaveSegment  
##     set slaveIntfPin [get_bd_intf_pins -of_objects $slave]
##     regexp {([^/]+)$} $slaveIntfPin match slaveInterface
##     puts $fp "  <xd:addressRange xd:componentRef=\"${componentRef}\" xd:addressSpace=\"${addressSpace}\" xd:segment=\"${segment}\" xd:slaveRef=\"${slaveRef}\" xd:slaveInterface=\"${slaveInterface}\" xd:slaveSegment=\"${slaveSegment}\" xd:baseAddr=\"${offset}\" xd:range=\"${range}\"/>"
##   }
## }
## puts $fp "</xd:addressMap>"
## close $fp
# regenerate_bd_layout
# bd::util_cmd set_bd_source SDSoC [current_bd_design]
# save_bd_design
Wrote  : </var/tmp/tmp.yK7okjyWNi/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/pynq.bd> 
# report_ip_status
Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1_sdx (lin64) Build 1915620 Thu Jun 22 17:54:59 MDT 2017
| Date         : Fri Jan  4 16:01:51 2019
| Host         : icgrid60 running 64-bit openSUSE Leap 42.3
| Command      : report_ip_status
----------------------------------------------------------------------------------------

IP Status Summary

1. Project IP Status
--------------------
Your project uses 16 IP. Some of these IP may have undergone changes in this release of the software. Please review the recommended actions.

More information on the Xilinx versioning policy is available at www.xilinx.com.

Project IP Instances
+----------------------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| Instance Name                                | Status     | Recommendation      | Change    | IP Name            | IP      | New Version           | New        | Original Part        |
|                                              |            |                     | Log       |                    | Version |                       | License    |                      |
+----------------------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| pynq_axcache_0xE_0                           | Up-to-date | No changes required |  *(1)     | Constant           | 1.1     | 1.1 (Rev. 3)          | Included   | xc7z020clg400-1      |
|                                              |            |                     |           |                    | (Rev.   |                       |            |                      |
|                                              |            |                     |           |                    | 3)      |                       |            |                      |
+----------------------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| pynq_axi_ic_processing_system7_0_M_AXI_GP0_0 | Up-to-date | No changes required |  *(2)     | AXI Interconnect   | 2.1     | 2.1 (Rev. 13)         | Included   | xc7z020clg400-1      |
|                                              |            |                     |           |                    | (Rev.   |                       |            |                      |
|                                              |            |                     |           |                    | 13)     |                       |            |                      |
+----------------------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| pynq_axi_ic_processing_system7_0_S_AXI_ACP_0 | Up-to-date | No changes required |  *(3)     | AXI Interconnect   | 2.1     | 2.1 (Rev. 13)         | Included   | xc7z020clg400-1      |
|                                              |            |                     |           |                    | (Rev.   |                       |            |                      |
|                                              |            |                     |           |                    | 13)     |                       |            |                      |
+----------------------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| pynq_dm_0_0                                  | Up-to-date | No changes required |  *(4)     | AXI Direct Memory  | 7.1     | 7.1 (Rev. 13)         | Included   | xc7z020clg400-1      |
|                                              |            |                     |           | Access             | (Rev.   |                       |            |                      |
|                                              |            |                     |           |                    | 13)     |                       |            |                      |
+----------------------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| pynq_dm_1_0                                  | Up-to-date | No changes required |  *(5)     | AXI Direct Memory  | 7.1     | 7.1 (Rev. 13)         | Included   | xc7z020clg400-1      |
|                                              |            |                     |           | Access             | (Rev.   |                       |            |                      |
|                                              |            |                     |           |                    | 13)     |                       |            |                      |
+----------------------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| pynq_dm_2_0                                  | Up-to-date | No changes required |  *(6)     | AXI Direct Memory  | 7.1     | 7.1 (Rev. 13)         | Included   | xc7z020clg400-1      |
|                                              |            |                     |           | Access             | (Rev.   |                       |            |                      |
|                                              |            |                     |           |                    | 13)     |                       |            |                      |
+----------------------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| pynq_dm_3_0                                  | Up-to-date | No changes required |  *(7)     | AXI Direct Memory  | 7.1     | 7.1 (Rev. 13)         | Included   | xc7z020clg400-1      |
|                                              |            |                     |           | Access             | (Rev.   |                       |            |                      |
|                                              |            |                     |           |                    | 13)     |                       |            |                      |
+----------------------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| pynq_proc_sys_reset_0_0                      | Up-to-date | No changes required |  *(8)     | Processor System   | 5.0     | 5.0 (Rev. 10)         | Included   | xc7z020clg400-1      |
|                                              |            |                     |           | Reset              | (Rev.   |                       |            |                      |
|                                              |            |                     |           |                    | 10)     |                       |            |                      |
+----------------------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| pynq_proc_sys_reset_1_0                      | Up-to-date | No changes required |  *(9)     | Processor System   | 5.0     | 5.0 (Rev. 10)         | Included   | xc7z020clg400-1      |
|                                              |            |                     |           | Reset              | (Rev.   |                       |            |                      |
|                                              |            |                     |           |                    | 10)     |                       |            |                      |
+----------------------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| pynq_proc_sys_reset_2_0                      | Up-to-date | No changes required |  *(10)    | Processor System   | 5.0     | 5.0 (Rev. 10)         | Included   | xc7z020clg400-1      |
|                                              |            |                     |           | Reset              | (Rev.   |                       |            |                      |
|                                              |            |                     |           |                    | 10)     |                       |            |                      |
+----------------------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| pynq_proc_sys_reset_3_0                      | Up-to-date | No changes required |  *(11)    | Processor System   | 5.0     | 5.0 (Rev. 10)         | Included   | xc7z020clg400-1      |
|                                              |            |                     |           | Reset              | (Rev.   |                       |            |                      |
|                                              |            |                     |           |                    | 10)     |                       |            |                      |
+----------------------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| pynq_processing_system7_0_0                  | Up-to-date | No changes required |  *(12)    | ZYNQ7 Processing   | 5.5     | 5.5 (Rev. 5)          | Included   | xc7z020clg400-1      |
|                                              |            |                     |           | System             | (Rev.   |                       |            |                      |
|                                              |            |                     |           |                    | 5)      |                       |            |                      |
+----------------------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| pynq_sds_irq_const_0                         | Up-to-date | No changes required |  *(13)    | Constant           | 1.1     | 1.1 (Rev. 3)          | Included   | xc7z020clg400-1      |
|                                              |            |                     |           |                    | (Rev.   |                       |            |                      |
|                                              |            |                     |           |                    | 3)      |                       |            |                      |
+----------------------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| pynq_top_1_0                                 | Up-to-date | No changes required | Change    | Top                | 1.0     | 1.0 (Rev. 1901041557) | Included   | xc7z020clg400-1      |
|                                              |            |                     | Log not   |                    | (Rev.   |                       |            |                      |
|                                              |            |                     | available |                    | 1901041 |                       |            |                      |
+----------------------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| pynq_top_1_if_0                              | Up-to-date | No changes required | Change    | adapter_v3_0       | 1.0     | 1.0 (Rev. 2)          | Included   | xc7z020clg400-1      |
|                                              |            |                     | Log not   |                    | (Rev.   |                       |            |                      |
|                                              |            |                     | available |                    | 2)      |                       |            |                      |
+----------------------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| pynq_xlconcat_0_0                            | Up-to-date | No changes required |  *(14)    | Concat             | 2.1     | 2.1 (Rev. 1)          | Included   | xc7z020clg400-1      |
|                                              |            |                     |           |                    | (Rev.   |                       |            |                      |
|                                              |            |                     |           |                    | 1)      |                       |            |                      |
+----------------------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
*(1) /mnt/icgridio2/safe/SDSoC/SDx/2017.1/Vivado/data/ip/xilinx/xlconstant_v1_1/doc/xlconstant_v1_1_changelog.txt
*(2) /mnt/icgridio2/safe/SDSoC/SDx/2017.1/Vivado/data/ip/xilinx/axi_interconnect_v2_1/doc/axi_interconnect_v2_1_changelog.txt
*(3) /mnt/icgridio2/safe/SDSoC/SDx/2017.1/Vivado/data/ip/xilinx/axi_interconnect_v2_1/doc/axi_interconnect_v2_1_changelog.txt
*(4) /mnt/icgridio2/safe/SDSoC/SDx/2017.1/Vivado/data/ip/xilinx/axi_dma_v7_1/doc/axi_dma_v7_1_changelog.txt
*(5) /mnt/icgridio2/safe/SDSoC/SDx/2017.1/Vivado/data/ip/xilinx/axi_dma_v7_1/doc/axi_dma_v7_1_changelog.txt
*(6) /mnt/icgridio2/safe/SDSoC/SDx/2017.1/Vivado/data/ip/xilinx/axi_dma_v7_1/doc/axi_dma_v7_1_changelog.txt
*(7) /mnt/icgridio2/safe/SDSoC/SDx/2017.1/Vivado/data/ip/xilinx/axi_dma_v7_1/doc/axi_dma_v7_1_changelog.txt
*(8) /mnt/icgridio2/safe/SDSoC/SDx/2017.1/Vivado/data/ip/xilinx/proc_sys_reset_v5_0/doc/proc_sys_reset_v5_0_changelog.txt
*(9) /mnt/icgridio2/safe/SDSoC/SDx/2017.1/Vivado/data/ip/xilinx/proc_sys_reset_v5_0/doc/proc_sys_reset_v5_0_changelog.txt
*(10) /mnt/icgridio2/safe/SDSoC/SDx/2017.1/Vivado/data/ip/xilinx/proc_sys_reset_v5_0/doc/proc_sys_reset_v5_0_changelog.txt
*(11) /mnt/icgridio2/safe/SDSoC/SDx/2017.1/Vivado/data/ip/xilinx/proc_sys_reset_v5_0/doc/proc_sys_reset_v5_0_changelog.txt
*(12) /mnt/icgridio2/safe/SDSoC/SDx/2017.1/Vivado/data/ip/xilinx/processing_system7_v5_5/doc/processing_system7_v5_5_changelog.txt
*(13) /mnt/icgridio2/safe/SDSoC/SDx/2017.1/Vivado/data/ip/xilinx/xlconstant_v1_1/doc/xlconstant_v1_1_changelog.txt
*(14) /mnt/icgridio2/safe/SDSoC/SDx/2017.1/Vivado/data/ip/xilinx/xlconcat_v2_1/doc/xlconcat_v2_1_changelog.txt


# validate_bd_design
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /processing_system7_0/S_AXI_ACP(5) and /axi_ic_processing_system7_0_S_AXI_ACP/m00_couplers/m00_regslice/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /processing_system7_0/S_AXI_ACP(5) and /axi_ic_processing_system7_0_S_AXI_ACP/m00_couplers/m00_regslice/M_AXI(0)
WARNING: [BD 41-1271] The connection to the pin: /axi_ic_processing_system7_0_S_AXI_ACP/S00_AXI_arcache has been overridden by the user. This pin will not be connected as a part of the interface connection: dm_0_M_AXI_MM2S 
WARNING: [BD 41-1271] The connection to the pin: /axi_ic_processing_system7_0_S_AXI_ACP/S01_AXI_arcache has been overridden by the user. This pin will not be connected as a part of the interface connection: dm_1_M_AXI_MM2S 
WARNING: [BD 41-1271] The connection to the pin: /axi_ic_processing_system7_0_S_AXI_ACP/S02_AXI_arcache has been overridden by the user. This pin will not be connected as a part of the interface connection: dm_2_M_AXI_MM2S 
WARNING: [BD 41-1271] The connection to the pin: /axi_ic_processing_system7_0_S_AXI_ACP/S03_AXI_awcache has been overridden by the user. This pin will not be connected as a part of the interface connection: dm_3_M_AXI_S2MM 
# update_compile_order -fileset sim_1
# update_compile_order -fileset sources_1
# if {[llength [get_files *.bd]] == 1 } {
#   set bd_file [get_files *.bd]
# } else {
#   set bd_file [get_files pynq.bd]
# }
# set_property synth_checkpoint_mode Hierarchical [get_files $bd_file]
# check_ip_cache -use_project_cache
# generate_target all [get_files $bd_file]
INFO: [BD 41-1662] The design 'pynq.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-1271] The connection to the pin: /axi_ic_processing_system7_0_S_AXI_ACP/S00_AXI_arcache has been overridden by the user. This pin will not be connected as a part of the interface connection: dm_0_M_AXI_MM2S 
WARNING: [BD 41-1271] The connection to the pin: /axi_ic_processing_system7_0_S_AXI_ACP/S01_AXI_arcache has been overridden by the user. This pin will not be connected as a part of the interface connection: dm_1_M_AXI_MM2S 
WARNING: [BD 41-1271] The connection to the pin: /axi_ic_processing_system7_0_S_AXI_ACP/S02_AXI_arcache has been overridden by the user. This pin will not be connected as a part of the interface connection: dm_2_M_AXI_MM2S 
WARNING: [BD 41-1271] The connection to the pin: /axi_ic_processing_system7_0_S_AXI_ACP/S03_AXI_awcache has been overridden by the user. This pin will not be connected as a part of the interface connection: dm_3_M_AXI_S2MM 
Wrote  : </var/tmp/tmp.yK7okjyWNi/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/pynq.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_ic_processing_system7_0_S_AXI_ACP/m00_couplers/m00_regslice/m_axi_bid'(2) to net 'm00_regslice_to_m00_couplers_BID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_ic_processing_system7_0_S_AXI_ACP/m00_couplers/m00_regslice/m_axi_rid'(2) to net 'm00_regslice_to_m00_couplers_RID'(3) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_AWID'(3) to net 'axi_ic_processing_system7_0_S_AXI_ACP_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_WID'(3) to net 'axi_ic_processing_system7_0_S_AXI_ACP_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_ACP_ARID'(3) to net 'axi_ic_processing_system7_0_S_AXI_ACP_M00_AXI_ARID'(2) - Only lower order bits will be connected.
VHDL Output written to : /var/tmp/tmp.yK7okjyWNi/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/hdl/pynq.vhd
VHDL Output written to : /var/tmp/tmp.yK7okjyWNi/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/hdl/pynq_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dm_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dm_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block top_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block top_1_if .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sds_irq_const .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axcache_0xE .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_processing_system7_0_S_AXI_ACP/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_processing_system7_0_M_AXI_GP0/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/var/tmp/tmp.yK7okjyWNi/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ip/pynq_m00_data_fifo_0/pynq_m00_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_processing_system7_0_S_AXI_ACP/m00_couplers/m00_data_fifo .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_processing_system7_0_S_AXI_ACP/m00_couplers/m00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/var/tmp/tmp.yK7okjyWNi/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ip/pynq_auto_pc_1/pynq_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_processing_system7_0_S_AXI_ACP/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_processing_system7_0_S_AXI_ACP/s03_couplers/s03_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/var/tmp/tmp.yK7okjyWNi/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ip/pynq_s03_data_fifo_0/pynq_s03_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_processing_system7_0_S_AXI_ACP/s03_couplers/s03_data_fifo .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_processing_system7_0_S_AXI_ACP/s02_couplers/s02_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/var/tmp/tmp.yK7okjyWNi/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ip/pynq_s02_data_fifo_0/pynq_s02_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_processing_system7_0_S_AXI_ACP/s02_couplers/s02_data_fifo .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_processing_system7_0_S_AXI_ACP/s01_couplers/s01_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/var/tmp/tmp.yK7okjyWNi/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ip/pynq_s01_data_fifo_0/pynq_s01_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_processing_system7_0_S_AXI_ACP/s01_couplers/s01_data_fifo .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_processing_system7_0_S_AXI_ACP/s00_couplers/s00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/var/tmp/tmp.yK7okjyWNi/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ip/pynq_s00_data_fifo_1/pynq_s00_data_fifo_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_processing_system7_0_S_AXI_ACP/s00_couplers/s00_data_fifo .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_processing_system7_0_M_AXI_GP0/m04_couplers/m04_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_processing_system7_0_M_AXI_GP0/m03_couplers/m03_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_processing_system7_0_M_AXI_GP0/m02_couplers/m02_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_processing_system7_0_M_AXI_GP0/m01_couplers/m01_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_processing_system7_0_M_AXI_GP0/m00_couplers/m00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_processing_system7_0_M_AXI_GP0/s00_couplers/s00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/var/tmp/tmp.yK7okjyWNi/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ip/pynq_s00_data_fifo_0/pynq_s00_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_processing_system7_0_M_AXI_GP0/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/var/tmp/tmp.yK7okjyWNi/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ip/pynq_auto_pc_0/pynq_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_processing_system7_0_M_AXI_GP0/s00_couplers/auto_pc .
Exporting to file /var/tmp/tmp.yK7okjyWNi/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/hw_handoff/pynq.hwh
Generated Block Design Tcl file /var/tmp/tmp.yK7okjyWNi/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/hw_handoff/pynq_bd.tcl
Generated Hardware Definition File /var/tmp/tmp.yK7okjyWNi/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/hdl/pynq.hwdef
generate_target: Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2367.152 ; gain = 128.133 ; free physical = 178891 ; free virtual = 186701
# file mkdir /var/tmp/tmp.yK7okjyWNi/_sds/p0/ipi/pynq.sdk
# write_hwdef -force -file /var/tmp/tmp.yK7okjyWNi/_sds/p0/ipi/pynq.sdk/pynq.hdf
# close_project
INFO: [Common 17-206] Exiting Vivado at Fri Jan  4 16:02:19 2019...
