
*** Running vivado
    with args -log versal_ibert_gt_quad_base_7_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source versal_ibert_gt_quad_base_7_0.tcl



****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source versal_ibert_gt_quad_base_7_0.tcl -notrace
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:46 . Memory (MB): peak = 583.625 ; gain = 182.898
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: versal_ibert_gt_quad_base_7_0
Command: synth_design -top versal_ibert_gt_quad_base_7_0 -part xcvp1202-vsva2785-2MHP-e-S -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvp1202'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvp1202'
INFO: [Device 21-403] Loading part xcvp1202-vsva2785-2MHP-e-S
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19448
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2620.297 ; gain = 425.871
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'apb3_pen_int', assumed default net type 'wire' [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_gt_quad_base_7_0/versal_ibert_gt_quad_base_7_0_inst.v:876]
INFO: [Synth 8-6157] synthesizing module 'versal_ibert_gt_quad_base_7_0' [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_gt_quad_base_7_0/synth/versal_ibert_gt_quad_base_7_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'versal_ibert_gt_quad_base_7_0_inst' [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_gt_quad_base_7_0/versal_ibert_gt_quad_base_7_0_inst.v:52]
INFO: [Synth 8-6157] synthesizing module 'versal_ibert_gt_quad_base_7_0_gtm_mst_function' [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_gt_quad_base_7_0/versal_ibert_gt_quad_base_7_0_inst.v:3035]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6155] done synthesizing module 'versal_ibert_gt_quad_base_7_0_gtm_mst_function' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_gt_quad_base_7_0/versal_ibert_gt_quad_base_7_0_inst.v:3035]
INFO: [Synth 8-6157] synthesizing module 'versal_ibert_gt_quad_base_7_0_gtm_mst_resetdone_function' [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_gt_quad_base_7_0/versal_ibert_gt_quad_base_7_0_inst.v:3091]
INFO: [Synth 8-226] default block is never used [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_gt_quad_base_7_0/versal_ibert_gt_quad_base_7_0_inst.v:3154]
INFO: [Synth 8-6155] done synthesizing module 'versal_ibert_gt_quad_base_7_0_gtm_mst_resetdone_function' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_gt_quad_base_7_0/versal_ibert_gt_quad_base_7_0_inst.v:3091]
INFO: [Synth 8-6157] synthesizing module 'GTME5_QUAD' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:46899]
INFO: [Synth 8-6155] done synthesizing module 'GTME5_QUAD' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:46899]
INFO: [Synth 8-6155] done synthesizing module 'versal_ibert_gt_quad_base_7_0_inst' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_gt_quad_base_7_0/versal_ibert_gt_quad_base_7_0_inst.v:52]
WARNING: [Synth 8-7071] port 's_axi_lite_arready' of module 'versal_ibert_gt_quad_base_7_0_inst' is unconnected for instance 'inst' [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_gt_quad_base_7_0/synth/versal_ibert_gt_quad_base_7_0.v:1900]
WARNING: [Synth 8-7071] port 's_axi_lite_rdata' of module 'versal_ibert_gt_quad_base_7_0_inst' is unconnected for instance 'inst' [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_gt_quad_base_7_0/synth/versal_ibert_gt_quad_base_7_0.v:1900]
WARNING: [Synth 8-7071] port 's_axi_lite_rvalid' of module 'versal_ibert_gt_quad_base_7_0_inst' is unconnected for instance 'inst' [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_gt_quad_base_7_0/synth/versal_ibert_gt_quad_base_7_0.v:1900]
WARNING: [Synth 8-7071] port 's_axi_lite_awready' of module 'versal_ibert_gt_quad_base_7_0_inst' is unconnected for instance 'inst' [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_gt_quad_base_7_0/synth/versal_ibert_gt_quad_base_7_0.v:1900]
WARNING: [Synth 8-7071] port 's_axi_lite_wready' of module 'versal_ibert_gt_quad_base_7_0_inst' is unconnected for instance 'inst' [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_gt_quad_base_7_0/synth/versal_ibert_gt_quad_base_7_0.v:1900]
WARNING: [Synth 8-7071] port 's_axi_lite_rresp' of module 'versal_ibert_gt_quad_base_7_0_inst' is unconnected for instance 'inst' [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_gt_quad_base_7_0/synth/versal_ibert_gt_quad_base_7_0.v:1900]
WARNING: [Synth 8-7071] port 's_axi_lite_bresp' of module 'versal_ibert_gt_quad_base_7_0_inst' is unconnected for instance 'inst' [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_gt_quad_base_7_0/synth/versal_ibert_gt_quad_base_7_0.v:1900]
WARNING: [Synth 8-7071] port 's_axi_lite_bvalid' of module 'versal_ibert_gt_quad_base_7_0_inst' is unconnected for instance 'inst' [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_gt_quad_base_7_0/synth/versal_ibert_gt_quad_base_7_0.v:1900]
WARNING: [Synth 8-7071] port 's_axi_lite_clk' of module 'versal_ibert_gt_quad_base_7_0_inst' is unconnected for instance 'inst' [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_gt_quad_base_7_0/synth/versal_ibert_gt_quad_base_7_0.v:1900]
WARNING: [Synth 8-7071] port 's_axi_lite_resetn' of module 'versal_ibert_gt_quad_base_7_0_inst' is unconnected for instance 'inst' [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_gt_quad_base_7_0/synth/versal_ibert_gt_quad_base_7_0.v:1900]
WARNING: [Synth 8-7071] port 's_axi_lite_araddr' of module 'versal_ibert_gt_quad_base_7_0_inst' is unconnected for instance 'inst' [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_gt_quad_base_7_0/synth/versal_ibert_gt_quad_base_7_0.v:1900]
WARNING: [Synth 8-7071] port 's_axi_lite_arvalid' of module 'versal_ibert_gt_quad_base_7_0_inst' is unconnected for instance 'inst' [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_gt_quad_base_7_0/synth/versal_ibert_gt_quad_base_7_0.v:1900]
WARNING: [Synth 8-7071] port 's_axi_lite_rready' of module 'versal_ibert_gt_quad_base_7_0_inst' is unconnected for instance 'inst' [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_gt_quad_base_7_0/synth/versal_ibert_gt_quad_base_7_0.v:1900]
WARNING: [Synth 8-7071] port 's_axi_lite_awaddr' of module 'versal_ibert_gt_quad_base_7_0_inst' is unconnected for instance 'inst' [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_gt_quad_base_7_0/synth/versal_ibert_gt_quad_base_7_0.v:1900]
WARNING: [Synth 8-7071] port 's_axi_lite_awvalid' of module 'versal_ibert_gt_quad_base_7_0_inst' is unconnected for instance 'inst' [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_gt_quad_base_7_0/synth/versal_ibert_gt_quad_base_7_0.v:1900]
WARNING: [Synth 8-7071] port 's_axi_lite_wdata' of module 'versal_ibert_gt_quad_base_7_0_inst' is unconnected for instance 'inst' [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_gt_quad_base_7_0/synth/versal_ibert_gt_quad_base_7_0.v:1900]
WARNING: [Synth 8-7071] port 's_axi_lite_wvalid' of module 'versal_ibert_gt_quad_base_7_0_inst' is unconnected for instance 'inst' [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_gt_quad_base_7_0/synth/versal_ibert_gt_quad_base_7_0.v:1900]
WARNING: [Synth 8-7071] port 's_axi_lite_bready' of module 'versal_ibert_gt_quad_base_7_0_inst' is unconnected for instance 'inst' [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_gt_quad_base_7_0/synth/versal_ibert_gt_quad_base_7_0.v:1900]
WARNING: [Synth 8-7023] instance 'inst' of module 'versal_ibert_gt_quad_base_7_0_inst' has 560 connections declared, but only 542 given [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_gt_quad_base_7_0/synth/versal_ibert_gt_quad_base_7_0.v:1900]
INFO: [Synth 8-6155] done synthesizing module 'versal_ibert_gt_quad_base_7_0' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_gt_quad_base_7_0/synth/versal_ibert_gt_quad_base_7_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element reset_done_int_reg was removed.  [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_gt_quad_base_7_0/versal_ibert_gt_quad_base_7_0_inst.v:3150]
WARNING: [Synth 8-3848] Net s_axi_lite_arready in module/entity versal_ibert_gt_quad_base_7_0_inst does not have driver. [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_gt_quad_base_7_0/versal_ibert_gt_quad_base_7_0_inst.v:150]
WARNING: [Synth 8-3848] Net s_axi_lite_rdata in module/entity versal_ibert_gt_quad_base_7_0_inst does not have driver. [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_gt_quad_base_7_0/versal_ibert_gt_quad_base_7_0_inst.v:151]
WARNING: [Synth 8-3848] Net s_axi_lite_rvalid in module/entity versal_ibert_gt_quad_base_7_0_inst does not have driver. [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_gt_quad_base_7_0/versal_ibert_gt_quad_base_7_0_inst.v:152]
WARNING: [Synth 8-3848] Net s_axi_lite_awready in module/entity versal_ibert_gt_quad_base_7_0_inst does not have driver. [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_gt_quad_base_7_0/versal_ibert_gt_quad_base_7_0_inst.v:153]
WARNING: [Synth 8-3848] Net s_axi_lite_wready in module/entity versal_ibert_gt_quad_base_7_0_inst does not have driver. [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_gt_quad_base_7_0/versal_ibert_gt_quad_base_7_0_inst.v:154]
WARNING: [Synth 8-3848] Net s_axi_lite_rresp in module/entity versal_ibert_gt_quad_base_7_0_inst does not have driver. [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_gt_quad_base_7_0/versal_ibert_gt_quad_base_7_0_inst.v:155]
WARNING: [Synth 8-3848] Net s_axi_lite_bresp in module/entity versal_ibert_gt_quad_base_7_0_inst does not have driver. [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_gt_quad_base_7_0/versal_ibert_gt_quad_base_7_0_inst.v:156]
WARNING: [Synth 8-3848] Net s_axi_lite_bvalid in module/entity versal_ibert_gt_quad_base_7_0_inst does not have driver. [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_gt_quad_base_7_0/versal_ibert_gt_quad_base_7_0_inst.v:157]
WARNING: [Synth 8-7129] Port s_axi_lite_arready in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_lite_rdata[31] in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_lite_rdata[30] in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_lite_rdata[29] in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_lite_rdata[28] in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_lite_rdata[27] in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_lite_rdata[26] in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_lite_rdata[25] in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_lite_rdata[24] in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_lite_rdata[23] in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_lite_rdata[22] in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_lite_rdata[21] in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_lite_rdata[20] in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_lite_rdata[19] in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_lite_rdata[18] in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_lite_rdata[17] in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_lite_rdata[16] in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_lite_rdata[15] in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_lite_rdata[14] in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_lite_rdata[13] in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_lite_rdata[12] in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_lite_rdata[11] in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_lite_rdata[10] in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_lite_rdata[9] in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_lite_rdata[8] in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_lite_rdata[7] in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_lite_rdata[6] in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_lite_rdata[5] in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_lite_rdata[4] in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_lite_rdata[3] in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_lite_rdata[2] in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_lite_rdata[1] in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_lite_rdata[0] in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_lite_rvalid in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_lite_awready in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_lite_wready in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_lite_rresp[1] in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_lite_rresp[0] in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_lite_bresp[1] in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_lite_bresp[0] in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_lite_bvalid in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxmarginclk in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port hsclk0_rpllreset in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port hsclk1_rpllreset in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port ch0_pcierstb in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port ch1_pcierstb in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port ch2_pcierstb in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port ch3_pcierstb in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcielinkreachtarget in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcieltssm[5] in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcieltssm[4] in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcieltssm[3] in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcieltssm[2] in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcieltssm[1] in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcieltssm[0] in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxmarginreqcmd[3] in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxmarginreqcmd[2] in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxmarginreqcmd[1] in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxmarginreqcmd[0] in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxmarginreqlanenum[1] in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxmarginreqlanenum[0] in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxmarginreqpayld[7] in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxmarginreqpayld[6] in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxmarginreqpayld[5] in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxmarginreqpayld[4] in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxmarginreqpayld[3] in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxmarginreqpayld[2] in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxmarginreqpayld[1] in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxmarginreqpayld[0] in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxmarginreqreq in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxmarginresack in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port hsclk0_rpllpd in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port hsclk0_rpllresetbypassmode in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port hsclk0_rpllsdmtoggle in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port hsclk1_rpllpd in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port hsclk1_rpllresetbypassmode in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port hsclk1_rpllsdmtoggle in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port hsclk0_rpllrefclksel[2] in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port hsclk0_rpllrefclksel[1] in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port hsclk0_rpllrefclksel[0] in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port hsclk1_rpllrefclksel[2] in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port hsclk1_rpllrefclksel[1] in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port hsclk1_rpllrefclksel[0] in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port hsclk0_rpllfbdiv[7] in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port hsclk0_rpllfbdiv[6] in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port hsclk0_rpllfbdiv[5] in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port hsclk0_rpllfbdiv[4] in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port hsclk0_rpllfbdiv[3] in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port hsclk0_rpllfbdiv[2] in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port hsclk0_rpllfbdiv[1] in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port hsclk0_rpllfbdiv[0] in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port hsclk1_rpllfbdiv[7] in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port hsclk1_rpllfbdiv[6] in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port hsclk1_rpllfbdiv[5] in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port hsclk1_rpllfbdiv[4] in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port hsclk1_rpllfbdiv[3] in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port hsclk1_rpllfbdiv[2] in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port hsclk1_rpllfbdiv[1] in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port hsclk1_rpllfbdiv[0] in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port hsclk0_rpllsdmdata[25] in module versal_ibert_gt_quad_base_7_0_inst is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 2744.867 ; gain = 550.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 2762.801 ; gain = 568.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 2762.801 ; gain = 568.375
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 2774.789 ; gain = 0.000
INFO: [Constraints 18-6336] Loading Clock Expansion Window constraints config file for device xcvp1202.
INFO: [Constraints 18-6359] No Clock Expansion Window constraints config file entry for device xcvp1202.  GCLK Deskew mode will be Off and cannot be enabled via GCLK_DESKEW override.
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_gt_quad_base_7_0/synth/versal_ibert_gt_quad_base_7_0_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2975.234 ; gain = 70.520
Finished Parsing XDC File [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_gt_quad_base_7_0/synth/versal_ibert_gt_quad_base_7_0_ooc.xdc] for cell 'inst'
Parsing XDC File [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_gt_quad_base_7_0/versal_ibert_gt_quad_base_7_0.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_gt_quad_base_7_0/versal_ibert_gt_quad_base_7_0.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_gt_quad_base_7_0/versal_ibert_gt_quad_base_7_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/versal_ibert_gt_quad_base_7_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/versal_ibert_gt_quad_base_7_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.runs/versal_ibert_gt_quad_base_7_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.runs/versal_ibert_gt_quad_base_7_0_synth_1/dont_touch.xdc]
INFO: [Project 1-1714] 48 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2976.242 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.772 . Memory (MB): peak = 2978.211 ; gain = 1.969
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:01:09 . Memory (MB): peak = 2978.211 ; gain = 783.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvp1202-vsva2785-2MHP-e-S
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:01:09 . Memory (MB): peak = 2978.211 ; gain = 783.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.runs/versal_ibert_gt_quad_base_7_0_synth_1/dont_touch.xdc, line 9).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ch0_tx_mstresetdone/gpo_xpm_sync. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ch1_tx_mstresetdone/gpo_xpm_sync. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ch2_tx_mstresetdone/gpo_xpm_sync. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ch3_tx_mstresetdone/gpo_xpm_sync. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ch0_rx_mstresetdone/gpo_xpm_sync. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ch1_rx_mstresetdone/gpo_xpm_sync. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ch2_rx_mstresetdone/gpo_xpm_sync. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ch3_rx_mstresetdone/gpo_xpm_sync. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ch0_tx_mstresetdone/mstdatapathreset_xpm_sync. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ch1_tx_mstresetdone/mstdatapathreset_xpm_sync. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ch2_tx_mstresetdone/mstdatapathreset_xpm_sync. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ch3_tx_mstresetdone/mstdatapathreset_xpm_sync. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ch0_rx_mstresetdone/mstdatapathreset_xpm_sync. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ch1_rx_mstresetdone/mstdatapathreset_xpm_sync. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ch2_rx_mstresetdone/mstdatapathreset_xpm_sync. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ch3_rx_mstresetdone/mstdatapathreset_xpm_sync. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ch0_tx_mstresetdone/mstreset_xpm_sync. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ch1_tx_mstresetdone/mstreset_xpm_sync. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ch2_tx_mstresetdone/mstreset_xpm_sync. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ch3_tx_mstresetdone/mstreset_xpm_sync. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ch0_rx_mstresetdone/mstreset_xpm_sync. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ch1_rx_mstresetdone/mstreset_xpm_sync. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ch2_rx_mstresetdone/mstreset_xpm_sync. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ch3_rx_mstresetdone/mstreset_xpm_sync. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ch0_tx_mstresetdone/reset_done_xpm_sync. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ch1_tx_mstresetdone/reset_done_xpm_sync. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ch2_tx_mstresetdone/reset_done_xpm_sync. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ch3_tx_mstresetdone/reset_done_xpm_sync. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ch0_rx_mstresetdone/reset_done_xpm_sync. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ch1_rx_mstresetdone/reset_done_xpm_sync. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ch2_rx_mstresetdone/reset_done_xpm_sync. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ch3_rx_mstresetdone/reset_done_xpm_sync. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ch0_tx_mstrst/u_rst_sync. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ch1_tx_mstrst/u_rst_sync. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ch2_tx_mstrst/u_rst_sync. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ch3_tx_mstrst/u_rst_sync. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ch0_rx_mstrst/u_rst_sync. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ch1_rx_mstrst/u_rst_sync. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ch2_rx_mstrst/u_rst_sync. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ch3_rx_mstrst/u_rst_sync. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ch0_tx_dprst/u_rst_sync. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ch1_tx_dprst/u_rst_sync. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ch2_tx_dprst/u_rst_sync. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ch3_tx_dprst/u_rst_sync. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ch0_rx_dprst/u_rst_sync. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ch1_rx_dprst/u_rst_sync. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ch2_rx_dprst/u_rst_sync. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ch3_rx_dprst/u_rst_sync. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:01:09 . Memory (MB): peak = 2978.211 ; gain = 783.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:01:11 . Memory (MB): peak = 2978.211 ; gain = 783.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 48    
	                1 Bit    Registers := 56    
+---Muxes : 
	   2 Input    1 Bit        Muxes := 24    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3984 (col length:166)
BRAMs: 2682 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:01:32 . Memory (MB): peak = 3058.426 ; gain = 864.000
---------------------------------------------------------------------------------
INFO: [Device 21-8972] Using routethru equations.
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:21 ; elapsed = 00:04:50 . Memory (MB): peak = 4572.809 ; gain = 2378.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:21 ; elapsed = 00:04:51 . Memory (MB): peak = 4594.445 ; gain = 2400.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__48`
   Worst Slack before retiming is 6974 and worst slack after retiming is 6974
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__48' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__49`
   Worst Slack before retiming is 6974 and worst slack after retiming is 6974
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__49' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__50`
   Worst Slack before retiming is 6974 and worst slack after retiming is 6974
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__50' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__51`
   Worst Slack before retiming is 6974 and worst slack after retiming is 6974
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__51' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__52`
   Worst Slack before retiming is 6974 and worst slack after retiming is 6974
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__52' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__53`
   Worst Slack before retiming is 6974 and worst slack after retiming is 6974
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__53' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__54`
   Worst Slack before retiming is 6974 and worst slack after retiming is 6974
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__54' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__55`
   Worst Slack before retiming is 6974 and worst slack after retiming is 6974
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__55' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__56`
   Worst Slack before retiming is 6974 and worst slack after retiming is 6974
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__56' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__57`
   Worst Slack before retiming is 6974 and worst slack after retiming is 6974
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__57' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__58`
   Worst Slack before retiming is 6974 and worst slack after retiming is 6974
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__58' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__59`
   Worst Slack before retiming is 6974 and worst slack after retiming is 6974
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__59' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__60`
   Worst Slack before retiming is 6974 and worst slack after retiming is 6974
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__60' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__61`
   Worst Slack before retiming is 6974 and worst slack after retiming is 6974
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__61' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__62`
   Worst Slack before retiming is 6974 and worst slack after retiming is 6974
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__62' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__63`
   Worst Slack before retiming is 6974 and worst slack after retiming is 6974
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__63' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__64`
   Worst Slack before retiming is 6974 and worst slack after retiming is 6974
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__64' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__65`
   Worst Slack before retiming is 6974 and worst slack after retiming is 6974
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__65' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__66`
   Worst Slack before retiming is 6974 and worst slack after retiming is 6974
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__66' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__67`
   Worst Slack before retiming is 6974 and worst slack after retiming is 6974
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__67' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__68`
   Worst Slack before retiming is 6974 and worst slack after retiming is 6974
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__68' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__69`
   Worst Slack before retiming is 6974 and worst slack after retiming is 6974
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__69' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__70`
   Worst Slack before retiming is 6974 and worst slack after retiming is 6974
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__70' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__71`
   Worst Slack before retiming is 6974 and worst slack after retiming is 6974
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__71' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__72`
   Worst Slack before retiming is 6974 and worst slack after retiming is 6974
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__72' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__73`
   Worst Slack before retiming is 6974 and worst slack after retiming is 6974
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__73' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__74`
   Worst Slack before retiming is 6974 and worst slack after retiming is 6974
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__74' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__75`
   Worst Slack before retiming is 6974 and worst slack after retiming is 6974
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__75' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__76`
   Worst Slack before retiming is 6974 and worst slack after retiming is 6974
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__76' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__77`
   Worst Slack before retiming is 6974 and worst slack after retiming is 6974
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__77' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__78`
   Worst Slack before retiming is 6974 and worst slack after retiming is 6974
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__78' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__79`
   Worst Slack before retiming is 6974 and worst slack after retiming is 6974
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__79' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__80`
   Worst Slack before retiming is 6974 and worst slack after retiming is 6974
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__80' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__81`
   Worst Slack before retiming is 6974 and worst slack after retiming is 6974
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__81' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__82`
   Worst Slack before retiming is 6974 and worst slack after retiming is 6974
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__82' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__83`
   Worst Slack before retiming is 6974 and worst slack after retiming is 6974
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__83' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__84`
   Worst Slack before retiming is 6974 and worst slack after retiming is 6974
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__84' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__85`
   Worst Slack before retiming is 6974 and worst slack after retiming is 6974
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__85' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__86`
   Worst Slack before retiming is 6974 and worst slack after retiming is 6974
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__86' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__87`
   Worst Slack before retiming is 6974 and worst slack after retiming is 6974
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__87' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__88`
   Worst Slack before retiming is 6974 and worst slack after retiming is 6974
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__88' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__89`
   Worst Slack before retiming is 6974 and worst slack after retiming is 6974
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__89' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__90`
   Worst Slack before retiming is 6974 and worst slack after retiming is 6974
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__90' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__91`
   Worst Slack before retiming is 6974 and worst slack after retiming is 6974
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__91' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__92`
   Worst Slack before retiming is 6974 and worst slack after retiming is 6974
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__92' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__93`
   Worst Slack before retiming is 6974 and worst slack after retiming is 6974
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__93' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__94`
   Worst Slack before retiming is 6974 and worst slack after retiming is 6974
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst__94' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst`
   Worst Slack before retiming is 6974 and worst slack after retiming is 6974
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `xpm_cdc_sync_rst' done


INFO: [Synth 8-5816] Retiming module `versal_ibert_gt_quad_base_7_0_inst`
   Worst Slack before retiming is 6974 and worst slack after retiming is 7226
   Numbers of local forward move = 5, and local backward move = 0

	Retimed registers names:
		inst/ch0_rx_mstrst/rst_val_reg_fret
		inst/ch0_tx_dprst/rst_val_reg_fret
		inst/ch1_tx_mstrst/rst_val_reg_fret
		inst/ch2_rx_dprst/rst_val_reg_fret
		inst/ch3_tx_dprst/rst_val_reg_fret
 

INFO: [Synth 8-5816] Retiming module `versal_ibert_gt_quad_base_7_0_inst' done


INFO: [Synth 8-11328] No retiming is needed, due to no register satisfying retiming conditions
INFO: [Synth 8-5816] Retiming module `versal_ibert_gt_quad_base_7_0`
   Worst Slack before retiming is 7226 and worst slack after retiming is 7226
   Numbers of local forward move = 0, and local backward move = 0


INFO: [Synth 8-5816] Retiming module `versal_ibert_gt_quad_base_7_0' done


INFO: [Common 17-14] Message 'Synth 8-5816' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:23 ; elapsed = 00:04:54 . Memory (MB): peak = 4608.758 ; gain = 2414.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:28 ; elapsed = 00:05:04 . Memory (MB): peak = 4617.387 ; gain = 2422.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:28 ; elapsed = 00:05:04 . Memory (MB): peak = 4617.387 ; gain = 2422.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:28 ; elapsed = 00:05:04 . Memory (MB): peak = 4617.387 ; gain = 2422.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:28 ; elapsed = 00:05:04 . Memory (MB): peak = 4617.387 ; gain = 2422.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:28 ; elapsed = 00:05:04 . Memory (MB): peak = 4617.387 ; gain = 2422.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:28 ; elapsed = 00:05:04 . Memory (MB): peak = 4617.387 ; gain = 2422.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Retiming Report:
+--------------------+----+
|Retiming summary:   |    | 
+--------------------+----+
|Forward Retiming    | 5  | 
|Backward Retiming   | 0  | 
|New registers added | 5  | 
|Registers deleted   | 15 | 
+--------------------+----+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |GTME5_QUAD |     1|
|2     |LUT2       |     2|
|3     |LUT3       |     8|
|4     |LUT4       |     3|
|5     |LUT5       |     8|
|6     |LUT6       |    20|
|7     |FDRE       |   214|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:28 ; elapsed = 00:05:04 . Memory (MB): peak = 4617.387 ; gain = 2422.961
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 279 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:02 ; elapsed = 00:04:37 . Memory (MB): peak = 4617.387 ; gain = 2207.551
Synthesis Optimization Complete : Time (s): cpu = 00:01:28 ; elapsed = 00:05:05 . Memory (MB): peak = 4617.387 ; gain = 2422.961
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 4617.387 ; gain = 0.000
INFO: [Constraints 18-6336] Loading Clock Expansion Window constraints config file for device xcvp1202.
INFO: [Constraints 18-6359] No Clock Expansion Window constraints config file entry for device xcvp1202.  GCLK Deskew mode will be Off and cannot be enabled via GCLK_DESKEW override.
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4704.387 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Synth Design complete | Checksum: 5e9c65af
INFO: [Common 17-83] Releasing license: Synthesis
190 Infos, 129 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:05 ; elapsed = 00:09:03 . Memory (MB): peak = 4704.387 ; gain = 4040.152
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 4704.387 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.runs/versal_ibert_gt_quad_base_7_0_synth_1/versal_ibert_gt_quad_base_7_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP versal_ibert_gt_quad_base_7_0, cache-ID = 00b528e32f4fe8b1
INFO: [Coretcl 2-1174] Renamed 48 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 4704.387 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.runs/versal_ibert_gt_quad_base_7_0_synth_1/versal_ibert_gt_quad_base_7_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file versal_ibert_gt_quad_base_7_0_utilization_synth.rpt -pb versal_ibert_gt_quad_base_7_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May  6 17:57:35 2024...
