{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 27 21:42:45 2022 " "Info: Processing started: Mon Jun 27 21:42:45 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Port_io -c Port_io --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Port_io -c Port_io --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "port_io.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file port_io.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 port_io-port_io_arch " "Info: Found design unit 1: port_io-port_io_arch" {  } { { "Port_io.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 port_io " "Info: Found entity 1: port_io" {  } { { "Port_io.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Port_io " "Info: Elaborating entity \"Port_io\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "latch Port_io.vhd(25) " "Warning (10036): Verilog HDL or VHDL warning at Port_io.vhd(25): object \"latch\" assigned a value but never read" {  } { { "Port_io.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "port_reg Port_io.vhd(28) " "Warning (10631): VHDL Process Statement warning at Port_io.vhd(28): inferring latch(es) for signal or variable \"port_reg\", which holds its previous value in one or more paths through the process" {  } { { "Port_io.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tris_reg Port_io.vhd(28) " "Warning (10631): VHDL Process Statement warning at Port_io.vhd(28): inferring latch(es) for signal or variable \"tris_reg\", which holds its previous value in one or more paths through the process" {  } { { "Port_io.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dbus_out Port_io.vhd(28) " "Warning (10631): VHDL Process Statement warning at Port_io.vhd(28): inferring latch(es) for signal or variable \"dbus_out\", which holds its previous value in one or more paths through the process" {  } { { "Port_io.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dbus_out\[0\] Port_io.vhd(28) " "Info (10041): Inferred latch for \"dbus_out\[0\]\" at Port_io.vhd(28)" {  } { { "Port_io.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dbus_out\[1\] Port_io.vhd(28) " "Info (10041): Inferred latch for \"dbus_out\[1\]\" at Port_io.vhd(28)" {  } { { "Port_io.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dbus_out\[2\] Port_io.vhd(28) " "Info (10041): Inferred latch for \"dbus_out\[2\]\" at Port_io.vhd(28)" {  } { { "Port_io.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dbus_out\[3\] Port_io.vhd(28) " "Info (10041): Inferred latch for \"dbus_out\[3\]\" at Port_io.vhd(28)" {  } { { "Port_io.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dbus_out\[4\] Port_io.vhd(28) " "Info (10041): Inferred latch for \"dbus_out\[4\]\" at Port_io.vhd(28)" {  } { { "Port_io.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dbus_out\[5\] Port_io.vhd(28) " "Info (10041): Inferred latch for \"dbus_out\[5\]\" at Port_io.vhd(28)" {  } { { "Port_io.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dbus_out\[6\] Port_io.vhd(28) " "Info (10041): Inferred latch for \"dbus_out\[6\]\" at Port_io.vhd(28)" {  } { { "Port_io.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dbus_out\[7\] Port_io.vhd(28) " "Info (10041): Inferred latch for \"dbus_out\[7\]\" at Port_io.vhd(28)" {  } { { "Port_io.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tris_reg\[0\] Port_io.vhd(28) " "Info (10041): Inferred latch for \"tris_reg\[0\]\" at Port_io.vhd(28)" {  } { { "Port_io.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tris_reg\[1\] Port_io.vhd(28) " "Info (10041): Inferred latch for \"tris_reg\[1\]\" at Port_io.vhd(28)" {  } { { "Port_io.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tris_reg\[2\] Port_io.vhd(28) " "Info (10041): Inferred latch for \"tris_reg\[2\]\" at Port_io.vhd(28)" {  } { { "Port_io.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tris_reg\[3\] Port_io.vhd(28) " "Info (10041): Inferred latch for \"tris_reg\[3\]\" at Port_io.vhd(28)" {  } { { "Port_io.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tris_reg\[4\] Port_io.vhd(28) " "Info (10041): Inferred latch for \"tris_reg\[4\]\" at Port_io.vhd(28)" {  } { { "Port_io.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tris_reg\[5\] Port_io.vhd(28) " "Info (10041): Inferred latch for \"tris_reg\[5\]\" at Port_io.vhd(28)" {  } { { "Port_io.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tris_reg\[6\] Port_io.vhd(28) " "Info (10041): Inferred latch for \"tris_reg\[6\]\" at Port_io.vhd(28)" {  } { { "Port_io.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tris_reg\[7\] Port_io.vhd(28) " "Info (10041): Inferred latch for \"tris_reg\[7\]\" at Port_io.vhd(28)" {  } { { "Port_io.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_reg\[0\] Port_io.vhd(28) " "Info (10041): Inferred latch for \"port_reg\[0\]\" at Port_io.vhd(28)" {  } { { "Port_io.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_reg\[1\] Port_io.vhd(28) " "Info (10041): Inferred latch for \"port_reg\[1\]\" at Port_io.vhd(28)" {  } { { "Port_io.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_reg\[2\] Port_io.vhd(28) " "Info (10041): Inferred latch for \"port_reg\[2\]\" at Port_io.vhd(28)" {  } { { "Port_io.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_reg\[3\] Port_io.vhd(28) " "Info (10041): Inferred latch for \"port_reg\[3\]\" at Port_io.vhd(28)" {  } { { "Port_io.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_reg\[4\] Port_io.vhd(28) " "Info (10041): Inferred latch for \"port_reg\[4\]\" at Port_io.vhd(28)" {  } { { "Port_io.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_reg\[5\] Port_io.vhd(28) " "Info (10041): Inferred latch for \"port_reg\[5\]\" at Port_io.vhd(28)" {  } { { "Port_io.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_reg\[6\] Port_io.vhd(28) " "Info (10041): Inferred latch for \"port_reg\[6\]\" at Port_io.vhd(28)" {  } { { "Port_io.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_reg\[7\] Port_io.vhd(28) " "Info (10041): Inferred latch for \"port_reg\[7\]\" at Port_io.vhd(28)" {  } { { "Port_io.vhd" "" { Text "C:/Users/GABRIEL/Desktop/vhdl/TrabsReconfig-main/trab3/Port_io/Port_io.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 4 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "232 " "Info: Peak virtual memory: 232 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 27 21:42:46 2022 " "Info: Processing ended: Mon Jun 27 21:42:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
