{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1570844194018 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1570844194019 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 11 22:36:33 2019 " "Processing started: Fri Oct 11 22:36:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1570844194019 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1570844194019 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off conexoes_exemplo -c conexoes_exemplo " "Command: quartus_map --read_settings_files=on --write_settings_files=off conexoes_exemplo -c conexoes_exemplo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1570844194019 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1570844194864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conexoes_exemplo.vhd 1 0 " "Found 1 design units, including 0 entities, in source file conexoes_exemplo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conexoes_exemplo " "Found design unit 1: conexoes_exemplo" {  } { { "conexoes_exemplo.vhd" "" { Text "C:/Users/andre/Desktop/Exercicios_SistemasDigitais/Em casa/arquivos_conection/conexoes_exemplo.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570844195466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570844195466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file myreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myreg-hardwareCalculo " "Found design unit 1: myreg-hardwareCalculo" {  } { { "myreg.vhd" "" { Text "C:/Users/andre/Desktop/Exercicios_SistemasDigitais/Em casa/arquivos_conection/myreg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570844195472 ""} { "Info" "ISGN_ENTITY_NAME" "1 myreg " "Found entity 1: myreg" {  } { { "myreg.vhd" "" { Text "C:/Users/andre/Desktop/Exercicios_SistemasDigitais/Em casa/arquivos_conection/myreg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570844195472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570844195472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fazand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fazand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fazAnd-behavioral " "Found design unit 1: fazAnd-behavioral" {  } { { "fazAnd.vhd" "" { Text "C:/Users/andre/Desktop/Exercicios_SistemasDigitais/Em casa/arquivos_conection/fazAnd.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570844195475 ""} { "Info" "ISGN_ENTITY_NAME" "1 fazAnd " "Found entity 1: fazAnd" {  } { { "fazAnd.vhd" "" { Text "C:/Users/andre/Desktop/Exercicios_SistemasDigitais/Em casa/arquivos_conection/fazAnd.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570844195475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570844195475 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "myreg " "Elaborating entity \"myreg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1570844195529 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "a myreg.vhd(10) " "VHDL Signal Declaration warning at myreg.vhd(10): used implicit default value for signal \"a\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "myreg.vhd" "" { Text "C:/Users/andre/Desktop/Exercicios_SistemasDigitais/Em casa/arquivos_conection/myreg.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1570844195534 "|myreg"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "b myreg.vhd(10) " "VHDL Signal Declaration warning at myreg.vhd(10): used implicit default value for signal \"b\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "myreg.vhd" "" { Text "C:/Users/andre/Desktop/Exercicios_SistemasDigitais/Em casa/arquivos_conection/myreg.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1570844195535 "|myreg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fazAnd fazAnd:fazCalc " "Elaborating entity \"fazAnd\" for hierarchy \"fazAnd:fazCalc\"" {  } { { "myreg.vhd" "fazCalc" { Text "C:/Users/andre/Desktop/Exercicios_SistemasDigitais/Em casa/arquivos_conection/myreg.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570844195652 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "D_sg fazAnd.vhd(18) " "VHDL Signal Declaration warning at fazAnd.vhd(18): used explicit default value for signal \"D_sg\" because signal was never assigned a value" {  } { { "fazAnd.vhd" "" { Text "C:/Users/andre/Desktop/Exercicios_SistemasDigitais/Em casa/arquivos_conection/fazAnd.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1570844195653 "|myreg|fazAnd:fazCalc"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "D2_sg fazAnd.vhd(18) " "VHDL Signal Declaration warning at fazAnd.vhd(18): used explicit default value for signal \"D2_sg\" because signal was never assigned a value" {  } { { "fazAnd.vhd" "" { Text "C:/Users/andre/Desktop/Exercicios_SistemasDigitais/Em casa/arquivos_conection/fazAnd.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1570844195653 "|myreg|fazAnd:fazCalc"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "a GND " "Pin \"a\" is stuck at GND" {  } { { "myreg.vhd" "" { Text "C:/Users/andre/Desktop/Exercicios_SistemasDigitais/Em casa/arquivos_conection/myreg.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570844196645 "|myreg|a"} { "Warning" "WMLS_MLS_STUCK_PIN" "b GND " "Pin \"b\" is stuck at GND" {  } { { "myreg.vhd" "" { Text "C:/Users/andre/Desktop/Exercicios_SistemasDigitais/Em casa/arquivos_conection/myreg.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570844196645 "|myreg|b"} { "Warning" "WMLS_MLS_STUCK_PIN" "c GND " "Pin \"c\" is stuck at GND" {  } { { "myreg.vhd" "" { Text "C:/Users/andre/Desktop/Exercicios_SistemasDigitais/Em casa/arquivos_conection/myreg.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1570844196645 "|myreg|c"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1570844196645 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1570844196946 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570844196946 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "myreg.vhd" "" { Text "C:/Users/andre/Desktop/Exercicios_SistemasDigitais/Em casa/arquivos_conection/myreg.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570844197038 "|myreg|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1570844197038 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4 " "Implemented 4 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1570844197039 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1570844197039 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1570844197039 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4602 " "Peak virtual memory: 4602 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1570844197085 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 11 22:36:37 2019 " "Processing ended: Fri Oct 11 22:36:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1570844197085 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1570844197085 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1570844197085 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1570844197085 ""}
