
*** Running vivado
    with args -log bt_uart.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bt_uart.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source bt_uart.tcl -notrace
Command: synth_design -top bt_uart -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12244 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 363.047 ; gain = 107.023
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bt_uart' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/bt_uart.v:4]
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter CLOCK_RATE_RX bound to: 100000000 - type: integer 
	Parameter CLOCK_RATE_TX bound to: 100000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'top_voice' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/top_voice.v:24]
	Parameter IDLE bound to: 3'b000 
	Parameter BEEP_ON bound to: 3'b001 
	Parameter BEEP_OFF bound to: 3'b010 
	Parameter WAIT_5S bound to: 3'b011 
	Parameter CLOCK_FREQ bound to: 100000000 - type: integer 
	Parameter BEEP_DURATION bound to: 100000000 - type: integer 
	Parameter WAIT_DURATION bound to: 500000000 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/top_voice.v:94]
INFO: [Synth 8-256] done synthesizing module 'top_voice' (1#1) [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/top_voice.v:24]
INFO: [Synth 8-638] synthesizing module 'VGA' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:23]
INFO: [Synth 8-638] synthesizing module 'CLK_PLL' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:2009]
INFO: [Synth 8-256] done synthesizing module 'CLK_PLL' (2#1) [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:2009]
INFO: [Synth 8-638] synthesizing module 'vga_control' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:1914]
	Parameter H_SYNC bound to: 96 - type: integer 
	Parameter H_BACK bound to: 48 - type: integer 
	Parameter H_DISP bound to: 640 - type: integer 
	Parameter H_FRONT bound to: 16 - type: integer 
	Parameter H_TOTAL bound to: 800 - type: integer 
	Parameter V_SYNC bound to: 2 - type: integer 
	Parameter V_BACK bound to: 33 - type: integer 
	Parameter V_DISP bound to: 480 - type: integer 
	Parameter V_FRONT bound to: 10 - type: integer 
	Parameter V_TOTAL bound to: 525 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga_control' (3#1) [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:1914]
INFO: [Synth 8-638] synthesizing module 'vga_display' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:117]
	Parameter CHAR_W_time11 bound to: 10'b0000100000 
	Parameter CHAR_H_time11 bound to: 10'b0001000000 
	Parameter CHAR_W_time12 bound to: 10'b0000100000 
	Parameter CHAR_H_time12 bound to: 10'b0001000000 
	Parameter CHAR_W_time13 bound to: 10'b0000100000 
	Parameter CHAR_H_time13 bound to: 10'b0001000000 
	Parameter CHAR_W_time14 bound to: 10'b0000100000 
	Parameter CHAR_H_time14 bound to: 10'b0001000000 
	Parameter CHAR_W_time21 bound to: 10'b0000100000 
	Parameter CHAR_H_time21 bound to: 10'b0001000000 
	Parameter CHAR_W_time22 bound to: 10'b0000100000 
	Parameter CHAR_H_time22 bound to: 10'b0001000000 
	Parameter CHAR_W_time23 bound to: 10'b0000100000 
	Parameter CHAR_H_time23 bound to: 10'b0001000000 
	Parameter CHAR_W_time24 bound to: 10'b0000100000 
	Parameter CHAR_H_time24 bound to: 10'b0001000000 
	Parameter CHAR_B_H_maohao bound to: 10'b0010010110 
	Parameter CHAR_B_V_maohao bound to: 10'b0000001010 
	Parameter CHAR_W_maohao bound to: 10'b0000100000 
	Parameter CHAR_H_maohao bound to: 10'b0010000000 
	Parameter CHAR_B_H_time11 bound to: 10'b0011111010 
	Parameter CHAR_B_V_time11 bound to: 10'b0000001010 
	Parameter CHAR_B_H_time12 bound to: 10'b0011001000 
	Parameter CHAR_B_V_time12 bound to: 10'b0000001010 
	Parameter CHAR_B_H_time13 bound to: 10'b0001100100 
	Parameter CHAR_B_V_time13 bound to: 10'b0000001010 
	Parameter CHAR_B_H_time14 bound to: 10'b0000110010 
	Parameter CHAR_B_V_time14 bound to: 10'b0000001010 
	Parameter CHAR_B_H_time21 bound to: 10'b0011111010 
	Parameter CHAR_B_V_time21 bound to: 10'b0001000110 
	Parameter CHAR_B_H_time22 bound to: 10'b0011001000 
	Parameter CHAR_B_V_time22 bound to: 10'b0001000110 
	Parameter CHAR_B_H_time23 bound to: 10'b0001100100 
	Parameter CHAR_B_V_time23 bound to: 10'b0001000110 
	Parameter CHAR_B_H_time24 bound to: 10'b0000110010 
	Parameter CHAR_B_V_time24 bound to: 10'b0001000110 
	Parameter CHAR_B_H_eat_assure bound to: 10'b0011001000 
	Parameter CHAR_B_V_eat_assure bound to: 10'b0110010000 
	Parameter CHAR_W_eat_assure bound to: 10'b0011000000 
	Parameter CHAR_H_eat_assure bound to: 10'b0001000000 
	Parameter CHAR_B_H_timenow bound to: 10'b0100101100 
	Parameter CHAR_B_V_timenow bound to: 10'b0000001010 
	Parameter CHAR_W_timenow bound to: 10'b0101000000 
	Parameter CHAR_H_timenow bound to: 10'b0001000000 
	Parameter CHAR_B_H_timeset bound to: 10'b0100101100 
	Parameter CHAR_B_V_timeset bound to: 10'b0001000110 
	Parameter CHAR_W_timeset bound to: 10'b0101000000 
	Parameter CHAR_H_timeset bound to: 10'b0001000000 
	Parameter CHAR_B_H_A bound to: 10'b0011001000 
	Parameter CHAR_B_V_A bound to: 10'b0010001100 
	Parameter CHAR_W_A bound to: 10'b0101100000 
	Parameter CHAR_H_A bound to: 10'b0001000000 
	Parameter CHAR_B_H_Anum bound to: 10'b0010010110 
	Parameter CHAR_B_V_Anum bound to: 10'b0010001100 
	Parameter CHAR_W_Anum bound to: 10'b0000100000 
	Parameter CHAR_H_Anum bound to: 10'b0001000000 
	Parameter CHAR_B_H_B bound to: 10'b0011001000 
	Parameter CHAR_B_V_B bound to: 10'b0011010010 
	Parameter CHAR_W_B bound to: 10'b0101100000 
	Parameter CHAR_H_B bound to: 10'b0001000000 
	Parameter CHAR_B_H_Bnum bound to: 10'b0010010110 
	Parameter CHAR_B_V_Bnum bound to: 10'b0011010010 
	Parameter CHAR_W_Bnum bound to: 10'b0000100000 
	Parameter CHAR_H_Bnum bound to: 10'b0001000000 
	Parameter CHAR_B_H_C bound to: 10'b0011001000 
	Parameter CHAR_B_V_C bound to: 10'b0100011000 
	Parameter CHAR_W_C bound to: 10'b0101100000 
	Parameter CHAR_H_C bound to: 10'b0001000000 
	Parameter CHAR_B_H_Cnum bound to: 10'b0010010110 
	Parameter CHAR_B_V_Cnum bound to: 10'b0100011000 
	Parameter CHAR_W_Cnum bound to: 10'b0000100000 
	Parameter CHAR_H_Cnum bound to: 10'b0001000000 
	Parameter RED bound to: 12'b111110000000 
	Parameter ORANGE bound to: 12'b111111000000 
	Parameter YELLOW bound to: 12'b111111111110 
	Parameter GREEN bound to: 12'b000001111110 
	Parameter CYAN bound to: 12'b000001111111 
	Parameter BLUE bound to: 12'b000000011111 
	Parameter PURPPLE bound to: 12'b111110000001 
	Parameter BLACK bound to: 12'b000000000000 
	Parameter WHITE bound to: 12'b111111111111 
	Parameter GRAY bound to: 12'b110101101001 
INFO: [Synth 8-155] case statement is not full and has no default [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:319]
INFO: [Synth 8-155] case statement is not full and has no default [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:331]
INFO: [Synth 8-155] case statement is not full and has no default [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:343]
INFO: [Synth 8-155] case statement is not full and has no default [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:355]
INFO: [Synth 8-155] case statement is not full and has no default [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:367]
INFO: [Synth 8-155] case statement is not full and has no default [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:379]
INFO: [Synth 8-155] case statement is not full and has no default [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:391]
INFO: [Synth 8-155] case statement is not full and has no default [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:403]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[126][31:0]' into 'char_maohao_reg[127][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[125][31:0]' into 'char_maohao_reg[127][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[124][31:0]' into 'char_maohao_reg[127][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[123][31:0]' into 'char_maohao_reg[127][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[122][31:0]' into 'char_maohao_reg[127][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[121][31:0]' into 'char_maohao_reg[127][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[120][31:0]' into 'char_maohao_reg[127][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[119][31:0]' into 'char_maohao_reg[127][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[118][31:0]' into 'char_maohao_reg[127][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[114][31:0]' into 'char_maohao_reg[115][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[113][31:0]' into 'char_maohao_reg[115][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[112][31:0]' into 'char_maohao_reg[116][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[111][31:0]' into 'char_maohao_reg[117][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[110][31:0]' into 'char_maohao_reg[127][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[109][31:0]' into 'char_maohao_reg[127][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[108][31:0]' into 'char_maohao_reg[127][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[107][31:0]' into 'char_maohao_reg[127][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[106][31:0]' into 'char_maohao_reg[127][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[105][31:0]' into 'char_maohao_reg[127][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[104][31:0]' into 'char_maohao_reg[127][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[103][31:0]' into 'char_maohao_reg[127][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[102][31:0]' into 'char_maohao_reg[127][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[101][31:0]' into 'char_maohao_reg[127][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[100][31:0]' into 'char_maohao_reg[127][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[99][31:0]' into 'char_maohao_reg[127][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[98][31:0]' into 'char_maohao_reg[127][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[97][31:0]' into 'char_maohao_reg[127][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[96][31:0]' into 'char_maohao_reg[127][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[95][31:0]' into 'char_maohao_reg[127][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[94][31:0]' into 'char_maohao_reg[127][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[93][31:0]' into 'char_maohao_reg[117][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[92][31:0]' into 'char_maohao_reg[116][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[91][31:0]' into 'char_maohao_reg[115][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[90][31:0]' into 'char_maohao_reg[115][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[89][31:0]' into 'char_maohao_reg[115][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[88][31:0]' into 'char_maohao_reg[116][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[87][31:0]' into 'char_maohao_reg[117][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[86][31:0]' into 'char_maohao_reg[127][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[85][31:0]' into 'char_maohao_reg[127][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[84][31:0]' into 'char_maohao_reg[127][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[83][31:0]' into 'char_maohao_reg[127][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[82][31:0]' into 'char_maohao_reg[127][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[81][31:0]' into 'char_maohao_reg[127][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[80][31:0]' into 'char_maohao_reg[127][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[79][31:0]' into 'char_maohao_reg[127][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[78][31:0]' into 'char_maohao_reg[127][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[77][31:0]' into 'char_maohao_reg[127][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[76][31:0]' into 'char_maohao_reg[127][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[75][31:0]' into 'char_maohao_reg[127][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[74][31:0]' into 'char_maohao_reg[127][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[73][31:0]' into 'char_maohao_reg[127][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[72][31:0]' into 'char_maohao_reg[127][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[71][31:0]' into 'char_maohao_reg[127][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[70][31:0]' into 'char_maohao_reg[127][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[69][31:0]' into 'char_maohao_reg[127][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[68][31:0]' into 'char_maohao_reg[127][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[67][31:0]' into 'char_maohao_reg[127][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[66][31:0]' into 'char_maohao_reg[127][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[65][31:0]' into 'char_maohao_reg[127][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[64][31:0]' into 'char_maohao_reg[127][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[63][31:0]' into 'char_maohao_reg[127][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[62][31:0]' into 'char_maohao_reg[127][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[61][31:0]' into 'char_maohao_reg[127][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[60][31:0]' into 'char_maohao_reg[127][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[59][31:0]' into 'char_maohao_reg[127][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[58][31:0]' into 'char_maohao_reg[127][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[57][31:0]' into 'char_maohao_reg[127][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[56][31:0]' into 'char_maohao_reg[127][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[55][31:0]' into 'char_maohao_reg[127][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[54][31:0]' into 'char_maohao_reg[127][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[53][31:0]' into 'char_maohao_reg[117][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[52][31:0]' into 'char_maohao_reg[116][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[51][31:0]' into 'char_maohao_reg[115][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[50][31:0]' into 'char_maohao_reg[115][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[49][31:0]' into 'char_maohao_reg[115][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[48][31:0]' into 'char_maohao_reg[116][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[47][31:0]' into 'char_maohao_reg[117][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[46][31:0]' into 'char_maohao_reg[127][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[45][31:0]' into 'char_maohao_reg[127][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[44][31:0]' into 'char_maohao_reg[127][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[43][31:0]' into 'char_maohao_reg[127][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[42][31:0]' into 'char_maohao_reg[127][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[41][31:0]' into 'char_maohao_reg[127][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[40][31:0]' into 'char_maohao_reg[127][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[39][31:0]' into 'char_maohao_reg[127][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[38][31:0]' into 'char_maohao_reg[127][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[37][31:0]' into 'char_maohao_reg[127][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[36][31:0]' into 'char_maohao_reg[127][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[35][31:0]' into 'char_maohao_reg[127][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[34][31:0]' into 'char_maohao_reg[127][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[33][31:0]' into 'char_maohao_reg[127][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[32][31:0]' into 'char_maohao_reg[127][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[31][31:0]' into 'char_maohao_reg[127][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[30][31:0]' into 'char_maohao_reg[127][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[29][31:0]' into 'char_maohao_reg[117][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[28][31:0]' into 'char_maohao_reg[116][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[27][31:0]' into 'char_maohao_reg[115][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[26][31:0]' into 'char_maohao_reg[115][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[25][31:0]' into 'char_maohao_reg[115][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Synth 8-4471] merging register 'char_maohao_reg[24][31:0]' into 'char_maohao_reg[116][31:0]' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[126] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[125] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[124] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[123] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[122] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[121] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[120] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[119] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[118] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[114] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[113] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[112] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[111] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[110] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[109] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[108] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[107] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[106] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[105] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[104] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[103] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[102] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[101] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[100] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[99] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[98] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[97] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[96] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[95] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[94] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[93] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[92] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[91] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[90] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[89] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[88] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[87] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[86] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[85] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[84] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[83] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[82] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[81] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[80] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[79] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[78] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[77] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[76] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[75] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[74] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[73] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[72] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[71] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[70] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[69] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[68] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[67] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[66] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[65] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[64] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[63] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[62] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[61] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[60] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[59] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[58] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[57] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[56] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[55] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[54] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[53] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[52] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[51] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[50] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[49] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[48] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[47] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[46] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[45] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[44] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[43] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[42] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[41] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[40] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[39] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[38] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[37] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[36] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[35] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[34] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[33] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[32] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[31] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[30] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[29] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[28] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[27] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[26] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[25] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
WARNING: [Synth 8-6014] Unused sequential element char_maohao_reg[24] was removed.  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:600]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3848] Net char_0[63] in module/entity vga_display does not have driver. [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:304]
INFO: [Synth 8-256] done synthesizing module 'vga_display' (4#1) [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:117]
INFO: [Synth 8-256] done synthesizing module 'VGA' (5#1) [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/new/VGA.v:23]
INFO: [Synth 8-638] synthesizing module 'top' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/buzzer.v:24]
INFO: [Synth 8-638] synthesizing module 'DecimalSplit' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/buzzer.v:52]
INFO: [Synth 8-256] done synthesizing module 'DecimalSplit' (6#1) [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/buzzer.v:52]
INFO: [Synth 8-638] synthesizing module 'clock' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/buzzer.v:66]
INFO: [Synth 8-638] synthesizing module 'div_clk_s' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/buzzer.v:172]
INFO: [Synth 8-256] done synthesizing module 'div_clk_s' (7#1) [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/buzzer.v:172]
INFO: [Synth 8-638] synthesizing module 'div_clk_m' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/buzzer.v:193]
INFO: [Synth 8-256] done synthesizing module 'div_clk_m' (8#1) [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/buzzer.v:193]
INFO: [Synth 8-638] synthesizing module 'div_clk_h' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/buzzer.v:214]
INFO: [Synth 8-256] done synthesizing module 'div_clk_h' (9#1) [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/buzzer.v:214]
WARNING: [Synth 8-5788] Register min_now_reg in module clock is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/buzzer.v:72]
WARNING: [Synth 8-5788] Register hour_now_reg in module clock is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/buzzer.v:73]
INFO: [Synth 8-256] done synthesizing module 'clock' (10#1) [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/buzzer.v:66]
INFO: [Synth 8-638] synthesizing module 'test_and_alarm' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/buzzer.v:235]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/buzzer.v:255]
INFO: [Synth 8-638] synthesizing module 'mux1' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/buzzer.v:380]
INFO: [Synth 8-256] done synthesizing module 'mux1' (11#1) [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/buzzer.v:380]
INFO: [Synth 8-638] synthesizing module '_4bit_register' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/buzzer.v:388]
INFO: [Synth 8-256] done synthesizing module '_4bit_register' (12#1) [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/buzzer.v:388]
INFO: [Synth 8-638] synthesizing module 'increment' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/buzzer.v:404]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'increment' (13#1) [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/buzzer.v:404]
INFO: [Synth 8-256] done synthesizing module 'datapath' (14#1) [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/buzzer.v:255]
INFO: [Synth 8-638] synthesizing module 'FSM' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/buzzer.v:270]
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
	Parameter S4 bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/buzzer.v:320]
INFO: [Synth 8-155] case statement is not full and has no default [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/buzzer.v:355]
INFO: [Synth 8-256] done synthesizing module 'FSM' (15#1) [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/buzzer.v:270]
INFO: [Synth 8-256] done synthesizing module 'test_and_alarm' (16#1) [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/buzzer.v:235]
INFO: [Synth 8-256] done synthesizing module 'top' (17#1) [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/buzzer.v:24]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/digital_system_study/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19468]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (18#1) [C:/digital_system_study/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19468]
INFO: [Synth 8-638] synthesizing module 'OBUF' [C:/digital_system_study/Vivado/2017.4/scripts/rt/data/unisim_comp.v:27270]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUF' (19#1) [C:/digital_system_study/Vivado/2017.4/scripts/rt/data/unisim_comp.v:27270]
WARNING: [Synth 8-324] index 15 out of range [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/bt_uart.v:193]
INFO: [Synth 8-638] synthesizing module 'clk_gen' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/clk_gen.v:33]
INFO: [Synth 8-638] synthesizing module 'clk_div' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/clk_div.v:30]
INFO: [Synth 8-256] done synthesizing module 'clk_div' (20#1) [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/clk_div.v:30]
INFO: [Synth 8-638] synthesizing module 'clk_core' [C:/digital_system_study/pill_box/pill_box.runs/synth_1/.Xil/Vivado-3820-DESKTOP-IQTJMIN/realtime/clk_core_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_core' (21#1) [C:/digital_system_study/pill_box/pill_box.runs/synth_1/.Xil/Vivado-3820-DESKTOP-IQTJMIN/realtime/clk_core_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'BUFHCE' [C:/digital_system_study/Vivado/2017.4/scripts/rt/data/unisim_comp.v:816]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter INIT_OUT bound to: 0 - type: integer 
	Parameter IS_CE_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'BUFHCE' (22#1) [C:/digital_system_study/Vivado/2017.4/scripts/rt/data/unisim_comp.v:816]
INFO: [Synth 8-256] done synthesizing module 'clk_gen' (23#1) [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/clk_gen.v:33]
INFO: [Synth 8-638] synthesizing module 'rst_gen' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/rst_gen.v:26]
INFO: [Synth 8-638] synthesizing module 'reset_bridge' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/reset_bridge.v:35]
INFO: [Synth 8-256] done synthesizing module 'reset_bridge' (24#1) [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/reset_bridge.v:35]
INFO: [Synth 8-256] done synthesizing module 'rst_gen' (25#1) [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/rst_gen.v:26]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/uart_rx.v:6]
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter CLOCK_RATE bound to: 100000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'meta_harden' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/meta_harden.v:27]
INFO: [Synth 8-256] done synthesizing module 'meta_harden' (26#1) [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/meta_harden.v:27]
INFO: [Synth 8-638] synthesizing module 'uart_baud_gen' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/uart_baud_gen.v:35]
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter CLOCK_RATE bound to: 100000000 - type: integer 
	Parameter OVERSAMPLE_RATE bound to: 153600 - type: integer 
	Parameter DIVIDER bound to: 651 - type: integer 
	Parameter OVERSAMPLE_VALUE bound to: 650 - type: integer 
	Parameter CNT_WID bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_baud_gen' (27#1) [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/uart_baud_gen.v:35]
INFO: [Synth 8-638] synthesizing module 'uart_rx_ctl' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/uart_rx_ctl.v:52]
	Parameter IDLE bound to: 2'b00 
	Parameter START bound to: 2'b01 
	Parameter DATA bound to: 2'b10 
	Parameter STOP bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'uart_rx_ctl' (28#1) [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/uart_rx_ctl.v:52]
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (29#1) [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/uart_rx.v:6]
INFO: [Synth 8-638] synthesizing module 'cmd_parse' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/cmd_parse.v:6]
	Parameter MAX_ARG_CH bound to: 8 - type: integer 
	Parameter RESP_OK bound to: 2'b00 
	Parameter RESP_ERR bound to: 2'b01 
	Parameter IDLE bound to: 3'b000 
	Parameter CMD_WAIT bound to: 3'b001 
	Parameter GET_ARG bound to: 3'b010 
	Parameter SEND_RESP bound to: 3'b011 
	Parameter CMD_W bound to: 7'b1010111 
	Parameter CMD_R bound to: 7'b1010010 
	Parameter CMD_N bound to: 7'b1001110 
	Parameter CMD_P bound to: 7'b1010000 
	Parameter CMD_S bound to: 7'b1010011 
	Parameter CMD_n_l bound to: 7'b1101110 
	Parameter CMD_p_l bound to: 7'b1110000 
	Parameter CMD_s_l bound to: 7'b1110011 
	Parameter CMD_G bound to: 7'b1000111 
	Parameter CMD_C bound to: 7'b1000011 
	Parameter CMD_H bound to: 7'b1001000 
INFO: [Synth 8-155] case statement is not full and has no default [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/cmd_parse.v:228]
INFO: [Synth 8-256] done synthesizing module 'cmd_parse' (30#1) [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/cmd_parse.v:6]
INFO: [Synth 8-638] synthesizing module 'resp_gen' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/resp_gen.v:41]
	Parameter RESP_OK bound to: 2'b00 
	Parameter RESP_ERR bound to: 2'b01 
	Parameter RESP_DATA bound to: 2'b11 
	Parameter STR_OK_LEN bound to: 5 - type: integer 
	Parameter STR_ERR_LEN bound to: 6 - type: integer 
	Parameter STR_DATA_LEN bound to: 13 - type: integer 
	Parameter STR_LEN bound to: 13 - type: integer 
	Parameter CNT_WID bound to: 4 - type: integer 
	Parameter LEN_WID bound to: 4 - type: integer 
	Parameter IDLE bound to: 1'b0 
	Parameter SENDING bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'to_bcd' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/to_bcd.v:33]
INFO: [Synth 8-256] done synthesizing module 'to_bcd' (31#1) [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/to_bcd.v:33]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/resp_gen.v:213]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/resp_gen.v:223]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/resp_gen.v:234]
INFO: [Synth 8-256] done synthesizing module 'resp_gen' (32#1) [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/resp_gen.v:41]
INFO: [Synth 8-638] synthesizing module 'char_fifo' [C:/digital_system_study/pill_box/pill_box.runs/synth_1/.Xil/Vivado-3820-DESKTOP-IQTJMIN/realtime/char_fifo_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'char_fifo' (33#1) [C:/digital_system_study/pill_box/pill_box.runs/synth_1/.Xil/Vivado-3820-DESKTOP-IQTJMIN/realtime/char_fifo_stub.v:6]
WARNING: [Synth 8-350] instance 'char_fifo_i0' of module 'char_fifo' requires 11 connections, but only 9 given [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/bt_uart.v:292]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/uart_tx.v:35]
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter CLOCK_RATE bound to: 100000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'uart_tx_ctl' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/uart_tx_ctl.v:60]
	Parameter IDLE bound to: 2'b00 
	Parameter START bound to: 2'b01 
	Parameter DATA bound to: 2'b10 
	Parameter STOP bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'uart_tx_ctl' (34#1) [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/uart_tx_ctl.v:60]
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (35#1) [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/uart_tx.v:35]
INFO: [Synth 8-638] synthesizing module 'lb_ctl' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/lb_ctl.v:32]
	Parameter FILTER bound to: 200000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'debouncer' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/debouncer.v:26]
	Parameter FILTER bound to: 200000 - type: integer 
	Parameter RELOAD bound to: 199999 - type: integer 
	Parameter FILTER_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debouncer' (36#1) [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/debouncer.v:26]
INFO: [Synth 8-256] done synthesizing module 'lb_ctl' (37#1) [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/lb_ctl.v:32]
INFO: [Synth 8-638] synthesizing module 'seg7decimal' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/seg7decimal.v:23]
INFO: [Synth 8-226] default block is never used [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/seg7decimal.v:47]
INFO: [Synth 8-226] default block is never used [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/seg7decimal.v:60]
INFO: [Synth 8-256] done synthesizing module 'seg7decimal' (38#1) [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/seg7decimal.v:23]
INFO: [Synth 8-256] done synthesizing module 'bt_uart' (39#1) [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/bt_uart.v:4]
WARNING: [Synth 8-3331] design bt_uart has unconnected port sw_pin[5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 536.559 ; gain = 280.535
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin clk_gen_i0:pre_clk_tx[15] to constant 0 [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/bt_uart.v:196]
WARNING: [Synth 8-3295] tying undriven pin clk_gen_i0:pre_clk_tx[14] to constant 0 [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/bt_uart.v:196]
WARNING: [Synth 8-3295] tying undriven pin clk_gen_i0:pre_clk_tx[13] to constant 0 [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/bt_uart.v:196]
WARNING: [Synth 8-3295] tying undriven pin clk_gen_i0:pre_clk_tx[12] to constant 0 [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/bt_uart.v:196]
WARNING: [Synth 8-3295] tying undriven pin clk_gen_i0:pre_clk_tx[11] to constant 0 [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/bt_uart.v:196]
WARNING: [Synth 8-3295] tying undriven pin clk_gen_i0:pre_clk_tx[10] to constant 0 [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/bt_uart.v:196]
WARNING: [Synth 8-3295] tying undriven pin clk_gen_i0:pre_clk_tx[9] to constant 0 [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/bt_uart.v:196]
WARNING: [Synth 8-3295] tying undriven pin clk_gen_i0:pre_clk_tx[8] to constant 0 [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/bt_uart.v:196]
WARNING: [Synth 8-3295] tying undriven pin clk_gen_i0:pre_clk_tx[7] to constant 0 [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/bt_uart.v:196]
WARNING: [Synth 8-3295] tying undriven pin clk_gen_i0:pre_clk_tx[6] to constant 0 [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/bt_uart.v:196]
WARNING: [Synth 8-3295] tying undriven pin clk_gen_i0:pre_clk_tx[5] to constant 0 [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/bt_uart.v:196]
WARNING: [Synth 8-3295] tying undriven pin clk_gen_i0:pre_clk_tx[4] to constant 0 [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/bt_uart.v:196]
WARNING: [Synth 8-3295] tying undriven pin clk_gen_i0:pre_clk_tx[3] to constant 0 [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/bt_uart.v:196]
WARNING: [Synth 8-3295] tying undriven pin clk_gen_i0:pre_clk_tx[2] to constant 0 [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/bt_uart.v:196]
WARNING: [Synth 8-3295] tying undriven pin clk_gen_i0:pre_clk_tx[1] to constant 0 [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/bt_uart.v:196]
WARNING: [Synth 8-3295] tying undriven pin clk_gen_i0:pre_clk_tx[0] to constant 0 [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/bt_uart.v:196]
WARNING: [Synth 8-3295] tying undriven pin rst_gen_i0:clk_samp to constant 0 [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/bt_uart.v:213]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 536.559 ; gain = 280.535
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/digital_system_study/pill_box/pill_box.runs/synth_1/.Xil/Vivado-3820-DESKTOP-IQTJMIN/dcp2/clk_core_in_context.xdc] for cell 'clk_gen_i0/clk_core_i0'
Finished Parsing XDC File [C:/digital_system_study/pill_box/pill_box.runs/synth_1/.Xil/Vivado-3820-DESKTOP-IQTJMIN/dcp2/clk_core_in_context.xdc] for cell 'clk_gen_i0/clk_core_i0'
Parsing XDC File [C:/digital_system_study/pill_box/pill_box.runs/synth_1/.Xil/Vivado-3820-DESKTOP-IQTJMIN/dcp3/char_fifo_in_context.xdc] for cell 'char_fifo_i0'
Finished Parsing XDC File [C:/digital_system_study/pill_box/pill_box.runs/synth_1/.Xil/Vivado-3820-DESKTOP-IQTJMIN/dcp3/char_fifo_in_context.xdc] for cell 'char_fifo_i0'
Parsing XDC File [C:/digital_system_study/pill_box/pill_box.srcs/constrs_1/imports/new/bt_uart_EGo.xdc]
WARNING: [Vivado 12-584] No ports matched 'beep'. [C:/digital_system_study/pill_box/pill_box.srcs/constrs_1/imports/new/bt_uart_EGo.xdc:159]
WARNING: [Vivado 12-584] No ports matched 'alarm'. [C:/digital_system_study/pill_box/pill_box.srcs/constrs_1/imports/new/bt_uart_EGo.xdc:161]
WARNING: [Vivado 12-584] No ports matched 'beep'. [C:/digital_system_study/pill_box/pill_box.srcs/constrs_1/imports/new/bt_uart_EGo.xdc:164]
WARNING: [Vivado 12-584] No ports matched 'alarm'. [C:/digital_system_study/pill_box/pill_box.srcs/constrs_1/imports/new/bt_uart_EGo.xdc:167]
WARNING: [Vivado 12-584] No ports matched 'all'. [C:/digital_system_study/pill_box/pill_box.srcs/constrs_1/imports/new/bt_uart_EGo.xdc:188]
WARNING: [Vivado 12-584] No ports matched 'all'. [C:/digital_system_study/pill_box/pill_box.srcs/constrs_1/imports/new/bt_uart_EGo.xdc:189]
Finished Parsing XDC File [C:/digital_system_study/pill_box/pill_box.srcs/constrs_1/imports/new/bt_uart_EGo.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/digital_system_study/pill_box/pill_box.srcs/constrs_1/imports/new/bt_uart_EGo.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/bt_uart_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/digital_system_study/pill_box/pill_box.srcs/constrs_1/imports/new/bt_uart_EGo.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bt_uart_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bt_uart_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1105.680 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 1106.766 ; gain = 850.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 1106.766 ; gain = 850.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_pin. (constraint file  C:/digital_system_study/pill_box/pill_box.runs/synth_1/.Xil/Vivado-3820-DESKTOP-IQTJMIN/dcp2/clk_core_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_pin. (constraint file  C:/digital_system_study/pill_box/pill_box.runs/synth_1/.Xil/Vivado-3820-DESKTOP-IQTJMIN/dcp2/clk_core_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for char_fifo_i0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_gen_i0/clk_core_i0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 1106.766 ; gain = 850.742
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "beep" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "cnt_v" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "clk_1s" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count_1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count_1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_1min" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count_2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count_2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_1hour" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count_3" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count_3" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "min_now" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "min_first" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "hour_now" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "hour_first" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'FSM'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "countmux" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/clk_div.v:74]
INFO: [Synth 8-5544] ROM "bit_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bit_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_data_rdy" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cmd_parse'
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arg_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "send_resp_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bt_data16" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bt_data32" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "dig4" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dig3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dig2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dig1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bit_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bit_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "signal_out_reg" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/buzzer.v:323]
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/buzzer.v:323]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                              000 |                              000
                      S1 |                              001 |                              001
                      S2 |                              010 |                              010
                      S3 |                              011 |                              011
                      S4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'FSM'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/buzzer.v:323]
WARNING: [Synth 8-327] inferring latch for variable 'countmux_reg' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/buzzer.v:357]
WARNING: [Synth 8-327] inferring latch for variable 'countload_reg' [C:/digital_system_study/pill_box/pill_box.srcs/sources_1/imports/new/buzzer.v:358]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                              000
                CMD_WAIT |                               01 |                              001
                 GET_ARG |                               10 |                              010
               SEND_RESP |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'cmd_parse'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:42 . Memory (MB): peak = 1106.766 ; gain = 850.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |vga_display__GB0  |           1|     34767|
|2     |vga_display__GB1  |           1|      8351|
|3     |vga_display__GB2  |           1|     29584|
|4     |vga_display__GB3  |           1|      7392|
|5     |vga_display__GB4  |           1|       644|
|6     |vga_display__GB5  |           1|     30446|
|7     |vga_display__GB6  |           1|      7040|
|8     |vga_display__GB7  |           1|     30092|
|9     |vga_display__GB8  |           1|      7230|
|10    |vga_display__GB9  |           1|     14431|
|11    |vga_display__GB10 |           1|     29079|
|12    |vga_display__GB11 |           1|     11925|
|13    |vga_display__GB12 |           1|     12695|
|14    |vga_display__GB13 |           1|     26757|
|15    |vga_display__GB14 |           1|     22370|
|16    |vga_display__GB15 |           1|     23249|
|17    |vga_display__GB16 |           1|     22677|
|18    |vga_display__GB17 |           1|     31376|
|19    |vga_display__GB18 |           1|      7550|
|20    |VGA__GC0          |           1|       277|
|21    |bt_uart__GC0      |           1|     11339|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 15    
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 18    
	   2 Input      6 Bit       Adders := 8     
	   2 Input      5 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 15    
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	              352 Bit    Registers := 148   
	              320 Bit    Registers := 115   
	              192 Bit    Registers := 116   
	               32 Bit    Registers := 217   
	               28 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 48    
+---Muxes : 
	  23 Input     32 Bit        Muxes := 11    
	  28 Input     32 Bit        Muxes := 11    
	   4 Input     32 Bit        Muxes := 1     
	  16 Input     32 Bit        Muxes := 11    
	   9 Input     32 Bit        Muxes := 11    
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     19 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   5 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 5     
	   7 Input      8 Bit        Muxes := 1     
	  14 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 18    
	   2 Input      6 Bit        Muxes := 26    
	  64 Input      5 Bit        Muxes := 22    
	   2 Input      5 Bit        Muxes := 14    
	  64 Input      4 Bit        Muxes := 22    
	   2 Input      4 Bit        Muxes := 4     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 18    
	   4 Input      3 Bit        Muxes := 5     
	   8 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	 128 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 54    
	  11 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bt_uart 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
Module vga_display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 6     
	   2 Input      5 Bit       Adders := 5     
+---Registers : 
	              352 Bit    Registers := 148   
	              320 Bit    Registers := 115   
	              192 Bit    Registers := 116   
	               32 Bit    Registers := 211   
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	  23 Input     32 Bit        Muxes := 11    
	  28 Input     32 Bit        Muxes := 11    
	   4 Input     32 Bit        Muxes := 1     
	  16 Input     32 Bit        Muxes := 11    
	   9 Input     32 Bit        Muxes := 11    
	   5 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 17    
	  64 Input      5 Bit        Muxes := 22    
	   2 Input      5 Bit        Muxes := 12    
	  64 Input      4 Bit        Muxes := 22    
	 128 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	  11 Input      1 Bit        Muxes := 8     
Module CLK_PLL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module vga_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module top_voice 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 17    
	   4 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module div_clk_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module div_clk_m 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module div_clk_h 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module clock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module mux1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module _4bit_register 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module increment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
Module div_clk_s__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module FSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 5     
Module clk_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module reset_bridge__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module reset_bridge__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module reset_bridge 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module meta_harden 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module uart_baud_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module uart_rx_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
Module cmd_parse 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 9     
Module to_bcd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 9     
	   2 Input      7 Bit       Adders := 9     
	   2 Input      4 Bit       Adders := 7     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 9     
	   3 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module resp_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 8     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   7 Input      8 Bit        Muxes := 1     
	  14 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 8     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module uart_baud_gen__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module uart_tx_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
Module meta_harden__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module meta_harden__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module lb_ctl 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module seg7decimal__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module seg7decimal 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "u_vga_control/cnt_v" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design bt_uart has unconnected port sw_pin[5]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][47] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_vga_displayi_1/\char_B_reg[48][48] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_vga_displayi_1/\char_B_reg[48][49] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_vga_displayi_1/\char_B_reg[48][50] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_vga_displayi_1/\char_B_reg[48][51] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_vga_displayi_1/\char_B_reg[48][52] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_vga_displayi_1/\char_B_reg[48][53] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_vga_displayi_1/\char_B_reg[48][54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][69] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][73] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][75] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_vga_displayi_1/\char_B_reg[48][76] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_vga_displayi_1/\char_B_reg[48][77] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_vga_displayi_1/\char_B_reg[48][78] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_vga_displayi_1/\char_B_reg[48][79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][81] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][82] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][83] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][84] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][85] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][87] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][88] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][89] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][90] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][91] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][92] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][93] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_vga_displayi_1/\char_B_reg[48][94] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_vga_displayi_1/\char_B_reg[48][95] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_vga_displayi_1/\char_B_reg[48][96] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_vga_displayi_1/\char_B_reg[48][97] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][98] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vga_displayi_1/\char_B_reg[48][99] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (OBUF_led_i0) is unused and will be removed from module bt_uart.
WARNING: [Synth 8-3332] Sequential element (OBUF_led_i1) is unused and will be removed from module bt_uart.
WARNING: [Synth 8-3332] Sequential element (OBUF_led_i2) is unused and will be removed from module bt_uart.
WARNING: [Synth 8-3332] Sequential element (OBUF_led_i3) is unused and will be removed from module bt_uart.
WARNING: [Synth 8-3332] Sequential element (OBUF_led_i4) is unused and will be removed from module bt_uart.
WARNING: [Synth 8-3332] Sequential element (OBUF_led_i5) is unused and will be removed from module bt_uart.
WARNING: [Synth 8-3332] Sequential element (OBUF_led_i6) is unused and will be removed from module bt_uart.
WARNING: [Synth 8-3332] Sequential element (OBUF_led_i7) is unused and will be removed from module bt_uart.
WARNING: [Synth 8-3332] Sequential element (OBUF_led_i8) is unused and will be removed from module bt_uart.
WARNING: [Synth 8-3332] Sequential element (OBUF_led_i9) is unused and will be removed from module bt_uart.
WARNING: [Synth 8-3332] Sequential element (OBUF_led_i10) is unused and will be removed from module bt_uart.
WARNING: [Synth 8-3332] Sequential element (OBUF_led_i11) is unused and will be removed from module bt_uart.
WARNING: [Synth 8-3332] Sequential element (OBUF_led_i12) is unused and will be removed from module bt_uart.
WARNING: [Synth 8-3332] Sequential element (OBUF_led_i13) is unused and will be removed from module bt_uart.
WARNING: [Synth 8-3332] Sequential element (OBUF_led_i14) is unused and will be removed from module bt_uart.
WARNING: [Synth 8-3332] Sequential element (OBUF_led_i15) is unused and will be removed from module bt_uart.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'char_4_reg[53][31]' (FD) to 'char_4_reg[17][31]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[51][31]' (FD) to 'char_4_reg[17][31]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[40][31]' (FD) to 'char_4_reg[17][31]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[38][31]' (FD) to 'char_4_reg[17][31]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[37][31]' (FD) to 'char_4_reg[17][31]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[36][31]' (FD) to 'char_4_reg[17][31]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[35][31]' (FD) to 'char_4_reg[17][31]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[33][31]' (FD) to 'char_4_reg[17][31]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[32][31]' (FD) to 'char_4_reg[17][31]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[30][31]' (FD) to 'char_4_reg[17][31]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[29][31]' (FD) to 'char_4_reg[17][31]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[28][31]' (FD) to 'char_4_reg[17][31]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[27][31]' (FD) to 'char_4_reg[17][31]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[25][31]' (FD) to 'char_4_reg[17][31]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[24][31]' (FD) to 'char_4_reg[17][31]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[23][31]' (FD) to 'char_4_reg[17][31]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[22][31]' (FD) to 'char_4_reg[17][31]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[21][31]' (FD) to 'char_4_reg[17][31]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[20][31]' (FD) to 'char_4_reg[17][31]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[19][31]' (FD) to 'char_4_reg[17][31]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[18][31]' (FD) to 'char_4_reg[17][31]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[17][31]' (FD) to 'char_4_reg[17][30]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[14][31]' (FD) to 'char_4_reg[17][30]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[53][30]' (FD) to 'char_4_reg[17][30]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[51][30]' (FD) to 'char_4_reg[17][30]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[40][30]' (FD) to 'char_4_reg[17][16]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[38][30]' (FD) to 'char_4_reg[17][30]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[37][30]' (FD) to 'char_4_reg[17][30]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[36][30]' (FD) to 'char_4_reg[17][30]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[35][30]' (FD) to 'char_4_reg[17][30]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[33][30]' (FD) to 'char_4_reg[17][30]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[32][30]' (FD) to 'char_4_reg[17][30]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[30][30]' (FD) to 'char_4_reg[17][30]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[29][30]' (FD) to 'char_4_reg[17][30]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[28][30]' (FD) to 'char_4_reg[17][30]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[27][30]' (FD) to 'char_4_reg[17][30]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[25][30]' (FD) to 'char_4_reg[17][30]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[24][30]' (FD) to 'char_4_reg[17][30]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[23][30]' (FD) to 'char_4_reg[17][30]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[22][30]' (FD) to 'char_4_reg[17][30]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[21][30]' (FD) to 'char_4_reg[17][30]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[20][30]' (FD) to 'char_4_reg[17][30]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[19][30]' (FD) to 'char_4_reg[17][30]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[18][30]' (FD) to 'char_4_reg[17][30]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[17][30]' (FD) to 'char_4_reg[17][29]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[14][30]' (FD) to 'char_4_reg[17][29]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[53][29]' (FD) to 'char_4_reg[17][29]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[51][29]' (FD) to 'char_4_reg[17][29]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[40][29]' (FD) to 'char_4_reg[17][16]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[38][29]' (FD) to 'char_4_reg[17][16]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[37][29]' (FD) to 'char_4_reg[17][29]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[36][29]' (FD) to 'char_4_reg[17][29]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[35][29]' (FD) to 'char_4_reg[17][29]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[33][29]' (FD) to 'char_4_reg[17][29]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[32][29]' (FD) to 'char_4_reg[17][29]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[30][29]' (FD) to 'char_4_reg[17][29]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[29][29]' (FD) to 'char_4_reg[17][29]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[28][29]' (FD) to 'char_4_reg[17][29]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[27][29]' (FD) to 'char_4_reg[17][29]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[25][29]' (FD) to 'char_4_reg[17][29]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[24][29]' (FD) to 'char_4_reg[17][29]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[23][29]' (FD) to 'char_4_reg[17][29]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[22][29]' (FD) to 'char_4_reg[17][29]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[21][29]' (FD) to 'char_4_reg[17][29]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[20][29]' (FD) to 'char_4_reg[17][29]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[19][29]' (FD) to 'char_4_reg[17][29]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[18][29]' (FD) to 'char_4_reg[17][29]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[17][29]' (FD) to 'char_4_reg[17][28]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[14][29]' (FD) to 'char_4_reg[17][28]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[53][28]' (FD) to 'char_4_reg[17][28]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[51][28]' (FD) to 'char_4_reg[17][28]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[40][28]' (FD) to 'char_4_reg[17][16]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[38][28]' (FD) to 'char_4_reg[17][16]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[37][28]' (FD) to 'char_4_reg[17][16]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[36][28]' (FD) to 'char_4_reg[17][16]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[35][28]' (FD) to 'char_4_reg[17][28]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[33][28]' (FD) to 'char_4_reg[17][28]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[32][28]' (FD) to 'char_4_reg[17][28]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[30][28]' (FD) to 'char_4_reg[17][28]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[29][28]' (FD) to 'char_4_reg[17][28]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[28][28]' (FD) to 'char_4_reg[17][28]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[27][28]' (FD) to 'char_4_reg[17][28]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[25][28]' (FD) to 'char_4_reg[17][28]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[24][28]' (FD) to 'char_4_reg[17][28]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[23][28]' (FD) to 'char_4_reg[17][28]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[22][28]' (FD) to 'char_4_reg[17][28]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[21][28]' (FD) to 'char_4_reg[17][28]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[20][28]' (FD) to 'char_4_reg[17][28]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[19][28]' (FD) to 'char_4_reg[17][28]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[18][28]' (FD) to 'char_4_reg[17][28]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[17][28]' (FD) to 'char_4_reg[17][27]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[14][28]' (FD) to 'char_4_reg[17][27]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[53][27]' (FD) to 'char_4_reg[17][27]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[51][27]' (FD) to 'char_4_reg[17][27]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[40][27]' (FD) to 'char_4_reg[17][16]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[38][27]' (FD) to 'char_4_reg[17][16]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[37][27]' (FD) to 'char_4_reg[17][16]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[36][27]' (FD) to 'char_4_reg[17][16]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[35][27]' (FD) to 'char_4_reg[17][16]'
INFO: [Synth 8-3886] merging instance 'char_4_reg[33][27]' (FD) to 'char_4_reg[17][27]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "c2/c1/count_1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "c2/c1/count_1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "c2/c1/clk_1s" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "c2/c2/count_2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "c2/c2/count_2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "c2/c2/clk_1min" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "c2/c3/count_3" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "c2/c3/count_3" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "c2/c3/clk_1hour" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "c3/d2/c1/count_1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "c3/d2/c1/count_1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "c3/d2/c1/clk_1s" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "lb_ctl_i0/debouncer_i0/signal_out_reg" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:10 ; elapsed = 00:02:01 . Memory (MB): peak = 1106.766 ; gain = 850.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |vga_display__GB0  |           1|     12064|
|2     |vga_display__GB1  |           1|       255|
|3     |vga_display__GB2  |           1|     17144|
|4     |vga_display__GB4  |           1|       640|
|5     |vga_display__GB5  |           1|     16914|
|6     |vga_display__GB7  |           1|     10964|
|7     |vga_display__GB8  |           1|       510|
|8     |vga_display__GB9  |           1|      1670|
|9     |vga_display__GB10 |           1|     28863|
|10    |vga_display__GB11 |           1|     11898|
|11    |vga_display__GB12 |           1|      2459|
|12    |vga_display__GB13 |           1|     17706|
|13    |vga_display__GB14 |           1|     12939|
|14    |vga_display__GB15 |           1|      1563|
|15    |vga_display__GB16 |           1|       785|
|16    |vga_display__GB17 |           1|      9512|
|17    |vga_display__GB18 |           1|       510|
|18    |VGA__GC0          |           1|       186|
|19    |bt_uart__GC0      |           1|      2115|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_gen_i0/clk_core_i0/clk_out1' to pin 'clk_gen_i0/clk_core_i0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_gen_i0/clk_core_i0/clk_out2' to pin 'clk_gen_i0/clk_core_i0/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:12 ; elapsed = 00:02:07 . Memory (MB): peak = 1178.254 ; gain = 922.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:13 ; elapsed = 00:02:10 . Memory (MB): peak = 1208.555 ; gain = 952.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |vga_display__GB0  |           1|      1194|
|2     |vga_display__GB1  |           1|       242|
|3     |vga_display__GB2  |           1|      1031|
|4     |vga_display__GB4  |           1|       554|
|5     |vga_display__GB5  |           1|      3200|
|6     |vga_display__GB7  |           1|       619|
|7     |vga_display__GB8  |           1|       409|
|8     |vga_display__GB9  |           1|       997|
|9     |vga_display__GB10 |           1|      4950|
|10    |vga_display__GB11 |           1|      1683|
|11    |vga_display__GB12 |           1|       939|
|12    |vga_display__GB13 |           1|      6371|
|13    |vga_display__GB14 |           1|      2201|
|14    |vga_display__GB15 |           1|       802|
|15    |vga_display__GB16 |           1|       785|
|16    |vga_display__GB17 |           1|       828|
|17    |vga_display__GB18 |           1|       426|
|18    |VGA__GC0          |           1|       178|
|19    |bt_uart__GC0      |           1|      2094|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:14 ; elapsed = 00:02:13 . Memory (MB): peak = 1216.098 ; gain = 960.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:14 ; elapsed = 00:02:14 . Memory (MB): peak = 1216.098 ; gain = 960.074
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:14 ; elapsed = 00:02:14 . Memory (MB): peak = 1216.098 ; gain = 960.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:14 ; elapsed = 00:02:14 . Memory (MB): peak = 1216.098 ; gain = 960.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:14 ; elapsed = 00:02:14 . Memory (MB): peak = 1216.098 ; gain = 960.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:14 ; elapsed = 00:02:14 . Memory (MB): peak = 1216.098 ; gain = 960.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:14 ; elapsed = 00:02:14 . Memory (MB): peak = 1216.098 ; gain = 960.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |char_fifo     |         1|
|2     |clk_core      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |char_fifo |     1|
|2     |clk_core  |     1|
|3     |BUFG      |     3|
|4     |BUFHCE    |     1|
|5     |CARRY4    |    78|
|6     |LUT1      |    46|
|7     |LUT2      |   279|
|8     |LUT3      |   511|
|9     |LUT4      |   506|
|10    |LUT5      |  1117|
|11    |LUT6      |  4125|
|12    |MUXF7     |  1001|
|13    |MUXF8     |   258|
|14    |FDCE      |   254|
|15    |FDPE      |    15|
|16    |FDRE      |   198|
|17    |FDSE      |    22|
|18    |LD        |     5|
|19    |LDC       |    11|
|20    |IBUF      |    11|
|21    |OBUF      |    55|
+------+----------+------+

Report Instance Areas: 
+------+-------------------------------+----------------+------+
|      |Instance                       |Module          |Cells |
+------+-------------------------------+----------------+------+
|1     |top                            |                |  8511|
|2     |  alert                        |top_voice       |   103|
|3     |  clk_gen_i0                   |clk_gen         |    46|
|4     |    clk_div_i0                 |clk_div         |    41|
|5     |  cmd_parse_i0                 |cmd_parse       |   176|
|6     |  lb_ctl_i0                    |lb_ctl          |    71|
|7     |    debouncer_i0               |debouncer       |    67|
|8     |      meta_harden_signal_in_i0 |meta_harden_5   |     4|
|9     |    meta_harden_rxd_i0         |meta_harden_4   |     3|
|10    |  resp_gen_i0                  |resp_gen        |    23|
|11    |  rst_gen_i0                   |rst_gen         |     4|
|12    |    reset_bridge_clk_rx_i0     |reset_bridge    |     2|
|13    |    reset_bridge_clk_tx_i0     |reset_bridge_3  |     2|
|14    |  seg7_0                       |seg7decimal     |    41|
|15    |  seg7_1                       |seg7decimal_0   |    41|
|16    |  uart_rx_i0                   |uart_rx         |    88|
|17    |    meta_harden_rxd_i0         |meta_harden     |     2|
|18    |    uart_baud_gen_rx_i0        |uart_baud_gen_2 |    26|
|19    |    uart_rx_ctl_i0             |uart_rx_ctl     |    60|
|20    |  uart_tx_i0                   |uart_tx         |    59|
|21    |    uart_baud_gen_tx_i0        |uart_baud_gen   |    27|
|22    |    uart_tx_ctl_i0             |uart_tx_ctl     |    32|
|23    |  vga                          |VGA             |  7197|
|24    |    CLK_PLL_inst               |CLK_PLL         |     4|
|25    |    u_vga_control              |vga_control     |  7171|
|26    |    u_vga_display              |vga_display     |    22|
|27    |  warning                      |top             |   579|
|28    |    c2                         |clock           |   432|
|29    |      c1                       |div_clk_s_1     |   105|
|30    |      c2                       |div_clk_m       |   107|
|31    |      c3                       |div_clk_h       |   108|
|32    |    c3                         |test_and_alarm  |   145|
|33    |      d1                       |datapath        |     9|
|34    |        a2                     |_4bit_register  |     9|
|35    |      d2                       |FSM             |   136|
|36    |        c1                     |div_clk_s       |   105|
+------+-------------------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:14 ; elapsed = 00:02:15 . Memory (MB): peak = 1216.098 ; gain = 960.074
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 33 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:03 ; elapsed = 00:02:02 . Memory (MB): peak = 1216.098 ; gain = 389.867
Synthesis Optimization Complete : Time (s): cpu = 00:01:14 ; elapsed = 00:02:15 . Memory (MB): peak = 1216.098 ; gain = 960.074
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1364 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'bt_uart' is not ideal for floorplanning, since the cellview 'vga_control' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  LD => LDCE: 5 instances
  LDC => LDCE: 11 instances

INFO: [Common 17-83] Releasing license: Synthesis
478 Infos, 153 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:16 ; elapsed = 00:02:18 . Memory (MB): peak = 1216.098 ; gain = 971.562
INFO: [Common 17-1381] The checkpoint 'C:/digital_system_study/pill_box/pill_box.runs/synth_1/bt_uart.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bt_uart_utilization_synth.rpt -pb bt_uart_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1216.098 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun 29 21:54:47 2024...
