// Seed: 2475451500
module module_0 (
    id_1
);
  input wire id_1;
  tri0 id_2;
  always_ff
    if (id_2) $display(1);
    else begin : LABEL_0
      id_3 <= -1;
    end
  wor id_4, id_5;
  assign id_4 = 1 & -1;
endmodule
module module_1 (
    output tri1 id_0
);
  wire id_3;
  wire id_4;
  module_0 modCall_1 (id_4);
  assign modCall_1.id_4 = 0;
endmodule
module module_2 (
    input tri id_0,
    output wor id_1,
    id_30,
    output tri0 id_2,
    input tri id_3,
    output supply1 id_4,
    output uwire id_5,
    output tri0 id_6,
    output wor id_7,
    inout tri0 id_8,
    input tri0 id_9,
    output tri0 id_10,
    inout wand id_11,
    input tri1 id_12,
    output tri0 id_13#(
        .id_31(1),
        .id_32(-1),
        .id_33(1)
    ),
    input wor id_14,
    input uwire id_15,
    input wand id_16,
    input tri1 id_17,
    output tri1 id_18,
    output tri0 id_19,
    input wire id_20,
    input tri0 id_21,
    inout wire id_22,
    output wor id_23,
    input wire id_24,
    input tri1 id_25,
    output supply0 id_26,
    output wand id_27,
    output wand id_28
);
  parameter id_34 = 1'h0;
  module_0 modCall_1 (id_34);
  assign modCall_1.type_6 = 0;
endmodule : SymbolIdentifier
