//
// File created by:  xrun
// Do not modify this file
//
/home/student/rziobrowski/VDIC/lab1/lab01_example_2021/tinyalu_dut/single_cycle_add_and_xor.vhd
/home/student/rziobrowski/VDIC/lab1/lab01_example_2021/tinyalu_dut/three_cycle_mult.vhd
/home/student/rziobrowski/VDIC/lab1/lab01_example_2021/tinyalu_dut/tinyalu.vhd
