ARM GAS  /tmp/ccvtC80n.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_TIM6_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_TIM6_Init
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	MX_TIM6_Init:
  26              	.LFB126:
  27              		.file 1 "Src/tim.c"
   1:Src/tim.c     **** /**
   2:Src/tim.c     ****   ******************************************************************************
   3:Src/tim.c     ****   * File Name          : TIM.c
   4:Src/tim.c     ****   * Description        : This file provides code for the configuration
   5:Src/tim.c     ****   *                      of the TIM instances.
   6:Src/tim.c     ****   ******************************************************************************
   7:Src/tim.c     ****   ** This notice applies to any and all portions of this file
   8:Src/tim.c     ****   * that are not between comment pairs USER CODE BEGIN and
   9:Src/tim.c     ****   * USER CODE END. Other portions of this file, whether 
  10:Src/tim.c     ****   * inserted by the user or by software development tools
  11:Src/tim.c     ****   * are owned by their respective copyright owners.
  12:Src/tim.c     ****   *
  13:Src/tim.c     ****   * COPYRIGHT(c) 2018 STMicroelectronics
  14:Src/tim.c     ****   *
  15:Src/tim.c     ****   * Redistribution and use in source and binary forms, with or without modification,
  16:Src/tim.c     ****   * are permitted provided that the following conditions are met:
  17:Src/tim.c     ****   *   1. Redistributions of source code must retain the above copyright notice,
  18:Src/tim.c     ****   *      this list of conditions and the following disclaimer.
  19:Src/tim.c     ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  20:Src/tim.c     ****   *      this list of conditions and the following disclaimer in the documentation
  21:Src/tim.c     ****   *      and/or other materials provided with the distribution.
  22:Src/tim.c     ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  23:Src/tim.c     ****   *      may be used to endorse or promote products derived from this software
  24:Src/tim.c     ****   *      without specific prior written permission.
  25:Src/tim.c     ****   *
  26:Src/tim.c     ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  27:Src/tim.c     ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  28:Src/tim.c     ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  29:Src/tim.c     ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  30:Src/tim.c     ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  31:Src/tim.c     ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
ARM GAS  /tmp/ccvtC80n.s 			page 2


  32:Src/tim.c     ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  33:Src/tim.c     ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  34:Src/tim.c     ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  35:Src/tim.c     ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  36:Src/tim.c     ****   *
  37:Src/tim.c     ****   ******************************************************************************
  38:Src/tim.c     ****   */
  39:Src/tim.c     **** 
  40:Src/tim.c     **** /* Includes ------------------------------------------------------------------*/
  41:Src/tim.c     **** #include "tim.h"
  42:Src/tim.c     **** 
  43:Src/tim.c     **** /* USER CODE BEGIN 0 */
  44:Src/tim.c     **** 
  45:Src/tim.c     **** /* USER CODE END 0 */
  46:Src/tim.c     **** 
  47:Src/tim.c     **** TIM_HandleTypeDef htim6;
  48:Src/tim.c     **** 
  49:Src/tim.c     **** /* TIM6 init function */
  50:Src/tim.c     **** void MX_TIM6_Init(void)
  51:Src/tim.c     **** {
  28              		.loc 1 51 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 16
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 00B5     		push	{lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 14, -4
  36 0002 85B0     		sub	sp, sp, #20
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 24
  52:Src/tim.c     ****   TIM_MasterConfigTypeDef sMasterConfig;
  53:Src/tim.c     **** 
  54:Src/tim.c     ****   htim6.Instance = TIM6;
  39              		.loc 1 54 0
  40 0004 0F48     		ldr	r0, .L7
  41 0006 104B     		ldr	r3, .L7+4
  42 0008 0360     		str	r3, [r0]
  55:Src/tim.c     ****   htim6.Init.Prescaler = 0;
  43              		.loc 1 55 0
  44 000a 0023     		movs	r3, #0
  45 000c 4360     		str	r3, [r0, #4]
  56:Src/tim.c     ****   htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
  46              		.loc 1 56 0
  47 000e 8360     		str	r3, [r0, #8]
  57:Src/tim.c     ****   htim6.Init.Period = 0;
  48              		.loc 1 57 0
  49 0010 C360     		str	r3, [r0, #12]
  58:Src/tim.c     ****   htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  50              		.loc 1 58 0
  51 0012 8361     		str	r3, [r0, #24]
  59:Src/tim.c     ****   if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
  52              		.loc 1 59 0
  53 0014 FFF7FEFF 		bl	HAL_TIM_Base_Init
  54              	.LVL0:
  55 0018 50B9     		cbnz	r0, .L5
  56              	.L2:
ARM GAS  /tmp/ccvtC80n.s 			page 3


  60:Src/tim.c     ****   {
  61:Src/tim.c     ****     _Error_Handler(__FILE__, __LINE__);
  62:Src/tim.c     ****   }
  63:Src/tim.c     **** 
  64:Src/tim.c     ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  57              		.loc 1 64 0
  58 001a 0023     		movs	r3, #0
  59 001c 0193     		str	r3, [sp, #4]
  65:Src/tim.c     ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  60              		.loc 1 65 0
  61 001e 0393     		str	r3, [sp, #12]
  66:Src/tim.c     ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
  62              		.loc 1 66 0
  63 0020 01A9     		add	r1, sp, #4
  64 0022 0848     		ldr	r0, .L7
  65 0024 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
  66              	.LVL1:
  67 0028 38B9     		cbnz	r0, .L6
  68              	.L1:
  67:Src/tim.c     ****   {
  68:Src/tim.c     ****     _Error_Handler(__FILE__, __LINE__);
  69:Src/tim.c     ****   }
  70:Src/tim.c     **** 
  71:Src/tim.c     **** }
  69              		.loc 1 71 0
  70 002a 05B0     		add	sp, sp, #20
  71              	.LCFI2:
  72              		.cfi_remember_state
  73              		.cfi_def_cfa_offset 4
  74              		@ sp needed
  75 002c 5DF804FB 		ldr	pc, [sp], #4
  76              	.L5:
  77              	.LCFI3:
  78              		.cfi_restore_state
  61:Src/tim.c     ****   }
  79              		.loc 1 61 0
  80 0030 3D21     		movs	r1, #61
  81 0032 0648     		ldr	r0, .L7+8
  82 0034 FFF7FEFF 		bl	_Error_Handler
  83              	.LVL2:
  84 0038 EFE7     		b	.L2
  85              	.L6:
  68:Src/tim.c     ****   }
  86              		.loc 1 68 0
  87 003a 4421     		movs	r1, #68
  88 003c 0348     		ldr	r0, .L7+8
  89 003e FFF7FEFF 		bl	_Error_Handler
  90              	.LVL3:
  91              		.loc 1 71 0
  92 0042 F2E7     		b	.L1
  93              	.L8:
  94              		.align	2
  95              	.L7:
  96 0044 00000000 		.word	htim6
  97 0048 00100040 		.word	1073745920
  98 004c 00000000 		.word	.LC0
  99              		.cfi_endproc
ARM GAS  /tmp/ccvtC80n.s 			page 4


 100              	.LFE126:
 102              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 103              		.align	1
 104              		.global	HAL_TIM_Base_MspInit
 105              		.syntax unified
 106              		.thumb
 107              		.thumb_func
 108              		.fpu fpv4-sp-d16
 110              	HAL_TIM_Base_MspInit:
 111              	.LFB127:
  72:Src/tim.c     **** 
  73:Src/tim.c     **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
  74:Src/tim.c     **** {
 112              		.loc 1 74 0
 113              		.cfi_startproc
 114              		@ args = 0, pretend = 0, frame = 8
 115              		@ frame_needed = 0, uses_anonymous_args = 0
 116              		@ link register save eliminated.
 117              	.LVL4:
  75:Src/tim.c     **** 
  76:Src/tim.c     ****   if(tim_baseHandle->Instance==TIM6)
 118              		.loc 1 76 0
 119 0000 0268     		ldr	r2, [r0]
 120 0002 094B     		ldr	r3, .L16
 121 0004 9A42     		cmp	r2, r3
 122 0006 00D0     		beq	.L15
 123 0008 7047     		bx	lr
 124              	.L15:
  74:Src/tim.c     **** 
 125              		.loc 1 74 0
 126 000a 82B0     		sub	sp, sp, #8
 127              	.LCFI4:
 128              		.cfi_def_cfa_offset 8
 129              	.LBB2:
  77:Src/tim.c     ****   {
  78:Src/tim.c     ****   /* USER CODE BEGIN TIM6_MspInit 0 */
  79:Src/tim.c     **** 
  80:Src/tim.c     ****   /* USER CODE END TIM6_MspInit 0 */
  81:Src/tim.c     ****     /* TIM6 clock enable */
  82:Src/tim.c     ****     __HAL_RCC_TIM6_CLK_ENABLE();
 130              		.loc 1 82 0
 131 000c 03F50033 		add	r3, r3, #131072
 132 0010 DA69     		ldr	r2, [r3, #28]
 133 0012 42F01002 		orr	r2, r2, #16
 134 0016 DA61     		str	r2, [r3, #28]
 135 0018 DB69     		ldr	r3, [r3, #28]
 136 001a 03F01003 		and	r3, r3, #16
 137 001e 0193     		str	r3, [sp, #4]
 138 0020 019B     		ldr	r3, [sp, #4]
 139              	.LBE2:
  83:Src/tim.c     ****   /* USER CODE BEGIN TIM6_MspInit 1 */
  84:Src/tim.c     **** 
  85:Src/tim.c     ****   /* USER CODE END TIM6_MspInit 1 */
  86:Src/tim.c     ****   }
  87:Src/tim.c     **** }
 140              		.loc 1 87 0
 141 0022 02B0     		add	sp, sp, #8
ARM GAS  /tmp/ccvtC80n.s 			page 5


 142              	.LCFI5:
 143              		.cfi_def_cfa_offset 0
 144              		@ sp needed
 145 0024 7047     		bx	lr
 146              	.L17:
 147 0026 00BF     		.align	2
 148              	.L16:
 149 0028 00100040 		.word	1073745920
 150              		.cfi_endproc
 151              	.LFE127:
 153              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 154              		.align	1
 155              		.global	HAL_TIM_Base_MspDeInit
 156              		.syntax unified
 157              		.thumb
 158              		.thumb_func
 159              		.fpu fpv4-sp-d16
 161              	HAL_TIM_Base_MspDeInit:
 162              	.LFB128:
  88:Src/tim.c     **** 
  89:Src/tim.c     **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
  90:Src/tim.c     **** {
 163              		.loc 1 90 0
 164              		.cfi_startproc
 165              		@ args = 0, pretend = 0, frame = 0
 166              		@ frame_needed = 0, uses_anonymous_args = 0
 167              		@ link register save eliminated.
 168              	.LVL5:
  91:Src/tim.c     **** 
  92:Src/tim.c     ****   if(tim_baseHandle->Instance==TIM6)
 169              		.loc 1 92 0
 170 0000 0268     		ldr	r2, [r0]
 171 0002 054B     		ldr	r3, .L21
 172 0004 9A42     		cmp	r2, r3
 173 0006 00D0     		beq	.L20
 174              	.L18:
  93:Src/tim.c     ****   {
  94:Src/tim.c     ****   /* USER CODE BEGIN TIM6_MspDeInit 0 */
  95:Src/tim.c     **** 
  96:Src/tim.c     ****   /* USER CODE END TIM6_MspDeInit 0 */
  97:Src/tim.c     ****     /* Peripheral clock disable */
  98:Src/tim.c     ****     __HAL_RCC_TIM6_CLK_DISABLE();
  99:Src/tim.c     ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 100:Src/tim.c     **** 
 101:Src/tim.c     ****   /* USER CODE END TIM6_MspDeInit 1 */
 102:Src/tim.c     ****   }
 103:Src/tim.c     **** } 
 175              		.loc 1 103 0
 176 0008 7047     		bx	lr
 177              	.L20:
  98:Src/tim.c     ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 178              		.loc 1 98 0
 179 000a 044A     		ldr	r2, .L21+4
 180 000c D369     		ldr	r3, [r2, #28]
 181 000e 23F01003 		bic	r3, r3, #16
 182 0012 D361     		str	r3, [r2, #28]
 183              		.loc 1 103 0
ARM GAS  /tmp/ccvtC80n.s 			page 6


 184 0014 F8E7     		b	.L18
 185              	.L22:
 186 0016 00BF     		.align	2
 187              	.L21:
 188 0018 00100040 		.word	1073745920
 189 001c 00100240 		.word	1073876992
 190              		.cfi_endproc
 191              	.LFE128:
 193              		.comm	htim6,64,4
 194              		.section	.rodata.MX_TIM6_Init.str1.4,"aMS",%progbits,1
 195              		.align	2
 196              	.LC0:
 197 0000 5372632F 		.ascii	"Src/tim.c\000"
 197      74696D2E 
 197      6300
 198              		.text
 199              	.Letext0:
 200              		.file 2 "/home/logic/STM32Toolchain/gcc-arm/arm-none-eabi/include/machine/_default_types.h"
 201              		.file 3 "/home/logic/STM32Toolchain/gcc-arm/arm-none-eabi/include/sys/_stdint.h"
 202              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 203              		.file 5 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/system_stm32f3xx.h"
 204              		.file 6 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303xe.h"
 205              		.file 7 "/home/logic/STM32Toolchain/gcc-arm/arm-none-eabi/include/sys/lock.h"
 206              		.file 8 "/home/logic/STM32Toolchain/gcc-arm/arm-none-eabi/include/sys/_types.h"
 207              		.file 9 "/home/logic/STM32Toolchain/gcc-arm/lib/gcc/arm-none-eabi/7.3.1/include/stddef.h"
 208              		.file 10 "/home/logic/STM32Toolchain/gcc-arm/arm-none-eabi/include/sys/reent.h"
 209              		.file 11 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 210              		.file 12 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_dma.h"
 211              		.file 13 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_tim.h"
 212              		.file 14 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_tim_ex.h"
 213              		.file 15 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal.h"
 214              		.file 16 "Inc/tim.h"
ARM GAS  /tmp/ccvtC80n.s 			page 7


DEFINED SYMBOLS
                            *ABS*:0000000000000000 tim.c
     /tmp/ccvtC80n.s:18     .text.MX_TIM6_Init:0000000000000000 $t
     /tmp/ccvtC80n.s:25     .text.MX_TIM6_Init:0000000000000000 MX_TIM6_Init
     /tmp/ccvtC80n.s:96     .text.MX_TIM6_Init:0000000000000044 $d
                            *COM*:0000000000000040 htim6
     /tmp/ccvtC80n.s:103    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/ccvtC80n.s:110    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/ccvtC80n.s:149    .text.HAL_TIM_Base_MspInit:0000000000000028 $d
     /tmp/ccvtC80n.s:154    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/ccvtC80n.s:161    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/ccvtC80n.s:188    .text.HAL_TIM_Base_MspDeInit:0000000000000018 $d
     /tmp/ccvtC80n.s:195    .rodata.MX_TIM6_Init.str1.4:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIMEx_MasterConfigSynchronization
_Error_Handler
