// Seed: 4126637268
module module_0;
  wire id_1;
endmodule
module module_1 (
    input tri id_0,
    output supply0 id_1,
    output uwire id_2,
    input wor id_3,
    input wor id_4,
    input uwire id_5,
    output uwire id_6,
    output tri id_7,
    input supply1 id_8,
    input wire id_9,
    output wire id_10,
    input tri1 id_11,
    input uwire id_12,
    output supply1 id_13,
    output tri1 id_14,
    output tri id_15
    , id_32,
    output uwire id_16,
    input tri id_17
    , id_33,
    input wand id_18,
    input wire id_19,
    output wor id_20,
    output supply0 id_21,
    input supply1 id_22,
    input wand id_23,
    input supply1 id_24,
    input supply0 id_25,
    output supply1 id_26,
    output tri id_27,
    output wor id_28,
    output tri1 id_29,
    output tri id_30
);
  assign id_1 = 1;
  id_34(
      ~id_13, 1, id_3, 1
  ); module_0();
  wire id_35, id_36;
endmodule
