Vikas Agarwal , M. S. Hrishikesh , Stephen W. Keckler , Doug Burger, Clock rate versus IPC: the end of the road for conventional microarchitectures, Proceedings of the 27th annual international symposium on Computer architecture, p.248-259, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339691]
Haitham Akkary , Ravi Rajwar , Srikanth T. Srinivasan, Checkpoint Processing and Recovery: Towards Scalable Large Instruction Window Processors, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.423, December 03-05, 2003
Haitham Akkary , Ravi Rajwar , Srikanth T. Srinivasan, An analysis of a resource efficient checkpoint architecture, ACM Transactions on Architecture and Code Optimization (TACO), v.1 n.4, p.418-444, December 2004[doi>10.1145/1044823.1044826]
Ronald D. Barnes , Erik M. Nystrom , John W. Sias , Sanjay J. Patel , Nacho Navarro , Wen-mei W. Hwu, Beating in-order stalls with "flea-flicker" two-pass pipelining, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.387, December 03-05, 2003
Ronald D. Barnes , Shane Ryoo , Wen-mei W. Hwu, "Flea-flicker" Multipass Pipelining: An Alternative to the High-Power Out-of-Order Offense, Proceedings of the 38th annual IEEE/ACM International Symposium on Microarchitecture, p.319-330, November 12-16, 2005, Barcelona, Spain[doi>10.1109/MICRO.2005.1]
David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, Proceedings of the 27th annual international symposium on Computer architecture, p.83-94, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339657]
Shailender Chaudhry , Robert Cypher , Magnus Ekman , Martin Karlsson , Anders Landin , Sherman Yip , Håkan Zeffer , Marc Tremblay, Simultaneous speculative threading: a novel pipeline architecture implemented in sun's rock processor, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555814]
George Z. Chrysos , Joel S. Emer, Memory dependence prediction using store sets, Proceedings of the 25th annual international symposium on Computer architecture, p.142-153, June 27-July 02, 1998, Barcelona, Spain[doi>10.1145/279358.279378]
Adrian Cristal , Daniel Ortega , Josep Llosa , Mateo Valero, Out-of-Order Commit Processors, Proceedings of the 10th International Symposium on High Performance Computer Architecture, p.48, February 14-18, 2004[doi>10.1109/HPCA.2004.10008]
Adrián Cristal , Oliverio J. Santana , Mateo Valero , José F. Martínez, Toward kilo-instruction processors, ACM Transactions on Architecture and Code Optimization (TACO), v.1 n.4, p.389-417, December 2004[doi>10.1145/1044823.1044825]
Adrian Cristal, Mateo Valero, Josep Llosa, and Antonio Gonzalez. 2002. Large virtual ROBs by processor checkpointing, Tech. Report, UPC-DAC-2002--39, Department of Computer Science, Barcelona, Spain.
James Dundas , Trevor Mudge, Improving data cache performance by pre-executing instructions under a cache miss, Proceedings of the 11th international conference on Supercomputing, p.68-75, July 07-11, 1997, Vienna, Austria[doi>10.1145/263580.263597]
Amit Gandhi , Haitham Akkary , Ravi Rajwar , Srikanth T. Srinivasan , Konrad Lai, Scalable Load and Store Processing in Latency Tolerant Processors, Proceedings of the 32nd annual international symposium on Computer Architecture, p.446-457, June 04-08, 2005[doi>10.1109/ISCA.2005.46]
A. González , J. González , M. Valero, Virtual-Physical Registers, Proceedings of the 4th International Symposium on High-Performance Computer Architecture, p.175, January 31-February 04, 1998
Andrew Hilton and Amir Roth. 2010. BOLT: Energy-efficient out-of-order latency-tolerant execution. In Proceedings of the 16th International Symposium on High Performance Computer Architecture. IEEE, 1--12.
Andrew Hilton, Santosh Nagarakatte, and Amir Roth. 2009. Tolerating all-level cache misses in in-order processors. In Proceedings of the 15th International Symposium on High Performance Computer Architecture. IEEE, 431--442.
W. W. Hwu , Y. N. Patt, Checkpoint repair for out-of-order execution machines, Proceedings of the 14th annual international symposium on Computer architecture, p.18-26, June 02-05, 1987, Pittsburgh, Pennsylvania, USA[doi>10.1145/30350.30353]
Komal Jothi , Haitham Akkary, Tuning the continual flow pipeline architecture, Proceedings of the 27th international ACM conference on International conference on supercomputing, June 10-14, 2013, Eugene, Oregon, USA[doi>10.1145/2464996.2465011]
Komal Jothi , Haitham Akkary, Virtual register renaming: energy efficient substrate for continual flow pipelines, Proceedings of the 23rd ACM international conference on Great lakes symposium on VLSI, May 02-03, 2013, Paris, France[doi>10.1145/2483028.2483057]
Komal Jothi , Mageda Sharafeddine , Haitham Akkary, Simultaneous continual flow pipeline architecture, Proceedings of the 2011 IEEE 29th International Conference on Computer Design, p.127-134, October 09-12, 2011[doi>10.1109/ICCD.2011.6081387]
Alvin R. Lebeck , Jinson Koppanalil , Tong Li , Jaidev Patwardhan , Eric Rotenberg, A large, fast instruction window for tolerating cache misses, Proceedings of the 29th annual international symposium on Computer architecture, May 25-29, 2002, Anchorage, Alaska
Srilatha Manne , Artur Klauser , Dirk Grunwald, Pipeline gating: speculation control for energy reduction, Proceedings of the 25th annual international symposium on Computer architecture, p.132-141, June 27-July 02, 1998, Barcelona, Spain[doi>10.1145/279358.279377]
José F. Martínez , Jose Renau , Michael C. Huang , Milos Prvulovic , Josep Torrellas, Cherry: checkpointed early resource recycling in out-of-order microprocessors, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
Onur Mutlu , Hyesoon Kim , Yale N. Patt, Techniques for Efficient Processing in Runahead Execution Engines, Proceedings of the 32nd annual international symposium on Computer Architecture, p.370-381, June 04-08, 2005[doi>10.1109/ISCA.2005.49]
Onur Mutlu , Hyesoon Kim , Jared Stark , Yale N. Patt, On Reusing the Results of Pre-Executed Instructions in a Runahead Execution Processor, IEEE Computer Architecture Letters, v.4 n.1, p.2-2, January 2005[doi>10.1109/L-CA.2005.1]
Onur Mutlu , Jared Stark , Chris Wilkerson , Yale N. Patt, Runahead Execution: An Alternative to Very Large Instruction Windows for Out-of-Order Processors, Proceedings of the 9th International Symposium on High-Performance Computer Architecture, p.129, February 08-12, 2003
Satyanarayana Nekkalapu, Haitham Akkary, Komal Jothi, Renjith Retnamma, and Xiaoyu Song. 2008. A simple latency tolerant processor. In Proceedings of the 26th IEEE International Conference on Computer Design. IEEE, 384--389.
David B. Papworth, Tuning the Pentium Pro Microarchitecture, IEEE Micro, v.16 n.2, p.8-15, April 1996[doi>10.1109/40.491458]
Mageda Sharafeddine , Haitham Akkary , Doug Carmean, Virtual register renaming, Proceedings of the 26th international conference on Architecture of Computing Systems, p.86-97, February 19-22, 2013, Prague, Czech Republic[doi>10.1007/978-3-642-36424-2_8]
Mageda Sharafeddine , Komal Jothi , Haitham Akkary, Disjoint out-of-order execution processor, ACM Transactions on Architecture and Code Optimization (TACO), v.9 n.3, p.1-32, September 2012[doi>10.1145/2355585.2355592]
James E. Smith and Gurinder S. Sohi. 1995. The microarchitecture of superscalar processors. In Proceedings of the IEEE 83, 12, 1609--1624.
Srikanth T. Srinivasan , Ravi Rajwar , Haitham Akkary , Amit Gandhi , Mike Upton, Continual flow pipelines, Proceedings of the 11th international conference on Architectural support for programming languages and operating systems, October 07-13, 2004, Boston, MA, USA[doi>10.1145/1024393.1024407]
R. M. Tomasulo, An efficient algorithm for exploiting multiple arithmetic units, IBM Journal of Research and Development, v.11 n.1, p.25-33, January 1967[doi>10.1147/rd.111.0025]
Dean M. Tullsen , Susan J. Eggers , Henry M. Levy, Simultaneous multithreading: maximizing on-chip parallelism, Proceedings of the 22nd annual international symposium on Computer architecture, p.392-403, June 22-24, 1995, S. Margherita Ligure, Italy[doi>10.1145/223982.224449]
Sonya R. Wolff and Ronald D. Barnes. 2011. Reexamining instruction reuse in preexecution approaches. In Proceedings of the 9th Annual Workshop on Duplicating, Deconstructing and Debunking.
