{
  "cells" : [
    {
      "input": {
        "A": 0
      },
      "output": {
        "Y": [2]
      },
      "id": 1,
      "type": "NOT"
    }
  ],
  "ports": [
    {
      "bits": [
        1
      ],
      "name": "in",
      "portName": "in",
      "portBit": 0,
      "id": 0,
      "type": "input"
    },
    {
      "bits": [
        1
      ],
      "name": "out",
      "portName": "out",
      "portBit": 0,
      "id": 2,
      "type": "output"
    }
  ]
}
