
*** Running vivado
    with args -log Projet_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Projet_wrapper.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Projet_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top Projet_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21472
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 999.699 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Projet_wrapper' [M:/UNI/L2/L2 S4/ELE401/Horloge_ELE401/Horloge_ELE401.gen/sources_1/bd/Projet/hdl/Projet_wrapper.vhd:46]
INFO: [Synth 8-3491] module 'Projet' declared at 'm:/UNI/L2/L2 S4/ELE401/Horloge_ELE401/Horloge_ELE401.gen/sources_1/bd/Projet/synth/Projet.vhd:14' bound to instance 'Projet_i' of component 'Projet' [M:/UNI/L2/L2 S4/ELE401/Horloge_ELE401/Horloge_ELE401.gen/sources_1/bd/Projet/hdl/Projet_wrapper.vhd:79]
INFO: [Synth 8-638] synthesizing module 'Projet' [m:/UNI/L2/L2 S4/ELE401/Horloge_ELE401/Horloge_ELE401.gen/sources_1/bd/Projet/synth/Projet.vhd:50]
INFO: [Synth 8-3491] module 'Projet_Aff_7seg_0_0' declared at 'M:/UNI/L2/L2 S4/ELE401/Horloge_ELE401/Horloge_ELE401.runs/synth_1/.Xil/Vivado-23792-Marc_Fikry/realtime/Projet_Aff_7seg_0_0_stub.vhdl:5' bound to instance 'Aff_7seg_0' of component 'Projet_Aff_7seg_0_0' [m:/UNI/L2/L2 S4/ELE401/Horloge_ELE401/Horloge_ELE401.gen/sources_1/bd/Projet/synth/Projet.vhd:319]
INFO: [Synth 8-638] synthesizing module 'Projet_Aff_7seg_0_0' [M:/UNI/L2/L2 S4/ELE401/Horloge_ELE401/Horloge_ELE401.runs/synth_1/.Xil/Vivado-23792-Marc_Fikry/realtime/Projet_Aff_7seg_0_0_stub.vhdl:52]
INFO: [Synth 8-3491] module 'Projet_Alarm_0_0' declared at 'M:/UNI/L2/L2 S4/ELE401/Horloge_ELE401/Horloge_ELE401.runs/synth_1/.Xil/Vivado-23792-Marc_Fikry/realtime/Projet_Alarm_0_0_stub.vhdl:5' bound to instance 'Alarm_0' of component 'Projet_Alarm_0_0' [m:/UNI/L2/L2 S4/ELE401/Horloge_ELE401/Horloge_ELE401.gen/sources_1/bd/Projet/synth/Projet.vhd:363]
INFO: [Synth 8-638] synthesizing module 'Projet_Alarm_0_0' [M:/UNI/L2/L2 S4/ELE401/Horloge_ELE401/Horloge_ELE401.runs/synth_1/.Xil/Vivado-23792-Marc_Fikry/realtime/Projet_Alarm_0_0_stub.vhdl:24]
INFO: [Synth 8-3491] module 'Projet_BaseDeTemps_0_0' declared at 'M:/UNI/L2/L2 S4/ELE401/Horloge_ELE401/Horloge_ELE401.runs/synth_1/.Xil/Vivado-23792-Marc_Fikry/realtime/Projet_BaseDeTemps_0_0_stub.vhdl:5' bound to instance 'BaseDeTemps_0' of component 'Projet_BaseDeTemps_0_0' [m:/UNI/L2/L2 S4/ELE401/Horloge_ELE401/Horloge_ELE401.gen/sources_1/bd/Projet/synth/Projet.vhd:379]
INFO: [Synth 8-638] synthesizing module 'Projet_BaseDeTemps_0_0' [M:/UNI/L2/L2 S4/ELE401/Horloge_ELE401/Horloge_ELE401.runs/synth_1/.Xil/Vivado-23792-Marc_Fikry/realtime/Projet_BaseDeTemps_0_0_stub.vhdl:19]
INFO: [Synth 8-3491] module 'Projet_Chronometre_0_0' declared at 'M:/UNI/L2/L2 S4/ELE401/Horloge_ELE401/Horloge_ELE401.runs/synth_1/.Xil/Vivado-23792-Marc_Fikry/realtime/Projet_Chronometre_0_0_stub.vhdl:5' bound to instance 'Chronometre_0' of component 'Projet_Chronometre_0_0' [m:/UNI/L2/L2 S4/ELE401/Horloge_ELE401/Horloge_ELE401.gen/sources_1/bd/Projet/synth/Projet.vhd:390]
INFO: [Synth 8-638] synthesizing module 'Projet_Chronometre_0_0' [M:/UNI/L2/L2 S4/ELE401/Horloge_ELE401/Horloge_ELE401.runs/synth_1/.Xil/Vivado-23792-Marc_Fikry/realtime/Projet_Chronometre_0_0_stub.vhdl:19]
INFO: [Synth 8-3491] module 'Projet_Gestion_Mode_0_0' declared at 'M:/UNI/L2/L2 S4/ELE401/Horloge_ELE401/Horloge_ELE401.runs/synth_1/.Xil/Vivado-23792-Marc_Fikry/realtime/Projet_Gestion_Mode_0_0_stub.vhdl:5' bound to instance 'Gestion_Mode_0' of component 'Projet_Gestion_Mode_0_0' [m:/UNI/L2/L2 S4/ELE401/Horloge_ELE401/Horloge_ELE401.gen/sources_1/bd/Projet/synth/Projet.vhd:401]
INFO: [Synth 8-638] synthesizing module 'Projet_Gestion_Mode_0_0' [M:/UNI/L2/L2 S4/ELE401/Horloge_ELE401/Horloge_ELE401.runs/synth_1/.Xil/Vivado-23792-Marc_Fikry/realtime/Projet_Gestion_Mode_0_0_stub.vhdl:41]
INFO: [Synth 8-3491] module 'Projet_Horloge_0_0' declared at 'M:/UNI/L2/L2 S4/ELE401/Horloge_ELE401/Horloge_ELE401.runs/synth_1/.Xil/Vivado-23792-Marc_Fikry/realtime/Projet_Horloge_0_0_stub.vhdl:5' bound to instance 'Horloge_0' of component 'Projet_Horloge_0_0' [m:/UNI/L2/L2 S4/ELE401/Horloge_ELE401/Horloge_ELE401.gen/sources_1/bd/Projet/synth/Projet.vhd:434]
INFO: [Synth 8-638] synthesizing module 'Projet_Horloge_0_0' [M:/UNI/L2/L2 S4/ELE401/Horloge_ELE401/Horloge_ELE401.runs/synth_1/.Xil/Vivado-23792-Marc_Fikry/realtime/Projet_Horloge_0_0_stub.vhdl:29]
INFO: [Synth 8-3491] module 'Projet_Minuteur_0_0' declared at 'M:/UNI/L2/L2 S4/ELE401/Horloge_ELE401/Horloge_ELE401.runs/synth_1/.Xil/Vivado-23792-Marc_Fikry/realtime/Projet_Minuteur_0_0_stub.vhdl:5' bound to instance 'Minuteur_0' of component 'Projet_Minuteur_0_0' [m:/UNI/L2/L2 S4/ELE401/Horloge_ELE401/Horloge_ELE401.gen/sources_1/bd/Projet/synth/Projet.vhd:455]
INFO: [Synth 8-638] synthesizing module 'Projet_Minuteur_0_0' [M:/UNI/L2/L2 S4/ELE401/Horloge_ELE401/Horloge_ELE401.runs/synth_1/.Xil/Vivado-23792-Marc_Fikry/realtime/Projet_Minuteur_0_0_stub.vhdl:26]
INFO: [Synth 8-3491] module 'Projet_xlconstant_0_0' declared at 'm:/UNI/L2/L2 S4/ELE401/Horloge_ELE401/Horloge_ELE401.gen/sources_1/bd/Projet/ip/Projet_xlconstant_0_0/synth/Projet_xlconstant_0_0.v:57' bound to instance 'Raz' of component 'Projet_xlconstant_0_0' [m:/UNI/L2/L2 S4/ELE401/Horloge_ELE401/Horloge_ELE401.gen/sources_1/bd/Projet/synth/Projet.vhd:473]
INFO: [Synth 8-6157] synthesizing module 'Projet_xlconstant_0_0' [m:/UNI/L2/L2 S4/ELE401/Horloge_ELE401/Horloge_ELE401.gen/sources_1/bd/Projet/ip/Projet_xlconstant_0_0/synth/Projet_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [m:/UNI/L2/L2 S4/ELE401/Horloge_ELE401/Horloge_ELE401.gen/sources_1/bd/Projet/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1'b0 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (1#1) [m:/UNI/L2/L2 S4/ELE401/Horloge_ELE401/Horloge_ELE401.gen/sources_1/bd/Projet/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Projet_xlconstant_0_0' (2#1) [m:/UNI/L2/L2 S4/ELE401/Horloge_ELE401/Horloge_ELE401.gen/sources_1/bd/Projet/ip/Projet_xlconstant_0_0/synth/Projet_xlconstant_0_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'Projet' (3#1) [m:/UNI/L2/L2 S4/ELE401/Horloge_ELE401/Horloge_ELE401.gen/sources_1/bd/Projet/synth/Projet.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'Projet_wrapper' (4#1) [M:/UNI/L2/L2 S4/ELE401/Horloge_ELE401/Horloge_ELE401.gen/sources_1/bd/Projet/hdl/Projet_wrapper.vhd:46]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 999.699 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 999.699 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 999.699 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 999.699 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [m:/UNI/L2/L2 S4/ELE401/Horloge_ELE401/Horloge_ELE401.gen/sources_1/bd/Projet/ip/Projet_Chronometre_0_0/Projet_Chronometre_0_0/Projet_Chronometre_0_0_in_context.xdc] for cell 'Projet_i/Chronometre_0'
Finished Parsing XDC File [m:/UNI/L2/L2 S4/ELE401/Horloge_ELE401/Horloge_ELE401.gen/sources_1/bd/Projet/ip/Projet_Chronometre_0_0/Projet_Chronometre_0_0/Projet_Chronometre_0_0_in_context.xdc] for cell 'Projet_i/Chronometre_0'
Parsing XDC File [m:/UNI/L2/L2 S4/ELE401/Horloge_ELE401/Horloge_ELE401.gen/sources_1/bd/Projet/ip/Projet_BaseDeTemps_0_0/Projet_BaseDeTemps_0_0/Projet_BaseDeTemps_0_0_in_context.xdc] for cell 'Projet_i/BaseDeTemps_0'
Finished Parsing XDC File [m:/UNI/L2/L2 S4/ELE401/Horloge_ELE401/Horloge_ELE401.gen/sources_1/bd/Projet/ip/Projet_BaseDeTemps_0_0/Projet_BaseDeTemps_0_0/Projet_BaseDeTemps_0_0_in_context.xdc] for cell 'Projet_i/BaseDeTemps_0'
Parsing XDC File [m:/UNI/L2/L2 S4/ELE401/Horloge_ELE401/Horloge_ELE401.gen/sources_1/bd/Projet/ip/Projet_Aff_7seg_0_0/Projet_Aff_7seg_0_0/Projet_Aff_7seg_0_0_in_context.xdc] for cell 'Projet_i/Aff_7seg_0'
Finished Parsing XDC File [m:/UNI/L2/L2 S4/ELE401/Horloge_ELE401/Horloge_ELE401.gen/sources_1/bd/Projet/ip/Projet_Aff_7seg_0_0/Projet_Aff_7seg_0_0/Projet_Aff_7seg_0_0_in_context.xdc] for cell 'Projet_i/Aff_7seg_0'
Parsing XDC File [m:/UNI/L2/L2 S4/ELE401/Horloge_ELE401/Horloge_ELE401.gen/sources_1/bd/Projet/ip/Projet_Gestion_Mode_0_0/Projet_Gestion_Mode_0_0/Projet_Gestion_Mode_0_0_in_context.xdc] for cell 'Projet_i/Gestion_Mode_0'
Finished Parsing XDC File [m:/UNI/L2/L2 S4/ELE401/Horloge_ELE401/Horloge_ELE401.gen/sources_1/bd/Projet/ip/Projet_Gestion_Mode_0_0/Projet_Gestion_Mode_0_0/Projet_Gestion_Mode_0_0_in_context.xdc] for cell 'Projet_i/Gestion_Mode_0'
Parsing XDC File [m:/UNI/L2/L2 S4/ELE401/Horloge_ELE401/Horloge_ELE401.gen/sources_1/bd/Projet/ip/Projet_Minuteur_0_0/Projet_Minuteur_0_0/Projet_Minuteur_0_0_in_context.xdc] for cell 'Projet_i/Minuteur_0'
Finished Parsing XDC File [m:/UNI/L2/L2 S4/ELE401/Horloge_ELE401/Horloge_ELE401.gen/sources_1/bd/Projet/ip/Projet_Minuteur_0_0/Projet_Minuteur_0_0/Projet_Minuteur_0_0_in_context.xdc] for cell 'Projet_i/Minuteur_0'
Parsing XDC File [m:/UNI/L2/L2 S4/ELE401/Horloge_ELE401/Horloge_ELE401.gen/sources_1/bd/Projet/ip/Projet_Alarm_0_0/Projet_Alarm_0_0/Projet_Alarm_0_0_in_context.xdc] for cell 'Projet_i/Alarm_0'
Finished Parsing XDC File [m:/UNI/L2/L2 S4/ELE401/Horloge_ELE401/Horloge_ELE401.gen/sources_1/bd/Projet/ip/Projet_Alarm_0_0/Projet_Alarm_0_0/Projet_Alarm_0_0_in_context.xdc] for cell 'Projet_i/Alarm_0'
Parsing XDC File [m:/UNI/L2/L2 S4/ELE401/Horloge_ELE401/Horloge_ELE401.gen/sources_1/bd/Projet/ip/Projet_Horloge_0_0/Projet_Horloge_0_0/Projet_Horloge_0_0_in_context.xdc] for cell 'Projet_i/Horloge_0'
Finished Parsing XDC File [m:/UNI/L2/L2 S4/ELE401/Horloge_ELE401/Horloge_ELE401.gen/sources_1/bd/Projet/ip/Projet_Horloge_0_0/Projet_Horloge_0_0/Projet_Horloge_0_0_in_context.xdc] for cell 'Projet_i/Horloge_0'
Parsing XDC File [M:/UNI/L2/L2 S4/ELE401/Horloge_ELE401/Horloge_ELE401.srcs/constrs_1/new/Zybo-Z7-ExtensionAffichage.xdc]
Finished Parsing XDC File [M:/UNI/L2/L2 S4/ELE401/Horloge_ELE401/Horloge_ELE401.srcs/constrs_1/new/Zybo-Z7-ExtensionAffichage.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [M:/UNI/L2/L2 S4/ELE401/Horloge_ELE401/Horloge_ELE401.srcs/constrs_1/new/Zybo-Z7-ExtensionAffichage.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Projet_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Projet_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [M:/UNI/L2/L2 S4/ELE401/Horloge_ELE401/Horloge_ELE401.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [M:/UNI/L2/L2 S4/ELE401/Horloge_ELE401/Horloge_ELE401.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 999.699 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 999.699 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 999.699 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 999.699 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for Projet_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Projet_i/Raz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Projet_i/Chronometre_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Projet_i/BaseDeTemps_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Projet_i/Aff_7seg_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Projet_i/Gestion_Mode_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Projet_i/Minuteur_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Projet_i/Alarm_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Projet_i/Horloge_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 999.699 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 999.699 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 999.699 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 999.699 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 999.699 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 999.699 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 999.699 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 999.699 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 999.699 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 999.699 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 999.699 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 999.699 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------+----------+
|      |BlackBox name           |Instances |
+------+------------------------+----------+
|1     |Projet_Aff_7seg_0_0     |         1|
|2     |Projet_Alarm_0_0        |         1|
|3     |Projet_BaseDeTemps_0_0  |         1|
|4     |Projet_Chronometre_0_0  |         1|
|5     |Projet_Gestion_Mode_0_0 |         1|
|6     |Projet_Horloge_0_0      |         1|
|7     |Projet_Minuteur_0_0     |         1|
+------+------------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |Projet_Aff_7seg_0_0_bbox     |     1|
|2     |Projet_Alarm_0_0_bbox        |     1|
|3     |Projet_BaseDeTemps_0_0_bbox  |     1|
|4     |Projet_Chronometre_0_0_bbox  |     1|
|5     |Projet_Gestion_Mode_0_0_bbox |     1|
|6     |Projet_Horloge_0_0_bbox      |     1|
|7     |Projet_Minuteur_0_0_bbox     |     1|
|8     |IBUF                         |    14|
|9     |OBUF                         |    19|
+------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 999.699 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 999.699 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 999.699 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1010.555 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1013.590 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1013.590 ; gain = 13.891
INFO: [Common 17-1381] The checkpoint 'M:/UNI/L2/L2 S4/ELE401/Horloge_ELE401/Horloge_ELE401.runs/synth_1/Projet_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Projet_wrapper_utilization_synth.rpt -pb Projet_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr  4 16:53:58 2025...
