vhdl work "C:\Users\Kyle\Development\Senior Design\DLP-HS-FPGA2TxTest\ipcore_dir\fifo.vhd"
vhdl work "C:\Users\Kyle\Development\Senior Design\DLP-HS-FPGA2TxTest\Generic_SPI_FSM.vhd"
vhdl work "C:\Users\Kyle\Development\Senior Design\DLP-HS-FPGA2TxTest\tx_module.vhd"
vhdl work "C:\Users\Kyle\Development\Senior Design\DLP-HS-FPGA2TxTest\pointer_control.vhd"
vhdl work "C:\Users\Kyle\Development\Senior Design\DLP-HS-FPGA2TxTest\packet_control.vhd"
vhdl work "C:\Users\Kyle\Development\Senior Design\DLP-HS-FPGA2TxTest\ftdi_driver.vhd"
vhdl work "C:\Users\Kyle\Development\Senior Design\DLP-HS-FPGA2TxTest\fifo_writer.vhd"
vhdl work "C:\Users\Kyle\Development\Senior Design\DLP-HS-FPGA2TxTest\fifo_reader.vhd"
vhdl work "C:\Users\Kyle\Development\Senior Design\DLP-HS-FPGA2TxTest\TxTest.vhd"
