// Seed: 3796945523
module module_0;
  wire id_1;
  tri0 id_2;
  assign module_2.id_6 = 0;
  assign id_2 = 1;
  assign module_1.type_27 = 0;
endmodule
module module_1 (
    output wor id_0,
    output tri id_1
);
  wire id_3;
  module_0 modCall_1 ();
  tri  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ;
  initial assume (1 == id_9);
endmodule
module module_1 (
    input uwire id_0,
    input tri0 id_1,
    output supply0 id_2,
    input tri0 id_3,
    input wire module_2,
    output tri1 id_5,
    output uwire id_6,
    input supply0 id_7,
    input wand id_8,
    input supply0 id_9
);
  wire id_11;
  module_0 modCall_1 ();
  specify
    (id_12 => id_13) = 1;
    specparam id_14 = 1;
  endspecify
endmodule
