- id: "emc_0"
  definition: "xilinx.com:ip:axi_emc:3.0"
  configuration:
  - name: C_S_AXI_MEM_DATA_WIDTH
    values: [32, 64]

  - name: C_NUM_BANKS_MEM
    values_eval: range(1,5)

  - name: C_S_AXI_MEM_ID_WIDTH
    values_eval: range(1,17)

  # Base and high addresses for each bank, depending on how many banks there are
  - name: C_S_AXI_MEM0_BASEADDR
    values: [0xA0000000]
    enable: "C_NUM_BANKS_MEM >= 1"

  - name: C_S_AXI_MEM0_HIGHADDR
    values: [0xAFFFFFFF]
    enable: "C_NUM_BANKS_MEM >= 1"

  - name: C_S_AXI_MEM1_BASEADDR
    values: [0xB0000000]
    enable: "C_NUM_BANKS_MEM >= 2"

  - name: C_S_AXI_MEM1_HIGHADDR
    values: [0xBFFFFFFF]
    enable: "C_NUM_BANKS_MEM >= 2"

  - name: C_S_AXI_MEM2_BASEADDR
    values: [0xC0000000]
    enable: "C_NUM_BANKS_MEM >= 3"

  - name: C_S_AXI_MEM2_HIGHADDR
    values: [0xCFFFFFFF]
    enable: "C_NUM_BANKS_MEM >= 3"

  - name: C_S_AXI_MEM3_BASEADDR
    values: [0xD0000000]
    enable: "C_NUM_BANKS_MEM >= 4"

  - name: C_S_AXI_MEM3_HIGHADDR
    values: [0xDFFFFFFF]
    enable: "C_NUM_BANKS_MEM >= 4"

  # Bank Memory Types
  # 0 = Sync SRAM, 1 = Async SRAM, 2 = Linear Flash, 3 = Page Mode Flash, 4 = PSRAM, 5 = Micron Flash
  - name: C_MEM0_TYPE
    values: [0, 1, 2, 3, 4, 5]
    enable: "C_NUM_BANKS_MEM >= 1"

  - name: C_MEM1_TYPE
    values: [0, 1, 2, 3, 4, 5]
    enable: "C_NUM_BANKS_MEM >= 2"

  - name: C_MEM2_TYPE
    values: [0, 1, 2, 3, 4, 5]
    enable: "C_NUM_BANKS_MEM >= 3"

  - name: C_MEM3_TYPE
    values: [0, 1, 2, 3, 4, 5]
    enable: "C_NUM_BANKS_MEM >= 4"

  - name: C_MEM4_TYPE
    values: [0, 1, 2, 3, 4, 5]
    enable: "C_NUM_BANKS_MEM >= 5"


  ports:
  - name: EMC_INTF
    protocol: "xilinx.com:interface:emc_rtl:1.0"
    direction: Master
    connections:
    - emc_0/EMC_INTF
  - name: clk
    protocol: clk
    direction: I
    width: 1
    connections:
    - emc_0/s_axi_aclk
  - name: rdclk
    protocol: clk
    direction: I
    width: 1
    connections:
    - emc_0/rdclk
  - name: rst
    protocol: reset
    direction: I
    width: 1
    connections:
    - emc_0/s_axi_aresetn
  - name: AXI
    protocol: "xilinx.com:interface:aximm_rtl:1.0"
    direction: Slave
    connections:
    - emc_0/S_AXI_MEM
    addr_seg_name: "emc_0/S_AXI_MEM/Reg"

