ISim log file
Running: C:\Users\eckelsjd\Documents\RHIT\sophomore\winter\CSSE232\3B-dripchar-eckelsjd-morganbm-tuey\Implementation\control_unit\control_unit_tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/eckelsjd/Documents/RHIT/sophomore/winter/CSSE232/3B-dripchar-eckelsjd-morganbm-tuey/Implementation/control_unit/control_unit_tb_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
----------------------------------------------------------------------
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@ise.csse.rose-hulman.edu'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 200 ns
Simulator is doing circuit initialization process.
Not implementated state
Finished circuit initialization process.
PASS state  5
PASS state  0
PASS state  1
PASS state  6
PASS state  0
PASS state  1
PASS state  2
PASS state  3
PASS state  0
PASS state 13
Delaying for bop: state 14
PASS state  0
PASS state 15
PASS state 16
PASS state  0
PASS state  1
PASS state  7
PASS state  0
PASS state  1
PASS state  8
PASS state  0
PASS state  1
PASS state  9
PASS state 10
PASS state  0
PASS state 17
PASS state 22
PASS state  0
Empty opcode 9
PASS state  0
PASS state 17
PASS state 20
PASS state 21
PASS state  0
PASS state 11
PASS state 12
PASS state  0
PASS state 17
PASS state 18, add
PASS state 19
PASS state  0
PASS state 17
PASS state 18, sub
PASS state 19
PASS state  0
PASS state 17
PASS state 18, and
PASS state 19
PASS state  0
PASS state 17
PASS state 18, orr
PASS state 19
PASS state  0
PASS state 17
PASS state 18, orr
PASS state 19
PASS state  0
PASS state 17
PASS state 18, orr
PASS state 19
PASS state  0
PASS state 17
PASS state 18, orr
PASS state 19
PASS state  0
PASS state 17
PASS state 18, orr
PASS state 19
PASS state  0
PASS state 17
PASS state 18, orr
PASS state 19
PASS state  0
PASS state 17
PASS state 18, orr
PASS state 19
PASS state  0
PASS state 17
PASS state 18, orr
PASS state 19
PASS state  0
PASS state 17
PASS state 18, orr
PASS state 19
PASS state  0
PASS state 17
PASS state 18, orr
PASS state 19
PASS state  0
PASS state 17
PASS state 18, orr
PASS state 19
PASS state  0
PASS state 17
PASS state 18, orr
PASS state 19
PASS state  0
PASS state 17
PASS state 18, orr
PASS state 19
PASS state  0
PASS state 17
