# Generated by Yosys 0.9+431 (git sha1 428455c1, gcc 13.3.0-6ubuntu2~24.04 -fPIC -Os)
autoidx 71
attribute \keep 1
attribute \top 1
attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:4"
module \main
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:22"
  wire width 8 $0\s1[7:0]
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:22"
  wire width 8 $0\s2[7:0]
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:22"
  wire width 8 $0\s3[7:0]
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:23"
  wire $eq$/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:23$18_Y
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:30"
  wire width 8 $techmap\im.$0\p1_a[7:0]
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:30"
  wire width 8 $techmap\im.$0\p1_b[7:0]
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:30"
  wire width 8 $techmap\im.$0\p1_c[7:0]
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:30"
  wire $techmap\im.$0\p1_ctl_1[0:0]
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:30"
  wire $techmap\im.$0\p1_ctl_2[0:0]
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:30"
  wire width 8 $techmap\im.$0\p2_c[7:0]
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:30"
  wire $techmap\im.$0\p2_ctl_2[0:0]
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:30"
  wire width 8 $techmap\im.$0\p2_m[7:0]
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:30"
  wire width 8 $techmap\im.$0\p3_n[7:0]
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:48"
  wire width 8 $techmap\im.$add$/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:48$10_Y
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:50"
  wire width 8 $techmap\im.$add$/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:50$13_Y
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:31"
  wire $techmap\im.$eq$/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:31$8_Y
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:48"
  wire $techmap\im.$logic_not$/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:48$9_Y
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:48"
  wire width 8 $techmap\im.$sub$/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:48$11_Y
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:50"
  wire width 8 $techmap\im.$sub$/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:50$14_Y
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:48"
  wire width 8 $techmap\im.$ternary$/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:48$12_Y
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:50"
  wire width 8 $techmap\im.$ternary$/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:50$15_Y
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:19|/workspaces/avr_modification/tests/crafted/eq_sdp_v3/spec.v:8"
  wire width 8 $techmap\sp.$add$/workspaces/avr_modification/tests/crafted/eq_sdp_v3/spec.v:8$1_Y
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:19|/workspaces/avr_modification/tests/crafted/eq_sdp_v3/spec.v:9"
  wire width 8 $techmap\sp.$add$/workspaces/avr_modification/tests/crafted/eq_sdp_v3/spec.v:9$4_Y
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:19|/workspaces/avr_modification/tests/crafted/eq_sdp_v3/spec.v:8"
  wire width 8 $techmap\sp.$sub$/workspaces/avr_modification/tests/crafted/eq_sdp_v3/spec.v:8$2_Y
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:19|/workspaces/avr_modification/tests/crafted/eq_sdp_v3/spec.v:9"
  wire width 8 $techmap\sp.$sub$/workspaces/avr_modification/tests/crafted/eq_sdp_v3/spec.v:9$5_Y
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:9"
  wire width 8 input 5 \a
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:9"
  wire width 8 input 6 \b
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:9"
  wire width 8 input 7 \c
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:6"
  wire input 1 \clk
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:8"
  wire input 3 \ctl_1
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:8"
  wire input 4 \ctl_2
  attribute \init 8'00000000
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:9"
  wire width 8 \im.p1_a
  attribute \init 8'00000000
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:9"
  wire width 8 \im.p1_b
  attribute \init 8'00000000
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:9"
  wire width 8 \im.p1_c
  attribute \init 1'0
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:8"
  wire \im.p1_ctl_1
  attribute \init 1'0
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:8"
  wire \im.p1_ctl_2
  attribute \init 8'00000000
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:12"
  wire width 8 \im.p2_c
  attribute \init 1'0
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:11"
  wire \im.p2_ctl_2
  attribute \init 8'00000000
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:12"
  wire width 8 \im.p2_m
  attribute \init 8'00000000
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:14"
  wire width 8 \im.p3_n
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:4"
  wire input 8 \im.reset
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:35"
  wire \prop
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:36"
  wire output 2 \prop_neg
  attribute \init 8'00000000
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:11"
  wire width 8 \s1
  attribute \init 8'00000000
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:11"
  wire width 8 \s2
  attribute \init 8'00000000
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:11"
  wire width 8 \s3
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:10"
  wire width 8 \s_out
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:19|/workspaces/avr_modification/tests/crafted/eq_sdp_v3/spec.v:8"
  wire width 8 \sp.m
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:37"
  cell $assert $assert$/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:37$21
    connect \A \prop
    connect \EN 1'1
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:23"
  cell $eq $eq$/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:23$18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \im.reset
    connect \B 1'1
    connect \Y $eq$/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:23$18_Y
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:35"
  cell $eq $eq$/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:35$19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \s3
    connect \B \im.p3_n
    connect \Y \prop
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:36"
  cell $logic_not $logic_not$/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:36$20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \prop
    connect \Y \prop_neg
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:22"
  cell $dff $procdff$59
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D $0\s1[7:0]
    connect \Q \s1
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:22"
  cell $dff $procdff$60
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D $0\s2[7:0]
    connect \Q \s2
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:22"
  cell $dff $procdff$61
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D $0\s3[7:0]
    connect \Q \s3
  end
  attribute \full_case 1
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:23"
  cell $mux $procmux$24
    parameter \WIDTH 8
    connect \A \s2
    connect \B 8'00000000
    connect \S $eq$/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:23$18_Y
    connect \Y $0\s3[7:0]
  end
  attribute \full_case 1
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:23"
  cell $mux $procmux$27
    parameter \WIDTH 8
    connect \A \s1
    connect \B 8'00000000
    connect \S $eq$/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:23$18_Y
    connect \Y $0\s2[7:0]
  end
  attribute \full_case 1
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:23"
  cell $mux $procmux$30
    parameter \WIDTH 8
    connect \A \s_out
    connect \B 8'00000000
    connect \S $eq$/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:23$18_Y
    connect \Y $0\s1[7:0]
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:48"
  cell $add $techmap\im.$add$/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:48$10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A \im.p1_a
    connect \B \im.p1_b
    connect \Y $techmap\im.$add$/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:48$10_Y
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:50"
  cell $add $techmap\im.$add$/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:50$13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A \im.p2_m
    connect \B \im.p2_c
    connect \Y $techmap\im.$add$/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:50$13_Y
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:31"
  cell $eq $techmap\im.$eq$/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:31$8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \im.reset
    connect \B 1'1
    connect \Y $techmap\im.$eq$/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:31$8_Y
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:48"
  cell $logic_not $techmap\im.$logic_not$/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:48$9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \im.p1_ctl_1
    connect \Y $techmap\im.$logic_not$/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:48$9_Y
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:30"
  cell $dff $techmap\im.$procdff$62
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $techmap\im.$0\p1_ctl_1[0:0]
    connect \Q \im.p1_ctl_1
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:30"
  cell $dff $techmap\im.$procdff$63
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $techmap\im.$0\p1_ctl_2[0:0]
    connect \Q \im.p1_ctl_2
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:30"
  cell $dff $techmap\im.$procdff$64
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D $techmap\im.$0\p1_a[7:0]
    connect \Q \im.p1_a
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:30"
  cell $dff $techmap\im.$procdff$65
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D $techmap\im.$0\p1_b[7:0]
    connect \Q \im.p1_b
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:30"
  cell $dff $techmap\im.$procdff$66
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D $techmap\im.$0\p1_c[7:0]
    connect \Q \im.p1_c
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:30"
  cell $dff $techmap\im.$procdff$67
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $techmap\im.$0\p2_ctl_2[0:0]
    connect \Q \im.p2_ctl_2
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:30"
  cell $dff $techmap\im.$procdff$68
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D $techmap\im.$0\p2_m[7:0]
    connect \Q \im.p2_m
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:30"
  cell $dff $techmap\im.$procdff$69
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D $techmap\im.$0\p2_c[7:0]
    connect \Q \im.p2_c
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:30"
  cell $dff $techmap\im.$procdff$70
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D $techmap\im.$0\p3_n[7:0]
    connect \Q \im.p3_n
  end
  attribute \full_case 1
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:31"
  cell $mux $techmap\im.$procmux$33
    parameter \WIDTH 8
    connect \A $techmap\im.$ternary$/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:50$15_Y
    connect \B 8'00000000
    connect \S $techmap\im.$eq$/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:31$8_Y
    connect \Y $techmap\im.$0\p3_n[7:0]
  end
  attribute \full_case 1
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:31"
  cell $mux $techmap\im.$procmux$36
    parameter \WIDTH 8
    connect \A \im.p1_c
    connect \B 8'00000000
    connect \S $techmap\im.$eq$/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:31$8_Y
    connect \Y $techmap\im.$0\p2_c[7:0]
  end
  attribute \full_case 1
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:31"
  cell $mux $techmap\im.$procmux$39
    parameter \WIDTH 8
    connect \A $techmap\im.$ternary$/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:48$12_Y
    connect \B 8'00000000
    connect \S $techmap\im.$eq$/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:31$8_Y
    connect \Y $techmap\im.$0\p2_m[7:0]
  end
  attribute \full_case 1
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:31"
  cell $mux $techmap\im.$procmux$42
    parameter \WIDTH 1
    connect \A \im.p1_ctl_2
    connect \B 1'0
    connect \S $techmap\im.$eq$/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:31$8_Y
    connect \Y $techmap\im.$0\p2_ctl_2[0:0]
  end
  attribute \full_case 1
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:31"
  cell $mux $techmap\im.$procmux$45
    parameter \WIDTH 8
    connect \A \c
    connect \B 8'00000000
    connect \S $techmap\im.$eq$/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:31$8_Y
    connect \Y $techmap\im.$0\p1_c[7:0]
  end
  attribute \full_case 1
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:31"
  cell $mux $techmap\im.$procmux$48
    parameter \WIDTH 8
    connect \A \b
    connect \B 8'00000000
    connect \S $techmap\im.$eq$/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:31$8_Y
    connect \Y $techmap\im.$0\p1_b[7:0]
  end
  attribute \full_case 1
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:31"
  cell $mux $techmap\im.$procmux$51
    parameter \WIDTH 8
    connect \A \a
    connect \B 8'00000000
    connect \S $techmap\im.$eq$/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:31$8_Y
    connect \Y $techmap\im.$0\p1_a[7:0]
  end
  attribute \full_case 1
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:31"
  cell $mux $techmap\im.$procmux$54
    parameter \WIDTH 1
    connect \A \ctl_2
    connect \B 1'0
    connect \S $techmap\im.$eq$/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:31$8_Y
    connect \Y $techmap\im.$0\p1_ctl_2[0:0]
  end
  attribute \full_case 1
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:31"
  cell $mux $techmap\im.$procmux$57
    parameter \WIDTH 1
    connect \A \ctl_1
    connect \B 1'0
    connect \S $techmap\im.$eq$/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:31$8_Y
    connect \Y $techmap\im.$0\p1_ctl_1[0:0]
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:48"
  cell $sub $techmap\im.$sub$/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:48$11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A \im.p1_a
    connect \B \im.p1_b
    connect \Y $techmap\im.$sub$/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:48$11_Y
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:50"
  cell $sub $techmap\im.$sub$/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:50$14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A \im.p2_m
    connect \B \im.p2_c
    connect \Y $techmap\im.$sub$/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:50$14_Y
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:48"
  cell $mux $techmap\im.$ternary$/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:48$12
    parameter \WIDTH 8
    connect \A $techmap\im.$sub$/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:48$11_Y
    connect \B $techmap\im.$add$/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:48$10_Y
    connect \S $techmap\im.$logic_not$/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:48$9_Y
    connect \Y $techmap\im.$ternary$/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:48$12_Y
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:20|/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:50"
  cell $mux $techmap\im.$ternary$/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:50$15
    parameter \WIDTH 8
    connect \A $techmap\im.$sub$/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:50$14_Y
    connect \B $techmap\im.$add$/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:50$13_Y
    connect \S \im.p2_ctl_2
    connect \Y $techmap\im.$ternary$/workspaces/avr_modification/tests/crafted/eq_sdp_v3/impl.v:50$15_Y
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:19|/workspaces/avr_modification/tests/crafted/eq_sdp_v3/spec.v:8"
  cell $add $techmap\sp.$add$/workspaces/avr_modification/tests/crafted/eq_sdp_v3/spec.v:8$1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A \a
    connect \B \b
    connect \Y $techmap\sp.$add$/workspaces/avr_modification/tests/crafted/eq_sdp_v3/spec.v:8$1_Y
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:19|/workspaces/avr_modification/tests/crafted/eq_sdp_v3/spec.v:9"
  cell $add $techmap\sp.$add$/workspaces/avr_modification/tests/crafted/eq_sdp_v3/spec.v:9$4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A \sp.m
    connect \B \c
    connect \Y $techmap\sp.$add$/workspaces/avr_modification/tests/crafted/eq_sdp_v3/spec.v:9$4_Y
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:19|/workspaces/avr_modification/tests/crafted/eq_sdp_v3/spec.v:8"
  cell $sub $techmap\sp.$sub$/workspaces/avr_modification/tests/crafted/eq_sdp_v3/spec.v:8$2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A \a
    connect \B \b
    connect \Y $techmap\sp.$sub$/workspaces/avr_modification/tests/crafted/eq_sdp_v3/spec.v:8$2_Y
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:19|/workspaces/avr_modification/tests/crafted/eq_sdp_v3/spec.v:9"
  cell $sub $techmap\sp.$sub$/workspaces/avr_modification/tests/crafted/eq_sdp_v3/spec.v:9$5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A \sp.m
    connect \B \c
    connect \Y $techmap\sp.$sub$/workspaces/avr_modification/tests/crafted/eq_sdp_v3/spec.v:9$5_Y
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:19|/workspaces/avr_modification/tests/crafted/eq_sdp_v3/spec.v:8"
  cell $mux $techmap\sp.$ternary$/workspaces/avr_modification/tests/crafted/eq_sdp_v3/spec.v:8$3
    parameter \WIDTH 8
    connect \A $techmap\sp.$sub$/workspaces/avr_modification/tests/crafted/eq_sdp_v3/spec.v:8$2_Y
    connect \B $techmap\sp.$add$/workspaces/avr_modification/tests/crafted/eq_sdp_v3/spec.v:8$1_Y
    connect \S \ctl_1
    connect \Y \sp.m
  end
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v3_eq_sdp_v3/eq_sdp_v3.v:19|/workspaces/avr_modification/tests/crafted/eq_sdp_v3/spec.v:9"
  cell $mux $techmap\sp.$ternary$/workspaces/avr_modification/tests/crafted/eq_sdp_v3/spec.v:9$6
    parameter \WIDTH 8
    connect \A $techmap\sp.$sub$/workspaces/avr_modification/tests/crafted/eq_sdp_v3/spec.v:9$5_Y
    connect \B $techmap\sp.$add$/workspaces/avr_modification/tests/crafted/eq_sdp_v3/spec.v:9$4_Y
    connect \S \ctl_2
    connect \Y \s_out
  end
end
