v 20110115 2
H 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1 3
M 600,300
l 0,2800 1500,0 0,-2800
z
T 2100 3120 8 10 1 1 0 6 1
refdes=U?
T 600 3100 5 10 0 0 0 0 1
device=dcm_clkgen
T 1350 1700 9 10 1 0 0 4 1
dcm_clkgen
T 2700 0 5 10 0 0 0 0 1
architecture=dcm_clkgen_v
T 2700 300 5 10 0 0 0 0 1
workdir=work
T 2700 600 5 10 0 0 0 0 1
libraries=std ieee unisim
T 2700 900 5 10 0 0 0 0 1
uses=std.textio.all ieee.std_logic_1164.all ieee.numeric_std.all unisim.vpkg.all unisim.vcomponents.all
T 600 300 5 5 1 0 0 0 1
timingcheckson : boolean=?true
T 600 400 5 5 1 0 0 0 1
instancepath : string=?"*"
T 600 500 5 5 1 0 0 0 1
xon : boolean=?true
T 600 600 5 5 1 0 0 0 1
msgon : boolean=?false
T 600 700 5 5 1 0 0 0 1
clkfxdv_divide : integer=?2
T 600 800 5 5 1 0 0 0 1
clkfx_divide : integer=?1
T 600 900 5 5 1 0 0 0 1
clkfx_multiply : integer=?4
T 600 1000 5 5 1 0 0 0 1
clkfx_md_max : real=?0.0
T 600 1100 5 5 1 0 0 0 1
clkin_period : real=?10.0
T 600 1200 5 5 1 0 0 0 1
spread_spectrum : string=?"none"
T 600 1300 5 5 1 0 0 0 1
startup_wait : boolean=?false    
P 300 700 600 700 1 0 0
{
T 600 700 5 4 0 0 0 1 1
pinnumber=rst
T 600 770 5 4 0 0 0 1 1
port_mode=in
T 600 840 5 4 0 0 0 1 1
port_type=std_ulogic
T 550 745 5 4 1 1 0 6 1
pinlabel=rst
}
L 300 700 265 735 1 0 0 0 -1 -1
L 300 700 265 665 1 0 0 0 -1 -1
P 300 1100 600 1100 1 0 0
{
T 600 1100 5 4 0 0 0 1 1
pinnumber=progen
T 600 1170 5 4 0 0 0 1 1
port_mode=in
T 600 1240 5 4 0 0 0 1 1
port_type=std_ulogic
T 550 1145 5 4 1 1 0 6 1
pinlabel=progen
}
L 300 1100 265 1135 1 0 0 0 -1 -1
L 300 1100 265 1065 1 0 0 0 -1 -1
P 300 1500 600 1500 1 0 0
{
T 600 1500 5 4 0 0 0 1 1
pinnumber=progdata
T 600 1570 5 4 0 0 0 1 1
port_mode=in
T 600 1640 5 4 0 0 0 1 1
port_type=std_ulogic
T 550 1545 5 4 1 1 0 6 1
pinlabel=progdata
}
L 300 1500 265 1535 1 0 0 0 -1 -1
L 300 1500 265 1465 1 0 0 0 -1 -1
P 300 1900 600 1900 1 0 0
{
T 600 1900 5 4 0 0 0 1 1
pinnumber=freezedcm
T 600 1970 5 4 0 0 0 1 1
port_mode=in
T 600 2040 5 4 0 0 0 1 1
port_type=std_ulogic
T 550 1945 5 4 1 1 0 6 1
pinlabel=freezedcm
}
L 300 1900 265 1935 1 0 0 0 -1 -1
L 300 1900 265 1865 1 0 0 0 -1 -1
P 300 2300 600 2300 1 0 0
{
T 600 2300 5 4 0 0 0 1 1
pinnumber=progclk
T 600 2370 5 4 0 0 0 1 1
port_mode=in
T 600 2440 5 4 0 0 0 1 1
port_type=std_ulogic
T 550 2345 5 4 1 1 0 6 1
pinlabel=progclk
}
L 300 2300 265 2335 1 0 0 0 -1 -1
L 300 2300 265 2265 1 0 0 0 -1 -1
H 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1 3
M 650,2300
L 600,2350 600,2250
z
P 300 2700 600 2700 1 0 0
{
T 600 2700 5 4 0 0 0 1 1
pinnumber=clkin
T 600 2770 5 4 0 0 0 1 1
port_mode=in
T 600 2840 5 4 0 0 0 1 1
port_type=std_ulogic
T 550 2745 5 4 1 1 0 6 1
pinlabel=clkin
}
L 300 2700 265 2735 1 0 0 0 -1 -1
L 300 2700 265 2665 1 0 0 0 -1 -1
H 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1 3
M 650,2700
L 600,2750 600,2650
z
P 2400 700 2100 700 1 0 0
{
T 2100 700 5 4 0 0 0 7 1
pinnumber=status
T 2100 770 5 4 0 0 0 7 1
port_mode=out
T 2100 840 5 4 0 0 0 7 1
port_type=std_logic_vector(2 downto 1)
T 2150 745 5 4 1 1 0 0 1
pinlabel=status
}
L 2400 700 2365 735 1 0 0 0 -1 -1
L 2400 700 2365 665 1 0 0 0 -1 -1
P 2400 1100 2100 1100 1 0 0
{
T 2100 1100 5 4 0 0 0 7 1
pinnumber=progdone
T 2100 1170 5 4 0 0 0 7 1
port_mode=out
T 2100 1240 5 4 0 0 0 7 1
port_type=std_ulogic
T 2150 1145 5 4 1 1 0 0 1
pinlabel=progdone
}
L 2400 1100 2365 1135 1 0 0 0 -1 -1
L 2400 1100 2365 1065 1 0 0 0 -1 -1
P 2400 1500 2100 1500 1 0 0
{
T 2100 1500 5 4 0 0 0 7 1
pinnumber=locked
T 2100 1570 5 4 0 0 0 7 1
port_mode=out
T 2100 1640 5 4 0 0 0 7 1
port_type=std_ulogic
T 2150 1545 5 4 1 1 0 0 1
pinlabel=locked
}
L 2400 1500 2365 1535 1 0 0 0 -1 -1
L 2400 1500 2365 1465 1 0 0 0 -1 -1
P 2400 1900 2100 1900 1 0 0
{
T 2100 1900 5 4 0 0 0 7 1
pinnumber=clkfxdv
T 2100 1970 5 4 0 0 0 7 1
port_mode=out
T 2100 2040 5 4 0 0 0 7 1
port_type=std_ulogic
T 2150 1945 5 4 1 1 0 0 1
pinlabel=clkfxdv
}
L 2400 1900 2365 1935 1 0 0 0 -1 -1
L 2400 1900 2365 1865 1 0 0 0 -1 -1
P 2400 2300 2100 2300 1 0 0
{
T 2100 2300 5 4 0 0 0 7 1
pinnumber=clkfx180
T 2100 2370 5 4 0 0 0 7 1
port_mode=out
T 2100 2440 5 4 0 0 0 7 1
port_type=std_ulogic
T 2150 2345 5 4 1 1 0 0 1
pinlabel=clkfx180
}
L 2400 2300 2365 2335 1 0 0 0 -1 -1
L 2400 2300 2365 2265 1 0 0 0 -1 -1
P 2400 2700 2100 2700 1 0 0
{
T 2100 2700 5 4 0 0 0 7 1
pinnumber=clkfx
T 2100 2770 5 4 0 0 0 7 1
port_mode=out
T 2100 2840 5 4 0 0 0 7 1
port_type=std_ulogic
T 2150 2745 5 4 1 1 0 0 1
pinlabel=clkfx
}
L 2400 2700 2365 2735 1 0 0 0 -1 -1
L 2400 2700 2365 2665 1 0 0 0 -1 -1
