{
  "module_name": "registers.h",
  "hash_id": "8e2c0c584d372f0f4fcce00fad35acb119fedd5eba0eeff7f55faa4ff7fe270b",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/mfd/mt6359/registers.h",
  "human_readable_source": " \n \n\n#ifndef __MFD_MT6359_REGISTERS_H__\n#define __MFD_MT6359_REGISTERS_H__\n\n \n#define MT6359_SWCID                         0xa\n#define MT6359_TOPSTATUS                     0x2a\n#define MT6359_TOP_RST_MISC                  0x14c\n#define MT6359_MISC_TOP_INT_CON0             0x188\n#define MT6359_MISC_TOP_INT_STATUS0          0x194\n#define MT6359_TOP_INT_STATUS0               0x19e\n#define MT6359_SCK_TOP_INT_CON0              0x528\n#define MT6359_SCK_TOP_INT_STATUS0           0x534\n#define MT6359_EOSC_CALI_CON0                0x53a\n#define MT6359_EOSC_CALI_CON1                0x53c\n#define MT6359_RTC_MIX_CON0                  0x53e\n#define MT6359_RTC_MIX_CON1                  0x540\n#define MT6359_RTC_MIX_CON2                  0x542\n#define MT6359_RTC_DSN_ID                    0x580\n#define MT6359_RTC_DSN_REV0                  0x582\n#define MT6359_RTC_DBI                       0x584\n#define MT6359_RTC_DXI                       0x586\n#define MT6359_RTC_BBPU                      0x588\n#define MT6359_RTC_IRQ_STA                   0x58a\n#define MT6359_RTC_IRQ_EN                    0x58c\n#define MT6359_RTC_CII_EN                    0x58e\n#define MT6359_RTC_AL_MASK                   0x590\n#define MT6359_RTC_TC_SEC                    0x592\n#define MT6359_RTC_TC_MIN                    0x594\n#define MT6359_RTC_TC_HOU                    0x596\n#define MT6359_RTC_TC_DOM                    0x598\n#define MT6359_RTC_TC_DOW                    0x59a\n#define MT6359_RTC_TC_MTH                    0x59c\n#define MT6359_RTC_TC_YEA                    0x59e\n#define MT6359_RTC_AL_SEC                    0x5a0\n#define MT6359_RTC_AL_MIN                    0x5a2\n#define MT6359_RTC_AL_HOU                    0x5a4\n#define MT6359_RTC_AL_DOM                    0x5a6\n#define MT6359_RTC_AL_DOW                    0x5a8\n#define MT6359_RTC_AL_MTH                    0x5aa\n#define MT6359_RTC_AL_YEA                    0x5ac\n#define MT6359_RTC_OSC32CON                  0x5ae\n#define MT6359_RTC_POWERKEY1                 0x5b0\n#define MT6359_RTC_POWERKEY2                 0x5b2\n#define MT6359_RTC_PDN1                      0x5b4\n#define MT6359_RTC_PDN2                      0x5b6\n#define MT6359_RTC_SPAR0                     0x5b8\n#define MT6359_RTC_SPAR1                     0x5ba\n#define MT6359_RTC_PROT                      0x5bc\n#define MT6359_RTC_DIFF                      0x5be\n#define MT6359_RTC_CALI                      0x5c0\n#define MT6359_RTC_WRTGR                     0x5c2\n#define MT6359_RTC_CON                       0x5c4\n#define MT6359_RTC_SEC_CTRL                  0x5c6\n#define MT6359_RTC_INT_CNT                   0x5c8\n#define MT6359_RTC_SEC_DAT0                  0x5ca\n#define MT6359_RTC_SEC_DAT1                  0x5cc\n#define MT6359_RTC_SEC_DAT2                  0x5ce\n#define MT6359_RTC_SEC_DSN_ID                0x600\n#define MT6359_RTC_SEC_DSN_REV0              0x602\n#define MT6359_RTC_SEC_DBI                   0x604\n#define MT6359_RTC_SEC_DXI                   0x606\n#define MT6359_RTC_TC_SEC_SEC                0x608\n#define MT6359_RTC_TC_MIN_SEC                0x60a\n#define MT6359_RTC_TC_HOU_SEC                0x60c\n#define MT6359_RTC_TC_DOM_SEC                0x60e\n#define MT6359_RTC_TC_DOW_SEC                0x610\n#define MT6359_RTC_TC_MTH_SEC                0x612\n#define MT6359_RTC_TC_YEA_SEC                0x614\n#define MT6359_RTC_SEC_CK_PDN                0x616\n#define MT6359_RTC_SEC_WRTGR                 0x618\n#define MT6359_PSC_TOP_INT_CON0              0x910\n#define MT6359_PSC_TOP_INT_STATUS0           0x91c\n#define MT6359_BM_TOP_INT_CON0               0xc32\n#define MT6359_BM_TOP_INT_CON1               0xc38\n#define MT6359_BM_TOP_INT_STATUS0            0xc4a\n#define MT6359_BM_TOP_INT_STATUS1            0xc4c\n#define MT6359_HK_TOP_INT_CON0               0xf92\n#define MT6359_HK_TOP_INT_STATUS0            0xf9e\n#define MT6359_BUCK_TOP_INT_CON0             0x1418\n#define MT6359_BUCK_TOP_INT_STATUS0          0x1424\n#define MT6359_BUCK_VPU_CON0                 0x1488\n#define MT6359_BUCK_VPU_DBG0                 0x14a6\n#define MT6359_BUCK_VPU_DBG1                 0x14a8\n#define MT6359_BUCK_VPU_ELR0                 0x14ac\n#define MT6359_BUCK_VCORE_CON0               0x1508\n#define MT6359_BUCK_VCORE_DBG0               0x1526\n#define MT6359_BUCK_VCORE_DBG1               0x1528\n#define MT6359_BUCK_VCORE_SSHUB_CON0         0x152a\n#define MT6359_BUCK_VCORE_ELR0               0x1534\n#define MT6359_BUCK_VGPU11_CON0              0x1588\n#define MT6359_BUCK_VGPU11_DBG0              0x15a6\n#define MT6359_BUCK_VGPU11_DBG1              0x15a8\n#define MT6359_BUCK_VGPU11_ELR0              0x15ac\n#define MT6359_BUCK_VMODEM_CON0              0x1688\n#define MT6359_BUCK_VMODEM_DBG0              0x16a6\n#define MT6359_BUCK_VMODEM_DBG1              0x16a8\n#define MT6359_BUCK_VMODEM_ELR0              0x16ae\n#define MT6359_BUCK_VPROC1_CON0              0x1708\n#define MT6359_BUCK_VPROC1_DBG0              0x1726\n#define MT6359_BUCK_VPROC1_DBG1              0x1728\n#define MT6359_BUCK_VPROC1_ELR0              0x172e\n#define MT6359_BUCK_VPROC2_CON0              0x1788\n#define MT6359_BUCK_VPROC2_DBG0              0x17a6\n#define MT6359_BUCK_VPROC2_DBG1              0x17a8\n#define MT6359_BUCK_VPROC2_ELR0              0x17b2\n#define MT6359_BUCK_VS1_CON0                 0x1808\n#define MT6359_BUCK_VS1_DBG0                 0x1826\n#define MT6359_BUCK_VS1_DBG1                 0x1828\n#define MT6359_BUCK_VS1_ELR0                 0x1834\n#define MT6359_BUCK_VS2_CON0                 0x1888\n#define MT6359_BUCK_VS2_DBG0                 0x18a6\n#define MT6359_BUCK_VS2_DBG1                 0x18a8\n#define MT6359_BUCK_VS2_ELR0                 0x18b4\n#define MT6359_BUCK_VPA_CON0                 0x1908\n#define MT6359_BUCK_VPA_CON1                 0x190e\n#define MT6359_BUCK_VPA_CFG0                 0x1910\n#define MT6359_BUCK_VPA_CFG1                 0x1912\n#define MT6359_BUCK_VPA_DBG0                 0x1914\n#define MT6359_BUCK_VPA_DBG1                 0x1916\n#define MT6359_VGPUVCORE_ANA_CON2            0x198e\n#define MT6359_VGPUVCORE_ANA_CON13           0x19a4\n#define MT6359_VPROC1_ANA_CON3               0x19b2\n#define MT6359_VPROC2_ANA_CON3               0x1a0e\n#define MT6359_VMODEM_ANA_CON3               0x1a1a\n#define MT6359_VPU_ANA_CON3                  0x1a26\n#define MT6359_VS1_ANA_CON0                  0x1a2c\n#define MT6359_VS2_ANA_CON0                  0x1a34\n#define MT6359_VPA_ANA_CON0                  0x1a3c\n#define MT6359_LDO_TOP_INT_CON0              0x1b14\n#define MT6359_LDO_TOP_INT_CON1              0x1b1a\n#define MT6359_LDO_TOP_INT_STATUS0           0x1b28\n#define MT6359_LDO_TOP_INT_STATUS1           0x1b2a\n#define MT6359_LDO_VSRAM_PROC1_ELR           0x1b40\n#define MT6359_LDO_VSRAM_PROC2_ELR           0x1b42\n#define MT6359_LDO_VSRAM_OTHERS_ELR          0x1b44\n#define MT6359_LDO_VSRAM_MD_ELR              0x1b46\n#define MT6359_LDO_VFE28_CON0                0x1b88\n#define MT6359_LDO_VFE28_MON                 0x1b8a\n#define MT6359_LDO_VXO22_CON0                0x1b98\n#define MT6359_LDO_VXO22_MON                 0x1b9a\n#define MT6359_LDO_VRF18_CON0                0x1ba8\n#define MT6359_LDO_VRF18_MON                 0x1baa\n#define MT6359_LDO_VRF12_CON0                0x1bb8\n#define MT6359_LDO_VRF12_MON                 0x1bba\n#define MT6359_LDO_VEFUSE_CON0               0x1bc8\n#define MT6359_LDO_VEFUSE_MON                0x1bca\n#define MT6359_LDO_VCN33_1_CON0              0x1bd8\n#define MT6359_LDO_VCN33_1_MON               0x1bda\n#define MT6359_LDO_VCN33_1_MULTI_SW          0x1be8\n#define MT6359_LDO_VCN33_2_CON0              0x1c08\n#define MT6359_LDO_VCN33_2_MON               0x1c0a\n#define MT6359_LDO_VCN33_2_MULTI_SW          0x1c18\n#define MT6359_LDO_VCN13_CON0                0x1c1a\n#define MT6359_LDO_VCN13_MON                 0x1c1c\n#define MT6359_LDO_VCN18_CON0                0x1c2a\n#define MT6359_LDO_VCN18_MON                 0x1c2c\n#define MT6359_LDO_VA09_CON0                 0x1c3a\n#define MT6359_LDO_VA09_MON                  0x1c3c\n#define MT6359_LDO_VCAMIO_CON0               0x1c4a\n#define MT6359_LDO_VCAMIO_MON                0x1c4c\n#define MT6359_LDO_VA12_CON0                 0x1c5a\n#define MT6359_LDO_VA12_MON                  0x1c5c\n#define MT6359_LDO_VAUX18_CON0               0x1c88\n#define MT6359_LDO_VAUX18_MON                0x1c8a\n#define MT6359_LDO_VAUD18_CON0               0x1c98\n#define MT6359_LDO_VAUD18_MON                0x1c9a\n#define MT6359_LDO_VIO18_CON0                0x1ca8\n#define MT6359_LDO_VIO18_MON                 0x1caa\n#define MT6359_LDO_VEMC_CON0                 0x1cb8\n#define MT6359_LDO_VEMC_MON                  0x1cba\n#define MT6359_LDO_VSIM1_CON0                0x1cc8\n#define MT6359_LDO_VSIM1_MON                 0x1cca\n#define MT6359_LDO_VSIM2_CON0                0x1cd8\n#define MT6359_LDO_VSIM2_MON                 0x1cda\n#define MT6359_LDO_VUSB_CON0                 0x1d08\n#define MT6359_LDO_VUSB_MON                  0x1d0a\n#define MT6359_LDO_VUSB_MULTI_SW             0x1d18\n#define MT6359_LDO_VRFCK_CON0                0x1d1a\n#define MT6359_LDO_VRFCK_MON                 0x1d1c\n#define MT6359_LDO_VBBCK_CON0                0x1d2a\n#define MT6359_LDO_VBBCK_MON                 0x1d2c\n#define MT6359_LDO_VBIF28_CON0               0x1d3a\n#define MT6359_LDO_VBIF28_MON                0x1d3c\n#define MT6359_LDO_VIBR_CON0                 0x1d4a\n#define MT6359_LDO_VIBR_MON                  0x1d4c\n#define MT6359_LDO_VIO28_CON0                0x1d5a\n#define MT6359_LDO_VIO28_MON                 0x1d5c\n#define MT6359_LDO_VM18_CON0                 0x1d88\n#define MT6359_LDO_VM18_MON                  0x1d8a\n#define MT6359_LDO_VUFS_CON0                 0x1d98\n#define MT6359_LDO_VUFS_MON                  0x1d9a\n#define MT6359_LDO_VSRAM_PROC1_CON0          0x1e88\n#define MT6359_LDO_VSRAM_PROC1_MON           0x1e8a\n#define MT6359_LDO_VSRAM_PROC1_VOSEL1        0x1e8e\n#define MT6359_LDO_VSRAM_PROC2_CON0          0x1ea6\n#define MT6359_LDO_VSRAM_PROC2_MON           0x1ea8\n#define MT6359_LDO_VSRAM_PROC2_VOSEL1        0x1eac\n#define MT6359_LDO_VSRAM_OTHERS_CON0         0x1f08\n#define MT6359_LDO_VSRAM_OTHERS_MON          0x1f0a\n#define MT6359_LDO_VSRAM_OTHERS_VOSEL1       0x1f0e\n#define MT6359_LDO_VSRAM_OTHERS_SSHUB        0x1f26\n#define MT6359_LDO_VSRAM_MD_CON0             0x1f2c\n#define MT6359_LDO_VSRAM_MD_MON              0x1f2e\n#define MT6359_LDO_VSRAM_MD_VOSEL1           0x1f32\n#define MT6359_VFE28_ANA_CON0                0x1f88\n#define MT6359_VAUX18_ANA_CON0               0x1f8c\n#define MT6359_VUSB_ANA_CON0                 0x1f90\n#define MT6359_VBIF28_ANA_CON0               0x1f94\n#define MT6359_VCN33_1_ANA_CON0              0x1f98\n#define MT6359_VCN33_2_ANA_CON0              0x1f9c\n#define MT6359_VEMC_ANA_CON0                 0x1fa0\n#define MT6359_VSIM1_ANA_CON0                0x1fa4\n#define MT6359_VSIM2_ANA_CON0                0x1fa8\n#define MT6359_VIO28_ANA_CON0                0x1fac\n#define MT6359_VIBR_ANA_CON0                 0x1fb0\n#define MT6359_VRF18_ANA_CON0                0x2008\n#define MT6359_VEFUSE_ANA_CON0               0x200c\n#define MT6359_VCN18_ANA_CON0                0x2010\n#define MT6359_VCAMIO_ANA_CON0               0x2014\n#define MT6359_VAUD18_ANA_CON0               0x2018\n#define MT6359_VIO18_ANA_CON0                0x201c\n#define MT6359_VM18_ANA_CON0                 0x2020\n#define MT6359_VUFS_ANA_CON0                 0x2024\n#define MT6359_VRF12_ANA_CON0                0x202a\n#define MT6359_VCN13_ANA_CON0                0x202e\n#define MT6359_VA09_ANA_CON0                 0x2032\n#define MT6359_VA12_ANA_CON0                 0x2036\n#define MT6359_VXO22_ANA_CON0                0x2088\n#define MT6359_VRFCK_ANA_CON0                0x208c\n#define MT6359_VBBCK_ANA_CON0                0x2094\n#define MT6359_AUD_TOP_INT_CON0              0x2328\n#define MT6359_AUD_TOP_INT_STATUS0           0x2334\n\n#define MT6359_RG_BUCK_VPU_EN_ADDR             MT6359_BUCK_VPU_CON0\n#define MT6359_RG_BUCK_VPU_LP_ADDR             MT6359_BUCK_VPU_CON0\n#define MT6359_RG_BUCK_VPU_LP_SHIFT            1\n#define MT6359_DA_VPU_VOSEL_ADDR               MT6359_BUCK_VPU_DBG0\n#define MT6359_DA_VPU_VOSEL_MASK               0x7F\n#define MT6359_DA_VPU_VOSEL_SHIFT              0\n#define MT6359_DA_VPU_EN_ADDR                  MT6359_BUCK_VPU_DBG1\n#define MT6359_RG_BUCK_VPU_VOSEL_ADDR          MT6359_BUCK_VPU_ELR0\n#define MT6359_RG_BUCK_VPU_VOSEL_MASK          0x7F\n#define MT6359_RG_BUCK_VPU_VOSEL_SHIFT         0\n#define MT6359_RG_BUCK_VCORE_EN_ADDR           MT6359_BUCK_VCORE_CON0\n#define MT6359_RG_BUCK_VCORE_LP_ADDR           MT6359_BUCK_VCORE_CON0\n#define MT6359_RG_BUCK_VCORE_LP_SHIFT          1\n#define MT6359_DA_VCORE_VOSEL_ADDR             MT6359_BUCK_VCORE_DBG0\n#define MT6359_DA_VCORE_VOSEL_MASK             0x7F\n#define MT6359_DA_VCORE_VOSEL_SHIFT            0\n#define MT6359_DA_VCORE_EN_ADDR                MT6359_BUCK_VCORE_DBG1\n#define MT6359_RG_BUCK_VCORE_SSHUB_EN_ADDR     MT6359_BUCK_VCORE_SSHUB_CON0\n#define MT6359_RG_BUCK_VCORE_SSHUB_VOSEL_ADDR  MT6359_BUCK_VCORE_SSHUB_CON0\n#define MT6359_RG_BUCK_VCORE_SSHUB_VOSEL_MASK  0x7F\n#define MT6359_RG_BUCK_VCORE_SSHUB_VOSEL_SHIFT 4\n#define MT6359_RG_BUCK_VCORE_VOSEL_ADDR        MT6359_BUCK_VCORE_ELR0\n#define MT6359_RG_BUCK_VCORE_VOSEL_MASK        0x7F\n#define MT6359_RG_BUCK_VCORE_VOSEL_SHIFT       0\n#define MT6359_RG_BUCK_VGPU11_EN_ADDR          MT6359_BUCK_VGPU11_CON0\n#define MT6359_RG_BUCK_VGPU11_LP_ADDR          MT6359_BUCK_VGPU11_CON0\n#define MT6359_RG_BUCK_VGPU11_LP_SHIFT         1\n#define MT6359_DA_VGPU11_VOSEL_ADDR            MT6359_BUCK_VGPU11_DBG0\n#define MT6359_DA_VGPU11_VOSEL_MASK            0x7F\n#define MT6359_DA_VGPU11_VOSEL_SHIFT           0\n#define MT6359_DA_VGPU11_EN_ADDR               MT6359_BUCK_VGPU11_DBG1\n#define MT6359_RG_BUCK_VGPU11_VOSEL_ADDR       MT6359_BUCK_VGPU11_ELR0\n#define MT6359_RG_BUCK_VGPU11_VOSEL_MASK       0x7F\n#define MT6359_RG_BUCK_VGPU11_VOSEL_SHIFT      0\n#define MT6359_RG_BUCK_VMODEM_EN_ADDR          MT6359_BUCK_VMODEM_CON0\n#define MT6359_RG_BUCK_VMODEM_LP_ADDR          MT6359_BUCK_VMODEM_CON0\n#define MT6359_RG_BUCK_VMODEM_LP_SHIFT         1\n#define MT6359_DA_VMODEM_VOSEL_ADDR            MT6359_BUCK_VMODEM_DBG0\n#define MT6359_DA_VMODEM_VOSEL_MASK            0x7F\n#define MT6359_DA_VMODEM_VOSEL_SHIFT           0\n#define MT6359_DA_VMODEM_EN_ADDR               MT6359_BUCK_VMODEM_DBG1\n#define MT6359_RG_BUCK_VMODEM_VOSEL_ADDR       MT6359_BUCK_VMODEM_ELR0\n#define MT6359_RG_BUCK_VMODEM_VOSEL_MASK       0x7F\n#define MT6359_RG_BUCK_VMODEM_VOSEL_SHIFT      0\n#define MT6359_RG_BUCK_VPROC1_EN_ADDR          MT6359_BUCK_VPROC1_CON0\n#define MT6359_RG_BUCK_VPROC1_LP_ADDR          MT6359_BUCK_VPROC1_CON0\n#define MT6359_RG_BUCK_VPROC1_LP_SHIFT         1\n#define MT6359_DA_VPROC1_VOSEL_ADDR            MT6359_BUCK_VPROC1_DBG0\n#define MT6359_DA_VPROC1_VOSEL_MASK            0x7F\n#define MT6359_DA_VPROC1_VOSEL_SHIFT           0\n#define MT6359_DA_VPROC1_EN_ADDR               MT6359_BUCK_VPROC1_DBG1\n#define MT6359_RG_BUCK_VPROC1_VOSEL_ADDR       MT6359_BUCK_VPROC1_ELR0\n#define MT6359_RG_BUCK_VPROC1_VOSEL_MASK       0x7F\n#define MT6359_RG_BUCK_VPROC1_VOSEL_SHIFT      0\n#define MT6359_RG_BUCK_VPROC2_EN_ADDR          MT6359_BUCK_VPROC2_CON0\n#define MT6359_RG_BUCK_VPROC2_LP_ADDR          MT6359_BUCK_VPROC2_CON0\n#define MT6359_RG_BUCK_VPROC2_LP_SHIFT         1\n#define MT6359_DA_VPROC2_VOSEL_ADDR            MT6359_BUCK_VPROC2_DBG0\n#define MT6359_DA_VPROC2_VOSEL_MASK            0x7F\n#define MT6359_DA_VPROC2_VOSEL_SHIFT           0\n#define MT6359_DA_VPROC2_EN_ADDR               MT6359_BUCK_VPROC2_DBG1\n#define MT6359_RG_BUCK_VPROC2_VOSEL_ADDR       MT6359_BUCK_VPROC2_ELR0\n#define MT6359_RG_BUCK_VPROC2_VOSEL_MASK       0x7F\n#define MT6359_RG_BUCK_VPROC2_VOSEL_SHIFT      0\n#define MT6359_RG_BUCK_VS1_EN_ADDR             MT6359_BUCK_VS1_CON0\n#define MT6359_RG_BUCK_VS1_LP_ADDR             MT6359_BUCK_VS1_CON0\n#define MT6359_RG_BUCK_VS1_LP_SHIFT            1\n#define MT6359_DA_VS1_VOSEL_ADDR               MT6359_BUCK_VS1_DBG0\n#define MT6359_DA_VS1_VOSEL_MASK               0x7F\n#define MT6359_DA_VS1_VOSEL_SHIFT              0\n#define MT6359_DA_VS1_EN_ADDR                  MT6359_BUCK_VS1_DBG1\n#define MT6359_RG_BUCK_VS1_VOSEL_ADDR          MT6359_BUCK_VS1_ELR0\n#define MT6359_RG_BUCK_VS1_VOSEL_MASK          0x7F\n#define MT6359_RG_BUCK_VS1_VOSEL_SHIFT         0\n#define MT6359_RG_BUCK_VS2_EN_ADDR             MT6359_BUCK_VS2_CON0\n#define MT6359_RG_BUCK_VS2_LP_ADDR             MT6359_BUCK_VS2_CON0\n#define MT6359_RG_BUCK_VS2_LP_SHIFT            1\n#define MT6359_DA_VS2_VOSEL_ADDR               MT6359_BUCK_VS2_DBG0\n#define MT6359_DA_VS2_VOSEL_MASK               0x7F\n#define MT6359_DA_VS2_VOSEL_SHIFT              0\n#define MT6359_DA_VS2_EN_ADDR                  MT6359_BUCK_VS2_DBG1\n#define MT6359_RG_BUCK_VS2_VOSEL_ADDR          MT6359_BUCK_VS2_ELR0\n#define MT6359_RG_BUCK_VS2_VOSEL_MASK          0x7F\n#define MT6359_RG_BUCK_VS2_VOSEL_SHIFT         0\n#define MT6359_RG_BUCK_VPA_EN_ADDR             MT6359_BUCK_VPA_CON0\n#define MT6359_RG_BUCK_VPA_LP_ADDR             MT6359_BUCK_VPA_CON0\n#define MT6359_RG_BUCK_VPA_LP_SHIFT            1\n#define MT6359_RG_BUCK_VPA_VOSEL_ADDR          MT6359_BUCK_VPA_CON1\n#define MT6359_RG_BUCK_VPA_VOSEL_MASK          0x3F\n#define MT6359_RG_BUCK_VPA_VOSEL_SHIFT         0\n#define MT6359_DA_VPA_VOSEL_ADDR               MT6359_BUCK_VPA_DBG0\n#define MT6359_DA_VPA_VOSEL_MASK               0x3F\n#define MT6359_DA_VPA_VOSEL_SHIFT              0\n#define MT6359_DA_VPA_EN_ADDR                  MT6359_BUCK_VPA_DBG1\n#define MT6359_RG_VGPU11_FCCM_ADDR             MT6359_VGPUVCORE_ANA_CON2\n#define MT6359_RG_VGPU11_FCCM_SHIFT            9\n#define MT6359_RG_VCORE_FCCM_ADDR              MT6359_VGPUVCORE_ANA_CON13\n#define MT6359_RG_VCORE_FCCM_SHIFT             5\n#define MT6359_RG_VPROC1_FCCM_ADDR             MT6359_VPROC1_ANA_CON3\n#define MT6359_RG_VPROC1_FCCM_SHIFT            1\n#define MT6359_RG_VPROC2_FCCM_ADDR             MT6359_VPROC2_ANA_CON3\n#define MT6359_RG_VPROC2_FCCM_SHIFT            1\n#define MT6359_RG_VMODEM_FCCM_ADDR             MT6359_VMODEM_ANA_CON3\n#define MT6359_RG_VMODEM_FCCM_SHIFT            1\n#define MT6359_RG_VPU_FCCM_ADDR                MT6359_VPU_ANA_CON3\n#define MT6359_RG_VPU_FCCM_SHIFT               1\n#define MT6359_RG_VS1_FPWM_ADDR                MT6359_VS1_ANA_CON0\n#define MT6359_RG_VS1_FPWM_SHIFT               3\n#define MT6359_RG_VS2_FPWM_ADDR                MT6359_VS2_ANA_CON0\n#define MT6359_RG_VS2_FPWM_SHIFT               3\n#define MT6359_RG_VPA_MODESET_ADDR             MT6359_VPA_ANA_CON0\n#define MT6359_RG_VPA_MODESET_SHIFT            1\n#define MT6359_RG_LDO_VSRAM_PROC1_VOSEL_ADDR   MT6359_LDO_VSRAM_PROC1_ELR\n#define MT6359_RG_LDO_VSRAM_PROC1_VOSEL_MASK   0x7F\n#define MT6359_RG_LDO_VSRAM_PROC1_VOSEL_SHIFT  0\n#define MT6359_RG_LDO_VSRAM_PROC2_VOSEL_ADDR   MT6359_LDO_VSRAM_PROC2_ELR\n#define MT6359_RG_LDO_VSRAM_PROC2_VOSEL_MASK   0x7F\n#define MT6359_RG_LDO_VSRAM_PROC2_VOSEL_SHIFT  0\n#define MT6359_RG_LDO_VSRAM_OTHERS_VOSEL_ADDR  MT6359_LDO_VSRAM_OTHERS_ELR\n#define MT6359_RG_LDO_VSRAM_OTHERS_VOSEL_MASK  0x7F\n#define MT6359_RG_LDO_VSRAM_OTHERS_VOSEL_SHIFT 0\n#define MT6359_RG_LDO_VSRAM_MD_VOSEL_ADDR      MT6359_LDO_VSRAM_MD_ELR\n#define MT6359_RG_LDO_VSRAM_MD_VOSEL_MASK      0x7F\n#define MT6359_RG_LDO_VSRAM_MD_VOSEL_SHIFT     0\n#define MT6359_RG_LDO_VFE28_EN_ADDR            MT6359_LDO_VFE28_CON0\n#define MT6359_DA_VFE28_B_EN_ADDR              MT6359_LDO_VFE28_MON\n#define MT6359_RG_LDO_VXO22_EN_ADDR            MT6359_LDO_VXO22_CON0\n#define MT6359_RG_LDO_VXO22_EN_SHIFT           0\n#define MT6359_DA_VXO22_B_EN_ADDR              MT6359_LDO_VXO22_MON\n#define MT6359_RG_LDO_VRF18_EN_ADDR            MT6359_LDO_VRF18_CON0\n#define MT6359_RG_LDO_VRF18_EN_SHIFT           0\n#define MT6359_DA_VRF18_B_EN_ADDR              MT6359_LDO_VRF18_MON\n#define MT6359_RG_LDO_VRF12_EN_ADDR            MT6359_LDO_VRF12_CON0\n#define MT6359_RG_LDO_VRF12_EN_SHIFT           0\n#define MT6359_DA_VRF12_B_EN_ADDR              MT6359_LDO_VRF12_MON\n#define MT6359_RG_LDO_VEFUSE_EN_ADDR           MT6359_LDO_VEFUSE_CON0\n#define MT6359_RG_LDO_VEFUSE_EN_SHIFT          0\n#define MT6359_DA_VEFUSE_B_EN_ADDR             MT6359_LDO_VEFUSE_MON\n#define MT6359_RG_LDO_VCN33_1_EN_0_ADDR        MT6359_LDO_VCN33_1_CON0\n#define MT6359_RG_LDO_VCN33_1_EN_0_MASK        0x1\n#define MT6359_RG_LDO_VCN33_1_EN_0_SHIFT       0\n#define MT6359_DA_VCN33_1_B_EN_ADDR            MT6359_LDO_VCN33_1_MON\n#define MT6359_RG_LDO_VCN33_1_EN_1_ADDR        MT6359_LDO_VCN33_1_MULTI_SW\n#define MT6359_RG_LDO_VCN33_1_EN_1_SHIFT       15\n#define MT6359_RG_LDO_VCN33_2_EN_0_ADDR        MT6359_LDO_VCN33_2_CON0\n#define MT6359_RG_LDO_VCN33_2_EN_0_SHIFT       0\n#define MT6359_DA_VCN33_2_B_EN_ADDR            MT6359_LDO_VCN33_2_MON\n#define MT6359_RG_LDO_VCN33_2_EN_1_ADDR        MT6359_LDO_VCN33_2_MULTI_SW\n#define MT6359_RG_LDO_VCN33_2_EN_1_MASK        0x1\n#define MT6359_RG_LDO_VCN33_2_EN_1_SHIFT       15\n#define MT6359_RG_LDO_VCN13_EN_ADDR            MT6359_LDO_VCN13_CON0\n#define MT6359_RG_LDO_VCN13_EN_SHIFT           0\n#define MT6359_DA_VCN13_B_EN_ADDR              MT6359_LDO_VCN13_MON\n#define MT6359_RG_LDO_VCN18_EN_ADDR            MT6359_LDO_VCN18_CON0\n#define MT6359_DA_VCN18_B_EN_ADDR              MT6359_LDO_VCN18_MON\n#define MT6359_RG_LDO_VA09_EN_ADDR             MT6359_LDO_VA09_CON0\n#define MT6359_RG_LDO_VA09_EN_SHIFT            0\n#define MT6359_DA_VA09_B_EN_ADDR               MT6359_LDO_VA09_MON\n#define MT6359_RG_LDO_VCAMIO_EN_ADDR           MT6359_LDO_VCAMIO_CON0\n#define MT6359_RG_LDO_VCAMIO_EN_SHIFT          0\n#define MT6359_DA_VCAMIO_B_EN_ADDR             MT6359_LDO_VCAMIO_MON\n#define MT6359_RG_LDO_VA12_EN_ADDR             MT6359_LDO_VA12_CON0\n#define MT6359_RG_LDO_VA12_EN_SHIFT            0\n#define MT6359_DA_VA12_B_EN_ADDR               MT6359_LDO_VA12_MON\n#define MT6359_RG_LDO_VAUX18_EN_ADDR           MT6359_LDO_VAUX18_CON0\n#define MT6359_DA_VAUX18_B_EN_ADDR             MT6359_LDO_VAUX18_MON\n#define MT6359_RG_LDO_VAUD18_EN_ADDR           MT6359_LDO_VAUD18_CON0\n#define MT6359_DA_VAUD18_B_EN_ADDR             MT6359_LDO_VAUD18_MON\n#define MT6359_RG_LDO_VIO18_EN_ADDR            MT6359_LDO_VIO18_CON0\n#define MT6359_RG_LDO_VIO18_EN_SHIFT           0\n#define MT6359_DA_VIO18_B_EN_ADDR              MT6359_LDO_VIO18_MON\n#define MT6359_RG_LDO_VEMC_EN_ADDR             MT6359_LDO_VEMC_CON0\n#define MT6359_RG_LDO_VEMC_EN_SHIFT            0\n#define MT6359_DA_VEMC_B_EN_ADDR               MT6359_LDO_VEMC_MON\n#define MT6359_RG_LDO_VSIM1_EN_ADDR            MT6359_LDO_VSIM1_CON0\n#define MT6359_RG_LDO_VSIM1_EN_SHIFT           0\n#define MT6359_DA_VSIM1_B_EN_ADDR              MT6359_LDO_VSIM1_MON\n#define MT6359_RG_LDO_VSIM2_EN_ADDR            MT6359_LDO_VSIM2_CON0\n#define MT6359_RG_LDO_VSIM2_EN_SHIFT           0\n#define MT6359_DA_VSIM2_B_EN_ADDR              MT6359_LDO_VSIM2_MON\n#define MT6359_RG_LDO_VUSB_EN_0_ADDR           MT6359_LDO_VUSB_CON0\n#define MT6359_RG_LDO_VUSB_EN_0_MASK           0x1\n#define MT6359_RG_LDO_VUSB_EN_0_SHIFT          0\n#define MT6359_DA_VUSB_B_EN_ADDR               MT6359_LDO_VUSB_MON\n#define MT6359_RG_LDO_VUSB_EN_1_ADDR           MT6359_LDO_VUSB_MULTI_SW\n#define MT6359_RG_LDO_VUSB_EN_1_MASK           0x1\n#define MT6359_RG_LDO_VUSB_EN_1_SHIFT          15\n#define MT6359_RG_LDO_VRFCK_EN_ADDR            MT6359_LDO_VRFCK_CON0\n#define MT6359_RG_LDO_VRFCK_EN_SHIFT           0\n#define MT6359_DA_VRFCK_B_EN_ADDR              MT6359_LDO_VRFCK_MON\n#define MT6359_RG_LDO_VBBCK_EN_ADDR            MT6359_LDO_VBBCK_CON0\n#define MT6359_RG_LDO_VBBCK_EN_SHIFT           0\n#define MT6359_DA_VBBCK_B_EN_ADDR              MT6359_LDO_VBBCK_MON\n#define MT6359_RG_LDO_VBIF28_EN_ADDR           MT6359_LDO_VBIF28_CON0\n#define MT6359_DA_VBIF28_B_EN_ADDR             MT6359_LDO_VBIF28_MON\n#define MT6359_RG_LDO_VIBR_EN_ADDR             MT6359_LDO_VIBR_CON0\n#define MT6359_RG_LDO_VIBR_EN_SHIFT            0\n#define MT6359_DA_VIBR_B_EN_ADDR               MT6359_LDO_VIBR_MON\n#define MT6359_RG_LDO_VIO28_EN_ADDR            MT6359_LDO_VIO28_CON0\n#define MT6359_RG_LDO_VIO28_EN_SHIFT           0\n#define MT6359_DA_VIO28_B_EN_ADDR              MT6359_LDO_VIO28_MON\n#define MT6359_RG_LDO_VM18_EN_ADDR             MT6359_LDO_VM18_CON0\n#define MT6359_RG_LDO_VM18_EN_SHIFT            0\n#define MT6359_DA_VM18_B_EN_ADDR               MT6359_LDO_VM18_MON\n#define MT6359_RG_LDO_VUFS_EN_ADDR             MT6359_LDO_VUFS_CON0\n#define MT6359_RG_LDO_VUFS_EN_SHIFT               0\n#define MT6359_DA_VUFS_B_EN_ADDR               MT6359_LDO_VUFS_MON\n#define MT6359_RG_LDO_VSRAM_PROC1_EN_ADDR      MT6359_LDO_VSRAM_PROC1_CON0\n#define MT6359_DA_VSRAM_PROC1_B_EN_ADDR        MT6359_LDO_VSRAM_PROC1_MON\n#define MT6359_DA_VSRAM_PROC1_VOSEL_ADDR       MT6359_LDO_VSRAM_PROC1_VOSEL1\n#define MT6359_DA_VSRAM_PROC1_VOSEL_MASK       0x7F\n#define MT6359_DA_VSRAM_PROC1_VOSEL_SHIFT      8\n#define MT6359_RG_LDO_VSRAM_PROC2_EN_ADDR      MT6359_LDO_VSRAM_PROC2_CON0\n#define MT6359_DA_VSRAM_PROC2_B_EN_ADDR        MT6359_LDO_VSRAM_PROC2_MON\n#define MT6359_DA_VSRAM_PROC2_VOSEL_ADDR       MT6359_LDO_VSRAM_PROC2_VOSEL1\n#define MT6359_DA_VSRAM_PROC2_VOSEL_MASK       0x7F\n#define MT6359_DA_VSRAM_PROC2_VOSEL_SHIFT      8\n#define MT6359_RG_LDO_VSRAM_OTHERS_EN_ADDR     MT6359_LDO_VSRAM_OTHERS_CON0\n#define MT6359_DA_VSRAM_OTHERS_B_EN_ADDR       MT6359_LDO_VSRAM_OTHERS_MON\n#define MT6359_DA_VSRAM_OTHERS_VOSEL_ADDR      MT6359_LDO_VSRAM_OTHERS_VOSEL1\n#define MT6359_DA_VSRAM_OTHERS_VOSEL_MASK      0x7F\n#define MT6359_DA_VSRAM_OTHERS_VOSEL_SHIFT     8\n#define MT6359_RG_LDO_VSRAM_OTHERS_SSHUB_EN_ADDR     MT6359_LDO_VSRAM_OTHERS_SSHUB\n#define MT6359_RG_LDO_VSRAM_OTHERS_SSHUB_VOSEL_ADDR  MT6359_LDO_VSRAM_OTHERS_SSHUB\n#define MT6359_RG_LDO_VSRAM_OTHERS_SSHUB_VOSEL_MASK  0x7F\n#define MT6359_RG_LDO_VSRAM_OTHERS_SSHUB_VOSEL_SHIFT 1\n#define MT6359_RG_LDO_VSRAM_MD_EN_ADDR         MT6359_LDO_VSRAM_MD_CON0\n#define MT6359_DA_VSRAM_MD_B_EN_ADDR           MT6359_LDO_VSRAM_MD_MON\n#define MT6359_DA_VSRAM_MD_VOSEL_ADDR          MT6359_LDO_VSRAM_MD_VOSEL1\n#define MT6359_DA_VSRAM_MD_VOSEL_MASK          0x7F\n#define MT6359_DA_VSRAM_MD_VOSEL_SHIFT         8\n#define MT6359_RG_VCN33_1_VOSEL_ADDR           MT6359_VCN33_1_ANA_CON0\n#define MT6359_RG_VCN33_1_VOSEL_MASK           0xF\n#define MT6359_RG_VCN33_1_VOSEL_SHIFT          8\n#define MT6359_RG_VCN33_2_VOSEL_ADDR           MT6359_VCN33_2_ANA_CON0\n#define MT6359_RG_VCN33_2_VOSEL_MASK           0xF\n#define MT6359_RG_VCN33_2_VOSEL_SHIFT          8\n#define MT6359_RG_VEMC_VOSEL_ADDR              MT6359_VEMC_ANA_CON0\n#define MT6359_RG_VEMC_VOSEL_MASK              0xF\n#define MT6359_RG_VEMC_VOSEL_SHIFT             8\n#define MT6359_RG_VSIM1_VOSEL_ADDR             MT6359_VSIM1_ANA_CON0\n#define MT6359_RG_VSIM1_VOSEL_MASK             0xF\n#define MT6359_RG_VSIM1_VOSEL_SHIFT            8\n#define MT6359_RG_VSIM2_VOSEL_ADDR             MT6359_VSIM2_ANA_CON0\n#define MT6359_RG_VSIM2_VOSEL_MASK             0xF\n#define MT6359_RG_VSIM2_VOSEL_SHIFT            8\n#define MT6359_RG_VIO28_VOSEL_ADDR             MT6359_VIO28_ANA_CON0\n#define MT6359_RG_VIO28_VOSEL_MASK             0xF\n#define MT6359_RG_VIO28_VOSEL_SHIFT            8\n#define MT6359_RG_VIBR_VOSEL_ADDR              MT6359_VIBR_ANA_CON0\n#define MT6359_RG_VIBR_VOSEL_MASK              0xF\n#define MT6359_RG_VIBR_VOSEL_SHIFT             8\n#define MT6359_RG_VRF18_VOSEL_ADDR             MT6359_VRF18_ANA_CON0\n#define MT6359_RG_VRF18_VOSEL_MASK             0xF\n#define MT6359_RG_VRF18_VOSEL_SHIFT            8\n#define MT6359_RG_VEFUSE_VOSEL_ADDR            MT6359_VEFUSE_ANA_CON0\n#define MT6359_RG_VEFUSE_VOSEL_MASK            0xF\n#define MT6359_RG_VEFUSE_VOSEL_SHIFT           8\n#define MT6359_RG_VCAMIO_VOSEL_ADDR            MT6359_VCAMIO_ANA_CON0\n#define MT6359_RG_VCAMIO_VOSEL_MASK            0xF\n#define MT6359_RG_VCAMIO_VOSEL_SHIFT           8\n#define MT6359_RG_VIO18_VOSEL_ADDR             MT6359_VIO18_ANA_CON0\n#define MT6359_RG_VIO18_VOSEL_MASK             0xF\n#define MT6359_RG_VIO18_VOSEL_SHIFT            8\n#define MT6359_RG_VM18_VOSEL_ADDR              MT6359_VM18_ANA_CON0\n#define MT6359_RG_VM18_VOSEL_MASK              0xF\n#define MT6359_RG_VM18_VOSEL_SHIFT             8\n#define MT6359_RG_VUFS_VOSEL_ADDR              MT6359_VUFS_ANA_CON0\n#define MT6359_RG_VUFS_VOSEL_MASK              0xF\n#define MT6359_RG_VUFS_VOSEL_SHIFT             8\n#define MT6359_RG_VRF12_VOSEL_ADDR             MT6359_VRF12_ANA_CON0\n#define MT6359_RG_VRF12_VOSEL_MASK             0xF\n#define MT6359_RG_VRF12_VOSEL_SHIFT            8\n#define MT6359_RG_VCN13_VOSEL_ADDR             MT6359_VCN13_ANA_CON0\n#define MT6359_RG_VCN13_VOSEL_MASK             0xF\n#define MT6359_RG_VCN13_VOSEL_SHIFT            8\n#define MT6359_RG_VA09_VOSEL_ADDR              MT6359_VA09_ANA_CON0\n#define MT6359_RG_VA09_VOSEL_MASK              0xF\n#define MT6359_RG_VA09_VOSEL_SHIFT             8\n#define MT6359_RG_VA12_VOSEL_ADDR              MT6359_VA12_ANA_CON0\n#define MT6359_RG_VA12_VOSEL_MASK              0xF\n#define MT6359_RG_VA12_VOSEL_SHIFT             8\n#define MT6359_RG_VXO22_VOSEL_ADDR             MT6359_VXO22_ANA_CON0\n#define MT6359_RG_VXO22_VOSEL_MASK             0xF\n#define MT6359_RG_VXO22_VOSEL_SHIFT            8\n#define MT6359_RG_VRFCK_VOSEL_ADDR             MT6359_VRFCK_ANA_CON0\n#define MT6359_RG_VRFCK_VOSEL_MASK             0xF\n#define MT6359_RG_VRFCK_VOSEL_SHIFT            8\n#define MT6359_RG_VBBCK_VOSEL_ADDR             MT6359_VBBCK_ANA_CON0\n#define MT6359_RG_VBBCK_VOSEL_MASK             0xF\n#define MT6359_RG_VBBCK_VOSEL_SHIFT            8\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}