// Auto-generated by Brainsmith Hardware Kernel Generator
// Date: 2025-06-10 02:34:43 UTC

module $THRESHOLDING_AXI_WRAPPER_NAME$ #(
    // Parameters from original module
    parameter N = $N$,
    parameter WI = $WI$,
    parameter WT = $WT$,
    parameter C = $C$,
    parameter PE = $PE$,
    parameter SIGNED = $SIGNED$,
    parameter FPARG = $FPARG$,
    parameter BIAS = $BIAS$,
    parameter THRESHOLDS_PATH = $THRESHOLDS_PATH$,
    parameter USE_AXILITE = $USE_AXILITE$,
    parameter DEPTH_TRIGGER_URAM = $DEPTH_TRIGGER_URAM$,
    parameter DEPTH_TRIGGER_BRAM = $DEPTH_TRIGGER_BRAM$,
    parameter DEEP_PIPELINE = $DEEP_PIPELINE$
) (
     
    // --- Global  ---
    input ap_clk,
    input ap_rst_n,

    // --- Axistream (m_axis) ---
    output[((PE*O_BITS+7)/8)*8-1:0] m_axis_tdata,
    input m_axis_tready,
    output m_axis_tvalid,

    // --- Axistream (s_axis) ---
    input[((PE*WI+7)/8)*8-1:0] s_axis_tdata,
    output s_axis_tready,
    input s_axis_tvalid,

    // --- Axilite (s_axilite) ---
    input[ADDR_BITS-1:0] s_axilite_ARADDR,
    output s_axilite_ARREADY,
    input s_axilite_ARVALID,
    input[ADDR_BITS-1:0] s_axilite_AWADDR,
    output s_axilite_AWREADY,
    input s_axilite_AWVALID,
    input s_axilite_BREADY,
    output[1:0] s_axilite_BRESP,
    output s_axilite_BVALID,
    output[31:0] s_axilite_RDATA,
    input s_axilite_RREADY,
    output[1:0] s_axilite_RRESP,
    output s_axilite_RVALID,
    input[31:0] s_axilite_WDATA,
    output s_axilite_WREADY,
    input[3:0] s_axilite_WSTRB,
    input s_axilite_WVALID,
);

    // Instantiate the wrapped kernel
    thresholding_axi #(
        // Pass parameters
        .N(N),
        .WI(WI),
        .WT(WT),
        .C(C),
        .PE(PE),
        .SIGNED(SIGNED),
        .FPARG(FPARG),
        .BIAS(BIAS),
        .THRESHOLDS_PATH(THRESHOLDS_PATH),
        .USE_AXILITE(USE_AXILITE),
        .DEPTH_TRIGGER_URAM(DEPTH_TRIGGER_URAM),
        .DEPTH_TRIGGER_BRAM(DEPTH_TRIGGER_BRAM),
        .DEEP_PIPELINE(DEEP_PIPELINE)
    ) thresholding_axi_inst (
 
        // --- Global  ---
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
 
        // --- Axistream (m_axis) ---
        .m_axis_tdata(m_axis_tdata),
        .m_axis_tready(m_axis_tready),
        .m_axis_tvalid(m_axis_tvalid),
 
        // --- Axistream (s_axis) ---
        .s_axis_tdata(s_axis_tdata),
        .s_axis_tready(s_axis_tready),
        .s_axis_tvalid(s_axis_tvalid),
 
        // --- Axilite (s_axilite) ---
        .s_axilite_ARADDR(s_axilite_ARADDR),
        .s_axilite_ARREADY(s_axilite_ARREADY),
        .s_axilite_ARVALID(s_axilite_ARVALID),
        .s_axilite_AWADDR(s_axilite_AWADDR),
        .s_axilite_AWREADY(s_axilite_AWREADY),
        .s_axilite_AWVALID(s_axilite_AWVALID),
        .s_axilite_BREADY(s_axilite_BREADY),
        .s_axilite_BRESP(s_axilite_BRESP),
        .s_axilite_BVALID(s_axilite_BVALID),
        .s_axilite_RDATA(s_axilite_RDATA),
        .s_axilite_RREADY(s_axilite_RREADY),
        .s_axilite_RRESP(s_axilite_RRESP),
        .s_axilite_RVALID(s_axilite_RVALID),
        .s_axilite_WDATA(s_axilite_WDATA),
        .s_axilite_WREADY(s_axilite_WREADY),
        .s_axilite_WSTRB(s_axilite_WSTRB),
        .s_axilite_WVALID(s_axilite_WVALID),
    );

endmodule // $THRESHOLDING_AXI_WRAPPER_NAME$
