// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module krnl_proj_split_input_split_Pipeline_VITIS_LOOP_39_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        short_bytes_din,
        short_bytes_num_data_valid,
        short_bytes_fifo_cap,
        short_bytes_full_n,
        short_bytes_write,
        long_bytes_din,
        long_bytes_num_data_valid,
        long_bytes_fifo_cap,
        long_bytes_full_n,
        long_bytes_write,
        add_i_i5,
        empty,
        in_word_keep,
        in_word_data,
        byte_count_write_assign_out,
        byte_count_write_assign_out_ap_vld,
        p_out,
        p_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [8:0] short_bytes_din;
input  [6:0] short_bytes_num_data_valid;
input  [6:0] short_bytes_fifo_cap;
input   short_bytes_full_n;
output   short_bytes_write;
output  [8:0] long_bytes_din;
input  [6:0] long_bytes_num_data_valid;
input  [6:0] long_bytes_fifo_cap;
input   long_bytes_full_n;
output   long_bytes_write;
input  [63:0] add_i_i5;
input  [63:0] empty;
input  [63:0] in_word_keep;
input  [511:0] in_word_data;
output  [63:0] byte_count_write_assign_out;
output   byte_count_write_assign_out_ap_vld;
output  [63:0] p_out;
output   p_out_ap_vld;

reg ap_idle;
reg short_bytes_write;
reg long_bytes_write;
reg byte_count_write_assign_out_ap_vld;
reg p_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
reg   [0:0] icmp_ln41_reg_280;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln39_fu_146_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    short_bytes_blk_n;
wire    ap_block_pp0_stage0;
reg    long_bytes_blk_n;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln41_fu_173_p2;
wire   [7:0] bt_data_fu_203_p1;
reg   [7:0] bt_data_reg_284;
reg   [6:0] b_fu_64;
wire   [6:0] add_ln39_fu_152_p2;
wire    ap_loop_init;
reg   [63:0] empty_31_fu_68;
wire   [63:0] add_ln47_fu_207_p2;
reg   [63:0] byte_count_write_assign_fu_72;
wire   [8:0] p_0_fu_228_p3;
reg    ap_block_pp0_stage0_01001;
wire   [63:0] zext_ln39_fu_158_p1;
wire   [63:0] shl_ln41_fu_162_p2;
wire   [63:0] and_ln41_fu_168_p2;
wire   [5:0] trunc_ln43_fu_182_p1;
wire   [8:0] shl_ln_fu_186_p3;
wire   [511:0] zext_ln43_fu_194_p1;
wire   [511:0] lshr_ln43_fu_198_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_227;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 b_fu_64 = 7'd0;
#0 empty_31_fu_68 = 64'd0;
#0 byte_count_write_assign_fu_72 = 64'd0;
#0 ap_done_reg = 1'b0;
end

krnl_proj_split_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            b_fu_64 <= 7'd0;
        end else if (((icmp_ln39_fu_146_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            b_fu_64 <= add_ln39_fu_152_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            byte_count_write_assign_fu_72 <= add_i_i5;
        end else if ((1'b1 == ap_condition_227)) begin
            byte_count_write_assign_fu_72 <= add_ln47_fu_207_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            empty_31_fu_68 <= empty;
        end else if ((1'b1 == ap_condition_227)) begin
            empty_31_fu_68 <= add_ln47_fu_207_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bt_data_reg_284 <= bt_data_fu_203_p1;
        icmp_ln41_reg_280 <= icmp_ln41_fu_173_p2;
    end
end

always @ (*) begin
    if (((icmp_ln39_fu_146_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln39_fu_146_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        byte_count_write_assign_out_ap_vld = 1'b1;
    end else begin
        byte_count_write_assign_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln41_reg_280 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        long_bytes_blk_n = long_bytes_full_n;
    end else begin
        long_bytes_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln41_reg_280 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        long_bytes_write = 1'b1;
    end else begin
        long_bytes_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln39_fu_146_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out_ap_vld = 1'b1;
    end else begin
        p_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln41_reg_280 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        short_bytes_blk_n = short_bytes_full_n;
    end else begin
        short_bytes_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln41_reg_280 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        short_bytes_write = 1'b1;
    end else begin
        short_bytes_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln39_fu_152_p2 = (b_fu_64 + 7'd1);

assign add_ln47_fu_207_p2 = (empty_31_fu_68 + 64'd1);

assign and_ln41_fu_168_p2 = (shl_ln41_fu_162_p2 & in_word_keep);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = (((long_bytes_full_n == 1'b0) & (icmp_ln41_reg_280 == 1'd0)) | ((icmp_ln41_reg_280 == 1'd0) & (short_bytes_full_n == 1'b0)));
end

always @ (*) begin
    ap_condition_227 = ((icmp_ln41_fu_173_p2 == 1'd0) & (icmp_ln39_fu_146_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign bt_data_fu_203_p1 = lshr_ln43_fu_198_p2[7:0];

assign byte_count_write_assign_out = byte_count_write_assign_fu_72;

assign icmp_ln39_fu_146_p2 = ((b_fu_64 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln41_fu_173_p2 = ((and_ln41_fu_168_p2 == 64'd0) ? 1'b1 : 1'b0);

assign long_bytes_din = p_0_fu_228_p3;

assign lshr_ln43_fu_198_p2 = in_word_data >> zext_ln43_fu_194_p1;

assign p_0_fu_228_p3 = {{1'd0}, {bt_data_reg_284}};

assign p_out = empty_31_fu_68;

assign shl_ln41_fu_162_p2 = 64'd1 << zext_ln39_fu_158_p1;

assign shl_ln_fu_186_p3 = {{trunc_ln43_fu_182_p1}, {3'd0}};

assign short_bytes_din = p_0_fu_228_p3;

assign trunc_ln43_fu_182_p1 = b_fu_64[5:0];

assign zext_ln39_fu_158_p1 = b_fu_64;

assign zext_ln43_fu_194_p1 = shl_ln_fu_186_p3;

endmodule //krnl_proj_split_input_split_Pipeline_VITIS_LOOP_39_2
