
lab_8.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a9a0  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00025d60  0800aba0  0800aba0  0001aba0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08030900  08030900  000501e0  2**0
                  CONTENTS
  4 .ARM          00000008  08030900  08030900  00040900  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08030908  08030908  000501e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08030908  08030908  00040908  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0803090c  0803090c  0004090c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  08030910  00050000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00025a60  200001e0  08030af0  000501e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20025c40  08030af0  00055c40  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000501e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019f49  00000000  00000000  0005020e  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000398a  00000000  00000000  0006a157  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000015c8  00000000  00000000  0006dae8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000013c0  00000000  00000000  0006f0b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002bdb5  00000000  00000000  00070470  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00016fea  00000000  00000000  0009c225  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00103eec  00000000  00000000  000b320f  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001b70fb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006414  00000000  00000000  001b7178  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001e0 	.word	0x200001e0
 800021c:	00000000 	.word	0x00000000
 8000220:	0800ab88 	.word	0x0800ab88

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001e4 	.word	0x200001e4
 800023c:	0800ab88 	.word	0x0800ab88

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000300:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000304:	f000 b972 	b.w	80005ec <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9e08      	ldr	r6, [sp, #32]
 8000326:	4604      	mov	r4, r0
 8000328:	4688      	mov	r8, r1
 800032a:	2b00      	cmp	r3, #0
 800032c:	d14b      	bne.n	80003c6 <__udivmoddi4+0xa6>
 800032e:	428a      	cmp	r2, r1
 8000330:	4615      	mov	r5, r2
 8000332:	d967      	bls.n	8000404 <__udivmoddi4+0xe4>
 8000334:	fab2 f282 	clz	r2, r2
 8000338:	b14a      	cbz	r2, 800034e <__udivmoddi4+0x2e>
 800033a:	f1c2 0720 	rsb	r7, r2, #32
 800033e:	fa01 f302 	lsl.w	r3, r1, r2
 8000342:	fa20 f707 	lsr.w	r7, r0, r7
 8000346:	4095      	lsls	r5, r2
 8000348:	ea47 0803 	orr.w	r8, r7, r3
 800034c:	4094      	lsls	r4, r2
 800034e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000352:	0c23      	lsrs	r3, r4, #16
 8000354:	fbb8 f7fe 	udiv	r7, r8, lr
 8000358:	fa1f fc85 	uxth.w	ip, r5
 800035c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000360:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000364:	fb07 f10c 	mul.w	r1, r7, ip
 8000368:	4299      	cmp	r1, r3
 800036a:	d909      	bls.n	8000380 <__udivmoddi4+0x60>
 800036c:	18eb      	adds	r3, r5, r3
 800036e:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000372:	f080 811b 	bcs.w	80005ac <__udivmoddi4+0x28c>
 8000376:	4299      	cmp	r1, r3
 8000378:	f240 8118 	bls.w	80005ac <__udivmoddi4+0x28c>
 800037c:	3f02      	subs	r7, #2
 800037e:	442b      	add	r3, r5
 8000380:	1a5b      	subs	r3, r3, r1
 8000382:	b2a4      	uxth	r4, r4
 8000384:	fbb3 f0fe 	udiv	r0, r3, lr
 8000388:	fb0e 3310 	mls	r3, lr, r0, r3
 800038c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000390:	fb00 fc0c 	mul.w	ip, r0, ip
 8000394:	45a4      	cmp	ip, r4
 8000396:	d909      	bls.n	80003ac <__udivmoddi4+0x8c>
 8000398:	192c      	adds	r4, r5, r4
 800039a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800039e:	f080 8107 	bcs.w	80005b0 <__udivmoddi4+0x290>
 80003a2:	45a4      	cmp	ip, r4
 80003a4:	f240 8104 	bls.w	80005b0 <__udivmoddi4+0x290>
 80003a8:	3802      	subs	r0, #2
 80003aa:	442c      	add	r4, r5
 80003ac:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80003b0:	eba4 040c 	sub.w	r4, r4, ip
 80003b4:	2700      	movs	r7, #0
 80003b6:	b11e      	cbz	r6, 80003c0 <__udivmoddi4+0xa0>
 80003b8:	40d4      	lsrs	r4, r2
 80003ba:	2300      	movs	r3, #0
 80003bc:	e9c6 4300 	strd	r4, r3, [r6]
 80003c0:	4639      	mov	r1, r7
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0xbe>
 80003ca:	2e00      	cmp	r6, #0
 80003cc:	f000 80eb 	beq.w	80005a6 <__udivmoddi4+0x286>
 80003d0:	2700      	movs	r7, #0
 80003d2:	e9c6 0100 	strd	r0, r1, [r6]
 80003d6:	4638      	mov	r0, r7
 80003d8:	4639      	mov	r1, r7
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f783 	clz	r7, r3
 80003e2:	2f00      	cmp	r7, #0
 80003e4:	d147      	bne.n	8000476 <__udivmoddi4+0x156>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0xd0>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80fa 	bhi.w	80005e4 <__udivmoddi4+0x2c4>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0303 	sbc.w	r3, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	4698      	mov	r8, r3
 80003fa:	2e00      	cmp	r6, #0
 80003fc:	d0e0      	beq.n	80003c0 <__udivmoddi4+0xa0>
 80003fe:	e9c6 4800 	strd	r4, r8, [r6]
 8000402:	e7dd      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000404:	b902      	cbnz	r2, 8000408 <__udivmoddi4+0xe8>
 8000406:	deff      	udf	#255	; 0xff
 8000408:	fab2 f282 	clz	r2, r2
 800040c:	2a00      	cmp	r2, #0
 800040e:	f040 808f 	bne.w	8000530 <__udivmoddi4+0x210>
 8000412:	1b49      	subs	r1, r1, r5
 8000414:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000418:	fa1f f885 	uxth.w	r8, r5
 800041c:	2701      	movs	r7, #1
 800041e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000422:	0c23      	lsrs	r3, r4, #16
 8000424:	fb0e 111c 	mls	r1, lr, ip, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb08 f10c 	mul.w	r1, r8, ip
 8000430:	4299      	cmp	r1, r3
 8000432:	d907      	bls.n	8000444 <__udivmoddi4+0x124>
 8000434:	18eb      	adds	r3, r5, r3
 8000436:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x122>
 800043c:	4299      	cmp	r1, r3
 800043e:	f200 80cd 	bhi.w	80005dc <__udivmoddi4+0x2bc>
 8000442:	4684      	mov	ip, r0
 8000444:	1a59      	subs	r1, r3, r1
 8000446:	b2a3      	uxth	r3, r4
 8000448:	fbb1 f0fe 	udiv	r0, r1, lr
 800044c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000450:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000454:	fb08 f800 	mul.w	r8, r8, r0
 8000458:	45a0      	cmp	r8, r4
 800045a:	d907      	bls.n	800046c <__udivmoddi4+0x14c>
 800045c:	192c      	adds	r4, r5, r4
 800045e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000462:	d202      	bcs.n	800046a <__udivmoddi4+0x14a>
 8000464:	45a0      	cmp	r8, r4
 8000466:	f200 80b6 	bhi.w	80005d6 <__udivmoddi4+0x2b6>
 800046a:	4618      	mov	r0, r3
 800046c:	eba4 0408 	sub.w	r4, r4, r8
 8000470:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000474:	e79f      	b.n	80003b6 <__udivmoddi4+0x96>
 8000476:	f1c7 0c20 	rsb	ip, r7, #32
 800047a:	40bb      	lsls	r3, r7
 800047c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000480:	ea4e 0e03 	orr.w	lr, lr, r3
 8000484:	fa01 f407 	lsl.w	r4, r1, r7
 8000488:	fa20 f50c 	lsr.w	r5, r0, ip
 800048c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000490:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000494:	4325      	orrs	r5, r4
 8000496:	fbb3 f9f8 	udiv	r9, r3, r8
 800049a:	0c2c      	lsrs	r4, r5, #16
 800049c:	fb08 3319 	mls	r3, r8, r9, r3
 80004a0:	fa1f fa8e 	uxth.w	sl, lr
 80004a4:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80004a8:	fb09 f40a 	mul.w	r4, r9, sl
 80004ac:	429c      	cmp	r4, r3
 80004ae:	fa02 f207 	lsl.w	r2, r2, r7
 80004b2:	fa00 f107 	lsl.w	r1, r0, r7
 80004b6:	d90b      	bls.n	80004d0 <__udivmoddi4+0x1b0>
 80004b8:	eb1e 0303 	adds.w	r3, lr, r3
 80004bc:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 80004c0:	f080 8087 	bcs.w	80005d2 <__udivmoddi4+0x2b2>
 80004c4:	429c      	cmp	r4, r3
 80004c6:	f240 8084 	bls.w	80005d2 <__udivmoddi4+0x2b2>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4473      	add	r3, lr
 80004d0:	1b1b      	subs	r3, r3, r4
 80004d2:	b2ad      	uxth	r5, r5
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3310 	mls	r3, r8, r0, r3
 80004dc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80004e0:	fb00 fa0a 	mul.w	sl, r0, sl
 80004e4:	45a2      	cmp	sl, r4
 80004e6:	d908      	bls.n	80004fa <__udivmoddi4+0x1da>
 80004e8:	eb1e 0404 	adds.w	r4, lr, r4
 80004ec:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80004f0:	d26b      	bcs.n	80005ca <__udivmoddi4+0x2aa>
 80004f2:	45a2      	cmp	sl, r4
 80004f4:	d969      	bls.n	80005ca <__udivmoddi4+0x2aa>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4474      	add	r4, lr
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	fba0 8902 	umull	r8, r9, r0, r2
 8000502:	eba4 040a 	sub.w	r4, r4, sl
 8000506:	454c      	cmp	r4, r9
 8000508:	46c2      	mov	sl, r8
 800050a:	464b      	mov	r3, r9
 800050c:	d354      	bcc.n	80005b8 <__udivmoddi4+0x298>
 800050e:	d051      	beq.n	80005b4 <__udivmoddi4+0x294>
 8000510:	2e00      	cmp	r6, #0
 8000512:	d069      	beq.n	80005e8 <__udivmoddi4+0x2c8>
 8000514:	ebb1 050a 	subs.w	r5, r1, sl
 8000518:	eb64 0403 	sbc.w	r4, r4, r3
 800051c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000520:	40fd      	lsrs	r5, r7
 8000522:	40fc      	lsrs	r4, r7
 8000524:	ea4c 0505 	orr.w	r5, ip, r5
 8000528:	e9c6 5400 	strd	r5, r4, [r6]
 800052c:	2700      	movs	r7, #0
 800052e:	e747      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000530:	f1c2 0320 	rsb	r3, r2, #32
 8000534:	fa20 f703 	lsr.w	r7, r0, r3
 8000538:	4095      	lsls	r5, r2
 800053a:	fa01 f002 	lsl.w	r0, r1, r2
 800053e:	fa21 f303 	lsr.w	r3, r1, r3
 8000542:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000546:	4338      	orrs	r0, r7
 8000548:	0c01      	lsrs	r1, r0, #16
 800054a:	fbb3 f7fe 	udiv	r7, r3, lr
 800054e:	fa1f f885 	uxth.w	r8, r5
 8000552:	fb0e 3317 	mls	r3, lr, r7, r3
 8000556:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800055a:	fb07 f308 	mul.w	r3, r7, r8
 800055e:	428b      	cmp	r3, r1
 8000560:	fa04 f402 	lsl.w	r4, r4, r2
 8000564:	d907      	bls.n	8000576 <__udivmoddi4+0x256>
 8000566:	1869      	adds	r1, r5, r1
 8000568:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 800056c:	d22f      	bcs.n	80005ce <__udivmoddi4+0x2ae>
 800056e:	428b      	cmp	r3, r1
 8000570:	d92d      	bls.n	80005ce <__udivmoddi4+0x2ae>
 8000572:	3f02      	subs	r7, #2
 8000574:	4429      	add	r1, r5
 8000576:	1acb      	subs	r3, r1, r3
 8000578:	b281      	uxth	r1, r0
 800057a:	fbb3 f0fe 	udiv	r0, r3, lr
 800057e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000582:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000586:	fb00 f308 	mul.w	r3, r0, r8
 800058a:	428b      	cmp	r3, r1
 800058c:	d907      	bls.n	800059e <__udivmoddi4+0x27e>
 800058e:	1869      	adds	r1, r5, r1
 8000590:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000594:	d217      	bcs.n	80005c6 <__udivmoddi4+0x2a6>
 8000596:	428b      	cmp	r3, r1
 8000598:	d915      	bls.n	80005c6 <__udivmoddi4+0x2a6>
 800059a:	3802      	subs	r0, #2
 800059c:	4429      	add	r1, r5
 800059e:	1ac9      	subs	r1, r1, r3
 80005a0:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80005a4:	e73b      	b.n	800041e <__udivmoddi4+0xfe>
 80005a6:	4637      	mov	r7, r6
 80005a8:	4630      	mov	r0, r6
 80005aa:	e709      	b.n	80003c0 <__udivmoddi4+0xa0>
 80005ac:	4607      	mov	r7, r0
 80005ae:	e6e7      	b.n	8000380 <__udivmoddi4+0x60>
 80005b0:	4618      	mov	r0, r3
 80005b2:	e6fb      	b.n	80003ac <__udivmoddi4+0x8c>
 80005b4:	4541      	cmp	r1, r8
 80005b6:	d2ab      	bcs.n	8000510 <__udivmoddi4+0x1f0>
 80005b8:	ebb8 0a02 	subs.w	sl, r8, r2
 80005bc:	eb69 020e 	sbc.w	r2, r9, lr
 80005c0:	3801      	subs	r0, #1
 80005c2:	4613      	mov	r3, r2
 80005c4:	e7a4      	b.n	8000510 <__udivmoddi4+0x1f0>
 80005c6:	4660      	mov	r0, ip
 80005c8:	e7e9      	b.n	800059e <__udivmoddi4+0x27e>
 80005ca:	4618      	mov	r0, r3
 80005cc:	e795      	b.n	80004fa <__udivmoddi4+0x1da>
 80005ce:	4667      	mov	r7, ip
 80005d0:	e7d1      	b.n	8000576 <__udivmoddi4+0x256>
 80005d2:	4681      	mov	r9, r0
 80005d4:	e77c      	b.n	80004d0 <__udivmoddi4+0x1b0>
 80005d6:	3802      	subs	r0, #2
 80005d8:	442c      	add	r4, r5
 80005da:	e747      	b.n	800046c <__udivmoddi4+0x14c>
 80005dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e0:	442b      	add	r3, r5
 80005e2:	e72f      	b.n	8000444 <__udivmoddi4+0x124>
 80005e4:	4638      	mov	r0, r7
 80005e6:	e708      	b.n	80003fa <__udivmoddi4+0xda>
 80005e8:	4637      	mov	r7, r6
 80005ea:	e6e9      	b.n	80003c0 <__udivmoddi4+0xa0>

080005ec <__aeabi_idiv0>:
 80005ec:	4770      	bx	lr
 80005ee:	bf00      	nop

080005f0 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	b084      	sub	sp, #16
 80005f4:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 80005f6:	463b      	mov	r3, r7
 80005f8:	2200      	movs	r2, #0
 80005fa:	601a      	str	r2, [r3, #0]
 80005fc:	605a      	str	r2, [r3, #4]
 80005fe:	609a      	str	r2, [r3, #8]
 8000600:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000602:	4b21      	ldr	r3, [pc, #132]	; (8000688 <MX_ADC1_Init+0x98>)
 8000604:	4a21      	ldr	r2, [pc, #132]	; (800068c <MX_ADC1_Init+0x9c>)
 8000606:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000608:	4b1f      	ldr	r3, [pc, #124]	; (8000688 <MX_ADC1_Init+0x98>)
 800060a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800060e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000610:	4b1d      	ldr	r3, [pc, #116]	; (8000688 <MX_ADC1_Init+0x98>)
 8000612:	2200      	movs	r2, #0
 8000614:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000616:	4b1c      	ldr	r3, [pc, #112]	; (8000688 <MX_ADC1_Init+0x98>)
 8000618:	2200      	movs	r2, #0
 800061a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800061c:	4b1a      	ldr	r3, [pc, #104]	; (8000688 <MX_ADC1_Init+0x98>)
 800061e:	2201      	movs	r2, #1
 8000620:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000622:	4b19      	ldr	r3, [pc, #100]	; (8000688 <MX_ADC1_Init+0x98>)
 8000624:	2200      	movs	r2, #0
 8000626:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800062a:	4b17      	ldr	r3, [pc, #92]	; (8000688 <MX_ADC1_Init+0x98>)
 800062c:	2200      	movs	r2, #0
 800062e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000630:	4b15      	ldr	r3, [pc, #84]	; (8000688 <MX_ADC1_Init+0x98>)
 8000632:	4a17      	ldr	r2, [pc, #92]	; (8000690 <MX_ADC1_Init+0xa0>)
 8000634:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000636:	4b14      	ldr	r3, [pc, #80]	; (8000688 <MX_ADC1_Init+0x98>)
 8000638:	2200      	movs	r2, #0
 800063a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800063c:	4b12      	ldr	r3, [pc, #72]	; (8000688 <MX_ADC1_Init+0x98>)
 800063e:	2201      	movs	r2, #1
 8000640:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000642:	4b11      	ldr	r3, [pc, #68]	; (8000688 <MX_ADC1_Init+0x98>)
 8000644:	2200      	movs	r2, #0
 8000646:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800064a:	4b0f      	ldr	r3, [pc, #60]	; (8000688 <MX_ADC1_Init+0x98>)
 800064c:	2200      	movs	r2, #0
 800064e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000650:	480d      	ldr	r0, [pc, #52]	; (8000688 <MX_ADC1_Init+0x98>)
 8000652:	f001 facb 	bl	8001bec <HAL_ADC_Init>
 8000656:	4603      	mov	r3, r0
 8000658:	2b00      	cmp	r3, #0
 800065a:	d001      	beq.n	8000660 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 800065c:	f000 ff12 	bl	8001484 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000660:	2303      	movs	r3, #3
 8000662:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000664:	2301      	movs	r3, #1
 8000666:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000668:	2300      	movs	r3, #0
 800066a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800066c:	463b      	mov	r3, r7
 800066e:	4619      	mov	r1, r3
 8000670:	4805      	ldr	r0, [pc, #20]	; (8000688 <MX_ADC1_Init+0x98>)
 8000672:	f001 fbcd 	bl	8001e10 <HAL_ADC_ConfigChannel>
 8000676:	4603      	mov	r3, r0
 8000678:	2b00      	cmp	r3, #0
 800067a:	d001      	beq.n	8000680 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800067c:	f000 ff02 	bl	8001484 <Error_Handler>
  }

}
 8000680:	bf00      	nop
 8000682:	3710      	adds	r7, #16
 8000684:	46bd      	mov	sp, r7
 8000686:	bd80      	pop	{r7, pc}
 8000688:	20000208 	.word	0x20000208
 800068c:	40012000 	.word	0x40012000
 8000690:	0f000001 	.word	0x0f000001

08000694 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	b08a      	sub	sp, #40	; 0x28
 8000698:	af00      	add	r7, sp, #0
 800069a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800069c:	f107 0314 	add.w	r3, r7, #20
 80006a0:	2200      	movs	r2, #0
 80006a2:	601a      	str	r2, [r3, #0]
 80006a4:	605a      	str	r2, [r3, #4]
 80006a6:	609a      	str	r2, [r3, #8]
 80006a8:	60da      	str	r2, [r3, #12]
 80006aa:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	4a15      	ldr	r2, [pc, #84]	; (8000708 <HAL_ADC_MspInit+0x74>)
 80006b2:	4293      	cmp	r3, r2
 80006b4:	d123      	bne.n	80006fe <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80006b6:	4b15      	ldr	r3, [pc, #84]	; (800070c <HAL_ADC_MspInit+0x78>)
 80006b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80006ba:	4a14      	ldr	r2, [pc, #80]	; (800070c <HAL_ADC_MspInit+0x78>)
 80006bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80006c0:	6453      	str	r3, [r2, #68]	; 0x44
 80006c2:	4b12      	ldr	r3, [pc, #72]	; (800070c <HAL_ADC_MspInit+0x78>)
 80006c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80006c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80006ca:	613b      	str	r3, [r7, #16]
 80006cc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006ce:	4b0f      	ldr	r3, [pc, #60]	; (800070c <HAL_ADC_MspInit+0x78>)
 80006d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006d2:	4a0e      	ldr	r2, [pc, #56]	; (800070c <HAL_ADC_MspInit+0x78>)
 80006d4:	f043 0301 	orr.w	r3, r3, #1
 80006d8:	6313      	str	r3, [r2, #48]	; 0x30
 80006da:	4b0c      	ldr	r3, [pc, #48]	; (800070c <HAL_ADC_MspInit+0x78>)
 80006dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006de:	f003 0301 	and.w	r3, r3, #1
 80006e2:	60fb      	str	r3, [r7, #12]
 80006e4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80006e6:	2308      	movs	r3, #8
 80006e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80006ea:	2303      	movs	r3, #3
 80006ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006ee:	2300      	movs	r3, #0
 80006f0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006f2:	f107 0314 	add.w	r3, r7, #20
 80006f6:	4619      	mov	r1, r3
 80006f8:	4805      	ldr	r0, [pc, #20]	; (8000710 <HAL_ADC_MspInit+0x7c>)
 80006fa:	f001 feb3 	bl	8002464 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80006fe:	bf00      	nop
 8000700:	3728      	adds	r7, #40	; 0x28
 8000702:	46bd      	mov	sp, r7
 8000704:	bd80      	pop	{r7, pc}
 8000706:	bf00      	nop
 8000708:	40012000 	.word	0x40012000
 800070c:	40023800 	.word	0x40023800
 8000710:	40020000 	.word	0x40020000

08000714 <MX_GPIO_Init>:
     PB13   ------> ETH_TXD1
     PG11   ------> ETH_TX_EN
     PG13   ------> ETH_TXD0
*/
void MX_GPIO_Init(void)
{
 8000714:	b580      	push	{r7, lr}
 8000716:	b08e      	sub	sp, #56	; 0x38
 8000718:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800071a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800071e:	2200      	movs	r2, #0
 8000720:	601a      	str	r2, [r3, #0]
 8000722:	605a      	str	r2, [r3, #4]
 8000724:	609a      	str	r2, [r3, #8]
 8000726:	60da      	str	r2, [r3, #12]
 8000728:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800072a:	4b8d      	ldr	r3, [pc, #564]	; (8000960 <MX_GPIO_Init+0x24c>)
 800072c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800072e:	4a8c      	ldr	r2, [pc, #560]	; (8000960 <MX_GPIO_Init+0x24c>)
 8000730:	f043 0310 	orr.w	r3, r3, #16
 8000734:	6313      	str	r3, [r2, #48]	; 0x30
 8000736:	4b8a      	ldr	r3, [pc, #552]	; (8000960 <MX_GPIO_Init+0x24c>)
 8000738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800073a:	f003 0310 	and.w	r3, r3, #16
 800073e:	623b      	str	r3, [r7, #32]
 8000740:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000742:	4b87      	ldr	r3, [pc, #540]	; (8000960 <MX_GPIO_Init+0x24c>)
 8000744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000746:	4a86      	ldr	r2, [pc, #536]	; (8000960 <MX_GPIO_Init+0x24c>)
 8000748:	f043 0304 	orr.w	r3, r3, #4
 800074c:	6313      	str	r3, [r2, #48]	; 0x30
 800074e:	4b84      	ldr	r3, [pc, #528]	; (8000960 <MX_GPIO_Init+0x24c>)
 8000750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000752:	f003 0304 	and.w	r3, r3, #4
 8000756:	61fb      	str	r3, [r7, #28]
 8000758:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800075a:	4b81      	ldr	r3, [pc, #516]	; (8000960 <MX_GPIO_Init+0x24c>)
 800075c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800075e:	4a80      	ldr	r2, [pc, #512]	; (8000960 <MX_GPIO_Init+0x24c>)
 8000760:	f043 0320 	orr.w	r3, r3, #32
 8000764:	6313      	str	r3, [r2, #48]	; 0x30
 8000766:	4b7e      	ldr	r3, [pc, #504]	; (8000960 <MX_GPIO_Init+0x24c>)
 8000768:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800076a:	f003 0320 	and.w	r3, r3, #32
 800076e:	61bb      	str	r3, [r7, #24]
 8000770:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000772:	4b7b      	ldr	r3, [pc, #492]	; (8000960 <MX_GPIO_Init+0x24c>)
 8000774:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000776:	4a7a      	ldr	r2, [pc, #488]	; (8000960 <MX_GPIO_Init+0x24c>)
 8000778:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800077c:	6313      	str	r3, [r2, #48]	; 0x30
 800077e:	4b78      	ldr	r3, [pc, #480]	; (8000960 <MX_GPIO_Init+0x24c>)
 8000780:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000782:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000786:	617b      	str	r3, [r7, #20]
 8000788:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800078a:	4b75      	ldr	r3, [pc, #468]	; (8000960 <MX_GPIO_Init+0x24c>)
 800078c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800078e:	4a74      	ldr	r2, [pc, #464]	; (8000960 <MX_GPIO_Init+0x24c>)
 8000790:	f043 0301 	orr.w	r3, r3, #1
 8000794:	6313      	str	r3, [r2, #48]	; 0x30
 8000796:	4b72      	ldr	r3, [pc, #456]	; (8000960 <MX_GPIO_Init+0x24c>)
 8000798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800079a:	f003 0301 	and.w	r3, r3, #1
 800079e:	613b      	str	r3, [r7, #16]
 80007a0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007a2:	4b6f      	ldr	r3, [pc, #444]	; (8000960 <MX_GPIO_Init+0x24c>)
 80007a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007a6:	4a6e      	ldr	r2, [pc, #440]	; (8000960 <MX_GPIO_Init+0x24c>)
 80007a8:	f043 0302 	orr.w	r3, r3, #2
 80007ac:	6313      	str	r3, [r2, #48]	; 0x30
 80007ae:	4b6c      	ldr	r3, [pc, #432]	; (8000960 <MX_GPIO_Init+0x24c>)
 80007b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007b2:	f003 0302 	and.w	r3, r3, #2
 80007b6:	60fb      	str	r3, [r7, #12]
 80007b8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80007ba:	4b69      	ldr	r3, [pc, #420]	; (8000960 <MX_GPIO_Init+0x24c>)
 80007bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007be:	4a68      	ldr	r2, [pc, #416]	; (8000960 <MX_GPIO_Init+0x24c>)
 80007c0:	f043 0308 	orr.w	r3, r3, #8
 80007c4:	6313      	str	r3, [r2, #48]	; 0x30
 80007c6:	4b66      	ldr	r3, [pc, #408]	; (8000960 <MX_GPIO_Init+0x24c>)
 80007c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ca:	f003 0308 	and.w	r3, r3, #8
 80007ce:	60bb      	str	r3, [r7, #8]
 80007d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80007d2:	4b63      	ldr	r3, [pc, #396]	; (8000960 <MX_GPIO_Init+0x24c>)
 80007d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007d6:	4a62      	ldr	r2, [pc, #392]	; (8000960 <MX_GPIO_Init+0x24c>)
 80007d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80007dc:	6313      	str	r3, [r2, #48]	; 0x30
 80007de:	4b60      	ldr	r3, [pc, #384]	; (8000960 <MX_GPIO_Init+0x24c>)
 80007e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80007e6:	607b      	str	r3, [r7, #4]
 80007e8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, T_CLK_Pin|T_MOSI_Pin|T_CS_Pin, GPIO_PIN_RESET);
 80007ea:	2200      	movs	r2, #0
 80007ec:	2168      	movs	r1, #104	; 0x68
 80007ee:	485d      	ldr	r0, [pc, #372]	; (8000964 <MX_GPIO_Init+0x250>)
 80007f0:	f001 fffa 	bl	80027e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80007f4:	2200      	movs	r2, #0
 80007f6:	f44f 4181 	mov.w	r1, #16512	; 0x4080
 80007fa:	485b      	ldr	r0, [pc, #364]	; (8000968 <MX_GPIO_Init+0x254>)
 80007fc:	f001 fff4 	bl	80027e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000800:	2200      	movs	r2, #0
 8000802:	2140      	movs	r1, #64	; 0x40
 8000804:	4859      	ldr	r0, [pc, #356]	; (800096c <MX_GPIO_Init+0x258>)
 8000806:	f001 ffef 	bl	80027e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, CS_Pin|DC_Pin|RST_Pin, GPIO_PIN_RESET);
 800080a:	2200      	movs	r2, #0
 800080c:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 8000810:	4857      	ldr	r0, [pc, #348]	; (8000970 <MX_GPIO_Init+0x25c>)
 8000812:	f001 ffe9 	bl	80027e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = T_IRQ_Pin|T_MISO_Pin;
 8000816:	2314      	movs	r3, #20
 8000818:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800081a:	2300      	movs	r3, #0
 800081c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800081e:	2300      	movs	r3, #0
 8000820:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000822:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000826:	4619      	mov	r1, r3
 8000828:	484e      	ldr	r0, [pc, #312]	; (8000964 <MX_GPIO_Init+0x250>)
 800082a:	f001 fe1b 	bl	8002464 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = T_CLK_Pin|T_MOSI_Pin|T_CS_Pin;
 800082e:	2368      	movs	r3, #104	; 0x68
 8000830:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000832:	2301      	movs	r3, #1
 8000834:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000836:	2300      	movs	r3, #0
 8000838:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800083a:	2303      	movs	r3, #3
 800083c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800083e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000842:	4619      	mov	r1, r3
 8000844:	4847      	ldr	r0, [pc, #284]	; (8000964 <MX_GPIO_Init+0x250>)
 8000846:	f001 fe0d 	bl	8002464 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = User_Blue_Button_Pin;
 800084a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800084e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000850:	2300      	movs	r3, #0
 8000852:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000854:	2300      	movs	r3, #0
 8000856:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(User_Blue_Button_GPIO_Port, &GPIO_InitStruct);
 8000858:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800085c:	4619      	mov	r1, r3
 800085e:	4844      	ldr	r0, [pc, #272]	; (8000970 <MX_GPIO_Init+0x25c>)
 8000860:	f001 fe00 	bl	8002464 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000864:	2332      	movs	r3, #50	; 0x32
 8000866:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000868:	2302      	movs	r3, #2
 800086a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800086c:	2300      	movs	r3, #0
 800086e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000870:	2303      	movs	r3, #3
 8000872:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000874:	230b      	movs	r3, #11
 8000876:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000878:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800087c:	4619      	mov	r1, r3
 800087e:	483c      	ldr	r0, [pc, #240]	; (8000970 <MX_GPIO_Init+0x25c>)
 8000880:	f001 fdf0 	bl	8002464 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8000884:	2386      	movs	r3, #134	; 0x86
 8000886:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000888:	2302      	movs	r3, #2
 800088a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800088c:	2300      	movs	r3, #0
 800088e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000890:	2303      	movs	r3, #3
 8000892:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000894:	230b      	movs	r3, #11
 8000896:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000898:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800089c:	4619      	mov	r1, r3
 800089e:	4835      	ldr	r0, [pc, #212]	; (8000974 <MX_GPIO_Init+0x260>)
 80008a0:	f001 fde0 	bl	8002464 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80008a4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80008a8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008aa:	2302      	movs	r3, #2
 80008ac:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ae:	2300      	movs	r3, #0
 80008b0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008b2:	2303      	movs	r3, #3
 80008b4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80008b6:	230b      	movs	r3, #11
 80008b8:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 80008ba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80008be:	4619      	mov	r1, r3
 80008c0:	4829      	ldr	r0, [pc, #164]	; (8000968 <MX_GPIO_Init+0x254>)
 80008c2:	f001 fdcf 	bl	8002464 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 80008c6:	f44f 4381 	mov.w	r3, #16512	; 0x4080
 80008ca:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008cc:	2301      	movs	r3, #1
 80008ce:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d0:	2300      	movs	r3, #0
 80008d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008d4:	2300      	movs	r3, #0
 80008d6:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008d8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80008dc:	4619      	mov	r1, r3
 80008de:	4822      	ldr	r0, [pc, #136]	; (8000968 <MX_GPIO_Init+0x254>)
 80008e0:	f001 fdc0 	bl	8002464 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80008e4:	2340      	movs	r3, #64	; 0x40
 80008e6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008e8:	2301      	movs	r3, #1
 80008ea:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ec:	2300      	movs	r3, #0
 80008ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008f0:	2300      	movs	r3, #0
 80008f2:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80008f4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80008f8:	4619      	mov	r1, r3
 80008fa:	481c      	ldr	r0, [pc, #112]	; (800096c <MX_GPIO_Init+0x258>)
 80008fc:	f001 fdb2 	bl	8002464 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000900:	2380      	movs	r3, #128	; 0x80
 8000902:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000904:	2300      	movs	r3, #0
 8000906:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000908:	2300      	movs	r3, #0
 800090a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800090c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000910:	4619      	mov	r1, r3
 8000912:	4816      	ldr	r0, [pc, #88]	; (800096c <MX_GPIO_Init+0x258>)
 8000914:	f001 fda6 	bl	8002464 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = CS_Pin|DC_Pin|RST_Pin;
 8000918:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 800091c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800091e:	2301      	movs	r3, #1
 8000920:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000922:	2300      	movs	r3, #0
 8000924:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000926:	2303      	movs	r3, #3
 8000928:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800092a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800092e:	4619      	mov	r1, r3
 8000930:	480f      	ldr	r0, [pc, #60]	; (8000970 <MX_GPIO_Init+0x25c>)
 8000932:	f001 fd97 	bl	8002464 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8000936:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 800093a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800093c:	2302      	movs	r3, #2
 800093e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000940:	2300      	movs	r3, #0
 8000942:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000944:	2303      	movs	r3, #3
 8000946:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000948:	230b      	movs	r3, #11
 800094a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800094c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000950:	4619      	mov	r1, r3
 8000952:	4806      	ldr	r0, [pc, #24]	; (800096c <MX_GPIO_Init+0x258>)
 8000954:	f001 fd86 	bl	8002464 <HAL_GPIO_Init>

}
 8000958:	bf00      	nop
 800095a:	3738      	adds	r7, #56	; 0x38
 800095c:	46bd      	mov	sp, r7
 800095e:	bd80      	pop	{r7, pc}
 8000960:	40023800 	.word	0x40023800
 8000964:	40021000 	.word	0x40021000
 8000968:	40020400 	.word	0x40020400
 800096c:	40021800 	.word	0x40021800
 8000970:	40020800 	.word	0x40020800
 8000974:	40020000 	.word	0x40020000

08000978 <GUI_init>:
#include "gui.h"

void GUI_init() {
 8000978:	b580      	push	{r7, lr}
 800097a:	af00      	add	r7, sp, #0
	HAL_ADC_Start(&hadc1);
 800097c:	4815      	ldr	r0, [pc, #84]	; (80009d4 <GUI_init+0x5c>)
 800097e:	f001 f979 	bl	8001c74 <HAL_ADC_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8000982:	2108      	movs	r1, #8
 8000984:	4814      	ldr	r0, [pc, #80]	; (80009d8 <GUI_init+0x60>)
 8000986:	f004 f907 	bl	8004b98 <HAL_TIM_PWM_Start>

	ILI9341_Init();
 800098a:	f006 f821 	bl	80069d0 <ILI9341_Init>
	ILI9341_Set_Rotation(3);
 800098e:	2003      	movs	r0, #3
 8000990:	f005 ffc0 	bl	8006914 <ILI9341_Set_Rotation>
	ILI9341_Fill_Screen(WHITE);
 8000994:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8000998:	f006 f9c2 	bl	8006d20 <ILI9341_Fill_Screen>

	assign_me();
 800099c:	f000 fd7a 	bl	8001494 <assign_me>

	red_percent = 0;
 80009a0:	4b0e      	ldr	r3, [pc, #56]	; (80009dc <GUI_init+0x64>)
 80009a2:	2200      	movs	r2, #0
 80009a4:	701a      	strb	r2, [r3, #0]
	green_percent = 0;
 80009a6:	4b0e      	ldr	r3, [pc, #56]	; (80009e0 <GUI_init+0x68>)
 80009a8:	2200      	movs	r2, #0
 80009aa:	701a      	strb	r2, [r3, #0]
	blue_percent = 0;
 80009ac:	4b0d      	ldr	r3, [pc, #52]	; (80009e4 <GUI_init+0x6c>)
 80009ae:	2200      	movs	r2, #0
 80009b0:	701a      	strb	r2, [r3, #0]

	page_num = 1;
 80009b2:	4b0d      	ldr	r3, [pc, #52]	; (80009e8 <GUI_init+0x70>)
 80009b4:	2201      	movs	r2, #1
 80009b6:	701a      	strb	r2, [r3, #0]

	time = 0;
 80009b8:	4b0c      	ldr	r3, [pc, #48]	; (80009ec <GUI_init+0x74>)
 80009ba:	2200      	movs	r2, #0
 80009bc:	601a      	str	r2, [r3, #0]

	h=30.0;
 80009be:	4b0c      	ldr	r3, [pc, #48]	; (80009f0 <GUI_init+0x78>)
 80009c0:	4a0c      	ldr	r2, [pc, #48]	; (80009f4 <GUI_init+0x7c>)
 80009c2:	601a      	str	r2, [r3, #0]
	t=40.0;
 80009c4:	4b0c      	ldr	r3, [pc, #48]	; (80009f8 <GUI_init+0x80>)
 80009c6:	4a0d      	ldr	r2, [pc, #52]	; (80009fc <GUI_init+0x84>)
 80009c8:	601a      	str	r2, [r3, #0]
	step = 0;
 80009ca:	4b0d      	ldr	r3, [pc, #52]	; (8000a00 <GUI_init+0x88>)
 80009cc:	2200      	movs	r2, #0
 80009ce:	701a      	strb	r2, [r3, #0]

}
 80009d0:	bf00      	nop
 80009d2:	bd80      	pop	{r7, pc}
 80009d4:	20000208 	.word	0x20000208
 80009d8:	20025b78 	.word	0x20025b78
 80009dc:	20000254 	.word	0x20000254
 80009e0:	20025a64 	.word	0x20025a64
 80009e4:	20025a58 	.word	0x20025a58
 80009e8:	20025a6e 	.word	0x20025a6e
 80009ec:	20025a60 	.word	0x20025a60
 80009f0:	20025a68 	.word	0x20025a68
 80009f4:	41f00000 	.word	0x41f00000
 80009f8:	20000250 	.word	0x20000250
 80009fc:	42200000 	.word	0x42200000
 8000a00:	20025a6d 	.word	0x20025a6d

08000a04 <main_system>:

void main_system(){
 8000a04:	b580      	push	{r7, lr}
 8000a06:	af00      	add	r7, sp, #0
	get_sensor_value();
 8000a08:	f000 fb34 	bl	8001074 <get_sensor_value>
	get_potentiometer_value();
 8000a0c:	f000 fb90 	bl	8001130 <get_potentiometer_value>
	if(page_num==1){
 8000a10:	4b07      	ldr	r3, [pc, #28]	; (8000a30 <main_system+0x2c>)
 8000a12:	781b      	ldrb	r3, [r3, #0]
 8000a14:	2b01      	cmp	r3, #1
 8000a16:	d102      	bne.n	8000a1e <main_system+0x1a>
		first_page();
 8000a18:	f000 f80c 	bl	8000a34 <first_page>
	}
	else if(page_num==2){
		second_page();
	}
}
 8000a1c:	e005      	b.n	8000a2a <main_system+0x26>
	else if(page_num==2){
 8000a1e:	4b04      	ldr	r3, [pc, #16]	; (8000a30 <main_system+0x2c>)
 8000a20:	781b      	ldrb	r3, [r3, #0]
 8000a22:	2b02      	cmp	r3, #2
 8000a24:	d101      	bne.n	8000a2a <main_system+0x26>
		second_page();
 8000a26:	f000 f96d 	bl	8000d04 <second_page>
}
 8000a2a:	bf00      	nop
 8000a2c:	bd80      	pop	{r7, pc}
 8000a2e:	bf00      	nop
 8000a30:	20025a6e 	.word	0x20025a6e

08000a34 <first_page>:

void first_page() {
 8000a34:	b580      	push	{r7, lr}
 8000a36:	af00      	add	r7, sp, #0

	// render
	draw_change_page_button();
 8000a38:	f000 f828 	bl	8000a8c <draw_change_page_button>
	draw_color_buttons();
 8000a3c:	f000 f80e 	bl	8000a5c <draw_color_buttons>
	draw_progress_bars();
 8000a40:	f000 f83e 	bl	8000ac0 <draw_progress_bars>
	draw_color_percent();
 8000a44:	f000 f916 	bl	8000c74 <draw_color_percent>
	draw_sensor_value();
 8000a48:	f000 f8d8 	bl	8000bfc <draw_sensor_value>

	// update
	update_progress_bars();
 8000a4c:	f000 fa16 	bl	8000e7c <update_progress_bars>
	update_page();
 8000a50:	f000 f95e 	bl	8000d10 <update_page>
	update_brightness();
 8000a54:	f000 fa8c 	bl	8000f70 <update_brightness>

}
 8000a58:	bf00      	nop
 8000a5a:	bd80      	pop	{r7, pc}

08000a5c <draw_color_buttons>:

void draw_color_buttons() {
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	af00      	add	r7, sp, #0

	ILI9341_Draw_Filled_Circle(40, 100, 20, RED);
 8000a60:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8000a64:	2214      	movs	r2, #20
 8000a66:	2164      	movs	r1, #100	; 0x64
 8000a68:	2028      	movs	r0, #40	; 0x28
 8000a6a:	f005 fb51 	bl	8006110 <ILI9341_Draw_Filled_Circle>
	ILI9341_Draw_Filled_Circle(40, 150, 20, GREEN);
 8000a6e:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8000a72:	2214      	movs	r2, #20
 8000a74:	2196      	movs	r1, #150	; 0x96
 8000a76:	2028      	movs	r0, #40	; 0x28
 8000a78:	f005 fb4a 	bl	8006110 <ILI9341_Draw_Filled_Circle>
	ILI9341_Draw_Filled_Circle(40, 200, 20, BLUE);
 8000a7c:	231f      	movs	r3, #31
 8000a7e:	2214      	movs	r2, #20
 8000a80:	21c8      	movs	r1, #200	; 0xc8
 8000a82:	2028      	movs	r0, #40	; 0x28
 8000a84:	f005 fb44 	bl	8006110 <ILI9341_Draw_Filled_Circle>

}
 8000a88:	bf00      	nop
 8000a8a:	bd80      	pop	{r7, pc}

08000a8c <draw_change_page_button>:

void draw_change_page_button() {
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	af00      	add	r7, sp, #0

	ILI9341_Draw_Filled_Circle(150, 50, 20,
 8000a90:	4b08      	ldr	r3, [pc, #32]	; (8000ab4 <draw_change_page_button+0x28>)
 8000a92:	7818      	ldrb	r0, [r3, #0]
 8000a94:	4b08      	ldr	r3, [pc, #32]	; (8000ab8 <draw_change_page_button+0x2c>)
 8000a96:	7819      	ldrb	r1, [r3, #0]
 8000a98:	4b08      	ldr	r3, [pc, #32]	; (8000abc <draw_change_page_button+0x30>)
 8000a9a:	781b      	ldrb	r3, [r3, #0]
 8000a9c:	461a      	mov	r2, r3
 8000a9e:	f000 faa5 	bl	8000fec <remix_color>
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	2214      	movs	r2, #20
 8000aa6:	2132      	movs	r1, #50	; 0x32
 8000aa8:	2096      	movs	r0, #150	; 0x96
 8000aaa:	f005 fb31 	bl	8006110 <ILI9341_Draw_Filled_Circle>
			remix_color(red_percent, green_percent, blue_percent));

}
 8000aae:	bf00      	nop
 8000ab0:	bd80      	pop	{r7, pc}
 8000ab2:	bf00      	nop
 8000ab4:	20000254 	.word	0x20000254
 8000ab8:	20025a64 	.word	0x20025a64
 8000abc:	20025a58 	.word	0x20025a58

08000ac0 <draw_progress_bars>:

void draw_progress_bars() {
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	b082      	sub	sp, #8
 8000ac4:	af02      	add	r7, sp, #8

	ILI9341_Draw_Filled_Rectangle_Coord(80, 80, 80 + (160 * red_percent / 100),
 8000ac6:	4b49      	ldr	r3, [pc, #292]	; (8000bec <draw_progress_bars+0x12c>)
 8000ac8:	781b      	ldrb	r3, [r3, #0]
 8000aca:	461a      	mov	r2, r3
 8000acc:	4613      	mov	r3, r2
 8000ace:	009b      	lsls	r3, r3, #2
 8000ad0:	4413      	add	r3, r2
 8000ad2:	015b      	lsls	r3, r3, #5
 8000ad4:	4a46      	ldr	r2, [pc, #280]	; (8000bf0 <draw_progress_bars+0x130>)
 8000ad6:	fb82 1203 	smull	r1, r2, r2, r3
 8000ada:	1152      	asrs	r2, r2, #5
 8000adc:	17db      	asrs	r3, r3, #31
 8000ade:	1ad3      	subs	r3, r2, r3
 8000ae0:	b29b      	uxth	r3, r3
 8000ae2:	3350      	adds	r3, #80	; 0x50
 8000ae4:	b29a      	uxth	r2, r3
 8000ae6:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8000aea:	9300      	str	r3, [sp, #0]
 8000aec:	2378      	movs	r3, #120	; 0x78
 8000aee:	2150      	movs	r1, #80	; 0x50
 8000af0:	2050      	movs	r0, #80	; 0x50
 8000af2:	f005 fb94 	bl	800621e <ILI9341_Draw_Filled_Rectangle_Coord>
			120, RED);
	ILI9341_Draw_Filled_Rectangle_Coord(80, 80 + 50,
			80 + (160 * green_percent / 100), 120 + 50, GREEN);
 8000af6:	4b3f      	ldr	r3, [pc, #252]	; (8000bf4 <draw_progress_bars+0x134>)
 8000af8:	781b      	ldrb	r3, [r3, #0]
 8000afa:	461a      	mov	r2, r3
 8000afc:	4613      	mov	r3, r2
 8000afe:	009b      	lsls	r3, r3, #2
 8000b00:	4413      	add	r3, r2
 8000b02:	015b      	lsls	r3, r3, #5
 8000b04:	4a3a      	ldr	r2, [pc, #232]	; (8000bf0 <draw_progress_bars+0x130>)
 8000b06:	fb82 1203 	smull	r1, r2, r2, r3
 8000b0a:	1152      	asrs	r2, r2, #5
 8000b0c:	17db      	asrs	r3, r3, #31
 8000b0e:	1ad3      	subs	r3, r2, r3
	ILI9341_Draw_Filled_Rectangle_Coord(80, 80 + 50,
 8000b10:	b29b      	uxth	r3, r3
 8000b12:	3350      	adds	r3, #80	; 0x50
 8000b14:	b29a      	uxth	r2, r3
 8000b16:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8000b1a:	9300      	str	r3, [sp, #0]
 8000b1c:	23aa      	movs	r3, #170	; 0xaa
 8000b1e:	2182      	movs	r1, #130	; 0x82
 8000b20:	2050      	movs	r0, #80	; 0x50
 8000b22:	f005 fb7c 	bl	800621e <ILI9341_Draw_Filled_Rectangle_Coord>
	ILI9341_Draw_Filled_Rectangle_Coord(80, 80 + 100,
			80 + (160 * blue_percent / 100), 120 + 100, BLUE);
 8000b26:	4b34      	ldr	r3, [pc, #208]	; (8000bf8 <draw_progress_bars+0x138>)
 8000b28:	781b      	ldrb	r3, [r3, #0]
 8000b2a:	461a      	mov	r2, r3
 8000b2c:	4613      	mov	r3, r2
 8000b2e:	009b      	lsls	r3, r3, #2
 8000b30:	4413      	add	r3, r2
 8000b32:	015b      	lsls	r3, r3, #5
 8000b34:	4a2e      	ldr	r2, [pc, #184]	; (8000bf0 <draw_progress_bars+0x130>)
 8000b36:	fb82 1203 	smull	r1, r2, r2, r3
 8000b3a:	1152      	asrs	r2, r2, #5
 8000b3c:	17db      	asrs	r3, r3, #31
 8000b3e:	1ad3      	subs	r3, r2, r3
	ILI9341_Draw_Filled_Rectangle_Coord(80, 80 + 100,
 8000b40:	b29b      	uxth	r3, r3
 8000b42:	3350      	adds	r3, #80	; 0x50
 8000b44:	b29a      	uxth	r2, r3
 8000b46:	231f      	movs	r3, #31
 8000b48:	9300      	str	r3, [sp, #0]
 8000b4a:	23dc      	movs	r3, #220	; 0xdc
 8000b4c:	21b4      	movs	r1, #180	; 0xb4
 8000b4e:	2050      	movs	r0, #80	; 0x50
 8000b50:	f005 fb65 	bl	800621e <ILI9341_Draw_Filled_Rectangle_Coord>

	ILI9341_Draw_Filled_Rectangle_Coord(80 + (160 * red_percent / 100), 80, 240,
 8000b54:	4b25      	ldr	r3, [pc, #148]	; (8000bec <draw_progress_bars+0x12c>)
 8000b56:	781b      	ldrb	r3, [r3, #0]
 8000b58:	461a      	mov	r2, r3
 8000b5a:	4613      	mov	r3, r2
 8000b5c:	009b      	lsls	r3, r3, #2
 8000b5e:	4413      	add	r3, r2
 8000b60:	015b      	lsls	r3, r3, #5
 8000b62:	4a23      	ldr	r2, [pc, #140]	; (8000bf0 <draw_progress_bars+0x130>)
 8000b64:	fb82 1203 	smull	r1, r2, r2, r3
 8000b68:	1152      	asrs	r2, r2, #5
 8000b6a:	17db      	asrs	r3, r3, #31
 8000b6c:	1ad3      	subs	r3, r2, r3
 8000b6e:	b29b      	uxth	r3, r3
 8000b70:	3350      	adds	r3, #80	; 0x50
 8000b72:	b298      	uxth	r0, r3
 8000b74:	f64f 6359 	movw	r3, #65113	; 0xfe59
 8000b78:	9300      	str	r3, [sp, #0]
 8000b7a:	2378      	movs	r3, #120	; 0x78
 8000b7c:	22f0      	movs	r2, #240	; 0xf0
 8000b7e:	2150      	movs	r1, #80	; 0x50
 8000b80:	f005 fb4d 	bl	800621e <ILI9341_Draw_Filled_Rectangle_Coord>
			120, LIGHTRED);
	ILI9341_Draw_Filled_Rectangle_Coord(80 + (160 * green_percent / 100),
 8000b84:	4b1b      	ldr	r3, [pc, #108]	; (8000bf4 <draw_progress_bars+0x134>)
 8000b86:	781b      	ldrb	r3, [r3, #0]
 8000b88:	461a      	mov	r2, r3
 8000b8a:	4613      	mov	r3, r2
 8000b8c:	009b      	lsls	r3, r3, #2
 8000b8e:	4413      	add	r3, r2
 8000b90:	015b      	lsls	r3, r3, #5
 8000b92:	4a17      	ldr	r2, [pc, #92]	; (8000bf0 <draw_progress_bars+0x130>)
 8000b94:	fb82 1203 	smull	r1, r2, r2, r3
 8000b98:	1152      	asrs	r2, r2, #5
 8000b9a:	17db      	asrs	r3, r3, #31
 8000b9c:	1ad3      	subs	r3, r2, r3
 8000b9e:	b29b      	uxth	r3, r3
 8000ba0:	3350      	adds	r3, #80	; 0x50
 8000ba2:	b298      	uxth	r0, r3
 8000ba4:	f24d 73f9 	movw	r3, #55289	; 0xd7f9
 8000ba8:	9300      	str	r3, [sp, #0]
 8000baa:	23aa      	movs	r3, #170	; 0xaa
 8000bac:	22f0      	movs	r2, #240	; 0xf0
 8000bae:	2182      	movs	r1, #130	; 0x82
 8000bb0:	f005 fb35 	bl	800621e <ILI9341_Draw_Filled_Rectangle_Coord>
			80 + 50, 240, 120 + 50, LIGHTGREEN);
	ILI9341_Draw_Filled_Rectangle_Coord(80 + (160 * blue_percent / 100),
 8000bb4:	4b10      	ldr	r3, [pc, #64]	; (8000bf8 <draw_progress_bars+0x138>)
 8000bb6:	781b      	ldrb	r3, [r3, #0]
 8000bb8:	461a      	mov	r2, r3
 8000bba:	4613      	mov	r3, r2
 8000bbc:	009b      	lsls	r3, r3, #2
 8000bbe:	4413      	add	r3, r2
 8000bc0:	015b      	lsls	r3, r3, #5
 8000bc2:	4a0b      	ldr	r2, [pc, #44]	; (8000bf0 <draw_progress_bars+0x130>)
 8000bc4:	fb82 1203 	smull	r1, r2, r2, r3
 8000bc8:	1152      	asrs	r2, r2, #5
 8000bca:	17db      	asrs	r3, r3, #31
 8000bcc:	1ad3      	subs	r3, r2, r3
 8000bce:	b29b      	uxth	r3, r3
 8000bd0:	3350      	adds	r3, #80	; 0x50
 8000bd2:	b298      	uxth	r0, r3
 8000bd4:	f64c 63bf 	movw	r3, #52927	; 0xcebf
 8000bd8:	9300      	str	r3, [sp, #0]
 8000bda:	23dc      	movs	r3, #220	; 0xdc
 8000bdc:	22f0      	movs	r2, #240	; 0xf0
 8000bde:	21b4      	movs	r1, #180	; 0xb4
 8000be0:	f005 fb1d 	bl	800621e <ILI9341_Draw_Filled_Rectangle_Coord>
			80 + 100, 240, 120 + 100, LIGHTBLUE);

}
 8000be4:	bf00      	nop
 8000be6:	46bd      	mov	sp, r7
 8000be8:	bd80      	pop	{r7, pc}
 8000bea:	bf00      	nop
 8000bec:	20000254 	.word	0x20000254
 8000bf0:	51eb851f 	.word	0x51eb851f
 8000bf4:	20025a64 	.word	0x20025a64
 8000bf8:	20025a58 	.word	0x20025a58

08000bfc <draw_sensor_value>:

void draw_sensor_value() {
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b086      	sub	sp, #24
 8000c00:	af02      	add	r7, sp, #8

	char str[10];

	sprintf(str,"%.1fC ",t);
 8000c02:	4b18      	ldr	r3, [pc, #96]	; (8000c64 <draw_sensor_value+0x68>)
 8000c04:	edd3 7a00 	vldr	s15, [r3]
 8000c08:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000c0c:	1d38      	adds	r0, r7, #4
 8000c0e:	ec53 2b17 	vmov	r2, r3, d7
 8000c12:	4915      	ldr	r1, [pc, #84]	; (8000c68 <draw_sensor_value+0x6c>)
 8000c14:	f007 f96a 	bl	8007eec <siprintf>

	ILI9341_Draw_Text(str, 30, 40, BLACK, 2, WHITE);
 8000c18:	1d38      	adds	r0, r7, #4
 8000c1a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000c1e:	9301      	str	r3, [sp, #4]
 8000c20:	2302      	movs	r3, #2
 8000c22:	9300      	str	r3, [sp, #0]
 8000c24:	2300      	movs	r3, #0
 8000c26:	2228      	movs	r2, #40	; 0x28
 8000c28:	211e      	movs	r1, #30
 8000c2a:	f005 fbeb 	bl	8006404 <ILI9341_Draw_Text>

	sprintf(str,"%.1f%%RH ",h);
 8000c2e:	4b0f      	ldr	r3, [pc, #60]	; (8000c6c <draw_sensor_value+0x70>)
 8000c30:	edd3 7a00 	vldr	s15, [r3]
 8000c34:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000c38:	1d38      	adds	r0, r7, #4
 8000c3a:	ec53 2b17 	vmov	r2, r3, d7
 8000c3e:	490c      	ldr	r1, [pc, #48]	; (8000c70 <draw_sensor_value+0x74>)
 8000c40:	f007 f954 	bl	8007eec <siprintf>

	ILI9341_Draw_Text(str, 230, 40, BLACK, 2, WHITE);
 8000c44:	1d38      	adds	r0, r7, #4
 8000c46:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000c4a:	9301      	str	r3, [sp, #4]
 8000c4c:	2302      	movs	r3, #2
 8000c4e:	9300      	str	r3, [sp, #0]
 8000c50:	2300      	movs	r3, #0
 8000c52:	2228      	movs	r2, #40	; 0x28
 8000c54:	21e6      	movs	r1, #230	; 0xe6
 8000c56:	f005 fbd5 	bl	8006404 <ILI9341_Draw_Text>

}
 8000c5a:	bf00      	nop
 8000c5c:	3710      	adds	r7, #16
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	bd80      	pop	{r7, pc}
 8000c62:	bf00      	nop
 8000c64:	20000250 	.word	0x20000250
 8000c68:	0800aba0 	.word	0x0800aba0
 8000c6c:	20025a68 	.word	0x20025a68
 8000c70:	0800aba8 	.word	0x0800aba8

08000c74 <draw_color_percent>:

void draw_color_percent() {
 8000c74:	b580      	push	{r7, lr}
 8000c76:	b086      	sub	sp, #24
 8000c78:	af02      	add	r7, sp, #8

	char str[10];

	sprintf(str, "%d%%    ", red_percent);
 8000c7a:	4b1e      	ldr	r3, [pc, #120]	; (8000cf4 <draw_color_percent+0x80>)
 8000c7c:	781b      	ldrb	r3, [r3, #0]
 8000c7e:	461a      	mov	r2, r3
 8000c80:	1d3b      	adds	r3, r7, #4
 8000c82:	491d      	ldr	r1, [pc, #116]	; (8000cf8 <draw_color_percent+0x84>)
 8000c84:	4618      	mov	r0, r3
 8000c86:	f007 f931 	bl	8007eec <siprintf>
	ILI9341_Draw_Text(str, 250, 90, BLACK, 3, WHITE);
 8000c8a:	1d38      	adds	r0, r7, #4
 8000c8c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000c90:	9301      	str	r3, [sp, #4]
 8000c92:	2303      	movs	r3, #3
 8000c94:	9300      	str	r3, [sp, #0]
 8000c96:	2300      	movs	r3, #0
 8000c98:	225a      	movs	r2, #90	; 0x5a
 8000c9a:	21fa      	movs	r1, #250	; 0xfa
 8000c9c:	f005 fbb2 	bl	8006404 <ILI9341_Draw_Text>

	sprintf(str, "%d%%    ", green_percent);
 8000ca0:	4b16      	ldr	r3, [pc, #88]	; (8000cfc <draw_color_percent+0x88>)
 8000ca2:	781b      	ldrb	r3, [r3, #0]
 8000ca4:	461a      	mov	r2, r3
 8000ca6:	1d3b      	adds	r3, r7, #4
 8000ca8:	4913      	ldr	r1, [pc, #76]	; (8000cf8 <draw_color_percent+0x84>)
 8000caa:	4618      	mov	r0, r3
 8000cac:	f007 f91e 	bl	8007eec <siprintf>
	ILI9341_Draw_Text(str, 250, 140, BLACK, 3, WHITE);
 8000cb0:	1d38      	adds	r0, r7, #4
 8000cb2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000cb6:	9301      	str	r3, [sp, #4]
 8000cb8:	2303      	movs	r3, #3
 8000cba:	9300      	str	r3, [sp, #0]
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	228c      	movs	r2, #140	; 0x8c
 8000cc0:	21fa      	movs	r1, #250	; 0xfa
 8000cc2:	f005 fb9f 	bl	8006404 <ILI9341_Draw_Text>

	sprintf(str, "%d%%    ", blue_percent);
 8000cc6:	4b0e      	ldr	r3, [pc, #56]	; (8000d00 <draw_color_percent+0x8c>)
 8000cc8:	781b      	ldrb	r3, [r3, #0]
 8000cca:	461a      	mov	r2, r3
 8000ccc:	1d3b      	adds	r3, r7, #4
 8000cce:	490a      	ldr	r1, [pc, #40]	; (8000cf8 <draw_color_percent+0x84>)
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	f007 f90b 	bl	8007eec <siprintf>
	ILI9341_Draw_Text(str, 250, 190, BLACK, 3, WHITE);
 8000cd6:	1d38      	adds	r0, r7, #4
 8000cd8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000cdc:	9301      	str	r3, [sp, #4]
 8000cde:	2303      	movs	r3, #3
 8000ce0:	9300      	str	r3, [sp, #0]
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	22be      	movs	r2, #190	; 0xbe
 8000ce6:	21fa      	movs	r1, #250	; 0xfa
 8000ce8:	f005 fb8c 	bl	8006404 <ILI9341_Draw_Text>

}
 8000cec:	bf00      	nop
 8000cee:	3710      	adds	r7, #16
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	bd80      	pop	{r7, pc}
 8000cf4:	20000254 	.word	0x20000254
 8000cf8:	0800abb4 	.word	0x0800abb4
 8000cfc:	20025a64 	.word	0x20025a64
 8000d00:	20025a58 	.word	0x20025a58

08000d04 <second_page>:

void second_page() {
 8000d04:	b580      	push	{r7, lr}
 8000d06:	af00      	add	r7, sp, #0


			update_page();
 8000d08:	f000 f802 	bl	8000d10 <update_page>

}
 8000d0c:	bf00      	nop
 8000d0e:	bd80      	pop	{r7, pc}

08000d10 <update_page>:

void update_page() {
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b082      	sub	sp, #8
 8000d14:	af02      	add	r7, sp, #8

	if (page_num == 1){
 8000d16:	4b4f      	ldr	r3, [pc, #316]	; (8000e54 <update_page+0x144>)
 8000d18:	781b      	ldrb	r3, [r3, #0]
 8000d1a:	2b01      	cmp	r3, #1
 8000d1c:	d17d      	bne.n	8000e1a <update_page+0x10a>
	if (TP_Touchpad_Pressed()) {
 8000d1e:	f006 fa81 	bl	8007224 <TP_Touchpad_Pressed>
 8000d22:	4603      	mov	r3, r0
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	f000 8092 	beq.w	8000e4e <update_page+0x13e>

		if (TP_Read_Coordinates(coordinates) == TOUCHPAD_DATA_OK) {
 8000d2a:	484b      	ldr	r0, [pc, #300]	; (8000e58 <update_page+0x148>)
 8000d2c:	f006 f9b8 	bl	80070a0 <TP_Read_Coordinates>
 8000d30:	4603      	mov	r3, r0
 8000d32:	2b01      	cmp	r3, #1
 8000d34:	f040 808b 	bne.w	8000e4e <update_page+0x13e>

			if (coordinates[0] > 30 && coordinates[0] < 80
 8000d38:	4b47      	ldr	r3, [pc, #284]	; (8000e58 <update_page+0x148>)
 8000d3a:	881b      	ldrh	r3, [r3, #0]
 8000d3c:	2b1e      	cmp	r3, #30
 8000d3e:	f240 8086 	bls.w	8000e4e <update_page+0x13e>
 8000d42:	4b45      	ldr	r3, [pc, #276]	; (8000e58 <update_page+0x148>)
 8000d44:	881b      	ldrh	r3, [r3, #0]
 8000d46:	2b4f      	cmp	r3, #79	; 0x4f
 8000d48:	f200 8081 	bhi.w	8000e4e <update_page+0x13e>
					&& coordinates[1] < 200 && coordinates[1] > 150) {
 8000d4c:	4b42      	ldr	r3, [pc, #264]	; (8000e58 <update_page+0x148>)
 8000d4e:	885b      	ldrh	r3, [r3, #2]
 8000d50:	2bc7      	cmp	r3, #199	; 0xc7
 8000d52:	d87c      	bhi.n	8000e4e <update_page+0x13e>
 8000d54:	4b40      	ldr	r3, [pc, #256]	; (8000e58 <update_page+0x148>)
 8000d56:	885b      	ldrh	r3, [r3, #2]
 8000d58:	2b96      	cmp	r3, #150	; 0x96
 8000d5a:	d978      	bls.n	8000e4e <update_page+0x13e>
				ILI9341_Fill_Screen(WHITE);
 8000d5c:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8000d60:	f005 ffde 	bl	8006d20 <ILI9341_Fill_Screen>
				ILI9341_Draw_Image( (const char*)me, 3);
 8000d64:	2103      	movs	r1, #3
 8000d66:	483d      	ldr	r0, [pc, #244]	; (8000e5c <update_page+0x14c>)
 8000d68:	f005 fb7a 	bl	8006460 <ILI9341_Draw_Image>
				ILI9341_Draw_Rectangle(210, 10, 100, 100, WHITE);
 8000d6c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000d70:	9300      	str	r3, [sp, #0]
 8000d72:	2364      	movs	r3, #100	; 0x64
 8000d74:	2264      	movs	r2, #100	; 0x64
 8000d76:	210a      	movs	r1, #10
 8000d78:	20d2      	movs	r0, #210	; 0xd2
 8000d7a:	f006 f8d1 	bl	8006f20 <ILI9341_Draw_Rectangle>
				ILI9341_Draw_Text("Tantatorn Suksangwarn", 210, 10, remix_color(red_percent, green_percent, blue_percent), 2, WHITE);
 8000d7e:	4b38      	ldr	r3, [pc, #224]	; (8000e60 <update_page+0x150>)
 8000d80:	7818      	ldrb	r0, [r3, #0]
 8000d82:	4b38      	ldr	r3, [pc, #224]	; (8000e64 <update_page+0x154>)
 8000d84:	7819      	ldrb	r1, [r3, #0]
 8000d86:	4b38      	ldr	r3, [pc, #224]	; (8000e68 <update_page+0x158>)
 8000d88:	781b      	ldrb	r3, [r3, #0]
 8000d8a:	461a      	mov	r2, r3
 8000d8c:	f000 f92e 	bl	8000fec <remix_color>
 8000d90:	4603      	mov	r3, r0
 8000d92:	461a      	mov	r2, r3
 8000d94:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000d98:	9301      	str	r3, [sp, #4]
 8000d9a:	2302      	movs	r3, #2
 8000d9c:	9300      	str	r3, [sp, #0]
 8000d9e:	4613      	mov	r3, r2
 8000da0:	220a      	movs	r2, #10
 8000da2:	21d2      	movs	r1, #210	; 0xd2
 8000da4:	4831      	ldr	r0, [pc, #196]	; (8000e6c <update_page+0x15c>)
 8000da6:	f005 fb2d 	bl	8006404 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("61010402", 210, 30, remix_color(red_percent, green_percent, blue_percent), 2, WHITE);
 8000daa:	4b2d      	ldr	r3, [pc, #180]	; (8000e60 <update_page+0x150>)
 8000dac:	7818      	ldrb	r0, [r3, #0]
 8000dae:	4b2d      	ldr	r3, [pc, #180]	; (8000e64 <update_page+0x154>)
 8000db0:	7819      	ldrb	r1, [r3, #0]
 8000db2:	4b2d      	ldr	r3, [pc, #180]	; (8000e68 <update_page+0x158>)
 8000db4:	781b      	ldrb	r3, [r3, #0]
 8000db6:	461a      	mov	r2, r3
 8000db8:	f000 f918 	bl	8000fec <remix_color>
 8000dbc:	4603      	mov	r3, r0
 8000dbe:	461a      	mov	r2, r3
 8000dc0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000dc4:	9301      	str	r3, [sp, #4]
 8000dc6:	2302      	movs	r3, #2
 8000dc8:	9300      	str	r3, [sp, #0]
 8000dca:	4613      	mov	r3, r2
 8000dcc:	221e      	movs	r2, #30
 8000dce:	21d2      	movs	r1, #210	; 0xd2
 8000dd0:	4827      	ldr	r0, [pc, #156]	; (8000e70 <update_page+0x160>)
 8000dd2:	f005 fb17 	bl	8006404 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("Group 15", 210, 50, remix_color(red_percent, green_percent, blue_percent), 2, WHITE);
 8000dd6:	4b22      	ldr	r3, [pc, #136]	; (8000e60 <update_page+0x150>)
 8000dd8:	7818      	ldrb	r0, [r3, #0]
 8000dda:	4b22      	ldr	r3, [pc, #136]	; (8000e64 <update_page+0x154>)
 8000ddc:	7819      	ldrb	r1, [r3, #0]
 8000dde:	4b22      	ldr	r3, [pc, #136]	; (8000e68 <update_page+0x158>)
 8000de0:	781b      	ldrb	r3, [r3, #0]
 8000de2:	461a      	mov	r2, r3
 8000de4:	f000 f902 	bl	8000fec <remix_color>
 8000de8:	4603      	mov	r3, r0
 8000dea:	461a      	mov	r2, r3
 8000dec:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000df0:	9301      	str	r3, [sp, #4]
 8000df2:	2302      	movs	r3, #2
 8000df4:	9300      	str	r3, [sp, #0]
 8000df6:	4613      	mov	r3, r2
 8000df8:	2232      	movs	r2, #50	; 0x32
 8000dfa:	21d2      	movs	r1, #210	; 0xd2
 8000dfc:	481d      	ldr	r0, [pc, #116]	; (8000e74 <update_page+0x164>)
 8000dfe:	f005 fb01 	bl	8006404 <ILI9341_Draw_Text>
				page_num = 2;
 8000e02:	4b14      	ldr	r3, [pc, #80]	; (8000e54 <update_page+0x144>)
 8000e04:	2202      	movs	r2, #2
 8000e06:	701a      	strb	r2, [r3, #0]
				HAL_Delay(200);
 8000e08:	20c8      	movs	r0, #200	; 0xc8
 8000e0a:	f000 fecd 	bl	8001ba8 <HAL_Delay>
				time = HAL_GetTick();
 8000e0e:	f000 febf 	bl	8001b90 <HAL_GetTick>
 8000e12:	4602      	mov	r2, r0
 8000e14:	4b18      	ldr	r3, [pc, #96]	; (8000e78 <update_page+0x168>)
 8000e16:	601a      	str	r2, [r3, #0]
		if(TP_Touchpad_Pressed() || HAL_GetTick()-time > 5000){
			ILI9341_Fill_Screen(WHITE);
			page_num = 1;
		}
	}
}
 8000e18:	e019      	b.n	8000e4e <update_page+0x13e>
	else if(page_num == 2){
 8000e1a:	4b0e      	ldr	r3, [pc, #56]	; (8000e54 <update_page+0x144>)
 8000e1c:	781b      	ldrb	r3, [r3, #0]
 8000e1e:	2b02      	cmp	r3, #2
 8000e20:	d115      	bne.n	8000e4e <update_page+0x13e>
		if(TP_Touchpad_Pressed() || HAL_GetTick()-time > 5000){
 8000e22:	f006 f9ff 	bl	8007224 <TP_Touchpad_Pressed>
 8000e26:	4603      	mov	r3, r0
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d109      	bne.n	8000e40 <update_page+0x130>
 8000e2c:	f000 feb0 	bl	8001b90 <HAL_GetTick>
 8000e30:	4602      	mov	r2, r0
 8000e32:	4b11      	ldr	r3, [pc, #68]	; (8000e78 <update_page+0x168>)
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	1ad3      	subs	r3, r2, r3
 8000e38:	f241 3288 	movw	r2, #5000	; 0x1388
 8000e3c:	4293      	cmp	r3, r2
 8000e3e:	d906      	bls.n	8000e4e <update_page+0x13e>
			ILI9341_Fill_Screen(WHITE);
 8000e40:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8000e44:	f005 ff6c 	bl	8006d20 <ILI9341_Fill_Screen>
			page_num = 1;
 8000e48:	4b02      	ldr	r3, [pc, #8]	; (8000e54 <update_page+0x144>)
 8000e4a:	2201      	movs	r2, #1
 8000e4c:	701a      	strb	r2, [r3, #0]
}
 8000e4e:	bf00      	nop
 8000e50:	46bd      	mov	sp, r7
 8000e52:	bd80      	pop	{r7, pc}
 8000e54:	20025a6e 	.word	0x20025a6e
 8000e58:	20025a5c 	.word	0x20025a5c
 8000e5c:	20000258 	.word	0x20000258
 8000e60:	20000254 	.word	0x20000254
 8000e64:	20025a64 	.word	0x20025a64
 8000e68:	20025a58 	.word	0x20025a58
 8000e6c:	0800abc0 	.word	0x0800abc0
 8000e70:	0800abd8 	.word	0x0800abd8
 8000e74:	0800abe4 	.word	0x0800abe4
 8000e78:	20025a60 	.word	0x20025a60

08000e7c <update_progress_bars>:

void update_progress_bars() {
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	af00      	add	r7, sp, #0

		if (TP_Touchpad_Pressed()) {
 8000e80:	f006 f9d0 	bl	8007224 <TP_Touchpad_Pressed>
 8000e84:	4603      	mov	r3, r0
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d065      	beq.n	8000f56 <update_progress_bars+0xda>

			if (TP_Read_Coordinates(coordinates) == TOUCHPAD_DATA_OK) {
 8000e8a:	4834      	ldr	r0, [pc, #208]	; (8000f5c <update_progress_bars+0xe0>)
 8000e8c:	f006 f908 	bl	80070a0 <TP_Read_Coordinates>
 8000e90:	4603      	mov	r3, r0
 8000e92:	2b01      	cmp	r3, #1
 8000e94:	d15f      	bne.n	8000f56 <update_progress_bars+0xda>

				// push red button
				if (coordinates[0] > 90 && coordinates[0] < 140
 8000e96:	4b31      	ldr	r3, [pc, #196]	; (8000f5c <update_progress_bars+0xe0>)
 8000e98:	881b      	ldrh	r3, [r3, #0]
 8000e9a:	2b5a      	cmp	r3, #90	; 0x5a
 8000e9c:	d91a      	bls.n	8000ed4 <update_progress_bars+0x58>
 8000e9e:	4b2f      	ldr	r3, [pc, #188]	; (8000f5c <update_progress_bars+0xe0>)
 8000ea0:	881b      	ldrh	r3, [r3, #0]
 8000ea2:	2b8b      	cmp	r3, #139	; 0x8b
 8000ea4:	d816      	bhi.n	8000ed4 <update_progress_bars+0x58>
						&& coordinates[1] < 310 && coordinates[1] > 260) {
 8000ea6:	4b2d      	ldr	r3, [pc, #180]	; (8000f5c <update_progress_bars+0xe0>)
 8000ea8:	885b      	ldrh	r3, [r3, #2]
 8000eaa:	f5b3 7f9b 	cmp.w	r3, #310	; 0x136
 8000eae:	d211      	bcs.n	8000ed4 <update_progress_bars+0x58>
 8000eb0:	4b2a      	ldr	r3, [pc, #168]	; (8000f5c <update_progress_bars+0xe0>)
 8000eb2:	885b      	ldrh	r3, [r3, #2]
 8000eb4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8000eb8:	d90c      	bls.n	8000ed4 <update_progress_bars+0x58>

					red_percent += 10;
 8000eba:	4b29      	ldr	r3, [pc, #164]	; (8000f60 <update_progress_bars+0xe4>)
 8000ebc:	781b      	ldrb	r3, [r3, #0]
 8000ebe:	330a      	adds	r3, #10
 8000ec0:	b2da      	uxtb	r2, r3
 8000ec2:	4b27      	ldr	r3, [pc, #156]	; (8000f60 <update_progress_bars+0xe4>)
 8000ec4:	701a      	strb	r2, [r3, #0]
					if (red_percent > 100) {
 8000ec6:	4b26      	ldr	r3, [pc, #152]	; (8000f60 <update_progress_bars+0xe4>)
 8000ec8:	781b      	ldrb	r3, [r3, #0]
 8000eca:	2b64      	cmp	r3, #100	; 0x64
 8000ecc:	d902      	bls.n	8000ed4 <update_progress_bars+0x58>
						red_percent = 0;
 8000ece:	4b24      	ldr	r3, [pc, #144]	; (8000f60 <update_progress_bars+0xe4>)
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	701a      	strb	r2, [r3, #0]
					}

				}

				// push green button
				if (coordinates[0] > 130 && coordinates[0] < 180
 8000ed4:	4b21      	ldr	r3, [pc, #132]	; (8000f5c <update_progress_bars+0xe0>)
 8000ed6:	881b      	ldrh	r3, [r3, #0]
 8000ed8:	2b82      	cmp	r3, #130	; 0x82
 8000eda:	d91a      	bls.n	8000f12 <update_progress_bars+0x96>
 8000edc:	4b1f      	ldr	r3, [pc, #124]	; (8000f5c <update_progress_bars+0xe0>)
 8000ede:	881b      	ldrh	r3, [r3, #0]
 8000ee0:	2bb3      	cmp	r3, #179	; 0xb3
 8000ee2:	d816      	bhi.n	8000f12 <update_progress_bars+0x96>
						&& coordinates[1] < 310 && coordinates[1] > 260) {
 8000ee4:	4b1d      	ldr	r3, [pc, #116]	; (8000f5c <update_progress_bars+0xe0>)
 8000ee6:	885b      	ldrh	r3, [r3, #2]
 8000ee8:	f5b3 7f9b 	cmp.w	r3, #310	; 0x136
 8000eec:	d211      	bcs.n	8000f12 <update_progress_bars+0x96>
 8000eee:	4b1b      	ldr	r3, [pc, #108]	; (8000f5c <update_progress_bars+0xe0>)
 8000ef0:	885b      	ldrh	r3, [r3, #2]
 8000ef2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8000ef6:	d90c      	bls.n	8000f12 <update_progress_bars+0x96>
					green_percent += 10;
 8000ef8:	4b1a      	ldr	r3, [pc, #104]	; (8000f64 <update_progress_bars+0xe8>)
 8000efa:	781b      	ldrb	r3, [r3, #0]
 8000efc:	330a      	adds	r3, #10
 8000efe:	b2da      	uxtb	r2, r3
 8000f00:	4b18      	ldr	r3, [pc, #96]	; (8000f64 <update_progress_bars+0xe8>)
 8000f02:	701a      	strb	r2, [r3, #0]
					if (green_percent > 100) {
 8000f04:	4b17      	ldr	r3, [pc, #92]	; (8000f64 <update_progress_bars+0xe8>)
 8000f06:	781b      	ldrb	r3, [r3, #0]
 8000f08:	2b64      	cmp	r3, #100	; 0x64
 8000f0a:	d902      	bls.n	8000f12 <update_progress_bars+0x96>
						green_percent = 0;
 8000f0c:	4b15      	ldr	r3, [pc, #84]	; (8000f64 <update_progress_bars+0xe8>)
 8000f0e:	2200      	movs	r2, #0
 8000f10:	701a      	strb	r2, [r3, #0]
					}
				}

				// push blue button
				if (coordinates[0] > 190 && coordinates[0] < 220
 8000f12:	4b12      	ldr	r3, [pc, #72]	; (8000f5c <update_progress_bars+0xe0>)
 8000f14:	881b      	ldrh	r3, [r3, #0]
 8000f16:	2bbe      	cmp	r3, #190	; 0xbe
 8000f18:	d91a      	bls.n	8000f50 <update_progress_bars+0xd4>
 8000f1a:	4b10      	ldr	r3, [pc, #64]	; (8000f5c <update_progress_bars+0xe0>)
 8000f1c:	881b      	ldrh	r3, [r3, #0]
 8000f1e:	2bdb      	cmp	r3, #219	; 0xdb
 8000f20:	d816      	bhi.n	8000f50 <update_progress_bars+0xd4>
						&& coordinates[1] < 310 && coordinates[1] > 260) {
 8000f22:	4b0e      	ldr	r3, [pc, #56]	; (8000f5c <update_progress_bars+0xe0>)
 8000f24:	885b      	ldrh	r3, [r3, #2]
 8000f26:	f5b3 7f9b 	cmp.w	r3, #310	; 0x136
 8000f2a:	d211      	bcs.n	8000f50 <update_progress_bars+0xd4>
 8000f2c:	4b0b      	ldr	r3, [pc, #44]	; (8000f5c <update_progress_bars+0xe0>)
 8000f2e:	885b      	ldrh	r3, [r3, #2]
 8000f30:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8000f34:	d90c      	bls.n	8000f50 <update_progress_bars+0xd4>
					blue_percent += 10;
 8000f36:	4b0c      	ldr	r3, [pc, #48]	; (8000f68 <update_progress_bars+0xec>)
 8000f38:	781b      	ldrb	r3, [r3, #0]
 8000f3a:	330a      	adds	r3, #10
 8000f3c:	b2da      	uxtb	r2, r3
 8000f3e:	4b0a      	ldr	r3, [pc, #40]	; (8000f68 <update_progress_bars+0xec>)
 8000f40:	701a      	strb	r2, [r3, #0]
					if (blue_percent > 100) {
 8000f42:	4b09      	ldr	r3, [pc, #36]	; (8000f68 <update_progress_bars+0xec>)
 8000f44:	781b      	ldrb	r3, [r3, #0]
 8000f46:	2b64      	cmp	r3, #100	; 0x64
 8000f48:	d902      	bls.n	8000f50 <update_progress_bars+0xd4>
						blue_percent = 0;
 8000f4a:	4b07      	ldr	r3, [pc, #28]	; (8000f68 <update_progress_bars+0xec>)
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	701a      	strb	r2, [r3, #0]
					}
				}

				HAL_Delay(200);
 8000f50:	20c8      	movs	r0, #200	; 0xc8
 8000f52:	f000 fe29 	bl	8001ba8 <HAL_Delay>

			}

		}

}
 8000f56:	bf00      	nop
 8000f58:	bd80      	pop	{r7, pc}
 8000f5a:	bf00      	nop
 8000f5c:	20025a5c 	.word	0x20025a5c
 8000f60:	20000254 	.word	0x20000254
 8000f64:	20025a64 	.word	0x20025a64
 8000f68:	20025a58 	.word	0x20025a58
 8000f6c:	00000000 	.word	0x00000000

08000f70 <update_brightness>:

void update_brightness(){
 8000f70:	b480      	push	{r7}
 8000f72:	b083      	sub	sp, #12
 8000f74:	af00      	add	r7, sp, #0

	float dutyCycle = potentiometer_val/4095.0;
 8000f76:	4b18      	ldr	r3, [pc, #96]	; (8000fd8 <update_brightness+0x68>)
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	ee07 3a90 	vmov	s15, r3
 8000f7e:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 8000f82:	ed9f 5b13 	vldr	d5, [pc, #76]	; 8000fd0 <update_brightness+0x60>
 8000f86:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000f8a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000f8e:	edc7 7a01 	vstr	s15, [r7, #4]
	htim2.Instance -> CCR3 = (10000-1) * dutyCycle;
 8000f92:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f96:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8000fdc <update_brightness+0x6c>
 8000f9a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f9e:	4b10      	ldr	r3, [pc, #64]	; (8000fe0 <update_brightness+0x70>)
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000fa6:	ee17 2a90 	vmov	r2, s15
 8000faa:	63da      	str	r2, [r3, #60]	; 0x3c
	pwm = (GPIOB->IDR & GPIO_PIN_10) >> 10;
 8000fac:	4b0d      	ldr	r3, [pc, #52]	; (8000fe4 <update_brightness+0x74>)
 8000fae:	691b      	ldr	r3, [r3, #16]
 8000fb0:	0a9b      	lsrs	r3, r3, #10
 8000fb2:	b2db      	uxtb	r3, r3
 8000fb4:	f003 0301 	and.w	r3, r3, #1
 8000fb8:	b2da      	uxtb	r2, r3
 8000fba:	4b0b      	ldr	r3, [pc, #44]	; (8000fe8 <update_brightness+0x78>)
 8000fbc:	701a      	strb	r2, [r3, #0]

}
 8000fbe:	bf00      	nop
 8000fc0:	370c      	adds	r7, #12
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc8:	4770      	bx	lr
 8000fca:	bf00      	nop
 8000fcc:	f3af 8000 	nop.w
 8000fd0:	00000000 	.word	0x00000000
 8000fd4:	40affe00 	.word	0x40affe00
 8000fd8:	20025a70 	.word	0x20025a70
 8000fdc:	461c3c00 	.word	0x461c3c00
 8000fe0:	20025b78 	.word	0x20025b78
 8000fe4:	40020400 	.word	0x40020400
 8000fe8:	20025a6c 	.word	0x20025a6c

08000fec <remix_color>:

// r g b in percent
uint16_t remix_color(uint8_t r, uint8_t g, uint8_t b) {
 8000fec:	b480      	push	{r7}
 8000fee:	b083      	sub	sp, #12
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	71fb      	strb	r3, [r7, #7]
 8000ff6:	460b      	mov	r3, r1
 8000ff8:	71bb      	strb	r3, [r7, #6]
 8000ffa:	4613      	mov	r3, r2
 8000ffc:	717b      	strb	r3, [r7, #5]

		return (((r * RED) / 100) & RED) | (((g * GREEN) / 100) & GREEN)
 8000ffe:	79fa      	ldrb	r2, [r7, #7]
 8001000:	4613      	mov	r3, r2
 8001002:	015b      	lsls	r3, r3, #5
 8001004:	1a9b      	subs	r3, r3, r2
 8001006:	02db      	lsls	r3, r3, #11
 8001008:	4a18      	ldr	r2, [pc, #96]	; (800106c <remix_color+0x80>)
 800100a:	fb82 1203 	smull	r1, r2, r2, r3
 800100e:	1152      	asrs	r2, r2, #5
 8001010:	17db      	asrs	r3, r3, #31
 8001012:	1ad3      	subs	r3, r2, r3
 8001014:	b21a      	sxth	r2, r3
 8001016:	4b16      	ldr	r3, [pc, #88]	; (8001070 <remix_color+0x84>)
 8001018:	4013      	ands	r3, r2
 800101a:	b219      	sxth	r1, r3
 800101c:	79ba      	ldrb	r2, [r7, #6]
 800101e:	4613      	mov	r3, r2
 8001020:	019b      	lsls	r3, r3, #6
 8001022:	1a9b      	subs	r3, r3, r2
 8001024:	015b      	lsls	r3, r3, #5
 8001026:	4a11      	ldr	r2, [pc, #68]	; (800106c <remix_color+0x80>)
 8001028:	fb82 0203 	smull	r0, r2, r2, r3
 800102c:	1152      	asrs	r2, r2, #5
 800102e:	17db      	asrs	r3, r3, #31
 8001030:	1ad3      	subs	r3, r2, r3
 8001032:	b21b      	sxth	r3, r3
 8001034:	f403 63fc 	and.w	r3, r3, #2016	; 0x7e0
 8001038:	b21b      	sxth	r3, r3
 800103a:	430b      	orrs	r3, r1
 800103c:	b219      	sxth	r1, r3
				| (((b * BLUE) / 100) & BLUE);
 800103e:	797a      	ldrb	r2, [r7, #5]
 8001040:	4613      	mov	r3, r2
 8001042:	015b      	lsls	r3, r3, #5
 8001044:	1a9b      	subs	r3, r3, r2
 8001046:	4a09      	ldr	r2, [pc, #36]	; (800106c <remix_color+0x80>)
 8001048:	fb82 0203 	smull	r0, r2, r2, r3
 800104c:	1152      	asrs	r2, r2, #5
 800104e:	17db      	asrs	r3, r3, #31
 8001050:	1ad3      	subs	r3, r2, r3
 8001052:	b21b      	sxth	r3, r3
 8001054:	f003 031f 	and.w	r3, r3, #31
 8001058:	b21b      	sxth	r3, r3
 800105a:	430b      	orrs	r3, r1
 800105c:	b21b      	sxth	r3, r3
 800105e:	b29b      	uxth	r3, r3

}
 8001060:	4618      	mov	r0, r3
 8001062:	370c      	adds	r7, #12
 8001064:	46bd      	mov	sp, r7
 8001066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106a:	4770      	bx	lr
 800106c:	51eb851f 	.word	0x51eb851f
 8001070:	fffff800 	.word	0xfffff800

08001074 <get_sensor_value>:

void get_sensor_value(){
 8001074:	b580      	push	{r7, lr}
 8001076:	b086      	sub	sp, #24
 8001078:	af02      	add	r7, sp, #8

	uint8_t cmdBuffer[3];
	uint8_t dataBuffer[8];

	cmdBuffer[0] = 0x03;
 800107a:	2303      	movs	r3, #3
 800107c:	723b      	strb	r3, [r7, #8]
	cmdBuffer[1] = 0x00;
 800107e:	2300      	movs	r3, #0
 8001080:	727b      	strb	r3, [r7, #9]
	cmdBuffer[2] = 0x04;
 8001082:	2304      	movs	r3, #4
 8001084:	72bb      	strb	r3, [r7, #10]

	// wake up sensor
	HAL_I2C_Master_Transmit(&hi2c1, 0x5c<<1, cmdBuffer, 3, 200);
 8001086:	f107 0208 	add.w	r2, r7, #8
 800108a:	23c8      	movs	r3, #200	; 0xc8
 800108c:	9300      	str	r3, [sp, #0]
 800108e:	2303      	movs	r3, #3
 8001090:	21b8      	movs	r1, #184	; 0xb8
 8001092:	4824      	ldr	r0, [pc, #144]	; (8001124 <get_sensor_value+0xb0>)
 8001094:	f001 fc52 	bl	800293c <HAL_I2C_Master_Transmit>
	// send reading command
	HAL_I2C_Master_Transmit(&hi2c1, 0x5c<<1, cmdBuffer, 3, 200);
 8001098:	f107 0208 	add.w	r2, r7, #8
 800109c:	23c8      	movs	r3, #200	; 0xc8
 800109e:	9300      	str	r3, [sp, #0]
 80010a0:	2303      	movs	r3, #3
 80010a2:	21b8      	movs	r1, #184	; 0xb8
 80010a4:	481f      	ldr	r0, [pc, #124]	; (8001124 <get_sensor_value+0xb0>)
 80010a6:	f001 fc49 	bl	800293c <HAL_I2C_Master_Transmit>

	HAL_Delay(1);
 80010aa:	2001      	movs	r0, #1
 80010ac:	f000 fd7c 	bl	8001ba8 <HAL_Delay>

	HAL_I2C_Master_Receive(&hi2c1, 0x5c<<1, dataBuffer, 8, 200);
 80010b0:	463a      	mov	r2, r7
 80010b2:	23c8      	movs	r3, #200	; 0xc8
 80010b4:	9300      	str	r3, [sp, #0]
 80010b6:	2308      	movs	r3, #8
 80010b8:	21b8      	movs	r1, #184	; 0xb8
 80010ba:	481a      	ldr	r0, [pc, #104]	; (8001124 <get_sensor_value+0xb0>)
 80010bc:	f001 fd32 	bl	8002b24 <HAL_I2C_Master_Receive>

	uint16_t temperature = ((dataBuffer[4] & 0x7F)<<8) + dataBuffer[5];
 80010c0:	793b      	ldrb	r3, [r7, #4]
 80010c2:	021b      	lsls	r3, r3, #8
 80010c4:	b29b      	uxth	r3, r3
 80010c6:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 80010ca:	b29a      	uxth	r2, r3
 80010cc:	797b      	ldrb	r3, [r7, #5]
 80010ce:	b29b      	uxth	r3, r3
 80010d0:	4413      	add	r3, r2
 80010d2:	81fb      	strh	r3, [r7, #14]
	t = temperature/10.0;
 80010d4:	89fb      	ldrh	r3, [r7, #14]
 80010d6:	ee07 3a90 	vmov	s15, r3
 80010da:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 80010de:	eeb2 5b04 	vmov.f64	d5, #36	; 0x41200000  10.0
 80010e2:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80010e6:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80010ea:	4b0f      	ldr	r3, [pc, #60]	; (8001128 <get_sensor_value+0xb4>)
 80010ec:	edc3 7a00 	vstr	s15, [r3]

	uint16_t humidity = (dataBuffer[2]<<8) + dataBuffer[3];
 80010f0:	78bb      	ldrb	r3, [r7, #2]
 80010f2:	b29b      	uxth	r3, r3
 80010f4:	021b      	lsls	r3, r3, #8
 80010f6:	b29a      	uxth	r2, r3
 80010f8:	78fb      	ldrb	r3, [r7, #3]
 80010fa:	b29b      	uxth	r3, r3
 80010fc:	4413      	add	r3, r2
 80010fe:	81bb      	strh	r3, [r7, #12]
	h = humidity/10.0;
 8001100:	89bb      	ldrh	r3, [r7, #12]
 8001102:	ee07 3a90 	vmov	s15, r3
 8001106:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 800110a:	eeb2 5b04 	vmov.f64	d5, #36	; 0x41200000  10.0
 800110e:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001112:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001116:	4b05      	ldr	r3, [pc, #20]	; (800112c <get_sensor_value+0xb8>)
 8001118:	edc3 7a00 	vstr	s15, [r3]

}
 800111c:	bf00      	nop
 800111e:	3710      	adds	r7, #16
 8001120:	46bd      	mov	sp, r7
 8001122:	bd80      	pop	{r7, pc}
 8001124:	20025a78 	.word	0x20025a78
 8001128:	20000250 	.word	0x20000250
 800112c:	20025a68 	.word	0x20025a68

08001130 <get_potentiometer_value>:

void get_potentiometer_value(){
 8001130:	b580      	push	{r7, lr}
 8001132:	af00      	add	r7, sp, #0

	potentiometer_val = HAL_ADC_GetValue(&hadc1);
 8001134:	4803      	ldr	r0, [pc, #12]	; (8001144 <get_potentiometer_value+0x14>)
 8001136:	f000 fe5d 	bl	8001df4 <HAL_ADC_GetValue>
 800113a:	4602      	mov	r2, r0
 800113c:	4b02      	ldr	r3, [pc, #8]	; (8001148 <get_potentiometer_value+0x18>)
 800113e:	601a      	str	r2, [r3, #0]

}
 8001140:	bf00      	nop
 8001142:	bd80      	pop	{r7, pc}
 8001144:	20000208 	.word	0x20000208
 8001148:	20025a70 	.word	0x20025a70

0800114c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8001150:	4b1b      	ldr	r3, [pc, #108]	; (80011c0 <MX_I2C1_Init+0x74>)
 8001152:	4a1c      	ldr	r2, [pc, #112]	; (80011c4 <MX_I2C1_Init+0x78>)
 8001154:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00C0EAFF;
 8001156:	4b1a      	ldr	r3, [pc, #104]	; (80011c0 <MX_I2C1_Init+0x74>)
 8001158:	4a1b      	ldr	r2, [pc, #108]	; (80011c8 <MX_I2C1_Init+0x7c>)
 800115a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800115c:	4b18      	ldr	r3, [pc, #96]	; (80011c0 <MX_I2C1_Init+0x74>)
 800115e:	2200      	movs	r2, #0
 8001160:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001162:	4b17      	ldr	r3, [pc, #92]	; (80011c0 <MX_I2C1_Init+0x74>)
 8001164:	2201      	movs	r2, #1
 8001166:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001168:	4b15      	ldr	r3, [pc, #84]	; (80011c0 <MX_I2C1_Init+0x74>)
 800116a:	2200      	movs	r2, #0
 800116c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800116e:	4b14      	ldr	r3, [pc, #80]	; (80011c0 <MX_I2C1_Init+0x74>)
 8001170:	2200      	movs	r2, #0
 8001172:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001174:	4b12      	ldr	r3, [pc, #72]	; (80011c0 <MX_I2C1_Init+0x74>)
 8001176:	2200      	movs	r2, #0
 8001178:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800117a:	4b11      	ldr	r3, [pc, #68]	; (80011c0 <MX_I2C1_Init+0x74>)
 800117c:	2200      	movs	r2, #0
 800117e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001180:	4b0f      	ldr	r3, [pc, #60]	; (80011c0 <MX_I2C1_Init+0x74>)
 8001182:	2200      	movs	r2, #0
 8001184:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001186:	480e      	ldr	r0, [pc, #56]	; (80011c0 <MX_I2C1_Init+0x74>)
 8001188:	f001 fb48 	bl	800281c <HAL_I2C_Init>
 800118c:	4603      	mov	r3, r0
 800118e:	2b00      	cmp	r3, #0
 8001190:	d001      	beq.n	8001196 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001192:	f000 f977 	bl	8001484 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001196:	2100      	movs	r1, #0
 8001198:	4809      	ldr	r0, [pc, #36]	; (80011c0 <MX_I2C1_Init+0x74>)
 800119a:	f001 ff99 	bl	80030d0 <HAL_I2CEx_ConfigAnalogFilter>
 800119e:	4603      	mov	r3, r0
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d001      	beq.n	80011a8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80011a4:	f000 f96e 	bl	8001484 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80011a8:	2100      	movs	r1, #0
 80011aa:	4805      	ldr	r0, [pc, #20]	; (80011c0 <MX_I2C1_Init+0x74>)
 80011ac:	f001 ffdb 	bl	8003166 <HAL_I2CEx_ConfigDigitalFilter>
 80011b0:	4603      	mov	r3, r0
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d001      	beq.n	80011ba <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80011b6:	f000 f965 	bl	8001484 <Error_Handler>
  }

}
 80011ba:	bf00      	nop
 80011bc:	bd80      	pop	{r7, pc}
 80011be:	bf00      	nop
 80011c0:	20025a78 	.word	0x20025a78
 80011c4:	40005400 	.word	0x40005400
 80011c8:	00c0eaff 	.word	0x00c0eaff

080011cc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b08a      	sub	sp, #40	; 0x28
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011d4:	f107 0314 	add.w	r3, r7, #20
 80011d8:	2200      	movs	r2, #0
 80011da:	601a      	str	r2, [r3, #0]
 80011dc:	605a      	str	r2, [r3, #4]
 80011de:	609a      	str	r2, [r3, #8]
 80011e0:	60da      	str	r2, [r3, #12]
 80011e2:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	4a17      	ldr	r2, [pc, #92]	; (8001248 <HAL_I2C_MspInit+0x7c>)
 80011ea:	4293      	cmp	r3, r2
 80011ec:	d128      	bne.n	8001240 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011ee:	4b17      	ldr	r3, [pc, #92]	; (800124c <HAL_I2C_MspInit+0x80>)
 80011f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011f2:	4a16      	ldr	r2, [pc, #88]	; (800124c <HAL_I2C_MspInit+0x80>)
 80011f4:	f043 0302 	orr.w	r3, r3, #2
 80011f8:	6313      	str	r3, [r2, #48]	; 0x30
 80011fa:	4b14      	ldr	r3, [pc, #80]	; (800124c <HAL_I2C_MspInit+0x80>)
 80011fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011fe:	f003 0302 	and.w	r3, r3, #2
 8001202:	613b      	str	r3, [r7, #16]
 8001204:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 8001206:	f44f 7310 	mov.w	r3, #576	; 0x240
 800120a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800120c:	2312      	movs	r3, #18
 800120e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001210:	2301      	movs	r3, #1
 8001212:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001214:	2303      	movs	r3, #3
 8001216:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001218:	2304      	movs	r3, #4
 800121a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800121c:	f107 0314 	add.w	r3, r7, #20
 8001220:	4619      	mov	r1, r3
 8001222:	480b      	ldr	r0, [pc, #44]	; (8001250 <HAL_I2C_MspInit+0x84>)
 8001224:	f001 f91e 	bl	8002464 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001228:	4b08      	ldr	r3, [pc, #32]	; (800124c <HAL_I2C_MspInit+0x80>)
 800122a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800122c:	4a07      	ldr	r2, [pc, #28]	; (800124c <HAL_I2C_MspInit+0x80>)
 800122e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001232:	6413      	str	r3, [r2, #64]	; 0x40
 8001234:	4b05      	ldr	r3, [pc, #20]	; (800124c <HAL_I2C_MspInit+0x80>)
 8001236:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001238:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800123c:	60fb      	str	r3, [r7, #12]
 800123e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001240:	bf00      	nop
 8001242:	3728      	adds	r7, #40	; 0x28
 8001244:	46bd      	mov	sp, r7
 8001246:	bd80      	pop	{r7, pc}
 8001248:	40005400 	.word	0x40005400
 800124c:	40023800 	.word	0x40023800
 8001250:	40020400 	.word	0x40020400

08001254 <SCB_EnableICache>:
/**
  \brief   Enable I-Cache
  \details Turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache (void)
{
 8001254:	b480      	push	{r7}
 8001256:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001258:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800125c:	f3bf 8f6f 	isb	sy
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8001260:	4b0b      	ldr	r3, [pc, #44]	; (8001290 <SCB_EnableICache+0x3c>)
 8001262:	2200      	movs	r2, #0
 8001264:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8001268:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800126c:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8001270:	4b07      	ldr	r3, [pc, #28]	; (8001290 <SCB_EnableICache+0x3c>)
 8001272:	695b      	ldr	r3, [r3, #20]
 8001274:	4a06      	ldr	r2, [pc, #24]	; (8001290 <SCB_EnableICache+0x3c>)
 8001276:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800127a:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800127c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8001280:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  #endif
}
 8001284:	bf00      	nop
 8001286:	46bd      	mov	sp, r7
 8001288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128c:	4770      	bx	lr
 800128e:	bf00      	nop
 8001290:	e000ed00 	.word	0xe000ed00

08001294 <SCB_EnableDCache>:
/**
  \brief   Enable D-Cache
  \details Turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache (void)
{
 8001294:	b480      	push	{r7}
 8001296:	b085      	sub	sp, #20
 8001298:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 800129a:	4b1d      	ldr	r3, [pc, #116]	; (8001310 <SCB_EnableDCache+0x7c>)
 800129c:	2200      	movs	r2, #0
 800129e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 80012a2:	f3bf 8f4f 	dsb	sy
    __DSB();

    ccsidr = SCB->CCSIDR;
 80012a6:	4b1a      	ldr	r3, [pc, #104]	; (8001310 <SCB_EnableDCache+0x7c>)
 80012a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80012ac:	607b      	str	r3, [r7, #4]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	0b5b      	lsrs	r3, r3, #13
 80012b2:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80012b6:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	08db      	lsrs	r3, r3, #3
 80012bc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80012c0:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	015a      	lsls	r2, r3, #5
 80012c6:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 80012ca:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 80012cc:	68ba      	ldr	r2, [r7, #8]
 80012ce:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80012d0:	490f      	ldr	r1, [pc, #60]	; (8001310 <SCB_EnableDCache+0x7c>)
 80012d2:	4313      	orrs	r3, r2
 80012d4:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 80012d8:	68bb      	ldr	r3, [r7, #8]
 80012da:	1e5a      	subs	r2, r3, #1
 80012dc:	60ba      	str	r2, [r7, #8]
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d1ef      	bne.n	80012c2 <SCB_EnableDCache+0x2e>
    } while(sets-- != 0U);
 80012e2:	68fb      	ldr	r3, [r7, #12]
 80012e4:	1e5a      	subs	r2, r3, #1
 80012e6:	60fa      	str	r2, [r7, #12]
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d1e5      	bne.n	80012b8 <SCB_EnableDCache+0x24>
 80012ec:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 80012f0:	4b07      	ldr	r3, [pc, #28]	; (8001310 <SCB_EnableDCache+0x7c>)
 80012f2:	695b      	ldr	r3, [r3, #20]
 80012f4:	4a06      	ldr	r2, [pc, #24]	; (8001310 <SCB_EnableDCache+0x7c>)
 80012f6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012fa:	6153      	str	r3, [r2, #20]
 80012fc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8001300:	f3bf 8f6f 	isb	sy

    __DSB();
    __ISB();
  #endif
}
 8001304:	bf00      	nop
 8001306:	3714      	adds	r7, #20
 8001308:	46bd      	mov	sp, r7
 800130a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130e:	4770      	bx	lr
 8001310:	e000ed00 	.word	0xe000ed00

08001314 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* Enable I-Cache---------------------------------------------------------*/
  SCB_EnableICache();
 8001318:	f7ff ff9c 	bl	8001254 <SCB_EnableICache>

  /* Enable D-Cache---------------------------------------------------------*/
  SCB_EnableDCache();
 800131c:	f7ff ffba 	bl	8001294 <SCB_EnableDCache>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001320:	f000 fbd6 	bl	8001ad0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001324:	f000 f816 	bl	8001354 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001328:	f7ff f9f4 	bl	8000714 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 800132c:	f000 fb32 	bl	8001994 <MX_USART3_UART_Init>
  MX_SPI5_Init();
 8001330:	f000 f904 	bl	800153c <MX_SPI5_Init>
  MX_TIM1_Init();
 8001334:	f000 f9fa 	bl	800172c <MX_TIM1_Init>
  MX_RNG_Init();
 8001338:	f000 f8cc 	bl	80014d4 <MX_RNG_Init>
  MX_I2C1_Init();
 800133c:	f7ff ff06 	bl	800114c <MX_I2C1_Init>
  MX_ADC1_Init();
 8001340:	f7ff f956 	bl	80005f0 <MX_ADC1_Init>
  MX_TIM2_Init();
 8001344:	f000 fa48 	bl	80017d8 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  GUI_init();
 8001348:	f7ff fb16 	bl	8000978 <GUI_init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  main_system();
 800134c:	f7ff fb5a 	bl	8000a04 <main_system>
 8001350:	e7fc      	b.n	800134c <main+0x38>
	...

08001354 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b0b8      	sub	sp, #224	; 0xe0
 8001358:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800135a:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800135e:	2234      	movs	r2, #52	; 0x34
 8001360:	2100      	movs	r1, #0
 8001362:	4618      	mov	r0, r3
 8001364:	f005 ffa3 	bl	80072ae <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001368:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800136c:	2200      	movs	r2, #0
 800136e:	601a      	str	r2, [r3, #0]
 8001370:	605a      	str	r2, [r3, #4]
 8001372:	609a      	str	r2, [r3, #8]
 8001374:	60da      	str	r2, [r3, #12]
 8001376:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001378:	f107 0308 	add.w	r3, r7, #8
 800137c:	2290      	movs	r2, #144	; 0x90
 800137e:	2100      	movs	r1, #0
 8001380:	4618      	mov	r0, r3
 8001382:	f005 ff94 	bl	80072ae <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001386:	f001 ff3b 	bl	8003200 <HAL_PWR_EnableBkUpAccess>
  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800138a:	4b3b      	ldr	r3, [pc, #236]	; (8001478 <SystemClock_Config+0x124>)
 800138c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800138e:	4a3a      	ldr	r2, [pc, #232]	; (8001478 <SystemClock_Config+0x124>)
 8001390:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001394:	6413      	str	r3, [r2, #64]	; 0x40
 8001396:	4b38      	ldr	r3, [pc, #224]	; (8001478 <SystemClock_Config+0x124>)
 8001398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800139a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800139e:	607b      	str	r3, [r7, #4]
 80013a0:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80013a2:	4b36      	ldr	r3, [pc, #216]	; (800147c <SystemClock_Config+0x128>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	4a35      	ldr	r2, [pc, #212]	; (800147c <SystemClock_Config+0x128>)
 80013a8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80013ac:	6013      	str	r3, [r2, #0]
 80013ae:	4b33      	ldr	r3, [pc, #204]	; (800147c <SystemClock_Config+0x128>)
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80013b6:	603b      	str	r3, [r7, #0]
 80013b8:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80013ba:	2301      	movs	r3, #1
 80013bc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80013c0:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80013c4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013c8:	2302      	movs	r3, #2
 80013ca:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80013ce:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80013d2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 4;
 80013d6:	2304      	movs	r3, #4
 80013d8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 200;
 80013dc:	23c8      	movs	r3, #200	; 0xc8
 80013de:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80013e2:	2302      	movs	r3, #2
 80013e4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = 9;
 80013e8:	2309      	movs	r3, #9
 80013ea:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013ee:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80013f2:	4618      	mov	r0, r3
 80013f4:	f001 ff64 	bl	80032c0 <HAL_RCC_OscConfig>
 80013f8:	4603      	mov	r3, r0
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d001      	beq.n	8001402 <SystemClock_Config+0xae>
  {
    Error_Handler();
 80013fe:	f000 f841 	bl	8001484 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001402:	f001 ff0d 	bl	8003220 <HAL_PWREx_EnableOverDrive>
 8001406:	4603      	mov	r3, r0
 8001408:	2b00      	cmp	r3, #0
 800140a:	d001      	beq.n	8001410 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 800140c:	f000 f83a 	bl	8001484 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001410:	230f      	movs	r3, #15
 8001412:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001416:	2302      	movs	r3, #2
 8001418:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800141c:	2300      	movs	r3, #0
 800141e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001422:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001426:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800142a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800142e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 8001432:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001436:	2106      	movs	r1, #6
 8001438:	4618      	mov	r0, r3
 800143a:	f002 f9ef 	bl	800381c <HAL_RCC_ClockConfig>
 800143e:	4603      	mov	r3, r0
 8001440:	2b00      	cmp	r3, #0
 8001442:	d001      	beq.n	8001448 <SystemClock_Config+0xf4>
  {
    Error_Handler();
 8001444:	f000 f81e 	bl	8001484 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_I2C1
 8001448:	4b0d      	ldr	r3, [pc, #52]	; (8001480 <SystemClock_Config+0x12c>)
 800144a:	60bb      	str	r3, [r7, #8]
                              |RCC_PERIPHCLK_CLK48;
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800144c:	2300      	movs	r3, #0
 800144e:	657b      	str	r3, [r7, #84]	; 0x54
  PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001450:	2300      	movs	r3, #0
 8001452:	66fb      	str	r3, [r7, #108]	; 0x6c
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8001454:	2300      	movs	r3, #0
 8001456:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800145a:	f107 0308 	add.w	r3, r7, #8
 800145e:	4618      	mov	r0, r3
 8001460:	f002 fbd4 	bl	8003c0c <HAL_RCCEx_PeriphCLKConfig>
 8001464:	4603      	mov	r3, r0
 8001466:	2b00      	cmp	r3, #0
 8001468:	d001      	beq.n	800146e <SystemClock_Config+0x11a>
  {
    Error_Handler();
 800146a:	f000 f80b 	bl	8001484 <Error_Handler>
  }
}
 800146e:	bf00      	nop
 8001470:	37e0      	adds	r7, #224	; 0xe0
 8001472:	46bd      	mov	sp, r7
 8001474:	bd80      	pop	{r7, pc}
 8001476:	bf00      	nop
 8001478:	40023800 	.word	0x40023800
 800147c:	40007000 	.word	0x40007000
 8001480:	00204100 	.word	0x00204100

08001484 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001484:	b480      	push	{r7}
 8001486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001488:	bf00      	nop
 800148a:	46bd      	mov	sp, r7
 800148c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001490:	4770      	bx	lr
	...

08001494 <assign_me>:
#include "me.h"

void assign_me(){
 8001494:	b580      	push	{r7, lr}
 8001496:	f5ad 3d16 	sub.w	sp, sp, #153600	; 0x25800
 800149a:	af00      	add	r7, sp, #0

	uint8_t base_me[320*240*2] = {
 800149c:	463b      	mov	r3, r7
 800149e:	4a0b      	ldr	r2, [pc, #44]	; (80014cc <assign_me+0x38>)
 80014a0:	4618      	mov	r0, r3
 80014a2:	4611      	mov	r1, r2
 80014a4:	f44f 3316 	mov.w	r3, #153600	; 0x25800
 80014a8:	461a      	mov	r2, r3
 80014aa:	f005 fef5 	bl	8007298 <memcpy>
			,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff
			,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff
			,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff,0xff
	};

	memcpy(me,base_me,sizeof(me));
 80014ae:	4a08      	ldr	r2, [pc, #32]	; (80014d0 <assign_me+0x3c>)
 80014b0:	463b      	mov	r3, r7
 80014b2:	4610      	mov	r0, r2
 80014b4:	4619      	mov	r1, r3
 80014b6:	f44f 3316 	mov.w	r3, #153600	; 0x25800
 80014ba:	461a      	mov	r2, r3
 80014bc:	f005 feec 	bl	8007298 <memcpy>

}
 80014c0:	bf00      	nop
 80014c2:	f507 3716 	add.w	r7, r7, #153600	; 0x25800
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bd80      	pop	{r7, pc}
 80014ca:	bf00      	nop
 80014cc:	0800abf0 	.word	0x0800abf0
 80014d0:	20000258 	.word	0x20000258

080014d4 <MX_RNG_Init>:

RNG_HandleTypeDef hrng;

/* RNG init function */
void MX_RNG_Init(void)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	af00      	add	r7, sp, #0

  hrng.Instance = RNG;
 80014d8:	4b06      	ldr	r3, [pc, #24]	; (80014f4 <MX_RNG_Init+0x20>)
 80014da:	4a07      	ldr	r2, [pc, #28]	; (80014f8 <MX_RNG_Init+0x24>)
 80014dc:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 80014de:	4805      	ldr	r0, [pc, #20]	; (80014f4 <MX_RNG_Init+0x20>)
 80014e0:	f002 ffba 	bl	8004458 <HAL_RNG_Init>
 80014e4:	4603      	mov	r3, r0
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d001      	beq.n	80014ee <MX_RNG_Init+0x1a>
  {
    Error_Handler();
 80014ea:	f7ff ffcb 	bl	8001484 <Error_Handler>
  }

}
 80014ee:	bf00      	nop
 80014f0:	bd80      	pop	{r7, pc}
 80014f2:	bf00      	nop
 80014f4:	20025ac4 	.word	0x20025ac4
 80014f8:	50060800 	.word	0x50060800

080014fc <HAL_RNG_MspInit>:

void HAL_RNG_MspInit(RNG_HandleTypeDef* rngHandle)
{
 80014fc:	b480      	push	{r7}
 80014fe:	b085      	sub	sp, #20
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]

  if(rngHandle->Instance==RNG)
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	4a0a      	ldr	r2, [pc, #40]	; (8001534 <HAL_RNG_MspInit+0x38>)
 800150a:	4293      	cmp	r3, r2
 800150c:	d10b      	bne.n	8001526 <HAL_RNG_MspInit+0x2a>
  {
  /* USER CODE BEGIN RNG_MspInit 0 */

  /* USER CODE END RNG_MspInit 0 */
    /* RNG clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 800150e:	4b0a      	ldr	r3, [pc, #40]	; (8001538 <HAL_RNG_MspInit+0x3c>)
 8001510:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001512:	4a09      	ldr	r2, [pc, #36]	; (8001538 <HAL_RNG_MspInit+0x3c>)
 8001514:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001518:	6353      	str	r3, [r2, #52]	; 0x34
 800151a:	4b07      	ldr	r3, [pc, #28]	; (8001538 <HAL_RNG_MspInit+0x3c>)
 800151c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800151e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001522:	60fb      	str	r3, [r7, #12]
 8001524:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }
}
 8001526:	bf00      	nop
 8001528:	3714      	adds	r7, #20
 800152a:	46bd      	mov	sp, r7
 800152c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001530:	4770      	bx	lr
 8001532:	bf00      	nop
 8001534:	50060800 	.word	0x50060800
 8001538:	40023800 	.word	0x40023800

0800153c <MX_SPI5_Init>:

SPI_HandleTypeDef hspi5;

/* SPI5 init function */
void MX_SPI5_Init(void)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	af00      	add	r7, sp, #0

  hspi5.Instance = SPI5;
 8001540:	4b1b      	ldr	r3, [pc, #108]	; (80015b0 <MX_SPI5_Init+0x74>)
 8001542:	4a1c      	ldr	r2, [pc, #112]	; (80015b4 <MX_SPI5_Init+0x78>)
 8001544:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8001546:	4b1a      	ldr	r3, [pc, #104]	; (80015b0 <MX_SPI5_Init+0x74>)
 8001548:	f44f 7282 	mov.w	r2, #260	; 0x104
 800154c:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 800154e:	4b18      	ldr	r3, [pc, #96]	; (80015b0 <MX_SPI5_Init+0x74>)
 8001550:	2200      	movs	r2, #0
 8001552:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8001554:	4b16      	ldr	r3, [pc, #88]	; (80015b0 <MX_SPI5_Init+0x74>)
 8001556:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800155a:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 800155c:	4b14      	ldr	r3, [pc, #80]	; (80015b0 <MX_SPI5_Init+0x74>)
 800155e:	2200      	movs	r2, #0
 8001560:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001562:	4b13      	ldr	r3, [pc, #76]	; (80015b0 <MX_SPI5_Init+0x74>)
 8001564:	2200      	movs	r2, #0
 8001566:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8001568:	4b11      	ldr	r3, [pc, #68]	; (80015b0 <MX_SPI5_Init+0x74>)
 800156a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800156e:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001570:	4b0f      	ldr	r3, [pc, #60]	; (80015b0 <MX_SPI5_Init+0x74>)
 8001572:	2200      	movs	r2, #0
 8001574:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001576:	4b0e      	ldr	r3, [pc, #56]	; (80015b0 <MX_SPI5_Init+0x74>)
 8001578:	2200      	movs	r2, #0
 800157a:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 800157c:	4b0c      	ldr	r3, [pc, #48]	; (80015b0 <MX_SPI5_Init+0x74>)
 800157e:	2200      	movs	r2, #0
 8001580:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001582:	4b0b      	ldr	r3, [pc, #44]	; (80015b0 <MX_SPI5_Init+0x74>)
 8001584:	2200      	movs	r2, #0
 8001586:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 7;
 8001588:	4b09      	ldr	r3, [pc, #36]	; (80015b0 <MX_SPI5_Init+0x74>)
 800158a:	2207      	movs	r2, #7
 800158c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi5.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800158e:	4b08      	ldr	r3, [pc, #32]	; (80015b0 <MX_SPI5_Init+0x74>)
 8001590:	2200      	movs	r2, #0
 8001592:	631a      	str	r2, [r3, #48]	; 0x30
  hspi5.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001594:	4b06      	ldr	r3, [pc, #24]	; (80015b0 <MX_SPI5_Init+0x74>)
 8001596:	2200      	movs	r2, #0
 8001598:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 800159a:	4805      	ldr	r0, [pc, #20]	; (80015b0 <MX_SPI5_Init+0x74>)
 800159c:	f002 ff86 	bl	80044ac <HAL_SPI_Init>
 80015a0:	4603      	mov	r3, r0
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d001      	beq.n	80015aa <MX_SPI5_Init+0x6e>
  {
    Error_Handler();
 80015a6:	f7ff ff6d 	bl	8001484 <Error_Handler>
  }

}
 80015aa:	bf00      	nop
 80015ac:	bd80      	pop	{r7, pc}
 80015ae:	bf00      	nop
 80015b0:	20025ad4 	.word	0x20025ad4
 80015b4:	40015000 	.word	0x40015000

080015b8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b08a      	sub	sp, #40	; 0x28
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015c0:	f107 0314 	add.w	r3, r7, #20
 80015c4:	2200      	movs	r2, #0
 80015c6:	601a      	str	r2, [r3, #0]
 80015c8:	605a      	str	r2, [r3, #4]
 80015ca:	609a      	str	r2, [r3, #8]
 80015cc:	60da      	str	r2, [r3, #12]
 80015ce:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI5)
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	4a17      	ldr	r2, [pc, #92]	; (8001634 <HAL_SPI_MspInit+0x7c>)
 80015d6:	4293      	cmp	r3, r2
 80015d8:	d128      	bne.n	800162c <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* SPI5 clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 80015da:	4b17      	ldr	r3, [pc, #92]	; (8001638 <HAL_SPI_MspInit+0x80>)
 80015dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015de:	4a16      	ldr	r2, [pc, #88]	; (8001638 <HAL_SPI_MspInit+0x80>)
 80015e0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80015e4:	6453      	str	r3, [r2, #68]	; 0x44
 80015e6:	4b14      	ldr	r3, [pc, #80]	; (8001638 <HAL_SPI_MspInit+0x80>)
 80015e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015ea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80015ee:	613b      	str	r3, [r7, #16]
 80015f0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80015f2:	4b11      	ldr	r3, [pc, #68]	; (8001638 <HAL_SPI_MspInit+0x80>)
 80015f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015f6:	4a10      	ldr	r2, [pc, #64]	; (8001638 <HAL_SPI_MspInit+0x80>)
 80015f8:	f043 0320 	orr.w	r3, r3, #32
 80015fc:	6313      	str	r3, [r2, #48]	; 0x30
 80015fe:	4b0e      	ldr	r3, [pc, #56]	; (8001638 <HAL_SPI_MspInit+0x80>)
 8001600:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001602:	f003 0320 	and.w	r3, r3, #32
 8001606:	60fb      	str	r3, [r7, #12]
 8001608:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 800160a:	f44f 7360 	mov.w	r3, #896	; 0x380
 800160e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001610:	2302      	movs	r3, #2
 8001612:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001614:	2300      	movs	r3, #0
 8001616:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001618:	2303      	movs	r3, #3
 800161a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 800161c:	2305      	movs	r3, #5
 800161e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001620:	f107 0314 	add.w	r3, r7, #20
 8001624:	4619      	mov	r1, r3
 8001626:	4805      	ldr	r0, [pc, #20]	; (800163c <HAL_SPI_MspInit+0x84>)
 8001628:	f000 ff1c 	bl	8002464 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }
}
 800162c:	bf00      	nop
 800162e:	3728      	adds	r7, #40	; 0x28
 8001630:	46bd      	mov	sp, r7
 8001632:	bd80      	pop	{r7, pc}
 8001634:	40015000 	.word	0x40015000
 8001638:	40023800 	.word	0x40023800
 800163c:	40021400 	.word	0x40021400

08001640 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001640:	b480      	push	{r7}
 8001642:	b083      	sub	sp, #12
 8001644:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001646:	4b0f      	ldr	r3, [pc, #60]	; (8001684 <HAL_MspInit+0x44>)
 8001648:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800164a:	4a0e      	ldr	r2, [pc, #56]	; (8001684 <HAL_MspInit+0x44>)
 800164c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001650:	6413      	str	r3, [r2, #64]	; 0x40
 8001652:	4b0c      	ldr	r3, [pc, #48]	; (8001684 <HAL_MspInit+0x44>)
 8001654:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001656:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800165a:	607b      	str	r3, [r7, #4]
 800165c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800165e:	4b09      	ldr	r3, [pc, #36]	; (8001684 <HAL_MspInit+0x44>)
 8001660:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001662:	4a08      	ldr	r2, [pc, #32]	; (8001684 <HAL_MspInit+0x44>)
 8001664:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001668:	6453      	str	r3, [r2, #68]	; 0x44
 800166a:	4b06      	ldr	r3, [pc, #24]	; (8001684 <HAL_MspInit+0x44>)
 800166c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800166e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001672:	603b      	str	r3, [r7, #0]
 8001674:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001676:	bf00      	nop
 8001678:	370c      	adds	r7, #12
 800167a:	46bd      	mov	sp, r7
 800167c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001680:	4770      	bx	lr
 8001682:	bf00      	nop
 8001684:	40023800 	.word	0x40023800

08001688 <SysTick_Handler>:
/******************************************************************************/
/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800168c:	f000 fa6c 	bl	8001b68 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001690:	bf00      	nop
 8001692:	bd80      	pop	{r7, pc}

08001694 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b086      	sub	sp, #24
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800169c:	4a14      	ldr	r2, [pc, #80]	; (80016f0 <_sbrk+0x5c>)
 800169e:	4b15      	ldr	r3, [pc, #84]	; (80016f4 <_sbrk+0x60>)
 80016a0:	1ad3      	subs	r3, r2, r3
 80016a2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80016a4:	697b      	ldr	r3, [r7, #20]
 80016a6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80016a8:	4b13      	ldr	r3, [pc, #76]	; (80016f8 <_sbrk+0x64>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d102      	bne.n	80016b6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80016b0:	4b11      	ldr	r3, [pc, #68]	; (80016f8 <_sbrk+0x64>)
 80016b2:	4a12      	ldr	r2, [pc, #72]	; (80016fc <_sbrk+0x68>)
 80016b4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80016b6:	4b10      	ldr	r3, [pc, #64]	; (80016f8 <_sbrk+0x64>)
 80016b8:	681a      	ldr	r2, [r3, #0]
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	4413      	add	r3, r2
 80016be:	693a      	ldr	r2, [r7, #16]
 80016c0:	429a      	cmp	r2, r3
 80016c2:	d207      	bcs.n	80016d4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80016c4:	f005 fdbe 	bl	8007244 <__errno>
 80016c8:	4602      	mov	r2, r0
 80016ca:	230c      	movs	r3, #12
 80016cc:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80016ce:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80016d2:	e009      	b.n	80016e8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80016d4:	4b08      	ldr	r3, [pc, #32]	; (80016f8 <_sbrk+0x64>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80016da:	4b07      	ldr	r3, [pc, #28]	; (80016f8 <_sbrk+0x64>)
 80016dc:	681a      	ldr	r2, [r3, #0]
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	4413      	add	r3, r2
 80016e2:	4a05      	ldr	r2, [pc, #20]	; (80016f8 <_sbrk+0x64>)
 80016e4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80016e6:	68fb      	ldr	r3, [r7, #12]
}
 80016e8:	4618      	mov	r0, r3
 80016ea:	3718      	adds	r7, #24
 80016ec:	46bd      	mov	sp, r7
 80016ee:	bd80      	pop	{r7, pc}
 80016f0:	20080000 	.word	0x20080000
 80016f4:	00000400 	.word	0x00000400
 80016f8:	200001fc 	.word	0x200001fc
 80016fc:	20025c40 	.word	0x20025c40

08001700 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001700:	b480      	push	{r7}
 8001702:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001704:	4b08      	ldr	r3, [pc, #32]	; (8001728 <SystemInit+0x28>)
 8001706:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800170a:	4a07      	ldr	r2, [pc, #28]	; (8001728 <SystemInit+0x28>)
 800170c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001710:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001714:	4b04      	ldr	r3, [pc, #16]	; (8001728 <SystemInit+0x28>)
 8001716:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800171a:	609a      	str	r2, [r3, #8]
#endif
}
 800171c:	bf00      	nop
 800171e:	46bd      	mov	sp, r7
 8001720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001724:	4770      	bx	lr
 8001726:	bf00      	nop
 8001728:	e000ed00 	.word	0xe000ed00

0800172c <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b088      	sub	sp, #32
 8001730:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001732:	f107 0310 	add.w	r3, r7, #16
 8001736:	2200      	movs	r2, #0
 8001738:	601a      	str	r2, [r3, #0]
 800173a:	605a      	str	r2, [r3, #4]
 800173c:	609a      	str	r2, [r3, #8]
 800173e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001740:	1d3b      	adds	r3, r7, #4
 8001742:	2200      	movs	r2, #0
 8001744:	601a      	str	r2, [r3, #0]
 8001746:	605a      	str	r2, [r3, #4]
 8001748:	609a      	str	r2, [r3, #8]

  htim1.Instance = TIM1;
 800174a:	4b21      	ldr	r3, [pc, #132]	; (80017d0 <MX_TIM1_Init+0xa4>)
 800174c:	4a21      	ldr	r2, [pc, #132]	; (80017d4 <MX_TIM1_Init+0xa8>)
 800174e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 10000;
 8001750:	4b1f      	ldr	r3, [pc, #124]	; (80017d0 <MX_TIM1_Init+0xa4>)
 8001752:	f242 7210 	movw	r2, #10000	; 0x2710
 8001756:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001758:	4b1d      	ldr	r3, [pc, #116]	; (80017d0 <MX_TIM1_Init+0xa4>)
 800175a:	2200      	movs	r2, #0
 800175c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800175e:	4b1c      	ldr	r3, [pc, #112]	; (80017d0 <MX_TIM1_Init+0xa4>)
 8001760:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001764:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 8001766:	4b1a      	ldr	r3, [pc, #104]	; (80017d0 <MX_TIM1_Init+0xa4>)
 8001768:	f44f 7280 	mov.w	r2, #256	; 0x100
 800176c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800176e:	4b18      	ldr	r3, [pc, #96]	; (80017d0 <MX_TIM1_Init+0xa4>)
 8001770:	2200      	movs	r2, #0
 8001772:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001774:	4b16      	ldr	r3, [pc, #88]	; (80017d0 <MX_TIM1_Init+0xa4>)
 8001776:	2200      	movs	r2, #0
 8001778:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800177a:	4815      	ldr	r0, [pc, #84]	; (80017d0 <MX_TIM1_Init+0xa4>)
 800177c:	f003 f9ab 	bl	8004ad6 <HAL_TIM_Base_Init>
 8001780:	4603      	mov	r3, r0
 8001782:	2b00      	cmp	r3, #0
 8001784:	d001      	beq.n	800178a <MX_TIM1_Init+0x5e>
  {
    Error_Handler();
 8001786:	f7ff fe7d 	bl	8001484 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800178a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800178e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001790:	f107 0310 	add.w	r3, r7, #16
 8001794:	4619      	mov	r1, r3
 8001796:	480e      	ldr	r0, [pc, #56]	; (80017d0 <MX_TIM1_Init+0xa4>)
 8001798:	f003 fb5a 	bl	8004e50 <HAL_TIM_ConfigClockSource>
 800179c:	4603      	mov	r3, r0
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d001      	beq.n	80017a6 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80017a2:	f7ff fe6f 	bl	8001484 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017a6:	2300      	movs	r3, #0
 80017a8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80017aa:	2300      	movs	r3, #0
 80017ac:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017ae:	2300      	movs	r3, #0
 80017b0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80017b2:	1d3b      	adds	r3, r7, #4
 80017b4:	4619      	mov	r1, r3
 80017b6:	4806      	ldr	r0, [pc, #24]	; (80017d0 <MX_TIM1_Init+0xa4>)
 80017b8:	f003 ffc2 	bl	8005740 <HAL_TIMEx_MasterConfigSynchronization>
 80017bc:	4603      	mov	r3, r0
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d001      	beq.n	80017c6 <MX_TIM1_Init+0x9a>
  {
    Error_Handler();
 80017c2:	f7ff fe5f 	bl	8001484 <Error_Handler>
  }

}
 80017c6:	bf00      	nop
 80017c8:	3720      	adds	r7, #32
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bd80      	pop	{r7, pc}
 80017ce:	bf00      	nop
 80017d0:	20025b38 	.word	0x20025b38
 80017d4:	40010000 	.word	0x40010000

080017d8 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b08e      	sub	sp, #56	; 0x38
 80017dc:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80017de:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80017e2:	2200      	movs	r2, #0
 80017e4:	601a      	str	r2, [r3, #0]
 80017e6:	605a      	str	r2, [r3, #4]
 80017e8:	609a      	str	r2, [r3, #8]
 80017ea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017ec:	f107 031c 	add.w	r3, r7, #28
 80017f0:	2200      	movs	r2, #0
 80017f2:	601a      	str	r2, [r3, #0]
 80017f4:	605a      	str	r2, [r3, #4]
 80017f6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80017f8:	463b      	mov	r3, r7
 80017fa:	2200      	movs	r2, #0
 80017fc:	601a      	str	r2, [r3, #0]
 80017fe:	605a      	str	r2, [r3, #4]
 8001800:	609a      	str	r2, [r3, #8]
 8001802:	60da      	str	r2, [r3, #12]
 8001804:	611a      	str	r2, [r3, #16]
 8001806:	615a      	str	r2, [r3, #20]
 8001808:	619a      	str	r2, [r3, #24]

  htim2.Instance = TIM2;
 800180a:	4b2d      	ldr	r3, [pc, #180]	; (80018c0 <MX_TIM2_Init+0xe8>)
 800180c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001810:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 100-1;
 8001812:	4b2b      	ldr	r3, [pc, #172]	; (80018c0 <MX_TIM2_Init+0xe8>)
 8001814:	2263      	movs	r2, #99	; 0x63
 8001816:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001818:	4b29      	ldr	r3, [pc, #164]	; (80018c0 <MX_TIM2_Init+0xe8>)
 800181a:	2200      	movs	r2, #0
 800181c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10000-1;
 800181e:	4b28      	ldr	r3, [pc, #160]	; (80018c0 <MX_TIM2_Init+0xe8>)
 8001820:	f242 720f 	movw	r2, #9999	; 0x270f
 8001824:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001826:	4b26      	ldr	r3, [pc, #152]	; (80018c0 <MX_TIM2_Init+0xe8>)
 8001828:	2200      	movs	r2, #0
 800182a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800182c:	4b24      	ldr	r3, [pc, #144]	; (80018c0 <MX_TIM2_Init+0xe8>)
 800182e:	2200      	movs	r2, #0
 8001830:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001832:	4823      	ldr	r0, [pc, #140]	; (80018c0 <MX_TIM2_Init+0xe8>)
 8001834:	f003 f94f 	bl	8004ad6 <HAL_TIM_Base_Init>
 8001838:	4603      	mov	r3, r0
 800183a:	2b00      	cmp	r3, #0
 800183c:	d001      	beq.n	8001842 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 800183e:	f7ff fe21 	bl	8001484 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001842:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001846:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001848:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800184c:	4619      	mov	r1, r3
 800184e:	481c      	ldr	r0, [pc, #112]	; (80018c0 <MX_TIM2_Init+0xe8>)
 8001850:	f003 fafe 	bl	8004e50 <HAL_TIM_ConfigClockSource>
 8001854:	4603      	mov	r3, r0
 8001856:	2b00      	cmp	r3, #0
 8001858:	d001      	beq.n	800185e <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 800185a:	f7ff fe13 	bl	8001484 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800185e:	4818      	ldr	r0, [pc, #96]	; (80018c0 <MX_TIM2_Init+0xe8>)
 8001860:	f003 f964 	bl	8004b2c <HAL_TIM_PWM_Init>
 8001864:	4603      	mov	r3, r0
 8001866:	2b00      	cmp	r3, #0
 8001868:	d001      	beq.n	800186e <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 800186a:	f7ff fe0b 	bl	8001484 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800186e:	2300      	movs	r3, #0
 8001870:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001872:	2300      	movs	r3, #0
 8001874:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001876:	f107 031c 	add.w	r3, r7, #28
 800187a:	4619      	mov	r1, r3
 800187c:	4810      	ldr	r0, [pc, #64]	; (80018c0 <MX_TIM2_Init+0xe8>)
 800187e:	f003 ff5f 	bl	8005740 <HAL_TIMEx_MasterConfigSynchronization>
 8001882:	4603      	mov	r3, r0
 8001884:	2b00      	cmp	r3, #0
 8001886:	d001      	beq.n	800188c <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001888:	f7ff fdfc 	bl	8001484 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800188c:	2360      	movs	r3, #96	; 0x60
 800188e:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001890:	2300      	movs	r3, #0
 8001892:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001894:	2300      	movs	r3, #0
 8001896:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001898:	2300      	movs	r3, #0
 800189a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800189c:	463b      	mov	r3, r7
 800189e:	2208      	movs	r2, #8
 80018a0:	4619      	mov	r1, r3
 80018a2:	4807      	ldr	r0, [pc, #28]	; (80018c0 <MX_TIM2_Init+0xe8>)
 80018a4:	f003 f9bc 	bl	8004c20 <HAL_TIM_PWM_ConfigChannel>
 80018a8:	4603      	mov	r3, r0
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d001      	beq.n	80018b2 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 80018ae:	f7ff fde9 	bl	8001484 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim2);
 80018b2:	4803      	ldr	r0, [pc, #12]	; (80018c0 <MX_TIM2_Init+0xe8>)
 80018b4:	f000 f838 	bl	8001928 <HAL_TIM_MspPostInit>

}
 80018b8:	bf00      	nop
 80018ba:	3738      	adds	r7, #56	; 0x38
 80018bc:	46bd      	mov	sp, r7
 80018be:	bd80      	pop	{r7, pc}
 80018c0:	20025b78 	.word	0x20025b78

080018c4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80018c4:	b480      	push	{r7}
 80018c6:	b085      	sub	sp, #20
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	4a13      	ldr	r2, [pc, #76]	; (8001920 <HAL_TIM_Base_MspInit+0x5c>)
 80018d2:	4293      	cmp	r3, r2
 80018d4:	d10c      	bne.n	80018f0 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80018d6:	4b13      	ldr	r3, [pc, #76]	; (8001924 <HAL_TIM_Base_MspInit+0x60>)
 80018d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018da:	4a12      	ldr	r2, [pc, #72]	; (8001924 <HAL_TIM_Base_MspInit+0x60>)
 80018dc:	f043 0301 	orr.w	r3, r3, #1
 80018e0:	6453      	str	r3, [r2, #68]	; 0x44
 80018e2:	4b10      	ldr	r3, [pc, #64]	; (8001924 <HAL_TIM_Base_MspInit+0x60>)
 80018e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018e6:	f003 0301 	and.w	r3, r3, #1
 80018ea:	60fb      	str	r3, [r7, #12]
 80018ec:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM2_CLK_ENABLE();
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80018ee:	e010      	b.n	8001912 <HAL_TIM_Base_MspInit+0x4e>
  else if(tim_baseHandle->Instance==TIM2)
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80018f8:	d10b      	bne.n	8001912 <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80018fa:	4b0a      	ldr	r3, [pc, #40]	; (8001924 <HAL_TIM_Base_MspInit+0x60>)
 80018fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018fe:	4a09      	ldr	r2, [pc, #36]	; (8001924 <HAL_TIM_Base_MspInit+0x60>)
 8001900:	f043 0301 	orr.w	r3, r3, #1
 8001904:	6413      	str	r3, [r2, #64]	; 0x40
 8001906:	4b07      	ldr	r3, [pc, #28]	; (8001924 <HAL_TIM_Base_MspInit+0x60>)
 8001908:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800190a:	f003 0301 	and.w	r3, r3, #1
 800190e:	60bb      	str	r3, [r7, #8]
 8001910:	68bb      	ldr	r3, [r7, #8]
}
 8001912:	bf00      	nop
 8001914:	3714      	adds	r7, #20
 8001916:	46bd      	mov	sp, r7
 8001918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191c:	4770      	bx	lr
 800191e:	bf00      	nop
 8001920:	40010000 	.word	0x40010000
 8001924:	40023800 	.word	0x40023800

08001928 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b088      	sub	sp, #32
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001930:	f107 030c 	add.w	r3, r7, #12
 8001934:	2200      	movs	r2, #0
 8001936:	601a      	str	r2, [r3, #0]
 8001938:	605a      	str	r2, [r3, #4]
 800193a:	609a      	str	r2, [r3, #8]
 800193c:	60da      	str	r2, [r3, #12]
 800193e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001948:	d11c      	bne.n	8001984 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800194a:	4b10      	ldr	r3, [pc, #64]	; (800198c <HAL_TIM_MspPostInit+0x64>)
 800194c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800194e:	4a0f      	ldr	r2, [pc, #60]	; (800198c <HAL_TIM_MspPostInit+0x64>)
 8001950:	f043 0302 	orr.w	r3, r3, #2
 8001954:	6313      	str	r3, [r2, #48]	; 0x30
 8001956:	4b0d      	ldr	r3, [pc, #52]	; (800198c <HAL_TIM_MspPostInit+0x64>)
 8001958:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800195a:	f003 0302 	and.w	r3, r3, #2
 800195e:	60bb      	str	r3, [r7, #8]
 8001960:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001962:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001966:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001968:	2302      	movs	r3, #2
 800196a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800196c:	2300      	movs	r3, #0
 800196e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001970:	2303      	movs	r3, #3
 8001972:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001974:	2301      	movs	r3, #1
 8001976:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001978:	f107 030c 	add.w	r3, r7, #12
 800197c:	4619      	mov	r1, r3
 800197e:	4804      	ldr	r0, [pc, #16]	; (8001990 <HAL_TIM_MspPostInit+0x68>)
 8001980:	f000 fd70 	bl	8002464 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001984:	bf00      	nop
 8001986:	3720      	adds	r7, #32
 8001988:	46bd      	mov	sp, r7
 800198a:	bd80      	pop	{r7, pc}
 800198c:	40023800 	.word	0x40023800
 8001990:	40020400 	.word	0x40020400

08001994 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 8001998:	4b14      	ldr	r3, [pc, #80]	; (80019ec <MX_USART3_UART_Init+0x58>)
 800199a:	4a15      	ldr	r2, [pc, #84]	; (80019f0 <MX_USART3_UART_Init+0x5c>)
 800199c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800199e:	4b13      	ldr	r3, [pc, #76]	; (80019ec <MX_USART3_UART_Init+0x58>)
 80019a0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80019a4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80019a6:	4b11      	ldr	r3, [pc, #68]	; (80019ec <MX_USART3_UART_Init+0x58>)
 80019a8:	2200      	movs	r2, #0
 80019aa:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80019ac:	4b0f      	ldr	r3, [pc, #60]	; (80019ec <MX_USART3_UART_Init+0x58>)
 80019ae:	2200      	movs	r2, #0
 80019b0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80019b2:	4b0e      	ldr	r3, [pc, #56]	; (80019ec <MX_USART3_UART_Init+0x58>)
 80019b4:	2200      	movs	r2, #0
 80019b6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80019b8:	4b0c      	ldr	r3, [pc, #48]	; (80019ec <MX_USART3_UART_Init+0x58>)
 80019ba:	220c      	movs	r2, #12
 80019bc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019be:	4b0b      	ldr	r3, [pc, #44]	; (80019ec <MX_USART3_UART_Init+0x58>)
 80019c0:	2200      	movs	r2, #0
 80019c2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80019c4:	4b09      	ldr	r3, [pc, #36]	; (80019ec <MX_USART3_UART_Init+0x58>)
 80019c6:	2200      	movs	r2, #0
 80019c8:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80019ca:	4b08      	ldr	r3, [pc, #32]	; (80019ec <MX_USART3_UART_Init+0x58>)
 80019cc:	2200      	movs	r2, #0
 80019ce:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80019d0:	4b06      	ldr	r3, [pc, #24]	; (80019ec <MX_USART3_UART_Init+0x58>)
 80019d2:	2200      	movs	r2, #0
 80019d4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80019d6:	4805      	ldr	r0, [pc, #20]	; (80019ec <MX_USART3_UART_Init+0x58>)
 80019d8:	f003 ff40 	bl	800585c <HAL_UART_Init>
 80019dc:	4603      	mov	r3, r0
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d001      	beq.n	80019e6 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80019e2:	f7ff fd4f 	bl	8001484 <Error_Handler>
  }

}
 80019e6:	bf00      	nop
 80019e8:	bd80      	pop	{r7, pc}
 80019ea:	bf00      	nop
 80019ec:	20025bb8 	.word	0x20025bb8
 80019f0:	40004800 	.word	0x40004800

080019f4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b08a      	sub	sp, #40	; 0x28
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019fc:	f107 0314 	add.w	r3, r7, #20
 8001a00:	2200      	movs	r2, #0
 8001a02:	601a      	str	r2, [r3, #0]
 8001a04:	605a      	str	r2, [r3, #4]
 8001a06:	609a      	str	r2, [r3, #8]
 8001a08:	60da      	str	r2, [r3, #12]
 8001a0a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	4a17      	ldr	r2, [pc, #92]	; (8001a70 <HAL_UART_MspInit+0x7c>)
 8001a12:	4293      	cmp	r3, r2
 8001a14:	d128      	bne.n	8001a68 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001a16:	4b17      	ldr	r3, [pc, #92]	; (8001a74 <HAL_UART_MspInit+0x80>)
 8001a18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a1a:	4a16      	ldr	r2, [pc, #88]	; (8001a74 <HAL_UART_MspInit+0x80>)
 8001a1c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001a20:	6413      	str	r3, [r2, #64]	; 0x40
 8001a22:	4b14      	ldr	r3, [pc, #80]	; (8001a74 <HAL_UART_MspInit+0x80>)
 8001a24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a26:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001a2a:	613b      	str	r3, [r7, #16]
 8001a2c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a2e:	4b11      	ldr	r3, [pc, #68]	; (8001a74 <HAL_UART_MspInit+0x80>)
 8001a30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a32:	4a10      	ldr	r2, [pc, #64]	; (8001a74 <HAL_UART_MspInit+0x80>)
 8001a34:	f043 0308 	orr.w	r3, r3, #8
 8001a38:	6313      	str	r3, [r2, #48]	; 0x30
 8001a3a:	4b0e      	ldr	r3, [pc, #56]	; (8001a74 <HAL_UART_MspInit+0x80>)
 8001a3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a3e:	f003 0308 	and.w	r3, r3, #8
 8001a42:	60fb      	str	r3, [r7, #12]
 8001a44:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001a46:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001a4a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a4c:	2302      	movs	r3, #2
 8001a4e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a50:	2300      	movs	r3, #0
 8001a52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a54:	2303      	movs	r3, #3
 8001a56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001a58:	2307      	movs	r3, #7
 8001a5a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001a5c:	f107 0314 	add.w	r3, r7, #20
 8001a60:	4619      	mov	r1, r3
 8001a62:	4805      	ldr	r0, [pc, #20]	; (8001a78 <HAL_UART_MspInit+0x84>)
 8001a64:	f000 fcfe 	bl	8002464 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001a68:	bf00      	nop
 8001a6a:	3728      	adds	r7, #40	; 0x28
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	bd80      	pop	{r7, pc}
 8001a70:	40004800 	.word	0x40004800
 8001a74:	40023800 	.word	0x40023800
 8001a78:	40020c00 	.word	0x40020c00

08001a7c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001a7c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001ab4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001a80:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001a82:	e003      	b.n	8001a8c <LoopCopyDataInit>

08001a84 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001a84:	4b0c      	ldr	r3, [pc, #48]	; (8001ab8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001a86:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001a88:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001a8a:	3104      	adds	r1, #4

08001a8c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001a8c:	480b      	ldr	r0, [pc, #44]	; (8001abc <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001a8e:	4b0c      	ldr	r3, [pc, #48]	; (8001ac0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001a90:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001a92:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001a94:	d3f6      	bcc.n	8001a84 <CopyDataInit>
  ldr  r2, =_sbss
 8001a96:	4a0b      	ldr	r2, [pc, #44]	; (8001ac4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001a98:	e002      	b.n	8001aa0 <LoopFillZerobss>

08001a9a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001a9a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001a9c:	f842 3b04 	str.w	r3, [r2], #4

08001aa0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001aa0:	4b09      	ldr	r3, [pc, #36]	; (8001ac8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001aa2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001aa4:	d3f9      	bcc.n	8001a9a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001aa6:	f7ff fe2b 	bl	8001700 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001aaa:	f005 fbd1 	bl	8007250 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001aae:	f7ff fc31 	bl	8001314 <main>
  bx  lr    
 8001ab2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001ab4:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 8001ab8:	08030910 	.word	0x08030910
  ldr  r0, =_sdata
 8001abc:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001ac0:	200001e0 	.word	0x200001e0
  ldr  r2, =_sbss
 8001ac4:	200001e0 	.word	0x200001e0
  ldr  r3, = _ebss
 8001ac8:	20025c40 	.word	0x20025c40

08001acc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001acc:	e7fe      	b.n	8001acc <ADC_IRQHandler>
	...

08001ad0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	af00      	add	r7, sp, #0
  /* Configure Instruction cache through ART accelerator */ 
#if (ART_ACCLERATOR_ENABLE != 0)
   __HAL_FLASH_ART_ENABLE();
 8001ad4:	4b0b      	ldr	r3, [pc, #44]	; (8001b04 <HAL_Init+0x34>)
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	4a0a      	ldr	r2, [pc, #40]	; (8001b04 <HAL_Init+0x34>)
 8001ada:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001ade:	6013      	str	r3, [r2, #0]
#endif /* ART_ACCLERATOR_ENABLE */

  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ae0:	4b08      	ldr	r3, [pc, #32]	; (8001b04 <HAL_Init+0x34>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	4a07      	ldr	r2, [pc, #28]	; (8001b04 <HAL_Init+0x34>)
 8001ae6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001aea:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001aec:	2003      	movs	r0, #3
 8001aee:	f000 fc85 	bl	80023fc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001af2:	2000      	movs	r0, #0
 8001af4:	f000 f808 	bl	8001b08 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8001af8:	f7ff fda2 	bl	8001640 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8001afc:	2300      	movs	r3, #0
}
 8001afe:	4618      	mov	r0, r3
 8001b00:	bd80      	pop	{r7, pc}
 8001b02:	bf00      	nop
 8001b04:	40023c00 	.word	0x40023c00

08001b08 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b082      	sub	sp, #8
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b10:	4b12      	ldr	r3, [pc, #72]	; (8001b5c <HAL_InitTick+0x54>)
 8001b12:	681a      	ldr	r2, [r3, #0]
 8001b14:	4b12      	ldr	r3, [pc, #72]	; (8001b60 <HAL_InitTick+0x58>)
 8001b16:	781b      	ldrb	r3, [r3, #0]
 8001b18:	4619      	mov	r1, r3
 8001b1a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b1e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b22:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b26:	4618      	mov	r0, r3
 8001b28:	f000 fc8f 	bl	800244a <HAL_SYSTICK_Config>
 8001b2c:	4603      	mov	r3, r0
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d001      	beq.n	8001b36 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b32:	2301      	movs	r3, #1
 8001b34:	e00e      	b.n	8001b54 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	2b0f      	cmp	r3, #15
 8001b3a:	d80a      	bhi.n	8001b52 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	6879      	ldr	r1, [r7, #4]
 8001b40:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001b44:	f000 fc65 	bl	8002412 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b48:	4a06      	ldr	r2, [pc, #24]	; (8001b64 <HAL_InitTick+0x5c>)
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	e000      	b.n	8001b54 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b52:	2301      	movs	r3, #1
}
 8001b54:	4618      	mov	r0, r3
 8001b56:	3708      	adds	r7, #8
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	bd80      	pop	{r7, pc}
 8001b5c:	20000000 	.word	0x20000000
 8001b60:	20000008 	.word	0x20000008
 8001b64:	20000004 	.word	0x20000004

08001b68 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b6c:	4b06      	ldr	r3, [pc, #24]	; (8001b88 <HAL_IncTick+0x20>)
 8001b6e:	781b      	ldrb	r3, [r3, #0]
 8001b70:	461a      	mov	r2, r3
 8001b72:	4b06      	ldr	r3, [pc, #24]	; (8001b8c <HAL_IncTick+0x24>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	4413      	add	r3, r2
 8001b78:	4a04      	ldr	r2, [pc, #16]	; (8001b8c <HAL_IncTick+0x24>)
 8001b7a:	6013      	str	r3, [r2, #0]
}
 8001b7c:	bf00      	nop
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b84:	4770      	bx	lr
 8001b86:	bf00      	nop
 8001b88:	20000008 	.word	0x20000008
 8001b8c:	20025c38 	.word	0x20025c38

08001b90 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b90:	b480      	push	{r7}
 8001b92:	af00      	add	r7, sp, #0
  return uwTick;
 8001b94:	4b03      	ldr	r3, [pc, #12]	; (8001ba4 <HAL_GetTick+0x14>)
 8001b96:	681b      	ldr	r3, [r3, #0]
}
 8001b98:	4618      	mov	r0, r3
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba0:	4770      	bx	lr
 8001ba2:	bf00      	nop
 8001ba4:	20025c38 	.word	0x20025c38

08001ba8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b084      	sub	sp, #16
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001bb0:	f7ff ffee 	bl	8001b90 <HAL_GetTick>
 8001bb4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001bc0:	d005      	beq.n	8001bce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001bc2:	4b09      	ldr	r3, [pc, #36]	; (8001be8 <HAL_Delay+0x40>)
 8001bc4:	781b      	ldrb	r3, [r3, #0]
 8001bc6:	461a      	mov	r2, r3
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	4413      	add	r3, r2
 8001bcc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001bce:	bf00      	nop
 8001bd0:	f7ff ffde 	bl	8001b90 <HAL_GetTick>
 8001bd4:	4602      	mov	r2, r0
 8001bd6:	68bb      	ldr	r3, [r7, #8]
 8001bd8:	1ad3      	subs	r3, r2, r3
 8001bda:	68fa      	ldr	r2, [r7, #12]
 8001bdc:	429a      	cmp	r2, r3
 8001bde:	d8f7      	bhi.n	8001bd0 <HAL_Delay+0x28>
  {
  }
}
 8001be0:	bf00      	nop
 8001be2:	3710      	adds	r7, #16
 8001be4:	46bd      	mov	sp, r7
 8001be6:	bd80      	pop	{r7, pc}
 8001be8:	20000008 	.word	0x20000008

08001bec <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b084      	sub	sp, #16
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d101      	bne.n	8001c02 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001bfe:	2301      	movs	r3, #1
 8001c00:	e031      	b.n	8001c66 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d109      	bne.n	8001c1e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001c0a:	6878      	ldr	r0, [r7, #4]
 8001c0c:	f7fe fd42 	bl	8000694 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	2200      	movs	r2, #0
 8001c14:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	2200      	movs	r2, #0
 8001c1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c22:	f003 0310 	and.w	r3, r3, #16
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d116      	bne.n	8001c58 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001c2e:	4b10      	ldr	r3, [pc, #64]	; (8001c70 <HAL_ADC_Init+0x84>)
 8001c30:	4013      	ands	r3, r2
 8001c32:	f043 0202 	orr.w	r2, r3, #2
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001c3a:	6878      	ldr	r0, [r7, #4]
 8001c3c:	f000 fa32 	bl	80020a4 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	2200      	movs	r2, #0
 8001c44:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c4a:	f023 0303 	bic.w	r3, r3, #3
 8001c4e:	f043 0201 	orr.w	r2, r3, #1
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	641a      	str	r2, [r3, #64]	; 0x40
 8001c56:	e001      	b.n	8001c5c <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001c58:	2301      	movs	r3, #1
 8001c5a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	2200      	movs	r2, #0
 8001c60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001c64:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c66:	4618      	mov	r0, r3
 8001c68:	3710      	adds	r7, #16
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	bd80      	pop	{r7, pc}
 8001c6e:	bf00      	nop
 8001c70:	ffffeefd 	.word	0xffffeefd

08001c74 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001c74:	b480      	push	{r7}
 8001c76:	b085      	sub	sp, #20
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001c86:	2b01      	cmp	r3, #1
 8001c88:	d101      	bne.n	8001c8e <HAL_ADC_Start+0x1a>
 8001c8a:	2302      	movs	r3, #2
 8001c8c:	e0a0      	b.n	8001dd0 <HAL_ADC_Start+0x15c>
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	2201      	movs	r2, #1
 8001c92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	689b      	ldr	r3, [r3, #8]
 8001c9c:	f003 0301 	and.w	r3, r3, #1
 8001ca0:	2b01      	cmp	r3, #1
 8001ca2:	d018      	beq.n	8001cd6 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	689a      	ldr	r2, [r3, #8]
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	f042 0201 	orr.w	r2, r2, #1
 8001cb2:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8001cb4:	4b49      	ldr	r3, [pc, #292]	; (8001ddc <HAL_ADC_Start+0x168>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	4a49      	ldr	r2, [pc, #292]	; (8001de0 <HAL_ADC_Start+0x16c>)
 8001cba:	fba2 2303 	umull	r2, r3, r2, r3
 8001cbe:	0c9a      	lsrs	r2, r3, #18
 8001cc0:	4613      	mov	r3, r2
 8001cc2:	005b      	lsls	r3, r3, #1
 8001cc4:	4413      	add	r3, r2
 8001cc6:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8001cc8:	e002      	b.n	8001cd0 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	3b01      	subs	r3, #1
 8001cce:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d1f9      	bne.n	8001cca <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	689b      	ldr	r3, [r3, #8]
 8001cdc:	f003 0301 	and.w	r3, r3, #1
 8001ce0:	2b01      	cmp	r3, #1
 8001ce2:	d174      	bne.n	8001dce <HAL_ADC_Start+0x15a>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001ce8:	4b3e      	ldr	r3, [pc, #248]	; (8001de4 <HAL_ADC_Start+0x170>)
 8001cea:	4013      	ands	r3, r2
 8001cec:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	685b      	ldr	r3, [r3, #4]
 8001cfa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d007      	beq.n	8001d12 <HAL_ADC_Start+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d06:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001d0a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d16:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001d1a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001d1e:	d106      	bne.n	8001d2e <HAL_ADC_Start+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d24:	f023 0206 	bic.w	r2, r3, #6
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	645a      	str	r2, [r3, #68]	; 0x44
 8001d2c:	e002      	b.n	8001d34 <HAL_ADC_Start+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	2200      	movs	r2, #0
 8001d32:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	2200      	movs	r2, #0
 8001d38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001d44:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8001d46:	4b28      	ldr	r3, [pc, #160]	; (8001de8 <HAL_ADC_Start+0x174>)
 8001d48:	685b      	ldr	r3, [r3, #4]
 8001d4a:	f003 031f 	and.w	r3, r3, #31
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d10f      	bne.n	8001d72 <HAL_ADC_Start+0xfe>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	689b      	ldr	r3, [r3, #8]
 8001d58:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d136      	bne.n	8001dce <HAL_ADC_Start+0x15a>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	689a      	ldr	r2, [r3, #8]
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001d6e:	609a      	str	r2, [r3, #8]
 8001d70:	e02d      	b.n	8001dce <HAL_ADC_Start+0x15a>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	4a1d      	ldr	r2, [pc, #116]	; (8001dec <HAL_ADC_Start+0x178>)
 8001d78:	4293      	cmp	r3, r2
 8001d7a:	d10e      	bne.n	8001d9a <HAL_ADC_Start+0x126>
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	689b      	ldr	r3, [r3, #8]
 8001d82:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d107      	bne.n	8001d9a <HAL_ADC_Start+0x126>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	689a      	ldr	r2, [r3, #8]
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001d98:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8001d9a:	4b13      	ldr	r3, [pc, #76]	; (8001de8 <HAL_ADC_Start+0x174>)
 8001d9c:	685b      	ldr	r3, [r3, #4]
 8001d9e:	f003 0310 	and.w	r3, r3, #16
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d113      	bne.n	8001dce <HAL_ADC_Start+0x15a>
      {
        /* if instance of handle correspond to ADC3 and no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	4a11      	ldr	r2, [pc, #68]	; (8001df0 <HAL_ADC_Start+0x17c>)
 8001dac:	4293      	cmp	r3, r2
 8001dae:	d10e      	bne.n	8001dce <HAL_ADC_Start+0x15a>
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	689b      	ldr	r3, [r3, #8]
 8001db6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d107      	bne.n	8001dce <HAL_ADC_Start+0x15a>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	689a      	ldr	r2, [r3, #8]
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001dcc:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8001dce:	2300      	movs	r3, #0
}
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	3714      	adds	r7, #20
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dda:	4770      	bx	lr
 8001ddc:	20000000 	.word	0x20000000
 8001de0:	431bde83 	.word	0x431bde83
 8001de4:	fffff8fe 	.word	0xfffff8fe
 8001de8:	40012300 	.word	0x40012300
 8001dec:	40012000 	.word	0x40012000
 8001df0:	40012200 	.word	0x40012200

08001df4 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8001df4:	b480      	push	{r7}
 8001df6:	b083      	sub	sp, #12
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8001e02:	4618      	mov	r0, r3
 8001e04:	370c      	adds	r7, #12
 8001e06:	46bd      	mov	sp, r7
 8001e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0c:	4770      	bx	lr
	...

08001e10 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001e10:	b480      	push	{r7}
 8001e12:	b085      	sub	sp, #20
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
 8001e18:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001e24:	2b01      	cmp	r3, #1
 8001e26:	d101      	bne.n	8001e2c <HAL_ADC_ConfigChannel+0x1c>
 8001e28:	2302      	movs	r3, #2
 8001e2a:	e12a      	b.n	8002082 <HAL_ADC_ConfigChannel+0x272>
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	2201      	movs	r2, #1
 8001e30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	2b09      	cmp	r3, #9
 8001e3a:	d93a      	bls.n	8001eb2 <HAL_ADC_ConfigChannel+0xa2>
 8001e3c:	683b      	ldr	r3, [r7, #0]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8001e44:	d035      	beq.n	8001eb2 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	68d9      	ldr	r1, [r3, #12]
 8001e4c:	683b      	ldr	r3, [r7, #0]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	b29b      	uxth	r3, r3
 8001e52:	461a      	mov	r2, r3
 8001e54:	4613      	mov	r3, r2
 8001e56:	005b      	lsls	r3, r3, #1
 8001e58:	4413      	add	r3, r2
 8001e5a:	3b1e      	subs	r3, #30
 8001e5c:	2207      	movs	r2, #7
 8001e5e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e62:	43da      	mvns	r2, r3
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	400a      	ands	r2, r1
 8001e6a:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001e6c:	683b      	ldr	r3, [r7, #0]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	4a87      	ldr	r2, [pc, #540]	; (8002090 <HAL_ADC_ConfigChannel+0x280>)
 8001e72:	4293      	cmp	r3, r2
 8001e74:	d10a      	bne.n	8001e8c <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	68d9      	ldr	r1, [r3, #12]
 8001e7c:	683b      	ldr	r3, [r7, #0]
 8001e7e:	689b      	ldr	r3, [r3, #8]
 8001e80:	061a      	lsls	r2, r3, #24
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	430a      	orrs	r2, r1
 8001e88:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001e8a:	e035      	b.n	8001ef8 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	68d9      	ldr	r1, [r3, #12]
 8001e92:	683b      	ldr	r3, [r7, #0]
 8001e94:	689a      	ldr	r2, [r3, #8]
 8001e96:	683b      	ldr	r3, [r7, #0]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	b29b      	uxth	r3, r3
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	005b      	lsls	r3, r3, #1
 8001ea2:	4403      	add	r3, r0
 8001ea4:	3b1e      	subs	r3, #30
 8001ea6:	409a      	lsls	r2, r3
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	430a      	orrs	r2, r1
 8001eae:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001eb0:	e022      	b.n	8001ef8 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	6919      	ldr	r1, [r3, #16]
 8001eb8:	683b      	ldr	r3, [r7, #0]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	b29b      	uxth	r3, r3
 8001ebe:	461a      	mov	r2, r3
 8001ec0:	4613      	mov	r3, r2
 8001ec2:	005b      	lsls	r3, r3, #1
 8001ec4:	4413      	add	r3, r2
 8001ec6:	2207      	movs	r2, #7
 8001ec8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ecc:	43da      	mvns	r2, r3
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	400a      	ands	r2, r1
 8001ed4:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	6919      	ldr	r1, [r3, #16]
 8001edc:	683b      	ldr	r3, [r7, #0]
 8001ede:	689a      	ldr	r2, [r3, #8]
 8001ee0:	683b      	ldr	r3, [r7, #0]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	b29b      	uxth	r3, r3
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	4603      	mov	r3, r0
 8001eea:	005b      	lsls	r3, r3, #1
 8001eec:	4403      	add	r3, r0
 8001eee:	409a      	lsls	r2, r3
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	430a      	orrs	r2, r1
 8001ef6:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8001ef8:	683b      	ldr	r3, [r7, #0]
 8001efa:	685b      	ldr	r3, [r3, #4]
 8001efc:	2b06      	cmp	r3, #6
 8001efe:	d824      	bhi.n	8001f4a <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001f06:	683b      	ldr	r3, [r7, #0]
 8001f08:	685a      	ldr	r2, [r3, #4]
 8001f0a:	4613      	mov	r3, r2
 8001f0c:	009b      	lsls	r3, r3, #2
 8001f0e:	4413      	add	r3, r2
 8001f10:	3b05      	subs	r3, #5
 8001f12:	221f      	movs	r2, #31
 8001f14:	fa02 f303 	lsl.w	r3, r2, r3
 8001f18:	43da      	mvns	r2, r3
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	400a      	ands	r2, r1
 8001f20:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001f28:	683b      	ldr	r3, [r7, #0]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	b29b      	uxth	r3, r3
 8001f2e:	4618      	mov	r0, r3
 8001f30:	683b      	ldr	r3, [r7, #0]
 8001f32:	685a      	ldr	r2, [r3, #4]
 8001f34:	4613      	mov	r3, r2
 8001f36:	009b      	lsls	r3, r3, #2
 8001f38:	4413      	add	r3, r2
 8001f3a:	3b05      	subs	r3, #5
 8001f3c:	fa00 f203 	lsl.w	r2, r0, r3
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	430a      	orrs	r2, r1
 8001f46:	635a      	str	r2, [r3, #52]	; 0x34
 8001f48:	e04c      	b.n	8001fe4 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8001f4a:	683b      	ldr	r3, [r7, #0]
 8001f4c:	685b      	ldr	r3, [r3, #4]
 8001f4e:	2b0c      	cmp	r3, #12
 8001f50:	d824      	bhi.n	8001f9c <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001f58:	683b      	ldr	r3, [r7, #0]
 8001f5a:	685a      	ldr	r2, [r3, #4]
 8001f5c:	4613      	mov	r3, r2
 8001f5e:	009b      	lsls	r3, r3, #2
 8001f60:	4413      	add	r3, r2
 8001f62:	3b23      	subs	r3, #35	; 0x23
 8001f64:	221f      	movs	r2, #31
 8001f66:	fa02 f303 	lsl.w	r3, r2, r3
 8001f6a:	43da      	mvns	r2, r3
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	400a      	ands	r2, r1
 8001f72:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	b29b      	uxth	r3, r3
 8001f80:	4618      	mov	r0, r3
 8001f82:	683b      	ldr	r3, [r7, #0]
 8001f84:	685a      	ldr	r2, [r3, #4]
 8001f86:	4613      	mov	r3, r2
 8001f88:	009b      	lsls	r3, r3, #2
 8001f8a:	4413      	add	r3, r2
 8001f8c:	3b23      	subs	r3, #35	; 0x23
 8001f8e:	fa00 f203 	lsl.w	r2, r0, r3
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	430a      	orrs	r2, r1
 8001f98:	631a      	str	r2, [r3, #48]	; 0x30
 8001f9a:	e023      	b.n	8001fe4 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001fa2:	683b      	ldr	r3, [r7, #0]
 8001fa4:	685a      	ldr	r2, [r3, #4]
 8001fa6:	4613      	mov	r3, r2
 8001fa8:	009b      	lsls	r3, r3, #2
 8001faa:	4413      	add	r3, r2
 8001fac:	3b41      	subs	r3, #65	; 0x41
 8001fae:	221f      	movs	r2, #31
 8001fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb4:	43da      	mvns	r2, r3
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	400a      	ands	r2, r1
 8001fbc:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001fc4:	683b      	ldr	r3, [r7, #0]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	b29b      	uxth	r3, r3
 8001fca:	4618      	mov	r0, r3
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	685a      	ldr	r2, [r3, #4]
 8001fd0:	4613      	mov	r3, r2
 8001fd2:	009b      	lsls	r3, r3, #2
 8001fd4:	4413      	add	r3, r2
 8001fd6:	3b41      	subs	r3, #65	; 0x41
 8001fd8:	fa00 f203 	lsl.w	r2, r0, r3
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	430a      	orrs	r2, r1
 8001fe2:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	4a2a      	ldr	r2, [pc, #168]	; (8002094 <HAL_ADC_ConfigChannel+0x284>)
 8001fea:	4293      	cmp	r3, r2
 8001fec:	d10a      	bne.n	8002004 <HAL_ADC_ConfigChannel+0x1f4>
 8001fee:	683b      	ldr	r3, [r7, #0]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8001ff6:	d105      	bne.n	8002004 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8001ff8:	4b27      	ldr	r3, [pc, #156]	; (8002098 <HAL_ADC_ConfigChannel+0x288>)
 8001ffa:	685b      	ldr	r3, [r3, #4]
 8001ffc:	4a26      	ldr	r2, [pc, #152]	; (8002098 <HAL_ADC_ConfigChannel+0x288>)
 8001ffe:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8002002:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	4a22      	ldr	r2, [pc, #136]	; (8002094 <HAL_ADC_ConfigChannel+0x284>)
 800200a:	4293      	cmp	r3, r2
 800200c:	d109      	bne.n	8002022 <HAL_ADC_ConfigChannel+0x212>
 800200e:	683b      	ldr	r3, [r7, #0]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	2b12      	cmp	r3, #18
 8002014:	d105      	bne.n	8002022 <HAL_ADC_ConfigChannel+0x212>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8002016:	4b20      	ldr	r3, [pc, #128]	; (8002098 <HAL_ADC_ConfigChannel+0x288>)
 8002018:	685b      	ldr	r3, [r3, #4]
 800201a:	4a1f      	ldr	r2, [pc, #124]	; (8002098 <HAL_ADC_ConfigChannel+0x288>)
 800201c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002020:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	4a1b      	ldr	r2, [pc, #108]	; (8002094 <HAL_ADC_ConfigChannel+0x284>)
 8002028:	4293      	cmp	r3, r2
 800202a:	d125      	bne.n	8002078 <HAL_ADC_ConfigChannel+0x268>
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	4a17      	ldr	r2, [pc, #92]	; (8002090 <HAL_ADC_ConfigChannel+0x280>)
 8002032:	4293      	cmp	r3, r2
 8002034:	d003      	beq.n	800203e <HAL_ADC_ConfigChannel+0x22e>
 8002036:	683b      	ldr	r3, [r7, #0]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	2b11      	cmp	r3, #17
 800203c:	d11c      	bne.n	8002078 <HAL_ADC_ConfigChannel+0x268>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 800203e:	4b16      	ldr	r3, [pc, #88]	; (8002098 <HAL_ADC_ConfigChannel+0x288>)
 8002040:	685b      	ldr	r3, [r3, #4]
 8002042:	4a15      	ldr	r2, [pc, #84]	; (8002098 <HAL_ADC_ConfigChannel+0x288>)
 8002044:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002048:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800204a:	683b      	ldr	r3, [r7, #0]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	4a10      	ldr	r2, [pc, #64]	; (8002090 <HAL_ADC_ConfigChannel+0x280>)
 8002050:	4293      	cmp	r3, r2
 8002052:	d111      	bne.n	8002078 <HAL_ADC_ConfigChannel+0x268>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8002054:	4b11      	ldr	r3, [pc, #68]	; (800209c <HAL_ADC_ConfigChannel+0x28c>)
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	4a11      	ldr	r2, [pc, #68]	; (80020a0 <HAL_ADC_ConfigChannel+0x290>)
 800205a:	fba2 2303 	umull	r2, r3, r2, r3
 800205e:	0c9a      	lsrs	r2, r3, #18
 8002060:	4613      	mov	r3, r2
 8002062:	009b      	lsls	r3, r3, #2
 8002064:	4413      	add	r3, r2
 8002066:	005b      	lsls	r3, r3, #1
 8002068:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 800206a:	e002      	b.n	8002072 <HAL_ADC_ConfigChannel+0x262>
      {
        counter--;
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	3b01      	subs	r3, #1
 8002070:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	2b00      	cmp	r3, #0
 8002076:	d1f9      	bne.n	800206c <HAL_ADC_ConfigChannel+0x25c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	2200      	movs	r2, #0
 800207c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002080:	2300      	movs	r3, #0
}
 8002082:	4618      	mov	r0, r3
 8002084:	3714      	adds	r7, #20
 8002086:	46bd      	mov	sp, r7
 8002088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208c:	4770      	bx	lr
 800208e:	bf00      	nop
 8002090:	10000012 	.word	0x10000012
 8002094:	40012000 	.word	0x40012000
 8002098:	40012300 	.word	0x40012300
 800209c:	20000000 	.word	0x20000000
 80020a0:	431bde83 	.word	0x431bde83

080020a4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80020a4:	b480      	push	{r7}
 80020a6:	b083      	sub	sp, #12
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 80020ac:	4b78      	ldr	r3, [pc, #480]	; (8002290 <ADC_Init+0x1ec>)
 80020ae:	685b      	ldr	r3, [r3, #4]
 80020b0:	4a77      	ldr	r2, [pc, #476]	; (8002290 <ADC_Init+0x1ec>)
 80020b2:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80020b6:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 80020b8:	4b75      	ldr	r3, [pc, #468]	; (8002290 <ADC_Init+0x1ec>)
 80020ba:	685a      	ldr	r2, [r3, #4]
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	685b      	ldr	r3, [r3, #4]
 80020c0:	4973      	ldr	r1, [pc, #460]	; (8002290 <ADC_Init+0x1ec>)
 80020c2:	4313      	orrs	r3, r2
 80020c4:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	685a      	ldr	r2, [r3, #4]
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80020d4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	6859      	ldr	r1, [r3, #4]
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	691b      	ldr	r3, [r3, #16]
 80020e0:	021a      	lsls	r2, r3, #8
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	430a      	orrs	r2, r1
 80020e8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	685a      	ldr	r2, [r3, #4]
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80020f8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	6859      	ldr	r1, [r3, #4]
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	689a      	ldr	r2, [r3, #8]
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	430a      	orrs	r2, r1
 800210a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	689a      	ldr	r2, [r3, #8]
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800211a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	6899      	ldr	r1, [r3, #8]
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	68da      	ldr	r2, [r3, #12]
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	430a      	orrs	r2, r1
 800212c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002132:	4a58      	ldr	r2, [pc, #352]	; (8002294 <ADC_Init+0x1f0>)
 8002134:	4293      	cmp	r3, r2
 8002136:	d022      	beq.n	800217e <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	689a      	ldr	r2, [r3, #8]
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002146:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	6899      	ldr	r1, [r3, #8]
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	430a      	orrs	r2, r1
 8002158:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	689a      	ldr	r2, [r3, #8]
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002168:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	6899      	ldr	r1, [r3, #8]
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	430a      	orrs	r2, r1
 800217a:	609a      	str	r2, [r3, #8]
 800217c:	e00f      	b.n	800219e <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	689a      	ldr	r2, [r3, #8]
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800218c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	689a      	ldr	r2, [r3, #8]
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800219c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	689a      	ldr	r2, [r3, #8]
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	f022 0202 	bic.w	r2, r2, #2
 80021ac:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	6899      	ldr	r1, [r3, #8]
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	699b      	ldr	r3, [r3, #24]
 80021b8:	005a      	lsls	r2, r3, #1
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	430a      	orrs	r2, r1
 80021c0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d01b      	beq.n	8002204 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	685a      	ldr	r2, [r3, #4]
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80021da:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	685a      	ldr	r2, [r3, #4]
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80021ea:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	6859      	ldr	r1, [r3, #4]
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021f6:	3b01      	subs	r3, #1
 80021f8:	035a      	lsls	r2, r3, #13
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	430a      	orrs	r2, r1
 8002200:	605a      	str	r2, [r3, #4]
 8002202:	e007      	b.n	8002214 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	685a      	ldr	r2, [r3, #4]
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002212:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002222:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	69db      	ldr	r3, [r3, #28]
 800222e:	3b01      	subs	r3, #1
 8002230:	051a      	lsls	r2, r3, #20
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	430a      	orrs	r2, r1
 8002238:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	689a      	ldr	r2, [r3, #8]
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002248:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	6899      	ldr	r1, [r3, #8]
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002256:	025a      	lsls	r2, r3, #9
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	430a      	orrs	r2, r1
 800225e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	689a      	ldr	r2, [r3, #8]
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800226e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	6899      	ldr	r1, [r3, #8]
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	695b      	ldr	r3, [r3, #20]
 800227a:	029a      	lsls	r2, r3, #10
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	430a      	orrs	r2, r1
 8002282:	609a      	str	r2, [r3, #8]
}
 8002284:	bf00      	nop
 8002286:	370c      	adds	r7, #12
 8002288:	46bd      	mov	sp, r7
 800228a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228e:	4770      	bx	lr
 8002290:	40012300 	.word	0x40012300
 8002294:	0f000001 	.word	0x0f000001

08002298 <__NVIC_SetPriorityGrouping>:
{
 8002298:	b480      	push	{r7}
 800229a:	b085      	sub	sp, #20
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	f003 0307 	and.w	r3, r3, #7
 80022a6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80022a8:	4b0b      	ldr	r3, [pc, #44]	; (80022d8 <__NVIC_SetPriorityGrouping+0x40>)
 80022aa:	68db      	ldr	r3, [r3, #12]
 80022ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80022ae:	68ba      	ldr	r2, [r7, #8]
 80022b0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80022b4:	4013      	ands	r3, r2
 80022b6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80022bc:	68bb      	ldr	r3, [r7, #8]
 80022be:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80022c0:	4b06      	ldr	r3, [pc, #24]	; (80022dc <__NVIC_SetPriorityGrouping+0x44>)
 80022c2:	4313      	orrs	r3, r2
 80022c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80022c6:	4a04      	ldr	r2, [pc, #16]	; (80022d8 <__NVIC_SetPriorityGrouping+0x40>)
 80022c8:	68bb      	ldr	r3, [r7, #8]
 80022ca:	60d3      	str	r3, [r2, #12]
}
 80022cc:	bf00      	nop
 80022ce:	3714      	adds	r7, #20
 80022d0:	46bd      	mov	sp, r7
 80022d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d6:	4770      	bx	lr
 80022d8:	e000ed00 	.word	0xe000ed00
 80022dc:	05fa0000 	.word	0x05fa0000

080022e0 <__NVIC_GetPriorityGrouping>:
{
 80022e0:	b480      	push	{r7}
 80022e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80022e4:	4b04      	ldr	r3, [pc, #16]	; (80022f8 <__NVIC_GetPriorityGrouping+0x18>)
 80022e6:	68db      	ldr	r3, [r3, #12]
 80022e8:	0a1b      	lsrs	r3, r3, #8
 80022ea:	f003 0307 	and.w	r3, r3, #7
}
 80022ee:	4618      	mov	r0, r3
 80022f0:	46bd      	mov	sp, r7
 80022f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f6:	4770      	bx	lr
 80022f8:	e000ed00 	.word	0xe000ed00

080022fc <__NVIC_SetPriority>:
{
 80022fc:	b480      	push	{r7}
 80022fe:	b083      	sub	sp, #12
 8002300:	af00      	add	r7, sp, #0
 8002302:	4603      	mov	r3, r0
 8002304:	6039      	str	r1, [r7, #0]
 8002306:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002308:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800230c:	2b00      	cmp	r3, #0
 800230e:	db0a      	blt.n	8002326 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002310:	683b      	ldr	r3, [r7, #0]
 8002312:	b2da      	uxtb	r2, r3
 8002314:	490c      	ldr	r1, [pc, #48]	; (8002348 <__NVIC_SetPriority+0x4c>)
 8002316:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800231a:	0112      	lsls	r2, r2, #4
 800231c:	b2d2      	uxtb	r2, r2
 800231e:	440b      	add	r3, r1
 8002320:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002324:	e00a      	b.n	800233c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002326:	683b      	ldr	r3, [r7, #0]
 8002328:	b2da      	uxtb	r2, r3
 800232a:	4908      	ldr	r1, [pc, #32]	; (800234c <__NVIC_SetPriority+0x50>)
 800232c:	79fb      	ldrb	r3, [r7, #7]
 800232e:	f003 030f 	and.w	r3, r3, #15
 8002332:	3b04      	subs	r3, #4
 8002334:	0112      	lsls	r2, r2, #4
 8002336:	b2d2      	uxtb	r2, r2
 8002338:	440b      	add	r3, r1
 800233a:	761a      	strb	r2, [r3, #24]
}
 800233c:	bf00      	nop
 800233e:	370c      	adds	r7, #12
 8002340:	46bd      	mov	sp, r7
 8002342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002346:	4770      	bx	lr
 8002348:	e000e100 	.word	0xe000e100
 800234c:	e000ed00 	.word	0xe000ed00

08002350 <NVIC_EncodePriority>:
{
 8002350:	b480      	push	{r7}
 8002352:	b089      	sub	sp, #36	; 0x24
 8002354:	af00      	add	r7, sp, #0
 8002356:	60f8      	str	r0, [r7, #12]
 8002358:	60b9      	str	r1, [r7, #8]
 800235a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	f003 0307 	and.w	r3, r3, #7
 8002362:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002364:	69fb      	ldr	r3, [r7, #28]
 8002366:	f1c3 0307 	rsb	r3, r3, #7
 800236a:	2b04      	cmp	r3, #4
 800236c:	bf28      	it	cs
 800236e:	2304      	movcs	r3, #4
 8002370:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002372:	69fb      	ldr	r3, [r7, #28]
 8002374:	3304      	adds	r3, #4
 8002376:	2b06      	cmp	r3, #6
 8002378:	d902      	bls.n	8002380 <NVIC_EncodePriority+0x30>
 800237a:	69fb      	ldr	r3, [r7, #28]
 800237c:	3b03      	subs	r3, #3
 800237e:	e000      	b.n	8002382 <NVIC_EncodePriority+0x32>
 8002380:	2300      	movs	r3, #0
 8002382:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002384:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002388:	69bb      	ldr	r3, [r7, #24]
 800238a:	fa02 f303 	lsl.w	r3, r2, r3
 800238e:	43da      	mvns	r2, r3
 8002390:	68bb      	ldr	r3, [r7, #8]
 8002392:	401a      	ands	r2, r3
 8002394:	697b      	ldr	r3, [r7, #20]
 8002396:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002398:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800239c:	697b      	ldr	r3, [r7, #20]
 800239e:	fa01 f303 	lsl.w	r3, r1, r3
 80023a2:	43d9      	mvns	r1, r3
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023a8:	4313      	orrs	r3, r2
}
 80023aa:	4618      	mov	r0, r3
 80023ac:	3724      	adds	r7, #36	; 0x24
 80023ae:	46bd      	mov	sp, r7
 80023b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b4:	4770      	bx	lr
	...

080023b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b082      	sub	sp, #8
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	3b01      	subs	r3, #1
 80023c4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80023c8:	d301      	bcc.n	80023ce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80023ca:	2301      	movs	r3, #1
 80023cc:	e00f      	b.n	80023ee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80023ce:	4a0a      	ldr	r2, [pc, #40]	; (80023f8 <SysTick_Config+0x40>)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	3b01      	subs	r3, #1
 80023d4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80023d6:	210f      	movs	r1, #15
 80023d8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80023dc:	f7ff ff8e 	bl	80022fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80023e0:	4b05      	ldr	r3, [pc, #20]	; (80023f8 <SysTick_Config+0x40>)
 80023e2:	2200      	movs	r2, #0
 80023e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80023e6:	4b04      	ldr	r3, [pc, #16]	; (80023f8 <SysTick_Config+0x40>)
 80023e8:	2207      	movs	r2, #7
 80023ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80023ec:	2300      	movs	r3, #0
}
 80023ee:	4618      	mov	r0, r3
 80023f0:	3708      	adds	r7, #8
 80023f2:	46bd      	mov	sp, r7
 80023f4:	bd80      	pop	{r7, pc}
 80023f6:	bf00      	nop
 80023f8:	e000e010 	.word	0xe000e010

080023fc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b082      	sub	sp, #8
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002404:	6878      	ldr	r0, [r7, #4]
 8002406:	f7ff ff47 	bl	8002298 <__NVIC_SetPriorityGrouping>
}
 800240a:	bf00      	nop
 800240c:	3708      	adds	r7, #8
 800240e:	46bd      	mov	sp, r7
 8002410:	bd80      	pop	{r7, pc}

08002412 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002412:	b580      	push	{r7, lr}
 8002414:	b086      	sub	sp, #24
 8002416:	af00      	add	r7, sp, #0
 8002418:	4603      	mov	r3, r0
 800241a:	60b9      	str	r1, [r7, #8]
 800241c:	607a      	str	r2, [r7, #4]
 800241e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002420:	2300      	movs	r3, #0
 8002422:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002424:	f7ff ff5c 	bl	80022e0 <__NVIC_GetPriorityGrouping>
 8002428:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800242a:	687a      	ldr	r2, [r7, #4]
 800242c:	68b9      	ldr	r1, [r7, #8]
 800242e:	6978      	ldr	r0, [r7, #20]
 8002430:	f7ff ff8e 	bl	8002350 <NVIC_EncodePriority>
 8002434:	4602      	mov	r2, r0
 8002436:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800243a:	4611      	mov	r1, r2
 800243c:	4618      	mov	r0, r3
 800243e:	f7ff ff5d 	bl	80022fc <__NVIC_SetPriority>
}
 8002442:	bf00      	nop
 8002444:	3718      	adds	r7, #24
 8002446:	46bd      	mov	sp, r7
 8002448:	bd80      	pop	{r7, pc}

0800244a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800244a:	b580      	push	{r7, lr}
 800244c:	b082      	sub	sp, #8
 800244e:	af00      	add	r7, sp, #0
 8002450:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002452:	6878      	ldr	r0, [r7, #4]
 8002454:	f7ff ffb0 	bl	80023b8 <SysTick_Config>
 8002458:	4603      	mov	r3, r0
}
 800245a:	4618      	mov	r0, r3
 800245c:	3708      	adds	r7, #8
 800245e:	46bd      	mov	sp, r7
 8002460:	bd80      	pop	{r7, pc}
	...

08002464 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002464:	b480      	push	{r7}
 8002466:	b089      	sub	sp, #36	; 0x24
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
 800246c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800246e:	2300      	movs	r3, #0
 8002470:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8002472:	2300      	movs	r3, #0
 8002474:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002476:	2300      	movs	r3, #0
 8002478:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800247a:	2300      	movs	r3, #0
 800247c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 800247e:	2300      	movs	r3, #0
 8002480:	61fb      	str	r3, [r7, #28]
 8002482:	e175      	b.n	8002770 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002484:	2201      	movs	r2, #1
 8002486:	69fb      	ldr	r3, [r7, #28]
 8002488:	fa02 f303 	lsl.w	r3, r2, r3
 800248c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800248e:	683b      	ldr	r3, [r7, #0]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	697a      	ldr	r2, [r7, #20]
 8002494:	4013      	ands	r3, r2
 8002496:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002498:	693a      	ldr	r2, [r7, #16]
 800249a:	697b      	ldr	r3, [r7, #20]
 800249c:	429a      	cmp	r2, r3
 800249e:	f040 8164 	bne.w	800276a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80024a2:	683b      	ldr	r3, [r7, #0]
 80024a4:	685b      	ldr	r3, [r3, #4]
 80024a6:	2b01      	cmp	r3, #1
 80024a8:	d00b      	beq.n	80024c2 <HAL_GPIO_Init+0x5e>
 80024aa:	683b      	ldr	r3, [r7, #0]
 80024ac:	685b      	ldr	r3, [r3, #4]
 80024ae:	2b02      	cmp	r3, #2
 80024b0:	d007      	beq.n	80024c2 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80024b2:	683b      	ldr	r3, [r7, #0]
 80024b4:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80024b6:	2b11      	cmp	r3, #17
 80024b8:	d003      	beq.n	80024c2 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80024ba:	683b      	ldr	r3, [r7, #0]
 80024bc:	685b      	ldr	r3, [r3, #4]
 80024be:	2b12      	cmp	r3, #18
 80024c0:	d130      	bne.n	8002524 <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	689b      	ldr	r3, [r3, #8]
 80024c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80024c8:	69fb      	ldr	r3, [r7, #28]
 80024ca:	005b      	lsls	r3, r3, #1
 80024cc:	2203      	movs	r2, #3
 80024ce:	fa02 f303 	lsl.w	r3, r2, r3
 80024d2:	43db      	mvns	r3, r3
 80024d4:	69ba      	ldr	r2, [r7, #24]
 80024d6:	4013      	ands	r3, r2
 80024d8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80024da:	683b      	ldr	r3, [r7, #0]
 80024dc:	68da      	ldr	r2, [r3, #12]
 80024de:	69fb      	ldr	r3, [r7, #28]
 80024e0:	005b      	lsls	r3, r3, #1
 80024e2:	fa02 f303 	lsl.w	r3, r2, r3
 80024e6:	69ba      	ldr	r2, [r7, #24]
 80024e8:	4313      	orrs	r3, r2
 80024ea:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	69ba      	ldr	r2, [r7, #24]
 80024f0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	685b      	ldr	r3, [r3, #4]
 80024f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80024f8:	2201      	movs	r2, #1
 80024fa:	69fb      	ldr	r3, [r7, #28]
 80024fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002500:	43db      	mvns	r3, r3
 8002502:	69ba      	ldr	r2, [r7, #24]
 8002504:	4013      	ands	r3, r2
 8002506:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	685b      	ldr	r3, [r3, #4]
 800250c:	091b      	lsrs	r3, r3, #4
 800250e:	f003 0201 	and.w	r2, r3, #1
 8002512:	69fb      	ldr	r3, [r7, #28]
 8002514:	fa02 f303 	lsl.w	r3, r2, r3
 8002518:	69ba      	ldr	r2, [r7, #24]
 800251a:	4313      	orrs	r3, r2
 800251c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	69ba      	ldr	r2, [r7, #24]
 8002522:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	68db      	ldr	r3, [r3, #12]
 8002528:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800252a:	69fb      	ldr	r3, [r7, #28]
 800252c:	005b      	lsls	r3, r3, #1
 800252e:	2203      	movs	r2, #3
 8002530:	fa02 f303 	lsl.w	r3, r2, r3
 8002534:	43db      	mvns	r3, r3
 8002536:	69ba      	ldr	r2, [r7, #24]
 8002538:	4013      	ands	r3, r2
 800253a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	689a      	ldr	r2, [r3, #8]
 8002540:	69fb      	ldr	r3, [r7, #28]
 8002542:	005b      	lsls	r3, r3, #1
 8002544:	fa02 f303 	lsl.w	r3, r2, r3
 8002548:	69ba      	ldr	r2, [r7, #24]
 800254a:	4313      	orrs	r3, r2
 800254c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	69ba      	ldr	r2, [r7, #24]
 8002552:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002554:	683b      	ldr	r3, [r7, #0]
 8002556:	685b      	ldr	r3, [r3, #4]
 8002558:	2b02      	cmp	r3, #2
 800255a:	d003      	beq.n	8002564 <HAL_GPIO_Init+0x100>
 800255c:	683b      	ldr	r3, [r7, #0]
 800255e:	685b      	ldr	r3, [r3, #4]
 8002560:	2b12      	cmp	r3, #18
 8002562:	d123      	bne.n	80025ac <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002564:	69fb      	ldr	r3, [r7, #28]
 8002566:	08da      	lsrs	r2, r3, #3
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	3208      	adds	r2, #8
 800256c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002570:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002572:	69fb      	ldr	r3, [r7, #28]
 8002574:	f003 0307 	and.w	r3, r3, #7
 8002578:	009b      	lsls	r3, r3, #2
 800257a:	220f      	movs	r2, #15
 800257c:	fa02 f303 	lsl.w	r3, r2, r3
 8002580:	43db      	mvns	r3, r3
 8002582:	69ba      	ldr	r2, [r7, #24]
 8002584:	4013      	ands	r3, r2
 8002586:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002588:	683b      	ldr	r3, [r7, #0]
 800258a:	691a      	ldr	r2, [r3, #16]
 800258c:	69fb      	ldr	r3, [r7, #28]
 800258e:	f003 0307 	and.w	r3, r3, #7
 8002592:	009b      	lsls	r3, r3, #2
 8002594:	fa02 f303 	lsl.w	r3, r2, r3
 8002598:	69ba      	ldr	r2, [r7, #24]
 800259a:	4313      	orrs	r3, r2
 800259c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800259e:	69fb      	ldr	r3, [r7, #28]
 80025a0:	08da      	lsrs	r2, r3, #3
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	3208      	adds	r2, #8
 80025a6:	69b9      	ldr	r1, [r7, #24]
 80025a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80025b2:	69fb      	ldr	r3, [r7, #28]
 80025b4:	005b      	lsls	r3, r3, #1
 80025b6:	2203      	movs	r2, #3
 80025b8:	fa02 f303 	lsl.w	r3, r2, r3
 80025bc:	43db      	mvns	r3, r3
 80025be:	69ba      	ldr	r2, [r7, #24]
 80025c0:	4013      	ands	r3, r2
 80025c2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80025c4:	683b      	ldr	r3, [r7, #0]
 80025c6:	685b      	ldr	r3, [r3, #4]
 80025c8:	f003 0203 	and.w	r2, r3, #3
 80025cc:	69fb      	ldr	r3, [r7, #28]
 80025ce:	005b      	lsls	r3, r3, #1
 80025d0:	fa02 f303 	lsl.w	r3, r2, r3
 80025d4:	69ba      	ldr	r2, [r7, #24]
 80025d6:	4313      	orrs	r3, r2
 80025d8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	69ba      	ldr	r2, [r7, #24]
 80025de:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	685b      	ldr	r3, [r3, #4]
 80025e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	f000 80be 	beq.w	800276a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025ee:	4b65      	ldr	r3, [pc, #404]	; (8002784 <HAL_GPIO_Init+0x320>)
 80025f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025f2:	4a64      	ldr	r2, [pc, #400]	; (8002784 <HAL_GPIO_Init+0x320>)
 80025f4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80025f8:	6453      	str	r3, [r2, #68]	; 0x44
 80025fa:	4b62      	ldr	r3, [pc, #392]	; (8002784 <HAL_GPIO_Init+0x320>)
 80025fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025fe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002602:	60fb      	str	r3, [r7, #12]
 8002604:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8002606:	4a60      	ldr	r2, [pc, #384]	; (8002788 <HAL_GPIO_Init+0x324>)
 8002608:	69fb      	ldr	r3, [r7, #28]
 800260a:	089b      	lsrs	r3, r3, #2
 800260c:	3302      	adds	r3, #2
 800260e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002612:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002614:	69fb      	ldr	r3, [r7, #28]
 8002616:	f003 0303 	and.w	r3, r3, #3
 800261a:	009b      	lsls	r3, r3, #2
 800261c:	220f      	movs	r2, #15
 800261e:	fa02 f303 	lsl.w	r3, r2, r3
 8002622:	43db      	mvns	r3, r3
 8002624:	69ba      	ldr	r2, [r7, #24]
 8002626:	4013      	ands	r3, r2
 8002628:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	4a57      	ldr	r2, [pc, #348]	; (800278c <HAL_GPIO_Init+0x328>)
 800262e:	4293      	cmp	r3, r2
 8002630:	d037      	beq.n	80026a2 <HAL_GPIO_Init+0x23e>
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	4a56      	ldr	r2, [pc, #344]	; (8002790 <HAL_GPIO_Init+0x32c>)
 8002636:	4293      	cmp	r3, r2
 8002638:	d031      	beq.n	800269e <HAL_GPIO_Init+0x23a>
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	4a55      	ldr	r2, [pc, #340]	; (8002794 <HAL_GPIO_Init+0x330>)
 800263e:	4293      	cmp	r3, r2
 8002640:	d02b      	beq.n	800269a <HAL_GPIO_Init+0x236>
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	4a54      	ldr	r2, [pc, #336]	; (8002798 <HAL_GPIO_Init+0x334>)
 8002646:	4293      	cmp	r3, r2
 8002648:	d025      	beq.n	8002696 <HAL_GPIO_Init+0x232>
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	4a53      	ldr	r2, [pc, #332]	; (800279c <HAL_GPIO_Init+0x338>)
 800264e:	4293      	cmp	r3, r2
 8002650:	d01f      	beq.n	8002692 <HAL_GPIO_Init+0x22e>
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	4a52      	ldr	r2, [pc, #328]	; (80027a0 <HAL_GPIO_Init+0x33c>)
 8002656:	4293      	cmp	r3, r2
 8002658:	d019      	beq.n	800268e <HAL_GPIO_Init+0x22a>
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	4a51      	ldr	r2, [pc, #324]	; (80027a4 <HAL_GPIO_Init+0x340>)
 800265e:	4293      	cmp	r3, r2
 8002660:	d013      	beq.n	800268a <HAL_GPIO_Init+0x226>
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	4a50      	ldr	r2, [pc, #320]	; (80027a8 <HAL_GPIO_Init+0x344>)
 8002666:	4293      	cmp	r3, r2
 8002668:	d00d      	beq.n	8002686 <HAL_GPIO_Init+0x222>
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	4a4f      	ldr	r2, [pc, #316]	; (80027ac <HAL_GPIO_Init+0x348>)
 800266e:	4293      	cmp	r3, r2
 8002670:	d007      	beq.n	8002682 <HAL_GPIO_Init+0x21e>
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	4a4e      	ldr	r2, [pc, #312]	; (80027b0 <HAL_GPIO_Init+0x34c>)
 8002676:	4293      	cmp	r3, r2
 8002678:	d101      	bne.n	800267e <HAL_GPIO_Init+0x21a>
 800267a:	2309      	movs	r3, #9
 800267c:	e012      	b.n	80026a4 <HAL_GPIO_Init+0x240>
 800267e:	230a      	movs	r3, #10
 8002680:	e010      	b.n	80026a4 <HAL_GPIO_Init+0x240>
 8002682:	2308      	movs	r3, #8
 8002684:	e00e      	b.n	80026a4 <HAL_GPIO_Init+0x240>
 8002686:	2307      	movs	r3, #7
 8002688:	e00c      	b.n	80026a4 <HAL_GPIO_Init+0x240>
 800268a:	2306      	movs	r3, #6
 800268c:	e00a      	b.n	80026a4 <HAL_GPIO_Init+0x240>
 800268e:	2305      	movs	r3, #5
 8002690:	e008      	b.n	80026a4 <HAL_GPIO_Init+0x240>
 8002692:	2304      	movs	r3, #4
 8002694:	e006      	b.n	80026a4 <HAL_GPIO_Init+0x240>
 8002696:	2303      	movs	r3, #3
 8002698:	e004      	b.n	80026a4 <HAL_GPIO_Init+0x240>
 800269a:	2302      	movs	r3, #2
 800269c:	e002      	b.n	80026a4 <HAL_GPIO_Init+0x240>
 800269e:	2301      	movs	r3, #1
 80026a0:	e000      	b.n	80026a4 <HAL_GPIO_Init+0x240>
 80026a2:	2300      	movs	r3, #0
 80026a4:	69fa      	ldr	r2, [r7, #28]
 80026a6:	f002 0203 	and.w	r2, r2, #3
 80026aa:	0092      	lsls	r2, r2, #2
 80026ac:	4093      	lsls	r3, r2
 80026ae:	69ba      	ldr	r2, [r7, #24]
 80026b0:	4313      	orrs	r3, r2
 80026b2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80026b4:	4934      	ldr	r1, [pc, #208]	; (8002788 <HAL_GPIO_Init+0x324>)
 80026b6:	69fb      	ldr	r3, [r7, #28]
 80026b8:	089b      	lsrs	r3, r3, #2
 80026ba:	3302      	adds	r3, #2
 80026bc:	69ba      	ldr	r2, [r7, #24]
 80026be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80026c2:	4b3c      	ldr	r3, [pc, #240]	; (80027b4 <HAL_GPIO_Init+0x350>)
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026c8:	693b      	ldr	r3, [r7, #16]
 80026ca:	43db      	mvns	r3, r3
 80026cc:	69ba      	ldr	r2, [r7, #24]
 80026ce:	4013      	ands	r3, r2
 80026d0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80026d2:	683b      	ldr	r3, [r7, #0]
 80026d4:	685b      	ldr	r3, [r3, #4]
 80026d6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d003      	beq.n	80026e6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80026de:	69ba      	ldr	r2, [r7, #24]
 80026e0:	693b      	ldr	r3, [r7, #16]
 80026e2:	4313      	orrs	r3, r2
 80026e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80026e6:	4a33      	ldr	r2, [pc, #204]	; (80027b4 <HAL_GPIO_Init+0x350>)
 80026e8:	69bb      	ldr	r3, [r7, #24]
 80026ea:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80026ec:	4b31      	ldr	r3, [pc, #196]	; (80027b4 <HAL_GPIO_Init+0x350>)
 80026ee:	685b      	ldr	r3, [r3, #4]
 80026f0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026f2:	693b      	ldr	r3, [r7, #16]
 80026f4:	43db      	mvns	r3, r3
 80026f6:	69ba      	ldr	r2, [r7, #24]
 80026f8:	4013      	ands	r3, r2
 80026fa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	685b      	ldr	r3, [r3, #4]
 8002700:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002704:	2b00      	cmp	r3, #0
 8002706:	d003      	beq.n	8002710 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002708:	69ba      	ldr	r2, [r7, #24]
 800270a:	693b      	ldr	r3, [r7, #16]
 800270c:	4313      	orrs	r3, r2
 800270e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002710:	4a28      	ldr	r2, [pc, #160]	; (80027b4 <HAL_GPIO_Init+0x350>)
 8002712:	69bb      	ldr	r3, [r7, #24]
 8002714:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002716:	4b27      	ldr	r3, [pc, #156]	; (80027b4 <HAL_GPIO_Init+0x350>)
 8002718:	689b      	ldr	r3, [r3, #8]
 800271a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800271c:	693b      	ldr	r3, [r7, #16]
 800271e:	43db      	mvns	r3, r3
 8002720:	69ba      	ldr	r2, [r7, #24]
 8002722:	4013      	ands	r3, r2
 8002724:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002726:	683b      	ldr	r3, [r7, #0]
 8002728:	685b      	ldr	r3, [r3, #4]
 800272a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800272e:	2b00      	cmp	r3, #0
 8002730:	d003      	beq.n	800273a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002732:	69ba      	ldr	r2, [r7, #24]
 8002734:	693b      	ldr	r3, [r7, #16]
 8002736:	4313      	orrs	r3, r2
 8002738:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800273a:	4a1e      	ldr	r2, [pc, #120]	; (80027b4 <HAL_GPIO_Init+0x350>)
 800273c:	69bb      	ldr	r3, [r7, #24]
 800273e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002740:	4b1c      	ldr	r3, [pc, #112]	; (80027b4 <HAL_GPIO_Init+0x350>)
 8002742:	68db      	ldr	r3, [r3, #12]
 8002744:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002746:	693b      	ldr	r3, [r7, #16]
 8002748:	43db      	mvns	r3, r3
 800274a:	69ba      	ldr	r2, [r7, #24]
 800274c:	4013      	ands	r3, r2
 800274e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002750:	683b      	ldr	r3, [r7, #0]
 8002752:	685b      	ldr	r3, [r3, #4]
 8002754:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002758:	2b00      	cmp	r3, #0
 800275a:	d003      	beq.n	8002764 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800275c:	69ba      	ldr	r2, [r7, #24]
 800275e:	693b      	ldr	r3, [r7, #16]
 8002760:	4313      	orrs	r3, r2
 8002762:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002764:	4a13      	ldr	r2, [pc, #76]	; (80027b4 <HAL_GPIO_Init+0x350>)
 8002766:	69bb      	ldr	r3, [r7, #24]
 8002768:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 800276a:	69fb      	ldr	r3, [r7, #28]
 800276c:	3301      	adds	r3, #1
 800276e:	61fb      	str	r3, [r7, #28]
 8002770:	69fb      	ldr	r3, [r7, #28]
 8002772:	2b0f      	cmp	r3, #15
 8002774:	f67f ae86 	bls.w	8002484 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8002778:	bf00      	nop
 800277a:	3724      	adds	r7, #36	; 0x24
 800277c:	46bd      	mov	sp, r7
 800277e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002782:	4770      	bx	lr
 8002784:	40023800 	.word	0x40023800
 8002788:	40013800 	.word	0x40013800
 800278c:	40020000 	.word	0x40020000
 8002790:	40020400 	.word	0x40020400
 8002794:	40020800 	.word	0x40020800
 8002798:	40020c00 	.word	0x40020c00
 800279c:	40021000 	.word	0x40021000
 80027a0:	40021400 	.word	0x40021400
 80027a4:	40021800 	.word	0x40021800
 80027a8:	40021c00 	.word	0x40021c00
 80027ac:	40022000 	.word	0x40022000
 80027b0:	40022400 	.word	0x40022400
 80027b4:	40013c00 	.word	0x40013c00

080027b8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80027b8:	b480      	push	{r7}
 80027ba:	b085      	sub	sp, #20
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
 80027c0:	460b      	mov	r3, r1
 80027c2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	691a      	ldr	r2, [r3, #16]
 80027c8:	887b      	ldrh	r3, [r7, #2]
 80027ca:	4013      	ands	r3, r2
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d002      	beq.n	80027d6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80027d0:	2301      	movs	r3, #1
 80027d2:	73fb      	strb	r3, [r7, #15]
 80027d4:	e001      	b.n	80027da <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80027d6:	2300      	movs	r3, #0
 80027d8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80027da:	7bfb      	ldrb	r3, [r7, #15]
}
 80027dc:	4618      	mov	r0, r3
 80027de:	3714      	adds	r7, #20
 80027e0:	46bd      	mov	sp, r7
 80027e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e6:	4770      	bx	lr

080027e8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80027e8:	b480      	push	{r7}
 80027ea:	b083      	sub	sp, #12
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
 80027f0:	460b      	mov	r3, r1
 80027f2:	807b      	strh	r3, [r7, #2]
 80027f4:	4613      	mov	r3, r2
 80027f6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80027f8:	787b      	ldrb	r3, [r7, #1]
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d003      	beq.n	8002806 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80027fe:	887a      	ldrh	r2, [r7, #2]
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8002804:	e003      	b.n	800280e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8002806:	887b      	ldrh	r3, [r7, #2]
 8002808:	041a      	lsls	r2, r3, #16
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	619a      	str	r2, [r3, #24]
}
 800280e:	bf00      	nop
 8002810:	370c      	adds	r7, #12
 8002812:	46bd      	mov	sp, r7
 8002814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002818:	4770      	bx	lr
	...

0800281c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b082      	sub	sp, #8
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	2b00      	cmp	r3, #0
 8002828:	d101      	bne.n	800282e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800282a:	2301      	movs	r3, #1
 800282c:	e07f      	b.n	800292e <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002834:	b2db      	uxtb	r3, r3
 8002836:	2b00      	cmp	r3, #0
 8002838:	d106      	bne.n	8002848 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	2200      	movs	r2, #0
 800283e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002842:	6878      	ldr	r0, [r7, #4]
 8002844:	f7fe fcc2 	bl	80011cc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	2224      	movs	r2, #36	; 0x24
 800284c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	681a      	ldr	r2, [r3, #0]
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f022 0201 	bic.w	r2, r2, #1
 800285e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	685a      	ldr	r2, [r3, #4]
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800286c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	689a      	ldr	r2, [r3, #8]
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800287c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	68db      	ldr	r3, [r3, #12]
 8002882:	2b01      	cmp	r3, #1
 8002884:	d107      	bne.n	8002896 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	689a      	ldr	r2, [r3, #8]
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002892:	609a      	str	r2, [r3, #8]
 8002894:	e006      	b.n	80028a4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	689a      	ldr	r2, [r3, #8]
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80028a2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	68db      	ldr	r3, [r3, #12]
 80028a8:	2b02      	cmp	r3, #2
 80028aa:	d104      	bne.n	80028b6 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80028b4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	6859      	ldr	r1, [r3, #4]
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681a      	ldr	r2, [r3, #0]
 80028c0:	4b1d      	ldr	r3, [pc, #116]	; (8002938 <HAL_I2C_Init+0x11c>)
 80028c2:	430b      	orrs	r3, r1
 80028c4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	68da      	ldr	r2, [r3, #12]
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80028d4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	691a      	ldr	r2, [r3, #16]
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	695b      	ldr	r3, [r3, #20]
 80028de:	ea42 0103 	orr.w	r1, r2, r3
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	699b      	ldr	r3, [r3, #24]
 80028e6:	021a      	lsls	r2, r3, #8
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	430a      	orrs	r2, r1
 80028ee:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	69d9      	ldr	r1, [r3, #28]
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	6a1a      	ldr	r2, [r3, #32]
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	430a      	orrs	r2, r1
 80028fe:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	681a      	ldr	r2, [r3, #0]
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f042 0201 	orr.w	r2, r2, #1
 800290e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	2200      	movs	r2, #0
 8002914:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	2220      	movs	r2, #32
 800291a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	2200      	movs	r2, #0
 8002922:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	2200      	movs	r2, #0
 8002928:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800292c:	2300      	movs	r3, #0
}
 800292e:	4618      	mov	r0, r3
 8002930:	3708      	adds	r7, #8
 8002932:	46bd      	mov	sp, r7
 8002934:	bd80      	pop	{r7, pc}
 8002936:	bf00      	nop
 8002938:	02008000 	.word	0x02008000

0800293c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b088      	sub	sp, #32
 8002940:	af02      	add	r7, sp, #8
 8002942:	60f8      	str	r0, [r7, #12]
 8002944:	607a      	str	r2, [r7, #4]
 8002946:	461a      	mov	r2, r3
 8002948:	460b      	mov	r3, r1
 800294a:	817b      	strh	r3, [r7, #10]
 800294c:	4613      	mov	r3, r2
 800294e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002956:	b2db      	uxtb	r3, r3
 8002958:	2b20      	cmp	r3, #32
 800295a:	f040 80da 	bne.w	8002b12 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002964:	2b01      	cmp	r3, #1
 8002966:	d101      	bne.n	800296c <HAL_I2C_Master_Transmit+0x30>
 8002968:	2302      	movs	r3, #2
 800296a:	e0d3      	b.n	8002b14 <HAL_I2C_Master_Transmit+0x1d8>
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	2201      	movs	r2, #1
 8002970:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002974:	f7ff f90c 	bl	8001b90 <HAL_GetTick>
 8002978:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800297a:	697b      	ldr	r3, [r7, #20]
 800297c:	9300      	str	r3, [sp, #0]
 800297e:	2319      	movs	r3, #25
 8002980:	2201      	movs	r2, #1
 8002982:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002986:	68f8      	ldr	r0, [r7, #12]
 8002988:	f000 f9e6 	bl	8002d58 <I2C_WaitOnFlagUntilTimeout>
 800298c:	4603      	mov	r3, r0
 800298e:	2b00      	cmp	r3, #0
 8002990:	d001      	beq.n	8002996 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8002992:	2301      	movs	r3, #1
 8002994:	e0be      	b.n	8002b14 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	2221      	movs	r2, #33	; 0x21
 800299a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	2210      	movs	r2, #16
 80029a2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	2200      	movs	r2, #0
 80029aa:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	687a      	ldr	r2, [r7, #4]
 80029b0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	893a      	ldrh	r2, [r7, #8]
 80029b6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	2200      	movs	r2, #0
 80029bc:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029c2:	b29b      	uxth	r3, r3
 80029c4:	2bff      	cmp	r3, #255	; 0xff
 80029c6:	d90e      	bls.n	80029e6 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	22ff      	movs	r2, #255	; 0xff
 80029cc:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029d2:	b2da      	uxtb	r2, r3
 80029d4:	8979      	ldrh	r1, [r7, #10]
 80029d6:	4b51      	ldr	r3, [pc, #324]	; (8002b1c <HAL_I2C_Master_Transmit+0x1e0>)
 80029d8:	9300      	str	r3, [sp, #0]
 80029da:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80029de:	68f8      	ldr	r0, [r7, #12]
 80029e0:	f000 fb48 	bl	8003074 <I2C_TransferConfig>
 80029e4:	e06c      	b.n	8002ac0 <HAL_I2C_Master_Transmit+0x184>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029ea:	b29a      	uxth	r2, r3
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029f4:	b2da      	uxtb	r2, r3
 80029f6:	8979      	ldrh	r1, [r7, #10]
 80029f8:	4b48      	ldr	r3, [pc, #288]	; (8002b1c <HAL_I2C_Master_Transmit+0x1e0>)
 80029fa:	9300      	str	r3, [sp, #0]
 80029fc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002a00:	68f8      	ldr	r0, [r7, #12]
 8002a02:	f000 fb37 	bl	8003074 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 8002a06:	e05b      	b.n	8002ac0 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002a08:	697a      	ldr	r2, [r7, #20]
 8002a0a:	6a39      	ldr	r1, [r7, #32]
 8002a0c:	68f8      	ldr	r0, [r7, #12]
 8002a0e:	f000 f9e3 	bl	8002dd8 <I2C_WaitOnTXISFlagUntilTimeout>
 8002a12:	4603      	mov	r3, r0
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d001      	beq.n	8002a1c <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8002a18:	2301      	movs	r3, #1
 8002a1a:	e07b      	b.n	8002b14 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a20:	781a      	ldrb	r2, [r3, #0]
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a2c:	1c5a      	adds	r2, r3, #1
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a36:	b29b      	uxth	r3, r3
 8002a38:	3b01      	subs	r3, #1
 8002a3a:	b29a      	uxth	r2, r3
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a44:	3b01      	subs	r3, #1
 8002a46:	b29a      	uxth	r2, r3
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a50:	b29b      	uxth	r3, r3
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d034      	beq.n	8002ac0 <HAL_I2C_Master_Transmit+0x184>
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d130      	bne.n	8002ac0 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002a5e:	697b      	ldr	r3, [r7, #20]
 8002a60:	9300      	str	r3, [sp, #0]
 8002a62:	6a3b      	ldr	r3, [r7, #32]
 8002a64:	2200      	movs	r2, #0
 8002a66:	2180      	movs	r1, #128	; 0x80
 8002a68:	68f8      	ldr	r0, [r7, #12]
 8002a6a:	f000 f975 	bl	8002d58 <I2C_WaitOnFlagUntilTimeout>
 8002a6e:	4603      	mov	r3, r0
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d001      	beq.n	8002a78 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8002a74:	2301      	movs	r3, #1
 8002a76:	e04d      	b.n	8002b14 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a7c:	b29b      	uxth	r3, r3
 8002a7e:	2bff      	cmp	r3, #255	; 0xff
 8002a80:	d90e      	bls.n	8002aa0 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	22ff      	movs	r2, #255	; 0xff
 8002a86:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a8c:	b2da      	uxtb	r2, r3
 8002a8e:	8979      	ldrh	r1, [r7, #10]
 8002a90:	2300      	movs	r3, #0
 8002a92:	9300      	str	r3, [sp, #0]
 8002a94:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002a98:	68f8      	ldr	r0, [r7, #12]
 8002a9a:	f000 faeb 	bl	8003074 <I2C_TransferConfig>
 8002a9e:	e00f      	b.n	8002ac0 <HAL_I2C_Master_Transmit+0x184>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002aa4:	b29a      	uxth	r2, r3
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002aae:	b2da      	uxtb	r2, r3
 8002ab0:	8979      	ldrh	r1, [r7, #10]
 8002ab2:	2300      	movs	r3, #0
 8002ab4:	9300      	str	r3, [sp, #0]
 8002ab6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002aba:	68f8      	ldr	r0, [r7, #12]
 8002abc:	f000 fada 	bl	8003074 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ac4:	b29b      	uxth	r3, r3
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d19e      	bne.n	8002a08 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002aca:	697a      	ldr	r2, [r7, #20]
 8002acc:	6a39      	ldr	r1, [r7, #32]
 8002ace:	68f8      	ldr	r0, [r7, #12]
 8002ad0:	f000 f9c2 	bl	8002e58 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002ad4:	4603      	mov	r3, r0
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d001      	beq.n	8002ade <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8002ada:	2301      	movs	r3, #1
 8002adc:	e01a      	b.n	8002b14 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	2220      	movs	r2, #32
 8002ae4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	6859      	ldr	r1, [r3, #4]
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	681a      	ldr	r2, [r3, #0]
 8002af0:	4b0b      	ldr	r3, [pc, #44]	; (8002b20 <HAL_I2C_Master_Transmit+0x1e4>)
 8002af2:	400b      	ands	r3, r1
 8002af4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	2220      	movs	r2, #32
 8002afa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	2200      	movs	r2, #0
 8002b02:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	2200      	movs	r2, #0
 8002b0a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002b0e:	2300      	movs	r3, #0
 8002b10:	e000      	b.n	8002b14 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8002b12:	2302      	movs	r3, #2
  }
}
 8002b14:	4618      	mov	r0, r3
 8002b16:	3718      	adds	r7, #24
 8002b18:	46bd      	mov	sp, r7
 8002b1a:	bd80      	pop	{r7, pc}
 8002b1c:	80002000 	.word	0x80002000
 8002b20:	fe00e800 	.word	0xfe00e800

08002b24 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b088      	sub	sp, #32
 8002b28:	af02      	add	r7, sp, #8
 8002b2a:	60f8      	str	r0, [r7, #12]
 8002b2c:	607a      	str	r2, [r7, #4]
 8002b2e:	461a      	mov	r2, r3
 8002b30:	460b      	mov	r3, r1
 8002b32:	817b      	strh	r3, [r7, #10]
 8002b34:	4613      	mov	r3, r2
 8002b36:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002b3e:	b2db      	uxtb	r3, r3
 8002b40:	2b20      	cmp	r3, #32
 8002b42:	f040 80db 	bne.w	8002cfc <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002b4c:	2b01      	cmp	r3, #1
 8002b4e:	d101      	bne.n	8002b54 <HAL_I2C_Master_Receive+0x30>
 8002b50:	2302      	movs	r3, #2
 8002b52:	e0d4      	b.n	8002cfe <HAL_I2C_Master_Receive+0x1da>
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	2201      	movs	r2, #1
 8002b58:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002b5c:	f7ff f818 	bl	8001b90 <HAL_GetTick>
 8002b60:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002b62:	697b      	ldr	r3, [r7, #20]
 8002b64:	9300      	str	r3, [sp, #0]
 8002b66:	2319      	movs	r3, #25
 8002b68:	2201      	movs	r2, #1
 8002b6a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002b6e:	68f8      	ldr	r0, [r7, #12]
 8002b70:	f000 f8f2 	bl	8002d58 <I2C_WaitOnFlagUntilTimeout>
 8002b74:	4603      	mov	r3, r0
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d001      	beq.n	8002b7e <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8002b7a:	2301      	movs	r3, #1
 8002b7c:	e0bf      	b.n	8002cfe <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	2222      	movs	r2, #34	; 0x22
 8002b82:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	2210      	movs	r2, #16
 8002b8a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	2200      	movs	r2, #0
 8002b92:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	687a      	ldr	r2, [r7, #4]
 8002b98:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	893a      	ldrh	r2, [r7, #8]
 8002b9e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002baa:	b29b      	uxth	r3, r3
 8002bac:	2bff      	cmp	r3, #255	; 0xff
 8002bae:	d90e      	bls.n	8002bce <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	22ff      	movs	r2, #255	; 0xff
 8002bb4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002bba:	b2da      	uxtb	r2, r3
 8002bbc:	8979      	ldrh	r1, [r7, #10]
 8002bbe:	4b52      	ldr	r3, [pc, #328]	; (8002d08 <HAL_I2C_Master_Receive+0x1e4>)
 8002bc0:	9300      	str	r3, [sp, #0]
 8002bc2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002bc6:	68f8      	ldr	r0, [r7, #12]
 8002bc8:	f000 fa54 	bl	8003074 <I2C_TransferConfig>
 8002bcc:	e06d      	b.n	8002caa <HAL_I2C_Master_Receive+0x186>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002bd2:	b29a      	uxth	r2, r3
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002bdc:	b2da      	uxtb	r2, r3
 8002bde:	8979      	ldrh	r1, [r7, #10]
 8002be0:	4b49      	ldr	r3, [pc, #292]	; (8002d08 <HAL_I2C_Master_Receive+0x1e4>)
 8002be2:	9300      	str	r3, [sp, #0]
 8002be4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002be8:	68f8      	ldr	r0, [r7, #12]
 8002bea:	f000 fa43 	bl	8003074 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 8002bee:	e05c      	b.n	8002caa <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002bf0:	697a      	ldr	r2, [r7, #20]
 8002bf2:	6a39      	ldr	r1, [r7, #32]
 8002bf4:	68f8      	ldr	r0, [r7, #12]
 8002bf6:	f000 f96b 	bl	8002ed0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002bfa:	4603      	mov	r3, r0
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d001      	beq.n	8002c04 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8002c00:	2301      	movs	r3, #1
 8002c02:	e07c      	b.n	8002cfe <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c0e:	b2d2      	uxtb	r2, r2
 8002c10:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c16:	1c5a      	adds	r2, r3, #1
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c20:	3b01      	subs	r3, #1
 8002c22:	b29a      	uxth	r2, r3
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c2c:	b29b      	uxth	r3, r3
 8002c2e:	3b01      	subs	r3, #1
 8002c30:	b29a      	uxth	r2, r3
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c3a:	b29b      	uxth	r3, r3
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d034      	beq.n	8002caa <HAL_I2C_Master_Receive+0x186>
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d130      	bne.n	8002caa <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002c48:	697b      	ldr	r3, [r7, #20]
 8002c4a:	9300      	str	r3, [sp, #0]
 8002c4c:	6a3b      	ldr	r3, [r7, #32]
 8002c4e:	2200      	movs	r2, #0
 8002c50:	2180      	movs	r1, #128	; 0x80
 8002c52:	68f8      	ldr	r0, [r7, #12]
 8002c54:	f000 f880 	bl	8002d58 <I2C_WaitOnFlagUntilTimeout>
 8002c58:	4603      	mov	r3, r0
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d001      	beq.n	8002c62 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8002c5e:	2301      	movs	r3, #1
 8002c60:	e04d      	b.n	8002cfe <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c66:	b29b      	uxth	r3, r3
 8002c68:	2bff      	cmp	r3, #255	; 0xff
 8002c6a:	d90e      	bls.n	8002c8a <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	22ff      	movs	r2, #255	; 0xff
 8002c70:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c76:	b2da      	uxtb	r2, r3
 8002c78:	8979      	ldrh	r1, [r7, #10]
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	9300      	str	r3, [sp, #0]
 8002c7e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002c82:	68f8      	ldr	r0, [r7, #12]
 8002c84:	f000 f9f6 	bl	8003074 <I2C_TransferConfig>
 8002c88:	e00f      	b.n	8002caa <HAL_I2C_Master_Receive+0x186>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c8e:	b29a      	uxth	r2, r3
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c98:	b2da      	uxtb	r2, r3
 8002c9a:	8979      	ldrh	r1, [r7, #10]
 8002c9c:	2300      	movs	r3, #0
 8002c9e:	9300      	str	r3, [sp, #0]
 8002ca0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002ca4:	68f8      	ldr	r0, [r7, #12]
 8002ca6:	f000 f9e5 	bl	8003074 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002cae:	b29b      	uxth	r3, r3
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d19d      	bne.n	8002bf0 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002cb4:	697a      	ldr	r2, [r7, #20]
 8002cb6:	6a39      	ldr	r1, [r7, #32]
 8002cb8:	68f8      	ldr	r0, [r7, #12]
 8002cba:	f000 f8cd 	bl	8002e58 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002cbe:	4603      	mov	r3, r0
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d001      	beq.n	8002cc8 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8002cc4:	2301      	movs	r3, #1
 8002cc6:	e01a      	b.n	8002cfe <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	2220      	movs	r2, #32
 8002cce:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	6859      	ldr	r1, [r3, #4]
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	681a      	ldr	r2, [r3, #0]
 8002cda:	4b0c      	ldr	r3, [pc, #48]	; (8002d0c <HAL_I2C_Master_Receive+0x1e8>)
 8002cdc:	400b      	ands	r3, r1
 8002cde:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	2220      	movs	r2, #32
 8002ce4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	2200      	movs	r2, #0
 8002cec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002cf8:	2300      	movs	r3, #0
 8002cfa:	e000      	b.n	8002cfe <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8002cfc:	2302      	movs	r3, #2
  }
}
 8002cfe:	4618      	mov	r0, r3
 8002d00:	3718      	adds	r7, #24
 8002d02:	46bd      	mov	sp, r7
 8002d04:	bd80      	pop	{r7, pc}
 8002d06:	bf00      	nop
 8002d08:	80002400 	.word	0x80002400
 8002d0c:	fe00e800 	.word	0xfe00e800

08002d10 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002d10:	b480      	push	{r7}
 8002d12:	b083      	sub	sp, #12
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	699b      	ldr	r3, [r3, #24]
 8002d1e:	f003 0302 	and.w	r3, r3, #2
 8002d22:	2b02      	cmp	r3, #2
 8002d24:	d103      	bne.n	8002d2e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	699b      	ldr	r3, [r3, #24]
 8002d34:	f003 0301 	and.w	r3, r3, #1
 8002d38:	2b01      	cmp	r3, #1
 8002d3a:	d007      	beq.n	8002d4c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	699a      	ldr	r2, [r3, #24]
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f042 0201 	orr.w	r2, r2, #1
 8002d4a:	619a      	str	r2, [r3, #24]
  }
}
 8002d4c:	bf00      	nop
 8002d4e:	370c      	adds	r7, #12
 8002d50:	46bd      	mov	sp, r7
 8002d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d56:	4770      	bx	lr

08002d58 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b084      	sub	sp, #16
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	60f8      	str	r0, [r7, #12]
 8002d60:	60b9      	str	r1, [r7, #8]
 8002d62:	603b      	str	r3, [r7, #0]
 8002d64:	4613      	mov	r3, r2
 8002d66:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002d68:	e022      	b.n	8002db0 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d6a:	683b      	ldr	r3, [r7, #0]
 8002d6c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002d70:	d01e      	beq.n	8002db0 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d72:	f7fe ff0d 	bl	8001b90 <HAL_GetTick>
 8002d76:	4602      	mov	r2, r0
 8002d78:	69bb      	ldr	r3, [r7, #24]
 8002d7a:	1ad3      	subs	r3, r2, r3
 8002d7c:	683a      	ldr	r2, [r7, #0]
 8002d7e:	429a      	cmp	r2, r3
 8002d80:	d302      	bcc.n	8002d88 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002d82:	683b      	ldr	r3, [r7, #0]
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d113      	bne.n	8002db0 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d8c:	f043 0220 	orr.w	r2, r3, #32
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	2220      	movs	r2, #32
 8002d98:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	2200      	movs	r2, #0
 8002da0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	2200      	movs	r2, #0
 8002da8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8002dac:	2301      	movs	r3, #1
 8002dae:	e00f      	b.n	8002dd0 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	699a      	ldr	r2, [r3, #24]
 8002db6:	68bb      	ldr	r3, [r7, #8]
 8002db8:	4013      	ands	r3, r2
 8002dba:	68ba      	ldr	r2, [r7, #8]
 8002dbc:	429a      	cmp	r2, r3
 8002dbe:	bf0c      	ite	eq
 8002dc0:	2301      	moveq	r3, #1
 8002dc2:	2300      	movne	r3, #0
 8002dc4:	b2db      	uxtb	r3, r3
 8002dc6:	461a      	mov	r2, r3
 8002dc8:	79fb      	ldrb	r3, [r7, #7]
 8002dca:	429a      	cmp	r2, r3
 8002dcc:	d0cd      	beq.n	8002d6a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002dce:	2300      	movs	r3, #0
}
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	3710      	adds	r7, #16
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	bd80      	pop	{r7, pc}

08002dd8 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	b084      	sub	sp, #16
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	60f8      	str	r0, [r7, #12]
 8002de0:	60b9      	str	r1, [r7, #8]
 8002de2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002de4:	e02c      	b.n	8002e40 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8002de6:	687a      	ldr	r2, [r7, #4]
 8002de8:	68b9      	ldr	r1, [r7, #8]
 8002dea:	68f8      	ldr	r0, [r7, #12]
 8002dec:	f000 f8dc 	bl	8002fa8 <I2C_IsAcknowledgeFailed>
 8002df0:	4603      	mov	r3, r0
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d001      	beq.n	8002dfa <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002df6:	2301      	movs	r3, #1
 8002df8:	e02a      	b.n	8002e50 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002dfa:	68bb      	ldr	r3, [r7, #8]
 8002dfc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002e00:	d01e      	beq.n	8002e40 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e02:	f7fe fec5 	bl	8001b90 <HAL_GetTick>
 8002e06:	4602      	mov	r2, r0
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	1ad3      	subs	r3, r2, r3
 8002e0c:	68ba      	ldr	r2, [r7, #8]
 8002e0e:	429a      	cmp	r2, r3
 8002e10:	d302      	bcc.n	8002e18 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002e12:	68bb      	ldr	r3, [r7, #8]
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d113      	bne.n	8002e40 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e1c:	f043 0220 	orr.w	r2, r3, #32
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	2220      	movs	r2, #32
 8002e28:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	2200      	movs	r2, #0
 8002e30:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	2200      	movs	r2, #0
 8002e38:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8002e3c:	2301      	movs	r3, #1
 8002e3e:	e007      	b.n	8002e50 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	699b      	ldr	r3, [r3, #24]
 8002e46:	f003 0302 	and.w	r3, r3, #2
 8002e4a:	2b02      	cmp	r3, #2
 8002e4c:	d1cb      	bne.n	8002de6 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002e4e:	2300      	movs	r3, #0
}
 8002e50:	4618      	mov	r0, r3
 8002e52:	3710      	adds	r7, #16
 8002e54:	46bd      	mov	sp, r7
 8002e56:	bd80      	pop	{r7, pc}

08002e58 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	b084      	sub	sp, #16
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	60f8      	str	r0, [r7, #12]
 8002e60:	60b9      	str	r1, [r7, #8]
 8002e62:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002e64:	e028      	b.n	8002eb8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8002e66:	687a      	ldr	r2, [r7, #4]
 8002e68:	68b9      	ldr	r1, [r7, #8]
 8002e6a:	68f8      	ldr	r0, [r7, #12]
 8002e6c:	f000 f89c 	bl	8002fa8 <I2C_IsAcknowledgeFailed>
 8002e70:	4603      	mov	r3, r0
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d001      	beq.n	8002e7a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002e76:	2301      	movs	r3, #1
 8002e78:	e026      	b.n	8002ec8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e7a:	f7fe fe89 	bl	8001b90 <HAL_GetTick>
 8002e7e:	4602      	mov	r2, r0
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	1ad3      	subs	r3, r2, r3
 8002e84:	68ba      	ldr	r2, [r7, #8]
 8002e86:	429a      	cmp	r2, r3
 8002e88:	d302      	bcc.n	8002e90 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002e8a:	68bb      	ldr	r3, [r7, #8]
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d113      	bne.n	8002eb8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e94:	f043 0220 	orr.w	r2, r3, #32
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	2220      	movs	r2, #32
 8002ea0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	2200      	movs	r2, #0
 8002eb0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8002eb4:	2301      	movs	r3, #1
 8002eb6:	e007      	b.n	8002ec8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	699b      	ldr	r3, [r3, #24]
 8002ebe:	f003 0320 	and.w	r3, r3, #32
 8002ec2:	2b20      	cmp	r3, #32
 8002ec4:	d1cf      	bne.n	8002e66 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002ec6:	2300      	movs	r3, #0
}
 8002ec8:	4618      	mov	r0, r3
 8002eca:	3710      	adds	r7, #16
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	bd80      	pop	{r7, pc}

08002ed0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b084      	sub	sp, #16
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	60f8      	str	r0, [r7, #12]
 8002ed8:	60b9      	str	r1, [r7, #8]
 8002eda:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002edc:	e055      	b.n	8002f8a <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8002ede:	687a      	ldr	r2, [r7, #4]
 8002ee0:	68b9      	ldr	r1, [r7, #8]
 8002ee2:	68f8      	ldr	r0, [r7, #12]
 8002ee4:	f000 f860 	bl	8002fa8 <I2C_IsAcknowledgeFailed>
 8002ee8:	4603      	mov	r3, r0
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d001      	beq.n	8002ef2 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002eee:	2301      	movs	r3, #1
 8002ef0:	e053      	b.n	8002f9a <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	699b      	ldr	r3, [r3, #24]
 8002ef8:	f003 0320 	and.w	r3, r3, #32
 8002efc:	2b20      	cmp	r3, #32
 8002efe:	d129      	bne.n	8002f54 <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	699b      	ldr	r3, [r3, #24]
 8002f06:	f003 0304 	and.w	r3, r3, #4
 8002f0a:	2b04      	cmp	r3, #4
 8002f0c:	d105      	bne.n	8002f1a <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d001      	beq.n	8002f1a <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8002f16:	2300      	movs	r3, #0
 8002f18:	e03f      	b.n	8002f9a <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	2220      	movs	r2, #32
 8002f20:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	6859      	ldr	r1, [r3, #4]
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	681a      	ldr	r2, [r3, #0]
 8002f2c:	4b1d      	ldr	r3, [pc, #116]	; (8002fa4 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 8002f2e:	400b      	ands	r3, r1
 8002f30:	6053      	str	r3, [r2, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	2200      	movs	r2, #0
 8002f36:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	2220      	movs	r2, #32
 8002f3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	2200      	movs	r2, #0
 8002f44:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8002f50:	2301      	movs	r3, #1
 8002f52:	e022      	b.n	8002f9a <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f54:	f7fe fe1c 	bl	8001b90 <HAL_GetTick>
 8002f58:	4602      	mov	r2, r0
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	1ad3      	subs	r3, r2, r3
 8002f5e:	68ba      	ldr	r2, [r7, #8]
 8002f60:	429a      	cmp	r2, r3
 8002f62:	d302      	bcc.n	8002f6a <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 8002f64:	68bb      	ldr	r3, [r7, #8]
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d10f      	bne.n	8002f8a <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f6e:	f043 0220 	orr.w	r2, r3, #32
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	2220      	movs	r2, #32
 8002f7a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	2200      	movs	r2, #0
 8002f82:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8002f86:	2301      	movs	r3, #1
 8002f88:	e007      	b.n	8002f9a <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	699b      	ldr	r3, [r3, #24]
 8002f90:	f003 0304 	and.w	r3, r3, #4
 8002f94:	2b04      	cmp	r3, #4
 8002f96:	d1a2      	bne.n	8002ede <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002f98:	2300      	movs	r3, #0
}
 8002f9a:	4618      	mov	r0, r3
 8002f9c:	3710      	adds	r7, #16
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	bd80      	pop	{r7, pc}
 8002fa2:	bf00      	nop
 8002fa4:	fe00e800 	.word	0xfe00e800

08002fa8 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	b084      	sub	sp, #16
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	60f8      	str	r0, [r7, #12]
 8002fb0:	60b9      	str	r1, [r7, #8]
 8002fb2:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	699b      	ldr	r3, [r3, #24]
 8002fba:	f003 0310 	and.w	r3, r3, #16
 8002fbe:	2b10      	cmp	r3, #16
 8002fc0:	d151      	bne.n	8003066 <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002fc2:	e022      	b.n	800300a <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002fc4:	68bb      	ldr	r3, [r7, #8]
 8002fc6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002fca:	d01e      	beq.n	800300a <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002fcc:	f7fe fde0 	bl	8001b90 <HAL_GetTick>
 8002fd0:	4602      	mov	r2, r0
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	1ad3      	subs	r3, r2, r3
 8002fd6:	68ba      	ldr	r2, [r7, #8]
 8002fd8:	429a      	cmp	r2, r3
 8002fda:	d302      	bcc.n	8002fe2 <I2C_IsAcknowledgeFailed+0x3a>
 8002fdc:	68bb      	ldr	r3, [r7, #8]
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d113      	bne.n	800300a <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fe6:	f043 0220 	orr.w	r2, r3, #32
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	2220      	movs	r2, #32
 8002ff2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	2200      	movs	r2, #0
 8003002:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8003006:	2301      	movs	r3, #1
 8003008:	e02e      	b.n	8003068 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	699b      	ldr	r3, [r3, #24]
 8003010:	f003 0320 	and.w	r3, r3, #32
 8003014:	2b20      	cmp	r3, #32
 8003016:	d1d5      	bne.n	8002fc4 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	2210      	movs	r2, #16
 800301e:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	2220      	movs	r2, #32
 8003026:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003028:	68f8      	ldr	r0, [r7, #12]
 800302a:	f7ff fe71 	bl	8002d10 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	6859      	ldr	r1, [r3, #4]
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	681a      	ldr	r2, [r3, #0]
 8003038:	4b0d      	ldr	r3, [pc, #52]	; (8003070 <I2C_IsAcknowledgeFailed+0xc8>)
 800303a:	400b      	ands	r3, r1
 800303c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003042:	f043 0204 	orr.w	r2, r3, #4
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	2220      	movs	r2, #32
 800304e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	2200      	movs	r2, #0
 8003056:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	2200      	movs	r2, #0
 800305e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8003062:	2301      	movs	r3, #1
 8003064:	e000      	b.n	8003068 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8003066:	2300      	movs	r3, #0
}
 8003068:	4618      	mov	r0, r3
 800306a:	3710      	adds	r7, #16
 800306c:	46bd      	mov	sp, r7
 800306e:	bd80      	pop	{r7, pc}
 8003070:	fe00e800 	.word	0xfe00e800

08003074 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8003074:	b480      	push	{r7}
 8003076:	b085      	sub	sp, #20
 8003078:	af00      	add	r7, sp, #0
 800307a:	60f8      	str	r0, [r7, #12]
 800307c:	607b      	str	r3, [r7, #4]
 800307e:	460b      	mov	r3, r1
 8003080:	817b      	strh	r3, [r7, #10]
 8003082:	4613      	mov	r3, r2
 8003084:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	685a      	ldr	r2, [r3, #4]
 800308c:	69bb      	ldr	r3, [r7, #24]
 800308e:	0d5b      	lsrs	r3, r3, #21
 8003090:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8003094:	4b0d      	ldr	r3, [pc, #52]	; (80030cc <I2C_TransferConfig+0x58>)
 8003096:	430b      	orrs	r3, r1
 8003098:	43db      	mvns	r3, r3
 800309a:	ea02 0103 	and.w	r1, r2, r3
 800309e:	897b      	ldrh	r3, [r7, #10]
 80030a0:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80030a4:	7a7b      	ldrb	r3, [r7, #9]
 80030a6:	041b      	lsls	r3, r3, #16
 80030a8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80030ac:	431a      	orrs	r2, r3
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	431a      	orrs	r2, r3
 80030b2:	69bb      	ldr	r3, [r7, #24]
 80030b4:	431a      	orrs	r2, r3
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	430a      	orrs	r2, r1
 80030bc:	605a      	str	r2, [r3, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 80030be:	bf00      	nop
 80030c0:	3714      	adds	r7, #20
 80030c2:	46bd      	mov	sp, r7
 80030c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c8:	4770      	bx	lr
 80030ca:	bf00      	nop
 80030cc:	03ff63ff 	.word	0x03ff63ff

080030d0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80030d0:	b480      	push	{r7}
 80030d2:	b083      	sub	sp, #12
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	6078      	str	r0, [r7, #4]
 80030d8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80030e0:	b2db      	uxtb	r3, r3
 80030e2:	2b20      	cmp	r3, #32
 80030e4:	d138      	bne.n	8003158 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80030ec:	2b01      	cmp	r3, #1
 80030ee:	d101      	bne.n	80030f4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80030f0:	2302      	movs	r3, #2
 80030f2:	e032      	b.n	800315a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	2201      	movs	r2, #1
 80030f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	2224      	movs	r2, #36	; 0x24
 8003100:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	681a      	ldr	r2, [r3, #0]
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f022 0201 	bic.w	r2, r2, #1
 8003112:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	681a      	ldr	r2, [r3, #0]
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003122:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	6819      	ldr	r1, [r3, #0]
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	683a      	ldr	r2, [r7, #0]
 8003130:	430a      	orrs	r2, r1
 8003132:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	681a      	ldr	r2, [r3, #0]
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f042 0201 	orr.w	r2, r2, #1
 8003142:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	2220      	movs	r2, #32
 8003148:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	2200      	movs	r2, #0
 8003150:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003154:	2300      	movs	r3, #0
 8003156:	e000      	b.n	800315a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003158:	2302      	movs	r3, #2
  }
}
 800315a:	4618      	mov	r0, r3
 800315c:	370c      	adds	r7, #12
 800315e:	46bd      	mov	sp, r7
 8003160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003164:	4770      	bx	lr

08003166 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003166:	b480      	push	{r7}
 8003168:	b085      	sub	sp, #20
 800316a:	af00      	add	r7, sp, #0
 800316c:	6078      	str	r0, [r7, #4]
 800316e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003176:	b2db      	uxtb	r3, r3
 8003178:	2b20      	cmp	r3, #32
 800317a:	d139      	bne.n	80031f0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003182:	2b01      	cmp	r3, #1
 8003184:	d101      	bne.n	800318a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003186:	2302      	movs	r3, #2
 8003188:	e033      	b.n	80031f2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	2201      	movs	r2, #1
 800318e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	2224      	movs	r2, #36	; 0x24
 8003196:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	681a      	ldr	r2, [r3, #0]
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f022 0201 	bic.w	r2, r2, #1
 80031a8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80031b8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80031ba:	683b      	ldr	r3, [r7, #0]
 80031bc:	021b      	lsls	r3, r3, #8
 80031be:	68fa      	ldr	r2, [r7, #12]
 80031c0:	4313      	orrs	r3, r2
 80031c2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	68fa      	ldr	r2, [r7, #12]
 80031ca:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	681a      	ldr	r2, [r3, #0]
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f042 0201 	orr.w	r2, r2, #1
 80031da:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	2220      	movs	r2, #32
 80031e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2200      	movs	r2, #0
 80031e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80031ec:	2300      	movs	r3, #0
 80031ee:	e000      	b.n	80031f2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80031f0:	2302      	movs	r3, #2
  }
}
 80031f2:	4618      	mov	r0, r3
 80031f4:	3714      	adds	r7, #20
 80031f6:	46bd      	mov	sp, r7
 80031f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fc:	4770      	bx	lr
	...

08003200 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003200:	b480      	push	{r7}
 8003202:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003204:	4b05      	ldr	r3, [pc, #20]	; (800321c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	4a04      	ldr	r2, [pc, #16]	; (800321c <HAL_PWR_EnableBkUpAccess+0x1c>)
 800320a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800320e:	6013      	str	r3, [r2, #0]
}
 8003210:	bf00      	nop
 8003212:	46bd      	mov	sp, r7
 8003214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003218:	4770      	bx	lr
 800321a:	bf00      	nop
 800321c:	40007000 	.word	0x40007000

08003220 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003220:	b580      	push	{r7, lr}
 8003222:	b082      	sub	sp, #8
 8003224:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8003226:	2300      	movs	r3, #0
 8003228:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800322a:	4b23      	ldr	r3, [pc, #140]	; (80032b8 <HAL_PWREx_EnableOverDrive+0x98>)
 800322c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800322e:	4a22      	ldr	r2, [pc, #136]	; (80032b8 <HAL_PWREx_EnableOverDrive+0x98>)
 8003230:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003234:	6413      	str	r3, [r2, #64]	; 0x40
 8003236:	4b20      	ldr	r3, [pc, #128]	; (80032b8 <HAL_PWREx_EnableOverDrive+0x98>)
 8003238:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800323a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800323e:	603b      	str	r3, [r7, #0]
 8003240:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8003242:	4b1e      	ldr	r3, [pc, #120]	; (80032bc <HAL_PWREx_EnableOverDrive+0x9c>)
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	4a1d      	ldr	r2, [pc, #116]	; (80032bc <HAL_PWREx_EnableOverDrive+0x9c>)
 8003248:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800324c:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800324e:	f7fe fc9f 	bl	8001b90 <HAL_GetTick>
 8003252:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003254:	e009      	b.n	800326a <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003256:	f7fe fc9b 	bl	8001b90 <HAL_GetTick>
 800325a:	4602      	mov	r2, r0
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	1ad3      	subs	r3, r2, r3
 8003260:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003264:	d901      	bls.n	800326a <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8003266:	2303      	movs	r3, #3
 8003268:	e022      	b.n	80032b0 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800326a:	4b14      	ldr	r3, [pc, #80]	; (80032bc <HAL_PWREx_EnableOverDrive+0x9c>)
 800326c:	685b      	ldr	r3, [r3, #4]
 800326e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003272:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003276:	d1ee      	bne.n	8003256 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003278:	4b10      	ldr	r3, [pc, #64]	; (80032bc <HAL_PWREx_EnableOverDrive+0x9c>)
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	4a0f      	ldr	r2, [pc, #60]	; (80032bc <HAL_PWREx_EnableOverDrive+0x9c>)
 800327e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003282:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003284:	f7fe fc84 	bl	8001b90 <HAL_GetTick>
 8003288:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800328a:	e009      	b.n	80032a0 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800328c:	f7fe fc80 	bl	8001b90 <HAL_GetTick>
 8003290:	4602      	mov	r2, r0
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	1ad3      	subs	r3, r2, r3
 8003296:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800329a:	d901      	bls.n	80032a0 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 800329c:	2303      	movs	r3, #3
 800329e:	e007      	b.n	80032b0 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80032a0:	4b06      	ldr	r3, [pc, #24]	; (80032bc <HAL_PWREx_EnableOverDrive+0x9c>)
 80032a2:	685b      	ldr	r3, [r3, #4]
 80032a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032a8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80032ac:	d1ee      	bne.n	800328c <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80032ae:	2300      	movs	r3, #0
}
 80032b0:	4618      	mov	r0, r3
 80032b2:	3708      	adds	r7, #8
 80032b4:	46bd      	mov	sp, r7
 80032b6:	bd80      	pop	{r7, pc}
 80032b8:	40023800 	.word	0x40023800
 80032bc:	40007000 	.word	0x40007000

080032c0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	b086      	sub	sp, #24
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80032c8:	2300      	movs	r3, #0
 80032ca:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d101      	bne.n	80032d6 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80032d2:	2301      	movs	r3, #1
 80032d4:	e29b      	b.n	800380e <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f003 0301 	and.w	r3, r3, #1
 80032de:	2b00      	cmp	r3, #0
 80032e0:	f000 8087 	beq.w	80033f2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80032e4:	4b96      	ldr	r3, [pc, #600]	; (8003540 <HAL_RCC_OscConfig+0x280>)
 80032e6:	689b      	ldr	r3, [r3, #8]
 80032e8:	f003 030c 	and.w	r3, r3, #12
 80032ec:	2b04      	cmp	r3, #4
 80032ee:	d00c      	beq.n	800330a <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80032f0:	4b93      	ldr	r3, [pc, #588]	; (8003540 <HAL_RCC_OscConfig+0x280>)
 80032f2:	689b      	ldr	r3, [r3, #8]
 80032f4:	f003 030c 	and.w	r3, r3, #12
 80032f8:	2b08      	cmp	r3, #8
 80032fa:	d112      	bne.n	8003322 <HAL_RCC_OscConfig+0x62>
 80032fc:	4b90      	ldr	r3, [pc, #576]	; (8003540 <HAL_RCC_OscConfig+0x280>)
 80032fe:	685b      	ldr	r3, [r3, #4]
 8003300:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003304:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003308:	d10b      	bne.n	8003322 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800330a:	4b8d      	ldr	r3, [pc, #564]	; (8003540 <HAL_RCC_OscConfig+0x280>)
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003312:	2b00      	cmp	r3, #0
 8003314:	d06c      	beq.n	80033f0 <HAL_RCC_OscConfig+0x130>
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	685b      	ldr	r3, [r3, #4]
 800331a:	2b00      	cmp	r3, #0
 800331c:	d168      	bne.n	80033f0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800331e:	2301      	movs	r3, #1
 8003320:	e275      	b.n	800380e <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	685b      	ldr	r3, [r3, #4]
 8003326:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800332a:	d106      	bne.n	800333a <HAL_RCC_OscConfig+0x7a>
 800332c:	4b84      	ldr	r3, [pc, #528]	; (8003540 <HAL_RCC_OscConfig+0x280>)
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	4a83      	ldr	r2, [pc, #524]	; (8003540 <HAL_RCC_OscConfig+0x280>)
 8003332:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003336:	6013      	str	r3, [r2, #0]
 8003338:	e02e      	b.n	8003398 <HAL_RCC_OscConfig+0xd8>
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	685b      	ldr	r3, [r3, #4]
 800333e:	2b00      	cmp	r3, #0
 8003340:	d10c      	bne.n	800335c <HAL_RCC_OscConfig+0x9c>
 8003342:	4b7f      	ldr	r3, [pc, #508]	; (8003540 <HAL_RCC_OscConfig+0x280>)
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	4a7e      	ldr	r2, [pc, #504]	; (8003540 <HAL_RCC_OscConfig+0x280>)
 8003348:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800334c:	6013      	str	r3, [r2, #0]
 800334e:	4b7c      	ldr	r3, [pc, #496]	; (8003540 <HAL_RCC_OscConfig+0x280>)
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	4a7b      	ldr	r2, [pc, #492]	; (8003540 <HAL_RCC_OscConfig+0x280>)
 8003354:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003358:	6013      	str	r3, [r2, #0]
 800335a:	e01d      	b.n	8003398 <HAL_RCC_OscConfig+0xd8>
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	685b      	ldr	r3, [r3, #4]
 8003360:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003364:	d10c      	bne.n	8003380 <HAL_RCC_OscConfig+0xc0>
 8003366:	4b76      	ldr	r3, [pc, #472]	; (8003540 <HAL_RCC_OscConfig+0x280>)
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	4a75      	ldr	r2, [pc, #468]	; (8003540 <HAL_RCC_OscConfig+0x280>)
 800336c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003370:	6013      	str	r3, [r2, #0]
 8003372:	4b73      	ldr	r3, [pc, #460]	; (8003540 <HAL_RCC_OscConfig+0x280>)
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	4a72      	ldr	r2, [pc, #456]	; (8003540 <HAL_RCC_OscConfig+0x280>)
 8003378:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800337c:	6013      	str	r3, [r2, #0]
 800337e:	e00b      	b.n	8003398 <HAL_RCC_OscConfig+0xd8>
 8003380:	4b6f      	ldr	r3, [pc, #444]	; (8003540 <HAL_RCC_OscConfig+0x280>)
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	4a6e      	ldr	r2, [pc, #440]	; (8003540 <HAL_RCC_OscConfig+0x280>)
 8003386:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800338a:	6013      	str	r3, [r2, #0]
 800338c:	4b6c      	ldr	r3, [pc, #432]	; (8003540 <HAL_RCC_OscConfig+0x280>)
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	4a6b      	ldr	r2, [pc, #428]	; (8003540 <HAL_RCC_OscConfig+0x280>)
 8003392:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003396:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	685b      	ldr	r3, [r3, #4]
 800339c:	2b00      	cmp	r3, #0
 800339e:	d013      	beq.n	80033c8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033a0:	f7fe fbf6 	bl	8001b90 <HAL_GetTick>
 80033a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80033a6:	e008      	b.n	80033ba <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80033a8:	f7fe fbf2 	bl	8001b90 <HAL_GetTick>
 80033ac:	4602      	mov	r2, r0
 80033ae:	693b      	ldr	r3, [r7, #16]
 80033b0:	1ad3      	subs	r3, r2, r3
 80033b2:	2b64      	cmp	r3, #100	; 0x64
 80033b4:	d901      	bls.n	80033ba <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80033b6:	2303      	movs	r3, #3
 80033b8:	e229      	b.n	800380e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80033ba:	4b61      	ldr	r3, [pc, #388]	; (8003540 <HAL_RCC_OscConfig+0x280>)
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d0f0      	beq.n	80033a8 <HAL_RCC_OscConfig+0xe8>
 80033c6:	e014      	b.n	80033f2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033c8:	f7fe fbe2 	bl	8001b90 <HAL_GetTick>
 80033cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80033ce:	e008      	b.n	80033e2 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80033d0:	f7fe fbde 	bl	8001b90 <HAL_GetTick>
 80033d4:	4602      	mov	r2, r0
 80033d6:	693b      	ldr	r3, [r7, #16]
 80033d8:	1ad3      	subs	r3, r2, r3
 80033da:	2b64      	cmp	r3, #100	; 0x64
 80033dc:	d901      	bls.n	80033e2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80033de:	2303      	movs	r3, #3
 80033e0:	e215      	b.n	800380e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80033e2:	4b57      	ldr	r3, [pc, #348]	; (8003540 <HAL_RCC_OscConfig+0x280>)
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d1f0      	bne.n	80033d0 <HAL_RCC_OscConfig+0x110>
 80033ee:	e000      	b.n	80033f2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f003 0302 	and.w	r3, r3, #2
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d069      	beq.n	80034d2 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80033fe:	4b50      	ldr	r3, [pc, #320]	; (8003540 <HAL_RCC_OscConfig+0x280>)
 8003400:	689b      	ldr	r3, [r3, #8]
 8003402:	f003 030c 	and.w	r3, r3, #12
 8003406:	2b00      	cmp	r3, #0
 8003408:	d00b      	beq.n	8003422 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800340a:	4b4d      	ldr	r3, [pc, #308]	; (8003540 <HAL_RCC_OscConfig+0x280>)
 800340c:	689b      	ldr	r3, [r3, #8]
 800340e:	f003 030c 	and.w	r3, r3, #12
 8003412:	2b08      	cmp	r3, #8
 8003414:	d11c      	bne.n	8003450 <HAL_RCC_OscConfig+0x190>
 8003416:	4b4a      	ldr	r3, [pc, #296]	; (8003540 <HAL_RCC_OscConfig+0x280>)
 8003418:	685b      	ldr	r3, [r3, #4]
 800341a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800341e:	2b00      	cmp	r3, #0
 8003420:	d116      	bne.n	8003450 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003422:	4b47      	ldr	r3, [pc, #284]	; (8003540 <HAL_RCC_OscConfig+0x280>)
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f003 0302 	and.w	r3, r3, #2
 800342a:	2b00      	cmp	r3, #0
 800342c:	d005      	beq.n	800343a <HAL_RCC_OscConfig+0x17a>
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	68db      	ldr	r3, [r3, #12]
 8003432:	2b01      	cmp	r3, #1
 8003434:	d001      	beq.n	800343a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8003436:	2301      	movs	r3, #1
 8003438:	e1e9      	b.n	800380e <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800343a:	4b41      	ldr	r3, [pc, #260]	; (8003540 <HAL_RCC_OscConfig+0x280>)
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	691b      	ldr	r3, [r3, #16]
 8003446:	00db      	lsls	r3, r3, #3
 8003448:	493d      	ldr	r1, [pc, #244]	; (8003540 <HAL_RCC_OscConfig+0x280>)
 800344a:	4313      	orrs	r3, r2
 800344c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800344e:	e040      	b.n	80034d2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	68db      	ldr	r3, [r3, #12]
 8003454:	2b00      	cmp	r3, #0
 8003456:	d023      	beq.n	80034a0 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003458:	4b39      	ldr	r3, [pc, #228]	; (8003540 <HAL_RCC_OscConfig+0x280>)
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	4a38      	ldr	r2, [pc, #224]	; (8003540 <HAL_RCC_OscConfig+0x280>)
 800345e:	f043 0301 	orr.w	r3, r3, #1
 8003462:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003464:	f7fe fb94 	bl	8001b90 <HAL_GetTick>
 8003468:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800346a:	e008      	b.n	800347e <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800346c:	f7fe fb90 	bl	8001b90 <HAL_GetTick>
 8003470:	4602      	mov	r2, r0
 8003472:	693b      	ldr	r3, [r7, #16]
 8003474:	1ad3      	subs	r3, r2, r3
 8003476:	2b02      	cmp	r3, #2
 8003478:	d901      	bls.n	800347e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800347a:	2303      	movs	r3, #3
 800347c:	e1c7      	b.n	800380e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800347e:	4b30      	ldr	r3, [pc, #192]	; (8003540 <HAL_RCC_OscConfig+0x280>)
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f003 0302 	and.w	r3, r3, #2
 8003486:	2b00      	cmp	r3, #0
 8003488:	d0f0      	beq.n	800346c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800348a:	4b2d      	ldr	r3, [pc, #180]	; (8003540 <HAL_RCC_OscConfig+0x280>)
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	691b      	ldr	r3, [r3, #16]
 8003496:	00db      	lsls	r3, r3, #3
 8003498:	4929      	ldr	r1, [pc, #164]	; (8003540 <HAL_RCC_OscConfig+0x280>)
 800349a:	4313      	orrs	r3, r2
 800349c:	600b      	str	r3, [r1, #0]
 800349e:	e018      	b.n	80034d2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80034a0:	4b27      	ldr	r3, [pc, #156]	; (8003540 <HAL_RCC_OscConfig+0x280>)
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	4a26      	ldr	r2, [pc, #152]	; (8003540 <HAL_RCC_OscConfig+0x280>)
 80034a6:	f023 0301 	bic.w	r3, r3, #1
 80034aa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034ac:	f7fe fb70 	bl	8001b90 <HAL_GetTick>
 80034b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80034b2:	e008      	b.n	80034c6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80034b4:	f7fe fb6c 	bl	8001b90 <HAL_GetTick>
 80034b8:	4602      	mov	r2, r0
 80034ba:	693b      	ldr	r3, [r7, #16]
 80034bc:	1ad3      	subs	r3, r2, r3
 80034be:	2b02      	cmp	r3, #2
 80034c0:	d901      	bls.n	80034c6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80034c2:	2303      	movs	r3, #3
 80034c4:	e1a3      	b.n	800380e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80034c6:	4b1e      	ldr	r3, [pc, #120]	; (8003540 <HAL_RCC_OscConfig+0x280>)
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f003 0302 	and.w	r3, r3, #2
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d1f0      	bne.n	80034b4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f003 0308 	and.w	r3, r3, #8
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d038      	beq.n	8003550 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	695b      	ldr	r3, [r3, #20]
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d019      	beq.n	800351a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80034e6:	4b16      	ldr	r3, [pc, #88]	; (8003540 <HAL_RCC_OscConfig+0x280>)
 80034e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80034ea:	4a15      	ldr	r2, [pc, #84]	; (8003540 <HAL_RCC_OscConfig+0x280>)
 80034ec:	f043 0301 	orr.w	r3, r3, #1
 80034f0:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034f2:	f7fe fb4d 	bl	8001b90 <HAL_GetTick>
 80034f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80034f8:	e008      	b.n	800350c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80034fa:	f7fe fb49 	bl	8001b90 <HAL_GetTick>
 80034fe:	4602      	mov	r2, r0
 8003500:	693b      	ldr	r3, [r7, #16]
 8003502:	1ad3      	subs	r3, r2, r3
 8003504:	2b02      	cmp	r3, #2
 8003506:	d901      	bls.n	800350c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003508:	2303      	movs	r3, #3
 800350a:	e180      	b.n	800380e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800350c:	4b0c      	ldr	r3, [pc, #48]	; (8003540 <HAL_RCC_OscConfig+0x280>)
 800350e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003510:	f003 0302 	and.w	r3, r3, #2
 8003514:	2b00      	cmp	r3, #0
 8003516:	d0f0      	beq.n	80034fa <HAL_RCC_OscConfig+0x23a>
 8003518:	e01a      	b.n	8003550 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800351a:	4b09      	ldr	r3, [pc, #36]	; (8003540 <HAL_RCC_OscConfig+0x280>)
 800351c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800351e:	4a08      	ldr	r2, [pc, #32]	; (8003540 <HAL_RCC_OscConfig+0x280>)
 8003520:	f023 0301 	bic.w	r3, r3, #1
 8003524:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003526:	f7fe fb33 	bl	8001b90 <HAL_GetTick>
 800352a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800352c:	e00a      	b.n	8003544 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800352e:	f7fe fb2f 	bl	8001b90 <HAL_GetTick>
 8003532:	4602      	mov	r2, r0
 8003534:	693b      	ldr	r3, [r7, #16]
 8003536:	1ad3      	subs	r3, r2, r3
 8003538:	2b02      	cmp	r3, #2
 800353a:	d903      	bls.n	8003544 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800353c:	2303      	movs	r3, #3
 800353e:	e166      	b.n	800380e <HAL_RCC_OscConfig+0x54e>
 8003540:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003544:	4b92      	ldr	r3, [pc, #584]	; (8003790 <HAL_RCC_OscConfig+0x4d0>)
 8003546:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003548:	f003 0302 	and.w	r3, r3, #2
 800354c:	2b00      	cmp	r3, #0
 800354e:	d1ee      	bne.n	800352e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f003 0304 	and.w	r3, r3, #4
 8003558:	2b00      	cmp	r3, #0
 800355a:	f000 80a4 	beq.w	80036a6 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800355e:	4b8c      	ldr	r3, [pc, #560]	; (8003790 <HAL_RCC_OscConfig+0x4d0>)
 8003560:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003562:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003566:	2b00      	cmp	r3, #0
 8003568:	d10d      	bne.n	8003586 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800356a:	4b89      	ldr	r3, [pc, #548]	; (8003790 <HAL_RCC_OscConfig+0x4d0>)
 800356c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800356e:	4a88      	ldr	r2, [pc, #544]	; (8003790 <HAL_RCC_OscConfig+0x4d0>)
 8003570:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003574:	6413      	str	r3, [r2, #64]	; 0x40
 8003576:	4b86      	ldr	r3, [pc, #536]	; (8003790 <HAL_RCC_OscConfig+0x4d0>)
 8003578:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800357a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800357e:	60bb      	str	r3, [r7, #8]
 8003580:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003582:	2301      	movs	r3, #1
 8003584:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003586:	4b83      	ldr	r3, [pc, #524]	; (8003794 <HAL_RCC_OscConfig+0x4d4>)
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800358e:	2b00      	cmp	r3, #0
 8003590:	d118      	bne.n	80035c4 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8003592:	4b80      	ldr	r3, [pc, #512]	; (8003794 <HAL_RCC_OscConfig+0x4d4>)
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	4a7f      	ldr	r2, [pc, #508]	; (8003794 <HAL_RCC_OscConfig+0x4d4>)
 8003598:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800359c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800359e:	f7fe faf7 	bl	8001b90 <HAL_GetTick>
 80035a2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80035a4:	e008      	b.n	80035b8 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80035a6:	f7fe faf3 	bl	8001b90 <HAL_GetTick>
 80035aa:	4602      	mov	r2, r0
 80035ac:	693b      	ldr	r3, [r7, #16]
 80035ae:	1ad3      	subs	r3, r2, r3
 80035b0:	2b64      	cmp	r3, #100	; 0x64
 80035b2:	d901      	bls.n	80035b8 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80035b4:	2303      	movs	r3, #3
 80035b6:	e12a      	b.n	800380e <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80035b8:	4b76      	ldr	r3, [pc, #472]	; (8003794 <HAL_RCC_OscConfig+0x4d4>)
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d0f0      	beq.n	80035a6 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	689b      	ldr	r3, [r3, #8]
 80035c8:	2b01      	cmp	r3, #1
 80035ca:	d106      	bne.n	80035da <HAL_RCC_OscConfig+0x31a>
 80035cc:	4b70      	ldr	r3, [pc, #448]	; (8003790 <HAL_RCC_OscConfig+0x4d0>)
 80035ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80035d0:	4a6f      	ldr	r2, [pc, #444]	; (8003790 <HAL_RCC_OscConfig+0x4d0>)
 80035d2:	f043 0301 	orr.w	r3, r3, #1
 80035d6:	6713      	str	r3, [r2, #112]	; 0x70
 80035d8:	e02d      	b.n	8003636 <HAL_RCC_OscConfig+0x376>
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	689b      	ldr	r3, [r3, #8]
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d10c      	bne.n	80035fc <HAL_RCC_OscConfig+0x33c>
 80035e2:	4b6b      	ldr	r3, [pc, #428]	; (8003790 <HAL_RCC_OscConfig+0x4d0>)
 80035e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80035e6:	4a6a      	ldr	r2, [pc, #424]	; (8003790 <HAL_RCC_OscConfig+0x4d0>)
 80035e8:	f023 0301 	bic.w	r3, r3, #1
 80035ec:	6713      	str	r3, [r2, #112]	; 0x70
 80035ee:	4b68      	ldr	r3, [pc, #416]	; (8003790 <HAL_RCC_OscConfig+0x4d0>)
 80035f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80035f2:	4a67      	ldr	r2, [pc, #412]	; (8003790 <HAL_RCC_OscConfig+0x4d0>)
 80035f4:	f023 0304 	bic.w	r3, r3, #4
 80035f8:	6713      	str	r3, [r2, #112]	; 0x70
 80035fa:	e01c      	b.n	8003636 <HAL_RCC_OscConfig+0x376>
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	689b      	ldr	r3, [r3, #8]
 8003600:	2b05      	cmp	r3, #5
 8003602:	d10c      	bne.n	800361e <HAL_RCC_OscConfig+0x35e>
 8003604:	4b62      	ldr	r3, [pc, #392]	; (8003790 <HAL_RCC_OscConfig+0x4d0>)
 8003606:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003608:	4a61      	ldr	r2, [pc, #388]	; (8003790 <HAL_RCC_OscConfig+0x4d0>)
 800360a:	f043 0304 	orr.w	r3, r3, #4
 800360e:	6713      	str	r3, [r2, #112]	; 0x70
 8003610:	4b5f      	ldr	r3, [pc, #380]	; (8003790 <HAL_RCC_OscConfig+0x4d0>)
 8003612:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003614:	4a5e      	ldr	r2, [pc, #376]	; (8003790 <HAL_RCC_OscConfig+0x4d0>)
 8003616:	f043 0301 	orr.w	r3, r3, #1
 800361a:	6713      	str	r3, [r2, #112]	; 0x70
 800361c:	e00b      	b.n	8003636 <HAL_RCC_OscConfig+0x376>
 800361e:	4b5c      	ldr	r3, [pc, #368]	; (8003790 <HAL_RCC_OscConfig+0x4d0>)
 8003620:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003622:	4a5b      	ldr	r2, [pc, #364]	; (8003790 <HAL_RCC_OscConfig+0x4d0>)
 8003624:	f023 0301 	bic.w	r3, r3, #1
 8003628:	6713      	str	r3, [r2, #112]	; 0x70
 800362a:	4b59      	ldr	r3, [pc, #356]	; (8003790 <HAL_RCC_OscConfig+0x4d0>)
 800362c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800362e:	4a58      	ldr	r2, [pc, #352]	; (8003790 <HAL_RCC_OscConfig+0x4d0>)
 8003630:	f023 0304 	bic.w	r3, r3, #4
 8003634:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	689b      	ldr	r3, [r3, #8]
 800363a:	2b00      	cmp	r3, #0
 800363c:	d015      	beq.n	800366a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800363e:	f7fe faa7 	bl	8001b90 <HAL_GetTick>
 8003642:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003644:	e00a      	b.n	800365c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003646:	f7fe faa3 	bl	8001b90 <HAL_GetTick>
 800364a:	4602      	mov	r2, r0
 800364c:	693b      	ldr	r3, [r7, #16]
 800364e:	1ad3      	subs	r3, r2, r3
 8003650:	f241 3288 	movw	r2, #5000	; 0x1388
 8003654:	4293      	cmp	r3, r2
 8003656:	d901      	bls.n	800365c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8003658:	2303      	movs	r3, #3
 800365a:	e0d8      	b.n	800380e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800365c:	4b4c      	ldr	r3, [pc, #304]	; (8003790 <HAL_RCC_OscConfig+0x4d0>)
 800365e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003660:	f003 0302 	and.w	r3, r3, #2
 8003664:	2b00      	cmp	r3, #0
 8003666:	d0ee      	beq.n	8003646 <HAL_RCC_OscConfig+0x386>
 8003668:	e014      	b.n	8003694 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800366a:	f7fe fa91 	bl	8001b90 <HAL_GetTick>
 800366e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003670:	e00a      	b.n	8003688 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003672:	f7fe fa8d 	bl	8001b90 <HAL_GetTick>
 8003676:	4602      	mov	r2, r0
 8003678:	693b      	ldr	r3, [r7, #16]
 800367a:	1ad3      	subs	r3, r2, r3
 800367c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003680:	4293      	cmp	r3, r2
 8003682:	d901      	bls.n	8003688 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8003684:	2303      	movs	r3, #3
 8003686:	e0c2      	b.n	800380e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003688:	4b41      	ldr	r3, [pc, #260]	; (8003790 <HAL_RCC_OscConfig+0x4d0>)
 800368a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800368c:	f003 0302 	and.w	r3, r3, #2
 8003690:	2b00      	cmp	r3, #0
 8003692:	d1ee      	bne.n	8003672 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003694:	7dfb      	ldrb	r3, [r7, #23]
 8003696:	2b01      	cmp	r3, #1
 8003698:	d105      	bne.n	80036a6 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800369a:	4b3d      	ldr	r3, [pc, #244]	; (8003790 <HAL_RCC_OscConfig+0x4d0>)
 800369c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800369e:	4a3c      	ldr	r2, [pc, #240]	; (8003790 <HAL_RCC_OscConfig+0x4d0>)
 80036a0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80036a4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	699b      	ldr	r3, [r3, #24]
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	f000 80ae 	beq.w	800380c <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80036b0:	4b37      	ldr	r3, [pc, #220]	; (8003790 <HAL_RCC_OscConfig+0x4d0>)
 80036b2:	689b      	ldr	r3, [r3, #8]
 80036b4:	f003 030c 	and.w	r3, r3, #12
 80036b8:	2b08      	cmp	r3, #8
 80036ba:	d06d      	beq.n	8003798 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	699b      	ldr	r3, [r3, #24]
 80036c0:	2b02      	cmp	r3, #2
 80036c2:	d14b      	bne.n	800375c <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80036c4:	4b32      	ldr	r3, [pc, #200]	; (8003790 <HAL_RCC_OscConfig+0x4d0>)
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	4a31      	ldr	r2, [pc, #196]	; (8003790 <HAL_RCC_OscConfig+0x4d0>)
 80036ca:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80036ce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036d0:	f7fe fa5e 	bl	8001b90 <HAL_GetTick>
 80036d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80036d6:	e008      	b.n	80036ea <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036d8:	f7fe fa5a 	bl	8001b90 <HAL_GetTick>
 80036dc:	4602      	mov	r2, r0
 80036de:	693b      	ldr	r3, [r7, #16]
 80036e0:	1ad3      	subs	r3, r2, r3
 80036e2:	2b02      	cmp	r3, #2
 80036e4:	d901      	bls.n	80036ea <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80036e6:	2303      	movs	r3, #3
 80036e8:	e091      	b.n	800380e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80036ea:	4b29      	ldr	r3, [pc, #164]	; (8003790 <HAL_RCC_OscConfig+0x4d0>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d1f0      	bne.n	80036d8 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	69da      	ldr	r2, [r3, #28]
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	6a1b      	ldr	r3, [r3, #32]
 80036fe:	431a      	orrs	r2, r3
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003704:	019b      	lsls	r3, r3, #6
 8003706:	431a      	orrs	r2, r3
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800370c:	085b      	lsrs	r3, r3, #1
 800370e:	3b01      	subs	r3, #1
 8003710:	041b      	lsls	r3, r3, #16
 8003712:	431a      	orrs	r2, r3
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003718:	061b      	lsls	r3, r3, #24
 800371a:	431a      	orrs	r2, r3
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003720:	071b      	lsls	r3, r3, #28
 8003722:	491b      	ldr	r1, [pc, #108]	; (8003790 <HAL_RCC_OscConfig+0x4d0>)
 8003724:	4313      	orrs	r3, r2
 8003726:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003728:	4b19      	ldr	r3, [pc, #100]	; (8003790 <HAL_RCC_OscConfig+0x4d0>)
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	4a18      	ldr	r2, [pc, #96]	; (8003790 <HAL_RCC_OscConfig+0x4d0>)
 800372e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003732:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003734:	f7fe fa2c 	bl	8001b90 <HAL_GetTick>
 8003738:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800373a:	e008      	b.n	800374e <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800373c:	f7fe fa28 	bl	8001b90 <HAL_GetTick>
 8003740:	4602      	mov	r2, r0
 8003742:	693b      	ldr	r3, [r7, #16]
 8003744:	1ad3      	subs	r3, r2, r3
 8003746:	2b02      	cmp	r3, #2
 8003748:	d901      	bls.n	800374e <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 800374a:	2303      	movs	r3, #3
 800374c:	e05f      	b.n	800380e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800374e:	4b10      	ldr	r3, [pc, #64]	; (8003790 <HAL_RCC_OscConfig+0x4d0>)
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003756:	2b00      	cmp	r3, #0
 8003758:	d0f0      	beq.n	800373c <HAL_RCC_OscConfig+0x47c>
 800375a:	e057      	b.n	800380c <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800375c:	4b0c      	ldr	r3, [pc, #48]	; (8003790 <HAL_RCC_OscConfig+0x4d0>)
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	4a0b      	ldr	r2, [pc, #44]	; (8003790 <HAL_RCC_OscConfig+0x4d0>)
 8003762:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003766:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003768:	f7fe fa12 	bl	8001b90 <HAL_GetTick>
 800376c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800376e:	e008      	b.n	8003782 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003770:	f7fe fa0e 	bl	8001b90 <HAL_GetTick>
 8003774:	4602      	mov	r2, r0
 8003776:	693b      	ldr	r3, [r7, #16]
 8003778:	1ad3      	subs	r3, r2, r3
 800377a:	2b02      	cmp	r3, #2
 800377c:	d901      	bls.n	8003782 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 800377e:	2303      	movs	r3, #3
 8003780:	e045      	b.n	800380e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003782:	4b03      	ldr	r3, [pc, #12]	; (8003790 <HAL_RCC_OscConfig+0x4d0>)
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800378a:	2b00      	cmp	r3, #0
 800378c:	d1f0      	bne.n	8003770 <HAL_RCC_OscConfig+0x4b0>
 800378e:	e03d      	b.n	800380c <HAL_RCC_OscConfig+0x54c>
 8003790:	40023800 	.word	0x40023800
 8003794:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8003798:	4b1f      	ldr	r3, [pc, #124]	; (8003818 <HAL_RCC_OscConfig+0x558>)
 800379a:	685b      	ldr	r3, [r3, #4]
 800379c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	699b      	ldr	r3, [r3, #24]
 80037a2:	2b01      	cmp	r3, #1
 80037a4:	d030      	beq.n	8003808 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80037b0:	429a      	cmp	r2, r3
 80037b2:	d129      	bne.n	8003808 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80037be:	429a      	cmp	r2, r3
 80037c0:	d122      	bne.n	8003808 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80037c2:	68fa      	ldr	r2, [r7, #12]
 80037c4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80037c8:	4013      	ands	r3, r2
 80037ca:	687a      	ldr	r2, [r7, #4]
 80037cc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80037ce:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80037d0:	4293      	cmp	r3, r2
 80037d2:	d119      	bne.n	8003808 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037de:	085b      	lsrs	r3, r3, #1
 80037e0:	3b01      	subs	r3, #1
 80037e2:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80037e4:	429a      	cmp	r2, r3
 80037e6:	d10f      	bne.n	8003808 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037f2:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80037f4:	429a      	cmp	r2, r3
 80037f6:	d107      	bne.n	8003808 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003802:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003804:	429a      	cmp	r2, r3
 8003806:	d001      	beq.n	800380c <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8003808:	2301      	movs	r3, #1
 800380a:	e000      	b.n	800380e <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 800380c:	2300      	movs	r3, #0
}
 800380e:	4618      	mov	r0, r3
 8003810:	3718      	adds	r7, #24
 8003812:	46bd      	mov	sp, r7
 8003814:	bd80      	pop	{r7, pc}
 8003816:	bf00      	nop
 8003818:	40023800 	.word	0x40023800

0800381c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	b084      	sub	sp, #16
 8003820:	af00      	add	r7, sp, #0
 8003822:	6078      	str	r0, [r7, #4]
 8003824:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8003826:	2300      	movs	r3, #0
 8003828:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	2b00      	cmp	r3, #0
 800382e:	d101      	bne.n	8003834 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003830:	2301      	movs	r3, #1
 8003832:	e0d0      	b.n	80039d6 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003834:	4b6a      	ldr	r3, [pc, #424]	; (80039e0 <HAL_RCC_ClockConfig+0x1c4>)
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f003 030f 	and.w	r3, r3, #15
 800383c:	683a      	ldr	r2, [r7, #0]
 800383e:	429a      	cmp	r2, r3
 8003840:	d910      	bls.n	8003864 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003842:	4b67      	ldr	r3, [pc, #412]	; (80039e0 <HAL_RCC_ClockConfig+0x1c4>)
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f023 020f 	bic.w	r2, r3, #15
 800384a:	4965      	ldr	r1, [pc, #404]	; (80039e0 <HAL_RCC_ClockConfig+0x1c4>)
 800384c:	683b      	ldr	r3, [r7, #0]
 800384e:	4313      	orrs	r3, r2
 8003850:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003852:	4b63      	ldr	r3, [pc, #396]	; (80039e0 <HAL_RCC_ClockConfig+0x1c4>)
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f003 030f 	and.w	r3, r3, #15
 800385a:	683a      	ldr	r2, [r7, #0]
 800385c:	429a      	cmp	r2, r3
 800385e:	d001      	beq.n	8003864 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003860:	2301      	movs	r3, #1
 8003862:	e0b8      	b.n	80039d6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f003 0302 	and.w	r3, r3, #2
 800386c:	2b00      	cmp	r3, #0
 800386e:	d020      	beq.n	80038b2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f003 0304 	and.w	r3, r3, #4
 8003878:	2b00      	cmp	r3, #0
 800387a:	d005      	beq.n	8003888 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800387c:	4b59      	ldr	r3, [pc, #356]	; (80039e4 <HAL_RCC_ClockConfig+0x1c8>)
 800387e:	689b      	ldr	r3, [r3, #8]
 8003880:	4a58      	ldr	r2, [pc, #352]	; (80039e4 <HAL_RCC_ClockConfig+0x1c8>)
 8003882:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003886:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f003 0308 	and.w	r3, r3, #8
 8003890:	2b00      	cmp	r3, #0
 8003892:	d005      	beq.n	80038a0 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003894:	4b53      	ldr	r3, [pc, #332]	; (80039e4 <HAL_RCC_ClockConfig+0x1c8>)
 8003896:	689b      	ldr	r3, [r3, #8]
 8003898:	4a52      	ldr	r2, [pc, #328]	; (80039e4 <HAL_RCC_ClockConfig+0x1c8>)
 800389a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800389e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80038a0:	4b50      	ldr	r3, [pc, #320]	; (80039e4 <HAL_RCC_ClockConfig+0x1c8>)
 80038a2:	689b      	ldr	r3, [r3, #8]
 80038a4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	689b      	ldr	r3, [r3, #8]
 80038ac:	494d      	ldr	r1, [pc, #308]	; (80039e4 <HAL_RCC_ClockConfig+0x1c8>)
 80038ae:	4313      	orrs	r3, r2
 80038b0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	f003 0301 	and.w	r3, r3, #1
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d040      	beq.n	8003940 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	685b      	ldr	r3, [r3, #4]
 80038c2:	2b01      	cmp	r3, #1
 80038c4:	d107      	bne.n	80038d6 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038c6:	4b47      	ldr	r3, [pc, #284]	; (80039e4 <HAL_RCC_ClockConfig+0x1c8>)
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d115      	bne.n	80038fe <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80038d2:	2301      	movs	r3, #1
 80038d4:	e07f      	b.n	80039d6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	685b      	ldr	r3, [r3, #4]
 80038da:	2b02      	cmp	r3, #2
 80038dc:	d107      	bne.n	80038ee <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80038de:	4b41      	ldr	r3, [pc, #260]	; (80039e4 <HAL_RCC_ClockConfig+0x1c8>)
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d109      	bne.n	80038fe <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80038ea:	2301      	movs	r3, #1
 80038ec:	e073      	b.n	80039d6 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038ee:	4b3d      	ldr	r3, [pc, #244]	; (80039e4 <HAL_RCC_ClockConfig+0x1c8>)
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f003 0302 	and.w	r3, r3, #2
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d101      	bne.n	80038fe <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80038fa:	2301      	movs	r3, #1
 80038fc:	e06b      	b.n	80039d6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80038fe:	4b39      	ldr	r3, [pc, #228]	; (80039e4 <HAL_RCC_ClockConfig+0x1c8>)
 8003900:	689b      	ldr	r3, [r3, #8]
 8003902:	f023 0203 	bic.w	r2, r3, #3
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	685b      	ldr	r3, [r3, #4]
 800390a:	4936      	ldr	r1, [pc, #216]	; (80039e4 <HAL_RCC_ClockConfig+0x1c8>)
 800390c:	4313      	orrs	r3, r2
 800390e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003910:	f7fe f93e 	bl	8001b90 <HAL_GetTick>
 8003914:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003916:	e00a      	b.n	800392e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003918:	f7fe f93a 	bl	8001b90 <HAL_GetTick>
 800391c:	4602      	mov	r2, r0
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	1ad3      	subs	r3, r2, r3
 8003922:	f241 3288 	movw	r2, #5000	; 0x1388
 8003926:	4293      	cmp	r3, r2
 8003928:	d901      	bls.n	800392e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800392a:	2303      	movs	r3, #3
 800392c:	e053      	b.n	80039d6 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800392e:	4b2d      	ldr	r3, [pc, #180]	; (80039e4 <HAL_RCC_ClockConfig+0x1c8>)
 8003930:	689b      	ldr	r3, [r3, #8]
 8003932:	f003 020c 	and.w	r2, r3, #12
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	685b      	ldr	r3, [r3, #4]
 800393a:	009b      	lsls	r3, r3, #2
 800393c:	429a      	cmp	r2, r3
 800393e:	d1eb      	bne.n	8003918 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003940:	4b27      	ldr	r3, [pc, #156]	; (80039e0 <HAL_RCC_ClockConfig+0x1c4>)
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f003 030f 	and.w	r3, r3, #15
 8003948:	683a      	ldr	r2, [r7, #0]
 800394a:	429a      	cmp	r2, r3
 800394c:	d210      	bcs.n	8003970 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800394e:	4b24      	ldr	r3, [pc, #144]	; (80039e0 <HAL_RCC_ClockConfig+0x1c4>)
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f023 020f 	bic.w	r2, r3, #15
 8003956:	4922      	ldr	r1, [pc, #136]	; (80039e0 <HAL_RCC_ClockConfig+0x1c4>)
 8003958:	683b      	ldr	r3, [r7, #0]
 800395a:	4313      	orrs	r3, r2
 800395c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800395e:	4b20      	ldr	r3, [pc, #128]	; (80039e0 <HAL_RCC_ClockConfig+0x1c4>)
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f003 030f 	and.w	r3, r3, #15
 8003966:	683a      	ldr	r2, [r7, #0]
 8003968:	429a      	cmp	r2, r3
 800396a:	d001      	beq.n	8003970 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 800396c:	2301      	movs	r3, #1
 800396e:	e032      	b.n	80039d6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f003 0304 	and.w	r3, r3, #4
 8003978:	2b00      	cmp	r3, #0
 800397a:	d008      	beq.n	800398e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800397c:	4b19      	ldr	r3, [pc, #100]	; (80039e4 <HAL_RCC_ClockConfig+0x1c8>)
 800397e:	689b      	ldr	r3, [r3, #8]
 8003980:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	68db      	ldr	r3, [r3, #12]
 8003988:	4916      	ldr	r1, [pc, #88]	; (80039e4 <HAL_RCC_ClockConfig+0x1c8>)
 800398a:	4313      	orrs	r3, r2
 800398c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f003 0308 	and.w	r3, r3, #8
 8003996:	2b00      	cmp	r3, #0
 8003998:	d009      	beq.n	80039ae <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800399a:	4b12      	ldr	r3, [pc, #72]	; (80039e4 <HAL_RCC_ClockConfig+0x1c8>)
 800399c:	689b      	ldr	r3, [r3, #8]
 800399e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	691b      	ldr	r3, [r3, #16]
 80039a6:	00db      	lsls	r3, r3, #3
 80039a8:	490e      	ldr	r1, [pc, #56]	; (80039e4 <HAL_RCC_ClockConfig+0x1c8>)
 80039aa:	4313      	orrs	r3, r2
 80039ac:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80039ae:	f000 f821 	bl	80039f4 <HAL_RCC_GetSysClockFreq>
 80039b2:	4601      	mov	r1, r0
 80039b4:	4b0b      	ldr	r3, [pc, #44]	; (80039e4 <HAL_RCC_ClockConfig+0x1c8>)
 80039b6:	689b      	ldr	r3, [r3, #8]
 80039b8:	091b      	lsrs	r3, r3, #4
 80039ba:	f003 030f 	and.w	r3, r3, #15
 80039be:	4a0a      	ldr	r2, [pc, #40]	; (80039e8 <HAL_RCC_ClockConfig+0x1cc>)
 80039c0:	5cd3      	ldrb	r3, [r2, r3]
 80039c2:	fa21 f303 	lsr.w	r3, r1, r3
 80039c6:	4a09      	ldr	r2, [pc, #36]	; (80039ec <HAL_RCC_ClockConfig+0x1d0>)
 80039c8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80039ca:	4b09      	ldr	r3, [pc, #36]	; (80039f0 <HAL_RCC_ClockConfig+0x1d4>)
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	4618      	mov	r0, r3
 80039d0:	f7fe f89a 	bl	8001b08 <HAL_InitTick>

  return HAL_OK;
 80039d4:	2300      	movs	r3, #0
}
 80039d6:	4618      	mov	r0, r3
 80039d8:	3710      	adds	r7, #16
 80039da:	46bd      	mov	sp, r7
 80039dc:	bd80      	pop	{r7, pc}
 80039de:	bf00      	nop
 80039e0:	40023c00 	.word	0x40023c00
 80039e4:	40023800 	.word	0x40023800
 80039e8:	080303f0 	.word	0x080303f0
 80039ec:	20000000 	.word	0x20000000
 80039f0:	20000004 	.word	0x20000004

080039f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80039f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80039f6:	b085      	sub	sp, #20
 80039f8:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80039fa:	2300      	movs	r3, #0
 80039fc:	607b      	str	r3, [r7, #4]
 80039fe:	2300      	movs	r3, #0
 8003a00:	60fb      	str	r3, [r7, #12]
 8003a02:	2300      	movs	r3, #0
 8003a04:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8003a06:	2300      	movs	r3, #0
 8003a08:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003a0a:	4b63      	ldr	r3, [pc, #396]	; (8003b98 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003a0c:	689b      	ldr	r3, [r3, #8]
 8003a0e:	f003 030c 	and.w	r3, r3, #12
 8003a12:	2b04      	cmp	r3, #4
 8003a14:	d007      	beq.n	8003a26 <HAL_RCC_GetSysClockFreq+0x32>
 8003a16:	2b08      	cmp	r3, #8
 8003a18:	d008      	beq.n	8003a2c <HAL_RCC_GetSysClockFreq+0x38>
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	f040 80b4 	bne.w	8003b88 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003a20:	4b5e      	ldr	r3, [pc, #376]	; (8003b9c <HAL_RCC_GetSysClockFreq+0x1a8>)
 8003a22:	60bb      	str	r3, [r7, #8]
      break;
 8003a24:	e0b3      	b.n	8003b8e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003a26:	4b5e      	ldr	r3, [pc, #376]	; (8003ba0 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8003a28:	60bb      	str	r3, [r7, #8]
      break;
 8003a2a:	e0b0      	b.n	8003b8e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003a2c:	4b5a      	ldr	r3, [pc, #360]	; (8003b98 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003a2e:	685b      	ldr	r3, [r3, #4]
 8003a30:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003a34:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8003a36:	4b58      	ldr	r3, [pc, #352]	; (8003b98 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003a38:	685b      	ldr	r3, [r3, #4]
 8003a3a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d04a      	beq.n	8003ad8 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003a42:	4b55      	ldr	r3, [pc, #340]	; (8003b98 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003a44:	685b      	ldr	r3, [r3, #4]
 8003a46:	099b      	lsrs	r3, r3, #6
 8003a48:	f04f 0400 	mov.w	r4, #0
 8003a4c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003a50:	f04f 0200 	mov.w	r2, #0
 8003a54:	ea03 0501 	and.w	r5, r3, r1
 8003a58:	ea04 0602 	and.w	r6, r4, r2
 8003a5c:	4629      	mov	r1, r5
 8003a5e:	4632      	mov	r2, r6
 8003a60:	f04f 0300 	mov.w	r3, #0
 8003a64:	f04f 0400 	mov.w	r4, #0
 8003a68:	0154      	lsls	r4, r2, #5
 8003a6a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003a6e:	014b      	lsls	r3, r1, #5
 8003a70:	4619      	mov	r1, r3
 8003a72:	4622      	mov	r2, r4
 8003a74:	1b49      	subs	r1, r1, r5
 8003a76:	eb62 0206 	sbc.w	r2, r2, r6
 8003a7a:	f04f 0300 	mov.w	r3, #0
 8003a7e:	f04f 0400 	mov.w	r4, #0
 8003a82:	0194      	lsls	r4, r2, #6
 8003a84:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003a88:	018b      	lsls	r3, r1, #6
 8003a8a:	1a5b      	subs	r3, r3, r1
 8003a8c:	eb64 0402 	sbc.w	r4, r4, r2
 8003a90:	f04f 0100 	mov.w	r1, #0
 8003a94:	f04f 0200 	mov.w	r2, #0
 8003a98:	00e2      	lsls	r2, r4, #3
 8003a9a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003a9e:	00d9      	lsls	r1, r3, #3
 8003aa0:	460b      	mov	r3, r1
 8003aa2:	4614      	mov	r4, r2
 8003aa4:	195b      	adds	r3, r3, r5
 8003aa6:	eb44 0406 	adc.w	r4, r4, r6
 8003aaa:	f04f 0100 	mov.w	r1, #0
 8003aae:	f04f 0200 	mov.w	r2, #0
 8003ab2:	0262      	lsls	r2, r4, #9
 8003ab4:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8003ab8:	0259      	lsls	r1, r3, #9
 8003aba:	460b      	mov	r3, r1
 8003abc:	4614      	mov	r4, r2
 8003abe:	4618      	mov	r0, r3
 8003ac0:	4621      	mov	r1, r4
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	f04f 0400 	mov.w	r4, #0
 8003ac8:	461a      	mov	r2, r3
 8003aca:	4623      	mov	r3, r4
 8003acc:	f7fc fc10 	bl	80002f0 <__aeabi_uldivmod>
 8003ad0:	4603      	mov	r3, r0
 8003ad2:	460c      	mov	r4, r1
 8003ad4:	60fb      	str	r3, [r7, #12]
 8003ad6:	e049      	b.n	8003b6c <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003ad8:	4b2f      	ldr	r3, [pc, #188]	; (8003b98 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003ada:	685b      	ldr	r3, [r3, #4]
 8003adc:	099b      	lsrs	r3, r3, #6
 8003ade:	f04f 0400 	mov.w	r4, #0
 8003ae2:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003ae6:	f04f 0200 	mov.w	r2, #0
 8003aea:	ea03 0501 	and.w	r5, r3, r1
 8003aee:	ea04 0602 	and.w	r6, r4, r2
 8003af2:	4629      	mov	r1, r5
 8003af4:	4632      	mov	r2, r6
 8003af6:	f04f 0300 	mov.w	r3, #0
 8003afa:	f04f 0400 	mov.w	r4, #0
 8003afe:	0154      	lsls	r4, r2, #5
 8003b00:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003b04:	014b      	lsls	r3, r1, #5
 8003b06:	4619      	mov	r1, r3
 8003b08:	4622      	mov	r2, r4
 8003b0a:	1b49      	subs	r1, r1, r5
 8003b0c:	eb62 0206 	sbc.w	r2, r2, r6
 8003b10:	f04f 0300 	mov.w	r3, #0
 8003b14:	f04f 0400 	mov.w	r4, #0
 8003b18:	0194      	lsls	r4, r2, #6
 8003b1a:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003b1e:	018b      	lsls	r3, r1, #6
 8003b20:	1a5b      	subs	r3, r3, r1
 8003b22:	eb64 0402 	sbc.w	r4, r4, r2
 8003b26:	f04f 0100 	mov.w	r1, #0
 8003b2a:	f04f 0200 	mov.w	r2, #0
 8003b2e:	00e2      	lsls	r2, r4, #3
 8003b30:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003b34:	00d9      	lsls	r1, r3, #3
 8003b36:	460b      	mov	r3, r1
 8003b38:	4614      	mov	r4, r2
 8003b3a:	195b      	adds	r3, r3, r5
 8003b3c:	eb44 0406 	adc.w	r4, r4, r6
 8003b40:	f04f 0100 	mov.w	r1, #0
 8003b44:	f04f 0200 	mov.w	r2, #0
 8003b48:	02a2      	lsls	r2, r4, #10
 8003b4a:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8003b4e:	0299      	lsls	r1, r3, #10
 8003b50:	460b      	mov	r3, r1
 8003b52:	4614      	mov	r4, r2
 8003b54:	4618      	mov	r0, r3
 8003b56:	4621      	mov	r1, r4
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	f04f 0400 	mov.w	r4, #0
 8003b5e:	461a      	mov	r2, r3
 8003b60:	4623      	mov	r3, r4
 8003b62:	f7fc fbc5 	bl	80002f0 <__aeabi_uldivmod>
 8003b66:	4603      	mov	r3, r0
 8003b68:	460c      	mov	r4, r1
 8003b6a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8003b6c:	4b0a      	ldr	r3, [pc, #40]	; (8003b98 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003b6e:	685b      	ldr	r3, [r3, #4]
 8003b70:	0c1b      	lsrs	r3, r3, #16
 8003b72:	f003 0303 	and.w	r3, r3, #3
 8003b76:	3301      	adds	r3, #1
 8003b78:	005b      	lsls	r3, r3, #1
 8003b7a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8003b7c:	68fa      	ldr	r2, [r7, #12]
 8003b7e:	683b      	ldr	r3, [r7, #0]
 8003b80:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b84:	60bb      	str	r3, [r7, #8]
      break;
 8003b86:	e002      	b.n	8003b8e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003b88:	4b04      	ldr	r3, [pc, #16]	; (8003b9c <HAL_RCC_GetSysClockFreq+0x1a8>)
 8003b8a:	60bb      	str	r3, [r7, #8]
      break;
 8003b8c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003b8e:	68bb      	ldr	r3, [r7, #8]
}
 8003b90:	4618      	mov	r0, r3
 8003b92:	3714      	adds	r7, #20
 8003b94:	46bd      	mov	sp, r7
 8003b96:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003b98:	40023800 	.word	0x40023800
 8003b9c:	00f42400 	.word	0x00f42400
 8003ba0:	007a1200 	.word	0x007a1200

08003ba4 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ba4:	b480      	push	{r7}
 8003ba6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003ba8:	4b03      	ldr	r3, [pc, #12]	; (8003bb8 <HAL_RCC_GetHCLKFreq+0x14>)
 8003baa:	681b      	ldr	r3, [r3, #0]
}
 8003bac:	4618      	mov	r0, r3
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb4:	4770      	bx	lr
 8003bb6:	bf00      	nop
 8003bb8:	20000000 	.word	0x20000000

08003bbc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003bbc:	b580      	push	{r7, lr}
 8003bbe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003bc0:	f7ff fff0 	bl	8003ba4 <HAL_RCC_GetHCLKFreq>
 8003bc4:	4601      	mov	r1, r0
 8003bc6:	4b05      	ldr	r3, [pc, #20]	; (8003bdc <HAL_RCC_GetPCLK1Freq+0x20>)
 8003bc8:	689b      	ldr	r3, [r3, #8]
 8003bca:	0a9b      	lsrs	r3, r3, #10
 8003bcc:	f003 0307 	and.w	r3, r3, #7
 8003bd0:	4a03      	ldr	r2, [pc, #12]	; (8003be0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003bd2:	5cd3      	ldrb	r3, [r2, r3]
 8003bd4:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003bd8:	4618      	mov	r0, r3
 8003bda:	bd80      	pop	{r7, pc}
 8003bdc:	40023800 	.word	0x40023800
 8003be0:	08030400 	.word	0x08030400

08003be4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003be8:	f7ff ffdc 	bl	8003ba4 <HAL_RCC_GetHCLKFreq>
 8003bec:	4601      	mov	r1, r0
 8003bee:	4b05      	ldr	r3, [pc, #20]	; (8003c04 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003bf0:	689b      	ldr	r3, [r3, #8]
 8003bf2:	0b5b      	lsrs	r3, r3, #13
 8003bf4:	f003 0307 	and.w	r3, r3, #7
 8003bf8:	4a03      	ldr	r2, [pc, #12]	; (8003c08 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003bfa:	5cd3      	ldrb	r3, [r2, r3]
 8003bfc:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003c00:	4618      	mov	r0, r3
 8003c02:	bd80      	pop	{r7, pc}
 8003c04:	40023800 	.word	0x40023800
 8003c08:	08030400 	.word	0x08030400

08003c0c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003c0c:	b580      	push	{r7, lr}
 8003c0e:	b088      	sub	sp, #32
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8003c14:	2300      	movs	r3, #0
 8003c16:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8003c18:	2300      	movs	r3, #0
 8003c1a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8003c1c:	2300      	movs	r3, #0
 8003c1e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8003c20:	2300      	movs	r3, #0
 8003c22:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8003c24:	2300      	movs	r3, #0
 8003c26:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	f003 0301 	and.w	r3, r3, #1
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d012      	beq.n	8003c5a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003c34:	4b69      	ldr	r3, [pc, #420]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003c36:	689b      	ldr	r3, [r3, #8]
 8003c38:	4a68      	ldr	r2, [pc, #416]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003c3a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8003c3e:	6093      	str	r3, [r2, #8]
 8003c40:	4b66      	ldr	r3, [pc, #408]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003c42:	689a      	ldr	r2, [r3, #8]
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c48:	4964      	ldr	r1, [pc, #400]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003c4a:	4313      	orrs	r3, r2
 8003c4c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d101      	bne.n	8003c5a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8003c56:	2301      	movs	r3, #1
 8003c58:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d017      	beq.n	8003c96 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003c66:	4b5d      	ldr	r3, [pc, #372]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003c68:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003c6c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c74:	4959      	ldr	r1, [pc, #356]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003c76:	4313      	orrs	r3, r2
 8003c78:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c80:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003c84:	d101      	bne.n	8003c8a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8003c86:	2301      	movs	r3, #1
 8003c88:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d101      	bne.n	8003c96 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8003c92:	2301      	movs	r3, #1
 8003c94:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d017      	beq.n	8003cd2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003ca2:	4b4e      	ldr	r3, [pc, #312]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ca4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003ca8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cb0:	494a      	ldr	r1, [pc, #296]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003cb2:	4313      	orrs	r3, r2
 8003cb4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cbc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003cc0:	d101      	bne.n	8003cc6 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8003cc2:	2301      	movs	r3, #1
 8003cc4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d101      	bne.n	8003cd2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8003cce:	2301      	movs	r3, #1
 8003cd0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d001      	beq.n	8003ce2 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8003cde:	2301      	movs	r3, #1
 8003ce0:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f003 0320 	and.w	r3, r3, #32
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	f000 808b 	beq.w	8003e06 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003cf0:	4b3a      	ldr	r3, [pc, #232]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003cf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cf4:	4a39      	ldr	r2, [pc, #228]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003cf6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003cfa:	6413      	str	r3, [r2, #64]	; 0x40
 8003cfc:	4b37      	ldr	r3, [pc, #220]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003cfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d00:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d04:	60bb      	str	r3, [r7, #8]
 8003d06:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003d08:	4b35      	ldr	r3, [pc, #212]	; (8003de0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	4a34      	ldr	r2, [pc, #208]	; (8003de0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003d0e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d12:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003d14:	f7fd ff3c 	bl	8001b90 <HAL_GetTick>
 8003d18:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003d1a:	e008      	b.n	8003d2e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d1c:	f7fd ff38 	bl	8001b90 <HAL_GetTick>
 8003d20:	4602      	mov	r2, r0
 8003d22:	697b      	ldr	r3, [r7, #20]
 8003d24:	1ad3      	subs	r3, r2, r3
 8003d26:	2b64      	cmp	r3, #100	; 0x64
 8003d28:	d901      	bls.n	8003d2e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8003d2a:	2303      	movs	r3, #3
 8003d2c:	e38d      	b.n	800444a <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003d2e:	4b2c      	ldr	r3, [pc, #176]	; (8003de0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d0f0      	beq.n	8003d1c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003d3a:	4b28      	ldr	r3, [pc, #160]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003d3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d3e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003d42:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003d44:	693b      	ldr	r3, [r7, #16]
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d035      	beq.n	8003db6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d4e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003d52:	693a      	ldr	r2, [r7, #16]
 8003d54:	429a      	cmp	r2, r3
 8003d56:	d02e      	beq.n	8003db6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003d58:	4b20      	ldr	r3, [pc, #128]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003d5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d5c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003d60:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003d62:	4b1e      	ldr	r3, [pc, #120]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003d64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d66:	4a1d      	ldr	r2, [pc, #116]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003d68:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d6c:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003d6e:	4b1b      	ldr	r3, [pc, #108]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003d70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d72:	4a1a      	ldr	r2, [pc, #104]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003d74:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003d78:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8003d7a:	4a18      	ldr	r2, [pc, #96]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003d7c:	693b      	ldr	r3, [r7, #16]
 8003d7e:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003d80:	4b16      	ldr	r3, [pc, #88]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003d82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d84:	f003 0301 	and.w	r3, r3, #1
 8003d88:	2b01      	cmp	r3, #1
 8003d8a:	d114      	bne.n	8003db6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d8c:	f7fd ff00 	bl	8001b90 <HAL_GetTick>
 8003d90:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d92:	e00a      	b.n	8003daa <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d94:	f7fd fefc 	bl	8001b90 <HAL_GetTick>
 8003d98:	4602      	mov	r2, r0
 8003d9a:	697b      	ldr	r3, [r7, #20]
 8003d9c:	1ad3      	subs	r3, r2, r3
 8003d9e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003da2:	4293      	cmp	r3, r2
 8003da4:	d901      	bls.n	8003daa <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8003da6:	2303      	movs	r3, #3
 8003da8:	e34f      	b.n	800444a <HAL_RCCEx_PeriphCLKConfig+0x83e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003daa:	4b0c      	ldr	r3, [pc, #48]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003dac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003dae:	f003 0302 	and.w	r3, r3, #2
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d0ee      	beq.n	8003d94 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003dbe:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003dc2:	d111      	bne.n	8003de8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8003dc4:	4b05      	ldr	r3, [pc, #20]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003dc6:	689b      	ldr	r3, [r3, #8]
 8003dc8:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003dd0:	4b04      	ldr	r3, [pc, #16]	; (8003de4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8003dd2:	400b      	ands	r3, r1
 8003dd4:	4901      	ldr	r1, [pc, #4]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003dd6:	4313      	orrs	r3, r2
 8003dd8:	608b      	str	r3, [r1, #8]
 8003dda:	e00b      	b.n	8003df4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8003ddc:	40023800 	.word	0x40023800
 8003de0:	40007000 	.word	0x40007000
 8003de4:	0ffffcff 	.word	0x0ffffcff
 8003de8:	4bb3      	ldr	r3, [pc, #716]	; (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003dea:	689b      	ldr	r3, [r3, #8]
 8003dec:	4ab2      	ldr	r2, [pc, #712]	; (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003dee:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8003df2:	6093      	str	r3, [r2, #8]
 8003df4:	4bb0      	ldr	r3, [pc, #704]	; (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003df6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dfc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e00:	49ad      	ldr	r1, [pc, #692]	; (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003e02:	4313      	orrs	r3, r2
 8003e04:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f003 0310 	and.w	r3, r3, #16
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d010      	beq.n	8003e34 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003e12:	4ba9      	ldr	r3, [pc, #676]	; (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003e14:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003e18:	4aa7      	ldr	r2, [pc, #668]	; (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003e1a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003e1e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8003e22:	4ba5      	ldr	r3, [pc, #660]	; (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003e24:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e2c:	49a2      	ldr	r1, [pc, #648]	; (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003e2e:	4313      	orrs	r3, r2
 8003e30:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d00a      	beq.n	8003e56 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003e40:	4b9d      	ldr	r3, [pc, #628]	; (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003e42:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e46:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003e4e:	499a      	ldr	r1, [pc, #616]	; (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003e50:	4313      	orrs	r3, r2
 8003e52:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d00a      	beq.n	8003e78 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003e62:	4b95      	ldr	r3, [pc, #596]	; (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003e64:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e68:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003e70:	4991      	ldr	r1, [pc, #580]	; (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003e72:	4313      	orrs	r3, r2
 8003e74:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d00a      	beq.n	8003e9a <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003e84:	4b8c      	ldr	r3, [pc, #560]	; (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003e86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e8a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003e92:	4989      	ldr	r1, [pc, #548]	; (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003e94:	4313      	orrs	r3, r2
 8003e96:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d00a      	beq.n	8003ebc <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003ea6:	4b84      	ldr	r3, [pc, #528]	; (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003ea8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003eac:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003eb4:	4980      	ldr	r1, [pc, #512]	; (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003eb6:	4313      	orrs	r3, r2
 8003eb8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d00a      	beq.n	8003ede <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003ec8:	4b7b      	ldr	r3, [pc, #492]	; (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003eca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ece:	f023 0203 	bic.w	r2, r3, #3
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ed6:	4978      	ldr	r1, [pc, #480]	; (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003ed8:	4313      	orrs	r3, r2
 8003eda:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d00a      	beq.n	8003f00 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003eea:	4b73      	ldr	r3, [pc, #460]	; (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003eec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ef0:	f023 020c 	bic.w	r2, r3, #12
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ef8:	496f      	ldr	r1, [pc, #444]	; (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003efa:	4313      	orrs	r3, r2
 8003efc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d00a      	beq.n	8003f22 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003f0c:	4b6a      	ldr	r3, [pc, #424]	; (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003f0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f12:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f1a:	4967      	ldr	r1, [pc, #412]	; (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003f1c:	4313      	orrs	r3, r2
 8003f1e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d00a      	beq.n	8003f44 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003f2e:	4b62      	ldr	r3, [pc, #392]	; (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003f30:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f34:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f3c:	495e      	ldr	r1, [pc, #376]	; (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003f3e:	4313      	orrs	r3, r2
 8003f40:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d00a      	beq.n	8003f66 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003f50:	4b59      	ldr	r3, [pc, #356]	; (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003f52:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f56:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f5e:	4956      	ldr	r1, [pc, #344]	; (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003f60:	4313      	orrs	r3, r2
 8003f62:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d00a      	beq.n	8003f88 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8003f72:	4b51      	ldr	r3, [pc, #324]	; (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003f74:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f78:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f80:	494d      	ldr	r1, [pc, #308]	; (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003f82:	4313      	orrs	r3, r2
 8003f84:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d00a      	beq.n	8003faa <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8003f94:	4b48      	ldr	r3, [pc, #288]	; (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003f96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f9a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fa2:	4945      	ldr	r1, [pc, #276]	; (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003fa4:	4313      	orrs	r3, r2
 8003fa6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d00a      	beq.n	8003fcc <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8003fb6:	4b40      	ldr	r3, [pc, #256]	; (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003fb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fbc:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003fc4:	493c      	ldr	r1, [pc, #240]	; (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003fc6:	4313      	orrs	r3, r2
 8003fc8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d00a      	beq.n	8003fee <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003fd8:	4b37      	ldr	r3, [pc, #220]	; (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003fda:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fde:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003fe6:	4934      	ldr	r1, [pc, #208]	; (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003fe8:	4313      	orrs	r3, r2
 8003fea:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d011      	beq.n	800401e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003ffa:	4b2f      	ldr	r3, [pc, #188]	; (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003ffc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004000:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004008:	492b      	ldr	r1, [pc, #172]	; (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800400a:	4313      	orrs	r3, r2
 800400c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004014:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004018:	d101      	bne.n	800401e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800401a:	2301      	movs	r3, #1
 800401c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f003 0308 	and.w	r3, r3, #8
 8004026:	2b00      	cmp	r3, #0
 8004028:	d001      	beq.n	800402e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800402a:	2301      	movs	r3, #1
 800402c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004036:	2b00      	cmp	r3, #0
 8004038:	d00a      	beq.n	8004050 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800403a:	4b1f      	ldr	r3, [pc, #124]	; (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800403c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004040:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004048:	491b      	ldr	r1, [pc, #108]	; (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800404a:	4313      	orrs	r3, r2
 800404c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004058:	2b00      	cmp	r3, #0
 800405a:	d00b      	beq.n	8004074 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800405c:	4b16      	ldr	r3, [pc, #88]	; (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800405e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004062:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800406c:	4912      	ldr	r1, [pc, #72]	; (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800406e:	4313      	orrs	r3, r2
 8004070:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800407c:	2b00      	cmp	r3, #0
 800407e:	d00b      	beq.n	8004098 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8004080:	4b0d      	ldr	r3, [pc, #52]	; (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004082:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004086:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004090:	4909      	ldr	r1, [pc, #36]	; (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004092:	4313      	orrs	r3, r2
 8004094:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d00f      	beq.n	80040c4 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80040a4:	4b04      	ldr	r3, [pc, #16]	; (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80040a6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80040aa:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040b4:	e002      	b.n	80040bc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 80040b6:	bf00      	nop
 80040b8:	40023800 	.word	0x40023800
 80040bc:	4985      	ldr	r1, [pc, #532]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80040be:	4313      	orrs	r3, r2
 80040c0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d00b      	beq.n	80040e8 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80040d0:	4b80      	ldr	r3, [pc, #512]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80040d2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80040d6:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80040e0:	497c      	ldr	r1, [pc, #496]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80040e2:	4313      	orrs	r3, r2
 80040e4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 80040e8:	69fb      	ldr	r3, [r7, #28]
 80040ea:	2b01      	cmp	r3, #1
 80040ec:	d005      	beq.n	80040fa <HAL_RCCEx_PeriphCLKConfig+0x4ee>
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80040f6:	f040 80d6 	bne.w	80042a6 <HAL_RCCEx_PeriphCLKConfig+0x69a>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80040fa:	4b76      	ldr	r3, [pc, #472]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	4a75      	ldr	r2, [pc, #468]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8004100:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004104:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004106:	f7fd fd43 	bl	8001b90 <HAL_GetTick>
 800410a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800410c:	e008      	b.n	8004120 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800410e:	f7fd fd3f 	bl	8001b90 <HAL_GetTick>
 8004112:	4602      	mov	r2, r0
 8004114:	697b      	ldr	r3, [r7, #20]
 8004116:	1ad3      	subs	r3, r2, r3
 8004118:	2b64      	cmp	r3, #100	; 0x64
 800411a:	d901      	bls.n	8004120 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800411c:	2303      	movs	r3, #3
 800411e:	e194      	b.n	800444a <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004120:	4b6c      	ldr	r3, [pc, #432]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004128:	2b00      	cmp	r3, #0
 800412a:	d1f0      	bne.n	800410e <HAL_RCCEx_PeriphCLKConfig+0x502>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f003 0301 	and.w	r3, r3, #1
 8004134:	2b00      	cmp	r3, #0
 8004136:	d021      	beq.n	800417c <HAL_RCCEx_PeriphCLKConfig+0x570>
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800413c:	2b00      	cmp	r3, #0
 800413e:	d11d      	bne.n	800417c <HAL_RCCEx_PeriphCLKConfig+0x570>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004140:	4b64      	ldr	r3, [pc, #400]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8004142:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004146:	0c1b      	lsrs	r3, r3, #16
 8004148:	f003 0303 	and.w	r3, r3, #3
 800414c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800414e:	4b61      	ldr	r3, [pc, #388]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8004150:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004154:	0e1b      	lsrs	r3, r3, #24
 8004156:	f003 030f 	and.w	r3, r3, #15
 800415a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	685b      	ldr	r3, [r3, #4]
 8004160:	019a      	lsls	r2, r3, #6
 8004162:	693b      	ldr	r3, [r7, #16]
 8004164:	041b      	lsls	r3, r3, #16
 8004166:	431a      	orrs	r2, r3
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	061b      	lsls	r3, r3, #24
 800416c:	431a      	orrs	r2, r3
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	689b      	ldr	r3, [r3, #8]
 8004172:	071b      	lsls	r3, r3, #28
 8004174:	4957      	ldr	r1, [pc, #348]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8004176:	4313      	orrs	r3, r2
 8004178:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004184:	2b00      	cmp	r3, #0
 8004186:	d004      	beq.n	8004192 <HAL_RCCEx_PeriphCLKConfig+0x586>
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800418c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004190:	d00a      	beq.n	80041a8 <HAL_RCCEx_PeriphCLKConfig+0x59c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800419a:	2b00      	cmp	r3, #0
 800419c:	d02e      	beq.n	80041fc <HAL_RCCEx_PeriphCLKConfig+0x5f0>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041a2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80041a6:	d129      	bne.n	80041fc <HAL_RCCEx_PeriphCLKConfig+0x5f0>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80041a8:	4b4a      	ldr	r3, [pc, #296]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80041aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80041ae:	0c1b      	lsrs	r3, r3, #16
 80041b0:	f003 0303 	and.w	r3, r3, #3
 80041b4:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80041b6:	4b47      	ldr	r3, [pc, #284]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80041b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80041bc:	0f1b      	lsrs	r3, r3, #28
 80041be:	f003 0307 	and.w	r3, r3, #7
 80041c2:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	685b      	ldr	r3, [r3, #4]
 80041c8:	019a      	lsls	r2, r3, #6
 80041ca:	693b      	ldr	r3, [r7, #16]
 80041cc:	041b      	lsls	r3, r3, #16
 80041ce:	431a      	orrs	r2, r3
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	68db      	ldr	r3, [r3, #12]
 80041d4:	061b      	lsls	r3, r3, #24
 80041d6:	431a      	orrs	r2, r3
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	071b      	lsls	r3, r3, #28
 80041dc:	493d      	ldr	r1, [pc, #244]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80041de:	4313      	orrs	r3, r2
 80041e0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80041e4:	4b3b      	ldr	r3, [pc, #236]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80041e6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80041ea:	f023 021f 	bic.w	r2, r3, #31
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041f2:	3b01      	subs	r3, #1
 80041f4:	4937      	ldr	r1, [pc, #220]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80041f6:	4313      	orrs	r3, r2
 80041f8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004204:	2b00      	cmp	r3, #0
 8004206:	d01d      	beq.n	8004244 <HAL_RCCEx_PeriphCLKConfig+0x638>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004208:	4b32      	ldr	r3, [pc, #200]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800420a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800420e:	0e1b      	lsrs	r3, r3, #24
 8004210:	f003 030f 	and.w	r3, r3, #15
 8004214:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004216:	4b2f      	ldr	r3, [pc, #188]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8004218:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800421c:	0f1b      	lsrs	r3, r3, #28
 800421e:	f003 0307 	and.w	r3, r3, #7
 8004222:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	685b      	ldr	r3, [r3, #4]
 8004228:	019a      	lsls	r2, r3, #6
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	691b      	ldr	r3, [r3, #16]
 800422e:	041b      	lsls	r3, r3, #16
 8004230:	431a      	orrs	r2, r3
 8004232:	693b      	ldr	r3, [r7, #16]
 8004234:	061b      	lsls	r3, r3, #24
 8004236:	431a      	orrs	r2, r3
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	071b      	lsls	r3, r3, #28
 800423c:	4925      	ldr	r1, [pc, #148]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800423e:	4313      	orrs	r3, r2
 8004240:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800424c:	2b00      	cmp	r3, #0
 800424e:	d011      	beq.n	8004274 <HAL_RCCEx_PeriphCLKConfig+0x668>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	685b      	ldr	r3, [r3, #4]
 8004254:	019a      	lsls	r2, r3, #6
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	691b      	ldr	r3, [r3, #16]
 800425a:	041b      	lsls	r3, r3, #16
 800425c:	431a      	orrs	r2, r3
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	68db      	ldr	r3, [r3, #12]
 8004262:	061b      	lsls	r3, r3, #24
 8004264:	431a      	orrs	r2, r3
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	689b      	ldr	r3, [r3, #8]
 800426a:	071b      	lsls	r3, r3, #28
 800426c:	4919      	ldr	r1, [pc, #100]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800426e:	4313      	orrs	r3, r2
 8004270:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004274:	4b17      	ldr	r3, [pc, #92]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	4a16      	ldr	r2, [pc, #88]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800427a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800427e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004280:	f7fd fc86 	bl	8001b90 <HAL_GetTick>
 8004284:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004286:	e008      	b.n	800429a <HAL_RCCEx_PeriphCLKConfig+0x68e>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004288:	f7fd fc82 	bl	8001b90 <HAL_GetTick>
 800428c:	4602      	mov	r2, r0
 800428e:	697b      	ldr	r3, [r7, #20]
 8004290:	1ad3      	subs	r3, r2, r3
 8004292:	2b64      	cmp	r3, #100	; 0x64
 8004294:	d901      	bls.n	800429a <HAL_RCCEx_PeriphCLKConfig+0x68e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004296:	2303      	movs	r3, #3
 8004298:	e0d7      	b.n	800444a <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800429a:	4b0e      	ldr	r3, [pc, #56]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d0f0      	beq.n	8004288 <HAL_RCCEx_PeriphCLKConfig+0x67c>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80042a6:	69bb      	ldr	r3, [r7, #24]
 80042a8:	2b01      	cmp	r3, #1
 80042aa:	f040 80cd 	bne.w	8004448 <HAL_RCCEx_PeriphCLKConfig+0x83c>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80042ae:	4b09      	ldr	r3, [pc, #36]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	4a08      	ldr	r2, [pc, #32]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80042b4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80042b8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80042ba:	f7fd fc69 	bl	8001b90 <HAL_GetTick>
 80042be:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80042c0:	e00a      	b.n	80042d8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80042c2:	f7fd fc65 	bl	8001b90 <HAL_GetTick>
 80042c6:	4602      	mov	r2, r0
 80042c8:	697b      	ldr	r3, [r7, #20]
 80042ca:	1ad3      	subs	r3, r2, r3
 80042cc:	2b64      	cmp	r3, #100	; 0x64
 80042ce:	d903      	bls.n	80042d8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80042d0:	2303      	movs	r3, #3
 80042d2:	e0ba      	b.n	800444a <HAL_RCCEx_PeriphCLKConfig+0x83e>
 80042d4:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80042d8:	4b5e      	ldr	r3, [pc, #376]	; (8004454 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80042e0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80042e4:	d0ed      	beq.n	80042c2 <HAL_RCCEx_PeriphCLKConfig+0x6b6>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d003      	beq.n	80042fa <HAL_RCCEx_PeriphCLKConfig+0x6ee>
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d009      	beq.n	800430e <HAL_RCCEx_PeriphCLKConfig+0x702>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004302:	2b00      	cmp	r3, #0
 8004304:	d02e      	beq.n	8004364 <HAL_RCCEx_PeriphCLKConfig+0x758>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800430a:	2b00      	cmp	r3, #0
 800430c:	d12a      	bne.n	8004364 <HAL_RCCEx_PeriphCLKConfig+0x758>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800430e:	4b51      	ldr	r3, [pc, #324]	; (8004454 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8004310:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004314:	0c1b      	lsrs	r3, r3, #16
 8004316:	f003 0303 	and.w	r3, r3, #3
 800431a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800431c:	4b4d      	ldr	r3, [pc, #308]	; (8004454 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800431e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004322:	0f1b      	lsrs	r3, r3, #28
 8004324:	f003 0307 	and.w	r3, r3, #7
 8004328:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	695b      	ldr	r3, [r3, #20]
 800432e:	019a      	lsls	r2, r3, #6
 8004330:	693b      	ldr	r3, [r7, #16]
 8004332:	041b      	lsls	r3, r3, #16
 8004334:	431a      	orrs	r2, r3
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	699b      	ldr	r3, [r3, #24]
 800433a:	061b      	lsls	r3, r3, #24
 800433c:	431a      	orrs	r2, r3
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	071b      	lsls	r3, r3, #28
 8004342:	4944      	ldr	r1, [pc, #272]	; (8004454 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8004344:	4313      	orrs	r3, r2
 8004346:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800434a:	4b42      	ldr	r3, [pc, #264]	; (8004454 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800434c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004350:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004358:	3b01      	subs	r3, #1
 800435a:	021b      	lsls	r3, r3, #8
 800435c:	493d      	ldr	r1, [pc, #244]	; (8004454 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800435e:	4313      	orrs	r3, r2
 8004360:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800436c:	2b00      	cmp	r3, #0
 800436e:	d022      	beq.n	80043b6 <HAL_RCCEx_PeriphCLKConfig+0x7aa>
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004374:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004378:	d11d      	bne.n	80043b6 <HAL_RCCEx_PeriphCLKConfig+0x7aa>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800437a:	4b36      	ldr	r3, [pc, #216]	; (8004454 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800437c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004380:	0e1b      	lsrs	r3, r3, #24
 8004382:	f003 030f 	and.w	r3, r3, #15
 8004386:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004388:	4b32      	ldr	r3, [pc, #200]	; (8004454 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800438a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800438e:	0f1b      	lsrs	r3, r3, #28
 8004390:	f003 0307 	and.w	r3, r3, #7
 8004394:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	695b      	ldr	r3, [r3, #20]
 800439a:	019a      	lsls	r2, r3, #6
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	6a1b      	ldr	r3, [r3, #32]
 80043a0:	041b      	lsls	r3, r3, #16
 80043a2:	431a      	orrs	r2, r3
 80043a4:	693b      	ldr	r3, [r7, #16]
 80043a6:	061b      	lsls	r3, r3, #24
 80043a8:	431a      	orrs	r2, r3
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	071b      	lsls	r3, r3, #28
 80043ae:	4929      	ldr	r1, [pc, #164]	; (8004454 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80043b0:	4313      	orrs	r3, r2
 80043b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f003 0308 	and.w	r3, r3, #8
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d028      	beq.n	8004414 <HAL_RCCEx_PeriphCLKConfig+0x808>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80043c2:	4b24      	ldr	r3, [pc, #144]	; (8004454 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80043c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80043c8:	0e1b      	lsrs	r3, r3, #24
 80043ca:	f003 030f 	and.w	r3, r3, #15
 80043ce:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80043d0:	4b20      	ldr	r3, [pc, #128]	; (8004454 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80043d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80043d6:	0c1b      	lsrs	r3, r3, #16
 80043d8:	f003 0303 	and.w	r3, r3, #3
 80043dc:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	695b      	ldr	r3, [r3, #20]
 80043e2:	019a      	lsls	r2, r3, #6
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	041b      	lsls	r3, r3, #16
 80043e8:	431a      	orrs	r2, r3
 80043ea:	693b      	ldr	r3, [r7, #16]
 80043ec:	061b      	lsls	r3, r3, #24
 80043ee:	431a      	orrs	r2, r3
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	69db      	ldr	r3, [r3, #28]
 80043f4:	071b      	lsls	r3, r3, #28
 80043f6:	4917      	ldr	r1, [pc, #92]	; (8004454 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80043f8:	4313      	orrs	r3, r2
 80043fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80043fe:	4b15      	ldr	r3, [pc, #84]	; (8004454 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8004400:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004404:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800440c:	4911      	ldr	r1, [pc, #68]	; (8004454 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800440e:	4313      	orrs	r3, r2
 8004410:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004414:	4b0f      	ldr	r3, [pc, #60]	; (8004454 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	4a0e      	ldr	r2, [pc, #56]	; (8004454 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800441a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800441e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004420:	f7fd fbb6 	bl	8001b90 <HAL_GetTick>
 8004424:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004426:	e008      	b.n	800443a <HAL_RCCEx_PeriphCLKConfig+0x82e>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004428:	f7fd fbb2 	bl	8001b90 <HAL_GetTick>
 800442c:	4602      	mov	r2, r0
 800442e:	697b      	ldr	r3, [r7, #20]
 8004430:	1ad3      	subs	r3, r2, r3
 8004432:	2b64      	cmp	r3, #100	; 0x64
 8004434:	d901      	bls.n	800443a <HAL_RCCEx_PeriphCLKConfig+0x82e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004436:	2303      	movs	r3, #3
 8004438:	e007      	b.n	800444a <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800443a:	4b06      	ldr	r3, [pc, #24]	; (8004454 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004442:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004446:	d1ef      	bne.n	8004428 <HAL_RCCEx_PeriphCLKConfig+0x81c>
      }
    }
  }
  return HAL_OK;
 8004448:	2300      	movs	r3, #0
}
 800444a:	4618      	mov	r0, r3
 800444c:	3720      	adds	r7, #32
 800444e:	46bd      	mov	sp, r7
 8004450:	bd80      	pop	{r7, pc}
 8004452:	bf00      	nop
 8004454:	40023800 	.word	0x40023800

08004458 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 8004458:	b580      	push	{r7, lr}
 800445a:	b082      	sub	sp, #8
 800445c:	af00      	add	r7, sp, #0
 800445e:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	2b00      	cmp	r3, #0
 8004464:	d101      	bne.n	800446a <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 8004466:	2301      	movs	r3, #1
 8004468:	e01c      	b.n	80044a4 <HAL_RNG_Init+0x4c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	795b      	ldrb	r3, [r3, #5]
 800446e:	b2db      	uxtb	r3, r3
 8004470:	2b00      	cmp	r3, #0
 8004472:	d105      	bne.n	8004480 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	2200      	movs	r2, #0
 8004478:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 800447a:	6878      	ldr	r0, [r7, #4]
 800447c:	f7fd f83e 	bl	80014fc <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	2202      	movs	r2, #2
 8004484:	715a      	strb	r2, [r3, #5]


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	681a      	ldr	r2, [r3, #0]
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f042 0204 	orr.w	r2, r2, #4
 8004494:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	2201      	movs	r2, #1
 800449a:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2200      	movs	r2, #0
 80044a0:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 80044a2:	2300      	movs	r3, #0
}
 80044a4:	4618      	mov	r0, r3
 80044a6:	3708      	adds	r7, #8
 80044a8:	46bd      	mov	sp, r7
 80044aa:	bd80      	pop	{r7, pc}

080044ac <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80044ac:	b580      	push	{r7, lr}
 80044ae:	b084      	sub	sp, #16
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d101      	bne.n	80044be <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80044ba:	2301      	movs	r3, #1
 80044bc:	e084      	b.n	80045c8 <HAL_SPI_Init+0x11c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	2200      	movs	r2, #0
 80044c2:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80044ca:	b2db      	uxtb	r3, r3
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d106      	bne.n	80044de <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2200      	movs	r2, #0
 80044d4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80044d8:	6878      	ldr	r0, [r7, #4]
 80044da:	f7fd f86d 	bl	80015b8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	2202      	movs	r2, #2
 80044e2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	681a      	ldr	r2, [r3, #0]
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80044f4:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	68db      	ldr	r3, [r3, #12]
 80044fa:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80044fe:	d902      	bls.n	8004506 <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004500:	2300      	movs	r3, #0
 8004502:	60fb      	str	r3, [r7, #12]
 8004504:	e002      	b.n	800450c <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004506:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800450a:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	68db      	ldr	r3, [r3, #12]
 8004510:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8004514:	d007      	beq.n	8004526 <HAL_SPI_Init+0x7a>
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	68db      	ldr	r3, [r3, #12]
 800451a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800451e:	d002      	beq.n	8004526 <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	2200      	movs	r2, #0
 8004524:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800452a:	2b00      	cmp	r3, #0
 800452c:	d10b      	bne.n	8004546 <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	68db      	ldr	r3, [r3, #12]
 8004532:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004536:	d903      	bls.n	8004540 <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2202      	movs	r2, #2
 800453c:	631a      	str	r2, [r3, #48]	; 0x30
 800453e:	e002      	b.n	8004546 <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2201      	movs	r2, #1
 8004544:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	685a      	ldr	r2, [r3, #4]
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	689b      	ldr	r3, [r3, #8]
 800454e:	431a      	orrs	r2, r3
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	691b      	ldr	r3, [r3, #16]
 8004554:	431a      	orrs	r2, r3
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	695b      	ldr	r3, [r3, #20]
 800455a:	431a      	orrs	r2, r3
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	699b      	ldr	r3, [r3, #24]
 8004560:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004564:	431a      	orrs	r2, r3
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	69db      	ldr	r3, [r3, #28]
 800456a:	431a      	orrs	r2, r3
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	6a1b      	ldr	r3, [r3, #32]
 8004570:	ea42 0103 	orr.w	r1, r2, r3
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	430a      	orrs	r2, r1
 800457e:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	699b      	ldr	r3, [r3, #24]
 8004584:	0c1b      	lsrs	r3, r3, #16
 8004586:	f003 0204 	and.w	r2, r3, #4
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800458e:	431a      	orrs	r2, r3
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004594:	431a      	orrs	r2, r3
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	68db      	ldr	r3, [r3, #12]
 800459a:	ea42 0103 	orr.w	r1, r2, r3
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	68fa      	ldr	r2, [r7, #12]
 80045a4:	430a      	orrs	r2, r1
 80045a6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	69da      	ldr	r2, [r3, #28]
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80045b6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	2200      	movs	r2, #0
 80045bc:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	2201      	movs	r2, #1
 80045c2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80045c6:	2300      	movs	r3, #0
}
 80045c8:	4618      	mov	r0, r3
 80045ca:	3710      	adds	r7, #16
 80045cc:	46bd      	mov	sp, r7
 80045ce:	bd80      	pop	{r7, pc}

080045d0 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80045d0:	b580      	push	{r7, lr}
 80045d2:	b088      	sub	sp, #32
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	60f8      	str	r0, [r7, #12]
 80045d8:	60b9      	str	r1, [r7, #8]
 80045da:	603b      	str	r3, [r7, #0]
 80045dc:	4613      	mov	r3, r2
 80045de:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80045e0:	2300      	movs	r3, #0
 80045e2:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80045ea:	2b01      	cmp	r3, #1
 80045ec:	d101      	bne.n	80045f2 <HAL_SPI_Transmit+0x22>
 80045ee:	2302      	movs	r3, #2
 80045f0:	e150      	b.n	8004894 <HAL_SPI_Transmit+0x2c4>
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	2201      	movs	r2, #1
 80045f6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80045fa:	f7fd fac9 	bl	8001b90 <HAL_GetTick>
 80045fe:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004600:	88fb      	ldrh	r3, [r7, #6]
 8004602:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800460a:	b2db      	uxtb	r3, r3
 800460c:	2b01      	cmp	r3, #1
 800460e:	d002      	beq.n	8004616 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004610:	2302      	movs	r3, #2
 8004612:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004614:	e135      	b.n	8004882 <HAL_SPI_Transmit+0x2b2>
  }

  if ((pData == NULL) || (Size == 0U))
 8004616:	68bb      	ldr	r3, [r7, #8]
 8004618:	2b00      	cmp	r3, #0
 800461a:	d002      	beq.n	8004622 <HAL_SPI_Transmit+0x52>
 800461c:	88fb      	ldrh	r3, [r7, #6]
 800461e:	2b00      	cmp	r3, #0
 8004620:	d102      	bne.n	8004628 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004622:	2301      	movs	r3, #1
 8004624:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004626:	e12c      	b.n	8004882 <HAL_SPI_Transmit+0x2b2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	2203      	movs	r2, #3
 800462c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	2200      	movs	r2, #0
 8004634:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	68ba      	ldr	r2, [r7, #8]
 800463a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	88fa      	ldrh	r2, [r7, #6]
 8004640:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	88fa      	ldrh	r2, [r7, #6]
 8004646:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	2200      	movs	r2, #0
 800464c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	2200      	movs	r2, #0
 8004652:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	2200      	movs	r2, #0
 800465a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	2200      	movs	r2, #0
 8004662:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	2200      	movs	r2, #0
 8004668:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	689b      	ldr	r3, [r3, #8]
 800466e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004672:	d107      	bne.n	8004684 <HAL_SPI_Transmit+0xb4>
  {
    SPI_1LINE_TX(hspi);
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	681a      	ldr	r2, [r3, #0]
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004682:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800468e:	2b40      	cmp	r3, #64	; 0x40
 8004690:	d007      	beq.n	80046a2 <HAL_SPI_Transmit+0xd2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	681a      	ldr	r2, [r3, #0]
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80046a0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	68db      	ldr	r3, [r3, #12]
 80046a6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80046aa:	d94b      	bls.n	8004744 <HAL_SPI_Transmit+0x174>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	685b      	ldr	r3, [r3, #4]
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d002      	beq.n	80046ba <HAL_SPI_Transmit+0xea>
 80046b4:	8afb      	ldrh	r3, [r7, #22]
 80046b6:	2b01      	cmp	r3, #1
 80046b8:	d13e      	bne.n	8004738 <HAL_SPI_Transmit+0x168>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046be:	881a      	ldrh	r2, [r3, #0]
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046ca:	1c9a      	adds	r2, r3, #2
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80046d4:	b29b      	uxth	r3, r3
 80046d6:	3b01      	subs	r3, #1
 80046d8:	b29a      	uxth	r2, r3
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80046de:	e02b      	b.n	8004738 <HAL_SPI_Transmit+0x168>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	689b      	ldr	r3, [r3, #8]
 80046e6:	f003 0302 	and.w	r3, r3, #2
 80046ea:	2b02      	cmp	r3, #2
 80046ec:	d112      	bne.n	8004714 <HAL_SPI_Transmit+0x144>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046f2:	881a      	ldrh	r2, [r3, #0]
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046fe:	1c9a      	adds	r2, r3, #2
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004708:	b29b      	uxth	r3, r3
 800470a:	3b01      	subs	r3, #1
 800470c:	b29a      	uxth	r2, r3
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004712:	e011      	b.n	8004738 <HAL_SPI_Transmit+0x168>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004714:	f7fd fa3c 	bl	8001b90 <HAL_GetTick>
 8004718:	4602      	mov	r2, r0
 800471a:	69bb      	ldr	r3, [r7, #24]
 800471c:	1ad3      	subs	r3, r2, r3
 800471e:	683a      	ldr	r2, [r7, #0]
 8004720:	429a      	cmp	r2, r3
 8004722:	d803      	bhi.n	800472c <HAL_SPI_Transmit+0x15c>
 8004724:	683b      	ldr	r3, [r7, #0]
 8004726:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800472a:	d102      	bne.n	8004732 <HAL_SPI_Transmit+0x162>
 800472c:	683b      	ldr	r3, [r7, #0]
 800472e:	2b00      	cmp	r3, #0
 8004730:	d102      	bne.n	8004738 <HAL_SPI_Transmit+0x168>
        {
          errorcode = HAL_TIMEOUT;
 8004732:	2303      	movs	r3, #3
 8004734:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004736:	e0a4      	b.n	8004882 <HAL_SPI_Transmit+0x2b2>
    while (hspi->TxXferCount > 0U)
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800473c:	b29b      	uxth	r3, r3
 800473e:	2b00      	cmp	r3, #0
 8004740:	d1ce      	bne.n	80046e0 <HAL_SPI_Transmit+0x110>
 8004742:	e07c      	b.n	800483e <HAL_SPI_Transmit+0x26e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	685b      	ldr	r3, [r3, #4]
 8004748:	2b00      	cmp	r3, #0
 800474a:	d002      	beq.n	8004752 <HAL_SPI_Transmit+0x182>
 800474c:	8afb      	ldrh	r3, [r7, #22]
 800474e:	2b01      	cmp	r3, #1
 8004750:	d170      	bne.n	8004834 <HAL_SPI_Transmit+0x264>
    {
      if (hspi->TxXferCount > 1U)
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004756:	b29b      	uxth	r3, r3
 8004758:	2b01      	cmp	r3, #1
 800475a:	d912      	bls.n	8004782 <HAL_SPI_Transmit+0x1b2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004760:	881a      	ldrh	r2, [r3, #0]
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800476c:	1c9a      	adds	r2, r3, #2
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004776:	b29b      	uxth	r3, r3
 8004778:	3b02      	subs	r3, #2
 800477a:	b29a      	uxth	r2, r3
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004780:	e058      	b.n	8004834 <HAL_SPI_Transmit+0x264>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	330c      	adds	r3, #12
 800478c:	7812      	ldrb	r2, [r2, #0]
 800478e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004794:	1c5a      	adds	r2, r3, #1
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800479e:	b29b      	uxth	r3, r3
 80047a0:	3b01      	subs	r3, #1
 80047a2:	b29a      	uxth	r2, r3
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80047a8:	e044      	b.n	8004834 <HAL_SPI_Transmit+0x264>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	689b      	ldr	r3, [r3, #8]
 80047b0:	f003 0302 	and.w	r3, r3, #2
 80047b4:	2b02      	cmp	r3, #2
 80047b6:	d12b      	bne.n	8004810 <HAL_SPI_Transmit+0x240>
      {
        if (hspi->TxXferCount > 1U)
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80047bc:	b29b      	uxth	r3, r3
 80047be:	2b01      	cmp	r3, #1
 80047c0:	d912      	bls.n	80047e8 <HAL_SPI_Transmit+0x218>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047c6:	881a      	ldrh	r2, [r3, #0]
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047d2:	1c9a      	adds	r2, r3, #2
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80047dc:	b29b      	uxth	r3, r3
 80047de:	3b02      	subs	r3, #2
 80047e0:	b29a      	uxth	r2, r3
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	87da      	strh	r2, [r3, #62]	; 0x3e
 80047e6:	e025      	b.n	8004834 <HAL_SPI_Transmit+0x264>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	330c      	adds	r3, #12
 80047f2:	7812      	ldrb	r2, [r2, #0]
 80047f4:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047fa:	1c5a      	adds	r2, r3, #1
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004804:	b29b      	uxth	r3, r3
 8004806:	3b01      	subs	r3, #1
 8004808:	b29a      	uxth	r2, r3
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800480e:	e011      	b.n	8004834 <HAL_SPI_Transmit+0x264>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004810:	f7fd f9be 	bl	8001b90 <HAL_GetTick>
 8004814:	4602      	mov	r2, r0
 8004816:	69bb      	ldr	r3, [r7, #24]
 8004818:	1ad3      	subs	r3, r2, r3
 800481a:	683a      	ldr	r2, [r7, #0]
 800481c:	429a      	cmp	r2, r3
 800481e:	d803      	bhi.n	8004828 <HAL_SPI_Transmit+0x258>
 8004820:	683b      	ldr	r3, [r7, #0]
 8004822:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004826:	d102      	bne.n	800482e <HAL_SPI_Transmit+0x25e>
 8004828:	683b      	ldr	r3, [r7, #0]
 800482a:	2b00      	cmp	r3, #0
 800482c:	d102      	bne.n	8004834 <HAL_SPI_Transmit+0x264>
        {
          errorcode = HAL_TIMEOUT;
 800482e:	2303      	movs	r3, #3
 8004830:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004832:	e026      	b.n	8004882 <HAL_SPI_Transmit+0x2b2>
    while (hspi->TxXferCount > 0U)
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004838:	b29b      	uxth	r3, r3
 800483a:	2b00      	cmp	r3, #0
 800483c:	d1b5      	bne.n	80047aa <HAL_SPI_Transmit+0x1da>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800483e:	69ba      	ldr	r2, [r7, #24]
 8004840:	6839      	ldr	r1, [r7, #0]
 8004842:	68f8      	ldr	r0, [r7, #12]
 8004844:	f000 f901 	bl	8004a4a <SPI_EndRxTxTransaction>
 8004848:	4603      	mov	r3, r0
 800484a:	2b00      	cmp	r3, #0
 800484c:	d002      	beq.n	8004854 <HAL_SPI_Transmit+0x284>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	2220      	movs	r2, #32
 8004852:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	689b      	ldr	r3, [r3, #8]
 8004858:	2b00      	cmp	r3, #0
 800485a:	d10a      	bne.n	8004872 <HAL_SPI_Transmit+0x2a2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800485c:	2300      	movs	r3, #0
 800485e:	613b      	str	r3, [r7, #16]
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	68db      	ldr	r3, [r3, #12]
 8004866:	613b      	str	r3, [r7, #16]
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	689b      	ldr	r3, [r3, #8]
 800486e:	613b      	str	r3, [r7, #16]
 8004870:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004876:	2b00      	cmp	r3, #0
 8004878:	d002      	beq.n	8004880 <HAL_SPI_Transmit+0x2b0>
  {
    errorcode = HAL_ERROR;
 800487a:	2301      	movs	r3, #1
 800487c:	77fb      	strb	r3, [r7, #31]
 800487e:	e000      	b.n	8004882 <HAL_SPI_Transmit+0x2b2>
  }

error:
 8004880:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	2201      	movs	r2, #1
 8004886:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	2200      	movs	r2, #0
 800488e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8004892:	7ffb      	ldrb	r3, [r7, #31]
}
 8004894:	4618      	mov	r0, r3
 8004896:	3720      	adds	r7, #32
 8004898:	46bd      	mov	sp, r7
 800489a:	bd80      	pop	{r7, pc}

0800489c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800489c:	b580      	push	{r7, lr}
 800489e:	b084      	sub	sp, #16
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	60f8      	str	r0, [r7, #12]
 80048a4:	60b9      	str	r1, [r7, #8]
 80048a6:	603b      	str	r3, [r7, #0]
 80048a8:	4613      	mov	r3, r2
 80048aa:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80048ac:	e04c      	b.n	8004948 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 80048ae:	683b      	ldr	r3, [r7, #0]
 80048b0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80048b4:	d048      	beq.n	8004948 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80048b6:	f7fd f96b 	bl	8001b90 <HAL_GetTick>
 80048ba:	4602      	mov	r2, r0
 80048bc:	69bb      	ldr	r3, [r7, #24]
 80048be:	1ad3      	subs	r3, r2, r3
 80048c0:	683a      	ldr	r2, [r7, #0]
 80048c2:	429a      	cmp	r2, r3
 80048c4:	d902      	bls.n	80048cc <SPI_WaitFlagStateUntilTimeout+0x30>
 80048c6:	683b      	ldr	r3, [r7, #0]
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d13d      	bne.n	8004948 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	685a      	ldr	r2, [r3, #4]
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80048da:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	685b      	ldr	r3, [r3, #4]
 80048e0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80048e4:	d111      	bne.n	800490a <SPI_WaitFlagStateUntilTimeout+0x6e>
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	689b      	ldr	r3, [r3, #8]
 80048ea:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80048ee:	d004      	beq.n	80048fa <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	689b      	ldr	r3, [r3, #8]
 80048f4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80048f8:	d107      	bne.n	800490a <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	681a      	ldr	r2, [r3, #0]
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004908:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800490e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004912:	d10f      	bne.n	8004934 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	681a      	ldr	r2, [r3, #0]
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004922:	601a      	str	r2, [r3, #0]
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	681a      	ldr	r2, [r3, #0]
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004932:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	2201      	movs	r2, #1
 8004938:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	2200      	movs	r2, #0
 8004940:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8004944:	2303      	movs	r3, #3
 8004946:	e00f      	b.n	8004968 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	689a      	ldr	r2, [r3, #8]
 800494e:	68bb      	ldr	r3, [r7, #8]
 8004950:	4013      	ands	r3, r2
 8004952:	68ba      	ldr	r2, [r7, #8]
 8004954:	429a      	cmp	r2, r3
 8004956:	bf0c      	ite	eq
 8004958:	2301      	moveq	r3, #1
 800495a:	2300      	movne	r3, #0
 800495c:	b2db      	uxtb	r3, r3
 800495e:	461a      	mov	r2, r3
 8004960:	79fb      	ldrb	r3, [r7, #7]
 8004962:	429a      	cmp	r2, r3
 8004964:	d1a3      	bne.n	80048ae <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8004966:	2300      	movs	r3, #0
}
 8004968:	4618      	mov	r0, r3
 800496a:	3710      	adds	r7, #16
 800496c:	46bd      	mov	sp, r7
 800496e:	bd80      	pop	{r7, pc}

08004970 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004970:	b580      	push	{r7, lr}
 8004972:	b084      	sub	sp, #16
 8004974:	af00      	add	r7, sp, #0
 8004976:	60f8      	str	r0, [r7, #12]
 8004978:	60b9      	str	r1, [r7, #8]
 800497a:	607a      	str	r2, [r7, #4]
 800497c:	603b      	str	r3, [r7, #0]
  while ((hspi->Instance->SR & Fifo) != State)
 800497e:	e057      	b.n	8004a30 <SPI_WaitFifoStateUntilTimeout+0xc0>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004980:	68bb      	ldr	r3, [r7, #8]
 8004982:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8004986:	d106      	bne.n	8004996 <SPI_WaitFifoStateUntilTimeout+0x26>
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2b00      	cmp	r3, #0
 800498c:	d103      	bne.n	8004996 <SPI_WaitFifoStateUntilTimeout+0x26>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	330c      	adds	r3, #12
 8004994:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004996:	683b      	ldr	r3, [r7, #0]
 8004998:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800499c:	d048      	beq.n	8004a30 <SPI_WaitFifoStateUntilTimeout+0xc0>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800499e:	f7fd f8f7 	bl	8001b90 <HAL_GetTick>
 80049a2:	4602      	mov	r2, r0
 80049a4:	69bb      	ldr	r3, [r7, #24]
 80049a6:	1ad3      	subs	r3, r2, r3
 80049a8:	683a      	ldr	r2, [r7, #0]
 80049aa:	429a      	cmp	r2, r3
 80049ac:	d902      	bls.n	80049b4 <SPI_WaitFifoStateUntilTimeout+0x44>
 80049ae:	683b      	ldr	r3, [r7, #0]
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d13d      	bne.n	8004a30 <SPI_WaitFifoStateUntilTimeout+0xc0>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	685a      	ldr	r2, [r3, #4]
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80049c2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	685b      	ldr	r3, [r3, #4]
 80049c8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80049cc:	d111      	bne.n	80049f2 <SPI_WaitFifoStateUntilTimeout+0x82>
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	689b      	ldr	r3, [r3, #8]
 80049d2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80049d6:	d004      	beq.n	80049e2 <SPI_WaitFifoStateUntilTimeout+0x72>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	689b      	ldr	r3, [r3, #8]
 80049dc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80049e0:	d107      	bne.n	80049f2 <SPI_WaitFifoStateUntilTimeout+0x82>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	681a      	ldr	r2, [r3, #0]
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80049f0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049f6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80049fa:	d10f      	bne.n	8004a1c <SPI_WaitFifoStateUntilTimeout+0xac>
        {
          SPI_RESET_CRC(hspi);
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	681a      	ldr	r2, [r3, #0]
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004a0a:	601a      	str	r2, [r3, #0]
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	681a      	ldr	r2, [r3, #0]
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004a1a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	2201      	movs	r2, #1
 8004a20:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	2200      	movs	r2, #0
 8004a28:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8004a2c:	2303      	movs	r3, #3
 8004a2e:	e008      	b.n	8004a42 <SPI_WaitFifoStateUntilTimeout+0xd2>
  while ((hspi->Instance->SR & Fifo) != State)
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	689a      	ldr	r2, [r3, #8]
 8004a36:	68bb      	ldr	r3, [r7, #8]
 8004a38:	4013      	ands	r3, r2
 8004a3a:	687a      	ldr	r2, [r7, #4]
 8004a3c:	429a      	cmp	r2, r3
 8004a3e:	d19f      	bne.n	8004980 <SPI_WaitFifoStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 8004a40:	2300      	movs	r3, #0
}
 8004a42:	4618      	mov	r0, r3
 8004a44:	3710      	adds	r7, #16
 8004a46:	46bd      	mov	sp, r7
 8004a48:	bd80      	pop	{r7, pc}

08004a4a <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004a4a:	b580      	push	{r7, lr}
 8004a4c:	b086      	sub	sp, #24
 8004a4e:	af02      	add	r7, sp, #8
 8004a50:	60f8      	str	r0, [r7, #12]
 8004a52:	60b9      	str	r1, [r7, #8]
 8004a54:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	9300      	str	r3, [sp, #0]
 8004a5a:	68bb      	ldr	r3, [r7, #8]
 8004a5c:	2200      	movs	r2, #0
 8004a5e:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8004a62:	68f8      	ldr	r0, [r7, #12]
 8004a64:	f7ff ff84 	bl	8004970 <SPI_WaitFifoStateUntilTimeout>
 8004a68:	4603      	mov	r3, r0
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d007      	beq.n	8004a7e <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004a72:	f043 0220 	orr.w	r2, r3, #32
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004a7a:	2303      	movs	r3, #3
 8004a7c:	e027      	b.n	8004ace <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	9300      	str	r3, [sp, #0]
 8004a82:	68bb      	ldr	r3, [r7, #8]
 8004a84:	2200      	movs	r2, #0
 8004a86:	2180      	movs	r1, #128	; 0x80
 8004a88:	68f8      	ldr	r0, [r7, #12]
 8004a8a:	f7ff ff07 	bl	800489c <SPI_WaitFlagStateUntilTimeout>
 8004a8e:	4603      	mov	r3, r0
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d007      	beq.n	8004aa4 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004a98:	f043 0220 	orr.w	r2, r3, #32
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004aa0:	2303      	movs	r3, #3
 8004aa2:	e014      	b.n	8004ace <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	9300      	str	r3, [sp, #0]
 8004aa8:	68bb      	ldr	r3, [r7, #8]
 8004aaa:	2200      	movs	r2, #0
 8004aac:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8004ab0:	68f8      	ldr	r0, [r7, #12]
 8004ab2:	f7ff ff5d 	bl	8004970 <SPI_WaitFifoStateUntilTimeout>
 8004ab6:	4603      	mov	r3, r0
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d007      	beq.n	8004acc <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ac0:	f043 0220 	orr.w	r2, r3, #32
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004ac8:	2303      	movs	r3, #3
 8004aca:	e000      	b.n	8004ace <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8004acc:	2300      	movs	r3, #0
}
 8004ace:	4618      	mov	r0, r3
 8004ad0:	3710      	adds	r7, #16
 8004ad2:	46bd      	mov	sp, r7
 8004ad4:	bd80      	pop	{r7, pc}

08004ad6 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004ad6:	b580      	push	{r7, lr}
 8004ad8:	b082      	sub	sp, #8
 8004ada:	af00      	add	r7, sp, #0
 8004adc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d101      	bne.n	8004ae8 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004ae4:	2301      	movs	r3, #1
 8004ae6:	e01d      	b.n	8004b24 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004aee:	b2db      	uxtb	r3, r3
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d106      	bne.n	8004b02 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	2200      	movs	r2, #0
 8004af8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004afc:	6878      	ldr	r0, [r7, #4]
 8004afe:	f7fc fee1 	bl	80018c4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	2202      	movs	r2, #2
 8004b06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681a      	ldr	r2, [r3, #0]
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	3304      	adds	r3, #4
 8004b12:	4619      	mov	r1, r3
 8004b14:	4610      	mov	r0, r2
 8004b16:	f000 fa55 	bl	8004fc4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	2201      	movs	r2, #1
 8004b1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004b22:	2300      	movs	r3, #0
}
 8004b24:	4618      	mov	r0, r3
 8004b26:	3708      	adds	r7, #8
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	bd80      	pop	{r7, pc}

08004b2c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004b2c:	b580      	push	{r7, lr}
 8004b2e:	b082      	sub	sp, #8
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d101      	bne.n	8004b3e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004b3a:	2301      	movs	r3, #1
 8004b3c:	e01d      	b.n	8004b7a <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b44:	b2db      	uxtb	r3, r3
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d106      	bne.n	8004b58 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004b52:	6878      	ldr	r0, [r7, #4]
 8004b54:	f000 f815 	bl	8004b82 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2202      	movs	r2, #2
 8004b5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681a      	ldr	r2, [r3, #0]
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	3304      	adds	r3, #4
 8004b68:	4619      	mov	r1, r3
 8004b6a:	4610      	mov	r0, r2
 8004b6c:	f000 fa2a 	bl	8004fc4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	2201      	movs	r2, #1
 8004b74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004b78:	2300      	movs	r3, #0
}
 8004b7a:	4618      	mov	r0, r3
 8004b7c:	3708      	adds	r7, #8
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	bd80      	pop	{r7, pc}

08004b82 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004b82:	b480      	push	{r7}
 8004b84:	b083      	sub	sp, #12
 8004b86:	af00      	add	r7, sp, #0
 8004b88:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004b8a:	bf00      	nop
 8004b8c:	370c      	adds	r7, #12
 8004b8e:	46bd      	mov	sp, r7
 8004b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b94:	4770      	bx	lr
	...

08004b98 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004b98:	b580      	push	{r7, lr}
 8004b9a:	b084      	sub	sp, #16
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	6078      	str	r0, [r7, #4]
 8004ba0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	2201      	movs	r2, #1
 8004ba8:	6839      	ldr	r1, [r7, #0]
 8004baa:	4618      	mov	r0, r3
 8004bac:	f000 fda2 	bl	80056f4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	4a17      	ldr	r2, [pc, #92]	; (8004c14 <HAL_TIM_PWM_Start+0x7c>)
 8004bb6:	4293      	cmp	r3, r2
 8004bb8:	d004      	beq.n	8004bc4 <HAL_TIM_PWM_Start+0x2c>
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	4a16      	ldr	r2, [pc, #88]	; (8004c18 <HAL_TIM_PWM_Start+0x80>)
 8004bc0:	4293      	cmp	r3, r2
 8004bc2:	d101      	bne.n	8004bc8 <HAL_TIM_PWM_Start+0x30>
 8004bc4:	2301      	movs	r3, #1
 8004bc6:	e000      	b.n	8004bca <HAL_TIM_PWM_Start+0x32>
 8004bc8:	2300      	movs	r3, #0
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d007      	beq.n	8004bde <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004bdc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	689a      	ldr	r2, [r3, #8]
 8004be4:	4b0d      	ldr	r3, [pc, #52]	; (8004c1c <HAL_TIM_PWM_Start+0x84>)
 8004be6:	4013      	ands	r3, r2
 8004be8:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	2b06      	cmp	r3, #6
 8004bee:	d00b      	beq.n	8004c08 <HAL_TIM_PWM_Start+0x70>
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004bf6:	d007      	beq.n	8004c08 <HAL_TIM_PWM_Start+0x70>
  {
    __HAL_TIM_ENABLE(htim);
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	681a      	ldr	r2, [r3, #0]
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	f042 0201 	orr.w	r2, r2, #1
 8004c06:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004c08:	2300      	movs	r3, #0
}
 8004c0a:	4618      	mov	r0, r3
 8004c0c:	3710      	adds	r7, #16
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	bd80      	pop	{r7, pc}
 8004c12:	bf00      	nop
 8004c14:	40010000 	.word	0x40010000
 8004c18:	40010400 	.word	0x40010400
 8004c1c:	00010007 	.word	0x00010007

08004c20 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004c20:	b580      	push	{r7, lr}
 8004c22:	b084      	sub	sp, #16
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	60f8      	str	r0, [r7, #12]
 8004c28:	60b9      	str	r1, [r7, #8]
 8004c2a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c32:	2b01      	cmp	r3, #1
 8004c34:	d101      	bne.n	8004c3a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8004c36:	2302      	movs	r3, #2
 8004c38:	e105      	b.n	8004e46 <HAL_TIM_PWM_ConfigChannel+0x226>
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	2201      	movs	r2, #1
 8004c3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	2202      	movs	r2, #2
 8004c46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	2b14      	cmp	r3, #20
 8004c4e:	f200 80f0 	bhi.w	8004e32 <HAL_TIM_PWM_ConfigChannel+0x212>
 8004c52:	a201      	add	r2, pc, #4	; (adr r2, 8004c58 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8004c54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c58:	08004cad 	.word	0x08004cad
 8004c5c:	08004e33 	.word	0x08004e33
 8004c60:	08004e33 	.word	0x08004e33
 8004c64:	08004e33 	.word	0x08004e33
 8004c68:	08004ced 	.word	0x08004ced
 8004c6c:	08004e33 	.word	0x08004e33
 8004c70:	08004e33 	.word	0x08004e33
 8004c74:	08004e33 	.word	0x08004e33
 8004c78:	08004d2f 	.word	0x08004d2f
 8004c7c:	08004e33 	.word	0x08004e33
 8004c80:	08004e33 	.word	0x08004e33
 8004c84:	08004e33 	.word	0x08004e33
 8004c88:	08004d6f 	.word	0x08004d6f
 8004c8c:	08004e33 	.word	0x08004e33
 8004c90:	08004e33 	.word	0x08004e33
 8004c94:	08004e33 	.word	0x08004e33
 8004c98:	08004db1 	.word	0x08004db1
 8004c9c:	08004e33 	.word	0x08004e33
 8004ca0:	08004e33 	.word	0x08004e33
 8004ca4:	08004e33 	.word	0x08004e33
 8004ca8:	08004df1 	.word	0x08004df1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	68b9      	ldr	r1, [r7, #8]
 8004cb2:	4618      	mov	r0, r3
 8004cb4:	f000 fa26 	bl	8005104 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	699a      	ldr	r2, [r3, #24]
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	f042 0208 	orr.w	r2, r2, #8
 8004cc6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	699a      	ldr	r2, [r3, #24]
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	f022 0204 	bic.w	r2, r2, #4
 8004cd6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	6999      	ldr	r1, [r3, #24]
 8004cde:	68bb      	ldr	r3, [r7, #8]
 8004ce0:	691a      	ldr	r2, [r3, #16]
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	430a      	orrs	r2, r1
 8004ce8:	619a      	str	r2, [r3, #24]
      break;
 8004cea:	e0a3      	b.n	8004e34 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	68b9      	ldr	r1, [r7, #8]
 8004cf2:	4618      	mov	r0, r3
 8004cf4:	f000 fa78 	bl	80051e8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	699a      	ldr	r2, [r3, #24]
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004d06:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	699a      	ldr	r2, [r3, #24]
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004d16:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	6999      	ldr	r1, [r3, #24]
 8004d1e:	68bb      	ldr	r3, [r7, #8]
 8004d20:	691b      	ldr	r3, [r3, #16]
 8004d22:	021a      	lsls	r2, r3, #8
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	430a      	orrs	r2, r1
 8004d2a:	619a      	str	r2, [r3, #24]
      break;
 8004d2c:	e082      	b.n	8004e34 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	68b9      	ldr	r1, [r7, #8]
 8004d34:	4618      	mov	r0, r3
 8004d36:	f000 facf 	bl	80052d8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	69da      	ldr	r2, [r3, #28]
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	f042 0208 	orr.w	r2, r2, #8
 8004d48:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	69da      	ldr	r2, [r3, #28]
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	f022 0204 	bic.w	r2, r2, #4
 8004d58:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	69d9      	ldr	r1, [r3, #28]
 8004d60:	68bb      	ldr	r3, [r7, #8]
 8004d62:	691a      	ldr	r2, [r3, #16]
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	430a      	orrs	r2, r1
 8004d6a:	61da      	str	r2, [r3, #28]
      break;
 8004d6c:	e062      	b.n	8004e34 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	68b9      	ldr	r1, [r7, #8]
 8004d74:	4618      	mov	r0, r3
 8004d76:	f000 fb25 	bl	80053c4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	69da      	ldr	r2, [r3, #28]
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004d88:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	69da      	ldr	r2, [r3, #28]
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004d98:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	69d9      	ldr	r1, [r3, #28]
 8004da0:	68bb      	ldr	r3, [r7, #8]
 8004da2:	691b      	ldr	r3, [r3, #16]
 8004da4:	021a      	lsls	r2, r3, #8
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	430a      	orrs	r2, r1
 8004dac:	61da      	str	r2, [r3, #28]
      break;
 8004dae:	e041      	b.n	8004e34 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	68b9      	ldr	r1, [r7, #8]
 8004db6:	4618      	mov	r0, r3
 8004db8:	f000 fb5c 	bl	8005474 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	f042 0208 	orr.w	r2, r2, #8
 8004dca:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f022 0204 	bic.w	r2, r2, #4
 8004dda:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8004de2:	68bb      	ldr	r3, [r7, #8]
 8004de4:	691a      	ldr	r2, [r3, #16]
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	430a      	orrs	r2, r1
 8004dec:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8004dee:	e021      	b.n	8004e34 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	68b9      	ldr	r1, [r7, #8]
 8004df6:	4618      	mov	r0, r3
 8004df8:	f000 fb8e 	bl	8005518 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004e0a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004e1a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8004e22:	68bb      	ldr	r3, [r7, #8]
 8004e24:	691b      	ldr	r3, [r3, #16]
 8004e26:	021a      	lsls	r2, r3, #8
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	430a      	orrs	r2, r1
 8004e2e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8004e30:	e000      	b.n	8004e34 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      break;
 8004e32:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	2201      	movs	r2, #1
 8004e38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	2200      	movs	r2, #0
 8004e40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004e44:	2300      	movs	r3, #0
}
 8004e46:	4618      	mov	r0, r3
 8004e48:	3710      	adds	r7, #16
 8004e4a:	46bd      	mov	sp, r7
 8004e4c:	bd80      	pop	{r7, pc}
 8004e4e:	bf00      	nop

08004e50 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004e50:	b580      	push	{r7, lr}
 8004e52:	b084      	sub	sp, #16
 8004e54:	af00      	add	r7, sp, #0
 8004e56:	6078      	str	r0, [r7, #4]
 8004e58:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e60:	2b01      	cmp	r3, #1
 8004e62:	d101      	bne.n	8004e68 <HAL_TIM_ConfigClockSource+0x18>
 8004e64:	2302      	movs	r3, #2
 8004e66:	e0a6      	b.n	8004fb6 <HAL_TIM_ConfigClockSource+0x166>
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	2201      	movs	r2, #1
 8004e6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	2202      	movs	r2, #2
 8004e74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	689b      	ldr	r3, [r3, #8]
 8004e7e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004e80:	68fa      	ldr	r2, [r7, #12]
 8004e82:	4b4f      	ldr	r3, [pc, #316]	; (8004fc0 <HAL_TIM_ConfigClockSource+0x170>)
 8004e84:	4013      	ands	r3, r2
 8004e86:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004e8e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	68fa      	ldr	r2, [r7, #12]
 8004e96:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004e98:	683b      	ldr	r3, [r7, #0]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	2b40      	cmp	r3, #64	; 0x40
 8004e9e:	d067      	beq.n	8004f70 <HAL_TIM_ConfigClockSource+0x120>
 8004ea0:	2b40      	cmp	r3, #64	; 0x40
 8004ea2:	d80b      	bhi.n	8004ebc <HAL_TIM_ConfigClockSource+0x6c>
 8004ea4:	2b10      	cmp	r3, #16
 8004ea6:	d073      	beq.n	8004f90 <HAL_TIM_ConfigClockSource+0x140>
 8004ea8:	2b10      	cmp	r3, #16
 8004eaa:	d802      	bhi.n	8004eb2 <HAL_TIM_ConfigClockSource+0x62>
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d06f      	beq.n	8004f90 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8004eb0:	e078      	b.n	8004fa4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004eb2:	2b20      	cmp	r3, #32
 8004eb4:	d06c      	beq.n	8004f90 <HAL_TIM_ConfigClockSource+0x140>
 8004eb6:	2b30      	cmp	r3, #48	; 0x30
 8004eb8:	d06a      	beq.n	8004f90 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8004eba:	e073      	b.n	8004fa4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004ebc:	2b70      	cmp	r3, #112	; 0x70
 8004ebe:	d00d      	beq.n	8004edc <HAL_TIM_ConfigClockSource+0x8c>
 8004ec0:	2b70      	cmp	r3, #112	; 0x70
 8004ec2:	d804      	bhi.n	8004ece <HAL_TIM_ConfigClockSource+0x7e>
 8004ec4:	2b50      	cmp	r3, #80	; 0x50
 8004ec6:	d033      	beq.n	8004f30 <HAL_TIM_ConfigClockSource+0xe0>
 8004ec8:	2b60      	cmp	r3, #96	; 0x60
 8004eca:	d041      	beq.n	8004f50 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8004ecc:	e06a      	b.n	8004fa4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004ece:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ed2:	d066      	beq.n	8004fa2 <HAL_TIM_ConfigClockSource+0x152>
 8004ed4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004ed8:	d017      	beq.n	8004f0a <HAL_TIM_ConfigClockSource+0xba>
      break;
 8004eda:	e063      	b.n	8004fa4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	6818      	ldr	r0, [r3, #0]
 8004ee0:	683b      	ldr	r3, [r7, #0]
 8004ee2:	6899      	ldr	r1, [r3, #8]
 8004ee4:	683b      	ldr	r3, [r7, #0]
 8004ee6:	685a      	ldr	r2, [r3, #4]
 8004ee8:	683b      	ldr	r3, [r7, #0]
 8004eea:	68db      	ldr	r3, [r3, #12]
 8004eec:	f000 fbe2 	bl	80056b4 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	689b      	ldr	r3, [r3, #8]
 8004ef6:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004efe:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	68fa      	ldr	r2, [r7, #12]
 8004f06:	609a      	str	r2, [r3, #8]
      break;
 8004f08:	e04c      	b.n	8004fa4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	6818      	ldr	r0, [r3, #0]
 8004f0e:	683b      	ldr	r3, [r7, #0]
 8004f10:	6899      	ldr	r1, [r3, #8]
 8004f12:	683b      	ldr	r3, [r7, #0]
 8004f14:	685a      	ldr	r2, [r3, #4]
 8004f16:	683b      	ldr	r3, [r7, #0]
 8004f18:	68db      	ldr	r3, [r3, #12]
 8004f1a:	f000 fbcb 	bl	80056b4 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	689a      	ldr	r2, [r3, #8]
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004f2c:	609a      	str	r2, [r3, #8]
      break;
 8004f2e:	e039      	b.n	8004fa4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	6818      	ldr	r0, [r3, #0]
 8004f34:	683b      	ldr	r3, [r7, #0]
 8004f36:	6859      	ldr	r1, [r3, #4]
 8004f38:	683b      	ldr	r3, [r7, #0]
 8004f3a:	68db      	ldr	r3, [r3, #12]
 8004f3c:	461a      	mov	r2, r3
 8004f3e:	f000 fb3f 	bl	80055c0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	2150      	movs	r1, #80	; 0x50
 8004f48:	4618      	mov	r0, r3
 8004f4a:	f000 fb98 	bl	800567e <TIM_ITRx_SetConfig>
      break;
 8004f4e:	e029      	b.n	8004fa4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	6818      	ldr	r0, [r3, #0]
 8004f54:	683b      	ldr	r3, [r7, #0]
 8004f56:	6859      	ldr	r1, [r3, #4]
 8004f58:	683b      	ldr	r3, [r7, #0]
 8004f5a:	68db      	ldr	r3, [r3, #12]
 8004f5c:	461a      	mov	r2, r3
 8004f5e:	f000 fb5e 	bl	800561e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	2160      	movs	r1, #96	; 0x60
 8004f68:	4618      	mov	r0, r3
 8004f6a:	f000 fb88 	bl	800567e <TIM_ITRx_SetConfig>
      break;
 8004f6e:	e019      	b.n	8004fa4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	6818      	ldr	r0, [r3, #0]
 8004f74:	683b      	ldr	r3, [r7, #0]
 8004f76:	6859      	ldr	r1, [r3, #4]
 8004f78:	683b      	ldr	r3, [r7, #0]
 8004f7a:	68db      	ldr	r3, [r3, #12]
 8004f7c:	461a      	mov	r2, r3
 8004f7e:	f000 fb1f 	bl	80055c0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	2140      	movs	r1, #64	; 0x40
 8004f88:	4618      	mov	r0, r3
 8004f8a:	f000 fb78 	bl	800567e <TIM_ITRx_SetConfig>
      break;
 8004f8e:	e009      	b.n	8004fa4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681a      	ldr	r2, [r3, #0]
 8004f94:	683b      	ldr	r3, [r7, #0]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	4619      	mov	r1, r3
 8004f9a:	4610      	mov	r0, r2
 8004f9c:	f000 fb6f 	bl	800567e <TIM_ITRx_SetConfig>
      break;
 8004fa0:	e000      	b.n	8004fa4 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8004fa2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	2201      	movs	r2, #1
 8004fa8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	2200      	movs	r2, #0
 8004fb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004fb4:	2300      	movs	r3, #0
}
 8004fb6:	4618      	mov	r0, r3
 8004fb8:	3710      	adds	r7, #16
 8004fba:	46bd      	mov	sp, r7
 8004fbc:	bd80      	pop	{r7, pc}
 8004fbe:	bf00      	nop
 8004fc0:	fffeff88 	.word	0xfffeff88

08004fc4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004fc4:	b480      	push	{r7}
 8004fc6:	b085      	sub	sp, #20
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	6078      	str	r0, [r7, #4]
 8004fcc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	4a40      	ldr	r2, [pc, #256]	; (80050d8 <TIM_Base_SetConfig+0x114>)
 8004fd8:	4293      	cmp	r3, r2
 8004fda:	d013      	beq.n	8005004 <TIM_Base_SetConfig+0x40>
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004fe2:	d00f      	beq.n	8005004 <TIM_Base_SetConfig+0x40>
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	4a3d      	ldr	r2, [pc, #244]	; (80050dc <TIM_Base_SetConfig+0x118>)
 8004fe8:	4293      	cmp	r3, r2
 8004fea:	d00b      	beq.n	8005004 <TIM_Base_SetConfig+0x40>
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	4a3c      	ldr	r2, [pc, #240]	; (80050e0 <TIM_Base_SetConfig+0x11c>)
 8004ff0:	4293      	cmp	r3, r2
 8004ff2:	d007      	beq.n	8005004 <TIM_Base_SetConfig+0x40>
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	4a3b      	ldr	r2, [pc, #236]	; (80050e4 <TIM_Base_SetConfig+0x120>)
 8004ff8:	4293      	cmp	r3, r2
 8004ffa:	d003      	beq.n	8005004 <TIM_Base_SetConfig+0x40>
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	4a3a      	ldr	r2, [pc, #232]	; (80050e8 <TIM_Base_SetConfig+0x124>)
 8005000:	4293      	cmp	r3, r2
 8005002:	d108      	bne.n	8005016 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800500a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800500c:	683b      	ldr	r3, [r7, #0]
 800500e:	685b      	ldr	r3, [r3, #4]
 8005010:	68fa      	ldr	r2, [r7, #12]
 8005012:	4313      	orrs	r3, r2
 8005014:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	4a2f      	ldr	r2, [pc, #188]	; (80050d8 <TIM_Base_SetConfig+0x114>)
 800501a:	4293      	cmp	r3, r2
 800501c:	d02b      	beq.n	8005076 <TIM_Base_SetConfig+0xb2>
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005024:	d027      	beq.n	8005076 <TIM_Base_SetConfig+0xb2>
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	4a2c      	ldr	r2, [pc, #176]	; (80050dc <TIM_Base_SetConfig+0x118>)
 800502a:	4293      	cmp	r3, r2
 800502c:	d023      	beq.n	8005076 <TIM_Base_SetConfig+0xb2>
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	4a2b      	ldr	r2, [pc, #172]	; (80050e0 <TIM_Base_SetConfig+0x11c>)
 8005032:	4293      	cmp	r3, r2
 8005034:	d01f      	beq.n	8005076 <TIM_Base_SetConfig+0xb2>
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	4a2a      	ldr	r2, [pc, #168]	; (80050e4 <TIM_Base_SetConfig+0x120>)
 800503a:	4293      	cmp	r3, r2
 800503c:	d01b      	beq.n	8005076 <TIM_Base_SetConfig+0xb2>
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	4a29      	ldr	r2, [pc, #164]	; (80050e8 <TIM_Base_SetConfig+0x124>)
 8005042:	4293      	cmp	r3, r2
 8005044:	d017      	beq.n	8005076 <TIM_Base_SetConfig+0xb2>
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	4a28      	ldr	r2, [pc, #160]	; (80050ec <TIM_Base_SetConfig+0x128>)
 800504a:	4293      	cmp	r3, r2
 800504c:	d013      	beq.n	8005076 <TIM_Base_SetConfig+0xb2>
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	4a27      	ldr	r2, [pc, #156]	; (80050f0 <TIM_Base_SetConfig+0x12c>)
 8005052:	4293      	cmp	r3, r2
 8005054:	d00f      	beq.n	8005076 <TIM_Base_SetConfig+0xb2>
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	4a26      	ldr	r2, [pc, #152]	; (80050f4 <TIM_Base_SetConfig+0x130>)
 800505a:	4293      	cmp	r3, r2
 800505c:	d00b      	beq.n	8005076 <TIM_Base_SetConfig+0xb2>
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	4a25      	ldr	r2, [pc, #148]	; (80050f8 <TIM_Base_SetConfig+0x134>)
 8005062:	4293      	cmp	r3, r2
 8005064:	d007      	beq.n	8005076 <TIM_Base_SetConfig+0xb2>
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	4a24      	ldr	r2, [pc, #144]	; (80050fc <TIM_Base_SetConfig+0x138>)
 800506a:	4293      	cmp	r3, r2
 800506c:	d003      	beq.n	8005076 <TIM_Base_SetConfig+0xb2>
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	4a23      	ldr	r2, [pc, #140]	; (8005100 <TIM_Base_SetConfig+0x13c>)
 8005072:	4293      	cmp	r3, r2
 8005074:	d108      	bne.n	8005088 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800507c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800507e:	683b      	ldr	r3, [r7, #0]
 8005080:	68db      	ldr	r3, [r3, #12]
 8005082:	68fa      	ldr	r2, [r7, #12]
 8005084:	4313      	orrs	r3, r2
 8005086:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800508e:	683b      	ldr	r3, [r7, #0]
 8005090:	695b      	ldr	r3, [r3, #20]
 8005092:	4313      	orrs	r3, r2
 8005094:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	68fa      	ldr	r2, [r7, #12]
 800509a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800509c:	683b      	ldr	r3, [r7, #0]
 800509e:	689a      	ldr	r2, [r3, #8]
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80050a4:	683b      	ldr	r3, [r7, #0]
 80050a6:	681a      	ldr	r2, [r3, #0]
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	4a0a      	ldr	r2, [pc, #40]	; (80050d8 <TIM_Base_SetConfig+0x114>)
 80050b0:	4293      	cmp	r3, r2
 80050b2:	d003      	beq.n	80050bc <TIM_Base_SetConfig+0xf8>
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	4a0c      	ldr	r2, [pc, #48]	; (80050e8 <TIM_Base_SetConfig+0x124>)
 80050b8:	4293      	cmp	r3, r2
 80050ba:	d103      	bne.n	80050c4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80050bc:	683b      	ldr	r3, [r7, #0]
 80050be:	691a      	ldr	r2, [r3, #16]
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	2201      	movs	r2, #1
 80050c8:	615a      	str	r2, [r3, #20]
}
 80050ca:	bf00      	nop
 80050cc:	3714      	adds	r7, #20
 80050ce:	46bd      	mov	sp, r7
 80050d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d4:	4770      	bx	lr
 80050d6:	bf00      	nop
 80050d8:	40010000 	.word	0x40010000
 80050dc:	40000400 	.word	0x40000400
 80050e0:	40000800 	.word	0x40000800
 80050e4:	40000c00 	.word	0x40000c00
 80050e8:	40010400 	.word	0x40010400
 80050ec:	40014000 	.word	0x40014000
 80050f0:	40014400 	.word	0x40014400
 80050f4:	40014800 	.word	0x40014800
 80050f8:	40001800 	.word	0x40001800
 80050fc:	40001c00 	.word	0x40001c00
 8005100:	40002000 	.word	0x40002000

08005104 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005104:	b480      	push	{r7}
 8005106:	b087      	sub	sp, #28
 8005108:	af00      	add	r7, sp, #0
 800510a:	6078      	str	r0, [r7, #4]
 800510c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	6a1b      	ldr	r3, [r3, #32]
 8005112:	f023 0201 	bic.w	r2, r3, #1
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	6a1b      	ldr	r3, [r3, #32]
 800511e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	685b      	ldr	r3, [r3, #4]
 8005124:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	699b      	ldr	r3, [r3, #24]
 800512a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800512c:	68fa      	ldr	r2, [r7, #12]
 800512e:	4b2b      	ldr	r3, [pc, #172]	; (80051dc <TIM_OC1_SetConfig+0xd8>)
 8005130:	4013      	ands	r3, r2
 8005132:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	f023 0303 	bic.w	r3, r3, #3
 800513a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800513c:	683b      	ldr	r3, [r7, #0]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	68fa      	ldr	r2, [r7, #12]
 8005142:	4313      	orrs	r3, r2
 8005144:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005146:	697b      	ldr	r3, [r7, #20]
 8005148:	f023 0302 	bic.w	r3, r3, #2
 800514c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800514e:	683b      	ldr	r3, [r7, #0]
 8005150:	689b      	ldr	r3, [r3, #8]
 8005152:	697a      	ldr	r2, [r7, #20]
 8005154:	4313      	orrs	r3, r2
 8005156:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	4a21      	ldr	r2, [pc, #132]	; (80051e0 <TIM_OC1_SetConfig+0xdc>)
 800515c:	4293      	cmp	r3, r2
 800515e:	d003      	beq.n	8005168 <TIM_OC1_SetConfig+0x64>
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	4a20      	ldr	r2, [pc, #128]	; (80051e4 <TIM_OC1_SetConfig+0xe0>)
 8005164:	4293      	cmp	r3, r2
 8005166:	d10c      	bne.n	8005182 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005168:	697b      	ldr	r3, [r7, #20]
 800516a:	f023 0308 	bic.w	r3, r3, #8
 800516e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005170:	683b      	ldr	r3, [r7, #0]
 8005172:	68db      	ldr	r3, [r3, #12]
 8005174:	697a      	ldr	r2, [r7, #20]
 8005176:	4313      	orrs	r3, r2
 8005178:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800517a:	697b      	ldr	r3, [r7, #20]
 800517c:	f023 0304 	bic.w	r3, r3, #4
 8005180:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	4a16      	ldr	r2, [pc, #88]	; (80051e0 <TIM_OC1_SetConfig+0xdc>)
 8005186:	4293      	cmp	r3, r2
 8005188:	d003      	beq.n	8005192 <TIM_OC1_SetConfig+0x8e>
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	4a15      	ldr	r2, [pc, #84]	; (80051e4 <TIM_OC1_SetConfig+0xe0>)
 800518e:	4293      	cmp	r3, r2
 8005190:	d111      	bne.n	80051b6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005192:	693b      	ldr	r3, [r7, #16]
 8005194:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005198:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800519a:	693b      	ldr	r3, [r7, #16]
 800519c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80051a0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80051a2:	683b      	ldr	r3, [r7, #0]
 80051a4:	695b      	ldr	r3, [r3, #20]
 80051a6:	693a      	ldr	r2, [r7, #16]
 80051a8:	4313      	orrs	r3, r2
 80051aa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80051ac:	683b      	ldr	r3, [r7, #0]
 80051ae:	699b      	ldr	r3, [r3, #24]
 80051b0:	693a      	ldr	r2, [r7, #16]
 80051b2:	4313      	orrs	r3, r2
 80051b4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	693a      	ldr	r2, [r7, #16]
 80051ba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	68fa      	ldr	r2, [r7, #12]
 80051c0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80051c2:	683b      	ldr	r3, [r7, #0]
 80051c4:	685a      	ldr	r2, [r3, #4]
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	697a      	ldr	r2, [r7, #20]
 80051ce:	621a      	str	r2, [r3, #32]
}
 80051d0:	bf00      	nop
 80051d2:	371c      	adds	r7, #28
 80051d4:	46bd      	mov	sp, r7
 80051d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051da:	4770      	bx	lr
 80051dc:	fffeff8f 	.word	0xfffeff8f
 80051e0:	40010000 	.word	0x40010000
 80051e4:	40010400 	.word	0x40010400

080051e8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80051e8:	b480      	push	{r7}
 80051ea:	b087      	sub	sp, #28
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	6078      	str	r0, [r7, #4]
 80051f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	6a1b      	ldr	r3, [r3, #32]
 80051f6:	f023 0210 	bic.w	r2, r3, #16
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	6a1b      	ldr	r3, [r3, #32]
 8005202:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	685b      	ldr	r3, [r3, #4]
 8005208:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	699b      	ldr	r3, [r3, #24]
 800520e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005210:	68fa      	ldr	r2, [r7, #12]
 8005212:	4b2e      	ldr	r3, [pc, #184]	; (80052cc <TIM_OC2_SetConfig+0xe4>)
 8005214:	4013      	ands	r3, r2
 8005216:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800521e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005220:	683b      	ldr	r3, [r7, #0]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	021b      	lsls	r3, r3, #8
 8005226:	68fa      	ldr	r2, [r7, #12]
 8005228:	4313      	orrs	r3, r2
 800522a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800522c:	697b      	ldr	r3, [r7, #20]
 800522e:	f023 0320 	bic.w	r3, r3, #32
 8005232:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005234:	683b      	ldr	r3, [r7, #0]
 8005236:	689b      	ldr	r3, [r3, #8]
 8005238:	011b      	lsls	r3, r3, #4
 800523a:	697a      	ldr	r2, [r7, #20]
 800523c:	4313      	orrs	r3, r2
 800523e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	4a23      	ldr	r2, [pc, #140]	; (80052d0 <TIM_OC2_SetConfig+0xe8>)
 8005244:	4293      	cmp	r3, r2
 8005246:	d003      	beq.n	8005250 <TIM_OC2_SetConfig+0x68>
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	4a22      	ldr	r2, [pc, #136]	; (80052d4 <TIM_OC2_SetConfig+0xec>)
 800524c:	4293      	cmp	r3, r2
 800524e:	d10d      	bne.n	800526c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005250:	697b      	ldr	r3, [r7, #20]
 8005252:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005256:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005258:	683b      	ldr	r3, [r7, #0]
 800525a:	68db      	ldr	r3, [r3, #12]
 800525c:	011b      	lsls	r3, r3, #4
 800525e:	697a      	ldr	r2, [r7, #20]
 8005260:	4313      	orrs	r3, r2
 8005262:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005264:	697b      	ldr	r3, [r7, #20]
 8005266:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800526a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	4a18      	ldr	r2, [pc, #96]	; (80052d0 <TIM_OC2_SetConfig+0xe8>)
 8005270:	4293      	cmp	r3, r2
 8005272:	d003      	beq.n	800527c <TIM_OC2_SetConfig+0x94>
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	4a17      	ldr	r2, [pc, #92]	; (80052d4 <TIM_OC2_SetConfig+0xec>)
 8005278:	4293      	cmp	r3, r2
 800527a:	d113      	bne.n	80052a4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800527c:	693b      	ldr	r3, [r7, #16]
 800527e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005282:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005284:	693b      	ldr	r3, [r7, #16]
 8005286:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800528a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800528c:	683b      	ldr	r3, [r7, #0]
 800528e:	695b      	ldr	r3, [r3, #20]
 8005290:	009b      	lsls	r3, r3, #2
 8005292:	693a      	ldr	r2, [r7, #16]
 8005294:	4313      	orrs	r3, r2
 8005296:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005298:	683b      	ldr	r3, [r7, #0]
 800529a:	699b      	ldr	r3, [r3, #24]
 800529c:	009b      	lsls	r3, r3, #2
 800529e:	693a      	ldr	r2, [r7, #16]
 80052a0:	4313      	orrs	r3, r2
 80052a2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	693a      	ldr	r2, [r7, #16]
 80052a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	68fa      	ldr	r2, [r7, #12]
 80052ae:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80052b0:	683b      	ldr	r3, [r7, #0]
 80052b2:	685a      	ldr	r2, [r3, #4]
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	697a      	ldr	r2, [r7, #20]
 80052bc:	621a      	str	r2, [r3, #32]
}
 80052be:	bf00      	nop
 80052c0:	371c      	adds	r7, #28
 80052c2:	46bd      	mov	sp, r7
 80052c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c8:	4770      	bx	lr
 80052ca:	bf00      	nop
 80052cc:	feff8fff 	.word	0xfeff8fff
 80052d0:	40010000 	.word	0x40010000
 80052d4:	40010400 	.word	0x40010400

080052d8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80052d8:	b480      	push	{r7}
 80052da:	b087      	sub	sp, #28
 80052dc:	af00      	add	r7, sp, #0
 80052de:	6078      	str	r0, [r7, #4]
 80052e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	6a1b      	ldr	r3, [r3, #32]
 80052e6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	6a1b      	ldr	r3, [r3, #32]
 80052f2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	685b      	ldr	r3, [r3, #4]
 80052f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	69db      	ldr	r3, [r3, #28]
 80052fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005300:	68fa      	ldr	r2, [r7, #12]
 8005302:	4b2d      	ldr	r3, [pc, #180]	; (80053b8 <TIM_OC3_SetConfig+0xe0>)
 8005304:	4013      	ands	r3, r2
 8005306:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	f023 0303 	bic.w	r3, r3, #3
 800530e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005310:	683b      	ldr	r3, [r7, #0]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	68fa      	ldr	r2, [r7, #12]
 8005316:	4313      	orrs	r3, r2
 8005318:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800531a:	697b      	ldr	r3, [r7, #20]
 800531c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005320:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005322:	683b      	ldr	r3, [r7, #0]
 8005324:	689b      	ldr	r3, [r3, #8]
 8005326:	021b      	lsls	r3, r3, #8
 8005328:	697a      	ldr	r2, [r7, #20]
 800532a:	4313      	orrs	r3, r2
 800532c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	4a22      	ldr	r2, [pc, #136]	; (80053bc <TIM_OC3_SetConfig+0xe4>)
 8005332:	4293      	cmp	r3, r2
 8005334:	d003      	beq.n	800533e <TIM_OC3_SetConfig+0x66>
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	4a21      	ldr	r2, [pc, #132]	; (80053c0 <TIM_OC3_SetConfig+0xe8>)
 800533a:	4293      	cmp	r3, r2
 800533c:	d10d      	bne.n	800535a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800533e:	697b      	ldr	r3, [r7, #20]
 8005340:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005344:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005346:	683b      	ldr	r3, [r7, #0]
 8005348:	68db      	ldr	r3, [r3, #12]
 800534a:	021b      	lsls	r3, r3, #8
 800534c:	697a      	ldr	r2, [r7, #20]
 800534e:	4313      	orrs	r3, r2
 8005350:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005352:	697b      	ldr	r3, [r7, #20]
 8005354:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005358:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	4a17      	ldr	r2, [pc, #92]	; (80053bc <TIM_OC3_SetConfig+0xe4>)
 800535e:	4293      	cmp	r3, r2
 8005360:	d003      	beq.n	800536a <TIM_OC3_SetConfig+0x92>
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	4a16      	ldr	r2, [pc, #88]	; (80053c0 <TIM_OC3_SetConfig+0xe8>)
 8005366:	4293      	cmp	r3, r2
 8005368:	d113      	bne.n	8005392 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800536a:	693b      	ldr	r3, [r7, #16]
 800536c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005370:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005372:	693b      	ldr	r3, [r7, #16]
 8005374:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005378:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800537a:	683b      	ldr	r3, [r7, #0]
 800537c:	695b      	ldr	r3, [r3, #20]
 800537e:	011b      	lsls	r3, r3, #4
 8005380:	693a      	ldr	r2, [r7, #16]
 8005382:	4313      	orrs	r3, r2
 8005384:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005386:	683b      	ldr	r3, [r7, #0]
 8005388:	699b      	ldr	r3, [r3, #24]
 800538a:	011b      	lsls	r3, r3, #4
 800538c:	693a      	ldr	r2, [r7, #16]
 800538e:	4313      	orrs	r3, r2
 8005390:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	693a      	ldr	r2, [r7, #16]
 8005396:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	68fa      	ldr	r2, [r7, #12]
 800539c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800539e:	683b      	ldr	r3, [r7, #0]
 80053a0:	685a      	ldr	r2, [r3, #4]
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	697a      	ldr	r2, [r7, #20]
 80053aa:	621a      	str	r2, [r3, #32]
}
 80053ac:	bf00      	nop
 80053ae:	371c      	adds	r7, #28
 80053b0:	46bd      	mov	sp, r7
 80053b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b6:	4770      	bx	lr
 80053b8:	fffeff8f 	.word	0xfffeff8f
 80053bc:	40010000 	.word	0x40010000
 80053c0:	40010400 	.word	0x40010400

080053c4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80053c4:	b480      	push	{r7}
 80053c6:	b087      	sub	sp, #28
 80053c8:	af00      	add	r7, sp, #0
 80053ca:	6078      	str	r0, [r7, #4]
 80053cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	6a1b      	ldr	r3, [r3, #32]
 80053d2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	6a1b      	ldr	r3, [r3, #32]
 80053de:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	685b      	ldr	r3, [r3, #4]
 80053e4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	69db      	ldr	r3, [r3, #28]
 80053ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80053ec:	68fa      	ldr	r2, [r7, #12]
 80053ee:	4b1e      	ldr	r3, [pc, #120]	; (8005468 <TIM_OC4_SetConfig+0xa4>)
 80053f0:	4013      	ands	r3, r2
 80053f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80053fa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80053fc:	683b      	ldr	r3, [r7, #0]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	021b      	lsls	r3, r3, #8
 8005402:	68fa      	ldr	r2, [r7, #12]
 8005404:	4313      	orrs	r3, r2
 8005406:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005408:	693b      	ldr	r3, [r7, #16]
 800540a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800540e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005410:	683b      	ldr	r3, [r7, #0]
 8005412:	689b      	ldr	r3, [r3, #8]
 8005414:	031b      	lsls	r3, r3, #12
 8005416:	693a      	ldr	r2, [r7, #16]
 8005418:	4313      	orrs	r3, r2
 800541a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	4a13      	ldr	r2, [pc, #76]	; (800546c <TIM_OC4_SetConfig+0xa8>)
 8005420:	4293      	cmp	r3, r2
 8005422:	d003      	beq.n	800542c <TIM_OC4_SetConfig+0x68>
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	4a12      	ldr	r2, [pc, #72]	; (8005470 <TIM_OC4_SetConfig+0xac>)
 8005428:	4293      	cmp	r3, r2
 800542a:	d109      	bne.n	8005440 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800542c:	697b      	ldr	r3, [r7, #20]
 800542e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005432:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005434:	683b      	ldr	r3, [r7, #0]
 8005436:	695b      	ldr	r3, [r3, #20]
 8005438:	019b      	lsls	r3, r3, #6
 800543a:	697a      	ldr	r2, [r7, #20]
 800543c:	4313      	orrs	r3, r2
 800543e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	697a      	ldr	r2, [r7, #20]
 8005444:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	68fa      	ldr	r2, [r7, #12]
 800544a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800544c:	683b      	ldr	r3, [r7, #0]
 800544e:	685a      	ldr	r2, [r3, #4]
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	693a      	ldr	r2, [r7, #16]
 8005458:	621a      	str	r2, [r3, #32]
}
 800545a:	bf00      	nop
 800545c:	371c      	adds	r7, #28
 800545e:	46bd      	mov	sp, r7
 8005460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005464:	4770      	bx	lr
 8005466:	bf00      	nop
 8005468:	feff8fff 	.word	0xfeff8fff
 800546c:	40010000 	.word	0x40010000
 8005470:	40010400 	.word	0x40010400

08005474 <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8005474:	b480      	push	{r7}
 8005476:	b087      	sub	sp, #28
 8005478:	af00      	add	r7, sp, #0
 800547a:	6078      	str	r0, [r7, #4]
 800547c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	6a1b      	ldr	r3, [r3, #32]
 8005482:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	6a1b      	ldr	r3, [r3, #32]
 800548e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	685b      	ldr	r3, [r3, #4]
 8005494:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800549a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800549c:	68fa      	ldr	r2, [r7, #12]
 800549e:	4b1b      	ldr	r3, [pc, #108]	; (800550c <TIM_OC5_SetConfig+0x98>)
 80054a0:	4013      	ands	r3, r2
 80054a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80054a4:	683b      	ldr	r3, [r7, #0]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	68fa      	ldr	r2, [r7, #12]
 80054aa:	4313      	orrs	r3, r2
 80054ac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80054ae:	693b      	ldr	r3, [r7, #16]
 80054b0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80054b4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80054b6:	683b      	ldr	r3, [r7, #0]
 80054b8:	689b      	ldr	r3, [r3, #8]
 80054ba:	041b      	lsls	r3, r3, #16
 80054bc:	693a      	ldr	r2, [r7, #16]
 80054be:	4313      	orrs	r3, r2
 80054c0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	4a12      	ldr	r2, [pc, #72]	; (8005510 <TIM_OC5_SetConfig+0x9c>)
 80054c6:	4293      	cmp	r3, r2
 80054c8:	d003      	beq.n	80054d2 <TIM_OC5_SetConfig+0x5e>
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	4a11      	ldr	r2, [pc, #68]	; (8005514 <TIM_OC5_SetConfig+0xa0>)
 80054ce:	4293      	cmp	r3, r2
 80054d0:	d109      	bne.n	80054e6 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80054d2:	697b      	ldr	r3, [r7, #20]
 80054d4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80054d8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80054da:	683b      	ldr	r3, [r7, #0]
 80054dc:	695b      	ldr	r3, [r3, #20]
 80054de:	021b      	lsls	r3, r3, #8
 80054e0:	697a      	ldr	r2, [r7, #20]
 80054e2:	4313      	orrs	r3, r2
 80054e4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	697a      	ldr	r2, [r7, #20]
 80054ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	68fa      	ldr	r2, [r7, #12]
 80054f0:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80054f2:	683b      	ldr	r3, [r7, #0]
 80054f4:	685a      	ldr	r2, [r3, #4]
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	693a      	ldr	r2, [r7, #16]
 80054fe:	621a      	str	r2, [r3, #32]
}
 8005500:	bf00      	nop
 8005502:	371c      	adds	r7, #28
 8005504:	46bd      	mov	sp, r7
 8005506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800550a:	4770      	bx	lr
 800550c:	fffeff8f 	.word	0xfffeff8f
 8005510:	40010000 	.word	0x40010000
 8005514:	40010400 	.word	0x40010400

08005518 <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8005518:	b480      	push	{r7}
 800551a:	b087      	sub	sp, #28
 800551c:	af00      	add	r7, sp, #0
 800551e:	6078      	str	r0, [r7, #4]
 8005520:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	6a1b      	ldr	r3, [r3, #32]
 8005526:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	6a1b      	ldr	r3, [r3, #32]
 8005532:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	685b      	ldr	r3, [r3, #4]
 8005538:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800553e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005540:	68fa      	ldr	r2, [r7, #12]
 8005542:	4b1c      	ldr	r3, [pc, #112]	; (80055b4 <TIM_OC6_SetConfig+0x9c>)
 8005544:	4013      	ands	r3, r2
 8005546:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005548:	683b      	ldr	r3, [r7, #0]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	021b      	lsls	r3, r3, #8
 800554e:	68fa      	ldr	r2, [r7, #12]
 8005550:	4313      	orrs	r3, r2
 8005552:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005554:	693b      	ldr	r3, [r7, #16]
 8005556:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800555a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800555c:	683b      	ldr	r3, [r7, #0]
 800555e:	689b      	ldr	r3, [r3, #8]
 8005560:	051b      	lsls	r3, r3, #20
 8005562:	693a      	ldr	r2, [r7, #16]
 8005564:	4313      	orrs	r3, r2
 8005566:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	4a13      	ldr	r2, [pc, #76]	; (80055b8 <TIM_OC6_SetConfig+0xa0>)
 800556c:	4293      	cmp	r3, r2
 800556e:	d003      	beq.n	8005578 <TIM_OC6_SetConfig+0x60>
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	4a12      	ldr	r2, [pc, #72]	; (80055bc <TIM_OC6_SetConfig+0xa4>)
 8005574:	4293      	cmp	r3, r2
 8005576:	d109      	bne.n	800558c <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005578:	697b      	ldr	r3, [r7, #20]
 800557a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800557e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005580:	683b      	ldr	r3, [r7, #0]
 8005582:	695b      	ldr	r3, [r3, #20]
 8005584:	029b      	lsls	r3, r3, #10
 8005586:	697a      	ldr	r2, [r7, #20]
 8005588:	4313      	orrs	r3, r2
 800558a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	697a      	ldr	r2, [r7, #20]
 8005590:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	68fa      	ldr	r2, [r7, #12]
 8005596:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005598:	683b      	ldr	r3, [r7, #0]
 800559a:	685a      	ldr	r2, [r3, #4]
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	693a      	ldr	r2, [r7, #16]
 80055a4:	621a      	str	r2, [r3, #32]
}
 80055a6:	bf00      	nop
 80055a8:	371c      	adds	r7, #28
 80055aa:	46bd      	mov	sp, r7
 80055ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b0:	4770      	bx	lr
 80055b2:	bf00      	nop
 80055b4:	feff8fff 	.word	0xfeff8fff
 80055b8:	40010000 	.word	0x40010000
 80055bc:	40010400 	.word	0x40010400

080055c0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80055c0:	b480      	push	{r7}
 80055c2:	b087      	sub	sp, #28
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	60f8      	str	r0, [r7, #12]
 80055c8:	60b9      	str	r1, [r7, #8]
 80055ca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	6a1b      	ldr	r3, [r3, #32]
 80055d0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	6a1b      	ldr	r3, [r3, #32]
 80055d6:	f023 0201 	bic.w	r2, r3, #1
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	699b      	ldr	r3, [r3, #24]
 80055e2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80055e4:	693b      	ldr	r3, [r7, #16]
 80055e6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80055ea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	011b      	lsls	r3, r3, #4
 80055f0:	693a      	ldr	r2, [r7, #16]
 80055f2:	4313      	orrs	r3, r2
 80055f4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80055f6:	697b      	ldr	r3, [r7, #20]
 80055f8:	f023 030a 	bic.w	r3, r3, #10
 80055fc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80055fe:	697a      	ldr	r2, [r7, #20]
 8005600:	68bb      	ldr	r3, [r7, #8]
 8005602:	4313      	orrs	r3, r2
 8005604:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	693a      	ldr	r2, [r7, #16]
 800560a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	697a      	ldr	r2, [r7, #20]
 8005610:	621a      	str	r2, [r3, #32]
}
 8005612:	bf00      	nop
 8005614:	371c      	adds	r7, #28
 8005616:	46bd      	mov	sp, r7
 8005618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800561c:	4770      	bx	lr

0800561e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800561e:	b480      	push	{r7}
 8005620:	b087      	sub	sp, #28
 8005622:	af00      	add	r7, sp, #0
 8005624:	60f8      	str	r0, [r7, #12]
 8005626:	60b9      	str	r1, [r7, #8]
 8005628:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	6a1b      	ldr	r3, [r3, #32]
 800562e:	f023 0210 	bic.w	r2, r3, #16
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	699b      	ldr	r3, [r3, #24]
 800563a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	6a1b      	ldr	r3, [r3, #32]
 8005640:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005642:	697b      	ldr	r3, [r7, #20]
 8005644:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005648:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	031b      	lsls	r3, r3, #12
 800564e:	697a      	ldr	r2, [r7, #20]
 8005650:	4313      	orrs	r3, r2
 8005652:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005654:	693b      	ldr	r3, [r7, #16]
 8005656:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800565a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800565c:	68bb      	ldr	r3, [r7, #8]
 800565e:	011b      	lsls	r3, r3, #4
 8005660:	693a      	ldr	r2, [r7, #16]
 8005662:	4313      	orrs	r3, r2
 8005664:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	697a      	ldr	r2, [r7, #20]
 800566a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	693a      	ldr	r2, [r7, #16]
 8005670:	621a      	str	r2, [r3, #32]
}
 8005672:	bf00      	nop
 8005674:	371c      	adds	r7, #28
 8005676:	46bd      	mov	sp, r7
 8005678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567c:	4770      	bx	lr

0800567e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800567e:	b480      	push	{r7}
 8005680:	b085      	sub	sp, #20
 8005682:	af00      	add	r7, sp, #0
 8005684:	6078      	str	r0, [r7, #4]
 8005686:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	689b      	ldr	r3, [r3, #8]
 800568c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005694:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005696:	683a      	ldr	r2, [r7, #0]
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	4313      	orrs	r3, r2
 800569c:	f043 0307 	orr.w	r3, r3, #7
 80056a0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	68fa      	ldr	r2, [r7, #12]
 80056a6:	609a      	str	r2, [r3, #8]
}
 80056a8:	bf00      	nop
 80056aa:	3714      	adds	r7, #20
 80056ac:	46bd      	mov	sp, r7
 80056ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b2:	4770      	bx	lr

080056b4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80056b4:	b480      	push	{r7}
 80056b6:	b087      	sub	sp, #28
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	60f8      	str	r0, [r7, #12]
 80056bc:	60b9      	str	r1, [r7, #8]
 80056be:	607a      	str	r2, [r7, #4]
 80056c0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	689b      	ldr	r3, [r3, #8]
 80056c6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80056c8:	697b      	ldr	r3, [r7, #20]
 80056ca:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80056ce:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80056d0:	683b      	ldr	r3, [r7, #0]
 80056d2:	021a      	lsls	r2, r3, #8
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	431a      	orrs	r2, r3
 80056d8:	68bb      	ldr	r3, [r7, #8]
 80056da:	4313      	orrs	r3, r2
 80056dc:	697a      	ldr	r2, [r7, #20]
 80056de:	4313      	orrs	r3, r2
 80056e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	697a      	ldr	r2, [r7, #20]
 80056e6:	609a      	str	r2, [r3, #8]
}
 80056e8:	bf00      	nop
 80056ea:	371c      	adds	r7, #28
 80056ec:	46bd      	mov	sp, r7
 80056ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f2:	4770      	bx	lr

080056f4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80056f4:	b480      	push	{r7}
 80056f6:	b087      	sub	sp, #28
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	60f8      	str	r0, [r7, #12]
 80056fc:	60b9      	str	r1, [r7, #8]
 80056fe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005700:	68bb      	ldr	r3, [r7, #8]
 8005702:	f003 031f 	and.w	r3, r3, #31
 8005706:	2201      	movs	r2, #1
 8005708:	fa02 f303 	lsl.w	r3, r2, r3
 800570c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	6a1a      	ldr	r2, [r3, #32]
 8005712:	697b      	ldr	r3, [r7, #20]
 8005714:	43db      	mvns	r3, r3
 8005716:	401a      	ands	r2, r3
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	6a1a      	ldr	r2, [r3, #32]
 8005720:	68bb      	ldr	r3, [r7, #8]
 8005722:	f003 031f 	and.w	r3, r3, #31
 8005726:	6879      	ldr	r1, [r7, #4]
 8005728:	fa01 f303 	lsl.w	r3, r1, r3
 800572c:	431a      	orrs	r2, r3
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	621a      	str	r2, [r3, #32]
}
 8005732:	bf00      	nop
 8005734:	371c      	adds	r7, #28
 8005736:	46bd      	mov	sp, r7
 8005738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800573c:	4770      	bx	lr
	...

08005740 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005740:	b480      	push	{r7}
 8005742:	b085      	sub	sp, #20
 8005744:	af00      	add	r7, sp, #0
 8005746:	6078      	str	r0, [r7, #4]
 8005748:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005750:	2b01      	cmp	r3, #1
 8005752:	d101      	bne.n	8005758 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005754:	2302      	movs	r3, #2
 8005756:	e06d      	b.n	8005834 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	2201      	movs	r2, #1
 800575c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	2202      	movs	r2, #2
 8005764:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	685b      	ldr	r3, [r3, #4]
 800576e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	689b      	ldr	r3, [r3, #8]
 8005776:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	4a30      	ldr	r2, [pc, #192]	; (8005840 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800577e:	4293      	cmp	r3, r2
 8005780:	d004      	beq.n	800578c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	4a2f      	ldr	r2, [pc, #188]	; (8005844 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005788:	4293      	cmp	r3, r2
 800578a:	d108      	bne.n	800579e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005792:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005794:	683b      	ldr	r3, [r7, #0]
 8005796:	685b      	ldr	r3, [r3, #4]
 8005798:	68fa      	ldr	r2, [r7, #12]
 800579a:	4313      	orrs	r3, r2
 800579c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80057a4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80057a6:	683b      	ldr	r3, [r7, #0]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	68fa      	ldr	r2, [r7, #12]
 80057ac:	4313      	orrs	r3, r2
 80057ae:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	68fa      	ldr	r2, [r7, #12]
 80057b6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	4a20      	ldr	r2, [pc, #128]	; (8005840 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80057be:	4293      	cmp	r3, r2
 80057c0:	d022      	beq.n	8005808 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80057ca:	d01d      	beq.n	8005808 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	4a1d      	ldr	r2, [pc, #116]	; (8005848 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80057d2:	4293      	cmp	r3, r2
 80057d4:	d018      	beq.n	8005808 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	4a1c      	ldr	r2, [pc, #112]	; (800584c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80057dc:	4293      	cmp	r3, r2
 80057de:	d013      	beq.n	8005808 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	4a1a      	ldr	r2, [pc, #104]	; (8005850 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80057e6:	4293      	cmp	r3, r2
 80057e8:	d00e      	beq.n	8005808 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	4a15      	ldr	r2, [pc, #84]	; (8005844 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80057f0:	4293      	cmp	r3, r2
 80057f2:	d009      	beq.n	8005808 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	4a16      	ldr	r2, [pc, #88]	; (8005854 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80057fa:	4293      	cmp	r3, r2
 80057fc:	d004      	beq.n	8005808 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	4a15      	ldr	r2, [pc, #84]	; (8005858 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005804:	4293      	cmp	r3, r2
 8005806:	d10c      	bne.n	8005822 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005808:	68bb      	ldr	r3, [r7, #8]
 800580a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800580e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005810:	683b      	ldr	r3, [r7, #0]
 8005812:	689b      	ldr	r3, [r3, #8]
 8005814:	68ba      	ldr	r2, [r7, #8]
 8005816:	4313      	orrs	r3, r2
 8005818:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	68ba      	ldr	r2, [r7, #8]
 8005820:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	2201      	movs	r2, #1
 8005826:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	2200      	movs	r2, #0
 800582e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005832:	2300      	movs	r3, #0
}
 8005834:	4618      	mov	r0, r3
 8005836:	3714      	adds	r7, #20
 8005838:	46bd      	mov	sp, r7
 800583a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800583e:	4770      	bx	lr
 8005840:	40010000 	.word	0x40010000
 8005844:	40010400 	.word	0x40010400
 8005848:	40000400 	.word	0x40000400
 800584c:	40000800 	.word	0x40000800
 8005850:	40000c00 	.word	0x40000c00
 8005854:	40014000 	.word	0x40014000
 8005858:	40001800 	.word	0x40001800

0800585c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800585c:	b580      	push	{r7, lr}
 800585e:	b082      	sub	sp, #8
 8005860:	af00      	add	r7, sp, #0
 8005862:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	2b00      	cmp	r3, #0
 8005868:	d101      	bne.n	800586e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800586a:	2301      	movs	r3, #1
 800586c:	e040      	b.n	80058f0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005872:	2b00      	cmp	r3, #0
 8005874:	d106      	bne.n	8005884 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	2200      	movs	r2, #0
 800587a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800587e:	6878      	ldr	r0, [r7, #4]
 8005880:	f7fc f8b8 	bl	80019f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2224      	movs	r2, #36	; 0x24
 8005888:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	681a      	ldr	r2, [r3, #0]
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	f022 0201 	bic.w	r2, r2, #1
 8005898:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800589a:	6878      	ldr	r0, [r7, #4]
 800589c:	f000 f82c 	bl	80058f8 <UART_SetConfig>
 80058a0:	4603      	mov	r3, r0
 80058a2:	2b01      	cmp	r3, #1
 80058a4:	d101      	bne.n	80058aa <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80058a6:	2301      	movs	r3, #1
 80058a8:	e022      	b.n	80058f0 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d002      	beq.n	80058b8 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80058b2:	6878      	ldr	r0, [r7, #4]
 80058b4:	f000 faca 	bl	8005e4c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	685a      	ldr	r2, [r3, #4]
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80058c6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	689a      	ldr	r2, [r3, #8]
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80058d6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	681a      	ldr	r2, [r3, #0]
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	f042 0201 	orr.w	r2, r2, #1
 80058e6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80058e8:	6878      	ldr	r0, [r7, #4]
 80058ea:	f000 fb51 	bl	8005f90 <UART_CheckIdleState>
 80058ee:	4603      	mov	r3, r0
}
 80058f0:	4618      	mov	r0, r3
 80058f2:	3708      	adds	r7, #8
 80058f4:	46bd      	mov	sp, r7
 80058f6:	bd80      	pop	{r7, pc}

080058f8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80058f8:	b580      	push	{r7, lr}
 80058fa:	b088      	sub	sp, #32
 80058fc:	af00      	add	r7, sp, #0
 80058fe:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8005900:	2300      	movs	r3, #0
 8005902:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 8005904:	2300      	movs	r3, #0
 8005906:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	689a      	ldr	r2, [r3, #8]
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	691b      	ldr	r3, [r3, #16]
 8005910:	431a      	orrs	r2, r3
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	695b      	ldr	r3, [r3, #20]
 8005916:	431a      	orrs	r2, r3
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	69db      	ldr	r3, [r3, #28]
 800591c:	4313      	orrs	r3, r2
 800591e:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	681a      	ldr	r2, [r3, #0]
 8005926:	4bb1      	ldr	r3, [pc, #708]	; (8005bec <UART_SetConfig+0x2f4>)
 8005928:	4013      	ands	r3, r2
 800592a:	687a      	ldr	r2, [r7, #4]
 800592c:	6812      	ldr	r2, [r2, #0]
 800592e:	6939      	ldr	r1, [r7, #16]
 8005930:	430b      	orrs	r3, r1
 8005932:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	685b      	ldr	r3, [r3, #4]
 800593a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	68da      	ldr	r2, [r3, #12]
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	430a      	orrs	r2, r1
 8005948:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	699b      	ldr	r3, [r3, #24]
 800594e:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	6a1b      	ldr	r3, [r3, #32]
 8005954:	693a      	ldr	r2, [r7, #16]
 8005956:	4313      	orrs	r3, r2
 8005958:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	689b      	ldr	r3, [r3, #8]
 8005960:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	693a      	ldr	r2, [r7, #16]
 800596a:	430a      	orrs	r2, r1
 800596c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	4a9f      	ldr	r2, [pc, #636]	; (8005bf0 <UART_SetConfig+0x2f8>)
 8005974:	4293      	cmp	r3, r2
 8005976:	d121      	bne.n	80059bc <UART_SetConfig+0xc4>
 8005978:	4b9e      	ldr	r3, [pc, #632]	; (8005bf4 <UART_SetConfig+0x2fc>)
 800597a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800597e:	f003 0303 	and.w	r3, r3, #3
 8005982:	2b03      	cmp	r3, #3
 8005984:	d816      	bhi.n	80059b4 <UART_SetConfig+0xbc>
 8005986:	a201      	add	r2, pc, #4	; (adr r2, 800598c <UART_SetConfig+0x94>)
 8005988:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800598c:	0800599d 	.word	0x0800599d
 8005990:	080059a9 	.word	0x080059a9
 8005994:	080059a3 	.word	0x080059a3
 8005998:	080059af 	.word	0x080059af
 800599c:	2301      	movs	r3, #1
 800599e:	77fb      	strb	r3, [r7, #31]
 80059a0:	e151      	b.n	8005c46 <UART_SetConfig+0x34e>
 80059a2:	2302      	movs	r3, #2
 80059a4:	77fb      	strb	r3, [r7, #31]
 80059a6:	e14e      	b.n	8005c46 <UART_SetConfig+0x34e>
 80059a8:	2304      	movs	r3, #4
 80059aa:	77fb      	strb	r3, [r7, #31]
 80059ac:	e14b      	b.n	8005c46 <UART_SetConfig+0x34e>
 80059ae:	2308      	movs	r3, #8
 80059b0:	77fb      	strb	r3, [r7, #31]
 80059b2:	e148      	b.n	8005c46 <UART_SetConfig+0x34e>
 80059b4:	2310      	movs	r3, #16
 80059b6:	77fb      	strb	r3, [r7, #31]
 80059b8:	bf00      	nop
 80059ba:	e144      	b.n	8005c46 <UART_SetConfig+0x34e>
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	4a8d      	ldr	r2, [pc, #564]	; (8005bf8 <UART_SetConfig+0x300>)
 80059c2:	4293      	cmp	r3, r2
 80059c4:	d134      	bne.n	8005a30 <UART_SetConfig+0x138>
 80059c6:	4b8b      	ldr	r3, [pc, #556]	; (8005bf4 <UART_SetConfig+0x2fc>)
 80059c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80059cc:	f003 030c 	and.w	r3, r3, #12
 80059d0:	2b0c      	cmp	r3, #12
 80059d2:	d829      	bhi.n	8005a28 <UART_SetConfig+0x130>
 80059d4:	a201      	add	r2, pc, #4	; (adr r2, 80059dc <UART_SetConfig+0xe4>)
 80059d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059da:	bf00      	nop
 80059dc:	08005a11 	.word	0x08005a11
 80059e0:	08005a29 	.word	0x08005a29
 80059e4:	08005a29 	.word	0x08005a29
 80059e8:	08005a29 	.word	0x08005a29
 80059ec:	08005a1d 	.word	0x08005a1d
 80059f0:	08005a29 	.word	0x08005a29
 80059f4:	08005a29 	.word	0x08005a29
 80059f8:	08005a29 	.word	0x08005a29
 80059fc:	08005a17 	.word	0x08005a17
 8005a00:	08005a29 	.word	0x08005a29
 8005a04:	08005a29 	.word	0x08005a29
 8005a08:	08005a29 	.word	0x08005a29
 8005a0c:	08005a23 	.word	0x08005a23
 8005a10:	2300      	movs	r3, #0
 8005a12:	77fb      	strb	r3, [r7, #31]
 8005a14:	e117      	b.n	8005c46 <UART_SetConfig+0x34e>
 8005a16:	2302      	movs	r3, #2
 8005a18:	77fb      	strb	r3, [r7, #31]
 8005a1a:	e114      	b.n	8005c46 <UART_SetConfig+0x34e>
 8005a1c:	2304      	movs	r3, #4
 8005a1e:	77fb      	strb	r3, [r7, #31]
 8005a20:	e111      	b.n	8005c46 <UART_SetConfig+0x34e>
 8005a22:	2308      	movs	r3, #8
 8005a24:	77fb      	strb	r3, [r7, #31]
 8005a26:	e10e      	b.n	8005c46 <UART_SetConfig+0x34e>
 8005a28:	2310      	movs	r3, #16
 8005a2a:	77fb      	strb	r3, [r7, #31]
 8005a2c:	bf00      	nop
 8005a2e:	e10a      	b.n	8005c46 <UART_SetConfig+0x34e>
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	4a71      	ldr	r2, [pc, #452]	; (8005bfc <UART_SetConfig+0x304>)
 8005a36:	4293      	cmp	r3, r2
 8005a38:	d120      	bne.n	8005a7c <UART_SetConfig+0x184>
 8005a3a:	4b6e      	ldr	r3, [pc, #440]	; (8005bf4 <UART_SetConfig+0x2fc>)
 8005a3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a40:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005a44:	2b10      	cmp	r3, #16
 8005a46:	d00f      	beq.n	8005a68 <UART_SetConfig+0x170>
 8005a48:	2b10      	cmp	r3, #16
 8005a4a:	d802      	bhi.n	8005a52 <UART_SetConfig+0x15a>
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d005      	beq.n	8005a5c <UART_SetConfig+0x164>
 8005a50:	e010      	b.n	8005a74 <UART_SetConfig+0x17c>
 8005a52:	2b20      	cmp	r3, #32
 8005a54:	d005      	beq.n	8005a62 <UART_SetConfig+0x16a>
 8005a56:	2b30      	cmp	r3, #48	; 0x30
 8005a58:	d009      	beq.n	8005a6e <UART_SetConfig+0x176>
 8005a5a:	e00b      	b.n	8005a74 <UART_SetConfig+0x17c>
 8005a5c:	2300      	movs	r3, #0
 8005a5e:	77fb      	strb	r3, [r7, #31]
 8005a60:	e0f1      	b.n	8005c46 <UART_SetConfig+0x34e>
 8005a62:	2302      	movs	r3, #2
 8005a64:	77fb      	strb	r3, [r7, #31]
 8005a66:	e0ee      	b.n	8005c46 <UART_SetConfig+0x34e>
 8005a68:	2304      	movs	r3, #4
 8005a6a:	77fb      	strb	r3, [r7, #31]
 8005a6c:	e0eb      	b.n	8005c46 <UART_SetConfig+0x34e>
 8005a6e:	2308      	movs	r3, #8
 8005a70:	77fb      	strb	r3, [r7, #31]
 8005a72:	e0e8      	b.n	8005c46 <UART_SetConfig+0x34e>
 8005a74:	2310      	movs	r3, #16
 8005a76:	77fb      	strb	r3, [r7, #31]
 8005a78:	bf00      	nop
 8005a7a:	e0e4      	b.n	8005c46 <UART_SetConfig+0x34e>
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	4a5f      	ldr	r2, [pc, #380]	; (8005c00 <UART_SetConfig+0x308>)
 8005a82:	4293      	cmp	r3, r2
 8005a84:	d120      	bne.n	8005ac8 <UART_SetConfig+0x1d0>
 8005a86:	4b5b      	ldr	r3, [pc, #364]	; (8005bf4 <UART_SetConfig+0x2fc>)
 8005a88:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a8c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005a90:	2b40      	cmp	r3, #64	; 0x40
 8005a92:	d00f      	beq.n	8005ab4 <UART_SetConfig+0x1bc>
 8005a94:	2b40      	cmp	r3, #64	; 0x40
 8005a96:	d802      	bhi.n	8005a9e <UART_SetConfig+0x1a6>
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d005      	beq.n	8005aa8 <UART_SetConfig+0x1b0>
 8005a9c:	e010      	b.n	8005ac0 <UART_SetConfig+0x1c8>
 8005a9e:	2b80      	cmp	r3, #128	; 0x80
 8005aa0:	d005      	beq.n	8005aae <UART_SetConfig+0x1b6>
 8005aa2:	2bc0      	cmp	r3, #192	; 0xc0
 8005aa4:	d009      	beq.n	8005aba <UART_SetConfig+0x1c2>
 8005aa6:	e00b      	b.n	8005ac0 <UART_SetConfig+0x1c8>
 8005aa8:	2300      	movs	r3, #0
 8005aaa:	77fb      	strb	r3, [r7, #31]
 8005aac:	e0cb      	b.n	8005c46 <UART_SetConfig+0x34e>
 8005aae:	2302      	movs	r3, #2
 8005ab0:	77fb      	strb	r3, [r7, #31]
 8005ab2:	e0c8      	b.n	8005c46 <UART_SetConfig+0x34e>
 8005ab4:	2304      	movs	r3, #4
 8005ab6:	77fb      	strb	r3, [r7, #31]
 8005ab8:	e0c5      	b.n	8005c46 <UART_SetConfig+0x34e>
 8005aba:	2308      	movs	r3, #8
 8005abc:	77fb      	strb	r3, [r7, #31]
 8005abe:	e0c2      	b.n	8005c46 <UART_SetConfig+0x34e>
 8005ac0:	2310      	movs	r3, #16
 8005ac2:	77fb      	strb	r3, [r7, #31]
 8005ac4:	bf00      	nop
 8005ac6:	e0be      	b.n	8005c46 <UART_SetConfig+0x34e>
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	4a4d      	ldr	r2, [pc, #308]	; (8005c04 <UART_SetConfig+0x30c>)
 8005ace:	4293      	cmp	r3, r2
 8005ad0:	d124      	bne.n	8005b1c <UART_SetConfig+0x224>
 8005ad2:	4b48      	ldr	r3, [pc, #288]	; (8005bf4 <UART_SetConfig+0x2fc>)
 8005ad4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ad8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005adc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005ae0:	d012      	beq.n	8005b08 <UART_SetConfig+0x210>
 8005ae2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005ae6:	d802      	bhi.n	8005aee <UART_SetConfig+0x1f6>
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d007      	beq.n	8005afc <UART_SetConfig+0x204>
 8005aec:	e012      	b.n	8005b14 <UART_SetConfig+0x21c>
 8005aee:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005af2:	d006      	beq.n	8005b02 <UART_SetConfig+0x20a>
 8005af4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005af8:	d009      	beq.n	8005b0e <UART_SetConfig+0x216>
 8005afa:	e00b      	b.n	8005b14 <UART_SetConfig+0x21c>
 8005afc:	2300      	movs	r3, #0
 8005afe:	77fb      	strb	r3, [r7, #31]
 8005b00:	e0a1      	b.n	8005c46 <UART_SetConfig+0x34e>
 8005b02:	2302      	movs	r3, #2
 8005b04:	77fb      	strb	r3, [r7, #31]
 8005b06:	e09e      	b.n	8005c46 <UART_SetConfig+0x34e>
 8005b08:	2304      	movs	r3, #4
 8005b0a:	77fb      	strb	r3, [r7, #31]
 8005b0c:	e09b      	b.n	8005c46 <UART_SetConfig+0x34e>
 8005b0e:	2308      	movs	r3, #8
 8005b10:	77fb      	strb	r3, [r7, #31]
 8005b12:	e098      	b.n	8005c46 <UART_SetConfig+0x34e>
 8005b14:	2310      	movs	r3, #16
 8005b16:	77fb      	strb	r3, [r7, #31]
 8005b18:	bf00      	nop
 8005b1a:	e094      	b.n	8005c46 <UART_SetConfig+0x34e>
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	4a39      	ldr	r2, [pc, #228]	; (8005c08 <UART_SetConfig+0x310>)
 8005b22:	4293      	cmp	r3, r2
 8005b24:	d124      	bne.n	8005b70 <UART_SetConfig+0x278>
 8005b26:	4b33      	ldr	r3, [pc, #204]	; (8005bf4 <UART_SetConfig+0x2fc>)
 8005b28:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b2c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005b30:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005b34:	d012      	beq.n	8005b5c <UART_SetConfig+0x264>
 8005b36:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005b3a:	d802      	bhi.n	8005b42 <UART_SetConfig+0x24a>
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d007      	beq.n	8005b50 <UART_SetConfig+0x258>
 8005b40:	e012      	b.n	8005b68 <UART_SetConfig+0x270>
 8005b42:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005b46:	d006      	beq.n	8005b56 <UART_SetConfig+0x25e>
 8005b48:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005b4c:	d009      	beq.n	8005b62 <UART_SetConfig+0x26a>
 8005b4e:	e00b      	b.n	8005b68 <UART_SetConfig+0x270>
 8005b50:	2301      	movs	r3, #1
 8005b52:	77fb      	strb	r3, [r7, #31]
 8005b54:	e077      	b.n	8005c46 <UART_SetConfig+0x34e>
 8005b56:	2302      	movs	r3, #2
 8005b58:	77fb      	strb	r3, [r7, #31]
 8005b5a:	e074      	b.n	8005c46 <UART_SetConfig+0x34e>
 8005b5c:	2304      	movs	r3, #4
 8005b5e:	77fb      	strb	r3, [r7, #31]
 8005b60:	e071      	b.n	8005c46 <UART_SetConfig+0x34e>
 8005b62:	2308      	movs	r3, #8
 8005b64:	77fb      	strb	r3, [r7, #31]
 8005b66:	e06e      	b.n	8005c46 <UART_SetConfig+0x34e>
 8005b68:	2310      	movs	r3, #16
 8005b6a:	77fb      	strb	r3, [r7, #31]
 8005b6c:	bf00      	nop
 8005b6e:	e06a      	b.n	8005c46 <UART_SetConfig+0x34e>
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	4a25      	ldr	r2, [pc, #148]	; (8005c0c <UART_SetConfig+0x314>)
 8005b76:	4293      	cmp	r3, r2
 8005b78:	d124      	bne.n	8005bc4 <UART_SetConfig+0x2cc>
 8005b7a:	4b1e      	ldr	r3, [pc, #120]	; (8005bf4 <UART_SetConfig+0x2fc>)
 8005b7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b80:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8005b84:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b88:	d012      	beq.n	8005bb0 <UART_SetConfig+0x2b8>
 8005b8a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b8e:	d802      	bhi.n	8005b96 <UART_SetConfig+0x29e>
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d007      	beq.n	8005ba4 <UART_SetConfig+0x2ac>
 8005b94:	e012      	b.n	8005bbc <UART_SetConfig+0x2c4>
 8005b96:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005b9a:	d006      	beq.n	8005baa <UART_SetConfig+0x2b2>
 8005b9c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8005ba0:	d009      	beq.n	8005bb6 <UART_SetConfig+0x2be>
 8005ba2:	e00b      	b.n	8005bbc <UART_SetConfig+0x2c4>
 8005ba4:	2300      	movs	r3, #0
 8005ba6:	77fb      	strb	r3, [r7, #31]
 8005ba8:	e04d      	b.n	8005c46 <UART_SetConfig+0x34e>
 8005baa:	2302      	movs	r3, #2
 8005bac:	77fb      	strb	r3, [r7, #31]
 8005bae:	e04a      	b.n	8005c46 <UART_SetConfig+0x34e>
 8005bb0:	2304      	movs	r3, #4
 8005bb2:	77fb      	strb	r3, [r7, #31]
 8005bb4:	e047      	b.n	8005c46 <UART_SetConfig+0x34e>
 8005bb6:	2308      	movs	r3, #8
 8005bb8:	77fb      	strb	r3, [r7, #31]
 8005bba:	e044      	b.n	8005c46 <UART_SetConfig+0x34e>
 8005bbc:	2310      	movs	r3, #16
 8005bbe:	77fb      	strb	r3, [r7, #31]
 8005bc0:	bf00      	nop
 8005bc2:	e040      	b.n	8005c46 <UART_SetConfig+0x34e>
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	4a11      	ldr	r2, [pc, #68]	; (8005c10 <UART_SetConfig+0x318>)
 8005bca:	4293      	cmp	r3, r2
 8005bcc:	d139      	bne.n	8005c42 <UART_SetConfig+0x34a>
 8005bce:	4b09      	ldr	r3, [pc, #36]	; (8005bf4 <UART_SetConfig+0x2fc>)
 8005bd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005bd4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8005bd8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005bdc:	d027      	beq.n	8005c2e <UART_SetConfig+0x336>
 8005bde:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005be2:	d817      	bhi.n	8005c14 <UART_SetConfig+0x31c>
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d01c      	beq.n	8005c22 <UART_SetConfig+0x32a>
 8005be8:	e027      	b.n	8005c3a <UART_SetConfig+0x342>
 8005bea:	bf00      	nop
 8005bec:	efff69f3 	.word	0xefff69f3
 8005bf0:	40011000 	.word	0x40011000
 8005bf4:	40023800 	.word	0x40023800
 8005bf8:	40004400 	.word	0x40004400
 8005bfc:	40004800 	.word	0x40004800
 8005c00:	40004c00 	.word	0x40004c00
 8005c04:	40005000 	.word	0x40005000
 8005c08:	40011400 	.word	0x40011400
 8005c0c:	40007800 	.word	0x40007800
 8005c10:	40007c00 	.word	0x40007c00
 8005c14:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005c18:	d006      	beq.n	8005c28 <UART_SetConfig+0x330>
 8005c1a:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8005c1e:	d009      	beq.n	8005c34 <UART_SetConfig+0x33c>
 8005c20:	e00b      	b.n	8005c3a <UART_SetConfig+0x342>
 8005c22:	2300      	movs	r3, #0
 8005c24:	77fb      	strb	r3, [r7, #31]
 8005c26:	e00e      	b.n	8005c46 <UART_SetConfig+0x34e>
 8005c28:	2302      	movs	r3, #2
 8005c2a:	77fb      	strb	r3, [r7, #31]
 8005c2c:	e00b      	b.n	8005c46 <UART_SetConfig+0x34e>
 8005c2e:	2304      	movs	r3, #4
 8005c30:	77fb      	strb	r3, [r7, #31]
 8005c32:	e008      	b.n	8005c46 <UART_SetConfig+0x34e>
 8005c34:	2308      	movs	r3, #8
 8005c36:	77fb      	strb	r3, [r7, #31]
 8005c38:	e005      	b.n	8005c46 <UART_SetConfig+0x34e>
 8005c3a:	2310      	movs	r3, #16
 8005c3c:	77fb      	strb	r3, [r7, #31]
 8005c3e:	bf00      	nop
 8005c40:	e001      	b.n	8005c46 <UART_SetConfig+0x34e>
 8005c42:	2310      	movs	r3, #16
 8005c44:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	69db      	ldr	r3, [r3, #28]
 8005c4a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005c4e:	d17f      	bne.n	8005d50 <UART_SetConfig+0x458>
  {
    switch (clocksource)
 8005c50:	7ffb      	ldrb	r3, [r7, #31]
 8005c52:	2b08      	cmp	r3, #8
 8005c54:	d85c      	bhi.n	8005d10 <UART_SetConfig+0x418>
 8005c56:	a201      	add	r2, pc, #4	; (adr r2, 8005c5c <UART_SetConfig+0x364>)
 8005c58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c5c:	08005c81 	.word	0x08005c81
 8005c60:	08005ca1 	.word	0x08005ca1
 8005c64:	08005cc1 	.word	0x08005cc1
 8005c68:	08005d11 	.word	0x08005d11
 8005c6c:	08005cd9 	.word	0x08005cd9
 8005c70:	08005d11 	.word	0x08005d11
 8005c74:	08005d11 	.word	0x08005d11
 8005c78:	08005d11 	.word	0x08005d11
 8005c7c:	08005cf9 	.word	0x08005cf9
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005c80:	f7fd ff9c 	bl	8003bbc <HAL_RCC_GetPCLK1Freq>
 8005c84:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	005a      	lsls	r2, r3, #1
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	685b      	ldr	r3, [r3, #4]
 8005c8e:	085b      	lsrs	r3, r3, #1
 8005c90:	441a      	add	r2, r3
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	685b      	ldr	r3, [r3, #4]
 8005c96:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c9a:	b29b      	uxth	r3, r3
 8005c9c:	61bb      	str	r3, [r7, #24]
        break;
 8005c9e:	e03a      	b.n	8005d16 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005ca0:	f7fd ffa0 	bl	8003be4 <HAL_RCC_GetPCLK2Freq>
 8005ca4:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	005a      	lsls	r2, r3, #1
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	685b      	ldr	r3, [r3, #4]
 8005cae:	085b      	lsrs	r3, r3, #1
 8005cb0:	441a      	add	r2, r3
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	685b      	ldr	r3, [r3, #4]
 8005cb6:	fbb2 f3f3 	udiv	r3, r2, r3
 8005cba:	b29b      	uxth	r3, r3
 8005cbc:	61bb      	str	r3, [r7, #24]
        break;
 8005cbe:	e02a      	b.n	8005d16 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	685b      	ldr	r3, [r3, #4]
 8005cc4:	085a      	lsrs	r2, r3, #1
 8005cc6:	4b5f      	ldr	r3, [pc, #380]	; (8005e44 <UART_SetConfig+0x54c>)
 8005cc8:	4413      	add	r3, r2
 8005cca:	687a      	ldr	r2, [r7, #4]
 8005ccc:	6852      	ldr	r2, [r2, #4]
 8005cce:	fbb3 f3f2 	udiv	r3, r3, r2
 8005cd2:	b29b      	uxth	r3, r3
 8005cd4:	61bb      	str	r3, [r7, #24]
        break;
 8005cd6:	e01e      	b.n	8005d16 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005cd8:	f7fd fe8c 	bl	80039f4 <HAL_RCC_GetSysClockFreq>
 8005cdc:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	005a      	lsls	r2, r3, #1
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	685b      	ldr	r3, [r3, #4]
 8005ce6:	085b      	lsrs	r3, r3, #1
 8005ce8:	441a      	add	r2, r3
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	685b      	ldr	r3, [r3, #4]
 8005cee:	fbb2 f3f3 	udiv	r3, r2, r3
 8005cf2:	b29b      	uxth	r3, r3
 8005cf4:	61bb      	str	r3, [r7, #24]
        break;
 8005cf6:	e00e      	b.n	8005d16 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	685b      	ldr	r3, [r3, #4]
 8005cfc:	085b      	lsrs	r3, r3, #1
 8005cfe:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	685b      	ldr	r3, [r3, #4]
 8005d06:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d0a:	b29b      	uxth	r3, r3
 8005d0c:	61bb      	str	r3, [r7, #24]
        break;
 8005d0e:	e002      	b.n	8005d16 <UART_SetConfig+0x41e>
      default:
        ret = HAL_ERROR;
 8005d10:	2301      	movs	r3, #1
 8005d12:	75fb      	strb	r3, [r7, #23]
        break;
 8005d14:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005d16:	69bb      	ldr	r3, [r7, #24]
 8005d18:	2b0f      	cmp	r3, #15
 8005d1a:	d916      	bls.n	8005d4a <UART_SetConfig+0x452>
 8005d1c:	69bb      	ldr	r3, [r7, #24]
 8005d1e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005d22:	d212      	bcs.n	8005d4a <UART_SetConfig+0x452>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005d24:	69bb      	ldr	r3, [r7, #24]
 8005d26:	b29b      	uxth	r3, r3
 8005d28:	f023 030f 	bic.w	r3, r3, #15
 8005d2c:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005d2e:	69bb      	ldr	r3, [r7, #24]
 8005d30:	085b      	lsrs	r3, r3, #1
 8005d32:	b29b      	uxth	r3, r3
 8005d34:	f003 0307 	and.w	r3, r3, #7
 8005d38:	b29a      	uxth	r2, r3
 8005d3a:	897b      	ldrh	r3, [r7, #10]
 8005d3c:	4313      	orrs	r3, r2
 8005d3e:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	897a      	ldrh	r2, [r7, #10]
 8005d46:	60da      	str	r2, [r3, #12]
 8005d48:	e070      	b.n	8005e2c <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 8005d4a:	2301      	movs	r3, #1
 8005d4c:	75fb      	strb	r3, [r7, #23]
 8005d4e:	e06d      	b.n	8005e2c <UART_SetConfig+0x534>
    }
  }
  else
  {
    switch (clocksource)
 8005d50:	7ffb      	ldrb	r3, [r7, #31]
 8005d52:	2b08      	cmp	r3, #8
 8005d54:	d859      	bhi.n	8005e0a <UART_SetConfig+0x512>
 8005d56:	a201      	add	r2, pc, #4	; (adr r2, 8005d5c <UART_SetConfig+0x464>)
 8005d58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d5c:	08005d81 	.word	0x08005d81
 8005d60:	08005d9f 	.word	0x08005d9f
 8005d64:	08005dbd 	.word	0x08005dbd
 8005d68:	08005e0b 	.word	0x08005e0b
 8005d6c:	08005dd5 	.word	0x08005dd5
 8005d70:	08005e0b 	.word	0x08005e0b
 8005d74:	08005e0b 	.word	0x08005e0b
 8005d78:	08005e0b 	.word	0x08005e0b
 8005d7c:	08005df3 	.word	0x08005df3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005d80:	f7fd ff1c 	bl	8003bbc <HAL_RCC_GetPCLK1Freq>
 8005d84:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	685b      	ldr	r3, [r3, #4]
 8005d8a:	085a      	lsrs	r2, r3, #1
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	441a      	add	r2, r3
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	685b      	ldr	r3, [r3, #4]
 8005d94:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d98:	b29b      	uxth	r3, r3
 8005d9a:	61bb      	str	r3, [r7, #24]
        break;
 8005d9c:	e038      	b.n	8005e10 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005d9e:	f7fd ff21 	bl	8003be4 <HAL_RCC_GetPCLK2Freq>
 8005da2:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	685b      	ldr	r3, [r3, #4]
 8005da8:	085a      	lsrs	r2, r3, #1
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	441a      	add	r2, r3
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	685b      	ldr	r3, [r3, #4]
 8005db2:	fbb2 f3f3 	udiv	r3, r2, r3
 8005db6:	b29b      	uxth	r3, r3
 8005db8:	61bb      	str	r3, [r7, #24]
        break;
 8005dba:	e029      	b.n	8005e10 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	685b      	ldr	r3, [r3, #4]
 8005dc0:	085a      	lsrs	r2, r3, #1
 8005dc2:	4b21      	ldr	r3, [pc, #132]	; (8005e48 <UART_SetConfig+0x550>)
 8005dc4:	4413      	add	r3, r2
 8005dc6:	687a      	ldr	r2, [r7, #4]
 8005dc8:	6852      	ldr	r2, [r2, #4]
 8005dca:	fbb3 f3f2 	udiv	r3, r3, r2
 8005dce:	b29b      	uxth	r3, r3
 8005dd0:	61bb      	str	r3, [r7, #24]
        break;
 8005dd2:	e01d      	b.n	8005e10 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005dd4:	f7fd fe0e 	bl	80039f4 <HAL_RCC_GetSysClockFreq>
 8005dd8:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	685b      	ldr	r3, [r3, #4]
 8005dde:	085a      	lsrs	r2, r3, #1
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	441a      	add	r2, r3
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	685b      	ldr	r3, [r3, #4]
 8005de8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005dec:	b29b      	uxth	r3, r3
 8005dee:	61bb      	str	r3, [r7, #24]
        break;
 8005df0:	e00e      	b.n	8005e10 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	685b      	ldr	r3, [r3, #4]
 8005df6:	085b      	lsrs	r3, r3, #1
 8005df8:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	685b      	ldr	r3, [r3, #4]
 8005e00:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e04:	b29b      	uxth	r3, r3
 8005e06:	61bb      	str	r3, [r7, #24]
        break;
 8005e08:	e002      	b.n	8005e10 <UART_SetConfig+0x518>
      default:
        ret = HAL_ERROR;
 8005e0a:	2301      	movs	r3, #1
 8005e0c:	75fb      	strb	r3, [r7, #23]
        break;
 8005e0e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005e10:	69bb      	ldr	r3, [r7, #24]
 8005e12:	2b0f      	cmp	r3, #15
 8005e14:	d908      	bls.n	8005e28 <UART_SetConfig+0x530>
 8005e16:	69bb      	ldr	r3, [r7, #24]
 8005e18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005e1c:	d204      	bcs.n	8005e28 <UART_SetConfig+0x530>
    {
      huart->Instance->BRR = usartdiv;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	69ba      	ldr	r2, [r7, #24]
 8005e24:	60da      	str	r2, [r3, #12]
 8005e26:	e001      	b.n	8005e2c <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 8005e28:	2301      	movs	r3, #1
 8005e2a:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	2200      	movs	r2, #0
 8005e30:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	2200      	movs	r2, #0
 8005e36:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8005e38:	7dfb      	ldrb	r3, [r7, #23]
}
 8005e3a:	4618      	mov	r0, r3
 8005e3c:	3720      	adds	r7, #32
 8005e3e:	46bd      	mov	sp, r7
 8005e40:	bd80      	pop	{r7, pc}
 8005e42:	bf00      	nop
 8005e44:	01e84800 	.word	0x01e84800
 8005e48:	00f42400 	.word	0x00f42400

08005e4c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005e4c:	b480      	push	{r7}
 8005e4e:	b083      	sub	sp, #12
 8005e50:	af00      	add	r7, sp, #0
 8005e52:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e58:	f003 0301 	and.w	r3, r3, #1
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d00a      	beq.n	8005e76 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	685b      	ldr	r3, [r3, #4]
 8005e66:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	430a      	orrs	r2, r1
 8005e74:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e7a:	f003 0302 	and.w	r3, r3, #2
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d00a      	beq.n	8005e98 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	685b      	ldr	r3, [r3, #4]
 8005e88:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	430a      	orrs	r2, r1
 8005e96:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e9c:	f003 0304 	and.w	r3, r3, #4
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d00a      	beq.n	8005eba <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	685b      	ldr	r3, [r3, #4]
 8005eaa:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	430a      	orrs	r2, r1
 8005eb8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ebe:	f003 0308 	and.w	r3, r3, #8
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d00a      	beq.n	8005edc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	685b      	ldr	r3, [r3, #4]
 8005ecc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	430a      	orrs	r2, r1
 8005eda:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ee0:	f003 0310 	and.w	r3, r3, #16
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d00a      	beq.n	8005efe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	689b      	ldr	r3, [r3, #8]
 8005eee:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	430a      	orrs	r2, r1
 8005efc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f02:	f003 0320 	and.w	r3, r3, #32
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d00a      	beq.n	8005f20 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	689b      	ldr	r3, [r3, #8]
 8005f10:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	430a      	orrs	r2, r1
 8005f1e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d01a      	beq.n	8005f62 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	685b      	ldr	r3, [r3, #4]
 8005f32:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	430a      	orrs	r2, r1
 8005f40:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f46:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005f4a:	d10a      	bne.n	8005f62 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	685b      	ldr	r3, [r3, #4]
 8005f52:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	430a      	orrs	r2, r1
 8005f60:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d00a      	beq.n	8005f84 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	685b      	ldr	r3, [r3, #4]
 8005f74:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	430a      	orrs	r2, r1
 8005f82:	605a      	str	r2, [r3, #4]
  }
}
 8005f84:	bf00      	nop
 8005f86:	370c      	adds	r7, #12
 8005f88:	46bd      	mov	sp, r7
 8005f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f8e:	4770      	bx	lr

08005f90 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005f90:	b580      	push	{r7, lr}
 8005f92:	b086      	sub	sp, #24
 8005f94:	af02      	add	r7, sp, #8
 8005f96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	2200      	movs	r2, #0
 8005f9c:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8005f9e:	f7fb fdf7 	bl	8001b90 <HAL_GetTick>
 8005fa2:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	f003 0308 	and.w	r3, r3, #8
 8005fae:	2b08      	cmp	r3, #8
 8005fb0:	d10e      	bne.n	8005fd0 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005fb2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005fb6:	9300      	str	r3, [sp, #0]
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	2200      	movs	r2, #0
 8005fbc:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005fc0:	6878      	ldr	r0, [r7, #4]
 8005fc2:	f000 f82a 	bl	800601a <UART_WaitOnFlagUntilTimeout>
 8005fc6:	4603      	mov	r3, r0
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d001      	beq.n	8005fd0 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005fcc:	2303      	movs	r3, #3
 8005fce:	e020      	b.n	8006012 <UART_CheckIdleState+0x82>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	f003 0304 	and.w	r3, r3, #4
 8005fda:	2b04      	cmp	r3, #4
 8005fdc:	d10e      	bne.n	8005ffc <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005fde:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005fe2:	9300      	str	r3, [sp, #0]
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	2200      	movs	r2, #0
 8005fe8:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005fec:	6878      	ldr	r0, [r7, #4]
 8005fee:	f000 f814 	bl	800601a <UART_WaitOnFlagUntilTimeout>
 8005ff2:	4603      	mov	r3, r0
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d001      	beq.n	8005ffc <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005ff8:	2303      	movs	r3, #3
 8005ffa:	e00a      	b.n	8006012 <UART_CheckIdleState+0x82>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	2220      	movs	r2, #32
 8006000:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	2220      	movs	r2, #32
 8006006:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2200      	movs	r2, #0
 800600c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8006010:	2300      	movs	r3, #0
}
 8006012:	4618      	mov	r0, r3
 8006014:	3710      	adds	r7, #16
 8006016:	46bd      	mov	sp, r7
 8006018:	bd80      	pop	{r7, pc}

0800601a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800601a:	b580      	push	{r7, lr}
 800601c:	b084      	sub	sp, #16
 800601e:	af00      	add	r7, sp, #0
 8006020:	60f8      	str	r0, [r7, #12]
 8006022:	60b9      	str	r1, [r7, #8]
 8006024:	603b      	str	r3, [r7, #0]
 8006026:	4613      	mov	r3, r2
 8006028:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800602a:	e05d      	b.n	80060e8 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800602c:	69bb      	ldr	r3, [r7, #24]
 800602e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006032:	d059      	beq.n	80060e8 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006034:	f7fb fdac 	bl	8001b90 <HAL_GetTick>
 8006038:	4602      	mov	r2, r0
 800603a:	683b      	ldr	r3, [r7, #0]
 800603c:	1ad3      	subs	r3, r2, r3
 800603e:	69ba      	ldr	r2, [r7, #24]
 8006040:	429a      	cmp	r2, r3
 8006042:	d302      	bcc.n	800604a <UART_WaitOnFlagUntilTimeout+0x30>
 8006044:	69bb      	ldr	r3, [r7, #24]
 8006046:	2b00      	cmp	r3, #0
 8006048:	d11b      	bne.n	8006082 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	681a      	ldr	r2, [r3, #0]
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006058:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	689a      	ldr	r2, [r3, #8]
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	f022 0201 	bic.w	r2, r2, #1
 8006068:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	2220      	movs	r2, #32
 800606e:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	2220      	movs	r2, #32
 8006074:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	2200      	movs	r2, #0
 800607a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 800607e:	2303      	movs	r3, #3
 8006080:	e042      	b.n	8006108 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	f003 0304 	and.w	r3, r3, #4
 800608c:	2b00      	cmp	r3, #0
 800608e:	d02b      	beq.n	80060e8 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	69db      	ldr	r3, [r3, #28]
 8006096:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800609a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800609e:	d123      	bne.n	80060e8 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80060a8:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	681a      	ldr	r2, [r3, #0]
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80060b8:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	689a      	ldr	r2, [r3, #8]
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	f022 0201 	bic.w	r2, r2, #1
 80060c8:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	2220      	movs	r2, #32
 80060ce:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	2220      	movs	r2, #32
 80060d4:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	2220      	movs	r2, #32
 80060da:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	2200      	movs	r2, #0
 80060e0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 80060e4:	2303      	movs	r3, #3
 80060e6:	e00f      	b.n	8006108 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	69da      	ldr	r2, [r3, #28]
 80060ee:	68bb      	ldr	r3, [r7, #8]
 80060f0:	4013      	ands	r3, r2
 80060f2:	68ba      	ldr	r2, [r7, #8]
 80060f4:	429a      	cmp	r2, r3
 80060f6:	bf0c      	ite	eq
 80060f8:	2301      	moveq	r3, #1
 80060fa:	2300      	movne	r3, #0
 80060fc:	b2db      	uxtb	r3, r3
 80060fe:	461a      	mov	r2, r3
 8006100:	79fb      	ldrb	r3, [r7, #7]
 8006102:	429a      	cmp	r2, r3
 8006104:	d092      	beq.n	800602c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006106:	2300      	movs	r3, #0
}
 8006108:	4618      	mov	r0, r3
 800610a:	3710      	adds	r7, #16
 800610c:	46bd      	mov	sp, r7
 800610e:	bd80      	pop	{r7, pc}

08006110 <ILI9341_Draw_Filled_Circle>:
    }
}

/*Draw filled circle at X,Y location with specified radius and colour. X and Y represent circles center */
void ILI9341_Draw_Filled_Circle(uint16_t X, uint16_t Y, uint16_t Radius, uint16_t Colour)
{
 8006110:	b590      	push	{r4, r7, lr}
 8006112:	b08b      	sub	sp, #44	; 0x2c
 8006114:	af00      	add	r7, sp, #0
 8006116:	4604      	mov	r4, r0
 8006118:	4608      	mov	r0, r1
 800611a:	4611      	mov	r1, r2
 800611c:	461a      	mov	r2, r3
 800611e:	4623      	mov	r3, r4
 8006120:	80fb      	strh	r3, [r7, #6]
 8006122:	4603      	mov	r3, r0
 8006124:	80bb      	strh	r3, [r7, #4]
 8006126:	460b      	mov	r3, r1
 8006128:	807b      	strh	r3, [r7, #2]
 800612a:	4613      	mov	r3, r2
 800612c:	803b      	strh	r3, [r7, #0]
	
		int x = Radius;
 800612e:	887b      	ldrh	r3, [r7, #2]
 8006130:	627b      	str	r3, [r7, #36]	; 0x24
    int y = 0;
 8006132:	2300      	movs	r3, #0
 8006134:	623b      	str	r3, [r7, #32]
    int xChange = 1 - (Radius << 1);
 8006136:	887b      	ldrh	r3, [r7, #2]
 8006138:	005b      	lsls	r3, r3, #1
 800613a:	f1c3 0301 	rsb	r3, r3, #1
 800613e:	61fb      	str	r3, [r7, #28]
    int yChange = 0;
 8006140:	2300      	movs	r3, #0
 8006142:	61bb      	str	r3, [r7, #24]
    int radiusError = 0;
 8006144:	2300      	movs	r3, #0
 8006146:	617b      	str	r3, [r7, #20]

    while (x >= y)
 8006148:	e061      	b.n	800620e <ILI9341_Draw_Filled_Circle+0xfe>
    {
        for (int i = X - x; i <= X + x; i++)
 800614a:	88fa      	ldrh	r2, [r7, #6]
 800614c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800614e:	1ad3      	subs	r3, r2, r3
 8006150:	613b      	str	r3, [r7, #16]
 8006152:	e018      	b.n	8006186 <ILI9341_Draw_Filled_Circle+0x76>
        {
            ILI9341_Draw_Pixel(i, Y + y,Colour);
 8006154:	693b      	ldr	r3, [r7, #16]
 8006156:	b298      	uxth	r0, r3
 8006158:	6a3b      	ldr	r3, [r7, #32]
 800615a:	b29a      	uxth	r2, r3
 800615c:	88bb      	ldrh	r3, [r7, #4]
 800615e:	4413      	add	r3, r2
 8006160:	b29b      	uxth	r3, r3
 8006162:	883a      	ldrh	r2, [r7, #0]
 8006164:	4619      	mov	r1, r3
 8006166:	f000 fe01 	bl	8006d6c <ILI9341_Draw_Pixel>
            ILI9341_Draw_Pixel(i, Y - y,Colour);
 800616a:	693b      	ldr	r3, [r7, #16]
 800616c:	b298      	uxth	r0, r3
 800616e:	6a3b      	ldr	r3, [r7, #32]
 8006170:	b29b      	uxth	r3, r3
 8006172:	88ba      	ldrh	r2, [r7, #4]
 8006174:	1ad3      	subs	r3, r2, r3
 8006176:	b29b      	uxth	r3, r3
 8006178:	883a      	ldrh	r2, [r7, #0]
 800617a:	4619      	mov	r1, r3
 800617c:	f000 fdf6 	bl	8006d6c <ILI9341_Draw_Pixel>
        for (int i = X - x; i <= X + x; i++)
 8006180:	693b      	ldr	r3, [r7, #16]
 8006182:	3301      	adds	r3, #1
 8006184:	613b      	str	r3, [r7, #16]
 8006186:	88fa      	ldrh	r2, [r7, #6]
 8006188:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800618a:	4413      	add	r3, r2
 800618c:	693a      	ldr	r2, [r7, #16]
 800618e:	429a      	cmp	r2, r3
 8006190:	dde0      	ble.n	8006154 <ILI9341_Draw_Filled_Circle+0x44>
        }
        for (int i = X - y; i <= X + y; i++)
 8006192:	88fa      	ldrh	r2, [r7, #6]
 8006194:	6a3b      	ldr	r3, [r7, #32]
 8006196:	1ad3      	subs	r3, r2, r3
 8006198:	60fb      	str	r3, [r7, #12]
 800619a:	e018      	b.n	80061ce <ILI9341_Draw_Filled_Circle+0xbe>
        {
            ILI9341_Draw_Pixel(i, Y + x,Colour);
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	b298      	uxth	r0, r3
 80061a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061a2:	b29a      	uxth	r2, r3
 80061a4:	88bb      	ldrh	r3, [r7, #4]
 80061a6:	4413      	add	r3, r2
 80061a8:	b29b      	uxth	r3, r3
 80061aa:	883a      	ldrh	r2, [r7, #0]
 80061ac:	4619      	mov	r1, r3
 80061ae:	f000 fddd 	bl	8006d6c <ILI9341_Draw_Pixel>
            ILI9341_Draw_Pixel(i, Y - x,Colour);
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	b298      	uxth	r0, r3
 80061b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061b8:	b29b      	uxth	r3, r3
 80061ba:	88ba      	ldrh	r2, [r7, #4]
 80061bc:	1ad3      	subs	r3, r2, r3
 80061be:	b29b      	uxth	r3, r3
 80061c0:	883a      	ldrh	r2, [r7, #0]
 80061c2:	4619      	mov	r1, r3
 80061c4:	f000 fdd2 	bl	8006d6c <ILI9341_Draw_Pixel>
        for (int i = X - y; i <= X + y; i++)
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	3301      	adds	r3, #1
 80061cc:	60fb      	str	r3, [r7, #12]
 80061ce:	88fa      	ldrh	r2, [r7, #6]
 80061d0:	6a3b      	ldr	r3, [r7, #32]
 80061d2:	4413      	add	r3, r2
 80061d4:	68fa      	ldr	r2, [r7, #12]
 80061d6:	429a      	cmp	r2, r3
 80061d8:	dde0      	ble.n	800619c <ILI9341_Draw_Filled_Circle+0x8c>
        }

        y++;
 80061da:	6a3b      	ldr	r3, [r7, #32]
 80061dc:	3301      	adds	r3, #1
 80061de:	623b      	str	r3, [r7, #32]
        radiusError += yChange;
 80061e0:	697a      	ldr	r2, [r7, #20]
 80061e2:	69bb      	ldr	r3, [r7, #24]
 80061e4:	4413      	add	r3, r2
 80061e6:	617b      	str	r3, [r7, #20]
        yChange += 2;
 80061e8:	69bb      	ldr	r3, [r7, #24]
 80061ea:	3302      	adds	r3, #2
 80061ec:	61bb      	str	r3, [r7, #24]
        if (((radiusError << 1) + xChange) > 0)
 80061ee:	697b      	ldr	r3, [r7, #20]
 80061f0:	005a      	lsls	r2, r3, #1
 80061f2:	69fb      	ldr	r3, [r7, #28]
 80061f4:	4413      	add	r3, r2
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	dd09      	ble.n	800620e <ILI9341_Draw_Filled_Circle+0xfe>
        {
            x--;
 80061fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061fc:	3b01      	subs	r3, #1
 80061fe:	627b      	str	r3, [r7, #36]	; 0x24
            radiusError += xChange;
 8006200:	697a      	ldr	r2, [r7, #20]
 8006202:	69fb      	ldr	r3, [r7, #28]
 8006204:	4413      	add	r3, r2
 8006206:	617b      	str	r3, [r7, #20]
            xChange += 2;
 8006208:	69fb      	ldr	r3, [r7, #28]
 800620a:	3302      	adds	r3, #2
 800620c:	61fb      	str	r3, [r7, #28]
    while (x >= y)
 800620e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006210:	6a3b      	ldr	r3, [r7, #32]
 8006212:	429a      	cmp	r2, r3
 8006214:	da99      	bge.n	800614a <ILI9341_Draw_Filled_Circle+0x3a>
        }
    }
		//Really slow implementation, will require future overhaul
		//TODO:	https://stackoverflow.com/questions/1201200/fast-algorithm-for-drawing-filled-circles	
}
 8006216:	bf00      	nop
 8006218:	372c      	adds	r7, #44	; 0x2c
 800621a:	46bd      	mov	sp, r7
 800621c:	bd90      	pop	{r4, r7, pc}

0800621e <ILI9341_Draw_Filled_Rectangle_Coord>:
	
}

/*Draw a filled rectangle between positions X0,Y0 and X1,Y1 with specified colour*/
void ILI9341_Draw_Filled_Rectangle_Coord(uint16_t X0, uint16_t Y0, uint16_t X1, uint16_t Y1, uint16_t Colour)
{
 800621e:	b590      	push	{r4, r7, lr}
 8006220:	b089      	sub	sp, #36	; 0x24
 8006222:	af02      	add	r7, sp, #8
 8006224:	4604      	mov	r4, r0
 8006226:	4608      	mov	r0, r1
 8006228:	4611      	mov	r1, r2
 800622a:	461a      	mov	r2, r3
 800622c:	4623      	mov	r3, r4
 800622e:	80fb      	strh	r3, [r7, #6]
 8006230:	4603      	mov	r3, r0
 8006232:	80bb      	strh	r3, [r7, #4]
 8006234:	460b      	mov	r3, r1
 8006236:	807b      	strh	r3, [r7, #2]
 8006238:	4613      	mov	r3, r2
 800623a:	803b      	strh	r3, [r7, #0]
	uint16_t 	X_length = 0;
 800623c:	2300      	movs	r3, #0
 800623e:	82fb      	strh	r3, [r7, #22]
	uint16_t 	Y_length = 0;
 8006240:	2300      	movs	r3, #0
 8006242:	82bb      	strh	r3, [r7, #20]
	uint8_t		Negative_X = 0;
 8006244:	2300      	movs	r3, #0
 8006246:	74fb      	strb	r3, [r7, #19]
	uint8_t 	Negative_Y = 0;
 8006248:	2300      	movs	r3, #0
 800624a:	74bb      	strb	r3, [r7, #18]
	int32_t 	Calc_Negative = 0;
 800624c:	2300      	movs	r3, #0
 800624e:	60bb      	str	r3, [r7, #8]
	
	uint16_t X0_true = 0;
 8006250:	2300      	movs	r3, #0
 8006252:	823b      	strh	r3, [r7, #16]
	uint16_t Y0_true = 0;
 8006254:	2300      	movs	r3, #0
 8006256:	81fb      	strh	r3, [r7, #14]
	
	Calc_Negative = X1 - X0;
 8006258:	887a      	ldrh	r2, [r7, #2]
 800625a:	88fb      	ldrh	r3, [r7, #6]
 800625c:	1ad3      	subs	r3, r2, r3
 800625e:	60bb      	str	r3, [r7, #8]
	if(Calc_Negative < 0) Negative_X = 1;
 8006260:	68bb      	ldr	r3, [r7, #8]
 8006262:	2b00      	cmp	r3, #0
 8006264:	da01      	bge.n	800626a <ILI9341_Draw_Filled_Rectangle_Coord+0x4c>
 8006266:	2301      	movs	r3, #1
 8006268:	74fb      	strb	r3, [r7, #19]
	Calc_Negative = 0;
 800626a:	2300      	movs	r3, #0
 800626c:	60bb      	str	r3, [r7, #8]
	
	Calc_Negative = Y1 - Y0;
 800626e:	883a      	ldrh	r2, [r7, #0]
 8006270:	88bb      	ldrh	r3, [r7, #4]
 8006272:	1ad3      	subs	r3, r2, r3
 8006274:	60bb      	str	r3, [r7, #8]
	if(Calc_Negative < 0) Negative_Y = 1;
 8006276:	68bb      	ldr	r3, [r7, #8]
 8006278:	2b00      	cmp	r3, #0
 800627a:	da01      	bge.n	8006280 <ILI9341_Draw_Filled_Rectangle_Coord+0x62>
 800627c:	2301      	movs	r3, #1
 800627e:	74bb      	strb	r3, [r7, #18]
	
	
	//DRAW HORIZONTAL!
	if(!Negative_X)
 8006280:	7cfb      	ldrb	r3, [r7, #19]
 8006282:	2b00      	cmp	r3, #0
 8006284:	d106      	bne.n	8006294 <ILI9341_Draw_Filled_Rectangle_Coord+0x76>
	{
		X_length = X1 - X0;
 8006286:	887a      	ldrh	r2, [r7, #2]
 8006288:	88fb      	ldrh	r3, [r7, #6]
 800628a:	1ad3      	subs	r3, r2, r3
 800628c:	82fb      	strh	r3, [r7, #22]
		X0_true = X0;
 800628e:	88fb      	ldrh	r3, [r7, #6]
 8006290:	823b      	strh	r3, [r7, #16]
 8006292:	e005      	b.n	80062a0 <ILI9341_Draw_Filled_Rectangle_Coord+0x82>
	}
	else
	{
		X_length = X0 - X1;
 8006294:	88fa      	ldrh	r2, [r7, #6]
 8006296:	887b      	ldrh	r3, [r7, #2]
 8006298:	1ad3      	subs	r3, r2, r3
 800629a:	82fb      	strh	r3, [r7, #22]
		X0_true = X1;
 800629c:	887b      	ldrh	r3, [r7, #2]
 800629e:	823b      	strh	r3, [r7, #16]
	}
	
	//DRAW VERTICAL!
	if(!Negative_Y)
 80062a0:	7cbb      	ldrb	r3, [r7, #18]
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d106      	bne.n	80062b4 <ILI9341_Draw_Filled_Rectangle_Coord+0x96>
	{
		Y_length = Y1 - Y0;
 80062a6:	883a      	ldrh	r2, [r7, #0]
 80062a8:	88bb      	ldrh	r3, [r7, #4]
 80062aa:	1ad3      	subs	r3, r2, r3
 80062ac:	82bb      	strh	r3, [r7, #20]
		Y0_true = Y0;		
 80062ae:	88bb      	ldrh	r3, [r7, #4]
 80062b0:	81fb      	strh	r3, [r7, #14]
 80062b2:	e005      	b.n	80062c0 <ILI9341_Draw_Filled_Rectangle_Coord+0xa2>
	}
	else
	{
		Y_length = Y0 - Y1;
 80062b4:	88ba      	ldrh	r2, [r7, #4]
 80062b6:	883b      	ldrh	r3, [r7, #0]
 80062b8:	1ad3      	subs	r3, r2, r3
 80062ba:	82bb      	strh	r3, [r7, #20]
		Y0_true = Y1;	
 80062bc:	883b      	ldrh	r3, [r7, #0]
 80062be:	81fb      	strh	r3, [r7, #14]
	}
	
	ILI9341_Draw_Rectangle(X0_true, Y0_true, X_length, Y_length, Colour);	
 80062c0:	8abc      	ldrh	r4, [r7, #20]
 80062c2:	8afa      	ldrh	r2, [r7, #22]
 80062c4:	89f9      	ldrh	r1, [r7, #14]
 80062c6:	8a38      	ldrh	r0, [r7, #16]
 80062c8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80062ca:	9300      	str	r3, [sp, #0]
 80062cc:	4623      	mov	r3, r4
 80062ce:	f000 fe27 	bl	8006f20 <ILI9341_Draw_Rectangle>
}
 80062d2:	bf00      	nop
 80062d4:	371c      	adds	r7, #28
 80062d6:	46bd      	mov	sp, r7
 80062d8:	bd90      	pop	{r4, r7, pc}
	...

080062dc <ILI9341_Draw_Char>:

/*Draws a character (fonts imported from fonts.h) at X,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Char(char Character, uint16_t X, uint16_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour)
{
 80062dc:	b590      	push	{r4, r7, lr}
 80062de:	b089      	sub	sp, #36	; 0x24
 80062e0:	af02      	add	r7, sp, #8
 80062e2:	4604      	mov	r4, r0
 80062e4:	4608      	mov	r0, r1
 80062e6:	4611      	mov	r1, r2
 80062e8:	461a      	mov	r2, r3
 80062ea:	4623      	mov	r3, r4
 80062ec:	71fb      	strb	r3, [r7, #7]
 80062ee:	4603      	mov	r3, r0
 80062f0:	80bb      	strh	r3, [r7, #4]
 80062f2:	460b      	mov	r3, r1
 80062f4:	807b      	strh	r3, [r7, #2]
 80062f6:	4613      	mov	r3, r2
 80062f8:	803b      	strh	r3, [r7, #0]
		uint8_t 	function_char;
    uint8_t 	i,j;
		
		function_char = Character;
 80062fa:	79fb      	ldrb	r3, [r7, #7]
 80062fc:	75fb      	strb	r3, [r7, #23]
		
    if (function_char < ' ') {
 80062fe:	7dfb      	ldrb	r3, [r7, #23]
 8006300:	2b1f      	cmp	r3, #31
 8006302:	d802      	bhi.n	800630a <ILI9341_Draw_Char+0x2e>
        Character = 0;
 8006304:	2300      	movs	r3, #0
 8006306:	71fb      	strb	r3, [r7, #7]
 8006308:	e002      	b.n	8006310 <ILI9341_Draw_Char+0x34>
    } else {
        function_char -= 32;
 800630a:	7dfb      	ldrb	r3, [r7, #23]
 800630c:	3b20      	subs	r3, #32
 800630e:	75fb      	strb	r3, [r7, #23]
		}
   	
		char temp[CHAR_WIDTH];
		for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 8006310:	2300      	movs	r3, #0
 8006312:	753b      	strb	r3, [r7, #20]
 8006314:	e012      	b.n	800633c <ILI9341_Draw_Char+0x60>
		{
		temp[k] = font[function_char][k];
 8006316:	7dfa      	ldrb	r2, [r7, #23]
 8006318:	7d38      	ldrb	r0, [r7, #20]
 800631a:	7d39      	ldrb	r1, [r7, #20]
 800631c:	4c38      	ldr	r4, [pc, #224]	; (8006400 <ILI9341_Draw_Char+0x124>)
 800631e:	4613      	mov	r3, r2
 8006320:	005b      	lsls	r3, r3, #1
 8006322:	4413      	add	r3, r2
 8006324:	005b      	lsls	r3, r3, #1
 8006326:	4423      	add	r3, r4
 8006328:	4403      	add	r3, r0
 800632a:	781a      	ldrb	r2, [r3, #0]
 800632c:	f107 0318 	add.w	r3, r7, #24
 8006330:	440b      	add	r3, r1
 8006332:	f803 2c0c 	strb.w	r2, [r3, #-12]
		for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 8006336:	7d3b      	ldrb	r3, [r7, #20]
 8006338:	3301      	adds	r3, #1
 800633a:	753b      	strb	r3, [r7, #20]
 800633c:	7d3b      	ldrb	r3, [r7, #20]
 800633e:	2b05      	cmp	r3, #5
 8006340:	d9e9      	bls.n	8006316 <ILI9341_Draw_Char+0x3a>
		}
		
    // Draw pixels
		ILI9341_Draw_Rectangle(X, Y, CHAR_WIDTH*Size, CHAR_HEIGHT*Size, Background_Colour);
 8006342:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8006344:	461a      	mov	r2, r3
 8006346:	0052      	lsls	r2, r2, #1
 8006348:	4413      	add	r3, r2
 800634a:	005b      	lsls	r3, r3, #1
 800634c:	b29a      	uxth	r2, r3
 800634e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8006350:	00db      	lsls	r3, r3, #3
 8006352:	b29c      	uxth	r4, r3
 8006354:	8879      	ldrh	r1, [r7, #2]
 8006356:	88b8      	ldrh	r0, [r7, #4]
 8006358:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800635a:	9300      	str	r3, [sp, #0]
 800635c:	4623      	mov	r3, r4
 800635e:	f000 fddf 	bl	8006f20 <ILI9341_Draw_Rectangle>
    for (j=0; j<CHAR_WIDTH; j++) {
 8006362:	2300      	movs	r3, #0
 8006364:	757b      	strb	r3, [r7, #21]
 8006366:	e044      	b.n	80063f2 <ILI9341_Draw_Char+0x116>
        for (i=0; i<CHAR_HEIGHT; i++) {
 8006368:	2300      	movs	r3, #0
 800636a:	75bb      	strb	r3, [r7, #22]
 800636c:	e03b      	b.n	80063e6 <ILI9341_Draw_Char+0x10a>
            if (temp[j] & (1<<i)) {			
 800636e:	7d7b      	ldrb	r3, [r7, #21]
 8006370:	f107 0218 	add.w	r2, r7, #24
 8006374:	4413      	add	r3, r2
 8006376:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800637a:	461a      	mov	r2, r3
 800637c:	7dbb      	ldrb	r3, [r7, #22]
 800637e:	fa42 f303 	asr.w	r3, r2, r3
 8006382:	f003 0301 	and.w	r3, r3, #1
 8006386:	2b00      	cmp	r3, #0
 8006388:	d02a      	beq.n	80063e0 <ILI9341_Draw_Char+0x104>
							if(Size == 1)
 800638a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800638c:	2b01      	cmp	r3, #1
 800638e:	d10e      	bne.n	80063ae <ILI9341_Draw_Char+0xd2>
							{
              ILI9341_Draw_Pixel(X+j, Y+i, Colour);
 8006390:	7d7b      	ldrb	r3, [r7, #21]
 8006392:	b29a      	uxth	r2, r3
 8006394:	88bb      	ldrh	r3, [r7, #4]
 8006396:	4413      	add	r3, r2
 8006398:	b298      	uxth	r0, r3
 800639a:	7dbb      	ldrb	r3, [r7, #22]
 800639c:	b29a      	uxth	r2, r3
 800639e:	887b      	ldrh	r3, [r7, #2]
 80063a0:	4413      	add	r3, r2
 80063a2:	b29b      	uxth	r3, r3
 80063a4:	883a      	ldrh	r2, [r7, #0]
 80063a6:	4619      	mov	r1, r3
 80063a8:	f000 fce0 	bl	8006d6c <ILI9341_Draw_Pixel>
 80063ac:	e018      	b.n	80063e0 <ILI9341_Draw_Char+0x104>
							}
							else
							{
							ILI9341_Draw_Rectangle(X+(j*Size), Y+(i*Size), Size, Size, Colour);
 80063ae:	7d7b      	ldrb	r3, [r7, #21]
 80063b0:	b29b      	uxth	r3, r3
 80063b2:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80063b4:	fb12 f303 	smulbb	r3, r2, r3
 80063b8:	b29a      	uxth	r2, r3
 80063ba:	88bb      	ldrh	r3, [r7, #4]
 80063bc:	4413      	add	r3, r2
 80063be:	b298      	uxth	r0, r3
 80063c0:	7dbb      	ldrb	r3, [r7, #22]
 80063c2:	b29b      	uxth	r3, r3
 80063c4:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80063c6:	fb12 f303 	smulbb	r3, r2, r3
 80063ca:	b29a      	uxth	r2, r3
 80063cc:	887b      	ldrh	r3, [r7, #2]
 80063ce:	4413      	add	r3, r2
 80063d0:	b299      	uxth	r1, r3
 80063d2:	8d3c      	ldrh	r4, [r7, #40]	; 0x28
 80063d4:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80063d6:	883b      	ldrh	r3, [r7, #0]
 80063d8:	9300      	str	r3, [sp, #0]
 80063da:	4623      	mov	r3, r4
 80063dc:	f000 fda0 	bl	8006f20 <ILI9341_Draw_Rectangle>
        for (i=0; i<CHAR_HEIGHT; i++) {
 80063e0:	7dbb      	ldrb	r3, [r7, #22]
 80063e2:	3301      	adds	r3, #1
 80063e4:	75bb      	strb	r3, [r7, #22]
 80063e6:	7dbb      	ldrb	r3, [r7, #22]
 80063e8:	2b07      	cmp	r3, #7
 80063ea:	d9c0      	bls.n	800636e <ILI9341_Draw_Char+0x92>
    for (j=0; j<CHAR_WIDTH; j++) {
 80063ec:	7d7b      	ldrb	r3, [r7, #21]
 80063ee:	3301      	adds	r3, #1
 80063f0:	757b      	strb	r3, [r7, #21]
 80063f2:	7d7b      	ldrb	r3, [r7, #21]
 80063f4:	2b05      	cmp	r3, #5
 80063f6:	d9b7      	bls.n	8006368 <ILI9341_Draw_Char+0x8c>
							}
            }						
        }
    }
}
 80063f8:	bf00      	nop
 80063fa:	371c      	adds	r7, #28
 80063fc:	46bd      	mov	sp, r7
 80063fe:	bd90      	pop	{r4, r7, pc}
 8006400:	08030408 	.word	0x08030408

08006404 <ILI9341_Draw_Text>:

/*Draws an array of characters (fonts imported from fonts.h) at X,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Text(const char* Text, uint16_t X, uint16_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour)
{
 8006404:	b590      	push	{r4, r7, lr}
 8006406:	b087      	sub	sp, #28
 8006408:	af02      	add	r7, sp, #8
 800640a:	60f8      	str	r0, [r7, #12]
 800640c:	4608      	mov	r0, r1
 800640e:	4611      	mov	r1, r2
 8006410:	461a      	mov	r2, r3
 8006412:	4603      	mov	r3, r0
 8006414:	817b      	strh	r3, [r7, #10]
 8006416:	460b      	mov	r3, r1
 8006418:	813b      	strh	r3, [r7, #8]
 800641a:	4613      	mov	r3, r2
 800641c:	80fb      	strh	r3, [r7, #6]
    while (*Text) {
 800641e:	e016      	b.n	800644e <ILI9341_Draw_Text+0x4a>
        ILI9341_Draw_Char(*Text++, X, Y, Colour, Size, Background_Colour);
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	1c5a      	adds	r2, r3, #1
 8006424:	60fa      	str	r2, [r7, #12]
 8006426:	7818      	ldrb	r0, [r3, #0]
 8006428:	88fc      	ldrh	r4, [r7, #6]
 800642a:	893a      	ldrh	r2, [r7, #8]
 800642c:	8979      	ldrh	r1, [r7, #10]
 800642e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006430:	9301      	str	r3, [sp, #4]
 8006432:	8c3b      	ldrh	r3, [r7, #32]
 8006434:	9300      	str	r3, [sp, #0]
 8006436:	4623      	mov	r3, r4
 8006438:	f7ff ff50 	bl	80062dc <ILI9341_Draw_Char>
        X += CHAR_WIDTH*Size;
 800643c:	8c3b      	ldrh	r3, [r7, #32]
 800643e:	461a      	mov	r2, r3
 8006440:	0052      	lsls	r2, r2, #1
 8006442:	4413      	add	r3, r2
 8006444:	005b      	lsls	r3, r3, #1
 8006446:	b29a      	uxth	r2, r3
 8006448:	897b      	ldrh	r3, [r7, #10]
 800644a:	4413      	add	r3, r2
 800644c:	817b      	strh	r3, [r7, #10]
    while (*Text) {
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	781b      	ldrb	r3, [r3, #0]
 8006452:	2b00      	cmp	r3, #0
 8006454:	d1e4      	bne.n	8006420 <ILI9341_Draw_Text+0x1c>
    }
}
 8006456:	bf00      	nop
 8006458:	3714      	adds	r7, #20
 800645a:	46bd      	mov	sp, r7
 800645c:	bd90      	pop	{r4, r7, pc}
	...

08006460 <ILI9341_Draw_Image>:

/*Draws a full screen picture from flash. Image converted from RGB .jpeg/other to C array using online converter*/
//USING CONVERTER: http://www.digole.com/tools/PicturetoC_Hex_converter.php
//65K colour (2Bytes / Pixel)
void ILI9341_Draw_Image(const char* Image_Array, uint8_t Orientation)
{
 8006460:	b580      	push	{r7, lr}
 8006462:	f5ad 7d0c 	sub.w	sp, sp, #560	; 0x230
 8006466:	af00      	add	r7, sp, #0
 8006468:	1d3b      	adds	r3, r7, #4
 800646a:	6018      	str	r0, [r3, #0]
 800646c:	460a      	mov	r2, r1
 800646e:	1cfb      	adds	r3, r7, #3
 8006470:	701a      	strb	r2, [r3, #0]
	if(Orientation == SCREEN_HORIZONTAL_1)
 8006472:	1cfb      	adds	r3, r7, #3
 8006474:	781b      	ldrb	r3, [r3, #0]
 8006476:	2b01      	cmp	r3, #1
 8006478:	d159      	bne.n	800652e <ILI9341_Draw_Image+0xce>
	{
		ILI9341_Set_Rotation(SCREEN_HORIZONTAL_1);
 800647a:	2001      	movs	r0, #1
 800647c:	f000 fa4a 	bl	8006914 <ILI9341_Set_Rotation>
		ILI9341_Set_Address(0,0,ILI9341_SCREEN_WIDTH,ILI9341_SCREEN_HEIGHT);
 8006480:	23f0      	movs	r3, #240	; 0xf0
 8006482:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8006486:	2100      	movs	r1, #0
 8006488:	2000      	movs	r0, #0
 800648a:	f000 f9d9 	bl	8006840 <ILI9341_Set_Address>
			
		HAL_GPIO_WritePin(GPIOC, DC_Pin, GPIO_PIN_SET);	
 800648e:	2201      	movs	r2, #1
 8006490:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006494:	48b5      	ldr	r0, [pc, #724]	; (800676c <ILI9341_Draw_Image+0x30c>)
 8006496:	f7fc f9a7 	bl	80027e8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, CS_Pin, GPIO_PIN_RESET);
 800649a:	2200      	movs	r2, #0
 800649c:	f44f 7180 	mov.w	r1, #256	; 0x100
 80064a0:	48b2      	ldr	r0, [pc, #712]	; (800676c <ILI9341_Draw_Image+0x30c>)
 80064a2:	f7fc f9a1 	bl	80027e8 <HAL_GPIO_WritePin>
		
		unsigned char Temp_small_buffer[BURST_MAX_SIZE];
		uint32_t counter = 0;
 80064a6:	2300      	movs	r3, #0
 80064a8:	f8c7 322c 	str.w	r3, [r7, #556]	; 0x22c
		for(uint32_t i = 0; i < ILI9341_SCREEN_WIDTH*ILI9341_SCREEN_HEIGHT*2/BURST_MAX_SIZE; i++)
 80064ac:	2300      	movs	r3, #0
 80064ae:	f8c7 3228 	str.w	r3, [r7, #552]	; 0x228
 80064b2:	e030      	b.n	8006516 <ILI9341_Draw_Image+0xb6>
		{			
				for(uint32_t k = 0; k< BURST_MAX_SIZE; k++)
 80064b4:	2300      	movs	r3, #0
 80064b6:	f8c7 3224 	str.w	r3, [r7, #548]	; 0x224
 80064ba:	e014      	b.n	80064e6 <ILI9341_Draw_Image+0x86>
				{
					Temp_small_buffer[k]	= Image_Array[counter+k];		
 80064bc:	f8d7 222c 	ldr.w	r2, [r7, #556]	; 0x22c
 80064c0:	f8d7 3224 	ldr.w	r3, [r7, #548]	; 0x224
 80064c4:	4413      	add	r3, r2
 80064c6:	1d3a      	adds	r2, r7, #4
 80064c8:	6812      	ldr	r2, [r2, #0]
 80064ca:	4413      	add	r3, r2
 80064cc:	7819      	ldrb	r1, [r3, #0]
 80064ce:	f107 020c 	add.w	r2, r7, #12
 80064d2:	f8d7 3224 	ldr.w	r3, [r7, #548]	; 0x224
 80064d6:	4413      	add	r3, r2
 80064d8:	460a      	mov	r2, r1
 80064da:	701a      	strb	r2, [r3, #0]
				for(uint32_t k = 0; k< BURST_MAX_SIZE; k++)
 80064dc:	f8d7 3224 	ldr.w	r3, [r7, #548]	; 0x224
 80064e0:	3301      	adds	r3, #1
 80064e2:	f8c7 3224 	str.w	r3, [r7, #548]	; 0x224
 80064e6:	f8d7 3224 	ldr.w	r3, [r7, #548]	; 0x224
 80064ea:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80064ee:	d3e5      	bcc.n	80064bc <ILI9341_Draw_Image+0x5c>
				}						
				HAL_SPI_Transmit(&hspi5, (unsigned char*)Temp_small_buffer, BURST_MAX_SIZE, 10);	
 80064f0:	f107 010c 	add.w	r1, r7, #12
 80064f4:	230a      	movs	r3, #10
 80064f6:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80064fa:	489d      	ldr	r0, [pc, #628]	; (8006770 <ILI9341_Draw_Image+0x310>)
 80064fc:	f7fe f868 	bl	80045d0 <HAL_SPI_Transmit>
				counter += BURST_MAX_SIZE;			
 8006500:	f8d7 322c 	ldr.w	r3, [r7, #556]	; 0x22c
 8006504:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8006508:	f8c7 322c 	str.w	r3, [r7, #556]	; 0x22c
		for(uint32_t i = 0; i < ILI9341_SCREEN_WIDTH*ILI9341_SCREEN_HEIGHT*2/BURST_MAX_SIZE; i++)
 800650c:	f8d7 3228 	ldr.w	r3, [r7, #552]	; 0x228
 8006510:	3301      	adds	r3, #1
 8006512:	f8c7 3228 	str.w	r3, [r7, #552]	; 0x228
 8006516:	f8d7 3228 	ldr.w	r3, [r7, #552]	; 0x228
 800651a:	f5b3 7f99 	cmp.w	r3, #306	; 0x132
 800651e:	d9c9      	bls.n	80064b4 <ILI9341_Draw_Image+0x54>
		}
		HAL_GPIO_WritePin(GPIOC, CS_Pin, GPIO_PIN_SET);
 8006520:	2201      	movs	r2, #1
 8006522:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006526:	4891      	ldr	r0, [pc, #580]	; (800676c <ILI9341_Draw_Image+0x30c>)
 8006528:	f7fc f95e 	bl	80027e8 <HAL_GPIO_WritePin>
				HAL_SPI_Transmit(&hspi5, (unsigned char*)Temp_small_buffer, BURST_MAX_SIZE, 10);	
				counter += BURST_MAX_SIZE;			
		}
		HAL_GPIO_WritePin(GPIOC, CS_Pin, GPIO_PIN_SET);
	}
}
 800652c:	e118      	b.n	8006760 <ILI9341_Draw_Image+0x300>
	else if(Orientation == SCREEN_HORIZONTAL_2)
 800652e:	1cfb      	adds	r3, r7, #3
 8006530:	781b      	ldrb	r3, [r3, #0]
 8006532:	2b03      	cmp	r3, #3
 8006534:	d159      	bne.n	80065ea <ILI9341_Draw_Image+0x18a>
		ILI9341_Set_Rotation(SCREEN_HORIZONTAL_2);
 8006536:	2003      	movs	r0, #3
 8006538:	f000 f9ec 	bl	8006914 <ILI9341_Set_Rotation>
		ILI9341_Set_Address(0,0,ILI9341_SCREEN_WIDTH,ILI9341_SCREEN_HEIGHT);
 800653c:	23f0      	movs	r3, #240	; 0xf0
 800653e:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8006542:	2100      	movs	r1, #0
 8006544:	2000      	movs	r0, #0
 8006546:	f000 f97b 	bl	8006840 <ILI9341_Set_Address>
		HAL_GPIO_WritePin(GPIOC, DC_Pin, GPIO_PIN_SET);	
 800654a:	2201      	movs	r2, #1
 800654c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006550:	4886      	ldr	r0, [pc, #536]	; (800676c <ILI9341_Draw_Image+0x30c>)
 8006552:	f7fc f949 	bl	80027e8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, CS_Pin, GPIO_PIN_RESET);
 8006556:	2200      	movs	r2, #0
 8006558:	f44f 7180 	mov.w	r1, #256	; 0x100
 800655c:	4883      	ldr	r0, [pc, #524]	; (800676c <ILI9341_Draw_Image+0x30c>)
 800655e:	f7fc f943 	bl	80027e8 <HAL_GPIO_WritePin>
		uint32_t counter = 0;
 8006562:	2300      	movs	r3, #0
 8006564:	f8c7 3220 	str.w	r3, [r7, #544]	; 0x220
		for(uint32_t i = 0; i < ILI9341_SCREEN_WIDTH*ILI9341_SCREEN_HEIGHT*2/BURST_MAX_SIZE; i++)
 8006568:	2300      	movs	r3, #0
 800656a:	f8c7 321c 	str.w	r3, [r7, #540]	; 0x21c
 800656e:	e030      	b.n	80065d2 <ILI9341_Draw_Image+0x172>
				for(uint32_t k = 0; k< BURST_MAX_SIZE; k++)
 8006570:	2300      	movs	r3, #0
 8006572:	f8c7 3218 	str.w	r3, [r7, #536]	; 0x218
 8006576:	e014      	b.n	80065a2 <ILI9341_Draw_Image+0x142>
					Temp_small_buffer[k]	= Image_Array[counter+k];		
 8006578:	f8d7 2220 	ldr.w	r2, [r7, #544]	; 0x220
 800657c:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 8006580:	4413      	add	r3, r2
 8006582:	1d3a      	adds	r2, r7, #4
 8006584:	6812      	ldr	r2, [r2, #0]
 8006586:	4413      	add	r3, r2
 8006588:	7819      	ldrb	r1, [r3, #0]
 800658a:	f107 020c 	add.w	r2, r7, #12
 800658e:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 8006592:	4413      	add	r3, r2
 8006594:	460a      	mov	r2, r1
 8006596:	701a      	strb	r2, [r3, #0]
				for(uint32_t k = 0; k< BURST_MAX_SIZE; k++)
 8006598:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 800659c:	3301      	adds	r3, #1
 800659e:	f8c7 3218 	str.w	r3, [r7, #536]	; 0x218
 80065a2:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 80065a6:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80065aa:	d3e5      	bcc.n	8006578 <ILI9341_Draw_Image+0x118>
				HAL_SPI_Transmit(&hspi5, (unsigned char*)Temp_small_buffer, BURST_MAX_SIZE, 10);	
 80065ac:	f107 010c 	add.w	r1, r7, #12
 80065b0:	230a      	movs	r3, #10
 80065b2:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80065b6:	486e      	ldr	r0, [pc, #440]	; (8006770 <ILI9341_Draw_Image+0x310>)
 80065b8:	f7fe f80a 	bl	80045d0 <HAL_SPI_Transmit>
				counter += BURST_MAX_SIZE;			
 80065bc:	f8d7 3220 	ldr.w	r3, [r7, #544]	; 0x220
 80065c0:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 80065c4:	f8c7 3220 	str.w	r3, [r7, #544]	; 0x220
		for(uint32_t i = 0; i < ILI9341_SCREEN_WIDTH*ILI9341_SCREEN_HEIGHT*2/BURST_MAX_SIZE; i++)
 80065c8:	f8d7 321c 	ldr.w	r3, [r7, #540]	; 0x21c
 80065cc:	3301      	adds	r3, #1
 80065ce:	f8c7 321c 	str.w	r3, [r7, #540]	; 0x21c
 80065d2:	f8d7 321c 	ldr.w	r3, [r7, #540]	; 0x21c
 80065d6:	f5b3 7f99 	cmp.w	r3, #306	; 0x132
 80065da:	d9c9      	bls.n	8006570 <ILI9341_Draw_Image+0x110>
		HAL_GPIO_WritePin(GPIOC, CS_Pin, GPIO_PIN_SET);
 80065dc:	2201      	movs	r2, #1
 80065de:	f44f 7180 	mov.w	r1, #256	; 0x100
 80065e2:	4862      	ldr	r0, [pc, #392]	; (800676c <ILI9341_Draw_Image+0x30c>)
 80065e4:	f7fc f900 	bl	80027e8 <HAL_GPIO_WritePin>
}
 80065e8:	e0ba      	b.n	8006760 <ILI9341_Draw_Image+0x300>
	else if(Orientation == SCREEN_VERTICAL_2)
 80065ea:	1cfb      	adds	r3, r7, #3
 80065ec:	781b      	ldrb	r3, [r3, #0]
 80065ee:	2b02      	cmp	r3, #2
 80065f0:	d159      	bne.n	80066a6 <ILI9341_Draw_Image+0x246>
		ILI9341_Set_Rotation(SCREEN_VERTICAL_2);
 80065f2:	2002      	movs	r0, #2
 80065f4:	f000 f98e 	bl	8006914 <ILI9341_Set_Rotation>
		ILI9341_Set_Address(0,0,ILI9341_SCREEN_HEIGHT,ILI9341_SCREEN_WIDTH);
 80065f8:	f44f 73a0 	mov.w	r3, #320	; 0x140
 80065fc:	22f0      	movs	r2, #240	; 0xf0
 80065fe:	2100      	movs	r1, #0
 8006600:	2000      	movs	r0, #0
 8006602:	f000 f91d 	bl	8006840 <ILI9341_Set_Address>
		HAL_GPIO_WritePin(GPIOC, DC_Pin, GPIO_PIN_SET);	
 8006606:	2201      	movs	r2, #1
 8006608:	f44f 7100 	mov.w	r1, #512	; 0x200
 800660c:	4857      	ldr	r0, [pc, #348]	; (800676c <ILI9341_Draw_Image+0x30c>)
 800660e:	f7fc f8eb 	bl	80027e8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, CS_Pin, GPIO_PIN_RESET);
 8006612:	2200      	movs	r2, #0
 8006614:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006618:	4854      	ldr	r0, [pc, #336]	; (800676c <ILI9341_Draw_Image+0x30c>)
 800661a:	f7fc f8e5 	bl	80027e8 <HAL_GPIO_WritePin>
		uint32_t counter = 0;
 800661e:	2300      	movs	r3, #0
 8006620:	f8c7 3214 	str.w	r3, [r7, #532]	; 0x214
		for(uint32_t i = 0; i < ILI9341_SCREEN_WIDTH*ILI9341_SCREEN_HEIGHT*2/BURST_MAX_SIZE; i++)
 8006624:	2300      	movs	r3, #0
 8006626:	f8c7 3210 	str.w	r3, [r7, #528]	; 0x210
 800662a:	e030      	b.n	800668e <ILI9341_Draw_Image+0x22e>
				for(uint32_t k = 0; k< BURST_MAX_SIZE; k++)
 800662c:	2300      	movs	r3, #0
 800662e:	f8c7 320c 	str.w	r3, [r7, #524]	; 0x20c
 8006632:	e014      	b.n	800665e <ILI9341_Draw_Image+0x1fe>
					Temp_small_buffer[k]	= Image_Array[counter+k];		
 8006634:	f8d7 2214 	ldr.w	r2, [r7, #532]	; 0x214
 8006638:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 800663c:	4413      	add	r3, r2
 800663e:	1d3a      	adds	r2, r7, #4
 8006640:	6812      	ldr	r2, [r2, #0]
 8006642:	4413      	add	r3, r2
 8006644:	7819      	ldrb	r1, [r3, #0]
 8006646:	f107 020c 	add.w	r2, r7, #12
 800664a:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 800664e:	4413      	add	r3, r2
 8006650:	460a      	mov	r2, r1
 8006652:	701a      	strb	r2, [r3, #0]
				for(uint32_t k = 0; k< BURST_MAX_SIZE; k++)
 8006654:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 8006658:	3301      	adds	r3, #1
 800665a:	f8c7 320c 	str.w	r3, [r7, #524]	; 0x20c
 800665e:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 8006662:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8006666:	d3e5      	bcc.n	8006634 <ILI9341_Draw_Image+0x1d4>
				HAL_SPI_Transmit(&hspi5, (unsigned char*)Temp_small_buffer, BURST_MAX_SIZE, 10);	
 8006668:	f107 010c 	add.w	r1, r7, #12
 800666c:	230a      	movs	r3, #10
 800666e:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8006672:	483f      	ldr	r0, [pc, #252]	; (8006770 <ILI9341_Draw_Image+0x310>)
 8006674:	f7fd ffac 	bl	80045d0 <HAL_SPI_Transmit>
				counter += BURST_MAX_SIZE;			
 8006678:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 800667c:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8006680:	f8c7 3214 	str.w	r3, [r7, #532]	; 0x214
		for(uint32_t i = 0; i < ILI9341_SCREEN_WIDTH*ILI9341_SCREEN_HEIGHT*2/BURST_MAX_SIZE; i++)
 8006684:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 8006688:	3301      	adds	r3, #1
 800668a:	f8c7 3210 	str.w	r3, [r7, #528]	; 0x210
 800668e:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 8006692:	f5b3 7f99 	cmp.w	r3, #306	; 0x132
 8006696:	d9c9      	bls.n	800662c <ILI9341_Draw_Image+0x1cc>
		HAL_GPIO_WritePin(GPIOC, CS_Pin, GPIO_PIN_SET);
 8006698:	2201      	movs	r2, #1
 800669a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800669e:	4833      	ldr	r0, [pc, #204]	; (800676c <ILI9341_Draw_Image+0x30c>)
 80066a0:	f7fc f8a2 	bl	80027e8 <HAL_GPIO_WritePin>
}
 80066a4:	e05c      	b.n	8006760 <ILI9341_Draw_Image+0x300>
	else if(Orientation == SCREEN_VERTICAL_1)
 80066a6:	1cfb      	adds	r3, r7, #3
 80066a8:	781b      	ldrb	r3, [r3, #0]
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d158      	bne.n	8006760 <ILI9341_Draw_Image+0x300>
		ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
 80066ae:	2000      	movs	r0, #0
 80066b0:	f000 f930 	bl	8006914 <ILI9341_Set_Rotation>
		ILI9341_Set_Address(0,0,ILI9341_SCREEN_HEIGHT,ILI9341_SCREEN_WIDTH);
 80066b4:	f44f 73a0 	mov.w	r3, #320	; 0x140
 80066b8:	22f0      	movs	r2, #240	; 0xf0
 80066ba:	2100      	movs	r1, #0
 80066bc:	2000      	movs	r0, #0
 80066be:	f000 f8bf 	bl	8006840 <ILI9341_Set_Address>
		HAL_GPIO_WritePin(GPIOC, DC_Pin, GPIO_PIN_SET);	
 80066c2:	2201      	movs	r2, #1
 80066c4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80066c8:	4828      	ldr	r0, [pc, #160]	; (800676c <ILI9341_Draw_Image+0x30c>)
 80066ca:	f7fc f88d 	bl	80027e8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, CS_Pin, GPIO_PIN_RESET);
 80066ce:	2200      	movs	r2, #0
 80066d0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80066d4:	4825      	ldr	r0, [pc, #148]	; (800676c <ILI9341_Draw_Image+0x30c>)
 80066d6:	f7fc f887 	bl	80027e8 <HAL_GPIO_WritePin>
		uint32_t counter = 0;
 80066da:	2300      	movs	r3, #0
 80066dc:	f8c7 3208 	str.w	r3, [r7, #520]	; 0x208
		for(uint32_t i = 0; i < ILI9341_SCREEN_WIDTH*ILI9341_SCREEN_HEIGHT*2/BURST_MAX_SIZE; i++)
 80066e0:	2300      	movs	r3, #0
 80066e2:	f8c7 3204 	str.w	r3, [r7, #516]	; 0x204
 80066e6:	e030      	b.n	800674a <ILI9341_Draw_Image+0x2ea>
				for(uint32_t k = 0; k< BURST_MAX_SIZE; k++)
 80066e8:	2300      	movs	r3, #0
 80066ea:	f8c7 3200 	str.w	r3, [r7, #512]	; 0x200
 80066ee:	e014      	b.n	800671a <ILI9341_Draw_Image+0x2ba>
					Temp_small_buffer[k]	= Image_Array[counter+k];		
 80066f0:	f8d7 2208 	ldr.w	r2, [r7, #520]	; 0x208
 80066f4:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80066f8:	4413      	add	r3, r2
 80066fa:	1d3a      	adds	r2, r7, #4
 80066fc:	6812      	ldr	r2, [r2, #0]
 80066fe:	4413      	add	r3, r2
 8006700:	7819      	ldrb	r1, [r3, #0]
 8006702:	f107 020c 	add.w	r2, r7, #12
 8006706:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800670a:	4413      	add	r3, r2
 800670c:	460a      	mov	r2, r1
 800670e:	701a      	strb	r2, [r3, #0]
				for(uint32_t k = 0; k< BURST_MAX_SIZE; k++)
 8006710:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8006714:	3301      	adds	r3, #1
 8006716:	f8c7 3200 	str.w	r3, [r7, #512]	; 0x200
 800671a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800671e:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8006722:	d3e5      	bcc.n	80066f0 <ILI9341_Draw_Image+0x290>
				HAL_SPI_Transmit(&hspi5, (unsigned char*)Temp_small_buffer, BURST_MAX_SIZE, 10);	
 8006724:	f107 010c 	add.w	r1, r7, #12
 8006728:	230a      	movs	r3, #10
 800672a:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800672e:	4810      	ldr	r0, [pc, #64]	; (8006770 <ILI9341_Draw_Image+0x310>)
 8006730:	f7fd ff4e 	bl	80045d0 <HAL_SPI_Transmit>
				counter += BURST_MAX_SIZE;			
 8006734:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 8006738:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800673c:	f8c7 3208 	str.w	r3, [r7, #520]	; 0x208
		for(uint32_t i = 0; i < ILI9341_SCREEN_WIDTH*ILI9341_SCREEN_HEIGHT*2/BURST_MAX_SIZE; i++)
 8006740:	f8d7 3204 	ldr.w	r3, [r7, #516]	; 0x204
 8006744:	3301      	adds	r3, #1
 8006746:	f8c7 3204 	str.w	r3, [r7, #516]	; 0x204
 800674a:	f8d7 3204 	ldr.w	r3, [r7, #516]	; 0x204
 800674e:	f5b3 7f99 	cmp.w	r3, #306	; 0x132
 8006752:	d9c9      	bls.n	80066e8 <ILI9341_Draw_Image+0x288>
		HAL_GPIO_WritePin(GPIOC, CS_Pin, GPIO_PIN_SET);
 8006754:	2201      	movs	r2, #1
 8006756:	f44f 7180 	mov.w	r1, #256	; 0x100
 800675a:	4804      	ldr	r0, [pc, #16]	; (800676c <ILI9341_Draw_Image+0x30c>)
 800675c:	f7fc f844 	bl	80027e8 <HAL_GPIO_WritePin>
}
 8006760:	bf00      	nop
 8006762:	f507 770c 	add.w	r7, r7, #560	; 0x230
 8006766:	46bd      	mov	sp, r7
 8006768:	bd80      	pop	{r7, pc}
 800676a:	bf00      	nop
 800676c:	40020800 	.word	0x40020800
 8006770:	20025ad4 	.word	0x20025ad4

08006774 <ILI9341_SPI_Init>:
volatile uint16_t LCD_HEIGHT = ILI9341_SCREEN_HEIGHT;
volatile uint16_t LCD_WIDTH	 = ILI9341_SCREEN_WIDTH;

/* Initialize SPI */
void ILI9341_SPI_Init(void)
{
 8006774:	b580      	push	{r7, lr}
 8006776:	af00      	add	r7, sp, #0
MX_SPI5_Init();																							//SPI INIT
 8006778:	f7fa fee0 	bl	800153c <MX_SPI5_Init>
MX_GPIO_Init();																							//GPIO INIT
 800677c:	f7f9 ffca 	bl	8000714 <MX_GPIO_Init>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//CS OFF
 8006780:	2200      	movs	r2, #0
 8006782:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006786:	4802      	ldr	r0, [pc, #8]	; (8006790 <ILI9341_SPI_Init+0x1c>)
 8006788:	f7fc f82e 	bl	80027e8 <HAL_GPIO_WritePin>
}
 800678c:	bf00      	nop
 800678e:	bd80      	pop	{r7, pc}
 8006790:	40020800 	.word	0x40020800

08006794 <ILI9341_SPI_Send>:

/*Send data (char) to LCD*/
void ILI9341_SPI_Send(unsigned char SPI_Data)
{
 8006794:	b580      	push	{r7, lr}
 8006796:	b082      	sub	sp, #8
 8006798:	af00      	add	r7, sp, #0
 800679a:	4603      	mov	r3, r0
 800679c:	71fb      	strb	r3, [r7, #7]
HAL_SPI_Transmit(HSPI_INSTANCE, &SPI_Data, 1, 1);
 800679e:	1df9      	adds	r1, r7, #7
 80067a0:	2301      	movs	r3, #1
 80067a2:	2201      	movs	r2, #1
 80067a4:	4803      	ldr	r0, [pc, #12]	; (80067b4 <ILI9341_SPI_Send+0x20>)
 80067a6:	f7fd ff13 	bl	80045d0 <HAL_SPI_Transmit>
}
 80067aa:	bf00      	nop
 80067ac:	3708      	adds	r7, #8
 80067ae:	46bd      	mov	sp, r7
 80067b0:	bd80      	pop	{r7, pc}
 80067b2:	bf00      	nop
 80067b4:	20025ad4 	.word	0x20025ad4

080067b8 <ILI9341_Write_Command>:

/* Send command (char) to LCD */
void ILI9341_Write_Command(uint8_t Command)
{
 80067b8:	b580      	push	{r7, lr}
 80067ba:	b082      	sub	sp, #8
 80067bc:	af00      	add	r7, sp, #0
 80067be:	4603      	mov	r3, r0
 80067c0:	71fb      	strb	r3, [r7, #7]
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80067c2:	2200      	movs	r2, #0
 80067c4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80067c8:	480b      	ldr	r0, [pc, #44]	; (80067f8 <ILI9341_Write_Command+0x40>)
 80067ca:	f7fc f80d 	bl	80027e8 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 80067ce:	2200      	movs	r2, #0
 80067d0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80067d4:	4808      	ldr	r0, [pc, #32]	; (80067f8 <ILI9341_Write_Command+0x40>)
 80067d6:	f7fc f807 	bl	80027e8 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(Command);
 80067da:	79fb      	ldrb	r3, [r7, #7]
 80067dc:	4618      	mov	r0, r3
 80067de:	f7ff ffd9 	bl	8006794 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);		
 80067e2:	2201      	movs	r2, #1
 80067e4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80067e8:	4803      	ldr	r0, [pc, #12]	; (80067f8 <ILI9341_Write_Command+0x40>)
 80067ea:	f7fb fffd 	bl	80027e8 <HAL_GPIO_WritePin>
}
 80067ee:	bf00      	nop
 80067f0:	3708      	adds	r7, #8
 80067f2:	46bd      	mov	sp, r7
 80067f4:	bd80      	pop	{r7, pc}
 80067f6:	bf00      	nop
 80067f8:	40020800 	.word	0x40020800

080067fc <ILI9341_Write_Data>:

/* Send Data (char) to LCD */
void ILI9341_Write_Data(uint8_t Data)
{
 80067fc:	b580      	push	{r7, lr}
 80067fe:	b082      	sub	sp, #8
 8006800:	af00      	add	r7, sp, #0
 8006802:	4603      	mov	r3, r0
 8006804:	71fb      	strb	r3, [r7, #7]
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 8006806:	2201      	movs	r2, #1
 8006808:	f44f 7100 	mov.w	r1, #512	; 0x200
 800680c:	480b      	ldr	r0, [pc, #44]	; (800683c <ILI9341_Write_Data+0x40>)
 800680e:	f7fb ffeb 	bl	80027e8 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8006812:	2200      	movs	r2, #0
 8006814:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006818:	4808      	ldr	r0, [pc, #32]	; (800683c <ILI9341_Write_Data+0x40>)
 800681a:	f7fb ffe5 	bl	80027e8 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(Data);	
 800681e:	79fb      	ldrb	r3, [r7, #7]
 8006820:	4618      	mov	r0, r3
 8006822:	f7ff ffb7 	bl	8006794 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8006826:	2201      	movs	r2, #1
 8006828:	f44f 7180 	mov.w	r1, #256	; 0x100
 800682c:	4803      	ldr	r0, [pc, #12]	; (800683c <ILI9341_Write_Data+0x40>)
 800682e:	f7fb ffdb 	bl	80027e8 <HAL_GPIO_WritePin>
}
 8006832:	bf00      	nop
 8006834:	3708      	adds	r7, #8
 8006836:	46bd      	mov	sp, r7
 8006838:	bd80      	pop	{r7, pc}
 800683a:	bf00      	nop
 800683c:	40020800 	.word	0x40020800

08006840 <ILI9341_Set_Address>:

/* Set Address - Location block - to draw into */
void ILI9341_Set_Address(uint16_t X1, uint16_t Y1, uint16_t X2, uint16_t Y2)
{
 8006840:	b590      	push	{r4, r7, lr}
 8006842:	b083      	sub	sp, #12
 8006844:	af00      	add	r7, sp, #0
 8006846:	4604      	mov	r4, r0
 8006848:	4608      	mov	r0, r1
 800684a:	4611      	mov	r1, r2
 800684c:	461a      	mov	r2, r3
 800684e:	4623      	mov	r3, r4
 8006850:	80fb      	strh	r3, [r7, #6]
 8006852:	4603      	mov	r3, r0
 8006854:	80bb      	strh	r3, [r7, #4]
 8006856:	460b      	mov	r3, r1
 8006858:	807b      	strh	r3, [r7, #2]
 800685a:	4613      	mov	r3, r2
 800685c:	803b      	strh	r3, [r7, #0]
ILI9341_Write_Command(0x2A);
 800685e:	202a      	movs	r0, #42	; 0x2a
 8006860:	f7ff ffaa 	bl	80067b8 <ILI9341_Write_Command>
ILI9341_Write_Data(X1>>8);
 8006864:	88fb      	ldrh	r3, [r7, #6]
 8006866:	0a1b      	lsrs	r3, r3, #8
 8006868:	b29b      	uxth	r3, r3
 800686a:	b2db      	uxtb	r3, r3
 800686c:	4618      	mov	r0, r3
 800686e:	f7ff ffc5 	bl	80067fc <ILI9341_Write_Data>
ILI9341_Write_Data(X1);
 8006872:	88fb      	ldrh	r3, [r7, #6]
 8006874:	b2db      	uxtb	r3, r3
 8006876:	4618      	mov	r0, r3
 8006878:	f7ff ffc0 	bl	80067fc <ILI9341_Write_Data>
ILI9341_Write_Data(X2>>8);
 800687c:	887b      	ldrh	r3, [r7, #2]
 800687e:	0a1b      	lsrs	r3, r3, #8
 8006880:	b29b      	uxth	r3, r3
 8006882:	b2db      	uxtb	r3, r3
 8006884:	4618      	mov	r0, r3
 8006886:	f7ff ffb9 	bl	80067fc <ILI9341_Write_Data>
ILI9341_Write_Data(X2);
 800688a:	887b      	ldrh	r3, [r7, #2]
 800688c:	b2db      	uxtb	r3, r3
 800688e:	4618      	mov	r0, r3
 8006890:	f7ff ffb4 	bl	80067fc <ILI9341_Write_Data>

ILI9341_Write_Command(0x2B);
 8006894:	202b      	movs	r0, #43	; 0x2b
 8006896:	f7ff ff8f 	bl	80067b8 <ILI9341_Write_Command>
ILI9341_Write_Data(Y1>>8);
 800689a:	88bb      	ldrh	r3, [r7, #4]
 800689c:	0a1b      	lsrs	r3, r3, #8
 800689e:	b29b      	uxth	r3, r3
 80068a0:	b2db      	uxtb	r3, r3
 80068a2:	4618      	mov	r0, r3
 80068a4:	f7ff ffaa 	bl	80067fc <ILI9341_Write_Data>
ILI9341_Write_Data(Y1);
 80068a8:	88bb      	ldrh	r3, [r7, #4]
 80068aa:	b2db      	uxtb	r3, r3
 80068ac:	4618      	mov	r0, r3
 80068ae:	f7ff ffa5 	bl	80067fc <ILI9341_Write_Data>
ILI9341_Write_Data(Y2>>8);
 80068b2:	883b      	ldrh	r3, [r7, #0]
 80068b4:	0a1b      	lsrs	r3, r3, #8
 80068b6:	b29b      	uxth	r3, r3
 80068b8:	b2db      	uxtb	r3, r3
 80068ba:	4618      	mov	r0, r3
 80068bc:	f7ff ff9e 	bl	80067fc <ILI9341_Write_Data>
ILI9341_Write_Data(Y2);
 80068c0:	883b      	ldrh	r3, [r7, #0]
 80068c2:	b2db      	uxtb	r3, r3
 80068c4:	4618      	mov	r0, r3
 80068c6:	f7ff ff99 	bl	80067fc <ILI9341_Write_Data>

ILI9341_Write_Command(0x2C);
 80068ca:	202c      	movs	r0, #44	; 0x2c
 80068cc:	f7ff ff74 	bl	80067b8 <ILI9341_Write_Command>
}
 80068d0:	bf00      	nop
 80068d2:	370c      	adds	r7, #12
 80068d4:	46bd      	mov	sp, r7
 80068d6:	bd90      	pop	{r4, r7, pc}

080068d8 <ILI9341_Reset>:

/*HARDWARE RESET*/
void ILI9341_Reset(void)
{
 80068d8:	b580      	push	{r7, lr}
 80068da:	af00      	add	r7, sp, #0
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 80068dc:	2201      	movs	r2, #1
 80068de:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80068e2:	480b      	ldr	r0, [pc, #44]	; (8006910 <ILI9341_Reset+0x38>)
 80068e4:	f7fb ff80 	bl	80027e8 <HAL_GPIO_WritePin>
HAL_Delay(200);
 80068e8:	20c8      	movs	r0, #200	; 0xc8
 80068ea:	f7fb f95d 	bl	8001ba8 <HAL_Delay>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80068ee:	2200      	movs	r2, #0
 80068f0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80068f4:	4806      	ldr	r0, [pc, #24]	; (8006910 <ILI9341_Reset+0x38>)
 80068f6:	f7fb ff77 	bl	80027e8 <HAL_GPIO_WritePin>
HAL_Delay(200);
 80068fa:	20c8      	movs	r0, #200	; 0xc8
 80068fc:	f7fb f954 	bl	8001ba8 <HAL_Delay>
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);	
 8006900:	2201      	movs	r2, #1
 8006902:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8006906:	4802      	ldr	r0, [pc, #8]	; (8006910 <ILI9341_Reset+0x38>)
 8006908:	f7fb ff6e 	bl	80027e8 <HAL_GPIO_WritePin>
}
 800690c:	bf00      	nop
 800690e:	bd80      	pop	{r7, pc}
 8006910:	40020800 	.word	0x40020800

08006914 <ILI9341_Set_Rotation>:

/*Ser rotation of the screen - changes x0 and y0*/
void ILI9341_Set_Rotation(uint8_t Rotation) 
{
 8006914:	b580      	push	{r7, lr}
 8006916:	b084      	sub	sp, #16
 8006918:	af00      	add	r7, sp, #0
 800691a:	4603      	mov	r3, r0
 800691c:	71fb      	strb	r3, [r7, #7]
	
uint8_t screen_rotation = Rotation;
 800691e:	79fb      	ldrb	r3, [r7, #7]
 8006920:	73fb      	strb	r3, [r7, #15]

ILI9341_Write_Command(0x36);
 8006922:	2036      	movs	r0, #54	; 0x36
 8006924:	f7ff ff48 	bl	80067b8 <ILI9341_Write_Command>
HAL_Delay(1);
 8006928:	2001      	movs	r0, #1
 800692a:	f7fb f93d 	bl	8001ba8 <HAL_Delay>
	
switch(screen_rotation) 
 800692e:	7bfb      	ldrb	r3, [r7, #15]
 8006930:	2b03      	cmp	r3, #3
 8006932:	d837      	bhi.n	80069a4 <ILI9341_Set_Rotation+0x90>
 8006934:	a201      	add	r2, pc, #4	; (adr r2, 800693c <ILI9341_Set_Rotation+0x28>)
 8006936:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800693a:	bf00      	nop
 800693c:	0800694d 	.word	0x0800694d
 8006940:	08006963 	.word	0x08006963
 8006944:	08006979 	.word	0x08006979
 8006948:	0800698f 	.word	0x0800698f
	{
		case SCREEN_VERTICAL_1:
			ILI9341_Write_Data(0x40|0x08);
 800694c:	2048      	movs	r0, #72	; 0x48
 800694e:	f7ff ff55 	bl	80067fc <ILI9341_Write_Data>
			LCD_WIDTH = 240;
 8006952:	4b17      	ldr	r3, [pc, #92]	; (80069b0 <ILI9341_Set_Rotation+0x9c>)
 8006954:	22f0      	movs	r2, #240	; 0xf0
 8006956:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 8006958:	4b16      	ldr	r3, [pc, #88]	; (80069b4 <ILI9341_Set_Rotation+0xa0>)
 800695a:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800695e:	801a      	strh	r2, [r3, #0]
			break;
 8006960:	e021      	b.n	80069a6 <ILI9341_Set_Rotation+0x92>
		case SCREEN_HORIZONTAL_1:
			ILI9341_Write_Data(0x20|0x08);
 8006962:	2028      	movs	r0, #40	; 0x28
 8006964:	f7ff ff4a 	bl	80067fc <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 8006968:	4b11      	ldr	r3, [pc, #68]	; (80069b0 <ILI9341_Set_Rotation+0x9c>)
 800696a:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800696e:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 8006970:	4b10      	ldr	r3, [pc, #64]	; (80069b4 <ILI9341_Set_Rotation+0xa0>)
 8006972:	22f0      	movs	r2, #240	; 0xf0
 8006974:	801a      	strh	r2, [r3, #0]
			break;
 8006976:	e016      	b.n	80069a6 <ILI9341_Set_Rotation+0x92>
		case SCREEN_VERTICAL_2:
			ILI9341_Write_Data(0x80|0x08);
 8006978:	2088      	movs	r0, #136	; 0x88
 800697a:	f7ff ff3f 	bl	80067fc <ILI9341_Write_Data>
			LCD_WIDTH  = 240;
 800697e:	4b0c      	ldr	r3, [pc, #48]	; (80069b0 <ILI9341_Set_Rotation+0x9c>)
 8006980:	22f0      	movs	r2, #240	; 0xf0
 8006982:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 8006984:	4b0b      	ldr	r3, [pc, #44]	; (80069b4 <ILI9341_Set_Rotation+0xa0>)
 8006986:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800698a:	801a      	strh	r2, [r3, #0]
			break;
 800698c:	e00b      	b.n	80069a6 <ILI9341_Set_Rotation+0x92>
		case SCREEN_HORIZONTAL_2:
			ILI9341_Write_Data(0x40|0x80|0x20|0x08);
 800698e:	20e8      	movs	r0, #232	; 0xe8
 8006990:	f7ff ff34 	bl	80067fc <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 8006994:	4b06      	ldr	r3, [pc, #24]	; (80069b0 <ILI9341_Set_Rotation+0x9c>)
 8006996:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800699a:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 800699c:	4b05      	ldr	r3, [pc, #20]	; (80069b4 <ILI9341_Set_Rotation+0xa0>)
 800699e:	22f0      	movs	r2, #240	; 0xf0
 80069a0:	801a      	strh	r2, [r3, #0]
			break;
 80069a2:	e000      	b.n	80069a6 <ILI9341_Set_Rotation+0x92>
		default:
			//EXIT IF SCREEN ROTATION NOT VALID!
			break;
 80069a4:	bf00      	nop
	}
}
 80069a6:	bf00      	nop
 80069a8:	3710      	adds	r7, #16
 80069aa:	46bd      	mov	sp, r7
 80069ac:	bd80      	pop	{r7, pc}
 80069ae:	bf00      	nop
 80069b0:	2000000c 	.word	0x2000000c
 80069b4:	2000000a 	.word	0x2000000a

080069b8 <ILI9341_Enable>:

/*Enable LCD display*/
void ILI9341_Enable(void)
{
 80069b8:	b580      	push	{r7, lr}
 80069ba:	af00      	add	r7, sp, #0
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 80069bc:	2201      	movs	r2, #1
 80069be:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80069c2:	4802      	ldr	r0, [pc, #8]	; (80069cc <ILI9341_Enable+0x14>)
 80069c4:	f7fb ff10 	bl	80027e8 <HAL_GPIO_WritePin>
}
 80069c8:	bf00      	nop
 80069ca:	bd80      	pop	{r7, pc}
 80069cc:	40020800 	.word	0x40020800

080069d0 <ILI9341_Init>:

/*Initialize LCD display*/
void ILI9341_Init(void)
{
 80069d0:	b580      	push	{r7, lr}
 80069d2:	af00      	add	r7, sp, #0

ILI9341_Enable();
 80069d4:	f7ff fff0 	bl	80069b8 <ILI9341_Enable>
ILI9341_SPI_Init();
 80069d8:	f7ff fecc 	bl	8006774 <ILI9341_SPI_Init>
ILI9341_Reset();
 80069dc:	f7ff ff7c 	bl	80068d8 <ILI9341_Reset>

//SOFTWARE RESET
ILI9341_Write_Command(0x01);
 80069e0:	2001      	movs	r0, #1
 80069e2:	f7ff fee9 	bl	80067b8 <ILI9341_Write_Command>
HAL_Delay(1000);
 80069e6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80069ea:	f7fb f8dd 	bl	8001ba8 <HAL_Delay>
	
//POWER CONTROL A
ILI9341_Write_Command(0xCB);
 80069ee:	20cb      	movs	r0, #203	; 0xcb
 80069f0:	f7ff fee2 	bl	80067b8 <ILI9341_Write_Command>
ILI9341_Write_Data(0x39);
 80069f4:	2039      	movs	r0, #57	; 0x39
 80069f6:	f7ff ff01 	bl	80067fc <ILI9341_Write_Data>
ILI9341_Write_Data(0x2C);
 80069fa:	202c      	movs	r0, #44	; 0x2c
 80069fc:	f7ff fefe 	bl	80067fc <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8006a00:	2000      	movs	r0, #0
 8006a02:	f7ff fefb 	bl	80067fc <ILI9341_Write_Data>
ILI9341_Write_Data(0x34);
 8006a06:	2034      	movs	r0, #52	; 0x34
 8006a08:	f7ff fef8 	bl	80067fc <ILI9341_Write_Data>
ILI9341_Write_Data(0x02);
 8006a0c:	2002      	movs	r0, #2
 8006a0e:	f7ff fef5 	bl	80067fc <ILI9341_Write_Data>

//POWER CONTROL B
ILI9341_Write_Command(0xCF);
 8006a12:	20cf      	movs	r0, #207	; 0xcf
 8006a14:	f7ff fed0 	bl	80067b8 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8006a18:	2000      	movs	r0, #0
 8006a1a:	f7ff feef 	bl	80067fc <ILI9341_Write_Data>
ILI9341_Write_Data(0xC1);
 8006a1e:	20c1      	movs	r0, #193	; 0xc1
 8006a20:	f7ff feec 	bl	80067fc <ILI9341_Write_Data>
ILI9341_Write_Data(0x30);
 8006a24:	2030      	movs	r0, #48	; 0x30
 8006a26:	f7ff fee9 	bl	80067fc <ILI9341_Write_Data>

//DRIVER TIMING CONTROL A
ILI9341_Write_Command(0xE8);
 8006a2a:	20e8      	movs	r0, #232	; 0xe8
 8006a2c:	f7ff fec4 	bl	80067b8 <ILI9341_Write_Command>
ILI9341_Write_Data(0x85);
 8006a30:	2085      	movs	r0, #133	; 0x85
 8006a32:	f7ff fee3 	bl	80067fc <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8006a36:	2000      	movs	r0, #0
 8006a38:	f7ff fee0 	bl	80067fc <ILI9341_Write_Data>
ILI9341_Write_Data(0x78);
 8006a3c:	2078      	movs	r0, #120	; 0x78
 8006a3e:	f7ff fedd 	bl	80067fc <ILI9341_Write_Data>

//DRIVER TIMING CONTROL B
ILI9341_Write_Command(0xEA);
 8006a42:	20ea      	movs	r0, #234	; 0xea
 8006a44:	f7ff feb8 	bl	80067b8 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8006a48:	2000      	movs	r0, #0
 8006a4a:	f7ff fed7 	bl	80067fc <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8006a4e:	2000      	movs	r0, #0
 8006a50:	f7ff fed4 	bl	80067fc <ILI9341_Write_Data>

//POWER ON SEQUENCE CONTROL
ILI9341_Write_Command(0xED);
 8006a54:	20ed      	movs	r0, #237	; 0xed
 8006a56:	f7ff feaf 	bl	80067b8 <ILI9341_Write_Command>
ILI9341_Write_Data(0x64);
 8006a5a:	2064      	movs	r0, #100	; 0x64
 8006a5c:	f7ff fece 	bl	80067fc <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8006a60:	2003      	movs	r0, #3
 8006a62:	f7ff fecb 	bl	80067fc <ILI9341_Write_Data>
ILI9341_Write_Data(0x12);
 8006a66:	2012      	movs	r0, #18
 8006a68:	f7ff fec8 	bl	80067fc <ILI9341_Write_Data>
ILI9341_Write_Data(0x81);
 8006a6c:	2081      	movs	r0, #129	; 0x81
 8006a6e:	f7ff fec5 	bl	80067fc <ILI9341_Write_Data>

//PUMP RATIO CONTROL
ILI9341_Write_Command(0xF7);
 8006a72:	20f7      	movs	r0, #247	; 0xf7
 8006a74:	f7ff fea0 	bl	80067b8 <ILI9341_Write_Command>
ILI9341_Write_Data(0x20);
 8006a78:	2020      	movs	r0, #32
 8006a7a:	f7ff febf 	bl	80067fc <ILI9341_Write_Data>

//POWER CONTROL,VRH[5:0]
ILI9341_Write_Command(0xC0);
 8006a7e:	20c0      	movs	r0, #192	; 0xc0
 8006a80:	f7ff fe9a 	bl	80067b8 <ILI9341_Write_Command>
ILI9341_Write_Data(0x23);
 8006a84:	2023      	movs	r0, #35	; 0x23
 8006a86:	f7ff feb9 	bl	80067fc <ILI9341_Write_Data>

//POWER CONTROL,SAP[2:0];BT[3:0]
ILI9341_Write_Command(0xC1);
 8006a8a:	20c1      	movs	r0, #193	; 0xc1
 8006a8c:	f7ff fe94 	bl	80067b8 <ILI9341_Write_Command>
ILI9341_Write_Data(0x10);
 8006a90:	2010      	movs	r0, #16
 8006a92:	f7ff feb3 	bl	80067fc <ILI9341_Write_Data>

//VCM CONTROL
ILI9341_Write_Command(0xC5);
 8006a96:	20c5      	movs	r0, #197	; 0xc5
 8006a98:	f7ff fe8e 	bl	80067b8 <ILI9341_Write_Command>
ILI9341_Write_Data(0x3E);
 8006a9c:	203e      	movs	r0, #62	; 0x3e
 8006a9e:	f7ff fead 	bl	80067fc <ILI9341_Write_Data>
ILI9341_Write_Data(0x28);
 8006aa2:	2028      	movs	r0, #40	; 0x28
 8006aa4:	f7ff feaa 	bl	80067fc <ILI9341_Write_Data>

//VCM CONTROL 2
ILI9341_Write_Command(0xC7);
 8006aa8:	20c7      	movs	r0, #199	; 0xc7
 8006aaa:	f7ff fe85 	bl	80067b8 <ILI9341_Write_Command>
ILI9341_Write_Data(0x86);
 8006aae:	2086      	movs	r0, #134	; 0x86
 8006ab0:	f7ff fea4 	bl	80067fc <ILI9341_Write_Data>

//MEMORY ACCESS CONTROL
ILI9341_Write_Command(0x36);
 8006ab4:	2036      	movs	r0, #54	; 0x36
 8006ab6:	f7ff fe7f 	bl	80067b8 <ILI9341_Write_Command>
ILI9341_Write_Data(0x48);
 8006aba:	2048      	movs	r0, #72	; 0x48
 8006abc:	f7ff fe9e 	bl	80067fc <ILI9341_Write_Data>

//PIXEL FORMAT
ILI9341_Write_Command(0x3A);
 8006ac0:	203a      	movs	r0, #58	; 0x3a
 8006ac2:	f7ff fe79 	bl	80067b8 <ILI9341_Write_Command>
ILI9341_Write_Data(0x55);
 8006ac6:	2055      	movs	r0, #85	; 0x55
 8006ac8:	f7ff fe98 	bl	80067fc <ILI9341_Write_Data>

//FRAME RATIO CONTROL, STANDARD RGB COLOR
ILI9341_Write_Command(0xB1);
 8006acc:	20b1      	movs	r0, #177	; 0xb1
 8006ace:	f7ff fe73 	bl	80067b8 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8006ad2:	2000      	movs	r0, #0
 8006ad4:	f7ff fe92 	bl	80067fc <ILI9341_Write_Data>
ILI9341_Write_Data(0x18);
 8006ad8:	2018      	movs	r0, #24
 8006ada:	f7ff fe8f 	bl	80067fc <ILI9341_Write_Data>

//DISPLAY FUNCTION CONTROL
ILI9341_Write_Command(0xB6);
 8006ade:	20b6      	movs	r0, #182	; 0xb6
 8006ae0:	f7ff fe6a 	bl	80067b8 <ILI9341_Write_Command>
ILI9341_Write_Data(0x08);
 8006ae4:	2008      	movs	r0, #8
 8006ae6:	f7ff fe89 	bl	80067fc <ILI9341_Write_Data>
ILI9341_Write_Data(0x82);
 8006aea:	2082      	movs	r0, #130	; 0x82
 8006aec:	f7ff fe86 	bl	80067fc <ILI9341_Write_Data>
ILI9341_Write_Data(0x27);
 8006af0:	2027      	movs	r0, #39	; 0x27
 8006af2:	f7ff fe83 	bl	80067fc <ILI9341_Write_Data>

//3GAMMA FUNCTION DISABLE
ILI9341_Write_Command(0xF2);
 8006af6:	20f2      	movs	r0, #242	; 0xf2
 8006af8:	f7ff fe5e 	bl	80067b8 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8006afc:	2000      	movs	r0, #0
 8006afe:	f7ff fe7d 	bl	80067fc <ILI9341_Write_Data>

//GAMMA CURVE SELECTED
ILI9341_Write_Command(0x26);
 8006b02:	2026      	movs	r0, #38	; 0x26
 8006b04:	f7ff fe58 	bl	80067b8 <ILI9341_Write_Command>
ILI9341_Write_Data(0x01);
 8006b08:	2001      	movs	r0, #1
 8006b0a:	f7ff fe77 	bl	80067fc <ILI9341_Write_Data>

//POSITIVE GAMMA CORRECTION
ILI9341_Write_Command(0xE0);
 8006b0e:	20e0      	movs	r0, #224	; 0xe0
 8006b10:	f7ff fe52 	bl	80067b8 <ILI9341_Write_Command>
ILI9341_Write_Data(0x0F);
 8006b14:	200f      	movs	r0, #15
 8006b16:	f7ff fe71 	bl	80067fc <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 8006b1a:	2031      	movs	r0, #49	; 0x31
 8006b1c:	f7ff fe6e 	bl	80067fc <ILI9341_Write_Data>
ILI9341_Write_Data(0x2B);
 8006b20:	202b      	movs	r0, #43	; 0x2b
 8006b22:	f7ff fe6b 	bl	80067fc <ILI9341_Write_Data>
ILI9341_Write_Data(0x0C);
 8006b26:	200c      	movs	r0, #12
 8006b28:	f7ff fe68 	bl	80067fc <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8006b2c:	200e      	movs	r0, #14
 8006b2e:	f7ff fe65 	bl	80067fc <ILI9341_Write_Data>
ILI9341_Write_Data(0x08);
 8006b32:	2008      	movs	r0, #8
 8006b34:	f7ff fe62 	bl	80067fc <ILI9341_Write_Data>
ILI9341_Write_Data(0x4E);
 8006b38:	204e      	movs	r0, #78	; 0x4e
 8006b3a:	f7ff fe5f 	bl	80067fc <ILI9341_Write_Data>
ILI9341_Write_Data(0xF1);
 8006b3e:	20f1      	movs	r0, #241	; 0xf1
 8006b40:	f7ff fe5c 	bl	80067fc <ILI9341_Write_Data>
ILI9341_Write_Data(0x37);
 8006b44:	2037      	movs	r0, #55	; 0x37
 8006b46:	f7ff fe59 	bl	80067fc <ILI9341_Write_Data>
ILI9341_Write_Data(0x07);
 8006b4a:	2007      	movs	r0, #7
 8006b4c:	f7ff fe56 	bl	80067fc <ILI9341_Write_Data>
ILI9341_Write_Data(0x10);
 8006b50:	2010      	movs	r0, #16
 8006b52:	f7ff fe53 	bl	80067fc <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8006b56:	2003      	movs	r0, #3
 8006b58:	f7ff fe50 	bl	80067fc <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8006b5c:	200e      	movs	r0, #14
 8006b5e:	f7ff fe4d 	bl	80067fc <ILI9341_Write_Data>
ILI9341_Write_Data(0x09);
 8006b62:	2009      	movs	r0, #9
 8006b64:	f7ff fe4a 	bl	80067fc <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8006b68:	2000      	movs	r0, #0
 8006b6a:	f7ff fe47 	bl	80067fc <ILI9341_Write_Data>

//NEGATIVE GAMMA CORRECTION
ILI9341_Write_Command(0xE1);
 8006b6e:	20e1      	movs	r0, #225	; 0xe1
 8006b70:	f7ff fe22 	bl	80067b8 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8006b74:	2000      	movs	r0, #0
 8006b76:	f7ff fe41 	bl	80067fc <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8006b7a:	200e      	movs	r0, #14
 8006b7c:	f7ff fe3e 	bl	80067fc <ILI9341_Write_Data>
ILI9341_Write_Data(0x14);
 8006b80:	2014      	movs	r0, #20
 8006b82:	f7ff fe3b 	bl	80067fc <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8006b86:	2003      	movs	r0, #3
 8006b88:	f7ff fe38 	bl	80067fc <ILI9341_Write_Data>
ILI9341_Write_Data(0x11);
 8006b8c:	2011      	movs	r0, #17
 8006b8e:	f7ff fe35 	bl	80067fc <ILI9341_Write_Data>
ILI9341_Write_Data(0x07);
 8006b92:	2007      	movs	r0, #7
 8006b94:	f7ff fe32 	bl	80067fc <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 8006b98:	2031      	movs	r0, #49	; 0x31
 8006b9a:	f7ff fe2f 	bl	80067fc <ILI9341_Write_Data>
ILI9341_Write_Data(0xC1);
 8006b9e:	20c1      	movs	r0, #193	; 0xc1
 8006ba0:	f7ff fe2c 	bl	80067fc <ILI9341_Write_Data>
ILI9341_Write_Data(0x48);
 8006ba4:	2048      	movs	r0, #72	; 0x48
 8006ba6:	f7ff fe29 	bl	80067fc <ILI9341_Write_Data>
ILI9341_Write_Data(0x08);
 8006baa:	2008      	movs	r0, #8
 8006bac:	f7ff fe26 	bl	80067fc <ILI9341_Write_Data>
ILI9341_Write_Data(0x0F);
 8006bb0:	200f      	movs	r0, #15
 8006bb2:	f7ff fe23 	bl	80067fc <ILI9341_Write_Data>
ILI9341_Write_Data(0x0C);
 8006bb6:	200c      	movs	r0, #12
 8006bb8:	f7ff fe20 	bl	80067fc <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 8006bbc:	2031      	movs	r0, #49	; 0x31
 8006bbe:	f7ff fe1d 	bl	80067fc <ILI9341_Write_Data>
ILI9341_Write_Data(0x36);
 8006bc2:	2036      	movs	r0, #54	; 0x36
 8006bc4:	f7ff fe1a 	bl	80067fc <ILI9341_Write_Data>
ILI9341_Write_Data(0x0F);
 8006bc8:	200f      	movs	r0, #15
 8006bca:	f7ff fe17 	bl	80067fc <ILI9341_Write_Data>

//EXIT SLEEP
ILI9341_Write_Command(0x11);
 8006bce:	2011      	movs	r0, #17
 8006bd0:	f7ff fdf2 	bl	80067b8 <ILI9341_Write_Command>
HAL_Delay(120);
 8006bd4:	2078      	movs	r0, #120	; 0x78
 8006bd6:	f7fa ffe7 	bl	8001ba8 <HAL_Delay>

//TURN ON DISPLAY
ILI9341_Write_Command(0x29);
 8006bda:	2029      	movs	r0, #41	; 0x29
 8006bdc:	f7ff fdec 	bl	80067b8 <ILI9341_Write_Command>

//STARTING ROTATION
ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
 8006be0:	2000      	movs	r0, #0
 8006be2:	f7ff fe97 	bl	8006914 <ILI9341_Set_Rotation>
}
 8006be6:	bf00      	nop
 8006be8:	bd80      	pop	{r7, pc}
	...

08006bec <ILI9341_Draw_Colour_Burst>:
}

//INTERNAL FUNCTION OF LIBRARY
/*Sends block colour information to LCD*/
void ILI9341_Draw_Colour_Burst(uint16_t Colour, uint32_t Size)
{
 8006bec:	b5b0      	push	{r4, r5, r7, lr}
 8006bee:	b08c      	sub	sp, #48	; 0x30
 8006bf0:	af00      	add	r7, sp, #0
 8006bf2:	4603      	mov	r3, r0
 8006bf4:	6039      	str	r1, [r7, #0]
 8006bf6:	80fb      	strh	r3, [r7, #6]
 8006bf8:	466b      	mov	r3, sp
 8006bfa:	461d      	mov	r5, r3
//SENDS COLOUR
uint32_t Buffer_Size = 0;
 8006bfc:	2300      	movs	r3, #0
 8006bfe:	627b      	str	r3, [r7, #36]	; 0x24
if((Size*2) < BURST_MAX_SIZE)
 8006c00:	683b      	ldr	r3, [r7, #0]
 8006c02:	005b      	lsls	r3, r3, #1
 8006c04:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8006c08:	d202      	bcs.n	8006c10 <ILI9341_Draw_Colour_Burst+0x24>
{
	Buffer_Size = Size;
 8006c0a:	683b      	ldr	r3, [r7, #0]
 8006c0c:	627b      	str	r3, [r7, #36]	; 0x24
 8006c0e:	e002      	b.n	8006c16 <ILI9341_Draw_Colour_Burst+0x2a>
}
else
{
	Buffer_Size = BURST_MAX_SIZE;
 8006c10:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8006c14:	627b      	str	r3, [r7, #36]	; 0x24
}
	
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 8006c16:	2201      	movs	r2, #1
 8006c18:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006c1c:	483e      	ldr	r0, [pc, #248]	; (8006d18 <ILI9341_Draw_Colour_Burst+0x12c>)
 8006c1e:	f7fb fde3 	bl	80027e8 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8006c22:	2200      	movs	r2, #0
 8006c24:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006c28:	483b      	ldr	r0, [pc, #236]	; (8006d18 <ILI9341_Draw_Colour_Burst+0x12c>)
 8006c2a:	f7fb fddd 	bl	80027e8 <HAL_GPIO_WritePin>

unsigned char chifted = 	Colour>>8;;
 8006c2e:	88fb      	ldrh	r3, [r7, #6]
 8006c30:	0a1b      	lsrs	r3, r3, #8
 8006c32:	b29b      	uxth	r3, r3
 8006c34:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
unsigned char burst_buffer[Buffer_Size];
 8006c38:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006c3a:	4603      	mov	r3, r0
 8006c3c:	3b01      	subs	r3, #1
 8006c3e:	61fb      	str	r3, [r7, #28]
 8006c40:	4601      	mov	r1, r0
 8006c42:	f04f 0200 	mov.w	r2, #0
 8006c46:	f04f 0300 	mov.w	r3, #0
 8006c4a:	f04f 0400 	mov.w	r4, #0
 8006c4e:	00d4      	lsls	r4, r2, #3
 8006c50:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8006c54:	00cb      	lsls	r3, r1, #3
 8006c56:	4601      	mov	r1, r0
 8006c58:	f04f 0200 	mov.w	r2, #0
 8006c5c:	f04f 0300 	mov.w	r3, #0
 8006c60:	f04f 0400 	mov.w	r4, #0
 8006c64:	00d4      	lsls	r4, r2, #3
 8006c66:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8006c6a:	00cb      	lsls	r3, r1, #3
 8006c6c:	1dc3      	adds	r3, r0, #7
 8006c6e:	08db      	lsrs	r3, r3, #3
 8006c70:	00db      	lsls	r3, r3, #3
 8006c72:	ebad 0d03 	sub.w	sp, sp, r3
 8006c76:	466b      	mov	r3, sp
 8006c78:	3300      	adds	r3, #0
 8006c7a:	61bb      	str	r3, [r7, #24]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 8006c7c:	2300      	movs	r3, #0
 8006c7e:	62bb      	str	r3, [r7, #40]	; 0x28
 8006c80:	e00e      	b.n	8006ca0 <ILI9341_Draw_Colour_Burst+0xb4>
	{
		burst_buffer[j] = 	chifted;
 8006c82:	69ba      	ldr	r2, [r7, #24]
 8006c84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c86:	4413      	add	r3, r2
 8006c88:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8006c8c:	701a      	strb	r2, [r3, #0]
		burst_buffer[j+1] = Colour;
 8006c8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c90:	3301      	adds	r3, #1
 8006c92:	88fa      	ldrh	r2, [r7, #6]
 8006c94:	b2d1      	uxtb	r1, r2
 8006c96:	69ba      	ldr	r2, [r7, #24]
 8006c98:	54d1      	strb	r1, [r2, r3]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 8006c9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c9c:	3302      	adds	r3, #2
 8006c9e:	62bb      	str	r3, [r7, #40]	; 0x28
 8006ca0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006ca2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ca4:	429a      	cmp	r2, r3
 8006ca6:	d3ec      	bcc.n	8006c82 <ILI9341_Draw_Colour_Burst+0x96>
	}

uint32_t Sending_Size = Size*2;
 8006ca8:	683b      	ldr	r3, [r7, #0]
 8006caa:	005b      	lsls	r3, r3, #1
 8006cac:	617b      	str	r3, [r7, #20]
uint32_t Sending_in_Block = Sending_Size/Buffer_Size;
 8006cae:	697a      	ldr	r2, [r7, #20]
 8006cb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8006cb6:	613b      	str	r3, [r7, #16]
uint32_t Remainder_from_block = Sending_Size%Buffer_Size;
 8006cb8:	697b      	ldr	r3, [r7, #20]
 8006cba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006cbc:	fbb3 f2f2 	udiv	r2, r3, r2
 8006cc0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006cc2:	fb01 f202 	mul.w	r2, r1, r2
 8006cc6:	1a9b      	subs	r3, r3, r2
 8006cc8:	60fb      	str	r3, [r7, #12]

if(Sending_in_Block != 0)
 8006cca:	693b      	ldr	r3, [r7, #16]
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d010      	beq.n	8006cf2 <ILI9341_Draw_Colour_Burst+0x106>
{
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 8006cd0:	2300      	movs	r3, #0
 8006cd2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006cd4:	e009      	b.n	8006cea <ILI9341_Draw_Colour_Burst+0xfe>
		{
		HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Buffer_Size, 10);	
 8006cd6:	69b9      	ldr	r1, [r7, #24]
 8006cd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cda:	b29a      	uxth	r2, r3
 8006cdc:	230a      	movs	r3, #10
 8006cde:	480f      	ldr	r0, [pc, #60]	; (8006d1c <ILI9341_Draw_Colour_Burst+0x130>)
 8006ce0:	f7fd fc76 	bl	80045d0 <HAL_SPI_Transmit>
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 8006ce4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ce6:	3301      	adds	r3, #1
 8006ce8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006cea:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006cec:	693b      	ldr	r3, [r7, #16]
 8006cee:	429a      	cmp	r2, r3
 8006cf0:	d3f1      	bcc.n	8006cd6 <ILI9341_Draw_Colour_Burst+0xea>
		}
}

//REMAINDER!
HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Remainder_from_block, 10);	
 8006cf2:	69b9      	ldr	r1, [r7, #24]
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	b29a      	uxth	r2, r3
 8006cf8:	230a      	movs	r3, #10
 8006cfa:	4808      	ldr	r0, [pc, #32]	; (8006d1c <ILI9341_Draw_Colour_Burst+0x130>)
 8006cfc:	f7fd fc68 	bl	80045d0 <HAL_SPI_Transmit>
	
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8006d00:	2201      	movs	r2, #1
 8006d02:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006d06:	4804      	ldr	r0, [pc, #16]	; (8006d18 <ILI9341_Draw_Colour_Burst+0x12c>)
 8006d08:	f7fb fd6e 	bl	80027e8 <HAL_GPIO_WritePin>
 8006d0c:	46ad      	mov	sp, r5
}
 8006d0e:	bf00      	nop
 8006d10:	3730      	adds	r7, #48	; 0x30
 8006d12:	46bd      	mov	sp, r7
 8006d14:	bdb0      	pop	{r4, r5, r7, pc}
 8006d16:	bf00      	nop
 8006d18:	40020800 	.word	0x40020800
 8006d1c:	20025ad4 	.word	0x20025ad4

08006d20 <ILI9341_Fill_Screen>:

//FILL THE ENTIRE SCREEN WITH SELECTED COLOUR (either #define-d ones or custom 16bit)
/*Sets address (entire screen) and Sends Height*Width ammount of colour information to LCD*/
void ILI9341_Fill_Screen(uint16_t Colour)
{
 8006d20:	b580      	push	{r7, lr}
 8006d22:	b082      	sub	sp, #8
 8006d24:	af00      	add	r7, sp, #0
 8006d26:	4603      	mov	r3, r0
 8006d28:	80fb      	strh	r3, [r7, #6]
ILI9341_Set_Address(0,0,LCD_WIDTH,LCD_HEIGHT);	
 8006d2a:	4b0e      	ldr	r3, [pc, #56]	; (8006d64 <ILI9341_Fill_Screen+0x44>)
 8006d2c:	881b      	ldrh	r3, [r3, #0]
 8006d2e:	b29a      	uxth	r2, r3
 8006d30:	4b0d      	ldr	r3, [pc, #52]	; (8006d68 <ILI9341_Fill_Screen+0x48>)
 8006d32:	881b      	ldrh	r3, [r3, #0]
 8006d34:	b29b      	uxth	r3, r3
 8006d36:	2100      	movs	r1, #0
 8006d38:	2000      	movs	r0, #0
 8006d3a:	f7ff fd81 	bl	8006840 <ILI9341_Set_Address>
ILI9341_Draw_Colour_Burst(Colour, LCD_WIDTH*LCD_HEIGHT);	
 8006d3e:	4b09      	ldr	r3, [pc, #36]	; (8006d64 <ILI9341_Fill_Screen+0x44>)
 8006d40:	881b      	ldrh	r3, [r3, #0]
 8006d42:	b29b      	uxth	r3, r3
 8006d44:	461a      	mov	r2, r3
 8006d46:	4b08      	ldr	r3, [pc, #32]	; (8006d68 <ILI9341_Fill_Screen+0x48>)
 8006d48:	881b      	ldrh	r3, [r3, #0]
 8006d4a:	b29b      	uxth	r3, r3
 8006d4c:	fb03 f302 	mul.w	r3, r3, r2
 8006d50:	461a      	mov	r2, r3
 8006d52:	88fb      	ldrh	r3, [r7, #6]
 8006d54:	4611      	mov	r1, r2
 8006d56:	4618      	mov	r0, r3
 8006d58:	f7ff ff48 	bl	8006bec <ILI9341_Draw_Colour_Burst>
}
 8006d5c:	bf00      	nop
 8006d5e:	3708      	adds	r7, #8
 8006d60:	46bd      	mov	sp, r7
 8006d62:	bd80      	pop	{r7, pc}
 8006d64:	2000000c 	.word	0x2000000c
 8006d68:	2000000a 	.word	0x2000000a

08006d6c <ILI9341_Draw_Pixel>:
//Location is dependant on screen orientation. x0 and y0 locations change with orientations.
//Using pixels to draw big simple structures is not recommended as it is really slow
//Try using either rectangles or lines if possible
//
void ILI9341_Draw_Pixel(uint16_t X,uint16_t Y,uint16_t Colour) 
{
 8006d6c:	b580      	push	{r7, lr}
 8006d6e:	b086      	sub	sp, #24
 8006d70:	af00      	add	r7, sp, #0
 8006d72:	4603      	mov	r3, r0
 8006d74:	80fb      	strh	r3, [r7, #6]
 8006d76:	460b      	mov	r3, r1
 8006d78:	80bb      	strh	r3, [r7, #4]
 8006d7a:	4613      	mov	r3, r2
 8006d7c:	807b      	strh	r3, [r7, #2]
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 8006d7e:	4b64      	ldr	r3, [pc, #400]	; (8006f10 <ILI9341_Draw_Pixel+0x1a4>)
 8006d80:	881b      	ldrh	r3, [r3, #0]
 8006d82:	b29b      	uxth	r3, r3
 8006d84:	88fa      	ldrh	r2, [r7, #6]
 8006d86:	429a      	cmp	r2, r3
 8006d88:	f080 80be 	bcs.w	8006f08 <ILI9341_Draw_Pixel+0x19c>
 8006d8c:	4b61      	ldr	r3, [pc, #388]	; (8006f14 <ILI9341_Draw_Pixel+0x1a8>)
 8006d8e:	881b      	ldrh	r3, [r3, #0]
 8006d90:	b29b      	uxth	r3, r3
 8006d92:	88ba      	ldrh	r2, [r7, #4]
 8006d94:	429a      	cmp	r2, r3
 8006d96:	f080 80b7 	bcs.w	8006f08 <ILI9341_Draw_Pixel+0x19c>
	
//ADDRESS
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8006d9a:	2200      	movs	r2, #0
 8006d9c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006da0:	485d      	ldr	r0, [pc, #372]	; (8006f18 <ILI9341_Draw_Pixel+0x1ac>)
 8006da2:	f7fb fd21 	bl	80027e8 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8006da6:	2200      	movs	r2, #0
 8006da8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006dac:	485a      	ldr	r0, [pc, #360]	; (8006f18 <ILI9341_Draw_Pixel+0x1ac>)
 8006dae:	f7fb fd1b 	bl	80027e8 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2A);
 8006db2:	202a      	movs	r0, #42	; 0x2a
 8006db4:	f7ff fcee 	bl	8006794 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 8006db8:	2201      	movs	r2, #1
 8006dba:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006dbe:	4856      	ldr	r0, [pc, #344]	; (8006f18 <ILI9341_Draw_Pixel+0x1ac>)
 8006dc0:	f7fb fd12 	bl	80027e8 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);		
 8006dc4:	2201      	movs	r2, #1
 8006dc6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006dca:	4853      	ldr	r0, [pc, #332]	; (8006f18 <ILI9341_Draw_Pixel+0x1ac>)
 8006dcc:	f7fb fd0c 	bl	80027e8 <HAL_GPIO_WritePin>

//XDATA
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 8006dd0:	2200      	movs	r2, #0
 8006dd2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006dd6:	4850      	ldr	r0, [pc, #320]	; (8006f18 <ILI9341_Draw_Pixel+0x1ac>)
 8006dd8:	f7fb fd06 	bl	80027e8 <HAL_GPIO_WritePin>
unsigned char Temp_Buffer[4] = {X>>8,X, (X+1)>>8, (X+1)};
 8006ddc:	88fb      	ldrh	r3, [r7, #6]
 8006dde:	0a1b      	lsrs	r3, r3, #8
 8006de0:	b29b      	uxth	r3, r3
 8006de2:	b2db      	uxtb	r3, r3
 8006de4:	753b      	strb	r3, [r7, #20]
 8006de6:	88fb      	ldrh	r3, [r7, #6]
 8006de8:	b2db      	uxtb	r3, r3
 8006dea:	757b      	strb	r3, [r7, #21]
 8006dec:	88fb      	ldrh	r3, [r7, #6]
 8006dee:	3301      	adds	r3, #1
 8006df0:	121b      	asrs	r3, r3, #8
 8006df2:	b2db      	uxtb	r3, r3
 8006df4:	75bb      	strb	r3, [r7, #22]
 8006df6:	88fb      	ldrh	r3, [r7, #6]
 8006df8:	b2db      	uxtb	r3, r3
 8006dfa:	3301      	adds	r3, #1
 8006dfc:	b2db      	uxtb	r3, r3
 8006dfe:	75fb      	strb	r3, [r7, #23]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer, 4, 1);
 8006e00:	f107 0114 	add.w	r1, r7, #20
 8006e04:	2301      	movs	r3, #1
 8006e06:	2204      	movs	r2, #4
 8006e08:	4844      	ldr	r0, [pc, #272]	; (8006f1c <ILI9341_Draw_Pixel+0x1b0>)
 8006e0a:	f7fd fbe1 	bl	80045d0 <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8006e0e:	2201      	movs	r2, #1
 8006e10:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006e14:	4840      	ldr	r0, [pc, #256]	; (8006f18 <ILI9341_Draw_Pixel+0x1ac>)
 8006e16:	f7fb fce7 	bl	80027e8 <HAL_GPIO_WritePin>

//ADDRESS
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8006e1a:	2200      	movs	r2, #0
 8006e1c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006e20:	483d      	ldr	r0, [pc, #244]	; (8006f18 <ILI9341_Draw_Pixel+0x1ac>)
 8006e22:	f7fb fce1 	bl	80027e8 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 8006e26:	2200      	movs	r2, #0
 8006e28:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006e2c:	483a      	ldr	r0, [pc, #232]	; (8006f18 <ILI9341_Draw_Pixel+0x1ac>)
 8006e2e:	f7fb fcdb 	bl	80027e8 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2B);
 8006e32:	202b      	movs	r0, #43	; 0x2b
 8006e34:	f7ff fcae 	bl	8006794 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);			
 8006e38:	2201      	movs	r2, #1
 8006e3a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006e3e:	4836      	ldr	r0, [pc, #216]	; (8006f18 <ILI9341_Draw_Pixel+0x1ac>)
 8006e40:	f7fb fcd2 	bl	80027e8 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);			
 8006e44:	2201      	movs	r2, #1
 8006e46:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006e4a:	4833      	ldr	r0, [pc, #204]	; (8006f18 <ILI9341_Draw_Pixel+0x1ac>)
 8006e4c:	f7fb fccc 	bl	80027e8 <HAL_GPIO_WritePin>

//YDATA
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8006e50:	2200      	movs	r2, #0
 8006e52:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006e56:	4830      	ldr	r0, [pc, #192]	; (8006f18 <ILI9341_Draw_Pixel+0x1ac>)
 8006e58:	f7fb fcc6 	bl	80027e8 <HAL_GPIO_WritePin>
unsigned char Temp_Buffer1[4] = {Y>>8,Y, (Y+1)>>8, (Y+1)};
 8006e5c:	88bb      	ldrh	r3, [r7, #4]
 8006e5e:	0a1b      	lsrs	r3, r3, #8
 8006e60:	b29b      	uxth	r3, r3
 8006e62:	b2db      	uxtb	r3, r3
 8006e64:	743b      	strb	r3, [r7, #16]
 8006e66:	88bb      	ldrh	r3, [r7, #4]
 8006e68:	b2db      	uxtb	r3, r3
 8006e6a:	747b      	strb	r3, [r7, #17]
 8006e6c:	88bb      	ldrh	r3, [r7, #4]
 8006e6e:	3301      	adds	r3, #1
 8006e70:	121b      	asrs	r3, r3, #8
 8006e72:	b2db      	uxtb	r3, r3
 8006e74:	74bb      	strb	r3, [r7, #18]
 8006e76:	88bb      	ldrh	r3, [r7, #4]
 8006e78:	b2db      	uxtb	r3, r3
 8006e7a:	3301      	adds	r3, #1
 8006e7c:	b2db      	uxtb	r3, r3
 8006e7e:	74fb      	strb	r3, [r7, #19]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer1, 4, 1);
 8006e80:	f107 0110 	add.w	r1, r7, #16
 8006e84:	2301      	movs	r3, #1
 8006e86:	2204      	movs	r2, #4
 8006e88:	4824      	ldr	r0, [pc, #144]	; (8006f1c <ILI9341_Draw_Pixel+0x1b0>)
 8006e8a:	f7fd fba1 	bl	80045d0 <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8006e8e:	2201      	movs	r2, #1
 8006e90:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006e94:	4820      	ldr	r0, [pc, #128]	; (8006f18 <ILI9341_Draw_Pixel+0x1ac>)
 8006e96:	f7fb fca7 	bl	80027e8 <HAL_GPIO_WritePin>

//ADDRESS	
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8006e9a:	2200      	movs	r2, #0
 8006e9c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006ea0:	481d      	ldr	r0, [pc, #116]	; (8006f18 <ILI9341_Draw_Pixel+0x1ac>)
 8006ea2:	f7fb fca1 	bl	80027e8 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 8006ea6:	2200      	movs	r2, #0
 8006ea8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006eac:	481a      	ldr	r0, [pc, #104]	; (8006f18 <ILI9341_Draw_Pixel+0x1ac>)
 8006eae:	f7fb fc9b 	bl	80027e8 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2C);
 8006eb2:	202c      	movs	r0, #44	; 0x2c
 8006eb4:	f7ff fc6e 	bl	8006794 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);			
 8006eb8:	2201      	movs	r2, #1
 8006eba:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006ebe:	4816      	ldr	r0, [pc, #88]	; (8006f18 <ILI9341_Draw_Pixel+0x1ac>)
 8006ec0:	f7fb fc92 	bl	80027e8 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);			
 8006ec4:	2201      	movs	r2, #1
 8006ec6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006eca:	4813      	ldr	r0, [pc, #76]	; (8006f18 <ILI9341_Draw_Pixel+0x1ac>)
 8006ecc:	f7fb fc8c 	bl	80027e8 <HAL_GPIO_WritePin>

//COLOUR	
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8006ed0:	2200      	movs	r2, #0
 8006ed2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006ed6:	4810      	ldr	r0, [pc, #64]	; (8006f18 <ILI9341_Draw_Pixel+0x1ac>)
 8006ed8:	f7fb fc86 	bl	80027e8 <HAL_GPIO_WritePin>
unsigned char Temp_Buffer2[2] = {Colour>>8, Colour};
 8006edc:	887b      	ldrh	r3, [r7, #2]
 8006ede:	0a1b      	lsrs	r3, r3, #8
 8006ee0:	b29b      	uxth	r3, r3
 8006ee2:	b2db      	uxtb	r3, r3
 8006ee4:	733b      	strb	r3, [r7, #12]
 8006ee6:	887b      	ldrh	r3, [r7, #2]
 8006ee8:	b2db      	uxtb	r3, r3
 8006eea:	737b      	strb	r3, [r7, #13]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer2, 2, 1);
 8006eec:	f107 010c 	add.w	r1, r7, #12
 8006ef0:	2301      	movs	r3, #1
 8006ef2:	2202      	movs	r2, #2
 8006ef4:	4809      	ldr	r0, [pc, #36]	; (8006f1c <ILI9341_Draw_Pixel+0x1b0>)
 8006ef6:	f7fd fb6b 	bl	80045d0 <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8006efa:	2201      	movs	r2, #1
 8006efc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006f00:	4805      	ldr	r0, [pc, #20]	; (8006f18 <ILI9341_Draw_Pixel+0x1ac>)
 8006f02:	f7fb fc71 	bl	80027e8 <HAL_GPIO_WritePin>
 8006f06:	e000      	b.n	8006f0a <ILI9341_Draw_Pixel+0x19e>
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 8006f08:	bf00      	nop
	
}
 8006f0a:	3718      	adds	r7, #24
 8006f0c:	46bd      	mov	sp, r7
 8006f0e:	bd80      	pop	{r7, pc}
 8006f10:	2000000c 	.word	0x2000000c
 8006f14:	2000000a 	.word	0x2000000a
 8006f18:	40020800 	.word	0x40020800
 8006f1c:	20025ad4 	.word	0x20025ad4

08006f20 <ILI9341_Draw_Rectangle>:
//Rectangle is hollow. X and Y positions mark the upper left corner of rectangle
//As with all other draw calls x0 and y0 locations dependant on screen orientation
//

void ILI9341_Draw_Rectangle(uint16_t X, uint16_t Y, uint16_t Width, uint16_t Height, uint16_t Colour)
{
 8006f20:	b590      	push	{r4, r7, lr}
 8006f22:	b083      	sub	sp, #12
 8006f24:	af00      	add	r7, sp, #0
 8006f26:	4604      	mov	r4, r0
 8006f28:	4608      	mov	r0, r1
 8006f2a:	4611      	mov	r1, r2
 8006f2c:	461a      	mov	r2, r3
 8006f2e:	4623      	mov	r3, r4
 8006f30:	80fb      	strh	r3, [r7, #6]
 8006f32:	4603      	mov	r3, r0
 8006f34:	80bb      	strh	r3, [r7, #4]
 8006f36:	460b      	mov	r3, r1
 8006f38:	807b      	strh	r3, [r7, #2]
 8006f3a:	4613      	mov	r3, r2
 8006f3c:	803b      	strh	r3, [r7, #0]
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 8006f3e:	4b25      	ldr	r3, [pc, #148]	; (8006fd4 <ILI9341_Draw_Rectangle+0xb4>)
 8006f40:	881b      	ldrh	r3, [r3, #0]
 8006f42:	b29b      	uxth	r3, r3
 8006f44:	88fa      	ldrh	r2, [r7, #6]
 8006f46:	429a      	cmp	r2, r3
 8006f48:	d23f      	bcs.n	8006fca <ILI9341_Draw_Rectangle+0xaa>
 8006f4a:	4b23      	ldr	r3, [pc, #140]	; (8006fd8 <ILI9341_Draw_Rectangle+0xb8>)
 8006f4c:	881b      	ldrh	r3, [r3, #0]
 8006f4e:	b29b      	uxth	r3, r3
 8006f50:	88ba      	ldrh	r2, [r7, #4]
 8006f52:	429a      	cmp	r2, r3
 8006f54:	d239      	bcs.n	8006fca <ILI9341_Draw_Rectangle+0xaa>
if((X+Width-1)>=LCD_WIDTH)
 8006f56:	88fa      	ldrh	r2, [r7, #6]
 8006f58:	887b      	ldrh	r3, [r7, #2]
 8006f5a:	4413      	add	r3, r2
 8006f5c:	3b01      	subs	r3, #1
 8006f5e:	4a1d      	ldr	r2, [pc, #116]	; (8006fd4 <ILI9341_Draw_Rectangle+0xb4>)
 8006f60:	8812      	ldrh	r2, [r2, #0]
 8006f62:	b292      	uxth	r2, r2
 8006f64:	4293      	cmp	r3, r2
 8006f66:	db05      	blt.n	8006f74 <ILI9341_Draw_Rectangle+0x54>
	{
		Width=LCD_WIDTH-X;
 8006f68:	4b1a      	ldr	r3, [pc, #104]	; (8006fd4 <ILI9341_Draw_Rectangle+0xb4>)
 8006f6a:	881b      	ldrh	r3, [r3, #0]
 8006f6c:	b29a      	uxth	r2, r3
 8006f6e:	88fb      	ldrh	r3, [r7, #6]
 8006f70:	1ad3      	subs	r3, r2, r3
 8006f72:	807b      	strh	r3, [r7, #2]
	}
if((Y+Height-1)>=LCD_HEIGHT)
 8006f74:	88ba      	ldrh	r2, [r7, #4]
 8006f76:	883b      	ldrh	r3, [r7, #0]
 8006f78:	4413      	add	r3, r2
 8006f7a:	3b01      	subs	r3, #1
 8006f7c:	4a16      	ldr	r2, [pc, #88]	; (8006fd8 <ILI9341_Draw_Rectangle+0xb8>)
 8006f7e:	8812      	ldrh	r2, [r2, #0]
 8006f80:	b292      	uxth	r2, r2
 8006f82:	4293      	cmp	r3, r2
 8006f84:	db05      	blt.n	8006f92 <ILI9341_Draw_Rectangle+0x72>
	{
		Height=LCD_HEIGHT-Y;
 8006f86:	4b14      	ldr	r3, [pc, #80]	; (8006fd8 <ILI9341_Draw_Rectangle+0xb8>)
 8006f88:	881b      	ldrh	r3, [r3, #0]
 8006f8a:	b29a      	uxth	r2, r3
 8006f8c:	88bb      	ldrh	r3, [r7, #4]
 8006f8e:	1ad3      	subs	r3, r2, r3
 8006f90:	803b      	strh	r3, [r7, #0]
	}
ILI9341_Set_Address(X, Y, X+Width-1, Y+Height-1);
 8006f92:	88fa      	ldrh	r2, [r7, #6]
 8006f94:	887b      	ldrh	r3, [r7, #2]
 8006f96:	4413      	add	r3, r2
 8006f98:	b29b      	uxth	r3, r3
 8006f9a:	3b01      	subs	r3, #1
 8006f9c:	b29c      	uxth	r4, r3
 8006f9e:	88ba      	ldrh	r2, [r7, #4]
 8006fa0:	883b      	ldrh	r3, [r7, #0]
 8006fa2:	4413      	add	r3, r2
 8006fa4:	b29b      	uxth	r3, r3
 8006fa6:	3b01      	subs	r3, #1
 8006fa8:	b29b      	uxth	r3, r3
 8006faa:	88b9      	ldrh	r1, [r7, #4]
 8006fac:	88f8      	ldrh	r0, [r7, #6]
 8006fae:	4622      	mov	r2, r4
 8006fb0:	f7ff fc46 	bl	8006840 <ILI9341_Set_Address>
ILI9341_Draw_Colour_Burst(Colour, Height*Width);
 8006fb4:	883b      	ldrh	r3, [r7, #0]
 8006fb6:	887a      	ldrh	r2, [r7, #2]
 8006fb8:	fb02 f303 	mul.w	r3, r2, r3
 8006fbc:	461a      	mov	r2, r3
 8006fbe:	8b3b      	ldrh	r3, [r7, #24]
 8006fc0:	4611      	mov	r1, r2
 8006fc2:	4618      	mov	r0, r3
 8006fc4:	f7ff fe12 	bl	8006bec <ILI9341_Draw_Colour_Burst>
 8006fc8:	e000      	b.n	8006fcc <ILI9341_Draw_Rectangle+0xac>
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 8006fca:	bf00      	nop
}
 8006fcc:	370c      	adds	r7, #12
 8006fce:	46bd      	mov	sp, r7
 8006fd0:	bd90      	pop	{r4, r7, pc}
 8006fd2:	bf00      	nop
 8006fd4:	2000000c 	.word	0x2000000c
 8006fd8:	2000000a 	.word	0x2000000a

08006fdc <TP_Read>:
#include "ILI9341_Touchscreen.h"
#include "stm32f7xx_hal.h"

//Internal Touchpad command, do not call directly
uint16_t TP_Read(void)
{
 8006fdc:	b580      	push	{r7, lr}
 8006fde:	b082      	sub	sp, #8
 8006fe0:	af00      	add	r7, sp, #0
    uint8_t i = 16;
 8006fe2:	2310      	movs	r3, #16
 8006fe4:	71fb      	strb	r3, [r7, #7]
    uint16_t value = 0;
 8006fe6:	2300      	movs	r3, #0
 8006fe8:	80bb      	strh	r3, [r7, #4]

    while(i > 0x00)
 8006fea:	e019      	b.n	8007020 <TP_Read+0x44>
    {
        value <<= 1;
 8006fec:	88bb      	ldrh	r3, [r7, #4]
 8006fee:	005b      	lsls	r3, r3, #1
 8006ff0:	80bb      	strh	r3, [r7, #4]

				HAL_GPIO_WritePin(TP_CLK_PORT, TP_CLK_PIN, GPIO_PIN_SET);
 8006ff2:	2201      	movs	r2, #1
 8006ff4:	2108      	movs	r1, #8
 8006ff6:	480e      	ldr	r0, [pc, #56]	; (8007030 <TP_Read+0x54>)
 8006ff8:	f7fb fbf6 	bl	80027e8 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(TP_CLK_PORT, TP_CLK_PIN, GPIO_PIN_RESET);
 8006ffc:	2200      	movs	r2, #0
 8006ffe:	2108      	movs	r1, #8
 8007000:	480b      	ldr	r0, [pc, #44]	; (8007030 <TP_Read+0x54>)
 8007002:	f7fb fbf1 	bl	80027e8 <HAL_GPIO_WritePin>
			
        if(HAL_GPIO_ReadPin(TP_MISO_PORT, TP_MISO_PIN) != 0)
 8007006:	2110      	movs	r1, #16
 8007008:	4809      	ldr	r0, [pc, #36]	; (8007030 <TP_Read+0x54>)
 800700a:	f7fb fbd5 	bl	80027b8 <HAL_GPIO_ReadPin>
 800700e:	4603      	mov	r3, r0
 8007010:	2b00      	cmp	r3, #0
 8007012:	d002      	beq.n	800701a <TP_Read+0x3e>
        {
            value++;
 8007014:	88bb      	ldrh	r3, [r7, #4]
 8007016:	3301      	adds	r3, #1
 8007018:	80bb      	strh	r3, [r7, #4]
        }

        i--;
 800701a:	79fb      	ldrb	r3, [r7, #7]
 800701c:	3b01      	subs	r3, #1
 800701e:	71fb      	strb	r3, [r7, #7]
    while(i > 0x00)
 8007020:	79fb      	ldrb	r3, [r7, #7]
 8007022:	2b00      	cmp	r3, #0
 8007024:	d1e2      	bne.n	8006fec <TP_Read+0x10>
    };

    return value;
 8007026:	88bb      	ldrh	r3, [r7, #4]
}
 8007028:	4618      	mov	r0, r3
 800702a:	3708      	adds	r7, #8
 800702c:	46bd      	mov	sp, r7
 800702e:	bd80      	pop	{r7, pc}
 8007030:	40021000 	.word	0x40021000

08007034 <TP_Write>:

//Internal Touchpad command, do not call directly
void TP_Write(uint8_t value)
{
 8007034:	b580      	push	{r7, lr}
 8007036:	b084      	sub	sp, #16
 8007038:	af00      	add	r7, sp, #0
 800703a:	4603      	mov	r3, r0
 800703c:	71fb      	strb	r3, [r7, #7]
    uint8_t i = 0x08;
 800703e:	2308      	movs	r3, #8
 8007040:	73fb      	strb	r3, [r7, #15]

		HAL_GPIO_WritePin(TP_CLK_PORT, TP_CLK_PIN, GPIO_PIN_RESET);	
 8007042:	2200      	movs	r2, #0
 8007044:	2108      	movs	r1, #8
 8007046:	4815      	ldr	r0, [pc, #84]	; (800709c <TP_Write+0x68>)
 8007048:	f7fb fbce 	bl	80027e8 <HAL_GPIO_WritePin>
	
    while(i > 0)
 800704c:	e01e      	b.n	800708c <TP_Write+0x58>
    {
        if((value & 0x80) != 0x00)
 800704e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007052:	2b00      	cmp	r3, #0
 8007054:	da05      	bge.n	8007062 <TP_Write+0x2e>
        {
						HAL_GPIO_WritePin(TP_MOSI_PORT, TP_MOSI_PIN, GPIO_PIN_SET);
 8007056:	2201      	movs	r2, #1
 8007058:	2120      	movs	r1, #32
 800705a:	4810      	ldr	r0, [pc, #64]	; (800709c <TP_Write+0x68>)
 800705c:	f7fb fbc4 	bl	80027e8 <HAL_GPIO_WritePin>
 8007060:	e004      	b.n	800706c <TP_Write+0x38>
        }
        else
        {
						HAL_GPIO_WritePin(TP_MOSI_PORT, TP_MOSI_PIN, GPIO_PIN_RESET);
 8007062:	2200      	movs	r2, #0
 8007064:	2120      	movs	r1, #32
 8007066:	480d      	ldr	r0, [pc, #52]	; (800709c <TP_Write+0x68>)
 8007068:	f7fb fbbe 	bl	80027e8 <HAL_GPIO_WritePin>
        }

        value <<= 1;
 800706c:	79fb      	ldrb	r3, [r7, #7]
 800706e:	005b      	lsls	r3, r3, #1
 8007070:	71fb      	strb	r3, [r7, #7]
				HAL_GPIO_WritePin(TP_CLK_PORT, TP_CLK_PIN, GPIO_PIN_SET);
 8007072:	2201      	movs	r2, #1
 8007074:	2108      	movs	r1, #8
 8007076:	4809      	ldr	r0, [pc, #36]	; (800709c <TP_Write+0x68>)
 8007078:	f7fb fbb6 	bl	80027e8 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(TP_CLK_PORT, TP_CLK_PIN, GPIO_PIN_RESET);        
 800707c:	2200      	movs	r2, #0
 800707e:	2108      	movs	r1, #8
 8007080:	4806      	ldr	r0, [pc, #24]	; (800709c <TP_Write+0x68>)
 8007082:	f7fb fbb1 	bl	80027e8 <HAL_GPIO_WritePin>
        i--;
 8007086:	7bfb      	ldrb	r3, [r7, #15]
 8007088:	3b01      	subs	r3, #1
 800708a:	73fb      	strb	r3, [r7, #15]
    while(i > 0)
 800708c:	7bfb      	ldrb	r3, [r7, #15]
 800708e:	2b00      	cmp	r3, #0
 8007090:	d1dd      	bne.n	800704e <TP_Write+0x1a>
    };
}
 8007092:	bf00      	nop
 8007094:	3710      	adds	r7, #16
 8007096:	46bd      	mov	sp, r7
 8007098:	bd80      	pop	{r7, pc}
 800709a:	bf00      	nop
 800709c:	40021000 	.word	0x40021000

080070a0 <TP_Read_Coordinates>:



//Read coordinates of touchscreen press. Position[0] = X, Position[1] = Y
uint8_t TP_Read_Coordinates(uint16_t Coordinates[2])
{
 80070a0:	b580      	push	{r7, lr}
 80070a2:	b08a      	sub	sp, #40	; 0x28
 80070a4:	af00      	add	r7, sp, #0
 80070a6:	6078      	str	r0, [r7, #4]
		HAL_GPIO_WritePin(TP_CLK_PORT, TP_CLK_PIN, GPIO_PIN_SET);		
 80070a8:	2201      	movs	r2, #1
 80070aa:	2108      	movs	r1, #8
 80070ac:	485a      	ldr	r0, [pc, #360]	; (8007218 <TP_Read_Coordinates+0x178>)
 80070ae:	f7fb fb9b 	bl	80027e8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(TP_MOSI_PORT, TP_MOSI_PIN, GPIO_PIN_SET);		
 80070b2:	2201      	movs	r2, #1
 80070b4:	2120      	movs	r1, #32
 80070b6:	4858      	ldr	r0, [pc, #352]	; (8007218 <TP_Read_Coordinates+0x178>)
 80070b8:	f7fb fb96 	bl	80027e8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(TP_CS_PORT, TP_CS_PIN, GPIO_PIN_SET);		
 80070bc:	2201      	movs	r2, #1
 80070be:	2140      	movs	r1, #64	; 0x40
 80070c0:	4855      	ldr	r0, [pc, #340]	; (8007218 <TP_Read_Coordinates+0x178>)
 80070c2:	f7fb fb91 	bl	80027e8 <HAL_GPIO_WritePin>

	
	
    uint32_t avg_x, avg_y = 0;		
 80070c6:	2300      	movs	r3, #0
 80070c8:	623b      	str	r3, [r7, #32]
		uint16_t rawx, rawy = 0;	
 80070ca:	2300      	movs	r3, #0
 80070cc:	81fb      	strh	r3, [r7, #14]
		uint32_t calculating_x, calculating_y = 0;
 80070ce:	2300      	movs	r3, #0
 80070d0:	61bb      	str	r3, [r7, #24]
	
    uint32_t samples = NO_OF_POSITION_SAMPLES;
 80070d2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80070d6:	617b      	str	r3, [r7, #20]
    uint32_t counted_samples = 0;
 80070d8:	2300      	movs	r3, #0
 80070da:	613b      	str	r3, [r7, #16]

		HAL_GPIO_WritePin(TP_CS_PORT, TP_CS_PIN, GPIO_PIN_RESET);
 80070dc:	2200      	movs	r2, #0
 80070de:	2140      	movs	r1, #64	; 0x40
 80070e0:	484d      	ldr	r0, [pc, #308]	; (8007218 <TP_Read_Coordinates+0x178>)
 80070e2:	f7fb fb81 	bl	80027e8 <HAL_GPIO_WritePin>

	
    while((samples > 0)&&(HAL_GPIO_ReadPin(TP_IRQ_PORT, TP_IRQ_PIN) == 0))
 80070e6:	e023      	b.n	8007130 <TP_Read_Coordinates+0x90>
    {			
        TP_Write(CMD_RDY);
 80070e8:	2090      	movs	r0, #144	; 0x90
 80070ea:	f7ff ffa3 	bl	8007034 <TP_Write>

				rawy = TP_Read();	
 80070ee:	f7ff ff75 	bl	8006fdc <TP_Read>
 80070f2:	4603      	mov	r3, r0
 80070f4:	81fb      	strh	r3, [r7, #14]
				avg_y += rawy;
 80070f6:	89fb      	ldrh	r3, [r7, #14]
 80070f8:	6a3a      	ldr	r2, [r7, #32]
 80070fa:	4413      	add	r3, r2
 80070fc:	623b      	str	r3, [r7, #32]
				calculating_y += rawy;
 80070fe:	89fb      	ldrh	r3, [r7, #14]
 8007100:	69ba      	ldr	r2, [r7, #24]
 8007102:	4413      	add	r3, r2
 8007104:	61bb      	str	r3, [r7, #24]

				
        TP_Write(CMD_RDX);
 8007106:	20d0      	movs	r0, #208	; 0xd0
 8007108:	f7ff ff94 	bl	8007034 <TP_Write>
        rawx = TP_Read();
 800710c:	f7ff ff66 	bl	8006fdc <TP_Read>
 8007110:	4603      	mov	r3, r0
 8007112:	81bb      	strh	r3, [r7, #12]
				avg_x += rawx;
 8007114:	89bb      	ldrh	r3, [r7, #12]
 8007116:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007118:	4413      	add	r3, r2
 800711a:	627b      	str	r3, [r7, #36]	; 0x24
				calculating_x += rawx;
 800711c:	89bb      	ldrh	r3, [r7, #12]
 800711e:	69fa      	ldr	r2, [r7, #28]
 8007120:	4413      	add	r3, r2
 8007122:	61fb      	str	r3, [r7, #28]
        samples--;
 8007124:	697b      	ldr	r3, [r7, #20]
 8007126:	3b01      	subs	r3, #1
 8007128:	617b      	str	r3, [r7, #20]
				counted_samples++;
 800712a:	693b      	ldr	r3, [r7, #16]
 800712c:	3301      	adds	r3, #1
 800712e:	613b      	str	r3, [r7, #16]
    while((samples > 0)&&(HAL_GPIO_ReadPin(TP_IRQ_PORT, TP_IRQ_PIN) == 0))
 8007130:	697b      	ldr	r3, [r7, #20]
 8007132:	2b00      	cmp	r3, #0
 8007134:	d006      	beq.n	8007144 <TP_Read_Coordinates+0xa4>
 8007136:	2104      	movs	r1, #4
 8007138:	4837      	ldr	r0, [pc, #220]	; (8007218 <TP_Read_Coordinates+0x178>)
 800713a:	f7fb fb3d 	bl	80027b8 <HAL_GPIO_ReadPin>
 800713e:	4603      	mov	r3, r0
 8007140:	2b00      	cmp	r3, #0
 8007142:	d0d1      	beq.n	80070e8 <TP_Read_Coordinates+0x48>
    };
		
		HAL_GPIO_WritePin(TP_CS_PORT, TP_CS_PIN, GPIO_PIN_SET);
 8007144:	2201      	movs	r2, #1
 8007146:	2140      	movs	r1, #64	; 0x40
 8007148:	4833      	ldr	r0, [pc, #204]	; (8007218 <TP_Read_Coordinates+0x178>)
 800714a:	f7fb fb4d 	bl	80027e8 <HAL_GPIO_WritePin>

		
		if((counted_samples == NO_OF_POSITION_SAMPLES)&&(HAL_GPIO_ReadPin(TP_IRQ_PORT, TP_IRQ_PIN) == 0))
 800714e:	693b      	ldr	r3, [r7, #16]
 8007150:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007154:	d14d      	bne.n	80071f2 <TP_Read_Coordinates+0x152>
 8007156:	2104      	movs	r1, #4
 8007158:	482f      	ldr	r0, [pc, #188]	; (8007218 <TP_Read_Coordinates+0x178>)
 800715a:	f7fb fb2d 	bl	80027b8 <HAL_GPIO_ReadPin>
 800715e:	4603      	mov	r3, r0
 8007160:	2b00      	cmp	r3, #0
 8007162:	d146      	bne.n	80071f2 <TP_Read_Coordinates+0x152>
		{
		
		calculating_x /= counted_samples;
 8007164:	69fa      	ldr	r2, [r7, #28]
 8007166:	693b      	ldr	r3, [r7, #16]
 8007168:	fbb2 f3f3 	udiv	r3, r2, r3
 800716c:	61fb      	str	r3, [r7, #28]
		calculating_y /= counted_samples;
 800716e:	69ba      	ldr	r2, [r7, #24]
 8007170:	693b      	ldr	r3, [r7, #16]
 8007172:	fbb2 f3f3 	udiv	r3, r2, r3
 8007176:	61bb      	str	r3, [r7, #24]
		
		rawx = calculating_x;
 8007178:	69fb      	ldr	r3, [r7, #28]
 800717a:	81bb      	strh	r3, [r7, #12]
		rawy = calculating_y;		
 800717c:	69bb      	ldr	r3, [r7, #24]
 800717e:	81fb      	strh	r3, [r7, #14]
		
		rawx *= -1;
 8007180:	89bb      	ldrh	r3, [r7, #12]
 8007182:	425b      	negs	r3, r3
 8007184:	81bb      	strh	r3, [r7, #12]
		rawy *= -1;
 8007186:	89fb      	ldrh	r3, [r7, #14]
 8007188:	425b      	negs	r3, r3
 800718a:	81fb      	strh	r3, [r7, #14]
		
		//CONVERTING 16bit Value to Screen coordinates
    // 65535/273 = 240!
		// 65535/204 = 320!
    Coordinates[0] = ((240 - (rawx/X_TRANSLATION)) - X_OFFSET)*X_MAGNITUDE;
 800718c:	89ba      	ldrh	r2, [r7, #12]
 800718e:	4b23      	ldr	r3, [pc, #140]	; (800721c <TP_Read_Coordinates+0x17c>)
 8007190:	fba3 1302 	umull	r1, r3, r3, r2
 8007194:	1ad2      	subs	r2, r2, r3
 8007196:	0852      	lsrs	r2, r2, #1
 8007198:	4413      	add	r3, r2
 800719a:	0a1b      	lsrs	r3, r3, #8
 800719c:	b29b      	uxth	r3, r3
 800719e:	f1c3 03e3 	rsb	r3, r3, #227	; 0xe3
 80071a2:	ee07 3a90 	vmov	s15, r3
 80071a6:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80071aa:	ed9f 6b19 	vldr	d6, [pc, #100]	; 8007210 <TP_Read_Coordinates+0x170>
 80071ae:	ee27 7b06 	vmul.f64	d7, d7, d6
 80071b2:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80071b6:	ee17 3a90 	vmov	r3, s15
 80071ba:	b29a      	uxth	r2, r3
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	801a      	strh	r2, [r3, #0]
		Coordinates[1] = ((rawy/Y_TRANSLATION)- Y_OFFSET)*Y_MAGNITUDE;
 80071c0:	89fb      	ldrh	r3, [r7, #14]
 80071c2:	4a17      	ldr	r2, [pc, #92]	; (8007220 <TP_Read_Coordinates+0x180>)
 80071c4:	fba2 2303 	umull	r2, r3, r2, r3
 80071c8:	09db      	lsrs	r3, r3, #7
 80071ca:	b29b      	uxth	r3, r3
 80071cc:	3b0f      	subs	r3, #15
 80071ce:	ee07 3a90 	vmov	s15, r3
 80071d2:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80071d6:	ed9f 6b0e 	vldr	d6, [pc, #56]	; 8007210 <TP_Read_Coordinates+0x170>
 80071da:	ee27 7b06 	vmul.f64	d7, d7, d6
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	3302      	adds	r3, #2
 80071e2:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80071e6:	ee17 2a90 	vmov	r2, s15
 80071ea:	b292      	uxth	r2, r2
 80071ec:	801a      	strh	r2, [r3, #0]
		
		return TOUCHPAD_DATA_OK;			
 80071ee:	2301      	movs	r3, #1
 80071f0:	e007      	b.n	8007202 <TP_Read_Coordinates+0x162>
		}
		else
		{
			Coordinates[0] = 0;
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	2200      	movs	r2, #0
 80071f6:	801a      	strh	r2, [r3, #0]
			Coordinates[1] = 0;
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	3302      	adds	r3, #2
 80071fc:	2200      	movs	r2, #0
 80071fe:	801a      	strh	r2, [r3, #0]
			return TOUCHPAD_DATA_NOISY;
 8007200:	2300      	movs	r3, #0
		}
}
 8007202:	4618      	mov	r0, r3
 8007204:	3728      	adds	r7, #40	; 0x28
 8007206:	46bd      	mov	sp, r7
 8007208:	bd80      	pop	{r7, pc}
 800720a:	bf00      	nop
 800720c:	f3af 8000 	nop.w
 8007210:	28f5c28f 	.word	0x28f5c28f
 8007214:	3ff28f5c 	.word	0x3ff28f5c
 8007218:	40021000 	.word	0x40021000
 800721c:	e01e01e1 	.word	0xe01e01e1
 8007220:	a0a0a0a1 	.word	0xa0a0a0a1

08007224 <TP_Touchpad_Pressed>:

//Check if Touchpad was pressed. Returns TOUCHPAD_PRESSED (1) or TOUCHPAD_NOT_PRESSED (0)
uint8_t TP_Touchpad_Pressed(void)
{
 8007224:	b580      	push	{r7, lr}
 8007226:	af00      	add	r7, sp, #0
	if(HAL_GPIO_ReadPin(TP_IRQ_PORT, TP_IRQ_PIN) == 0)
 8007228:	2104      	movs	r1, #4
 800722a:	4805      	ldr	r0, [pc, #20]	; (8007240 <TP_Touchpad_Pressed+0x1c>)
 800722c:	f7fb fac4 	bl	80027b8 <HAL_GPIO_ReadPin>
 8007230:	4603      	mov	r3, r0
 8007232:	2b00      	cmp	r3, #0
 8007234:	d101      	bne.n	800723a <TP_Touchpad_Pressed+0x16>
	{
		return TOUCHPAD_PRESSED;
 8007236:	2301      	movs	r3, #1
 8007238:	e000      	b.n	800723c <TP_Touchpad_Pressed+0x18>
	}
	else
	{
		return TOUCHPAD_NOT_PRESSED;
 800723a:	2300      	movs	r3, #0
	}
}
 800723c:	4618      	mov	r0, r3
 800723e:	bd80      	pop	{r7, pc}
 8007240:	40021000 	.word	0x40021000

08007244 <__errno>:
 8007244:	4b01      	ldr	r3, [pc, #4]	; (800724c <__errno+0x8>)
 8007246:	6818      	ldr	r0, [r3, #0]
 8007248:	4770      	bx	lr
 800724a:	bf00      	nop
 800724c:	20000010 	.word	0x20000010

08007250 <__libc_init_array>:
 8007250:	b570      	push	{r4, r5, r6, lr}
 8007252:	4e0d      	ldr	r6, [pc, #52]	; (8007288 <__libc_init_array+0x38>)
 8007254:	4c0d      	ldr	r4, [pc, #52]	; (800728c <__libc_init_array+0x3c>)
 8007256:	1ba4      	subs	r4, r4, r6
 8007258:	10a4      	asrs	r4, r4, #2
 800725a:	2500      	movs	r5, #0
 800725c:	42a5      	cmp	r5, r4
 800725e:	d109      	bne.n	8007274 <__libc_init_array+0x24>
 8007260:	4e0b      	ldr	r6, [pc, #44]	; (8007290 <__libc_init_array+0x40>)
 8007262:	4c0c      	ldr	r4, [pc, #48]	; (8007294 <__libc_init_array+0x44>)
 8007264:	f003 fc90 	bl	800ab88 <_init>
 8007268:	1ba4      	subs	r4, r4, r6
 800726a:	10a4      	asrs	r4, r4, #2
 800726c:	2500      	movs	r5, #0
 800726e:	42a5      	cmp	r5, r4
 8007270:	d105      	bne.n	800727e <__libc_init_array+0x2e>
 8007272:	bd70      	pop	{r4, r5, r6, pc}
 8007274:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007278:	4798      	blx	r3
 800727a:	3501      	adds	r5, #1
 800727c:	e7ee      	b.n	800725c <__libc_init_array+0xc>
 800727e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007282:	4798      	blx	r3
 8007284:	3501      	adds	r5, #1
 8007286:	e7f2      	b.n	800726e <__libc_init_array+0x1e>
 8007288:	08030908 	.word	0x08030908
 800728c:	08030908 	.word	0x08030908
 8007290:	08030908 	.word	0x08030908
 8007294:	0803090c 	.word	0x0803090c

08007298 <memcpy>:
 8007298:	b510      	push	{r4, lr}
 800729a:	1e43      	subs	r3, r0, #1
 800729c:	440a      	add	r2, r1
 800729e:	4291      	cmp	r1, r2
 80072a0:	d100      	bne.n	80072a4 <memcpy+0xc>
 80072a2:	bd10      	pop	{r4, pc}
 80072a4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80072a8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80072ac:	e7f7      	b.n	800729e <memcpy+0x6>

080072ae <memset>:
 80072ae:	4402      	add	r2, r0
 80072b0:	4603      	mov	r3, r0
 80072b2:	4293      	cmp	r3, r2
 80072b4:	d100      	bne.n	80072b8 <memset+0xa>
 80072b6:	4770      	bx	lr
 80072b8:	f803 1b01 	strb.w	r1, [r3], #1
 80072bc:	e7f9      	b.n	80072b2 <memset+0x4>

080072be <__cvt>:
 80072be:	b5f0      	push	{r4, r5, r6, r7, lr}
 80072c0:	ed2d 8b02 	vpush	{d8}
 80072c4:	eeb0 8b40 	vmov.f64	d8, d0
 80072c8:	b085      	sub	sp, #20
 80072ca:	4617      	mov	r7, r2
 80072cc:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 80072ce:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80072d0:	ee18 2a90 	vmov	r2, s17
 80072d4:	f025 0520 	bic.w	r5, r5, #32
 80072d8:	2a00      	cmp	r2, #0
 80072da:	bfb6      	itet	lt
 80072dc:	222d      	movlt	r2, #45	; 0x2d
 80072de:	2200      	movge	r2, #0
 80072e0:	eeb1 8b40 	vneglt.f64	d8, d0
 80072e4:	2d46      	cmp	r5, #70	; 0x46
 80072e6:	460c      	mov	r4, r1
 80072e8:	701a      	strb	r2, [r3, #0]
 80072ea:	d004      	beq.n	80072f6 <__cvt+0x38>
 80072ec:	2d45      	cmp	r5, #69	; 0x45
 80072ee:	d100      	bne.n	80072f2 <__cvt+0x34>
 80072f0:	3401      	adds	r4, #1
 80072f2:	2102      	movs	r1, #2
 80072f4:	e000      	b.n	80072f8 <__cvt+0x3a>
 80072f6:	2103      	movs	r1, #3
 80072f8:	ab03      	add	r3, sp, #12
 80072fa:	9301      	str	r3, [sp, #4]
 80072fc:	ab02      	add	r3, sp, #8
 80072fe:	9300      	str	r3, [sp, #0]
 8007300:	4622      	mov	r2, r4
 8007302:	4633      	mov	r3, r6
 8007304:	eeb0 0b48 	vmov.f64	d0, d8
 8007308:	f001 fd1e 	bl	8008d48 <_dtoa_r>
 800730c:	2d47      	cmp	r5, #71	; 0x47
 800730e:	d101      	bne.n	8007314 <__cvt+0x56>
 8007310:	07fb      	lsls	r3, r7, #31
 8007312:	d51e      	bpl.n	8007352 <__cvt+0x94>
 8007314:	2d46      	cmp	r5, #70	; 0x46
 8007316:	eb00 0304 	add.w	r3, r0, r4
 800731a:	d10c      	bne.n	8007336 <__cvt+0x78>
 800731c:	7802      	ldrb	r2, [r0, #0]
 800731e:	2a30      	cmp	r2, #48	; 0x30
 8007320:	d107      	bne.n	8007332 <__cvt+0x74>
 8007322:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8007326:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800732a:	bf1c      	itt	ne
 800732c:	f1c4 0401 	rsbne	r4, r4, #1
 8007330:	6034      	strne	r4, [r6, #0]
 8007332:	6832      	ldr	r2, [r6, #0]
 8007334:	4413      	add	r3, r2
 8007336:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800733a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800733e:	d007      	beq.n	8007350 <__cvt+0x92>
 8007340:	2130      	movs	r1, #48	; 0x30
 8007342:	9a03      	ldr	r2, [sp, #12]
 8007344:	429a      	cmp	r2, r3
 8007346:	d204      	bcs.n	8007352 <__cvt+0x94>
 8007348:	1c54      	adds	r4, r2, #1
 800734a:	9403      	str	r4, [sp, #12]
 800734c:	7011      	strb	r1, [r2, #0]
 800734e:	e7f8      	b.n	8007342 <__cvt+0x84>
 8007350:	9303      	str	r3, [sp, #12]
 8007352:	9b03      	ldr	r3, [sp, #12]
 8007354:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007356:	1a1b      	subs	r3, r3, r0
 8007358:	6013      	str	r3, [r2, #0]
 800735a:	b005      	add	sp, #20
 800735c:	ecbd 8b02 	vpop	{d8}
 8007360:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007362 <__exponent>:
 8007362:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007364:	2900      	cmp	r1, #0
 8007366:	4604      	mov	r4, r0
 8007368:	bfba      	itte	lt
 800736a:	4249      	neglt	r1, r1
 800736c:	232d      	movlt	r3, #45	; 0x2d
 800736e:	232b      	movge	r3, #43	; 0x2b
 8007370:	2909      	cmp	r1, #9
 8007372:	f804 2b02 	strb.w	r2, [r4], #2
 8007376:	7043      	strb	r3, [r0, #1]
 8007378:	dd20      	ble.n	80073bc <__exponent+0x5a>
 800737a:	f10d 0307 	add.w	r3, sp, #7
 800737e:	461f      	mov	r7, r3
 8007380:	260a      	movs	r6, #10
 8007382:	fb91 f5f6 	sdiv	r5, r1, r6
 8007386:	fb06 1115 	mls	r1, r6, r5, r1
 800738a:	3130      	adds	r1, #48	; 0x30
 800738c:	2d09      	cmp	r5, #9
 800738e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007392:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 8007396:	4629      	mov	r1, r5
 8007398:	dc09      	bgt.n	80073ae <__exponent+0x4c>
 800739a:	3130      	adds	r1, #48	; 0x30
 800739c:	3b02      	subs	r3, #2
 800739e:	f802 1c01 	strb.w	r1, [r2, #-1]
 80073a2:	42bb      	cmp	r3, r7
 80073a4:	4622      	mov	r2, r4
 80073a6:	d304      	bcc.n	80073b2 <__exponent+0x50>
 80073a8:	1a10      	subs	r0, r2, r0
 80073aa:	b003      	add	sp, #12
 80073ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80073ae:	4613      	mov	r3, r2
 80073b0:	e7e7      	b.n	8007382 <__exponent+0x20>
 80073b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80073b6:	f804 2b01 	strb.w	r2, [r4], #1
 80073ba:	e7f2      	b.n	80073a2 <__exponent+0x40>
 80073bc:	2330      	movs	r3, #48	; 0x30
 80073be:	4419      	add	r1, r3
 80073c0:	7083      	strb	r3, [r0, #2]
 80073c2:	1d02      	adds	r2, r0, #4
 80073c4:	70c1      	strb	r1, [r0, #3]
 80073c6:	e7ef      	b.n	80073a8 <__exponent+0x46>

080073c8 <_printf_float>:
 80073c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073cc:	b08d      	sub	sp, #52	; 0x34
 80073ce:	460c      	mov	r4, r1
 80073d0:	4616      	mov	r6, r2
 80073d2:	461f      	mov	r7, r3
 80073d4:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 80073d8:	4605      	mov	r5, r0
 80073da:	f002 fd2d 	bl	8009e38 <_localeconv_r>
 80073de:	f8d0 b000 	ldr.w	fp, [r0]
 80073e2:	4658      	mov	r0, fp
 80073e4:	f7f8 ff2c 	bl	8000240 <strlen>
 80073e8:	2300      	movs	r3, #0
 80073ea:	930a      	str	r3, [sp, #40]	; 0x28
 80073ec:	f8d8 3000 	ldr.w	r3, [r8]
 80073f0:	9005      	str	r0, [sp, #20]
 80073f2:	3307      	adds	r3, #7
 80073f4:	f023 0307 	bic.w	r3, r3, #7
 80073f8:	f103 0108 	add.w	r1, r3, #8
 80073fc:	f894 9018 	ldrb.w	r9, [r4, #24]
 8007400:	6822      	ldr	r2, [r4, #0]
 8007402:	f8c8 1000 	str.w	r1, [r8]
 8007406:	e9d3 0100 	ldrd	r0, r1, [r3]
 800740a:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 800740e:	ed9f 7ba2 	vldr	d7, [pc, #648]	; 8007698 <_printf_float+0x2d0>
 8007412:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 8007416:	eeb0 6bc0 	vabs.f64	d6, d0
 800741a:	eeb4 6b47 	vcmp.f64	d6, d7
 800741e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007422:	dd24      	ble.n	800746e <_printf_float+0xa6>
 8007424:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8007428:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800742c:	d502      	bpl.n	8007434 <_printf_float+0x6c>
 800742e:	232d      	movs	r3, #45	; 0x2d
 8007430:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007434:	499a      	ldr	r1, [pc, #616]	; (80076a0 <_printf_float+0x2d8>)
 8007436:	4b9b      	ldr	r3, [pc, #620]	; (80076a4 <_printf_float+0x2dc>)
 8007438:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800743c:	bf8c      	ite	hi
 800743e:	4688      	movhi	r8, r1
 8007440:	4698      	movls	r8, r3
 8007442:	f022 0204 	bic.w	r2, r2, #4
 8007446:	2303      	movs	r3, #3
 8007448:	6123      	str	r3, [r4, #16]
 800744a:	6022      	str	r2, [r4, #0]
 800744c:	f04f 0a00 	mov.w	sl, #0
 8007450:	9700      	str	r7, [sp, #0]
 8007452:	4633      	mov	r3, r6
 8007454:	aa0b      	add	r2, sp, #44	; 0x2c
 8007456:	4621      	mov	r1, r4
 8007458:	4628      	mov	r0, r5
 800745a:	f000 f9e1 	bl	8007820 <_printf_common>
 800745e:	3001      	adds	r0, #1
 8007460:	f040 8089 	bne.w	8007576 <_printf_float+0x1ae>
 8007464:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007468:	b00d      	add	sp, #52	; 0x34
 800746a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800746e:	eeb4 0b40 	vcmp.f64	d0, d0
 8007472:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007476:	d702      	bvc.n	800747e <_printf_float+0xb6>
 8007478:	498b      	ldr	r1, [pc, #556]	; (80076a8 <_printf_float+0x2e0>)
 800747a:	4b8c      	ldr	r3, [pc, #560]	; (80076ac <_printf_float+0x2e4>)
 800747c:	e7dc      	b.n	8007438 <_printf_float+0x70>
 800747e:	6861      	ldr	r1, [r4, #4]
 8007480:	1c4b      	adds	r3, r1, #1
 8007482:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007486:	ab0a      	add	r3, sp, #40	; 0x28
 8007488:	a809      	add	r0, sp, #36	; 0x24
 800748a:	d13b      	bne.n	8007504 <_printf_float+0x13c>
 800748c:	2106      	movs	r1, #6
 800748e:	6061      	str	r1, [r4, #4]
 8007490:	f04f 0c00 	mov.w	ip, #0
 8007494:	e9cd 3c02 	strd	r3, ip, [sp, #8]
 8007498:	e9cd 0900 	strd	r0, r9, [sp]
 800749c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80074a0:	6022      	str	r2, [r4, #0]
 80074a2:	6861      	ldr	r1, [r4, #4]
 80074a4:	4628      	mov	r0, r5
 80074a6:	f7ff ff0a 	bl	80072be <__cvt>
 80074aa:	f009 03df 	and.w	r3, r9, #223	; 0xdf
 80074ae:	2b47      	cmp	r3, #71	; 0x47
 80074b0:	4680      	mov	r8, r0
 80074b2:	d109      	bne.n	80074c8 <_printf_float+0x100>
 80074b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80074b6:	1cd8      	adds	r0, r3, #3
 80074b8:	db02      	blt.n	80074c0 <_printf_float+0xf8>
 80074ba:	6862      	ldr	r2, [r4, #4]
 80074bc:	4293      	cmp	r3, r2
 80074be:	dd47      	ble.n	8007550 <_printf_float+0x188>
 80074c0:	f1a9 0902 	sub.w	r9, r9, #2
 80074c4:	fa5f f989 	uxtb.w	r9, r9
 80074c8:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80074cc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80074ce:	d824      	bhi.n	800751a <_printf_float+0x152>
 80074d0:	3901      	subs	r1, #1
 80074d2:	464a      	mov	r2, r9
 80074d4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80074d8:	9109      	str	r1, [sp, #36]	; 0x24
 80074da:	f7ff ff42 	bl	8007362 <__exponent>
 80074de:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80074e0:	1813      	adds	r3, r2, r0
 80074e2:	2a01      	cmp	r2, #1
 80074e4:	4682      	mov	sl, r0
 80074e6:	6123      	str	r3, [r4, #16]
 80074e8:	dc02      	bgt.n	80074f0 <_printf_float+0x128>
 80074ea:	6822      	ldr	r2, [r4, #0]
 80074ec:	07d1      	lsls	r1, r2, #31
 80074ee:	d501      	bpl.n	80074f4 <_printf_float+0x12c>
 80074f0:	3301      	adds	r3, #1
 80074f2:	6123      	str	r3, [r4, #16]
 80074f4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d0a9      	beq.n	8007450 <_printf_float+0x88>
 80074fc:	232d      	movs	r3, #45	; 0x2d
 80074fe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007502:	e7a5      	b.n	8007450 <_printf_float+0x88>
 8007504:	f1b9 0f67 	cmp.w	r9, #103	; 0x67
 8007508:	f000 8178 	beq.w	80077fc <_printf_float+0x434>
 800750c:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8007510:	d1be      	bne.n	8007490 <_printf_float+0xc8>
 8007512:	2900      	cmp	r1, #0
 8007514:	d1bc      	bne.n	8007490 <_printf_float+0xc8>
 8007516:	2101      	movs	r1, #1
 8007518:	e7b9      	b.n	800748e <_printf_float+0xc6>
 800751a:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800751e:	d119      	bne.n	8007554 <_printf_float+0x18c>
 8007520:	2900      	cmp	r1, #0
 8007522:	6863      	ldr	r3, [r4, #4]
 8007524:	dd0c      	ble.n	8007540 <_printf_float+0x178>
 8007526:	6121      	str	r1, [r4, #16]
 8007528:	b913      	cbnz	r3, 8007530 <_printf_float+0x168>
 800752a:	6822      	ldr	r2, [r4, #0]
 800752c:	07d2      	lsls	r2, r2, #31
 800752e:	d502      	bpl.n	8007536 <_printf_float+0x16e>
 8007530:	3301      	adds	r3, #1
 8007532:	440b      	add	r3, r1
 8007534:	6123      	str	r3, [r4, #16]
 8007536:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007538:	65a3      	str	r3, [r4, #88]	; 0x58
 800753a:	f04f 0a00 	mov.w	sl, #0
 800753e:	e7d9      	b.n	80074f4 <_printf_float+0x12c>
 8007540:	b913      	cbnz	r3, 8007548 <_printf_float+0x180>
 8007542:	6822      	ldr	r2, [r4, #0]
 8007544:	07d0      	lsls	r0, r2, #31
 8007546:	d501      	bpl.n	800754c <_printf_float+0x184>
 8007548:	3302      	adds	r3, #2
 800754a:	e7f3      	b.n	8007534 <_printf_float+0x16c>
 800754c:	2301      	movs	r3, #1
 800754e:	e7f1      	b.n	8007534 <_printf_float+0x16c>
 8007550:	f04f 0967 	mov.w	r9, #103	; 0x67
 8007554:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8007558:	4293      	cmp	r3, r2
 800755a:	db05      	blt.n	8007568 <_printf_float+0x1a0>
 800755c:	6822      	ldr	r2, [r4, #0]
 800755e:	6123      	str	r3, [r4, #16]
 8007560:	07d1      	lsls	r1, r2, #31
 8007562:	d5e8      	bpl.n	8007536 <_printf_float+0x16e>
 8007564:	3301      	adds	r3, #1
 8007566:	e7e5      	b.n	8007534 <_printf_float+0x16c>
 8007568:	2b00      	cmp	r3, #0
 800756a:	bfd4      	ite	le
 800756c:	f1c3 0302 	rsble	r3, r3, #2
 8007570:	2301      	movgt	r3, #1
 8007572:	4413      	add	r3, r2
 8007574:	e7de      	b.n	8007534 <_printf_float+0x16c>
 8007576:	6823      	ldr	r3, [r4, #0]
 8007578:	055a      	lsls	r2, r3, #21
 800757a:	d407      	bmi.n	800758c <_printf_float+0x1c4>
 800757c:	6923      	ldr	r3, [r4, #16]
 800757e:	4642      	mov	r2, r8
 8007580:	4631      	mov	r1, r6
 8007582:	4628      	mov	r0, r5
 8007584:	47b8      	blx	r7
 8007586:	3001      	adds	r0, #1
 8007588:	d12a      	bne.n	80075e0 <_printf_float+0x218>
 800758a:	e76b      	b.n	8007464 <_printf_float+0x9c>
 800758c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8007590:	f240 80de 	bls.w	8007750 <_printf_float+0x388>
 8007594:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8007598:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800759c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80075a0:	d133      	bne.n	800760a <_printf_float+0x242>
 80075a2:	2301      	movs	r3, #1
 80075a4:	4a42      	ldr	r2, [pc, #264]	; (80076b0 <_printf_float+0x2e8>)
 80075a6:	4631      	mov	r1, r6
 80075a8:	4628      	mov	r0, r5
 80075aa:	47b8      	blx	r7
 80075ac:	3001      	adds	r0, #1
 80075ae:	f43f af59 	beq.w	8007464 <_printf_float+0x9c>
 80075b2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80075b6:	429a      	cmp	r2, r3
 80075b8:	db02      	blt.n	80075c0 <_printf_float+0x1f8>
 80075ba:	6823      	ldr	r3, [r4, #0]
 80075bc:	07d8      	lsls	r0, r3, #31
 80075be:	d50f      	bpl.n	80075e0 <_printf_float+0x218>
 80075c0:	9b05      	ldr	r3, [sp, #20]
 80075c2:	465a      	mov	r2, fp
 80075c4:	4631      	mov	r1, r6
 80075c6:	4628      	mov	r0, r5
 80075c8:	47b8      	blx	r7
 80075ca:	3001      	adds	r0, #1
 80075cc:	f43f af4a 	beq.w	8007464 <_printf_float+0x9c>
 80075d0:	f04f 0800 	mov.w	r8, #0
 80075d4:	f104 091a 	add.w	r9, r4, #26
 80075d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80075da:	3b01      	subs	r3, #1
 80075dc:	4543      	cmp	r3, r8
 80075de:	dc09      	bgt.n	80075f4 <_printf_float+0x22c>
 80075e0:	6823      	ldr	r3, [r4, #0]
 80075e2:	079b      	lsls	r3, r3, #30
 80075e4:	f100 8105 	bmi.w	80077f2 <_printf_float+0x42a>
 80075e8:	68e0      	ldr	r0, [r4, #12]
 80075ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80075ec:	4298      	cmp	r0, r3
 80075ee:	bfb8      	it	lt
 80075f0:	4618      	movlt	r0, r3
 80075f2:	e739      	b.n	8007468 <_printf_float+0xa0>
 80075f4:	2301      	movs	r3, #1
 80075f6:	464a      	mov	r2, r9
 80075f8:	4631      	mov	r1, r6
 80075fa:	4628      	mov	r0, r5
 80075fc:	47b8      	blx	r7
 80075fe:	3001      	adds	r0, #1
 8007600:	f43f af30 	beq.w	8007464 <_printf_float+0x9c>
 8007604:	f108 0801 	add.w	r8, r8, #1
 8007608:	e7e6      	b.n	80075d8 <_printf_float+0x210>
 800760a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800760c:	2b00      	cmp	r3, #0
 800760e:	dc2b      	bgt.n	8007668 <_printf_float+0x2a0>
 8007610:	2301      	movs	r3, #1
 8007612:	4a27      	ldr	r2, [pc, #156]	; (80076b0 <_printf_float+0x2e8>)
 8007614:	4631      	mov	r1, r6
 8007616:	4628      	mov	r0, r5
 8007618:	47b8      	blx	r7
 800761a:	3001      	adds	r0, #1
 800761c:	f43f af22 	beq.w	8007464 <_printf_float+0x9c>
 8007620:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007622:	b923      	cbnz	r3, 800762e <_printf_float+0x266>
 8007624:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007626:	b913      	cbnz	r3, 800762e <_printf_float+0x266>
 8007628:	6823      	ldr	r3, [r4, #0]
 800762a:	07d9      	lsls	r1, r3, #31
 800762c:	d5d8      	bpl.n	80075e0 <_printf_float+0x218>
 800762e:	9b05      	ldr	r3, [sp, #20]
 8007630:	465a      	mov	r2, fp
 8007632:	4631      	mov	r1, r6
 8007634:	4628      	mov	r0, r5
 8007636:	47b8      	blx	r7
 8007638:	3001      	adds	r0, #1
 800763a:	f43f af13 	beq.w	8007464 <_printf_float+0x9c>
 800763e:	f04f 0900 	mov.w	r9, #0
 8007642:	f104 0a1a 	add.w	sl, r4, #26
 8007646:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007648:	425b      	negs	r3, r3
 800764a:	454b      	cmp	r3, r9
 800764c:	dc01      	bgt.n	8007652 <_printf_float+0x28a>
 800764e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007650:	e795      	b.n	800757e <_printf_float+0x1b6>
 8007652:	2301      	movs	r3, #1
 8007654:	4652      	mov	r2, sl
 8007656:	4631      	mov	r1, r6
 8007658:	4628      	mov	r0, r5
 800765a:	47b8      	blx	r7
 800765c:	3001      	adds	r0, #1
 800765e:	f43f af01 	beq.w	8007464 <_printf_float+0x9c>
 8007662:	f109 0901 	add.w	r9, r9, #1
 8007666:	e7ee      	b.n	8007646 <_printf_float+0x27e>
 8007668:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800766a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800766c:	429a      	cmp	r2, r3
 800766e:	bfa8      	it	ge
 8007670:	461a      	movge	r2, r3
 8007672:	2a00      	cmp	r2, #0
 8007674:	4691      	mov	r9, r2
 8007676:	dd07      	ble.n	8007688 <_printf_float+0x2c0>
 8007678:	4613      	mov	r3, r2
 800767a:	4631      	mov	r1, r6
 800767c:	4642      	mov	r2, r8
 800767e:	4628      	mov	r0, r5
 8007680:	47b8      	blx	r7
 8007682:	3001      	adds	r0, #1
 8007684:	f43f aeee 	beq.w	8007464 <_printf_float+0x9c>
 8007688:	f104 031a 	add.w	r3, r4, #26
 800768c:	f04f 0a00 	mov.w	sl, #0
 8007690:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007694:	9307      	str	r3, [sp, #28]
 8007696:	e017      	b.n	80076c8 <_printf_float+0x300>
 8007698:	ffffffff 	.word	0xffffffff
 800769c:	7fefffff 	.word	0x7fefffff
 80076a0:	0803064c 	.word	0x0803064c
 80076a4:	08030648 	.word	0x08030648
 80076a8:	08030654 	.word	0x08030654
 80076ac:	08030650 	.word	0x08030650
 80076b0:	08030658 	.word	0x08030658
 80076b4:	2301      	movs	r3, #1
 80076b6:	9a07      	ldr	r2, [sp, #28]
 80076b8:	4631      	mov	r1, r6
 80076ba:	4628      	mov	r0, r5
 80076bc:	47b8      	blx	r7
 80076be:	3001      	adds	r0, #1
 80076c0:	f43f aed0 	beq.w	8007464 <_printf_float+0x9c>
 80076c4:	f10a 0a01 	add.w	sl, sl, #1
 80076c8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80076ca:	9306      	str	r3, [sp, #24]
 80076cc:	eba3 0309 	sub.w	r3, r3, r9
 80076d0:	4553      	cmp	r3, sl
 80076d2:	dcef      	bgt.n	80076b4 <_printf_float+0x2ec>
 80076d4:	9b06      	ldr	r3, [sp, #24]
 80076d6:	4498      	add	r8, r3
 80076d8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80076dc:	429a      	cmp	r2, r3
 80076de:	db15      	blt.n	800770c <_printf_float+0x344>
 80076e0:	6823      	ldr	r3, [r4, #0]
 80076e2:	07da      	lsls	r2, r3, #31
 80076e4:	d412      	bmi.n	800770c <_printf_float+0x344>
 80076e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80076e8:	9a06      	ldr	r2, [sp, #24]
 80076ea:	9909      	ldr	r1, [sp, #36]	; 0x24
 80076ec:	1a9a      	subs	r2, r3, r2
 80076ee:	eba3 0a01 	sub.w	sl, r3, r1
 80076f2:	4592      	cmp	sl, r2
 80076f4:	bfa8      	it	ge
 80076f6:	4692      	movge	sl, r2
 80076f8:	f1ba 0f00 	cmp.w	sl, #0
 80076fc:	dc0e      	bgt.n	800771c <_printf_float+0x354>
 80076fe:	f04f 0800 	mov.w	r8, #0
 8007702:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007706:	f104 091a 	add.w	r9, r4, #26
 800770a:	e019      	b.n	8007740 <_printf_float+0x378>
 800770c:	9b05      	ldr	r3, [sp, #20]
 800770e:	465a      	mov	r2, fp
 8007710:	4631      	mov	r1, r6
 8007712:	4628      	mov	r0, r5
 8007714:	47b8      	blx	r7
 8007716:	3001      	adds	r0, #1
 8007718:	d1e5      	bne.n	80076e6 <_printf_float+0x31e>
 800771a:	e6a3      	b.n	8007464 <_printf_float+0x9c>
 800771c:	4653      	mov	r3, sl
 800771e:	4642      	mov	r2, r8
 8007720:	4631      	mov	r1, r6
 8007722:	4628      	mov	r0, r5
 8007724:	47b8      	blx	r7
 8007726:	3001      	adds	r0, #1
 8007728:	d1e9      	bne.n	80076fe <_printf_float+0x336>
 800772a:	e69b      	b.n	8007464 <_printf_float+0x9c>
 800772c:	2301      	movs	r3, #1
 800772e:	464a      	mov	r2, r9
 8007730:	4631      	mov	r1, r6
 8007732:	4628      	mov	r0, r5
 8007734:	47b8      	blx	r7
 8007736:	3001      	adds	r0, #1
 8007738:	f43f ae94 	beq.w	8007464 <_printf_float+0x9c>
 800773c:	f108 0801 	add.w	r8, r8, #1
 8007740:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007744:	1a9b      	subs	r3, r3, r2
 8007746:	eba3 030a 	sub.w	r3, r3, sl
 800774a:	4543      	cmp	r3, r8
 800774c:	dcee      	bgt.n	800772c <_printf_float+0x364>
 800774e:	e747      	b.n	80075e0 <_printf_float+0x218>
 8007750:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007752:	2a01      	cmp	r2, #1
 8007754:	dc01      	bgt.n	800775a <_printf_float+0x392>
 8007756:	07db      	lsls	r3, r3, #31
 8007758:	d539      	bpl.n	80077ce <_printf_float+0x406>
 800775a:	2301      	movs	r3, #1
 800775c:	4642      	mov	r2, r8
 800775e:	4631      	mov	r1, r6
 8007760:	4628      	mov	r0, r5
 8007762:	47b8      	blx	r7
 8007764:	3001      	adds	r0, #1
 8007766:	f43f ae7d 	beq.w	8007464 <_printf_float+0x9c>
 800776a:	9b05      	ldr	r3, [sp, #20]
 800776c:	465a      	mov	r2, fp
 800776e:	4631      	mov	r1, r6
 8007770:	4628      	mov	r0, r5
 8007772:	47b8      	blx	r7
 8007774:	3001      	adds	r0, #1
 8007776:	f108 0801 	add.w	r8, r8, #1
 800777a:	f43f ae73 	beq.w	8007464 <_printf_float+0x9c>
 800777e:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8007782:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007784:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8007788:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800778c:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 8007790:	d018      	beq.n	80077c4 <_printf_float+0x3fc>
 8007792:	4642      	mov	r2, r8
 8007794:	4631      	mov	r1, r6
 8007796:	4628      	mov	r0, r5
 8007798:	47b8      	blx	r7
 800779a:	3001      	adds	r0, #1
 800779c:	d10e      	bne.n	80077bc <_printf_float+0x3f4>
 800779e:	e661      	b.n	8007464 <_printf_float+0x9c>
 80077a0:	2301      	movs	r3, #1
 80077a2:	464a      	mov	r2, r9
 80077a4:	4631      	mov	r1, r6
 80077a6:	4628      	mov	r0, r5
 80077a8:	47b8      	blx	r7
 80077aa:	3001      	adds	r0, #1
 80077ac:	f43f ae5a 	beq.w	8007464 <_printf_float+0x9c>
 80077b0:	f108 0801 	add.w	r8, r8, #1
 80077b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80077b6:	3b01      	subs	r3, #1
 80077b8:	4543      	cmp	r3, r8
 80077ba:	dcf1      	bgt.n	80077a0 <_printf_float+0x3d8>
 80077bc:	4653      	mov	r3, sl
 80077be:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80077c2:	e6dd      	b.n	8007580 <_printf_float+0x1b8>
 80077c4:	f04f 0800 	mov.w	r8, #0
 80077c8:	f104 091a 	add.w	r9, r4, #26
 80077cc:	e7f2      	b.n	80077b4 <_printf_float+0x3ec>
 80077ce:	2301      	movs	r3, #1
 80077d0:	e7df      	b.n	8007792 <_printf_float+0x3ca>
 80077d2:	2301      	movs	r3, #1
 80077d4:	464a      	mov	r2, r9
 80077d6:	4631      	mov	r1, r6
 80077d8:	4628      	mov	r0, r5
 80077da:	47b8      	blx	r7
 80077dc:	3001      	adds	r0, #1
 80077de:	f43f ae41 	beq.w	8007464 <_printf_float+0x9c>
 80077e2:	f108 0801 	add.w	r8, r8, #1
 80077e6:	68e3      	ldr	r3, [r4, #12]
 80077e8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80077ea:	1a9b      	subs	r3, r3, r2
 80077ec:	4543      	cmp	r3, r8
 80077ee:	dcf0      	bgt.n	80077d2 <_printf_float+0x40a>
 80077f0:	e6fa      	b.n	80075e8 <_printf_float+0x220>
 80077f2:	f04f 0800 	mov.w	r8, #0
 80077f6:	f104 0919 	add.w	r9, r4, #25
 80077fa:	e7f4      	b.n	80077e6 <_printf_float+0x41e>
 80077fc:	2900      	cmp	r1, #0
 80077fe:	f43f ae8a 	beq.w	8007516 <_printf_float+0x14e>
 8007802:	f04f 0c00 	mov.w	ip, #0
 8007806:	e9cd 3c02 	strd	r3, ip, [sp, #8]
 800780a:	e9cd 0900 	strd	r0, r9, [sp]
 800780e:	6022      	str	r2, [r4, #0]
 8007810:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007814:	4628      	mov	r0, r5
 8007816:	f7ff fd52 	bl	80072be <__cvt>
 800781a:	4680      	mov	r8, r0
 800781c:	e64a      	b.n	80074b4 <_printf_float+0xec>
 800781e:	bf00      	nop

08007820 <_printf_common>:
 8007820:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007824:	4691      	mov	r9, r2
 8007826:	461f      	mov	r7, r3
 8007828:	688a      	ldr	r2, [r1, #8]
 800782a:	690b      	ldr	r3, [r1, #16]
 800782c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007830:	4293      	cmp	r3, r2
 8007832:	bfb8      	it	lt
 8007834:	4613      	movlt	r3, r2
 8007836:	f8c9 3000 	str.w	r3, [r9]
 800783a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800783e:	4606      	mov	r6, r0
 8007840:	460c      	mov	r4, r1
 8007842:	b112      	cbz	r2, 800784a <_printf_common+0x2a>
 8007844:	3301      	adds	r3, #1
 8007846:	f8c9 3000 	str.w	r3, [r9]
 800784a:	6823      	ldr	r3, [r4, #0]
 800784c:	0699      	lsls	r1, r3, #26
 800784e:	bf42      	ittt	mi
 8007850:	f8d9 3000 	ldrmi.w	r3, [r9]
 8007854:	3302      	addmi	r3, #2
 8007856:	f8c9 3000 	strmi.w	r3, [r9]
 800785a:	6825      	ldr	r5, [r4, #0]
 800785c:	f015 0506 	ands.w	r5, r5, #6
 8007860:	d107      	bne.n	8007872 <_printf_common+0x52>
 8007862:	f104 0a19 	add.w	sl, r4, #25
 8007866:	68e3      	ldr	r3, [r4, #12]
 8007868:	f8d9 2000 	ldr.w	r2, [r9]
 800786c:	1a9b      	subs	r3, r3, r2
 800786e:	42ab      	cmp	r3, r5
 8007870:	dc28      	bgt.n	80078c4 <_printf_common+0xa4>
 8007872:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8007876:	6822      	ldr	r2, [r4, #0]
 8007878:	3300      	adds	r3, #0
 800787a:	bf18      	it	ne
 800787c:	2301      	movne	r3, #1
 800787e:	0692      	lsls	r2, r2, #26
 8007880:	d42d      	bmi.n	80078de <_printf_common+0xbe>
 8007882:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007886:	4639      	mov	r1, r7
 8007888:	4630      	mov	r0, r6
 800788a:	47c0      	blx	r8
 800788c:	3001      	adds	r0, #1
 800788e:	d020      	beq.n	80078d2 <_printf_common+0xb2>
 8007890:	6823      	ldr	r3, [r4, #0]
 8007892:	68e5      	ldr	r5, [r4, #12]
 8007894:	f8d9 2000 	ldr.w	r2, [r9]
 8007898:	f003 0306 	and.w	r3, r3, #6
 800789c:	2b04      	cmp	r3, #4
 800789e:	bf08      	it	eq
 80078a0:	1aad      	subeq	r5, r5, r2
 80078a2:	68a3      	ldr	r3, [r4, #8]
 80078a4:	6922      	ldr	r2, [r4, #16]
 80078a6:	bf0c      	ite	eq
 80078a8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80078ac:	2500      	movne	r5, #0
 80078ae:	4293      	cmp	r3, r2
 80078b0:	bfc4      	itt	gt
 80078b2:	1a9b      	subgt	r3, r3, r2
 80078b4:	18ed      	addgt	r5, r5, r3
 80078b6:	f04f 0900 	mov.w	r9, #0
 80078ba:	341a      	adds	r4, #26
 80078bc:	454d      	cmp	r5, r9
 80078be:	d11a      	bne.n	80078f6 <_printf_common+0xd6>
 80078c0:	2000      	movs	r0, #0
 80078c2:	e008      	b.n	80078d6 <_printf_common+0xb6>
 80078c4:	2301      	movs	r3, #1
 80078c6:	4652      	mov	r2, sl
 80078c8:	4639      	mov	r1, r7
 80078ca:	4630      	mov	r0, r6
 80078cc:	47c0      	blx	r8
 80078ce:	3001      	adds	r0, #1
 80078d0:	d103      	bne.n	80078da <_printf_common+0xba>
 80078d2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80078d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80078da:	3501      	adds	r5, #1
 80078dc:	e7c3      	b.n	8007866 <_printf_common+0x46>
 80078de:	18e1      	adds	r1, r4, r3
 80078e0:	1c5a      	adds	r2, r3, #1
 80078e2:	2030      	movs	r0, #48	; 0x30
 80078e4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80078e8:	4422      	add	r2, r4
 80078ea:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80078ee:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80078f2:	3302      	adds	r3, #2
 80078f4:	e7c5      	b.n	8007882 <_printf_common+0x62>
 80078f6:	2301      	movs	r3, #1
 80078f8:	4622      	mov	r2, r4
 80078fa:	4639      	mov	r1, r7
 80078fc:	4630      	mov	r0, r6
 80078fe:	47c0      	blx	r8
 8007900:	3001      	adds	r0, #1
 8007902:	d0e6      	beq.n	80078d2 <_printf_common+0xb2>
 8007904:	f109 0901 	add.w	r9, r9, #1
 8007908:	e7d8      	b.n	80078bc <_printf_common+0x9c>
	...

0800790c <_printf_i>:
 800790c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007910:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8007914:	460c      	mov	r4, r1
 8007916:	7e09      	ldrb	r1, [r1, #24]
 8007918:	b085      	sub	sp, #20
 800791a:	296e      	cmp	r1, #110	; 0x6e
 800791c:	4617      	mov	r7, r2
 800791e:	4606      	mov	r6, r0
 8007920:	4698      	mov	r8, r3
 8007922:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007924:	f000 80b3 	beq.w	8007a8e <_printf_i+0x182>
 8007928:	d822      	bhi.n	8007970 <_printf_i+0x64>
 800792a:	2963      	cmp	r1, #99	; 0x63
 800792c:	d036      	beq.n	800799c <_printf_i+0x90>
 800792e:	d80a      	bhi.n	8007946 <_printf_i+0x3a>
 8007930:	2900      	cmp	r1, #0
 8007932:	f000 80b9 	beq.w	8007aa8 <_printf_i+0x19c>
 8007936:	2958      	cmp	r1, #88	; 0x58
 8007938:	f000 8083 	beq.w	8007a42 <_printf_i+0x136>
 800793c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007940:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8007944:	e032      	b.n	80079ac <_printf_i+0xa0>
 8007946:	2964      	cmp	r1, #100	; 0x64
 8007948:	d001      	beq.n	800794e <_printf_i+0x42>
 800794a:	2969      	cmp	r1, #105	; 0x69
 800794c:	d1f6      	bne.n	800793c <_printf_i+0x30>
 800794e:	6820      	ldr	r0, [r4, #0]
 8007950:	6813      	ldr	r3, [r2, #0]
 8007952:	0605      	lsls	r5, r0, #24
 8007954:	f103 0104 	add.w	r1, r3, #4
 8007958:	d52a      	bpl.n	80079b0 <_printf_i+0xa4>
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	6011      	str	r1, [r2, #0]
 800795e:	2b00      	cmp	r3, #0
 8007960:	da03      	bge.n	800796a <_printf_i+0x5e>
 8007962:	222d      	movs	r2, #45	; 0x2d
 8007964:	425b      	negs	r3, r3
 8007966:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800796a:	486f      	ldr	r0, [pc, #444]	; (8007b28 <_printf_i+0x21c>)
 800796c:	220a      	movs	r2, #10
 800796e:	e039      	b.n	80079e4 <_printf_i+0xd8>
 8007970:	2973      	cmp	r1, #115	; 0x73
 8007972:	f000 809d 	beq.w	8007ab0 <_printf_i+0x1a4>
 8007976:	d808      	bhi.n	800798a <_printf_i+0x7e>
 8007978:	296f      	cmp	r1, #111	; 0x6f
 800797a:	d020      	beq.n	80079be <_printf_i+0xb2>
 800797c:	2970      	cmp	r1, #112	; 0x70
 800797e:	d1dd      	bne.n	800793c <_printf_i+0x30>
 8007980:	6823      	ldr	r3, [r4, #0]
 8007982:	f043 0320 	orr.w	r3, r3, #32
 8007986:	6023      	str	r3, [r4, #0]
 8007988:	e003      	b.n	8007992 <_printf_i+0x86>
 800798a:	2975      	cmp	r1, #117	; 0x75
 800798c:	d017      	beq.n	80079be <_printf_i+0xb2>
 800798e:	2978      	cmp	r1, #120	; 0x78
 8007990:	d1d4      	bne.n	800793c <_printf_i+0x30>
 8007992:	2378      	movs	r3, #120	; 0x78
 8007994:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007998:	4864      	ldr	r0, [pc, #400]	; (8007b2c <_printf_i+0x220>)
 800799a:	e055      	b.n	8007a48 <_printf_i+0x13c>
 800799c:	6813      	ldr	r3, [r2, #0]
 800799e:	1d19      	adds	r1, r3, #4
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	6011      	str	r1, [r2, #0]
 80079a4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80079a8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80079ac:	2301      	movs	r3, #1
 80079ae:	e08c      	b.n	8007aca <_printf_i+0x1be>
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	6011      	str	r1, [r2, #0]
 80079b4:	f010 0f40 	tst.w	r0, #64	; 0x40
 80079b8:	bf18      	it	ne
 80079ba:	b21b      	sxthne	r3, r3
 80079bc:	e7cf      	b.n	800795e <_printf_i+0x52>
 80079be:	6813      	ldr	r3, [r2, #0]
 80079c0:	6825      	ldr	r5, [r4, #0]
 80079c2:	1d18      	adds	r0, r3, #4
 80079c4:	6010      	str	r0, [r2, #0]
 80079c6:	0628      	lsls	r0, r5, #24
 80079c8:	d501      	bpl.n	80079ce <_printf_i+0xc2>
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	e002      	b.n	80079d4 <_printf_i+0xc8>
 80079ce:	0668      	lsls	r0, r5, #25
 80079d0:	d5fb      	bpl.n	80079ca <_printf_i+0xbe>
 80079d2:	881b      	ldrh	r3, [r3, #0]
 80079d4:	4854      	ldr	r0, [pc, #336]	; (8007b28 <_printf_i+0x21c>)
 80079d6:	296f      	cmp	r1, #111	; 0x6f
 80079d8:	bf14      	ite	ne
 80079da:	220a      	movne	r2, #10
 80079dc:	2208      	moveq	r2, #8
 80079de:	2100      	movs	r1, #0
 80079e0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80079e4:	6865      	ldr	r5, [r4, #4]
 80079e6:	60a5      	str	r5, [r4, #8]
 80079e8:	2d00      	cmp	r5, #0
 80079ea:	f2c0 8095 	blt.w	8007b18 <_printf_i+0x20c>
 80079ee:	6821      	ldr	r1, [r4, #0]
 80079f0:	f021 0104 	bic.w	r1, r1, #4
 80079f4:	6021      	str	r1, [r4, #0]
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d13d      	bne.n	8007a76 <_printf_i+0x16a>
 80079fa:	2d00      	cmp	r5, #0
 80079fc:	f040 808e 	bne.w	8007b1c <_printf_i+0x210>
 8007a00:	4665      	mov	r5, ip
 8007a02:	2a08      	cmp	r2, #8
 8007a04:	d10b      	bne.n	8007a1e <_printf_i+0x112>
 8007a06:	6823      	ldr	r3, [r4, #0]
 8007a08:	07db      	lsls	r3, r3, #31
 8007a0a:	d508      	bpl.n	8007a1e <_printf_i+0x112>
 8007a0c:	6923      	ldr	r3, [r4, #16]
 8007a0e:	6862      	ldr	r2, [r4, #4]
 8007a10:	429a      	cmp	r2, r3
 8007a12:	bfde      	ittt	le
 8007a14:	2330      	movle	r3, #48	; 0x30
 8007a16:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007a1a:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8007a1e:	ebac 0305 	sub.w	r3, ip, r5
 8007a22:	6123      	str	r3, [r4, #16]
 8007a24:	f8cd 8000 	str.w	r8, [sp]
 8007a28:	463b      	mov	r3, r7
 8007a2a:	aa03      	add	r2, sp, #12
 8007a2c:	4621      	mov	r1, r4
 8007a2e:	4630      	mov	r0, r6
 8007a30:	f7ff fef6 	bl	8007820 <_printf_common>
 8007a34:	3001      	adds	r0, #1
 8007a36:	d14d      	bne.n	8007ad4 <_printf_i+0x1c8>
 8007a38:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007a3c:	b005      	add	sp, #20
 8007a3e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007a42:	4839      	ldr	r0, [pc, #228]	; (8007b28 <_printf_i+0x21c>)
 8007a44:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8007a48:	6813      	ldr	r3, [r2, #0]
 8007a4a:	6821      	ldr	r1, [r4, #0]
 8007a4c:	1d1d      	adds	r5, r3, #4
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	6015      	str	r5, [r2, #0]
 8007a52:	060a      	lsls	r2, r1, #24
 8007a54:	d50b      	bpl.n	8007a6e <_printf_i+0x162>
 8007a56:	07ca      	lsls	r2, r1, #31
 8007a58:	bf44      	itt	mi
 8007a5a:	f041 0120 	orrmi.w	r1, r1, #32
 8007a5e:	6021      	strmi	r1, [r4, #0]
 8007a60:	b91b      	cbnz	r3, 8007a6a <_printf_i+0x15e>
 8007a62:	6822      	ldr	r2, [r4, #0]
 8007a64:	f022 0220 	bic.w	r2, r2, #32
 8007a68:	6022      	str	r2, [r4, #0]
 8007a6a:	2210      	movs	r2, #16
 8007a6c:	e7b7      	b.n	80079de <_printf_i+0xd2>
 8007a6e:	064d      	lsls	r5, r1, #25
 8007a70:	bf48      	it	mi
 8007a72:	b29b      	uxthmi	r3, r3
 8007a74:	e7ef      	b.n	8007a56 <_printf_i+0x14a>
 8007a76:	4665      	mov	r5, ip
 8007a78:	fbb3 f1f2 	udiv	r1, r3, r2
 8007a7c:	fb02 3311 	mls	r3, r2, r1, r3
 8007a80:	5cc3      	ldrb	r3, [r0, r3]
 8007a82:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8007a86:	460b      	mov	r3, r1
 8007a88:	2900      	cmp	r1, #0
 8007a8a:	d1f5      	bne.n	8007a78 <_printf_i+0x16c>
 8007a8c:	e7b9      	b.n	8007a02 <_printf_i+0xf6>
 8007a8e:	6813      	ldr	r3, [r2, #0]
 8007a90:	6825      	ldr	r5, [r4, #0]
 8007a92:	6961      	ldr	r1, [r4, #20]
 8007a94:	1d18      	adds	r0, r3, #4
 8007a96:	6010      	str	r0, [r2, #0]
 8007a98:	0628      	lsls	r0, r5, #24
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	d501      	bpl.n	8007aa2 <_printf_i+0x196>
 8007a9e:	6019      	str	r1, [r3, #0]
 8007aa0:	e002      	b.n	8007aa8 <_printf_i+0x19c>
 8007aa2:	066a      	lsls	r2, r5, #25
 8007aa4:	d5fb      	bpl.n	8007a9e <_printf_i+0x192>
 8007aa6:	8019      	strh	r1, [r3, #0]
 8007aa8:	2300      	movs	r3, #0
 8007aaa:	6123      	str	r3, [r4, #16]
 8007aac:	4665      	mov	r5, ip
 8007aae:	e7b9      	b.n	8007a24 <_printf_i+0x118>
 8007ab0:	6813      	ldr	r3, [r2, #0]
 8007ab2:	1d19      	adds	r1, r3, #4
 8007ab4:	6011      	str	r1, [r2, #0]
 8007ab6:	681d      	ldr	r5, [r3, #0]
 8007ab8:	6862      	ldr	r2, [r4, #4]
 8007aba:	2100      	movs	r1, #0
 8007abc:	4628      	mov	r0, r5
 8007abe:	f7f8 fbc7 	bl	8000250 <memchr>
 8007ac2:	b108      	cbz	r0, 8007ac8 <_printf_i+0x1bc>
 8007ac4:	1b40      	subs	r0, r0, r5
 8007ac6:	6060      	str	r0, [r4, #4]
 8007ac8:	6863      	ldr	r3, [r4, #4]
 8007aca:	6123      	str	r3, [r4, #16]
 8007acc:	2300      	movs	r3, #0
 8007ace:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007ad2:	e7a7      	b.n	8007a24 <_printf_i+0x118>
 8007ad4:	6923      	ldr	r3, [r4, #16]
 8007ad6:	462a      	mov	r2, r5
 8007ad8:	4639      	mov	r1, r7
 8007ada:	4630      	mov	r0, r6
 8007adc:	47c0      	blx	r8
 8007ade:	3001      	adds	r0, #1
 8007ae0:	d0aa      	beq.n	8007a38 <_printf_i+0x12c>
 8007ae2:	6823      	ldr	r3, [r4, #0]
 8007ae4:	079b      	lsls	r3, r3, #30
 8007ae6:	d413      	bmi.n	8007b10 <_printf_i+0x204>
 8007ae8:	68e0      	ldr	r0, [r4, #12]
 8007aea:	9b03      	ldr	r3, [sp, #12]
 8007aec:	4298      	cmp	r0, r3
 8007aee:	bfb8      	it	lt
 8007af0:	4618      	movlt	r0, r3
 8007af2:	e7a3      	b.n	8007a3c <_printf_i+0x130>
 8007af4:	2301      	movs	r3, #1
 8007af6:	464a      	mov	r2, r9
 8007af8:	4639      	mov	r1, r7
 8007afa:	4630      	mov	r0, r6
 8007afc:	47c0      	blx	r8
 8007afe:	3001      	adds	r0, #1
 8007b00:	d09a      	beq.n	8007a38 <_printf_i+0x12c>
 8007b02:	3501      	adds	r5, #1
 8007b04:	68e3      	ldr	r3, [r4, #12]
 8007b06:	9a03      	ldr	r2, [sp, #12]
 8007b08:	1a9b      	subs	r3, r3, r2
 8007b0a:	42ab      	cmp	r3, r5
 8007b0c:	dcf2      	bgt.n	8007af4 <_printf_i+0x1e8>
 8007b0e:	e7eb      	b.n	8007ae8 <_printf_i+0x1dc>
 8007b10:	2500      	movs	r5, #0
 8007b12:	f104 0919 	add.w	r9, r4, #25
 8007b16:	e7f5      	b.n	8007b04 <_printf_i+0x1f8>
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d1ac      	bne.n	8007a76 <_printf_i+0x16a>
 8007b1c:	7803      	ldrb	r3, [r0, #0]
 8007b1e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007b22:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007b26:	e76c      	b.n	8007a02 <_printf_i+0xf6>
 8007b28:	0803065a 	.word	0x0803065a
 8007b2c:	0803066b 	.word	0x0803066b

08007b30 <_scanf_float>:
 8007b30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b34:	469a      	mov	sl, r3
 8007b36:	688b      	ldr	r3, [r1, #8]
 8007b38:	4616      	mov	r6, r2
 8007b3a:	1e5a      	subs	r2, r3, #1
 8007b3c:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8007b40:	b087      	sub	sp, #28
 8007b42:	bf83      	ittte	hi
 8007b44:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 8007b48:	189b      	addhi	r3, r3, r2
 8007b4a:	9301      	strhi	r3, [sp, #4]
 8007b4c:	2300      	movls	r3, #0
 8007b4e:	bf86      	itte	hi
 8007b50:	f240 135d 	movwhi	r3, #349	; 0x15d
 8007b54:	608b      	strhi	r3, [r1, #8]
 8007b56:	9301      	strls	r3, [sp, #4]
 8007b58:	680b      	ldr	r3, [r1, #0]
 8007b5a:	4688      	mov	r8, r1
 8007b5c:	f04f 0b00 	mov.w	fp, #0
 8007b60:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8007b64:	f848 3b1c 	str.w	r3, [r8], #28
 8007b68:	e9cd bb03 	strd	fp, fp, [sp, #12]
 8007b6c:	4607      	mov	r7, r0
 8007b6e:	460c      	mov	r4, r1
 8007b70:	4645      	mov	r5, r8
 8007b72:	465a      	mov	r2, fp
 8007b74:	46d9      	mov	r9, fp
 8007b76:	f8cd b008 	str.w	fp, [sp, #8]
 8007b7a:	68a1      	ldr	r1, [r4, #8]
 8007b7c:	b181      	cbz	r1, 8007ba0 <_scanf_float+0x70>
 8007b7e:	6833      	ldr	r3, [r6, #0]
 8007b80:	781b      	ldrb	r3, [r3, #0]
 8007b82:	2b49      	cmp	r3, #73	; 0x49
 8007b84:	d071      	beq.n	8007c6a <_scanf_float+0x13a>
 8007b86:	d84d      	bhi.n	8007c24 <_scanf_float+0xf4>
 8007b88:	2b39      	cmp	r3, #57	; 0x39
 8007b8a:	d840      	bhi.n	8007c0e <_scanf_float+0xde>
 8007b8c:	2b31      	cmp	r3, #49	; 0x31
 8007b8e:	f080 8088 	bcs.w	8007ca2 <_scanf_float+0x172>
 8007b92:	2b2d      	cmp	r3, #45	; 0x2d
 8007b94:	f000 8090 	beq.w	8007cb8 <_scanf_float+0x188>
 8007b98:	d815      	bhi.n	8007bc6 <_scanf_float+0x96>
 8007b9a:	2b2b      	cmp	r3, #43	; 0x2b
 8007b9c:	f000 808c 	beq.w	8007cb8 <_scanf_float+0x188>
 8007ba0:	f1b9 0f00 	cmp.w	r9, #0
 8007ba4:	d003      	beq.n	8007bae <_scanf_float+0x7e>
 8007ba6:	6823      	ldr	r3, [r4, #0]
 8007ba8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007bac:	6023      	str	r3, [r4, #0]
 8007bae:	3a01      	subs	r2, #1
 8007bb0:	2a01      	cmp	r2, #1
 8007bb2:	f200 80ea 	bhi.w	8007d8a <_scanf_float+0x25a>
 8007bb6:	4545      	cmp	r5, r8
 8007bb8:	f200 80dc 	bhi.w	8007d74 <_scanf_float+0x244>
 8007bbc:	2601      	movs	r6, #1
 8007bbe:	4630      	mov	r0, r6
 8007bc0:	b007      	add	sp, #28
 8007bc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007bc6:	2b2e      	cmp	r3, #46	; 0x2e
 8007bc8:	f000 809f 	beq.w	8007d0a <_scanf_float+0x1da>
 8007bcc:	2b30      	cmp	r3, #48	; 0x30
 8007bce:	d1e7      	bne.n	8007ba0 <_scanf_float+0x70>
 8007bd0:	6820      	ldr	r0, [r4, #0]
 8007bd2:	f410 7f80 	tst.w	r0, #256	; 0x100
 8007bd6:	d064      	beq.n	8007ca2 <_scanf_float+0x172>
 8007bd8:	9b01      	ldr	r3, [sp, #4]
 8007bda:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 8007bde:	6020      	str	r0, [r4, #0]
 8007be0:	f109 0901 	add.w	r9, r9, #1
 8007be4:	b11b      	cbz	r3, 8007bee <_scanf_float+0xbe>
 8007be6:	3b01      	subs	r3, #1
 8007be8:	3101      	adds	r1, #1
 8007bea:	9301      	str	r3, [sp, #4]
 8007bec:	60a1      	str	r1, [r4, #8]
 8007bee:	68a3      	ldr	r3, [r4, #8]
 8007bf0:	3b01      	subs	r3, #1
 8007bf2:	60a3      	str	r3, [r4, #8]
 8007bf4:	6923      	ldr	r3, [r4, #16]
 8007bf6:	3301      	adds	r3, #1
 8007bf8:	6123      	str	r3, [r4, #16]
 8007bfa:	6873      	ldr	r3, [r6, #4]
 8007bfc:	3b01      	subs	r3, #1
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	6073      	str	r3, [r6, #4]
 8007c02:	f340 80ac 	ble.w	8007d5e <_scanf_float+0x22e>
 8007c06:	6833      	ldr	r3, [r6, #0]
 8007c08:	3301      	adds	r3, #1
 8007c0a:	6033      	str	r3, [r6, #0]
 8007c0c:	e7b5      	b.n	8007b7a <_scanf_float+0x4a>
 8007c0e:	2b45      	cmp	r3, #69	; 0x45
 8007c10:	f000 8085 	beq.w	8007d1e <_scanf_float+0x1ee>
 8007c14:	2b46      	cmp	r3, #70	; 0x46
 8007c16:	d06a      	beq.n	8007cee <_scanf_float+0x1be>
 8007c18:	2b41      	cmp	r3, #65	; 0x41
 8007c1a:	d1c1      	bne.n	8007ba0 <_scanf_float+0x70>
 8007c1c:	2a01      	cmp	r2, #1
 8007c1e:	d1bf      	bne.n	8007ba0 <_scanf_float+0x70>
 8007c20:	2202      	movs	r2, #2
 8007c22:	e046      	b.n	8007cb2 <_scanf_float+0x182>
 8007c24:	2b65      	cmp	r3, #101	; 0x65
 8007c26:	d07a      	beq.n	8007d1e <_scanf_float+0x1ee>
 8007c28:	d818      	bhi.n	8007c5c <_scanf_float+0x12c>
 8007c2a:	2b54      	cmp	r3, #84	; 0x54
 8007c2c:	d066      	beq.n	8007cfc <_scanf_float+0x1cc>
 8007c2e:	d811      	bhi.n	8007c54 <_scanf_float+0x124>
 8007c30:	2b4e      	cmp	r3, #78	; 0x4e
 8007c32:	d1b5      	bne.n	8007ba0 <_scanf_float+0x70>
 8007c34:	2a00      	cmp	r2, #0
 8007c36:	d146      	bne.n	8007cc6 <_scanf_float+0x196>
 8007c38:	f1b9 0f00 	cmp.w	r9, #0
 8007c3c:	d145      	bne.n	8007cca <_scanf_float+0x19a>
 8007c3e:	6821      	ldr	r1, [r4, #0]
 8007c40:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8007c44:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8007c48:	d13f      	bne.n	8007cca <_scanf_float+0x19a>
 8007c4a:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8007c4e:	6021      	str	r1, [r4, #0]
 8007c50:	2201      	movs	r2, #1
 8007c52:	e02e      	b.n	8007cb2 <_scanf_float+0x182>
 8007c54:	2b59      	cmp	r3, #89	; 0x59
 8007c56:	d01e      	beq.n	8007c96 <_scanf_float+0x166>
 8007c58:	2b61      	cmp	r3, #97	; 0x61
 8007c5a:	e7de      	b.n	8007c1a <_scanf_float+0xea>
 8007c5c:	2b6e      	cmp	r3, #110	; 0x6e
 8007c5e:	d0e9      	beq.n	8007c34 <_scanf_float+0x104>
 8007c60:	d815      	bhi.n	8007c8e <_scanf_float+0x15e>
 8007c62:	2b66      	cmp	r3, #102	; 0x66
 8007c64:	d043      	beq.n	8007cee <_scanf_float+0x1be>
 8007c66:	2b69      	cmp	r3, #105	; 0x69
 8007c68:	d19a      	bne.n	8007ba0 <_scanf_float+0x70>
 8007c6a:	f1bb 0f00 	cmp.w	fp, #0
 8007c6e:	d138      	bne.n	8007ce2 <_scanf_float+0x1b2>
 8007c70:	f1b9 0f00 	cmp.w	r9, #0
 8007c74:	d197      	bne.n	8007ba6 <_scanf_float+0x76>
 8007c76:	6821      	ldr	r1, [r4, #0]
 8007c78:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8007c7c:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8007c80:	d195      	bne.n	8007bae <_scanf_float+0x7e>
 8007c82:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8007c86:	6021      	str	r1, [r4, #0]
 8007c88:	f04f 0b01 	mov.w	fp, #1
 8007c8c:	e011      	b.n	8007cb2 <_scanf_float+0x182>
 8007c8e:	2b74      	cmp	r3, #116	; 0x74
 8007c90:	d034      	beq.n	8007cfc <_scanf_float+0x1cc>
 8007c92:	2b79      	cmp	r3, #121	; 0x79
 8007c94:	d184      	bne.n	8007ba0 <_scanf_float+0x70>
 8007c96:	f1bb 0f07 	cmp.w	fp, #7
 8007c9a:	d181      	bne.n	8007ba0 <_scanf_float+0x70>
 8007c9c:	f04f 0b08 	mov.w	fp, #8
 8007ca0:	e007      	b.n	8007cb2 <_scanf_float+0x182>
 8007ca2:	eb12 0f0b 	cmn.w	r2, fp
 8007ca6:	f47f af7b 	bne.w	8007ba0 <_scanf_float+0x70>
 8007caa:	6821      	ldr	r1, [r4, #0]
 8007cac:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 8007cb0:	6021      	str	r1, [r4, #0]
 8007cb2:	702b      	strb	r3, [r5, #0]
 8007cb4:	3501      	adds	r5, #1
 8007cb6:	e79a      	b.n	8007bee <_scanf_float+0xbe>
 8007cb8:	6821      	ldr	r1, [r4, #0]
 8007cba:	0608      	lsls	r0, r1, #24
 8007cbc:	f57f af70 	bpl.w	8007ba0 <_scanf_float+0x70>
 8007cc0:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8007cc4:	e7f4      	b.n	8007cb0 <_scanf_float+0x180>
 8007cc6:	2a02      	cmp	r2, #2
 8007cc8:	d047      	beq.n	8007d5a <_scanf_float+0x22a>
 8007cca:	f1bb 0f01 	cmp.w	fp, #1
 8007cce:	d003      	beq.n	8007cd8 <_scanf_float+0x1a8>
 8007cd0:	f1bb 0f04 	cmp.w	fp, #4
 8007cd4:	f47f af64 	bne.w	8007ba0 <_scanf_float+0x70>
 8007cd8:	f10b 0b01 	add.w	fp, fp, #1
 8007cdc:	fa5f fb8b 	uxtb.w	fp, fp
 8007ce0:	e7e7      	b.n	8007cb2 <_scanf_float+0x182>
 8007ce2:	f1bb 0f03 	cmp.w	fp, #3
 8007ce6:	d0f7      	beq.n	8007cd8 <_scanf_float+0x1a8>
 8007ce8:	f1bb 0f05 	cmp.w	fp, #5
 8007cec:	e7f2      	b.n	8007cd4 <_scanf_float+0x1a4>
 8007cee:	f1bb 0f02 	cmp.w	fp, #2
 8007cf2:	f47f af55 	bne.w	8007ba0 <_scanf_float+0x70>
 8007cf6:	f04f 0b03 	mov.w	fp, #3
 8007cfa:	e7da      	b.n	8007cb2 <_scanf_float+0x182>
 8007cfc:	f1bb 0f06 	cmp.w	fp, #6
 8007d00:	f47f af4e 	bne.w	8007ba0 <_scanf_float+0x70>
 8007d04:	f04f 0b07 	mov.w	fp, #7
 8007d08:	e7d3      	b.n	8007cb2 <_scanf_float+0x182>
 8007d0a:	6821      	ldr	r1, [r4, #0]
 8007d0c:	0588      	lsls	r0, r1, #22
 8007d0e:	f57f af47 	bpl.w	8007ba0 <_scanf_float+0x70>
 8007d12:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 8007d16:	6021      	str	r1, [r4, #0]
 8007d18:	f8cd 9008 	str.w	r9, [sp, #8]
 8007d1c:	e7c9      	b.n	8007cb2 <_scanf_float+0x182>
 8007d1e:	6821      	ldr	r1, [r4, #0]
 8007d20:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 8007d24:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8007d28:	d006      	beq.n	8007d38 <_scanf_float+0x208>
 8007d2a:	0548      	lsls	r0, r1, #21
 8007d2c:	f57f af38 	bpl.w	8007ba0 <_scanf_float+0x70>
 8007d30:	f1b9 0f00 	cmp.w	r9, #0
 8007d34:	f43f af3b 	beq.w	8007bae <_scanf_float+0x7e>
 8007d38:	0588      	lsls	r0, r1, #22
 8007d3a:	bf58      	it	pl
 8007d3c:	9802      	ldrpl	r0, [sp, #8]
 8007d3e:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8007d42:	bf58      	it	pl
 8007d44:	eba9 0000 	subpl.w	r0, r9, r0
 8007d48:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 8007d4c:	bf58      	it	pl
 8007d4e:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 8007d52:	6021      	str	r1, [r4, #0]
 8007d54:	f04f 0900 	mov.w	r9, #0
 8007d58:	e7ab      	b.n	8007cb2 <_scanf_float+0x182>
 8007d5a:	2203      	movs	r2, #3
 8007d5c:	e7a9      	b.n	8007cb2 <_scanf_float+0x182>
 8007d5e:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8007d62:	9205      	str	r2, [sp, #20]
 8007d64:	4631      	mov	r1, r6
 8007d66:	4638      	mov	r0, r7
 8007d68:	4798      	blx	r3
 8007d6a:	9a05      	ldr	r2, [sp, #20]
 8007d6c:	2800      	cmp	r0, #0
 8007d6e:	f43f af04 	beq.w	8007b7a <_scanf_float+0x4a>
 8007d72:	e715      	b.n	8007ba0 <_scanf_float+0x70>
 8007d74:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007d78:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8007d7c:	4632      	mov	r2, r6
 8007d7e:	4638      	mov	r0, r7
 8007d80:	4798      	blx	r3
 8007d82:	6923      	ldr	r3, [r4, #16]
 8007d84:	3b01      	subs	r3, #1
 8007d86:	6123      	str	r3, [r4, #16]
 8007d88:	e715      	b.n	8007bb6 <_scanf_float+0x86>
 8007d8a:	f10b 33ff 	add.w	r3, fp, #4294967295	; 0xffffffff
 8007d8e:	2b06      	cmp	r3, #6
 8007d90:	d80a      	bhi.n	8007da8 <_scanf_float+0x278>
 8007d92:	f1bb 0f02 	cmp.w	fp, #2
 8007d96:	d966      	bls.n	8007e66 <_scanf_float+0x336>
 8007d98:	f1ab 0b03 	sub.w	fp, fp, #3
 8007d9c:	fa5f fb8b 	uxtb.w	fp, fp
 8007da0:	eba5 0b0b 	sub.w	fp, r5, fp
 8007da4:	455d      	cmp	r5, fp
 8007da6:	d149      	bne.n	8007e3c <_scanf_float+0x30c>
 8007da8:	6823      	ldr	r3, [r4, #0]
 8007daa:	05da      	lsls	r2, r3, #23
 8007dac:	d51f      	bpl.n	8007dee <_scanf_float+0x2be>
 8007dae:	055b      	lsls	r3, r3, #21
 8007db0:	d466      	bmi.n	8007e80 <_scanf_float+0x350>
 8007db2:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8007db6:	6923      	ldr	r3, [r4, #16]
 8007db8:	2965      	cmp	r1, #101	; 0x65
 8007dba:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 8007dbe:	f105 3bff 	add.w	fp, r5, #4294967295	; 0xffffffff
 8007dc2:	6123      	str	r3, [r4, #16]
 8007dc4:	d00d      	beq.n	8007de2 <_scanf_float+0x2b2>
 8007dc6:	2945      	cmp	r1, #69	; 0x45
 8007dc8:	d00b      	beq.n	8007de2 <_scanf_float+0x2b2>
 8007dca:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007dce:	4632      	mov	r2, r6
 8007dd0:	4638      	mov	r0, r7
 8007dd2:	4798      	blx	r3
 8007dd4:	6923      	ldr	r3, [r4, #16]
 8007dd6:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 8007dda:	3b01      	subs	r3, #1
 8007ddc:	f1a5 0b02 	sub.w	fp, r5, #2
 8007de0:	6123      	str	r3, [r4, #16]
 8007de2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007de6:	4632      	mov	r2, r6
 8007de8:	4638      	mov	r0, r7
 8007dea:	4798      	blx	r3
 8007dec:	465d      	mov	r5, fp
 8007dee:	6826      	ldr	r6, [r4, #0]
 8007df0:	f016 0610 	ands.w	r6, r6, #16
 8007df4:	d170      	bne.n	8007ed8 <_scanf_float+0x3a8>
 8007df6:	702e      	strb	r6, [r5, #0]
 8007df8:	6823      	ldr	r3, [r4, #0]
 8007dfa:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8007dfe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007e02:	d140      	bne.n	8007e86 <_scanf_float+0x356>
 8007e04:	9b02      	ldr	r3, [sp, #8]
 8007e06:	eba9 0303 	sub.w	r3, r9, r3
 8007e0a:	425a      	negs	r2, r3
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d147      	bne.n	8007ea0 <_scanf_float+0x370>
 8007e10:	2200      	movs	r2, #0
 8007e12:	4638      	mov	r0, r7
 8007e14:	4641      	mov	r1, r8
 8007e16:	f000 fe6b 	bl	8008af0 <_strtod_r>
 8007e1a:	6820      	ldr	r0, [r4, #0]
 8007e1c:	f8da 3000 	ldr.w	r3, [sl]
 8007e20:	f010 0f02 	tst.w	r0, #2
 8007e24:	f103 0204 	add.w	r2, r3, #4
 8007e28:	f8ca 2000 	str.w	r2, [sl]
 8007e2c:	d043      	beq.n	8007eb6 <_scanf_float+0x386>
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	ed83 0b00 	vstr	d0, [r3]
 8007e34:	68e3      	ldr	r3, [r4, #12]
 8007e36:	3301      	adds	r3, #1
 8007e38:	60e3      	str	r3, [r4, #12]
 8007e3a:	e6c0      	b.n	8007bbe <_scanf_float+0x8e>
 8007e3c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007e40:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8007e44:	4632      	mov	r2, r6
 8007e46:	4638      	mov	r0, r7
 8007e48:	4798      	blx	r3
 8007e4a:	6923      	ldr	r3, [r4, #16]
 8007e4c:	3b01      	subs	r3, #1
 8007e4e:	6123      	str	r3, [r4, #16]
 8007e50:	e7a8      	b.n	8007da4 <_scanf_float+0x274>
 8007e52:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007e56:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8007e5a:	4632      	mov	r2, r6
 8007e5c:	4638      	mov	r0, r7
 8007e5e:	4798      	blx	r3
 8007e60:	6923      	ldr	r3, [r4, #16]
 8007e62:	3b01      	subs	r3, #1
 8007e64:	6123      	str	r3, [r4, #16]
 8007e66:	4545      	cmp	r5, r8
 8007e68:	d8f3      	bhi.n	8007e52 <_scanf_float+0x322>
 8007e6a:	e6a7      	b.n	8007bbc <_scanf_float+0x8c>
 8007e6c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007e70:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8007e74:	4632      	mov	r2, r6
 8007e76:	4638      	mov	r0, r7
 8007e78:	4798      	blx	r3
 8007e7a:	6923      	ldr	r3, [r4, #16]
 8007e7c:	3b01      	subs	r3, #1
 8007e7e:	6123      	str	r3, [r4, #16]
 8007e80:	4545      	cmp	r5, r8
 8007e82:	d8f3      	bhi.n	8007e6c <_scanf_float+0x33c>
 8007e84:	e69a      	b.n	8007bbc <_scanf_float+0x8c>
 8007e86:	9b03      	ldr	r3, [sp, #12]
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	d0c1      	beq.n	8007e10 <_scanf_float+0x2e0>
 8007e8c:	9904      	ldr	r1, [sp, #16]
 8007e8e:	230a      	movs	r3, #10
 8007e90:	4632      	mov	r2, r6
 8007e92:	3101      	adds	r1, #1
 8007e94:	4638      	mov	r0, r7
 8007e96:	f000 feb7 	bl	8008c08 <_strtol_r>
 8007e9a:	9b03      	ldr	r3, [sp, #12]
 8007e9c:	9d04      	ldr	r5, [sp, #16]
 8007e9e:	1ac2      	subs	r2, r0, r3
 8007ea0:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8007ea4:	429d      	cmp	r5, r3
 8007ea6:	bf28      	it	cs
 8007ea8:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 8007eac:	490b      	ldr	r1, [pc, #44]	; (8007edc <_scanf_float+0x3ac>)
 8007eae:	4628      	mov	r0, r5
 8007eb0:	f000 f81c 	bl	8007eec <siprintf>
 8007eb4:	e7ac      	b.n	8007e10 <_scanf_float+0x2e0>
 8007eb6:	f010 0004 	ands.w	r0, r0, #4
 8007eba:	d1b8      	bne.n	8007e2e <_scanf_float+0x2fe>
 8007ebc:	eeb4 0b40 	vcmp.f64	d0, d0
 8007ec0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007ec4:	681d      	ldr	r5, [r3, #0]
 8007ec6:	d704      	bvc.n	8007ed2 <_scanf_float+0x3a2>
 8007ec8:	f000 f80a 	bl	8007ee0 <nanf>
 8007ecc:	ed85 0a00 	vstr	s0, [r5]
 8007ed0:	e7b0      	b.n	8007e34 <_scanf_float+0x304>
 8007ed2:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8007ed6:	e7f9      	b.n	8007ecc <_scanf_float+0x39c>
 8007ed8:	2600      	movs	r6, #0
 8007eda:	e670      	b.n	8007bbe <_scanf_float+0x8e>
 8007edc:	0803067c 	.word	0x0803067c

08007ee0 <nanf>:
 8007ee0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8007ee8 <nanf+0x8>
 8007ee4:	4770      	bx	lr
 8007ee6:	bf00      	nop
 8007ee8:	7fc00000 	.word	0x7fc00000

08007eec <siprintf>:
 8007eec:	b40e      	push	{r1, r2, r3}
 8007eee:	b500      	push	{lr}
 8007ef0:	b09c      	sub	sp, #112	; 0x70
 8007ef2:	ab1d      	add	r3, sp, #116	; 0x74
 8007ef4:	9002      	str	r0, [sp, #8]
 8007ef6:	9006      	str	r0, [sp, #24]
 8007ef8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007efc:	4809      	ldr	r0, [pc, #36]	; (8007f24 <siprintf+0x38>)
 8007efe:	9107      	str	r1, [sp, #28]
 8007f00:	9104      	str	r1, [sp, #16]
 8007f02:	4909      	ldr	r1, [pc, #36]	; (8007f28 <siprintf+0x3c>)
 8007f04:	f853 2b04 	ldr.w	r2, [r3], #4
 8007f08:	9105      	str	r1, [sp, #20]
 8007f0a:	6800      	ldr	r0, [r0, #0]
 8007f0c:	9301      	str	r3, [sp, #4]
 8007f0e:	a902      	add	r1, sp, #8
 8007f10:	f002 fcca 	bl	800a8a8 <_svfiprintf_r>
 8007f14:	9b02      	ldr	r3, [sp, #8]
 8007f16:	2200      	movs	r2, #0
 8007f18:	701a      	strb	r2, [r3, #0]
 8007f1a:	b01c      	add	sp, #112	; 0x70
 8007f1c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007f20:	b003      	add	sp, #12
 8007f22:	4770      	bx	lr
 8007f24:	20000010 	.word	0x20000010
 8007f28:	ffff0208 	.word	0xffff0208

08007f2c <sulp>:
 8007f2c:	b570      	push	{r4, r5, r6, lr}
 8007f2e:	4604      	mov	r4, r0
 8007f30:	460d      	mov	r5, r1
 8007f32:	4616      	mov	r6, r2
 8007f34:	ec45 4b10 	vmov	d0, r4, r5
 8007f38:	f002 fa72 	bl	800a420 <__ulp>
 8007f3c:	b17e      	cbz	r6, 8007f5e <sulp+0x32>
 8007f3e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8007f42:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	dd09      	ble.n	8007f5e <sulp+0x32>
 8007f4a:	051b      	lsls	r3, r3, #20
 8007f4c:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 8007f50:	2000      	movs	r0, #0
 8007f52:	f501 1140 	add.w	r1, r1, #3145728	; 0x300000
 8007f56:	ec41 0b17 	vmov	d7, r0, r1
 8007f5a:	ee20 0b07 	vmul.f64	d0, d0, d7
 8007f5e:	bd70      	pop	{r4, r5, r6, pc}

08007f60 <_strtod_l>:
 8007f60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f64:	ed2d 8b0c 	vpush	{d8-d13}
 8007f68:	4698      	mov	r8, r3
 8007f6a:	b09d      	sub	sp, #116	; 0x74
 8007f6c:	2300      	movs	r3, #0
 8007f6e:	4604      	mov	r4, r0
 8007f70:	4640      	mov	r0, r8
 8007f72:	460e      	mov	r6, r1
 8007f74:	9214      	str	r2, [sp, #80]	; 0x50
 8007f76:	9318      	str	r3, [sp, #96]	; 0x60
 8007f78:	f001 ff5b 	bl	8009e32 <__localeconv_l>
 8007f7c:	4681      	mov	r9, r0
 8007f7e:	6800      	ldr	r0, [r0, #0]
 8007f80:	f7f8 f95e 	bl	8000240 <strlen>
 8007f84:	f04f 0a00 	mov.w	sl, #0
 8007f88:	4607      	mov	r7, r0
 8007f8a:	f04f 0b00 	mov.w	fp, #0
 8007f8e:	9617      	str	r6, [sp, #92]	; 0x5c
 8007f90:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007f92:	781a      	ldrb	r2, [r3, #0]
 8007f94:	2a0d      	cmp	r2, #13
 8007f96:	d834      	bhi.n	8008002 <_strtod_l+0xa2>
 8007f98:	2a09      	cmp	r2, #9
 8007f9a:	d238      	bcs.n	800800e <_strtod_l+0xae>
 8007f9c:	2a00      	cmp	r2, #0
 8007f9e:	d040      	beq.n	8008022 <_strtod_l+0xc2>
 8007fa0:	2300      	movs	r3, #0
 8007fa2:	930d      	str	r3, [sp, #52]	; 0x34
 8007fa4:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 8007fa6:	782b      	ldrb	r3, [r5, #0]
 8007fa8:	2b30      	cmp	r3, #48	; 0x30
 8007faa:	f040 80b3 	bne.w	8008114 <_strtod_l+0x1b4>
 8007fae:	786b      	ldrb	r3, [r5, #1]
 8007fb0:	2b58      	cmp	r3, #88	; 0x58
 8007fb2:	d001      	beq.n	8007fb8 <_strtod_l+0x58>
 8007fb4:	2b78      	cmp	r3, #120	; 0x78
 8007fb6:	d169      	bne.n	800808c <_strtod_l+0x12c>
 8007fb8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007fba:	9301      	str	r3, [sp, #4]
 8007fbc:	ab18      	add	r3, sp, #96	; 0x60
 8007fbe:	9300      	str	r3, [sp, #0]
 8007fc0:	f8cd 8008 	str.w	r8, [sp, #8]
 8007fc4:	ab19      	add	r3, sp, #100	; 0x64
 8007fc6:	4a8f      	ldr	r2, [pc, #572]	; (8008204 <_strtod_l+0x2a4>)
 8007fc8:	a917      	add	r1, sp, #92	; 0x5c
 8007fca:	4620      	mov	r0, r4
 8007fcc:	f001 fc57 	bl	800987e <__gethex>
 8007fd0:	f010 0607 	ands.w	r6, r0, #7
 8007fd4:	4607      	mov	r7, r0
 8007fd6:	d005      	beq.n	8007fe4 <_strtod_l+0x84>
 8007fd8:	2e06      	cmp	r6, #6
 8007fda:	d12c      	bne.n	8008036 <_strtod_l+0xd6>
 8007fdc:	3501      	adds	r5, #1
 8007fde:	2300      	movs	r3, #0
 8007fe0:	9517      	str	r5, [sp, #92]	; 0x5c
 8007fe2:	930d      	str	r3, [sp, #52]	; 0x34
 8007fe4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	f040 855e 	bne.w	8008aa8 <_strtod_l+0xb48>
 8007fec:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007fee:	b1eb      	cbz	r3, 800802c <_strtod_l+0xcc>
 8007ff0:	ec4b ab17 	vmov	d7, sl, fp
 8007ff4:	eeb1 0b47 	vneg.f64	d0, d7
 8007ff8:	b01d      	add	sp, #116	; 0x74
 8007ffa:	ecbd 8b0c 	vpop	{d8-d13}
 8007ffe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008002:	2a2b      	cmp	r2, #43	; 0x2b
 8008004:	d015      	beq.n	8008032 <_strtod_l+0xd2>
 8008006:	2a2d      	cmp	r2, #45	; 0x2d
 8008008:	d004      	beq.n	8008014 <_strtod_l+0xb4>
 800800a:	2a20      	cmp	r2, #32
 800800c:	d1c8      	bne.n	8007fa0 <_strtod_l+0x40>
 800800e:	3301      	adds	r3, #1
 8008010:	9317      	str	r3, [sp, #92]	; 0x5c
 8008012:	e7bd      	b.n	8007f90 <_strtod_l+0x30>
 8008014:	2201      	movs	r2, #1
 8008016:	920d      	str	r2, [sp, #52]	; 0x34
 8008018:	1c5a      	adds	r2, r3, #1
 800801a:	9217      	str	r2, [sp, #92]	; 0x5c
 800801c:	785b      	ldrb	r3, [r3, #1]
 800801e:	2b00      	cmp	r3, #0
 8008020:	d1c0      	bne.n	8007fa4 <_strtod_l+0x44>
 8008022:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008024:	9617      	str	r6, [sp, #92]	; 0x5c
 8008026:	2b00      	cmp	r3, #0
 8008028:	f040 853c 	bne.w	8008aa4 <_strtod_l+0xb44>
 800802c:	ec4b ab10 	vmov	d0, sl, fp
 8008030:	e7e2      	b.n	8007ff8 <_strtod_l+0x98>
 8008032:	2200      	movs	r2, #0
 8008034:	e7ef      	b.n	8008016 <_strtod_l+0xb6>
 8008036:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8008038:	b13a      	cbz	r2, 800804a <_strtod_l+0xea>
 800803a:	2135      	movs	r1, #53	; 0x35
 800803c:	a81a      	add	r0, sp, #104	; 0x68
 800803e:	f002 fae8 	bl	800a612 <__copybits>
 8008042:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008044:	4620      	mov	r0, r4
 8008046:	f001 ff53 	bl	8009ef0 <_Bfree>
 800804a:	3e01      	subs	r6, #1
 800804c:	2e04      	cmp	r6, #4
 800804e:	d806      	bhi.n	800805e <_strtod_l+0xfe>
 8008050:	e8df f006 	tbb	[pc, r6]
 8008054:	1714030a 	.word	0x1714030a
 8008058:	0a          	.byte	0x0a
 8008059:	00          	.byte	0x00
 800805a:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800805e:	073b      	lsls	r3, r7, #28
 8008060:	d5c0      	bpl.n	8007fe4 <_strtod_l+0x84>
 8008062:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8008066:	e7bd      	b.n	8007fe4 <_strtod_l+0x84>
 8008068:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 800806c:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800806e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8008072:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8008076:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800807a:	e7f0      	b.n	800805e <_strtod_l+0xfe>
 800807c:	f8df b188 	ldr.w	fp, [pc, #392]	; 8008208 <_strtod_l+0x2a8>
 8008080:	e7ed      	b.n	800805e <_strtod_l+0xfe>
 8008082:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8008086:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 800808a:	e7e8      	b.n	800805e <_strtod_l+0xfe>
 800808c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800808e:	1c5a      	adds	r2, r3, #1
 8008090:	9217      	str	r2, [sp, #92]	; 0x5c
 8008092:	785b      	ldrb	r3, [r3, #1]
 8008094:	2b30      	cmp	r3, #48	; 0x30
 8008096:	d0f9      	beq.n	800808c <_strtod_l+0x12c>
 8008098:	2b00      	cmp	r3, #0
 800809a:	d0a3      	beq.n	8007fe4 <_strtod_l+0x84>
 800809c:	2301      	movs	r3, #1
 800809e:	930a      	str	r3, [sp, #40]	; 0x28
 80080a0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80080a2:	930c      	str	r3, [sp, #48]	; 0x30
 80080a4:	2300      	movs	r3, #0
 80080a6:	9306      	str	r3, [sp, #24]
 80080a8:	9308      	str	r3, [sp, #32]
 80080aa:	461d      	mov	r5, r3
 80080ac:	220a      	movs	r2, #10
 80080ae:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80080b0:	f890 8000 	ldrb.w	r8, [r0]
 80080b4:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
 80080b8:	b2d9      	uxtb	r1, r3
 80080ba:	2909      	cmp	r1, #9
 80080bc:	d92c      	bls.n	8008118 <_strtod_l+0x1b8>
 80080be:	463a      	mov	r2, r7
 80080c0:	f8d9 1000 	ldr.w	r1, [r9]
 80080c4:	f002 fcf8 	bl	800aab8 <strncmp>
 80080c8:	2800      	cmp	r0, #0
 80080ca:	d035      	beq.n	8008138 <_strtod_l+0x1d8>
 80080cc:	2000      	movs	r0, #0
 80080ce:	4642      	mov	r2, r8
 80080d0:	462b      	mov	r3, r5
 80080d2:	4601      	mov	r1, r0
 80080d4:	9004      	str	r0, [sp, #16]
 80080d6:	2a65      	cmp	r2, #101	; 0x65
 80080d8:	d001      	beq.n	80080de <_strtod_l+0x17e>
 80080da:	2a45      	cmp	r2, #69	; 0x45
 80080dc:	d117      	bne.n	800810e <_strtod_l+0x1ae>
 80080de:	b923      	cbnz	r3, 80080ea <_strtod_l+0x18a>
 80080e0:	b910      	cbnz	r0, 80080e8 <_strtod_l+0x188>
 80080e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d09c      	beq.n	8008022 <_strtod_l+0xc2>
 80080e8:	2300      	movs	r3, #0
 80080ea:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 80080ec:	1c72      	adds	r2, r6, #1
 80080ee:	9217      	str	r2, [sp, #92]	; 0x5c
 80080f0:	7872      	ldrb	r2, [r6, #1]
 80080f2:	2a2b      	cmp	r2, #43	; 0x2b
 80080f4:	f000 8082 	beq.w	80081fc <_strtod_l+0x29c>
 80080f8:	2a2d      	cmp	r2, #45	; 0x2d
 80080fa:	d079      	beq.n	80081f0 <_strtod_l+0x290>
 80080fc:	f04f 0e00 	mov.w	lr, #0
 8008100:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 8008104:	f1bc 0f09 	cmp.w	ip, #9
 8008108:	f240 8086 	bls.w	8008218 <_strtod_l+0x2b8>
 800810c:	9617      	str	r6, [sp, #92]	; 0x5c
 800810e:	f04f 0800 	mov.w	r8, #0
 8008112:	e0a8      	b.n	8008266 <_strtod_l+0x306>
 8008114:	2300      	movs	r3, #0
 8008116:	e7c2      	b.n	800809e <_strtod_l+0x13e>
 8008118:	2d08      	cmp	r5, #8
 800811a:	bfd5      	itete	le
 800811c:	9908      	ldrle	r1, [sp, #32]
 800811e:	9906      	ldrgt	r1, [sp, #24]
 8008120:	fb02 3301 	mlale	r3, r2, r1, r3
 8008124:	fb02 3301 	mlagt	r3, r2, r1, r3
 8008128:	f100 0001 	add.w	r0, r0, #1
 800812c:	bfd4      	ite	le
 800812e:	9308      	strle	r3, [sp, #32]
 8008130:	9306      	strgt	r3, [sp, #24]
 8008132:	3501      	adds	r5, #1
 8008134:	9017      	str	r0, [sp, #92]	; 0x5c
 8008136:	e7ba      	b.n	80080ae <_strtod_l+0x14e>
 8008138:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800813a:	19da      	adds	r2, r3, r7
 800813c:	9217      	str	r2, [sp, #92]	; 0x5c
 800813e:	5dda      	ldrb	r2, [r3, r7]
 8008140:	2d00      	cmp	r5, #0
 8008142:	d038      	beq.n	80081b6 <_strtod_l+0x256>
 8008144:	4601      	mov	r1, r0
 8008146:	462b      	mov	r3, r5
 8008148:	f1a2 0730 	sub.w	r7, r2, #48	; 0x30
 800814c:	2f09      	cmp	r7, #9
 800814e:	d913      	bls.n	8008178 <_strtod_l+0x218>
 8008150:	2701      	movs	r7, #1
 8008152:	9704      	str	r7, [sp, #16]
 8008154:	e7bf      	b.n	80080d6 <_strtod_l+0x176>
 8008156:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008158:	1c5a      	adds	r2, r3, #1
 800815a:	9217      	str	r2, [sp, #92]	; 0x5c
 800815c:	785a      	ldrb	r2, [r3, #1]
 800815e:	3001      	adds	r0, #1
 8008160:	2a30      	cmp	r2, #48	; 0x30
 8008162:	d0f8      	beq.n	8008156 <_strtod_l+0x1f6>
 8008164:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8008168:	2b08      	cmp	r3, #8
 800816a:	f200 84a2 	bhi.w	8008ab2 <_strtod_l+0xb52>
 800816e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008170:	930c      	str	r3, [sp, #48]	; 0x30
 8008172:	4601      	mov	r1, r0
 8008174:	2000      	movs	r0, #0
 8008176:	4603      	mov	r3, r0
 8008178:	f1b2 0830 	subs.w	r8, r2, #48	; 0x30
 800817c:	f100 0701 	add.w	r7, r0, #1
 8008180:	d013      	beq.n	80081aa <_strtod_l+0x24a>
 8008182:	4439      	add	r1, r7
 8008184:	eb00 0e03 	add.w	lr, r0, r3
 8008188:	461f      	mov	r7, r3
 800818a:	f04f 0c0a 	mov.w	ip, #10
 800818e:	45be      	cmp	lr, r7
 8008190:	d113      	bne.n	80081ba <_strtod_l+0x25a>
 8008192:	181f      	adds	r7, r3, r0
 8008194:	2f08      	cmp	r7, #8
 8008196:	f103 0301 	add.w	r3, r3, #1
 800819a:	4403      	add	r3, r0
 800819c:	dc1d      	bgt.n	80081da <_strtod_l+0x27a>
 800819e:	9a08      	ldr	r2, [sp, #32]
 80081a0:	200a      	movs	r0, #10
 80081a2:	fb00 8202 	mla	r2, r0, r2, r8
 80081a6:	9208      	str	r2, [sp, #32]
 80081a8:	2700      	movs	r7, #0
 80081aa:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80081ac:	1c50      	adds	r0, r2, #1
 80081ae:	9017      	str	r0, [sp, #92]	; 0x5c
 80081b0:	7852      	ldrb	r2, [r2, #1]
 80081b2:	4638      	mov	r0, r7
 80081b4:	e7c8      	b.n	8008148 <_strtod_l+0x1e8>
 80081b6:	4628      	mov	r0, r5
 80081b8:	e7d2      	b.n	8008160 <_strtod_l+0x200>
 80081ba:	2f08      	cmp	r7, #8
 80081bc:	f107 0701 	add.w	r7, r7, #1
 80081c0:	dc04      	bgt.n	80081cc <_strtod_l+0x26c>
 80081c2:	9a08      	ldr	r2, [sp, #32]
 80081c4:	fb0c f202 	mul.w	r2, ip, r2
 80081c8:	9208      	str	r2, [sp, #32]
 80081ca:	e7e0      	b.n	800818e <_strtod_l+0x22e>
 80081cc:	2f10      	cmp	r7, #16
 80081ce:	bfde      	ittt	le
 80081d0:	9a06      	ldrle	r2, [sp, #24]
 80081d2:	fb0c f202 	mulle.w	r2, ip, r2
 80081d6:	9206      	strle	r2, [sp, #24]
 80081d8:	e7d9      	b.n	800818e <_strtod_l+0x22e>
 80081da:	2b10      	cmp	r3, #16
 80081dc:	bfdf      	itttt	le
 80081de:	9a06      	ldrle	r2, [sp, #24]
 80081e0:	200a      	movle	r0, #10
 80081e2:	fb00 8202 	mlale	r2, r0, r2, r8
 80081e6:	9206      	strle	r2, [sp, #24]
 80081e8:	e7de      	b.n	80081a8 <_strtod_l+0x248>
 80081ea:	2301      	movs	r3, #1
 80081ec:	9304      	str	r3, [sp, #16]
 80081ee:	e777      	b.n	80080e0 <_strtod_l+0x180>
 80081f0:	f04f 0e01 	mov.w	lr, #1
 80081f4:	1cb2      	adds	r2, r6, #2
 80081f6:	9217      	str	r2, [sp, #92]	; 0x5c
 80081f8:	78b2      	ldrb	r2, [r6, #2]
 80081fa:	e781      	b.n	8008100 <_strtod_l+0x1a0>
 80081fc:	f04f 0e00 	mov.w	lr, #0
 8008200:	e7f8      	b.n	80081f4 <_strtod_l+0x294>
 8008202:	bf00      	nop
 8008204:	08030684 	.word	0x08030684
 8008208:	7ff00000 	.word	0x7ff00000
 800820c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800820e:	f102 0c01 	add.w	ip, r2, #1
 8008212:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
 8008216:	7852      	ldrb	r2, [r2, #1]
 8008218:	2a30      	cmp	r2, #48	; 0x30
 800821a:	d0f7      	beq.n	800820c <_strtod_l+0x2ac>
 800821c:	f1a2 0c31 	sub.w	ip, r2, #49	; 0x31
 8008220:	f1bc 0f08 	cmp.w	ip, #8
 8008224:	f63f af73 	bhi.w	800810e <_strtod_l+0x1ae>
 8008228:	f1a2 0830 	sub.w	r8, r2, #48	; 0x30
 800822c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800822e:	920e      	str	r2, [sp, #56]	; 0x38
 8008230:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008232:	f102 0c01 	add.w	ip, r2, #1
 8008236:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
 800823a:	7852      	ldrb	r2, [r2, #1]
 800823c:	f1a2 0930 	sub.w	r9, r2, #48	; 0x30
 8008240:	f1b9 0f09 	cmp.w	r9, #9
 8008244:	d939      	bls.n	80082ba <_strtod_l+0x35a>
 8008246:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 8008248:	ebac 0c07 	sub.w	ip, ip, r7
 800824c:	f1bc 0f08 	cmp.w	ip, #8
 8008250:	f644 6c1f 	movw	ip, #19999	; 0x4e1f
 8008254:	dc37      	bgt.n	80082c6 <_strtod_l+0x366>
 8008256:	45e0      	cmp	r8, ip
 8008258:	bfa8      	it	ge
 800825a:	46e0      	movge	r8, ip
 800825c:	f1be 0f00 	cmp.w	lr, #0
 8008260:	d001      	beq.n	8008266 <_strtod_l+0x306>
 8008262:	f1c8 0800 	rsb	r8, r8, #0
 8008266:	2b00      	cmp	r3, #0
 8008268:	d151      	bne.n	800830e <_strtod_l+0x3ae>
 800826a:	2800      	cmp	r0, #0
 800826c:	f47f aeba 	bne.w	8007fe4 <_strtod_l+0x84>
 8008270:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008272:	2b00      	cmp	r3, #0
 8008274:	f47f aeb6 	bne.w	8007fe4 <_strtod_l+0x84>
 8008278:	9b04      	ldr	r3, [sp, #16]
 800827a:	2b00      	cmp	r3, #0
 800827c:	f47f aed1 	bne.w	8008022 <_strtod_l+0xc2>
 8008280:	2a4e      	cmp	r2, #78	; 0x4e
 8008282:	d027      	beq.n	80082d4 <_strtod_l+0x374>
 8008284:	dc21      	bgt.n	80082ca <_strtod_l+0x36a>
 8008286:	2a49      	cmp	r2, #73	; 0x49
 8008288:	f47f aecb 	bne.w	8008022 <_strtod_l+0xc2>
 800828c:	499a      	ldr	r1, [pc, #616]	; (80084f8 <_strtod_l+0x598>)
 800828e:	a817      	add	r0, sp, #92	; 0x5c
 8008290:	f001 fd28 	bl	8009ce4 <__match>
 8008294:	2800      	cmp	r0, #0
 8008296:	f43f aec4 	beq.w	8008022 <_strtod_l+0xc2>
 800829a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800829c:	4997      	ldr	r1, [pc, #604]	; (80084fc <_strtod_l+0x59c>)
 800829e:	3b01      	subs	r3, #1
 80082a0:	a817      	add	r0, sp, #92	; 0x5c
 80082a2:	9317      	str	r3, [sp, #92]	; 0x5c
 80082a4:	f001 fd1e 	bl	8009ce4 <__match>
 80082a8:	b910      	cbnz	r0, 80082b0 <_strtod_l+0x350>
 80082aa:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80082ac:	3301      	adds	r3, #1
 80082ae:	9317      	str	r3, [sp, #92]	; 0x5c
 80082b0:	f8df b260 	ldr.w	fp, [pc, #608]	; 8008514 <_strtod_l+0x5b4>
 80082b4:	f04f 0a00 	mov.w	sl, #0
 80082b8:	e694      	b.n	8007fe4 <_strtod_l+0x84>
 80082ba:	270a      	movs	r7, #10
 80082bc:	fb07 2808 	mla	r8, r7, r8, r2
 80082c0:	f1a8 0830 	sub.w	r8, r8, #48	; 0x30
 80082c4:	e7b4      	b.n	8008230 <_strtod_l+0x2d0>
 80082c6:	46e0      	mov	r8, ip
 80082c8:	e7c8      	b.n	800825c <_strtod_l+0x2fc>
 80082ca:	2a69      	cmp	r2, #105	; 0x69
 80082cc:	d0de      	beq.n	800828c <_strtod_l+0x32c>
 80082ce:	2a6e      	cmp	r2, #110	; 0x6e
 80082d0:	f47f aea7 	bne.w	8008022 <_strtod_l+0xc2>
 80082d4:	498a      	ldr	r1, [pc, #552]	; (8008500 <_strtod_l+0x5a0>)
 80082d6:	a817      	add	r0, sp, #92	; 0x5c
 80082d8:	f001 fd04 	bl	8009ce4 <__match>
 80082dc:	2800      	cmp	r0, #0
 80082de:	f43f aea0 	beq.w	8008022 <_strtod_l+0xc2>
 80082e2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80082e4:	781b      	ldrb	r3, [r3, #0]
 80082e6:	2b28      	cmp	r3, #40	; 0x28
 80082e8:	d10e      	bne.n	8008308 <_strtod_l+0x3a8>
 80082ea:	aa1a      	add	r2, sp, #104	; 0x68
 80082ec:	4985      	ldr	r1, [pc, #532]	; (8008504 <_strtod_l+0x5a4>)
 80082ee:	a817      	add	r0, sp, #92	; 0x5c
 80082f0:	f001 fd0c 	bl	8009d0c <__hexnan>
 80082f4:	2805      	cmp	r0, #5
 80082f6:	d107      	bne.n	8008308 <_strtod_l+0x3a8>
 80082f8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80082fa:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 80082fe:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8008302:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8008306:	e66d      	b.n	8007fe4 <_strtod_l+0x84>
 8008308:	f8df b20c 	ldr.w	fp, [pc, #524]	; 8008518 <_strtod_l+0x5b8>
 800830c:	e7d2      	b.n	80082b4 <_strtod_l+0x354>
 800830e:	eddd 7a08 	vldr	s15, [sp, #32]
 8008312:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8008316:	eba8 0201 	sub.w	r2, r8, r1
 800831a:	2d00      	cmp	r5, #0
 800831c:	bf08      	it	eq
 800831e:	461d      	moveq	r5, r3
 8008320:	2b10      	cmp	r3, #16
 8008322:	9204      	str	r2, [sp, #16]
 8008324:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8008328:	461a      	mov	r2, r3
 800832a:	bfa8      	it	ge
 800832c:	2210      	movge	r2, #16
 800832e:	2b09      	cmp	r3, #9
 8008330:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 8008334:	dc14      	bgt.n	8008360 <_strtod_l+0x400>
 8008336:	9904      	ldr	r1, [sp, #16]
 8008338:	2900      	cmp	r1, #0
 800833a:	f43f ae53 	beq.w	8007fe4 <_strtod_l+0x84>
 800833e:	9904      	ldr	r1, [sp, #16]
 8008340:	dd72      	ble.n	8008428 <_strtod_l+0x4c8>
 8008342:	2916      	cmp	r1, #22
 8008344:	dc5a      	bgt.n	80083fc <_strtod_l+0x49c>
 8008346:	4970      	ldr	r1, [pc, #448]	; (8008508 <_strtod_l+0x5a8>)
 8008348:	9b04      	ldr	r3, [sp, #16]
 800834a:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800834e:	ed91 7b00 	vldr	d7, [r1]
 8008352:	ec4b ab16 	vmov	d6, sl, fp
 8008356:	ee27 7b06 	vmul.f64	d7, d7, d6
 800835a:	ec5b ab17 	vmov	sl, fp, d7
 800835e:	e641      	b.n	8007fe4 <_strtod_l+0x84>
 8008360:	4969      	ldr	r1, [pc, #420]	; (8008508 <_strtod_l+0x5a8>)
 8008362:	eddd 7a06 	vldr	s15, [sp, #24]
 8008366:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800836a:	ed11 6b12 	vldr	d6, [r1, #-72]	; 0xffffffb8
 800836e:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
 8008372:	2b0f      	cmp	r3, #15
 8008374:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8008378:	eea5 7b06 	vfma.f64	d7, d5, d6
 800837c:	ec5b ab17 	vmov	sl, fp, d7
 8008380:	ddd9      	ble.n	8008336 <_strtod_l+0x3d6>
 8008382:	9904      	ldr	r1, [sp, #16]
 8008384:	1a9a      	subs	r2, r3, r2
 8008386:	440a      	add	r2, r1
 8008388:	2a00      	cmp	r2, #0
 800838a:	f340 8096 	ble.w	80084ba <_strtod_l+0x55a>
 800838e:	f012 000f 	ands.w	r0, r2, #15
 8008392:	d00a      	beq.n	80083aa <_strtod_l+0x44a>
 8008394:	495c      	ldr	r1, [pc, #368]	; (8008508 <_strtod_l+0x5a8>)
 8008396:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800839a:	ed91 7b00 	vldr	d7, [r1]
 800839e:	ec4b ab16 	vmov	d6, sl, fp
 80083a2:	ee27 7b06 	vmul.f64	d7, d7, d6
 80083a6:	ec5b ab17 	vmov	sl, fp, d7
 80083aa:	f032 020f 	bics.w	r2, r2, #15
 80083ae:	d072      	beq.n	8008496 <_strtod_l+0x536>
 80083b0:	f5b2 7f9a 	cmp.w	r2, #308	; 0x134
 80083b4:	dd45      	ble.n	8008442 <_strtod_l+0x4e2>
 80083b6:	2500      	movs	r5, #0
 80083b8:	46a8      	mov	r8, r5
 80083ba:	9506      	str	r5, [sp, #24]
 80083bc:	46a9      	mov	r9, r5
 80083be:	2322      	movs	r3, #34	; 0x22
 80083c0:	f8df b150 	ldr.w	fp, [pc, #336]	; 8008514 <_strtod_l+0x5b4>
 80083c4:	6023      	str	r3, [r4, #0]
 80083c6:	f04f 0a00 	mov.w	sl, #0
 80083ca:	9b06      	ldr	r3, [sp, #24]
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	f43f ae09 	beq.w	8007fe4 <_strtod_l+0x84>
 80083d2:	9918      	ldr	r1, [sp, #96]	; 0x60
 80083d4:	4620      	mov	r0, r4
 80083d6:	f001 fd8b 	bl	8009ef0 <_Bfree>
 80083da:	4649      	mov	r1, r9
 80083dc:	4620      	mov	r0, r4
 80083de:	f001 fd87 	bl	8009ef0 <_Bfree>
 80083e2:	4641      	mov	r1, r8
 80083e4:	4620      	mov	r0, r4
 80083e6:	f001 fd83 	bl	8009ef0 <_Bfree>
 80083ea:	9906      	ldr	r1, [sp, #24]
 80083ec:	4620      	mov	r0, r4
 80083ee:	f001 fd7f 	bl	8009ef0 <_Bfree>
 80083f2:	4629      	mov	r1, r5
 80083f4:	4620      	mov	r0, r4
 80083f6:	f001 fd7b 	bl	8009ef0 <_Bfree>
 80083fa:	e5f3      	b.n	8007fe4 <_strtod_l+0x84>
 80083fc:	9804      	ldr	r0, [sp, #16]
 80083fe:	f1c3 0125 	rsb	r1, r3, #37	; 0x25
 8008402:	4281      	cmp	r1, r0
 8008404:	dbbd      	blt.n	8008382 <_strtod_l+0x422>
 8008406:	4a40      	ldr	r2, [pc, #256]	; (8008508 <_strtod_l+0x5a8>)
 8008408:	f1c3 030f 	rsb	r3, r3, #15
 800840c:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 8008410:	ed91 7b00 	vldr	d7, [r1]
 8008414:	ec4b ab16 	vmov	d6, sl, fp
 8008418:	1ac3      	subs	r3, r0, r3
 800841a:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 800841e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8008422:	ed92 6b00 	vldr	d6, [r2]
 8008426:	e796      	b.n	8008356 <_strtod_l+0x3f6>
 8008428:	3116      	adds	r1, #22
 800842a:	dbaa      	blt.n	8008382 <_strtod_l+0x422>
 800842c:	4936      	ldr	r1, [pc, #216]	; (8008508 <_strtod_l+0x5a8>)
 800842e:	9b04      	ldr	r3, [sp, #16]
 8008430:	eba1 01c3 	sub.w	r1, r1, r3, lsl #3
 8008434:	ed91 7b00 	vldr	d7, [r1]
 8008438:	ec4b ab16 	vmov	d6, sl, fp
 800843c:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8008440:	e78b      	b.n	800835a <_strtod_l+0x3fa>
 8008442:	e9cd ab06 	strd	sl, fp, [sp, #24]
 8008446:	2000      	movs	r0, #0
 8008448:	4e30      	ldr	r6, [pc, #192]	; (800850c <_strtod_l+0x5ac>)
 800844a:	1112      	asrs	r2, r2, #4
 800844c:	4601      	mov	r1, r0
 800844e:	2a01      	cmp	r2, #1
 8008450:	dc23      	bgt.n	800849a <_strtod_l+0x53a>
 8008452:	b108      	cbz	r0, 8008458 <_strtod_l+0x4f8>
 8008454:	e9dd ab06 	ldrd	sl, fp, [sp, #24]
 8008458:	4a2c      	ldr	r2, [pc, #176]	; (800850c <_strtod_l+0x5ac>)
 800845a:	482d      	ldr	r0, [pc, #180]	; (8008510 <_strtod_l+0x5b0>)
 800845c:	eb02 01c1 	add.w	r1, r2, r1, lsl #3
 8008460:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8008464:	ed91 7b00 	vldr	d7, [r1]
 8008468:	ec4b ab16 	vmov	d6, sl, fp
 800846c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8008470:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008474:	9907      	ldr	r1, [sp, #28]
 8008476:	4a27      	ldr	r2, [pc, #156]	; (8008514 <_strtod_l+0x5b4>)
 8008478:	400a      	ands	r2, r1
 800847a:	4282      	cmp	r2, r0
 800847c:	e9dd ab06 	ldrd	sl, fp, [sp, #24]
 8008480:	d899      	bhi.n	80083b6 <_strtod_l+0x456>
 8008482:	f5a0 1080 	sub.w	r0, r0, #1048576	; 0x100000
 8008486:	4282      	cmp	r2, r0
 8008488:	bf86      	itte	hi
 800848a:	f8df b090 	ldrhi.w	fp, [pc, #144]	; 800851c <_strtod_l+0x5bc>
 800848e:	f04f 3aff 	movhi.w	sl, #4294967295	; 0xffffffff
 8008492:	f101 7b54 	addls.w	fp, r1, #55574528	; 0x3500000
 8008496:	2700      	movs	r7, #0
 8008498:	e070      	b.n	800857c <_strtod_l+0x61c>
 800849a:	07d7      	lsls	r7, r2, #31
 800849c:	d50a      	bpl.n	80084b4 <_strtod_l+0x554>
 800849e:	eb06 00c1 	add.w	r0, r6, r1, lsl #3
 80084a2:	ed90 7b00 	vldr	d7, [r0]
 80084a6:	ed9d 6b06 	vldr	d6, [sp, #24]
 80084aa:	ee26 7b07 	vmul.f64	d7, d6, d7
 80084ae:	ed8d 7b06 	vstr	d7, [sp, #24]
 80084b2:	2001      	movs	r0, #1
 80084b4:	3101      	adds	r1, #1
 80084b6:	1052      	asrs	r2, r2, #1
 80084b8:	e7c9      	b.n	800844e <_strtod_l+0x4ee>
 80084ba:	d0ec      	beq.n	8008496 <_strtod_l+0x536>
 80084bc:	4252      	negs	r2, r2
 80084be:	f012 000f 	ands.w	r0, r2, #15
 80084c2:	d00a      	beq.n	80084da <_strtod_l+0x57a>
 80084c4:	4910      	ldr	r1, [pc, #64]	; (8008508 <_strtod_l+0x5a8>)
 80084c6:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 80084ca:	ed91 7b00 	vldr	d7, [r1]
 80084ce:	ec4b ab16 	vmov	d6, sl, fp
 80084d2:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80084d6:	ec5b ab17 	vmov	sl, fp, d7
 80084da:	1112      	asrs	r2, r2, #4
 80084dc:	d0db      	beq.n	8008496 <_strtod_l+0x536>
 80084de:	2a1f      	cmp	r2, #31
 80084e0:	dd1e      	ble.n	8008520 <_strtod_l+0x5c0>
 80084e2:	2500      	movs	r5, #0
 80084e4:	46a8      	mov	r8, r5
 80084e6:	9506      	str	r5, [sp, #24]
 80084e8:	46a9      	mov	r9, r5
 80084ea:	2322      	movs	r3, #34	; 0x22
 80084ec:	f04f 0a00 	mov.w	sl, #0
 80084f0:	f04f 0b00 	mov.w	fp, #0
 80084f4:	6023      	str	r3, [r4, #0]
 80084f6:	e768      	b.n	80083ca <_strtod_l+0x46a>
 80084f8:	0803064d 	.word	0x0803064d
 80084fc:	080306db 	.word	0x080306db
 8008500:	08030655 	.word	0x08030655
 8008504:	08030698 	.word	0x08030698
 8008508:	08030718 	.word	0x08030718
 800850c:	080306f0 	.word	0x080306f0
 8008510:	7ca00000 	.word	0x7ca00000
 8008514:	7ff00000 	.word	0x7ff00000
 8008518:	fff80000 	.word	0xfff80000
 800851c:	7fefffff 	.word	0x7fefffff
 8008520:	e9cd ab06 	strd	sl, fp, [sp, #24]
 8008524:	f012 0710 	ands.w	r7, r2, #16
 8008528:	49ab      	ldr	r1, [pc, #684]	; (80087d8 <_strtod_l+0x878>)
 800852a:	bf18      	it	ne
 800852c:	276a      	movne	r7, #106	; 0x6a
 800852e:	2000      	movs	r0, #0
 8008530:	2a00      	cmp	r2, #0
 8008532:	f300 8113 	bgt.w	800875c <_strtod_l+0x7fc>
 8008536:	b108      	cbz	r0, 800853c <_strtod_l+0x5dc>
 8008538:	e9dd ab06 	ldrd	sl, fp, [sp, #24]
 800853c:	b1bf      	cbz	r7, 800856e <_strtod_l+0x60e>
 800853e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8008542:	f1c2 026b 	rsb	r2, r2, #107	; 0x6b
 8008546:	2a00      	cmp	r2, #0
 8008548:	4659      	mov	r1, fp
 800854a:	dd10      	ble.n	800856e <_strtod_l+0x60e>
 800854c:	2a1f      	cmp	r2, #31
 800854e:	f340 8113 	ble.w	8008778 <_strtod_l+0x818>
 8008552:	2a34      	cmp	r2, #52	; 0x34
 8008554:	bfde      	ittt	le
 8008556:	3a20      	suble	r2, #32
 8008558:	f04f 30ff 	movle.w	r0, #4294967295	; 0xffffffff
 800855c:	fa00 f202 	lslle.w	r2, r0, r2
 8008560:	f04f 0a00 	mov.w	sl, #0
 8008564:	bfcc      	ite	gt
 8008566:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800856a:	ea02 0b01 	andle.w	fp, r2, r1
 800856e:	ec4b ab17 	vmov	d7, sl, fp
 8008572:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8008576:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800857a:	d0b2      	beq.n	80084e2 <_strtod_l+0x582>
 800857c:	9a08      	ldr	r2, [sp, #32]
 800857e:	9200      	str	r2, [sp, #0]
 8008580:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008582:	462a      	mov	r2, r5
 8008584:	4620      	mov	r0, r4
 8008586:	f001 fd05 	bl	8009f94 <__s2b>
 800858a:	9006      	str	r0, [sp, #24]
 800858c:	2800      	cmp	r0, #0
 800858e:	f43f af12 	beq.w	80083b6 <_strtod_l+0x456>
 8008592:	9a04      	ldr	r2, [sp, #16]
 8008594:	9b04      	ldr	r3, [sp, #16]
 8008596:	2a00      	cmp	r2, #0
 8008598:	f1c3 0300 	rsb	r3, r3, #0
 800859c:	ed9f 9b88 	vldr	d9, [pc, #544]	; 80087c0 <_strtod_l+0x860>
 80085a0:	bfa8      	it	ge
 80085a2:	2300      	movge	r3, #0
 80085a4:	ed9f ab88 	vldr	d10, [pc, #544]	; 80087c8 <_strtod_l+0x868>
 80085a8:	ed9f bb89 	vldr	d11, [pc, #548]	; 80087d0 <_strtod_l+0x870>
 80085ac:	930e      	str	r3, [sp, #56]	; 0x38
 80085ae:	2500      	movs	r5, #0
 80085b0:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80085b4:	9310      	str	r3, [sp, #64]	; 0x40
 80085b6:	46a8      	mov	r8, r5
 80085b8:	9b06      	ldr	r3, [sp, #24]
 80085ba:	4620      	mov	r0, r4
 80085bc:	6859      	ldr	r1, [r3, #4]
 80085be:	f001 fc63 	bl	8009e88 <_Balloc>
 80085c2:	4681      	mov	r9, r0
 80085c4:	2800      	cmp	r0, #0
 80085c6:	f43f aefa 	beq.w	80083be <_strtod_l+0x45e>
 80085ca:	9b06      	ldr	r3, [sp, #24]
 80085cc:	691a      	ldr	r2, [r3, #16]
 80085ce:	3202      	adds	r2, #2
 80085d0:	f103 010c 	add.w	r1, r3, #12
 80085d4:	0092      	lsls	r2, r2, #2
 80085d6:	300c      	adds	r0, #12
 80085d8:	f7fe fe5e 	bl	8007298 <memcpy>
 80085dc:	aa1a      	add	r2, sp, #104	; 0x68
 80085de:	a919      	add	r1, sp, #100	; 0x64
 80085e0:	ec4b ab10 	vmov	d0, sl, fp
 80085e4:	4620      	mov	r0, r4
 80085e6:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 80085ea:	f001 ff8f 	bl	800a50c <__d2b>
 80085ee:	9018      	str	r0, [sp, #96]	; 0x60
 80085f0:	2800      	cmp	r0, #0
 80085f2:	f43f aee4 	beq.w	80083be <_strtod_l+0x45e>
 80085f6:	2101      	movs	r1, #1
 80085f8:	4620      	mov	r0, r4
 80085fa:	f001 fd57 	bl	800a0ac <__i2b>
 80085fe:	4680      	mov	r8, r0
 8008600:	2800      	cmp	r0, #0
 8008602:	f43f aedc 	beq.w	80083be <_strtod_l+0x45e>
 8008606:	9e19      	ldr	r6, [sp, #100]	; 0x64
 8008608:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800860a:	2e00      	cmp	r6, #0
 800860c:	bfb1      	iteee	lt
 800860e:	9b10      	ldrlt	r3, [sp, #64]	; 0x40
 8008610:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8008612:	9810      	ldrge	r0, [sp, #64]	; 0x40
 8008614:	18f3      	addge	r3, r6, r3
 8008616:	bfba      	itte	lt
 8008618:	1b98      	sublt	r0, r3, r6
 800861a:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800861c:	9308      	strge	r3, [sp, #32]
 800861e:	eba6 0607 	sub.w	r6, r6, r7
 8008622:	bfb8      	it	lt
 8008624:	9308      	strlt	r3, [sp, #32]
 8008626:	4416      	add	r6, r2
 8008628:	4b6c      	ldr	r3, [pc, #432]	; (80087dc <_strtod_l+0x87c>)
 800862a:	3e01      	subs	r6, #1
 800862c:	429e      	cmp	r6, r3
 800862e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8008632:	f280 80b4 	bge.w	800879e <_strtod_l+0x83e>
 8008636:	1b9b      	subs	r3, r3, r6
 8008638:	2b1f      	cmp	r3, #31
 800863a:	eba2 0203 	sub.w	r2, r2, r3
 800863e:	f04f 0101 	mov.w	r1, #1
 8008642:	f300 80a0 	bgt.w	8008786 <_strtod_l+0x826>
 8008646:	fa01 f303 	lsl.w	r3, r1, r3
 800864a:	9311      	str	r3, [sp, #68]	; 0x44
 800864c:	2300      	movs	r3, #0
 800864e:	930f      	str	r3, [sp, #60]	; 0x3c
 8008650:	9b08      	ldr	r3, [sp, #32]
 8008652:	4413      	add	r3, r2
 8008654:	4402      	add	r2, r0
 8008656:	18be      	adds	r6, r7, r2
 8008658:	9a08      	ldr	r2, [sp, #32]
 800865a:	429a      	cmp	r2, r3
 800865c:	bfa8      	it	ge
 800865e:	461a      	movge	r2, r3
 8008660:	42b2      	cmp	r2, r6
 8008662:	bfa8      	it	ge
 8008664:	4632      	movge	r2, r6
 8008666:	2a00      	cmp	r2, #0
 8008668:	dd04      	ble.n	8008674 <_strtod_l+0x714>
 800866a:	9908      	ldr	r1, [sp, #32]
 800866c:	1a9b      	subs	r3, r3, r2
 800866e:	1ab6      	subs	r6, r6, r2
 8008670:	1a8a      	subs	r2, r1, r2
 8008672:	9208      	str	r2, [sp, #32]
 8008674:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008676:	b1c2      	cbz	r2, 80086aa <_strtod_l+0x74a>
 8008678:	4641      	mov	r1, r8
 800867a:	4620      	mov	r0, r4
 800867c:	9315      	str	r3, [sp, #84]	; 0x54
 800867e:	f001 fdb5 	bl	800a1ec <__pow5mult>
 8008682:	4680      	mov	r8, r0
 8008684:	2800      	cmp	r0, #0
 8008686:	f43f ae9a 	beq.w	80083be <_strtod_l+0x45e>
 800868a:	4601      	mov	r1, r0
 800868c:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800868e:	4620      	mov	r0, r4
 8008690:	f001 fd15 	bl	800a0be <__multiply>
 8008694:	900c      	str	r0, [sp, #48]	; 0x30
 8008696:	2800      	cmp	r0, #0
 8008698:	f43f ae91 	beq.w	80083be <_strtod_l+0x45e>
 800869c:	9918      	ldr	r1, [sp, #96]	; 0x60
 800869e:	4620      	mov	r0, r4
 80086a0:	f001 fc26 	bl	8009ef0 <_Bfree>
 80086a4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80086a6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80086a8:	9218      	str	r2, [sp, #96]	; 0x60
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	dc7c      	bgt.n	80087a8 <_strtod_l+0x848>
 80086ae:	9b04      	ldr	r3, [sp, #16]
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	dd08      	ble.n	80086c6 <_strtod_l+0x766>
 80086b4:	4649      	mov	r1, r9
 80086b6:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80086b8:	4620      	mov	r0, r4
 80086ba:	f001 fd97 	bl	800a1ec <__pow5mult>
 80086be:	4681      	mov	r9, r0
 80086c0:	2800      	cmp	r0, #0
 80086c2:	f43f ae7c 	beq.w	80083be <_strtod_l+0x45e>
 80086c6:	2e00      	cmp	r6, #0
 80086c8:	dd08      	ble.n	80086dc <_strtod_l+0x77c>
 80086ca:	4649      	mov	r1, r9
 80086cc:	4632      	mov	r2, r6
 80086ce:	4620      	mov	r0, r4
 80086d0:	f001 fdda 	bl	800a288 <__lshift>
 80086d4:	4681      	mov	r9, r0
 80086d6:	2800      	cmp	r0, #0
 80086d8:	f43f ae71 	beq.w	80083be <_strtod_l+0x45e>
 80086dc:	9b08      	ldr	r3, [sp, #32]
 80086de:	2b00      	cmp	r3, #0
 80086e0:	dd08      	ble.n	80086f4 <_strtod_l+0x794>
 80086e2:	4641      	mov	r1, r8
 80086e4:	461a      	mov	r2, r3
 80086e6:	4620      	mov	r0, r4
 80086e8:	f001 fdce 	bl	800a288 <__lshift>
 80086ec:	4680      	mov	r8, r0
 80086ee:	2800      	cmp	r0, #0
 80086f0:	f43f ae65 	beq.w	80083be <_strtod_l+0x45e>
 80086f4:	464a      	mov	r2, r9
 80086f6:	9918      	ldr	r1, [sp, #96]	; 0x60
 80086f8:	4620      	mov	r0, r4
 80086fa:	f001 fe33 	bl	800a364 <__mdiff>
 80086fe:	4605      	mov	r5, r0
 8008700:	2800      	cmp	r0, #0
 8008702:	f43f ae5c 	beq.w	80083be <_strtod_l+0x45e>
 8008706:	68c3      	ldr	r3, [r0, #12]
 8008708:	930c      	str	r3, [sp, #48]	; 0x30
 800870a:	2300      	movs	r3, #0
 800870c:	60c3      	str	r3, [r0, #12]
 800870e:	4641      	mov	r1, r8
 8008710:	f001 fe0e 	bl	800a330 <__mcmp>
 8008714:	2800      	cmp	r0, #0
 8008716:	da63      	bge.n	80087e0 <_strtod_l+0x880>
 8008718:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800871a:	b9e3      	cbnz	r3, 8008756 <_strtod_l+0x7f6>
 800871c:	f1ba 0f00 	cmp.w	sl, #0
 8008720:	d119      	bne.n	8008756 <_strtod_l+0x7f6>
 8008722:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008726:	b9b3      	cbnz	r3, 8008756 <_strtod_l+0x7f6>
 8008728:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800872c:	0d1b      	lsrs	r3, r3, #20
 800872e:	051b      	lsls	r3, r3, #20
 8008730:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8008734:	d90f      	bls.n	8008756 <_strtod_l+0x7f6>
 8008736:	696b      	ldr	r3, [r5, #20]
 8008738:	b913      	cbnz	r3, 8008740 <_strtod_l+0x7e0>
 800873a:	692b      	ldr	r3, [r5, #16]
 800873c:	2b01      	cmp	r3, #1
 800873e:	dd0a      	ble.n	8008756 <_strtod_l+0x7f6>
 8008740:	4629      	mov	r1, r5
 8008742:	2201      	movs	r2, #1
 8008744:	4620      	mov	r0, r4
 8008746:	f001 fd9f 	bl	800a288 <__lshift>
 800874a:	4641      	mov	r1, r8
 800874c:	4605      	mov	r5, r0
 800874e:	f001 fdef 	bl	800a330 <__mcmp>
 8008752:	2800      	cmp	r0, #0
 8008754:	dc75      	bgt.n	8008842 <_strtod_l+0x8e2>
 8008756:	2f00      	cmp	r7, #0
 8008758:	d17f      	bne.n	800885a <_strtod_l+0x8fa>
 800875a:	e63a      	b.n	80083d2 <_strtod_l+0x472>
 800875c:	07d6      	lsls	r6, r2, #31
 800875e:	d508      	bpl.n	8008772 <_strtod_l+0x812>
 8008760:	ed9d 6b06 	vldr	d6, [sp, #24]
 8008764:	ed91 7b00 	vldr	d7, [r1]
 8008768:	ee26 7b07 	vmul.f64	d7, d6, d7
 800876c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008770:	2001      	movs	r0, #1
 8008772:	1052      	asrs	r2, r2, #1
 8008774:	3108      	adds	r1, #8
 8008776:	e6db      	b.n	8008530 <_strtod_l+0x5d0>
 8008778:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800877c:	fa01 f202 	lsl.w	r2, r1, r2
 8008780:	ea02 0a0a 	and.w	sl, r2, sl
 8008784:	e6f3      	b.n	800856e <_strtod_l+0x60e>
 8008786:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 800878a:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800878e:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8008792:	36e2      	adds	r6, #226	; 0xe2
 8008794:	fa01 f306 	lsl.w	r3, r1, r6
 8008798:	930f      	str	r3, [sp, #60]	; 0x3c
 800879a:	9111      	str	r1, [sp, #68]	; 0x44
 800879c:	e758      	b.n	8008650 <_strtod_l+0x6f0>
 800879e:	2300      	movs	r3, #0
 80087a0:	930f      	str	r3, [sp, #60]	; 0x3c
 80087a2:	2301      	movs	r3, #1
 80087a4:	9311      	str	r3, [sp, #68]	; 0x44
 80087a6:	e753      	b.n	8008650 <_strtod_l+0x6f0>
 80087a8:	461a      	mov	r2, r3
 80087aa:	9918      	ldr	r1, [sp, #96]	; 0x60
 80087ac:	4620      	mov	r0, r4
 80087ae:	f001 fd6b 	bl	800a288 <__lshift>
 80087b2:	9018      	str	r0, [sp, #96]	; 0x60
 80087b4:	2800      	cmp	r0, #0
 80087b6:	f47f af7a 	bne.w	80086ae <_strtod_l+0x74e>
 80087ba:	e600      	b.n	80083be <_strtod_l+0x45e>
 80087bc:	f3af 8000 	nop.w
 80087c0:	94a03595 	.word	0x94a03595
 80087c4:	3fdfffff 	.word	0x3fdfffff
 80087c8:	35afe535 	.word	0x35afe535
 80087cc:	3fe00000 	.word	0x3fe00000
 80087d0:	94a03595 	.word	0x94a03595
 80087d4:	3fcfffff 	.word	0x3fcfffff
 80087d8:	080306b0 	.word	0x080306b0
 80087dc:	fffffc02 	.word	0xfffffc02
 80087e0:	f8cd b020 	str.w	fp, [sp, #32]
 80087e4:	f040 8085 	bne.w	80088f2 <_strtod_l+0x992>
 80087e8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80087ea:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80087ee:	b322      	cbz	r2, 800883a <_strtod_l+0x8da>
 80087f0:	4ab7      	ldr	r2, [pc, #732]	; (8008ad0 <_strtod_l+0xb70>)
 80087f2:	4293      	cmp	r3, r2
 80087f4:	d154      	bne.n	80088a0 <_strtod_l+0x940>
 80087f6:	4651      	mov	r1, sl
 80087f8:	b1e7      	cbz	r7, 8008834 <_strtod_l+0x8d4>
 80087fa:	4bb6      	ldr	r3, [pc, #728]	; (8008ad4 <_strtod_l+0xb74>)
 80087fc:	465a      	mov	r2, fp
 80087fe:	4013      	ands	r3, r2
 8008800:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8008804:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008808:	d803      	bhi.n	8008812 <_strtod_l+0x8b2>
 800880a:	0d1b      	lsrs	r3, r3, #20
 800880c:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8008810:	409a      	lsls	r2, r3
 8008812:	4291      	cmp	r1, r2
 8008814:	d144      	bne.n	80088a0 <_strtod_l+0x940>
 8008816:	4bb0      	ldr	r3, [pc, #704]	; (8008ad8 <_strtod_l+0xb78>)
 8008818:	9a08      	ldr	r2, [sp, #32]
 800881a:	429a      	cmp	r2, r3
 800881c:	d102      	bne.n	8008824 <_strtod_l+0x8c4>
 800881e:	3101      	adds	r1, #1
 8008820:	f43f adcd 	beq.w	80083be <_strtod_l+0x45e>
 8008824:	4bab      	ldr	r3, [pc, #684]	; (8008ad4 <_strtod_l+0xb74>)
 8008826:	9a08      	ldr	r2, [sp, #32]
 8008828:	401a      	ands	r2, r3
 800882a:	f502 1b80 	add.w	fp, r2, #1048576	; 0x100000
 800882e:	f04f 0a00 	mov.w	sl, #0
 8008832:	e790      	b.n	8008756 <_strtod_l+0x7f6>
 8008834:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008838:	e7eb      	b.n	8008812 <_strtod_l+0x8b2>
 800883a:	bb8b      	cbnz	r3, 80088a0 <_strtod_l+0x940>
 800883c:	f1ba 0f00 	cmp.w	sl, #0
 8008840:	d12e      	bne.n	80088a0 <_strtod_l+0x940>
 8008842:	465b      	mov	r3, fp
 8008844:	4aa3      	ldr	r2, [pc, #652]	; (8008ad4 <_strtod_l+0xb74>)
 8008846:	b30f      	cbz	r7, 800888c <_strtod_l+0x92c>
 8008848:	ea02 010b 	and.w	r1, r2, fp
 800884c:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8008850:	dc1c      	bgt.n	800888c <_strtod_l+0x92c>
 8008852:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8008856:	f77f ae48 	ble.w	80084ea <_strtod_l+0x58a>
 800885a:	4aa0      	ldr	r2, [pc, #640]	; (8008adc <_strtod_l+0xb7c>)
 800885c:	2300      	movs	r3, #0
 800885e:	e9cd 3212 	strd	r3, r2, [sp, #72]	; 0x48
 8008862:	ed9d 6b12 	vldr	d6, [sp, #72]	; 0x48
 8008866:	ec4b ab17 	vmov	d7, sl, fp
 800886a:	ee27 7b06 	vmul.f64	d7, d7, d6
 800886e:	ed8d 7b04 	vstr	d7, [sp, #16]
 8008872:	9b05      	ldr	r3, [sp, #20]
 8008874:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8008878:	2b00      	cmp	r3, #0
 800887a:	f47f adaa 	bne.w	80083d2 <_strtod_l+0x472>
 800887e:	9b04      	ldr	r3, [sp, #16]
 8008880:	2b00      	cmp	r3, #0
 8008882:	f47f ada6 	bne.w	80083d2 <_strtod_l+0x472>
 8008886:	2322      	movs	r3, #34	; 0x22
 8008888:	6023      	str	r3, [r4, #0]
 800888a:	e5a2      	b.n	80083d2 <_strtod_l+0x472>
 800888c:	4013      	ands	r3, r2
 800888e:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8008892:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8008896:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800889a:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 800889e:	e75a      	b.n	8008756 <_strtod_l+0x7f6>
 80088a0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80088a2:	b18b      	cbz	r3, 80088c8 <_strtod_l+0x968>
 80088a4:	9a08      	ldr	r2, [sp, #32]
 80088a6:	4213      	tst	r3, r2
 80088a8:	f43f af55 	beq.w	8008756 <_strtod_l+0x7f6>
 80088ac:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80088ae:	463a      	mov	r2, r7
 80088b0:	4650      	mov	r0, sl
 80088b2:	4659      	mov	r1, fp
 80088b4:	b163      	cbz	r3, 80088d0 <_strtod_l+0x970>
 80088b6:	f7ff fb39 	bl	8007f2c <sulp>
 80088ba:	ed9d 7b0a 	vldr	d7, [sp, #40]	; 0x28
 80088be:	ee37 7b00 	vadd.f64	d7, d7, d0
 80088c2:	ec5b ab17 	vmov	sl, fp, d7
 80088c6:	e746      	b.n	8008756 <_strtod_l+0x7f6>
 80088c8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80088ca:	ea13 0f0a 	tst.w	r3, sl
 80088ce:	e7eb      	b.n	80088a8 <_strtod_l+0x948>
 80088d0:	f7ff fb2c 	bl	8007f2c <sulp>
 80088d4:	ed9d 7b0a 	vldr	d7, [sp, #40]	; 0x28
 80088d8:	ee37 7b40 	vsub.f64	d7, d7, d0
 80088dc:	ed8d 7b04 	vstr	d7, [sp, #16]
 80088e0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80088e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80088e8:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 80088ec:	f43f adfd 	beq.w	80084ea <_strtod_l+0x58a>
 80088f0:	e731      	b.n	8008756 <_strtod_l+0x7f6>
 80088f2:	4641      	mov	r1, r8
 80088f4:	4628      	mov	r0, r5
 80088f6:	f001 fe58 	bl	800a5aa <__ratio>
 80088fa:	eeb0 7b00 	vmov.f64	d7, #0	; 0x40000000  2.0
 80088fe:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8008902:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008906:	d869      	bhi.n	80089dc <_strtod_l+0xa7c>
 8008908:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800890a:	2b00      	cmp	r3, #0
 800890c:	d045      	beq.n	800899a <_strtod_l+0xa3a>
 800890e:	4b74      	ldr	r3, [pc, #464]	; (8008ae0 <_strtod_l+0xb80>)
 8008910:	2200      	movs	r2, #0
 8008912:	eeb7 8b00 	vmov.f64	d8, #112	; 0x3f800000  1.0
 8008916:	9808      	ldr	r0, [sp, #32]
 8008918:	496e      	ldr	r1, [pc, #440]	; (8008ad4 <_strtod_l+0xb74>)
 800891a:	ea00 0601 	and.w	r6, r0, r1
 800891e:	4871      	ldr	r0, [pc, #452]	; (8008ae4 <_strtod_l+0xb84>)
 8008920:	4286      	cmp	r6, r0
 8008922:	f040 8089 	bne.w	8008a38 <_strtod_l+0xad8>
 8008926:	910f      	str	r1, [sp, #60]	; 0x3c
 8008928:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800892c:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
 8008930:	9908      	ldr	r1, [sp, #32]
 8008932:	f1a1 7b54 	sub.w	fp, r1, #55574528	; 0x3500000
 8008936:	ec4b ab10 	vmov	d0, sl, fp
 800893a:	ec43 2b1c 	vmov	d12, r2, r3
 800893e:	f001 fd6f 	bl	800a420 <__ulp>
 8008942:	ec4b ab1d 	vmov	d13, sl, fp
 8008946:	eeac db00 	vfma.f64	d13, d12, d0
 800894a:	ed8d db08 	vstr	d13, [sp, #32]
 800894e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008950:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8008952:	4a65      	ldr	r2, [pc, #404]	; (8008ae8 <_strtod_l+0xb88>)
 8008954:	4019      	ands	r1, r3
 8008956:	4291      	cmp	r1, r2
 8008958:	e9dd ab08 	ldrd	sl, fp, [sp, #32]
 800895c:	d948      	bls.n	80089f0 <_strtod_l+0xa90>
 800895e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008960:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8008964:	4293      	cmp	r3, r2
 8008966:	d103      	bne.n	8008970 <_strtod_l+0xa10>
 8008968:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800896a:	3301      	adds	r3, #1
 800896c:	f43f ad27 	beq.w	80083be <_strtod_l+0x45e>
 8008970:	f8df b164 	ldr.w	fp, [pc, #356]	; 8008ad8 <_strtod_l+0xb78>
 8008974:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8008978:	9918      	ldr	r1, [sp, #96]	; 0x60
 800897a:	4620      	mov	r0, r4
 800897c:	f001 fab8 	bl	8009ef0 <_Bfree>
 8008980:	4649      	mov	r1, r9
 8008982:	4620      	mov	r0, r4
 8008984:	f001 fab4 	bl	8009ef0 <_Bfree>
 8008988:	4641      	mov	r1, r8
 800898a:	4620      	mov	r0, r4
 800898c:	f001 fab0 	bl	8009ef0 <_Bfree>
 8008990:	4629      	mov	r1, r5
 8008992:	4620      	mov	r0, r4
 8008994:	f001 faac 	bl	8009ef0 <_Bfree>
 8008998:	e60e      	b.n	80085b8 <_strtod_l+0x658>
 800899a:	f1ba 0f00 	cmp.w	sl, #0
 800899e:	d113      	bne.n	80089c8 <_strtod_l+0xa68>
 80089a0:	9b08      	ldr	r3, [sp, #32]
 80089a2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80089a6:	b9b3      	cbnz	r3, 80089d6 <_strtod_l+0xa76>
 80089a8:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 80089ac:	eeb4 0bc7 	vcmpe.f64	d0, d7
 80089b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80089b4:	eeb6 8b00 	vmov.f64	d8, #96	; 0x3f000000  0.5
 80089b8:	d401      	bmi.n	80089be <_strtod_l+0xa5e>
 80089ba:	ee20 8b08 	vmul.f64	d8, d0, d8
 80089be:	eeb1 7b48 	vneg.f64	d7, d8
 80089c2:	ec53 2b17 	vmov	r2, r3, d7
 80089c6:	e7a6      	b.n	8008916 <_strtod_l+0x9b6>
 80089c8:	f1ba 0f01 	cmp.w	sl, #1
 80089cc:	d103      	bne.n	80089d6 <_strtod_l+0xa76>
 80089ce:	9b08      	ldr	r3, [sp, #32]
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	f43f ad8a 	beq.w	80084ea <_strtod_l+0x58a>
 80089d6:	2200      	movs	r2, #0
 80089d8:	4b44      	ldr	r3, [pc, #272]	; (8008aec <_strtod_l+0xb8c>)
 80089da:	e79a      	b.n	8008912 <_strtod_l+0x9b2>
 80089dc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80089de:	eeb6 8b00 	vmov.f64	d8, #96	; 0x3f000000  0.5
 80089e2:	ee20 8b08 	vmul.f64	d8, d0, d8
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d0e9      	beq.n	80089be <_strtod_l+0xa5e>
 80089ea:	ec53 2b18 	vmov	r2, r3, d8
 80089ee:	e792      	b.n	8008916 <_strtod_l+0x9b6>
 80089f0:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 80089f4:	2f00      	cmp	r7, #0
 80089f6:	d1bf      	bne.n	8008978 <_strtod_l+0xa18>
 80089f8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80089fc:	0d1b      	lsrs	r3, r3, #20
 80089fe:	051b      	lsls	r3, r3, #20
 8008a00:	429e      	cmp	r6, r3
 8008a02:	d1b9      	bne.n	8008978 <_strtod_l+0xa18>
 8008a04:	eebd 0bc8 	vcvt.s32.f64	s0, d8
 8008a08:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008a0a:	eeb8 0bc0 	vcvt.f64.s32	d0, s0
 8008a0e:	ee38 8b40 	vsub.f64	d8, d8, d0
 8008a12:	b92b      	cbnz	r3, 8008a20 <_strtod_l+0xac0>
 8008a14:	f1ba 0f00 	cmp.w	sl, #0
 8008a18:	d102      	bne.n	8008a20 <_strtod_l+0xac0>
 8008a1a:	f3cb 0213 	ubfx	r2, fp, #0, #20
 8008a1e:	b3d2      	cbz	r2, 8008a96 <_strtod_l+0xb36>
 8008a20:	eeb4 8bc9 	vcmpe.f64	d8, d9
 8008a24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a28:	f53f acd3 	bmi.w	80083d2 <_strtod_l+0x472>
 8008a2c:	eeb4 8bca 	vcmpe.f64	d8, d10
 8008a30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a34:	dda0      	ble.n	8008978 <_strtod_l+0xa18>
 8008a36:	e4cc      	b.n	80083d2 <_strtod_l+0x472>
 8008a38:	b1ef      	cbz	r7, 8008a76 <_strtod_l+0xb16>
 8008a3a:	f1b6 6fd4 	cmp.w	r6, #111149056	; 0x6a00000
 8008a3e:	d81a      	bhi.n	8008a76 <_strtod_l+0xb16>
 8008a40:	ed9f 7b21 	vldr	d7, [pc, #132]	; 8008ac8 <_strtod_l+0xb68>
 8008a44:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8008a48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a4c:	d810      	bhi.n	8008a70 <_strtod_l+0xb10>
 8008a4e:	eefc 7bc8 	vcvt.u32.f64	s15, d8
 8008a52:	ee17 3a90 	vmov	r3, s15
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	bf08      	it	eq
 8008a5a:	2301      	moveq	r3, #1
 8008a5c:	ee07 3a90 	vmov	s15, r3
 8008a60:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008a62:	eeb8 8b67 	vcvt.f64.u32	d8, s15
 8008a66:	b99b      	cbnz	r3, 8008a90 <_strtod_l+0xb30>
 8008a68:	eeb1 7b48 	vneg.f64	d7, d8
 8008a6c:	ec53 2b17 	vmov	r2, r3, d7
 8008a70:	f103 61d6 	add.w	r1, r3, #112197632	; 0x6b00000
 8008a74:	1b8b      	subs	r3, r1, r6
 8008a76:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8008a7a:	ec43 2b1c 	vmov	d12, r2, r3
 8008a7e:	f001 fccf 	bl	800a420 <__ulp>
 8008a82:	ed9d 7b0a 	vldr	d7, [sp, #40]	; 0x28
 8008a86:	eeac 7b00 	vfma.f64	d7, d12, d0
 8008a8a:	ec5b ab17 	vmov	sl, fp, d7
 8008a8e:	e7b1      	b.n	80089f4 <_strtod_l+0xa94>
 8008a90:	ec53 2b18 	vmov	r2, r3, d8
 8008a94:	e7ec      	b.n	8008a70 <_strtod_l+0xb10>
 8008a96:	eeb4 8bcb 	vcmpe.f64	d8, d11
 8008a9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a9e:	f57f af6b 	bpl.w	8008978 <_strtod_l+0xa18>
 8008aa2:	e496      	b.n	80083d2 <_strtod_l+0x472>
 8008aa4:	2300      	movs	r3, #0
 8008aa6:	930d      	str	r3, [sp, #52]	; 0x34
 8008aa8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008aaa:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008aac:	6013      	str	r3, [r2, #0]
 8008aae:	f7ff ba9d 	b.w	8007fec <_strtod_l+0x8c>
 8008ab2:	2a65      	cmp	r2, #101	; 0x65
 8008ab4:	f04f 0100 	mov.w	r1, #0
 8008ab8:	f43f ab97 	beq.w	80081ea <_strtod_l+0x28a>
 8008abc:	2701      	movs	r7, #1
 8008abe:	460b      	mov	r3, r1
 8008ac0:	9704      	str	r7, [sp, #16]
 8008ac2:	f7ff bb0a 	b.w	80080da <_strtod_l+0x17a>
 8008ac6:	bf00      	nop
 8008ac8:	ffc00000 	.word	0xffc00000
 8008acc:	41dfffff 	.word	0x41dfffff
 8008ad0:	000fffff 	.word	0x000fffff
 8008ad4:	7ff00000 	.word	0x7ff00000
 8008ad8:	7fefffff 	.word	0x7fefffff
 8008adc:	39500000 	.word	0x39500000
 8008ae0:	3ff00000 	.word	0x3ff00000
 8008ae4:	7fe00000 	.word	0x7fe00000
 8008ae8:	7c9fffff 	.word	0x7c9fffff
 8008aec:	bff00000 	.word	0xbff00000

08008af0 <_strtod_r>:
 8008af0:	4b05      	ldr	r3, [pc, #20]	; (8008b08 <_strtod_r+0x18>)
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	b410      	push	{r4}
 8008af6:	6a1b      	ldr	r3, [r3, #32]
 8008af8:	4c04      	ldr	r4, [pc, #16]	; (8008b0c <_strtod_r+0x1c>)
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	bf08      	it	eq
 8008afe:	4623      	moveq	r3, r4
 8008b00:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008b04:	f7ff ba2c 	b.w	8007f60 <_strtod_l>
 8008b08:	20000010 	.word	0x20000010
 8008b0c:	20000074 	.word	0x20000074

08008b10 <_strtol_l.isra.0>:
 8008b10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008b14:	4680      	mov	r8, r0
 8008b16:	4689      	mov	r9, r1
 8008b18:	4692      	mov	sl, r2
 8008b1a:	461e      	mov	r6, r3
 8008b1c:	460f      	mov	r7, r1
 8008b1e:	463d      	mov	r5, r7
 8008b20:	9808      	ldr	r0, [sp, #32]
 8008b22:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008b26:	f001 f981 	bl	8009e2c <__locale_ctype_ptr_l>
 8008b2a:	4420      	add	r0, r4
 8008b2c:	7843      	ldrb	r3, [r0, #1]
 8008b2e:	f013 0308 	ands.w	r3, r3, #8
 8008b32:	d132      	bne.n	8008b9a <_strtol_l.isra.0+0x8a>
 8008b34:	2c2d      	cmp	r4, #45	; 0x2d
 8008b36:	d132      	bne.n	8008b9e <_strtol_l.isra.0+0x8e>
 8008b38:	787c      	ldrb	r4, [r7, #1]
 8008b3a:	1cbd      	adds	r5, r7, #2
 8008b3c:	2201      	movs	r2, #1
 8008b3e:	2e00      	cmp	r6, #0
 8008b40:	d05d      	beq.n	8008bfe <_strtol_l.isra.0+0xee>
 8008b42:	2e10      	cmp	r6, #16
 8008b44:	d109      	bne.n	8008b5a <_strtol_l.isra.0+0x4a>
 8008b46:	2c30      	cmp	r4, #48	; 0x30
 8008b48:	d107      	bne.n	8008b5a <_strtol_l.isra.0+0x4a>
 8008b4a:	782b      	ldrb	r3, [r5, #0]
 8008b4c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8008b50:	2b58      	cmp	r3, #88	; 0x58
 8008b52:	d14f      	bne.n	8008bf4 <_strtol_l.isra.0+0xe4>
 8008b54:	786c      	ldrb	r4, [r5, #1]
 8008b56:	2610      	movs	r6, #16
 8008b58:	3502      	adds	r5, #2
 8008b5a:	2a00      	cmp	r2, #0
 8008b5c:	bf14      	ite	ne
 8008b5e:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8008b62:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8008b66:	2700      	movs	r7, #0
 8008b68:	fbb1 fcf6 	udiv	ip, r1, r6
 8008b6c:	4638      	mov	r0, r7
 8008b6e:	fb06 1e1c 	mls	lr, r6, ip, r1
 8008b72:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8008b76:	2b09      	cmp	r3, #9
 8008b78:	d817      	bhi.n	8008baa <_strtol_l.isra.0+0x9a>
 8008b7a:	461c      	mov	r4, r3
 8008b7c:	42a6      	cmp	r6, r4
 8008b7e:	dd23      	ble.n	8008bc8 <_strtol_l.isra.0+0xb8>
 8008b80:	1c7b      	adds	r3, r7, #1
 8008b82:	d007      	beq.n	8008b94 <_strtol_l.isra.0+0x84>
 8008b84:	4584      	cmp	ip, r0
 8008b86:	d31c      	bcc.n	8008bc2 <_strtol_l.isra.0+0xb2>
 8008b88:	d101      	bne.n	8008b8e <_strtol_l.isra.0+0x7e>
 8008b8a:	45a6      	cmp	lr, r4
 8008b8c:	db19      	blt.n	8008bc2 <_strtol_l.isra.0+0xb2>
 8008b8e:	fb00 4006 	mla	r0, r0, r6, r4
 8008b92:	2701      	movs	r7, #1
 8008b94:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008b98:	e7eb      	b.n	8008b72 <_strtol_l.isra.0+0x62>
 8008b9a:	462f      	mov	r7, r5
 8008b9c:	e7bf      	b.n	8008b1e <_strtol_l.isra.0+0xe>
 8008b9e:	2c2b      	cmp	r4, #43	; 0x2b
 8008ba0:	bf04      	itt	eq
 8008ba2:	1cbd      	addeq	r5, r7, #2
 8008ba4:	787c      	ldrbeq	r4, [r7, #1]
 8008ba6:	461a      	mov	r2, r3
 8008ba8:	e7c9      	b.n	8008b3e <_strtol_l.isra.0+0x2e>
 8008baa:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8008bae:	2b19      	cmp	r3, #25
 8008bb0:	d801      	bhi.n	8008bb6 <_strtol_l.isra.0+0xa6>
 8008bb2:	3c37      	subs	r4, #55	; 0x37
 8008bb4:	e7e2      	b.n	8008b7c <_strtol_l.isra.0+0x6c>
 8008bb6:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8008bba:	2b19      	cmp	r3, #25
 8008bbc:	d804      	bhi.n	8008bc8 <_strtol_l.isra.0+0xb8>
 8008bbe:	3c57      	subs	r4, #87	; 0x57
 8008bc0:	e7dc      	b.n	8008b7c <_strtol_l.isra.0+0x6c>
 8008bc2:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8008bc6:	e7e5      	b.n	8008b94 <_strtol_l.isra.0+0x84>
 8008bc8:	1c7b      	adds	r3, r7, #1
 8008bca:	d108      	bne.n	8008bde <_strtol_l.isra.0+0xce>
 8008bcc:	2322      	movs	r3, #34	; 0x22
 8008bce:	f8c8 3000 	str.w	r3, [r8]
 8008bd2:	4608      	mov	r0, r1
 8008bd4:	f1ba 0f00 	cmp.w	sl, #0
 8008bd8:	d107      	bne.n	8008bea <_strtol_l.isra.0+0xda>
 8008bda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008bde:	b102      	cbz	r2, 8008be2 <_strtol_l.isra.0+0xd2>
 8008be0:	4240      	negs	r0, r0
 8008be2:	f1ba 0f00 	cmp.w	sl, #0
 8008be6:	d0f8      	beq.n	8008bda <_strtol_l.isra.0+0xca>
 8008be8:	b10f      	cbz	r7, 8008bee <_strtol_l.isra.0+0xde>
 8008bea:	f105 39ff 	add.w	r9, r5, #4294967295	; 0xffffffff
 8008bee:	f8ca 9000 	str.w	r9, [sl]
 8008bf2:	e7f2      	b.n	8008bda <_strtol_l.isra.0+0xca>
 8008bf4:	2430      	movs	r4, #48	; 0x30
 8008bf6:	2e00      	cmp	r6, #0
 8008bf8:	d1af      	bne.n	8008b5a <_strtol_l.isra.0+0x4a>
 8008bfa:	2608      	movs	r6, #8
 8008bfc:	e7ad      	b.n	8008b5a <_strtol_l.isra.0+0x4a>
 8008bfe:	2c30      	cmp	r4, #48	; 0x30
 8008c00:	d0a3      	beq.n	8008b4a <_strtol_l.isra.0+0x3a>
 8008c02:	260a      	movs	r6, #10
 8008c04:	e7a9      	b.n	8008b5a <_strtol_l.isra.0+0x4a>
	...

08008c08 <_strtol_r>:
 8008c08:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008c0a:	4c06      	ldr	r4, [pc, #24]	; (8008c24 <_strtol_r+0x1c>)
 8008c0c:	4d06      	ldr	r5, [pc, #24]	; (8008c28 <_strtol_r+0x20>)
 8008c0e:	6824      	ldr	r4, [r4, #0]
 8008c10:	6a24      	ldr	r4, [r4, #32]
 8008c12:	2c00      	cmp	r4, #0
 8008c14:	bf08      	it	eq
 8008c16:	462c      	moveq	r4, r5
 8008c18:	9400      	str	r4, [sp, #0]
 8008c1a:	f7ff ff79 	bl	8008b10 <_strtol_l.isra.0>
 8008c1e:	b003      	add	sp, #12
 8008c20:	bd30      	pop	{r4, r5, pc}
 8008c22:	bf00      	nop
 8008c24:	20000010 	.word	0x20000010
 8008c28:	20000074 	.word	0x20000074

08008c2c <quorem>:
 8008c2c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c30:	6903      	ldr	r3, [r0, #16]
 8008c32:	690c      	ldr	r4, [r1, #16]
 8008c34:	42a3      	cmp	r3, r4
 8008c36:	4680      	mov	r8, r0
 8008c38:	f2c0 8082 	blt.w	8008d40 <quorem+0x114>
 8008c3c:	3c01      	subs	r4, #1
 8008c3e:	f101 0714 	add.w	r7, r1, #20
 8008c42:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8008c46:	f100 0614 	add.w	r6, r0, #20
 8008c4a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8008c4e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8008c52:	eb06 030c 	add.w	r3, r6, ip
 8008c56:	3501      	adds	r5, #1
 8008c58:	eb07 090c 	add.w	r9, r7, ip
 8008c5c:	9301      	str	r3, [sp, #4]
 8008c5e:	fbb0 f5f5 	udiv	r5, r0, r5
 8008c62:	b395      	cbz	r5, 8008cca <quorem+0x9e>
 8008c64:	f04f 0a00 	mov.w	sl, #0
 8008c68:	4638      	mov	r0, r7
 8008c6a:	46b6      	mov	lr, r6
 8008c6c:	46d3      	mov	fp, sl
 8008c6e:	f850 2b04 	ldr.w	r2, [r0], #4
 8008c72:	b293      	uxth	r3, r2
 8008c74:	fb05 a303 	mla	r3, r5, r3, sl
 8008c78:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008c7c:	b29b      	uxth	r3, r3
 8008c7e:	ebab 0303 	sub.w	r3, fp, r3
 8008c82:	0c12      	lsrs	r2, r2, #16
 8008c84:	f8de b000 	ldr.w	fp, [lr]
 8008c88:	fb05 a202 	mla	r2, r5, r2, sl
 8008c8c:	fa13 f38b 	uxtah	r3, r3, fp
 8008c90:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8008c94:	fa1f fb82 	uxth.w	fp, r2
 8008c98:	f8de 2000 	ldr.w	r2, [lr]
 8008c9c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8008ca0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008ca4:	b29b      	uxth	r3, r3
 8008ca6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008caa:	4581      	cmp	r9, r0
 8008cac:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8008cb0:	f84e 3b04 	str.w	r3, [lr], #4
 8008cb4:	d2db      	bcs.n	8008c6e <quorem+0x42>
 8008cb6:	f856 300c 	ldr.w	r3, [r6, ip]
 8008cba:	b933      	cbnz	r3, 8008cca <quorem+0x9e>
 8008cbc:	9b01      	ldr	r3, [sp, #4]
 8008cbe:	3b04      	subs	r3, #4
 8008cc0:	429e      	cmp	r6, r3
 8008cc2:	461a      	mov	r2, r3
 8008cc4:	d330      	bcc.n	8008d28 <quorem+0xfc>
 8008cc6:	f8c8 4010 	str.w	r4, [r8, #16]
 8008cca:	4640      	mov	r0, r8
 8008ccc:	f001 fb30 	bl	800a330 <__mcmp>
 8008cd0:	2800      	cmp	r0, #0
 8008cd2:	db25      	blt.n	8008d20 <quorem+0xf4>
 8008cd4:	3501      	adds	r5, #1
 8008cd6:	4630      	mov	r0, r6
 8008cd8:	f04f 0c00 	mov.w	ip, #0
 8008cdc:	f857 2b04 	ldr.w	r2, [r7], #4
 8008ce0:	f8d0 e000 	ldr.w	lr, [r0]
 8008ce4:	b293      	uxth	r3, r2
 8008ce6:	ebac 0303 	sub.w	r3, ip, r3
 8008cea:	0c12      	lsrs	r2, r2, #16
 8008cec:	fa13 f38e 	uxtah	r3, r3, lr
 8008cf0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8008cf4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008cf8:	b29b      	uxth	r3, r3
 8008cfa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008cfe:	45b9      	cmp	r9, r7
 8008d00:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008d04:	f840 3b04 	str.w	r3, [r0], #4
 8008d08:	d2e8      	bcs.n	8008cdc <quorem+0xb0>
 8008d0a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8008d0e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8008d12:	b92a      	cbnz	r2, 8008d20 <quorem+0xf4>
 8008d14:	3b04      	subs	r3, #4
 8008d16:	429e      	cmp	r6, r3
 8008d18:	461a      	mov	r2, r3
 8008d1a:	d30b      	bcc.n	8008d34 <quorem+0x108>
 8008d1c:	f8c8 4010 	str.w	r4, [r8, #16]
 8008d20:	4628      	mov	r0, r5
 8008d22:	b003      	add	sp, #12
 8008d24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d28:	6812      	ldr	r2, [r2, #0]
 8008d2a:	3b04      	subs	r3, #4
 8008d2c:	2a00      	cmp	r2, #0
 8008d2e:	d1ca      	bne.n	8008cc6 <quorem+0x9a>
 8008d30:	3c01      	subs	r4, #1
 8008d32:	e7c5      	b.n	8008cc0 <quorem+0x94>
 8008d34:	6812      	ldr	r2, [r2, #0]
 8008d36:	3b04      	subs	r3, #4
 8008d38:	2a00      	cmp	r2, #0
 8008d3a:	d1ef      	bne.n	8008d1c <quorem+0xf0>
 8008d3c:	3c01      	subs	r4, #1
 8008d3e:	e7ea      	b.n	8008d16 <quorem+0xea>
 8008d40:	2000      	movs	r0, #0
 8008d42:	e7ee      	b.n	8008d22 <quorem+0xf6>
 8008d44:	0000      	movs	r0, r0
	...

08008d48 <_dtoa_r>:
 8008d48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d4c:	ec57 6b10 	vmov	r6, r7, d0
 8008d50:	b095      	sub	sp, #84	; 0x54
 8008d52:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008d54:	9108      	str	r1, [sp, #32]
 8008d56:	4604      	mov	r4, r0
 8008d58:	920a      	str	r2, [sp, #40]	; 0x28
 8008d5a:	9311      	str	r3, [sp, #68]	; 0x44
 8008d5c:	f8dd 8078 	ldr.w	r8, [sp, #120]	; 0x78
 8008d60:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8008d64:	b93d      	cbnz	r5, 8008d76 <_dtoa_r+0x2e>
 8008d66:	2010      	movs	r0, #16
 8008d68:	f001 f874 	bl	8009e54 <malloc>
 8008d6c:	6260      	str	r0, [r4, #36]	; 0x24
 8008d6e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008d72:	6005      	str	r5, [r0, #0]
 8008d74:	60c5      	str	r5, [r0, #12]
 8008d76:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008d78:	6819      	ldr	r1, [r3, #0]
 8008d7a:	b151      	cbz	r1, 8008d92 <_dtoa_r+0x4a>
 8008d7c:	685a      	ldr	r2, [r3, #4]
 8008d7e:	604a      	str	r2, [r1, #4]
 8008d80:	2301      	movs	r3, #1
 8008d82:	4093      	lsls	r3, r2
 8008d84:	608b      	str	r3, [r1, #8]
 8008d86:	4620      	mov	r0, r4
 8008d88:	f001 f8b2 	bl	8009ef0 <_Bfree>
 8008d8c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008d8e:	2200      	movs	r2, #0
 8008d90:	601a      	str	r2, [r3, #0]
 8008d92:	1e3b      	subs	r3, r7, #0
 8008d94:	bfb9      	ittee	lt
 8008d96:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8008d9a:	9303      	strlt	r3, [sp, #12]
 8008d9c:	2300      	movge	r3, #0
 8008d9e:	f8c8 3000 	strge.w	r3, [r8]
 8008da2:	9d03      	ldr	r5, [sp, #12]
 8008da4:	4bac      	ldr	r3, [pc, #688]	; (8009058 <_dtoa_r+0x310>)
 8008da6:	bfbc      	itt	lt
 8008da8:	2201      	movlt	r2, #1
 8008daa:	f8c8 2000 	strlt.w	r2, [r8]
 8008dae:	43ab      	bics	r3, r5
 8008db0:	d11b      	bne.n	8008dea <_dtoa_r+0xa2>
 8008db2:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8008db4:	f242 730f 	movw	r3, #9999	; 0x270f
 8008db8:	6013      	str	r3, [r2, #0]
 8008dba:	9b02      	ldr	r3, [sp, #8]
 8008dbc:	b923      	cbnz	r3, 8008dc8 <_dtoa_r+0x80>
 8008dbe:	f3c5 0513 	ubfx	r5, r5, #0, #20
 8008dc2:	2d00      	cmp	r5, #0
 8008dc4:	f000 84dd 	beq.w	8009782 <_dtoa_r+0xa3a>
 8008dc8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8008dca:	b953      	cbnz	r3, 8008de2 <_dtoa_r+0x9a>
 8008dcc:	4ba3      	ldr	r3, [pc, #652]	; (800905c <_dtoa_r+0x314>)
 8008dce:	e020      	b.n	8008e12 <_dtoa_r+0xca>
 8008dd0:	4ba3      	ldr	r3, [pc, #652]	; (8009060 <_dtoa_r+0x318>)
 8008dd2:	9304      	str	r3, [sp, #16]
 8008dd4:	3308      	adds	r3, #8
 8008dd6:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8008dd8:	6013      	str	r3, [r2, #0]
 8008dda:	9804      	ldr	r0, [sp, #16]
 8008ddc:	b015      	add	sp, #84	; 0x54
 8008dde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008de2:	4b9e      	ldr	r3, [pc, #632]	; (800905c <_dtoa_r+0x314>)
 8008de4:	9304      	str	r3, [sp, #16]
 8008de6:	3303      	adds	r3, #3
 8008de8:	e7f5      	b.n	8008dd6 <_dtoa_r+0x8e>
 8008dea:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008dee:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8008df2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008df6:	ed8d 7b04 	vstr	d7, [sp, #16]
 8008dfa:	d10c      	bne.n	8008e16 <_dtoa_r+0xce>
 8008dfc:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8008dfe:	2301      	movs	r3, #1
 8008e00:	6013      	str	r3, [r2, #0]
 8008e02:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	f000 84b9 	beq.w	800977c <_dtoa_r+0xa34>
 8008e0a:	4b96      	ldr	r3, [pc, #600]	; (8009064 <_dtoa_r+0x31c>)
 8008e0c:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8008e0e:	6013      	str	r3, [r2, #0]
 8008e10:	3b01      	subs	r3, #1
 8008e12:	9304      	str	r3, [sp, #16]
 8008e14:	e7e1      	b.n	8008dda <_dtoa_r+0x92>
 8008e16:	a913      	add	r1, sp, #76	; 0x4c
 8008e18:	aa12      	add	r2, sp, #72	; 0x48
 8008e1a:	ed9d 0b04 	vldr	d0, [sp, #16]
 8008e1e:	4620      	mov	r0, r4
 8008e20:	f001 fb74 	bl	800a50c <__d2b>
 8008e24:	f3c5 560a 	ubfx	r6, r5, #20, #11
 8008e28:	9001      	str	r0, [sp, #4]
 8008e2a:	9912      	ldr	r1, [sp, #72]	; 0x48
 8008e2c:	2e00      	cmp	r6, #0
 8008e2e:	d046      	beq.n	8008ebe <_dtoa_r+0x176>
 8008e30:	9805      	ldr	r0, [sp, #20]
 8008e32:	f3c0 0013 	ubfx	r0, r0, #0, #20
 8008e36:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008e3a:	f040 537f 	orr.w	r3, r0, #1069547520	; 0x3fc00000
 8008e3e:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8008e42:	f2a6 3aff 	subw	sl, r6, #1023	; 0x3ff
 8008e46:	2700      	movs	r7, #0
 8008e48:	ee07 aa90 	vmov	s15, sl
 8008e4c:	ec43 2b16 	vmov	d6, r2, r3
 8008e50:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 8008e54:	ed9f 4b7a 	vldr	d4, [pc, #488]	; 8009040 <_dtoa_r+0x2f8>
 8008e58:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 8008e5c:	ee36 7b47 	vsub.f64	d7, d6, d7
 8008e60:	ed9f 6b79 	vldr	d6, [pc, #484]	; 8009048 <_dtoa_r+0x300>
 8008e64:	eea7 6b04 	vfma.f64	d6, d7, d4
 8008e68:	eeb0 7b46 	vmov.f64	d7, d6
 8008e6c:	ed9f 6b78 	vldr	d6, [pc, #480]	; 8009050 <_dtoa_r+0x308>
 8008e70:	eea5 7b06 	vfma.f64	d7, d5, d6
 8008e74:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8008e78:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8008e7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e80:	ee16 ba90 	vmov	fp, s13
 8008e84:	d508      	bpl.n	8008e98 <_dtoa_r+0x150>
 8008e86:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8008e8a:	eeb4 6b47 	vcmp.f64	d6, d7
 8008e8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e92:	bf18      	it	ne
 8008e94:	f10b 3bff 	addne.w	fp, fp, #4294967295	; 0xffffffff
 8008e98:	f1bb 0f16 	cmp.w	fp, #22
 8008e9c:	d834      	bhi.n	8008f08 <_dtoa_r+0x1c0>
 8008e9e:	4b72      	ldr	r3, [pc, #456]	; (8009068 <_dtoa_r+0x320>)
 8008ea0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8008ea4:	ed93 7b00 	vldr	d7, [r3]
 8008ea8:	ed9d 6b02 	vldr	d6, [sp, #8]
 8008eac:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8008eb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008eb4:	dd01      	ble.n	8008eba <_dtoa_r+0x172>
 8008eb6:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8008eba:	2300      	movs	r3, #0
 8008ebc:	e025      	b.n	8008f0a <_dtoa_r+0x1c2>
 8008ebe:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008ec0:	eb01 0a03 	add.w	sl, r1, r3
 8008ec4:	f20a 4332 	addw	r3, sl, #1074	; 0x432
 8008ec8:	2b20      	cmp	r3, #32
 8008eca:	dd17      	ble.n	8008efc <_dtoa_r+0x1b4>
 8008ecc:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8008ed0:	9a02      	ldr	r2, [sp, #8]
 8008ed2:	409d      	lsls	r5, r3
 8008ed4:	f20a 4312 	addw	r3, sl, #1042	; 0x412
 8008ed8:	fa22 f303 	lsr.w	r3, r2, r3
 8008edc:	432b      	orrs	r3, r5
 8008ede:	ee07 3a90 	vmov	s15, r3
 8008ee2:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8008ee6:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8008eea:	ed8d 7b04 	vstr	d7, [sp, #16]
 8008eee:	9805      	ldr	r0, [sp, #20]
 8008ef0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008ef4:	2701      	movs	r7, #1
 8008ef6:	f1a0 73f8 	sub.w	r3, r0, #32505856	; 0x1f00000
 8008efa:	e7a5      	b.n	8008e48 <_dtoa_r+0x100>
 8008efc:	9a02      	ldr	r2, [sp, #8]
 8008efe:	f1c3 0320 	rsb	r3, r3, #32
 8008f02:	fa02 f303 	lsl.w	r3, r2, r3
 8008f06:	e7ea      	b.n	8008ede <_dtoa_r+0x196>
 8008f08:	2301      	movs	r3, #1
 8008f0a:	eba1 0a0a 	sub.w	sl, r1, sl
 8008f0e:	9310      	str	r3, [sp, #64]	; 0x40
 8008f10:	f1ba 0301 	subs.w	r3, sl, #1
 8008f14:	9307      	str	r3, [sp, #28]
 8008f16:	bf43      	ittte	mi
 8008f18:	2300      	movmi	r3, #0
 8008f1a:	f1ca 0a01 	rsbmi	sl, sl, #1
 8008f1e:	9307      	strmi	r3, [sp, #28]
 8008f20:	f04f 0a00 	movpl.w	sl, #0
 8008f24:	f1bb 0f00 	cmp.w	fp, #0
 8008f28:	db19      	blt.n	8008f5e <_dtoa_r+0x216>
 8008f2a:	9b07      	ldr	r3, [sp, #28]
 8008f2c:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8008f30:	445b      	add	r3, fp
 8008f32:	9307      	str	r3, [sp, #28]
 8008f34:	f04f 0800 	mov.w	r8, #0
 8008f38:	9b08      	ldr	r3, [sp, #32]
 8008f3a:	2b09      	cmp	r3, #9
 8008f3c:	d866      	bhi.n	800900c <_dtoa_r+0x2c4>
 8008f3e:	2b05      	cmp	r3, #5
 8008f40:	bfc4      	itt	gt
 8008f42:	3b04      	subgt	r3, #4
 8008f44:	9308      	strgt	r3, [sp, #32]
 8008f46:	9b08      	ldr	r3, [sp, #32]
 8008f48:	f1a3 0302 	sub.w	r3, r3, #2
 8008f4c:	bfcc      	ite	gt
 8008f4e:	2500      	movgt	r5, #0
 8008f50:	2501      	movle	r5, #1
 8008f52:	2b03      	cmp	r3, #3
 8008f54:	d866      	bhi.n	8009024 <_dtoa_r+0x2dc>
 8008f56:	e8df f003 	tbb	[pc, r3]
 8008f5a:	5755      	.short	0x5755
 8008f5c:	4909      	.short	0x4909
 8008f5e:	2300      	movs	r3, #0
 8008f60:	ebaa 0a0b 	sub.w	sl, sl, fp
 8008f64:	f1cb 0800 	rsb	r8, fp, #0
 8008f68:	930b      	str	r3, [sp, #44]	; 0x2c
 8008f6a:	e7e5      	b.n	8008f38 <_dtoa_r+0x1f0>
 8008f6c:	2301      	movs	r3, #1
 8008f6e:	9309      	str	r3, [sp, #36]	; 0x24
 8008f70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	dd59      	ble.n	800902a <_dtoa_r+0x2e2>
 8008f76:	9306      	str	r3, [sp, #24]
 8008f78:	4699      	mov	r9, r3
 8008f7a:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008f7c:	2200      	movs	r2, #0
 8008f7e:	6072      	str	r2, [r6, #4]
 8008f80:	2204      	movs	r2, #4
 8008f82:	f102 0014 	add.w	r0, r2, #20
 8008f86:	4298      	cmp	r0, r3
 8008f88:	6871      	ldr	r1, [r6, #4]
 8008f8a:	d953      	bls.n	8009034 <_dtoa_r+0x2ec>
 8008f8c:	4620      	mov	r0, r4
 8008f8e:	f000 ff7b 	bl	8009e88 <_Balloc>
 8008f92:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008f94:	6030      	str	r0, [r6, #0]
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	9304      	str	r3, [sp, #16]
 8008f9a:	f1b9 0f0e 	cmp.w	r9, #14
 8008f9e:	f200 80c2 	bhi.w	8009126 <_dtoa_r+0x3de>
 8008fa2:	2d00      	cmp	r5, #0
 8008fa4:	f000 80bf 	beq.w	8009126 <_dtoa_r+0x3de>
 8008fa8:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008fac:	f1bb 0f00 	cmp.w	fp, #0
 8008fb0:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 8008fb4:	f340 80e6 	ble.w	8009184 <_dtoa_r+0x43c>
 8008fb8:	4a2b      	ldr	r2, [pc, #172]	; (8009068 <_dtoa_r+0x320>)
 8008fba:	f00b 030f 	and.w	r3, fp, #15
 8008fbe:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008fc2:	ed93 7b00 	vldr	d7, [r3]
 8008fc6:	ea4f 132b 	mov.w	r3, fp, asr #4
 8008fca:	06da      	lsls	r2, r3, #27
 8008fcc:	f140 80d8 	bpl.w	8009180 <_dtoa_r+0x438>
 8008fd0:	4a26      	ldr	r2, [pc, #152]	; (800906c <_dtoa_r+0x324>)
 8008fd2:	ed9d 5b0e 	vldr	d5, [sp, #56]	; 0x38
 8008fd6:	ed92 6b08 	vldr	d6, [r2, #32]
 8008fda:	ee85 6b06 	vdiv.f64	d6, d5, d6
 8008fde:	ed8d 6b02 	vstr	d6, [sp, #8]
 8008fe2:	f003 030f 	and.w	r3, r3, #15
 8008fe6:	2203      	movs	r2, #3
 8008fe8:	4920      	ldr	r1, [pc, #128]	; (800906c <_dtoa_r+0x324>)
 8008fea:	e04a      	b.n	8009082 <_dtoa_r+0x33a>
 8008fec:	2301      	movs	r3, #1
 8008fee:	9309      	str	r3, [sp, #36]	; 0x24
 8008ff0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008ff2:	445b      	add	r3, fp
 8008ff4:	f103 0901 	add.w	r9, r3, #1
 8008ff8:	9306      	str	r3, [sp, #24]
 8008ffa:	464b      	mov	r3, r9
 8008ffc:	2b01      	cmp	r3, #1
 8008ffe:	bfb8      	it	lt
 8009000:	2301      	movlt	r3, #1
 8009002:	e7ba      	b.n	8008f7a <_dtoa_r+0x232>
 8009004:	2300      	movs	r3, #0
 8009006:	e7b2      	b.n	8008f6e <_dtoa_r+0x226>
 8009008:	2300      	movs	r3, #0
 800900a:	e7f0      	b.n	8008fee <_dtoa_r+0x2a6>
 800900c:	2501      	movs	r5, #1
 800900e:	2300      	movs	r3, #0
 8009010:	e9cd 3508 	strd	r3, r5, [sp, #32]
 8009014:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009018:	9306      	str	r3, [sp, #24]
 800901a:	4699      	mov	r9, r3
 800901c:	2200      	movs	r2, #0
 800901e:	2312      	movs	r3, #18
 8009020:	920a      	str	r2, [sp, #40]	; 0x28
 8009022:	e7aa      	b.n	8008f7a <_dtoa_r+0x232>
 8009024:	2301      	movs	r3, #1
 8009026:	9309      	str	r3, [sp, #36]	; 0x24
 8009028:	e7f4      	b.n	8009014 <_dtoa_r+0x2cc>
 800902a:	2301      	movs	r3, #1
 800902c:	9306      	str	r3, [sp, #24]
 800902e:	4699      	mov	r9, r3
 8009030:	461a      	mov	r2, r3
 8009032:	e7f5      	b.n	8009020 <_dtoa_r+0x2d8>
 8009034:	3101      	adds	r1, #1
 8009036:	6071      	str	r1, [r6, #4]
 8009038:	0052      	lsls	r2, r2, #1
 800903a:	e7a2      	b.n	8008f82 <_dtoa_r+0x23a>
 800903c:	f3af 8000 	nop.w
 8009040:	636f4361 	.word	0x636f4361
 8009044:	3fd287a7 	.word	0x3fd287a7
 8009048:	8b60c8b3 	.word	0x8b60c8b3
 800904c:	3fc68a28 	.word	0x3fc68a28
 8009050:	509f79fb 	.word	0x509f79fb
 8009054:	3fd34413 	.word	0x3fd34413
 8009058:	7ff00000 	.word	0x7ff00000
 800905c:	080306e1 	.word	0x080306e1
 8009060:	080306d8 	.word	0x080306d8
 8009064:	08030659 	.word	0x08030659
 8009068:	08030718 	.word	0x08030718
 800906c:	080306f0 	.word	0x080306f0
 8009070:	07de      	lsls	r6, r3, #31
 8009072:	d504      	bpl.n	800907e <_dtoa_r+0x336>
 8009074:	ed91 6b00 	vldr	d6, [r1]
 8009078:	3201      	adds	r2, #1
 800907a:	ee27 7b06 	vmul.f64	d7, d7, d6
 800907e:	105b      	asrs	r3, r3, #1
 8009080:	3108      	adds	r1, #8
 8009082:	2b00      	cmp	r3, #0
 8009084:	d1f4      	bne.n	8009070 <_dtoa_r+0x328>
 8009086:	ed9d 6b02 	vldr	d6, [sp, #8]
 800908a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800908e:	ed8d 7b02 	vstr	d7, [sp, #8]
 8009092:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009094:	2b00      	cmp	r3, #0
 8009096:	f000 80a7 	beq.w	80091e8 <_dtoa_r+0x4a0>
 800909a:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800909e:	ed9d 7b02 	vldr	d7, [sp, #8]
 80090a2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80090a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80090aa:	f140 809d 	bpl.w	80091e8 <_dtoa_r+0x4a0>
 80090ae:	f1b9 0f00 	cmp.w	r9, #0
 80090b2:	f000 8099 	beq.w	80091e8 <_dtoa_r+0x4a0>
 80090b6:	9b06      	ldr	r3, [sp, #24]
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	dd30      	ble.n	800911e <_dtoa_r+0x3d6>
 80090bc:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 80090c0:	ee27 7b06 	vmul.f64	d7, d7, d6
 80090c4:	ed8d 7b02 	vstr	d7, [sp, #8]
 80090c8:	9d06      	ldr	r5, [sp, #24]
 80090ca:	f10b 33ff 	add.w	r3, fp, #4294967295	; 0xffffffff
 80090ce:	3201      	adds	r2, #1
 80090d0:	ed9d 6b02 	vldr	d6, [sp, #8]
 80090d4:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 80090d8:	ee07 2a90 	vmov	s15, r2
 80090dc:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80090e0:	eea7 5b06 	vfma.f64	d5, d7, d6
 80090e4:	ed8d 5b02 	vstr	d5, [sp, #8]
 80090e8:	9a03      	ldr	r2, [sp, #12]
 80090ea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80090ee:	f1a2 7150 	sub.w	r1, r2, #54525952	; 0x3400000
 80090f2:	2d00      	cmp	r5, #0
 80090f4:	d17b      	bne.n	80091ee <_dtoa_r+0x4a6>
 80090f6:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 80090fa:	ee36 6b47 	vsub.f64	d6, d6, d7
 80090fe:	ec41 0b17 	vmov	d7, r0, r1
 8009102:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8009106:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800910a:	f300 8253 	bgt.w	80095b4 <_dtoa_r+0x86c>
 800910e:	eeb1 7b47 	vneg.f64	d7, d7
 8009112:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8009116:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800911a:	f100 8249 	bmi.w	80095b0 <_dtoa_r+0x868>
 800911e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8009122:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009126:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009128:	2b00      	cmp	r3, #0
 800912a:	f2c0 8119 	blt.w	8009360 <_dtoa_r+0x618>
 800912e:	f1bb 0f0e 	cmp.w	fp, #14
 8009132:	f300 8115 	bgt.w	8009360 <_dtoa_r+0x618>
 8009136:	4bc3      	ldr	r3, [pc, #780]	; (8009444 <_dtoa_r+0x6fc>)
 8009138:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800913c:	ed93 6b00 	vldr	d6, [r3]
 8009140:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009142:	2b00      	cmp	r3, #0
 8009144:	f280 80ba 	bge.w	80092bc <_dtoa_r+0x574>
 8009148:	f1b9 0f00 	cmp.w	r9, #0
 800914c:	f300 80b6 	bgt.w	80092bc <_dtoa_r+0x574>
 8009150:	f040 822d 	bne.w	80095ae <_dtoa_r+0x866>
 8009154:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8009158:	ee26 6b07 	vmul.f64	d6, d6, d7
 800915c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009160:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8009164:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009168:	464d      	mov	r5, r9
 800916a:	464f      	mov	r7, r9
 800916c:	f280 8204 	bge.w	8009578 <_dtoa_r+0x830>
 8009170:	9b04      	ldr	r3, [sp, #16]
 8009172:	9a04      	ldr	r2, [sp, #16]
 8009174:	1c5e      	adds	r6, r3, #1
 8009176:	2331      	movs	r3, #49	; 0x31
 8009178:	7013      	strb	r3, [r2, #0]
 800917a:	f10b 0b01 	add.w	fp, fp, #1
 800917e:	e1ff      	b.n	8009580 <_dtoa_r+0x838>
 8009180:	2202      	movs	r2, #2
 8009182:	e731      	b.n	8008fe8 <_dtoa_r+0x2a0>
 8009184:	d02e      	beq.n	80091e4 <_dtoa_r+0x49c>
 8009186:	f1cb 0300 	rsb	r3, fp, #0
 800918a:	4aae      	ldr	r2, [pc, #696]	; (8009444 <_dtoa_r+0x6fc>)
 800918c:	f003 010f 	and.w	r1, r3, #15
 8009190:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8009194:	ed92 7b00 	vldr	d7, [r2]
 8009198:	ed9d 6b0e 	vldr	d6, [sp, #56]	; 0x38
 800919c:	ee26 7b07 	vmul.f64	d7, d6, d7
 80091a0:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 80091a4:	e9dd 120c 	ldrd	r1, r2, [sp, #48]	; 0x30
 80091a8:	e9cd 1202 	strd	r1, r2, [sp, #8]
 80091ac:	49a6      	ldr	r1, [pc, #664]	; (8009448 <_dtoa_r+0x700>)
 80091ae:	111b      	asrs	r3, r3, #4
 80091b0:	2000      	movs	r0, #0
 80091b2:	2202      	movs	r2, #2
 80091b4:	b93b      	cbnz	r3, 80091c6 <_dtoa_r+0x47e>
 80091b6:	2800      	cmp	r0, #0
 80091b8:	f43f af6b 	beq.w	8009092 <_dtoa_r+0x34a>
 80091bc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80091c0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80091c4:	e765      	b.n	8009092 <_dtoa_r+0x34a>
 80091c6:	07dd      	lsls	r5, r3, #31
 80091c8:	d509      	bpl.n	80091de <_dtoa_r+0x496>
 80091ca:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 80091ce:	ed91 7b00 	vldr	d7, [r1]
 80091d2:	ee26 7b07 	vmul.f64	d7, d6, d7
 80091d6:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 80091da:	3201      	adds	r2, #1
 80091dc:	2001      	movs	r0, #1
 80091de:	105b      	asrs	r3, r3, #1
 80091e0:	3108      	adds	r1, #8
 80091e2:	e7e7      	b.n	80091b4 <_dtoa_r+0x46c>
 80091e4:	2202      	movs	r2, #2
 80091e6:	e754      	b.n	8009092 <_dtoa_r+0x34a>
 80091e8:	465b      	mov	r3, fp
 80091ea:	464d      	mov	r5, r9
 80091ec:	e770      	b.n	80090d0 <_dtoa_r+0x388>
 80091ee:	4a95      	ldr	r2, [pc, #596]	; (8009444 <_dtoa_r+0x6fc>)
 80091f0:	eb02 02c5 	add.w	r2, r2, r5, lsl #3
 80091f4:	ed12 4b02 	vldr	d4, [r2, #-8]
 80091f8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80091fa:	ec41 0b17 	vmov	d7, r0, r1
 80091fe:	b35a      	cbz	r2, 8009258 <_dtoa_r+0x510>
 8009200:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 8009204:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8009208:	9e04      	ldr	r6, [sp, #16]
 800920a:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800920e:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8009212:	ee35 7b47 	vsub.f64	d7, d5, d7
 8009216:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800921a:	ee14 2a90 	vmov	r2, s9
 800921e:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8009222:	3230      	adds	r2, #48	; 0x30
 8009224:	ee36 6b45 	vsub.f64	d6, d6, d5
 8009228:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800922c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009230:	f806 2b01 	strb.w	r2, [r6], #1
 8009234:	d43b      	bmi.n	80092ae <_dtoa_r+0x566>
 8009236:	ee32 5b46 	vsub.f64	d5, d2, d6
 800923a:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800923e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009242:	d472      	bmi.n	800932a <_dtoa_r+0x5e2>
 8009244:	9a04      	ldr	r2, [sp, #16]
 8009246:	1ab2      	subs	r2, r6, r2
 8009248:	4295      	cmp	r5, r2
 800924a:	f77f af68 	ble.w	800911e <_dtoa_r+0x3d6>
 800924e:	ee27 7b03 	vmul.f64	d7, d7, d3
 8009252:	ee26 6b03 	vmul.f64	d6, d6, d3
 8009256:	e7de      	b.n	8009216 <_dtoa_r+0x4ce>
 8009258:	9a04      	ldr	r2, [sp, #16]
 800925a:	ee24 7b07 	vmul.f64	d7, d4, d7
 800925e:	1956      	adds	r6, r2, r5
 8009260:	4611      	mov	r1, r2
 8009262:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8009266:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800926a:	ee14 2a90 	vmov	r2, s9
 800926e:	3230      	adds	r2, #48	; 0x30
 8009270:	f801 2b01 	strb.w	r2, [r1], #1
 8009274:	42b1      	cmp	r1, r6
 8009276:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800927a:	ee36 6b45 	vsub.f64	d6, d6, d5
 800927e:	d11a      	bne.n	80092b6 <_dtoa_r+0x56e>
 8009280:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 8009284:	ee37 4b05 	vadd.f64	d4, d7, d5
 8009288:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800928c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009290:	dc4b      	bgt.n	800932a <_dtoa_r+0x5e2>
 8009292:	ee35 7b47 	vsub.f64	d7, d5, d7
 8009296:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800929a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800929e:	f57f af3e 	bpl.w	800911e <_dtoa_r+0x3d6>
 80092a2:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80092a6:	2a30      	cmp	r2, #48	; 0x30
 80092a8:	f106 31ff 	add.w	r1, r6, #4294967295	; 0xffffffff
 80092ac:	d001      	beq.n	80092b2 <_dtoa_r+0x56a>
 80092ae:	469b      	mov	fp, r3
 80092b0:	e02a      	b.n	8009308 <_dtoa_r+0x5c0>
 80092b2:	460e      	mov	r6, r1
 80092b4:	e7f5      	b.n	80092a2 <_dtoa_r+0x55a>
 80092b6:	ee26 6b03 	vmul.f64	d6, d6, d3
 80092ba:	e7d4      	b.n	8009266 <_dtoa_r+0x51e>
 80092bc:	ed9d 7b02 	vldr	d7, [sp, #8]
 80092c0:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 80092c4:	9e04      	ldr	r6, [sp, #16]
 80092c6:	ee87 5b06 	vdiv.f64	d5, d7, d6
 80092ca:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 80092ce:	ee15 3a10 	vmov	r3, s10
 80092d2:	3330      	adds	r3, #48	; 0x30
 80092d4:	f806 3b01 	strb.w	r3, [r6], #1
 80092d8:	9b04      	ldr	r3, [sp, #16]
 80092da:	1af3      	subs	r3, r6, r3
 80092dc:	4599      	cmp	r9, r3
 80092de:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 80092e2:	eea3 7b46 	vfms.f64	d7, d3, d6
 80092e6:	d133      	bne.n	8009350 <_dtoa_r+0x608>
 80092e8:	ee37 7b07 	vadd.f64	d7, d7, d7
 80092ec:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80092f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80092f4:	dc18      	bgt.n	8009328 <_dtoa_r+0x5e0>
 80092f6:	eeb4 7b46 	vcmp.f64	d7, d6
 80092fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80092fe:	d103      	bne.n	8009308 <_dtoa_r+0x5c0>
 8009300:	ee15 3a10 	vmov	r3, s10
 8009304:	07db      	lsls	r3, r3, #31
 8009306:	d40f      	bmi.n	8009328 <_dtoa_r+0x5e0>
 8009308:	9901      	ldr	r1, [sp, #4]
 800930a:	4620      	mov	r0, r4
 800930c:	f000 fdf0 	bl	8009ef0 <_Bfree>
 8009310:	2300      	movs	r3, #0
 8009312:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8009314:	7033      	strb	r3, [r6, #0]
 8009316:	f10b 0301 	add.w	r3, fp, #1
 800931a:	6013      	str	r3, [r2, #0]
 800931c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800931e:	2b00      	cmp	r3, #0
 8009320:	f43f ad5b 	beq.w	8008dda <_dtoa_r+0x92>
 8009324:	601e      	str	r6, [r3, #0]
 8009326:	e558      	b.n	8008dda <_dtoa_r+0x92>
 8009328:	465b      	mov	r3, fp
 800932a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800932e:	2939      	cmp	r1, #57	; 0x39
 8009330:	f106 32ff 	add.w	r2, r6, #4294967295	; 0xffffffff
 8009334:	d106      	bne.n	8009344 <_dtoa_r+0x5fc>
 8009336:	9904      	ldr	r1, [sp, #16]
 8009338:	4291      	cmp	r1, r2
 800933a:	d107      	bne.n	800934c <_dtoa_r+0x604>
 800933c:	2230      	movs	r2, #48	; 0x30
 800933e:	700a      	strb	r2, [r1, #0]
 8009340:	3301      	adds	r3, #1
 8009342:	460a      	mov	r2, r1
 8009344:	7811      	ldrb	r1, [r2, #0]
 8009346:	3101      	adds	r1, #1
 8009348:	7011      	strb	r1, [r2, #0]
 800934a:	e7b0      	b.n	80092ae <_dtoa_r+0x566>
 800934c:	4616      	mov	r6, r2
 800934e:	e7ec      	b.n	800932a <_dtoa_r+0x5e2>
 8009350:	ee27 7b04 	vmul.f64	d7, d7, d4
 8009354:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8009358:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800935c:	d1b3      	bne.n	80092c6 <_dtoa_r+0x57e>
 800935e:	e7d3      	b.n	8009308 <_dtoa_r+0x5c0>
 8009360:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009362:	2a00      	cmp	r2, #0
 8009364:	f000 808d 	beq.w	8009482 <_dtoa_r+0x73a>
 8009368:	9a08      	ldr	r2, [sp, #32]
 800936a:	2a01      	cmp	r2, #1
 800936c:	dc72      	bgt.n	8009454 <_dtoa_r+0x70c>
 800936e:	2f00      	cmp	r7, #0
 8009370:	d06c      	beq.n	800944c <_dtoa_r+0x704>
 8009372:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009376:	4645      	mov	r5, r8
 8009378:	4656      	mov	r6, sl
 800937a:	9a07      	ldr	r2, [sp, #28]
 800937c:	2101      	movs	r1, #1
 800937e:	441a      	add	r2, r3
 8009380:	4620      	mov	r0, r4
 8009382:	449a      	add	sl, r3
 8009384:	9207      	str	r2, [sp, #28]
 8009386:	f000 fe91 	bl	800a0ac <__i2b>
 800938a:	4607      	mov	r7, r0
 800938c:	2e00      	cmp	r6, #0
 800938e:	dd0b      	ble.n	80093a8 <_dtoa_r+0x660>
 8009390:	9b07      	ldr	r3, [sp, #28]
 8009392:	2b00      	cmp	r3, #0
 8009394:	dd08      	ble.n	80093a8 <_dtoa_r+0x660>
 8009396:	42b3      	cmp	r3, r6
 8009398:	9a07      	ldr	r2, [sp, #28]
 800939a:	bfa8      	it	ge
 800939c:	4633      	movge	r3, r6
 800939e:	ebaa 0a03 	sub.w	sl, sl, r3
 80093a2:	1af6      	subs	r6, r6, r3
 80093a4:	1ad3      	subs	r3, r2, r3
 80093a6:	9307      	str	r3, [sp, #28]
 80093a8:	f1b8 0f00 	cmp.w	r8, #0
 80093ac:	d01d      	beq.n	80093ea <_dtoa_r+0x6a2>
 80093ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d06a      	beq.n	800948a <_dtoa_r+0x742>
 80093b4:	b18d      	cbz	r5, 80093da <_dtoa_r+0x692>
 80093b6:	4639      	mov	r1, r7
 80093b8:	462a      	mov	r2, r5
 80093ba:	4620      	mov	r0, r4
 80093bc:	f000 ff16 	bl	800a1ec <__pow5mult>
 80093c0:	9a01      	ldr	r2, [sp, #4]
 80093c2:	4601      	mov	r1, r0
 80093c4:	4607      	mov	r7, r0
 80093c6:	4620      	mov	r0, r4
 80093c8:	f000 fe79 	bl	800a0be <__multiply>
 80093cc:	9901      	ldr	r1, [sp, #4]
 80093ce:	900c      	str	r0, [sp, #48]	; 0x30
 80093d0:	4620      	mov	r0, r4
 80093d2:	f000 fd8d 	bl	8009ef0 <_Bfree>
 80093d6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80093d8:	9301      	str	r3, [sp, #4]
 80093da:	ebb8 0205 	subs.w	r2, r8, r5
 80093de:	d004      	beq.n	80093ea <_dtoa_r+0x6a2>
 80093e0:	9901      	ldr	r1, [sp, #4]
 80093e2:	4620      	mov	r0, r4
 80093e4:	f000 ff02 	bl	800a1ec <__pow5mult>
 80093e8:	9001      	str	r0, [sp, #4]
 80093ea:	2101      	movs	r1, #1
 80093ec:	4620      	mov	r0, r4
 80093ee:	f000 fe5d 	bl	800a0ac <__i2b>
 80093f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80093f4:	4605      	mov	r5, r0
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	f000 81ca 	beq.w	8009790 <_dtoa_r+0xa48>
 80093fc:	461a      	mov	r2, r3
 80093fe:	4601      	mov	r1, r0
 8009400:	4620      	mov	r0, r4
 8009402:	f000 fef3 	bl	800a1ec <__pow5mult>
 8009406:	9b08      	ldr	r3, [sp, #32]
 8009408:	2b01      	cmp	r3, #1
 800940a:	4605      	mov	r5, r0
 800940c:	dc44      	bgt.n	8009498 <_dtoa_r+0x750>
 800940e:	9b02      	ldr	r3, [sp, #8]
 8009410:	2b00      	cmp	r3, #0
 8009412:	d13c      	bne.n	800948e <_dtoa_r+0x746>
 8009414:	9b03      	ldr	r3, [sp, #12]
 8009416:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800941a:	2b00      	cmp	r3, #0
 800941c:	d137      	bne.n	800948e <_dtoa_r+0x746>
 800941e:	9b03      	ldr	r3, [sp, #12]
 8009420:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009424:	0d1b      	lsrs	r3, r3, #20
 8009426:	051b      	lsls	r3, r3, #20
 8009428:	2b00      	cmp	r3, #0
 800942a:	d033      	beq.n	8009494 <_dtoa_r+0x74c>
 800942c:	9b07      	ldr	r3, [sp, #28]
 800942e:	3301      	adds	r3, #1
 8009430:	f10a 0a01 	add.w	sl, sl, #1
 8009434:	9307      	str	r3, [sp, #28]
 8009436:	f04f 0801 	mov.w	r8, #1
 800943a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800943c:	bb73      	cbnz	r3, 800949c <_dtoa_r+0x754>
 800943e:	2001      	movs	r0, #1
 8009440:	e034      	b.n	80094ac <_dtoa_r+0x764>
 8009442:	bf00      	nop
 8009444:	08030718 	.word	0x08030718
 8009448:	080306f0 	.word	0x080306f0
 800944c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800944e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009452:	e790      	b.n	8009376 <_dtoa_r+0x62e>
 8009454:	f109 35ff 	add.w	r5, r9, #4294967295	; 0xffffffff
 8009458:	45a8      	cmp	r8, r5
 800945a:	bfbf      	itttt	lt
 800945c:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 800945e:	eba5 0808 	sublt.w	r8, r5, r8
 8009462:	4443      	addlt	r3, r8
 8009464:	930b      	strlt	r3, [sp, #44]	; 0x2c
 8009466:	bfb6      	itet	lt
 8009468:	46a8      	movlt	r8, r5
 800946a:	eba8 0505 	subge.w	r5, r8, r5
 800946e:	2500      	movlt	r5, #0
 8009470:	f1b9 0f00 	cmp.w	r9, #0
 8009474:	bfb9      	ittee	lt
 8009476:	ebaa 0609 	sublt.w	r6, sl, r9
 800947a:	2300      	movlt	r3, #0
 800947c:	4656      	movge	r6, sl
 800947e:	464b      	movge	r3, r9
 8009480:	e77b      	b.n	800937a <_dtoa_r+0x632>
 8009482:	4645      	mov	r5, r8
 8009484:	4656      	mov	r6, sl
 8009486:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8009488:	e780      	b.n	800938c <_dtoa_r+0x644>
 800948a:	4642      	mov	r2, r8
 800948c:	e7a8      	b.n	80093e0 <_dtoa_r+0x698>
 800948e:	f04f 0800 	mov.w	r8, #0
 8009492:	e7d2      	b.n	800943a <_dtoa_r+0x6f2>
 8009494:	4698      	mov	r8, r3
 8009496:	e7d0      	b.n	800943a <_dtoa_r+0x6f2>
 8009498:	f04f 0800 	mov.w	r8, #0
 800949c:	692b      	ldr	r3, [r5, #16]
 800949e:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 80094a2:	6918      	ldr	r0, [r3, #16]
 80094a4:	f000 fdb4 	bl	800a010 <__hi0bits>
 80094a8:	f1c0 0020 	rsb	r0, r0, #32
 80094ac:	9b07      	ldr	r3, [sp, #28]
 80094ae:	4418      	add	r0, r3
 80094b0:	f010 001f 	ands.w	r0, r0, #31
 80094b4:	d047      	beq.n	8009546 <_dtoa_r+0x7fe>
 80094b6:	f1c0 0320 	rsb	r3, r0, #32
 80094ba:	2b04      	cmp	r3, #4
 80094bc:	dd3b      	ble.n	8009536 <_dtoa_r+0x7ee>
 80094be:	9b07      	ldr	r3, [sp, #28]
 80094c0:	f1c0 001c 	rsb	r0, r0, #28
 80094c4:	4482      	add	sl, r0
 80094c6:	4406      	add	r6, r0
 80094c8:	4403      	add	r3, r0
 80094ca:	9307      	str	r3, [sp, #28]
 80094cc:	f1ba 0f00 	cmp.w	sl, #0
 80094d0:	dd05      	ble.n	80094de <_dtoa_r+0x796>
 80094d2:	4652      	mov	r2, sl
 80094d4:	9901      	ldr	r1, [sp, #4]
 80094d6:	4620      	mov	r0, r4
 80094d8:	f000 fed6 	bl	800a288 <__lshift>
 80094dc:	9001      	str	r0, [sp, #4]
 80094de:	9b07      	ldr	r3, [sp, #28]
 80094e0:	2b00      	cmp	r3, #0
 80094e2:	dd05      	ble.n	80094f0 <_dtoa_r+0x7a8>
 80094e4:	4629      	mov	r1, r5
 80094e6:	461a      	mov	r2, r3
 80094e8:	4620      	mov	r0, r4
 80094ea:	f000 fecd 	bl	800a288 <__lshift>
 80094ee:	4605      	mov	r5, r0
 80094f0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80094f2:	b353      	cbz	r3, 800954a <_dtoa_r+0x802>
 80094f4:	4629      	mov	r1, r5
 80094f6:	9801      	ldr	r0, [sp, #4]
 80094f8:	f000 ff1a 	bl	800a330 <__mcmp>
 80094fc:	2800      	cmp	r0, #0
 80094fe:	da24      	bge.n	800954a <_dtoa_r+0x802>
 8009500:	2300      	movs	r3, #0
 8009502:	220a      	movs	r2, #10
 8009504:	9901      	ldr	r1, [sp, #4]
 8009506:	4620      	mov	r0, r4
 8009508:	f000 fd09 	bl	8009f1e <__multadd>
 800950c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800950e:	9001      	str	r0, [sp, #4]
 8009510:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8009514:	2b00      	cmp	r3, #0
 8009516:	f000 8142 	beq.w	800979e <_dtoa_r+0xa56>
 800951a:	2300      	movs	r3, #0
 800951c:	4639      	mov	r1, r7
 800951e:	220a      	movs	r2, #10
 8009520:	4620      	mov	r0, r4
 8009522:	f000 fcfc 	bl	8009f1e <__multadd>
 8009526:	9b06      	ldr	r3, [sp, #24]
 8009528:	2b00      	cmp	r3, #0
 800952a:	4607      	mov	r7, r0
 800952c:	dc4b      	bgt.n	80095c6 <_dtoa_r+0x87e>
 800952e:	9b08      	ldr	r3, [sp, #32]
 8009530:	2b02      	cmp	r3, #2
 8009532:	dd48      	ble.n	80095c6 <_dtoa_r+0x87e>
 8009534:	e011      	b.n	800955a <_dtoa_r+0x812>
 8009536:	d0c9      	beq.n	80094cc <_dtoa_r+0x784>
 8009538:	9a07      	ldr	r2, [sp, #28]
 800953a:	331c      	adds	r3, #28
 800953c:	441a      	add	r2, r3
 800953e:	449a      	add	sl, r3
 8009540:	441e      	add	r6, r3
 8009542:	4613      	mov	r3, r2
 8009544:	e7c1      	b.n	80094ca <_dtoa_r+0x782>
 8009546:	4603      	mov	r3, r0
 8009548:	e7f6      	b.n	8009538 <_dtoa_r+0x7f0>
 800954a:	f1b9 0f00 	cmp.w	r9, #0
 800954e:	dc34      	bgt.n	80095ba <_dtoa_r+0x872>
 8009550:	9b08      	ldr	r3, [sp, #32]
 8009552:	2b02      	cmp	r3, #2
 8009554:	dd31      	ble.n	80095ba <_dtoa_r+0x872>
 8009556:	f8cd 9018 	str.w	r9, [sp, #24]
 800955a:	9b06      	ldr	r3, [sp, #24]
 800955c:	b963      	cbnz	r3, 8009578 <_dtoa_r+0x830>
 800955e:	4629      	mov	r1, r5
 8009560:	2205      	movs	r2, #5
 8009562:	4620      	mov	r0, r4
 8009564:	f000 fcdb 	bl	8009f1e <__multadd>
 8009568:	4601      	mov	r1, r0
 800956a:	4605      	mov	r5, r0
 800956c:	9801      	ldr	r0, [sp, #4]
 800956e:	f000 fedf 	bl	800a330 <__mcmp>
 8009572:	2800      	cmp	r0, #0
 8009574:	f73f adfc 	bgt.w	8009170 <_dtoa_r+0x428>
 8009578:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800957a:	9e04      	ldr	r6, [sp, #16]
 800957c:	ea6f 0b03 	mvn.w	fp, r3
 8009580:	f04f 0900 	mov.w	r9, #0
 8009584:	4629      	mov	r1, r5
 8009586:	4620      	mov	r0, r4
 8009588:	f000 fcb2 	bl	8009ef0 <_Bfree>
 800958c:	2f00      	cmp	r7, #0
 800958e:	f43f aebb 	beq.w	8009308 <_dtoa_r+0x5c0>
 8009592:	f1b9 0f00 	cmp.w	r9, #0
 8009596:	d005      	beq.n	80095a4 <_dtoa_r+0x85c>
 8009598:	45b9      	cmp	r9, r7
 800959a:	d003      	beq.n	80095a4 <_dtoa_r+0x85c>
 800959c:	4649      	mov	r1, r9
 800959e:	4620      	mov	r0, r4
 80095a0:	f000 fca6 	bl	8009ef0 <_Bfree>
 80095a4:	4639      	mov	r1, r7
 80095a6:	4620      	mov	r0, r4
 80095a8:	f000 fca2 	bl	8009ef0 <_Bfree>
 80095ac:	e6ac      	b.n	8009308 <_dtoa_r+0x5c0>
 80095ae:	2500      	movs	r5, #0
 80095b0:	462f      	mov	r7, r5
 80095b2:	e7e1      	b.n	8009578 <_dtoa_r+0x830>
 80095b4:	469b      	mov	fp, r3
 80095b6:	462f      	mov	r7, r5
 80095b8:	e5da      	b.n	8009170 <_dtoa_r+0x428>
 80095ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80095bc:	f8cd 9018 	str.w	r9, [sp, #24]
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	f000 80f3 	beq.w	80097ac <_dtoa_r+0xa64>
 80095c6:	2e00      	cmp	r6, #0
 80095c8:	dd05      	ble.n	80095d6 <_dtoa_r+0x88e>
 80095ca:	4639      	mov	r1, r7
 80095cc:	4632      	mov	r2, r6
 80095ce:	4620      	mov	r0, r4
 80095d0:	f000 fe5a 	bl	800a288 <__lshift>
 80095d4:	4607      	mov	r7, r0
 80095d6:	f1b8 0f00 	cmp.w	r8, #0
 80095da:	d04c      	beq.n	8009676 <_dtoa_r+0x92e>
 80095dc:	6879      	ldr	r1, [r7, #4]
 80095de:	4620      	mov	r0, r4
 80095e0:	f000 fc52 	bl	8009e88 <_Balloc>
 80095e4:	693a      	ldr	r2, [r7, #16]
 80095e6:	3202      	adds	r2, #2
 80095e8:	4606      	mov	r6, r0
 80095ea:	0092      	lsls	r2, r2, #2
 80095ec:	f107 010c 	add.w	r1, r7, #12
 80095f0:	300c      	adds	r0, #12
 80095f2:	f7fd fe51 	bl	8007298 <memcpy>
 80095f6:	2201      	movs	r2, #1
 80095f8:	4631      	mov	r1, r6
 80095fa:	4620      	mov	r0, r4
 80095fc:	f000 fe44 	bl	800a288 <__lshift>
 8009600:	9b02      	ldr	r3, [sp, #8]
 8009602:	f8dd a010 	ldr.w	sl, [sp, #16]
 8009606:	f003 0301 	and.w	r3, r3, #1
 800960a:	46b9      	mov	r9, r7
 800960c:	9307      	str	r3, [sp, #28]
 800960e:	4607      	mov	r7, r0
 8009610:	4629      	mov	r1, r5
 8009612:	9801      	ldr	r0, [sp, #4]
 8009614:	f7ff fb0a 	bl	8008c2c <quorem>
 8009618:	4649      	mov	r1, r9
 800961a:	4606      	mov	r6, r0
 800961c:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8009620:	9801      	ldr	r0, [sp, #4]
 8009622:	f000 fe85 	bl	800a330 <__mcmp>
 8009626:	463a      	mov	r2, r7
 8009628:	9002      	str	r0, [sp, #8]
 800962a:	4629      	mov	r1, r5
 800962c:	4620      	mov	r0, r4
 800962e:	f000 fe99 	bl	800a364 <__mdiff>
 8009632:	68c3      	ldr	r3, [r0, #12]
 8009634:	4602      	mov	r2, r0
 8009636:	bb03      	cbnz	r3, 800967a <_dtoa_r+0x932>
 8009638:	4601      	mov	r1, r0
 800963a:	9009      	str	r0, [sp, #36]	; 0x24
 800963c:	9801      	ldr	r0, [sp, #4]
 800963e:	f000 fe77 	bl	800a330 <__mcmp>
 8009642:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009644:	4603      	mov	r3, r0
 8009646:	4611      	mov	r1, r2
 8009648:	4620      	mov	r0, r4
 800964a:	9309      	str	r3, [sp, #36]	; 0x24
 800964c:	f000 fc50 	bl	8009ef0 <_Bfree>
 8009650:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009652:	b9a3      	cbnz	r3, 800967e <_dtoa_r+0x936>
 8009654:	9a08      	ldr	r2, [sp, #32]
 8009656:	b992      	cbnz	r2, 800967e <_dtoa_r+0x936>
 8009658:	9a07      	ldr	r2, [sp, #28]
 800965a:	b982      	cbnz	r2, 800967e <_dtoa_r+0x936>
 800965c:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8009660:	d029      	beq.n	80096b6 <_dtoa_r+0x96e>
 8009662:	9b02      	ldr	r3, [sp, #8]
 8009664:	2b00      	cmp	r3, #0
 8009666:	dd01      	ble.n	800966c <_dtoa_r+0x924>
 8009668:	f106 0831 	add.w	r8, r6, #49	; 0x31
 800966c:	f10a 0601 	add.w	r6, sl, #1
 8009670:	f88a 8000 	strb.w	r8, [sl]
 8009674:	e786      	b.n	8009584 <_dtoa_r+0x83c>
 8009676:	4638      	mov	r0, r7
 8009678:	e7c2      	b.n	8009600 <_dtoa_r+0x8b8>
 800967a:	2301      	movs	r3, #1
 800967c:	e7e3      	b.n	8009646 <_dtoa_r+0x8fe>
 800967e:	9a02      	ldr	r2, [sp, #8]
 8009680:	2a00      	cmp	r2, #0
 8009682:	db04      	blt.n	800968e <_dtoa_r+0x946>
 8009684:	d124      	bne.n	80096d0 <_dtoa_r+0x988>
 8009686:	9a08      	ldr	r2, [sp, #32]
 8009688:	bb12      	cbnz	r2, 80096d0 <_dtoa_r+0x988>
 800968a:	9a07      	ldr	r2, [sp, #28]
 800968c:	bb02      	cbnz	r2, 80096d0 <_dtoa_r+0x988>
 800968e:	2b00      	cmp	r3, #0
 8009690:	ddec      	ble.n	800966c <_dtoa_r+0x924>
 8009692:	2201      	movs	r2, #1
 8009694:	9901      	ldr	r1, [sp, #4]
 8009696:	4620      	mov	r0, r4
 8009698:	f000 fdf6 	bl	800a288 <__lshift>
 800969c:	4629      	mov	r1, r5
 800969e:	9001      	str	r0, [sp, #4]
 80096a0:	f000 fe46 	bl	800a330 <__mcmp>
 80096a4:	2800      	cmp	r0, #0
 80096a6:	dc03      	bgt.n	80096b0 <_dtoa_r+0x968>
 80096a8:	d1e0      	bne.n	800966c <_dtoa_r+0x924>
 80096aa:	f018 0f01 	tst.w	r8, #1
 80096ae:	d0dd      	beq.n	800966c <_dtoa_r+0x924>
 80096b0:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80096b4:	d1d8      	bne.n	8009668 <_dtoa_r+0x920>
 80096b6:	2339      	movs	r3, #57	; 0x39
 80096b8:	f10a 0601 	add.w	r6, sl, #1
 80096bc:	f88a 3000 	strb.w	r3, [sl]
 80096c0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80096c4:	2b39      	cmp	r3, #57	; 0x39
 80096c6:	f106 32ff 	add.w	r2, r6, #4294967295	; 0xffffffff
 80096ca:	d04c      	beq.n	8009766 <_dtoa_r+0xa1e>
 80096cc:	3301      	adds	r3, #1
 80096ce:	e051      	b.n	8009774 <_dtoa_r+0xa2c>
 80096d0:	2b00      	cmp	r3, #0
 80096d2:	f10a 0601 	add.w	r6, sl, #1
 80096d6:	dd05      	ble.n	80096e4 <_dtoa_r+0x99c>
 80096d8:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80096dc:	d0eb      	beq.n	80096b6 <_dtoa_r+0x96e>
 80096de:	f108 0801 	add.w	r8, r8, #1
 80096e2:	e7c5      	b.n	8009670 <_dtoa_r+0x928>
 80096e4:	9b04      	ldr	r3, [sp, #16]
 80096e6:	9a06      	ldr	r2, [sp, #24]
 80096e8:	f806 8c01 	strb.w	r8, [r6, #-1]
 80096ec:	1af3      	subs	r3, r6, r3
 80096ee:	4293      	cmp	r3, r2
 80096f0:	d021      	beq.n	8009736 <_dtoa_r+0x9ee>
 80096f2:	2300      	movs	r3, #0
 80096f4:	220a      	movs	r2, #10
 80096f6:	9901      	ldr	r1, [sp, #4]
 80096f8:	4620      	mov	r0, r4
 80096fa:	f000 fc10 	bl	8009f1e <__multadd>
 80096fe:	45b9      	cmp	r9, r7
 8009700:	9001      	str	r0, [sp, #4]
 8009702:	f04f 0300 	mov.w	r3, #0
 8009706:	f04f 020a 	mov.w	r2, #10
 800970a:	4649      	mov	r1, r9
 800970c:	4620      	mov	r0, r4
 800970e:	d105      	bne.n	800971c <_dtoa_r+0x9d4>
 8009710:	f000 fc05 	bl	8009f1e <__multadd>
 8009714:	4681      	mov	r9, r0
 8009716:	4607      	mov	r7, r0
 8009718:	46b2      	mov	sl, r6
 800971a:	e779      	b.n	8009610 <_dtoa_r+0x8c8>
 800971c:	f000 fbff 	bl	8009f1e <__multadd>
 8009720:	4639      	mov	r1, r7
 8009722:	4681      	mov	r9, r0
 8009724:	2300      	movs	r3, #0
 8009726:	220a      	movs	r2, #10
 8009728:	4620      	mov	r0, r4
 800972a:	f000 fbf8 	bl	8009f1e <__multadd>
 800972e:	4607      	mov	r7, r0
 8009730:	e7f2      	b.n	8009718 <_dtoa_r+0x9d0>
 8009732:	f04f 0900 	mov.w	r9, #0
 8009736:	2201      	movs	r2, #1
 8009738:	9901      	ldr	r1, [sp, #4]
 800973a:	4620      	mov	r0, r4
 800973c:	f000 fda4 	bl	800a288 <__lshift>
 8009740:	4629      	mov	r1, r5
 8009742:	9001      	str	r0, [sp, #4]
 8009744:	f000 fdf4 	bl	800a330 <__mcmp>
 8009748:	2800      	cmp	r0, #0
 800974a:	dcb9      	bgt.n	80096c0 <_dtoa_r+0x978>
 800974c:	d102      	bne.n	8009754 <_dtoa_r+0xa0c>
 800974e:	f018 0f01 	tst.w	r8, #1
 8009752:	d1b5      	bne.n	80096c0 <_dtoa_r+0x978>
 8009754:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009758:	2b30      	cmp	r3, #48	; 0x30
 800975a:	f106 32ff 	add.w	r2, r6, #4294967295	; 0xffffffff
 800975e:	f47f af11 	bne.w	8009584 <_dtoa_r+0x83c>
 8009762:	4616      	mov	r6, r2
 8009764:	e7f6      	b.n	8009754 <_dtoa_r+0xa0c>
 8009766:	9b04      	ldr	r3, [sp, #16]
 8009768:	4293      	cmp	r3, r2
 800976a:	d105      	bne.n	8009778 <_dtoa_r+0xa30>
 800976c:	9a04      	ldr	r2, [sp, #16]
 800976e:	f10b 0b01 	add.w	fp, fp, #1
 8009772:	2331      	movs	r3, #49	; 0x31
 8009774:	7013      	strb	r3, [r2, #0]
 8009776:	e705      	b.n	8009584 <_dtoa_r+0x83c>
 8009778:	4616      	mov	r6, r2
 800977a:	e7a1      	b.n	80096c0 <_dtoa_r+0x978>
 800977c:	4b16      	ldr	r3, [pc, #88]	; (80097d8 <_dtoa_r+0xa90>)
 800977e:	f7ff bb48 	b.w	8008e12 <_dtoa_r+0xca>
 8009782:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009784:	2b00      	cmp	r3, #0
 8009786:	f47f ab23 	bne.w	8008dd0 <_dtoa_r+0x88>
 800978a:	4b14      	ldr	r3, [pc, #80]	; (80097dc <_dtoa_r+0xa94>)
 800978c:	f7ff bb41 	b.w	8008e12 <_dtoa_r+0xca>
 8009790:	9b08      	ldr	r3, [sp, #32]
 8009792:	2b01      	cmp	r3, #1
 8009794:	f77f ae3b 	ble.w	800940e <_dtoa_r+0x6c6>
 8009798:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 800979c:	e64f      	b.n	800943e <_dtoa_r+0x6f6>
 800979e:	9b06      	ldr	r3, [sp, #24]
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	dc03      	bgt.n	80097ac <_dtoa_r+0xa64>
 80097a4:	9b08      	ldr	r3, [sp, #32]
 80097a6:	2b02      	cmp	r3, #2
 80097a8:	f73f aed7 	bgt.w	800955a <_dtoa_r+0x812>
 80097ac:	9e04      	ldr	r6, [sp, #16]
 80097ae:	9801      	ldr	r0, [sp, #4]
 80097b0:	4629      	mov	r1, r5
 80097b2:	f7ff fa3b 	bl	8008c2c <quorem>
 80097b6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80097ba:	f806 8b01 	strb.w	r8, [r6], #1
 80097be:	9b04      	ldr	r3, [sp, #16]
 80097c0:	9a06      	ldr	r2, [sp, #24]
 80097c2:	1af3      	subs	r3, r6, r3
 80097c4:	429a      	cmp	r2, r3
 80097c6:	ddb4      	ble.n	8009732 <_dtoa_r+0x9ea>
 80097c8:	2300      	movs	r3, #0
 80097ca:	220a      	movs	r2, #10
 80097cc:	9901      	ldr	r1, [sp, #4]
 80097ce:	4620      	mov	r0, r4
 80097d0:	f000 fba5 	bl	8009f1e <__multadd>
 80097d4:	9001      	str	r0, [sp, #4]
 80097d6:	e7ea      	b.n	80097ae <_dtoa_r+0xa66>
 80097d8:	08030658 	.word	0x08030658
 80097dc:	080306d8 	.word	0x080306d8

080097e0 <rshift>:
 80097e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80097e2:	6906      	ldr	r6, [r0, #16]
 80097e4:	114b      	asrs	r3, r1, #5
 80097e6:	429e      	cmp	r6, r3
 80097e8:	f100 0414 	add.w	r4, r0, #20
 80097ec:	dd30      	ble.n	8009850 <rshift+0x70>
 80097ee:	f011 011f 	ands.w	r1, r1, #31
 80097f2:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 80097f6:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 80097fa:	d108      	bne.n	800980e <rshift+0x2e>
 80097fc:	4621      	mov	r1, r4
 80097fe:	42b2      	cmp	r2, r6
 8009800:	460b      	mov	r3, r1
 8009802:	d211      	bcs.n	8009828 <rshift+0x48>
 8009804:	f852 3b04 	ldr.w	r3, [r2], #4
 8009808:	f841 3b04 	str.w	r3, [r1], #4
 800980c:	e7f7      	b.n	80097fe <rshift+0x1e>
 800980e:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 8009812:	f1c1 0c20 	rsb	ip, r1, #32
 8009816:	40cd      	lsrs	r5, r1
 8009818:	3204      	adds	r2, #4
 800981a:	4623      	mov	r3, r4
 800981c:	42b2      	cmp	r2, r6
 800981e:	4617      	mov	r7, r2
 8009820:	d30c      	bcc.n	800983c <rshift+0x5c>
 8009822:	601d      	str	r5, [r3, #0]
 8009824:	b105      	cbz	r5, 8009828 <rshift+0x48>
 8009826:	3304      	adds	r3, #4
 8009828:	1b1a      	subs	r2, r3, r4
 800982a:	42a3      	cmp	r3, r4
 800982c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009830:	bf08      	it	eq
 8009832:	2300      	moveq	r3, #0
 8009834:	6102      	str	r2, [r0, #16]
 8009836:	bf08      	it	eq
 8009838:	6143      	streq	r3, [r0, #20]
 800983a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800983c:	683f      	ldr	r7, [r7, #0]
 800983e:	fa07 f70c 	lsl.w	r7, r7, ip
 8009842:	433d      	orrs	r5, r7
 8009844:	f843 5b04 	str.w	r5, [r3], #4
 8009848:	f852 5b04 	ldr.w	r5, [r2], #4
 800984c:	40cd      	lsrs	r5, r1
 800984e:	e7e5      	b.n	800981c <rshift+0x3c>
 8009850:	4623      	mov	r3, r4
 8009852:	e7e9      	b.n	8009828 <rshift+0x48>

08009854 <__hexdig_fun>:
 8009854:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8009858:	2b09      	cmp	r3, #9
 800985a:	d802      	bhi.n	8009862 <__hexdig_fun+0xe>
 800985c:	3820      	subs	r0, #32
 800985e:	b2c0      	uxtb	r0, r0
 8009860:	4770      	bx	lr
 8009862:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8009866:	2b05      	cmp	r3, #5
 8009868:	d801      	bhi.n	800986e <__hexdig_fun+0x1a>
 800986a:	3847      	subs	r0, #71	; 0x47
 800986c:	e7f7      	b.n	800985e <__hexdig_fun+0xa>
 800986e:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8009872:	2b05      	cmp	r3, #5
 8009874:	d801      	bhi.n	800987a <__hexdig_fun+0x26>
 8009876:	3827      	subs	r0, #39	; 0x27
 8009878:	e7f1      	b.n	800985e <__hexdig_fun+0xa>
 800987a:	2000      	movs	r0, #0
 800987c:	4770      	bx	lr

0800987e <__gethex>:
 800987e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009882:	b08b      	sub	sp, #44	; 0x2c
 8009884:	468a      	mov	sl, r1
 8009886:	9002      	str	r0, [sp, #8]
 8009888:	9816      	ldr	r0, [sp, #88]	; 0x58
 800988a:	9306      	str	r3, [sp, #24]
 800988c:	4690      	mov	r8, r2
 800988e:	f000 fad0 	bl	8009e32 <__localeconv_l>
 8009892:	6803      	ldr	r3, [r0, #0]
 8009894:	9303      	str	r3, [sp, #12]
 8009896:	4618      	mov	r0, r3
 8009898:	f7f6 fcd2 	bl	8000240 <strlen>
 800989c:	9b03      	ldr	r3, [sp, #12]
 800989e:	9001      	str	r0, [sp, #4]
 80098a0:	4403      	add	r3, r0
 80098a2:	f04f 0b00 	mov.w	fp, #0
 80098a6:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80098aa:	9307      	str	r3, [sp, #28]
 80098ac:	f8da 3000 	ldr.w	r3, [sl]
 80098b0:	3302      	adds	r3, #2
 80098b2:	461f      	mov	r7, r3
 80098b4:	f813 0b01 	ldrb.w	r0, [r3], #1
 80098b8:	2830      	cmp	r0, #48	; 0x30
 80098ba:	d06c      	beq.n	8009996 <__gethex+0x118>
 80098bc:	f7ff ffca 	bl	8009854 <__hexdig_fun>
 80098c0:	4604      	mov	r4, r0
 80098c2:	2800      	cmp	r0, #0
 80098c4:	d16a      	bne.n	800999c <__gethex+0x11e>
 80098c6:	9a01      	ldr	r2, [sp, #4]
 80098c8:	9903      	ldr	r1, [sp, #12]
 80098ca:	4638      	mov	r0, r7
 80098cc:	f001 f8f4 	bl	800aab8 <strncmp>
 80098d0:	2800      	cmp	r0, #0
 80098d2:	d166      	bne.n	80099a2 <__gethex+0x124>
 80098d4:	9b01      	ldr	r3, [sp, #4]
 80098d6:	5cf8      	ldrb	r0, [r7, r3]
 80098d8:	18fe      	adds	r6, r7, r3
 80098da:	f7ff ffbb 	bl	8009854 <__hexdig_fun>
 80098de:	2800      	cmp	r0, #0
 80098e0:	d062      	beq.n	80099a8 <__gethex+0x12a>
 80098e2:	4633      	mov	r3, r6
 80098e4:	7818      	ldrb	r0, [r3, #0]
 80098e6:	2830      	cmp	r0, #48	; 0x30
 80098e8:	461f      	mov	r7, r3
 80098ea:	f103 0301 	add.w	r3, r3, #1
 80098ee:	d0f9      	beq.n	80098e4 <__gethex+0x66>
 80098f0:	f7ff ffb0 	bl	8009854 <__hexdig_fun>
 80098f4:	fab0 f580 	clz	r5, r0
 80098f8:	096d      	lsrs	r5, r5, #5
 80098fa:	4634      	mov	r4, r6
 80098fc:	f04f 0b01 	mov.w	fp, #1
 8009900:	463a      	mov	r2, r7
 8009902:	4616      	mov	r6, r2
 8009904:	3201      	adds	r2, #1
 8009906:	7830      	ldrb	r0, [r6, #0]
 8009908:	f7ff ffa4 	bl	8009854 <__hexdig_fun>
 800990c:	2800      	cmp	r0, #0
 800990e:	d1f8      	bne.n	8009902 <__gethex+0x84>
 8009910:	9a01      	ldr	r2, [sp, #4]
 8009912:	9903      	ldr	r1, [sp, #12]
 8009914:	4630      	mov	r0, r6
 8009916:	f001 f8cf 	bl	800aab8 <strncmp>
 800991a:	b950      	cbnz	r0, 8009932 <__gethex+0xb4>
 800991c:	b954      	cbnz	r4, 8009934 <__gethex+0xb6>
 800991e:	9b01      	ldr	r3, [sp, #4]
 8009920:	18f4      	adds	r4, r6, r3
 8009922:	4622      	mov	r2, r4
 8009924:	4616      	mov	r6, r2
 8009926:	3201      	adds	r2, #1
 8009928:	7830      	ldrb	r0, [r6, #0]
 800992a:	f7ff ff93 	bl	8009854 <__hexdig_fun>
 800992e:	2800      	cmp	r0, #0
 8009930:	d1f8      	bne.n	8009924 <__gethex+0xa6>
 8009932:	b10c      	cbz	r4, 8009938 <__gethex+0xba>
 8009934:	1ba4      	subs	r4, r4, r6
 8009936:	00a4      	lsls	r4, r4, #2
 8009938:	7833      	ldrb	r3, [r6, #0]
 800993a:	2b50      	cmp	r3, #80	; 0x50
 800993c:	d001      	beq.n	8009942 <__gethex+0xc4>
 800993e:	2b70      	cmp	r3, #112	; 0x70
 8009940:	d140      	bne.n	80099c4 <__gethex+0x146>
 8009942:	7873      	ldrb	r3, [r6, #1]
 8009944:	2b2b      	cmp	r3, #43	; 0x2b
 8009946:	d031      	beq.n	80099ac <__gethex+0x12e>
 8009948:	2b2d      	cmp	r3, #45	; 0x2d
 800994a:	d033      	beq.n	80099b4 <__gethex+0x136>
 800994c:	1c71      	adds	r1, r6, #1
 800994e:	f04f 0900 	mov.w	r9, #0
 8009952:	7808      	ldrb	r0, [r1, #0]
 8009954:	f7ff ff7e 	bl	8009854 <__hexdig_fun>
 8009958:	1e43      	subs	r3, r0, #1
 800995a:	b2db      	uxtb	r3, r3
 800995c:	2b18      	cmp	r3, #24
 800995e:	d831      	bhi.n	80099c4 <__gethex+0x146>
 8009960:	f1a0 0210 	sub.w	r2, r0, #16
 8009964:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009968:	f7ff ff74 	bl	8009854 <__hexdig_fun>
 800996c:	1e43      	subs	r3, r0, #1
 800996e:	b2db      	uxtb	r3, r3
 8009970:	2b18      	cmp	r3, #24
 8009972:	d922      	bls.n	80099ba <__gethex+0x13c>
 8009974:	f1b9 0f00 	cmp.w	r9, #0
 8009978:	d000      	beq.n	800997c <__gethex+0xfe>
 800997a:	4252      	negs	r2, r2
 800997c:	4414      	add	r4, r2
 800997e:	f8ca 1000 	str.w	r1, [sl]
 8009982:	b30d      	cbz	r5, 80099c8 <__gethex+0x14a>
 8009984:	f1bb 0f00 	cmp.w	fp, #0
 8009988:	bf0c      	ite	eq
 800998a:	2706      	moveq	r7, #6
 800998c:	2700      	movne	r7, #0
 800998e:	4638      	mov	r0, r7
 8009990:	b00b      	add	sp, #44	; 0x2c
 8009992:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009996:	f10b 0b01 	add.w	fp, fp, #1
 800999a:	e78a      	b.n	80098b2 <__gethex+0x34>
 800999c:	2500      	movs	r5, #0
 800999e:	462c      	mov	r4, r5
 80099a0:	e7ae      	b.n	8009900 <__gethex+0x82>
 80099a2:	463e      	mov	r6, r7
 80099a4:	2501      	movs	r5, #1
 80099a6:	e7c7      	b.n	8009938 <__gethex+0xba>
 80099a8:	4604      	mov	r4, r0
 80099aa:	e7fb      	b.n	80099a4 <__gethex+0x126>
 80099ac:	f04f 0900 	mov.w	r9, #0
 80099b0:	1cb1      	adds	r1, r6, #2
 80099b2:	e7ce      	b.n	8009952 <__gethex+0xd4>
 80099b4:	f04f 0901 	mov.w	r9, #1
 80099b8:	e7fa      	b.n	80099b0 <__gethex+0x132>
 80099ba:	230a      	movs	r3, #10
 80099bc:	fb03 0202 	mla	r2, r3, r2, r0
 80099c0:	3a10      	subs	r2, #16
 80099c2:	e7cf      	b.n	8009964 <__gethex+0xe6>
 80099c4:	4631      	mov	r1, r6
 80099c6:	e7da      	b.n	800997e <__gethex+0x100>
 80099c8:	1bf3      	subs	r3, r6, r7
 80099ca:	3b01      	subs	r3, #1
 80099cc:	4629      	mov	r1, r5
 80099ce:	2b07      	cmp	r3, #7
 80099d0:	dc49      	bgt.n	8009a66 <__gethex+0x1e8>
 80099d2:	9802      	ldr	r0, [sp, #8]
 80099d4:	f000 fa58 	bl	8009e88 <_Balloc>
 80099d8:	9b01      	ldr	r3, [sp, #4]
 80099da:	f100 0914 	add.w	r9, r0, #20
 80099de:	f04f 0b00 	mov.w	fp, #0
 80099e2:	f1c3 0301 	rsb	r3, r3, #1
 80099e6:	4605      	mov	r5, r0
 80099e8:	f8cd 9010 	str.w	r9, [sp, #16]
 80099ec:	46da      	mov	sl, fp
 80099ee:	9308      	str	r3, [sp, #32]
 80099f0:	42b7      	cmp	r7, r6
 80099f2:	d33b      	bcc.n	8009a6c <__gethex+0x1ee>
 80099f4:	9804      	ldr	r0, [sp, #16]
 80099f6:	f840 ab04 	str.w	sl, [r0], #4
 80099fa:	eba0 0009 	sub.w	r0, r0, r9
 80099fe:	1080      	asrs	r0, r0, #2
 8009a00:	6128      	str	r0, [r5, #16]
 8009a02:	0147      	lsls	r7, r0, #5
 8009a04:	4650      	mov	r0, sl
 8009a06:	f000 fb03 	bl	800a010 <__hi0bits>
 8009a0a:	f8d8 6000 	ldr.w	r6, [r8]
 8009a0e:	1a3f      	subs	r7, r7, r0
 8009a10:	42b7      	cmp	r7, r6
 8009a12:	dd64      	ble.n	8009ade <__gethex+0x260>
 8009a14:	1bbf      	subs	r7, r7, r6
 8009a16:	4639      	mov	r1, r7
 8009a18:	4628      	mov	r0, r5
 8009a1a:	f000 fe14 	bl	800a646 <__any_on>
 8009a1e:	4682      	mov	sl, r0
 8009a20:	b178      	cbz	r0, 8009a42 <__gethex+0x1c4>
 8009a22:	1e7b      	subs	r3, r7, #1
 8009a24:	1159      	asrs	r1, r3, #5
 8009a26:	f003 021f 	and.w	r2, r3, #31
 8009a2a:	f04f 0a01 	mov.w	sl, #1
 8009a2e:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8009a32:	fa0a f202 	lsl.w	r2, sl, r2
 8009a36:	420a      	tst	r2, r1
 8009a38:	d003      	beq.n	8009a42 <__gethex+0x1c4>
 8009a3a:	4553      	cmp	r3, sl
 8009a3c:	dc46      	bgt.n	8009acc <__gethex+0x24e>
 8009a3e:	f04f 0a02 	mov.w	sl, #2
 8009a42:	4639      	mov	r1, r7
 8009a44:	4628      	mov	r0, r5
 8009a46:	f7ff fecb 	bl	80097e0 <rshift>
 8009a4a:	443c      	add	r4, r7
 8009a4c:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009a50:	42a3      	cmp	r3, r4
 8009a52:	da52      	bge.n	8009afa <__gethex+0x27c>
 8009a54:	4629      	mov	r1, r5
 8009a56:	9802      	ldr	r0, [sp, #8]
 8009a58:	f000 fa4a 	bl	8009ef0 <_Bfree>
 8009a5c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009a5e:	2300      	movs	r3, #0
 8009a60:	6013      	str	r3, [r2, #0]
 8009a62:	27a3      	movs	r7, #163	; 0xa3
 8009a64:	e793      	b.n	800998e <__gethex+0x110>
 8009a66:	3101      	adds	r1, #1
 8009a68:	105b      	asrs	r3, r3, #1
 8009a6a:	e7b0      	b.n	80099ce <__gethex+0x150>
 8009a6c:	1e73      	subs	r3, r6, #1
 8009a6e:	9305      	str	r3, [sp, #20]
 8009a70:	9a07      	ldr	r2, [sp, #28]
 8009a72:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009a76:	4293      	cmp	r3, r2
 8009a78:	d018      	beq.n	8009aac <__gethex+0x22e>
 8009a7a:	f1bb 0f20 	cmp.w	fp, #32
 8009a7e:	d107      	bne.n	8009a90 <__gethex+0x212>
 8009a80:	9b04      	ldr	r3, [sp, #16]
 8009a82:	f8c3 a000 	str.w	sl, [r3]
 8009a86:	3304      	adds	r3, #4
 8009a88:	f04f 0a00 	mov.w	sl, #0
 8009a8c:	9304      	str	r3, [sp, #16]
 8009a8e:	46d3      	mov	fp, sl
 8009a90:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8009a94:	f7ff fede 	bl	8009854 <__hexdig_fun>
 8009a98:	f000 000f 	and.w	r0, r0, #15
 8009a9c:	fa00 f00b 	lsl.w	r0, r0, fp
 8009aa0:	ea4a 0a00 	orr.w	sl, sl, r0
 8009aa4:	f10b 0b04 	add.w	fp, fp, #4
 8009aa8:	9b05      	ldr	r3, [sp, #20]
 8009aaa:	e00d      	b.n	8009ac8 <__gethex+0x24a>
 8009aac:	9b05      	ldr	r3, [sp, #20]
 8009aae:	9a08      	ldr	r2, [sp, #32]
 8009ab0:	4413      	add	r3, r2
 8009ab2:	42bb      	cmp	r3, r7
 8009ab4:	d3e1      	bcc.n	8009a7a <__gethex+0x1fc>
 8009ab6:	4618      	mov	r0, r3
 8009ab8:	9a01      	ldr	r2, [sp, #4]
 8009aba:	9903      	ldr	r1, [sp, #12]
 8009abc:	9309      	str	r3, [sp, #36]	; 0x24
 8009abe:	f000 fffb 	bl	800aab8 <strncmp>
 8009ac2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009ac4:	2800      	cmp	r0, #0
 8009ac6:	d1d8      	bne.n	8009a7a <__gethex+0x1fc>
 8009ac8:	461e      	mov	r6, r3
 8009aca:	e791      	b.n	80099f0 <__gethex+0x172>
 8009acc:	1eb9      	subs	r1, r7, #2
 8009ace:	4628      	mov	r0, r5
 8009ad0:	f000 fdb9 	bl	800a646 <__any_on>
 8009ad4:	2800      	cmp	r0, #0
 8009ad6:	d0b2      	beq.n	8009a3e <__gethex+0x1c0>
 8009ad8:	f04f 0a03 	mov.w	sl, #3
 8009adc:	e7b1      	b.n	8009a42 <__gethex+0x1c4>
 8009ade:	da09      	bge.n	8009af4 <__gethex+0x276>
 8009ae0:	1bf7      	subs	r7, r6, r7
 8009ae2:	4629      	mov	r1, r5
 8009ae4:	463a      	mov	r2, r7
 8009ae6:	9802      	ldr	r0, [sp, #8]
 8009ae8:	f000 fbce 	bl	800a288 <__lshift>
 8009aec:	1be4      	subs	r4, r4, r7
 8009aee:	4605      	mov	r5, r0
 8009af0:	f100 0914 	add.w	r9, r0, #20
 8009af4:	f04f 0a00 	mov.w	sl, #0
 8009af8:	e7a8      	b.n	8009a4c <__gethex+0x1ce>
 8009afa:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8009afe:	42a0      	cmp	r0, r4
 8009b00:	dd6a      	ble.n	8009bd8 <__gethex+0x35a>
 8009b02:	1b04      	subs	r4, r0, r4
 8009b04:	42a6      	cmp	r6, r4
 8009b06:	dc2e      	bgt.n	8009b66 <__gethex+0x2e8>
 8009b08:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009b0c:	2b02      	cmp	r3, #2
 8009b0e:	d022      	beq.n	8009b56 <__gethex+0x2d8>
 8009b10:	2b03      	cmp	r3, #3
 8009b12:	d024      	beq.n	8009b5e <__gethex+0x2e0>
 8009b14:	2b01      	cmp	r3, #1
 8009b16:	d115      	bne.n	8009b44 <__gethex+0x2c6>
 8009b18:	42a6      	cmp	r6, r4
 8009b1a:	d113      	bne.n	8009b44 <__gethex+0x2c6>
 8009b1c:	2e01      	cmp	r6, #1
 8009b1e:	dc0b      	bgt.n	8009b38 <__gethex+0x2ba>
 8009b20:	9a06      	ldr	r2, [sp, #24]
 8009b22:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009b26:	6013      	str	r3, [r2, #0]
 8009b28:	2301      	movs	r3, #1
 8009b2a:	612b      	str	r3, [r5, #16]
 8009b2c:	f8c9 3000 	str.w	r3, [r9]
 8009b30:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009b32:	2762      	movs	r7, #98	; 0x62
 8009b34:	601d      	str	r5, [r3, #0]
 8009b36:	e72a      	b.n	800998e <__gethex+0x110>
 8009b38:	1e71      	subs	r1, r6, #1
 8009b3a:	4628      	mov	r0, r5
 8009b3c:	f000 fd83 	bl	800a646 <__any_on>
 8009b40:	2800      	cmp	r0, #0
 8009b42:	d1ed      	bne.n	8009b20 <__gethex+0x2a2>
 8009b44:	4629      	mov	r1, r5
 8009b46:	9802      	ldr	r0, [sp, #8]
 8009b48:	f000 f9d2 	bl	8009ef0 <_Bfree>
 8009b4c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009b4e:	2300      	movs	r3, #0
 8009b50:	6013      	str	r3, [r2, #0]
 8009b52:	2750      	movs	r7, #80	; 0x50
 8009b54:	e71b      	b.n	800998e <__gethex+0x110>
 8009b56:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	d0e1      	beq.n	8009b20 <__gethex+0x2a2>
 8009b5c:	e7f2      	b.n	8009b44 <__gethex+0x2c6>
 8009b5e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009b60:	2b00      	cmp	r3, #0
 8009b62:	d1dd      	bne.n	8009b20 <__gethex+0x2a2>
 8009b64:	e7ee      	b.n	8009b44 <__gethex+0x2c6>
 8009b66:	1e67      	subs	r7, r4, #1
 8009b68:	f1ba 0f00 	cmp.w	sl, #0
 8009b6c:	d131      	bne.n	8009bd2 <__gethex+0x354>
 8009b6e:	b127      	cbz	r7, 8009b7a <__gethex+0x2fc>
 8009b70:	4639      	mov	r1, r7
 8009b72:	4628      	mov	r0, r5
 8009b74:	f000 fd67 	bl	800a646 <__any_on>
 8009b78:	4682      	mov	sl, r0
 8009b7a:	117a      	asrs	r2, r7, #5
 8009b7c:	2301      	movs	r3, #1
 8009b7e:	f007 071f 	and.w	r7, r7, #31
 8009b82:	fa03 f707 	lsl.w	r7, r3, r7
 8009b86:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8009b8a:	4621      	mov	r1, r4
 8009b8c:	421f      	tst	r7, r3
 8009b8e:	4628      	mov	r0, r5
 8009b90:	bf18      	it	ne
 8009b92:	f04a 0a02 	orrne.w	sl, sl, #2
 8009b96:	1b36      	subs	r6, r6, r4
 8009b98:	f7ff fe22 	bl	80097e0 <rshift>
 8009b9c:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8009ba0:	2702      	movs	r7, #2
 8009ba2:	f1ba 0f00 	cmp.w	sl, #0
 8009ba6:	d048      	beq.n	8009c3a <__gethex+0x3bc>
 8009ba8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009bac:	2b02      	cmp	r3, #2
 8009bae:	d015      	beq.n	8009bdc <__gethex+0x35e>
 8009bb0:	2b03      	cmp	r3, #3
 8009bb2:	d017      	beq.n	8009be4 <__gethex+0x366>
 8009bb4:	2b01      	cmp	r3, #1
 8009bb6:	d109      	bne.n	8009bcc <__gethex+0x34e>
 8009bb8:	f01a 0f02 	tst.w	sl, #2
 8009bbc:	d006      	beq.n	8009bcc <__gethex+0x34e>
 8009bbe:	f8d9 3000 	ldr.w	r3, [r9]
 8009bc2:	ea4a 0a03 	orr.w	sl, sl, r3
 8009bc6:	f01a 0f01 	tst.w	sl, #1
 8009bca:	d10e      	bne.n	8009bea <__gethex+0x36c>
 8009bcc:	f047 0710 	orr.w	r7, r7, #16
 8009bd0:	e033      	b.n	8009c3a <__gethex+0x3bc>
 8009bd2:	f04f 0a01 	mov.w	sl, #1
 8009bd6:	e7d0      	b.n	8009b7a <__gethex+0x2fc>
 8009bd8:	2701      	movs	r7, #1
 8009bda:	e7e2      	b.n	8009ba2 <__gethex+0x324>
 8009bdc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009bde:	f1c3 0301 	rsb	r3, r3, #1
 8009be2:	9315      	str	r3, [sp, #84]	; 0x54
 8009be4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d0f0      	beq.n	8009bcc <__gethex+0x34e>
 8009bea:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8009bee:	f105 0314 	add.w	r3, r5, #20
 8009bf2:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 8009bf6:	eb03 010a 	add.w	r1, r3, sl
 8009bfa:	f04f 0c00 	mov.w	ip, #0
 8009bfe:	4618      	mov	r0, r3
 8009c00:	f853 2b04 	ldr.w	r2, [r3], #4
 8009c04:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 8009c08:	d01c      	beq.n	8009c44 <__gethex+0x3c6>
 8009c0a:	3201      	adds	r2, #1
 8009c0c:	6002      	str	r2, [r0, #0]
 8009c0e:	2f02      	cmp	r7, #2
 8009c10:	f105 0314 	add.w	r3, r5, #20
 8009c14:	d138      	bne.n	8009c88 <__gethex+0x40a>
 8009c16:	f8d8 2000 	ldr.w	r2, [r8]
 8009c1a:	3a01      	subs	r2, #1
 8009c1c:	42b2      	cmp	r2, r6
 8009c1e:	d10a      	bne.n	8009c36 <__gethex+0x3b8>
 8009c20:	1171      	asrs	r1, r6, #5
 8009c22:	2201      	movs	r2, #1
 8009c24:	f006 061f 	and.w	r6, r6, #31
 8009c28:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009c2c:	fa02 f606 	lsl.w	r6, r2, r6
 8009c30:	421e      	tst	r6, r3
 8009c32:	bf18      	it	ne
 8009c34:	4617      	movne	r7, r2
 8009c36:	f047 0720 	orr.w	r7, r7, #32
 8009c3a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009c3c:	601d      	str	r5, [r3, #0]
 8009c3e:	9b06      	ldr	r3, [sp, #24]
 8009c40:	601c      	str	r4, [r3, #0]
 8009c42:	e6a4      	b.n	800998e <__gethex+0x110>
 8009c44:	4299      	cmp	r1, r3
 8009c46:	f843 cc04 	str.w	ip, [r3, #-4]
 8009c4a:	d8d8      	bhi.n	8009bfe <__gethex+0x380>
 8009c4c:	68ab      	ldr	r3, [r5, #8]
 8009c4e:	4599      	cmp	r9, r3
 8009c50:	db12      	blt.n	8009c78 <__gethex+0x3fa>
 8009c52:	6869      	ldr	r1, [r5, #4]
 8009c54:	9802      	ldr	r0, [sp, #8]
 8009c56:	3101      	adds	r1, #1
 8009c58:	f000 f916 	bl	8009e88 <_Balloc>
 8009c5c:	692a      	ldr	r2, [r5, #16]
 8009c5e:	3202      	adds	r2, #2
 8009c60:	f105 010c 	add.w	r1, r5, #12
 8009c64:	4683      	mov	fp, r0
 8009c66:	0092      	lsls	r2, r2, #2
 8009c68:	300c      	adds	r0, #12
 8009c6a:	f7fd fb15 	bl	8007298 <memcpy>
 8009c6e:	4629      	mov	r1, r5
 8009c70:	9802      	ldr	r0, [sp, #8]
 8009c72:	f000 f93d 	bl	8009ef0 <_Bfree>
 8009c76:	465d      	mov	r5, fp
 8009c78:	692b      	ldr	r3, [r5, #16]
 8009c7a:	1c5a      	adds	r2, r3, #1
 8009c7c:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8009c80:	612a      	str	r2, [r5, #16]
 8009c82:	2201      	movs	r2, #1
 8009c84:	615a      	str	r2, [r3, #20]
 8009c86:	e7c2      	b.n	8009c0e <__gethex+0x390>
 8009c88:	692a      	ldr	r2, [r5, #16]
 8009c8a:	454a      	cmp	r2, r9
 8009c8c:	dd0b      	ble.n	8009ca6 <__gethex+0x428>
 8009c8e:	2101      	movs	r1, #1
 8009c90:	4628      	mov	r0, r5
 8009c92:	f7ff fda5 	bl	80097e0 <rshift>
 8009c96:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009c9a:	3401      	adds	r4, #1
 8009c9c:	42a3      	cmp	r3, r4
 8009c9e:	f6ff aed9 	blt.w	8009a54 <__gethex+0x1d6>
 8009ca2:	2701      	movs	r7, #1
 8009ca4:	e7c7      	b.n	8009c36 <__gethex+0x3b8>
 8009ca6:	f016 061f 	ands.w	r6, r6, #31
 8009caa:	d0fa      	beq.n	8009ca2 <__gethex+0x424>
 8009cac:	449a      	add	sl, r3
 8009cae:	f1c6 0620 	rsb	r6, r6, #32
 8009cb2:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8009cb6:	f000 f9ab 	bl	800a010 <__hi0bits>
 8009cba:	42b0      	cmp	r0, r6
 8009cbc:	dbe7      	blt.n	8009c8e <__gethex+0x410>
 8009cbe:	e7f0      	b.n	8009ca2 <__gethex+0x424>

08009cc0 <L_shift>:
 8009cc0:	f1c2 0208 	rsb	r2, r2, #8
 8009cc4:	0092      	lsls	r2, r2, #2
 8009cc6:	b570      	push	{r4, r5, r6, lr}
 8009cc8:	f1c2 0620 	rsb	r6, r2, #32
 8009ccc:	6843      	ldr	r3, [r0, #4]
 8009cce:	6804      	ldr	r4, [r0, #0]
 8009cd0:	fa03 f506 	lsl.w	r5, r3, r6
 8009cd4:	432c      	orrs	r4, r5
 8009cd6:	40d3      	lsrs	r3, r2
 8009cd8:	6004      	str	r4, [r0, #0]
 8009cda:	f840 3f04 	str.w	r3, [r0, #4]!
 8009cde:	4288      	cmp	r0, r1
 8009ce0:	d3f4      	bcc.n	8009ccc <L_shift+0xc>
 8009ce2:	bd70      	pop	{r4, r5, r6, pc}

08009ce4 <__match>:
 8009ce4:	b530      	push	{r4, r5, lr}
 8009ce6:	6803      	ldr	r3, [r0, #0]
 8009ce8:	3301      	adds	r3, #1
 8009cea:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009cee:	b914      	cbnz	r4, 8009cf6 <__match+0x12>
 8009cf0:	6003      	str	r3, [r0, #0]
 8009cf2:	2001      	movs	r0, #1
 8009cf4:	bd30      	pop	{r4, r5, pc}
 8009cf6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009cfa:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8009cfe:	2d19      	cmp	r5, #25
 8009d00:	bf98      	it	ls
 8009d02:	3220      	addls	r2, #32
 8009d04:	42a2      	cmp	r2, r4
 8009d06:	d0f0      	beq.n	8009cea <__match+0x6>
 8009d08:	2000      	movs	r0, #0
 8009d0a:	e7f3      	b.n	8009cf4 <__match+0x10>

08009d0c <__hexnan>:
 8009d0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d10:	680b      	ldr	r3, [r1, #0]
 8009d12:	6801      	ldr	r1, [r0, #0]
 8009d14:	115f      	asrs	r7, r3, #5
 8009d16:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8009d1a:	f013 031f 	ands.w	r3, r3, #31
 8009d1e:	b087      	sub	sp, #28
 8009d20:	bf18      	it	ne
 8009d22:	3704      	addne	r7, #4
 8009d24:	2500      	movs	r5, #0
 8009d26:	1f3e      	subs	r6, r7, #4
 8009d28:	4682      	mov	sl, r0
 8009d2a:	4690      	mov	r8, r2
 8009d2c:	9301      	str	r3, [sp, #4]
 8009d2e:	f847 5c04 	str.w	r5, [r7, #-4]
 8009d32:	46b1      	mov	r9, r6
 8009d34:	4634      	mov	r4, r6
 8009d36:	9502      	str	r5, [sp, #8]
 8009d38:	46ab      	mov	fp, r5
 8009d3a:	784a      	ldrb	r2, [r1, #1]
 8009d3c:	1c4b      	adds	r3, r1, #1
 8009d3e:	9303      	str	r3, [sp, #12]
 8009d40:	b342      	cbz	r2, 8009d94 <__hexnan+0x88>
 8009d42:	4610      	mov	r0, r2
 8009d44:	9105      	str	r1, [sp, #20]
 8009d46:	9204      	str	r2, [sp, #16]
 8009d48:	f7ff fd84 	bl	8009854 <__hexdig_fun>
 8009d4c:	2800      	cmp	r0, #0
 8009d4e:	d143      	bne.n	8009dd8 <__hexnan+0xcc>
 8009d50:	9a04      	ldr	r2, [sp, #16]
 8009d52:	9905      	ldr	r1, [sp, #20]
 8009d54:	2a20      	cmp	r2, #32
 8009d56:	d818      	bhi.n	8009d8a <__hexnan+0x7e>
 8009d58:	9b02      	ldr	r3, [sp, #8]
 8009d5a:	459b      	cmp	fp, r3
 8009d5c:	dd13      	ble.n	8009d86 <__hexnan+0x7a>
 8009d5e:	454c      	cmp	r4, r9
 8009d60:	d206      	bcs.n	8009d70 <__hexnan+0x64>
 8009d62:	2d07      	cmp	r5, #7
 8009d64:	dc04      	bgt.n	8009d70 <__hexnan+0x64>
 8009d66:	462a      	mov	r2, r5
 8009d68:	4649      	mov	r1, r9
 8009d6a:	4620      	mov	r0, r4
 8009d6c:	f7ff ffa8 	bl	8009cc0 <L_shift>
 8009d70:	4544      	cmp	r4, r8
 8009d72:	d944      	bls.n	8009dfe <__hexnan+0xf2>
 8009d74:	2300      	movs	r3, #0
 8009d76:	f1a4 0904 	sub.w	r9, r4, #4
 8009d7a:	f844 3c04 	str.w	r3, [r4, #-4]
 8009d7e:	f8cd b008 	str.w	fp, [sp, #8]
 8009d82:	464c      	mov	r4, r9
 8009d84:	461d      	mov	r5, r3
 8009d86:	9903      	ldr	r1, [sp, #12]
 8009d88:	e7d7      	b.n	8009d3a <__hexnan+0x2e>
 8009d8a:	2a29      	cmp	r2, #41	; 0x29
 8009d8c:	d14a      	bne.n	8009e24 <__hexnan+0x118>
 8009d8e:	3102      	adds	r1, #2
 8009d90:	f8ca 1000 	str.w	r1, [sl]
 8009d94:	f1bb 0f00 	cmp.w	fp, #0
 8009d98:	d044      	beq.n	8009e24 <__hexnan+0x118>
 8009d9a:	454c      	cmp	r4, r9
 8009d9c:	d206      	bcs.n	8009dac <__hexnan+0xa0>
 8009d9e:	2d07      	cmp	r5, #7
 8009da0:	dc04      	bgt.n	8009dac <__hexnan+0xa0>
 8009da2:	462a      	mov	r2, r5
 8009da4:	4649      	mov	r1, r9
 8009da6:	4620      	mov	r0, r4
 8009da8:	f7ff ff8a 	bl	8009cc0 <L_shift>
 8009dac:	4544      	cmp	r4, r8
 8009dae:	d928      	bls.n	8009e02 <__hexnan+0xf6>
 8009db0:	4643      	mov	r3, r8
 8009db2:	f854 2b04 	ldr.w	r2, [r4], #4
 8009db6:	f843 2b04 	str.w	r2, [r3], #4
 8009dba:	42a6      	cmp	r6, r4
 8009dbc:	d2f9      	bcs.n	8009db2 <__hexnan+0xa6>
 8009dbe:	2200      	movs	r2, #0
 8009dc0:	f843 2b04 	str.w	r2, [r3], #4
 8009dc4:	429e      	cmp	r6, r3
 8009dc6:	d2fb      	bcs.n	8009dc0 <__hexnan+0xb4>
 8009dc8:	6833      	ldr	r3, [r6, #0]
 8009dca:	b91b      	cbnz	r3, 8009dd4 <__hexnan+0xc8>
 8009dcc:	4546      	cmp	r6, r8
 8009dce:	d127      	bne.n	8009e20 <__hexnan+0x114>
 8009dd0:	2301      	movs	r3, #1
 8009dd2:	6033      	str	r3, [r6, #0]
 8009dd4:	2005      	movs	r0, #5
 8009dd6:	e026      	b.n	8009e26 <__hexnan+0x11a>
 8009dd8:	3501      	adds	r5, #1
 8009dda:	2d08      	cmp	r5, #8
 8009ddc:	f10b 0b01 	add.w	fp, fp, #1
 8009de0:	dd06      	ble.n	8009df0 <__hexnan+0xe4>
 8009de2:	4544      	cmp	r4, r8
 8009de4:	d9cf      	bls.n	8009d86 <__hexnan+0x7a>
 8009de6:	2300      	movs	r3, #0
 8009de8:	f844 3c04 	str.w	r3, [r4, #-4]
 8009dec:	2501      	movs	r5, #1
 8009dee:	3c04      	subs	r4, #4
 8009df0:	6822      	ldr	r2, [r4, #0]
 8009df2:	f000 000f 	and.w	r0, r0, #15
 8009df6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8009dfa:	6020      	str	r0, [r4, #0]
 8009dfc:	e7c3      	b.n	8009d86 <__hexnan+0x7a>
 8009dfe:	2508      	movs	r5, #8
 8009e00:	e7c1      	b.n	8009d86 <__hexnan+0x7a>
 8009e02:	9b01      	ldr	r3, [sp, #4]
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	d0df      	beq.n	8009dc8 <__hexnan+0xbc>
 8009e08:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009e0c:	f1c3 0320 	rsb	r3, r3, #32
 8009e10:	fa22 f303 	lsr.w	r3, r2, r3
 8009e14:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8009e18:	401a      	ands	r2, r3
 8009e1a:	f847 2c04 	str.w	r2, [r7, #-4]
 8009e1e:	e7d3      	b.n	8009dc8 <__hexnan+0xbc>
 8009e20:	3e04      	subs	r6, #4
 8009e22:	e7d1      	b.n	8009dc8 <__hexnan+0xbc>
 8009e24:	2004      	movs	r0, #4
 8009e26:	b007      	add	sp, #28
 8009e28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009e2c <__locale_ctype_ptr_l>:
 8009e2c:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8009e30:	4770      	bx	lr

08009e32 <__localeconv_l>:
 8009e32:	30f0      	adds	r0, #240	; 0xf0
 8009e34:	4770      	bx	lr
	...

08009e38 <_localeconv_r>:
 8009e38:	4b04      	ldr	r3, [pc, #16]	; (8009e4c <_localeconv_r+0x14>)
 8009e3a:	681b      	ldr	r3, [r3, #0]
 8009e3c:	6a18      	ldr	r0, [r3, #32]
 8009e3e:	4b04      	ldr	r3, [pc, #16]	; (8009e50 <_localeconv_r+0x18>)
 8009e40:	2800      	cmp	r0, #0
 8009e42:	bf08      	it	eq
 8009e44:	4618      	moveq	r0, r3
 8009e46:	30f0      	adds	r0, #240	; 0xf0
 8009e48:	4770      	bx	lr
 8009e4a:	bf00      	nop
 8009e4c:	20000010 	.word	0x20000010
 8009e50:	20000074 	.word	0x20000074

08009e54 <malloc>:
 8009e54:	4b02      	ldr	r3, [pc, #8]	; (8009e60 <malloc+0xc>)
 8009e56:	4601      	mov	r1, r0
 8009e58:	6818      	ldr	r0, [r3, #0]
 8009e5a:	f000 bc71 	b.w	800a740 <_malloc_r>
 8009e5e:	bf00      	nop
 8009e60:	20000010 	.word	0x20000010

08009e64 <__ascii_mbtowc>:
 8009e64:	b082      	sub	sp, #8
 8009e66:	b901      	cbnz	r1, 8009e6a <__ascii_mbtowc+0x6>
 8009e68:	a901      	add	r1, sp, #4
 8009e6a:	b142      	cbz	r2, 8009e7e <__ascii_mbtowc+0x1a>
 8009e6c:	b14b      	cbz	r3, 8009e82 <__ascii_mbtowc+0x1e>
 8009e6e:	7813      	ldrb	r3, [r2, #0]
 8009e70:	600b      	str	r3, [r1, #0]
 8009e72:	7812      	ldrb	r2, [r2, #0]
 8009e74:	1c10      	adds	r0, r2, #0
 8009e76:	bf18      	it	ne
 8009e78:	2001      	movne	r0, #1
 8009e7a:	b002      	add	sp, #8
 8009e7c:	4770      	bx	lr
 8009e7e:	4610      	mov	r0, r2
 8009e80:	e7fb      	b.n	8009e7a <__ascii_mbtowc+0x16>
 8009e82:	f06f 0001 	mvn.w	r0, #1
 8009e86:	e7f8      	b.n	8009e7a <__ascii_mbtowc+0x16>

08009e88 <_Balloc>:
 8009e88:	b570      	push	{r4, r5, r6, lr}
 8009e8a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009e8c:	4604      	mov	r4, r0
 8009e8e:	460e      	mov	r6, r1
 8009e90:	b93d      	cbnz	r5, 8009ea2 <_Balloc+0x1a>
 8009e92:	2010      	movs	r0, #16
 8009e94:	f7ff ffde 	bl	8009e54 <malloc>
 8009e98:	6260      	str	r0, [r4, #36]	; 0x24
 8009e9a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8009e9e:	6005      	str	r5, [r0, #0]
 8009ea0:	60c5      	str	r5, [r0, #12]
 8009ea2:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8009ea4:	68eb      	ldr	r3, [r5, #12]
 8009ea6:	b183      	cbz	r3, 8009eca <_Balloc+0x42>
 8009ea8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009eaa:	68db      	ldr	r3, [r3, #12]
 8009eac:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8009eb0:	b9b8      	cbnz	r0, 8009ee2 <_Balloc+0x5a>
 8009eb2:	2101      	movs	r1, #1
 8009eb4:	fa01 f506 	lsl.w	r5, r1, r6
 8009eb8:	1d6a      	adds	r2, r5, #5
 8009eba:	0092      	lsls	r2, r2, #2
 8009ebc:	4620      	mov	r0, r4
 8009ebe:	f000 fbe3 	bl	800a688 <_calloc_r>
 8009ec2:	b160      	cbz	r0, 8009ede <_Balloc+0x56>
 8009ec4:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8009ec8:	e00e      	b.n	8009ee8 <_Balloc+0x60>
 8009eca:	2221      	movs	r2, #33	; 0x21
 8009ecc:	2104      	movs	r1, #4
 8009ece:	4620      	mov	r0, r4
 8009ed0:	f000 fbda 	bl	800a688 <_calloc_r>
 8009ed4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009ed6:	60e8      	str	r0, [r5, #12]
 8009ed8:	68db      	ldr	r3, [r3, #12]
 8009eda:	2b00      	cmp	r3, #0
 8009edc:	d1e4      	bne.n	8009ea8 <_Balloc+0x20>
 8009ede:	2000      	movs	r0, #0
 8009ee0:	bd70      	pop	{r4, r5, r6, pc}
 8009ee2:	6802      	ldr	r2, [r0, #0]
 8009ee4:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8009ee8:	2300      	movs	r3, #0
 8009eea:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009eee:	e7f7      	b.n	8009ee0 <_Balloc+0x58>

08009ef0 <_Bfree>:
 8009ef0:	b570      	push	{r4, r5, r6, lr}
 8009ef2:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8009ef4:	4606      	mov	r6, r0
 8009ef6:	460d      	mov	r5, r1
 8009ef8:	b93c      	cbnz	r4, 8009f0a <_Bfree+0x1a>
 8009efa:	2010      	movs	r0, #16
 8009efc:	f7ff ffaa 	bl	8009e54 <malloc>
 8009f00:	6270      	str	r0, [r6, #36]	; 0x24
 8009f02:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009f06:	6004      	str	r4, [r0, #0]
 8009f08:	60c4      	str	r4, [r0, #12]
 8009f0a:	b13d      	cbz	r5, 8009f1c <_Bfree+0x2c>
 8009f0c:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8009f0e:	686a      	ldr	r2, [r5, #4]
 8009f10:	68db      	ldr	r3, [r3, #12]
 8009f12:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009f16:	6029      	str	r1, [r5, #0]
 8009f18:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8009f1c:	bd70      	pop	{r4, r5, r6, pc}

08009f1e <__multadd>:
 8009f1e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009f22:	690d      	ldr	r5, [r1, #16]
 8009f24:	461f      	mov	r7, r3
 8009f26:	4606      	mov	r6, r0
 8009f28:	460c      	mov	r4, r1
 8009f2a:	f101 0c14 	add.w	ip, r1, #20
 8009f2e:	2300      	movs	r3, #0
 8009f30:	f8dc 0000 	ldr.w	r0, [ip]
 8009f34:	b281      	uxth	r1, r0
 8009f36:	fb02 7101 	mla	r1, r2, r1, r7
 8009f3a:	0c0f      	lsrs	r7, r1, #16
 8009f3c:	0c00      	lsrs	r0, r0, #16
 8009f3e:	fb02 7000 	mla	r0, r2, r0, r7
 8009f42:	b289      	uxth	r1, r1
 8009f44:	3301      	adds	r3, #1
 8009f46:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8009f4a:	429d      	cmp	r5, r3
 8009f4c:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8009f50:	f84c 1b04 	str.w	r1, [ip], #4
 8009f54:	dcec      	bgt.n	8009f30 <__multadd+0x12>
 8009f56:	b1d7      	cbz	r7, 8009f8e <__multadd+0x70>
 8009f58:	68a3      	ldr	r3, [r4, #8]
 8009f5a:	42ab      	cmp	r3, r5
 8009f5c:	dc12      	bgt.n	8009f84 <__multadd+0x66>
 8009f5e:	6861      	ldr	r1, [r4, #4]
 8009f60:	4630      	mov	r0, r6
 8009f62:	3101      	adds	r1, #1
 8009f64:	f7ff ff90 	bl	8009e88 <_Balloc>
 8009f68:	6922      	ldr	r2, [r4, #16]
 8009f6a:	3202      	adds	r2, #2
 8009f6c:	f104 010c 	add.w	r1, r4, #12
 8009f70:	4680      	mov	r8, r0
 8009f72:	0092      	lsls	r2, r2, #2
 8009f74:	300c      	adds	r0, #12
 8009f76:	f7fd f98f 	bl	8007298 <memcpy>
 8009f7a:	4621      	mov	r1, r4
 8009f7c:	4630      	mov	r0, r6
 8009f7e:	f7ff ffb7 	bl	8009ef0 <_Bfree>
 8009f82:	4644      	mov	r4, r8
 8009f84:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009f88:	3501      	adds	r5, #1
 8009f8a:	615f      	str	r7, [r3, #20]
 8009f8c:	6125      	str	r5, [r4, #16]
 8009f8e:	4620      	mov	r0, r4
 8009f90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08009f94 <__s2b>:
 8009f94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009f98:	460c      	mov	r4, r1
 8009f9a:	4615      	mov	r5, r2
 8009f9c:	461f      	mov	r7, r3
 8009f9e:	2209      	movs	r2, #9
 8009fa0:	3308      	adds	r3, #8
 8009fa2:	4606      	mov	r6, r0
 8009fa4:	fb93 f3f2 	sdiv	r3, r3, r2
 8009fa8:	2100      	movs	r1, #0
 8009faa:	2201      	movs	r2, #1
 8009fac:	429a      	cmp	r2, r3
 8009fae:	db20      	blt.n	8009ff2 <__s2b+0x5e>
 8009fb0:	4630      	mov	r0, r6
 8009fb2:	f7ff ff69 	bl	8009e88 <_Balloc>
 8009fb6:	9b08      	ldr	r3, [sp, #32]
 8009fb8:	6143      	str	r3, [r0, #20]
 8009fba:	2d09      	cmp	r5, #9
 8009fbc:	f04f 0301 	mov.w	r3, #1
 8009fc0:	6103      	str	r3, [r0, #16]
 8009fc2:	dd19      	ble.n	8009ff8 <__s2b+0x64>
 8009fc4:	f104 0809 	add.w	r8, r4, #9
 8009fc8:	46c1      	mov	r9, r8
 8009fca:	442c      	add	r4, r5
 8009fcc:	f819 3b01 	ldrb.w	r3, [r9], #1
 8009fd0:	4601      	mov	r1, r0
 8009fd2:	3b30      	subs	r3, #48	; 0x30
 8009fd4:	220a      	movs	r2, #10
 8009fd6:	4630      	mov	r0, r6
 8009fd8:	f7ff ffa1 	bl	8009f1e <__multadd>
 8009fdc:	45a1      	cmp	r9, r4
 8009fde:	d1f5      	bne.n	8009fcc <__s2b+0x38>
 8009fe0:	eb08 0405 	add.w	r4, r8, r5
 8009fe4:	3c08      	subs	r4, #8
 8009fe6:	1b2d      	subs	r5, r5, r4
 8009fe8:	1963      	adds	r3, r4, r5
 8009fea:	42bb      	cmp	r3, r7
 8009fec:	db07      	blt.n	8009ffe <__s2b+0x6a>
 8009fee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009ff2:	0052      	lsls	r2, r2, #1
 8009ff4:	3101      	adds	r1, #1
 8009ff6:	e7d9      	b.n	8009fac <__s2b+0x18>
 8009ff8:	340a      	adds	r4, #10
 8009ffa:	2509      	movs	r5, #9
 8009ffc:	e7f3      	b.n	8009fe6 <__s2b+0x52>
 8009ffe:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a002:	4601      	mov	r1, r0
 800a004:	3b30      	subs	r3, #48	; 0x30
 800a006:	220a      	movs	r2, #10
 800a008:	4630      	mov	r0, r6
 800a00a:	f7ff ff88 	bl	8009f1e <__multadd>
 800a00e:	e7eb      	b.n	8009fe8 <__s2b+0x54>

0800a010 <__hi0bits>:
 800a010:	0c02      	lsrs	r2, r0, #16
 800a012:	0412      	lsls	r2, r2, #16
 800a014:	4603      	mov	r3, r0
 800a016:	b9b2      	cbnz	r2, 800a046 <__hi0bits+0x36>
 800a018:	0403      	lsls	r3, r0, #16
 800a01a:	2010      	movs	r0, #16
 800a01c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800a020:	bf04      	itt	eq
 800a022:	021b      	lsleq	r3, r3, #8
 800a024:	3008      	addeq	r0, #8
 800a026:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800a02a:	bf04      	itt	eq
 800a02c:	011b      	lsleq	r3, r3, #4
 800a02e:	3004      	addeq	r0, #4
 800a030:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800a034:	bf04      	itt	eq
 800a036:	009b      	lsleq	r3, r3, #2
 800a038:	3002      	addeq	r0, #2
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	db06      	blt.n	800a04c <__hi0bits+0x3c>
 800a03e:	005b      	lsls	r3, r3, #1
 800a040:	d503      	bpl.n	800a04a <__hi0bits+0x3a>
 800a042:	3001      	adds	r0, #1
 800a044:	4770      	bx	lr
 800a046:	2000      	movs	r0, #0
 800a048:	e7e8      	b.n	800a01c <__hi0bits+0xc>
 800a04a:	2020      	movs	r0, #32
 800a04c:	4770      	bx	lr

0800a04e <__lo0bits>:
 800a04e:	6803      	ldr	r3, [r0, #0]
 800a050:	f013 0207 	ands.w	r2, r3, #7
 800a054:	4601      	mov	r1, r0
 800a056:	d00b      	beq.n	800a070 <__lo0bits+0x22>
 800a058:	07da      	lsls	r2, r3, #31
 800a05a:	d423      	bmi.n	800a0a4 <__lo0bits+0x56>
 800a05c:	0798      	lsls	r0, r3, #30
 800a05e:	bf49      	itett	mi
 800a060:	085b      	lsrmi	r3, r3, #1
 800a062:	089b      	lsrpl	r3, r3, #2
 800a064:	2001      	movmi	r0, #1
 800a066:	600b      	strmi	r3, [r1, #0]
 800a068:	bf5c      	itt	pl
 800a06a:	600b      	strpl	r3, [r1, #0]
 800a06c:	2002      	movpl	r0, #2
 800a06e:	4770      	bx	lr
 800a070:	b298      	uxth	r0, r3
 800a072:	b9a8      	cbnz	r0, 800a0a0 <__lo0bits+0x52>
 800a074:	0c1b      	lsrs	r3, r3, #16
 800a076:	2010      	movs	r0, #16
 800a078:	f013 0fff 	tst.w	r3, #255	; 0xff
 800a07c:	bf04      	itt	eq
 800a07e:	0a1b      	lsreq	r3, r3, #8
 800a080:	3008      	addeq	r0, #8
 800a082:	071a      	lsls	r2, r3, #28
 800a084:	bf04      	itt	eq
 800a086:	091b      	lsreq	r3, r3, #4
 800a088:	3004      	addeq	r0, #4
 800a08a:	079a      	lsls	r2, r3, #30
 800a08c:	bf04      	itt	eq
 800a08e:	089b      	lsreq	r3, r3, #2
 800a090:	3002      	addeq	r0, #2
 800a092:	07da      	lsls	r2, r3, #31
 800a094:	d402      	bmi.n	800a09c <__lo0bits+0x4e>
 800a096:	085b      	lsrs	r3, r3, #1
 800a098:	d006      	beq.n	800a0a8 <__lo0bits+0x5a>
 800a09a:	3001      	adds	r0, #1
 800a09c:	600b      	str	r3, [r1, #0]
 800a09e:	4770      	bx	lr
 800a0a0:	4610      	mov	r0, r2
 800a0a2:	e7e9      	b.n	800a078 <__lo0bits+0x2a>
 800a0a4:	2000      	movs	r0, #0
 800a0a6:	4770      	bx	lr
 800a0a8:	2020      	movs	r0, #32
 800a0aa:	4770      	bx	lr

0800a0ac <__i2b>:
 800a0ac:	b510      	push	{r4, lr}
 800a0ae:	460c      	mov	r4, r1
 800a0b0:	2101      	movs	r1, #1
 800a0b2:	f7ff fee9 	bl	8009e88 <_Balloc>
 800a0b6:	2201      	movs	r2, #1
 800a0b8:	6144      	str	r4, [r0, #20]
 800a0ba:	6102      	str	r2, [r0, #16]
 800a0bc:	bd10      	pop	{r4, pc}

0800a0be <__multiply>:
 800a0be:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0c2:	4614      	mov	r4, r2
 800a0c4:	690a      	ldr	r2, [r1, #16]
 800a0c6:	6923      	ldr	r3, [r4, #16]
 800a0c8:	429a      	cmp	r2, r3
 800a0ca:	bfb8      	it	lt
 800a0cc:	460b      	movlt	r3, r1
 800a0ce:	4688      	mov	r8, r1
 800a0d0:	bfbc      	itt	lt
 800a0d2:	46a0      	movlt	r8, r4
 800a0d4:	461c      	movlt	r4, r3
 800a0d6:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800a0da:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800a0de:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a0e2:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800a0e6:	eb07 0609 	add.w	r6, r7, r9
 800a0ea:	42b3      	cmp	r3, r6
 800a0ec:	bfb8      	it	lt
 800a0ee:	3101      	addlt	r1, #1
 800a0f0:	f7ff feca 	bl	8009e88 <_Balloc>
 800a0f4:	f100 0514 	add.w	r5, r0, #20
 800a0f8:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800a0fc:	462b      	mov	r3, r5
 800a0fe:	2200      	movs	r2, #0
 800a100:	4573      	cmp	r3, lr
 800a102:	d316      	bcc.n	800a132 <__multiply+0x74>
 800a104:	f104 0214 	add.w	r2, r4, #20
 800a108:	f108 0114 	add.w	r1, r8, #20
 800a10c:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800a110:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800a114:	9300      	str	r3, [sp, #0]
 800a116:	9b00      	ldr	r3, [sp, #0]
 800a118:	9201      	str	r2, [sp, #4]
 800a11a:	4293      	cmp	r3, r2
 800a11c:	d80c      	bhi.n	800a138 <__multiply+0x7a>
 800a11e:	2e00      	cmp	r6, #0
 800a120:	dd03      	ble.n	800a12a <__multiply+0x6c>
 800a122:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800a126:	2b00      	cmp	r3, #0
 800a128:	d05d      	beq.n	800a1e6 <__multiply+0x128>
 800a12a:	6106      	str	r6, [r0, #16]
 800a12c:	b003      	add	sp, #12
 800a12e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a132:	f843 2b04 	str.w	r2, [r3], #4
 800a136:	e7e3      	b.n	800a100 <__multiply+0x42>
 800a138:	f8b2 b000 	ldrh.w	fp, [r2]
 800a13c:	f1bb 0f00 	cmp.w	fp, #0
 800a140:	d023      	beq.n	800a18a <__multiply+0xcc>
 800a142:	4689      	mov	r9, r1
 800a144:	46ac      	mov	ip, r5
 800a146:	f04f 0800 	mov.w	r8, #0
 800a14a:	f859 4b04 	ldr.w	r4, [r9], #4
 800a14e:	f8dc a000 	ldr.w	sl, [ip]
 800a152:	b2a3      	uxth	r3, r4
 800a154:	fa1f fa8a 	uxth.w	sl, sl
 800a158:	fb0b a303 	mla	r3, fp, r3, sl
 800a15c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800a160:	f8dc 4000 	ldr.w	r4, [ip]
 800a164:	4443      	add	r3, r8
 800a166:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800a16a:	fb0b 840a 	mla	r4, fp, sl, r8
 800a16e:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800a172:	46e2      	mov	sl, ip
 800a174:	b29b      	uxth	r3, r3
 800a176:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800a17a:	454f      	cmp	r7, r9
 800a17c:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800a180:	f84a 3b04 	str.w	r3, [sl], #4
 800a184:	d82b      	bhi.n	800a1de <__multiply+0x120>
 800a186:	f8cc 8004 	str.w	r8, [ip, #4]
 800a18a:	9b01      	ldr	r3, [sp, #4]
 800a18c:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800a190:	3204      	adds	r2, #4
 800a192:	f1ba 0f00 	cmp.w	sl, #0
 800a196:	d020      	beq.n	800a1da <__multiply+0x11c>
 800a198:	682b      	ldr	r3, [r5, #0]
 800a19a:	4689      	mov	r9, r1
 800a19c:	46a8      	mov	r8, r5
 800a19e:	f04f 0b00 	mov.w	fp, #0
 800a1a2:	f8b9 c000 	ldrh.w	ip, [r9]
 800a1a6:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800a1aa:	fb0a 440c 	mla	r4, sl, ip, r4
 800a1ae:	445c      	add	r4, fp
 800a1b0:	46c4      	mov	ip, r8
 800a1b2:	b29b      	uxth	r3, r3
 800a1b4:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800a1b8:	f84c 3b04 	str.w	r3, [ip], #4
 800a1bc:	f859 3b04 	ldr.w	r3, [r9], #4
 800a1c0:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800a1c4:	0c1b      	lsrs	r3, r3, #16
 800a1c6:	fb0a b303 	mla	r3, sl, r3, fp
 800a1ca:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800a1ce:	454f      	cmp	r7, r9
 800a1d0:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800a1d4:	d805      	bhi.n	800a1e2 <__multiply+0x124>
 800a1d6:	f8c8 3004 	str.w	r3, [r8, #4]
 800a1da:	3504      	adds	r5, #4
 800a1dc:	e79b      	b.n	800a116 <__multiply+0x58>
 800a1de:	46d4      	mov	ip, sl
 800a1e0:	e7b3      	b.n	800a14a <__multiply+0x8c>
 800a1e2:	46e0      	mov	r8, ip
 800a1e4:	e7dd      	b.n	800a1a2 <__multiply+0xe4>
 800a1e6:	3e01      	subs	r6, #1
 800a1e8:	e799      	b.n	800a11e <__multiply+0x60>
	...

0800a1ec <__pow5mult>:
 800a1ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a1f0:	4615      	mov	r5, r2
 800a1f2:	f012 0203 	ands.w	r2, r2, #3
 800a1f6:	4606      	mov	r6, r0
 800a1f8:	460f      	mov	r7, r1
 800a1fa:	d007      	beq.n	800a20c <__pow5mult+0x20>
 800a1fc:	3a01      	subs	r2, #1
 800a1fe:	4c21      	ldr	r4, [pc, #132]	; (800a284 <__pow5mult+0x98>)
 800a200:	2300      	movs	r3, #0
 800a202:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a206:	f7ff fe8a 	bl	8009f1e <__multadd>
 800a20a:	4607      	mov	r7, r0
 800a20c:	10ad      	asrs	r5, r5, #2
 800a20e:	d035      	beq.n	800a27c <__pow5mult+0x90>
 800a210:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800a212:	b93c      	cbnz	r4, 800a224 <__pow5mult+0x38>
 800a214:	2010      	movs	r0, #16
 800a216:	f7ff fe1d 	bl	8009e54 <malloc>
 800a21a:	6270      	str	r0, [r6, #36]	; 0x24
 800a21c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a220:	6004      	str	r4, [r0, #0]
 800a222:	60c4      	str	r4, [r0, #12]
 800a224:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800a228:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a22c:	b94c      	cbnz	r4, 800a242 <__pow5mult+0x56>
 800a22e:	f240 2171 	movw	r1, #625	; 0x271
 800a232:	4630      	mov	r0, r6
 800a234:	f7ff ff3a 	bl	800a0ac <__i2b>
 800a238:	2300      	movs	r3, #0
 800a23a:	f8c8 0008 	str.w	r0, [r8, #8]
 800a23e:	4604      	mov	r4, r0
 800a240:	6003      	str	r3, [r0, #0]
 800a242:	f04f 0800 	mov.w	r8, #0
 800a246:	07eb      	lsls	r3, r5, #31
 800a248:	d50a      	bpl.n	800a260 <__pow5mult+0x74>
 800a24a:	4639      	mov	r1, r7
 800a24c:	4622      	mov	r2, r4
 800a24e:	4630      	mov	r0, r6
 800a250:	f7ff ff35 	bl	800a0be <__multiply>
 800a254:	4639      	mov	r1, r7
 800a256:	4681      	mov	r9, r0
 800a258:	4630      	mov	r0, r6
 800a25a:	f7ff fe49 	bl	8009ef0 <_Bfree>
 800a25e:	464f      	mov	r7, r9
 800a260:	106d      	asrs	r5, r5, #1
 800a262:	d00b      	beq.n	800a27c <__pow5mult+0x90>
 800a264:	6820      	ldr	r0, [r4, #0]
 800a266:	b938      	cbnz	r0, 800a278 <__pow5mult+0x8c>
 800a268:	4622      	mov	r2, r4
 800a26a:	4621      	mov	r1, r4
 800a26c:	4630      	mov	r0, r6
 800a26e:	f7ff ff26 	bl	800a0be <__multiply>
 800a272:	6020      	str	r0, [r4, #0]
 800a274:	f8c0 8000 	str.w	r8, [r0]
 800a278:	4604      	mov	r4, r0
 800a27a:	e7e4      	b.n	800a246 <__pow5mult+0x5a>
 800a27c:	4638      	mov	r0, r7
 800a27e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a282:	bf00      	nop
 800a284:	080307e0 	.word	0x080307e0

0800a288 <__lshift>:
 800a288:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a28c:	460c      	mov	r4, r1
 800a28e:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a292:	6923      	ldr	r3, [r4, #16]
 800a294:	6849      	ldr	r1, [r1, #4]
 800a296:	eb0a 0903 	add.w	r9, sl, r3
 800a29a:	68a3      	ldr	r3, [r4, #8]
 800a29c:	4607      	mov	r7, r0
 800a29e:	4616      	mov	r6, r2
 800a2a0:	f109 0501 	add.w	r5, r9, #1
 800a2a4:	42ab      	cmp	r3, r5
 800a2a6:	db32      	blt.n	800a30e <__lshift+0x86>
 800a2a8:	4638      	mov	r0, r7
 800a2aa:	f7ff fded 	bl	8009e88 <_Balloc>
 800a2ae:	2300      	movs	r3, #0
 800a2b0:	4680      	mov	r8, r0
 800a2b2:	f100 0114 	add.w	r1, r0, #20
 800a2b6:	461a      	mov	r2, r3
 800a2b8:	4553      	cmp	r3, sl
 800a2ba:	db2b      	blt.n	800a314 <__lshift+0x8c>
 800a2bc:	6920      	ldr	r0, [r4, #16]
 800a2be:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a2c2:	f104 0314 	add.w	r3, r4, #20
 800a2c6:	f016 021f 	ands.w	r2, r6, #31
 800a2ca:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a2ce:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a2d2:	d025      	beq.n	800a320 <__lshift+0x98>
 800a2d4:	f1c2 0e20 	rsb	lr, r2, #32
 800a2d8:	2000      	movs	r0, #0
 800a2da:	681e      	ldr	r6, [r3, #0]
 800a2dc:	468a      	mov	sl, r1
 800a2de:	4096      	lsls	r6, r2
 800a2e0:	4330      	orrs	r0, r6
 800a2e2:	f84a 0b04 	str.w	r0, [sl], #4
 800a2e6:	f853 0b04 	ldr.w	r0, [r3], #4
 800a2ea:	459c      	cmp	ip, r3
 800a2ec:	fa20 f00e 	lsr.w	r0, r0, lr
 800a2f0:	d814      	bhi.n	800a31c <__lshift+0x94>
 800a2f2:	6048      	str	r0, [r1, #4]
 800a2f4:	b108      	cbz	r0, 800a2fa <__lshift+0x72>
 800a2f6:	f109 0502 	add.w	r5, r9, #2
 800a2fa:	3d01      	subs	r5, #1
 800a2fc:	4638      	mov	r0, r7
 800a2fe:	f8c8 5010 	str.w	r5, [r8, #16]
 800a302:	4621      	mov	r1, r4
 800a304:	f7ff fdf4 	bl	8009ef0 <_Bfree>
 800a308:	4640      	mov	r0, r8
 800a30a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a30e:	3101      	adds	r1, #1
 800a310:	005b      	lsls	r3, r3, #1
 800a312:	e7c7      	b.n	800a2a4 <__lshift+0x1c>
 800a314:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800a318:	3301      	adds	r3, #1
 800a31a:	e7cd      	b.n	800a2b8 <__lshift+0x30>
 800a31c:	4651      	mov	r1, sl
 800a31e:	e7dc      	b.n	800a2da <__lshift+0x52>
 800a320:	3904      	subs	r1, #4
 800a322:	f853 2b04 	ldr.w	r2, [r3], #4
 800a326:	f841 2f04 	str.w	r2, [r1, #4]!
 800a32a:	459c      	cmp	ip, r3
 800a32c:	d8f9      	bhi.n	800a322 <__lshift+0x9a>
 800a32e:	e7e4      	b.n	800a2fa <__lshift+0x72>

0800a330 <__mcmp>:
 800a330:	6903      	ldr	r3, [r0, #16]
 800a332:	690a      	ldr	r2, [r1, #16]
 800a334:	1a9b      	subs	r3, r3, r2
 800a336:	b530      	push	{r4, r5, lr}
 800a338:	d10c      	bne.n	800a354 <__mcmp+0x24>
 800a33a:	0092      	lsls	r2, r2, #2
 800a33c:	3014      	adds	r0, #20
 800a33e:	3114      	adds	r1, #20
 800a340:	1884      	adds	r4, r0, r2
 800a342:	4411      	add	r1, r2
 800a344:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a348:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a34c:	4295      	cmp	r5, r2
 800a34e:	d003      	beq.n	800a358 <__mcmp+0x28>
 800a350:	d305      	bcc.n	800a35e <__mcmp+0x2e>
 800a352:	2301      	movs	r3, #1
 800a354:	4618      	mov	r0, r3
 800a356:	bd30      	pop	{r4, r5, pc}
 800a358:	42a0      	cmp	r0, r4
 800a35a:	d3f3      	bcc.n	800a344 <__mcmp+0x14>
 800a35c:	e7fa      	b.n	800a354 <__mcmp+0x24>
 800a35e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a362:	e7f7      	b.n	800a354 <__mcmp+0x24>

0800a364 <__mdiff>:
 800a364:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a368:	460d      	mov	r5, r1
 800a36a:	4607      	mov	r7, r0
 800a36c:	4611      	mov	r1, r2
 800a36e:	4628      	mov	r0, r5
 800a370:	4614      	mov	r4, r2
 800a372:	f7ff ffdd 	bl	800a330 <__mcmp>
 800a376:	1e06      	subs	r6, r0, #0
 800a378:	d108      	bne.n	800a38c <__mdiff+0x28>
 800a37a:	4631      	mov	r1, r6
 800a37c:	4638      	mov	r0, r7
 800a37e:	f7ff fd83 	bl	8009e88 <_Balloc>
 800a382:	2301      	movs	r3, #1
 800a384:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800a388:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a38c:	bfa4      	itt	ge
 800a38e:	4623      	movge	r3, r4
 800a390:	462c      	movge	r4, r5
 800a392:	4638      	mov	r0, r7
 800a394:	6861      	ldr	r1, [r4, #4]
 800a396:	bfa6      	itte	ge
 800a398:	461d      	movge	r5, r3
 800a39a:	2600      	movge	r6, #0
 800a39c:	2601      	movlt	r6, #1
 800a39e:	f7ff fd73 	bl	8009e88 <_Balloc>
 800a3a2:	692b      	ldr	r3, [r5, #16]
 800a3a4:	60c6      	str	r6, [r0, #12]
 800a3a6:	6926      	ldr	r6, [r4, #16]
 800a3a8:	f105 0914 	add.w	r9, r5, #20
 800a3ac:	f104 0214 	add.w	r2, r4, #20
 800a3b0:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800a3b4:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800a3b8:	f100 0514 	add.w	r5, r0, #20
 800a3bc:	f04f 0e00 	mov.w	lr, #0
 800a3c0:	f852 ab04 	ldr.w	sl, [r2], #4
 800a3c4:	f859 4b04 	ldr.w	r4, [r9], #4
 800a3c8:	fa1e f18a 	uxtah	r1, lr, sl
 800a3cc:	b2a3      	uxth	r3, r4
 800a3ce:	1ac9      	subs	r1, r1, r3
 800a3d0:	0c23      	lsrs	r3, r4, #16
 800a3d2:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800a3d6:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800a3da:	b289      	uxth	r1, r1
 800a3dc:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800a3e0:	45c8      	cmp	r8, r9
 800a3e2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800a3e6:	4694      	mov	ip, r2
 800a3e8:	f845 3b04 	str.w	r3, [r5], #4
 800a3ec:	d8e8      	bhi.n	800a3c0 <__mdiff+0x5c>
 800a3ee:	45bc      	cmp	ip, r7
 800a3f0:	d304      	bcc.n	800a3fc <__mdiff+0x98>
 800a3f2:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800a3f6:	b183      	cbz	r3, 800a41a <__mdiff+0xb6>
 800a3f8:	6106      	str	r6, [r0, #16]
 800a3fa:	e7c5      	b.n	800a388 <__mdiff+0x24>
 800a3fc:	f85c 1b04 	ldr.w	r1, [ip], #4
 800a400:	fa1e f381 	uxtah	r3, lr, r1
 800a404:	141a      	asrs	r2, r3, #16
 800a406:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800a40a:	b29b      	uxth	r3, r3
 800a40c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a410:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800a414:	f845 3b04 	str.w	r3, [r5], #4
 800a418:	e7e9      	b.n	800a3ee <__mdiff+0x8a>
 800a41a:	3e01      	subs	r6, #1
 800a41c:	e7e9      	b.n	800a3f2 <__mdiff+0x8e>
	...

0800a420 <__ulp>:
 800a420:	4b12      	ldr	r3, [pc, #72]	; (800a46c <__ulp+0x4c>)
 800a422:	ee10 2a90 	vmov	r2, s1
 800a426:	401a      	ands	r2, r3
 800a428:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 800a42c:	2b00      	cmp	r3, #0
 800a42e:	dd04      	ble.n	800a43a <__ulp+0x1a>
 800a430:	2000      	movs	r0, #0
 800a432:	4619      	mov	r1, r3
 800a434:	ec41 0b10 	vmov	d0, r0, r1
 800a438:	4770      	bx	lr
 800a43a:	425b      	negs	r3, r3
 800a43c:	151b      	asrs	r3, r3, #20
 800a43e:	2b13      	cmp	r3, #19
 800a440:	f04f 0000 	mov.w	r0, #0
 800a444:	f04f 0100 	mov.w	r1, #0
 800a448:	dc04      	bgt.n	800a454 <__ulp+0x34>
 800a44a:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800a44e:	fa42 f103 	asr.w	r1, r2, r3
 800a452:	e7ef      	b.n	800a434 <__ulp+0x14>
 800a454:	3b14      	subs	r3, #20
 800a456:	2b1e      	cmp	r3, #30
 800a458:	f04f 0201 	mov.w	r2, #1
 800a45c:	bfda      	itte	le
 800a45e:	f1c3 031f 	rsble	r3, r3, #31
 800a462:	fa02 f303 	lslle.w	r3, r2, r3
 800a466:	4613      	movgt	r3, r2
 800a468:	4618      	mov	r0, r3
 800a46a:	e7e3      	b.n	800a434 <__ulp+0x14>
 800a46c:	7ff00000 	.word	0x7ff00000

0800a470 <__b2d>:
 800a470:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a472:	6905      	ldr	r5, [r0, #16]
 800a474:	f100 0714 	add.w	r7, r0, #20
 800a478:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800a47c:	1f2e      	subs	r6, r5, #4
 800a47e:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800a482:	4620      	mov	r0, r4
 800a484:	f7ff fdc4 	bl	800a010 <__hi0bits>
 800a488:	f1c0 0320 	rsb	r3, r0, #32
 800a48c:	280a      	cmp	r0, #10
 800a48e:	600b      	str	r3, [r1, #0]
 800a490:	f8df c074 	ldr.w	ip, [pc, #116]	; 800a508 <__b2d+0x98>
 800a494:	dc14      	bgt.n	800a4c0 <__b2d+0x50>
 800a496:	f1c0 0e0b 	rsb	lr, r0, #11
 800a49a:	fa24 f10e 	lsr.w	r1, r4, lr
 800a49e:	42b7      	cmp	r7, r6
 800a4a0:	ea41 030c 	orr.w	r3, r1, ip
 800a4a4:	bf34      	ite	cc
 800a4a6:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800a4aa:	2100      	movcs	r1, #0
 800a4ac:	3015      	adds	r0, #21
 800a4ae:	fa04 f000 	lsl.w	r0, r4, r0
 800a4b2:	fa21 f10e 	lsr.w	r1, r1, lr
 800a4b6:	ea40 0201 	orr.w	r2, r0, r1
 800a4ba:	ec43 2b10 	vmov	d0, r2, r3
 800a4be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a4c0:	42b7      	cmp	r7, r6
 800a4c2:	bf3a      	itte	cc
 800a4c4:	f1a5 0608 	subcc.w	r6, r5, #8
 800a4c8:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800a4cc:	2100      	movcs	r1, #0
 800a4ce:	380b      	subs	r0, #11
 800a4d0:	d015      	beq.n	800a4fe <__b2d+0x8e>
 800a4d2:	4084      	lsls	r4, r0
 800a4d4:	f1c0 0520 	rsb	r5, r0, #32
 800a4d8:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 800a4dc:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 800a4e0:	42be      	cmp	r6, r7
 800a4e2:	fa21 fc05 	lsr.w	ip, r1, r5
 800a4e6:	ea44 030c 	orr.w	r3, r4, ip
 800a4ea:	bf8c      	ite	hi
 800a4ec:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800a4f0:	2400      	movls	r4, #0
 800a4f2:	fa01 f000 	lsl.w	r0, r1, r0
 800a4f6:	40ec      	lsrs	r4, r5
 800a4f8:	ea40 0204 	orr.w	r2, r0, r4
 800a4fc:	e7dd      	b.n	800a4ba <__b2d+0x4a>
 800a4fe:	ea44 030c 	orr.w	r3, r4, ip
 800a502:	460a      	mov	r2, r1
 800a504:	e7d9      	b.n	800a4ba <__b2d+0x4a>
 800a506:	bf00      	nop
 800a508:	3ff00000 	.word	0x3ff00000

0800a50c <__d2b>:
 800a50c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a510:	460e      	mov	r6, r1
 800a512:	2101      	movs	r1, #1
 800a514:	ec59 8b10 	vmov	r8, r9, d0
 800a518:	4615      	mov	r5, r2
 800a51a:	f7ff fcb5 	bl	8009e88 <_Balloc>
 800a51e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800a522:	4607      	mov	r7, r0
 800a524:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a528:	bb34      	cbnz	r4, 800a578 <__d2b+0x6c>
 800a52a:	9301      	str	r3, [sp, #4]
 800a52c:	f1b8 0300 	subs.w	r3, r8, #0
 800a530:	d027      	beq.n	800a582 <__d2b+0x76>
 800a532:	a802      	add	r0, sp, #8
 800a534:	f840 3d08 	str.w	r3, [r0, #-8]!
 800a538:	f7ff fd89 	bl	800a04e <__lo0bits>
 800a53c:	9900      	ldr	r1, [sp, #0]
 800a53e:	b1f0      	cbz	r0, 800a57e <__d2b+0x72>
 800a540:	9a01      	ldr	r2, [sp, #4]
 800a542:	f1c0 0320 	rsb	r3, r0, #32
 800a546:	fa02 f303 	lsl.w	r3, r2, r3
 800a54a:	430b      	orrs	r3, r1
 800a54c:	40c2      	lsrs	r2, r0
 800a54e:	617b      	str	r3, [r7, #20]
 800a550:	9201      	str	r2, [sp, #4]
 800a552:	9b01      	ldr	r3, [sp, #4]
 800a554:	61bb      	str	r3, [r7, #24]
 800a556:	2b00      	cmp	r3, #0
 800a558:	bf14      	ite	ne
 800a55a:	2102      	movne	r1, #2
 800a55c:	2101      	moveq	r1, #1
 800a55e:	6139      	str	r1, [r7, #16]
 800a560:	b1c4      	cbz	r4, 800a594 <__d2b+0x88>
 800a562:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800a566:	4404      	add	r4, r0
 800a568:	6034      	str	r4, [r6, #0]
 800a56a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a56e:	6028      	str	r0, [r5, #0]
 800a570:	4638      	mov	r0, r7
 800a572:	b003      	add	sp, #12
 800a574:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a578:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a57c:	e7d5      	b.n	800a52a <__d2b+0x1e>
 800a57e:	6179      	str	r1, [r7, #20]
 800a580:	e7e7      	b.n	800a552 <__d2b+0x46>
 800a582:	a801      	add	r0, sp, #4
 800a584:	f7ff fd63 	bl	800a04e <__lo0bits>
 800a588:	9b01      	ldr	r3, [sp, #4]
 800a58a:	617b      	str	r3, [r7, #20]
 800a58c:	2101      	movs	r1, #1
 800a58e:	6139      	str	r1, [r7, #16]
 800a590:	3020      	adds	r0, #32
 800a592:	e7e5      	b.n	800a560 <__d2b+0x54>
 800a594:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800a598:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a59c:	6030      	str	r0, [r6, #0]
 800a59e:	6918      	ldr	r0, [r3, #16]
 800a5a0:	f7ff fd36 	bl	800a010 <__hi0bits>
 800a5a4:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800a5a8:	e7e1      	b.n	800a56e <__d2b+0x62>

0800a5aa <__ratio>:
 800a5aa:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5ae:	4688      	mov	r8, r1
 800a5b0:	4669      	mov	r1, sp
 800a5b2:	4681      	mov	r9, r0
 800a5b4:	f7ff ff5c 	bl	800a470 <__b2d>
 800a5b8:	a901      	add	r1, sp, #4
 800a5ba:	4640      	mov	r0, r8
 800a5bc:	ec57 6b10 	vmov	r6, r7, d0
 800a5c0:	ee10 4a10 	vmov	r4, s0
 800a5c4:	f7ff ff54 	bl	800a470 <__b2d>
 800a5c8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a5cc:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800a5d0:	eba3 0c02 	sub.w	ip, r3, r2
 800a5d4:	e9dd 3200 	ldrd	r3, r2, [sp]
 800a5d8:	1a9b      	subs	r3, r3, r2
 800a5da:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800a5de:	ec51 0b10 	vmov	r0, r1, d0
 800a5e2:	2b00      	cmp	r3, #0
 800a5e4:	ee10 aa10 	vmov	sl, s0
 800a5e8:	bfce      	itee	gt
 800a5ea:	463a      	movgt	r2, r7
 800a5ec:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800a5f0:	460a      	movle	r2, r1
 800a5f2:	463d      	mov	r5, r7
 800a5f4:	468b      	mov	fp, r1
 800a5f6:	bfcc      	ite	gt
 800a5f8:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 800a5fc:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800a600:	ec45 4b17 	vmov	d7, r4, r5
 800a604:	ec4b ab16 	vmov	d6, sl, fp
 800a608:	ee87 0b06 	vdiv.f64	d0, d7, d6
 800a60c:	b003      	add	sp, #12
 800a60e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a612 <__copybits>:
 800a612:	3901      	subs	r1, #1
 800a614:	b510      	push	{r4, lr}
 800a616:	1149      	asrs	r1, r1, #5
 800a618:	6914      	ldr	r4, [r2, #16]
 800a61a:	3101      	adds	r1, #1
 800a61c:	f102 0314 	add.w	r3, r2, #20
 800a620:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a624:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a628:	42a3      	cmp	r3, r4
 800a62a:	4602      	mov	r2, r0
 800a62c:	d303      	bcc.n	800a636 <__copybits+0x24>
 800a62e:	2300      	movs	r3, #0
 800a630:	428a      	cmp	r2, r1
 800a632:	d305      	bcc.n	800a640 <__copybits+0x2e>
 800a634:	bd10      	pop	{r4, pc}
 800a636:	f853 2b04 	ldr.w	r2, [r3], #4
 800a63a:	f840 2b04 	str.w	r2, [r0], #4
 800a63e:	e7f3      	b.n	800a628 <__copybits+0x16>
 800a640:	f842 3b04 	str.w	r3, [r2], #4
 800a644:	e7f4      	b.n	800a630 <__copybits+0x1e>

0800a646 <__any_on>:
 800a646:	f100 0214 	add.w	r2, r0, #20
 800a64a:	6900      	ldr	r0, [r0, #16]
 800a64c:	114b      	asrs	r3, r1, #5
 800a64e:	4298      	cmp	r0, r3
 800a650:	b510      	push	{r4, lr}
 800a652:	db11      	blt.n	800a678 <__any_on+0x32>
 800a654:	dd0a      	ble.n	800a66c <__any_on+0x26>
 800a656:	f011 011f 	ands.w	r1, r1, #31
 800a65a:	d007      	beq.n	800a66c <__any_on+0x26>
 800a65c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a660:	fa24 f001 	lsr.w	r0, r4, r1
 800a664:	fa00 f101 	lsl.w	r1, r0, r1
 800a668:	428c      	cmp	r4, r1
 800a66a:	d10b      	bne.n	800a684 <__any_on+0x3e>
 800a66c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a670:	4293      	cmp	r3, r2
 800a672:	d803      	bhi.n	800a67c <__any_on+0x36>
 800a674:	2000      	movs	r0, #0
 800a676:	bd10      	pop	{r4, pc}
 800a678:	4603      	mov	r3, r0
 800a67a:	e7f7      	b.n	800a66c <__any_on+0x26>
 800a67c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a680:	2900      	cmp	r1, #0
 800a682:	d0f5      	beq.n	800a670 <__any_on+0x2a>
 800a684:	2001      	movs	r0, #1
 800a686:	e7f6      	b.n	800a676 <__any_on+0x30>

0800a688 <_calloc_r>:
 800a688:	b538      	push	{r3, r4, r5, lr}
 800a68a:	fb02 f401 	mul.w	r4, r2, r1
 800a68e:	4621      	mov	r1, r4
 800a690:	f000 f856 	bl	800a740 <_malloc_r>
 800a694:	4605      	mov	r5, r0
 800a696:	b118      	cbz	r0, 800a6a0 <_calloc_r+0x18>
 800a698:	4622      	mov	r2, r4
 800a69a:	2100      	movs	r1, #0
 800a69c:	f7fc fe07 	bl	80072ae <memset>
 800a6a0:	4628      	mov	r0, r5
 800a6a2:	bd38      	pop	{r3, r4, r5, pc}

0800a6a4 <_free_r>:
 800a6a4:	b538      	push	{r3, r4, r5, lr}
 800a6a6:	4605      	mov	r5, r0
 800a6a8:	2900      	cmp	r1, #0
 800a6aa:	d045      	beq.n	800a738 <_free_r+0x94>
 800a6ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a6b0:	1f0c      	subs	r4, r1, #4
 800a6b2:	2b00      	cmp	r3, #0
 800a6b4:	bfb8      	it	lt
 800a6b6:	18e4      	addlt	r4, r4, r3
 800a6b8:	f000 fa36 	bl	800ab28 <__malloc_lock>
 800a6bc:	4a1f      	ldr	r2, [pc, #124]	; (800a73c <_free_r+0x98>)
 800a6be:	6813      	ldr	r3, [r2, #0]
 800a6c0:	4610      	mov	r0, r2
 800a6c2:	b933      	cbnz	r3, 800a6d2 <_free_r+0x2e>
 800a6c4:	6063      	str	r3, [r4, #4]
 800a6c6:	6014      	str	r4, [r2, #0]
 800a6c8:	4628      	mov	r0, r5
 800a6ca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a6ce:	f000 ba2c 	b.w	800ab2a <__malloc_unlock>
 800a6d2:	42a3      	cmp	r3, r4
 800a6d4:	d90c      	bls.n	800a6f0 <_free_r+0x4c>
 800a6d6:	6821      	ldr	r1, [r4, #0]
 800a6d8:	1862      	adds	r2, r4, r1
 800a6da:	4293      	cmp	r3, r2
 800a6dc:	bf04      	itt	eq
 800a6de:	681a      	ldreq	r2, [r3, #0]
 800a6e0:	685b      	ldreq	r3, [r3, #4]
 800a6e2:	6063      	str	r3, [r4, #4]
 800a6e4:	bf04      	itt	eq
 800a6e6:	1852      	addeq	r2, r2, r1
 800a6e8:	6022      	streq	r2, [r4, #0]
 800a6ea:	6004      	str	r4, [r0, #0]
 800a6ec:	e7ec      	b.n	800a6c8 <_free_r+0x24>
 800a6ee:	4613      	mov	r3, r2
 800a6f0:	685a      	ldr	r2, [r3, #4]
 800a6f2:	b10a      	cbz	r2, 800a6f8 <_free_r+0x54>
 800a6f4:	42a2      	cmp	r2, r4
 800a6f6:	d9fa      	bls.n	800a6ee <_free_r+0x4a>
 800a6f8:	6819      	ldr	r1, [r3, #0]
 800a6fa:	1858      	adds	r0, r3, r1
 800a6fc:	42a0      	cmp	r0, r4
 800a6fe:	d10b      	bne.n	800a718 <_free_r+0x74>
 800a700:	6820      	ldr	r0, [r4, #0]
 800a702:	4401      	add	r1, r0
 800a704:	1858      	adds	r0, r3, r1
 800a706:	4282      	cmp	r2, r0
 800a708:	6019      	str	r1, [r3, #0]
 800a70a:	d1dd      	bne.n	800a6c8 <_free_r+0x24>
 800a70c:	6810      	ldr	r0, [r2, #0]
 800a70e:	6852      	ldr	r2, [r2, #4]
 800a710:	605a      	str	r2, [r3, #4]
 800a712:	4401      	add	r1, r0
 800a714:	6019      	str	r1, [r3, #0]
 800a716:	e7d7      	b.n	800a6c8 <_free_r+0x24>
 800a718:	d902      	bls.n	800a720 <_free_r+0x7c>
 800a71a:	230c      	movs	r3, #12
 800a71c:	602b      	str	r3, [r5, #0]
 800a71e:	e7d3      	b.n	800a6c8 <_free_r+0x24>
 800a720:	6820      	ldr	r0, [r4, #0]
 800a722:	1821      	adds	r1, r4, r0
 800a724:	428a      	cmp	r2, r1
 800a726:	bf04      	itt	eq
 800a728:	6811      	ldreq	r1, [r2, #0]
 800a72a:	6852      	ldreq	r2, [r2, #4]
 800a72c:	6062      	str	r2, [r4, #4]
 800a72e:	bf04      	itt	eq
 800a730:	1809      	addeq	r1, r1, r0
 800a732:	6021      	streq	r1, [r4, #0]
 800a734:	605c      	str	r4, [r3, #4]
 800a736:	e7c7      	b.n	800a6c8 <_free_r+0x24>
 800a738:	bd38      	pop	{r3, r4, r5, pc}
 800a73a:	bf00      	nop
 800a73c:	20000200 	.word	0x20000200

0800a740 <_malloc_r>:
 800a740:	b570      	push	{r4, r5, r6, lr}
 800a742:	1ccd      	adds	r5, r1, #3
 800a744:	f025 0503 	bic.w	r5, r5, #3
 800a748:	3508      	adds	r5, #8
 800a74a:	2d0c      	cmp	r5, #12
 800a74c:	bf38      	it	cc
 800a74e:	250c      	movcc	r5, #12
 800a750:	2d00      	cmp	r5, #0
 800a752:	4606      	mov	r6, r0
 800a754:	db01      	blt.n	800a75a <_malloc_r+0x1a>
 800a756:	42a9      	cmp	r1, r5
 800a758:	d903      	bls.n	800a762 <_malloc_r+0x22>
 800a75a:	230c      	movs	r3, #12
 800a75c:	6033      	str	r3, [r6, #0]
 800a75e:	2000      	movs	r0, #0
 800a760:	bd70      	pop	{r4, r5, r6, pc}
 800a762:	f000 f9e1 	bl	800ab28 <__malloc_lock>
 800a766:	4a21      	ldr	r2, [pc, #132]	; (800a7ec <_malloc_r+0xac>)
 800a768:	6814      	ldr	r4, [r2, #0]
 800a76a:	4621      	mov	r1, r4
 800a76c:	b991      	cbnz	r1, 800a794 <_malloc_r+0x54>
 800a76e:	4c20      	ldr	r4, [pc, #128]	; (800a7f0 <_malloc_r+0xb0>)
 800a770:	6823      	ldr	r3, [r4, #0]
 800a772:	b91b      	cbnz	r3, 800a77c <_malloc_r+0x3c>
 800a774:	4630      	mov	r0, r6
 800a776:	f000 f98f 	bl	800aa98 <_sbrk_r>
 800a77a:	6020      	str	r0, [r4, #0]
 800a77c:	4629      	mov	r1, r5
 800a77e:	4630      	mov	r0, r6
 800a780:	f000 f98a 	bl	800aa98 <_sbrk_r>
 800a784:	1c43      	adds	r3, r0, #1
 800a786:	d124      	bne.n	800a7d2 <_malloc_r+0x92>
 800a788:	230c      	movs	r3, #12
 800a78a:	6033      	str	r3, [r6, #0]
 800a78c:	4630      	mov	r0, r6
 800a78e:	f000 f9cc 	bl	800ab2a <__malloc_unlock>
 800a792:	e7e4      	b.n	800a75e <_malloc_r+0x1e>
 800a794:	680b      	ldr	r3, [r1, #0]
 800a796:	1b5b      	subs	r3, r3, r5
 800a798:	d418      	bmi.n	800a7cc <_malloc_r+0x8c>
 800a79a:	2b0b      	cmp	r3, #11
 800a79c:	d90f      	bls.n	800a7be <_malloc_r+0x7e>
 800a79e:	600b      	str	r3, [r1, #0]
 800a7a0:	50cd      	str	r5, [r1, r3]
 800a7a2:	18cc      	adds	r4, r1, r3
 800a7a4:	4630      	mov	r0, r6
 800a7a6:	f000 f9c0 	bl	800ab2a <__malloc_unlock>
 800a7aa:	f104 000b 	add.w	r0, r4, #11
 800a7ae:	1d23      	adds	r3, r4, #4
 800a7b0:	f020 0007 	bic.w	r0, r0, #7
 800a7b4:	1ac3      	subs	r3, r0, r3
 800a7b6:	d0d3      	beq.n	800a760 <_malloc_r+0x20>
 800a7b8:	425a      	negs	r2, r3
 800a7ba:	50e2      	str	r2, [r4, r3]
 800a7bc:	e7d0      	b.n	800a760 <_malloc_r+0x20>
 800a7be:	428c      	cmp	r4, r1
 800a7c0:	684b      	ldr	r3, [r1, #4]
 800a7c2:	bf16      	itet	ne
 800a7c4:	6063      	strne	r3, [r4, #4]
 800a7c6:	6013      	streq	r3, [r2, #0]
 800a7c8:	460c      	movne	r4, r1
 800a7ca:	e7eb      	b.n	800a7a4 <_malloc_r+0x64>
 800a7cc:	460c      	mov	r4, r1
 800a7ce:	6849      	ldr	r1, [r1, #4]
 800a7d0:	e7cc      	b.n	800a76c <_malloc_r+0x2c>
 800a7d2:	1cc4      	adds	r4, r0, #3
 800a7d4:	f024 0403 	bic.w	r4, r4, #3
 800a7d8:	42a0      	cmp	r0, r4
 800a7da:	d005      	beq.n	800a7e8 <_malloc_r+0xa8>
 800a7dc:	1a21      	subs	r1, r4, r0
 800a7de:	4630      	mov	r0, r6
 800a7e0:	f000 f95a 	bl	800aa98 <_sbrk_r>
 800a7e4:	3001      	adds	r0, #1
 800a7e6:	d0cf      	beq.n	800a788 <_malloc_r+0x48>
 800a7e8:	6025      	str	r5, [r4, #0]
 800a7ea:	e7db      	b.n	800a7a4 <_malloc_r+0x64>
 800a7ec:	20000200 	.word	0x20000200
 800a7f0:	20000204 	.word	0x20000204

0800a7f4 <__ssputs_r>:
 800a7f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a7f8:	688e      	ldr	r6, [r1, #8]
 800a7fa:	429e      	cmp	r6, r3
 800a7fc:	4682      	mov	sl, r0
 800a7fe:	460c      	mov	r4, r1
 800a800:	4690      	mov	r8, r2
 800a802:	4699      	mov	r9, r3
 800a804:	d837      	bhi.n	800a876 <__ssputs_r+0x82>
 800a806:	898a      	ldrh	r2, [r1, #12]
 800a808:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a80c:	d031      	beq.n	800a872 <__ssputs_r+0x7e>
 800a80e:	6825      	ldr	r5, [r4, #0]
 800a810:	6909      	ldr	r1, [r1, #16]
 800a812:	1a6f      	subs	r7, r5, r1
 800a814:	6965      	ldr	r5, [r4, #20]
 800a816:	2302      	movs	r3, #2
 800a818:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a81c:	fb95 f5f3 	sdiv	r5, r5, r3
 800a820:	f109 0301 	add.w	r3, r9, #1
 800a824:	443b      	add	r3, r7
 800a826:	429d      	cmp	r5, r3
 800a828:	bf38      	it	cc
 800a82a:	461d      	movcc	r5, r3
 800a82c:	0553      	lsls	r3, r2, #21
 800a82e:	d530      	bpl.n	800a892 <__ssputs_r+0x9e>
 800a830:	4629      	mov	r1, r5
 800a832:	f7ff ff85 	bl	800a740 <_malloc_r>
 800a836:	4606      	mov	r6, r0
 800a838:	b950      	cbnz	r0, 800a850 <__ssputs_r+0x5c>
 800a83a:	230c      	movs	r3, #12
 800a83c:	f8ca 3000 	str.w	r3, [sl]
 800a840:	89a3      	ldrh	r3, [r4, #12]
 800a842:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a846:	81a3      	strh	r3, [r4, #12]
 800a848:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a84c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a850:	463a      	mov	r2, r7
 800a852:	6921      	ldr	r1, [r4, #16]
 800a854:	f7fc fd20 	bl	8007298 <memcpy>
 800a858:	89a3      	ldrh	r3, [r4, #12]
 800a85a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a85e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a862:	81a3      	strh	r3, [r4, #12]
 800a864:	6126      	str	r6, [r4, #16]
 800a866:	6165      	str	r5, [r4, #20]
 800a868:	443e      	add	r6, r7
 800a86a:	1bed      	subs	r5, r5, r7
 800a86c:	6026      	str	r6, [r4, #0]
 800a86e:	60a5      	str	r5, [r4, #8]
 800a870:	464e      	mov	r6, r9
 800a872:	454e      	cmp	r6, r9
 800a874:	d900      	bls.n	800a878 <__ssputs_r+0x84>
 800a876:	464e      	mov	r6, r9
 800a878:	4632      	mov	r2, r6
 800a87a:	4641      	mov	r1, r8
 800a87c:	6820      	ldr	r0, [r4, #0]
 800a87e:	f000 f93a 	bl	800aaf6 <memmove>
 800a882:	68a3      	ldr	r3, [r4, #8]
 800a884:	1b9b      	subs	r3, r3, r6
 800a886:	60a3      	str	r3, [r4, #8]
 800a888:	6823      	ldr	r3, [r4, #0]
 800a88a:	441e      	add	r6, r3
 800a88c:	6026      	str	r6, [r4, #0]
 800a88e:	2000      	movs	r0, #0
 800a890:	e7dc      	b.n	800a84c <__ssputs_r+0x58>
 800a892:	462a      	mov	r2, r5
 800a894:	f000 f94a 	bl	800ab2c <_realloc_r>
 800a898:	4606      	mov	r6, r0
 800a89a:	2800      	cmp	r0, #0
 800a89c:	d1e2      	bne.n	800a864 <__ssputs_r+0x70>
 800a89e:	6921      	ldr	r1, [r4, #16]
 800a8a0:	4650      	mov	r0, sl
 800a8a2:	f7ff feff 	bl	800a6a4 <_free_r>
 800a8a6:	e7c8      	b.n	800a83a <__ssputs_r+0x46>

0800a8a8 <_svfiprintf_r>:
 800a8a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8ac:	461d      	mov	r5, r3
 800a8ae:	898b      	ldrh	r3, [r1, #12]
 800a8b0:	061f      	lsls	r7, r3, #24
 800a8b2:	b09d      	sub	sp, #116	; 0x74
 800a8b4:	4680      	mov	r8, r0
 800a8b6:	460c      	mov	r4, r1
 800a8b8:	4616      	mov	r6, r2
 800a8ba:	d50f      	bpl.n	800a8dc <_svfiprintf_r+0x34>
 800a8bc:	690b      	ldr	r3, [r1, #16]
 800a8be:	b96b      	cbnz	r3, 800a8dc <_svfiprintf_r+0x34>
 800a8c0:	2140      	movs	r1, #64	; 0x40
 800a8c2:	f7ff ff3d 	bl	800a740 <_malloc_r>
 800a8c6:	6020      	str	r0, [r4, #0]
 800a8c8:	6120      	str	r0, [r4, #16]
 800a8ca:	b928      	cbnz	r0, 800a8d8 <_svfiprintf_r+0x30>
 800a8cc:	230c      	movs	r3, #12
 800a8ce:	f8c8 3000 	str.w	r3, [r8]
 800a8d2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a8d6:	e0c8      	b.n	800aa6a <_svfiprintf_r+0x1c2>
 800a8d8:	2340      	movs	r3, #64	; 0x40
 800a8da:	6163      	str	r3, [r4, #20]
 800a8dc:	2300      	movs	r3, #0
 800a8de:	9309      	str	r3, [sp, #36]	; 0x24
 800a8e0:	2320      	movs	r3, #32
 800a8e2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a8e6:	2330      	movs	r3, #48	; 0x30
 800a8e8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a8ec:	9503      	str	r5, [sp, #12]
 800a8ee:	f04f 0b01 	mov.w	fp, #1
 800a8f2:	4637      	mov	r7, r6
 800a8f4:	463d      	mov	r5, r7
 800a8f6:	f815 3b01 	ldrb.w	r3, [r5], #1
 800a8fa:	b10b      	cbz	r3, 800a900 <_svfiprintf_r+0x58>
 800a8fc:	2b25      	cmp	r3, #37	; 0x25
 800a8fe:	d13e      	bne.n	800a97e <_svfiprintf_r+0xd6>
 800a900:	ebb7 0a06 	subs.w	sl, r7, r6
 800a904:	d00b      	beq.n	800a91e <_svfiprintf_r+0x76>
 800a906:	4653      	mov	r3, sl
 800a908:	4632      	mov	r2, r6
 800a90a:	4621      	mov	r1, r4
 800a90c:	4640      	mov	r0, r8
 800a90e:	f7ff ff71 	bl	800a7f4 <__ssputs_r>
 800a912:	3001      	adds	r0, #1
 800a914:	f000 80a4 	beq.w	800aa60 <_svfiprintf_r+0x1b8>
 800a918:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a91a:	4453      	add	r3, sl
 800a91c:	9309      	str	r3, [sp, #36]	; 0x24
 800a91e:	783b      	ldrb	r3, [r7, #0]
 800a920:	2b00      	cmp	r3, #0
 800a922:	f000 809d 	beq.w	800aa60 <_svfiprintf_r+0x1b8>
 800a926:	2300      	movs	r3, #0
 800a928:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a92c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a930:	9304      	str	r3, [sp, #16]
 800a932:	9307      	str	r3, [sp, #28]
 800a934:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a938:	931a      	str	r3, [sp, #104]	; 0x68
 800a93a:	462f      	mov	r7, r5
 800a93c:	2205      	movs	r2, #5
 800a93e:	f817 1b01 	ldrb.w	r1, [r7], #1
 800a942:	4850      	ldr	r0, [pc, #320]	; (800aa84 <_svfiprintf_r+0x1dc>)
 800a944:	f7f5 fc84 	bl	8000250 <memchr>
 800a948:	9b04      	ldr	r3, [sp, #16]
 800a94a:	b9d0      	cbnz	r0, 800a982 <_svfiprintf_r+0xda>
 800a94c:	06d9      	lsls	r1, r3, #27
 800a94e:	bf44      	itt	mi
 800a950:	2220      	movmi	r2, #32
 800a952:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800a956:	071a      	lsls	r2, r3, #28
 800a958:	bf44      	itt	mi
 800a95a:	222b      	movmi	r2, #43	; 0x2b
 800a95c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800a960:	782a      	ldrb	r2, [r5, #0]
 800a962:	2a2a      	cmp	r2, #42	; 0x2a
 800a964:	d015      	beq.n	800a992 <_svfiprintf_r+0xea>
 800a966:	9a07      	ldr	r2, [sp, #28]
 800a968:	462f      	mov	r7, r5
 800a96a:	2000      	movs	r0, #0
 800a96c:	250a      	movs	r5, #10
 800a96e:	4639      	mov	r1, r7
 800a970:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a974:	3b30      	subs	r3, #48	; 0x30
 800a976:	2b09      	cmp	r3, #9
 800a978:	d94d      	bls.n	800aa16 <_svfiprintf_r+0x16e>
 800a97a:	b1b8      	cbz	r0, 800a9ac <_svfiprintf_r+0x104>
 800a97c:	e00f      	b.n	800a99e <_svfiprintf_r+0xf6>
 800a97e:	462f      	mov	r7, r5
 800a980:	e7b8      	b.n	800a8f4 <_svfiprintf_r+0x4c>
 800a982:	4a40      	ldr	r2, [pc, #256]	; (800aa84 <_svfiprintf_r+0x1dc>)
 800a984:	1a80      	subs	r0, r0, r2
 800a986:	fa0b f000 	lsl.w	r0, fp, r0
 800a98a:	4318      	orrs	r0, r3
 800a98c:	9004      	str	r0, [sp, #16]
 800a98e:	463d      	mov	r5, r7
 800a990:	e7d3      	b.n	800a93a <_svfiprintf_r+0x92>
 800a992:	9a03      	ldr	r2, [sp, #12]
 800a994:	1d11      	adds	r1, r2, #4
 800a996:	6812      	ldr	r2, [r2, #0]
 800a998:	9103      	str	r1, [sp, #12]
 800a99a:	2a00      	cmp	r2, #0
 800a99c:	db01      	blt.n	800a9a2 <_svfiprintf_r+0xfa>
 800a99e:	9207      	str	r2, [sp, #28]
 800a9a0:	e004      	b.n	800a9ac <_svfiprintf_r+0x104>
 800a9a2:	4252      	negs	r2, r2
 800a9a4:	f043 0302 	orr.w	r3, r3, #2
 800a9a8:	9207      	str	r2, [sp, #28]
 800a9aa:	9304      	str	r3, [sp, #16]
 800a9ac:	783b      	ldrb	r3, [r7, #0]
 800a9ae:	2b2e      	cmp	r3, #46	; 0x2e
 800a9b0:	d10c      	bne.n	800a9cc <_svfiprintf_r+0x124>
 800a9b2:	787b      	ldrb	r3, [r7, #1]
 800a9b4:	2b2a      	cmp	r3, #42	; 0x2a
 800a9b6:	d133      	bne.n	800aa20 <_svfiprintf_r+0x178>
 800a9b8:	9b03      	ldr	r3, [sp, #12]
 800a9ba:	1d1a      	adds	r2, r3, #4
 800a9bc:	681b      	ldr	r3, [r3, #0]
 800a9be:	9203      	str	r2, [sp, #12]
 800a9c0:	2b00      	cmp	r3, #0
 800a9c2:	bfb8      	it	lt
 800a9c4:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800a9c8:	3702      	adds	r7, #2
 800a9ca:	9305      	str	r3, [sp, #20]
 800a9cc:	4d2e      	ldr	r5, [pc, #184]	; (800aa88 <_svfiprintf_r+0x1e0>)
 800a9ce:	7839      	ldrb	r1, [r7, #0]
 800a9d0:	2203      	movs	r2, #3
 800a9d2:	4628      	mov	r0, r5
 800a9d4:	f7f5 fc3c 	bl	8000250 <memchr>
 800a9d8:	b138      	cbz	r0, 800a9ea <_svfiprintf_r+0x142>
 800a9da:	2340      	movs	r3, #64	; 0x40
 800a9dc:	1b40      	subs	r0, r0, r5
 800a9de:	fa03 f000 	lsl.w	r0, r3, r0
 800a9e2:	9b04      	ldr	r3, [sp, #16]
 800a9e4:	4303      	orrs	r3, r0
 800a9e6:	3701      	adds	r7, #1
 800a9e8:	9304      	str	r3, [sp, #16]
 800a9ea:	7839      	ldrb	r1, [r7, #0]
 800a9ec:	4827      	ldr	r0, [pc, #156]	; (800aa8c <_svfiprintf_r+0x1e4>)
 800a9ee:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a9f2:	2206      	movs	r2, #6
 800a9f4:	1c7e      	adds	r6, r7, #1
 800a9f6:	f7f5 fc2b 	bl	8000250 <memchr>
 800a9fa:	2800      	cmp	r0, #0
 800a9fc:	d038      	beq.n	800aa70 <_svfiprintf_r+0x1c8>
 800a9fe:	4b24      	ldr	r3, [pc, #144]	; (800aa90 <_svfiprintf_r+0x1e8>)
 800aa00:	bb13      	cbnz	r3, 800aa48 <_svfiprintf_r+0x1a0>
 800aa02:	9b03      	ldr	r3, [sp, #12]
 800aa04:	3307      	adds	r3, #7
 800aa06:	f023 0307 	bic.w	r3, r3, #7
 800aa0a:	3308      	adds	r3, #8
 800aa0c:	9303      	str	r3, [sp, #12]
 800aa0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aa10:	444b      	add	r3, r9
 800aa12:	9309      	str	r3, [sp, #36]	; 0x24
 800aa14:	e76d      	b.n	800a8f2 <_svfiprintf_r+0x4a>
 800aa16:	fb05 3202 	mla	r2, r5, r2, r3
 800aa1a:	2001      	movs	r0, #1
 800aa1c:	460f      	mov	r7, r1
 800aa1e:	e7a6      	b.n	800a96e <_svfiprintf_r+0xc6>
 800aa20:	2300      	movs	r3, #0
 800aa22:	3701      	adds	r7, #1
 800aa24:	9305      	str	r3, [sp, #20]
 800aa26:	4619      	mov	r1, r3
 800aa28:	250a      	movs	r5, #10
 800aa2a:	4638      	mov	r0, r7
 800aa2c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800aa30:	3a30      	subs	r2, #48	; 0x30
 800aa32:	2a09      	cmp	r2, #9
 800aa34:	d903      	bls.n	800aa3e <_svfiprintf_r+0x196>
 800aa36:	2b00      	cmp	r3, #0
 800aa38:	d0c8      	beq.n	800a9cc <_svfiprintf_r+0x124>
 800aa3a:	9105      	str	r1, [sp, #20]
 800aa3c:	e7c6      	b.n	800a9cc <_svfiprintf_r+0x124>
 800aa3e:	fb05 2101 	mla	r1, r5, r1, r2
 800aa42:	2301      	movs	r3, #1
 800aa44:	4607      	mov	r7, r0
 800aa46:	e7f0      	b.n	800aa2a <_svfiprintf_r+0x182>
 800aa48:	ab03      	add	r3, sp, #12
 800aa4a:	9300      	str	r3, [sp, #0]
 800aa4c:	4622      	mov	r2, r4
 800aa4e:	4b11      	ldr	r3, [pc, #68]	; (800aa94 <_svfiprintf_r+0x1ec>)
 800aa50:	a904      	add	r1, sp, #16
 800aa52:	4640      	mov	r0, r8
 800aa54:	f7fc fcb8 	bl	80073c8 <_printf_float>
 800aa58:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 800aa5c:	4681      	mov	r9, r0
 800aa5e:	d1d6      	bne.n	800aa0e <_svfiprintf_r+0x166>
 800aa60:	89a3      	ldrh	r3, [r4, #12]
 800aa62:	065b      	lsls	r3, r3, #25
 800aa64:	f53f af35 	bmi.w	800a8d2 <_svfiprintf_r+0x2a>
 800aa68:	9809      	ldr	r0, [sp, #36]	; 0x24
 800aa6a:	b01d      	add	sp, #116	; 0x74
 800aa6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa70:	ab03      	add	r3, sp, #12
 800aa72:	9300      	str	r3, [sp, #0]
 800aa74:	4622      	mov	r2, r4
 800aa76:	4b07      	ldr	r3, [pc, #28]	; (800aa94 <_svfiprintf_r+0x1ec>)
 800aa78:	a904      	add	r1, sp, #16
 800aa7a:	4640      	mov	r0, r8
 800aa7c:	f7fc ff46 	bl	800790c <_printf_i>
 800aa80:	e7ea      	b.n	800aa58 <_svfiprintf_r+0x1b0>
 800aa82:	bf00      	nop
 800aa84:	080307ec 	.word	0x080307ec
 800aa88:	080307f2 	.word	0x080307f2
 800aa8c:	080307f6 	.word	0x080307f6
 800aa90:	080073c9 	.word	0x080073c9
 800aa94:	0800a7f5 	.word	0x0800a7f5

0800aa98 <_sbrk_r>:
 800aa98:	b538      	push	{r3, r4, r5, lr}
 800aa9a:	4c06      	ldr	r4, [pc, #24]	; (800aab4 <_sbrk_r+0x1c>)
 800aa9c:	2300      	movs	r3, #0
 800aa9e:	4605      	mov	r5, r0
 800aaa0:	4608      	mov	r0, r1
 800aaa2:	6023      	str	r3, [r4, #0]
 800aaa4:	f7f6 fdf6 	bl	8001694 <_sbrk>
 800aaa8:	1c43      	adds	r3, r0, #1
 800aaaa:	d102      	bne.n	800aab2 <_sbrk_r+0x1a>
 800aaac:	6823      	ldr	r3, [r4, #0]
 800aaae:	b103      	cbz	r3, 800aab2 <_sbrk_r+0x1a>
 800aab0:	602b      	str	r3, [r5, #0]
 800aab2:	bd38      	pop	{r3, r4, r5, pc}
 800aab4:	20025c3c 	.word	0x20025c3c

0800aab8 <strncmp>:
 800aab8:	b510      	push	{r4, lr}
 800aaba:	b16a      	cbz	r2, 800aad8 <strncmp+0x20>
 800aabc:	3901      	subs	r1, #1
 800aabe:	1884      	adds	r4, r0, r2
 800aac0:	f810 3b01 	ldrb.w	r3, [r0], #1
 800aac4:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800aac8:	4293      	cmp	r3, r2
 800aaca:	d103      	bne.n	800aad4 <strncmp+0x1c>
 800aacc:	42a0      	cmp	r0, r4
 800aace:	d001      	beq.n	800aad4 <strncmp+0x1c>
 800aad0:	2b00      	cmp	r3, #0
 800aad2:	d1f5      	bne.n	800aac0 <strncmp+0x8>
 800aad4:	1a98      	subs	r0, r3, r2
 800aad6:	bd10      	pop	{r4, pc}
 800aad8:	4610      	mov	r0, r2
 800aada:	e7fc      	b.n	800aad6 <strncmp+0x1e>

0800aadc <__ascii_wctomb>:
 800aadc:	b149      	cbz	r1, 800aaf2 <__ascii_wctomb+0x16>
 800aade:	2aff      	cmp	r2, #255	; 0xff
 800aae0:	bf85      	ittet	hi
 800aae2:	238a      	movhi	r3, #138	; 0x8a
 800aae4:	6003      	strhi	r3, [r0, #0]
 800aae6:	700a      	strbls	r2, [r1, #0]
 800aae8:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800aaec:	bf98      	it	ls
 800aaee:	2001      	movls	r0, #1
 800aaf0:	4770      	bx	lr
 800aaf2:	4608      	mov	r0, r1
 800aaf4:	4770      	bx	lr

0800aaf6 <memmove>:
 800aaf6:	4288      	cmp	r0, r1
 800aaf8:	b510      	push	{r4, lr}
 800aafa:	eb01 0302 	add.w	r3, r1, r2
 800aafe:	d807      	bhi.n	800ab10 <memmove+0x1a>
 800ab00:	1e42      	subs	r2, r0, #1
 800ab02:	4299      	cmp	r1, r3
 800ab04:	d00a      	beq.n	800ab1c <memmove+0x26>
 800ab06:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ab0a:	f802 4f01 	strb.w	r4, [r2, #1]!
 800ab0e:	e7f8      	b.n	800ab02 <memmove+0xc>
 800ab10:	4283      	cmp	r3, r0
 800ab12:	d9f5      	bls.n	800ab00 <memmove+0xa>
 800ab14:	1881      	adds	r1, r0, r2
 800ab16:	1ad2      	subs	r2, r2, r3
 800ab18:	42d3      	cmn	r3, r2
 800ab1a:	d100      	bne.n	800ab1e <memmove+0x28>
 800ab1c:	bd10      	pop	{r4, pc}
 800ab1e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ab22:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800ab26:	e7f7      	b.n	800ab18 <memmove+0x22>

0800ab28 <__malloc_lock>:
 800ab28:	4770      	bx	lr

0800ab2a <__malloc_unlock>:
 800ab2a:	4770      	bx	lr

0800ab2c <_realloc_r>:
 800ab2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab2e:	4607      	mov	r7, r0
 800ab30:	4614      	mov	r4, r2
 800ab32:	460e      	mov	r6, r1
 800ab34:	b921      	cbnz	r1, 800ab40 <_realloc_r+0x14>
 800ab36:	4611      	mov	r1, r2
 800ab38:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800ab3c:	f7ff be00 	b.w	800a740 <_malloc_r>
 800ab40:	b922      	cbnz	r2, 800ab4c <_realloc_r+0x20>
 800ab42:	f7ff fdaf 	bl	800a6a4 <_free_r>
 800ab46:	4625      	mov	r5, r4
 800ab48:	4628      	mov	r0, r5
 800ab4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ab4c:	f000 f814 	bl	800ab78 <_malloc_usable_size_r>
 800ab50:	42a0      	cmp	r0, r4
 800ab52:	d20f      	bcs.n	800ab74 <_realloc_r+0x48>
 800ab54:	4621      	mov	r1, r4
 800ab56:	4638      	mov	r0, r7
 800ab58:	f7ff fdf2 	bl	800a740 <_malloc_r>
 800ab5c:	4605      	mov	r5, r0
 800ab5e:	2800      	cmp	r0, #0
 800ab60:	d0f2      	beq.n	800ab48 <_realloc_r+0x1c>
 800ab62:	4631      	mov	r1, r6
 800ab64:	4622      	mov	r2, r4
 800ab66:	f7fc fb97 	bl	8007298 <memcpy>
 800ab6a:	4631      	mov	r1, r6
 800ab6c:	4638      	mov	r0, r7
 800ab6e:	f7ff fd99 	bl	800a6a4 <_free_r>
 800ab72:	e7e9      	b.n	800ab48 <_realloc_r+0x1c>
 800ab74:	4635      	mov	r5, r6
 800ab76:	e7e7      	b.n	800ab48 <_realloc_r+0x1c>

0800ab78 <_malloc_usable_size_r>:
 800ab78:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ab7c:	1f18      	subs	r0, r3, #4
 800ab7e:	2b00      	cmp	r3, #0
 800ab80:	bfbc      	itt	lt
 800ab82:	580b      	ldrlt	r3, [r1, r0]
 800ab84:	18c0      	addlt	r0, r0, r3
 800ab86:	4770      	bx	lr

0800ab88 <_init>:
 800ab88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab8a:	bf00      	nop
 800ab8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ab8e:	bc08      	pop	{r3}
 800ab90:	469e      	mov	lr, r3
 800ab92:	4770      	bx	lr

0800ab94 <_fini>:
 800ab94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab96:	bf00      	nop
 800ab98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ab9a:	bc08      	pop	{r3}
 800ab9c:	469e      	mov	lr, r3
 800ab9e:	4770      	bx	lr
