
HSD300_RS485_TYPE_PJT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08008000  08008000  00008000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f418  080081d8  080081d8  000081d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000048  080175f0  080175f0  000175f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08017638  08017638  0002004c  2**0
                  CONTENTS
  4 .ARM          00000008  08017638  08017638  00017638  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08017640  08017640  0002004c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08017640  08017640  00017640  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08017644  08017644  00017644  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000004c  20000000  08017648  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000009f4  20000050  08017694  00020050  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000a44  08017694  00020a44  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002004c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00027517  00000000  00000000  000200bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000052a3  00000000  00000000  000475d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001e58  00000000  00000000  0004c880  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000017c9  00000000  00000000  0004e6d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002961a  00000000  00000000  0004fea1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002b488  00000000  00000000  000794bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    001071ad  00000000  00000000  000a4943  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00008410  00000000  00000000  001abaf0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000074  00000000  00000000  001b3f00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080081d8 <__do_global_dtors_aux>:
 80081d8:	b510      	push	{r4, lr}
 80081da:	4c05      	ldr	r4, [pc, #20]	; (80081f0 <__do_global_dtors_aux+0x18>)
 80081dc:	7823      	ldrb	r3, [r4, #0]
 80081de:	b933      	cbnz	r3, 80081ee <__do_global_dtors_aux+0x16>
 80081e0:	4b04      	ldr	r3, [pc, #16]	; (80081f4 <__do_global_dtors_aux+0x1c>)
 80081e2:	b113      	cbz	r3, 80081ea <__do_global_dtors_aux+0x12>
 80081e4:	4804      	ldr	r0, [pc, #16]	; (80081f8 <__do_global_dtors_aux+0x20>)
 80081e6:	f3af 8000 	nop.w
 80081ea:	2301      	movs	r3, #1
 80081ec:	7023      	strb	r3, [r4, #0]
 80081ee:	bd10      	pop	{r4, pc}
 80081f0:	20000050 	.word	0x20000050
 80081f4:	00000000 	.word	0x00000000
 80081f8:	080175d8 	.word	0x080175d8

080081fc <frame_dummy>:
 80081fc:	b508      	push	{r3, lr}
 80081fe:	4b03      	ldr	r3, [pc, #12]	; (800820c <frame_dummy+0x10>)
 8008200:	b11b      	cbz	r3, 800820a <frame_dummy+0xe>
 8008202:	4903      	ldr	r1, [pc, #12]	; (8008210 <frame_dummy+0x14>)
 8008204:	4803      	ldr	r0, [pc, #12]	; (8008214 <frame_dummy+0x18>)
 8008206:	f3af 8000 	nop.w
 800820a:	bd08      	pop	{r3, pc}
 800820c:	00000000 	.word	0x00000000
 8008210:	20000054 	.word	0x20000054
 8008214:	080175d8 	.word	0x080175d8

08008218 <__aeabi_drsub>:
 8008218:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800821c:	e002      	b.n	8008224 <__adddf3>
 800821e:	bf00      	nop

08008220 <__aeabi_dsub>:
 8008220:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08008224 <__adddf3>:
 8008224:	b530      	push	{r4, r5, lr}
 8008226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800822a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800822e:	ea94 0f05 	teq	r4, r5
 8008232:	bf08      	it	eq
 8008234:	ea90 0f02 	teqeq	r0, r2
 8008238:	bf1f      	itttt	ne
 800823a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800823e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8008242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8008246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800824a:	f000 80e2 	beq.w	8008412 <__adddf3+0x1ee>
 800824e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8008252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8008256:	bfb8      	it	lt
 8008258:	426d      	neglt	r5, r5
 800825a:	dd0c      	ble.n	8008276 <__adddf3+0x52>
 800825c:	442c      	add	r4, r5
 800825e:	ea80 0202 	eor.w	r2, r0, r2
 8008262:	ea81 0303 	eor.w	r3, r1, r3
 8008266:	ea82 0000 	eor.w	r0, r2, r0
 800826a:	ea83 0101 	eor.w	r1, r3, r1
 800826e:	ea80 0202 	eor.w	r2, r0, r2
 8008272:	ea81 0303 	eor.w	r3, r1, r3
 8008276:	2d36      	cmp	r5, #54	; 0x36
 8008278:	bf88      	it	hi
 800827a:	bd30      	pophi	{r4, r5, pc}
 800827c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8008280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8008284:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8008288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800828c:	d002      	beq.n	8008294 <__adddf3+0x70>
 800828e:	4240      	negs	r0, r0
 8008290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8008294:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8008298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800829c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80082a0:	d002      	beq.n	80082a8 <__adddf3+0x84>
 80082a2:	4252      	negs	r2, r2
 80082a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80082a8:	ea94 0f05 	teq	r4, r5
 80082ac:	f000 80a7 	beq.w	80083fe <__adddf3+0x1da>
 80082b0:	f1a4 0401 	sub.w	r4, r4, #1
 80082b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80082b8:	db0d      	blt.n	80082d6 <__adddf3+0xb2>
 80082ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80082be:	fa22 f205 	lsr.w	r2, r2, r5
 80082c2:	1880      	adds	r0, r0, r2
 80082c4:	f141 0100 	adc.w	r1, r1, #0
 80082c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80082cc:	1880      	adds	r0, r0, r2
 80082ce:	fa43 f305 	asr.w	r3, r3, r5
 80082d2:	4159      	adcs	r1, r3
 80082d4:	e00e      	b.n	80082f4 <__adddf3+0xd0>
 80082d6:	f1a5 0520 	sub.w	r5, r5, #32
 80082da:	f10e 0e20 	add.w	lr, lr, #32
 80082de:	2a01      	cmp	r2, #1
 80082e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80082e4:	bf28      	it	cs
 80082e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80082ea:	fa43 f305 	asr.w	r3, r3, r5
 80082ee:	18c0      	adds	r0, r0, r3
 80082f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80082f4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80082f8:	d507      	bpl.n	800830a <__adddf3+0xe6>
 80082fa:	f04f 0e00 	mov.w	lr, #0
 80082fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8008302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8008306:	eb6e 0101 	sbc.w	r1, lr, r1
 800830a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800830e:	d31b      	bcc.n	8008348 <__adddf3+0x124>
 8008310:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8008314:	d30c      	bcc.n	8008330 <__adddf3+0x10c>
 8008316:	0849      	lsrs	r1, r1, #1
 8008318:	ea5f 0030 	movs.w	r0, r0, rrx
 800831c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8008320:	f104 0401 	add.w	r4, r4, #1
 8008324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8008328:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800832c:	f080 809a 	bcs.w	8008464 <__adddf3+0x240>
 8008330:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8008334:	bf08      	it	eq
 8008336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800833a:	f150 0000 	adcs.w	r0, r0, #0
 800833e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8008342:	ea41 0105 	orr.w	r1, r1, r5
 8008346:	bd30      	pop	{r4, r5, pc}
 8008348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800834c:	4140      	adcs	r0, r0
 800834e:	eb41 0101 	adc.w	r1, r1, r1
 8008352:	3c01      	subs	r4, #1
 8008354:	bf28      	it	cs
 8008356:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800835a:	d2e9      	bcs.n	8008330 <__adddf3+0x10c>
 800835c:	f091 0f00 	teq	r1, #0
 8008360:	bf04      	itt	eq
 8008362:	4601      	moveq	r1, r0
 8008364:	2000      	moveq	r0, #0
 8008366:	fab1 f381 	clz	r3, r1
 800836a:	bf08      	it	eq
 800836c:	3320      	addeq	r3, #32
 800836e:	f1a3 030b 	sub.w	r3, r3, #11
 8008372:	f1b3 0220 	subs.w	r2, r3, #32
 8008376:	da0c      	bge.n	8008392 <__adddf3+0x16e>
 8008378:	320c      	adds	r2, #12
 800837a:	dd08      	ble.n	800838e <__adddf3+0x16a>
 800837c:	f102 0c14 	add.w	ip, r2, #20
 8008380:	f1c2 020c 	rsb	r2, r2, #12
 8008384:	fa01 f00c 	lsl.w	r0, r1, ip
 8008388:	fa21 f102 	lsr.w	r1, r1, r2
 800838c:	e00c      	b.n	80083a8 <__adddf3+0x184>
 800838e:	f102 0214 	add.w	r2, r2, #20
 8008392:	bfd8      	it	le
 8008394:	f1c2 0c20 	rsble	ip, r2, #32
 8008398:	fa01 f102 	lsl.w	r1, r1, r2
 800839c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80083a0:	bfdc      	itt	le
 80083a2:	ea41 010c 	orrle.w	r1, r1, ip
 80083a6:	4090      	lslle	r0, r2
 80083a8:	1ae4      	subs	r4, r4, r3
 80083aa:	bfa2      	ittt	ge
 80083ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80083b0:	4329      	orrge	r1, r5
 80083b2:	bd30      	popge	{r4, r5, pc}
 80083b4:	ea6f 0404 	mvn.w	r4, r4
 80083b8:	3c1f      	subs	r4, #31
 80083ba:	da1c      	bge.n	80083f6 <__adddf3+0x1d2>
 80083bc:	340c      	adds	r4, #12
 80083be:	dc0e      	bgt.n	80083de <__adddf3+0x1ba>
 80083c0:	f104 0414 	add.w	r4, r4, #20
 80083c4:	f1c4 0220 	rsb	r2, r4, #32
 80083c8:	fa20 f004 	lsr.w	r0, r0, r4
 80083cc:	fa01 f302 	lsl.w	r3, r1, r2
 80083d0:	ea40 0003 	orr.w	r0, r0, r3
 80083d4:	fa21 f304 	lsr.w	r3, r1, r4
 80083d8:	ea45 0103 	orr.w	r1, r5, r3
 80083dc:	bd30      	pop	{r4, r5, pc}
 80083de:	f1c4 040c 	rsb	r4, r4, #12
 80083e2:	f1c4 0220 	rsb	r2, r4, #32
 80083e6:	fa20 f002 	lsr.w	r0, r0, r2
 80083ea:	fa01 f304 	lsl.w	r3, r1, r4
 80083ee:	ea40 0003 	orr.w	r0, r0, r3
 80083f2:	4629      	mov	r1, r5
 80083f4:	bd30      	pop	{r4, r5, pc}
 80083f6:	fa21 f004 	lsr.w	r0, r1, r4
 80083fa:	4629      	mov	r1, r5
 80083fc:	bd30      	pop	{r4, r5, pc}
 80083fe:	f094 0f00 	teq	r4, #0
 8008402:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8008406:	bf06      	itte	eq
 8008408:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800840c:	3401      	addeq	r4, #1
 800840e:	3d01      	subne	r5, #1
 8008410:	e74e      	b.n	80082b0 <__adddf3+0x8c>
 8008412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8008416:	bf18      	it	ne
 8008418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800841c:	d029      	beq.n	8008472 <__adddf3+0x24e>
 800841e:	ea94 0f05 	teq	r4, r5
 8008422:	bf08      	it	eq
 8008424:	ea90 0f02 	teqeq	r0, r2
 8008428:	d005      	beq.n	8008436 <__adddf3+0x212>
 800842a:	ea54 0c00 	orrs.w	ip, r4, r0
 800842e:	bf04      	itt	eq
 8008430:	4619      	moveq	r1, r3
 8008432:	4610      	moveq	r0, r2
 8008434:	bd30      	pop	{r4, r5, pc}
 8008436:	ea91 0f03 	teq	r1, r3
 800843a:	bf1e      	ittt	ne
 800843c:	2100      	movne	r1, #0
 800843e:	2000      	movne	r0, #0
 8008440:	bd30      	popne	{r4, r5, pc}
 8008442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8008446:	d105      	bne.n	8008454 <__adddf3+0x230>
 8008448:	0040      	lsls	r0, r0, #1
 800844a:	4149      	adcs	r1, r1
 800844c:	bf28      	it	cs
 800844e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8008452:	bd30      	pop	{r4, r5, pc}
 8008454:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8008458:	bf3c      	itt	cc
 800845a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800845e:	bd30      	popcc	{r4, r5, pc}
 8008460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8008464:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8008468:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800846c:	f04f 0000 	mov.w	r0, #0
 8008470:	bd30      	pop	{r4, r5, pc}
 8008472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8008476:	bf1a      	itte	ne
 8008478:	4619      	movne	r1, r3
 800847a:	4610      	movne	r0, r2
 800847c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8008480:	bf1c      	itt	ne
 8008482:	460b      	movne	r3, r1
 8008484:	4602      	movne	r2, r0
 8008486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800848a:	bf06      	itte	eq
 800848c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8008490:	ea91 0f03 	teqeq	r1, r3
 8008494:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8008498:	bd30      	pop	{r4, r5, pc}
 800849a:	bf00      	nop

0800849c <__aeabi_ui2d>:
 800849c:	f090 0f00 	teq	r0, #0
 80084a0:	bf04      	itt	eq
 80084a2:	2100      	moveq	r1, #0
 80084a4:	4770      	bxeq	lr
 80084a6:	b530      	push	{r4, r5, lr}
 80084a8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80084ac:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80084b0:	f04f 0500 	mov.w	r5, #0
 80084b4:	f04f 0100 	mov.w	r1, #0
 80084b8:	e750      	b.n	800835c <__adddf3+0x138>
 80084ba:	bf00      	nop

080084bc <__aeabi_i2d>:
 80084bc:	f090 0f00 	teq	r0, #0
 80084c0:	bf04      	itt	eq
 80084c2:	2100      	moveq	r1, #0
 80084c4:	4770      	bxeq	lr
 80084c6:	b530      	push	{r4, r5, lr}
 80084c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80084cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80084d0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80084d4:	bf48      	it	mi
 80084d6:	4240      	negmi	r0, r0
 80084d8:	f04f 0100 	mov.w	r1, #0
 80084dc:	e73e      	b.n	800835c <__adddf3+0x138>
 80084de:	bf00      	nop

080084e0 <__aeabi_f2d>:
 80084e0:	0042      	lsls	r2, r0, #1
 80084e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80084e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80084ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80084ee:	bf1f      	itttt	ne
 80084f0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80084f4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80084f8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80084fc:	4770      	bxne	lr
 80084fe:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8008502:	bf08      	it	eq
 8008504:	4770      	bxeq	lr
 8008506:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800850a:	bf04      	itt	eq
 800850c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8008510:	4770      	bxeq	lr
 8008512:	b530      	push	{r4, r5, lr}
 8008514:	f44f 7460 	mov.w	r4, #896	; 0x380
 8008518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800851c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8008520:	e71c      	b.n	800835c <__adddf3+0x138>
 8008522:	bf00      	nop

08008524 <__aeabi_ul2d>:
 8008524:	ea50 0201 	orrs.w	r2, r0, r1
 8008528:	bf08      	it	eq
 800852a:	4770      	bxeq	lr
 800852c:	b530      	push	{r4, r5, lr}
 800852e:	f04f 0500 	mov.w	r5, #0
 8008532:	e00a      	b.n	800854a <__aeabi_l2d+0x16>

08008534 <__aeabi_l2d>:
 8008534:	ea50 0201 	orrs.w	r2, r0, r1
 8008538:	bf08      	it	eq
 800853a:	4770      	bxeq	lr
 800853c:	b530      	push	{r4, r5, lr}
 800853e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8008542:	d502      	bpl.n	800854a <__aeabi_l2d+0x16>
 8008544:	4240      	negs	r0, r0
 8008546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800854a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800854e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8008552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8008556:	f43f aed8 	beq.w	800830a <__adddf3+0xe6>
 800855a:	f04f 0203 	mov.w	r2, #3
 800855e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8008562:	bf18      	it	ne
 8008564:	3203      	addne	r2, #3
 8008566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800856a:	bf18      	it	ne
 800856c:	3203      	addne	r2, #3
 800856e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8008572:	f1c2 0320 	rsb	r3, r2, #32
 8008576:	fa00 fc03 	lsl.w	ip, r0, r3
 800857a:	fa20 f002 	lsr.w	r0, r0, r2
 800857e:	fa01 fe03 	lsl.w	lr, r1, r3
 8008582:	ea40 000e 	orr.w	r0, r0, lr
 8008586:	fa21 f102 	lsr.w	r1, r1, r2
 800858a:	4414      	add	r4, r2
 800858c:	e6bd      	b.n	800830a <__adddf3+0xe6>
 800858e:	bf00      	nop

08008590 <__aeabi_dmul>:
 8008590:	b570      	push	{r4, r5, r6, lr}
 8008592:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8008596:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800859a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800859e:	bf1d      	ittte	ne
 80085a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80085a4:	ea94 0f0c 	teqne	r4, ip
 80085a8:	ea95 0f0c 	teqne	r5, ip
 80085ac:	f000 f8de 	bleq	800876c <__aeabi_dmul+0x1dc>
 80085b0:	442c      	add	r4, r5
 80085b2:	ea81 0603 	eor.w	r6, r1, r3
 80085b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80085ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80085be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80085c2:	bf18      	it	ne
 80085c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80085c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80085cc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80085d0:	d038      	beq.n	8008644 <__aeabi_dmul+0xb4>
 80085d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80085d6:	f04f 0500 	mov.w	r5, #0
 80085da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80085de:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80085e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80085e6:	f04f 0600 	mov.w	r6, #0
 80085ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80085ee:	f09c 0f00 	teq	ip, #0
 80085f2:	bf18      	it	ne
 80085f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80085f8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80085fc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8008600:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8008604:	d204      	bcs.n	8008610 <__aeabi_dmul+0x80>
 8008606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800860a:	416d      	adcs	r5, r5
 800860c:	eb46 0606 	adc.w	r6, r6, r6
 8008610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8008614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8008618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800861c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8008620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8008624:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8008628:	bf88      	it	hi
 800862a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800862e:	d81e      	bhi.n	800866e <__aeabi_dmul+0xde>
 8008630:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8008634:	bf08      	it	eq
 8008636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800863a:	f150 0000 	adcs.w	r0, r0, #0
 800863e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8008642:	bd70      	pop	{r4, r5, r6, pc}
 8008644:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8008648:	ea46 0101 	orr.w	r1, r6, r1
 800864c:	ea40 0002 	orr.w	r0, r0, r2
 8008650:	ea81 0103 	eor.w	r1, r1, r3
 8008654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8008658:	bfc2      	ittt	gt
 800865a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800865e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8008662:	bd70      	popgt	{r4, r5, r6, pc}
 8008664:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8008668:	f04f 0e00 	mov.w	lr, #0
 800866c:	3c01      	subs	r4, #1
 800866e:	f300 80ab 	bgt.w	80087c8 <__aeabi_dmul+0x238>
 8008672:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8008676:	bfde      	ittt	le
 8008678:	2000      	movle	r0, #0
 800867a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800867e:	bd70      	pople	{r4, r5, r6, pc}
 8008680:	f1c4 0400 	rsb	r4, r4, #0
 8008684:	3c20      	subs	r4, #32
 8008686:	da35      	bge.n	80086f4 <__aeabi_dmul+0x164>
 8008688:	340c      	adds	r4, #12
 800868a:	dc1b      	bgt.n	80086c4 <__aeabi_dmul+0x134>
 800868c:	f104 0414 	add.w	r4, r4, #20
 8008690:	f1c4 0520 	rsb	r5, r4, #32
 8008694:	fa00 f305 	lsl.w	r3, r0, r5
 8008698:	fa20 f004 	lsr.w	r0, r0, r4
 800869c:	fa01 f205 	lsl.w	r2, r1, r5
 80086a0:	ea40 0002 	orr.w	r0, r0, r2
 80086a4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80086a8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80086ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80086b0:	fa21 f604 	lsr.w	r6, r1, r4
 80086b4:	eb42 0106 	adc.w	r1, r2, r6
 80086b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80086bc:	bf08      	it	eq
 80086be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80086c2:	bd70      	pop	{r4, r5, r6, pc}
 80086c4:	f1c4 040c 	rsb	r4, r4, #12
 80086c8:	f1c4 0520 	rsb	r5, r4, #32
 80086cc:	fa00 f304 	lsl.w	r3, r0, r4
 80086d0:	fa20 f005 	lsr.w	r0, r0, r5
 80086d4:	fa01 f204 	lsl.w	r2, r1, r4
 80086d8:	ea40 0002 	orr.w	r0, r0, r2
 80086dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80086e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80086e4:	f141 0100 	adc.w	r1, r1, #0
 80086e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80086ec:	bf08      	it	eq
 80086ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80086f2:	bd70      	pop	{r4, r5, r6, pc}
 80086f4:	f1c4 0520 	rsb	r5, r4, #32
 80086f8:	fa00 f205 	lsl.w	r2, r0, r5
 80086fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8008700:	fa20 f304 	lsr.w	r3, r0, r4
 8008704:	fa01 f205 	lsl.w	r2, r1, r5
 8008708:	ea43 0302 	orr.w	r3, r3, r2
 800870c:	fa21 f004 	lsr.w	r0, r1, r4
 8008710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8008714:	fa21 f204 	lsr.w	r2, r1, r4
 8008718:	ea20 0002 	bic.w	r0, r0, r2
 800871c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8008720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8008724:	bf08      	it	eq
 8008726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800872a:	bd70      	pop	{r4, r5, r6, pc}
 800872c:	f094 0f00 	teq	r4, #0
 8008730:	d10f      	bne.n	8008752 <__aeabi_dmul+0x1c2>
 8008732:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8008736:	0040      	lsls	r0, r0, #1
 8008738:	eb41 0101 	adc.w	r1, r1, r1
 800873c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8008740:	bf08      	it	eq
 8008742:	3c01      	subeq	r4, #1
 8008744:	d0f7      	beq.n	8008736 <__aeabi_dmul+0x1a6>
 8008746:	ea41 0106 	orr.w	r1, r1, r6
 800874a:	f095 0f00 	teq	r5, #0
 800874e:	bf18      	it	ne
 8008750:	4770      	bxne	lr
 8008752:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8008756:	0052      	lsls	r2, r2, #1
 8008758:	eb43 0303 	adc.w	r3, r3, r3
 800875c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8008760:	bf08      	it	eq
 8008762:	3d01      	subeq	r5, #1
 8008764:	d0f7      	beq.n	8008756 <__aeabi_dmul+0x1c6>
 8008766:	ea43 0306 	orr.w	r3, r3, r6
 800876a:	4770      	bx	lr
 800876c:	ea94 0f0c 	teq	r4, ip
 8008770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8008774:	bf18      	it	ne
 8008776:	ea95 0f0c 	teqne	r5, ip
 800877a:	d00c      	beq.n	8008796 <__aeabi_dmul+0x206>
 800877c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008780:	bf18      	it	ne
 8008782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8008786:	d1d1      	bne.n	800872c <__aeabi_dmul+0x19c>
 8008788:	ea81 0103 	eor.w	r1, r1, r3
 800878c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8008790:	f04f 0000 	mov.w	r0, #0
 8008794:	bd70      	pop	{r4, r5, r6, pc}
 8008796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800879a:	bf06      	itte	eq
 800879c:	4610      	moveq	r0, r2
 800879e:	4619      	moveq	r1, r3
 80087a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80087a4:	d019      	beq.n	80087da <__aeabi_dmul+0x24a>
 80087a6:	ea94 0f0c 	teq	r4, ip
 80087aa:	d102      	bne.n	80087b2 <__aeabi_dmul+0x222>
 80087ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80087b0:	d113      	bne.n	80087da <__aeabi_dmul+0x24a>
 80087b2:	ea95 0f0c 	teq	r5, ip
 80087b6:	d105      	bne.n	80087c4 <__aeabi_dmul+0x234>
 80087b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80087bc:	bf1c      	itt	ne
 80087be:	4610      	movne	r0, r2
 80087c0:	4619      	movne	r1, r3
 80087c2:	d10a      	bne.n	80087da <__aeabi_dmul+0x24a>
 80087c4:	ea81 0103 	eor.w	r1, r1, r3
 80087c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80087cc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80087d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80087d4:	f04f 0000 	mov.w	r0, #0
 80087d8:	bd70      	pop	{r4, r5, r6, pc}
 80087da:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80087de:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80087e2:	bd70      	pop	{r4, r5, r6, pc}

080087e4 <__aeabi_ddiv>:
 80087e4:	b570      	push	{r4, r5, r6, lr}
 80087e6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80087ea:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80087ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80087f2:	bf1d      	ittte	ne
 80087f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80087f8:	ea94 0f0c 	teqne	r4, ip
 80087fc:	ea95 0f0c 	teqne	r5, ip
 8008800:	f000 f8a7 	bleq	8008952 <__aeabi_ddiv+0x16e>
 8008804:	eba4 0405 	sub.w	r4, r4, r5
 8008808:	ea81 0e03 	eor.w	lr, r1, r3
 800880c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8008810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8008814:	f000 8088 	beq.w	8008928 <__aeabi_ddiv+0x144>
 8008818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800881c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8008820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8008824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8008828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800882c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8008830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8008834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8008838:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800883c:	429d      	cmp	r5, r3
 800883e:	bf08      	it	eq
 8008840:	4296      	cmpeq	r6, r2
 8008842:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8008846:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800884a:	d202      	bcs.n	8008852 <__aeabi_ddiv+0x6e>
 800884c:	085b      	lsrs	r3, r3, #1
 800884e:	ea4f 0232 	mov.w	r2, r2, rrx
 8008852:	1ab6      	subs	r6, r6, r2
 8008854:	eb65 0503 	sbc.w	r5, r5, r3
 8008858:	085b      	lsrs	r3, r3, #1
 800885a:	ea4f 0232 	mov.w	r2, r2, rrx
 800885e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8008862:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8008866:	ebb6 0e02 	subs.w	lr, r6, r2
 800886a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800886e:	bf22      	ittt	cs
 8008870:	1ab6      	subcs	r6, r6, r2
 8008872:	4675      	movcs	r5, lr
 8008874:	ea40 000c 	orrcs.w	r0, r0, ip
 8008878:	085b      	lsrs	r3, r3, #1
 800887a:	ea4f 0232 	mov.w	r2, r2, rrx
 800887e:	ebb6 0e02 	subs.w	lr, r6, r2
 8008882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8008886:	bf22      	ittt	cs
 8008888:	1ab6      	subcs	r6, r6, r2
 800888a:	4675      	movcs	r5, lr
 800888c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8008890:	085b      	lsrs	r3, r3, #1
 8008892:	ea4f 0232 	mov.w	r2, r2, rrx
 8008896:	ebb6 0e02 	subs.w	lr, r6, r2
 800889a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800889e:	bf22      	ittt	cs
 80088a0:	1ab6      	subcs	r6, r6, r2
 80088a2:	4675      	movcs	r5, lr
 80088a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80088a8:	085b      	lsrs	r3, r3, #1
 80088aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80088ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80088b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80088b6:	bf22      	ittt	cs
 80088b8:	1ab6      	subcs	r6, r6, r2
 80088ba:	4675      	movcs	r5, lr
 80088bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80088c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80088c4:	d018      	beq.n	80088f8 <__aeabi_ddiv+0x114>
 80088c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80088ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80088ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80088d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80088d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80088da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80088de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80088e2:	d1c0      	bne.n	8008866 <__aeabi_ddiv+0x82>
 80088e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80088e8:	d10b      	bne.n	8008902 <__aeabi_ddiv+0x11e>
 80088ea:	ea41 0100 	orr.w	r1, r1, r0
 80088ee:	f04f 0000 	mov.w	r0, #0
 80088f2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80088f6:	e7b6      	b.n	8008866 <__aeabi_ddiv+0x82>
 80088f8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80088fc:	bf04      	itt	eq
 80088fe:	4301      	orreq	r1, r0
 8008900:	2000      	moveq	r0, #0
 8008902:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8008906:	bf88      	it	hi
 8008908:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800890c:	f63f aeaf 	bhi.w	800866e <__aeabi_dmul+0xde>
 8008910:	ebb5 0c03 	subs.w	ip, r5, r3
 8008914:	bf04      	itt	eq
 8008916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800891a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800891e:	f150 0000 	adcs.w	r0, r0, #0
 8008922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8008926:	bd70      	pop	{r4, r5, r6, pc}
 8008928:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800892c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8008930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8008934:	bfc2      	ittt	gt
 8008936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800893a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800893e:	bd70      	popgt	{r4, r5, r6, pc}
 8008940:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8008944:	f04f 0e00 	mov.w	lr, #0
 8008948:	3c01      	subs	r4, #1
 800894a:	e690      	b.n	800866e <__aeabi_dmul+0xde>
 800894c:	ea45 0e06 	orr.w	lr, r5, r6
 8008950:	e68d      	b.n	800866e <__aeabi_dmul+0xde>
 8008952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8008956:	ea94 0f0c 	teq	r4, ip
 800895a:	bf08      	it	eq
 800895c:	ea95 0f0c 	teqeq	r5, ip
 8008960:	f43f af3b 	beq.w	80087da <__aeabi_dmul+0x24a>
 8008964:	ea94 0f0c 	teq	r4, ip
 8008968:	d10a      	bne.n	8008980 <__aeabi_ddiv+0x19c>
 800896a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800896e:	f47f af34 	bne.w	80087da <__aeabi_dmul+0x24a>
 8008972:	ea95 0f0c 	teq	r5, ip
 8008976:	f47f af25 	bne.w	80087c4 <__aeabi_dmul+0x234>
 800897a:	4610      	mov	r0, r2
 800897c:	4619      	mov	r1, r3
 800897e:	e72c      	b.n	80087da <__aeabi_dmul+0x24a>
 8008980:	ea95 0f0c 	teq	r5, ip
 8008984:	d106      	bne.n	8008994 <__aeabi_ddiv+0x1b0>
 8008986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800898a:	f43f aefd 	beq.w	8008788 <__aeabi_dmul+0x1f8>
 800898e:	4610      	mov	r0, r2
 8008990:	4619      	mov	r1, r3
 8008992:	e722      	b.n	80087da <__aeabi_dmul+0x24a>
 8008994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008998:	bf18      	it	ne
 800899a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800899e:	f47f aec5 	bne.w	800872c <__aeabi_dmul+0x19c>
 80089a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80089a6:	f47f af0d 	bne.w	80087c4 <__aeabi_dmul+0x234>
 80089aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80089ae:	f47f aeeb 	bne.w	8008788 <__aeabi_dmul+0x1f8>
 80089b2:	e712      	b.n	80087da <__aeabi_dmul+0x24a>

080089b4 <__gedf2>:
 80089b4:	f04f 3cff 	mov.w	ip, #4294967295
 80089b8:	e006      	b.n	80089c8 <__cmpdf2+0x4>
 80089ba:	bf00      	nop

080089bc <__ledf2>:
 80089bc:	f04f 0c01 	mov.w	ip, #1
 80089c0:	e002      	b.n	80089c8 <__cmpdf2+0x4>
 80089c2:	bf00      	nop

080089c4 <__cmpdf2>:
 80089c4:	f04f 0c01 	mov.w	ip, #1
 80089c8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80089cc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80089d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80089d4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80089d8:	bf18      	it	ne
 80089da:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80089de:	d01b      	beq.n	8008a18 <__cmpdf2+0x54>
 80089e0:	b001      	add	sp, #4
 80089e2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80089e6:	bf0c      	ite	eq
 80089e8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80089ec:	ea91 0f03 	teqne	r1, r3
 80089f0:	bf02      	ittt	eq
 80089f2:	ea90 0f02 	teqeq	r0, r2
 80089f6:	2000      	moveq	r0, #0
 80089f8:	4770      	bxeq	lr
 80089fa:	f110 0f00 	cmn.w	r0, #0
 80089fe:	ea91 0f03 	teq	r1, r3
 8008a02:	bf58      	it	pl
 8008a04:	4299      	cmppl	r1, r3
 8008a06:	bf08      	it	eq
 8008a08:	4290      	cmpeq	r0, r2
 8008a0a:	bf2c      	ite	cs
 8008a0c:	17d8      	asrcs	r0, r3, #31
 8008a0e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8008a12:	f040 0001 	orr.w	r0, r0, #1
 8008a16:	4770      	bx	lr
 8008a18:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8008a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8008a20:	d102      	bne.n	8008a28 <__cmpdf2+0x64>
 8008a22:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8008a26:	d107      	bne.n	8008a38 <__cmpdf2+0x74>
 8008a28:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8008a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8008a30:	d1d6      	bne.n	80089e0 <__cmpdf2+0x1c>
 8008a32:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8008a36:	d0d3      	beq.n	80089e0 <__cmpdf2+0x1c>
 8008a38:	f85d 0b04 	ldr.w	r0, [sp], #4
 8008a3c:	4770      	bx	lr
 8008a3e:	bf00      	nop

08008a40 <__aeabi_cdrcmple>:
 8008a40:	4684      	mov	ip, r0
 8008a42:	4610      	mov	r0, r2
 8008a44:	4662      	mov	r2, ip
 8008a46:	468c      	mov	ip, r1
 8008a48:	4619      	mov	r1, r3
 8008a4a:	4663      	mov	r3, ip
 8008a4c:	e000      	b.n	8008a50 <__aeabi_cdcmpeq>
 8008a4e:	bf00      	nop

08008a50 <__aeabi_cdcmpeq>:
 8008a50:	b501      	push	{r0, lr}
 8008a52:	f7ff ffb7 	bl	80089c4 <__cmpdf2>
 8008a56:	2800      	cmp	r0, #0
 8008a58:	bf48      	it	mi
 8008a5a:	f110 0f00 	cmnmi.w	r0, #0
 8008a5e:	bd01      	pop	{r0, pc}

08008a60 <__aeabi_dcmpeq>:
 8008a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008a64:	f7ff fff4 	bl	8008a50 <__aeabi_cdcmpeq>
 8008a68:	bf0c      	ite	eq
 8008a6a:	2001      	moveq	r0, #1
 8008a6c:	2000      	movne	r0, #0
 8008a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8008a72:	bf00      	nop

08008a74 <__aeabi_dcmplt>:
 8008a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008a78:	f7ff ffea 	bl	8008a50 <__aeabi_cdcmpeq>
 8008a7c:	bf34      	ite	cc
 8008a7e:	2001      	movcc	r0, #1
 8008a80:	2000      	movcs	r0, #0
 8008a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8008a86:	bf00      	nop

08008a88 <__aeabi_dcmple>:
 8008a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008a8c:	f7ff ffe0 	bl	8008a50 <__aeabi_cdcmpeq>
 8008a90:	bf94      	ite	ls
 8008a92:	2001      	movls	r0, #1
 8008a94:	2000      	movhi	r0, #0
 8008a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8008a9a:	bf00      	nop

08008a9c <__aeabi_dcmpge>:
 8008a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008aa0:	f7ff ffce 	bl	8008a40 <__aeabi_cdrcmple>
 8008aa4:	bf94      	ite	ls
 8008aa6:	2001      	movls	r0, #1
 8008aa8:	2000      	movhi	r0, #0
 8008aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8008aae:	bf00      	nop

08008ab0 <__aeabi_dcmpgt>:
 8008ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008ab4:	f7ff ffc4 	bl	8008a40 <__aeabi_cdrcmple>
 8008ab8:	bf34      	ite	cc
 8008aba:	2001      	movcc	r0, #1
 8008abc:	2000      	movcs	r0, #0
 8008abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8008ac2:	bf00      	nop

08008ac4 <__aeabi_d2iz>:
 8008ac4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8008ac8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8008acc:	d215      	bcs.n	8008afa <__aeabi_d2iz+0x36>
 8008ace:	d511      	bpl.n	8008af4 <__aeabi_d2iz+0x30>
 8008ad0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8008ad4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8008ad8:	d912      	bls.n	8008b00 <__aeabi_d2iz+0x3c>
 8008ada:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8008ade:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008ae2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8008ae6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8008aea:	fa23 f002 	lsr.w	r0, r3, r2
 8008aee:	bf18      	it	ne
 8008af0:	4240      	negne	r0, r0
 8008af2:	4770      	bx	lr
 8008af4:	f04f 0000 	mov.w	r0, #0
 8008af8:	4770      	bx	lr
 8008afa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8008afe:	d105      	bne.n	8008b0c <__aeabi_d2iz+0x48>
 8008b00:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8008b04:	bf08      	it	eq
 8008b06:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8008b0a:	4770      	bx	lr
 8008b0c:	f04f 0000 	mov.w	r0, #0
 8008b10:	4770      	bx	lr
 8008b12:	bf00      	nop

08008b14 <__aeabi_d2uiz>:
 8008b14:	004a      	lsls	r2, r1, #1
 8008b16:	d211      	bcs.n	8008b3c <__aeabi_d2uiz+0x28>
 8008b18:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8008b1c:	d211      	bcs.n	8008b42 <__aeabi_d2uiz+0x2e>
 8008b1e:	d50d      	bpl.n	8008b3c <__aeabi_d2uiz+0x28>
 8008b20:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8008b24:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8008b28:	d40e      	bmi.n	8008b48 <__aeabi_d2uiz+0x34>
 8008b2a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8008b2e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008b32:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8008b36:	fa23 f002 	lsr.w	r0, r3, r2
 8008b3a:	4770      	bx	lr
 8008b3c:	f04f 0000 	mov.w	r0, #0
 8008b40:	4770      	bx	lr
 8008b42:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8008b46:	d102      	bne.n	8008b4e <__aeabi_d2uiz+0x3a>
 8008b48:	f04f 30ff 	mov.w	r0, #4294967295
 8008b4c:	4770      	bx	lr
 8008b4e:	f04f 0000 	mov.w	r0, #0
 8008b52:	4770      	bx	lr

08008b54 <__aeabi_d2f>:
 8008b54:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8008b58:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8008b5c:	bf24      	itt	cs
 8008b5e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8008b62:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8008b66:	d90d      	bls.n	8008b84 <__aeabi_d2f+0x30>
 8008b68:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8008b6c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8008b70:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8008b74:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8008b78:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8008b7c:	bf08      	it	eq
 8008b7e:	f020 0001 	biceq.w	r0, r0, #1
 8008b82:	4770      	bx	lr
 8008b84:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8008b88:	d121      	bne.n	8008bce <__aeabi_d2f+0x7a>
 8008b8a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8008b8e:	bfbc      	itt	lt
 8008b90:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8008b94:	4770      	bxlt	lr
 8008b96:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8008b9a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8008b9e:	f1c2 0218 	rsb	r2, r2, #24
 8008ba2:	f1c2 0c20 	rsb	ip, r2, #32
 8008ba6:	fa10 f30c 	lsls.w	r3, r0, ip
 8008baa:	fa20 f002 	lsr.w	r0, r0, r2
 8008bae:	bf18      	it	ne
 8008bb0:	f040 0001 	orrne.w	r0, r0, #1
 8008bb4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8008bb8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8008bbc:	fa03 fc0c 	lsl.w	ip, r3, ip
 8008bc0:	ea40 000c 	orr.w	r0, r0, ip
 8008bc4:	fa23 f302 	lsr.w	r3, r3, r2
 8008bc8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008bcc:	e7cc      	b.n	8008b68 <__aeabi_d2f+0x14>
 8008bce:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8008bd2:	d107      	bne.n	8008be4 <__aeabi_d2f+0x90>
 8008bd4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8008bd8:	bf1e      	ittt	ne
 8008bda:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8008bde:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8008be2:	4770      	bxne	lr
 8008be4:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8008be8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8008bec:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8008bf0:	4770      	bx	lr
 8008bf2:	bf00      	nop

08008bf4 <__aeabi_uldivmod>:
 8008bf4:	b953      	cbnz	r3, 8008c0c <__aeabi_uldivmod+0x18>
 8008bf6:	b94a      	cbnz	r2, 8008c0c <__aeabi_uldivmod+0x18>
 8008bf8:	2900      	cmp	r1, #0
 8008bfa:	bf08      	it	eq
 8008bfc:	2800      	cmpeq	r0, #0
 8008bfe:	bf1c      	itt	ne
 8008c00:	f04f 31ff 	movne.w	r1, #4294967295
 8008c04:	f04f 30ff 	movne.w	r0, #4294967295
 8008c08:	f000 b970 	b.w	8008eec <__aeabi_idiv0>
 8008c0c:	f1ad 0c08 	sub.w	ip, sp, #8
 8008c10:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8008c14:	f000 f806 	bl	8008c24 <__udivmoddi4>
 8008c18:	f8dd e004 	ldr.w	lr, [sp, #4]
 8008c1c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008c20:	b004      	add	sp, #16
 8008c22:	4770      	bx	lr

08008c24 <__udivmoddi4>:
 8008c24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008c28:	9e08      	ldr	r6, [sp, #32]
 8008c2a:	460d      	mov	r5, r1
 8008c2c:	4604      	mov	r4, r0
 8008c2e:	460f      	mov	r7, r1
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d14a      	bne.n	8008cca <__udivmoddi4+0xa6>
 8008c34:	428a      	cmp	r2, r1
 8008c36:	4694      	mov	ip, r2
 8008c38:	d965      	bls.n	8008d06 <__udivmoddi4+0xe2>
 8008c3a:	fab2 f382 	clz	r3, r2
 8008c3e:	b143      	cbz	r3, 8008c52 <__udivmoddi4+0x2e>
 8008c40:	fa02 fc03 	lsl.w	ip, r2, r3
 8008c44:	f1c3 0220 	rsb	r2, r3, #32
 8008c48:	409f      	lsls	r7, r3
 8008c4a:	fa20 f202 	lsr.w	r2, r0, r2
 8008c4e:	4317      	orrs	r7, r2
 8008c50:	409c      	lsls	r4, r3
 8008c52:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8008c56:	fa1f f58c 	uxth.w	r5, ip
 8008c5a:	fbb7 f1fe 	udiv	r1, r7, lr
 8008c5e:	0c22      	lsrs	r2, r4, #16
 8008c60:	fb0e 7711 	mls	r7, lr, r1, r7
 8008c64:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8008c68:	fb01 f005 	mul.w	r0, r1, r5
 8008c6c:	4290      	cmp	r0, r2
 8008c6e:	d90a      	bls.n	8008c86 <__udivmoddi4+0x62>
 8008c70:	eb1c 0202 	adds.w	r2, ip, r2
 8008c74:	f101 37ff 	add.w	r7, r1, #4294967295
 8008c78:	f080 811c 	bcs.w	8008eb4 <__udivmoddi4+0x290>
 8008c7c:	4290      	cmp	r0, r2
 8008c7e:	f240 8119 	bls.w	8008eb4 <__udivmoddi4+0x290>
 8008c82:	3902      	subs	r1, #2
 8008c84:	4462      	add	r2, ip
 8008c86:	1a12      	subs	r2, r2, r0
 8008c88:	b2a4      	uxth	r4, r4
 8008c8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8008c8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8008c92:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8008c96:	fb00 f505 	mul.w	r5, r0, r5
 8008c9a:	42a5      	cmp	r5, r4
 8008c9c:	d90a      	bls.n	8008cb4 <__udivmoddi4+0x90>
 8008c9e:	eb1c 0404 	adds.w	r4, ip, r4
 8008ca2:	f100 32ff 	add.w	r2, r0, #4294967295
 8008ca6:	f080 8107 	bcs.w	8008eb8 <__udivmoddi4+0x294>
 8008caa:	42a5      	cmp	r5, r4
 8008cac:	f240 8104 	bls.w	8008eb8 <__udivmoddi4+0x294>
 8008cb0:	4464      	add	r4, ip
 8008cb2:	3802      	subs	r0, #2
 8008cb4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8008cb8:	1b64      	subs	r4, r4, r5
 8008cba:	2100      	movs	r1, #0
 8008cbc:	b11e      	cbz	r6, 8008cc6 <__udivmoddi4+0xa2>
 8008cbe:	40dc      	lsrs	r4, r3
 8008cc0:	2300      	movs	r3, #0
 8008cc2:	e9c6 4300 	strd	r4, r3, [r6]
 8008cc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008cca:	428b      	cmp	r3, r1
 8008ccc:	d908      	bls.n	8008ce0 <__udivmoddi4+0xbc>
 8008cce:	2e00      	cmp	r6, #0
 8008cd0:	f000 80ed 	beq.w	8008eae <__udivmoddi4+0x28a>
 8008cd4:	2100      	movs	r1, #0
 8008cd6:	e9c6 0500 	strd	r0, r5, [r6]
 8008cda:	4608      	mov	r0, r1
 8008cdc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ce0:	fab3 f183 	clz	r1, r3
 8008ce4:	2900      	cmp	r1, #0
 8008ce6:	d149      	bne.n	8008d7c <__udivmoddi4+0x158>
 8008ce8:	42ab      	cmp	r3, r5
 8008cea:	d302      	bcc.n	8008cf2 <__udivmoddi4+0xce>
 8008cec:	4282      	cmp	r2, r0
 8008cee:	f200 80f8 	bhi.w	8008ee2 <__udivmoddi4+0x2be>
 8008cf2:	1a84      	subs	r4, r0, r2
 8008cf4:	eb65 0203 	sbc.w	r2, r5, r3
 8008cf8:	2001      	movs	r0, #1
 8008cfa:	4617      	mov	r7, r2
 8008cfc:	2e00      	cmp	r6, #0
 8008cfe:	d0e2      	beq.n	8008cc6 <__udivmoddi4+0xa2>
 8008d00:	e9c6 4700 	strd	r4, r7, [r6]
 8008d04:	e7df      	b.n	8008cc6 <__udivmoddi4+0xa2>
 8008d06:	b902      	cbnz	r2, 8008d0a <__udivmoddi4+0xe6>
 8008d08:	deff      	udf	#255	; 0xff
 8008d0a:	fab2 f382 	clz	r3, r2
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	f040 8090 	bne.w	8008e34 <__udivmoddi4+0x210>
 8008d14:	1a8a      	subs	r2, r1, r2
 8008d16:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8008d1a:	fa1f fe8c 	uxth.w	lr, ip
 8008d1e:	2101      	movs	r1, #1
 8008d20:	fbb2 f5f7 	udiv	r5, r2, r7
 8008d24:	fb07 2015 	mls	r0, r7, r5, r2
 8008d28:	0c22      	lsrs	r2, r4, #16
 8008d2a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8008d2e:	fb0e f005 	mul.w	r0, lr, r5
 8008d32:	4290      	cmp	r0, r2
 8008d34:	d908      	bls.n	8008d48 <__udivmoddi4+0x124>
 8008d36:	eb1c 0202 	adds.w	r2, ip, r2
 8008d3a:	f105 38ff 	add.w	r8, r5, #4294967295
 8008d3e:	d202      	bcs.n	8008d46 <__udivmoddi4+0x122>
 8008d40:	4290      	cmp	r0, r2
 8008d42:	f200 80cb 	bhi.w	8008edc <__udivmoddi4+0x2b8>
 8008d46:	4645      	mov	r5, r8
 8008d48:	1a12      	subs	r2, r2, r0
 8008d4a:	b2a4      	uxth	r4, r4
 8008d4c:	fbb2 f0f7 	udiv	r0, r2, r7
 8008d50:	fb07 2210 	mls	r2, r7, r0, r2
 8008d54:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8008d58:	fb0e fe00 	mul.w	lr, lr, r0
 8008d5c:	45a6      	cmp	lr, r4
 8008d5e:	d908      	bls.n	8008d72 <__udivmoddi4+0x14e>
 8008d60:	eb1c 0404 	adds.w	r4, ip, r4
 8008d64:	f100 32ff 	add.w	r2, r0, #4294967295
 8008d68:	d202      	bcs.n	8008d70 <__udivmoddi4+0x14c>
 8008d6a:	45a6      	cmp	lr, r4
 8008d6c:	f200 80bb 	bhi.w	8008ee6 <__udivmoddi4+0x2c2>
 8008d70:	4610      	mov	r0, r2
 8008d72:	eba4 040e 	sub.w	r4, r4, lr
 8008d76:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8008d7a:	e79f      	b.n	8008cbc <__udivmoddi4+0x98>
 8008d7c:	f1c1 0720 	rsb	r7, r1, #32
 8008d80:	408b      	lsls	r3, r1
 8008d82:	fa22 fc07 	lsr.w	ip, r2, r7
 8008d86:	ea4c 0c03 	orr.w	ip, ip, r3
 8008d8a:	fa05 f401 	lsl.w	r4, r5, r1
 8008d8e:	fa20 f307 	lsr.w	r3, r0, r7
 8008d92:	40fd      	lsrs	r5, r7
 8008d94:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8008d98:	4323      	orrs	r3, r4
 8008d9a:	fbb5 f8f9 	udiv	r8, r5, r9
 8008d9e:	fa1f fe8c 	uxth.w	lr, ip
 8008da2:	fb09 5518 	mls	r5, r9, r8, r5
 8008da6:	0c1c      	lsrs	r4, r3, #16
 8008da8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8008dac:	fb08 f50e 	mul.w	r5, r8, lr
 8008db0:	42a5      	cmp	r5, r4
 8008db2:	fa02 f201 	lsl.w	r2, r2, r1
 8008db6:	fa00 f001 	lsl.w	r0, r0, r1
 8008dba:	d90b      	bls.n	8008dd4 <__udivmoddi4+0x1b0>
 8008dbc:	eb1c 0404 	adds.w	r4, ip, r4
 8008dc0:	f108 3aff 	add.w	sl, r8, #4294967295
 8008dc4:	f080 8088 	bcs.w	8008ed8 <__udivmoddi4+0x2b4>
 8008dc8:	42a5      	cmp	r5, r4
 8008dca:	f240 8085 	bls.w	8008ed8 <__udivmoddi4+0x2b4>
 8008dce:	f1a8 0802 	sub.w	r8, r8, #2
 8008dd2:	4464      	add	r4, ip
 8008dd4:	1b64      	subs	r4, r4, r5
 8008dd6:	b29d      	uxth	r5, r3
 8008dd8:	fbb4 f3f9 	udiv	r3, r4, r9
 8008ddc:	fb09 4413 	mls	r4, r9, r3, r4
 8008de0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8008de4:	fb03 fe0e 	mul.w	lr, r3, lr
 8008de8:	45a6      	cmp	lr, r4
 8008dea:	d908      	bls.n	8008dfe <__udivmoddi4+0x1da>
 8008dec:	eb1c 0404 	adds.w	r4, ip, r4
 8008df0:	f103 35ff 	add.w	r5, r3, #4294967295
 8008df4:	d26c      	bcs.n	8008ed0 <__udivmoddi4+0x2ac>
 8008df6:	45a6      	cmp	lr, r4
 8008df8:	d96a      	bls.n	8008ed0 <__udivmoddi4+0x2ac>
 8008dfa:	3b02      	subs	r3, #2
 8008dfc:	4464      	add	r4, ip
 8008dfe:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8008e02:	fba3 9502 	umull	r9, r5, r3, r2
 8008e06:	eba4 040e 	sub.w	r4, r4, lr
 8008e0a:	42ac      	cmp	r4, r5
 8008e0c:	46c8      	mov	r8, r9
 8008e0e:	46ae      	mov	lr, r5
 8008e10:	d356      	bcc.n	8008ec0 <__udivmoddi4+0x29c>
 8008e12:	d053      	beq.n	8008ebc <__udivmoddi4+0x298>
 8008e14:	b156      	cbz	r6, 8008e2c <__udivmoddi4+0x208>
 8008e16:	ebb0 0208 	subs.w	r2, r0, r8
 8008e1a:	eb64 040e 	sbc.w	r4, r4, lr
 8008e1e:	fa04 f707 	lsl.w	r7, r4, r7
 8008e22:	40ca      	lsrs	r2, r1
 8008e24:	40cc      	lsrs	r4, r1
 8008e26:	4317      	orrs	r7, r2
 8008e28:	e9c6 7400 	strd	r7, r4, [r6]
 8008e2c:	4618      	mov	r0, r3
 8008e2e:	2100      	movs	r1, #0
 8008e30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008e34:	f1c3 0120 	rsb	r1, r3, #32
 8008e38:	fa02 fc03 	lsl.w	ip, r2, r3
 8008e3c:	fa20 f201 	lsr.w	r2, r0, r1
 8008e40:	fa25 f101 	lsr.w	r1, r5, r1
 8008e44:	409d      	lsls	r5, r3
 8008e46:	432a      	orrs	r2, r5
 8008e48:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8008e4c:	fa1f fe8c 	uxth.w	lr, ip
 8008e50:	fbb1 f0f7 	udiv	r0, r1, r7
 8008e54:	fb07 1510 	mls	r5, r7, r0, r1
 8008e58:	0c11      	lsrs	r1, r2, #16
 8008e5a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8008e5e:	fb00 f50e 	mul.w	r5, r0, lr
 8008e62:	428d      	cmp	r5, r1
 8008e64:	fa04 f403 	lsl.w	r4, r4, r3
 8008e68:	d908      	bls.n	8008e7c <__udivmoddi4+0x258>
 8008e6a:	eb1c 0101 	adds.w	r1, ip, r1
 8008e6e:	f100 38ff 	add.w	r8, r0, #4294967295
 8008e72:	d22f      	bcs.n	8008ed4 <__udivmoddi4+0x2b0>
 8008e74:	428d      	cmp	r5, r1
 8008e76:	d92d      	bls.n	8008ed4 <__udivmoddi4+0x2b0>
 8008e78:	3802      	subs	r0, #2
 8008e7a:	4461      	add	r1, ip
 8008e7c:	1b49      	subs	r1, r1, r5
 8008e7e:	b292      	uxth	r2, r2
 8008e80:	fbb1 f5f7 	udiv	r5, r1, r7
 8008e84:	fb07 1115 	mls	r1, r7, r5, r1
 8008e88:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8008e8c:	fb05 f10e 	mul.w	r1, r5, lr
 8008e90:	4291      	cmp	r1, r2
 8008e92:	d908      	bls.n	8008ea6 <__udivmoddi4+0x282>
 8008e94:	eb1c 0202 	adds.w	r2, ip, r2
 8008e98:	f105 38ff 	add.w	r8, r5, #4294967295
 8008e9c:	d216      	bcs.n	8008ecc <__udivmoddi4+0x2a8>
 8008e9e:	4291      	cmp	r1, r2
 8008ea0:	d914      	bls.n	8008ecc <__udivmoddi4+0x2a8>
 8008ea2:	3d02      	subs	r5, #2
 8008ea4:	4462      	add	r2, ip
 8008ea6:	1a52      	subs	r2, r2, r1
 8008ea8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8008eac:	e738      	b.n	8008d20 <__udivmoddi4+0xfc>
 8008eae:	4631      	mov	r1, r6
 8008eb0:	4630      	mov	r0, r6
 8008eb2:	e708      	b.n	8008cc6 <__udivmoddi4+0xa2>
 8008eb4:	4639      	mov	r1, r7
 8008eb6:	e6e6      	b.n	8008c86 <__udivmoddi4+0x62>
 8008eb8:	4610      	mov	r0, r2
 8008eba:	e6fb      	b.n	8008cb4 <__udivmoddi4+0x90>
 8008ebc:	4548      	cmp	r0, r9
 8008ebe:	d2a9      	bcs.n	8008e14 <__udivmoddi4+0x1f0>
 8008ec0:	ebb9 0802 	subs.w	r8, r9, r2
 8008ec4:	eb65 0e0c 	sbc.w	lr, r5, ip
 8008ec8:	3b01      	subs	r3, #1
 8008eca:	e7a3      	b.n	8008e14 <__udivmoddi4+0x1f0>
 8008ecc:	4645      	mov	r5, r8
 8008ece:	e7ea      	b.n	8008ea6 <__udivmoddi4+0x282>
 8008ed0:	462b      	mov	r3, r5
 8008ed2:	e794      	b.n	8008dfe <__udivmoddi4+0x1da>
 8008ed4:	4640      	mov	r0, r8
 8008ed6:	e7d1      	b.n	8008e7c <__udivmoddi4+0x258>
 8008ed8:	46d0      	mov	r8, sl
 8008eda:	e77b      	b.n	8008dd4 <__udivmoddi4+0x1b0>
 8008edc:	3d02      	subs	r5, #2
 8008ede:	4462      	add	r2, ip
 8008ee0:	e732      	b.n	8008d48 <__udivmoddi4+0x124>
 8008ee2:	4608      	mov	r0, r1
 8008ee4:	e70a      	b.n	8008cfc <__udivmoddi4+0xd8>
 8008ee6:	4464      	add	r4, ip
 8008ee8:	3802      	subs	r0, #2
 8008eea:	e742      	b.n	8008d72 <__udivmoddi4+0x14e>

08008eec <__aeabi_idiv0>:
 8008eec:	4770      	bx	lr
 8008eee:	bf00      	nop

08008ef0 <HAL_ADC_ConvCpltCallback>:
/*-------Prototype Declaration----------------------------------------------*/
void SENSOR_ADC_init();
uint16_t FUN_ADC_GetValue();
uint16_t movingAverageFilter(uint16_t * buf);

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 8008ef0:	b580      	push	{r7, lr}
 8008ef2:	b082      	sub	sp, #8
 8008ef4:	af00      	add	r7, sp, #0
 8008ef6:	6078      	str	r0, [r7, #4]
	adc_value[a_index] = adc_val;
 8008ef8:	4b27      	ldr	r3, [pc, #156]	; (8008f98 <HAL_ADC_ConvCpltCallback+0xa8>)
 8008efa:	6819      	ldr	r1, [r3, #0]
 8008efc:	4b27      	ldr	r3, [pc, #156]	; (8008f9c <HAL_ADC_ConvCpltCallback+0xac>)
 8008efe:	781b      	ldrb	r3, [r3, #0]
 8008f00:	461a      	mov	r2, r3
 8008f02:	b289      	uxth	r1, r1
 8008f04:	4b26      	ldr	r3, [pc, #152]	; (8008fa0 <HAL_ADC_ConvCpltCallback+0xb0>)
 8008f06:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	vout = (float)(adc_value[a_index]/4096.0)*3.3;
 8008f0a:	4b24      	ldr	r3, [pc, #144]	; (8008f9c <HAL_ADC_ConvCpltCallback+0xac>)
 8008f0c:	781b      	ldrb	r3, [r3, #0]
 8008f0e:	461a      	mov	r2, r3
 8008f10:	4b23      	ldr	r3, [pc, #140]	; (8008fa0 <HAL_ADC_ConvCpltCallback+0xb0>)
 8008f12:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8008f16:	4618      	mov	r0, r3
 8008f18:	f7ff fad0 	bl	80084bc <__aeabi_i2d>
 8008f1c:	f04f 0200 	mov.w	r2, #0
 8008f20:	4b20      	ldr	r3, [pc, #128]	; (8008fa4 <HAL_ADC_ConvCpltCallback+0xb4>)
 8008f22:	f7ff fc5f 	bl	80087e4 <__aeabi_ddiv>
 8008f26:	4602      	mov	r2, r0
 8008f28:	460b      	mov	r3, r1
 8008f2a:	4610      	mov	r0, r2
 8008f2c:	4619      	mov	r1, r3
 8008f2e:	f7ff fe11 	bl	8008b54 <__aeabi_d2f>
 8008f32:	4603      	mov	r3, r0
 8008f34:	4618      	mov	r0, r3
 8008f36:	f7ff fad3 	bl	80084e0 <__aeabi_f2d>
 8008f3a:	a315      	add	r3, pc, #84	; (adr r3, 8008f90 <HAL_ADC_ConvCpltCallback+0xa0>)
 8008f3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f40:	f7ff fb26 	bl	8008590 <__aeabi_dmul>
 8008f44:	4602      	mov	r2, r0
 8008f46:	460b      	mov	r3, r1
 8008f48:	4610      	mov	r0, r2
 8008f4a:	4619      	mov	r1, r3
 8008f4c:	f7ff fe02 	bl	8008b54 <__aeabi_d2f>
 8008f50:	4603      	mov	r3, r0
 8008f52:	4a15      	ldr	r2, [pc, #84]	; (8008fa8 <HAL_ADC_ConvCpltCallback+0xb8>)
 8008f54:	6013      	str	r3, [r2, #0]
	if(++a_index >= ADC_BUFF_MAX){
 8008f56:	4b11      	ldr	r3, [pc, #68]	; (8008f9c <HAL_ADC_ConvCpltCallback+0xac>)
 8008f58:	781b      	ldrb	r3, [r3, #0]
 8008f5a:	3301      	adds	r3, #1
 8008f5c:	b2da      	uxtb	r2, r3
 8008f5e:	4b0f      	ldr	r3, [pc, #60]	; (8008f9c <HAL_ADC_ConvCpltCallback+0xac>)
 8008f60:	701a      	strb	r2, [r3, #0]
 8008f62:	4b0e      	ldr	r3, [pc, #56]	; (8008f9c <HAL_ADC_ConvCpltCallback+0xac>)
 8008f64:	781b      	ldrb	r3, [r3, #0]
 8008f66:	2b1d      	cmp	r3, #29
 8008f68:	d902      	bls.n	8008f70 <HAL_ADC_ConvCpltCallback+0x80>
		a_index = 0;
 8008f6a:	4b0c      	ldr	r3, [pc, #48]	; (8008f9c <HAL_ADC_ConvCpltCallback+0xac>)
 8008f6c:	2200      	movs	r2, #0
 8008f6e:	701a      	strb	r2, [r3, #0]
	}
	AdcIntCnt++;
 8008f70:	4b0e      	ldr	r3, [pc, #56]	; (8008fac <HAL_ADC_ConvCpltCallback+0xbc>)
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	3301      	adds	r3, #1
 8008f76:	4a0d      	ldr	r2, [pc, #52]	; (8008fac <HAL_ADC_ConvCpltCallback+0xbc>)
 8008f78:	6013      	str	r3, [r2, #0]
	HAL_ADC_Stop_DMA(SENSOR_ADC);
 8008f7a:	4b0d      	ldr	r3, [pc, #52]	; (8008fb0 <HAL_ADC_ConvCpltCallback+0xc0>)
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	4618      	mov	r0, r3
 8008f80:	f006 fca0 	bl	800f8c4 <HAL_ADC_Stop_DMA>
}
 8008f84:	bf00      	nop
 8008f86:	3708      	adds	r7, #8
 8008f88:	46bd      	mov	sp, r7
 8008f8a:	bd80      	pop	{r7, pc}
 8008f8c:	f3af 8000 	nop.w
 8008f90:	66666666 	.word	0x66666666
 8008f94:	400a6666 	.word	0x400a6666
 8008f98:	20000074 	.word	0x20000074
 8008f9c:	200000b4 	.word	0x200000b4
 8008fa0:	20000078 	.word	0x20000078
 8008fa4:	40b00000 	.word	0x40b00000
 8008fa8:	200000b8 	.word	0x200000b8
 8008fac:	20000070 	.word	0x20000070
 8008fb0:	2000006c 	.word	0x2000006c

08008fb4 <FUN_ADC_Init>:
/****************************************************************************/
/*	Overview	:															*/
/*	Return value:	void													*/
/****************************************************************************/
void FUN_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8008fb4:	b580      	push	{r7, lr}
 8008fb6:	b084      	sub	sp, #16
 8008fb8:	af00      	add	r7, sp, #0
 8008fba:	6078      	str	r0, [r7, #4]
	//ADC Parameter Reset
	for(int i = 0; i < ADC_BUFF_MAX; i++)
 8008fbc:	2300      	movs	r3, #0
 8008fbe:	60fb      	str	r3, [r7, #12]
 8008fc0:	e007      	b.n	8008fd2 <FUN_ADC_Init+0x1e>
	{
		adc_value[i] = 0;
 8008fc2:	4a09      	ldr	r2, [pc, #36]	; (8008fe8 <FUN_ADC_Init+0x34>)
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	2100      	movs	r1, #0
 8008fc8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for(int i = 0; i < ADC_BUFF_MAX; i++)
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	3301      	adds	r3, #1
 8008fd0:	60fb      	str	r3, [r7, #12]
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	2b1d      	cmp	r3, #29
 8008fd6:	ddf4      	ble.n	8008fc2 <FUN_ADC_Init+0xe>
	}
	SENSOR_ADC_init(hadc);
 8008fd8:	6878      	ldr	r0, [r7, #4]
 8008fda:	f000 f807 	bl	8008fec <SENSOR_ADC_init>
}
 8008fde:	bf00      	nop
 8008fe0:	3710      	adds	r7, #16
 8008fe2:	46bd      	mov	sp, r7
 8008fe4:	bd80      	pop	{r7, pc}
 8008fe6:	bf00      	nop
 8008fe8:	20000078 	.word	0x20000078

08008fec <SENSOR_ADC_init>:
void SENSOR_ADC_init(ADC_HandleTypeDef* hadc)
{
 8008fec:	b480      	push	{r7}
 8008fee:	b083      	sub	sp, #12
 8008ff0:	af00      	add	r7, sp, #0
 8008ff2:	6078      	str	r0, [r7, #4]
	SENSOR_ADC = hadc;
 8008ff4:	4a04      	ldr	r2, [pc, #16]	; (8009008 <SENSOR_ADC_init+0x1c>)
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	6013      	str	r3, [r2, #0]
	//HAL_ADC_Start_DMA(SENSOR_ADC, (uint32_t *)adc_val, 1);
}
 8008ffa:	bf00      	nop
 8008ffc:	370c      	adds	r7, #12
 8008ffe:	46bd      	mov	sp, r7
 8009000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009004:	4770      	bx	lr
 8009006:	bf00      	nop
 8009008:	2000006c 	.word	0x2000006c

0800900c <FUN_ADC_GetValue>:

uint16_t FUN_ADC_GetValue()
{
 800900c:	b580      	push	{r7, lr}
 800900e:	b082      	sub	sp, #8
 8009010:	af00      	add	r7, sp, #0
	uint16_t value = 0;
 8009012:	2300      	movs	r3, #0
 8009014:	80fb      	strh	r3, [r7, #6]
	//uint8_t status = 0;
	/*status = */
	HAL_ADC_Start(SENSOR_ADC);
 8009016:	4b0e      	ldr	r3, [pc, #56]	; (8009050 <FUN_ADC_GetValue+0x44>)
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	4618      	mov	r0, r3
 800901c:	f006 fa60 	bl	800f4e0 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(SENSOR_ADC, 100);
 8009020:	4b0b      	ldr	r3, [pc, #44]	; (8009050 <FUN_ADC_GetValue+0x44>)
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	2164      	movs	r1, #100	; 0x64
 8009026:	4618      	mov	r0, r3
 8009028:	f006 fb58 	bl	800f6dc <HAL_ADC_PollForConversion>
	value = HAL_ADC_GetValue(SENSOR_ADC);
 800902c:	4b08      	ldr	r3, [pc, #32]	; (8009050 <FUN_ADC_GetValue+0x44>)
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	4618      	mov	r0, r3
 8009032:	f006 fca8 	bl	800f986 <HAL_ADC_GetValue>
 8009036:	4603      	mov	r3, r0
 8009038:	80fb      	strh	r3, [r7, #6]
	HAL_ADC_Stop(SENSOR_ADC);
 800903a:	4b05      	ldr	r3, [pc, #20]	; (8009050 <FUN_ADC_GetValue+0x44>)
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	4618      	mov	r0, r3
 8009040:	f006 fb18 	bl	800f674 <HAL_ADC_Stop>
	return value;
 8009044:	88fb      	ldrh	r3, [r7, #6]
}
 8009046:	4618      	mov	r0, r3
 8009048:	3708      	adds	r7, #8
 800904a:	46bd      	mov	sp, r7
 800904c:	bd80      	pop	{r7, pc}
 800904e:	bf00      	nop
 8009050:	2000006c 	.word	0x2000006c
 8009054:	00000000 	.word	0x00000000

08009058 <FUN_ADC_Routine>:
/****************************************************************************/
/*	Overview	:															*/
/*	Return value:	void													*/
/****************************************************************************/
void FUN_ADC_Routine(void)
{
 8009058:	b598      	push	{r3, r4, r7, lr}
 800905a:	af00      	add	r7, sp, #0
	//Polling
	adc_value[a_index] = FUN_ADC_GetValue();
 800905c:	4b26      	ldr	r3, [pc, #152]	; (80090f8 <FUN_ADC_Routine+0xa0>)
 800905e:	781b      	ldrb	r3, [r3, #0]
 8009060:	461c      	mov	r4, r3
 8009062:	f7ff ffd3 	bl	800900c <FUN_ADC_GetValue>
 8009066:	4603      	mov	r3, r0
 8009068:	461a      	mov	r2, r3
 800906a:	4b24      	ldr	r3, [pc, #144]	; (80090fc <FUN_ADC_Routine+0xa4>)
 800906c:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
	Co_Sensor = movingAverageFilter(&adc_value[0]);
 8009070:	4822      	ldr	r0, [pc, #136]	; (80090fc <FUN_ADC_Routine+0xa4>)
 8009072:	f000 f84d 	bl	8009110 <movingAverageFilter>
 8009076:	4603      	mov	r3, r0
 8009078:	461a      	mov	r2, r3
 800907a:	4b21      	ldr	r3, [pc, #132]	; (8009100 <FUN_ADC_Routine+0xa8>)
 800907c:	801a      	strh	r2, [r3, #0]
	vout = (float)(Co_Sensor/4096.0)*3.3 ;
 800907e:	4b20      	ldr	r3, [pc, #128]	; (8009100 <FUN_ADC_Routine+0xa8>)
 8009080:	881b      	ldrh	r3, [r3, #0]
 8009082:	4618      	mov	r0, r3
 8009084:	f7ff fa1a 	bl	80084bc <__aeabi_i2d>
 8009088:	f04f 0200 	mov.w	r2, #0
 800908c:	4b1d      	ldr	r3, [pc, #116]	; (8009104 <FUN_ADC_Routine+0xac>)
 800908e:	f7ff fba9 	bl	80087e4 <__aeabi_ddiv>
 8009092:	4602      	mov	r2, r0
 8009094:	460b      	mov	r3, r1
 8009096:	4610      	mov	r0, r2
 8009098:	4619      	mov	r1, r3
 800909a:	f7ff fd5b 	bl	8008b54 <__aeabi_d2f>
 800909e:	4603      	mov	r3, r0
 80090a0:	4618      	mov	r0, r3
 80090a2:	f7ff fa1d 	bl	80084e0 <__aeabi_f2d>
 80090a6:	a312      	add	r3, pc, #72	; (adr r3, 80090f0 <FUN_ADC_Routine+0x98>)
 80090a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090ac:	f7ff fa70 	bl	8008590 <__aeabi_dmul>
 80090b0:	4602      	mov	r2, r0
 80090b2:	460b      	mov	r3, r1
 80090b4:	4610      	mov	r0, r2
 80090b6:	4619      	mov	r1, r3
 80090b8:	f7ff fd4c 	bl	8008b54 <__aeabi_d2f>
 80090bc:	4603      	mov	r3, r0
 80090be:	4a12      	ldr	r2, [pc, #72]	; (8009108 <FUN_ADC_Routine+0xb0>)
 80090c0:	6013      	str	r3, [r2, #0]
	//ppm = Co_Sensor / 100;
	ui.co_100times = Co_Sensor;
 80090c2:	4b0f      	ldr	r3, [pc, #60]	; (8009100 <FUN_ADC_Routine+0xa8>)
 80090c4:	881b      	ldrh	r3, [r3, #0]
 80090c6:	b21a      	sxth	r2, r3
 80090c8:	4b10      	ldr	r3, [pc, #64]	; (800910c <FUN_ADC_Routine+0xb4>)
 80090ca:	809a      	strh	r2, [r3, #4]
	if(++a_index >= ADC_BUFF_MAX)
 80090cc:	4b0a      	ldr	r3, [pc, #40]	; (80090f8 <FUN_ADC_Routine+0xa0>)
 80090ce:	781b      	ldrb	r3, [r3, #0]
 80090d0:	3301      	adds	r3, #1
 80090d2:	b2da      	uxtb	r2, r3
 80090d4:	4b08      	ldr	r3, [pc, #32]	; (80090f8 <FUN_ADC_Routine+0xa0>)
 80090d6:	701a      	strb	r2, [r3, #0]
 80090d8:	4b07      	ldr	r3, [pc, #28]	; (80090f8 <FUN_ADC_Routine+0xa0>)
 80090da:	781b      	ldrb	r3, [r3, #0]
 80090dc:	2b1d      	cmp	r3, #29
 80090de:	d902      	bls.n	80090e6 <FUN_ADC_Routine+0x8e>
	{
		a_index = 0;
 80090e0:	4b05      	ldr	r3, [pc, #20]	; (80090f8 <FUN_ADC_Routine+0xa0>)
 80090e2:	2200      	movs	r2, #0
 80090e4:	701a      	strb	r2, [r3, #0]
	}

	//DMA
	//HAL_ADC_Start_DMA(SENSOR_ADC, (uint32_t *)adc_val, 1);
}
 80090e6:	bf00      	nop
 80090e8:	bd98      	pop	{r3, r4, r7, pc}
 80090ea:	bf00      	nop
 80090ec:	f3af 8000 	nop.w
 80090f0:	66666666 	.word	0x66666666
 80090f4:	400a6666 	.word	0x400a6666
 80090f8:	200000b4 	.word	0x200000b4
 80090fc:	20000078 	.word	0x20000078
 8009100:	200000b6 	.word	0x200000b6
 8009104:	40b00000 	.word	0x40b00000
 8009108:	200000b8 	.word	0x200000b8
 800910c:	200004f0 	.word	0x200004f0

08009110 <movingAverageFilter>:

uint16_t movingAverageFilter(uint16_t * buf)
{
 8009110:	b480      	push	{r7}
 8009112:	b085      	sub	sp, #20
 8009114:	af00      	add	r7, sp, #0
 8009116:	6078      	str	r0, [r7, #4]
	uint8_t valid_cnt = 0;
 8009118:	2300      	movs	r3, #0
 800911a:	73fb      	strb	r3, [r7, #15]
	uint16_t totalSum = 0;
 800911c:	2300      	movs	r3, #0
 800911e:	81bb      	strh	r3, [r7, #12]
	uint16_t average = 0;
 8009120:	2300      	movs	r3, #0
 8009122:	817b      	strh	r3, [r7, #10]

	for(uint8_t i = 0; i < ADC_BUFF_MAX; i++)
 8009124:	2300      	movs	r3, #0
 8009126:	727b      	strb	r3, [r7, #9]
 8009128:	e014      	b.n	8009154 <movingAverageFilter+0x44>
	{
		if(buf[i] > 0){
 800912a:	7a7b      	ldrb	r3, [r7, #9]
 800912c:	005b      	lsls	r3, r3, #1
 800912e:	687a      	ldr	r2, [r7, #4]
 8009130:	4413      	add	r3, r2
 8009132:	881b      	ldrh	r3, [r3, #0]
 8009134:	2b00      	cmp	r3, #0
 8009136:	d00a      	beq.n	800914e <movingAverageFilter+0x3e>
			valid_cnt++;
 8009138:	7bfb      	ldrb	r3, [r7, #15]
 800913a:	3301      	adds	r3, #1
 800913c:	73fb      	strb	r3, [r7, #15]
			totalSum += buf[i];
 800913e:	7a7b      	ldrb	r3, [r7, #9]
 8009140:	005b      	lsls	r3, r3, #1
 8009142:	687a      	ldr	r2, [r7, #4]
 8009144:	4413      	add	r3, r2
 8009146:	881a      	ldrh	r2, [r3, #0]
 8009148:	89bb      	ldrh	r3, [r7, #12]
 800914a:	4413      	add	r3, r2
 800914c:	81bb      	strh	r3, [r7, #12]
	for(uint8_t i = 0; i < ADC_BUFF_MAX; i++)
 800914e:	7a7b      	ldrb	r3, [r7, #9]
 8009150:	3301      	adds	r3, #1
 8009152:	727b      	strb	r3, [r7, #9]
 8009154:	7a7b      	ldrb	r3, [r7, #9]
 8009156:	2b1d      	cmp	r3, #29
 8009158:	d9e7      	bls.n	800912a <movingAverageFilter+0x1a>
		}
	}
	if(valid_cnt > 0)
 800915a:	7bfb      	ldrb	r3, [r7, #15]
 800915c:	2b00      	cmp	r3, #0
 800915e:	d004      	beq.n	800916a <movingAverageFilter+0x5a>
	{
		average = totalSum / valid_cnt;
 8009160:	89ba      	ldrh	r2, [r7, #12]
 8009162:	7bfb      	ldrb	r3, [r7, #15]
 8009164:	fb92 f3f3 	sdiv	r3, r2, r3
 8009168:	817b      	strh	r3, [r7, #10]
	}
	return average;
 800916a:	897b      	ldrh	r3, [r7, #10]

}
 800916c:	4618      	mov	r0, r3
 800916e:	3714      	adds	r7, #20
 8009170:	46bd      	mov	sp, r7
 8009172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009176:	4770      	bx	lr

08009178 <setDeviceMode>:
struct CsPin csPin = {SMK_CS__GPIO_Port, SMK_CS__Pin};


//----------------------------------------------------------------------------------------------------------------------

void setDeviceMode(SPI_HandleTypeDef hspi, DeviceStates state, struct CsPin csPin) {
 8009178:	b084      	sub	sp, #16
 800917a:	b5b0      	push	{r4, r5, r7, lr}
 800917c:	b09c      	sub	sp, #112	; 0x70
 800917e:	af1a      	add	r7, sp, #104	; 0x68
 8009180:	f107 0418 	add.w	r4, r7, #24
 8009184:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    uint16_t registerValue = 0;
 8009188:	2300      	movs	r3, #0
 800918a:	80fb      	strh	r3, [r7, #6]
    switch (state) {
 800918c:	f897 307c 	ldrb.w	r3, [r7, #124]	; 0x7c
 8009190:	2b02      	cmp	r3, #2
 8009192:	d00c      	beq.n	80091ae <setDeviceMode+0x36>
 8009194:	2b02      	cmp	r3, #2
 8009196:	dc0d      	bgt.n	80091b4 <setDeviceMode+0x3c>
 8009198:	2b00      	cmp	r3, #0
 800919a:	d002      	beq.n	80091a2 <setDeviceMode+0x2a>
 800919c:	2b01      	cmp	r3, #1
 800919e:	d003      	beq.n	80091a8 <setDeviceMode+0x30>
 80091a0:	e008      	b.n	80091b4 <setDeviceMode+0x3c>
        case STANDBY:
            registerValue = 0x00;
 80091a2:	2300      	movs	r3, #0
 80091a4:	80fb      	strh	r3, [r7, #6]
            break;
 80091a6:	e008      	b.n	80091ba <setDeviceMode+0x42>
        case PROGRAM:
            registerValue = 0x01;
 80091a8:	2301      	movs	r3, #1
 80091aa:	80fb      	strh	r3, [r7, #6]
            break;
 80091ac:	e005      	b.n	80091ba <setDeviceMode+0x42>
        case NORMAL:
            registerValue = 0x02;
 80091ae:	2302      	movs	r3, #2
 80091b0:	80fb      	strh	r3, [r7, #6]
            break;
 80091b2:	e002      	b.n	80091ba <setDeviceMode+0x42>
        default:
        	registerValue = 0x00;
 80091b4:	2300      	movs	r3, #0
 80091b6:	80fb      	strh	r3, [r7, #6]
            break;
 80091b8:	bf00      	nop
    }
    while(writeToRegister(MODE_REGISTER, registerValue, hspi, csPin, true) != HAL_OK);
 80091ba:	bf00      	nop
 80091bc:	2510      	movs	r5, #16
 80091be:	88fc      	ldrh	r4, [r7, #6]
 80091c0:	2301      	movs	r3, #1
 80091c2:	9319      	str	r3, [sp, #100]	; 0x64
 80091c4:	aa17      	add	r2, sp, #92	; 0x5c
 80091c6:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80091ca:	e893 0003 	ldmia.w	r3, {r0, r1}
 80091ce:	e882 0003 	stmia.w	r2, {r0, r1}
 80091d2:	4668      	mov	r0, sp
 80091d4:	f107 0320 	add.w	r3, r7, #32
 80091d8:	225c      	movs	r2, #92	; 0x5c
 80091da:	4619      	mov	r1, r3
 80091dc:	f00e f96e 	bl	80174bc <memcpy>
 80091e0:	f107 0318 	add.w	r3, r7, #24
 80091e4:	cb0c      	ldmia	r3, {r2, r3}
 80091e6:	4621      	mov	r1, r4
 80091e8:	4628      	mov	r0, r5
 80091ea:	f000 f80b 	bl	8009204 <writeToRegister>
 80091ee:	4603      	mov	r3, r0
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d1e3      	bne.n	80091bc <setDeviceMode+0x44>
}
 80091f4:	bf00      	nop
 80091f6:	bf00      	nop
 80091f8:	3708      	adds	r7, #8
 80091fa:	46bd      	mov	sp, r7
 80091fc:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8009200:	b004      	add	sp, #16
 8009202:	4770      	bx	lr

08009204 <writeToRegister>:

//----------------------------------------------------------------------------------------------------------------------

HAL_StatusTypeDef writeToRegister(const uint8_t registerAddress, const uint16_t data, SPI_HandleTypeDef hspi, struct CsPin csPin, bool isVerifyWriting) {
 8009204:	b082      	sub	sp, #8
 8009206:	b590      	push	{r4, r7, lr}
 8009208:	b09d      	sub	sp, #116	; 0x74
 800920a:	af18      	add	r7, sp, #96	; 0x60
 800920c:	f107 0420 	add.w	r4, r7, #32
 8009210:	e884 000c 	stmia.w	r4, {r2, r3}
 8009214:	4603      	mov	r3, r0
 8009216:	71fb      	strb	r3, [r7, #7]
 8009218:	460b      	mov	r3, r1
 800921a:	80bb      	strh	r3, [r7, #4]
    uint16_t dataRead = 0;
 800921c:	2300      	movs	r3, #0
 800921e:	81fb      	strh	r3, [r7, #14]
    // address 7bits ,1bit W/R =1
    union SpiRegisterData spiRegisterData = {.dataFormat = {0, 0, 0, 0}};
 8009220:	2300      	movs	r3, #0
 8009222:	60bb      	str	r3, [r7, #8]
    spiRegisterData.dataFormat.registerAddress = registerAddress;
 8009224:	79fb      	ldrb	r3, [r7, #7]
 8009226:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800922a:	b2da      	uxtb	r2, r3
 800922c:	7a3b      	ldrb	r3, [r7, #8]
 800922e:	f362 0347 	bfi	r3, r2, #1, #7
 8009232:	723b      	strb	r3, [r7, #8]
    spiRegisterData.dataFormat.writeReadBit = 0x01;
 8009234:	7a3b      	ldrb	r3, [r7, #8]
 8009236:	f043 0301 	orr.w	r3, r3, #1
 800923a:	723b      	strb	r3, [r7, #8]
    spiRegisterData.dataFormat.msb = (data >> 8) & 0xFF; // MSB
 800923c:	88bb      	ldrh	r3, [r7, #4]
 800923e:	0a1b      	lsrs	r3, r3, #8
 8009240:	b29b      	uxth	r3, r3
 8009242:	b2db      	uxtb	r3, r3
 8009244:	727b      	strb	r3, [r7, #9]
    spiRegisterData.dataFormat.lsb = data & 0xFF;    // LSB
 8009246:	88bb      	ldrh	r3, [r7, #4]
 8009248:	b2db      	uxtb	r3, r3
 800924a:	72bb      	strb	r3, [r7, #10]

    HAL_GPIO_WritePin(csPin.gpio, csPin.gpioPinMask, GPIO_PIN_RESET);
 800924c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009250:	f8b7 1088 	ldrh.w	r1, [r7, #136]	; 0x88
 8009254:	2200      	movs	r2, #0
 8009256:	4618      	mov	r0, r3
 8009258:	f008 fc3a 	bl	8011ad0 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi, (uint8_t *) &spiRegisterData, 3, 100);
 800925c:	f107 0108 	add.w	r1, r7, #8
 8009260:	2364      	movs	r3, #100	; 0x64
 8009262:	2203      	movs	r2, #3
 8009264:	f107 0020 	add.w	r0, r7, #32
 8009268:	f00a fb05 	bl	8013876 <HAL_SPI_Transmit>

    HAL_GPIO_WritePin(csPin.gpio, csPin.gpioPinMask, GPIO_PIN_SET);
 800926c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009270:	f8b7 1088 	ldrh.w	r1, [r7, #136]	; 0x88
 8009274:	2201      	movs	r2, #1
 8009276:	4618      	mov	r0, r3
 8009278:	f008 fc2a 	bl	8011ad0 <HAL_GPIO_WritePin>
    if (isVerifyWriting) {
 800927c:	f897 308c 	ldrb.w	r3, [r7, #140]	; 0x8c
 8009280:	2b00      	cmp	r3, #0
 8009282:	d01e      	beq.n	80092c2 <writeToRegister+0xbe>
        dataRead = readRegisterData(registerAddress, hspi, csPin);
 8009284:	79fc      	ldrb	r4, [r7, #7]
 8009286:	aa16      	add	r2, sp, #88	; 0x58
 8009288:	f107 0384 	add.w	r3, r7, #132	; 0x84
 800928c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009290:	e882 0003 	stmia.w	r2, {r0, r1}
 8009294:	4668      	mov	r0, sp
 8009296:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800929a:	2258      	movs	r2, #88	; 0x58
 800929c:	4619      	mov	r1, r3
 800929e:	f00e f90d 	bl	80174bc <memcpy>
 80092a2:	f107 0320 	add.w	r3, r7, #32
 80092a6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80092a8:	4620      	mov	r0, r4
 80092aa:	f000 f813 	bl	80092d4 <readRegisterData>
 80092ae:	4603      	mov	r3, r0
 80092b0:	81fb      	strh	r3, [r7, #14]
        if (dataRead == data) {
 80092b2:	89fa      	ldrh	r2, [r7, #14]
 80092b4:	88bb      	ldrh	r3, [r7, #4]
 80092b6:	429a      	cmp	r2, r3
 80092b8:	d101      	bne.n	80092be <writeToRegister+0xba>
            return HAL_OK;
 80092ba:	2300      	movs	r3, #0
 80092bc:	e002      	b.n	80092c4 <writeToRegister+0xc0>
        }
        return HAL_ERROR;
 80092be:	2301      	movs	r3, #1
 80092c0:	e000      	b.n	80092c4 <writeToRegister+0xc0>
    }
    return HAL_OK;
 80092c2:	2300      	movs	r3, #0
}
 80092c4:	4618      	mov	r0, r3
 80092c6:	3714      	adds	r7, #20
 80092c8:	46bd      	mov	sp, r7
 80092ca:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 80092ce:	b002      	add	sp, #8
 80092d0:	4770      	bx	lr
	...

080092d4 <readRegisterData>:

//----------------------------------------------------------------------------------------------------------------------

uint16_t readRegisterData(const uint8_t registerAddress, SPI_HandleTypeDef hspi, struct CsPin csPin) {
 80092d4:	b084      	sub	sp, #16
 80092d6:	b590      	push	{r4, r7, lr}
 80092d8:	b087      	sub	sp, #28
 80092da:	af02      	add	r7, sp, #8
 80092dc:	4604      	mov	r4, r0
 80092de:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80092e2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 80092e6:	4623      	mov	r3, r4
 80092e8:	71fb      	strb	r3, [r7, #7]

    uint8_t rxData[3] = {0, 0, 0};
 80092ea:	4a20      	ldr	r2, [pc, #128]	; (800936c <readRegisterData+0x98>)
 80092ec:	f107 030c 	add.w	r3, r7, #12
 80092f0:	6812      	ldr	r2, [r2, #0]
 80092f2:	4611      	mov	r1, r2
 80092f4:	8019      	strh	r1, [r3, #0]
 80092f6:	3302      	adds	r3, #2
 80092f8:	0c12      	lsrs	r2, r2, #16
 80092fa:	701a      	strb	r2, [r3, #0]
    // address 7bits ,1bit W/R =0
    union SpiRegisterData spiRegisterData = {.dataFormat = {0, 0, 0, 0}};
 80092fc:	2300      	movs	r3, #0
 80092fe:	60bb      	str	r3, [r7, #8]
    spiRegisterData.dataFormat.registerAddress = registerAddress;
 8009300:	79fb      	ldrb	r3, [r7, #7]
 8009302:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009306:	b2da      	uxtb	r2, r3
 8009308:	7a3b      	ldrb	r3, [r7, #8]
 800930a:	f362 0347 	bfi	r3, r2, #1, #7
 800930e:	723b      	strb	r3, [r7, #8]
    spiRegisterData.dataFormat.writeReadBit = 0x00;
 8009310:	7a3b      	ldrb	r3, [r7, #8]
 8009312:	f36f 0300 	bfc	r3, #0, #1
 8009316:	723b      	strb	r3, [r7, #8]


    HAL_GPIO_WritePin(csPin.gpio, csPin.gpioPinMask, GPIO_PIN_RESET);
 8009318:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800931c:	f8b7 108c 	ldrh.w	r1, [r7, #140]	; 0x8c
 8009320:	2200      	movs	r2, #0
 8009322:	4618      	mov	r0, r3
 8009324:	f008 fbd4 	bl	8011ad0 <HAL_GPIO_WritePin>
    // register size is always 2 bytes + 1 Byte for Address
    HAL_SPI_TransmitReceive(&hspi, (uint8_t *) (&spiRegisterData), rxData, 3, 100);
 8009328:	f107 020c 	add.w	r2, r7, #12
 800932c:	f107 0108 	add.w	r1, r7, #8
 8009330:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8009334:	2364      	movs	r3, #100	; 0x64
 8009336:	9300      	str	r3, [sp, #0]
 8009338:	2303      	movs	r3, #3
 800933a:	f00a fc0a 	bl	8013b52 <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin(csPin.gpio, csPin.gpioPinMask, GPIO_PIN_SET);
 800933e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009342:	f8b7 108c 	ldrh.w	r1, [r7, #140]	; 0x8c
 8009346:	2201      	movs	r2, #1
 8009348:	4618      	mov	r0, r3
 800934a:	f008 fbc1 	bl	8011ad0 <HAL_GPIO_WritePin>
    return ((rxData[1] << 8) + rxData[2]);
 800934e:	7b7b      	ldrb	r3, [r7, #13]
 8009350:	b29b      	uxth	r3, r3
 8009352:	021b      	lsls	r3, r3, #8
 8009354:	b29a      	uxth	r2, r3
 8009356:	7bbb      	ldrb	r3, [r7, #14]
 8009358:	b29b      	uxth	r3, r3
 800935a:	4413      	add	r3, r2
 800935c:	b29b      	uxth	r3, r3
}
 800935e:	4618      	mov	r0, r3
 8009360:	3714      	adds	r7, #20
 8009362:	46bd      	mov	sp, r7
 8009364:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8009368:	b004      	add	sp, #16
 800936a:	4770      	bx	lr
 800936c:	080175f0 	.word	0x080175f0

08009370 <smokeSensorADPD188Init>:
    return HAL_ERROR;
}

//----------------------------------------------------------------------------------------------------------------------

HAL_StatusTypeDef smokeSensorADPD188Init(SPI_HandleTypeDef hspi, struct CsPin csPin) {
 8009370:	b084      	sub	sp, #16
 8009372:	b5b0      	push	{r4, r5, r7, lr}
 8009374:	b09c      	sub	sp, #112	; 0x70
 8009376:	af1a      	add	r7, sp, #104	; 0x68
 8009378:	f107 0418 	add.w	r4, r7, #24
 800937c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    uint16_t mode = 0;
 8009380:	2300      	movs	r3, #0
 8009382:	80fb      	strh	r3, [r7, #6]
    //read_fifo_state=0;
    // run  recommended start-up sequence defined in the DS P 24

    // 1- enable 32K clock
    union SampleClockRegister sampleClockRegister = {.bits = {0x12, 0, 1, 0, 0x26}};
 8009384:	4b44      	ldr	r3, [pc, #272]	; (8009498 <smokeSensorADPD188Init+0x128>)
 8009386:	881b      	ldrh	r3, [r3, #0]
 8009388:	80bb      	strh	r3, [r7, #4]
    while(writeToRegister(SAMPLE_CLK_REGISTER, sampleClockRegister.raw, hspi, csPin, true) != HAL_OK);
 800938a:	bf00      	nop
 800938c:	254b      	movs	r5, #75	; 0x4b
 800938e:	88bc      	ldrh	r4, [r7, #4]
 8009390:	2301      	movs	r3, #1
 8009392:	9319      	str	r3, [sp, #100]	; 0x64
 8009394:	aa17      	add	r2, sp, #92	; 0x5c
 8009396:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800939a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800939e:	e882 0003 	stmia.w	r2, {r0, r1}
 80093a2:	4668      	mov	r0, sp
 80093a4:	f107 0320 	add.w	r3, r7, #32
 80093a8:	225c      	movs	r2, #92	; 0x5c
 80093aa:	4619      	mov	r1, r3
 80093ac:	f00e f886 	bl	80174bc <memcpy>
 80093b0:	f107 0318 	add.w	r3, r7, #24
 80093b4:	cb0c      	ldmia	r3, {r2, r3}
 80093b6:	4621      	mov	r1, r4
 80093b8:	4628      	mov	r0, r5
 80093ba:	f7ff ff23 	bl	8009204 <writeToRegister>
 80093be:	4603      	mov	r3, r0
 80093c0:	2b00      	cmp	r3, #0
 80093c2:	d1e3      	bne.n	800938c <smokeSensorADPD188Init+0x1c>

    // 2- go to Program mode
    setDeviceMode(hspi, PROGRAM, csPin);
 80093c4:	aa16      	add	r2, sp, #88	; 0x58
 80093c6:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80093ca:	e893 0003 	ldmia.w	r3, {r0, r1}
 80093ce:	e882 0003 	stmia.w	r2, {r0, r1}
 80093d2:	2301      	movs	r3, #1
 80093d4:	9315      	str	r3, [sp, #84]	; 0x54
 80093d6:	4668      	mov	r0, sp
 80093d8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80093dc:	2254      	movs	r2, #84	; 0x54
 80093de:	4619      	mov	r1, r3
 80093e0:	f00e f86c 	bl	80174bc <memcpy>
 80093e4:	f107 0318 	add.w	r3, r7, #24
 80093e8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80093ea:	f7ff fec5 	bl	8009178 <setDeviceMode>
    // 3-   additional configurations --> default config
    // config the sensor with recommended configurations except for sampling frequency and fifo update
    config(hspi, csPin);
 80093ee:	aa15      	add	r2, sp, #84	; 0x54
 80093f0:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80093f4:	e893 0003 	ldmia.w	r3, {r0, r1}
 80093f8:	e882 0003 	stmia.w	r2, {r0, r1}
 80093fc:	4668      	mov	r0, sp
 80093fe:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8009402:	2254      	movs	r2, #84	; 0x54
 8009404:	4619      	mov	r1, r3
 8009406:	f00e f859 	bl	80174bc <memcpy>
 800940a:	f107 0318 	add.w	r3, r7, #24
 800940e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8009410:	f000 fa74 	bl	80098fc <config>

    // 4-go to Normal Mode
    setDeviceMode(hspi, NORMAL, csPin);
 8009414:	aa16      	add	r2, sp, #88	; 0x58
 8009416:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800941a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800941e:	e882 0003 	stmia.w	r2, {r0, r1}
 8009422:	2302      	movs	r3, #2
 8009424:	9315      	str	r3, [sp, #84]	; 0x54
 8009426:	4668      	mov	r0, sp
 8009428:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800942c:	2254      	movs	r2, #84	; 0x54
 800942e:	4619      	mov	r1, r3
 8009430:	f00e f844 	bl	80174bc <memcpy>
 8009434:	f107 0318 	add.w	r3, r7, #24
 8009438:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800943a:	f7ff fe9d 	bl	8009178 <setDeviceMode>
    mode = readRegisterData(MODE_REGISTER, hspi, csPin);
 800943e:	2410      	movs	r4, #16
 8009440:	aa16      	add	r2, sp, #88	; 0x58
 8009442:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8009446:	e893 0003 	ldmia.w	r3, {r0, r1}
 800944a:	e882 0003 	stmia.w	r2, {r0, r1}
 800944e:	4668      	mov	r0, sp
 8009450:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009454:	2258      	movs	r2, #88	; 0x58
 8009456:	4619      	mov	r1, r3
 8009458:	f00e f830 	bl	80174bc <memcpy>
 800945c:	f107 0318 	add.w	r3, r7, #24
 8009460:	cb0e      	ldmia	r3, {r1, r2, r3}
 8009462:	4620      	mov	r0, r4
 8009464:	f7ff ff36 	bl	80092d4 <readRegisterData>
 8009468:	4603      	mov	r3, r0
 800946a:	80fb      	strh	r3, [r7, #6]

    HAL_Delay(500);
 800946c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8009470:	f005 fbce 	bl	800ec10 <HAL_Delay>

    startTime = HAL_GetTick();
 8009474:	f005 fbc0 	bl	800ebf8 <HAL_GetTick>
 8009478:	4603      	mov	r3, r0
 800947a:	4a08      	ldr	r2, [pc, #32]	; (800949c <smokeSensorADPD188Init+0x12c>)
 800947c:	6013      	str	r3, [r2, #0]

    if (mode == 2)  // mode =2  --> Normal mode
 800947e:	88fb      	ldrh	r3, [r7, #6]
 8009480:	2b02      	cmp	r3, #2
 8009482:	d101      	bne.n	8009488 <smokeSensorADPD188Init+0x118>
    {
        return HAL_OK;
 8009484:	2300      	movs	r3, #0
 8009486:	e000      	b.n	800948a <smokeSensorADPD188Init+0x11a>
    }
    return HAL_ERROR;
 8009488:	2301      	movs	r3, #1

    // startTime = HAL_GetTick();
}
 800948a:	4618      	mov	r0, r3
 800948c:	3708      	adds	r7, #8
 800948e:	46bd      	mov	sp, r7
 8009490:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8009494:	b004      	add	sp, #16
 8009496:	4770      	bx	lr
 8009498:	080175f4 	.word	0x080175f4
 800949c:	200000bc 	.word	0x200000bc

080094a0 <readFifo>:


uint8_t Mode_Flag = 0;
_ADP_rawData readRawData;
_ADP_rawData readFifo(SPI_HandleTypeDef hspi, struct CsPin csPin)
{
 80094a0:	b084      	sub	sp, #16
 80094a2:	b5b0      	push	{r4, r5, r7, lr}
 80094a4:	b0a0      	sub	sp, #128	; 0x80
 80094a6:	af18      	add	r7, sp, #96	; 0x60
 80094a8:	f107 0430 	add.w	r4, r7, #48	; 0x30
 80094ac:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  // read 64 bits of fifo  (32 bits for each slot )
    uint16_t rxData[4] = {};
 80094b0:	f107 030c 	add.w	r3, r7, #12
 80094b4:	2200      	movs	r2, #0
 80094b6:	601a      	str	r2, [r3, #0]
 80094b8:	605a      	str	r2, [r3, #4]
    union FifoData fifoData = {.bytes = {0, 0}, .raw = 0};
 80094ba:	f04f 0200 	mov.w	r2, #0
 80094be:	f04f 0300 	mov.w	r3, #0
 80094c2:	e9c7 2300 	strd	r2, r3, [r7]

    // read Fifo data
     if (read_fifo_state==0)
 80094c6:	4b5f      	ldr	r3, [pc, #380]	; (8009644 <readFifo+0x1a4>)
 80094c8:	781b      	ldrb	r3, [r3, #0]
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	d139      	bne.n	8009542 <readFifo+0xa2>
     {
       uint32_t cnt_1000ms_fifo=HAL_GetTick();
 80094ce:	f005 fb93 	bl	800ebf8 <HAL_GetTick>
 80094d2:	61b8      	str	r0, [r7, #24]

       // after 1000 ms, data reading start!
       if ( abs(startTime - cnt_1000ms_fifo) >= 1000 )
 80094d4:	4b5c      	ldr	r3, [pc, #368]	; (8009648 <readFifo+0x1a8>)
 80094d6:	681a      	ldr	r2, [r3, #0]
 80094d8:	69bb      	ldr	r3, [r7, #24]
 80094da:	1ad3      	subs	r3, r2, r3
 80094dc:	2b00      	cmp	r3, #0
 80094de:	bfb8      	it	lt
 80094e0:	425b      	neglt	r3, r3
 80094e2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80094e6:	db2c      	blt.n	8009542 <readFifo+0xa2>
       {
    	 uint8_t isChange = 0;
 80094e8:	2300      	movs	r3, #0
 80094ea:	77fb      	strb	r3, [r7, #31]
    	 if(abs(ui.IR_Offset - IR_Offset) > 20)
 80094ec:	4b57      	ldr	r3, [pc, #348]	; (800964c <readFifo+0x1ac>)
 80094ee:	899b      	ldrh	r3, [r3, #12]
 80094f0:	461a      	mov	r2, r3
 80094f2:	4b57      	ldr	r3, [pc, #348]	; (8009650 <readFifo+0x1b0>)
 80094f4:	881b      	ldrh	r3, [r3, #0]
 80094f6:	1ad3      	subs	r3, r2, r3
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	bfb8      	it	lt
 80094fc:	425b      	neglt	r3, r3
 80094fe:	2b14      	cmp	r3, #20
 8009500:	dd05      	ble.n	800950e <readFifo+0x6e>
    	 {
    		 ui.IR_Offset = IR_Offset;
 8009502:	4b53      	ldr	r3, [pc, #332]	; (8009650 <readFifo+0x1b0>)
 8009504:	881a      	ldrh	r2, [r3, #0]
 8009506:	4b51      	ldr	r3, [pc, #324]	; (800964c <readFifo+0x1ac>)
 8009508:	819a      	strh	r2, [r3, #12]
    		 isChange = 1;
 800950a:	2301      	movs	r3, #1
 800950c:	77fb      	strb	r3, [r7, #31]
    	 }
    	 if(abs(ui.Blue_IR_Offset - Blue_IR_Offset) > 20){
 800950e:	4b4f      	ldr	r3, [pc, #316]	; (800964c <readFifo+0x1ac>)
 8009510:	89db      	ldrh	r3, [r3, #14]
 8009512:	461a      	mov	r2, r3
 8009514:	4b4f      	ldr	r3, [pc, #316]	; (8009654 <readFifo+0x1b4>)
 8009516:	881b      	ldrh	r3, [r3, #0]
 8009518:	1ad3      	subs	r3, r2, r3
 800951a:	2b00      	cmp	r3, #0
 800951c:	bfb8      	it	lt
 800951e:	425b      	neglt	r3, r3
 8009520:	2b14      	cmp	r3, #20
 8009522:	dd05      	ble.n	8009530 <readFifo+0x90>
    		 ui.Blue_IR_Offset = Blue_IR_Offset;
 8009524:	4b4b      	ldr	r3, [pc, #300]	; (8009654 <readFifo+0x1b4>)
 8009526:	881a      	ldrh	r2, [r3, #0]
 8009528:	4b48      	ldr	r3, [pc, #288]	; (800964c <readFifo+0x1ac>)
 800952a:	81da      	strh	r2, [r3, #14]
    		 isChange = 1;
 800952c:	2301      	movs	r3, #1
 800952e:	77fb      	strb	r3, [r7, #31]
    	 }
    	 if(isChange){
 8009530:	7ffb      	ldrb	r3, [r7, #31]
 8009532:	2b00      	cmp	r3, #0
 8009534:	d002      	beq.n	800953c <readFifo+0x9c>
             EEPROM.SaveData_Flag = 1;
 8009536:	4b48      	ldr	r3, [pc, #288]	; (8009658 <readFifo+0x1b8>)
 8009538:	2201      	movs	r2, #1
 800953a:	701a      	strb	r2, [r3, #0]
    	 }
         read_fifo_state = 1;
 800953c:	4b41      	ldr	r3, [pc, #260]	; (8009644 <readFifo+0x1a4>)
 800953e:	2201      	movs	r2, #1
 8009540:	701a      	strb	r2, [r3, #0]
       }
     }


    for (uint8_t i = 0; i < 4; i++)
 8009542:	2300      	movs	r3, #0
 8009544:	77bb      	strb	r3, [r7, #30]
 8009546:	e01f      	b.n	8009588 <readFifo+0xe8>
    {
        rxData[i] = readRegisterData(FIFO_ACCESS_REGISTER, hspi, csPin);
 8009548:	2560      	movs	r5, #96	; 0x60
 800954a:	7fbc      	ldrb	r4, [r7, #30]
 800954c:	aa16      	add	r2, sp, #88	; 0x58
 800954e:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8009552:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009556:	e882 0003 	stmia.w	r2, {r0, r1}
 800955a:	4668      	mov	r0, sp
 800955c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8009560:	2258      	movs	r2, #88	; 0x58
 8009562:	4619      	mov	r1, r3
 8009564:	f00d ffaa 	bl	80174bc <memcpy>
 8009568:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800956c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800956e:	4628      	mov	r0, r5
 8009570:	f7ff feb0 	bl	80092d4 <readRegisterData>
 8009574:	4603      	mov	r3, r0
 8009576:	461a      	mov	r2, r3
 8009578:	0063      	lsls	r3, r4, #1
 800957a:	3320      	adds	r3, #32
 800957c:	443b      	add	r3, r7
 800957e:	f823 2c14 	strh.w	r2, [r3, #-20]
    for (uint8_t i = 0; i < 4; i++)
 8009582:	7fbb      	ldrb	r3, [r7, #30]
 8009584:	3301      	adds	r3, #1
 8009586:	77bb      	strb	r3, [r7, #30]
 8009588:	7fbb      	ldrb	r3, [r7, #30]
 800958a:	2b03      	cmp	r3, #3
 800958c:	d9dc      	bls.n	8009548 <readFifo+0xa8>
    	setDeviceMode(hspi, NORMAL, csPin);
    }
    */


    setDeviceMode(hspi, PROGRAM, csPin);
 800958e:	aa16      	add	r2, sp, #88	; 0x58
 8009590:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8009594:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009598:	e882 0003 	stmia.w	r2, {r0, r1}
 800959c:	2301      	movs	r3, #1
 800959e:	9315      	str	r3, [sp, #84]	; 0x54
 80095a0:	4668      	mov	r0, sp
 80095a2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80095a6:	2254      	movs	r2, #84	; 0x54
 80095a8:	4619      	mov	r1, r3
 80095aa:	f00d ff87 	bl	80174bc <memcpy>
 80095ae:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80095b2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80095b4:	f7ff fde0 	bl	8009178 <setDeviceMode>

   // HAL_Delay(2);

    setDeviceMode(hspi, NORMAL, csPin);
 80095b8:	aa16      	add	r2, sp, #88	; 0x58
 80095ba:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80095be:	e893 0003 	ldmia.w	r3, {r0, r1}
 80095c2:	e882 0003 	stmia.w	r2, {r0, r1}
 80095c6:	2302      	movs	r3, #2
 80095c8:	9315      	str	r3, [sp, #84]	; 0x54
 80095ca:	4668      	mov	r0, sp
 80095cc:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80095d0:	2254      	movs	r2, #84	; 0x54
 80095d2:	4619      	mov	r1, r3
 80095d4:	f00d ff72 	bl	80174bc <memcpy>
 80095d8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80095dc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80095de:	f7ff fdcb 	bl	8009178 <setDeviceMode>



    // copy rxData into fifoData structure
    memcpy(&fifoData.raw, rxData, 8);
 80095e2:	f107 010c 	add.w	r1, r7, #12
 80095e6:	463b      	mov	r3, r7
 80095e8:	2208      	movs	r2, #8
 80095ea:	4618      	mov	r0, r3
 80095ec:	f00d ff66 	bl	80174bc <memcpy>

    // adp raw data
    Data_A = (fifoData.raw >> 32)&0xffff;  // blue_led value default 780~790
 80095f0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80095f4:	f04f 0200 	mov.w	r2, #0
 80095f8:	f04f 0300 	mov.w	r3, #0
 80095fc:	000a      	movs	r2, r1
 80095fe:	2300      	movs	r3, #0
 8009600:	b292      	uxth	r2, r2
 8009602:	4b16      	ldr	r3, [pc, #88]	; (800965c <readFifo+0x1bc>)
 8009604:	801a      	strh	r2, [r3, #0]
    Data_B = fifoData.raw&0xffff;          // infra_red_led value default 480~500
 8009606:	e9d7 2300 	ldrd	r2, r3, [r7]
 800960a:	b292      	uxth	r2, r2
 800960c:	4b14      	ldr	r3, [pc, #80]	; (8009660 <readFifo+0x1c0>)
 800960e:	801a      	strh	r2, [r3, #0]

    // check_err_data using stop point-----
    readRawData.raw_ADP_Data_A=Data_A;
 8009610:	4b12      	ldr	r3, [pc, #72]	; (800965c <readFifo+0x1bc>)
 8009612:	881a      	ldrh	r2, [r3, #0]
 8009614:	4b13      	ldr	r3, [pc, #76]	; (8009664 <readFifo+0x1c4>)
 8009616:	801a      	strh	r2, [r3, #0]
    readRawData.raw_ADP_Data_B=Data_B;
 8009618:	4b11      	ldr	r3, [pc, #68]	; (8009660 <readFifo+0x1c0>)
 800961a:	881a      	ldrh	r2, [r3, #0]
 800961c:	4b11      	ldr	r3, [pc, #68]	; (8009664 <readFifo+0x1c4>)
 800961e:	805a      	strh	r2, [r3, #2]

    return readRawData;
 8009620:	4b10      	ldr	r3, [pc, #64]	; (8009664 <readFifo+0x1c4>)
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	617b      	str	r3, [r7, #20]
 8009626:	2300      	movs	r3, #0
 8009628:	8aba      	ldrh	r2, [r7, #20]
 800962a:	f362 030f 	bfi	r3, r2, #0, #16
 800962e:	8afa      	ldrh	r2, [r7, #22]
 8009630:	f362 431f 	bfi	r3, r2, #16, #16


}
 8009634:	4618      	mov	r0, r3
 8009636:	3720      	adds	r7, #32
 8009638:	46bd      	mov	sp, r7
 800963a:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 800963e:	b004      	add	sp, #16
 8009640:	4770      	bx	lr
 8009642:	bf00      	nop
 8009644:	200000c4 	.word	0x200000c4
 8009648:	200000bc 	.word	0x200000bc
 800964c:	200004f0 	.word	0x200004f0
 8009650:	20000000 	.word	0x20000000
 8009654:	20000002 	.word	0x20000002
 8009658:	20000298 	.word	0x20000298
 800965c:	200000c0 	.word	0x200000c0
 8009660:	200000c2 	.word	0x200000c2
 8009664:	200000cc 	.word	0x200000cc

08009668 <readData>:
uint16_t Data_A_Offset = 0;
uint16_t Data_B_Offset = 0;
_result_adp_data ADP_RESULT;

_result_adp_data readData(SPI_HandleTypeDef hspi, struct CsPin csPin)
{
 8009668:	b084      	sub	sp, #16
 800966a:	b5b0      	push	{r4, r5, r7, lr}
 800966c:	b0a2      	sub	sp, #136	; 0x88
 800966e:	af1a      	add	r7, sp, #104	; 0x68
 8009670:	f107 0430 	add.w	r4, r7, #48	; 0x30
 8009674:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  _ADP_rawData raw_adp_data = {0,0};
 8009678:	2300      	movs	r3, #0
 800967a:	813b      	strh	r3, [r7, #8]
 800967c:	2300      	movs	r3, #0
 800967e:	817b      	strh	r3, [r7, #10]
  _ADP_rawData dummy_data = {0,0};
 8009680:	2300      	movs	r3, #0
 8009682:	80bb      	strh	r3, [r7, #4]
 8009684:	2300      	movs	r3, #0
 8009686:	80fb      	strh	r3, [r7, #6]
  //update Fifo with new readings
  union DataAccessCtrl dataAccessCtrl = {.bits={0, 0, 0, 0}, .raw = 0};
 8009688:	2300      	movs	r3, #0
 800968a:	803b      	strh	r3, [r7, #0]
  writeToRegister(DATA_ACCESS_CONTROL_REGISTER, dataAccessCtrl.raw, hspi, csPin, true);
 800968c:	255f      	movs	r5, #95	; 0x5f
 800968e:	883c      	ldrh	r4, [r7, #0]
 8009690:	2301      	movs	r3, #1
 8009692:	9319      	str	r3, [sp, #100]	; 0x64
 8009694:	aa17      	add	r2, sp, #92	; 0x5c
 8009696:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800969a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800969e:	e882 0003 	stmia.w	r2, {r0, r1}
 80096a2:	4668      	mov	r0, sp
 80096a4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80096a8:	225c      	movs	r2, #92	; 0x5c
 80096aa:	4619      	mov	r1, r3
 80096ac:	f00d ff06 	bl	80174bc <memcpy>
 80096b0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80096b4:	cb0c      	ldmia	r3, {r2, r3}
 80096b6:	4621      	mov	r1, r4
 80096b8:	4628      	mov	r0, r5
 80096ba:	f7ff fda3 	bl	8009204 <writeToRegister>

  // if sampling  time is elapsed Hold Samples in the Fifo
  dataAccessCtrl.bits.slotADataHold = 1;
 80096be:	783b      	ldrb	r3, [r7, #0]
 80096c0:	f043 0302 	orr.w	r3, r3, #2
 80096c4:	703b      	strb	r3, [r7, #0]
  dataAccessCtrl.bits.slotBDataHold = 1;
 80096c6:	783b      	ldrb	r3, [r7, #0]
 80096c8:	f043 0304 	orr.w	r3, r3, #4
 80096cc:	703b      	strb	r3, [r7, #0]

  writeToRegister(DATA_ACCESS_CONTROL_REGISTER, dataAccessCtrl.raw, hspi, csPin, true);
 80096ce:	255f      	movs	r5, #95	; 0x5f
 80096d0:	883c      	ldrh	r4, [r7, #0]
 80096d2:	2301      	movs	r3, #1
 80096d4:	9319      	str	r3, [sp, #100]	; 0x64
 80096d6:	aa17      	add	r2, sp, #92	; 0x5c
 80096d8:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80096dc:	e893 0003 	ldmia.w	r3, {r0, r1}
 80096e0:	e882 0003 	stmia.w	r2, {r0, r1}
 80096e4:	4668      	mov	r0, sp
 80096e6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80096ea:	225c      	movs	r2, #92	; 0x5c
 80096ec:	4619      	mov	r1, r3
 80096ee:	f00d fee5 	bl	80174bc <memcpy>
 80096f2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80096f6:	cb0c      	ldmia	r3, {r2, r3}
 80096f8:	4621      	mov	r1, r4
 80096fa:	4628      	mov	r0, r5
 80096fc:	f7ff fd82 	bl	8009204 <writeToRegister>





  if (read_fifo_state==0)
 8009700:	4b6c      	ldr	r3, [pc, #432]	; (80098b4 <readData+0x24c>)
 8009702:	781b      	ldrb	r3, [r3, #0]
 8009704:	2b00      	cmp	r3, #0
 8009706:	f040 8093 	bne.w	8009830 <readData+0x1c8>
  {
    //Calc average ADP data to delete background noise
    dummy_data = readFifo(hspi,csPin);
 800970a:	aa15      	add	r2, sp, #84	; 0x54
 800970c:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8009710:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009714:	e882 0003 	stmia.w	r2, {r0, r1}
 8009718:	4668      	mov	r0, sp
 800971a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800971e:	2254      	movs	r2, #84	; 0x54
 8009720:	4619      	mov	r1, r3
 8009722:	f00d fecb 	bl	80174bc <memcpy>
 8009726:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800972a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800972c:	f7ff feb8 	bl	80094a0 <readFifo>
 8009730:	4603      	mov	r3, r0
 8009732:	607b      	str	r3, [r7, #4]
    for (uint8_t k=0; k<backNoiseArray; k++)
 8009734:	2300      	movs	r3, #0
 8009736:	77fb      	strb	r3, [r7, #31]
 8009738:	e014      	b.n	8009764 <readData+0xfc>
	{
		Data_A_backNoise[k]=Data_A_backNoise[k+1];
 800973a:	7ffb      	ldrb	r3, [r7, #31]
 800973c:	1c5a      	adds	r2, r3, #1
 800973e:	7ffb      	ldrb	r3, [r7, #31]
 8009740:	495d      	ldr	r1, [pc, #372]	; (80098b8 <readData+0x250>)
 8009742:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 8009746:	4a5c      	ldr	r2, [pc, #368]	; (80098b8 <readData+0x250>)
 8009748:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		Data_B_backNoise[k]=Data_B_backNoise[k+1];
 800974c:	7ffb      	ldrb	r3, [r7, #31]
 800974e:	1c5a      	adds	r2, r3, #1
 8009750:	7ffb      	ldrb	r3, [r7, #31]
 8009752:	495a      	ldr	r1, [pc, #360]	; (80098bc <readData+0x254>)
 8009754:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 8009758:	4a58      	ldr	r2, [pc, #352]	; (80098bc <readData+0x254>)
 800975a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (uint8_t k=0; k<backNoiseArray; k++)
 800975e:	7ffb      	ldrb	r3, [r7, #31]
 8009760:	3301      	adds	r3, #1
 8009762:	77fb      	strb	r3, [r7, #31]
 8009764:	7ffb      	ldrb	r3, [r7, #31]
 8009766:	2b63      	cmp	r3, #99	; 0x63
 8009768:	d9e7      	bls.n	800973a <readData+0xd2>
	}
	Data_A_backNoise[backNoiseArray-1]=dummy_data.raw_ADP_Data_A;
 800976a:	88ba      	ldrh	r2, [r7, #4]
 800976c:	4b52      	ldr	r3, [pc, #328]	; (80098b8 <readData+0x250>)
 800976e:	f8a3 20c6 	strh.w	r2, [r3, #198]	; 0xc6
	Data_B_backNoise[backNoiseArray-1]=dummy_data.raw_ADP_Data_B;
 8009772:	88fa      	ldrh	r2, [r7, #6]
 8009774:	4b51      	ldr	r3, [pc, #324]	; (80098bc <readData+0x254>)
 8009776:	f8a3 20c6 	strh.w	r2, [r3, #198]	; 0xc6
	Data_A_Offset_Sum += dummy_data.raw_ADP_Data_A;
 800977a:	88bb      	ldrh	r3, [r7, #4]
 800977c:	461a      	mov	r2, r3
 800977e:	4b50      	ldr	r3, [pc, #320]	; (80098c0 <readData+0x258>)
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	4413      	add	r3, r2
 8009784:	4a4e      	ldr	r2, [pc, #312]	; (80098c0 <readData+0x258>)
 8009786:	6013      	str	r3, [r2, #0]
	Data_B_Offset_Sum += dummy_data.raw_ADP_Data_B;
 8009788:	88fb      	ldrh	r3, [r7, #6]
 800978a:	461a      	mov	r2, r3
 800978c:	4b4d      	ldr	r3, [pc, #308]	; (80098c4 <readData+0x25c>)
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	4413      	add	r3, r2
 8009792:	4a4c      	ldr	r2, [pc, #304]	; (80098c4 <readData+0x25c>)
 8009794:	6013      	str	r3, [r2, #0]
	offset_cnt++;
 8009796:	4b4c      	ldr	r3, [pc, #304]	; (80098c8 <readData+0x260>)
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	3301      	adds	r3, #1
 800979c:	4a4a      	ldr	r2, [pc, #296]	; (80098c8 <readData+0x260>)
 800979e:	6013      	str	r3, [r2, #0]

	uint32_t sum_Data_A=0,sum_Data_B=0;
 80097a0:	2300      	movs	r3, #0
 80097a2:	61bb      	str	r3, [r7, #24]
 80097a4:	2300      	movs	r3, #0
 80097a6:	617b      	str	r3, [r7, #20]
	for (uint8_t k=0; k<backNoiseArray; k++)
 80097a8:	2300      	movs	r3, #0
 80097aa:	74fb      	strb	r3, [r7, #19]
 80097ac:	e016      	b.n	80097dc <readData+0x174>
	{
		sum_Data_A+=Data_A_backNoise[k];
 80097ae:	7cfb      	ldrb	r3, [r7, #19]
 80097b0:	4a41      	ldr	r2, [pc, #260]	; (80098b8 <readData+0x250>)
 80097b2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80097b6:	461a      	mov	r2, r3
 80097b8:	69bb      	ldr	r3, [r7, #24]
 80097ba:	4413      	add	r3, r2
 80097bc:	61bb      	str	r3, [r7, #24]
		sum_Data_B+=Data_B_backNoise[k];
 80097be:	7cfb      	ldrb	r3, [r7, #19]
 80097c0:	4a3e      	ldr	r2, [pc, #248]	; (80098bc <readData+0x254>)
 80097c2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80097c6:	461a      	mov	r2, r3
 80097c8:	697b      	ldr	r3, [r7, #20]
 80097ca:	4413      	add	r3, r2
 80097cc:	617b      	str	r3, [r7, #20]
		check_A=sum_Data_A;
 80097ce:	69bb      	ldr	r3, [r7, #24]
 80097d0:	b29a      	uxth	r2, r3
 80097d2:	4b3e      	ldr	r3, [pc, #248]	; (80098cc <readData+0x264>)
 80097d4:	801a      	strh	r2, [r3, #0]
	for (uint8_t k=0; k<backNoiseArray; k++)
 80097d6:	7cfb      	ldrb	r3, [r7, #19]
 80097d8:	3301      	adds	r3, #1
 80097da:	74fb      	strb	r3, [r7, #19]
 80097dc:	7cfb      	ldrb	r3, [r7, #19]
 80097de:	2b63      	cmp	r3, #99	; 0x63
 80097e0:	d9e5      	bls.n	80097ae <readData+0x146>
	}
	Data_A_Offset = Data_A_Offset_Sum / offset_cnt;
 80097e2:	4b37      	ldr	r3, [pc, #220]	; (80098c0 <readData+0x258>)
 80097e4:	681a      	ldr	r2, [r3, #0]
 80097e6:	4b38      	ldr	r3, [pc, #224]	; (80098c8 <readData+0x260>)
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80097ee:	b29a      	uxth	r2, r3
 80097f0:	4b37      	ldr	r3, [pc, #220]	; (80098d0 <readData+0x268>)
 80097f2:	801a      	strh	r2, [r3, #0]
	Data_B_Offset = Data_B_Offset_Sum / offset_cnt;
 80097f4:	4b33      	ldr	r3, [pc, #204]	; (80098c4 <readData+0x25c>)
 80097f6:	681a      	ldr	r2, [r3, #0]
 80097f8:	4b33      	ldr	r3, [pc, #204]	; (80098c8 <readData+0x260>)
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8009800:	b29a      	uxth	r2, r3
 8009802:	4b34      	ldr	r3, [pc, #208]	; (80098d4 <readData+0x26c>)
 8009804:	801a      	strh	r2, [r3, #0]
	Blue_IR_Offset=sum_Data_A/backNoiseArray; // value err
 8009806:	69bb      	ldr	r3, [r7, #24]
 8009808:	4a33      	ldr	r2, [pc, #204]	; (80098d8 <readData+0x270>)
 800980a:	fba2 2303 	umull	r2, r3, r2, r3
 800980e:	095b      	lsrs	r3, r3, #5
 8009810:	b29a      	uxth	r2, r3
 8009812:	4b32      	ldr	r3, [pc, #200]	; (80098dc <readData+0x274>)
 8009814:	801a      	strh	r2, [r3, #0]
	check_B=avg_data_A;
 8009816:	4b32      	ldr	r3, [pc, #200]	; (80098e0 <readData+0x278>)
 8009818:	881a      	ldrh	r2, [r3, #0]
 800981a:	4b32      	ldr	r3, [pc, #200]	; (80098e4 <readData+0x27c>)
 800981c:	801a      	strh	r2, [r3, #0]
	IR_Offset=sum_Data_B/backNoiseArray;
 800981e:	697b      	ldr	r3, [r7, #20]
 8009820:	4a2d      	ldr	r2, [pc, #180]	; (80098d8 <readData+0x270>)
 8009822:	fba2 2303 	umull	r2, r3, r2, r3
 8009826:	095b      	lsrs	r3, r3, #5
 8009828:	b29a      	uxth	r2, r3
 800982a:	4b2f      	ldr	r3, [pc, #188]	; (80098e8 <readData+0x280>)
 800982c:	801a      	strh	r2, [r3, #0]
 800982e:	e014      	b.n	800985a <readData+0x1f2>

  }
  else
  {
	  raw_adp_data = readFifo(hspi, csPin);
 8009830:	aa15      	add	r2, sp, #84	; 0x54
 8009832:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8009836:	e893 0003 	ldmia.w	r3, {r0, r1}
 800983a:	e882 0003 	stmia.w	r2, {r0, r1}
 800983e:	4668      	mov	r0, sp
 8009840:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8009844:	2254      	movs	r2, #84	; 0x54
 8009846:	4619      	mov	r1, r3
 8009848:	f00d fe38 	bl	80174bc <memcpy>
 800984c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8009850:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8009852:	f7ff fe25 	bl	80094a0 <readFifo>
 8009856:	4603      	mov	r3, r0
 8009858:	60bb      	str	r3, [r7, #8]




  //  
  processed_A = raw_adp_data.raw_ADP_Data_A-ui.Blue_IR_Offset >= 0 ? raw_adp_data.raw_ADP_Data_A - ui.Blue_IR_Offset : 0;
 800985a:	893b      	ldrh	r3, [r7, #8]
 800985c:	461a      	mov	r2, r3
 800985e:	4b23      	ldr	r3, [pc, #140]	; (80098ec <readData+0x284>)
 8009860:	89db      	ldrh	r3, [r3, #14]
 8009862:	1ad3      	subs	r3, r2, r3
 8009864:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8009868:	b29a      	uxth	r2, r3
 800986a:	4b21      	ldr	r3, [pc, #132]	; (80098f0 <readData+0x288>)
 800986c:	801a      	strh	r2, [r3, #0]
  processed_B = raw_adp_data.raw_ADP_Data_B-ui.IR_Offset >= 0 ? raw_adp_data.raw_ADP_Data_B - ui.IR_Offset : 0;
 800986e:	897b      	ldrh	r3, [r7, #10]
 8009870:	461a      	mov	r2, r3
 8009872:	4b1e      	ldr	r3, [pc, #120]	; (80098ec <readData+0x284>)
 8009874:	899b      	ldrh	r3, [r3, #12]
 8009876:	1ad3      	subs	r3, r2, r3
 8009878:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800987c:	b29a      	uxth	r2, r3
 800987e:	4b1d      	ldr	r3, [pc, #116]	; (80098f4 <readData+0x28c>)
 8009880:	801a      	strh	r2, [r3, #0]
  ADP_RESULT.result_Blue_val = filting_finish_data.final_filt_Data_A;
  ADP_RESULT.result_IR_val = filting_finish_data.final_filt_Data_B;
*/
//  ADP_RESULT.result_Blue_val = raw_adp_data.raw_ADP_Data_A;
//  ADP_RESULT.result_IR_val = raw_adp_data.raw_ADP_Data_B;
  ADP_RESULT.result_Blue_val = processed_A;
 8009882:	4b1b      	ldr	r3, [pc, #108]	; (80098f0 <readData+0x288>)
 8009884:	881a      	ldrh	r2, [r3, #0]
 8009886:	4b1c      	ldr	r3, [pc, #112]	; (80098f8 <readData+0x290>)
 8009888:	801a      	strh	r2, [r3, #0]
  ADP_RESULT.result_IR_val = processed_B;
 800988a:	4b1a      	ldr	r3, [pc, #104]	; (80098f4 <readData+0x28c>)
 800988c:	881a      	ldrh	r2, [r3, #0]
 800988e:	4b1a      	ldr	r3, [pc, #104]	; (80098f8 <readData+0x290>)
 8009890:	805a      	strh	r2, [r3, #2]

  //raw_adp_data.raw = 0; // initialize

  return ADP_RESULT;
 8009892:	4b19      	ldr	r3, [pc, #100]	; (80098f8 <readData+0x290>)
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	60fb      	str	r3, [r7, #12]
 8009898:	2300      	movs	r3, #0
 800989a:	89ba      	ldrh	r2, [r7, #12]
 800989c:	f362 030f 	bfi	r3, r2, #0, #16
 80098a0:	89fa      	ldrh	r2, [r7, #14]
 80098a2:	f362 431f 	bfi	r3, r2, #16, #16
}
 80098a6:	4618      	mov	r0, r3
 80098a8:	3720      	adds	r7, #32
 80098aa:	46bd      	mov	sp, r7
 80098ac:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 80098b0:	b004      	add	sp, #16
 80098b2:	4770      	bx	lr
 80098b4:	200000c4 	.word	0x200000c4
 80098b8:	200000d8 	.word	0x200000d8
 80098bc:	200001a0 	.word	0x200001a0
 80098c0:	20000268 	.word	0x20000268
 80098c4:	2000026c 	.word	0x2000026c
 80098c8:	20000270 	.word	0x20000270
 80098cc:	200000d0 	.word	0x200000d0
 80098d0:	20000274 	.word	0x20000274
 80098d4:	20000276 	.word	0x20000276
 80098d8:	51eb851f 	.word	0x51eb851f
 80098dc:	20000002 	.word	0x20000002
 80098e0:	200000d4 	.word	0x200000d4
 80098e4:	200000d2 	.word	0x200000d2
 80098e8:	20000000 	.word	0x20000000
 80098ec:	200004f0 	.word	0x200004f0
 80098f0:	200000c6 	.word	0x200000c6
 80098f4:	200000c8 	.word	0x200000c8
 80098f8:	20000278 	.word	0x20000278

080098fc <config>:

//----------------------------------------------------------------------------------------------------------------------

void config(SPI_HandleTypeDef hspi, struct CsPin csPin) {
 80098fc:	b084      	sub	sp, #16
 80098fe:	b580      	push	{r7, lr}
 8009900:	b09a      	sub	sp, #104	; 0x68
 8009902:	af1a      	add	r7, sp, #104	; 0x68
 8009904:	f107 0c08 	add.w	ip, r7, #8
 8009908:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    // write recommanded configurations  DS P42
    //while (writeToRegister(0x11, 0x30A9, hspi, csPin, true) != HAL_OK);
    while (writeToRegister(0x11, 0x20A9, hspi, csPin, true) != HAL_OK);
 800990c:	bf00      	nop
 800990e:	2301      	movs	r3, #1
 8009910:	9319      	str	r3, [sp, #100]	; 0x64
 8009912:	aa17      	add	r2, sp, #92	; 0x5c
 8009914:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8009918:	e893 0003 	ldmia.w	r3, {r0, r1}
 800991c:	e882 0003 	stmia.w	r2, {r0, r1}
 8009920:	4668      	mov	r0, sp
 8009922:	f107 0310 	add.w	r3, r7, #16
 8009926:	225c      	movs	r2, #92	; 0x5c
 8009928:	4619      	mov	r1, r3
 800992a:	f00d fdc7 	bl	80174bc <memcpy>
 800992e:	f107 0308 	add.w	r3, r7, #8
 8009932:	cb0c      	ldmia	r3, {r2, r3}
 8009934:	f242 01a9 	movw	r1, #8361	; 0x20a9
 8009938:	2011      	movs	r0, #17
 800993a:	f7ff fc63 	bl	8009204 <writeToRegister>
 800993e:	4603      	mov	r3, r0
 8009940:	2b00      	cmp	r3, #0
 8009942:	d1e4      	bne.n	800990e <config+0x12>
    while (writeToRegister(0x12, 0x0028, hspi, csPin, true) != HAL_OK); // 16 Hz ***********
 8009944:	bf00      	nop
 8009946:	2301      	movs	r3, #1
 8009948:	9319      	str	r3, [sp, #100]	; 0x64
 800994a:	aa17      	add	r2, sp, #92	; 0x5c
 800994c:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8009950:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009954:	e882 0003 	stmia.w	r2, {r0, r1}
 8009958:	4668      	mov	r0, sp
 800995a:	f107 0310 	add.w	r3, r7, #16
 800995e:	225c      	movs	r2, #92	; 0x5c
 8009960:	4619      	mov	r1, r3
 8009962:	f00d fdab 	bl	80174bc <memcpy>
 8009966:	f107 0308 	add.w	r3, r7, #8
 800996a:	cb0c      	ldmia	r3, {r2, r3}
 800996c:	2128      	movs	r1, #40	; 0x28
 800996e:	2012      	movs	r0, #18
 8009970:	f7ff fc48 	bl	8009204 <writeToRegister>
 8009974:	4603      	mov	r3, r0
 8009976:	2b00      	cmp	r3, #0
 8009978:	d1e5      	bne.n	8009946 <config+0x4a>
    /*
     * Sampling frequency: fSAMPLE = 32 kHz/(Register 0x12, Bits[15:0]  4).
For example, 100 Hz = 0x0050; 200 Hz = 0x0028
     */
    while (writeToRegister(0x14, 0x011D, hspi, csPin, true) != HAL_OK); // when using fifo data read
 800997a:	bf00      	nop
 800997c:	2301      	movs	r3, #1
 800997e:	9319      	str	r3, [sp, #100]	; 0x64
 8009980:	aa17      	add	r2, sp, #92	; 0x5c
 8009982:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8009986:	e893 0003 	ldmia.w	r3, {r0, r1}
 800998a:	e882 0003 	stmia.w	r2, {r0, r1}
 800998e:	4668      	mov	r0, sp
 8009990:	f107 0310 	add.w	r3, r7, #16
 8009994:	225c      	movs	r2, #92	; 0x5c
 8009996:	4619      	mov	r1, r3
 8009998:	f00d fd90 	bl	80174bc <memcpy>
 800999c:	f107 0308 	add.w	r3, r7, #8
 80099a0:	cb0c      	ldmia	r3, {r2, r3}
 80099a2:	f240 111d 	movw	r1, #285	; 0x11d
 80099a6:	2014      	movs	r0, #20
 80099a8:	f7ff fc2c 	bl	8009204 <writeToRegister>
 80099ac:	4603      	mov	r3, r0
 80099ae:	2b00      	cmp	r3, #0
 80099b0:	d1e4      	bne.n	800997c <config+0x80>
//    while (writeToRegister(0x14, 0x550, hspi, csPin, true) != HAL_OK);  // when using independence slot channel
    while (writeToRegister(0x15, 0x0, hspi, csPin, true) != HAL_OK);
 80099b2:	bf00      	nop
 80099b4:	2301      	movs	r3, #1
 80099b6:	9319      	str	r3, [sp, #100]	; 0x64
 80099b8:	aa17      	add	r2, sp, #92	; 0x5c
 80099ba:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80099be:	e893 0003 	ldmia.w	r3, {r0, r1}
 80099c2:	e882 0003 	stmia.w	r2, {r0, r1}
 80099c6:	4668      	mov	r0, sp
 80099c8:	f107 0310 	add.w	r3, r7, #16
 80099cc:	225c      	movs	r2, #92	; 0x5c
 80099ce:	4619      	mov	r1, r3
 80099d0:	f00d fd74 	bl	80174bc <memcpy>
 80099d4:	f107 0308 	add.w	r3, r7, #8
 80099d8:	cb0c      	ldmia	r3, {r2, r3}
 80099da:	2100      	movs	r1, #0
 80099dc:	2015      	movs	r0, #21
 80099de:	f7ff fc11 	bl	8009204 <writeToRegister>
 80099e2:	4603      	mov	r3, r0
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	d1e5      	bne.n	80099b4 <config+0xb8>
    while (writeToRegister(0x17, 0x09, hspi, csPin, true) != HAL_OK);
 80099e8:	bf00      	nop
 80099ea:	2301      	movs	r3, #1
 80099ec:	9319      	str	r3, [sp, #100]	; 0x64
 80099ee:	aa17      	add	r2, sp, #92	; 0x5c
 80099f0:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80099f4:	e893 0003 	ldmia.w	r3, {r0, r1}
 80099f8:	e882 0003 	stmia.w	r2, {r0, r1}
 80099fc:	4668      	mov	r0, sp
 80099fe:	f107 0310 	add.w	r3, r7, #16
 8009a02:	225c      	movs	r2, #92	; 0x5c
 8009a04:	4619      	mov	r1, r3
 8009a06:	f00d fd59 	bl	80174bc <memcpy>
 8009a0a:	f107 0308 	add.w	r3, r7, #8
 8009a0e:	cb0c      	ldmia	r3, {r2, r3}
 8009a10:	2109      	movs	r1, #9
 8009a12:	2017      	movs	r0, #23
 8009a14:	f7ff fbf6 	bl	8009204 <writeToRegister>
 8009a18:	4603      	mov	r3, r0
 8009a1a:	2b00      	cmp	r3, #0
 8009a1c:	d1e5      	bne.n	80099ea <config+0xee>
    while (writeToRegister(0x18, 0x00, hspi, csPin, true) != HAL_OK);
 8009a1e:	bf00      	nop
 8009a20:	2301      	movs	r3, #1
 8009a22:	9319      	str	r3, [sp, #100]	; 0x64
 8009a24:	aa17      	add	r2, sp, #92	; 0x5c
 8009a26:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8009a2a:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009a2e:	e882 0003 	stmia.w	r2, {r0, r1}
 8009a32:	4668      	mov	r0, sp
 8009a34:	f107 0310 	add.w	r3, r7, #16
 8009a38:	225c      	movs	r2, #92	; 0x5c
 8009a3a:	4619      	mov	r1, r3
 8009a3c:	f00d fd3e 	bl	80174bc <memcpy>
 8009a40:	f107 0308 	add.w	r3, r7, #8
 8009a44:	cb0c      	ldmia	r3, {r2, r3}
 8009a46:	2100      	movs	r1, #0
 8009a48:	2018      	movs	r0, #24
 8009a4a:	f7ff fbdb 	bl	8009204 <writeToRegister>
 8009a4e:	4603      	mov	r3, r0
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	d1e5      	bne.n	8009a20 <config+0x124>
    while (writeToRegister(0x19, 0x3FFF, hspi, csPin, true) != HAL_OK);
 8009a54:	bf00      	nop
 8009a56:	2301      	movs	r3, #1
 8009a58:	9319      	str	r3, [sp, #100]	; 0x64
 8009a5a:	aa17      	add	r2, sp, #92	; 0x5c
 8009a5c:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8009a60:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009a64:	e882 0003 	stmia.w	r2, {r0, r1}
 8009a68:	4668      	mov	r0, sp
 8009a6a:	f107 0310 	add.w	r3, r7, #16
 8009a6e:	225c      	movs	r2, #92	; 0x5c
 8009a70:	4619      	mov	r1, r3
 8009a72:	f00d fd23 	bl	80174bc <memcpy>
 8009a76:	f107 0308 	add.w	r3, r7, #8
 8009a7a:	cb0c      	ldmia	r3, {r2, r3}
 8009a7c:	f643 71ff 	movw	r1, #16383	; 0x3fff
 8009a80:	2019      	movs	r0, #25
 8009a82:	f7ff fbbf 	bl	8009204 <writeToRegister>
 8009a86:	4603      	mov	r3, r0
 8009a88:	2b00      	cmp	r3, #0
 8009a8a:	d1e4      	bne.n	8009a56 <config+0x15a>
    while (writeToRegister(0x1A, 0x3FFF, hspi, csPin, true) != HAL_OK);
 8009a8c:	bf00      	nop
 8009a8e:	2301      	movs	r3, #1
 8009a90:	9319      	str	r3, [sp, #100]	; 0x64
 8009a92:	aa17      	add	r2, sp, #92	; 0x5c
 8009a94:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8009a98:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009a9c:	e882 0003 	stmia.w	r2, {r0, r1}
 8009aa0:	4668      	mov	r0, sp
 8009aa2:	f107 0310 	add.w	r3, r7, #16
 8009aa6:	225c      	movs	r2, #92	; 0x5c
 8009aa8:	4619      	mov	r1, r3
 8009aaa:	f00d fd07 	bl	80174bc <memcpy>
 8009aae:	f107 0308 	add.w	r3, r7, #8
 8009ab2:	cb0c      	ldmia	r3, {r2, r3}
 8009ab4:	f643 71ff 	movw	r1, #16383	; 0x3fff
 8009ab8:	201a      	movs	r0, #26
 8009aba:	f7ff fba3 	bl	8009204 <writeToRegister>
 8009abe:	4603      	mov	r3, r0
 8009ac0:	2b00      	cmp	r3, #0
 8009ac2:	d1e4      	bne.n	8009a8e <config+0x192>
    while (writeToRegister(0x1B, 0x3FFF, hspi, csPin, true) != HAL_OK);
 8009ac4:	bf00      	nop
 8009ac6:	2301      	movs	r3, #1
 8009ac8:	9319      	str	r3, [sp, #100]	; 0x64
 8009aca:	aa17      	add	r2, sp, #92	; 0x5c
 8009acc:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8009ad0:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009ad4:	e882 0003 	stmia.w	r2, {r0, r1}
 8009ad8:	4668      	mov	r0, sp
 8009ada:	f107 0310 	add.w	r3, r7, #16
 8009ade:	225c      	movs	r2, #92	; 0x5c
 8009ae0:	4619      	mov	r1, r3
 8009ae2:	f00d fceb 	bl	80174bc <memcpy>
 8009ae6:	f107 0308 	add.w	r3, r7, #8
 8009aea:	cb0c      	ldmia	r3, {r2, r3}
 8009aec:	f643 71ff 	movw	r1, #16383	; 0x3fff
 8009af0:	201b      	movs	r0, #27
 8009af2:	f7ff fb87 	bl	8009204 <writeToRegister>
 8009af6:	4603      	mov	r3, r0
 8009af8:	2b00      	cmp	r3, #0
 8009afa:	d1e4      	bne.n	8009ac6 <config+0x1ca>
    while (writeToRegister(0x1D, 0x09, hspi, csPin, true) != HAL_OK);
 8009afc:	bf00      	nop
 8009afe:	2301      	movs	r3, #1
 8009b00:	9319      	str	r3, [sp, #100]	; 0x64
 8009b02:	aa17      	add	r2, sp, #92	; 0x5c
 8009b04:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8009b08:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009b0c:	e882 0003 	stmia.w	r2, {r0, r1}
 8009b10:	4668      	mov	r0, sp
 8009b12:	f107 0310 	add.w	r3, r7, #16
 8009b16:	225c      	movs	r2, #92	; 0x5c
 8009b18:	4619      	mov	r1, r3
 8009b1a:	f00d fccf 	bl	80174bc <memcpy>
 8009b1e:	f107 0308 	add.w	r3, r7, #8
 8009b22:	cb0c      	ldmia	r3, {r2, r3}
 8009b24:	2109      	movs	r1, #9
 8009b26:	201d      	movs	r0, #29
 8009b28:	f7ff fb6c 	bl	8009204 <writeToRegister>
 8009b2c:	4603      	mov	r3, r0
 8009b2e:	2b00      	cmp	r3, #0
 8009b30:	d1e5      	bne.n	8009afe <config+0x202>
    while (writeToRegister(0x1E, 0x00, hspi, csPin, true) != HAL_OK);
 8009b32:	bf00      	nop
 8009b34:	2301      	movs	r3, #1
 8009b36:	9319      	str	r3, [sp, #100]	; 0x64
 8009b38:	aa17      	add	r2, sp, #92	; 0x5c
 8009b3a:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8009b3e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009b42:	e882 0003 	stmia.w	r2, {r0, r1}
 8009b46:	4668      	mov	r0, sp
 8009b48:	f107 0310 	add.w	r3, r7, #16
 8009b4c:	225c      	movs	r2, #92	; 0x5c
 8009b4e:	4619      	mov	r1, r3
 8009b50:	f00d fcb4 	bl	80174bc <memcpy>
 8009b54:	f107 0308 	add.w	r3, r7, #8
 8009b58:	cb0c      	ldmia	r3, {r2, r3}
 8009b5a:	2100      	movs	r1, #0
 8009b5c:	201e      	movs	r0, #30
 8009b5e:	f7ff fb51 	bl	8009204 <writeToRegister>
 8009b62:	4603      	mov	r3, r0
 8009b64:	2b00      	cmp	r3, #0
 8009b66:	d1e5      	bne.n	8009b34 <config+0x238>
    while (writeToRegister(0x1F, 0x3FFF, hspi, csPin, true) != HAL_OK);
 8009b68:	bf00      	nop
 8009b6a:	2301      	movs	r3, #1
 8009b6c:	9319      	str	r3, [sp, #100]	; 0x64
 8009b6e:	aa17      	add	r2, sp, #92	; 0x5c
 8009b70:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8009b74:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009b78:	e882 0003 	stmia.w	r2, {r0, r1}
 8009b7c:	4668      	mov	r0, sp
 8009b7e:	f107 0310 	add.w	r3, r7, #16
 8009b82:	225c      	movs	r2, #92	; 0x5c
 8009b84:	4619      	mov	r1, r3
 8009b86:	f00d fc99 	bl	80174bc <memcpy>
 8009b8a:	f107 0308 	add.w	r3, r7, #8
 8009b8e:	cb0c      	ldmia	r3, {r2, r3}
 8009b90:	f643 71ff 	movw	r1, #16383	; 0x3fff
 8009b94:	201f      	movs	r0, #31
 8009b96:	f7ff fb35 	bl	8009204 <writeToRegister>
 8009b9a:	4603      	mov	r3, r0
 8009b9c:	2b00      	cmp	r3, #0
 8009b9e:	d1e4      	bne.n	8009b6a <config+0x26e>
    while (writeToRegister(0x20, 0x3FFF, hspi, csPin, true) != HAL_OK);
 8009ba0:	bf00      	nop
 8009ba2:	2301      	movs	r3, #1
 8009ba4:	9319      	str	r3, [sp, #100]	; 0x64
 8009ba6:	aa17      	add	r2, sp, #92	; 0x5c
 8009ba8:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8009bac:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009bb0:	e882 0003 	stmia.w	r2, {r0, r1}
 8009bb4:	4668      	mov	r0, sp
 8009bb6:	f107 0310 	add.w	r3, r7, #16
 8009bba:	225c      	movs	r2, #92	; 0x5c
 8009bbc:	4619      	mov	r1, r3
 8009bbe:	f00d fc7d 	bl	80174bc <memcpy>
 8009bc2:	f107 0308 	add.w	r3, r7, #8
 8009bc6:	cb0c      	ldmia	r3, {r2, r3}
 8009bc8:	f643 71ff 	movw	r1, #16383	; 0x3fff
 8009bcc:	2020      	movs	r0, #32
 8009bce:	f7ff fb19 	bl	8009204 <writeToRegister>
 8009bd2:	4603      	mov	r3, r0
 8009bd4:	2b00      	cmp	r3, #0
 8009bd6:	d1e4      	bne.n	8009ba2 <config+0x2a6>
    while (writeToRegister(0x21, 0x3FFF, hspi, csPin, true) != HAL_OK);
 8009bd8:	bf00      	nop
 8009bda:	2301      	movs	r3, #1
 8009bdc:	9319      	str	r3, [sp, #100]	; 0x64
 8009bde:	aa17      	add	r2, sp, #92	; 0x5c
 8009be0:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8009be4:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009be8:	e882 0003 	stmia.w	r2, {r0, r1}
 8009bec:	4668      	mov	r0, sp
 8009bee:	f107 0310 	add.w	r3, r7, #16
 8009bf2:	225c      	movs	r2, #92	; 0x5c
 8009bf4:	4619      	mov	r1, r3
 8009bf6:	f00d fc61 	bl	80174bc <memcpy>
 8009bfa:	f107 0308 	add.w	r3, r7, #8
 8009bfe:	cb0c      	ldmia	r3, {r2, r3}
 8009c00:	f643 71ff 	movw	r1, #16383	; 0x3fff
 8009c04:	2021      	movs	r0, #33	; 0x21
 8009c06:	f7ff fafd 	bl	8009204 <writeToRegister>
 8009c0a:	4603      	mov	r3, r0
 8009c0c:	2b00      	cmp	r3, #0
 8009c0e:	d1e4      	bne.n	8009bda <config+0x2de>
    while (writeToRegister(0x22, 0x3539, hspi, csPin, true) != HAL_OK);
 8009c10:	bf00      	nop
 8009c12:	2301      	movs	r3, #1
 8009c14:	9319      	str	r3, [sp, #100]	; 0x64
 8009c16:	aa17      	add	r2, sp, #92	; 0x5c
 8009c18:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8009c1c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009c20:	e882 0003 	stmia.w	r2, {r0, r1}
 8009c24:	4668      	mov	r0, sp
 8009c26:	f107 0310 	add.w	r3, r7, #16
 8009c2a:	225c      	movs	r2, #92	; 0x5c
 8009c2c:	4619      	mov	r1, r3
 8009c2e:	f00d fc45 	bl	80174bc <memcpy>
 8009c32:	f107 0308 	add.w	r3, r7, #8
 8009c36:	cb0c      	ldmia	r3, {r2, r3}
 8009c38:	f243 5139 	movw	r1, #13625	; 0x3539
 8009c3c:	2022      	movs	r0, #34	; 0x22
 8009c3e:	f7ff fae1 	bl	8009204 <writeToRegister>
 8009c42:	4603      	mov	r3, r0
 8009c44:	2b00      	cmp	r3, #0
 8009c46:	d1e4      	bne.n	8009c12 <config+0x316>
    while (writeToRegister(0x23, 0x3536, hspi, csPin, true) != HAL_OK);
 8009c48:	bf00      	nop
 8009c4a:	2301      	movs	r3, #1
 8009c4c:	9319      	str	r3, [sp, #100]	; 0x64
 8009c4e:	aa17      	add	r2, sp, #92	; 0x5c
 8009c50:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8009c54:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009c58:	e882 0003 	stmia.w	r2, {r0, r1}
 8009c5c:	4668      	mov	r0, sp
 8009c5e:	f107 0310 	add.w	r3, r7, #16
 8009c62:	225c      	movs	r2, #92	; 0x5c
 8009c64:	4619      	mov	r1, r3
 8009c66:	f00d fc29 	bl	80174bc <memcpy>
 8009c6a:	f107 0308 	add.w	r3, r7, #8
 8009c6e:	cb0c      	ldmia	r3, {r2, r3}
 8009c70:	f243 5136 	movw	r1, #13622	; 0x3536
 8009c74:	2023      	movs	r0, #35	; 0x23
 8009c76:	f7ff fac5 	bl	8009204 <writeToRegister>
 8009c7a:	4603      	mov	r3, r0
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	d1e4      	bne.n	8009c4a <config+0x34e>
    while (writeToRegister(0x24, 0x1530, hspi, csPin, true) != HAL_OK);
 8009c80:	bf00      	nop
 8009c82:	2301      	movs	r3, #1
 8009c84:	9319      	str	r3, [sp, #100]	; 0x64
 8009c86:	aa17      	add	r2, sp, #92	; 0x5c
 8009c88:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8009c8c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009c90:	e882 0003 	stmia.w	r2, {r0, r1}
 8009c94:	4668      	mov	r0, sp
 8009c96:	f107 0310 	add.w	r3, r7, #16
 8009c9a:	225c      	movs	r2, #92	; 0x5c
 8009c9c:	4619      	mov	r1, r3
 8009c9e:	f00d fc0d 	bl	80174bc <memcpy>
 8009ca2:	f107 0308 	add.w	r3, r7, #8
 8009ca6:	cb0c      	ldmia	r3, {r2, r3}
 8009ca8:	f241 5130 	movw	r1, #5424	; 0x1530
 8009cac:	2024      	movs	r0, #36	; 0x24
 8009cae:	f7ff faa9 	bl	8009204 <writeToRegister>
 8009cb2:	4603      	mov	r3, r0
 8009cb4:	2b00      	cmp	r3, #0
 8009cb6:	d1e4      	bne.n	8009c82 <config+0x386>
    while (writeToRegister(0x25, 0x630C, hspi, csPin, true) != HAL_OK);
 8009cb8:	bf00      	nop
 8009cba:	2301      	movs	r3, #1
 8009cbc:	9319      	str	r3, [sp, #100]	; 0x64
 8009cbe:	aa17      	add	r2, sp, #92	; 0x5c
 8009cc0:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8009cc4:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009cc8:	e882 0003 	stmia.w	r2, {r0, r1}
 8009ccc:	4668      	mov	r0, sp
 8009cce:	f107 0310 	add.w	r3, r7, #16
 8009cd2:	225c      	movs	r2, #92	; 0x5c
 8009cd4:	4619      	mov	r1, r3
 8009cd6:	f00d fbf1 	bl	80174bc <memcpy>
 8009cda:	f107 0308 	add.w	r3, r7, #8
 8009cde:	cb0c      	ldmia	r3, {r2, r3}
 8009ce0:	f246 310c 	movw	r1, #25356	; 0x630c
 8009ce4:	2025      	movs	r0, #37	; 0x25
 8009ce6:	f7ff fa8d 	bl	8009204 <writeToRegister>
 8009cea:	4603      	mov	r3, r0
 8009cec:	2b00      	cmp	r3, #0
 8009cee:	d1e4      	bne.n	8009cba <config+0x3be>
    while (writeToRegister(0x30, 0x320, hspi, csPin, true) != HAL_OK);
 8009cf0:	bf00      	nop
 8009cf2:	2301      	movs	r3, #1
 8009cf4:	9319      	str	r3, [sp, #100]	; 0x64
 8009cf6:	aa17      	add	r2, sp, #92	; 0x5c
 8009cf8:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8009cfc:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009d00:	e882 0003 	stmia.w	r2, {r0, r1}
 8009d04:	4668      	mov	r0, sp
 8009d06:	f107 0310 	add.w	r3, r7, #16
 8009d0a:	225c      	movs	r2, #92	; 0x5c
 8009d0c:	4619      	mov	r1, r3
 8009d0e:	f00d fbd5 	bl	80174bc <memcpy>
 8009d12:	f107 0308 	add.w	r3, r7, #8
 8009d16:	cb0c      	ldmia	r3, {r2, r3}
 8009d18:	f44f 7148 	mov.w	r1, #800	; 0x320
 8009d1c:	2030      	movs	r0, #48	; 0x30
 8009d1e:	f7ff fa71 	bl	8009204 <writeToRegister>
 8009d22:	4603      	mov	r3, r0
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	d1e4      	bne.n	8009cf2 <config+0x3f6>
    while (writeToRegister(0x31, 0x040E, hspi, csPin, true) != HAL_OK);
 8009d28:	bf00      	nop
 8009d2a:	2301      	movs	r3, #1
 8009d2c:	9319      	str	r3, [sp, #100]	; 0x64
 8009d2e:	aa17      	add	r2, sp, #92	; 0x5c
 8009d30:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8009d34:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009d38:	e882 0003 	stmia.w	r2, {r0, r1}
 8009d3c:	4668      	mov	r0, sp
 8009d3e:	f107 0310 	add.w	r3, r7, #16
 8009d42:	225c      	movs	r2, #92	; 0x5c
 8009d44:	4619      	mov	r1, r3
 8009d46:	f00d fbb9 	bl	80174bc <memcpy>
 8009d4a:	f107 0308 	add.w	r3, r7, #8
 8009d4e:	cb0c      	ldmia	r3, {r2, r3}
 8009d50:	f240 410e 	movw	r1, #1038	; 0x40e
 8009d54:	2031      	movs	r0, #49	; 0x31
 8009d56:	f7ff fa55 	bl	8009204 <writeToRegister>
 8009d5a:	4603      	mov	r3, r0
 8009d5c:	2b00      	cmp	r3, #0
 8009d5e:	d1e4      	bne.n	8009d2a <config+0x42e>
    while (writeToRegister(0x35, 0x320, hspi, csPin, true) != HAL_OK);
 8009d60:	bf00      	nop
 8009d62:	2301      	movs	r3, #1
 8009d64:	9319      	str	r3, [sp, #100]	; 0x64
 8009d66:	aa17      	add	r2, sp, #92	; 0x5c
 8009d68:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8009d6c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009d70:	e882 0003 	stmia.w	r2, {r0, r1}
 8009d74:	4668      	mov	r0, sp
 8009d76:	f107 0310 	add.w	r3, r7, #16
 8009d7a:	225c      	movs	r2, #92	; 0x5c
 8009d7c:	4619      	mov	r1, r3
 8009d7e:	f00d fb9d 	bl	80174bc <memcpy>
 8009d82:	f107 0308 	add.w	r3, r7, #8
 8009d86:	cb0c      	ldmia	r3, {r2, r3}
 8009d88:	f44f 7148 	mov.w	r1, #800	; 0x320
 8009d8c:	2035      	movs	r0, #53	; 0x35
 8009d8e:	f7ff fa39 	bl	8009204 <writeToRegister>
 8009d92:	4603      	mov	r3, r0
 8009d94:	2b00      	cmp	r3, #0
 8009d96:	d1e4      	bne.n	8009d62 <config+0x466>
    while (writeToRegister(0x36, 0x040E, hspi, csPin, true) != HAL_OK);
 8009d98:	bf00      	nop
 8009d9a:	2301      	movs	r3, #1
 8009d9c:	9319      	str	r3, [sp, #100]	; 0x64
 8009d9e:	aa17      	add	r2, sp, #92	; 0x5c
 8009da0:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8009da4:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009da8:	e882 0003 	stmia.w	r2, {r0, r1}
 8009dac:	4668      	mov	r0, sp
 8009dae:	f107 0310 	add.w	r3, r7, #16
 8009db2:	225c      	movs	r2, #92	; 0x5c
 8009db4:	4619      	mov	r1, r3
 8009db6:	f00d fb81 	bl	80174bc <memcpy>
 8009dba:	f107 0308 	add.w	r3, r7, #8
 8009dbe:	cb0c      	ldmia	r3, {r2, r3}
 8009dc0:	f240 410e 	movw	r1, #1038	; 0x40e
 8009dc4:	2036      	movs	r0, #54	; 0x36
 8009dc6:	f7ff fa1d 	bl	8009204 <writeToRegister>
 8009dca:	4603      	mov	r3, r0
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	d1e4      	bne.n	8009d9a <config+0x49e>
    while (writeToRegister(0x39, 0x22F0, hspi, csPin, true) != HAL_OK);
 8009dd0:	bf00      	nop
 8009dd2:	2301      	movs	r3, #1
 8009dd4:	9319      	str	r3, [sp, #100]	; 0x64
 8009dd6:	aa17      	add	r2, sp, #92	; 0x5c
 8009dd8:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8009ddc:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009de0:	e882 0003 	stmia.w	r2, {r0, r1}
 8009de4:	4668      	mov	r0, sp
 8009de6:	f107 0310 	add.w	r3, r7, #16
 8009dea:	225c      	movs	r2, #92	; 0x5c
 8009dec:	4619      	mov	r1, r3
 8009dee:	f00d fb65 	bl	80174bc <memcpy>
 8009df2:	f107 0308 	add.w	r3, r7, #8
 8009df6:	cb0c      	ldmia	r3, {r2, r3}
 8009df8:	f242 21f0 	movw	r1, #8944	; 0x22f0
 8009dfc:	2039      	movs	r0, #57	; 0x39
 8009dfe:	f7ff fa01 	bl	8009204 <writeToRegister>
 8009e02:	4603      	mov	r3, r0
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	d1e4      	bne.n	8009dd2 <config+0x4d6>
    while (writeToRegister(0x3B, 0x22F0, hspi, csPin, true) != HAL_OK);
 8009e08:	bf00      	nop
 8009e0a:	2301      	movs	r3, #1
 8009e0c:	9319      	str	r3, [sp, #100]	; 0x64
 8009e0e:	aa17      	add	r2, sp, #92	; 0x5c
 8009e10:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8009e14:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009e18:	e882 0003 	stmia.w	r2, {r0, r1}
 8009e1c:	4668      	mov	r0, sp
 8009e1e:	f107 0310 	add.w	r3, r7, #16
 8009e22:	225c      	movs	r2, #92	; 0x5c
 8009e24:	4619      	mov	r1, r3
 8009e26:	f00d fb49 	bl	80174bc <memcpy>
 8009e2a:	f107 0308 	add.w	r3, r7, #8
 8009e2e:	cb0c      	ldmia	r3, {r2, r3}
 8009e30:	f242 21f0 	movw	r1, #8944	; 0x22f0
 8009e34:	203b      	movs	r0, #59	; 0x3b
 8009e36:	f7ff f9e5 	bl	8009204 <writeToRegister>
 8009e3a:	4603      	mov	r3, r0
 8009e3c:	2b00      	cmp	r3, #0
 8009e3e:	d1e4      	bne.n	8009e0a <config+0x50e>
    while (writeToRegister(0x3C, 0x31C6, hspi, csPin, true) != HAL_OK);
 8009e40:	bf00      	nop
 8009e42:	2301      	movs	r3, #1
 8009e44:	9319      	str	r3, [sp, #100]	; 0x64
 8009e46:	aa17      	add	r2, sp, #92	; 0x5c
 8009e48:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8009e4c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009e50:	e882 0003 	stmia.w	r2, {r0, r1}
 8009e54:	4668      	mov	r0, sp
 8009e56:	f107 0310 	add.w	r3, r7, #16
 8009e5a:	225c      	movs	r2, #92	; 0x5c
 8009e5c:	4619      	mov	r1, r3
 8009e5e:	f00d fb2d 	bl	80174bc <memcpy>
 8009e62:	f107 0308 	add.w	r3, r7, #8
 8009e66:	cb0c      	ldmia	r3, {r2, r3}
 8009e68:	f243 11c6 	movw	r1, #12742	; 0x31c6
 8009e6c:	203c      	movs	r0, #60	; 0x3c
 8009e6e:	f7ff f9c9 	bl	8009204 <writeToRegister>
 8009e72:	4603      	mov	r3, r0
 8009e74:	2b00      	cmp	r3, #0
 8009e76:	d1e4      	bne.n	8009e42 <config+0x546>
    while (writeToRegister(0x42, 0x1C34, hspi, csPin, true) != HAL_OK);
 8009e78:	bf00      	nop
 8009e7a:	2301      	movs	r3, #1
 8009e7c:	9319      	str	r3, [sp, #100]	; 0x64
 8009e7e:	aa17      	add	r2, sp, #92	; 0x5c
 8009e80:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8009e84:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009e88:	e882 0003 	stmia.w	r2, {r0, r1}
 8009e8c:	4668      	mov	r0, sp
 8009e8e:	f107 0310 	add.w	r3, r7, #16
 8009e92:	225c      	movs	r2, #92	; 0x5c
 8009e94:	4619      	mov	r1, r3
 8009e96:	f00d fb11 	bl	80174bc <memcpy>
 8009e9a:	f107 0308 	add.w	r3, r7, #8
 8009e9e:	cb0c      	ldmia	r3, {r2, r3}
 8009ea0:	f641 4134 	movw	r1, #7220	; 0x1c34
 8009ea4:	2042      	movs	r0, #66	; 0x42
 8009ea6:	f7ff f9ad 	bl	8009204 <writeToRegister>
 8009eaa:	4603      	mov	r3, r0
 8009eac:	2b00      	cmp	r3, #0
 8009eae:	d1e4      	bne.n	8009e7a <config+0x57e>
    while (writeToRegister(0x43, 0xADA5, hspi, csPin, true) != HAL_OK);
 8009eb0:	bf00      	nop
 8009eb2:	2301      	movs	r3, #1
 8009eb4:	9319      	str	r3, [sp, #100]	; 0x64
 8009eb6:	aa17      	add	r2, sp, #92	; 0x5c
 8009eb8:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8009ebc:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009ec0:	e882 0003 	stmia.w	r2, {r0, r1}
 8009ec4:	4668      	mov	r0, sp
 8009ec6:	f107 0310 	add.w	r3, r7, #16
 8009eca:	225c      	movs	r2, #92	; 0x5c
 8009ecc:	4619      	mov	r1, r3
 8009ece:	f00d faf5 	bl	80174bc <memcpy>
 8009ed2:	f107 0308 	add.w	r3, r7, #8
 8009ed6:	cb0c      	ldmia	r3, {r2, r3}
 8009ed8:	f64a 51a5 	movw	r1, #44453	; 0xada5
 8009edc:	2043      	movs	r0, #67	; 0x43
 8009ede:	f7ff f991 	bl	8009204 <writeToRegister>
 8009ee2:	4603      	mov	r3, r0
 8009ee4:	2b00      	cmp	r3, #0
 8009ee6:	d1e4      	bne.n	8009eb2 <config+0x5b6>
    while (writeToRegister(0x44, 0x1C34, hspi, csPin, true) != HAL_OK);
 8009ee8:	bf00      	nop
 8009eea:	2301      	movs	r3, #1
 8009eec:	9319      	str	r3, [sp, #100]	; 0x64
 8009eee:	aa17      	add	r2, sp, #92	; 0x5c
 8009ef0:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8009ef4:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009ef8:	e882 0003 	stmia.w	r2, {r0, r1}
 8009efc:	4668      	mov	r0, sp
 8009efe:	f107 0310 	add.w	r3, r7, #16
 8009f02:	225c      	movs	r2, #92	; 0x5c
 8009f04:	4619      	mov	r1, r3
 8009f06:	f00d fad9 	bl	80174bc <memcpy>
 8009f0a:	f107 0308 	add.w	r3, r7, #8
 8009f0e:	cb0c      	ldmia	r3, {r2, r3}
 8009f10:	f641 4134 	movw	r1, #7220	; 0x1c34
 8009f14:	2044      	movs	r0, #68	; 0x44
 8009f16:	f7ff f975 	bl	8009204 <writeToRegister>
 8009f1a:	4603      	mov	r3, r0
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	d1e4      	bne.n	8009eea <config+0x5ee>
    while (writeToRegister(0x45, 0xADA5, hspi, csPin, true) != HAL_OK);
 8009f20:	bf00      	nop
 8009f22:	2301      	movs	r3, #1
 8009f24:	9319      	str	r3, [sp, #100]	; 0x64
 8009f26:	aa17      	add	r2, sp, #92	; 0x5c
 8009f28:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8009f2c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009f30:	e882 0003 	stmia.w	r2, {r0, r1}
 8009f34:	4668      	mov	r0, sp
 8009f36:	f107 0310 	add.w	r3, r7, #16
 8009f3a:	225c      	movs	r2, #92	; 0x5c
 8009f3c:	4619      	mov	r1, r3
 8009f3e:	f00d fabd 	bl	80174bc <memcpy>
 8009f42:	f107 0308 	add.w	r3, r7, #8
 8009f46:	cb0c      	ldmia	r3, {r2, r3}
 8009f48:	f64a 51a5 	movw	r1, #44453	; 0xada5
 8009f4c:	2045      	movs	r0, #69	; 0x45
 8009f4e:	f7ff f959 	bl	8009204 <writeToRegister>
 8009f52:	4603      	mov	r3, r0
 8009f54:	2b00      	cmp	r3, #0
 8009f56:	d1e4      	bne.n	8009f22 <config+0x626>
    while (writeToRegister(0x58, 0x0544, hspi, csPin, true) != HAL_OK);
 8009f58:	bf00      	nop
 8009f5a:	2301      	movs	r3, #1
 8009f5c:	9319      	str	r3, [sp, #100]	; 0x64
 8009f5e:	aa17      	add	r2, sp, #92	; 0x5c
 8009f60:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8009f64:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009f68:	e882 0003 	stmia.w	r2, {r0, r1}
 8009f6c:	4668      	mov	r0, sp
 8009f6e:	f107 0310 	add.w	r3, r7, #16
 8009f72:	225c      	movs	r2, #92	; 0x5c
 8009f74:	4619      	mov	r1, r3
 8009f76:	f00d faa1 	bl	80174bc <memcpy>
 8009f7a:	f107 0308 	add.w	r3, r7, #8
 8009f7e:	cb0c      	ldmia	r3, {r2, r3}
 8009f80:	f240 5144 	movw	r1, #1348	; 0x544
 8009f84:	2058      	movs	r0, #88	; 0x58
 8009f86:	f7ff f93d 	bl	8009204 <writeToRegister>
 8009f8a:	4603      	mov	r3, r0
 8009f8c:	2b00      	cmp	r3, #0
 8009f8e:	d1e4      	bne.n	8009f5a <config+0x65e>
    while (writeToRegister(0x54, 0x0AA0, hspi, csPin, true) != HAL_OK);
 8009f90:	bf00      	nop
 8009f92:	2301      	movs	r3, #1
 8009f94:	9319      	str	r3, [sp, #100]	; 0x64
 8009f96:	aa17      	add	r2, sp, #92	; 0x5c
 8009f98:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8009f9c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009fa0:	e882 0003 	stmia.w	r2, {r0, r1}
 8009fa4:	4668      	mov	r0, sp
 8009fa6:	f107 0310 	add.w	r3, r7, #16
 8009faa:	225c      	movs	r2, #92	; 0x5c
 8009fac:	4619      	mov	r1, r3
 8009fae:	f00d fa85 	bl	80174bc <memcpy>
 8009fb2:	f107 0308 	add.w	r3, r7, #8
 8009fb6:	cb0c      	ldmia	r3, {r2, r3}
 8009fb8:	f44f 612a 	mov.w	r1, #2720	; 0xaa0
 8009fbc:	2054      	movs	r0, #84	; 0x54
 8009fbe:	f7ff f921 	bl	8009204 <writeToRegister>
 8009fc2:	4603      	mov	r3, r0
 8009fc4:	2b00      	cmp	r3, #0
 8009fc6:	d1e4      	bne.n	8009f92 <config+0x696>
}
 8009fc8:	bf00      	nop
 8009fca:	bf00      	nop
 8009fcc:	46bd      	mov	sp, r7
 8009fce:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009fd2:	b004      	add	sp, #16
 8009fd4:	4770      	bx	lr
	...

08009fd8 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8009fd8:	b480      	push	{r7}
 8009fda:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8009fdc:	f3bf 8f4f 	dsb	sy
}
 8009fe0:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8009fe2:	4b06      	ldr	r3, [pc, #24]	; (8009ffc <__NVIC_SystemReset+0x24>)
 8009fe4:	68db      	ldr	r3, [r3, #12]
 8009fe6:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8009fea:	4904      	ldr	r1, [pc, #16]	; (8009ffc <__NVIC_SystemReset+0x24>)
 8009fec:	4b04      	ldr	r3, [pc, #16]	; (800a000 <__NVIC_SystemReset+0x28>)
 8009fee:	4313      	orrs	r3, r2
 8009ff0:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8009ff2:	f3bf 8f4f 	dsb	sy
}
 8009ff6:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8009ff8:	bf00      	nop
 8009ffa:	e7fd      	b.n	8009ff8 <__NVIC_SystemReset+0x20>
 8009ffc:	e000ed00 	.word	0xe000ed00
 800a000:	05fa0004 	.word	0x05fa0004

0800a004 <FUN_Flash_event>:
/****************************************************************************/
/*	Overview	:															*/
/*	Return value:	void													*/
/****************************************************************************/
static void FUN_Flash_event(uint32_t u4f_flash_address, uint32_t u4f_flag)
{
 800a004:	b5b0      	push	{r4, r5, r7, lr}
 800a006:	b084      	sub	sp, #16
 800a008:	af00      	add	r7, sp, #0
 800a00a:	6078      	str	r0, [r7, #4]
 800a00c:	6039      	str	r1, [r7, #0]
	HAL_FLASH_Unlock();
 800a00e:	f007 f8d1 	bl	80111b4 <HAL_FLASH_Unlock>

	__HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 800a012:	4b16      	ldr	r3, [pc, #88]	; (800a06c <FUN_Flash_event+0x68>)
 800a014:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800a018:	611a      	str	r2, [r3, #16]

	//uint32_t u4f_sector = FUN_Flash_GetSector(u4f_flash_address);

	//FLASH_If_Erase(u4f_flash_address);

	uint32_t PageError = 0;
 800a01a:	2300      	movs	r3, #0
 800a01c:	60fb      	str	r3, [r7, #12]


	EraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 800a01e:	4b14      	ldr	r3, [pc, #80]	; (800a070 <FUN_Flash_event+0x6c>)
 800a020:	2200      	movs	r2, #0
 800a022:	601a      	str	r2, [r3, #0]
	EraseInitStruct.Page = (u4f_flash_address - ADDR_FLASH_PAGE_0)/FLASH_PAGE_SIZE;
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	f103 4378 	add.w	r3, r3, #4160749568	; 0xf8000000
 800a02a:	0adb      	lsrs	r3, r3, #11
 800a02c:	4a10      	ldr	r2, [pc, #64]	; (800a070 <FUN_Flash_event+0x6c>)
 800a02e:	6093      	str	r3, [r2, #8]
	EraseInitStruct.NbPages = 1;
 800a030:	4b0f      	ldr	r3, [pc, #60]	; (800a070 <FUN_Flash_event+0x6c>)
 800a032:	2201      	movs	r2, #1
 800a034:	60da      	str	r2, [r3, #12]
	status = HAL_FLASHEx_Erase(&EraseInitStruct, &PageError);
 800a036:	f107 030c 	add.w	r3, r7, #12
 800a03a:	4619      	mov	r1, r3
 800a03c:	480c      	ldr	r0, [pc, #48]	; (800a070 <FUN_Flash_event+0x6c>)
 800a03e:	f007 f9a5 	bl	801138c <HAL_FLASHEx_Erase>
 800a042:	4603      	mov	r3, r0
 800a044:	461a      	mov	r2, r3
 800a046:	4b0b      	ldr	r3, [pc, #44]	; (800a074 <FUN_Flash_event+0x70>)
 800a048:	701a      	strb	r2, [r3, #0]

	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, u4f_flash_address, u4f_flag);
 800a04a:	683b      	ldr	r3, [r7, #0]
 800a04c:	2200      	movs	r2, #0
 800a04e:	461c      	mov	r4, r3
 800a050:	4615      	mov	r5, r2
 800a052:	4622      	mov	r2, r4
 800a054:	462b      	mov	r3, r5
 800a056:	6879      	ldr	r1, [r7, #4]
 800a058:	2000      	movs	r0, #0
 800a05a:	f007 f855 	bl	8011108 <HAL_FLASH_Program>

	HAL_FLASH_Lock();
 800a05e:	f007 f8cb 	bl	80111f8 <HAL_FLASH_Lock>
}
 800a062:	bf00      	nop
 800a064:	3710      	adds	r7, #16
 800a066:	46bd      	mov	sp, r7
 800a068:	bdb0      	pop	{r4, r5, r7, pc}
 800a06a:	bf00      	nop
 800a06c:	40022000 	.word	0x40022000
 800a070:	20000280 	.word	0x20000280
 800a074:	20000290 	.word	0x20000290

0800a078 <FUN_bootloader_init>:
/****************************************************************************/
/*	Overview	:															*/
/*	Return value:	void													*/
/****************************************************************************/
void FUN_bootloader_init()
{
 800a078:	b580      	push	{r7, lr}
 800a07a:	af00      	add	r7, sp, #0
	FUN_Flash_event(u4f_application_flag_address, 1);
 800a07c:	4b03      	ldr	r3, [pc, #12]	; (800a08c <FUN_bootloader_init+0x14>)
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	2101      	movs	r1, #1
 800a082:	4618      	mov	r0, r3
 800a084:	f7ff ffbe 	bl	800a004 <FUN_Flash_event>
}
 800a088:	bf00      	nop
 800a08a:	bd80      	pop	{r7, pc}
 800a08c:	2000000c 	.word	0x2000000c

0800a090 <FUN_bootloader_freerun>:
/****************************************************************************/
/*	Overview	:															*/
/*	Return value:	void													*/
/****************************************************************************/
void FUN_bootloader_freerun()
{
 800a090:	b580      	push	{r7, lr}
 800a092:	b082      	sub	sp, #8
 800a094:	af00      	add	r7, sp, #0
	if(reboot_flag == 1)
 800a096:	4b23      	ldr	r3, [pc, #140]	; (800a124 <FUN_bootloader_freerun+0x94>)
 800a098:	781b      	ldrb	r3, [r3, #0]
 800a09a:	2b01      	cmp	r3, #1
 800a09c:	d13d      	bne.n	800a11a <FUN_bootloader_freerun+0x8a>
	{
		// boot   OK
		if(u1f_bootjump_flag == 1)
 800a09e:	4b22      	ldr	r3, [pc, #136]	; (800a128 <FUN_bootloader_freerun+0x98>)
 800a0a0:	781b      	ldrb	r3, [r3, #0]
 800a0a2:	2b01      	cmp	r3, #1
 800a0a4:	d139      	bne.n	800a11a <FUN_bootloader_freerun+0x8a>
		{
			HAL_UART_Abort_IT(&huart5);
 800a0a6:	4821      	ldr	r0, [pc, #132]	; (800a12c <FUN_bootloader_freerun+0x9c>)
 800a0a8:	f00a febe 	bl	8014e28 <HAL_UART_Abort_IT>
			FUN_Flash_event(u4f_application_flag_address, 0);
 800a0ac:	4b20      	ldr	r3, [pc, #128]	; (800a130 <FUN_bootloader_freerun+0xa0>)
 800a0ae:	681b      	ldr	r3, [r3, #0]
 800a0b0:	2100      	movs	r1, #0
 800a0b2:	4618      	mov	r0, r3
 800a0b4:	f7ff ffa6 	bl	800a004 <FUN_Flash_event>

			HAL_Delay(100);
 800a0b8:	2064      	movs	r0, #100	; 0x64
 800a0ba:	f004 fda9 	bl	800ec10 <HAL_Delay>
  __ASM volatile ("cpsid i" : : : "memory");
 800a0be:	b672      	cpsid	i
}
 800a0c0:	bf00      	nop

			__disable_irq();


			for(volatile uint8_t i = 0; i < 8; i ++)
 800a0c2:	2300      	movs	r3, #0
 800a0c4:	71fb      	strb	r3, [r7, #7]
 800a0c6:	e00c      	b.n	800a0e2 <FUN_bootloader_freerun+0x52>
			{
				  NVIC->ICER[i] = 0xFFFFFFFF;
 800a0c8:	4a1a      	ldr	r2, [pc, #104]	; (800a134 <FUN_bootloader_freerun+0xa4>)
 800a0ca:	79fb      	ldrb	r3, [r7, #7]
 800a0cc:	b2db      	uxtb	r3, r3
 800a0ce:	3320      	adds	r3, #32
 800a0d0:	f04f 31ff 	mov.w	r1, #4294967295
 800a0d4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			for(volatile uint8_t i = 0; i < 8; i ++)
 800a0d8:	79fb      	ldrb	r3, [r7, #7]
 800a0da:	b2db      	uxtb	r3, r3
 800a0dc:	3301      	adds	r3, #1
 800a0de:	b2db      	uxtb	r3, r3
 800a0e0:	71fb      	strb	r3, [r7, #7]
 800a0e2:	79fb      	ldrb	r3, [r7, #7]
 800a0e4:	b2db      	uxtb	r3, r3
 800a0e6:	2b07      	cmp	r3, #7
 800a0e8:	d9ee      	bls.n	800a0c8 <FUN_bootloader_freerun+0x38>
			}
			for(volatile uint8_t i = 0; i < 8; i ++)
 800a0ea:	2300      	movs	r3, #0
 800a0ec:	71bb      	strb	r3, [r7, #6]
 800a0ee:	e00c      	b.n	800a10a <FUN_bootloader_freerun+0x7a>
			{
				  NVIC->ICPR[i] = 0xFFFFFFFF;
 800a0f0:	4a10      	ldr	r2, [pc, #64]	; (800a134 <FUN_bootloader_freerun+0xa4>)
 800a0f2:	79bb      	ldrb	r3, [r7, #6]
 800a0f4:	b2db      	uxtb	r3, r3
 800a0f6:	3360      	adds	r3, #96	; 0x60
 800a0f8:	f04f 31ff 	mov.w	r1, #4294967295
 800a0fc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			for(volatile uint8_t i = 0; i < 8; i ++)
 800a100:	79bb      	ldrb	r3, [r7, #6]
 800a102:	b2db      	uxtb	r3, r3
 800a104:	3301      	adds	r3, #1
 800a106:	b2db      	uxtb	r3, r3
 800a108:	71bb      	strb	r3, [r7, #6]
 800a10a:	79bb      	ldrb	r3, [r7, #6]
 800a10c:	b2db      	uxtb	r3, r3
 800a10e:	2b07      	cmp	r3, #7
 800a110:	d9ee      	bls.n	800a0f0 <FUN_bootloader_freerun+0x60>
  __ASM volatile ("cpsie i" : : : "memory");
 800a112:	b662      	cpsie	i
}
 800a114:	bf00      	nop
			}
			__enable_irq();

			NVIC_SystemReset();
 800a116:	f7ff ff5f 	bl	8009fd8 <__NVIC_SystemReset>
			    JumpToApplication();
			  }*/
		}
	}

}
 800a11a:	bf00      	nop
 800a11c:	3708      	adds	r7, #8
 800a11e:	46bd      	mov	sp, r7
 800a120:	bd80      	pop	{r7, pc}
 800a122:	bf00      	nop
 800a124:	2000027c 	.word	0x2000027c
 800a128:	200005c5 	.word	0x200005c5
 800a12c:	200009b0 	.word	0x200009b0
 800a130:	2000000c 	.word	0x2000000c
 800a134:	e000e100 	.word	0xe000e100

0800a138 <FUN_GPIO_Routine>:
/****************************************************************************/
/*	Overview	:															*/
/*	Return value:	void													*/
/****************************************************************************/
void FUN_GPIO_Routine(void)
{
 800a138:	b580      	push	{r7, lr}
 800a13a:	af00      	add	r7, sp, #0
	ID_Detecting();
 800a13c:	f000 f892 	bl	800a264 <ID_Detecting>
	DIP_Read();
 800a140:	f000 f95e 	bl	800a400 <DIP_Read>
	if(ui.Status.Bit.SMOKE_DETECT == 1 || ui.temp_alarm_bit == 1 || Error.SHT30_Error == 1 || EEPROM.Error == 1){
 800a144:	4b42      	ldr	r3, [pc, #264]	; (800a250 <FUN_GPIO_Routine+0x118>)
 800a146:	785b      	ldrb	r3, [r3, #1]
 800a148:	f003 0302 	and.w	r3, r3, #2
 800a14c:	b2db      	uxtb	r3, r3
 800a14e:	2b00      	cmp	r3, #0
 800a150:	d10c      	bne.n	800a16c <FUN_GPIO_Routine+0x34>
 800a152:	4b3f      	ldr	r3, [pc, #252]	; (800a250 <FUN_GPIO_Routine+0x118>)
 800a154:	7e1b      	ldrb	r3, [r3, #24]
 800a156:	2b01      	cmp	r3, #1
 800a158:	d008      	beq.n	800a16c <FUN_GPIO_Routine+0x34>
 800a15a:	4b3e      	ldr	r3, [pc, #248]	; (800a254 <FUN_GPIO_Routine+0x11c>)
 800a15c:	88db      	ldrh	r3, [r3, #6]
 800a15e:	2b01      	cmp	r3, #1
 800a160:	d004      	beq.n	800a16c <FUN_GPIO_Routine+0x34>
 800a162:	4b3d      	ldr	r3, [pc, #244]	; (800a258 <FUN_GPIO_Routine+0x120>)
 800a164:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a168:	2b01      	cmp	r3, #1
 800a16a:	d109      	bne.n	800a180 <FUN_GPIO_Routine+0x48>
		ui.Status.Bit.RUNNING = 0;
 800a16c:	4a38      	ldr	r2, [pc, #224]	; (800a250 <FUN_GPIO_Routine+0x118>)
 800a16e:	7853      	ldrb	r3, [r2, #1]
 800a170:	f36f 0300 	bfc	r3, #0, #1
 800a174:	7053      	strb	r3, [r2, #1]
		ui.Detection_Error = 1;
 800a176:	4b36      	ldr	r3, [pc, #216]	; (800a250 <FUN_GPIO_Routine+0x118>)
 800a178:	2201      	movs	r2, #1
 800a17a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
 800a17e:	e004      	b.n	800a18a <FUN_GPIO_Routine+0x52>
	}
	else{
		ui.Status.Bit.RUNNING = 1;
 800a180:	4a33      	ldr	r2, [pc, #204]	; (800a250 <FUN_GPIO_Routine+0x118>)
 800a182:	7853      	ldrb	r3, [r2, #1]
 800a184:	f043 0301 	orr.w	r3, r3, #1
 800a188:	7053      	strb	r3, [r2, #1]
	}
	if(ui.Status.Bit.RUNNING == 1){
 800a18a:	4b31      	ldr	r3, [pc, #196]	; (800a250 <FUN_GPIO_Routine+0x118>)
 800a18c:	785b      	ldrb	r3, [r3, #1]
 800a18e:	f003 0301 	and.w	r3, r3, #1
 800a192:	b2db      	uxtb	r3, r3
 800a194:	2b00      	cmp	r3, #0
 800a196:	d00b      	beq.n	800a1b0 <FUN_GPIO_Routine+0x78>
		HAL_GPIO_TogglePin(LED_STT_GPIO_Port, LED_STT_Pin);
 800a198:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800a19c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800a1a0:	f007 fcae 	bl	8011b00 <HAL_GPIO_TogglePin>
		//HAL_GPIO_WritePin(LED_STT_GPIO_Port, LED_STT_Pin, GPIO_PIN_RESET);
		RUNNING_ON();
 800a1a4:	2200      	movs	r2, #0
 800a1a6:	2140      	movs	r1, #64	; 0x40
 800a1a8:	482c      	ldr	r0, [pc, #176]	; (800a25c <FUN_GPIO_Routine+0x124>)
 800a1aa:	f007 fc91 	bl	8011ad0 <HAL_GPIO_WritePin>
 800a1ae:	e00b      	b.n	800a1c8 <FUN_GPIO_Routine+0x90>
	}
	else{
		HAL_GPIO_WritePin(LED_STT_GPIO_Port, LED_STT_Pin, GPIO_PIN_SET);
 800a1b0:	2201      	movs	r2, #1
 800a1b2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800a1b6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800a1ba:	f007 fc89 	bl	8011ad0 <HAL_GPIO_WritePin>
		RUNNING_OFF();
 800a1be:	2201      	movs	r2, #1
 800a1c0:	2140      	movs	r1, #64	; 0x40
 800a1c2:	4826      	ldr	r0, [pc, #152]	; (800a25c <FUN_GPIO_Routine+0x124>)
 800a1c4:	f007 fc84 	bl	8011ad0 <HAL_GPIO_WritePin>
	}
	if(ui.Status.Bit.SMOKE_DETECT == 1){
 800a1c8:	4b21      	ldr	r3, [pc, #132]	; (800a250 <FUN_GPIO_Routine+0x118>)
 800a1ca:	785b      	ldrb	r3, [r3, #1]
 800a1cc:	f003 0302 	and.w	r3, r3, #2
 800a1d0:	b2db      	uxtb	r3, r3
 800a1d2:	2b00      	cmp	r3, #0
 800a1d4:	d00c      	beq.n	800a1f0 <FUN_GPIO_Routine+0xb8>
		HAL_GPIO_WritePin(LED_ERR_GPIO_Port, LED_ERR_Pin, GPIO_PIN_RESET);
 800a1d6:	2200      	movs	r2, #0
 800a1d8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800a1dc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800a1e0:	f007 fc76 	bl	8011ad0 <HAL_GPIO_WritePin>
		SMOKE_DETECT_ON();
 800a1e4:	2201      	movs	r2, #1
 800a1e6:	2180      	movs	r1, #128	; 0x80
 800a1e8:	481c      	ldr	r0, [pc, #112]	; (800a25c <FUN_GPIO_Routine+0x124>)
 800a1ea:	f007 fc71 	bl	8011ad0 <HAL_GPIO_WritePin>
 800a1ee:	e00b      	b.n	800a208 <FUN_GPIO_Routine+0xd0>
	}
	else{
		HAL_GPIO_WritePin(LED_ERR_GPIO_Port, LED_ERR_Pin, GPIO_PIN_SET);
 800a1f0:	2201      	movs	r2, #1
 800a1f2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800a1f6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800a1fa:	f007 fc69 	bl	8011ad0 <HAL_GPIO_WritePin>
		SMOKE_DETECT_OFF();
 800a1fe:	2200      	movs	r2, #0
 800a200:	2180      	movs	r1, #128	; 0x80
 800a202:	4816      	ldr	r0, [pc, #88]	; (800a25c <FUN_GPIO_Routine+0x124>)
 800a204:	f007 fc64 	bl	8011ad0 <HAL_GPIO_WritePin>
	}
	if(ui.temp_alarm_bit == 1){
 800a208:	4b11      	ldr	r3, [pc, #68]	; (800a250 <FUN_GPIO_Routine+0x118>)
 800a20a:	7e1b      	ldrb	r3, [r3, #24]
 800a20c:	2b01      	cmp	r3, #1
 800a20e:	d106      	bne.n	800a21e <FUN_GPIO_Routine+0xe6>
		TEMP_ALARM_ON();
 800a210:	2201      	movs	r2, #1
 800a212:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800a216:	4812      	ldr	r0, [pc, #72]	; (800a260 <FUN_GPIO_Routine+0x128>)
 800a218:	f007 fc5a 	bl	8011ad0 <HAL_GPIO_WritePin>
 800a21c:	e005      	b.n	800a22a <FUN_GPIO_Routine+0xf2>
	}
	else{
		TEMP_ALARM_OFF();
 800a21e:	2200      	movs	r2, #0
 800a220:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800a224:	480e      	ldr	r0, [pc, #56]	; (800a260 <FUN_GPIO_Routine+0x128>)
 800a226:	f007 fc53 	bl	8011ad0 <HAL_GPIO_WritePin>
	}
	if(ui.temp_warring_bit == 1){
 800a22a:	4b09      	ldr	r3, [pc, #36]	; (800a250 <FUN_GPIO_Routine+0x118>)
 800a22c:	7ddb      	ldrb	r3, [r3, #23]
 800a22e:	2b01      	cmp	r3, #1
 800a230:	d106      	bne.n	800a240 <FUN_GPIO_Routine+0x108>
		TEMP_WARRING_ON();
 800a232:	2200      	movs	r2, #0
 800a234:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800a238:	4809      	ldr	r0, [pc, #36]	; (800a260 <FUN_GPIO_Routine+0x128>)
 800a23a:	f007 fc49 	bl	8011ad0 <HAL_GPIO_WritePin>
	}
	else{
		TEMP_WARRING_OFF();
	}
}
 800a23e:	e005      	b.n	800a24c <FUN_GPIO_Routine+0x114>
		TEMP_WARRING_OFF();
 800a240:	2201      	movs	r2, #1
 800a242:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800a246:	4806      	ldr	r0, [pc, #24]	; (800a260 <FUN_GPIO_Routine+0x128>)
 800a248:	f007 fc42 	bl	8011ad0 <HAL_GPIO_WritePin>
}
 800a24c:	bf00      	nop
 800a24e:	bd80      	pop	{r7, pc}
 800a250:	200004f0 	.word	0x200004f0
 800a254:	200006d4 	.word	0x200006d4
 800a258:	20000298 	.word	0x20000298
 800a25c:	48000400 	.word	0x48000400
 800a260:	48000800 	.word	0x48000800

0800a264 <ID_Detecting>:


void ID_Detecting(void)
{
 800a264:	b580      	push	{r7, lr}
 800a266:	af00      	add	r7, sp, #0
	if(ID_11_Input_Check() == InputPort_LOW)
 800a268:	2101      	movs	r1, #1
 800a26a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800a26e:	f007 fc17 	bl	8011aa0 <HAL_GPIO_ReadPin>
 800a272:	4603      	mov	r3, r0
 800a274:	2b00      	cmp	r3, #0
 800a276:	d107      	bne.n	800a288 <ID_Detecting+0x24>
	{
		ID.ID_Check_1 |= InputPort_HIGH;
 800a278:	4b5f      	ldr	r3, [pc, #380]	; (800a3f8 <ID_Detecting+0x194>)
 800a27a:	781b      	ldrb	r3, [r3, #0]
 800a27c:	f043 0301 	orr.w	r3, r3, #1
 800a280:	b2da      	uxtb	r2, r3
 800a282:	4b5d      	ldr	r3, [pc, #372]	; (800a3f8 <ID_Detecting+0x194>)
 800a284:	701a      	strb	r2, [r3, #0]
 800a286:	e006      	b.n	800a296 <ID_Detecting+0x32>
	}
	else
	{
		ID.ID_Check_1 = ID.ID_Check_1 & 0xFE;
 800a288:	4b5b      	ldr	r3, [pc, #364]	; (800a3f8 <ID_Detecting+0x194>)
 800a28a:	781b      	ldrb	r3, [r3, #0]
 800a28c:	f023 0301 	bic.w	r3, r3, #1
 800a290:	b2da      	uxtb	r2, r3
 800a292:	4b59      	ldr	r3, [pc, #356]	; (800a3f8 <ID_Detecting+0x194>)
 800a294:	701a      	strb	r2, [r3, #0]
	}

	if(ID_12_Input_Check() == InputPort_LOW)
 800a296:	2102      	movs	r1, #2
 800a298:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800a29c:	f007 fc00 	bl	8011aa0 <HAL_GPIO_ReadPin>
 800a2a0:	4603      	mov	r3, r0
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	d107      	bne.n	800a2b6 <ID_Detecting+0x52>
	{
		ID.ID_Check_1 |= InputPort_HIGH << 1;
 800a2a6:	4b54      	ldr	r3, [pc, #336]	; (800a3f8 <ID_Detecting+0x194>)
 800a2a8:	781b      	ldrb	r3, [r3, #0]
 800a2aa:	f043 0302 	orr.w	r3, r3, #2
 800a2ae:	b2da      	uxtb	r2, r3
 800a2b0:	4b51      	ldr	r3, [pc, #324]	; (800a3f8 <ID_Detecting+0x194>)
 800a2b2:	701a      	strb	r2, [r3, #0]
 800a2b4:	e006      	b.n	800a2c4 <ID_Detecting+0x60>
	}
	else
	{
		ID.ID_Check_1 = ID.ID_Check_1 & 0xFD;
 800a2b6:	4b50      	ldr	r3, [pc, #320]	; (800a3f8 <ID_Detecting+0x194>)
 800a2b8:	781b      	ldrb	r3, [r3, #0]
 800a2ba:	f023 0302 	bic.w	r3, r3, #2
 800a2be:	b2da      	uxtb	r2, r3
 800a2c0:	4b4d      	ldr	r3, [pc, #308]	; (800a3f8 <ID_Detecting+0x194>)
 800a2c2:	701a      	strb	r2, [r3, #0]
	}

	if(ID_13_Input_Check() == InputPort_LOW)
 800a2c4:	2104      	movs	r1, #4
 800a2c6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800a2ca:	f007 fbe9 	bl	8011aa0 <HAL_GPIO_ReadPin>
 800a2ce:	4603      	mov	r3, r0
 800a2d0:	2b00      	cmp	r3, #0
 800a2d2:	d107      	bne.n	800a2e4 <ID_Detecting+0x80>
	{
		ID.ID_Check_1 |= InputPort_HIGH << 2;
 800a2d4:	4b48      	ldr	r3, [pc, #288]	; (800a3f8 <ID_Detecting+0x194>)
 800a2d6:	781b      	ldrb	r3, [r3, #0]
 800a2d8:	f043 0304 	orr.w	r3, r3, #4
 800a2dc:	b2da      	uxtb	r2, r3
 800a2de:	4b46      	ldr	r3, [pc, #280]	; (800a3f8 <ID_Detecting+0x194>)
 800a2e0:	701a      	strb	r2, [r3, #0]
 800a2e2:	e006      	b.n	800a2f2 <ID_Detecting+0x8e>
	}
	else
	{
		ID.ID_Check_1 = ID.ID_Check_1 & 0xFB;
 800a2e4:	4b44      	ldr	r3, [pc, #272]	; (800a3f8 <ID_Detecting+0x194>)
 800a2e6:	781b      	ldrb	r3, [r3, #0]
 800a2e8:	f023 0304 	bic.w	r3, r3, #4
 800a2ec:	b2da      	uxtb	r2, r3
 800a2ee:	4b42      	ldr	r3, [pc, #264]	; (800a3f8 <ID_Detecting+0x194>)
 800a2f0:	701a      	strb	r2, [r3, #0]
	}


	if(ID_14_Input_Check() == InputPort_LOW)
 800a2f2:	2108      	movs	r1, #8
 800a2f4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800a2f8:	f007 fbd2 	bl	8011aa0 <HAL_GPIO_ReadPin>
 800a2fc:	4603      	mov	r3, r0
 800a2fe:	2b00      	cmp	r3, #0
 800a300:	d107      	bne.n	800a312 <ID_Detecting+0xae>
	{
		ID.ID_Check_1 |= InputPort_HIGH << 3;
 800a302:	4b3d      	ldr	r3, [pc, #244]	; (800a3f8 <ID_Detecting+0x194>)
 800a304:	781b      	ldrb	r3, [r3, #0]
 800a306:	f043 0308 	orr.w	r3, r3, #8
 800a30a:	b2da      	uxtb	r2, r3
 800a30c:	4b3a      	ldr	r3, [pc, #232]	; (800a3f8 <ID_Detecting+0x194>)
 800a30e:	701a      	strb	r2, [r3, #0]
 800a310:	e006      	b.n	800a320 <ID_Detecting+0xbc>
	}
	else
	{
		ID.ID_Check_1 = ID.ID_Check_1 & 0xF7;
 800a312:	4b39      	ldr	r3, [pc, #228]	; (800a3f8 <ID_Detecting+0x194>)
 800a314:	781b      	ldrb	r3, [r3, #0]
 800a316:	f023 0308 	bic.w	r3, r3, #8
 800a31a:	b2da      	uxtb	r2, r3
 800a31c:	4b36      	ldr	r3, [pc, #216]	; (800a3f8 <ID_Detecting+0x194>)
 800a31e:	701a      	strb	r2, [r3, #0]
	}


	if(ID_21_Input_Check() == InputPort_LOW)
 800a320:	2110      	movs	r1, #16
 800a322:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800a326:	f007 fbbb 	bl	8011aa0 <HAL_GPIO_ReadPin>
 800a32a:	4603      	mov	r3, r0
 800a32c:	2b00      	cmp	r3, #0
 800a32e:	d107      	bne.n	800a340 <ID_Detecting+0xdc>
	{
		ID.ID_Check_2 |= InputPort_HIGH;
 800a330:	4b31      	ldr	r3, [pc, #196]	; (800a3f8 <ID_Detecting+0x194>)
 800a332:	785b      	ldrb	r3, [r3, #1]
 800a334:	f043 0301 	orr.w	r3, r3, #1
 800a338:	b2da      	uxtb	r2, r3
 800a33a:	4b2f      	ldr	r3, [pc, #188]	; (800a3f8 <ID_Detecting+0x194>)
 800a33c:	705a      	strb	r2, [r3, #1]
 800a33e:	e006      	b.n	800a34e <ID_Detecting+0xea>
	}
	else
	{
		ID.ID_Check_2 = ID.ID_Check_2 & 0xFE;
 800a340:	4b2d      	ldr	r3, [pc, #180]	; (800a3f8 <ID_Detecting+0x194>)
 800a342:	785b      	ldrb	r3, [r3, #1]
 800a344:	f023 0301 	bic.w	r3, r3, #1
 800a348:	b2da      	uxtb	r2, r3
 800a34a:	4b2b      	ldr	r3, [pc, #172]	; (800a3f8 <ID_Detecting+0x194>)
 800a34c:	705a      	strb	r2, [r3, #1]
	}


	if(ID_22_Input_Check() == InputPort_LOW)
 800a34e:	2120      	movs	r1, #32
 800a350:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800a354:	f007 fba4 	bl	8011aa0 <HAL_GPIO_ReadPin>
 800a358:	4603      	mov	r3, r0
 800a35a:	2b00      	cmp	r3, #0
 800a35c:	d107      	bne.n	800a36e <ID_Detecting+0x10a>
	{
		ID.ID_Check_2 |= InputPort_HIGH << 1;
 800a35e:	4b26      	ldr	r3, [pc, #152]	; (800a3f8 <ID_Detecting+0x194>)
 800a360:	785b      	ldrb	r3, [r3, #1]
 800a362:	f043 0302 	orr.w	r3, r3, #2
 800a366:	b2da      	uxtb	r2, r3
 800a368:	4b23      	ldr	r3, [pc, #140]	; (800a3f8 <ID_Detecting+0x194>)
 800a36a:	705a      	strb	r2, [r3, #1]
 800a36c:	e006      	b.n	800a37c <ID_Detecting+0x118>
	}
	else
	{
		ID.ID_Check_2 = ID.ID_Check_2 & 0xFD;
 800a36e:	4b22      	ldr	r3, [pc, #136]	; (800a3f8 <ID_Detecting+0x194>)
 800a370:	785b      	ldrb	r3, [r3, #1]
 800a372:	f023 0302 	bic.w	r3, r3, #2
 800a376:	b2da      	uxtb	r2, r3
 800a378:	4b1f      	ldr	r3, [pc, #124]	; (800a3f8 <ID_Detecting+0x194>)
 800a37a:	705a      	strb	r2, [r3, #1]
	}


	if(ID_23_Input_Check() == InputPort_LOW)
 800a37c:	2140      	movs	r1, #64	; 0x40
 800a37e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800a382:	f007 fb8d 	bl	8011aa0 <HAL_GPIO_ReadPin>
 800a386:	4603      	mov	r3, r0
 800a388:	2b00      	cmp	r3, #0
 800a38a:	d107      	bne.n	800a39c <ID_Detecting+0x138>
	{
		ID.ID_Check_2 |= InputPort_HIGH << 2;
 800a38c:	4b1a      	ldr	r3, [pc, #104]	; (800a3f8 <ID_Detecting+0x194>)
 800a38e:	785b      	ldrb	r3, [r3, #1]
 800a390:	f043 0304 	orr.w	r3, r3, #4
 800a394:	b2da      	uxtb	r2, r3
 800a396:	4b18      	ldr	r3, [pc, #96]	; (800a3f8 <ID_Detecting+0x194>)
 800a398:	705a      	strb	r2, [r3, #1]
 800a39a:	e006      	b.n	800a3aa <ID_Detecting+0x146>
	}
	else
	{
		ID.ID_Check_2 = ID.ID_Check_2 & 0xFB;
 800a39c:	4b16      	ldr	r3, [pc, #88]	; (800a3f8 <ID_Detecting+0x194>)
 800a39e:	785b      	ldrb	r3, [r3, #1]
 800a3a0:	f023 0304 	bic.w	r3, r3, #4
 800a3a4:	b2da      	uxtb	r2, r3
 800a3a6:	4b14      	ldr	r3, [pc, #80]	; (800a3f8 <ID_Detecting+0x194>)
 800a3a8:	705a      	strb	r2, [r3, #1]
	}

	if(ID_24_Input_Check() == InputPort_LOW)
 800a3aa:	2180      	movs	r1, #128	; 0x80
 800a3ac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800a3b0:	f007 fb76 	bl	8011aa0 <HAL_GPIO_ReadPin>
 800a3b4:	4603      	mov	r3, r0
 800a3b6:	2b00      	cmp	r3, #0
 800a3b8:	d107      	bne.n	800a3ca <ID_Detecting+0x166>
	{
		ID.ID_Check_2 |= InputPort_HIGH << 3;
 800a3ba:	4b0f      	ldr	r3, [pc, #60]	; (800a3f8 <ID_Detecting+0x194>)
 800a3bc:	785b      	ldrb	r3, [r3, #1]
 800a3be:	f043 0308 	orr.w	r3, r3, #8
 800a3c2:	b2da      	uxtb	r2, r3
 800a3c4:	4b0c      	ldr	r3, [pc, #48]	; (800a3f8 <ID_Detecting+0x194>)
 800a3c6:	705a      	strb	r2, [r3, #1]
 800a3c8:	e006      	b.n	800a3d8 <ID_Detecting+0x174>
	}
	else
	{
		ID.ID_Check_2 = ID.ID_Check_2 & 0xF7;
 800a3ca:	4b0b      	ldr	r3, [pc, #44]	; (800a3f8 <ID_Detecting+0x194>)
 800a3cc:	785b      	ldrb	r3, [r3, #1]
 800a3ce:	f023 0308 	bic.w	r3, r3, #8
 800a3d2:	b2da      	uxtb	r2, r3
 800a3d4:	4b08      	ldr	r3, [pc, #32]	; (800a3f8 <ID_Detecting+0x194>)
 800a3d6:	705a      	strb	r2, [r3, #1]
	}
	ui.ID = (ID.ID_Check_2 * 10) + ID.ID_Check_1;
 800a3d8:	4b07      	ldr	r3, [pc, #28]	; (800a3f8 <ID_Detecting+0x194>)
 800a3da:	785b      	ldrb	r3, [r3, #1]
 800a3dc:	461a      	mov	r2, r3
 800a3de:	0092      	lsls	r2, r2, #2
 800a3e0:	4413      	add	r3, r2
 800a3e2:	005b      	lsls	r3, r3, #1
 800a3e4:	b2da      	uxtb	r2, r3
 800a3e6:	4b04      	ldr	r3, [pc, #16]	; (800a3f8 <ID_Detecting+0x194>)
 800a3e8:	781b      	ldrb	r3, [r3, #0]
 800a3ea:	4413      	add	r3, r2
 800a3ec:	b2da      	uxtb	r2, r3
 800a3ee:	4b03      	ldr	r3, [pc, #12]	; (800a3fc <ID_Detecting+0x198>)
 800a3f0:	701a      	strb	r2, [r3, #0]
}
 800a3f2:	bf00      	nop
 800a3f4:	bd80      	pop	{r7, pc}
 800a3f6:	bf00      	nop
 800a3f8:	20000294 	.word	0x20000294
 800a3fc:	200004f0 	.word	0x200004f0

0800a400 <DIP_Read>:
void DIP_Read()
{
 800a400:	b590      	push	{r4, r7, lr}
 800a402:	b083      	sub	sp, #12
 800a404:	af00      	add	r7, sp, #0
	uint8_t SMK_Level = ui.SMK_Level;
 800a406:	4b35      	ldr	r3, [pc, #212]	; (800a4dc <DIP_Read+0xdc>)
 800a408:	7c1b      	ldrb	r3, [r3, #16]
 800a40a:	71fb      	strb	r3, [r7, #7]
	uint8_t Protocol_Type = ui.Protocol_Type;
 800a40c:	4b33      	ldr	r3, [pc, #204]	; (800a4dc <DIP_Read+0xdc>)
 800a40e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800a412:	71bb      	strb	r3, [r7, #6]
	uint8_t Baudrate = ui.Baudrate;
 800a414:	4b31      	ldr	r3, [pc, #196]	; (800a4dc <DIP_Read+0xdc>)
 800a416:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800a41a:	717b      	strb	r3, [r7, #5]
	uint8_t Baud = 0x00;
 800a41c:	2300      	movs	r3, #0
 800a41e:	713b      	strb	r3, [r7, #4]
	if(DIP_1_Input_Check())
 800a420:	2108      	movs	r1, #8
 800a422:	482f      	ldr	r0, [pc, #188]	; (800a4e0 <DIP_Read+0xe0>)
 800a424:	f007 fb3c 	bl	8011aa0 <HAL_GPIO_ReadPin>
 800a428:	4603      	mov	r3, r0
 800a42a:	2b00      	cmp	r3, #0
 800a42c:	d003      	beq.n	800a436 <DIP_Read+0x36>
	{
		ui.SMK_Level = RANK_1;
 800a42e:	4b2b      	ldr	r3, [pc, #172]	; (800a4dc <DIP_Read+0xdc>)
 800a430:	2200      	movs	r2, #0
 800a432:	741a      	strb	r2, [r3, #16]
 800a434:	e002      	b.n	800a43c <DIP_Read+0x3c>
	}
	else{
		ui.SMK_Level = RANK_2;
 800a436:	4b29      	ldr	r3, [pc, #164]	; (800a4dc <DIP_Read+0xdc>)
 800a438:	2201      	movs	r2, #1
 800a43a:	741a      	strb	r2, [r3, #16]
	}
	if(DIP_2_Input_Check()==0)
 800a43c:	2104      	movs	r1, #4
 800a43e:	4828      	ldr	r0, [pc, #160]	; (800a4e0 <DIP_Read+0xe0>)
 800a440:	f007 fb2e 	bl	8011aa0 <HAL_GPIO_ReadPin>
 800a444:	4603      	mov	r3, r0
 800a446:	2b00      	cmp	r3, #0
 800a448:	d104      	bne.n	800a454 <DIP_Read+0x54>
	{
		ui.Protocol_Type = ONOFF_PROTOCOL;
 800a44a:	4b24      	ldr	r3, [pc, #144]	; (800a4dc <DIP_Read+0xdc>)
 800a44c:	2201      	movs	r2, #1
 800a44e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
 800a452:	e003      	b.n	800a45c <DIP_Read+0x5c>
	}
	else{
		ui.Protocol_Type = MODBUS_PROTOCOL;
 800a454:	4b21      	ldr	r3, [pc, #132]	; (800a4dc <DIP_Read+0xdc>)
 800a456:	2200      	movs	r2, #0
 800a458:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	}
	Baud |= (!DIP_3_Input_Check() << 1) | (!DIP_4_Input_Check());
 800a45c:	2102      	movs	r1, #2
 800a45e:	4820      	ldr	r0, [pc, #128]	; (800a4e0 <DIP_Read+0xe0>)
 800a460:	f007 fb1e 	bl	8011aa0 <HAL_GPIO_ReadPin>
 800a464:	4603      	mov	r3, r0
 800a466:	2b00      	cmp	r3, #0
 800a468:	d101      	bne.n	800a46e <DIP_Read+0x6e>
 800a46a:	2402      	movs	r4, #2
 800a46c:	e000      	b.n	800a470 <DIP_Read+0x70>
 800a46e:	2400      	movs	r4, #0
 800a470:	2101      	movs	r1, #1
 800a472:	481b      	ldr	r0, [pc, #108]	; (800a4e0 <DIP_Read+0xe0>)
 800a474:	f007 fb14 	bl	8011aa0 <HAL_GPIO_ReadPin>
 800a478:	4603      	mov	r3, r0
 800a47a:	2b00      	cmp	r3, #0
 800a47c:	bf0c      	ite	eq
 800a47e:	2301      	moveq	r3, #1
 800a480:	2300      	movne	r3, #0
 800a482:	b2db      	uxtb	r3, r3
 800a484:	4323      	orrs	r3, r4
 800a486:	b25a      	sxtb	r2, r3
 800a488:	f997 3004 	ldrsb.w	r3, [r7, #4]
 800a48c:	4313      	orrs	r3, r2
 800a48e:	b25b      	sxtb	r3, r3
 800a490:	713b      	strb	r3, [r7, #4]
	ui.Baudrate = Baud;
 800a492:	4a12      	ldr	r2, [pc, #72]	; (800a4dc <DIP_Read+0xdc>)
 800a494:	793b      	ldrb	r3, [r7, #4]
 800a496:	f882 3032 	strb.w	r3, [r2, #50]	; 0x32
	if(Baudrate != ui.Baudrate){
 800a49a:	4b10      	ldr	r3, [pc, #64]	; (800a4dc <DIP_Read+0xdc>)
 800a49c:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800a4a0:	797a      	ldrb	r2, [r7, #5]
 800a4a2:	429a      	cmp	r2, r3
 800a4a4:	d001      	beq.n	800a4aa <DIP_Read+0xaa>
		RS485_Init();
 800a4a6:	f001 fe83 	bl	800c1b0 <RS485_Init>
	}
	if(SMK_Level != ui.SMK_Level || Protocol_Type != ui.Protocol_Type || Baudrate != ui.Baudrate)
 800a4aa:	4b0c      	ldr	r3, [pc, #48]	; (800a4dc <DIP_Read+0xdc>)
 800a4ac:	7c1b      	ldrb	r3, [r3, #16]
 800a4ae:	79fa      	ldrb	r2, [r7, #7]
 800a4b0:	429a      	cmp	r2, r3
 800a4b2:	d10b      	bne.n	800a4cc <DIP_Read+0xcc>
 800a4b4:	4b09      	ldr	r3, [pc, #36]	; (800a4dc <DIP_Read+0xdc>)
 800a4b6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800a4ba:	79ba      	ldrb	r2, [r7, #6]
 800a4bc:	429a      	cmp	r2, r3
 800a4be:	d105      	bne.n	800a4cc <DIP_Read+0xcc>
 800a4c0:	4b06      	ldr	r3, [pc, #24]	; (800a4dc <DIP_Read+0xdc>)
 800a4c2:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800a4c6:	797a      	ldrb	r2, [r7, #5]
 800a4c8:	429a      	cmp	r2, r3
 800a4ca:	d002      	beq.n	800a4d2 <DIP_Read+0xd2>
	{
		EEPROM.SaveData_Flag = 1;
 800a4cc:	4b05      	ldr	r3, [pc, #20]	; (800a4e4 <DIP_Read+0xe4>)
 800a4ce:	2201      	movs	r2, #1
 800a4d0:	701a      	strb	r2, [r3, #0]
	}
}
 800a4d2:	bf00      	nop
 800a4d4:	370c      	adds	r7, #12
 800a4d6:	46bd      	mov	sp, r7
 800a4d8:	bd90      	pop	{r4, r7, pc}
 800a4da:	bf00      	nop
 800a4dc:	200004f0 	.word	0x200004f0
 800a4e0:	48000800 	.word	0x48000800
 800a4e4:	20000298 	.word	0x20000298

0800a4e8 <EEPROM_Comm>:

void EEPROM_SPI_SendInstruction(uint8_t *instruction, uint8_t size);
void EEPROM_Factory_Reset();

void EEPROM_Comm(uint8_t* T_buffer, uint8_t* R_buffer, unsigned int num)
{
 800a4e8:	b580      	push	{r7, lr}
 800a4ea:	b086      	sub	sp, #24
 800a4ec:	af02      	add	r7, sp, #8
 800a4ee:	60f8      	str	r0, [r7, #12]
 800a4f0:	60b9      	str	r1, [r7, #8]
 800a4f2:	607a      	str	r2, [r7, #4]
	EEPROM_CS_OFF();
 800a4f4:	2200      	movs	r2, #0
 800a4f6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800a4fa:	480f      	ldr	r0, [pc, #60]	; (800a538 <EEPROM_Comm+0x50>)
 800a4fc:	f007 fae8 	bl	8011ad0 <HAL_GPIO_WritePin>
	//WP_EEPROM_OFF();
	//HOLD_EEPROM_ON();    // CS low

	HAL_SPI_TransmitReceive(EEPROM_SPI, T_buffer, R_buffer, num, 10);
 800a500:	4b0e      	ldr	r3, [pc, #56]	; (800a53c <EEPROM_Comm+0x54>)
 800a502:	6818      	ldr	r0, [r3, #0]
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	b29b      	uxth	r3, r3
 800a508:	220a      	movs	r2, #10
 800a50a:	9200      	str	r2, [sp, #0]
 800a50c:	68ba      	ldr	r2, [r7, #8]
 800a50e:	68f9      	ldr	r1, [r7, #12]
 800a510:	f009 fb1f 	bl	8013b52 <HAL_SPI_TransmitReceive>
	EEPROM.Result  = EEPROM_SPI->ErrorCode;
 800a514:	4b09      	ldr	r3, [pc, #36]	; (800a53c <EEPROM_Comm+0x54>)
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a51a:	b29a      	uxth	r2, r3
 800a51c:	4b08      	ldr	r3, [pc, #32]	; (800a540 <EEPROM_Comm+0x58>)
 800a51e:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42

   	EEPROM_CS_ON();
 800a522:	2201      	movs	r2, #1
 800a524:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800a528:	4803      	ldr	r0, [pc, #12]	; (800a538 <EEPROM_Comm+0x50>)
 800a52a:	f007 fad1 	bl	8011ad0 <HAL_GPIO_WritePin>
   	//WP_EEPROM_ON();
   	//HOLP_EEPROM_OFF();   // CS high
}
 800a52e:	bf00      	nop
 800a530:	3710      	adds	r7, #16
 800a532:	46bd      	mov	sp, r7
 800a534:	bd80      	pop	{r7, pc}
 800a536:	bf00      	nop
 800a538:	48000400 	.word	0x48000400
 800a53c:	200002e0 	.word	0x200002e0
 800a540:	20000298 	.word	0x20000298

0800a544 <EEPROM_init>:
/****************************************************************************/
/*	Overview	:										*/
/*	Return value:	void													*/
/****************************************************************************/
void EEPROM_init(void)
{
 800a544:	b580      	push	{r7, lr}
 800a546:	b082      	sub	sp, #8
 800a548:	af00      	add	r7, sp, #0
	EEPROM_SPI_INIT(&hspi2);
 800a54a:	48a3      	ldr	r0, [pc, #652]	; (800a7d8 <EEPROM_init+0x294>)
 800a54c:	f000 fa5a 	bl	800aa04 <EEPROM_SPI_INIT>

	EEPROM.TxBuff[0] = EEPROM_RDSR;
 800a550:	4ba2      	ldr	r3, [pc, #648]	; (800a7dc <EEPROM_init+0x298>)
 800a552:	2205      	movs	r2, #5
 800a554:	709a      	strb	r2, [r3, #2]
	EEPROM_Comm(EEPROM.TxBuff, EEPROM.RxBuff, 2);
 800a556:	2202      	movs	r2, #2
 800a558:	49a1      	ldr	r1, [pc, #644]	; (800a7e0 <EEPROM_init+0x29c>)
 800a55a:	48a2      	ldr	r0, [pc, #648]	; (800a7e4 <EEPROM_init+0x2a0>)
 800a55c:	f7ff ffc4 	bl	800a4e8 <EEPROM_Comm>

	EEPROM.TxBuff[0] = EEPROM_READ;
 800a560:	4b9e      	ldr	r3, [pc, #632]	; (800a7dc <EEPROM_init+0x298>)
 800a562:	2203      	movs	r2, #3
 800a564:	709a      	strb	r2, [r3, #2]
	EEPROM.TxBuff[1] = (EEPROM_addr >> 8) & 0xFF;
 800a566:	4ba0      	ldr	r3, [pc, #640]	; (800a7e8 <EEPROM_init+0x2a4>)
 800a568:	881b      	ldrh	r3, [r3, #0]
 800a56a:	0a1b      	lsrs	r3, r3, #8
 800a56c:	b29b      	uxth	r3, r3
 800a56e:	b2da      	uxtb	r2, r3
 800a570:	4b9a      	ldr	r3, [pc, #616]	; (800a7dc <EEPROM_init+0x298>)
 800a572:	70da      	strb	r2, [r3, #3]
	EEPROM.TxBuff[2] = EEPROM_addr & 0x00FF;
 800a574:	4b9c      	ldr	r3, [pc, #624]	; (800a7e8 <EEPROM_init+0x2a4>)
 800a576:	881b      	ldrh	r3, [r3, #0]
 800a578:	b2da      	uxtb	r2, r3
 800a57a:	4b98      	ldr	r3, [pc, #608]	; (800a7dc <EEPROM_init+0x298>)
 800a57c:	711a      	strb	r2, [r3, #4]
	for(uint8_t i = 3; i < EEPROM_BUF_MAX; i++){
 800a57e:	2303      	movs	r3, #3
 800a580:	71fb      	strb	r3, [r7, #7]
 800a582:	e007      	b.n	800a594 <EEPROM_init+0x50>
		EEPROM.TxBuff[i] = 0x00;
 800a584:	79fb      	ldrb	r3, [r7, #7]
 800a586:	4a95      	ldr	r2, [pc, #596]	; (800a7dc <EEPROM_init+0x298>)
 800a588:	4413      	add	r3, r2
 800a58a:	2200      	movs	r2, #0
 800a58c:	709a      	strb	r2, [r3, #2]
	for(uint8_t i = 3; i < EEPROM_BUF_MAX; i++){
 800a58e:	79fb      	ldrb	r3, [r7, #7]
 800a590:	3301      	adds	r3, #1
 800a592:	71fb      	strb	r3, [r7, #7]
 800a594:	79fb      	ldrb	r3, [r7, #7]
 800a596:	2b1f      	cmp	r3, #31
 800a598:	d9f4      	bls.n	800a584 <EEPROM_init+0x40>
	}
	EEPROM_Comm(EEPROM.TxBuff, EEPROM.RxBuff, EEPROM_BUF_MAX);
 800a59a:	2220      	movs	r2, #32
 800a59c:	4990      	ldr	r1, [pc, #576]	; (800a7e0 <EEPROM_init+0x29c>)
 800a59e:	4891      	ldr	r0, [pc, #580]	; (800a7e4 <EEPROM_init+0x2a0>)
 800a5a0:	f7ff ffa2 	bl	800a4e8 <EEPROM_Comm>
	if(EEPROM.RxBuff[28] != 0xD8 && EEPROM.RxBuff[29] != 0xD8)
 800a5a4:	4b8d      	ldr	r3, [pc, #564]	; (800a7dc <EEPROM_init+0x298>)
 800a5a6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a5aa:	2bd8      	cmp	r3, #216	; 0xd8
 800a5ac:	d007      	beq.n	800a5be <EEPROM_init+0x7a>
 800a5ae:	4b8b      	ldr	r3, [pc, #556]	; (800a7dc <EEPROM_init+0x298>)
 800a5b0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800a5b4:	2bd8      	cmp	r3, #216	; 0xd8
 800a5b6:	d002      	beq.n	800a5be <EEPROM_init+0x7a>
	{
		EEPROM_Factory_Reset();
 800a5b8:	f000 fa34 	bl	800aa24 <EEPROM_Factory_Reset>
		{
			ui.Protocol_Type = EEPROM.RxBuff[23];
		}

	}
}
 800a5bc:	e126      	b.n	800a80c <EEPROM_init+0x2c8>
		if(EEPROM.RxBuff[4] == 0xFF && EEPROM.RxBuff[3] == 0xFF){
 800a5be:	4b87      	ldr	r3, [pc, #540]	; (800a7dc <EEPROM_init+0x298>)
 800a5c0:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800a5c4:	2bff      	cmp	r3, #255	; 0xff
 800a5c6:	d10c      	bne.n	800a5e2 <EEPROM_init+0x9e>
 800a5c8:	4b84      	ldr	r3, [pc, #528]	; (800a7dc <EEPROM_init+0x298>)
 800a5ca:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800a5ce:	2bff      	cmp	r3, #255	; 0xff
 800a5d0:	d107      	bne.n	800a5e2 <EEPROM_init+0x9e>
			ui.temp_warring = 45;
 800a5d2:	4b86      	ldr	r3, [pc, #536]	; (800a7ec <EEPROM_init+0x2a8>)
 800a5d4:	4a86      	ldr	r2, [pc, #536]	; (800a7f0 <EEPROM_init+0x2ac>)
 800a5d6:	61da      	str	r2, [r3, #28]
			ui.temp_warring_hex = 4500;
 800a5d8:	4b84      	ldr	r3, [pc, #528]	; (800a7ec <EEPROM_init+0x2a8>)
 800a5da:	f241 1294 	movw	r2, #4500	; 0x1194
 800a5de:	849a      	strh	r2, [r3, #36]	; 0x24
 800a5e0:	e025      	b.n	800a62e <EEPROM_init+0xea>
			ui.temp_warring_hex = (EEPROM.RxBuff[3] & 0xFF) | (EEPROM.RxBuff[4] << 8);
 800a5e2:	4b7e      	ldr	r3, [pc, #504]	; (800a7dc <EEPROM_init+0x298>)
 800a5e4:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800a5e8:	b21a      	sxth	r2, r3
 800a5ea:	4b7c      	ldr	r3, [pc, #496]	; (800a7dc <EEPROM_init+0x298>)
 800a5ec:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800a5f0:	021b      	lsls	r3, r3, #8
 800a5f2:	b21b      	sxth	r3, r3
 800a5f4:	4313      	orrs	r3, r2
 800a5f6:	b21b      	sxth	r3, r3
 800a5f8:	b29a      	uxth	r2, r3
 800a5fa:	4b7c      	ldr	r3, [pc, #496]	; (800a7ec <EEPROM_init+0x2a8>)
 800a5fc:	849a      	strh	r2, [r3, #36]	; 0x24
			if(ui.temp_warring_hex > 9999){
 800a5fe:	4b7b      	ldr	r3, [pc, #492]	; (800a7ec <EEPROM_init+0x2a8>)
 800a600:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800a602:	f242 720f 	movw	r2, #9999	; 0x270f
 800a606:	4293      	cmp	r3, r2
 800a608:	d903      	bls.n	800a612 <EEPROM_init+0xce>
				ui.temp_warring_hex = 9999;
 800a60a:	4b78      	ldr	r3, [pc, #480]	; (800a7ec <EEPROM_init+0x2a8>)
 800a60c:	f242 720f 	movw	r2, #9999	; 0x270f
 800a610:	849a      	strh	r2, [r3, #36]	; 0x24
			ui.temp_warring = (uint16_t)(ui.temp_warring_hex / 100);
 800a612:	4b76      	ldr	r3, [pc, #472]	; (800a7ec <EEPROM_init+0x2a8>)
 800a614:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800a616:	4a77      	ldr	r2, [pc, #476]	; (800a7f4 <EEPROM_init+0x2b0>)
 800a618:	fba2 2303 	umull	r2, r3, r2, r3
 800a61c:	095b      	lsrs	r3, r3, #5
 800a61e:	b29b      	uxth	r3, r3
 800a620:	ee07 3a90 	vmov	s15, r3
 800a624:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a628:	4b70      	ldr	r3, [pc, #448]	; (800a7ec <EEPROM_init+0x2a8>)
 800a62a:	edc3 7a07 	vstr	s15, [r3, #28]
		if(EEPROM.RxBuff[5] == 0xFF && EEPROM.RxBuff[6] == 0xFF){
 800a62e:	4b6b      	ldr	r3, [pc, #428]	; (800a7dc <EEPROM_init+0x298>)
 800a630:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 800a634:	2bff      	cmp	r3, #255	; 0xff
 800a636:	d10c      	bne.n	800a652 <EEPROM_init+0x10e>
 800a638:	4b68      	ldr	r3, [pc, #416]	; (800a7dc <EEPROM_init+0x298>)
 800a63a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a63e:	2bff      	cmp	r3, #255	; 0xff
 800a640:	d107      	bne.n	800a652 <EEPROM_init+0x10e>
			ui.temp_alarm = 60;
 800a642:	4b6a      	ldr	r3, [pc, #424]	; (800a7ec <EEPROM_init+0x2a8>)
 800a644:	4a6c      	ldr	r2, [pc, #432]	; (800a7f8 <EEPROM_init+0x2b4>)
 800a646:	621a      	str	r2, [r3, #32]
			ui.temp_alarm_hex = 6000;
 800a648:	4b68      	ldr	r3, [pc, #416]	; (800a7ec <EEPROM_init+0x2a8>)
 800a64a:	f241 7270 	movw	r2, #6000	; 0x1770
 800a64e:	84da      	strh	r2, [r3, #38]	; 0x26
 800a650:	e025      	b.n	800a69e <EEPROM_init+0x15a>
			ui.temp_alarm_hex	= (EEPROM.RxBuff[5] & 0xFF) | (EEPROM.RxBuff[6] << 8);
 800a652:	4b62      	ldr	r3, [pc, #392]	; (800a7dc <EEPROM_init+0x298>)
 800a654:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 800a658:	b21a      	sxth	r2, r3
 800a65a:	4b60      	ldr	r3, [pc, #384]	; (800a7dc <EEPROM_init+0x298>)
 800a65c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a660:	021b      	lsls	r3, r3, #8
 800a662:	b21b      	sxth	r3, r3
 800a664:	4313      	orrs	r3, r2
 800a666:	b21b      	sxth	r3, r3
 800a668:	b29a      	uxth	r2, r3
 800a66a:	4b60      	ldr	r3, [pc, #384]	; (800a7ec <EEPROM_init+0x2a8>)
 800a66c:	84da      	strh	r2, [r3, #38]	; 0x26
			if(ui.temp_alarm_hex > 9999){
 800a66e:	4b5f      	ldr	r3, [pc, #380]	; (800a7ec <EEPROM_init+0x2a8>)
 800a670:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a672:	f242 720f 	movw	r2, #9999	; 0x270f
 800a676:	4293      	cmp	r3, r2
 800a678:	d903      	bls.n	800a682 <EEPROM_init+0x13e>
				ui.temp_alarm_hex = 9999;
 800a67a:	4b5c      	ldr	r3, [pc, #368]	; (800a7ec <EEPROM_init+0x2a8>)
 800a67c:	f242 720f 	movw	r2, #9999	; 0x270f
 800a680:	84da      	strh	r2, [r3, #38]	; 0x26
			ui.temp_alarm = (uint16_t)(ui.temp_alarm_hex / 100);
 800a682:	4b5a      	ldr	r3, [pc, #360]	; (800a7ec <EEPROM_init+0x2a8>)
 800a684:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a686:	4a5b      	ldr	r2, [pc, #364]	; (800a7f4 <EEPROM_init+0x2b0>)
 800a688:	fba2 2303 	umull	r2, r3, r2, r3
 800a68c:	095b      	lsrs	r3, r3, #5
 800a68e:	b29b      	uxth	r3, r3
 800a690:	ee07 3a90 	vmov	s15, r3
 800a694:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a698:	4b54      	ldr	r3, [pc, #336]	; (800a7ec <EEPROM_init+0x2a8>)
 800a69a:	edc3 7a08 	vstr	s15, [r3, #32]
		if((EEPROM.RxBuff[7] == 0xFF && EEPROM.RxBuff[8] == 0xFF) || (EEPROM.RxBuff[7] == 0x00 && EEPROM.RxBuff[8] == 0x00)){
 800a69e:	4b4f      	ldr	r3, [pc, #316]	; (800a7dc <EEPROM_init+0x298>)
 800a6a0:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800a6a4:	2bff      	cmp	r3, #255	; 0xff
 800a6a6:	d104      	bne.n	800a6b2 <EEPROM_init+0x16e>
 800a6a8:	4b4c      	ldr	r3, [pc, #304]	; (800a7dc <EEPROM_init+0x298>)
 800a6aa:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 800a6ae:	2bff      	cmp	r3, #255	; 0xff
 800a6b0:	d009      	beq.n	800a6c6 <EEPROM_init+0x182>
 800a6b2:	4b4a      	ldr	r3, [pc, #296]	; (800a7dc <EEPROM_init+0x298>)
 800a6b4:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800a6b8:	2b00      	cmp	r3, #0
 800a6ba:	d108      	bne.n	800a6ce <EEPROM_init+0x18a>
 800a6bc:	4b47      	ldr	r3, [pc, #284]	; (800a7dc <EEPROM_init+0x298>)
 800a6be:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 800a6c2:	2b00      	cmp	r3, #0
 800a6c4:	d103      	bne.n	800a6ce <EEPROM_init+0x18a>
			read_fifo_state = 0;
 800a6c6:	4b4d      	ldr	r3, [pc, #308]	; (800a7fc <EEPROM_init+0x2b8>)
 800a6c8:	2200      	movs	r2, #0
 800a6ca:	701a      	strb	r2, [r3, #0]
 800a6cc:	e010      	b.n	800a6f0 <EEPROM_init+0x1ac>
			read_fifo_state = 1;
 800a6ce:	4b4b      	ldr	r3, [pc, #300]	; (800a7fc <EEPROM_init+0x2b8>)
 800a6d0:	2201      	movs	r2, #1
 800a6d2:	701a      	strb	r2, [r3, #0]
			ui.IR_Offset = (EEPROM.RxBuff[8] << 8) | (EEPROM.RxBuff[7] & 0xFF);
 800a6d4:	4b41      	ldr	r3, [pc, #260]	; (800a7dc <EEPROM_init+0x298>)
 800a6d6:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 800a6da:	021b      	lsls	r3, r3, #8
 800a6dc:	b21a      	sxth	r2, r3
 800a6de:	4b3f      	ldr	r3, [pc, #252]	; (800a7dc <EEPROM_init+0x298>)
 800a6e0:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800a6e4:	b21b      	sxth	r3, r3
 800a6e6:	4313      	orrs	r3, r2
 800a6e8:	b21b      	sxth	r3, r3
 800a6ea:	b29a      	uxth	r2, r3
 800a6ec:	4b3f      	ldr	r3, [pc, #252]	; (800a7ec <EEPROM_init+0x2a8>)
 800a6ee:	819a      	strh	r2, [r3, #12]
		if((EEPROM.RxBuff[9] == 0xFF && EEPROM.RxBuff[10] == 0xFF) || (EEPROM.RxBuff[9] == 0x00 && EEPROM.RxBuff[10] == 0x00)){
 800a6f0:	4b3a      	ldr	r3, [pc, #232]	; (800a7dc <EEPROM_init+0x298>)
 800a6f2:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 800a6f6:	2bff      	cmp	r3, #255	; 0xff
 800a6f8:	d104      	bne.n	800a704 <EEPROM_init+0x1c0>
 800a6fa:	4b38      	ldr	r3, [pc, #224]	; (800a7dc <EEPROM_init+0x298>)
 800a6fc:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800a700:	2bff      	cmp	r3, #255	; 0xff
 800a702:	d009      	beq.n	800a718 <EEPROM_init+0x1d4>
 800a704:	4b35      	ldr	r3, [pc, #212]	; (800a7dc <EEPROM_init+0x298>)
 800a706:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 800a70a:	2b00      	cmp	r3, #0
 800a70c:	d108      	bne.n	800a720 <EEPROM_init+0x1dc>
 800a70e:	4b33      	ldr	r3, [pc, #204]	; (800a7dc <EEPROM_init+0x298>)
 800a710:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800a714:	2b00      	cmp	r3, #0
 800a716:	d103      	bne.n	800a720 <EEPROM_init+0x1dc>
			read_fifo_state = 0;
 800a718:	4b38      	ldr	r3, [pc, #224]	; (800a7fc <EEPROM_init+0x2b8>)
 800a71a:	2200      	movs	r2, #0
 800a71c:	701a      	strb	r2, [r3, #0]
 800a71e:	e010      	b.n	800a742 <EEPROM_init+0x1fe>
			read_fifo_state = 1;
 800a720:	4b36      	ldr	r3, [pc, #216]	; (800a7fc <EEPROM_init+0x2b8>)
 800a722:	2201      	movs	r2, #1
 800a724:	701a      	strb	r2, [r3, #0]
			ui.Blue_IR_Offset = (EEPROM.RxBuff[9] << 8) | (EEPROM.RxBuff[10] & 0xFF);
 800a726:	4b2d      	ldr	r3, [pc, #180]	; (800a7dc <EEPROM_init+0x298>)
 800a728:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 800a72c:	021b      	lsls	r3, r3, #8
 800a72e:	b21a      	sxth	r2, r3
 800a730:	4b2a      	ldr	r3, [pc, #168]	; (800a7dc <EEPROM_init+0x298>)
 800a732:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800a736:	b21b      	sxth	r3, r3
 800a738:	4313      	orrs	r3, r2
 800a73a:	b21b      	sxth	r3, r3
 800a73c:	b29a      	uxth	r2, r3
 800a73e:	4b2b      	ldr	r3, [pc, #172]	; (800a7ec <EEPROM_init+0x2a8>)
 800a740:	81da      	strh	r2, [r3, #14]
		if(EEPROM.RxBuff[11] == 0){
 800a742:	4b26      	ldr	r3, [pc, #152]	; (800a7dc <EEPROM_init+0x298>)
 800a744:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800a748:	2b00      	cmp	r3, #0
 800a74a:	d103      	bne.n	800a754 <EEPROM_init+0x210>
			ui.temp_alarm_enable = 0;
 800a74c:	4b27      	ldr	r3, [pc, #156]	; (800a7ec <EEPROM_init+0x2a8>)
 800a74e:	2200      	movs	r2, #0
 800a750:	759a      	strb	r2, [r3, #22]
 800a752:	e002      	b.n	800a75a <EEPROM_init+0x216>
			ui.temp_alarm_enable = 1;
 800a754:	4b25      	ldr	r3, [pc, #148]	; (800a7ec <EEPROM_init+0x2a8>)
 800a756:	2201      	movs	r2, #1
 800a758:	759a      	strb	r2, [r3, #22]
		if(EEPROM.RxBuff[12] == 0){
 800a75a:	4b20      	ldr	r3, [pc, #128]	; (800a7dc <EEPROM_init+0x298>)
 800a75c:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 800a760:	2b00      	cmp	r3, #0
 800a762:	d103      	bne.n	800a76c <EEPROM_init+0x228>
			ui.temp_warring_maintain_bit = 0;
 800a764:	4b21      	ldr	r3, [pc, #132]	; (800a7ec <EEPROM_init+0x2a8>)
 800a766:	2200      	movs	r2, #0
 800a768:	765a      	strb	r2, [r3, #25]
 800a76a:	e002      	b.n	800a772 <EEPROM_init+0x22e>
			ui.temp_warring_maintain_bit = 1;
 800a76c:	4b1f      	ldr	r3, [pc, #124]	; (800a7ec <EEPROM_init+0x2a8>)
 800a76e:	2201      	movs	r2, #1
 800a770:	765a      	strb	r2, [r3, #25]
		if(EEPROM.RxBuff[13] == 0){
 800a772:	4b1a      	ldr	r3, [pc, #104]	; (800a7dc <EEPROM_init+0x298>)
 800a774:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800a778:	2b00      	cmp	r3, #0
 800a77a:	d103      	bne.n	800a784 <EEPROM_init+0x240>
			ui.temp_alarm_maintain_bit = 0;
 800a77c:	4b1b      	ldr	r3, [pc, #108]	; (800a7ec <EEPROM_init+0x2a8>)
 800a77e:	2200      	movs	r2, #0
 800a780:	769a      	strb	r2, [r3, #26]
 800a782:	e002      	b.n	800a78a <EEPROM_init+0x246>
			ui.temp_alarm_maintain_bit = 1;
 800a784:	4b19      	ldr	r3, [pc, #100]	; (800a7ec <EEPROM_init+0x2a8>)
 800a786:	2201      	movs	r2, #1
 800a788:	769a      	strb	r2, [r3, #26]
		if(EEPROM.RxBuff[20] == 1)
 800a78a:	4b14      	ldr	r3, [pc, #80]	; (800a7dc <EEPROM_init+0x298>)
 800a78c:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 800a790:	2b01      	cmp	r3, #1
 800a792:	d104      	bne.n	800a79e <EEPROM_init+0x25a>
			ui.End_Code = 1;
 800a794:	4b15      	ldr	r3, [pc, #84]	; (800a7ec <EEPROM_init+0x2a8>)
 800a796:	2201      	movs	r2, #1
 800a798:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
 800a79c:	e003      	b.n	800a7a6 <EEPROM_init+0x262>
			ui.End_Code = 0;
 800a79e:	4b13      	ldr	r3, [pc, #76]	; (800a7ec <EEPROM_init+0x2a8>)
 800a7a0:	2200      	movs	r2, #0
 800a7a2:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
		if(EEPROM.RxBuff[22] == 0xFF){
 800a7a6:	4b0d      	ldr	r3, [pc, #52]	; (800a7dc <EEPROM_init+0x298>)
 800a7a8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800a7ac:	2bff      	cmp	r3, #255	; 0xff
 800a7ae:	d103      	bne.n	800a7b8 <EEPROM_init+0x274>
			ui.SMK_Level = RANK_1;
 800a7b0:	4b0e      	ldr	r3, [pc, #56]	; (800a7ec <EEPROM_init+0x2a8>)
 800a7b2:	2200      	movs	r2, #0
 800a7b4:	741a      	strb	r2, [r3, #16]
 800a7b6:	e004      	b.n	800a7c2 <EEPROM_init+0x27e>
			ui.SMK_Level = EEPROM.RxBuff[22];
 800a7b8:	4b08      	ldr	r3, [pc, #32]	; (800a7dc <EEPROM_init+0x298>)
 800a7ba:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
 800a7be:	4b0b      	ldr	r3, [pc, #44]	; (800a7ec <EEPROM_init+0x2a8>)
 800a7c0:	741a      	strb	r2, [r3, #16]
		if(EEPROM.RxBuff[23] == 0xff)
 800a7c2:	4b06      	ldr	r3, [pc, #24]	; (800a7dc <EEPROM_init+0x298>)
 800a7c4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800a7c8:	2bff      	cmp	r3, #255	; 0xff
 800a7ca:	d119      	bne.n	800a800 <EEPROM_init+0x2bc>
			ui.Protocol_Type = 1;
 800a7cc:	4b07      	ldr	r3, [pc, #28]	; (800a7ec <EEPROM_init+0x2a8>)
 800a7ce:	2201      	movs	r2, #1
 800a7d0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
}
 800a7d4:	e01a      	b.n	800a80c <EEPROM_init+0x2c8>
 800a7d6:	bf00      	nop
 800a7d8:	2000089c 	.word	0x2000089c
 800a7dc:	20000298 	.word	0x20000298
 800a7e0:	200002ba 	.word	0x200002ba
 800a7e4:	2000029a 	.word	0x2000029a
 800a7e8:	20000010 	.word	0x20000010
 800a7ec:	200004f0 	.word	0x200004f0
 800a7f0:	42340000 	.word	0x42340000
 800a7f4:	51eb851f 	.word	0x51eb851f
 800a7f8:	42700000 	.word	0x42700000
 800a7fc:	200000c4 	.word	0x200000c4
			ui.Protocol_Type = EEPROM.RxBuff[23];
 800a800:	4b04      	ldr	r3, [pc, #16]	; (800a814 <EEPROM_init+0x2d0>)
 800a802:	f893 2039 	ldrb.w	r2, [r3, #57]	; 0x39
 800a806:	4b04      	ldr	r3, [pc, #16]	; (800a818 <EEPROM_init+0x2d4>)
 800a808:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
}
 800a80c:	bf00      	nop
 800a80e:	3708      	adds	r7, #8
 800a810:	46bd      	mov	sp, r7
 800a812:	bd80      	pop	{r7, pc}
 800a814:	20000298 	.word	0x20000298
 800a818:	200004f0 	.word	0x200004f0

0800a81c <EEPROM_routine>:
/****************************************************************************/
/*	Overview	:															*/
/*	Return value:	void													*/
/****************************************************************************/
void EEPROM_routine(void)
{
 800a81c:	b580      	push	{r7, lr}
 800a81e:	b082      	sub	sp, #8
 800a820:	af00      	add	r7, sp, #0
	//EEPROM TEST
	//EEPROM_SPI_WriteBuffer(EEPROM.Buff, (uint16_t)0x01, EEPROM_BUFFER_SIZE);
	if(EEPROM.SaveData_Flag == 1)
 800a822:	4b73      	ldr	r3, [pc, #460]	; (800a9f0 <EEPROM_routine+0x1d4>)
 800a824:	781b      	ldrb	r3, [r3, #0]
 800a826:	2b01      	cmp	r3, #1
 800a828:	f040 80c3 	bne.w	800a9b2 <EEPROM_routine+0x196>
	{
		EEPROM.TxBuff[0] = EEPROM_WREN;
 800a82c:	4b70      	ldr	r3, [pc, #448]	; (800a9f0 <EEPROM_routine+0x1d4>)
 800a82e:	2206      	movs	r2, #6
 800a830:	709a      	strb	r2, [r3, #2]
		EEPROM_Comm(EEPROM.TxBuff, EEPROM.RxBuff, 1);
 800a832:	2201      	movs	r2, #1
 800a834:	496f      	ldr	r1, [pc, #444]	; (800a9f4 <EEPROM_routine+0x1d8>)
 800a836:	4870      	ldr	r0, [pc, #448]	; (800a9f8 <EEPROM_routine+0x1dc>)
 800a838:	f7ff fe56 	bl	800a4e8 <EEPROM_Comm>
		//HAL_Delay(10);
		EEPROM.TxBuff[0] = EEPROM_RDSR;
 800a83c:	4b6c      	ldr	r3, [pc, #432]	; (800a9f0 <EEPROM_routine+0x1d4>)
 800a83e:	2205      	movs	r2, #5
 800a840:	709a      	strb	r2, [r3, #2]
		EEPROM_Comm(EEPROM.TxBuff, EEPROM.RxBuff, 2);
 800a842:	2202      	movs	r2, #2
 800a844:	496b      	ldr	r1, [pc, #428]	; (800a9f4 <EEPROM_routine+0x1d8>)
 800a846:	486c      	ldr	r0, [pc, #432]	; (800a9f8 <EEPROM_routine+0x1dc>)
 800a848:	f7ff fe4e 	bl	800a4e8 <EEPROM_Comm>

		EEPROM.TxBuff[0] = EEPROM_WRITE;
 800a84c:	4b68      	ldr	r3, [pc, #416]	; (800a9f0 <EEPROM_routine+0x1d4>)
 800a84e:	2202      	movs	r2, #2
 800a850:	709a      	strb	r2, [r3, #2]
		EEPROM.TxBuff[1] = EEPROM_addr >> 8;      // high byte
 800a852:	4b6a      	ldr	r3, [pc, #424]	; (800a9fc <EEPROM_routine+0x1e0>)
 800a854:	881b      	ldrh	r3, [r3, #0]
 800a856:	0a1b      	lsrs	r3, r3, #8
 800a858:	b29b      	uxth	r3, r3
 800a85a:	b2da      	uxtb	r2, r3
 800a85c:	4b64      	ldr	r3, [pc, #400]	; (800a9f0 <EEPROM_routine+0x1d4>)
 800a85e:	70da      	strb	r2, [r3, #3]
		EEPROM.TxBuff[2] = EEPROM_addr & 0x00FF;  // low byte
 800a860:	4b66      	ldr	r3, [pc, #408]	; (800a9fc <EEPROM_routine+0x1e0>)
 800a862:	881b      	ldrh	r3, [r3, #0]
 800a864:	b2da      	uxtb	r2, r3
 800a866:	4b62      	ldr	r3, [pc, #392]	; (800a9f0 <EEPROM_routine+0x1d4>)
 800a868:	711a      	strb	r2, [r3, #4]
		EEPROM.TxBuff[3] = (uint16_t)(ui.temp_warring_hex & 0xFF);
 800a86a:	4b65      	ldr	r3, [pc, #404]	; (800aa00 <EEPROM_routine+0x1e4>)
 800a86c:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800a86e:	b2da      	uxtb	r2, r3
 800a870:	4b5f      	ldr	r3, [pc, #380]	; (800a9f0 <EEPROM_routine+0x1d4>)
 800a872:	715a      	strb	r2, [r3, #5]
		EEPROM.TxBuff[4] = (uint16_t)(ui.temp_warring_hex >>8);
 800a874:	4b62      	ldr	r3, [pc, #392]	; (800aa00 <EEPROM_routine+0x1e4>)
 800a876:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800a878:	0a1b      	lsrs	r3, r3, #8
 800a87a:	b29b      	uxth	r3, r3
 800a87c:	b2da      	uxtb	r2, r3
 800a87e:	4b5c      	ldr	r3, [pc, #368]	; (800a9f0 <EEPROM_routine+0x1d4>)
 800a880:	719a      	strb	r2, [r3, #6]
		EEPROM.TxBuff[5] = (uint16_t)(ui.temp_alarm_hex & 0xFF);
 800a882:	4b5f      	ldr	r3, [pc, #380]	; (800aa00 <EEPROM_routine+0x1e4>)
 800a884:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a886:	b2da      	uxtb	r2, r3
 800a888:	4b59      	ldr	r3, [pc, #356]	; (800a9f0 <EEPROM_routine+0x1d4>)
 800a88a:	71da      	strb	r2, [r3, #7]
		EEPROM.TxBuff[6] = (uint16_t)(ui.temp_alarm_hex >>8);
 800a88c:	4b5c      	ldr	r3, [pc, #368]	; (800aa00 <EEPROM_routine+0x1e4>)
 800a88e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a890:	0a1b      	lsrs	r3, r3, #8
 800a892:	b29b      	uxth	r3, r3
 800a894:	b2da      	uxtb	r2, r3
 800a896:	4b56      	ldr	r3, [pc, #344]	; (800a9f0 <EEPROM_routine+0x1d4>)
 800a898:	721a      	strb	r2, [r3, #8]
		EEPROM.TxBuff[7] = (ui.IR_Offset & 0xFF);
 800a89a:	4b59      	ldr	r3, [pc, #356]	; (800aa00 <EEPROM_routine+0x1e4>)
 800a89c:	899b      	ldrh	r3, [r3, #12]
 800a89e:	b2da      	uxtb	r2, r3
 800a8a0:	4b53      	ldr	r3, [pc, #332]	; (800a9f0 <EEPROM_routine+0x1d4>)
 800a8a2:	725a      	strb	r2, [r3, #9]
		EEPROM.TxBuff[8] = (ui.IR_Offset >> 8);
 800a8a4:	4b56      	ldr	r3, [pc, #344]	; (800aa00 <EEPROM_routine+0x1e4>)
 800a8a6:	899b      	ldrh	r3, [r3, #12]
 800a8a8:	0a1b      	lsrs	r3, r3, #8
 800a8aa:	b29b      	uxth	r3, r3
 800a8ac:	b2da      	uxtb	r2, r3
 800a8ae:	4b50      	ldr	r3, [pc, #320]	; (800a9f0 <EEPROM_routine+0x1d4>)
 800a8b0:	729a      	strb	r2, [r3, #10]
		EEPROM.TxBuff[9] = (ui.Blue_IR_Offset & 0xFF);
 800a8b2:	4b53      	ldr	r3, [pc, #332]	; (800aa00 <EEPROM_routine+0x1e4>)
 800a8b4:	89db      	ldrh	r3, [r3, #14]
 800a8b6:	b2da      	uxtb	r2, r3
 800a8b8:	4b4d      	ldr	r3, [pc, #308]	; (800a9f0 <EEPROM_routine+0x1d4>)
 800a8ba:	72da      	strb	r2, [r3, #11]
		EEPROM.TxBuff[10] = (ui.Blue_IR_Offset >> 8);
 800a8bc:	4b50      	ldr	r3, [pc, #320]	; (800aa00 <EEPROM_routine+0x1e4>)
 800a8be:	89db      	ldrh	r3, [r3, #14]
 800a8c0:	0a1b      	lsrs	r3, r3, #8
 800a8c2:	b29b      	uxth	r3, r3
 800a8c4:	b2da      	uxtb	r2, r3
 800a8c6:	4b4a      	ldr	r3, [pc, #296]	; (800a9f0 <EEPROM_routine+0x1d4>)
 800a8c8:	731a      	strb	r2, [r3, #12]
		EEPROM.TxBuff[11] = ui.temp_alarm_enable;
 800a8ca:	4b4d      	ldr	r3, [pc, #308]	; (800aa00 <EEPROM_routine+0x1e4>)
 800a8cc:	7d9a      	ldrb	r2, [r3, #22]
 800a8ce:	4b48      	ldr	r3, [pc, #288]	; (800a9f0 <EEPROM_routine+0x1d4>)
 800a8d0:	735a      	strb	r2, [r3, #13]
		EEPROM.TxBuff[12] = ui.temp_warring_maintain_bit;
 800a8d2:	4b4b      	ldr	r3, [pc, #300]	; (800aa00 <EEPROM_routine+0x1e4>)
 800a8d4:	7e5a      	ldrb	r2, [r3, #25]
 800a8d6:	4b46      	ldr	r3, [pc, #280]	; (800a9f0 <EEPROM_routine+0x1d4>)
 800a8d8:	739a      	strb	r2, [r3, #14]
		EEPROM.TxBuff[13] = ui.temp_alarm_maintain_bit;
 800a8da:	4b49      	ldr	r3, [pc, #292]	; (800aa00 <EEPROM_routine+0x1e4>)
 800a8dc:	7e9a      	ldrb	r2, [r3, #26]
 800a8de:	4b44      	ldr	r3, [pc, #272]	; (800a9f0 <EEPROM_routine+0x1d4>)
 800a8e0:	73da      	strb	r2, [r3, #15]
		EEPROM.TxBuff[14] = 0x00;
 800a8e2:	4b43      	ldr	r3, [pc, #268]	; (800a9f0 <EEPROM_routine+0x1d4>)
 800a8e4:	2200      	movs	r2, #0
 800a8e6:	741a      	strb	r2, [r3, #16]
		EEPROM.TxBuff[15] = 0x00;
 800a8e8:	4b41      	ldr	r3, [pc, #260]	; (800a9f0 <EEPROM_routine+0x1d4>)
 800a8ea:	2200      	movs	r2, #0
 800a8ec:	745a      	strb	r2, [r3, #17]
		EEPROM.TxBuff[16] = 0x00;
 800a8ee:	4b40      	ldr	r3, [pc, #256]	; (800a9f0 <EEPROM_routine+0x1d4>)
 800a8f0:	2200      	movs	r2, #0
 800a8f2:	749a      	strb	r2, [r3, #18]
		EEPROM.TxBuff[17] = 0x00;
 800a8f4:	4b3e      	ldr	r3, [pc, #248]	; (800a9f0 <EEPROM_routine+0x1d4>)
 800a8f6:	2200      	movs	r2, #0
 800a8f8:	74da      	strb	r2, [r3, #19]
		EEPROM.TxBuff[18] = 0x00;
 800a8fa:	4b3d      	ldr	r3, [pc, #244]	; (800a9f0 <EEPROM_routine+0x1d4>)
 800a8fc:	2200      	movs	r2, #0
 800a8fe:	751a      	strb	r2, [r3, #20]
		EEPROM.TxBuff[19] = 0x00;
 800a900:	4b3b      	ldr	r3, [pc, #236]	; (800a9f0 <EEPROM_routine+0x1d4>)
 800a902:	2200      	movs	r2, #0
 800a904:	755a      	strb	r2, [r3, #21]
		EEPROM.TxBuff[20] = ui.End_Code;
 800a906:	4b3e      	ldr	r3, [pc, #248]	; (800aa00 <EEPROM_routine+0x1e4>)
 800a908:	f893 2031 	ldrb.w	r2, [r3, #49]	; 0x31
 800a90c:	4b38      	ldr	r3, [pc, #224]	; (800a9f0 <EEPROM_routine+0x1d4>)
 800a90e:	759a      	strb	r2, [r3, #22]
		EEPROM.TxBuff[21] = 0x00;
 800a910:	4b37      	ldr	r3, [pc, #220]	; (800a9f0 <EEPROM_routine+0x1d4>)
 800a912:	2200      	movs	r2, #0
 800a914:	75da      	strb	r2, [r3, #23]
		EEPROM.TxBuff[22] = ui.SMK_Level;
 800a916:	4b3a      	ldr	r3, [pc, #232]	; (800aa00 <EEPROM_routine+0x1e4>)
 800a918:	7c1a      	ldrb	r2, [r3, #16]
 800a91a:	4b35      	ldr	r3, [pc, #212]	; (800a9f0 <EEPROM_routine+0x1d4>)
 800a91c:	761a      	strb	r2, [r3, #24]
		EEPROM.TxBuff[23] = ui.Protocol_Type;
 800a91e:	4b38      	ldr	r3, [pc, #224]	; (800aa00 <EEPROM_routine+0x1e4>)
 800a920:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 800a924:	4b32      	ldr	r3, [pc, #200]	; (800a9f0 <EEPROM_routine+0x1d4>)
 800a926:	765a      	strb	r2, [r3, #25]
		EEPROM.TxBuff[24] = 0x00;
 800a928:	4b31      	ldr	r3, [pc, #196]	; (800a9f0 <EEPROM_routine+0x1d4>)
 800a92a:	2200      	movs	r2, #0
 800a92c:	769a      	strb	r2, [r3, #26]
		EEPROM.TxBuff[25] = 0x00;
 800a92e:	4b30      	ldr	r3, [pc, #192]	; (800a9f0 <EEPROM_routine+0x1d4>)
 800a930:	2200      	movs	r2, #0
 800a932:	76da      	strb	r2, [r3, #27]
		EEPROM.TxBuff[26] = 0x00;
 800a934:	4b2e      	ldr	r3, [pc, #184]	; (800a9f0 <EEPROM_routine+0x1d4>)
 800a936:	2200      	movs	r2, #0
 800a938:	771a      	strb	r2, [r3, #28]
		EEPROM.TxBuff[27] = 0;//Adc.ZO_flag;
 800a93a:	4b2d      	ldr	r3, [pc, #180]	; (800a9f0 <EEPROM_routine+0x1d4>)
 800a93c:	2200      	movs	r2, #0
 800a93e:	775a      	strb	r2, [r3, #29]

		EEPROM.TxBuff[28] = 0xD8;
 800a940:	4b2b      	ldr	r3, [pc, #172]	; (800a9f0 <EEPROM_routine+0x1d4>)
 800a942:	22d8      	movs	r2, #216	; 0xd8
 800a944:	779a      	strb	r2, [r3, #30]
		EEPROM.TxBuff[29] = 0xD8;
 800a946:	4b2a      	ldr	r3, [pc, #168]	; (800a9f0 <EEPROM_routine+0x1d4>)
 800a948:	22d8      	movs	r2, #216	; 0xd8
 800a94a:	77da      	strb	r2, [r3, #31]

		EEPROM.Checksum = 0;
 800a94c:	4b28      	ldr	r3, [pc, #160]	; (800a9f0 <EEPROM_routine+0x1d4>)
 800a94e:	2200      	movs	r2, #0
 800a950:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
		for(int i = 3; i < 28; i++)
 800a954:	2303      	movs	r3, #3
 800a956:	607b      	str	r3, [r7, #4]
 800a958:	e010      	b.n	800a97c <EEPROM_routine+0x160>
		{
			EEPROM.Checksum += EEPROM.TxBuff[i];
 800a95a:	4b25      	ldr	r3, [pc, #148]	; (800a9f0 <EEPROM_routine+0x1d4>)
 800a95c:	f8b3 2046 	ldrh.w	r2, [r3, #70]	; 0x46
 800a960:	4923      	ldr	r1, [pc, #140]	; (800a9f0 <EEPROM_routine+0x1d4>)
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	440b      	add	r3, r1
 800a966:	3302      	adds	r3, #2
 800a968:	781b      	ldrb	r3, [r3, #0]
 800a96a:	b29b      	uxth	r3, r3
 800a96c:	4413      	add	r3, r2
 800a96e:	b29a      	uxth	r2, r3
 800a970:	4b1f      	ldr	r3, [pc, #124]	; (800a9f0 <EEPROM_routine+0x1d4>)
 800a972:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
		for(int i = 3; i < 28; i++)
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	3301      	adds	r3, #1
 800a97a:	607b      	str	r3, [r7, #4]
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	2b1b      	cmp	r3, #27
 800a980:	ddeb      	ble.n	800a95a <EEPROM_routine+0x13e>
		}

		EEPROM.TxBuff[30] = (uint16_t)(EEPROM.Checksum & 0xFF);
 800a982:	4b1b      	ldr	r3, [pc, #108]	; (800a9f0 <EEPROM_routine+0x1d4>)
 800a984:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800a988:	b2da      	uxtb	r2, r3
 800a98a:	4b19      	ldr	r3, [pc, #100]	; (800a9f0 <EEPROM_routine+0x1d4>)
 800a98c:	f883 2020 	strb.w	r2, [r3, #32]
		EEPROM.TxBuff[31] = (uint16_t)(EEPROM.Checksum >>8);
 800a990:	4b17      	ldr	r3, [pc, #92]	; (800a9f0 <EEPROM_routine+0x1d4>)
 800a992:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800a996:	0a1b      	lsrs	r3, r3, #8
 800a998:	b29b      	uxth	r3, r3
 800a99a:	b2da      	uxtb	r2, r3
 800a99c:	4b14      	ldr	r3, [pc, #80]	; (800a9f0 <EEPROM_routine+0x1d4>)
 800a99e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

		EEPROM_Comm(EEPROM.TxBuff, EEPROM.RxBuff, EEPROM_BUF_MAX);
 800a9a2:	2220      	movs	r2, #32
 800a9a4:	4913      	ldr	r1, [pc, #76]	; (800a9f4 <EEPROM_routine+0x1d8>)
 800a9a6:	4814      	ldr	r0, [pc, #80]	; (800a9f8 <EEPROM_routine+0x1dc>)
 800a9a8:	f7ff fd9e 	bl	800a4e8 <EEPROM_Comm>
		//HAL_Delay(10);
		EEPROM.SaveData_Flag = 0;
 800a9ac:	4b10      	ldr	r3, [pc, #64]	; (800a9f0 <EEPROM_routine+0x1d4>)
 800a9ae:	2200      	movs	r2, #0
 800a9b0:	701a      	strb	r2, [r3, #0]
	}
	if(EEPROM.Result != 0)
 800a9b2:	4b0f      	ldr	r3, [pc, #60]	; (800a9f0 <EEPROM_routine+0x1d4>)
 800a9b4:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 800a9b8:	2b00      	cmp	r3, #0
 800a9ba:	d007      	beq.n	800a9cc <EEPROM_routine+0x1b0>
	{
		EEPROM.Error_cnt ++;
 800a9bc:	4b0c      	ldr	r3, [pc, #48]	; (800a9f0 <EEPROM_routine+0x1d4>)
 800a9be:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a9c2:	3301      	adds	r3, #1
 800a9c4:	b2da      	uxtb	r2, r3
 800a9c6:	4b0a      	ldr	r3, [pc, #40]	; (800a9f0 <EEPROM_routine+0x1d4>)
 800a9c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	if((EEPROM.Error_cnt == 5) && (EEPROM.Error == 0))
 800a9cc:	4b08      	ldr	r3, [pc, #32]	; (800a9f0 <EEPROM_routine+0x1d4>)
 800a9ce:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a9d2:	2b05      	cmp	r3, #5
 800a9d4:	d108      	bne.n	800a9e8 <EEPROM_routine+0x1cc>
 800a9d6:	4b06      	ldr	r3, [pc, #24]	; (800a9f0 <EEPROM_routine+0x1d4>)
 800a9d8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a9dc:	2b00      	cmp	r3, #0
 800a9de:	d103      	bne.n	800a9e8 <EEPROM_routine+0x1cc>
	{
		EEPROM.Error = 1;
 800a9e0:	4b03      	ldr	r3, [pc, #12]	; (800a9f0 <EEPROM_routine+0x1d4>)
 800a9e2:	2201      	movs	r2, #1
 800a9e4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
}
 800a9e8:	bf00      	nop
 800a9ea:	3708      	adds	r7, #8
 800a9ec:	46bd      	mov	sp, r7
 800a9ee:	bd80      	pop	{r7, pc}
 800a9f0:	20000298 	.word	0x20000298
 800a9f4:	200002ba 	.word	0x200002ba
 800a9f8:	2000029a 	.word	0x2000029a
 800a9fc:	20000010 	.word	0x20000010
 800aa00:	200004f0 	.word	0x200004f0

0800aa04 <EEPROM_SPI_INIT>:


void EEPROM_SPI_INIT(SPI_HandleTypeDef * hspi) {
 800aa04:	b480      	push	{r7}
 800aa06:	b083      	sub	sp, #12
 800aa08:	af00      	add	r7, sp, #0
 800aa0a:	6078      	str	r0, [r7, #4]
    EEPROM_SPI = hspi;
 800aa0c:	4a04      	ldr	r2, [pc, #16]	; (800aa20 <EEPROM_SPI_INIT+0x1c>)
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	6013      	str	r3, [r2, #0]
}
 800aa12:	bf00      	nop
 800aa14:	370c      	adds	r7, #12
 800aa16:	46bd      	mov	sp, r7
 800aa18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa1c:	4770      	bx	lr
 800aa1e:	bf00      	nop
 800aa20:	200002e0 	.word	0x200002e0

0800aa24 <EEPROM_Factory_Reset>:
    if (HAL_SPI_Transmit(EEPROM_SPI, (uint8_t*)instruction, (uint16_t)size, 200) != HAL_OK) {
        Error_Handler();
    }
}
void EEPROM_Factory_Reset(void)
{
 800aa24:	b580      	push	{r7, lr}
 800aa26:	b082      	sub	sp, #8
 800aa28:	af00      	add	r7, sp, #0
	EEPROM.TxBuff[0] = EEPROM_WREN;
 800aa2a:	4b7e      	ldr	r3, [pc, #504]	; (800ac24 <EEPROM_Factory_Reset+0x200>)
 800aa2c:	2206      	movs	r2, #6
 800aa2e:	709a      	strb	r2, [r3, #2]
	EEPROM_Comm(EEPROM.TxBuff, EEPROM.RxBuff, 1);
 800aa30:	2201      	movs	r2, #1
 800aa32:	497d      	ldr	r1, [pc, #500]	; (800ac28 <EEPROM_Factory_Reset+0x204>)
 800aa34:	487d      	ldr	r0, [pc, #500]	; (800ac2c <EEPROM_Factory_Reset+0x208>)
 800aa36:	f7ff fd57 	bl	800a4e8 <EEPROM_Comm>
	//HAL_Delay(10);
	EEPROM.TxBuff[0] = EEPROM_RDSR;
 800aa3a:	4b7a      	ldr	r3, [pc, #488]	; (800ac24 <EEPROM_Factory_Reset+0x200>)
 800aa3c:	2205      	movs	r2, #5
 800aa3e:	709a      	strb	r2, [r3, #2]
	EEPROM_Comm(EEPROM.TxBuff, EEPROM.RxBuff, 2);
 800aa40:	2202      	movs	r2, #2
 800aa42:	4979      	ldr	r1, [pc, #484]	; (800ac28 <EEPROM_Factory_Reset+0x204>)
 800aa44:	4879      	ldr	r0, [pc, #484]	; (800ac2c <EEPROM_Factory_Reset+0x208>)
 800aa46:	f7ff fd4f 	bl	800a4e8 <EEPROM_Comm>

	ui.temp_warring_hex = 4500;
 800aa4a:	4b79      	ldr	r3, [pc, #484]	; (800ac30 <EEPROM_Factory_Reset+0x20c>)
 800aa4c:	f241 1294 	movw	r2, #4500	; 0x1194
 800aa50:	849a      	strh	r2, [r3, #36]	; 0x24
	ui.temp_warring = ui.temp_warring_hex / 100;
 800aa52:	4b77      	ldr	r3, [pc, #476]	; (800ac30 <EEPROM_Factory_Reset+0x20c>)
 800aa54:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800aa56:	4a77      	ldr	r2, [pc, #476]	; (800ac34 <EEPROM_Factory_Reset+0x210>)
 800aa58:	fba2 2303 	umull	r2, r3, r2, r3
 800aa5c:	095b      	lsrs	r3, r3, #5
 800aa5e:	b29b      	uxth	r3, r3
 800aa60:	ee07 3a90 	vmov	s15, r3
 800aa64:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800aa68:	4b71      	ldr	r3, [pc, #452]	; (800ac30 <EEPROM_Factory_Reset+0x20c>)
 800aa6a:	edc3 7a07 	vstr	s15, [r3, #28]
	ui.temp_alarm_hex = 6000;
 800aa6e:	4b70      	ldr	r3, [pc, #448]	; (800ac30 <EEPROM_Factory_Reset+0x20c>)
 800aa70:	f241 7270 	movw	r2, #6000	; 0x1770
 800aa74:	84da      	strh	r2, [r3, #38]	; 0x26
	ui.temp_alarm = ui.temp_alarm_hex / 100;
 800aa76:	4b6e      	ldr	r3, [pc, #440]	; (800ac30 <EEPROM_Factory_Reset+0x20c>)
 800aa78:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800aa7a:	4a6e      	ldr	r2, [pc, #440]	; (800ac34 <EEPROM_Factory_Reset+0x210>)
 800aa7c:	fba2 2303 	umull	r2, r3, r2, r3
 800aa80:	095b      	lsrs	r3, r3, #5
 800aa82:	b29b      	uxth	r3, r3
 800aa84:	ee07 3a90 	vmov	s15, r3
 800aa88:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800aa8c:	4b68      	ldr	r3, [pc, #416]	; (800ac30 <EEPROM_Factory_Reset+0x20c>)
 800aa8e:	edc3 7a08 	vstr	s15, [r3, #32]
	ui.temp_alarm_enable = 1;
 800aa92:	4b67      	ldr	r3, [pc, #412]	; (800ac30 <EEPROM_Factory_Reset+0x20c>)
 800aa94:	2201      	movs	r2, #1
 800aa96:	759a      	strb	r2, [r3, #22]
	ui.temp_warring_maintain_bit = 0;
 800aa98:	4b65      	ldr	r3, [pc, #404]	; (800ac30 <EEPROM_Factory_Reset+0x20c>)
 800aa9a:	2200      	movs	r2, #0
 800aa9c:	765a      	strb	r2, [r3, #25]
	ui.temp_alarm_maintain_bit = 0;
 800aa9e:	4b64      	ldr	r3, [pc, #400]	; (800ac30 <EEPROM_Factory_Reset+0x20c>)
 800aaa0:	2200      	movs	r2, #0
 800aaa2:	769a      	strb	r2, [r3, #26]
	ui.SMK_Level = RANK_1;
 800aaa4:	4b62      	ldr	r3, [pc, #392]	; (800ac30 <EEPROM_Factory_Reset+0x20c>)
 800aaa6:	2200      	movs	r2, #0
 800aaa8:	741a      	strb	r2, [r3, #16]
	ui.Protocol_Type = 1;  // Default is OnOff Protocal
 800aaaa:	4b61      	ldr	r3, [pc, #388]	; (800ac30 <EEPROM_Factory_Reset+0x20c>)
 800aaac:	2201      	movs	r2, #1
 800aaae:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	ui.End_Code			= 1;
 800aab2:	4b5f      	ldr	r3, [pc, #380]	; (800ac30 <EEPROM_Factory_Reset+0x20c>)
 800aab4:	2201      	movs	r2, #1
 800aab6:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
	// Zero_Offset 2.9 ~ 3.2    (HSD200) -  Default 

	EEPROM.TxBuff[0] = EEPROM_WRITE;
 800aaba:	4b5a      	ldr	r3, [pc, #360]	; (800ac24 <EEPROM_Factory_Reset+0x200>)
 800aabc:	2202      	movs	r2, #2
 800aabe:	709a      	strb	r2, [r3, #2]
	EEPROM.TxBuff[1] = EEPROM_addr >> 8;      // high byte
 800aac0:	4b5d      	ldr	r3, [pc, #372]	; (800ac38 <EEPROM_Factory_Reset+0x214>)
 800aac2:	881b      	ldrh	r3, [r3, #0]
 800aac4:	0a1b      	lsrs	r3, r3, #8
 800aac6:	b29b      	uxth	r3, r3
 800aac8:	b2da      	uxtb	r2, r3
 800aaca:	4b56      	ldr	r3, [pc, #344]	; (800ac24 <EEPROM_Factory_Reset+0x200>)
 800aacc:	70da      	strb	r2, [r3, #3]
	EEPROM.TxBuff[2] = EEPROM_addr & 0x00FF;  // low byte
 800aace:	4b5a      	ldr	r3, [pc, #360]	; (800ac38 <EEPROM_Factory_Reset+0x214>)
 800aad0:	881b      	ldrh	r3, [r3, #0]
 800aad2:	b2da      	uxtb	r2, r3
 800aad4:	4b53      	ldr	r3, [pc, #332]	; (800ac24 <EEPROM_Factory_Reset+0x200>)
 800aad6:	711a      	strb	r2, [r3, #4]
	EEPROM.TxBuff[3] = (uint16_t)(ui.temp_warring_hex & 0xFF);
 800aad8:	4b55      	ldr	r3, [pc, #340]	; (800ac30 <EEPROM_Factory_Reset+0x20c>)
 800aada:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800aadc:	b2da      	uxtb	r2, r3
 800aade:	4b51      	ldr	r3, [pc, #324]	; (800ac24 <EEPROM_Factory_Reset+0x200>)
 800aae0:	715a      	strb	r2, [r3, #5]
	EEPROM.TxBuff[4] = (uint16_t)(ui.temp_warring_hex >>8);
 800aae2:	4b53      	ldr	r3, [pc, #332]	; (800ac30 <EEPROM_Factory_Reset+0x20c>)
 800aae4:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800aae6:	0a1b      	lsrs	r3, r3, #8
 800aae8:	b29b      	uxth	r3, r3
 800aaea:	b2da      	uxtb	r2, r3
 800aaec:	4b4d      	ldr	r3, [pc, #308]	; (800ac24 <EEPROM_Factory_Reset+0x200>)
 800aaee:	719a      	strb	r2, [r3, #6]
	EEPROM.TxBuff[5] = (uint16_t)(ui.temp_alarm_hex & 0xFF);
 800aaf0:	4b4f      	ldr	r3, [pc, #316]	; (800ac30 <EEPROM_Factory_Reset+0x20c>)
 800aaf2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800aaf4:	b2da      	uxtb	r2, r3
 800aaf6:	4b4b      	ldr	r3, [pc, #300]	; (800ac24 <EEPROM_Factory_Reset+0x200>)
 800aaf8:	71da      	strb	r2, [r3, #7]
	EEPROM.TxBuff[6] = (uint16_t)(ui.temp_alarm_hex >>8);
 800aafa:	4b4d      	ldr	r3, [pc, #308]	; (800ac30 <EEPROM_Factory_Reset+0x20c>)
 800aafc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800aafe:	0a1b      	lsrs	r3, r3, #8
 800ab00:	b29b      	uxth	r3, r3
 800ab02:	b2da      	uxtb	r2, r3
 800ab04:	4b47      	ldr	r3, [pc, #284]	; (800ac24 <EEPROM_Factory_Reset+0x200>)
 800ab06:	721a      	strb	r2, [r3, #8]
	EEPROM.TxBuff[7] = (ui.IR_Offset & 0xFF);
 800ab08:	4b49      	ldr	r3, [pc, #292]	; (800ac30 <EEPROM_Factory_Reset+0x20c>)
 800ab0a:	899b      	ldrh	r3, [r3, #12]
 800ab0c:	b2da      	uxtb	r2, r3
 800ab0e:	4b45      	ldr	r3, [pc, #276]	; (800ac24 <EEPROM_Factory_Reset+0x200>)
 800ab10:	725a      	strb	r2, [r3, #9]
	EEPROM.TxBuff[8] = (ui.IR_Offset >> 8);
 800ab12:	4b47      	ldr	r3, [pc, #284]	; (800ac30 <EEPROM_Factory_Reset+0x20c>)
 800ab14:	899b      	ldrh	r3, [r3, #12]
 800ab16:	0a1b      	lsrs	r3, r3, #8
 800ab18:	b29b      	uxth	r3, r3
 800ab1a:	b2da      	uxtb	r2, r3
 800ab1c:	4b41      	ldr	r3, [pc, #260]	; (800ac24 <EEPROM_Factory_Reset+0x200>)
 800ab1e:	729a      	strb	r2, [r3, #10]
	EEPROM.TxBuff[9] = (ui.Blue_IR_Offset & 0xFF);
 800ab20:	4b43      	ldr	r3, [pc, #268]	; (800ac30 <EEPROM_Factory_Reset+0x20c>)
 800ab22:	89db      	ldrh	r3, [r3, #14]
 800ab24:	b2da      	uxtb	r2, r3
 800ab26:	4b3f      	ldr	r3, [pc, #252]	; (800ac24 <EEPROM_Factory_Reset+0x200>)
 800ab28:	72da      	strb	r2, [r3, #11]
	EEPROM.TxBuff[10] = (ui.Blue_IR_Offset >> 8);
 800ab2a:	4b41      	ldr	r3, [pc, #260]	; (800ac30 <EEPROM_Factory_Reset+0x20c>)
 800ab2c:	89db      	ldrh	r3, [r3, #14]
 800ab2e:	0a1b      	lsrs	r3, r3, #8
 800ab30:	b29b      	uxth	r3, r3
 800ab32:	b2da      	uxtb	r2, r3
 800ab34:	4b3b      	ldr	r3, [pc, #236]	; (800ac24 <EEPROM_Factory_Reset+0x200>)
 800ab36:	731a      	strb	r2, [r3, #12]
	EEPROM.TxBuff[11] = ui.temp_alarm_enable;
 800ab38:	4b3d      	ldr	r3, [pc, #244]	; (800ac30 <EEPROM_Factory_Reset+0x20c>)
 800ab3a:	7d9a      	ldrb	r2, [r3, #22]
 800ab3c:	4b39      	ldr	r3, [pc, #228]	; (800ac24 <EEPROM_Factory_Reset+0x200>)
 800ab3e:	735a      	strb	r2, [r3, #13]
	EEPROM.TxBuff[12] = ui.temp_warring_maintain_bit;
 800ab40:	4b3b      	ldr	r3, [pc, #236]	; (800ac30 <EEPROM_Factory_Reset+0x20c>)
 800ab42:	7e5a      	ldrb	r2, [r3, #25]
 800ab44:	4b37      	ldr	r3, [pc, #220]	; (800ac24 <EEPROM_Factory_Reset+0x200>)
 800ab46:	739a      	strb	r2, [r3, #14]
	EEPROM.TxBuff[13] = ui.temp_alarm_maintain_bit;
 800ab48:	4b39      	ldr	r3, [pc, #228]	; (800ac30 <EEPROM_Factory_Reset+0x20c>)
 800ab4a:	7e9a      	ldrb	r2, [r3, #26]
 800ab4c:	4b35      	ldr	r3, [pc, #212]	; (800ac24 <EEPROM_Factory_Reset+0x200>)
 800ab4e:	73da      	strb	r2, [r3, #15]
	EEPROM.TxBuff[14] = 0x00;
 800ab50:	4b34      	ldr	r3, [pc, #208]	; (800ac24 <EEPROM_Factory_Reset+0x200>)
 800ab52:	2200      	movs	r2, #0
 800ab54:	741a      	strb	r2, [r3, #16]
	EEPROM.TxBuff[15] = 0x00;
 800ab56:	4b33      	ldr	r3, [pc, #204]	; (800ac24 <EEPROM_Factory_Reset+0x200>)
 800ab58:	2200      	movs	r2, #0
 800ab5a:	745a      	strb	r2, [r3, #17]
	EEPROM.TxBuff[16] = 0x00;
 800ab5c:	4b31      	ldr	r3, [pc, #196]	; (800ac24 <EEPROM_Factory_Reset+0x200>)
 800ab5e:	2200      	movs	r2, #0
 800ab60:	749a      	strb	r2, [r3, #18]
	EEPROM.TxBuff[17] = 0x00;
 800ab62:	4b30      	ldr	r3, [pc, #192]	; (800ac24 <EEPROM_Factory_Reset+0x200>)
 800ab64:	2200      	movs	r2, #0
 800ab66:	74da      	strb	r2, [r3, #19]
	EEPROM.TxBuff[18] = 0x00;
 800ab68:	4b2e      	ldr	r3, [pc, #184]	; (800ac24 <EEPROM_Factory_Reset+0x200>)
 800ab6a:	2200      	movs	r2, #0
 800ab6c:	751a      	strb	r2, [r3, #20]
	EEPROM.TxBuff[19] = 0x00;
 800ab6e:	4b2d      	ldr	r3, [pc, #180]	; (800ac24 <EEPROM_Factory_Reset+0x200>)
 800ab70:	2200      	movs	r2, #0
 800ab72:	755a      	strb	r2, [r3, #21]
	EEPROM.TxBuff[20] = ui.End_Code;
 800ab74:	4b2e      	ldr	r3, [pc, #184]	; (800ac30 <EEPROM_Factory_Reset+0x20c>)
 800ab76:	f893 2031 	ldrb.w	r2, [r3, #49]	; 0x31
 800ab7a:	4b2a      	ldr	r3, [pc, #168]	; (800ac24 <EEPROM_Factory_Reset+0x200>)
 800ab7c:	759a      	strb	r2, [r3, #22]
	EEPROM.TxBuff[21] = 0x00;
 800ab7e:	4b29      	ldr	r3, [pc, #164]	; (800ac24 <EEPROM_Factory_Reset+0x200>)
 800ab80:	2200      	movs	r2, #0
 800ab82:	75da      	strb	r2, [r3, #23]
	EEPROM.TxBuff[22] = ui.SMK_Level;
 800ab84:	4b2a      	ldr	r3, [pc, #168]	; (800ac30 <EEPROM_Factory_Reset+0x20c>)
 800ab86:	7c1a      	ldrb	r2, [r3, #16]
 800ab88:	4b26      	ldr	r3, [pc, #152]	; (800ac24 <EEPROM_Factory_Reset+0x200>)
 800ab8a:	761a      	strb	r2, [r3, #24]
	EEPROM.TxBuff[23] = ui.Protocol_Type;
 800ab8c:	4b28      	ldr	r3, [pc, #160]	; (800ac30 <EEPROM_Factory_Reset+0x20c>)
 800ab8e:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 800ab92:	4b24      	ldr	r3, [pc, #144]	; (800ac24 <EEPROM_Factory_Reset+0x200>)
 800ab94:	765a      	strb	r2, [r3, #25]
	EEPROM.TxBuff[24] = 0x00;
 800ab96:	4b23      	ldr	r3, [pc, #140]	; (800ac24 <EEPROM_Factory_Reset+0x200>)
 800ab98:	2200      	movs	r2, #0
 800ab9a:	769a      	strb	r2, [r3, #26]
	EEPROM.TxBuff[25] = 0x00;
 800ab9c:	4b21      	ldr	r3, [pc, #132]	; (800ac24 <EEPROM_Factory_Reset+0x200>)
 800ab9e:	2200      	movs	r2, #0
 800aba0:	76da      	strb	r2, [r3, #27]
	EEPROM.TxBuff[26] = 0x00;
 800aba2:	4b20      	ldr	r3, [pc, #128]	; (800ac24 <EEPROM_Factory_Reset+0x200>)
 800aba4:	2200      	movs	r2, #0
 800aba6:	771a      	strb	r2, [r3, #28]
	EEPROM.TxBuff[27] = 0;//Adc.ZO_flag;
 800aba8:	4b1e      	ldr	r3, [pc, #120]	; (800ac24 <EEPROM_Factory_Reset+0x200>)
 800abaa:	2200      	movs	r2, #0
 800abac:	775a      	strb	r2, [r3, #29]

	EEPROM.TxBuff[28] = 0xD8;
 800abae:	4b1d      	ldr	r3, [pc, #116]	; (800ac24 <EEPROM_Factory_Reset+0x200>)
 800abb0:	22d8      	movs	r2, #216	; 0xd8
 800abb2:	779a      	strb	r2, [r3, #30]
	EEPROM.TxBuff[29] = 0xD8;
 800abb4:	4b1b      	ldr	r3, [pc, #108]	; (800ac24 <EEPROM_Factory_Reset+0x200>)
 800abb6:	22d8      	movs	r2, #216	; 0xd8
 800abb8:	77da      	strb	r2, [r3, #31]

	EEPROM.Checksum = 0;
 800abba:	4b1a      	ldr	r3, [pc, #104]	; (800ac24 <EEPROM_Factory_Reset+0x200>)
 800abbc:	2200      	movs	r2, #0
 800abbe:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
	for(int i = 3; i < 28; i++)
 800abc2:	2303      	movs	r3, #3
 800abc4:	607b      	str	r3, [r7, #4]
 800abc6:	e010      	b.n	800abea <EEPROM_Factory_Reset+0x1c6>
	{
		EEPROM.Checksum += EEPROM.TxBuff[i];
 800abc8:	4b16      	ldr	r3, [pc, #88]	; (800ac24 <EEPROM_Factory_Reset+0x200>)
 800abca:	f8b3 2046 	ldrh.w	r2, [r3, #70]	; 0x46
 800abce:	4915      	ldr	r1, [pc, #84]	; (800ac24 <EEPROM_Factory_Reset+0x200>)
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	440b      	add	r3, r1
 800abd4:	3302      	adds	r3, #2
 800abd6:	781b      	ldrb	r3, [r3, #0]
 800abd8:	b29b      	uxth	r3, r3
 800abda:	4413      	add	r3, r2
 800abdc:	b29a      	uxth	r2, r3
 800abde:	4b11      	ldr	r3, [pc, #68]	; (800ac24 <EEPROM_Factory_Reset+0x200>)
 800abe0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
	for(int i = 3; i < 28; i++)
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	3301      	adds	r3, #1
 800abe8:	607b      	str	r3, [r7, #4]
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	2b1b      	cmp	r3, #27
 800abee:	ddeb      	ble.n	800abc8 <EEPROM_Factory_Reset+0x1a4>
	}

	EEPROM.TxBuff[30] = (uint16_t)(EEPROM.Checksum & 0xFF);
 800abf0:	4b0c      	ldr	r3, [pc, #48]	; (800ac24 <EEPROM_Factory_Reset+0x200>)
 800abf2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800abf6:	b2da      	uxtb	r2, r3
 800abf8:	4b0a      	ldr	r3, [pc, #40]	; (800ac24 <EEPROM_Factory_Reset+0x200>)
 800abfa:	f883 2020 	strb.w	r2, [r3, #32]
	EEPROM.TxBuff[31] = (uint16_t)(EEPROM.Checksum >>8);
 800abfe:	4b09      	ldr	r3, [pc, #36]	; (800ac24 <EEPROM_Factory_Reset+0x200>)
 800ac00:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800ac04:	0a1b      	lsrs	r3, r3, #8
 800ac06:	b29b      	uxth	r3, r3
 800ac08:	b2da      	uxtb	r2, r3
 800ac0a:	4b06      	ldr	r3, [pc, #24]	; (800ac24 <EEPROM_Factory_Reset+0x200>)
 800ac0c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

	EEPROM_Comm(EEPROM.TxBuff, EEPROM.RxBuff, EEPROM_BUF_MAX);
 800ac10:	2220      	movs	r2, #32
 800ac12:	4905      	ldr	r1, [pc, #20]	; (800ac28 <EEPROM_Factory_Reset+0x204>)
 800ac14:	4805      	ldr	r0, [pc, #20]	; (800ac2c <EEPROM_Factory_Reset+0x208>)
 800ac16:	f7ff fc67 	bl	800a4e8 <EEPROM_Comm>
	//HAL_Delay(10);
}
 800ac1a:	bf00      	nop
 800ac1c:	3708      	adds	r7, #8
 800ac1e:	46bd      	mov	sp, r7
 800ac20:	bd80      	pop	{r7, pc}
 800ac22:	bf00      	nop
 800ac24:	20000298 	.word	0x20000298
 800ac28:	200002ba 	.word	0x200002ba
 800ac2c:	2000029a 	.word	0x2000029a
 800ac30:	200004f0 	.word	0x200004f0
 800ac34:	51eb851f 	.word	0x51eb851f
 800ac38:	20000010 	.word	0x20000010

0800ac3c <FUN_I2C_SHT30_Init>:
void FUN_I2C_VL53L3CX_Init(void);
void FUN_I2C_VL53L3CX_Routine(void);
void I2C_VL53L3CX_Task(void* argument);

void FUN_I2C_SHT30_Init(void)
{
 800ac3c:	b580      	push	{r7, lr}
 800ac3e:	b082      	sub	sp, #8
 800ac40:	af02      	add	r7, sp, #8
	i2c3_write[0] = (uint8_t)(CMD_SINGLE_EN_HIGH >> 8);
 800ac42:	4b48      	ldr	r3, [pc, #288]	; (800ad64 <FUN_I2C_SHT30_Init+0x128>)
 800ac44:	222c      	movs	r2, #44	; 0x2c
 800ac46:	701a      	strb	r2, [r3, #0]
	i2c3_write[1] = (uint8_t)(CMD_SINGLE_EN_HIGH & 0xFF);
 800ac48:	4b46      	ldr	r3, [pc, #280]	; (800ad64 <FUN_I2C_SHT30_Init+0x128>)
 800ac4a:	2206      	movs	r2, #6
 800ac4c:	705a      	strb	r2, [r3, #1]
	// 
	Ext_SHT30.I2C_Handle = &hi2c2;
 800ac4e:	4b46      	ldr	r3, [pc, #280]	; (800ad68 <FUN_I2C_SHT30_Init+0x12c>)
 800ac50:	4a46      	ldr	r2, [pc, #280]	; (800ad6c <FUN_I2C_SHT30_Init+0x130>)
 800ac52:	601a      	str	r2, [r3, #0]
	Int_SHT30.I2C_Handle = &hi2c3;
 800ac54:	4b46      	ldr	r3, [pc, #280]	; (800ad70 <FUN_I2C_SHT30_Init+0x134>)
 800ac56:	4a47      	ldr	r2, [pc, #284]	; (800ad74 <FUN_I2C_SHT30_Init+0x138>)
 800ac58:	601a      	str	r2, [r3, #0]

	Ext_SHT30.I2C_Addr = TEMP_SENSOR_ADDR;
 800ac5a:	4b43      	ldr	r3, [pc, #268]	; (800ad68 <FUN_I2C_SHT30_Init+0x12c>)
 800ac5c:	2288      	movs	r2, #136	; 0x88
 800ac5e:	711a      	strb	r2, [r3, #4]
	Ext_SHT30.i2c_period_cnt = 1;
 800ac60:	4b41      	ldr	r3, [pc, #260]	; (800ad68 <FUN_I2C_SHT30_Init+0x12c>)
 800ac62:	2201      	movs	r2, #1
 800ac64:	741a      	strb	r2, [r3, #16]
	Ext_SHT30.temp_acc_cnt = 0;
 800ac66:	4b40      	ldr	r3, [pc, #256]	; (800ad68 <FUN_I2C_SHT30_Init+0x12c>)
 800ac68:	2200      	movs	r2, #0
 800ac6a:	745a      	strb	r2, [r3, #17]
	Ext_SHT30.i2c_total_reset = 0;
 800ac6c:	4b3e      	ldr	r3, [pc, #248]	; (800ad68 <FUN_I2C_SHT30_Init+0x12c>)
 800ac6e:	2200      	movs	r2, #0
 800ac70:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	Ext_SHT30.i2c_success = 0;
 800ac74:	4b3c      	ldr	r3, [pc, #240]	; (800ad68 <FUN_I2C_SHT30_Init+0x12c>)
 800ac76:	2200      	movs	r2, #0
 800ac78:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
	Ext_SHT30.i2c_error_cnt = 0;
 800ac7c:	4b3a      	ldr	r3, [pc, #232]	; (800ad68 <FUN_I2C_SHT30_Init+0x12c>)
 800ac7e:	2200      	movs	r2, #0
 800ac80:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
	Ext_SHT30.i2c_error_flag = 0;
 800ac84:	4b38      	ldr	r3, [pc, #224]	; (800ad68 <FUN_I2C_SHT30_Init+0x12c>)
 800ac86:	2200      	movs	r2, #0
 800ac88:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
	Ext_SHT30.temp_crc_error_cnt = 0;
 800ac8c:	4b36      	ldr	r3, [pc, #216]	; (800ad68 <FUN_I2C_SHT30_Init+0x12c>)
 800ac8e:	2200      	movs	r2, #0
 800ac90:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9
	Ext_SHT30.humi_crc_error_cnt = 0;
 800ac94:	4b34      	ldr	r3, [pc, #208]	; (800ad68 <FUN_I2C_SHT30_Init+0x12c>)
 800ac96:	2200      	movs	r2, #0
 800ac98:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
	Ext_SHT30.crc_error_flag = 0;
 800ac9c:	4b32      	ldr	r3, [pc, #200]	; (800ad68 <FUN_I2C_SHT30_Init+0x12c>)
 800ac9e:	2200      	movs	r2, #0
 800aca0:	f883 20cb 	strb.w	r2, [r3, #203]	; 0xcb
	Ext_SHT30.sensor_error = SENSOR_NOT_ERROR;
 800aca4:	4b30      	ldr	r3, [pc, #192]	; (800ad68 <FUN_I2C_SHT30_Init+0x12c>)
 800aca6:	2200      	movs	r2, #0
 800aca8:	f883 20d0 	strb.w	r2, [r3, #208]	; 0xd0
	Ext_SHT30.warring_cnt = 0;
 800acac:	4b2e      	ldr	r3, [pc, #184]	; (800ad68 <FUN_I2C_SHT30_Init+0x12c>)
 800acae:	2200      	movs	r2, #0
 800acb0:	f883 20ce 	strb.w	r2, [r3, #206]	; 0xce
	Ext_SHT30.alarm_cnt = 0;
 800acb4:	4b2c      	ldr	r3, [pc, #176]	; (800ad68 <FUN_I2C_SHT30_Init+0x12c>)
 800acb6:	2200      	movs	r2, #0
 800acb8:	f883 20cf 	strb.w	r2, [r3, #207]	; 0xcf


	Int_SHT30.I2C_Addr = TEMP_SENSOR_ADDR;
 800acbc:	4b2c      	ldr	r3, [pc, #176]	; (800ad70 <FUN_I2C_SHT30_Init+0x134>)
 800acbe:	2288      	movs	r2, #136	; 0x88
 800acc0:	711a      	strb	r2, [r3, #4]
	Int_SHT30.i2c_period_cnt = 1;
 800acc2:	4b2b      	ldr	r3, [pc, #172]	; (800ad70 <FUN_I2C_SHT30_Init+0x134>)
 800acc4:	2201      	movs	r2, #1
 800acc6:	741a      	strb	r2, [r3, #16]
	Int_SHT30.humi_acc_cnt = 0;
 800acc8:	4b29      	ldr	r3, [pc, #164]	; (800ad70 <FUN_I2C_SHT30_Init+0x134>)
 800acca:	2200      	movs	r2, #0
 800accc:	749a      	strb	r2, [r3, #18]
	Int_SHT30.i2c_total_reset = 0;
 800acce:	4b28      	ldr	r3, [pc, #160]	; (800ad70 <FUN_I2C_SHT30_Init+0x134>)
 800acd0:	2200      	movs	r2, #0
 800acd2:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	Int_SHT30.i2c_success = 0;
 800acd6:	4b26      	ldr	r3, [pc, #152]	; (800ad70 <FUN_I2C_SHT30_Init+0x134>)
 800acd8:	2200      	movs	r2, #0
 800acda:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
	Int_SHT30.i2c_error_cnt = 0;
 800acde:	4b24      	ldr	r3, [pc, #144]	; (800ad70 <FUN_I2C_SHT30_Init+0x134>)
 800ace0:	2200      	movs	r2, #0
 800ace2:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
	Int_SHT30.i2c_error_flag = 0;
 800ace6:	4b22      	ldr	r3, [pc, #136]	; (800ad70 <FUN_I2C_SHT30_Init+0x134>)
 800ace8:	2200      	movs	r2, #0
 800acea:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
	Int_SHT30.temp_crc_error_cnt = 0;
 800acee:	4b20      	ldr	r3, [pc, #128]	; (800ad70 <FUN_I2C_SHT30_Init+0x134>)
 800acf0:	2200      	movs	r2, #0
 800acf2:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9
	Int_SHT30.humi_crc_error_cnt = 0;
 800acf6:	4b1e      	ldr	r3, [pc, #120]	; (800ad70 <FUN_I2C_SHT30_Init+0x134>)
 800acf8:	2200      	movs	r2, #0
 800acfa:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
	Int_SHT30.crc_error_flag = 0;
 800acfe:	4b1c      	ldr	r3, [pc, #112]	; (800ad70 <FUN_I2C_SHT30_Init+0x134>)
 800ad00:	2200      	movs	r2, #0
 800ad02:	f883 20cb 	strb.w	r2, [r3, #203]	; 0xcb
	Int_SHT30.sensor_error = SENSOR_NOT_ERROR;
 800ad06:	4b1a      	ldr	r3, [pc, #104]	; (800ad70 <FUN_I2C_SHT30_Init+0x134>)
 800ad08:	2200      	movs	r2, #0
 800ad0a:	f883 20d0 	strb.w	r2, [r3, #208]	; 0xd0
	Int_SHT30.warring_cnt = 0;
 800ad0e:	4b18      	ldr	r3, [pc, #96]	; (800ad70 <FUN_I2C_SHT30_Init+0x134>)
 800ad10:	2200      	movs	r2, #0
 800ad12:	f883 20ce 	strb.w	r2, [r3, #206]	; 0xce
	Int_SHT30.alarm_cnt = 0;
 800ad16:	4b16      	ldr	r3, [pc, #88]	; (800ad70 <FUN_I2C_SHT30_Init+0x134>)
 800ad18:	2200      	movs	r2, #0
 800ad1a:	f883 20cf 	strb.w	r2, [r3, #207]	; 0xcf
 800ad1e:	4b11      	ldr	r3, [pc, #68]	; (800ad64 <FUN_I2C_SHT30_Init+0x128>)
 800ad20:	881b      	ldrh	r3, [r3, #0]

	memcpy(Ext_SHT30.i2c_write_buff, i2c3_write, 2);
 800ad22:	4a11      	ldr	r2, [pc, #68]	; (800ad68 <FUN_I2C_SHT30_Init+0x12c>)
 800ad24:	f8a2 3005 	strh.w	r3, [r2, #5]
 800ad28:	4b0e      	ldr	r3, [pc, #56]	; (800ad64 <FUN_I2C_SHT30_Init+0x128>)
 800ad2a:	881b      	ldrh	r3, [r3, #0]
	memcpy(Int_SHT30.i2c_write_buff, i2c3_write, 2);
 800ad2c:	4a10      	ldr	r2, [pc, #64]	; (800ad70 <FUN_I2C_SHT30_Init+0x134>)
 800ad2e:	f8a2 3005 	strh.w	r3, [r2, #5]

	HAL_I2C_Master_Transmit(Ext_SHT30.I2C_Handle, Ext_SHT30.I2C_Addr, Ext_SHT30.i2c_write_buff, 2, 100);
 800ad32:	4b0d      	ldr	r3, [pc, #52]	; (800ad68 <FUN_I2C_SHT30_Init+0x12c>)
 800ad34:	6818      	ldr	r0, [r3, #0]
 800ad36:	4b0c      	ldr	r3, [pc, #48]	; (800ad68 <FUN_I2C_SHT30_Init+0x12c>)
 800ad38:	791b      	ldrb	r3, [r3, #4]
 800ad3a:	b299      	uxth	r1, r3
 800ad3c:	2364      	movs	r3, #100	; 0x64
 800ad3e:	9300      	str	r3, [sp, #0]
 800ad40:	2302      	movs	r3, #2
 800ad42:	4a0d      	ldr	r2, [pc, #52]	; (800ad78 <FUN_I2C_SHT30_Init+0x13c>)
 800ad44:	f006 ffb4 	bl	8011cb0 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Transmit(Int_SHT30.I2C_Handle, Int_SHT30.I2C_Addr, Int_SHT30.i2c_write_buff, 2, 100);
 800ad48:	4b09      	ldr	r3, [pc, #36]	; (800ad70 <FUN_I2C_SHT30_Init+0x134>)
 800ad4a:	6818      	ldr	r0, [r3, #0]
 800ad4c:	4b08      	ldr	r3, [pc, #32]	; (800ad70 <FUN_I2C_SHT30_Init+0x134>)
 800ad4e:	791b      	ldrb	r3, [r3, #4]
 800ad50:	b299      	uxth	r1, r3
 800ad52:	2364      	movs	r3, #100	; 0x64
 800ad54:	9300      	str	r3, [sp, #0]
 800ad56:	2302      	movs	r3, #2
 800ad58:	4a08      	ldr	r2, [pc, #32]	; (800ad7c <FUN_I2C_SHT30_Init+0x140>)
 800ad5a:	f006 ffa9 	bl	8011cb0 <HAL_I2C_Master_Transmit>
	//HAL_I2C_Master_Transmit(&hi2c2, 0x45, i2c3_write, 2, 100);
}
 800ad5e:	bf00      	nop
 800ad60:	46bd      	mov	sp, r7
 800ad62:	bd80      	pop	{r7, pc}
 800ad64:	200004ac 	.word	0x200004ac
 800ad68:	200003cc 	.word	0x200003cc
 800ad6c:	20000804 	.word	0x20000804
 800ad70:	200002ec 	.word	0x200002ec
 800ad74:	20000850 	.word	0x20000850
 800ad78:	200003d1 	.word	0x200003d1
 800ad7c:	200002f1 	.word	0x200002f1

0800ad80 <FUN_SHT30_Routine>:
void FUN_SHT30_Routine(_SHT30_Dev *sht30){
 800ad80:	b580      	push	{r7, lr}
 800ad82:	b082      	sub	sp, #8
 800ad84:	af00      	add	r7, sp, #0
 800ad86:	6078      	str	r0, [r7, #4]
	sht30->i2c_state = HAL_I2C_GetState(sht30->I2C_Handle);
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	681b      	ldr	r3, [r3, #0]
 800ad8c:	4618      	mov	r0, r3
 800ad8e:	f007 f979 	bl	8012084 <HAL_I2C_GetState>
 800ad92:	4603      	mov	r3, r0
 800ad94:	461a      	mov	r2, r3
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
	sht30->i2c_error = HAL_I2C_GetError(sht30->I2C_Handle);
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	681b      	ldr	r3, [r3, #0]
 800ada0:	4618      	mov	r0, r3
 800ada2:	f007 f97d 	bl	80120a0 <HAL_I2C_GetError>
 800ada6:	4602      	mov	r2, r0
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc

	if((sht30->i2c_state == HAL_I2C_STATE_READY) && (sht30->i2c_error == HAL_I2C_ERROR_NONE))
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800adb4:	2b20      	cmp	r3, #32
 800adb6:	d12e      	bne.n	800ae16 <FUN_SHT30_Routine+0x96>
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 800adbe:	2b00      	cmp	r3, #0
 800adc0:	d129      	bne.n	800ae16 <FUN_SHT30_Routine+0x96>
		{
			//  
			if(sht30->i2c_period_cnt == 4) {
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	7c1b      	ldrb	r3, [r3, #16]
 800adc6:	2b04      	cmp	r3, #4
 800adc8:	d10e      	bne.n	800ade8 <FUN_SHT30_Routine+0x68>
				sht30->i2c_period_cnt = 0;
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	2200      	movs	r2, #0
 800adce:	741a      	strb	r2, [r3, #16]

				//    : I2C  
				sfun_I2C_Measurement_results(sht30);
 800add0:	6878      	ldr	r0, [r7, #4]
 800add2:	f000 f997 	bl	800b104 <sfun_I2C_Measurement_results>

				//    
				sfun_I2C_Measurement_conversion(sht30);
 800add6:	6878      	ldr	r0, [r7, #4]
 800add8:	f000 f9ba 	bl	800b150 <sfun_I2C_Measurement_conversion>

				//    
				sfun_I2C_Acc_Data(sht30);
 800addc:	6878      	ldr	r0, [r7, #4]
 800adde:	f000 fadf 	bl	800b3a0 <sfun_I2C_Acc_Data>

				//      -   
				sfun_I2C_Measurement_Error_Check(sht30);
 800ade2:	6878      	ldr	r0, [r7, #4]
 800ade4:	f000 fb1a 	bl	800b41c <sfun_I2C_Measurement_Error_Check>
			}

			sht30->i2c_period_cnt++;
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	7c1b      	ldrb	r3, [r3, #16]
 800adec:	3301      	adds	r3, #1
 800adee:	b2da      	uxtb	r2, r3
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	741a      	strb	r2, [r3, #16]

			//    - |||210825 |||
			sht30->i2c_success++;
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800adfa:	1c5a      	adds	r2, r3, #1
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

			//         - |||210825 |||
			if(sht30->i2c_success >= 40)
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800ae08:	2b27      	cmp	r3, #39	; 0x27
 800ae0a:	d90b      	bls.n	800ae24 <FUN_SHT30_Routine+0xa4>
			{
				sht30->i2c_error_cnt = 0;
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	2200      	movs	r2, #0
 800ae10:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
			if(sht30->i2c_success >= 40)
 800ae14:	e006      	b.n	800ae24 <FUN_SHT30_Routine+0xa4>
			}
		}
		//
		else
		{
			sht30->i2c_error_cnt++;
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800ae1c:	1c5a      	adds	r2, r3, #1
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		}

		// 250ms * 40 = 10
		//     - |||210825 |||
		if(sht30->i2c_error_cnt == 40) //10
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800ae2a:	2b28      	cmp	r3, #40	; 0x28
 800ae2c:	d132      	bne.n	800ae94 <FUN_SHT30_Routine+0x114>
		{
			HAL_I2C_DeInit(sht30->I2C_Handle);		// I2C   - |||210825 |||
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	681b      	ldr	r3, [r3, #0]
 800ae32:	4618      	mov	r0, r3
 800ae34:	f006 ff0d 	bl	8011c52 <HAL_I2C_DeInit>

			HAL_Delay(10);				//   (10ms) - |||210825 |||
 800ae38:	200a      	movs	r0, #10
 800ae3a:	f003 fee9 	bl	800ec10 <HAL_Delay>

			if (HAL_I2C_Init(sht30->I2C_Handle) != HAL_OK)  // I2C   - |||210825 |||
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	681b      	ldr	r3, [r3, #0]
 800ae42:	4618      	mov	r0, r3
 800ae44:	f006 fe76 	bl	8011b34 <HAL_I2C_Init>
 800ae48:	4603      	mov	r3, r0
 800ae4a:	2b00      	cmp	r3, #0
 800ae4c:	d001      	beq.n	800ae52 <FUN_SHT30_Routine+0xd2>
			{
				Error_Handler();
 800ae4e:	f003 fa5d 	bl	800e30c <Error_Handler>
			}
			if (HAL_I2CEx_ConfigAnalogFilter(sht30->I2C_Handle, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	681b      	ldr	r3, [r3, #0]
 800ae56:	2100      	movs	r1, #0
 800ae58:	4618      	mov	r0, r3
 800ae5a:	f007 fba5 	bl	80125a8 <HAL_I2CEx_ConfigAnalogFilter>
 800ae5e:	4603      	mov	r3, r0
 800ae60:	2b00      	cmp	r3, #0
 800ae62:	d001      	beq.n	800ae68 <FUN_SHT30_Routine+0xe8>
			{
				Error_Handler();
 800ae64:	f003 fa52 	bl	800e30c <Error_Handler>
			}
			if (HAL_I2CEx_ConfigDigitalFilter(sht30->I2C_Handle, 0) != HAL_OK)
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	681b      	ldr	r3, [r3, #0]
 800ae6c:	2100      	movs	r1, #0
 800ae6e:	4618      	mov	r0, r3
 800ae70:	f007 fbe5 	bl	801263e <HAL_I2CEx_ConfigDigitalFilter>
 800ae74:	4603      	mov	r3, r0
 800ae76:	2b00      	cmp	r3, #0
 800ae78:	d001      	beq.n	800ae7e <FUN_SHT30_Routine+0xfe>
			{
				Error_Handler();
 800ae7a:	f003 fa47 	bl	800e30c <Error_Handler>
			}

			sht30->i2c_success = 0;	//    - |||210825 |||
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	2200      	movs	r2, #0
 800ae82:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

			sht30->i2c_error_cnt++;		//    - |||210825 |||
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800ae8c:	1c5a      	adds	r2, r3, #1
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		}

		if(sht30->i2c_error_cnt >= 50) 	//      (ex.   )
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800ae9a:	2b31      	cmp	r3, #49	; 0x31
 800ae9c:	d903      	bls.n	800aea6 <FUN_SHT30_Routine+0x126>
		{
			sht30->i2c_error_flag = 1;
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	2201      	movs	r2, #1
 800aea2:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
		}

		//  
		if((sht30->crc_error_flag == 1) ||(sht30->i2c_error_flag == 1))
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	f893 30cb 	ldrb.w	r3, [r3, #203]	; 0xcb
 800aeac:	2b01      	cmp	r3, #1
 800aeae:	d004      	beq.n	800aeba <FUN_SHT30_Routine+0x13a>
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
 800aeb6:	2b01      	cmp	r3, #1
 800aeb8:	d104      	bne.n	800aec4 <FUN_SHT30_Routine+0x144>
		{
			sht30->sensor_error = SENSOR_ERROR;
 800aeba:	687b      	ldr	r3, [r7, #4]
 800aebc:	2201      	movs	r2, #1
 800aebe:	f883 20d0 	strb.w	r2, [r3, #208]	; 0xd0
 800aec2:	e004      	b.n	800aece <FUN_SHT30_Routine+0x14e>
		}
		else
		{
			sht30->sensor_error = SENSOR_NOT_ERROR;
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	2200      	movs	r2, #0
 800aec8:	f883 20d0 	strb.w	r2, [r3, #208]	; 0xd0
		}

}
 800aecc:	bf00      	nop
 800aece:	bf00      	nop
 800aed0:	3708      	adds	r7, #8
 800aed2:	46bd      	mov	sp, r7
 800aed4:	bd80      	pop	{r7, pc}
	...

0800aed8 <FUN_I2C_INT_SHT30_Routine>:
{
	FUN_SHT30_Routine(&Int_SHT30);
	FUN_SHT30_Routine(&Ext_SHT30);
}

void FUN_I2C_INT_SHT30_Routine(void){
 800aed8:	b580      	push	{r7, lr}
 800aeda:	af00      	add	r7, sp, #0
	FUN_SHT30_Routine(&Int_SHT30);
 800aedc:	4811      	ldr	r0, [pc, #68]	; (800af24 <FUN_I2C_INT_SHT30_Routine+0x4c>)
 800aede:	f7ff ff4f 	bl	800ad80 <FUN_SHT30_Routine>
	ui.i_temp_100times = (uint16_t)(Int_SHT30.temperature * 100);
 800aee2:	4b10      	ldr	r3, [pc, #64]	; (800af24 <FUN_I2C_INT_SHT30_Routine+0x4c>)
 800aee4:	edd3 7a35 	vldr	s15, [r3, #212]	; 0xd4
 800aee8:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 800af28 <FUN_I2C_INT_SHT30_Routine+0x50>
 800aeec:	ee67 7a87 	vmul.f32	s15, s15, s14
 800aef0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800aef4:	ee17 3a90 	vmov	r3, s15
 800aef8:	b29b      	uxth	r3, r3
 800aefa:	b21a      	sxth	r2, r3
 800aefc:	4b0b      	ldr	r3, [pc, #44]	; (800af2c <FUN_I2C_INT_SHT30_Routine+0x54>)
 800aefe:	825a      	strh	r2, [r3, #18]
	ui.i_humi_100times = (uint16_t)(Int_SHT30.humidity * 100);
 800af00:	4b08      	ldr	r3, [pc, #32]	; (800af24 <FUN_I2C_INT_SHT30_Routine+0x4c>)
 800af02:	edd3 7a36 	vldr	s15, [r3, #216]	; 0xd8
 800af06:	ed9f 7a08 	vldr	s14, [pc, #32]	; 800af28 <FUN_I2C_INT_SHT30_Routine+0x50>
 800af0a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800af0e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800af12:	ee17 3a90 	vmov	r3, s15
 800af16:	b29b      	uxth	r3, r3
 800af18:	b21a      	sxth	r2, r3
 800af1a:	4b04      	ldr	r3, [pc, #16]	; (800af2c <FUN_I2C_INT_SHT30_Routine+0x54>)
 800af1c:	829a      	strh	r2, [r3, #20]
}
 800af1e:	bf00      	nop
 800af20:	bd80      	pop	{r7, pc}
 800af22:	bf00      	nop
 800af24:	200002ec 	.word	0x200002ec
 800af28:	42c80000 	.word	0x42c80000
 800af2c:	200004f0 	.word	0x200004f0

0800af30 <FUN_I2C_EXT_SHT30_Routine>:
void FUN_I2C_EXT_SHT30_Routine(void){
 800af30:	b580      	push	{r7, lr}
 800af32:	af00      	add	r7, sp, #0
	FUN_SHT30_Routine(&Ext_SHT30);
 800af34:	486f      	ldr	r0, [pc, #444]	; (800b0f4 <FUN_I2C_EXT_SHT30_Routine+0x1c4>)
 800af36:	f7ff ff23 	bl	800ad80 <FUN_SHT30_Routine>
	ui.temp_100times = (uint16_t)(Ext_SHT30.temperature * 100);
 800af3a:	4b6e      	ldr	r3, [pc, #440]	; (800b0f4 <FUN_I2C_EXT_SHT30_Routine+0x1c4>)
 800af3c:	edd3 7a35 	vldr	s15, [r3, #212]	; 0xd4
 800af40:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 800b0f8 <FUN_I2C_EXT_SHT30_Routine+0x1c8>
 800af44:	ee67 7a87 	vmul.f32	s15, s15, s14
 800af48:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800af4c:	ee17 3a90 	vmov	r3, s15
 800af50:	b29b      	uxth	r3, r3
 800af52:	b21a      	sxth	r2, r3
 800af54:	4b69      	ldr	r3, [pc, #420]	; (800b0fc <FUN_I2C_EXT_SHT30_Routine+0x1cc>)
 800af56:	80da      	strh	r2, [r3, #6]
	ui.humi_100times = (uint16_t)(Ext_SHT30.humidity * 100);
 800af58:	4b66      	ldr	r3, [pc, #408]	; (800b0f4 <FUN_I2C_EXT_SHT30_Routine+0x1c4>)
 800af5a:	edd3 7a36 	vldr	s15, [r3, #216]	; 0xd8
 800af5e:	ed9f 7a66 	vldr	s14, [pc, #408]	; 800b0f8 <FUN_I2C_EXT_SHT30_Routine+0x1c8>
 800af62:	ee67 7a87 	vmul.f32	s15, s15, s14
 800af66:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800af6a:	ee17 3a90 	vmov	r3, s15
 800af6e:	b29b      	uxth	r3, r3
 800af70:	b21a      	sxth	r2, r3
 800af72:	4b62      	ldr	r3, [pc, #392]	; (800b0fc <FUN_I2C_EXT_SHT30_Routine+0x1cc>)
 800af74:	811a      	strh	r2, [r3, #8]
	if(ui.temp_alarm_enable){
 800af76:	4b61      	ldr	r3, [pc, #388]	; (800b0fc <FUN_I2C_EXT_SHT30_Routine+0x1cc>)
 800af78:	7d9b      	ldrb	r3, [r3, #22]
 800af7a:	2b00      	cmp	r3, #0
 800af7c:	f000 80b2 	beq.w	800b0e4 <FUN_I2C_EXT_SHT30_Routine+0x1b4>
		if(ui.temp_warring_maintain_bit == 1 && ui.temp_warring_bit != 1){
 800af80:	4b5e      	ldr	r3, [pc, #376]	; (800b0fc <FUN_I2C_EXT_SHT30_Routine+0x1cc>)
 800af82:	7e5b      	ldrb	r3, [r3, #25]
 800af84:	2b01      	cmp	r3, #1
 800af86:	d123      	bne.n	800afd0 <FUN_I2C_EXT_SHT30_Routine+0xa0>
 800af88:	4b5c      	ldr	r3, [pc, #368]	; (800b0fc <FUN_I2C_EXT_SHT30_Routine+0x1cc>)
 800af8a:	7ddb      	ldrb	r3, [r3, #23]
 800af8c:	2b01      	cmp	r3, #1
 800af8e:	d01f      	beq.n	800afd0 <FUN_I2C_EXT_SHT30_Routine+0xa0>
			if(Ext_SHT30.temperature > ui.temp_warring){
 800af90:	4b58      	ldr	r3, [pc, #352]	; (800b0f4 <FUN_I2C_EXT_SHT30_Routine+0x1c4>)
 800af92:	ed93 7a35 	vldr	s14, [r3, #212]	; 0xd4
 800af96:	4b59      	ldr	r3, [pc, #356]	; (800b0fc <FUN_I2C_EXT_SHT30_Routine+0x1cc>)
 800af98:	edd3 7a07 	vldr	s15, [r3, #28]
 800af9c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800afa0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800afa4:	dd44      	ble.n	800b030 <FUN_I2C_EXT_SHT30_Routine+0x100>
				Ext_SHT30.warring_cnt ++;
 800afa6:	4b53      	ldr	r3, [pc, #332]	; (800b0f4 <FUN_I2C_EXT_SHT30_Routine+0x1c4>)
 800afa8:	f893 30ce 	ldrb.w	r3, [r3, #206]	; 0xce
 800afac:	3301      	adds	r3, #1
 800afae:	b2da      	uxtb	r2, r3
 800afb0:	4b50      	ldr	r3, [pc, #320]	; (800b0f4 <FUN_I2C_EXT_SHT30_Routine+0x1c4>)
 800afb2:	f883 20ce 	strb.w	r2, [r3, #206]	; 0xce
				if(Ext_SHT30.warring_cnt >= 5){
 800afb6:	4b4f      	ldr	r3, [pc, #316]	; (800b0f4 <FUN_I2C_EXT_SHT30_Routine+0x1c4>)
 800afb8:	f893 30ce 	ldrb.w	r3, [r3, #206]	; 0xce
 800afbc:	2b04      	cmp	r3, #4
 800afbe:	d937      	bls.n	800b030 <FUN_I2C_EXT_SHT30_Routine+0x100>
					ui.temp_warring_bit = 1;
 800afc0:	4b4e      	ldr	r3, [pc, #312]	; (800b0fc <FUN_I2C_EXT_SHT30_Routine+0x1cc>)
 800afc2:	2201      	movs	r2, #1
 800afc4:	75da      	strb	r2, [r3, #23]
					Ext_SHT30.warring_cnt = 0;
 800afc6:	4b4b      	ldr	r3, [pc, #300]	; (800b0f4 <FUN_I2C_EXT_SHT30_Routine+0x1c4>)
 800afc8:	2200      	movs	r2, #0
 800afca:	f883 20ce 	strb.w	r2, [r3, #206]	; 0xce
			if(Ext_SHT30.temperature > ui.temp_warring){
 800afce:	e02f      	b.n	800b030 <FUN_I2C_EXT_SHT30_Routine+0x100>
				}
			}
		}
		else if(ui.temp_warring_maintain_bit == 0){
 800afd0:	4b4a      	ldr	r3, [pc, #296]	; (800b0fc <FUN_I2C_EXT_SHT30_Routine+0x1cc>)
 800afd2:	7e5b      	ldrb	r3, [r3, #25]
 800afd4:	2b00      	cmp	r3, #0
 800afd6:	d12c      	bne.n	800b032 <FUN_I2C_EXT_SHT30_Routine+0x102>
			if(Ext_SHT30.temperature > ui.temp_warring){
 800afd8:	4b46      	ldr	r3, [pc, #280]	; (800b0f4 <FUN_I2C_EXT_SHT30_Routine+0x1c4>)
 800afda:	ed93 7a35 	vldr	s14, [r3, #212]	; 0xd4
 800afde:	4b47      	ldr	r3, [pc, #284]	; (800b0fc <FUN_I2C_EXT_SHT30_Routine+0x1cc>)
 800afe0:	edd3 7a07 	vldr	s15, [r3, #28]
 800afe4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800afe8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800afec:	dd14      	ble.n	800b018 <FUN_I2C_EXT_SHT30_Routine+0xe8>
				Ext_SHT30.warring_cnt ++;
 800afee:	4b41      	ldr	r3, [pc, #260]	; (800b0f4 <FUN_I2C_EXT_SHT30_Routine+0x1c4>)
 800aff0:	f893 30ce 	ldrb.w	r3, [r3, #206]	; 0xce
 800aff4:	3301      	adds	r3, #1
 800aff6:	b2da      	uxtb	r2, r3
 800aff8:	4b3e      	ldr	r3, [pc, #248]	; (800b0f4 <FUN_I2C_EXT_SHT30_Routine+0x1c4>)
 800affa:	f883 20ce 	strb.w	r2, [r3, #206]	; 0xce
				if(Ext_SHT30.warring_cnt >= 5){
 800affe:	4b3d      	ldr	r3, [pc, #244]	; (800b0f4 <FUN_I2C_EXT_SHT30_Routine+0x1c4>)
 800b000:	f893 30ce 	ldrb.w	r3, [r3, #206]	; 0xce
 800b004:	2b04      	cmp	r3, #4
 800b006:	d914      	bls.n	800b032 <FUN_I2C_EXT_SHT30_Routine+0x102>
					ui.temp_warring_bit = 1;
 800b008:	4b3c      	ldr	r3, [pc, #240]	; (800b0fc <FUN_I2C_EXT_SHT30_Routine+0x1cc>)
 800b00a:	2201      	movs	r2, #1
 800b00c:	75da      	strb	r2, [r3, #23]
					Ext_SHT30.warring_cnt = 0;
 800b00e:	4b39      	ldr	r3, [pc, #228]	; (800b0f4 <FUN_I2C_EXT_SHT30_Routine+0x1c4>)
 800b010:	2200      	movs	r2, #0
 800b012:	f883 20ce 	strb.w	r2, [r3, #206]	; 0xce
 800b016:	e00c      	b.n	800b032 <FUN_I2C_EXT_SHT30_Routine+0x102>
				}
			}
			else if(ui.temp_warring_bit == 1){
 800b018:	4b38      	ldr	r3, [pc, #224]	; (800b0fc <FUN_I2C_EXT_SHT30_Routine+0x1cc>)
 800b01a:	7ddb      	ldrb	r3, [r3, #23]
 800b01c:	2b01      	cmp	r3, #1
 800b01e:	d108      	bne.n	800b032 <FUN_I2C_EXT_SHT30_Routine+0x102>
				ui.temp_warring_bit = 0;
 800b020:	4b36      	ldr	r3, [pc, #216]	; (800b0fc <FUN_I2C_EXT_SHT30_Routine+0x1cc>)
 800b022:	2200      	movs	r2, #0
 800b024:	75da      	strb	r2, [r3, #23]
				Ext_SHT30.warring_cnt = 0;
 800b026:	4b33      	ldr	r3, [pc, #204]	; (800b0f4 <FUN_I2C_EXT_SHT30_Routine+0x1c4>)
 800b028:	2200      	movs	r2, #0
 800b02a:	f883 20ce 	strb.w	r2, [r3, #206]	; 0xce
 800b02e:	e000      	b.n	800b032 <FUN_I2C_EXT_SHT30_Routine+0x102>
			if(Ext_SHT30.temperature > ui.temp_warring){
 800b030:	bf00      	nop
			}
		}
		if(ui.temp_alarm_maintain_bit == 1 && ui.temp_alarm_bit != 1){
 800b032:	4b32      	ldr	r3, [pc, #200]	; (800b0fc <FUN_I2C_EXT_SHT30_Routine+0x1cc>)
 800b034:	7e9b      	ldrb	r3, [r3, #26]
 800b036:	2b01      	cmp	r3, #1
 800b038:	d123      	bne.n	800b082 <FUN_I2C_EXT_SHT30_Routine+0x152>
 800b03a:	4b30      	ldr	r3, [pc, #192]	; (800b0fc <FUN_I2C_EXT_SHT30_Routine+0x1cc>)
 800b03c:	7e1b      	ldrb	r3, [r3, #24]
 800b03e:	2b01      	cmp	r3, #1
 800b040:	d01f      	beq.n	800b082 <FUN_I2C_EXT_SHT30_Routine+0x152>
			if(Ext_SHT30.temperature > ui.temp_alarm){
 800b042:	4b2c      	ldr	r3, [pc, #176]	; (800b0f4 <FUN_I2C_EXT_SHT30_Routine+0x1c4>)
 800b044:	ed93 7a35 	vldr	s14, [r3, #212]	; 0xd4
 800b048:	4b2c      	ldr	r3, [pc, #176]	; (800b0fc <FUN_I2C_EXT_SHT30_Routine+0x1cc>)
 800b04a:	edd3 7a08 	vldr	s15, [r3, #32]
 800b04e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800b052:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b056:	dd44      	ble.n	800b0e2 <FUN_I2C_EXT_SHT30_Routine+0x1b2>
				Ext_SHT30.alarm_cnt ++;
 800b058:	4b26      	ldr	r3, [pc, #152]	; (800b0f4 <FUN_I2C_EXT_SHT30_Routine+0x1c4>)
 800b05a:	f893 30cf 	ldrb.w	r3, [r3, #207]	; 0xcf
 800b05e:	3301      	adds	r3, #1
 800b060:	b2da      	uxtb	r2, r3
 800b062:	4b24      	ldr	r3, [pc, #144]	; (800b0f4 <FUN_I2C_EXT_SHT30_Routine+0x1c4>)
 800b064:	f883 20cf 	strb.w	r2, [r3, #207]	; 0xcf
				if(Ext_SHT30.alarm_cnt >= 5){
 800b068:	4b22      	ldr	r3, [pc, #136]	; (800b0f4 <FUN_I2C_EXT_SHT30_Routine+0x1c4>)
 800b06a:	f893 30cf 	ldrb.w	r3, [r3, #207]	; 0xcf
 800b06e:	2b04      	cmp	r3, #4
 800b070:	d937      	bls.n	800b0e2 <FUN_I2C_EXT_SHT30_Routine+0x1b2>
					ui.temp_alarm_bit = 1;
 800b072:	4b22      	ldr	r3, [pc, #136]	; (800b0fc <FUN_I2C_EXT_SHT30_Routine+0x1cc>)
 800b074:	2201      	movs	r2, #1
 800b076:	761a      	strb	r2, [r3, #24]
					Ext_SHT30.alarm_cnt = 0;
 800b078:	4b1e      	ldr	r3, [pc, #120]	; (800b0f4 <FUN_I2C_EXT_SHT30_Routine+0x1c4>)
 800b07a:	2200      	movs	r2, #0
 800b07c:	f883 20cf 	strb.w	r2, [r3, #207]	; 0xcf
			if(Ext_SHT30.temperature > ui.temp_alarm){
 800b080:	e02f      	b.n	800b0e2 <FUN_I2C_EXT_SHT30_Routine+0x1b2>
				}
			}
		}
		else if(ui.temp_warring_maintain_bit == 0){
 800b082:	4b1e      	ldr	r3, [pc, #120]	; (800b0fc <FUN_I2C_EXT_SHT30_Routine+0x1cc>)
 800b084:	7e5b      	ldrb	r3, [r3, #25]
 800b086:	2b00      	cmp	r3, #0
 800b088:	d12c      	bne.n	800b0e4 <FUN_I2C_EXT_SHT30_Routine+0x1b4>
			if(Ext_SHT30.temperature > ui.temp_alarm){
 800b08a:	4b1a      	ldr	r3, [pc, #104]	; (800b0f4 <FUN_I2C_EXT_SHT30_Routine+0x1c4>)
 800b08c:	ed93 7a35 	vldr	s14, [r3, #212]	; 0xd4
 800b090:	4b1a      	ldr	r3, [pc, #104]	; (800b0fc <FUN_I2C_EXT_SHT30_Routine+0x1cc>)
 800b092:	edd3 7a08 	vldr	s15, [r3, #32]
 800b096:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800b09a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b09e:	dd14      	ble.n	800b0ca <FUN_I2C_EXT_SHT30_Routine+0x19a>
				Ext_SHT30.alarm_cnt ++;
 800b0a0:	4b14      	ldr	r3, [pc, #80]	; (800b0f4 <FUN_I2C_EXT_SHT30_Routine+0x1c4>)
 800b0a2:	f893 30cf 	ldrb.w	r3, [r3, #207]	; 0xcf
 800b0a6:	3301      	adds	r3, #1
 800b0a8:	b2da      	uxtb	r2, r3
 800b0aa:	4b12      	ldr	r3, [pc, #72]	; (800b0f4 <FUN_I2C_EXT_SHT30_Routine+0x1c4>)
 800b0ac:	f883 20cf 	strb.w	r2, [r3, #207]	; 0xcf
				if(Ext_SHT30.alarm_cnt >= 5){
 800b0b0:	4b10      	ldr	r3, [pc, #64]	; (800b0f4 <FUN_I2C_EXT_SHT30_Routine+0x1c4>)
 800b0b2:	f893 30cf 	ldrb.w	r3, [r3, #207]	; 0xcf
 800b0b6:	2b04      	cmp	r3, #4
 800b0b8:	d914      	bls.n	800b0e4 <FUN_I2C_EXT_SHT30_Routine+0x1b4>
					ui.temp_alarm_bit = 1;
 800b0ba:	4b10      	ldr	r3, [pc, #64]	; (800b0fc <FUN_I2C_EXT_SHT30_Routine+0x1cc>)
 800b0bc:	2201      	movs	r2, #1
 800b0be:	761a      	strb	r2, [r3, #24]
					Ext_SHT30.alarm_cnt = 0;
 800b0c0:	4b0c      	ldr	r3, [pc, #48]	; (800b0f4 <FUN_I2C_EXT_SHT30_Routine+0x1c4>)
 800b0c2:	2200      	movs	r2, #0
 800b0c4:	f883 20cf 	strb.w	r2, [r3, #207]	; 0xcf
 800b0c8:	e00c      	b.n	800b0e4 <FUN_I2C_EXT_SHT30_Routine+0x1b4>
				}
			}
			else if(ui.temp_alarm_bit == 1){
 800b0ca:	4b0c      	ldr	r3, [pc, #48]	; (800b0fc <FUN_I2C_EXT_SHT30_Routine+0x1cc>)
 800b0cc:	7e1b      	ldrb	r3, [r3, #24]
 800b0ce:	2b01      	cmp	r3, #1
 800b0d0:	d108      	bne.n	800b0e4 <FUN_I2C_EXT_SHT30_Routine+0x1b4>
				ui.temp_alarm_bit = 0;
 800b0d2:	4b0a      	ldr	r3, [pc, #40]	; (800b0fc <FUN_I2C_EXT_SHT30_Routine+0x1cc>)
 800b0d4:	2200      	movs	r2, #0
 800b0d6:	761a      	strb	r2, [r3, #24]
				Ext_SHT30.alarm_cnt = 0;
 800b0d8:	4b06      	ldr	r3, [pc, #24]	; (800b0f4 <FUN_I2C_EXT_SHT30_Routine+0x1c4>)
 800b0da:	2200      	movs	r2, #0
 800b0dc:	f883 20cf 	strb.w	r2, [r3, #207]	; 0xcf
 800b0e0:	e000      	b.n	800b0e4 <FUN_I2C_EXT_SHT30_Routine+0x1b4>
			if(Ext_SHT30.temperature > ui.temp_alarm){
 800b0e2:	bf00      	nop
			}
		}
	}
	Error.SHT30_Error = Ext_SHT30.i2c_error_flag;
 800b0e4:	4b03      	ldr	r3, [pc, #12]	; (800b0f4 <FUN_I2C_EXT_SHT30_Routine+0x1c4>)
 800b0e6:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
 800b0ea:	b29a      	uxth	r2, r3
 800b0ec:	4b04      	ldr	r3, [pc, #16]	; (800b100 <FUN_I2C_EXT_SHT30_Routine+0x1d0>)
 800b0ee:	80da      	strh	r2, [r3, #6]
}
 800b0f0:	bf00      	nop
 800b0f2:	bd80      	pop	{r7, pc}
 800b0f4:	200003cc 	.word	0x200003cc
 800b0f8:	42c80000 	.word	0x42c80000
 800b0fc:	200004f0 	.word	0x200004f0
 800b100:	200006d4 	.word	0x200006d4

0800b104 <sfun_I2C_Measurement_results>:
/****************************************************************************/
/*	Overview	:															*/
/*	Return value:	void													*/
/****************************************************************************/
void sfun_I2C_Measurement_results(_SHT30_Dev *sht30)
{
 800b104:	b580      	push	{r7, lr}
 800b106:	b084      	sub	sp, #16
 800b108:	af02      	add	r7, sp, #8
 800b10a:	6078      	str	r0, [r7, #4]
	HAL_I2C_Master_Receive(sht30->I2C_Handle, sht30->I2C_Addr, sht30->i2c_read_buff, 6, 100);
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	6818      	ldr	r0, [r3, #0]
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	791b      	ldrb	r3, [r3, #4]
 800b114:	b299      	uxth	r1, r3
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	1dda      	adds	r2, r3, #7
 800b11a:	2364      	movs	r3, #100	; 0x64
 800b11c:	9300      	str	r3, [sp, #0]
 800b11e:	2306      	movs	r3, #6
 800b120:	f006 feba 	bl	8011e98 <HAL_I2C_Master_Receive>

	sht30->i2c_write_buff[0] = (uint8_t)(CMD_SINGLE_EN_HIGH >> 8);
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	222c      	movs	r2, #44	; 0x2c
 800b128:	715a      	strb	r2, [r3, #5]
	sht30->i2c_write_buff[1] = (uint8_t)(CMD_SINGLE_EN_HIGH & 0xFF);
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	2206      	movs	r2, #6
 800b12e:	719a      	strb	r2, [r3, #6]
	HAL_I2C_Master_Transmit(sht30->I2C_Handle, sht30->I2C_Addr, sht30->i2c_write_buff, 2, 100);
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	6818      	ldr	r0, [r3, #0]
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	791b      	ldrb	r3, [r3, #4]
 800b138:	b299      	uxth	r1, r3
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	1d5a      	adds	r2, r3, #5
 800b13e:	2364      	movs	r3, #100	; 0x64
 800b140:	9300      	str	r3, [sp, #0]
 800b142:	2302      	movs	r3, #2
 800b144:	f006 fdb4 	bl	8011cb0 <HAL_I2C_Master_Transmit>
}
 800b148:	bf00      	nop
 800b14a:	3708      	adds	r7, #8
 800b14c:	46bd      	mov	sp, r7
 800b14e:	bd80      	pop	{r7, pc}

0800b150 <sfun_I2C_Measurement_conversion>:
/****************************************************************************/
/*	Overview	:															*/
/*	Return value:	void													*/
/****************************************************************************/
void sfun_I2C_Measurement_conversion(_SHT30_Dev *sht30)
{
 800b150:	b5b0      	push	{r4, r5, r7, lr}
 800b152:	b084      	sub	sp, #16
 800b154:	af00      	add	r7, sp, #0
 800b156:	6078      	str	r0, [r7, #4]
// 1.  CRC  
	if(sht30->i2c_read_buff[2] == sfun_sht30_crc8(&sht30->i2c_read_buff[0],2))
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	7a5c      	ldrb	r4, [r3, #9]
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	3307      	adds	r3, #7
 800b160:	2102      	movs	r1, #2
 800b162:	4618      	mov	r0, r3
 800b164:	f000 f9bf 	bl	800b4e6 <sfun_sht30_crc8>
 800b168:	4603      	mov	r3, r0
 800b16a:	429c      	cmp	r4, r3
 800b16c:	d14c      	bne.n	800b208 <sfun_I2C_Measurement_conversion+0xb8>
	{
	// 1-1.   
		int temp = (sht30->i2c_read_buff[0] * 256 + sht30->i2c_read_buff[1]);
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	79db      	ldrb	r3, [r3, #7]
 800b172:	021b      	lsls	r3, r3, #8
 800b174:	687a      	ldr	r2, [r7, #4]
 800b176:	7a12      	ldrb	r2, [r2, #8]
 800b178:	4413      	add	r3, r2
 800b17a:	60fb      	str	r3, [r7, #12]
		sht30->temperature = -45 + (175 * temp / 65535.0) + temp_correction;
 800b17c:	68fb      	ldr	r3, [r7, #12]
 800b17e:	22af      	movs	r2, #175	; 0xaf
 800b180:	fb02 f303 	mul.w	r3, r2, r3
 800b184:	4618      	mov	r0, r3
 800b186:	f7fd f999 	bl	80084bc <__aeabi_i2d>
 800b18a:	a37b      	add	r3, pc, #492	; (adr r3, 800b378 <sfun_I2C_Measurement_conversion+0x228>)
 800b18c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b190:	f7fd fb28 	bl	80087e4 <__aeabi_ddiv>
 800b194:	4602      	mov	r2, r0
 800b196:	460b      	mov	r3, r1
 800b198:	4610      	mov	r0, r2
 800b19a:	4619      	mov	r1, r3
 800b19c:	f04f 0200 	mov.w	r2, #0
 800b1a0:	4b77      	ldr	r3, [pc, #476]	; (800b380 <sfun_I2C_Measurement_conversion+0x230>)
 800b1a2:	f7fd f83d 	bl	8008220 <__aeabi_dsub>
 800b1a6:	4602      	mov	r2, r0
 800b1a8:	460b      	mov	r3, r1
 800b1aa:	4614      	mov	r4, r2
 800b1ac:	461d      	mov	r5, r3
 800b1ae:	4b75      	ldr	r3, [pc, #468]	; (800b384 <sfun_I2C_Measurement_conversion+0x234>)
 800b1b0:	681b      	ldr	r3, [r3, #0]
 800b1b2:	4618      	mov	r0, r3
 800b1b4:	f7fd f994 	bl	80084e0 <__aeabi_f2d>
 800b1b8:	4602      	mov	r2, r0
 800b1ba:	460b      	mov	r3, r1
 800b1bc:	4620      	mov	r0, r4
 800b1be:	4629      	mov	r1, r5
 800b1c0:	f7fd f830 	bl	8008224 <__adddf3>
 800b1c4:	4602      	mov	r2, r0
 800b1c6:	460b      	mov	r3, r1
 800b1c8:	4610      	mov	r0, r2
 800b1ca:	4619      	mov	r1, r3
 800b1cc:	f7fd fcc2 	bl	8008b54 <__aeabi_d2f>
 800b1d0:	4602      	mov	r2, r0
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		sht30->temp_hex = (uint16_t)(sht30->temperature * 10);
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	edd3 7a35 	vldr	s15, [r3, #212]	; 0xd4
 800b1de:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800b1e2:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b1e6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b1ea:	ee17 3a90 	vmov	r3, s15
 800b1ee:	b29a      	uxth	r2, r3
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	f8a3 20dc 	strh.w	r2, [r3, #220]	; 0xdc
		sht30->crc_error_flag = 0;
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	2200      	movs	r2, #0
 800b1fa:	f883 20cb 	strb.w	r2, [r3, #203]	; 0xcb
		sht30->temp_crc_error_cnt = 0;
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	2200      	movs	r2, #0
 800b202:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9
 800b206:	e007      	b.n	800b218 <sfun_I2C_Measurement_conversion+0xc8>
	} else
	{
		//  CRC    :   
		sht30->temp_crc_error_cnt++;
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	f893 30c9 	ldrb.w	r3, [r3, #201]	; 0xc9
 800b20e:	3301      	adds	r3, #1
 800b210:	b2da      	uxtb	r2, r3
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9

	}

// 2.  CRC  
	if(sht30->i2c_read_buff[5] == sfun_sht30_crc8(&sht30->i2c_read_buff[3],2)) {
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	7b1c      	ldrb	r4, [r3, #12]
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	330a      	adds	r3, #10
 800b220:	2102      	movs	r1, #2
 800b222:	4618      	mov	r0, r3
 800b224:	f000 f95f 	bl	800b4e6 <sfun_sht30_crc8>
 800b228:	4603      	mov	r3, r0
 800b22a:	429c      	cmp	r4, r3
 800b22c:	d158      	bne.n	800b2e0 <sfun_I2C_Measurement_conversion+0x190>
	// 2-1.   
		sht30->humidity = (100 * (sht30->i2c_read_buff[3] * 256 + sht30->i2c_read_buff[4]) / 65535.0) + 5 + humi_correction;
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	7a9b      	ldrb	r3, [r3, #10]
 800b232:	021b      	lsls	r3, r3, #8
 800b234:	687a      	ldr	r2, [r7, #4]
 800b236:	7ad2      	ldrb	r2, [r2, #11]
 800b238:	4413      	add	r3, r2
 800b23a:	2264      	movs	r2, #100	; 0x64
 800b23c:	fb02 f303 	mul.w	r3, r2, r3
 800b240:	4618      	mov	r0, r3
 800b242:	f7fd f93b 	bl	80084bc <__aeabi_i2d>
 800b246:	a34c      	add	r3, pc, #304	; (adr r3, 800b378 <sfun_I2C_Measurement_conversion+0x228>)
 800b248:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b24c:	f7fd faca 	bl	80087e4 <__aeabi_ddiv>
 800b250:	4602      	mov	r2, r0
 800b252:	460b      	mov	r3, r1
 800b254:	4610      	mov	r0, r2
 800b256:	4619      	mov	r1, r3
 800b258:	f04f 0200 	mov.w	r2, #0
 800b25c:	4b4a      	ldr	r3, [pc, #296]	; (800b388 <sfun_I2C_Measurement_conversion+0x238>)
 800b25e:	f7fc ffe1 	bl	8008224 <__adddf3>
 800b262:	4602      	mov	r2, r0
 800b264:	460b      	mov	r3, r1
 800b266:	4614      	mov	r4, r2
 800b268:	461d      	mov	r5, r3
 800b26a:	4b48      	ldr	r3, [pc, #288]	; (800b38c <sfun_I2C_Measurement_conversion+0x23c>)
 800b26c:	681b      	ldr	r3, [r3, #0]
 800b26e:	4618      	mov	r0, r3
 800b270:	f7fd f936 	bl	80084e0 <__aeabi_f2d>
 800b274:	4602      	mov	r2, r0
 800b276:	460b      	mov	r3, r1
 800b278:	4620      	mov	r0, r4
 800b27a:	4629      	mov	r1, r5
 800b27c:	f7fc ffd2 	bl	8008224 <__adddf3>
 800b280:	4602      	mov	r2, r0
 800b282:	460b      	mov	r3, r1
 800b284:	4610      	mov	r0, r2
 800b286:	4619      	mov	r1, r3
 800b288:	f7fd fc64 	bl	8008b54 <__aeabi_d2f>
 800b28c:	4602      	mov	r2, r0
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
		//   +5% 210826
		if(sht30->humidity >= 100)
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	edd3 7a36 	vldr	s15, [r3, #216]	; 0xd8
 800b29a:	ed9f 7a3d 	vldr	s14, [pc, #244]	; 800b390 <sfun_I2C_Measurement_conversion+0x240>
 800b29e:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b2a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b2a6:	db03      	blt.n	800b2b0 <sfun_I2C_Measurement_conversion+0x160>
		{
			sht30->humidity = 100;
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	4a3a      	ldr	r2, [pc, #232]	; (800b394 <sfun_I2C_Measurement_conversion+0x244>)
 800b2ac:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
		}

		sht30->humi_hex = (uint16_t)(sht30->humidity * 10);
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	edd3 7a36 	vldr	s15, [r3, #216]	; 0xd8
 800b2b6:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800b2ba:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b2be:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b2c2:	ee17 3a90 	vmov	r3, s15
 800b2c6:	b29a      	uxth	r2, r3
 800b2c8:	687b      	ldr	r3, [r7, #4]
 800b2ca:	f8a3 20de 	strh.w	r2, [r3, #222]	; 0xde
		sht30->crc_error_flag = 0;
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	2200      	movs	r2, #0
 800b2d2:	f883 20cb 	strb.w	r2, [r3, #203]	; 0xcb
		sht30->humi_crc_error_cnt = 0;
 800b2d6:	687b      	ldr	r3, [r7, #4]
 800b2d8:	2200      	movs	r2, #0
 800b2da:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
 800b2de:	e007      	b.n	800b2f0 <sfun_I2C_Measurement_conversion+0x1a0>
	} else {
		//  CRC    :   
		sht30->humi_crc_error_cnt++;
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	f893 30ca 	ldrb.w	r3, [r3, #202]	; 0xca
 800b2e6:	3301      	adds	r3, #1
 800b2e8:	b2da      	uxtb	r2, r3
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
	}

	if((sht30->temp_crc_error_cnt >= 10)||
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	f893 30c9 	ldrb.w	r3, [r3, #201]	; 0xc9
 800b2f6:	2b09      	cmp	r3, #9
 800b2f8:	d804      	bhi.n	800b304 <sfun_I2C_Measurement_conversion+0x1b4>
	  (sht30->humi_crc_error_cnt >= 10)) {
 800b2fa:	687b      	ldr	r3, [r7, #4]
 800b2fc:	f893 30ca 	ldrb.w	r3, [r3, #202]	; 0xca
	if((sht30->temp_crc_error_cnt >= 10)||
 800b300:	2b09      	cmp	r3, #9
 800b302:	d904      	bls.n	800b30e <sfun_I2C_Measurement_conversion+0x1be>
		sht30->crc_error_flag = 1;
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	2201      	movs	r2, #1
 800b308:	f883 20cb 	strb.w	r2, [r3, #203]	; 0xcb
 800b30c:	e003      	b.n	800b316 <sfun_I2C_Measurement_conversion+0x1c6>
	}
	else {
		sht30->crc_error_flag = 0;
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	2200      	movs	r2, #0
 800b312:	f883 20cb 	strb.w	r2, [r3, #203]	; 0xcb
	}
	Temp_Check_Test = ceil(sht30->temperature);
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 800b31c:	4618      	mov	r0, r3
 800b31e:	f7fd f8df 	bl	80084e0 <__aeabi_f2d>
 800b322:	4602      	mov	r2, r0
 800b324:	460b      	mov	r3, r1
 800b326:	ec43 2b10 	vmov	d0, r2, r3
 800b32a:	f00c f8d5 	bl	80174d8 <ceil>
 800b32e:	ec53 2b10 	vmov	r2, r3, d0
 800b332:	4610      	mov	r0, r2
 800b334:	4619      	mov	r1, r3
 800b336:	f7fd fbed 	bl	8008b14 <__aeabi_d2uiz>
 800b33a:	4603      	mov	r3, r0
 800b33c:	4a16      	ldr	r2, [pc, #88]	; (800b398 <sfun_I2C_Measurement_conversion+0x248>)
 800b33e:	6013      	str	r3, [r2, #0]
	Humi_Check_Test = ceil(sht30->humidity);
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800b346:	4618      	mov	r0, r3
 800b348:	f7fd f8ca 	bl	80084e0 <__aeabi_f2d>
 800b34c:	4602      	mov	r2, r0
 800b34e:	460b      	mov	r3, r1
 800b350:	ec43 2b10 	vmov	d0, r2, r3
 800b354:	f00c f8c0 	bl	80174d8 <ceil>
 800b358:	ec53 2b10 	vmov	r2, r3, d0
 800b35c:	4610      	mov	r0, r2
 800b35e:	4619      	mov	r1, r3
 800b360:	f7fd fbd8 	bl	8008b14 <__aeabi_d2uiz>
 800b364:	4603      	mov	r3, r0
 800b366:	4a0d      	ldr	r2, [pc, #52]	; (800b39c <sfun_I2C_Measurement_conversion+0x24c>)
 800b368:	6013      	str	r3, [r2, #0]
	//printf("Temp %d, Humi %d\n",Temp_Check_Test, Humi_Check_Test);
}
 800b36a:	bf00      	nop
 800b36c:	3710      	adds	r7, #16
 800b36e:	46bd      	mov	sp, r7
 800b370:	bdb0      	pop	{r4, r5, r7, pc}
 800b372:	bf00      	nop
 800b374:	f3af 8000 	nop.w
 800b378:	00000000 	.word	0x00000000
 800b37c:	40efffe0 	.word	0x40efffe0
 800b380:	40468000 	.word	0x40468000
 800b384:	20000014 	.word	0x20000014
 800b388:	40140000 	.word	0x40140000
 800b38c:	20000018 	.word	0x20000018
 800b390:	42c80000 	.word	0x42c80000
 800b394:	42c80000 	.word	0x42c80000
 800b398:	200002e4 	.word	0x200002e4
 800b39c:	200002e8 	.word	0x200002e8

0800b3a0 <sfun_I2C_Acc_Data>:
/****************************************************************************/
/*	Overview	:															*/
/*	Return value:	void													*/
/****************************************************************************/
void sfun_I2C_Acc_Data(_SHT30_Dev *sht30)
{
 800b3a0:	b480      	push	{r7}
 800b3a2:	b083      	sub	sp, #12
 800b3a4:	af00      	add	r7, sp, #0
 800b3a6:	6078      	str	r0, [r7, #4]
	sht30->temp_acc[sht30->temp_acc_cnt] = (sht30->temperature * 1000);
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	edd3 7a35 	vldr	s15, [r3, #212]	; 0xd4
 800b3ae:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 800b418 <sfun_I2C_Acc_Data+0x78>
 800b3b2:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	7c5b      	ldrb	r3, [r3, #17]
 800b3ba:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b3be:	ee17 1a90 	vmov	r1, s15
 800b3c2:	687a      	ldr	r2, [r7, #4]
 800b3c4:	3304      	adds	r3, #4
 800b3c6:	009b      	lsls	r3, r3, #2
 800b3c8:	4413      	add	r3, r2
 800b3ca:	6059      	str	r1, [r3, #4]
	sht30->humi_acc[sht30->humi_acc_cnt] = (sht30->humidity * 1000);
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	edd3 7a36 	vldr	s15, [r3, #216]	; 0xd8
 800b3d2:	ed9f 7a11 	vldr	s14, [pc, #68]	; 800b418 <sfun_I2C_Acc_Data+0x78>
 800b3d6:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b3da:	687b      	ldr	r3, [r7, #4]
 800b3dc:	7c9b      	ldrb	r3, [r3, #18]
 800b3de:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b3e2:	ee17 1a90 	vmov	r1, s15
 800b3e6:	687a      	ldr	r2, [r7, #4]
 800b3e8:	3318      	adds	r3, #24
 800b3ea:	009b      	lsls	r3, r3, #2
 800b3ec:	4413      	add	r3, r2
 800b3ee:	6059      	str	r1, [r3, #4]

	if(sht30->temp_acc_cnt == 19) {
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	7c5b      	ldrb	r3, [r3, #17]
 800b3f4:	2b13      	cmp	r3, #19
 800b3f6:	d103      	bne.n	800b400 <sfun_I2C_Acc_Data+0x60>
		sht30->temp_acc_cnt = 0;
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	2200      	movs	r2, #0
 800b3fc:	745a      	strb	r2, [r3, #17]
	} else {
		++sht30->temp_acc_cnt;
	}
}
 800b3fe:	e005      	b.n	800b40c <sfun_I2C_Acc_Data+0x6c>
		++sht30->temp_acc_cnt;
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	7c5b      	ldrb	r3, [r3, #17]
 800b404:	3301      	adds	r3, #1
 800b406:	b2da      	uxtb	r2, r3
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	745a      	strb	r2, [r3, #17]
}
 800b40c:	bf00      	nop
 800b40e:	370c      	adds	r7, #12
 800b410:	46bd      	mov	sp, r7
 800b412:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b416:	4770      	bx	lr
 800b418:	447a0000 	.word	0x447a0000

0800b41c <sfun_I2C_Measurement_Error_Check>:
/****************************************************************************/
/*	Overview	:															*/
/*	Return value:	void													*/
/****************************************************************************/
void sfun_I2C_Measurement_Error_Check(_SHT30_Dev *sht30)
{
 800b41c:	b580      	push	{r7, lr}
 800b41e:	b086      	sub	sp, #24
 800b420:	af02      	add	r7, sp, #8
 800b422:	6078      	str	r0, [r7, #4]
	uint8_t u1t_t_chk = 0;
 800b424:	2300      	movs	r3, #0
 800b426:	73fb      	strb	r3, [r7, #15]
	uint8_t u1t_h_chk = 0;
 800b428:	2300      	movs	r3, #0
 800b42a:	73bb      	strb	r3, [r7, #14]

	for(uint8_t i = 0; i < 19; i++) {
 800b42c:	2300      	movs	r3, #0
 800b42e:	737b      	strb	r3, [r7, #13]
 800b430:	e026      	b.n	800b480 <sfun_I2C_Measurement_Error_Check+0x64>
		if(sht30->temp_acc[i] == sht30->temp_acc[i+1]) {
 800b432:	7b7b      	ldrb	r3, [r7, #13]
 800b434:	687a      	ldr	r2, [r7, #4]
 800b436:	3304      	adds	r3, #4
 800b438:	009b      	lsls	r3, r3, #2
 800b43a:	4413      	add	r3, r2
 800b43c:	685a      	ldr	r2, [r3, #4]
 800b43e:	7b7b      	ldrb	r3, [r7, #13]
 800b440:	3301      	adds	r3, #1
 800b442:	6879      	ldr	r1, [r7, #4]
 800b444:	3304      	adds	r3, #4
 800b446:	009b      	lsls	r3, r3, #2
 800b448:	440b      	add	r3, r1
 800b44a:	685b      	ldr	r3, [r3, #4]
 800b44c:	429a      	cmp	r2, r3
 800b44e:	d11b      	bne.n	800b488 <sfun_I2C_Measurement_Error_Check+0x6c>
			u1t_t_chk++;
 800b450:	7bfb      	ldrb	r3, [r7, #15]
 800b452:	3301      	adds	r3, #1
 800b454:	73fb      	strb	r3, [r7, #15]
		} else {break;}
		if(sht30->humi_acc[i] == sht30->humi_acc[i+1]) {
 800b456:	7b7b      	ldrb	r3, [r7, #13]
 800b458:	687a      	ldr	r2, [r7, #4]
 800b45a:	3318      	adds	r3, #24
 800b45c:	009b      	lsls	r3, r3, #2
 800b45e:	4413      	add	r3, r2
 800b460:	685a      	ldr	r2, [r3, #4]
 800b462:	7b7b      	ldrb	r3, [r7, #13]
 800b464:	3301      	adds	r3, #1
 800b466:	6879      	ldr	r1, [r7, #4]
 800b468:	3318      	adds	r3, #24
 800b46a:	009b      	lsls	r3, r3, #2
 800b46c:	440b      	add	r3, r1
 800b46e:	685b      	ldr	r3, [r3, #4]
 800b470:	429a      	cmp	r2, r3
 800b472:	d10b      	bne.n	800b48c <sfun_I2C_Measurement_Error_Check+0x70>
			u1t_h_chk++;
 800b474:	7bbb      	ldrb	r3, [r7, #14]
 800b476:	3301      	adds	r3, #1
 800b478:	73bb      	strb	r3, [r7, #14]
	for(uint8_t i = 0; i < 19; i++) {
 800b47a:	7b7b      	ldrb	r3, [r7, #13]
 800b47c:	3301      	adds	r3, #1
 800b47e:	737b      	strb	r3, [r7, #13]
 800b480:	7b7b      	ldrb	r3, [r7, #13]
 800b482:	2b12      	cmp	r3, #18
 800b484:	d9d5      	bls.n	800b432 <sfun_I2C_Measurement_Error_Check+0x16>
 800b486:	e002      	b.n	800b48e <sfun_I2C_Measurement_Error_Check+0x72>
		} else {break;}
 800b488:	bf00      	nop
 800b48a:	e000      	b.n	800b48e <sfun_I2C_Measurement_Error_Check+0x72>
		} else {break;}
 800b48c:	bf00      	nop
	}

	if((u1t_t_chk == 19) || (u1t_h_chk == 19)) {
 800b48e:	7bfb      	ldrb	r3, [r7, #15]
 800b490:	2b13      	cmp	r3, #19
 800b492:	d002      	beq.n	800b49a <sfun_I2C_Measurement_Error_Check+0x7e>
 800b494:	7bbb      	ldrb	r3, [r7, #14]
 800b496:	2b13      	cmp	r3, #19
 800b498:	d121      	bne.n	800b4de <sfun_I2C_Measurement_Error_Check+0xc2>
		// I2C RESET
		sht30->i2c_write_buff[0] = (uint8_t)(CMD_SOFT_RESET >> 8);
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	2230      	movs	r2, #48	; 0x30
 800b49e:	715a      	strb	r2, [r3, #5]
		sht30->i2c_write_buff[1] = (uint8_t)(CMD_SOFT_RESET & 0xFF);
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	22a2      	movs	r2, #162	; 0xa2
 800b4a4:	719a      	strb	r2, [r3, #6]

		HAL_I2C_Master_Transmit(sht30->I2C_Handle, sht30->I2C_Addr, sht30->i2c_write_buff, 2, 100);
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	6818      	ldr	r0, [r3, #0]
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	791b      	ldrb	r3, [r3, #4]
 800b4ae:	b299      	uxth	r1, r3
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	1d5a      	adds	r2, r3, #5
 800b4b4:	2364      	movs	r3, #100	; 0x64
 800b4b6:	9300      	str	r3, [sp, #0]
 800b4b8:	2302      	movs	r3, #2
 800b4ba:	f006 fbf9 	bl	8011cb0 <HAL_I2C_Master_Transmit>
		while(HAL_I2C_STATE_READY != HAL_I2C_GetState(sht30->I2C_Handle));
 800b4be:	bf00      	nop
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	681b      	ldr	r3, [r3, #0]
 800b4c4:	4618      	mov	r0, r3
 800b4c6:	f006 fddd 	bl	8012084 <HAL_I2C_GetState>
 800b4ca:	4603      	mov	r3, r0
 800b4cc:	2b20      	cmp	r3, #32
 800b4ce:	d1f7      	bne.n	800b4c0 <sfun_I2C_Measurement_Error_Check+0xa4>

		sht30->i2c_total_reset++;
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800b4d6:	1c5a      	adds	r2, r3, #1
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	}
}
 800b4de:	bf00      	nop
 800b4e0:	3710      	adds	r7, #16
 800b4e2:	46bd      	mov	sp, r7
 800b4e4:	bd80      	pop	{r7, pc}

0800b4e6 <sfun_sht30_crc8>:
/****************************************************************************/
/*	Overview	:															*/
/*	Return value:	void													*/
/****************************************************************************/
uint8_t sfun_sht30_crc8(const uint8_t *data, int len)
{
 800b4e6:	b480      	push	{r7}
 800b4e8:	b085      	sub	sp, #20
 800b4ea:	af00      	add	r7, sp, #0
 800b4ec:	6078      	str	r0, [r7, #4]
 800b4ee:	6039      	str	r1, [r7, #0]
    uint8_t crc = 0xff;
 800b4f0:	23ff      	movs	r3, #255	; 0xff
 800b4f2:	73fb      	strb	r3, [r7, #15]
    for (uint8_t i = 0; i < len; i++) {
 800b4f4:	2300      	movs	r3, #0
 800b4f6:	73bb      	strb	r3, [r7, #14]
 800b4f8:	e021      	b.n	800b53e <sfun_sht30_crc8+0x58>
        crc ^= data[i];
 800b4fa:	7bbb      	ldrb	r3, [r7, #14]
 800b4fc:	687a      	ldr	r2, [r7, #4]
 800b4fe:	4413      	add	r3, r2
 800b500:	781a      	ldrb	r2, [r3, #0]
 800b502:	7bfb      	ldrb	r3, [r7, #15]
 800b504:	4053      	eors	r3, r2
 800b506:	73fb      	strb	r3, [r7, #15]
        for (uint8_t j = 0; j < 8; j++) {
 800b508:	2300      	movs	r3, #0
 800b50a:	737b      	strb	r3, [r7, #13]
 800b50c:	e011      	b.n	800b532 <sfun_sht30_crc8+0x4c>
            if ((crc & 0x80) != 0)
 800b50e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b512:	2b00      	cmp	r3, #0
 800b514:	da07      	bge.n	800b526 <sfun_sht30_crc8+0x40>
                crc = (uint8_t)((crc << 1) ^ 0x31);
 800b516:	7bfb      	ldrb	r3, [r7, #15]
 800b518:	005b      	lsls	r3, r3, #1
 800b51a:	b25b      	sxtb	r3, r3
 800b51c:	f083 0331 	eor.w	r3, r3, #49	; 0x31
 800b520:	b25b      	sxtb	r3, r3
 800b522:	73fb      	strb	r3, [r7, #15]
 800b524:	e002      	b.n	800b52c <sfun_sht30_crc8+0x46>
            else
                crc <<= 1;
 800b526:	7bfb      	ldrb	r3, [r7, #15]
 800b528:	005b      	lsls	r3, r3, #1
 800b52a:	73fb      	strb	r3, [r7, #15]
        for (uint8_t j = 0; j < 8; j++) {
 800b52c:	7b7b      	ldrb	r3, [r7, #13]
 800b52e:	3301      	adds	r3, #1
 800b530:	737b      	strb	r3, [r7, #13]
 800b532:	7b7b      	ldrb	r3, [r7, #13]
 800b534:	2b07      	cmp	r3, #7
 800b536:	d9ea      	bls.n	800b50e <sfun_sht30_crc8+0x28>
    for (uint8_t i = 0; i < len; i++) {
 800b538:	7bbb      	ldrb	r3, [r7, #14]
 800b53a:	3301      	adds	r3, #1
 800b53c:	73bb      	strb	r3, [r7, #14]
 800b53e:	7bbb      	ldrb	r3, [r7, #14]
 800b540:	683a      	ldr	r2, [r7, #0]
 800b542:	429a      	cmp	r2, r3
 800b544:	dcd9      	bgt.n	800b4fa <sfun_sht30_crc8+0x14>
        }
    }
    return crc;
 800b546:	7bfb      	ldrb	r3, [r7, #15]
}
 800b548:	4618      	mov	r0, r3
 800b54a:	3714      	adds	r7, #20
 800b54c:	46bd      	mov	sp, r7
 800b54e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b552:	4770      	bx	lr

0800b554 <CRC16>:
uint32_t* TESTS[6];
/* Private function prototypes -----------------------------------------------*/


uint16_t CRC16(uint8_t* buf, size_t len)
{
 800b554:	b480      	push	{r7}
 800b556:	b087      	sub	sp, #28
 800b558:	af00      	add	r7, sp, #0
 800b55a:	6078      	str	r0, [r7, #4]
 800b55c:	6039      	str	r1, [r7, #0]
  uint16_t crc = 0xFFFF;
 800b55e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800b562:	82fb      	strh	r3, [r7, #22]

  for (int pos = 0; pos < len; pos++)
 800b564:	2300      	movs	r3, #0
 800b566:	613b      	str	r3, [r7, #16]
 800b568:	e026      	b.n	800b5b8 <CRC16+0x64>
  {
    crc ^= (uint16_t)buf[pos];          // XOR byte into least sig. byte of crc
 800b56a:	693b      	ldr	r3, [r7, #16]
 800b56c:	687a      	ldr	r2, [r7, #4]
 800b56e:	4413      	add	r3, r2
 800b570:	781b      	ldrb	r3, [r3, #0]
 800b572:	b29a      	uxth	r2, r3
 800b574:	8afb      	ldrh	r3, [r7, #22]
 800b576:	4053      	eors	r3, r2
 800b578:	82fb      	strh	r3, [r7, #22]

    for (int i = 8; i != 0; i--) {    // Loop over each bit
 800b57a:	2308      	movs	r3, #8
 800b57c:	60fb      	str	r3, [r7, #12]
 800b57e:	e015      	b.n	800b5ac <CRC16+0x58>
      if ((crc & 0x0001) != 0) {      // If the LSB is set
 800b580:	8afb      	ldrh	r3, [r7, #22]
 800b582:	f003 0301 	and.w	r3, r3, #1
 800b586:	2b00      	cmp	r3, #0
 800b588:	d00a      	beq.n	800b5a0 <CRC16+0x4c>
        crc >>= 1;                    // Shift right and XOR 0xA001
 800b58a:	8afb      	ldrh	r3, [r7, #22]
 800b58c:	085b      	lsrs	r3, r3, #1
 800b58e:	82fb      	strh	r3, [r7, #22]
        crc ^= 0xA001;
 800b590:	8afb      	ldrh	r3, [r7, #22]
 800b592:	f483 43bf 	eor.w	r3, r3, #24448	; 0x5f80
 800b596:	f083 037e 	eor.w	r3, r3, #126	; 0x7e
 800b59a:	43db      	mvns	r3, r3
 800b59c:	82fb      	strh	r3, [r7, #22]
 800b59e:	e002      	b.n	800b5a6 <CRC16+0x52>
      }
      else                            // Else LSB is not set
        crc >>= 1;                    // Just shift right
 800b5a0:	8afb      	ldrh	r3, [r7, #22]
 800b5a2:	085b      	lsrs	r3, r3, #1
 800b5a4:	82fb      	strh	r3, [r7, #22]
    for (int i = 8; i != 0; i--) {    // Loop over each bit
 800b5a6:	68fb      	ldr	r3, [r7, #12]
 800b5a8:	3b01      	subs	r3, #1
 800b5aa:	60fb      	str	r3, [r7, #12]
 800b5ac:	68fb      	ldr	r3, [r7, #12]
 800b5ae:	2b00      	cmp	r3, #0
 800b5b0:	d1e6      	bne.n	800b580 <CRC16+0x2c>
  for (int pos = 0; pos < len; pos++)
 800b5b2:	693b      	ldr	r3, [r7, #16]
 800b5b4:	3301      	adds	r3, #1
 800b5b6:	613b      	str	r3, [r7, #16]
 800b5b8:	693b      	ldr	r3, [r7, #16]
 800b5ba:	683a      	ldr	r2, [r7, #0]
 800b5bc:	429a      	cmp	r2, r3
 800b5be:	d8d4      	bhi.n	800b56a <CRC16+0x16>
    }
  }
  // Note, this number has low and high bytes swapped, so use it accordingly (or swap bytes)
  return crc;
 800b5c0:	8afb      	ldrh	r3, [r7, #22]
}
 800b5c2:	4618      	mov	r0, r3
 800b5c4:	371c      	adds	r7, #28
 800b5c6:	46bd      	mov	sp, r7
 800b5c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5cc:	4770      	bx	lr
	...

0800b5d0 <FUN_Modbus_init>:
/****************************************************************************/
/*	Overview	:															*/
/*	Return value:	void													*/
/****************************************************************************/
void FUN_Modbus_init(void)
{
 800b5d0:	b580      	push	{r7, lr}
 800b5d2:	b082      	sub	sp, #8
 800b5d4:	af00      	add	r7, sp, #0
	Data_Register_flag = 1;
 800b5d6:	4b12      	ldr	r3, [pc, #72]	; (800b620 <FUN_Modbus_init+0x50>)
 800b5d8:	2201      	movs	r2, #1
 800b5da:	701a      	strb	r2, [r3, #0]
	uint8_t Len;
	Len=0x06;
 800b5dc:	2306      	movs	r3, #6
 800b5de:	71fb      	strb	r3, [r7, #7]

	Test[0]= 0xFF;
 800b5e0:	4b10      	ldr	r3, [pc, #64]	; (800b624 <FUN_Modbus_init+0x54>)
 800b5e2:	22ff      	movs	r2, #255	; 0xff
 800b5e4:	701a      	strb	r2, [r3, #0]
	Test[1]= 0x03;
 800b5e6:	4b0f      	ldr	r3, [pc, #60]	; (800b624 <FUN_Modbus_init+0x54>)
 800b5e8:	2203      	movs	r2, #3
 800b5ea:	705a      	strb	r2, [r3, #1]
	Test[2]= 0x00;
 800b5ec:	4b0d      	ldr	r3, [pc, #52]	; (800b624 <FUN_Modbus_init+0x54>)
 800b5ee:	2200      	movs	r2, #0
 800b5f0:	709a      	strb	r2, [r3, #2]
	Test[3]= 0x06;
 800b5f2:	4b0c      	ldr	r3, [pc, #48]	; (800b624 <FUN_Modbus_init+0x54>)
 800b5f4:	2206      	movs	r2, #6
 800b5f6:	70da      	strb	r2, [r3, #3]
	Test[4]= 0x00;
 800b5f8:	4b0a      	ldr	r3, [pc, #40]	; (800b624 <FUN_Modbus_init+0x54>)
 800b5fa:	2200      	movs	r2, #0
 800b5fc:	711a      	strb	r2, [r3, #4]
	Test[5]= 0x01;
 800b5fe:	4b09      	ldr	r3, [pc, #36]	; (800b624 <FUN_Modbus_init+0x54>)
 800b600:	2201      	movs	r2, #1
 800b602:	715a      	strb	r2, [r3, #5]

	crc16 =CRC16((uint8_t*)&Test, Len);
 800b604:	79fb      	ldrb	r3, [r7, #7]
 800b606:	4619      	mov	r1, r3
 800b608:	4806      	ldr	r0, [pc, #24]	; (800b624 <FUN_Modbus_init+0x54>)
 800b60a:	f7ff ffa3 	bl	800b554 <CRC16>
 800b60e:	4603      	mov	r3, r0
 800b610:	461a      	mov	r2, r3
 800b612:	4b05      	ldr	r3, [pc, #20]	; (800b628 <FUN_Modbus_init+0x58>)
 800b614:	801a      	strh	r2, [r3, #0]
}
 800b616:	bf00      	nop
 800b618:	3708      	adds	r7, #8
 800b61a:	46bd      	mov	sp, r7
 800b61c:	bd80      	pop	{r7, pc}
 800b61e:	bf00      	nop
 800b620:	200004d5 	.word	0x200004d5
 800b624:	200004e8 	.word	0x200004e8
 800b628:	2000001c 	.word	0x2000001c

0800b62c <FUN_Modbus_RxCallback_Flag>:
/****************************************************************************/
/*	Overview	:	Read Data												*/
/*	Return value:	void													*/
/****************************************************************************/
void FUN_Modbus_RxCallback_Flag(void)
{
 800b62c:	b480      	push	{r7}
 800b62e:	af00      	add	r7, sp, #0
	RS485Rx.ff_cTemp_warring_R = ((int16_t)(ui.temp_warring * 100));
 800b630:	4b43      	ldr	r3, [pc, #268]	; (800b740 <FUN_Modbus_RxCallback_Flag+0x114>)
 800b632:	edd3 7a07 	vldr	s15, [r3, #28]
 800b636:	ed9f 7a43 	vldr	s14, [pc, #268]	; 800b744 <FUN_Modbus_RxCallback_Flag+0x118>
 800b63a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b63e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b642:	ee17 3a90 	vmov	r3, s15
 800b646:	b21a      	sxth	r2, r3
 800b648:	4b3f      	ldr	r3, [pc, #252]	; (800b748 <FUN_Modbus_RxCallback_Flag+0x11c>)
 800b64a:	815a      	strh	r2, [r3, #10]
	RS485Rx.ff_cTemp_alarm_R = ((int16_t)(ui.temp_alarm * 100));
 800b64c:	4b3c      	ldr	r3, [pc, #240]	; (800b740 <FUN_Modbus_RxCallback_Flag+0x114>)
 800b64e:	edd3 7a08 	vldr	s15, [r3, #32]
 800b652:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 800b744 <FUN_Modbus_RxCallback_Flag+0x118>
 800b656:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b65a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b65e:	ee17 3a90 	vmov	r3, s15
 800b662:	b21a      	sxth	r2, r3
 800b664:	4b38      	ldr	r3, [pc, #224]	; (800b748 <FUN_Modbus_RxCallback_Flag+0x11c>)
 800b666:	811a      	strh	r2, [r3, #8]
	RS485Rx.Warring_Deviation_R = ((uint16_t)(ui.Warring_Deviation * 100));
 800b668:	4b35      	ldr	r3, [pc, #212]	; (800b740 <FUN_Modbus_RxCallback_Flag+0x114>)
 800b66a:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 800b66e:	ed9f 7a35 	vldr	s14, [pc, #212]	; 800b744 <FUN_Modbus_RxCallback_Flag+0x118>
 800b672:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b676:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b67a:	ee17 3a90 	vmov	r3, s15
 800b67e:	b29a      	uxth	r2, r3
 800b680:	4b31      	ldr	r3, [pc, #196]	; (800b748 <FUN_Modbus_RxCallback_Flag+0x11c>)
 800b682:	865a      	strh	r2, [r3, #50]	; 0x32
	RS485Rx.TEnable_bit_R = ui.temp_alarm_enable;
 800b684:	4b2e      	ldr	r3, [pc, #184]	; (800b740 <FUN_Modbus_RxCallback_Flag+0x114>)
 800b686:	7d9a      	ldrb	r2, [r3, #22]
 800b688:	4b2f      	ldr	r3, [pc, #188]	; (800b748 <FUN_Modbus_RxCallback_Flag+0x11c>)
 800b68a:	775a      	strb	r2, [r3, #29]
	RS485Rx.Temp_Warring_Keep_R = ui.temp_warring_maintain_bit;
 800b68c:	4b2c      	ldr	r3, [pc, #176]	; (800b740 <FUN_Modbus_RxCallback_Flag+0x114>)
 800b68e:	7e5a      	ldrb	r2, [r3, #25]
 800b690:	4b2d      	ldr	r3, [pc, #180]	; (800b748 <FUN_Modbus_RxCallback_Flag+0x11c>)
 800b692:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
	RS485Rx.Temp_Alram_keep_R = ui.temp_alarm_maintain_bit;
 800b696:	4b2a      	ldr	r3, [pc, #168]	; (800b740 <FUN_Modbus_RxCallback_Flag+0x114>)
 800b698:	7e9a      	ldrb	r2, [r3, #26]
 800b69a:	4b2b      	ldr	r3, [pc, #172]	; (800b748 <FUN_Modbus_RxCallback_Flag+0x11c>)
 800b69c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

	Data_Register[0] = (uint8_t)(RS485Rx.ff_cTemp_warring_R >> 8);
 800b6a0:	4b29      	ldr	r3, [pc, #164]	; (800b748 <FUN_Modbus_RxCallback_Flag+0x11c>)
 800b6a2:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 800b6a6:	121b      	asrs	r3, r3, #8
 800b6a8:	b21b      	sxth	r3, r3
 800b6aa:	b2da      	uxtb	r2, r3
 800b6ac:	4b27      	ldr	r3, [pc, #156]	; (800b74c <FUN_Modbus_RxCallback_Flag+0x120>)
 800b6ae:	701a      	strb	r2, [r3, #0]
	Data_Register[1] = (uint8_t)(RS485Rx.ff_cTemp_warring_R  & 0xFF);
 800b6b0:	4b25      	ldr	r3, [pc, #148]	; (800b748 <FUN_Modbus_RxCallback_Flag+0x11c>)
 800b6b2:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 800b6b6:	b2da      	uxtb	r2, r3
 800b6b8:	4b24      	ldr	r3, [pc, #144]	; (800b74c <FUN_Modbus_RxCallback_Flag+0x120>)
 800b6ba:	705a      	strb	r2, [r3, #1]
	Data_Register[2] = (uint8_t)(RS485Rx.ff_cTemp_alarm_R >> 8);
 800b6bc:	4b22      	ldr	r3, [pc, #136]	; (800b748 <FUN_Modbus_RxCallback_Flag+0x11c>)
 800b6be:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800b6c2:	121b      	asrs	r3, r3, #8
 800b6c4:	b21b      	sxth	r3, r3
 800b6c6:	b2da      	uxtb	r2, r3
 800b6c8:	4b20      	ldr	r3, [pc, #128]	; (800b74c <FUN_Modbus_RxCallback_Flag+0x120>)
 800b6ca:	709a      	strb	r2, [r3, #2]
	Data_Register[3] = (uint8_t)(RS485Rx.ff_cTemp_alarm_R  & 0xFF);
 800b6cc:	4b1e      	ldr	r3, [pc, #120]	; (800b748 <FUN_Modbus_RxCallback_Flag+0x11c>)
 800b6ce:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800b6d2:	b2da      	uxtb	r2, r3
 800b6d4:	4b1d      	ldr	r3, [pc, #116]	; (800b74c <FUN_Modbus_RxCallback_Flag+0x120>)
 800b6d6:	70da      	strb	r2, [r3, #3]
	Data_Register[4] = (uint8_t)(RS485Rx.Warring_Deviation_R >> 8);
 800b6d8:	4b1b      	ldr	r3, [pc, #108]	; (800b748 <FUN_Modbus_RxCallback_Flag+0x11c>)
 800b6da:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800b6dc:	0a1b      	lsrs	r3, r3, #8
 800b6de:	b29b      	uxth	r3, r3
 800b6e0:	b2da      	uxtb	r2, r3
 800b6e2:	4b1a      	ldr	r3, [pc, #104]	; (800b74c <FUN_Modbus_RxCallback_Flag+0x120>)
 800b6e4:	711a      	strb	r2, [r3, #4]
	Data_Register[5] = (uint8_t)(RS485Rx.Warring_Deviation_R  & 0xFF);
 800b6e6:	4b18      	ldr	r3, [pc, #96]	; (800b748 <FUN_Modbus_RxCallback_Flag+0x11c>)
 800b6e8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800b6ea:	b2da      	uxtb	r2, r3
 800b6ec:	4b17      	ldr	r3, [pc, #92]	; (800b74c <FUN_Modbus_RxCallback_Flag+0x120>)
 800b6ee:	715a      	strb	r2, [r3, #5]
	Data_Register[6] = (uint8_t)(RS485Rx.TEnable_bit_R >> 8);
 800b6f0:	4b15      	ldr	r3, [pc, #84]	; (800b748 <FUN_Modbus_RxCallback_Flag+0x11c>)
 800b6f2:	7f5b      	ldrb	r3, [r3, #29]
 800b6f4:	121b      	asrs	r3, r3, #8
 800b6f6:	b2da      	uxtb	r2, r3
 800b6f8:	4b14      	ldr	r3, [pc, #80]	; (800b74c <FUN_Modbus_RxCallback_Flag+0x120>)
 800b6fa:	719a      	strb	r2, [r3, #6]
	Data_Register[7] = (uint8_t)(RS485Rx.TEnable_bit_R  & 0xFF);
 800b6fc:	4b12      	ldr	r3, [pc, #72]	; (800b748 <FUN_Modbus_RxCallback_Flag+0x11c>)
 800b6fe:	7f5a      	ldrb	r2, [r3, #29]
 800b700:	4b12      	ldr	r3, [pc, #72]	; (800b74c <FUN_Modbus_RxCallback_Flag+0x120>)
 800b702:	71da      	strb	r2, [r3, #7]
	Data_Register[8] = (uint8_t)(RS485Rx.Temp_Warring_Keep_R >> 8);
 800b704:	4b10      	ldr	r3, [pc, #64]	; (800b748 <FUN_Modbus_RxCallback_Flag+0x11c>)
 800b706:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800b70a:	121b      	asrs	r3, r3, #8
 800b70c:	b2da      	uxtb	r2, r3
 800b70e:	4b0f      	ldr	r3, [pc, #60]	; (800b74c <FUN_Modbus_RxCallback_Flag+0x120>)
 800b710:	721a      	strb	r2, [r3, #8]
	Data_Register[9] = (uint8_t)(RS485Rx.Temp_Warring_Keep_R  & 0xFF);
 800b712:	4b0d      	ldr	r3, [pc, #52]	; (800b748 <FUN_Modbus_RxCallback_Flag+0x11c>)
 800b714:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 800b718:	4b0c      	ldr	r3, [pc, #48]	; (800b74c <FUN_Modbus_RxCallback_Flag+0x120>)
 800b71a:	725a      	strb	r2, [r3, #9]
	Data_Register[10] = (uint8_t)(RS485Rx.Temp_Alram_keep_R >> 8);
 800b71c:	4b0a      	ldr	r3, [pc, #40]	; (800b748 <FUN_Modbus_RxCallback_Flag+0x11c>)
 800b71e:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800b722:	121b      	asrs	r3, r3, #8
 800b724:	b2da      	uxtb	r2, r3
 800b726:	4b09      	ldr	r3, [pc, #36]	; (800b74c <FUN_Modbus_RxCallback_Flag+0x120>)
 800b728:	729a      	strb	r2, [r3, #10]
	Data_Register[11] = (uint8_t)(RS485Rx.Temp_Alram_keep_R  & 0xFF);
 800b72a:	4b07      	ldr	r3, [pc, #28]	; (800b748 <FUN_Modbus_RxCallback_Flag+0x11c>)
 800b72c:	f893 202d 	ldrb.w	r2, [r3, #45]	; 0x2d
 800b730:	4b06      	ldr	r3, [pc, #24]	; (800b74c <FUN_Modbus_RxCallback_Flag+0x120>)
 800b732:	72da      	strb	r2, [r3, #11]
}
 800b734:	bf00      	nop
 800b736:	46bd      	mov	sp, r7
 800b738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b73c:	4770      	bx	lr
 800b73e:	bf00      	nop
 800b740:	200004f0 	.word	0x200004f0
 800b744:	42c80000 	.word	0x42c80000
 800b748:	20000574 	.word	0x20000574
 800b74c:	200004d8 	.word	0x200004d8

0800b750 <FUN_Modbus_Write_save>:
void FUN_Modbus_Write_save(void)
{
 800b750:	b480      	push	{r7}
 800b752:	af00      	add	r7, sp, #0
	//  
	ui.temp_warring_hex   = ((int16_t)Data_Register[0] << 8);
 800b754:	4b3c      	ldr	r3, [pc, #240]	; (800b848 <FUN_Modbus_Write_save+0xf8>)
 800b756:	781b      	ldrb	r3, [r3, #0]
 800b758:	b29b      	uxth	r3, r3
 800b75a:	021b      	lsls	r3, r3, #8
 800b75c:	b29a      	uxth	r2, r3
 800b75e:	4b3b      	ldr	r3, [pc, #236]	; (800b84c <FUN_Modbus_Write_save+0xfc>)
 800b760:	849a      	strh	r2, [r3, #36]	; 0x24
	ui.temp_warring_hex   |= ((int16_t)Data_Register[1] & 0xFF);
 800b762:	4b3a      	ldr	r3, [pc, #232]	; (800b84c <FUN_Modbus_Write_save+0xfc>)
 800b764:	8c9a      	ldrh	r2, [r3, #36]	; 0x24
 800b766:	4b38      	ldr	r3, [pc, #224]	; (800b848 <FUN_Modbus_Write_save+0xf8>)
 800b768:	785b      	ldrb	r3, [r3, #1]
 800b76a:	b29b      	uxth	r3, r3
 800b76c:	4313      	orrs	r3, r2
 800b76e:	b29a      	uxth	r2, r3
 800b770:	4b36      	ldr	r3, [pc, #216]	; (800b84c <FUN_Modbus_Write_save+0xfc>)
 800b772:	849a      	strh	r2, [r3, #36]	; 0x24
	//  
	ui.temp_alarm_hex   	 = ((int16_t)Data_Register[2] << 8);
 800b774:	4b34      	ldr	r3, [pc, #208]	; (800b848 <FUN_Modbus_Write_save+0xf8>)
 800b776:	789b      	ldrb	r3, [r3, #2]
 800b778:	b29b      	uxth	r3, r3
 800b77a:	021b      	lsls	r3, r3, #8
 800b77c:	b29a      	uxth	r2, r3
 800b77e:	4b33      	ldr	r3, [pc, #204]	; (800b84c <FUN_Modbus_Write_save+0xfc>)
 800b780:	84da      	strh	r2, [r3, #38]	; 0x26
	ui.temp_alarm_hex  	 |= ((int16_t)Data_Register[3] & 0xFF);
 800b782:	4b32      	ldr	r3, [pc, #200]	; (800b84c <FUN_Modbus_Write_save+0xfc>)
 800b784:	8cda      	ldrh	r2, [r3, #38]	; 0x26
 800b786:	4b30      	ldr	r3, [pc, #192]	; (800b848 <FUN_Modbus_Write_save+0xf8>)
 800b788:	78db      	ldrb	r3, [r3, #3]
 800b78a:	b29b      	uxth	r3, r3
 800b78c:	4313      	orrs	r3, r2
 800b78e:	b29a      	uxth	r2, r3
 800b790:	4b2e      	ldr	r3, [pc, #184]	; (800b84c <FUN_Modbus_Write_save+0xfc>)
 800b792:	84da      	strh	r2, [r3, #38]	; 0x26
	//  
	// / En/Dis
	ui.temp_alarm_enable  		 = Data_Register[7];
 800b794:	4b2c      	ldr	r3, [pc, #176]	; (800b848 <FUN_Modbus_Write_save+0xf8>)
 800b796:	79da      	ldrb	r2, [r3, #7]
 800b798:	4b2c      	ldr	r3, [pc, #176]	; (800b84c <FUN_Modbus_Write_save+0xfc>)
 800b79a:	759a      	strb	r2, [r3, #22]
	//   En/Dis`
	ui.temp_warring_maintain_bit 	 = Data_Register[9];
 800b79c:	4b2a      	ldr	r3, [pc, #168]	; (800b848 <FUN_Modbus_Write_save+0xf8>)
 800b79e:	7a5a      	ldrb	r2, [r3, #9]
 800b7a0:	4b2a      	ldr	r3, [pc, #168]	; (800b84c <FUN_Modbus_Write_save+0xfc>)
 800b7a2:	765a      	strb	r2, [r3, #25]
	//   En/Dis
	ui.temp_alarm_maintain_bit 	 = Data_Register[11];
 800b7a4:	4b28      	ldr	r3, [pc, #160]	; (800b848 <FUN_Modbus_Write_save+0xf8>)
 800b7a6:	7ada      	ldrb	r2, [r3, #11]
 800b7a8:	4b28      	ldr	r3, [pc, #160]	; (800b84c <FUN_Modbus_Write_save+0xfc>)
 800b7aa:	769a      	strb	r2, [r3, #26]

	//    Update
	ui.temp_warring    = (float)(ui.temp_warring_hex) / 100;
 800b7ac:	4b27      	ldr	r3, [pc, #156]	; (800b84c <FUN_Modbus_Write_save+0xfc>)
 800b7ae:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800b7b0:	ee07 3a90 	vmov	s15, r3
 800b7b4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800b7b8:	eddf 6a25 	vldr	s13, [pc, #148]	; 800b850 <FUN_Modbus_Write_save+0x100>
 800b7bc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800b7c0:	4b22      	ldr	r3, [pc, #136]	; (800b84c <FUN_Modbus_Write_save+0xfc>)
 800b7c2:	edc3 7a07 	vstr	s15, [r3, #28]
	//    Update
	ui.temp_alarm      = (float)(ui.temp_alarm_hex) / 100;
 800b7c6:	4b21      	ldr	r3, [pc, #132]	; (800b84c <FUN_Modbus_Write_save+0xfc>)
 800b7c8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800b7ca:	ee07 3a90 	vmov	s15, r3
 800b7ce:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800b7d2:	eddf 6a1f 	vldr	s13, [pc, #124]	; 800b850 <FUN_Modbus_Write_save+0x100>
 800b7d6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800b7da:	4b1c      	ldr	r3, [pc, #112]	; (800b84c <FUN_Modbus_Write_save+0xfc>)
 800b7dc:	edc3 7a08 	vstr	s15, [r3, #32]
	//     Update
	//ui.Warring_Deviation     = (float)(RS485Rx.Warring_Deviation) / 100;

	if((RS485Rx.ff_cTemp_warring_R != ui.temp_warring_hex) || (RS485Rx.ff_cTemp_alarm_R != ui.temp_alarm_hex) || (RS485Rx.Warring_Deviation_R != RS485Rx.Warring_Deviation)
 800b7e0:	4b1c      	ldr	r3, [pc, #112]	; (800b854 <FUN_Modbus_Write_save+0x104>)
 800b7e2:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 800b7e6:	461a      	mov	r2, r3
 800b7e8:	4b18      	ldr	r3, [pc, #96]	; (800b84c <FUN_Modbus_Write_save+0xfc>)
 800b7ea:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800b7ec:	429a      	cmp	r2, r3
 800b7ee:	d123      	bne.n	800b838 <FUN_Modbus_Write_save+0xe8>
 800b7f0:	4b18      	ldr	r3, [pc, #96]	; (800b854 <FUN_Modbus_Write_save+0x104>)
 800b7f2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800b7f6:	461a      	mov	r2, r3
 800b7f8:	4b14      	ldr	r3, [pc, #80]	; (800b84c <FUN_Modbus_Write_save+0xfc>)
 800b7fa:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800b7fc:	429a      	cmp	r2, r3
 800b7fe:	d11b      	bne.n	800b838 <FUN_Modbus_Write_save+0xe8>
 800b800:	4b14      	ldr	r3, [pc, #80]	; (800b854 <FUN_Modbus_Write_save+0x104>)
 800b802:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 800b804:	4b13      	ldr	r3, [pc, #76]	; (800b854 <FUN_Modbus_Write_save+0x104>)
 800b806:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 800b808:	429a      	cmp	r2, r3
 800b80a:	d115      	bne.n	800b838 <FUN_Modbus_Write_save+0xe8>
			|| (RS485Rx.TEnable_bit_R != RS485Rx.TEnable_bit) || (RS485Rx.Temp_Warring_Keep_R != RS485Rx.Temp_Warring_Keep) || (RS485Rx.Temp_Alram_keep_R != RS485Rx.Temp_Alram_keep))
 800b80c:	4b11      	ldr	r3, [pc, #68]	; (800b854 <FUN_Modbus_Write_save+0x104>)
 800b80e:	7f5a      	ldrb	r2, [r3, #29]
 800b810:	4b10      	ldr	r3, [pc, #64]	; (800b854 <FUN_Modbus_Write_save+0x104>)
 800b812:	7f1b      	ldrb	r3, [r3, #28]
 800b814:	429a      	cmp	r2, r3
 800b816:	d10f      	bne.n	800b838 <FUN_Modbus_Write_save+0xe8>
 800b818:	4b0e      	ldr	r3, [pc, #56]	; (800b854 <FUN_Modbus_Write_save+0x104>)
 800b81a:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 800b81e:	4b0d      	ldr	r3, [pc, #52]	; (800b854 <FUN_Modbus_Write_save+0x104>)
 800b820:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 800b824:	429a      	cmp	r2, r3
 800b826:	d107      	bne.n	800b838 <FUN_Modbus_Write_save+0xe8>
 800b828:	4b0a      	ldr	r3, [pc, #40]	; (800b854 <FUN_Modbus_Write_save+0x104>)
 800b82a:	f893 202d 	ldrb.w	r2, [r3, #45]	; 0x2d
 800b82e:	4b09      	ldr	r3, [pc, #36]	; (800b854 <FUN_Modbus_Write_save+0x104>)
 800b830:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 800b834:	429a      	cmp	r2, r3
 800b836:	d002      	beq.n	800b83e <FUN_Modbus_Write_save+0xee>
	{
		// EEPROM 
		EEPROM.SaveData_Flag = 1;
 800b838:	4b07      	ldr	r3, [pc, #28]	; (800b858 <FUN_Modbus_Write_save+0x108>)
 800b83a:	2201      	movs	r2, #1
 800b83c:	701a      	strb	r2, [r3, #0]
	}

}
 800b83e:	bf00      	nop
 800b840:	46bd      	mov	sp, r7
 800b842:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b846:	4770      	bx	lr
 800b848:	200004d8 	.word	0x200004d8
 800b84c:	200004f0 	.word	0x200004f0
 800b850:	42c80000 	.word	0x42c80000
 800b854:	20000574 	.word	0x20000574
 800b858:	20000298 	.word	0x20000298

0800b85c <FUN_Modbus_RxCallback_ERROR>:
/****************************************************************************/
/*	Overview	:	Read Data												*/
/*	Return value:	void													*/
/****************************************************************************/
void FUN_Modbus_RxCallback_ERROR(uint8_t Fun, uint8_t Ex_Code)
{
 800b85c:	b580      	push	{r7, lr}
 800b85e:	b082      	sub	sp, #8
 800b860:	af00      	add	r7, sp, #0
 800b862:	4603      	mov	r3, r0
 800b864:	460a      	mov	r2, r1
 800b866:	71fb      	strb	r3, [r7, #7]
 800b868:	4613      	mov	r3, r2
 800b86a:	71bb      	strb	r3, [r7, #6]
	Read_Data_Tx[0] = HsdID;
 800b86c:	4b18      	ldr	r3, [pc, #96]	; (800b8d0 <FUN_Modbus_RxCallback_ERROR+0x74>)
 800b86e:	881b      	ldrh	r3, [r3, #0]
 800b870:	b2da      	uxtb	r2, r3
 800b872:	4b18      	ldr	r3, [pc, #96]	; (800b8d4 <FUN_Modbus_RxCallback_ERROR+0x78>)
 800b874:	701a      	strb	r2, [r3, #0]
	Read_Data_Tx[1] = Fun + 0x80;
 800b876:	79fb      	ldrb	r3, [r7, #7]
 800b878:	3b80      	subs	r3, #128	; 0x80
 800b87a:	b2da      	uxtb	r2, r3
 800b87c:	4b15      	ldr	r3, [pc, #84]	; (800b8d4 <FUN_Modbus_RxCallback_ERROR+0x78>)
 800b87e:	705a      	strb	r2, [r3, #1]

	Read_Data_Tx[2] = Ex_Code;
 800b880:	4a14      	ldr	r2, [pc, #80]	; (800b8d4 <FUN_Modbus_RxCallback_ERROR+0x78>)
 800b882:	79bb      	ldrb	r3, [r7, #6]
 800b884:	7093      	strb	r3, [r2, #2]

	//CRC
	crc16 =CRC16((uint8_t*)&Read_Data_Tx, 3);
 800b886:	2103      	movs	r1, #3
 800b888:	4812      	ldr	r0, [pc, #72]	; (800b8d4 <FUN_Modbus_RxCallback_ERROR+0x78>)
 800b88a:	f7ff fe63 	bl	800b554 <CRC16>
 800b88e:	4603      	mov	r3, r0
 800b890:	461a      	mov	r2, r3
 800b892:	4b11      	ldr	r3, [pc, #68]	; (800b8d8 <FUN_Modbus_RxCallback_ERROR+0x7c>)
 800b894:	801a      	strh	r2, [r3, #0]

	Read_Data_Tx[4] = (uint8_t)(crc16 >> 8);
 800b896:	4b10      	ldr	r3, [pc, #64]	; (800b8d8 <FUN_Modbus_RxCallback_ERROR+0x7c>)
 800b898:	881b      	ldrh	r3, [r3, #0]
 800b89a:	0a1b      	lsrs	r3, r3, #8
 800b89c:	b29b      	uxth	r3, r3
 800b89e:	b2da      	uxtb	r2, r3
 800b8a0:	4b0c      	ldr	r3, [pc, #48]	; (800b8d4 <FUN_Modbus_RxCallback_ERROR+0x78>)
 800b8a2:	711a      	strb	r2, [r3, #4]
	Read_Data_Tx[3] = (uint8_t)(crc16 & 0xFF);
 800b8a4:	4b0c      	ldr	r3, [pc, #48]	; (800b8d8 <FUN_Modbus_RxCallback_ERROR+0x7c>)
 800b8a6:	881b      	ldrh	r3, [r3, #0]
 800b8a8:	b2da      	uxtb	r2, r3
 800b8aa:	4b0a      	ldr	r3, [pc, #40]	; (800b8d4 <FUN_Modbus_RxCallback_ERROR+0x78>)
 800b8ac:	70da      	strb	r2, [r3, #3]

	RS48501_TxPos++;
 800b8ae:	4b0b      	ldr	r3, [pc, #44]	; (800b8dc <FUN_Modbus_RxCallback_ERROR+0x80>)
 800b8b0:	781b      	ldrb	r3, [r3, #0]
 800b8b2:	3301      	adds	r3, #1
 800b8b4:	b2da      	uxtb	r2, r3
 800b8b6:	4b09      	ldr	r3, [pc, #36]	; (800b8dc <FUN_Modbus_RxCallback_ERROR+0x80>)
 800b8b8:	701a      	strb	r2, [r3, #0]
	if(RS48501_TxPos >= 20)	RS48501_TxPos = 0;
 800b8ba:	4b08      	ldr	r3, [pc, #32]	; (800b8dc <FUN_Modbus_RxCallback_ERROR+0x80>)
 800b8bc:	781b      	ldrb	r3, [r3, #0]
 800b8be:	2b13      	cmp	r3, #19
 800b8c0:	d902      	bls.n	800b8c8 <FUN_Modbus_RxCallback_ERROR+0x6c>
 800b8c2:	4b06      	ldr	r3, [pc, #24]	; (800b8dc <FUN_Modbus_RxCallback_ERROR+0x80>)
 800b8c4:	2200      	movs	r2, #0
 800b8c6:	701a      	strb	r2, [r3, #0]

}
 800b8c8:	bf00      	nop
 800b8ca:	3708      	adds	r7, #8
 800b8cc:	46bd      	mov	sp, r7
 800b8ce:	bd80      	pop	{r7, pc}
 800b8d0:	20000572 	.word	0x20000572
 800b8d4:	200004b0 	.word	0x200004b0
 800b8d8:	2000001c 	.word	0x2000001c
 800b8dc:	20000524 	.word	0x20000524

0800b8e0 <FUN_Modbus_RxCallback_ReadWriteData>:
/****************************************************************************/
/*	Overview	:	ReadWirte Data												*/
/*	Return value:	void													*/
/****************************************************************************/
void FUN_Modbus_RxCallback_ReadWriteData(uint8_t Addrs, uint8_t Lenth, uint8_t Fun)
{
 800b8e0:	b580      	push	{r7, lr}
 800b8e2:	b088      	sub	sp, #32
 800b8e4:	af00      	add	r7, sp, #0
 800b8e6:	4603      	mov	r3, r0
 800b8e8:	71fb      	strb	r3, [r7, #7]
 800b8ea:	460b      	mov	r3, r1
 800b8ec:	71bb      	strb	r3, [r7, #6]
 800b8ee:	4613      	mov	r3, r2
 800b8f0:	717b      	strb	r3, [r7, #5]
	uint8_t Modbus_ReadWirte[16];
	int16_t intTmp;
	uint8_t ii = 0, jj = 0;
 800b8f2:	2300      	movs	r3, #0
 800b8f4:	77fb      	strb	r3, [r7, #31]
 800b8f6:	2300      	movs	r3, #0
 800b8f8:	77bb      	strb	r3, [r7, #30]
	uint16_t crc16, Addrs_cnt;

	// / ,  
	RS485Rx.ff_cTemp_warring_R = ((int16_t)(ui.temp_warring * 100));
 800b8fa:	4b5d      	ldr	r3, [pc, #372]	; (800ba70 <FUN_Modbus_RxCallback_ReadWriteData+0x190>)
 800b8fc:	edd3 7a07 	vldr	s15, [r3, #28]
 800b900:	ed9f 7a5c 	vldr	s14, [pc, #368]	; 800ba74 <FUN_Modbus_RxCallback_ReadWriteData+0x194>
 800b904:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b908:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b90c:	ee17 3a90 	vmov	r3, s15
 800b910:	b21a      	sxth	r2, r3
 800b912:	4b59      	ldr	r3, [pc, #356]	; (800ba78 <FUN_Modbus_RxCallback_ReadWriteData+0x198>)
 800b914:	815a      	strh	r2, [r3, #10]
	RS485Rx.ff_cTemp_alarm_R = ((int16_t)(ui.temp_alarm * 100));
 800b916:	4b56      	ldr	r3, [pc, #344]	; (800ba70 <FUN_Modbus_RxCallback_ReadWriteData+0x190>)
 800b918:	edd3 7a08 	vldr	s15, [r3, #32]
 800b91c:	ed9f 7a55 	vldr	s14, [pc, #340]	; 800ba74 <FUN_Modbus_RxCallback_ReadWriteData+0x194>
 800b920:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b924:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b928:	ee17 3a90 	vmov	r3, s15
 800b92c:	b21a      	sxth	r2, r3
 800b92e:	4b52      	ldr	r3, [pc, #328]	; (800ba78 <FUN_Modbus_RxCallback_ReadWriteData+0x198>)
 800b930:	811a      	strh	r2, [r3, #8]

	Addrs_cnt = Addrs - 0x10;
 800b932:	79fb      	ldrb	r3, [r7, #7]
 800b934:	b29b      	uxth	r3, r3
 800b936:	3b10      	subs	r3, #16
 800b938:	83bb      	strh	r3, [r7, #28]

	//Temperature_Value
	//  (  ,  )
	intTmp = (RS485Rx.ff_cTemp_warring_R / 10) * 10;
 800b93a:	4b4f      	ldr	r3, [pc, #316]	; (800ba78 <FUN_Modbus_RxCallback_ReadWriteData+0x198>)
 800b93c:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 800b940:	4a4e      	ldr	r2, [pc, #312]	; (800ba7c <FUN_Modbus_RxCallback_ReadWriteData+0x19c>)
 800b942:	fb82 1203 	smull	r1, r2, r2, r3
 800b946:	1092      	asrs	r2, r2, #2
 800b948:	17db      	asrs	r3, r3, #31
 800b94a:	1ad3      	subs	r3, r2, r3
 800b94c:	b21b      	sxth	r3, r3
 800b94e:	b29b      	uxth	r3, r3
 800b950:	461a      	mov	r2, r3
 800b952:	0092      	lsls	r2, r2, #2
 800b954:	4413      	add	r3, r2
 800b956:	005b      	lsls	r3, r3, #1
 800b958:	b29b      	uxth	r3, r3
 800b95a:	837b      	strh	r3, [r7, #26]
	Modbus_ReadWirte[0] = (uint8_t)(intTmp >> 8);
 800b95c:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800b960:	121b      	asrs	r3, r3, #8
 800b962:	b21b      	sxth	r3, r3
 800b964:	b2db      	uxtb	r3, r3
 800b966:	723b      	strb	r3, [r7, #8]
	Modbus_ReadWirte[1] = (uint8_t)(intTmp & 0xFF);
 800b968:	8b7b      	ldrh	r3, [r7, #26]
 800b96a:	b2db      	uxtb	r3, r3
 800b96c:	727b      	strb	r3, [r7, #9]

	//Humidity_value
	//  (  ,  )
	intTmp = (RS485Rx.ff_cTemp_alarm_R / 10) * 10;
 800b96e:	4b42      	ldr	r3, [pc, #264]	; (800ba78 <FUN_Modbus_RxCallback_ReadWriteData+0x198>)
 800b970:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800b974:	4a41      	ldr	r2, [pc, #260]	; (800ba7c <FUN_Modbus_RxCallback_ReadWriteData+0x19c>)
 800b976:	fb82 1203 	smull	r1, r2, r2, r3
 800b97a:	1092      	asrs	r2, r2, #2
 800b97c:	17db      	asrs	r3, r3, #31
 800b97e:	1ad3      	subs	r3, r2, r3
 800b980:	b21b      	sxth	r3, r3
 800b982:	b29b      	uxth	r3, r3
 800b984:	461a      	mov	r2, r3
 800b986:	0092      	lsls	r2, r2, #2
 800b988:	4413      	add	r3, r2
 800b98a:	005b      	lsls	r3, r3, #1
 800b98c:	b29b      	uxth	r3, r3
 800b98e:	837b      	strh	r3, [r7, #26]
	Modbus_ReadWirte[2] = (uint8_t)(intTmp >> 8);
 800b990:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800b994:	121b      	asrs	r3, r3, #8
 800b996:	b21b      	sxth	r3, r3
 800b998:	b2db      	uxtb	r3, r3
 800b99a:	72bb      	strb	r3, [r7, #10]
	Modbus_ReadWirte[3] = (uint8_t)(intTmp & 0xFF);
 800b99c:	8b7b      	ldrh	r3, [r7, #26]
 800b99e:	b2db      	uxtb	r3, r3
 800b9a0:	72fb      	strb	r3, [r7, #11]

	//Reserve
	//   (  ,  )
	Modbus_ReadWirte[4] = 0x00;
 800b9a2:	2300      	movs	r3, #0
 800b9a4:	733b      	strb	r3, [r7, #12]
	Modbus_ReadWirte[5] = 0x00;
 800b9a6:	2300      	movs	r3, #0
 800b9a8:	737b      	strb	r3, [r7, #13]

	//Temp Enable/Disable
	// enable/disable
	Modbus_ReadWirte[6] = 0x00;
 800b9aa:	2300      	movs	r3, #0
 800b9ac:	73bb      	strb	r3, [r7, #14]
	Modbus_ReadWirte[7] = ui.temp_alarm_enable;
 800b9ae:	4b30      	ldr	r3, [pc, #192]	; (800ba70 <FUN_Modbus_RxCallback_ReadWriteData+0x190>)
 800b9b0:	7d9b      	ldrb	r3, [r3, #22]
 800b9b2:	73fb      	strb	r3, [r7, #15]
	//  
	Modbus_ReadWirte[8] = 0x00;
 800b9b4:	2300      	movs	r3, #0
 800b9b6:	743b      	strb	r3, [r7, #16]
	Modbus_ReadWirte[9] = ui.temp_warring_maintain_bit;
 800b9b8:	4b2d      	ldr	r3, [pc, #180]	; (800ba70 <FUN_Modbus_RxCallback_ReadWriteData+0x190>)
 800b9ba:	7e5b      	ldrb	r3, [r3, #25]
 800b9bc:	747b      	strb	r3, [r7, #17]
	//  
	Modbus_ReadWirte[10] = 0x00;
 800b9be:	2300      	movs	r3, #0
 800b9c0:	74bb      	strb	r3, [r7, #18]
	Modbus_ReadWirte[11] = ui.temp_alarm_maintain_bit;
 800b9c2:	4b2b      	ldr	r3, [pc, #172]	; (800ba70 <FUN_Modbus_RxCallback_ReadWriteData+0x190>)
 800b9c4:	7e9b      	ldrb	r3, [r3, #26]
 800b9c6:	74fb      	strb	r3, [r7, #19]

	//Reserve
	Modbus_ReadWirte[12] = 0x00;
 800b9c8:	2300      	movs	r3, #0
 800b9ca:	753b      	strb	r3, [r7, #20]
	Modbus_ReadWirte[13] = 0x00;
 800b9cc:	2300      	movs	r3, #0
 800b9ce:	757b      	strb	r3, [r7, #21]
	Modbus_ReadWirte[14] = 0x00;
 800b9d0:	2300      	movs	r3, #0
 800b9d2:	75bb      	strb	r3, [r7, #22]
	Modbus_ReadWirte[15] = 0x00;
 800b9d4:	2300      	movs	r3, #0
 800b9d6:	75fb      	strb	r3, [r7, #23]

	Read_Data_Tx[0] = HsdID;
 800b9d8:	4b29      	ldr	r3, [pc, #164]	; (800ba80 <FUN_Modbus_RxCallback_ReadWriteData+0x1a0>)
 800b9da:	881b      	ldrh	r3, [r3, #0]
 800b9dc:	b2da      	uxtb	r2, r3
 800b9de:	4b29      	ldr	r3, [pc, #164]	; (800ba84 <FUN_Modbus_RxCallback_ReadWriteData+0x1a4>)
 800b9e0:	701a      	strb	r2, [r3, #0]
	Read_Data_Tx[1] = Fun;
 800b9e2:	4a28      	ldr	r2, [pc, #160]	; (800ba84 <FUN_Modbus_RxCallback_ReadWriteData+0x1a4>)
 800b9e4:	797b      	ldrb	r3, [r7, #5]
 800b9e6:	7053      	strb	r3, [r2, #1]

	Read_Data_Tx[2] = 0x00;
 800b9e8:	4b26      	ldr	r3, [pc, #152]	; (800ba84 <FUN_Modbus_RxCallback_ReadWriteData+0x1a4>)
 800b9ea:	2200      	movs	r2, #0
 800b9ec:	709a      	strb	r2, [r3, #2]
	Read_Data_Tx[3] = Addrs;
 800b9ee:	4a25      	ldr	r2, [pc, #148]	; (800ba84 <FUN_Modbus_RxCallback_ReadWriteData+0x1a4>)
 800b9f0:	79fb      	ldrb	r3, [r7, #7]
 800b9f2:	70d3      	strb	r3, [r2, #3]
	jj = 4;
 800b9f4:	2304      	movs	r3, #4
 800b9f6:	77bb      	strb	r3, [r7, #30]
	Lenth = 1;
 800b9f8:	2301      	movs	r3, #1
 800b9fa:	71bb      	strb	r3, [r7, #6]

	for(ii = Addrs_cnt; ii < Addrs_cnt+(Lenth*2); ii++)
 800b9fc:	8bbb      	ldrh	r3, [r7, #28]
 800b9fe:	77fb      	strb	r3, [r7, #31]
 800ba00:	e00e      	b.n	800ba20 <FUN_Modbus_RxCallback_ReadWriteData+0x140>
	{
		Read_Data_Tx[jj++] = Modbus_ReadWirte[ii];
 800ba02:	7ffa      	ldrb	r2, [r7, #31]
 800ba04:	7fbb      	ldrb	r3, [r7, #30]
 800ba06:	1c59      	adds	r1, r3, #1
 800ba08:	77b9      	strb	r1, [r7, #30]
 800ba0a:	4619      	mov	r1, r3
 800ba0c:	f102 0320 	add.w	r3, r2, #32
 800ba10:	443b      	add	r3, r7
 800ba12:	f813 2c18 	ldrb.w	r2, [r3, #-24]
 800ba16:	4b1b      	ldr	r3, [pc, #108]	; (800ba84 <FUN_Modbus_RxCallback_ReadWriteData+0x1a4>)
 800ba18:	545a      	strb	r2, [r3, r1]
	for(ii = Addrs_cnt; ii < Addrs_cnt+(Lenth*2); ii++)
 800ba1a:	7ffb      	ldrb	r3, [r7, #31]
 800ba1c:	3301      	adds	r3, #1
 800ba1e:	77fb      	strb	r3, [r7, #31]
 800ba20:	7ffa      	ldrb	r2, [r7, #31]
 800ba22:	8bb9      	ldrh	r1, [r7, #28]
 800ba24:	79bb      	ldrb	r3, [r7, #6]
 800ba26:	005b      	lsls	r3, r3, #1
 800ba28:	440b      	add	r3, r1
 800ba2a:	429a      	cmp	r2, r3
 800ba2c:	dbe9      	blt.n	800ba02 <FUN_Modbus_RxCallback_ReadWriteData+0x122>
	}

	//CRC
	crc16 =CRC16((uint8_t*)&Read_Data_Tx, 6);
 800ba2e:	2106      	movs	r1, #6
 800ba30:	4814      	ldr	r0, [pc, #80]	; (800ba84 <FUN_Modbus_RxCallback_ReadWriteData+0x1a4>)
 800ba32:	f7ff fd8f 	bl	800b554 <CRC16>
 800ba36:	4603      	mov	r3, r0
 800ba38:	833b      	strh	r3, [r7, #24]

	Read_Data_Tx[7] = (uint8_t)(crc16 >> 8);
 800ba3a:	8b3b      	ldrh	r3, [r7, #24]
 800ba3c:	0a1b      	lsrs	r3, r3, #8
 800ba3e:	b29b      	uxth	r3, r3
 800ba40:	b2da      	uxtb	r2, r3
 800ba42:	4b10      	ldr	r3, [pc, #64]	; (800ba84 <FUN_Modbus_RxCallback_ReadWriteData+0x1a4>)
 800ba44:	71da      	strb	r2, [r3, #7]
	Read_Data_Tx[6] = (uint8_t)(crc16 & 0xFF);
 800ba46:	8b3b      	ldrh	r3, [r7, #24]
 800ba48:	b2da      	uxtb	r2, r3
 800ba4a:	4b0e      	ldr	r3, [pc, #56]	; (800ba84 <FUN_Modbus_RxCallback_ReadWriteData+0x1a4>)
 800ba4c:	719a      	strb	r2, [r3, #6]

	RS48501_TxPos++;
 800ba4e:	4b0e      	ldr	r3, [pc, #56]	; (800ba88 <FUN_Modbus_RxCallback_ReadWriteData+0x1a8>)
 800ba50:	781b      	ldrb	r3, [r3, #0]
 800ba52:	3301      	adds	r3, #1
 800ba54:	b2da      	uxtb	r2, r3
 800ba56:	4b0c      	ldr	r3, [pc, #48]	; (800ba88 <FUN_Modbus_RxCallback_ReadWriteData+0x1a8>)
 800ba58:	701a      	strb	r2, [r3, #0]
	if(RS48501_TxPos >= 20)	RS48501_TxPos = 0;
 800ba5a:	4b0b      	ldr	r3, [pc, #44]	; (800ba88 <FUN_Modbus_RxCallback_ReadWriteData+0x1a8>)
 800ba5c:	781b      	ldrb	r3, [r3, #0]
 800ba5e:	2b13      	cmp	r3, #19
 800ba60:	d902      	bls.n	800ba68 <FUN_Modbus_RxCallback_ReadWriteData+0x188>
 800ba62:	4b09      	ldr	r3, [pc, #36]	; (800ba88 <FUN_Modbus_RxCallback_ReadWriteData+0x1a8>)
 800ba64:	2200      	movs	r2, #0
 800ba66:	701a      	strb	r2, [r3, #0]
}
 800ba68:	bf00      	nop
 800ba6a:	3720      	adds	r7, #32
 800ba6c:	46bd      	mov	sp, r7
 800ba6e:	bd80      	pop	{r7, pc}
 800ba70:	200004f0 	.word	0x200004f0
 800ba74:	42c80000 	.word	0x42c80000
 800ba78:	20000574 	.word	0x20000574
 800ba7c:	66666667 	.word	0x66666667
 800ba80:	20000572 	.word	0x20000572
 800ba84:	200004b0 	.word	0x200004b0
 800ba88:	20000524 	.word	0x20000524

0800ba8c <FUN_Modbus_RxCallback_ReadData>:
/****************************************************************************/
/*	Overview	:	Read Data												*/
/*	Return value:	void													*/
/****************************************************************************/
void FUN_Modbus_RxCallback_ReadData(uint8_t Addrs, uint8_t Lenth)
{
 800ba8c:	b580      	push	{r7, lr}
 800ba8e:	b08c      	sub	sp, #48	; 0x30
 800ba90:	af00      	add	r7, sp, #0
 800ba92:	4603      	mov	r3, r0
 800ba94:	460a      	mov	r2, r1
 800ba96:	71fb      	strb	r3, [r7, #7]
 800ba98:	4613      	mov	r3, r2
 800ba9a:	71bb      	strb	r3, [r7, #6]
	uint8_t ii, jj;
	uint16_t crc16;

	// Status(LSB)
	// Update Error Status
	if((Error.SHT30_Error == 1) || (EEPROM.Error == 1) || (RS485Rx.Checksum_Error == 1))
 800ba9c:	4bb0      	ldr	r3, [pc, #704]	; (800bd60 <FUN_Modbus_RxCallback_ReadData+0x2d4>)
 800ba9e:	88db      	ldrh	r3, [r3, #6]
 800baa0:	2b01      	cmp	r3, #1
 800baa2:	d009      	beq.n	800bab8 <FUN_Modbus_RxCallback_ReadData+0x2c>
 800baa4:	4baf      	ldr	r3, [pc, #700]	; (800bd64 <FUN_Modbus_RxCallback_ReadData+0x2d8>)
 800baa6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800baaa:	2b01      	cmp	r3, #1
 800baac:	d004      	beq.n	800bab8 <FUN_Modbus_RxCallback_ReadData+0x2c>
 800baae:	4bae      	ldr	r3, [pc, #696]	; (800bd68 <FUN_Modbus_RxCallback_ReadData+0x2dc>)
 800bab0:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800bab4:	2b01      	cmp	r3, #1
 800bab6:	d11e      	bne.n	800baf6 <FUN_Modbus_RxCallback_ReadData+0x6a>
	{
		//ui.Detection_Error = 1;
		ui.Detection_Error = 1;
 800bab8:	4bac      	ldr	r3, [pc, #688]	; (800bd6c <FUN_Modbus_RxCallback_ReadData+0x2e0>)
 800baba:	2201      	movs	r2, #1
 800babc:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
		if(Error.SHT30_Error == 1){
 800bac0:	4ba7      	ldr	r3, [pc, #668]	; (800bd60 <FUN_Modbus_RxCallback_ReadData+0x2d4>)
 800bac2:	88db      	ldrh	r3, [r3, #6]
 800bac4:	2b01      	cmp	r3, #1
 800bac6:	d103      	bne.n	800bad0 <FUN_Modbus_RxCallback_ReadData+0x44>
			ui.ErrorCode = 0x01;
 800bac8:	4ba8      	ldr	r3, [pc, #672]	; (800bd6c <FUN_Modbus_RxCallback_ReadData+0x2e0>)
 800baca:	2201      	movs	r2, #1
 800bacc:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
		}
		if(EEPROM.Error == 1){
 800bad0:	4ba4      	ldr	r3, [pc, #656]	; (800bd64 <FUN_Modbus_RxCallback_ReadData+0x2d8>)
 800bad2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800bad6:	2b01      	cmp	r3, #1
 800bad8:	d103      	bne.n	800bae2 <FUN_Modbus_RxCallback_ReadData+0x56>
			ui.ErrorCode = 0x02;
 800bada:	4ba4      	ldr	r3, [pc, #656]	; (800bd6c <FUN_Modbus_RxCallback_ReadData+0x2e0>)
 800badc:	2202      	movs	r2, #2
 800bade:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
		}
		if(RS485Rx.Checksum_Error == 1){
 800bae2:	4ba1      	ldr	r3, [pc, #644]	; (800bd68 <FUN_Modbus_RxCallback_ReadData+0x2dc>)
 800bae4:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800bae8:	2b01      	cmp	r3, #1
 800baea:	d10c      	bne.n	800bb06 <FUN_Modbus_RxCallback_ReadData+0x7a>
			ui.ErrorCode = 0x03;
 800baec:	4b9f      	ldr	r3, [pc, #636]	; (800bd6c <FUN_Modbus_RxCallback_ReadData+0x2e0>)
 800baee:	2203      	movs	r2, #3
 800baf0:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
		if(RS485Rx.Checksum_Error == 1){
 800baf4:	e007      	b.n	800bb06 <FUN_Modbus_RxCallback_ReadData+0x7a>
		}
	}
	else{
		ui.ErrorCode = 0x00;
 800baf6:	4b9d      	ldr	r3, [pc, #628]	; (800bd6c <FUN_Modbus_RxCallback_ReadData+0x2e0>)
 800baf8:	2200      	movs	r2, #0
 800bafa:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
		ui.Detection_Error = 0;
 800bafe:	4b9b      	ldr	r3, [pc, #620]	; (800bd6c <FUN_Modbus_RxCallback_ReadData+0x2e0>)
 800bb00:	2200      	movs	r2, #0
 800bb02:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
	}

	//   Opstatus
	//     MSB
	//Disable slip
	Modbus_Read[0] = 0x00;
 800bb06:	2300      	movs	r3, #0
 800bb08:	733b      	strb	r3, [r7, #12]
	//
	Modbus_Read[0] |= 0x00 << 1;
 800bb0a:	7b3b      	ldrb	r3, [r7, #12]
 800bb0c:	733b      	strb	r3, [r7, #12]
	//  LEVEL
	Modbus_Read[0] |= ui.SMK_Level << 2;
 800bb0e:	7b3b      	ldrb	r3, [r7, #12]
 800bb10:	b25a      	sxtb	r2, r3
 800bb12:	4b96      	ldr	r3, [pc, #600]	; (800bd6c <FUN_Modbus_RxCallback_ReadData+0x2e0>)
 800bb14:	7c1b      	ldrb	r3, [r3, #16]
 800bb16:	009b      	lsls	r3, r3, #2
 800bb18:	b25b      	sxtb	r3, r3
 800bb1a:	4313      	orrs	r3, r2
 800bb1c:	b25b      	sxtb	r3, r3
 800bb1e:	b2db      	uxtb	r3, r3
 800bb20:	733b      	strb	r3, [r7, #12]
	//Heartbeat
	Modbus_Read[0] |= ui.HeartBit << 4;
 800bb22:	7b3b      	ldrb	r3, [r7, #12]
 800bb24:	b25a      	sxtb	r2, r3
 800bb26:	4b91      	ldr	r3, [pc, #580]	; (800bd6c <FUN_Modbus_RxCallback_ReadData+0x2e0>)
 800bb28:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800bb2c:	011b      	lsls	r3, r3, #4
 800bb2e:	b25b      	sxtb	r3, r3
 800bb30:	4313      	orrs	r3, r2
 800bb32:	b25b      	sxtb	r3, r3
 800bb34:	b2db      	uxtb	r3, r3
 800bb36:	733b      	strb	r3, [r7, #12]
	//Reserved

	//    LSB
    // Running
	Modbus_Read[1] = ui.Status.Bit.RUNNING;//RS485Tx.running_bit;
 800bb38:	4b8c      	ldr	r3, [pc, #560]	; (800bd6c <FUN_Modbus_RxCallback_ReadData+0x2e0>)
 800bb3a:	785b      	ldrb	r3, [r3, #1]
 800bb3c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800bb40:	b2db      	uxtb	r3, r3
 800bb42:	737b      	strb	r3, [r7, #13]
	// 
	Modbus_Read[1] |= (ui.Status.Bit.SMOKE_DETECT << 1);//(RS485Tx.smoke_detect_on_bit << 1);
 800bb44:	7b7b      	ldrb	r3, [r7, #13]
 800bb46:	b25a      	sxtb	r2, r3
 800bb48:	4b88      	ldr	r3, [pc, #544]	; (800bd6c <FUN_Modbus_RxCallback_ReadData+0x2e0>)
 800bb4a:	785b      	ldrb	r3, [r3, #1]
 800bb4c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800bb50:	b2db      	uxtb	r3, r3
 800bb52:	005b      	lsls	r3, r3, #1
 800bb54:	b25b      	sxtb	r3, r3
 800bb56:	4313      	orrs	r3, r2
 800bb58:	b25b      	sxtb	r3, r3
 800bb5a:	b2db      	uxtb	r3, r3
 800bb5c:	737b      	strb	r3, [r7, #13]
	// 
	Modbus_Read[1] |= (ui.temp_warring_bit << 2);
 800bb5e:	7b7b      	ldrb	r3, [r7, #13]
 800bb60:	b25a      	sxtb	r2, r3
 800bb62:	4b82      	ldr	r3, [pc, #520]	; (800bd6c <FUN_Modbus_RxCallback_ReadData+0x2e0>)
 800bb64:	7ddb      	ldrb	r3, [r3, #23]
 800bb66:	009b      	lsls	r3, r3, #2
 800bb68:	b25b      	sxtb	r3, r3
 800bb6a:	4313      	orrs	r3, r2
 800bb6c:	b25b      	sxtb	r3, r3
 800bb6e:	b2db      	uxtb	r3, r3
 800bb70:	737b      	strb	r3, [r7, #13]
	// 
	Modbus_Read[1] |= (ui.temp_alarm_bit << 3);
 800bb72:	7b7b      	ldrb	r3, [r7, #13]
 800bb74:	b25a      	sxtb	r2, r3
 800bb76:	4b7d      	ldr	r3, [pc, #500]	; (800bd6c <FUN_Modbus_RxCallback_ReadData+0x2e0>)
 800bb78:	7e1b      	ldrb	r3, [r3, #24]
 800bb7a:	00db      	lsls	r3, r3, #3
 800bb7c:	b25b      	sxtb	r3, r3
 800bb7e:	4313      	orrs	r3, r2
 800bb80:	b25b      	sxtb	r3, r3
 800bb82:	b2db      	uxtb	r3, r3
 800bb84:	737b      	strb	r3, [r7, #13]
	// 
	Modbus_Read[1] |= (ui.Detection_Error << 4);
 800bb86:	7b7b      	ldrb	r3, [r7, #13]
 800bb88:	b25a      	sxtb	r2, r3
 800bb8a:	4b78      	ldr	r3, [pc, #480]	; (800bd6c <FUN_Modbus_RxCallback_ReadData+0x2e0>)
 800bb8c:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800bb90:	011b      	lsls	r3, r3, #4
 800bb92:	b25b      	sxtb	r3, r3
 800bb94:	4313      	orrs	r3, r2
 800bb96:	b25b      	sxtb	r3, r3
 800bb98:	b2db      	uxtb	r3, r3
 800bb9a:	737b      	strb	r3, [r7, #13]
	//Reserved
	Modbus_Read[1] |= (0 << 5);
 800bb9c:	7b7b      	ldrb	r3, [r7, #13]
 800bb9e:	737b      	strb	r3, [r7, #13]
	//Reserved
	Modbus_Read[1] |= (0 << 6);
 800bba0:	7b7b      	ldrb	r3, [r7, #13]
 800bba2:	737b      	strb	r3, [r7, #13]
	//Reserved
	Modbus_Read[1] |= (0 << 7);
 800bba4:	7b7b      	ldrb	r3, [r7, #13]
 800bba6:	737b      	strb	r3, [r7, #13]

	//   Error Code
	//     MSB
	Modbus_Read[2] = 0x00;
 800bba8:	2300      	movs	r3, #0
 800bbaa:	73bb      	strb	r3, [r7, #14]
	//     LSB
	Modbus_Read[3] = ui.ErrorCode;
 800bbac:	4b6f      	ldr	r3, [pc, #444]	; (800bd6c <FUN_Modbus_RxCallback_ReadData+0x2e0>)
 800bbae:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800bbb2:	73fb      	strb	r3, [r7, #15]

	//Temperature_Value
	Modbus_Read[4] = (ui.temp_100times >> 8);
 800bbb4:	4b6d      	ldr	r3, [pc, #436]	; (800bd6c <FUN_Modbus_RxCallback_ReadData+0x2e0>)
 800bbb6:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800bbba:	121b      	asrs	r3, r3, #8
 800bbbc:	b21b      	sxth	r3, r3
 800bbbe:	b2db      	uxtb	r3, r3
 800bbc0:	743b      	strb	r3, [r7, #16]
	Modbus_Read[5] = (ui.temp_100times & 0xFF);
 800bbc2:	4b6a      	ldr	r3, [pc, #424]	; (800bd6c <FUN_Modbus_RxCallback_ReadData+0x2e0>)
 800bbc4:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800bbc8:	b2db      	uxtb	r3, r3
 800bbca:	747b      	strb	r3, [r7, #17]

	//Humidty_Value
	Modbus_Read[6] = (ui.humi_100times >> 8);
 800bbcc:	4b67      	ldr	r3, [pc, #412]	; (800bd6c <FUN_Modbus_RxCallback_ReadData+0x2e0>)
 800bbce:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800bbd2:	121b      	asrs	r3, r3, #8
 800bbd4:	b21b      	sxth	r3, r3
 800bbd6:	b2db      	uxtb	r3, r3
 800bbd8:	74bb      	strb	r3, [r7, #18]
	Modbus_Read[7] = (ui.humi_100times & 0xFF);
 800bbda:	4b64      	ldr	r3, [pc, #400]	; (800bd6c <FUN_Modbus_RxCallback_ReadData+0x2e0>)
 800bbdc:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800bbe0:	b2db      	uxtb	r3, r3
 800bbe2:	74fb      	strb	r3, [r7, #19]

	//Reserved
	Modbus_Read[8] = 0x00;
 800bbe4:	2300      	movs	r3, #0
 800bbe6:	753b      	strb	r3, [r7, #20]
	Modbus_Read[9] = 0x00;
 800bbe8:	2300      	movs	r3, #0
 800bbea:	757b      	strb	r3, [r7, #21]

	//Reserved
	Modbus_Read[10] = 0x00;
 800bbec:	2300      	movs	r3, #0
 800bbee:	75bb      	strb	r3, [r7, #22]
	Modbus_Read[11] = 0x00;
 800bbf0:	2300      	movs	r3, #0
 800bbf2:	75fb      	strb	r3, [r7, #23]
	//Reserved
	Modbus_Read[12] = (ui.i_temp_100times >> 8);;
 800bbf4:	4b5d      	ldr	r3, [pc, #372]	; (800bd6c <FUN_Modbus_RxCallback_ReadData+0x2e0>)
 800bbf6:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 800bbfa:	121b      	asrs	r3, r3, #8
 800bbfc:	b21b      	sxth	r3, r3
 800bbfe:	b2db      	uxtb	r3, r3
 800bc00:	763b      	strb	r3, [r7, #24]
	Modbus_Read[13] = (ui.i_temp_100times & 0xFF);
 800bc02:	4b5a      	ldr	r3, [pc, #360]	; (800bd6c <FUN_Modbus_RxCallback_ReadData+0x2e0>)
 800bc04:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 800bc08:	b2db      	uxtb	r3, r3
 800bc0a:	767b      	strb	r3, [r7, #25]
	//Reserved
	Modbus_Read[14] = (ui.i_humi_100times >> 8);
 800bc0c:	4b57      	ldr	r3, [pc, #348]	; (800bd6c <FUN_Modbus_RxCallback_ReadData+0x2e0>)
 800bc0e:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 800bc12:	121b      	asrs	r3, r3, #8
 800bc14:	b21b      	sxth	r3, r3
 800bc16:	b2db      	uxtb	r3, r3
 800bc18:	76bb      	strb	r3, [r7, #26]
	Modbus_Read[15] = (ui.i_humi_100times & 0xFF);
 800bc1a:	4b54      	ldr	r3, [pc, #336]	; (800bd6c <FUN_Modbus_RxCallback_ReadData+0x2e0>)
 800bc1c:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 800bc20:	b2db      	uxtb	r3, r3
 800bc22:	76fb      	strb	r3, [r7, #27]

	//Temperature_warring
	//  (  ,  )
	Modbus_Read[16] = (ui.temp_warring_hex >> 8);
 800bc24:	4b51      	ldr	r3, [pc, #324]	; (800bd6c <FUN_Modbus_RxCallback_ReadData+0x2e0>)
 800bc26:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800bc28:	0a1b      	lsrs	r3, r3, #8
 800bc2a:	b29b      	uxth	r3, r3
 800bc2c:	b2db      	uxtb	r3, r3
 800bc2e:	773b      	strb	r3, [r7, #28]
	Modbus_Read[17] = (ui.temp_warring_hex & 0xFF);
 800bc30:	4b4e      	ldr	r3, [pc, #312]	; (800bd6c <FUN_Modbus_RxCallback_ReadData+0x2e0>)
 800bc32:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800bc34:	b2db      	uxtb	r3, r3
 800bc36:	777b      	strb	r3, [r7, #29]

	//Temperature_alarm
	//  (  ,  )
	Modbus_Read[18] = (ui.temp_alarm_hex >> 8);
 800bc38:	4b4c      	ldr	r3, [pc, #304]	; (800bd6c <FUN_Modbus_RxCallback_ReadData+0x2e0>)
 800bc3a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800bc3c:	0a1b      	lsrs	r3, r3, #8
 800bc3e:	b29b      	uxth	r3, r3
 800bc40:	b2db      	uxtb	r3, r3
 800bc42:	77bb      	strb	r3, [r7, #30]
	Modbus_Read[19] = (ui.temp_alarm_hex & 0xFF);
 800bc44:	4b49      	ldr	r3, [pc, #292]	; (800bd6c <FUN_Modbus_RxCallback_ReadData+0x2e0>)
 800bc46:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800bc48:	b2db      	uxtb	r3, r3
 800bc4a:	77fb      	strb	r3, [r7, #31]

	//Deviation_value
	//   (  ,  )
	Modbus_Read[20] = (ui.co_100times >> 8);
 800bc4c:	4b47      	ldr	r3, [pc, #284]	; (800bd6c <FUN_Modbus_RxCallback_ReadData+0x2e0>)
 800bc4e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800bc52:	121b      	asrs	r3, r3, #8
 800bc54:	b21b      	sxth	r3, r3
 800bc56:	b2db      	uxtb	r3, r3
 800bc58:	f887 3020 	strb.w	r3, [r7, #32]
	Modbus_Read[21] = (ui.co_100times & 0xFF);
 800bc5c:	4b43      	ldr	r3, [pc, #268]	; (800bd6c <FUN_Modbus_RxCallback_ReadData+0x2e0>)
 800bc5e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800bc62:	b2db      	uxtb	r3, r3
 800bc64:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21

	//Temp Enable/Disable
	// enable/disable
	Modbus_Read[22] = 0x00;
 800bc68:	2300      	movs	r3, #0
 800bc6a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
	Modbus_Read[23] = ui.temp_alarm_enable;
 800bc6e:	4b3f      	ldr	r3, [pc, #252]	; (800bd6c <FUN_Modbus_RxCallback_ReadData+0x2e0>)
 800bc70:	7d9b      	ldrb	r3, [r3, #22]
 800bc72:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	//  
	Modbus_Read[24] = 0x00;
 800bc76:	2300      	movs	r3, #0
 800bc78:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	Modbus_Read[25] = ui.temp_warring_maintain_bit;
 800bc7c:	4b3b      	ldr	r3, [pc, #236]	; (800bd6c <FUN_Modbus_RxCallback_ReadData+0x2e0>)
 800bc7e:	7e5b      	ldrb	r3, [r3, #25]
 800bc80:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	//  
	Modbus_Read[26] = 0x00;
 800bc84:	2300      	movs	r3, #0
 800bc86:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	Modbus_Read[27] = ui.temp_alarm_maintain_bit;
 800bc8a:	4b38      	ldr	r3, [pc, #224]	; (800bd6c <FUN_Modbus_RxCallback_ReadData+0x2e0>)
 800bc8c:	7e9b      	ldrb	r3, [r3, #26]
 800bc8e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	//Reserve
	Modbus_Read[28] = 0x00;
 800bc92:	2300      	movs	r3, #0
 800bc94:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	Modbus_Read[29] = 0x00;
 800bc98:	2300      	movs	r3, #0
 800bc9a:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	Modbus_Read[30] = 0x00;
 800bc9e:	2300      	movs	r3, #0
 800bca0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
	Modbus_Read[31] = 0x00;
 800bca4:	2300      	movs	r3, #0
 800bca6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b


	Read_Data_Tx[0] = HsdID;
 800bcaa:	4b31      	ldr	r3, [pc, #196]	; (800bd70 <FUN_Modbus_RxCallback_ReadData+0x2e4>)
 800bcac:	881b      	ldrh	r3, [r3, #0]
 800bcae:	b2da      	uxtb	r2, r3
 800bcb0:	4b30      	ldr	r3, [pc, #192]	; (800bd74 <FUN_Modbus_RxCallback_ReadData+0x2e8>)
 800bcb2:	701a      	strb	r2, [r3, #0]
	Read_Data_Tx[1] = 0x03;
 800bcb4:	4b2f      	ldr	r3, [pc, #188]	; (800bd74 <FUN_Modbus_RxCallback_ReadData+0x2e8>)
 800bcb6:	2203      	movs	r2, #3
 800bcb8:	705a      	strb	r2, [r3, #1]
	Read_Data_Tx[2] = Lenth * 2;
 800bcba:	79bb      	ldrb	r3, [r7, #6]
 800bcbc:	005b      	lsls	r3, r3, #1
 800bcbe:	b2da      	uxtb	r2, r3
 800bcc0:	4b2c      	ldr	r3, [pc, #176]	; (800bd74 <FUN_Modbus_RxCallback_ReadData+0x2e8>)
 800bcc2:	709a      	strb	r2, [r3, #2]

	jj = 3;
 800bcc4:	2303      	movs	r3, #3
 800bcc6:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
	for(ii = Addrs; ii < Addrs+(Lenth*2); ii++)
 800bcca:	79fb      	ldrb	r3, [r7, #7]
 800bccc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800bcd0:	e013      	b.n	800bcfa <FUN_Modbus_RxCallback_ReadData+0x26e>
	{
		Read_Data_Tx[jj++] = Modbus_Read[ii];
 800bcd2:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800bcd6:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800bcda:	1c59      	adds	r1, r3, #1
 800bcdc:	f887 102e 	strb.w	r1, [r7, #46]	; 0x2e
 800bce0:	4619      	mov	r1, r3
 800bce2:	f102 0330 	add.w	r3, r2, #48	; 0x30
 800bce6:	443b      	add	r3, r7
 800bce8:	f813 2c24 	ldrb.w	r2, [r3, #-36]
 800bcec:	4b21      	ldr	r3, [pc, #132]	; (800bd74 <FUN_Modbus_RxCallback_ReadData+0x2e8>)
 800bcee:	545a      	strb	r2, [r3, r1]
	for(ii = Addrs; ii < Addrs+(Lenth*2); ii++)
 800bcf0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800bcf4:	3301      	adds	r3, #1
 800bcf6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800bcfa:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800bcfe:	79f9      	ldrb	r1, [r7, #7]
 800bd00:	79bb      	ldrb	r3, [r7, #6]
 800bd02:	005b      	lsls	r3, r3, #1
 800bd04:	440b      	add	r3, r1
 800bd06:	429a      	cmp	r2, r3
 800bd08:	dbe3      	blt.n	800bcd2 <FUN_Modbus_RxCallback_ReadData+0x246>
	}

	crc16 =CRC16((uint8_t*)&Read_Data_Tx, (Lenth*2) +3);
 800bd0a:	79bb      	ldrb	r3, [r7, #6]
 800bd0c:	005b      	lsls	r3, r3, #1
 800bd0e:	3303      	adds	r3, #3
 800bd10:	4619      	mov	r1, r3
 800bd12:	4818      	ldr	r0, [pc, #96]	; (800bd74 <FUN_Modbus_RxCallback_ReadData+0x2e8>)
 800bd14:	f7ff fc1e 	bl	800b554 <CRC16>
 800bd18:	4603      	mov	r3, r0
 800bd1a:	85bb      	strh	r3, [r7, #44]	; 0x2c
	//CRC
	Read_Data_Tx[(Lenth*2) +4] = (uint8_t)(crc16 >> 8);
 800bd1c:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800bd1e:	0a1b      	lsrs	r3, r3, #8
 800bd20:	b29a      	uxth	r2, r3
 800bd22:	79bb      	ldrb	r3, [r7, #6]
 800bd24:	3302      	adds	r3, #2
 800bd26:	005b      	lsls	r3, r3, #1
 800bd28:	b2d1      	uxtb	r1, r2
 800bd2a:	4a12      	ldr	r2, [pc, #72]	; (800bd74 <FUN_Modbus_RxCallback_ReadData+0x2e8>)
 800bd2c:	54d1      	strb	r1, [r2, r3]
	Read_Data_Tx[(Lenth*2) +3] = (uint8_t)(crc16 & 0xFF);
 800bd2e:	79bb      	ldrb	r3, [r7, #6]
 800bd30:	005b      	lsls	r3, r3, #1
 800bd32:	3303      	adds	r3, #3
 800bd34:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 800bd36:	b2d1      	uxtb	r1, r2
 800bd38:	4a0e      	ldr	r2, [pc, #56]	; (800bd74 <FUN_Modbus_RxCallback_ReadData+0x2e8>)
 800bd3a:	54d1      	strb	r1, [r2, r3]

	RS48501_TxPos++;
 800bd3c:	4b0e      	ldr	r3, [pc, #56]	; (800bd78 <FUN_Modbus_RxCallback_ReadData+0x2ec>)
 800bd3e:	781b      	ldrb	r3, [r3, #0]
 800bd40:	3301      	adds	r3, #1
 800bd42:	b2da      	uxtb	r2, r3
 800bd44:	4b0c      	ldr	r3, [pc, #48]	; (800bd78 <FUN_Modbus_RxCallback_ReadData+0x2ec>)
 800bd46:	701a      	strb	r2, [r3, #0]
	if(RS48501_TxPos >= 20)	RS48501_TxPos = 0;
 800bd48:	4b0b      	ldr	r3, [pc, #44]	; (800bd78 <FUN_Modbus_RxCallback_ReadData+0x2ec>)
 800bd4a:	781b      	ldrb	r3, [r3, #0]
 800bd4c:	2b13      	cmp	r3, #19
 800bd4e:	d902      	bls.n	800bd56 <FUN_Modbus_RxCallback_ReadData+0x2ca>
 800bd50:	4b09      	ldr	r3, [pc, #36]	; (800bd78 <FUN_Modbus_RxCallback_ReadData+0x2ec>)
 800bd52:	2200      	movs	r2, #0
 800bd54:	701a      	strb	r2, [r3, #0]
}
 800bd56:	bf00      	nop
 800bd58:	3730      	adds	r7, #48	; 0x30
 800bd5a:	46bd      	mov	sp, r7
 800bd5c:	bd80      	pop	{r7, pc}
 800bd5e:	bf00      	nop
 800bd60:	200006d4 	.word	0x200006d4
 800bd64:	20000298 	.word	0x20000298
 800bd68:	20000574 	.word	0x20000574
 800bd6c:	200004f0 	.word	0x200004f0
 800bd70:	20000572 	.word	0x20000572
 800bd74:	200004b0 	.word	0x200004b0
 800bd78:	20000524 	.word	0x20000524

0800bd7c <FUN_Modbus_Read>:
/****************************************************************************/
/*	Overview	:	RX    										*/
/*	Return value:	void													*/
/****************************************************************************/
void FUN_Modbus_Read(void)
{
 800bd7c:	b580      	push	{r7, lr}
 800bd7e:	b086      	sub	sp, #24
 800bd80:	af00      	add	r7, sp, #0
	uint8_t ii, jj;
	uint16_t CRCReq, CRCRes, CRCCal;
	uint8_t Len;

	//[0] = Device ID 1~99
	if(RS485RxMOData[0] == HsdID)
 800bd82:	4b91      	ldr	r3, [pc, #580]	; (800bfc8 <FUN_Modbus_Read+0x24c>)
 800bd84:	781b      	ldrb	r3, [r3, #0]
 800bd86:	b29a      	uxth	r2, r3
 800bd88:	4b90      	ldr	r3, [pc, #576]	; (800bfcc <FUN_Modbus_Read+0x250>)
 800bd8a:	881b      	ldrh	r3, [r3, #0]
 800bd8c:	429a      	cmp	r2, r3
 800bd8e:	f040 81ea 	bne.w	800c166 <FUN_Modbus_Read+0x3ea>
	{
		RS485Rx.Rx_cnt = 0;
 800bd92:	4b8f      	ldr	r3, [pc, #572]	; (800bfd0 <FUN_Modbus_Read+0x254>)
 800bd94:	2200      	movs	r2, #0
 800bd96:	829a      	strh	r2, [r3, #20]
		RS485Rx.result_MO = 0;
 800bd98:	4b8d      	ldr	r3, [pc, #564]	; (800bfd0 <FUN_Modbus_Read+0x254>)
 800bd9a:	2200      	movs	r2, #0
 800bd9c:	75da      	strb	r2, [r3, #23]

		if(RS485RxMOData[1] == 0x10)
 800bd9e:	4b8a      	ldr	r3, [pc, #552]	; (800bfc8 <FUN_Modbus_Read+0x24c>)
 800bda0:	785b      	ldrb	r3, [r3, #1]
 800bda2:	2b10      	cmp	r3, #16
 800bda4:	d11a      	bne.n	800bddc <FUN_Modbus_Read+0x60>
		{
			Len = RS485RxMOData[6];
 800bda6:	4b88      	ldr	r3, [pc, #544]	; (800bfc8 <FUN_Modbus_Read+0x24c>)
 800bda8:	799b      	ldrb	r3, [r3, #6]
 800bdaa:	737b      	strb	r3, [r7, #13]

			CRCReq = (uint16_t)(RS485RxMOData[8+Len] << 8);
 800bdac:	7b7b      	ldrb	r3, [r7, #13]
 800bdae:	3308      	adds	r3, #8
 800bdb0:	4a85      	ldr	r2, [pc, #532]	; (800bfc8 <FUN_Modbus_Read+0x24c>)
 800bdb2:	5cd3      	ldrb	r3, [r2, r3]
 800bdb4:	b29b      	uxth	r3, r3
 800bdb6:	021b      	lsls	r3, r3, #8
 800bdb8:	827b      	strh	r3, [r7, #18]
			CRCReq |= (uint16_t)(RS485RxMOData[7+Len] & 0xFF);
 800bdba:	7b7b      	ldrb	r3, [r7, #13]
 800bdbc:	3307      	adds	r3, #7
 800bdbe:	4a82      	ldr	r2, [pc, #520]	; (800bfc8 <FUN_Modbus_Read+0x24c>)
 800bdc0:	5cd3      	ldrb	r3, [r2, r3]
 800bdc2:	b29a      	uxth	r2, r3
 800bdc4:	8a7b      	ldrh	r3, [r7, #18]
 800bdc6:	4313      	orrs	r3, r2
 800bdc8:	827b      	strh	r3, [r7, #18]

			CRCCal = CRC16((uint8_t*)&RS485RxMOData, 7+Len);
 800bdca:	7b7b      	ldrb	r3, [r7, #13]
 800bdcc:	3307      	adds	r3, #7
 800bdce:	4619      	mov	r1, r3
 800bdd0:	487d      	ldr	r0, [pc, #500]	; (800bfc8 <FUN_Modbus_Read+0x24c>)
 800bdd2:	f7ff fbbf 	bl	800b554 <CRC16>
 800bdd6:	4603      	mov	r3, r0
 800bdd8:	823b      	strh	r3, [r7, #16]
 800bdda:	e010      	b.n	800bdfe <FUN_Modbus_Read+0x82>
		}
		else
		{
			CRCReq = (uint16_t)(RS485RxMOData[7] << 8);
 800bddc:	4b7a      	ldr	r3, [pc, #488]	; (800bfc8 <FUN_Modbus_Read+0x24c>)
 800bdde:	79db      	ldrb	r3, [r3, #7]
 800bde0:	b29b      	uxth	r3, r3
 800bde2:	021b      	lsls	r3, r3, #8
 800bde4:	827b      	strh	r3, [r7, #18]
			CRCReq |= (uint16_t)(RS485RxMOData[6] & 0xFF);
 800bde6:	4b78      	ldr	r3, [pc, #480]	; (800bfc8 <FUN_Modbus_Read+0x24c>)
 800bde8:	799b      	ldrb	r3, [r3, #6]
 800bdea:	b29a      	uxth	r2, r3
 800bdec:	8a7b      	ldrh	r3, [r7, #18]
 800bdee:	4313      	orrs	r3, r2
 800bdf0:	827b      	strh	r3, [r7, #18]

			CRCCal = CRC16((uint8_t*)&RS485RxMOData, 6);
 800bdf2:	2106      	movs	r1, #6
 800bdf4:	4874      	ldr	r0, [pc, #464]	; (800bfc8 <FUN_Modbus_Read+0x24c>)
 800bdf6:	f7ff fbad 	bl	800b554 <CRC16>
 800bdfa:	4603      	mov	r3, r0
 800bdfc:	823b      	strh	r3, [r7, #16]
		}

		if(CRCReq == CRCCal)
 800bdfe:	8a7a      	ldrh	r2, [r7, #18]
 800be00:	8a3b      	ldrh	r3, [r7, #16]
 800be02:	429a      	cmp	r2, r3
 800be04:	f040 81a0 	bne.w	800c148 <FUN_Modbus_Read+0x3cc>
		{
			Function = RS485RxMOData[1];
 800be08:	4b6f      	ldr	r3, [pc, #444]	; (800bfc8 <FUN_Modbus_Read+0x24c>)
 800be0a:	785b      	ldrb	r3, [r3, #1]
 800be0c:	733b      	strb	r3, [r7, #12]

			//[1] = 0x03 = Read mode
			if(RS485RxMOData[1] == 0x03)
 800be0e:	4b6e      	ldr	r3, [pc, #440]	; (800bfc8 <FUN_Modbus_Read+0x24c>)
 800be10:	785b      	ldrb	r3, [r3, #1]
 800be12:	2b03      	cmp	r3, #3
 800be14:	d146      	bne.n	800bea4 <FUN_Modbus_Read+0x128>
			{
				//Address Reguster 
				Addrs_Start = RS485RxMOData[3];
 800be16:	4b6c      	ldr	r3, [pc, #432]	; (800bfc8 <FUN_Modbus_Read+0x24c>)
 800be18:	78db      	ldrb	r3, [r3, #3]
 800be1a:	72bb      	strb	r3, [r7, #10]
				//Reading Register 
				Data_Word	= RS485RxMOData[5];
 800be1c:	4b6a      	ldr	r3, [pc, #424]	; (800bfc8 <FUN_Modbus_Read+0x24c>)
 800be1e:	795b      	ldrb	r3, [r3, #5]
 800be20:	727b      	strb	r3, [r7, #9]
				//data Register  
				Word_Max = 16 - (Addrs_Start / 2);
 800be22:	7abb      	ldrb	r3, [r7, #10]
 800be24:	085b      	lsrs	r3, r3, #1
 800be26:	b2db      	uxtb	r3, r3
 800be28:	f1c3 0310 	rsb	r3, r3, #16
 800be2c:	75fb      	strb	r3, [r7, #23]

				if(Addrs_Start == 0)
 800be2e:	7abb      	ldrb	r3, [r7, #10]
 800be30:	2b00      	cmp	r3, #0
 800be32:	d102      	bne.n	800be3a <FUN_Modbus_Read+0xbe>
				{
					Word_Max = 16;
 800be34:	2310      	movs	r3, #16
 800be36:	75fb      	strb	r3, [r7, #23]
 800be38:	e005      	b.n	800be46 <FUN_Modbus_Read+0xca>
				}
				else
				{
					Word_Max = 16 - (Addrs_Start / 2);
 800be3a:	7abb      	ldrb	r3, [r7, #10]
 800be3c:	085b      	lsrs	r3, r3, #1
 800be3e:	b2db      	uxtb	r3, r3
 800be40:	f1c3 0310 	rsb	r3, r3, #16
 800be44:	75fb      	strb	r3, [r7, #23]
				}


				if(Addrs_Start <= 0x1E)
 800be46:	7abb      	ldrb	r3, [r7, #10]
 800be48:	2b1e      	cmp	r3, #30
 800be4a:	d825      	bhi.n	800be98 <FUN_Modbus_Read+0x11c>
				{
					if(Addrs_Start %2 == 0)
 800be4c:	7abb      	ldrb	r3, [r7, #10]
 800be4e:	f003 0301 	and.w	r3, r3, #1
 800be52:	b2db      	uxtb	r3, r3
 800be54:	2b00      	cmp	r3, #0
 800be56:	d119      	bne.n	800be8c <FUN_Modbus_Read+0x110>
					{
						if(Data_Word > Word_Max)
 800be58:	7a7a      	ldrb	r2, [r7, #9]
 800be5a:	7dfb      	ldrb	r3, [r7, #23]
 800be5c:	429a      	cmp	r2, r3
 800be5e:	d905      	bls.n	800be6c <FUN_Modbus_Read+0xf0>
						{
							//Slave    Address register  
							FUN_Modbus_RxCallback_ERROR(Function, 0x02);
 800be60:	7b3b      	ldrb	r3, [r7, #12]
 800be62:	2102      	movs	r1, #2
 800be64:	4618      	mov	r0, r3
 800be66:	f7ff fcf9 	bl	800b85c <FUN_Modbus_RxCallback_ERROR>
		for (uint16_t i = 0; i < 25 ; i++){
			 RS485RxMOData[i] = 0x00;
		}
	}

}
 800be6a:	e191      	b.n	800c190 <FUN_Modbus_Read+0x414>
							if(Data_Word == 0)
 800be6c:	7a7b      	ldrb	r3, [r7, #9]
 800be6e:	2b00      	cmp	r3, #0
 800be70:	d105      	bne.n	800be7e <FUN_Modbus_Read+0x102>
								FUN_Modbus_RxCallback_ERROR(Function, 0x03);
 800be72:	7b3b      	ldrb	r3, [r7, #12]
 800be74:	2103      	movs	r1, #3
 800be76:	4618      	mov	r0, r3
 800be78:	f7ff fcf0 	bl	800b85c <FUN_Modbus_RxCallback_ERROR>
}
 800be7c:	e188      	b.n	800c190 <FUN_Modbus_Read+0x414>
								FUN_Modbus_RxCallback_ReadData(Addrs_Start, Data_Word);
 800be7e:	7a7a      	ldrb	r2, [r7, #9]
 800be80:	7abb      	ldrb	r3, [r7, #10]
 800be82:	4611      	mov	r1, r2
 800be84:	4618      	mov	r0, r3
 800be86:	f7ff fe01 	bl	800ba8c <FUN_Modbus_RxCallback_ReadData>
}
 800be8a:	e181      	b.n	800c190 <FUN_Modbus_Read+0x414>
						FUN_Modbus_RxCallback_ERROR(Function, 0x02);
 800be8c:	7b3b      	ldrb	r3, [r7, #12]
 800be8e:	2102      	movs	r1, #2
 800be90:	4618      	mov	r0, r3
 800be92:	f7ff fce3 	bl	800b85c <FUN_Modbus_RxCallback_ERROR>
}
 800be96:	e17b      	b.n	800c190 <FUN_Modbus_Read+0x414>
					FUN_Modbus_RxCallback_ERROR(Function, 0x02);
 800be98:	7b3b      	ldrb	r3, [r7, #12]
 800be9a:	2102      	movs	r1, #2
 800be9c:	4618      	mov	r0, r3
 800be9e:	f7ff fcdd 	bl	800b85c <FUN_Modbus_RxCallback_ERROR>
}
 800bea2:	e175      	b.n	800c190 <FUN_Modbus_Read+0x414>
			else if(RS485RxMOData[1] == 0x06)
 800bea4:	4b48      	ldr	r3, [pc, #288]	; (800bfc8 <FUN_Modbus_Read+0x24c>)
 800bea6:	785b      	ldrb	r3, [r3, #1]
 800bea8:	2b06      	cmp	r3, #6
 800beaa:	f040 809d 	bne.w	800bfe8 <FUN_Modbus_Read+0x26c>
				FUN_Modbus_RxCallback_Flag();
 800beae:	f7ff fbbd 	bl	800b62c <FUN_Modbus_RxCallback_Flag>
				Data_Register_cnt = 0;
 800beb2:	2300      	movs	r3, #0
 800beb4:	72fb      	strb	r3, [r7, #11]
				Addrs_Start = RS485RxMOData[3];
 800beb6:	4b44      	ldr	r3, [pc, #272]	; (800bfc8 <FUN_Modbus_Read+0x24c>)
 800beb8:	78db      	ldrb	r3, [r3, #3]
 800beba:	72bb      	strb	r3, [r7, #10]
				Data_Word	= RS485RxMOData[5];
 800bebc:	4b42      	ldr	r3, [pc, #264]	; (800bfc8 <FUN_Modbus_Read+0x24c>)
 800bebe:	795b      	ldrb	r3, [r3, #5]
 800bec0:	727b      	strb	r3, [r7, #9]
				if(Addrs_Start == 0x40)
 800bec2:	7abb      	ldrb	r3, [r7, #10]
 800bec4:	2b40      	cmp	r3, #64	; 0x40
 800bec6:	d14f      	bne.n	800bf68 <FUN_Modbus_Read+0x1ec>
					if(Data_Word > 1)
 800bec8:	7a7b      	ldrb	r3, [r7, #9]
 800beca:	2b01      	cmp	r3, #1
 800becc:	d905      	bls.n	800beda <FUN_Modbus_Read+0x15e>
						FUN_Modbus_RxCallback_ERROR(Function, 0x02);
 800bece:	7b3b      	ldrb	r3, [r7, #12]
 800bed0:	2102      	movs	r1, #2
 800bed2:	4618      	mov	r0, r3
 800bed4:	f7ff fcc2 	bl	800b85c <FUN_Modbus_RxCallback_ERROR>
}
 800bed8:	e15a      	b.n	800c190 <FUN_Modbus_Read+0x414>
						if(RS485RxMOData[5] == 1){
 800beda:	4b3b      	ldr	r3, [pc, #236]	; (800bfc8 <FUN_Modbus_Read+0x24c>)
 800bedc:	795b      	ldrb	r3, [r3, #5]
 800bede:	2b01      	cmp	r3, #1
 800bee0:	d10e      	bne.n	800bf00 <FUN_Modbus_Read+0x184>
							Gas_Sensor.Gas_Detect = 0;
 800bee2:	4b3c      	ldr	r3, [pc, #240]	; (800bfd4 <FUN_Modbus_Read+0x258>)
 800bee4:	2200      	movs	r2, #0
 800bee6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
							ui.Status.Bit.SMOKE_DETECT = 0;
 800beea:	4a3b      	ldr	r2, [pc, #236]	; (800bfd8 <FUN_Modbus_Read+0x25c>)
 800beec:	7853      	ldrb	r3, [r2, #1]
 800beee:	f36f 0341 	bfc	r3, #1, #1
 800bef2:	7053      	strb	r3, [r2, #1]
							ui.temp_alarm_bit = 0;
 800bef4:	4b38      	ldr	r3, [pc, #224]	; (800bfd8 <FUN_Modbus_Read+0x25c>)
 800bef6:	2200      	movs	r2, #0
 800bef8:	761a      	strb	r2, [r3, #24]
							ui.temp_warring_bit = 0;
 800befa:	4b37      	ldr	r3, [pc, #220]	; (800bfd8 <FUN_Modbus_Read+0x25c>)
 800befc:	2200      	movs	r2, #0
 800befe:	75da      	strb	r2, [r3, #23]
						Read_Data_Tx[0] = HsdID;
 800bf00:	4b32      	ldr	r3, [pc, #200]	; (800bfcc <FUN_Modbus_Read+0x250>)
 800bf02:	881b      	ldrh	r3, [r3, #0]
 800bf04:	b2da      	uxtb	r2, r3
 800bf06:	4b35      	ldr	r3, [pc, #212]	; (800bfdc <FUN_Modbus_Read+0x260>)
 800bf08:	701a      	strb	r2, [r3, #0]
						Read_Data_Tx[1] = 0x06;
 800bf0a:	4b34      	ldr	r3, [pc, #208]	; (800bfdc <FUN_Modbus_Read+0x260>)
 800bf0c:	2206      	movs	r2, #6
 800bf0e:	705a      	strb	r2, [r3, #1]
						Read_Data_Tx[2] = 0xA0;
 800bf10:	4b32      	ldr	r3, [pc, #200]	; (800bfdc <FUN_Modbus_Read+0x260>)
 800bf12:	22a0      	movs	r2, #160	; 0xa0
 800bf14:	709a      	strb	r2, [r3, #2]
						Read_Data_Tx[3] = Addrs_Start;
 800bf16:	4a31      	ldr	r2, [pc, #196]	; (800bfdc <FUN_Modbus_Read+0x260>)
 800bf18:	7abb      	ldrb	r3, [r7, #10]
 800bf1a:	70d3      	strb	r3, [r2, #3]
						Read_Data_Tx[4] = 0x00;
 800bf1c:	4b2f      	ldr	r3, [pc, #188]	; (800bfdc <FUN_Modbus_Read+0x260>)
 800bf1e:	2200      	movs	r2, #0
 800bf20:	711a      	strb	r2, [r3, #4]
						Read_Data_Tx[5] = RS485RxMOData[5];
 800bf22:	4b29      	ldr	r3, [pc, #164]	; (800bfc8 <FUN_Modbus_Read+0x24c>)
 800bf24:	795a      	ldrb	r2, [r3, #5]
 800bf26:	4b2d      	ldr	r3, [pc, #180]	; (800bfdc <FUN_Modbus_Read+0x260>)
 800bf28:	715a      	strb	r2, [r3, #5]
						CRCRes =CRC16((uint8_t*)&RS485RxMOData, 6);
 800bf2a:	2106      	movs	r1, #6
 800bf2c:	4826      	ldr	r0, [pc, #152]	; (800bfc8 <FUN_Modbus_Read+0x24c>)
 800bf2e:	f7ff fb11 	bl	800b554 <CRC16>
 800bf32:	4603      	mov	r3, r0
 800bf34:	80bb      	strh	r3, [r7, #4]
						Read_Data_Tx[7] = (uint8_t)(CRCRes >> 8);
 800bf36:	88bb      	ldrh	r3, [r7, #4]
 800bf38:	0a1b      	lsrs	r3, r3, #8
 800bf3a:	b29b      	uxth	r3, r3
 800bf3c:	b2da      	uxtb	r2, r3
 800bf3e:	4b27      	ldr	r3, [pc, #156]	; (800bfdc <FUN_Modbus_Read+0x260>)
 800bf40:	71da      	strb	r2, [r3, #7]
						Read_Data_Tx[6] = (uint8_t)(CRCRes & 0xFF);
 800bf42:	88bb      	ldrh	r3, [r7, #4]
 800bf44:	b2da      	uxtb	r2, r3
 800bf46:	4b25      	ldr	r3, [pc, #148]	; (800bfdc <FUN_Modbus_Read+0x260>)
 800bf48:	719a      	strb	r2, [r3, #6]
						RS48501_TxPos++;
 800bf4a:	4b25      	ldr	r3, [pc, #148]	; (800bfe0 <FUN_Modbus_Read+0x264>)
 800bf4c:	781b      	ldrb	r3, [r3, #0]
 800bf4e:	3301      	adds	r3, #1
 800bf50:	b2da      	uxtb	r2, r3
 800bf52:	4b23      	ldr	r3, [pc, #140]	; (800bfe0 <FUN_Modbus_Read+0x264>)
 800bf54:	701a      	strb	r2, [r3, #0]
						if(RS48501_TxPos >= 20)	RS48501_TxPos = 0;
 800bf56:	4b22      	ldr	r3, [pc, #136]	; (800bfe0 <FUN_Modbus_Read+0x264>)
 800bf58:	781b      	ldrb	r3, [r3, #0]
 800bf5a:	2b13      	cmp	r3, #19
 800bf5c:	f240 8118 	bls.w	800c190 <FUN_Modbus_Read+0x414>
 800bf60:	4b1f      	ldr	r3, [pc, #124]	; (800bfe0 <FUN_Modbus_Read+0x264>)
 800bf62:	2200      	movs	r2, #0
 800bf64:	701a      	strb	r2, [r3, #0]
}
 800bf66:	e113      	b.n	800c190 <FUN_Modbus_Read+0x414>
					if((Addrs_Start >= 0x10) && (Addrs_Start <= 0x1E))
 800bf68:	7abb      	ldrb	r3, [r7, #10]
 800bf6a:	2b0f      	cmp	r3, #15
 800bf6c:	d925      	bls.n	800bfba <FUN_Modbus_Read+0x23e>
 800bf6e:	7abb      	ldrb	r3, [r7, #10]
 800bf70:	2b1e      	cmp	r3, #30
 800bf72:	d822      	bhi.n	800bfba <FUN_Modbus_Read+0x23e>
						if(Addrs_Start %2 == 0)
 800bf74:	7abb      	ldrb	r3, [r7, #10]
 800bf76:	f003 0301 	and.w	r3, r3, #1
 800bf7a:	b2db      	uxtb	r3, r3
 800bf7c:	2b00      	cmp	r3, #0
 800bf7e:	d116      	bne.n	800bfae <FUN_Modbus_Read+0x232>
							Data_Register_cnt = Addrs_Start - 0x10;
 800bf80:	7abb      	ldrb	r3, [r7, #10]
 800bf82:	3b10      	subs	r3, #16
 800bf84:	72fb      	strb	r3, [r7, #11]
							Data_Register[Data_Register_cnt] 	= RS485RxMOData[4];
 800bf86:	7afb      	ldrb	r3, [r7, #11]
 800bf88:	4a0f      	ldr	r2, [pc, #60]	; (800bfc8 <FUN_Modbus_Read+0x24c>)
 800bf8a:	7911      	ldrb	r1, [r2, #4]
 800bf8c:	4a15      	ldr	r2, [pc, #84]	; (800bfe4 <FUN_Modbus_Read+0x268>)
 800bf8e:	54d1      	strb	r1, [r2, r3]
							Data_Register[Data_Register_cnt+1] 	= RS485RxMOData[5];
 800bf90:	7afb      	ldrb	r3, [r7, #11]
 800bf92:	3301      	adds	r3, #1
 800bf94:	4a0c      	ldr	r2, [pc, #48]	; (800bfc8 <FUN_Modbus_Read+0x24c>)
 800bf96:	7951      	ldrb	r1, [r2, #5]
 800bf98:	4a12      	ldr	r2, [pc, #72]	; (800bfe4 <FUN_Modbus_Read+0x268>)
 800bf9a:	54d1      	strb	r1, [r2, r3]
							FUN_Modbus_Write_save();
 800bf9c:	f7ff fbd8 	bl	800b750 <FUN_Modbus_Write_save>
							FUN_Modbus_RxCallback_ReadWriteData(Addrs_Start, 0x01, Function);
 800bfa0:	7b3a      	ldrb	r2, [r7, #12]
 800bfa2:	7abb      	ldrb	r3, [r7, #10]
 800bfa4:	2101      	movs	r1, #1
 800bfa6:	4618      	mov	r0, r3
 800bfa8:	f7ff fc9a 	bl	800b8e0 <FUN_Modbus_RxCallback_ReadWriteData>
						if(Addrs_Start %2 == 0)
 800bfac:	e0f0      	b.n	800c190 <FUN_Modbus_Read+0x414>
							FUN_Modbus_RxCallback_ERROR(Function, 0x02);
 800bfae:	7b3b      	ldrb	r3, [r7, #12]
 800bfb0:	2102      	movs	r1, #2
 800bfb2:	4618      	mov	r0, r3
 800bfb4:	f7ff fc52 	bl	800b85c <FUN_Modbus_RxCallback_ERROR>
						if(Addrs_Start %2 == 0)
 800bfb8:	e0ea      	b.n	800c190 <FUN_Modbus_Read+0x414>
						FUN_Modbus_RxCallback_ERROR(Function, 0x02);
 800bfba:	7b3b      	ldrb	r3, [r7, #12]
 800bfbc:	2102      	movs	r1, #2
 800bfbe:	4618      	mov	r0, r3
 800bfc0:	f7ff fc4c 	bl	800b85c <FUN_Modbus_RxCallback_ERROR>
}
 800bfc4:	e0e4      	b.n	800c190 <FUN_Modbus_Read+0x414>
 800bfc6:	bf00      	nop
 800bfc8:	20000558 	.word	0x20000558
 800bfcc:	20000572 	.word	0x20000572
 800bfd0:	20000574 	.word	0x20000574
 800bfd4:	200005c8 	.word	0x200005c8
 800bfd8:	200004f0 	.word	0x200004f0
 800bfdc:	200004b0 	.word	0x200004b0
 800bfe0:	20000524 	.word	0x20000524
 800bfe4:	200004d8 	.word	0x200004d8
			else if(RS485RxMOData[1] == 0x10)
 800bfe8:	4b6b      	ldr	r3, [pc, #428]	; (800c198 <FUN_Modbus_Read+0x41c>)
 800bfea:	785b      	ldrb	r3, [r3, #1]
 800bfec:	2b10      	cmp	r3, #16
 800bfee:	f040 80a5 	bne.w	800c13c <FUN_Modbus_Read+0x3c0>
				FUN_Modbus_RxCallback_Flag();
 800bff2:	f7ff fb1b 	bl	800b62c <FUN_Modbus_RxCallback_Flag>
				Data_Register_cnt = 0;
 800bff6:	2300      	movs	r3, #0
 800bff8:	72fb      	strb	r3, [r7, #11]
				Addrs_Start = RS485RxMOData[3];
 800bffa:	4b67      	ldr	r3, [pc, #412]	; (800c198 <FUN_Modbus_Read+0x41c>)
 800bffc:	78db      	ldrb	r3, [r3, #3]
 800bffe:	72bb      	strb	r3, [r7, #10]
				Data_Word	= RS485RxMOData[5];
 800c000:	4b65      	ldr	r3, [pc, #404]	; (800c198 <FUN_Modbus_Read+0x41c>)
 800c002:	795b      	ldrb	r3, [r3, #5]
 800c004:	727b      	strb	r3, [r7, #9]
				ByteCount	= RS485RxMOData[6];
 800c006:	4b64      	ldr	r3, [pc, #400]	; (800c198 <FUN_Modbus_Read+0x41c>)
 800c008:	799b      	ldrb	r3, [r3, #6]
 800c00a:	723b      	strb	r3, [r7, #8]
				byteCountTo = Data_Word * 2;
 800c00c:	7a7b      	ldrb	r3, [r7, #9]
 800c00e:	005b      	lsls	r3, r3, #1
 800c010:	71fb      	strb	r3, [r7, #7]
				Word_Max = 8 - ((Addrs_Start - 0x10) / 2);
 800c012:	7abb      	ldrb	r3, [r7, #10]
 800c014:	3b10      	subs	r3, #16
 800c016:	0fda      	lsrs	r2, r3, #31
 800c018:	4413      	add	r3, r2
 800c01a:	105b      	asrs	r3, r3, #1
 800c01c:	425b      	negs	r3, r3
 800c01e:	b2db      	uxtb	r3, r3
 800c020:	3308      	adds	r3, #8
 800c022:	75fb      	strb	r3, [r7, #23]
				Data_Register_cnt = Addrs_Start - 0x10;
 800c024:	7abb      	ldrb	r3, [r7, #10]
 800c026:	3b10      	subs	r3, #16
 800c028:	72fb      	strb	r3, [r7, #11]
				if((Addrs_Start >= 0x10) && (Addrs_Start <= 0x1E))
 800c02a:	7abb      	ldrb	r3, [r7, #10]
 800c02c:	2b0f      	cmp	r3, #15
 800c02e:	d97f      	bls.n	800c130 <FUN_Modbus_Read+0x3b4>
 800c030:	7abb      	ldrb	r3, [r7, #10]
 800c032:	2b1e      	cmp	r3, #30
 800c034:	d87c      	bhi.n	800c130 <FUN_Modbus_Read+0x3b4>
					if(Addrs_Start %2 == 0)
 800c036:	7abb      	ldrb	r3, [r7, #10]
 800c038:	f003 0301 	and.w	r3, r3, #1
 800c03c:	b2db      	uxtb	r3, r3
 800c03e:	2b00      	cmp	r3, #0
 800c040:	d170      	bne.n	800c124 <FUN_Modbus_Read+0x3a8>
						if(Data_Word < 9)
 800c042:	7a7b      	ldrb	r3, [r7, #9]
 800c044:	2b08      	cmp	r3, #8
 800c046:	d867      	bhi.n	800c118 <FUN_Modbus_Read+0x39c>
							if(Data_Word > Word_Max)
 800c048:	7a7a      	ldrb	r2, [r7, #9]
 800c04a:	7dfb      	ldrb	r3, [r7, #23]
 800c04c:	429a      	cmp	r2, r3
 800c04e:	d905      	bls.n	800c05c <FUN_Modbus_Read+0x2e0>
								FUN_Modbus_RxCallback_ERROR(Function, 0x02);
 800c050:	7b3b      	ldrb	r3, [r7, #12]
 800c052:	2102      	movs	r1, #2
 800c054:	4618      	mov	r0, r3
 800c056:	f7ff fc01 	bl	800b85c <FUN_Modbus_RxCallback_ERROR>
					if(Addrs_Start %2 == 0)
 800c05a:	e098      	b.n	800c18e <FUN_Modbus_Read+0x412>
								if(ByteCount == byteCountTo)
 800c05c:	7a3a      	ldrb	r2, [r7, #8]
 800c05e:	79fb      	ldrb	r3, [r7, #7]
 800c060:	429a      	cmp	r2, r3
 800c062:	d153      	bne.n	800c10c <FUN_Modbus_Read+0x390>
									if(Data_Word == 0)
 800c064:	7a7b      	ldrb	r3, [r7, #9]
 800c066:	2b00      	cmp	r3, #0
 800c068:	d105      	bne.n	800c076 <FUN_Modbus_Read+0x2fa>
										FUN_Modbus_RxCallback_ERROR(Function, 0x03);
 800c06a:	7b3b      	ldrb	r3, [r7, #12]
 800c06c:	2103      	movs	r1, #3
 800c06e:	4618      	mov	r0, r3
 800c070:	f7ff fbf4 	bl	800b85c <FUN_Modbus_RxCallback_ERROR>
					if(Addrs_Start %2 == 0)
 800c074:	e08b      	b.n	800c18e <FUN_Modbus_Read+0x412>
										jj = 7;
 800c076:	2307      	movs	r3, #7
 800c078:	757b      	strb	r3, [r7, #21]
										for(ii = Data_Register_cnt; ii < Data_Register_cnt + ByteCount; ii++)
 800c07a:	7afb      	ldrb	r3, [r7, #11]
 800c07c:	75bb      	strb	r3, [r7, #22]
 800c07e:	e00b      	b.n	800c098 <FUN_Modbus_Read+0x31c>
											Data_Register[ii] = RS485RxMOData[jj++];
 800c080:	7d7b      	ldrb	r3, [r7, #21]
 800c082:	1c5a      	adds	r2, r3, #1
 800c084:	757a      	strb	r2, [r7, #21]
 800c086:	4619      	mov	r1, r3
 800c088:	7dbb      	ldrb	r3, [r7, #22]
 800c08a:	4a43      	ldr	r2, [pc, #268]	; (800c198 <FUN_Modbus_Read+0x41c>)
 800c08c:	5c51      	ldrb	r1, [r2, r1]
 800c08e:	4a43      	ldr	r2, [pc, #268]	; (800c19c <FUN_Modbus_Read+0x420>)
 800c090:	54d1      	strb	r1, [r2, r3]
										for(ii = Data_Register_cnt; ii < Data_Register_cnt + ByteCount; ii++)
 800c092:	7dbb      	ldrb	r3, [r7, #22]
 800c094:	3301      	adds	r3, #1
 800c096:	75bb      	strb	r3, [r7, #22]
 800c098:	7dba      	ldrb	r2, [r7, #22]
 800c09a:	7af9      	ldrb	r1, [r7, #11]
 800c09c:	7a3b      	ldrb	r3, [r7, #8]
 800c09e:	440b      	add	r3, r1
 800c0a0:	429a      	cmp	r2, r3
 800c0a2:	dbed      	blt.n	800c080 <FUN_Modbus_Read+0x304>
										FUN_Modbus_Write_save();
 800c0a4:	f7ff fb54 	bl	800b750 <FUN_Modbus_Write_save>
										Read_Data_Tx[0] = HsdID;
 800c0a8:	4b3d      	ldr	r3, [pc, #244]	; (800c1a0 <FUN_Modbus_Read+0x424>)
 800c0aa:	881b      	ldrh	r3, [r3, #0]
 800c0ac:	b2da      	uxtb	r2, r3
 800c0ae:	4b3d      	ldr	r3, [pc, #244]	; (800c1a4 <FUN_Modbus_Read+0x428>)
 800c0b0:	701a      	strb	r2, [r3, #0]
										Read_Data_Tx[1] = 0x10;
 800c0b2:	4b3c      	ldr	r3, [pc, #240]	; (800c1a4 <FUN_Modbus_Read+0x428>)
 800c0b4:	2210      	movs	r2, #16
 800c0b6:	705a      	strb	r2, [r3, #1]
										Read_Data_Tx[2] = 0xA0;
 800c0b8:	4b3a      	ldr	r3, [pc, #232]	; (800c1a4 <FUN_Modbus_Read+0x428>)
 800c0ba:	22a0      	movs	r2, #160	; 0xa0
 800c0bc:	709a      	strb	r2, [r3, #2]
										Read_Data_Tx[3] = Addrs_Start;
 800c0be:	4a39      	ldr	r2, [pc, #228]	; (800c1a4 <FUN_Modbus_Read+0x428>)
 800c0c0:	7abb      	ldrb	r3, [r7, #10]
 800c0c2:	70d3      	strb	r3, [r2, #3]
										Read_Data_Tx[4] = 0x00;
 800c0c4:	4b37      	ldr	r3, [pc, #220]	; (800c1a4 <FUN_Modbus_Read+0x428>)
 800c0c6:	2200      	movs	r2, #0
 800c0c8:	711a      	strb	r2, [r3, #4]
										Read_Data_Tx[5] = Data_Word;
 800c0ca:	4a36      	ldr	r2, [pc, #216]	; (800c1a4 <FUN_Modbus_Read+0x428>)
 800c0cc:	7a7b      	ldrb	r3, [r7, #9]
 800c0ce:	7153      	strb	r3, [r2, #5]
										CRCRes =CRC16((uint8_t*)&RS485RxMOData, 6);
 800c0d0:	2106      	movs	r1, #6
 800c0d2:	4831      	ldr	r0, [pc, #196]	; (800c198 <FUN_Modbus_Read+0x41c>)
 800c0d4:	f7ff fa3e 	bl	800b554 <CRC16>
 800c0d8:	4603      	mov	r3, r0
 800c0da:	80bb      	strh	r3, [r7, #4]
										Read_Data_Tx[7] = (uint8_t)(CRCRes >> 8);
 800c0dc:	88bb      	ldrh	r3, [r7, #4]
 800c0de:	0a1b      	lsrs	r3, r3, #8
 800c0e0:	b29b      	uxth	r3, r3
 800c0e2:	b2da      	uxtb	r2, r3
 800c0e4:	4b2f      	ldr	r3, [pc, #188]	; (800c1a4 <FUN_Modbus_Read+0x428>)
 800c0e6:	71da      	strb	r2, [r3, #7]
										Read_Data_Tx[6] = (uint8_t)(CRCRes & 0xFF);
 800c0e8:	88bb      	ldrh	r3, [r7, #4]
 800c0ea:	b2da      	uxtb	r2, r3
 800c0ec:	4b2d      	ldr	r3, [pc, #180]	; (800c1a4 <FUN_Modbus_Read+0x428>)
 800c0ee:	719a      	strb	r2, [r3, #6]
										RS48501_TxPos++;
 800c0f0:	4b2d      	ldr	r3, [pc, #180]	; (800c1a8 <FUN_Modbus_Read+0x42c>)
 800c0f2:	781b      	ldrb	r3, [r3, #0]
 800c0f4:	3301      	adds	r3, #1
 800c0f6:	b2da      	uxtb	r2, r3
 800c0f8:	4b2b      	ldr	r3, [pc, #172]	; (800c1a8 <FUN_Modbus_Read+0x42c>)
 800c0fa:	701a      	strb	r2, [r3, #0]
										if(RS48501_TxPos >= 20)	RS48501_TxPos = 0;
 800c0fc:	4b2a      	ldr	r3, [pc, #168]	; (800c1a8 <FUN_Modbus_Read+0x42c>)
 800c0fe:	781b      	ldrb	r3, [r3, #0]
 800c100:	2b13      	cmp	r3, #19
 800c102:	d944      	bls.n	800c18e <FUN_Modbus_Read+0x412>
 800c104:	4b28      	ldr	r3, [pc, #160]	; (800c1a8 <FUN_Modbus_Read+0x42c>)
 800c106:	2200      	movs	r2, #0
 800c108:	701a      	strb	r2, [r3, #0]
					if(Addrs_Start %2 == 0)
 800c10a:	e040      	b.n	800c18e <FUN_Modbus_Read+0x412>
									FUN_Modbus_RxCallback_ERROR(Function, 0x02);
 800c10c:	7b3b      	ldrb	r3, [r7, #12]
 800c10e:	2102      	movs	r1, #2
 800c110:	4618      	mov	r0, r3
 800c112:	f7ff fba3 	bl	800b85c <FUN_Modbus_RxCallback_ERROR>
					if(Addrs_Start %2 == 0)
 800c116:	e03a      	b.n	800c18e <FUN_Modbus_Read+0x412>
							FUN_Modbus_RxCallback_ERROR(Function, 0x02);
 800c118:	7b3b      	ldrb	r3, [r7, #12]
 800c11a:	2102      	movs	r1, #2
 800c11c:	4618      	mov	r0, r3
 800c11e:	f7ff fb9d 	bl	800b85c <FUN_Modbus_RxCallback_ERROR>
					if(Addrs_Start %2 == 0)
 800c122:	e034      	b.n	800c18e <FUN_Modbus_Read+0x412>
						FUN_Modbus_RxCallback_ERROR(Function, 0x02);
 800c124:	7b3b      	ldrb	r3, [r7, #12]
 800c126:	2102      	movs	r1, #2
 800c128:	4618      	mov	r0, r3
 800c12a:	f7ff fb97 	bl	800b85c <FUN_Modbus_RxCallback_ERROR>
					if(Addrs_Start %2 == 0)
 800c12e:	e02e      	b.n	800c18e <FUN_Modbus_Read+0x412>
					FUN_Modbus_RxCallback_ERROR(Function, 0x02);
 800c130:	7b3b      	ldrb	r3, [r7, #12]
 800c132:	2102      	movs	r1, #2
 800c134:	4618      	mov	r0, r3
 800c136:	f7ff fb91 	bl	800b85c <FUN_Modbus_RxCallback_ERROR>
}
 800c13a:	e029      	b.n	800c190 <FUN_Modbus_Read+0x414>
				FUN_Modbus_RxCallback_ERROR(Function, 0x01);
 800c13c:	7b3b      	ldrb	r3, [r7, #12]
 800c13e:	2101      	movs	r1, #1
 800c140:	4618      	mov	r0, r3
 800c142:	f7ff fb8b 	bl	800b85c <FUN_Modbus_RxCallback_ERROR>
}
 800c146:	e023      	b.n	800c190 <FUN_Modbus_Read+0x414>
			Function = RS485RxMOData[1];
 800c148:	4b13      	ldr	r3, [pc, #76]	; (800c198 <FUN_Modbus_Read+0x41c>)
 800c14a:	785b      	ldrb	r3, [r3, #1]
 800c14c:	733b      	strb	r3, [r7, #12]
			FUN_Modbus_RxCallback_ERROR(Function, 0x03);
 800c14e:	7b3b      	ldrb	r3, [r7, #12]
 800c150:	2103      	movs	r1, #3
 800c152:	4618      	mov	r0, r3
 800c154:	f7ff fb82 	bl	800b85c <FUN_Modbus_RxCallback_ERROR>
			RS485Rx.Rx_cnt = 0;
 800c158:	4b14      	ldr	r3, [pc, #80]	; (800c1ac <FUN_Modbus_Read+0x430>)
 800c15a:	2200      	movs	r2, #0
 800c15c:	829a      	strh	r2, [r3, #20]
			RS485Rx.result_MO = 0;
 800c15e:	4b13      	ldr	r3, [pc, #76]	; (800c1ac <FUN_Modbus_Read+0x430>)
 800c160:	2200      	movs	r2, #0
 800c162:	75da      	strb	r2, [r3, #23]
}
 800c164:	e014      	b.n	800c190 <FUN_Modbus_Read+0x414>
		RS485Rx.Rx_cnt = 0;
 800c166:	4b11      	ldr	r3, [pc, #68]	; (800c1ac <FUN_Modbus_Read+0x430>)
 800c168:	2200      	movs	r2, #0
 800c16a:	829a      	strh	r2, [r3, #20]
		RS485Rx.result_MO = 0;
 800c16c:	4b0f      	ldr	r3, [pc, #60]	; (800c1ac <FUN_Modbus_Read+0x430>)
 800c16e:	2200      	movs	r2, #0
 800c170:	75da      	strb	r2, [r3, #23]
		for (uint16_t i = 0; i < 25 ; i++){
 800c172:	2300      	movs	r3, #0
 800c174:	81fb      	strh	r3, [r7, #14]
 800c176:	e006      	b.n	800c186 <FUN_Modbus_Read+0x40a>
			 RS485RxMOData[i] = 0x00;
 800c178:	89fb      	ldrh	r3, [r7, #14]
 800c17a:	4a07      	ldr	r2, [pc, #28]	; (800c198 <FUN_Modbus_Read+0x41c>)
 800c17c:	2100      	movs	r1, #0
 800c17e:	54d1      	strb	r1, [r2, r3]
		for (uint16_t i = 0; i < 25 ; i++){
 800c180:	89fb      	ldrh	r3, [r7, #14]
 800c182:	3301      	adds	r3, #1
 800c184:	81fb      	strh	r3, [r7, #14]
 800c186:	89fb      	ldrh	r3, [r7, #14]
 800c188:	2b18      	cmp	r3, #24
 800c18a:	d9f5      	bls.n	800c178 <FUN_Modbus_Read+0x3fc>
}
 800c18c:	e000      	b.n	800c190 <FUN_Modbus_Read+0x414>
					if(Addrs_Start %2 == 0)
 800c18e:	bf00      	nop
}
 800c190:	bf00      	nop
 800c192:	3718      	adds	r7, #24
 800c194:	46bd      	mov	sp, r7
 800c196:	bd80      	pop	{r7, pc}
 800c198:	20000558 	.word	0x20000558
 800c19c:	200004d8 	.word	0x200004d8
 800c1a0:	20000572 	.word	0x20000572
 800c1a4:	200004b0 	.word	0x200004b0
 800c1a8:	20000524 	.word	0x20000524
 800c1ac:	20000574 	.word	0x20000574

0800c1b0 <RS485_Init>:
/****************************************************************************/
/*	Overview	:															*/
/*	Return value:	void													*/
/****************************************************************************/
void RS485_Init(void)
{
 800c1b0:	b580      	push	{r7, lr}
 800c1b2:	af00      	add	r7, sp, #0
	// Init ID
	HsdID = ui.ID;
 800c1b4:	4b19      	ldr	r3, [pc, #100]	; (800c21c <RS485_Init+0x6c>)
 800c1b6:	781b      	ldrb	r3, [r3, #0]
 800c1b8:	b29a      	uxth	r2, r3
 800c1ba:	4b19      	ldr	r3, [pc, #100]	; (800c220 <RS485_Init+0x70>)
 800c1bc:	801a      	strh	r2, [r3, #0]
	// Init Status
	//RS485Tx.running_bit = 1;
	ui.Status.Bit.RUNNING = 1;
 800c1be:	4a17      	ldr	r2, [pc, #92]	; (800c21c <RS485_Init+0x6c>)
 800c1c0:	7853      	ldrb	r3, [r2, #1]
 800c1c2:	f043 0301 	orr.w	r3, r3, #1
 800c1c6:	7053      	strb	r3, [r2, #1]
	RS485Rx.detect_staet_reset_bit = 0;
 800c1c8:	4b16      	ldr	r3, [pc, #88]	; (800c224 <RS485_Init+0x74>)
 800c1ca:	2200      	movs	r2, #0
 800c1cc:	801a      	strh	r2, [r3, #0]
	RS485Rx.smoke_detect_set_bit = 0;
 800c1ce:	4b15      	ldr	r3, [pc, #84]	; (800c224 <RS485_Init+0x74>)
 800c1d0:	2200      	movs	r2, #0
 800c1d2:	709a      	strb	r2, [r3, #2]
	RS485Rx.smoke_detect_set_val = 0;
 800c1d4:	4b13      	ldr	r3, [pc, #76]	; (800c224 <RS485_Init+0x74>)
 800c1d6:	2200      	movs	r2, #0
 800c1d8:	809a      	strh	r2, [r3, #4]
	ui.TxCount = 0;
 800c1da:	4b10      	ldr	r3, [pc, #64]	; (800c21c <RS485_Init+0x6c>)
 800c1dc:	2200      	movs	r2, #0
 800c1de:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
	RS485Rx.Rx_cnt = 0;
 800c1e2:	4b10      	ldr	r3, [pc, #64]	; (800c224 <RS485_Init+0x74>)
 800c1e4:	2200      	movs	r2, #0
 800c1e6:	829a      	strh	r2, [r3, #20]
	RS485Rx.Detection_Error = 0;
 800c1e8:	4b0e      	ldr	r3, [pc, #56]	; (800c224 <RS485_Init+0x74>)
 800c1ea:	2200      	movs	r2, #0
 800c1ec:	841a      	strh	r2, [r3, #32]
	EEPROM.SaveData_Flag = 0;
 800c1ee:	4b0e      	ldr	r3, [pc, #56]	; (800c228 <RS485_Init+0x78>)
 800c1f0:	2200      	movs	r2, #0
 800c1f2:	701a      	strb	r2, [r3, #0]
	//ui.temp_warring_bit = 0;
	//ui.SMK_Level = RANK_1;
	//ui.Protocol_Type = 1;
	RS485_Baudrate_Init(ui.Baudrate);
 800c1f4:	4b09      	ldr	r3, [pc, #36]	; (800c21c <RS485_Init+0x6c>)
 800c1f6:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800c1fa:	4618      	mov	r0, r3
 800c1fc:	f001 f894 	bl	800d328 <RS485_Baudrate_Init>
	HAL_UART_Receive_IT(&huart5, &RS485RxA, 1);
 800c200:	2201      	movs	r2, #1
 800c202:	490a      	ldr	r1, [pc, #40]	; (800c22c <RS485_Init+0x7c>)
 800c204:	480a      	ldr	r0, [pc, #40]	; (800c230 <RS485_Init+0x80>)
 800c206:	f008 fdb9 	bl	8014d7c <HAL_UART_Receive_IT>
	RS485_RE();
 800c20a:	2200      	movs	r2, #0
 800c20c:	2110      	movs	r1, #16
 800c20e:	4809      	ldr	r0, [pc, #36]	; (800c234 <RS485_Init+0x84>)
 800c210:	f005 fc5e 	bl	8011ad0 <HAL_GPIO_WritePin>

	FUN_Modbus_init();
 800c214:	f7ff f9dc 	bl	800b5d0 <FUN_Modbus_init>
}
 800c218:	bf00      	nop
 800c21a:	bd80      	pop	{r7, pc}
 800c21c:	200004f0 	.word	0x200004f0
 800c220:	20000572 	.word	0x20000572
 800c224:	20000574 	.word	0x20000574
 800c228:	20000298 	.word	0x20000298
 800c22c:	200005c4 	.word	0x200005c4
 800c230:	200009b0 	.word	0x200009b0
 800c234:	48000400 	.word	0x48000400

0800c238 <FUN_RS485_routine>:
/****************************************************************************/
/*	Overview	:	 ID  Update, RS485                                             */
/*	Return value:	void													*/
/****************************************************************************/
void FUN_RS485_routine(void)
{
 800c238:	b580      	push	{r7, lr}
 800c23a:	af00      	add	r7, sp, #0
	HsdID = ui.ID;
 800c23c:	4b04      	ldr	r3, [pc, #16]	; (800c250 <FUN_RS485_routine+0x18>)
 800c23e:	781b      	ldrb	r3, [r3, #0]
 800c240:	b29a      	uxth	r2, r3
 800c242:	4b04      	ldr	r3, [pc, #16]	; (800c254 <FUN_RS485_routine+0x1c>)
 800c244:	801a      	strh	r2, [r3, #0]
	FUN_RS485_Error_routine();
 800c246:	f000 fff3 	bl	800d230 <FUN_RS485_Error_routine>
}
 800c24a:	bf00      	nop
 800c24c:	bd80      	pop	{r7, pc}
 800c24e:	bf00      	nop
 800c250:	200004f0 	.word	0x200004f0
 800c254:	20000572 	.word	0x20000572

0800c258 <AddF_ReqDataToPC>:
/*	Overview	:	RS485-01 - Make Frame and Send to  (PC or PLC) 	*/
/*	Return value:	void													*/
/****************************************************************************/
/* Example: Sensor --> PC : AddF_ReqDataToPC(0,18,0x05A1,0x01); */
void AddF_ReqDataToPC(uint16_t size, uint16_t cmd, uint8_t code )
{
 800c258:	b580      	push	{r7, lr}
 800c25a:	b08a      	sub	sp, #40	; 0x28
 800c25c:	af00      	add	r7, sp, #0
 800c25e:	4603      	mov	r3, r0
 800c260:	80fb      	strh	r3, [r7, #6]
 800c262:	460b      	mov	r3, r1
 800c264:	80bb      	strh	r3, [r7, #4]
 800c266:	4613      	mov	r3, r2
 800c268:	70fb      	strb	r3, [r7, #3]
	uint8_t RS48501_TxBuf[26];
	uint16_t checksum, ii;
	int16_t intTmp;

	//
	RS48501_TxBuf[0] = PACKET_STX;
 800c26a:	2353      	movs	r3, #83	; 0x53
 800c26c:	723b      	strb	r3, [r7, #8]
	//Length 
	RS48501_TxBuf[1] = (uint8_t)(size>> 8);
 800c26e:	88fb      	ldrh	r3, [r7, #6]
 800c270:	0a1b      	lsrs	r3, r3, #8
 800c272:	b29b      	uxth	r3, r3
 800c274:	b2db      	uxtb	r3, r3
 800c276:	727b      	strb	r3, [r7, #9]
	RS48501_TxBuf[2] = (uint8_t)(size & 0xFF);
 800c278:	88fb      	ldrh	r3, [r7, #6]
 800c27a:	b2db      	uxtb	r3, r3
 800c27c:	72bb      	strb	r3, [r7, #10]
	//CMD
	RS48501_TxBuf[3] = (uint8_t)(cmd>> 8);
 800c27e:	88bb      	ldrh	r3, [r7, #4]
 800c280:	0a1b      	lsrs	r3, r3, #8
 800c282:	b29b      	uxth	r3, r3
 800c284:	b2db      	uxtb	r3, r3
 800c286:	72fb      	strb	r3, [r7, #11]
	RS48501_TxBuf[4] = (uint8_t)(cmd & 0xFF);
 800c288:	88bb      	ldrh	r3, [r7, #4]
 800c28a:	b2db      	uxtb	r3, r3
 800c28c:	733b      	strb	r3, [r7, #12]
	//code
	RS48501_TxBuf[5] = code;
 800c28e:	78fb      	ldrb	r3, [r7, #3]
 800c290:	737b      	strb	r3, [r7, #13]

	// Tx Count
	ui.TxCount++;
 800c292:	4b2c      	ldr	r3, [pc, #176]	; (800c344 <AddF_ReqDataToPC+0xec>)
 800c294:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 800c298:	3301      	adds	r3, #1
 800c29a:	b2da      	uxtb	r2, r3
 800c29c:	4b29      	ldr	r3, [pc, #164]	; (800c344 <AddF_ReqDataToPC+0xec>)
 800c29e:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
	RS48501_TxBuf[6] = ui.TxCount;
 800c2a2:	4b28      	ldr	r3, [pc, #160]	; (800c344 <AddF_ReqDataToPC+0xec>)
 800c2a4:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 800c2a8:	73bb      	strb	r3, [r7, #14]

	// HSD ID Update
	RS48501_TxBuf[7] = HsdID;
 800c2aa:	4b27      	ldr	r3, [pc, #156]	; (800c348 <AddF_ReqDataToPC+0xf0>)
 800c2ac:	881b      	ldrh	r3, [r3, #0]
 800c2ae:	b2db      	uxtb	r3, r3
 800c2b0:	73fb      	strb	r3, [r7, #15]

	/* Data Range */
	// Status(MSB)
	//     (Display Slip, Buzzer ,  , End_Code , HeartBit )
	RS48501_TxBuf[8] = 0x00;
 800c2b2:	2300      	movs	r3, #0
 800c2b4:	743b      	strb	r3, [r7, #16]
	//Disable slip
	RS48501_TxBuf[8] = 0x00;
 800c2b6:	2300      	movs	r3, #0
 800c2b8:	743b      	strb	r3, [r7, #16]
	//
	RS48501_TxBuf[8] |= 0x00 << 1;
 800c2ba:	7c3b      	ldrb	r3, [r7, #16]
 800c2bc:	743b      	strb	r3, [r7, #16]
	//  LEVEL
	RS48501_TxBuf[8] |= ui.SMK_Level << 2;
 800c2be:	7c3b      	ldrb	r3, [r7, #16]
 800c2c0:	b25a      	sxtb	r2, r3
 800c2c2:	4b20      	ldr	r3, [pc, #128]	; (800c344 <AddF_ReqDataToPC+0xec>)
 800c2c4:	7c1b      	ldrb	r3, [r3, #16]
 800c2c6:	009b      	lsls	r3, r3, #2
 800c2c8:	b25b      	sxtb	r3, r3
 800c2ca:	4313      	orrs	r3, r2
 800c2cc:	b25b      	sxtb	r3, r3
 800c2ce:	b2db      	uxtb	r3, r3
 800c2d0:	743b      	strb	r3, [r7, #16]
//	RS48501_TxBuf[8] |= Adc.SMK_Level << 2;
	//Heartbeat
	RS48501_TxBuf[8] |= ui.HeartBit << 4;
 800c2d2:	7c3b      	ldrb	r3, [r7, #16]
 800c2d4:	b25a      	sxtb	r2, r3
 800c2d6:	4b1b      	ldr	r3, [pc, #108]	; (800c344 <AddF_ReqDataToPC+0xec>)
 800c2d8:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800c2dc:	011b      	lsls	r3, r3, #4
 800c2de:	b25b      	sxtb	r3, r3
 800c2e0:	4313      	orrs	r3, r2
 800c2e2:	b25b      	sxtb	r3, r3
 800c2e4:	b2db      	uxtb	r3, r3
 800c2e6:	743b      	strb	r3, [r7, #16]
//	RS48501_TxBuf[8] |= Button.Heatbit << 4;
//	RS48501_TxBuf[8] |= Button.Heatbit << 4;

	// Status(LSB)
	// Update Error Status
	if((Error.SHT30_Error == 1) || (EEPROM.Error == 1) || (RS485Rx.Checksum_Error == 1))
 800c2e8:	4b18      	ldr	r3, [pc, #96]	; (800c34c <AddF_ReqDataToPC+0xf4>)
 800c2ea:	88db      	ldrh	r3, [r3, #6]
 800c2ec:	2b01      	cmp	r3, #1
 800c2ee:	d009      	beq.n	800c304 <AddF_ReqDataToPC+0xac>
 800c2f0:	4b17      	ldr	r3, [pc, #92]	; (800c350 <AddF_ReqDataToPC+0xf8>)
 800c2f2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c2f6:	2b01      	cmp	r3, #1
 800c2f8:	d004      	beq.n	800c304 <AddF_ReqDataToPC+0xac>
 800c2fa:	4b16      	ldr	r3, [pc, #88]	; (800c354 <AddF_ReqDataToPC+0xfc>)
 800c2fc:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800c300:	2b01      	cmp	r3, #1
 800c302:	d129      	bne.n	800c358 <AddF_ReqDataToPC+0x100>
	{
		ui.Detection_Error = 1;
 800c304:	4b0f      	ldr	r3, [pc, #60]	; (800c344 <AddF_ReqDataToPC+0xec>)
 800c306:	2201      	movs	r2, #1
 800c308:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
		if(Error.SHT30_Error == 1){
 800c30c:	4b0f      	ldr	r3, [pc, #60]	; (800c34c <AddF_ReqDataToPC+0xf4>)
 800c30e:	88db      	ldrh	r3, [r3, #6]
 800c310:	2b01      	cmp	r3, #1
 800c312:	d103      	bne.n	800c31c <AddF_ReqDataToPC+0xc4>
			ui.ErrorCode = 0x01;
 800c314:	4b0b      	ldr	r3, [pc, #44]	; (800c344 <AddF_ReqDataToPC+0xec>)
 800c316:	2201      	movs	r2, #1
 800c318:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
		}
		if(EEPROM.Error == 1){
 800c31c:	4b0c      	ldr	r3, [pc, #48]	; (800c350 <AddF_ReqDataToPC+0xf8>)
 800c31e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c322:	2b01      	cmp	r3, #1
 800c324:	d103      	bne.n	800c32e <AddF_ReqDataToPC+0xd6>
			ui.ErrorCode = 0x02;
 800c326:	4b07      	ldr	r3, [pc, #28]	; (800c344 <AddF_ReqDataToPC+0xec>)
 800c328:	2202      	movs	r2, #2
 800c32a:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
		}
		if(RS485Rx.Checksum_Error == 1){
 800c32e:	4b09      	ldr	r3, [pc, #36]	; (800c354 <AddF_ReqDataToPC+0xfc>)
 800c330:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800c334:	2b01      	cmp	r3, #1
 800c336:	d117      	bne.n	800c368 <AddF_ReqDataToPC+0x110>
			ui.ErrorCode = 0x03;
 800c338:	4b02      	ldr	r3, [pc, #8]	; (800c344 <AddF_ReqDataToPC+0xec>)
 800c33a:	2203      	movs	r2, #3
 800c33c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
		if(RS485Rx.Checksum_Error == 1){
 800c340:	e012      	b.n	800c368 <AddF_ReqDataToPC+0x110>
 800c342:	bf00      	nop
 800c344:	200004f0 	.word	0x200004f0
 800c348:	20000572 	.word	0x20000572
 800c34c:	200006d4 	.word	0x200006d4
 800c350:	20000298 	.word	0x20000298
 800c354:	20000574 	.word	0x20000574
		}
	}
	else{
		ui.ErrorCode = 0x00;
 800c358:	4bad      	ldr	r3, [pc, #692]	; (800c610 <AddF_ReqDataToPC+0x3b8>)
 800c35a:	2200      	movs	r2, #0
 800c35c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
		ui.Detection_Error = 0;
 800c360:	4bab      	ldr	r3, [pc, #684]	; (800c610 <AddF_ReqDataToPC+0x3b8>)
 800c362:	2200      	movs	r2, #0
 800c364:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
	}
	RS48501_TxBuf[9] = 0x00;	// Status byte init
 800c368:	2300      	movs	r3, #0
 800c36a:	747b      	strb	r3, [r7, #17]
    // Running
	RS48501_TxBuf[9] = ui.Status.Bit.RUNNING;
 800c36c:	4ba8      	ldr	r3, [pc, #672]	; (800c610 <AddF_ReqDataToPC+0x3b8>)
 800c36e:	785b      	ldrb	r3, [r3, #1]
 800c370:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800c374:	b2db      	uxtb	r3, r3
 800c376:	747b      	strb	r3, [r7, #17]
	// 
	RS48501_TxBuf[9] |= (ui.Status.Bit.SMOKE_DETECT << 1);//(RS485Tx.smoke_detect_on_bit << 1);
 800c378:	7c7b      	ldrb	r3, [r7, #17]
 800c37a:	b25a      	sxtb	r2, r3
 800c37c:	4ba4      	ldr	r3, [pc, #656]	; (800c610 <AddF_ReqDataToPC+0x3b8>)
 800c37e:	785b      	ldrb	r3, [r3, #1]
 800c380:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800c384:	b2db      	uxtb	r3, r3
 800c386:	005b      	lsls	r3, r3, #1
 800c388:	b25b      	sxtb	r3, r3
 800c38a:	4313      	orrs	r3, r2
 800c38c:	b25b      	sxtb	r3, r3
 800c38e:	b2db      	uxtb	r3, r3
 800c390:	747b      	strb	r3, [r7, #17]
	// 
	RS48501_TxBuf[9] |= (ui.temp_warring_bit << 2);
 800c392:	7c7b      	ldrb	r3, [r7, #17]
 800c394:	b25a      	sxtb	r2, r3
 800c396:	4b9e      	ldr	r3, [pc, #632]	; (800c610 <AddF_ReqDataToPC+0x3b8>)
 800c398:	7ddb      	ldrb	r3, [r3, #23]
 800c39a:	009b      	lsls	r3, r3, #2
 800c39c:	b25b      	sxtb	r3, r3
 800c39e:	4313      	orrs	r3, r2
 800c3a0:	b25b      	sxtb	r3, r3
 800c3a2:	b2db      	uxtb	r3, r3
 800c3a4:	747b      	strb	r3, [r7, #17]
	// 
	RS48501_TxBuf[9] |= (ui.temp_alarm_bit << 3);
 800c3a6:	7c7b      	ldrb	r3, [r7, #17]
 800c3a8:	b25a      	sxtb	r2, r3
 800c3aa:	4b99      	ldr	r3, [pc, #612]	; (800c610 <AddF_ReqDataToPC+0x3b8>)
 800c3ac:	7e1b      	ldrb	r3, [r3, #24]
 800c3ae:	00db      	lsls	r3, r3, #3
 800c3b0:	b25b      	sxtb	r3, r3
 800c3b2:	4313      	orrs	r3, r2
 800c3b4:	b25b      	sxtb	r3, r3
 800c3b6:	b2db      	uxtb	r3, r3
 800c3b8:	747b      	strb	r3, [r7, #17]
	// 
	RS48501_TxBuf[9] |= (ui.Detection_Error << 4);
 800c3ba:	7c7b      	ldrb	r3, [r7, #17]
 800c3bc:	b25a      	sxtb	r2, r3
 800c3be:	4b94      	ldr	r3, [pc, #592]	; (800c610 <AddF_ReqDataToPC+0x3b8>)
 800c3c0:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800c3c4:	011b      	lsls	r3, r3, #4
 800c3c6:	b25b      	sxtb	r3, r3
 800c3c8:	4313      	orrs	r3, r2
 800c3ca:	b25b      	sxtb	r3, r3
 800c3cc:	b2db      	uxtb	r3, r3
 800c3ce:	747b      	strb	r3, [r7, #17]
	// enable/disable
	RS48501_TxBuf[9] |= (ui.temp_alarm_enable << 5);
 800c3d0:	7c7b      	ldrb	r3, [r7, #17]
 800c3d2:	b25a      	sxtb	r2, r3
 800c3d4:	4b8e      	ldr	r3, [pc, #568]	; (800c610 <AddF_ReqDataToPC+0x3b8>)
 800c3d6:	7d9b      	ldrb	r3, [r3, #22]
 800c3d8:	015b      	lsls	r3, r3, #5
 800c3da:	b25b      	sxtb	r3, r3
 800c3dc:	4313      	orrs	r3, r2
 800c3de:	b25b      	sxtb	r3, r3
 800c3e0:	b2db      	uxtb	r3, r3
 800c3e2:	747b      	strb	r3, [r7, #17]
	//  
	RS48501_TxBuf[9] |= (ui.temp_warring_maintain_bit << 6);
 800c3e4:	7c7b      	ldrb	r3, [r7, #17]
 800c3e6:	b25a      	sxtb	r2, r3
 800c3e8:	4b89      	ldr	r3, [pc, #548]	; (800c610 <AddF_ReqDataToPC+0x3b8>)
 800c3ea:	7e5b      	ldrb	r3, [r3, #25]
 800c3ec:	019b      	lsls	r3, r3, #6
 800c3ee:	b25b      	sxtb	r3, r3
 800c3f0:	4313      	orrs	r3, r2
 800c3f2:	b25b      	sxtb	r3, r3
 800c3f4:	b2db      	uxtb	r3, r3
 800c3f6:	747b      	strb	r3, [r7, #17]
	//  
	RS48501_TxBuf[9] |= (ui.temp_alarm_maintain_bit << 7);
 800c3f8:	7c7b      	ldrb	r3, [r7, #17]
 800c3fa:	b25a      	sxtb	r2, r3
 800c3fc:	4b84      	ldr	r3, [pc, #528]	; (800c610 <AddF_ReqDataToPC+0x3b8>)
 800c3fe:	7e9b      	ldrb	r3, [r3, #26]
 800c400:	01db      	lsls	r3, r3, #7
 800c402:	b25b      	sxtb	r3, r3
 800c404:	4313      	orrs	r3, r2
 800c406:	b25b      	sxtb	r3, r3
 800c408:	b2db      	uxtb	r3, r3
 800c40a:	747b      	strb	r3, [r7, #17]

	//ErrorCode
	RS48501_TxBuf[10] = ui.ErrorCode;
 800c40c:	4b80      	ldr	r3, [pc, #512]	; (800c610 <AddF_ReqDataToPC+0x3b8>)
 800c40e:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800c412:	74bb      	strb	r3, [r7, #18]

	// Update Analog Data
	// / 
	// / ,  
	RS485Rx.ff_cTemp_warring_R = ((int16_t)((ui.temp_warring+0.001) * 100));
 800c414:	4b7e      	ldr	r3, [pc, #504]	; (800c610 <AddF_ReqDataToPC+0x3b8>)
 800c416:	69db      	ldr	r3, [r3, #28]
 800c418:	4618      	mov	r0, r3
 800c41a:	f7fc f861 	bl	80084e0 <__aeabi_f2d>
 800c41e:	a37a      	add	r3, pc, #488	; (adr r3, 800c608 <AddF_ReqDataToPC+0x3b0>)
 800c420:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c424:	f7fb fefe 	bl	8008224 <__adddf3>
 800c428:	4602      	mov	r2, r0
 800c42a:	460b      	mov	r3, r1
 800c42c:	4610      	mov	r0, r2
 800c42e:	4619      	mov	r1, r3
 800c430:	f04f 0200 	mov.w	r2, #0
 800c434:	4b77      	ldr	r3, [pc, #476]	; (800c614 <AddF_ReqDataToPC+0x3bc>)
 800c436:	f7fc f8ab 	bl	8008590 <__aeabi_dmul>
 800c43a:	4602      	mov	r2, r0
 800c43c:	460b      	mov	r3, r1
 800c43e:	4610      	mov	r0, r2
 800c440:	4619      	mov	r1, r3
 800c442:	f7fc fb3f 	bl	8008ac4 <__aeabi_d2iz>
 800c446:	4603      	mov	r3, r0
 800c448:	b21a      	sxth	r2, r3
 800c44a:	4b73      	ldr	r3, [pc, #460]	; (800c618 <AddF_ReqDataToPC+0x3c0>)
 800c44c:	815a      	strh	r2, [r3, #10]
	RS485Rx.ff_cTemp_alarm_R = ((int16_t)((ui.temp_alarm+0.001) * 100));
 800c44e:	4b70      	ldr	r3, [pc, #448]	; (800c610 <AddF_ReqDataToPC+0x3b8>)
 800c450:	6a1b      	ldr	r3, [r3, #32]
 800c452:	4618      	mov	r0, r3
 800c454:	f7fc f844 	bl	80084e0 <__aeabi_f2d>
 800c458:	a36b      	add	r3, pc, #428	; (adr r3, 800c608 <AddF_ReqDataToPC+0x3b0>)
 800c45a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c45e:	f7fb fee1 	bl	8008224 <__adddf3>
 800c462:	4602      	mov	r2, r0
 800c464:	460b      	mov	r3, r1
 800c466:	4610      	mov	r0, r2
 800c468:	4619      	mov	r1, r3
 800c46a:	f04f 0200 	mov.w	r2, #0
 800c46e:	4b69      	ldr	r3, [pc, #420]	; (800c614 <AddF_ReqDataToPC+0x3bc>)
 800c470:	f7fc f88e 	bl	8008590 <__aeabi_dmul>
 800c474:	4602      	mov	r2, r0
 800c476:	460b      	mov	r3, r1
 800c478:	4610      	mov	r0, r2
 800c47a:	4619      	mov	r1, r3
 800c47c:	f7fc fb22 	bl	8008ac4 <__aeabi_d2iz>
 800c480:	4603      	mov	r3, r0
 800c482:	b21a      	sxth	r2, r3
 800c484:	4b64      	ldr	r3, [pc, #400]	; (800c618 <AddF_ReqDataToPC+0x3c0>)
 800c486:	811a      	strh	r2, [r3, #8]
	//ui.co_100times = ((uint16_t)((ui.Warring_Deviation+0.001) * 100));

	// (  ,  )
	intTmp = (ui.temp_100times / 10) * 10;
 800c488:	4b61      	ldr	r3, [pc, #388]	; (800c610 <AddF_ReqDataToPC+0x3b8>)
 800c48a:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800c48e:	4a63      	ldr	r2, [pc, #396]	; (800c61c <AddF_ReqDataToPC+0x3c4>)
 800c490:	fb82 1203 	smull	r1, r2, r2, r3
 800c494:	1092      	asrs	r2, r2, #2
 800c496:	17db      	asrs	r3, r3, #31
 800c498:	1ad3      	subs	r3, r2, r3
 800c49a:	b21b      	sxth	r3, r3
 800c49c:	b29b      	uxth	r3, r3
 800c49e:	461a      	mov	r2, r3
 800c4a0:	0092      	lsls	r2, r2, #2
 800c4a2:	4413      	add	r3, r2
 800c4a4:	005b      	lsls	r3, r3, #1
 800c4a6:	b29b      	uxth	r3, r3
 800c4a8:	847b      	strh	r3, [r7, #34]	; 0x22
	RS48501_TxBuf[11] = (uint8_t)(intTmp >> 8);
 800c4aa:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 800c4ae:	121b      	asrs	r3, r3, #8
 800c4b0:	b21b      	sxth	r3, r3
 800c4b2:	b2db      	uxtb	r3, r3
 800c4b4:	74fb      	strb	r3, [r7, #19]
	RS48501_TxBuf[12] = (uint8_t)(intTmp & 0xFF);
 800c4b6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800c4b8:	b2db      	uxtb	r3, r3
 800c4ba:	753b      	strb	r3, [r7, #20]
	// (  ,  )
	intTmp = (ui.humi_100times / 10) * 10;
 800c4bc:	4b54      	ldr	r3, [pc, #336]	; (800c610 <AddF_ReqDataToPC+0x3b8>)
 800c4be:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800c4c2:	4a56      	ldr	r2, [pc, #344]	; (800c61c <AddF_ReqDataToPC+0x3c4>)
 800c4c4:	fb82 1203 	smull	r1, r2, r2, r3
 800c4c8:	1092      	asrs	r2, r2, #2
 800c4ca:	17db      	asrs	r3, r3, #31
 800c4cc:	1ad3      	subs	r3, r2, r3
 800c4ce:	b21b      	sxth	r3, r3
 800c4d0:	b29b      	uxth	r3, r3
 800c4d2:	461a      	mov	r2, r3
 800c4d4:	0092      	lsls	r2, r2, #2
 800c4d6:	4413      	add	r3, r2
 800c4d8:	005b      	lsls	r3, r3, #1
 800c4da:	b29b      	uxth	r3, r3
 800c4dc:	847b      	strh	r3, [r7, #34]	; 0x22
	RS48501_TxBuf[13] = (uint8_t)(intTmp >> 8);
 800c4de:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 800c4e2:	121b      	asrs	r3, r3, #8
 800c4e4:	b21b      	sxth	r3, r3
 800c4e6:	b2db      	uxtb	r3, r3
 800c4e8:	757b      	strb	r3, [r7, #21]
	RS48501_TxBuf[14] = (uint8_t)(intTmp & 0xFF);
 800c4ea:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800c4ec:	b2db      	uxtb	r3, r3
 800c4ee:	75bb      	strb	r3, [r7, #22]
		}
	}
	else
	{*/
		//  (  ,  )
		intTmp = (RS485Rx.ff_cTemp_warring_R / 10) * 10;
 800c4f0:	4b49      	ldr	r3, [pc, #292]	; (800c618 <AddF_ReqDataToPC+0x3c0>)
 800c4f2:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 800c4f6:	4a49      	ldr	r2, [pc, #292]	; (800c61c <AddF_ReqDataToPC+0x3c4>)
 800c4f8:	fb82 1203 	smull	r1, r2, r2, r3
 800c4fc:	1092      	asrs	r2, r2, #2
 800c4fe:	17db      	asrs	r3, r3, #31
 800c500:	1ad3      	subs	r3, r2, r3
 800c502:	b21b      	sxth	r3, r3
 800c504:	b29b      	uxth	r3, r3
 800c506:	461a      	mov	r2, r3
 800c508:	0092      	lsls	r2, r2, #2
 800c50a:	4413      	add	r3, r2
 800c50c:	005b      	lsls	r3, r3, #1
 800c50e:	b29b      	uxth	r3, r3
 800c510:	847b      	strh	r3, [r7, #34]	; 0x22
		RS48501_TxBuf[15] = (uint8_t)(intTmp >> 8);
 800c512:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 800c516:	121b      	asrs	r3, r3, #8
 800c518:	b21b      	sxth	r3, r3
 800c51a:	b2db      	uxtb	r3, r3
 800c51c:	75fb      	strb	r3, [r7, #23]
		RS48501_TxBuf[16] = (uint8_t)(intTmp & 0xFF);
 800c51e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800c520:	b2db      	uxtb	r3, r3
 800c522:	763b      	strb	r3, [r7, #24]
		//  (  ,  )
		intTmp = (RS485Rx.ff_cTemp_alarm_R / 10) * 10;
 800c524:	4b3c      	ldr	r3, [pc, #240]	; (800c618 <AddF_ReqDataToPC+0x3c0>)
 800c526:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800c52a:	4a3c      	ldr	r2, [pc, #240]	; (800c61c <AddF_ReqDataToPC+0x3c4>)
 800c52c:	fb82 1203 	smull	r1, r2, r2, r3
 800c530:	1092      	asrs	r2, r2, #2
 800c532:	17db      	asrs	r3, r3, #31
 800c534:	1ad3      	subs	r3, r2, r3
 800c536:	b21b      	sxth	r3, r3
 800c538:	b29b      	uxth	r3, r3
 800c53a:	461a      	mov	r2, r3
 800c53c:	0092      	lsls	r2, r2, #2
 800c53e:	4413      	add	r3, r2
 800c540:	005b      	lsls	r3, r3, #1
 800c542:	b29b      	uxth	r3, r3
 800c544:	847b      	strh	r3, [r7, #34]	; 0x22
		RS48501_TxBuf[17] = (uint8_t)(intTmp >> 8);
 800c546:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 800c54a:	121b      	asrs	r3, r3, #8
 800c54c:	b21b      	sxth	r3, r3
 800c54e:	b2db      	uxtb	r3, r3
 800c550:	767b      	strb	r3, [r7, #25]
		RS48501_TxBuf[18] = (uint8_t)(intTmp & 0xFF);
 800c552:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800c554:	b2db      	uxtb	r3, r3
 800c556:	76bb      	strb	r3, [r7, #26]
		//   (  ,  )
		intTmp = (ui.co_100times / 10) * 10;
 800c558:	4b2d      	ldr	r3, [pc, #180]	; (800c610 <AddF_ReqDataToPC+0x3b8>)
 800c55a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800c55e:	4a2f      	ldr	r2, [pc, #188]	; (800c61c <AddF_ReqDataToPC+0x3c4>)
 800c560:	fb82 1203 	smull	r1, r2, r2, r3
 800c564:	1092      	asrs	r2, r2, #2
 800c566:	17db      	asrs	r3, r3, #31
 800c568:	1ad3      	subs	r3, r2, r3
 800c56a:	b21b      	sxth	r3, r3
 800c56c:	b29b      	uxth	r3, r3
 800c56e:	461a      	mov	r2, r3
 800c570:	0092      	lsls	r2, r2, #2
 800c572:	4413      	add	r3, r2
 800c574:	005b      	lsls	r3, r3, #1
 800c576:	b29b      	uxth	r3, r3
 800c578:	847b      	strh	r3, [r7, #34]	; 0x22
		RS48501_TxBuf[19] = (uint8_t)(intTmp >> 8);
 800c57a:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 800c57e:	121b      	asrs	r3, r3, #8
 800c580:	b21b      	sxth	r3, r3
 800c582:	b2db      	uxtb	r3, r3
 800c584:	76fb      	strb	r3, [r7, #27]
		RS48501_TxBuf[20] = (uint8_t)(intTmp & 0xFF);
 800c586:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800c588:	b2db      	uxtb	r3, r3
 800c58a:	773b      	strb	r3, [r7, #28]
	//}

	//  
	checksum = 0;
 800c58c:	2300      	movs	r3, #0
 800c58e:	84fb      	strh	r3, [r7, #38]	; 0x26
	for (ii = 1; ii < 21 ; ii++)
 800c590:	2301      	movs	r3, #1
 800c592:	84bb      	strh	r3, [r7, #36]	; 0x24
 800c594:	e00b      	b.n	800c5ae <AddF_ReqDataToPC+0x356>
	{
		checksum += RS48501_TxBuf[ii];
 800c596:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c598:	3328      	adds	r3, #40	; 0x28
 800c59a:	443b      	add	r3, r7
 800c59c:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 800c5a0:	b29a      	uxth	r2, r3
 800c5a2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800c5a4:	4413      	add	r3, r2
 800c5a6:	84fb      	strh	r3, [r7, #38]	; 0x26
	for (ii = 1; ii < 21 ; ii++)
 800c5a8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c5aa:	3301      	adds	r3, #1
 800c5ac:	84bb      	strh	r3, [r7, #36]	; 0x24
 800c5ae:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c5b0:	2b14      	cmp	r3, #20
 800c5b2:	d9f0      	bls.n	800c596 <AddF_ReqDataToPC+0x33e>
	}
	RS48501_TxBuf[21] = (uint8_t)(checksum >> 8);
 800c5b4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800c5b6:	0a1b      	lsrs	r3, r3, #8
 800c5b8:	b29b      	uxth	r3, r3
 800c5ba:	b2db      	uxtb	r3, r3
 800c5bc:	777b      	strb	r3, [r7, #29]
	RS48501_TxBuf[22] = (uint8_t)(checksum & 0xFF);
 800c5be:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800c5c0:	b2db      	uxtb	r3, r3
 800c5c2:	77bb      	strb	r3, [r7, #30]
	// 
	RS48501_TxBuf[23] = PACKET_ETX;
 800c5c4:	2345      	movs	r3, #69	; 0x45
 800c5c6:	77fb      	strb	r3, [r7, #31]

	if(ui.End_Code == 1)
 800c5c8:	4b11      	ldr	r3, [pc, #68]	; (800c610 <AddF_ReqDataToPC+0x3b8>)
 800c5ca:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800c5ce:	2b01      	cmp	r3, #1
 800c5d0:	d117      	bne.n	800c602 <AddF_ReqDataToPC+0x3aa>
	{
		RS48501_TxBuf[24] = ECODE_CR;
 800c5d2:	230d      	movs	r3, #13
 800c5d4:	f887 3020 	strb.w	r3, [r7, #32]
		RS48501_TxBuf[25] = ECODE_LF;
 800c5d8:	230a      	movs	r3, #10
 800c5da:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
		// Add Request Data Frame to RS485-1 SendFrame
		for (ii = 0; ii < 26 ; ii++)
 800c5de:	2300      	movs	r3, #0
 800c5e0:	84bb      	strh	r3, [r7, #36]	; 0x24
 800c5e2:	e00a      	b.n	800c5fa <AddF_ReqDataToPC+0x3a2>
		{
			RS48501_TxSendFrame[ii] = RS48501_TxBuf[ii];
 800c5e4:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800c5e6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c5e8:	3228      	adds	r2, #40	; 0x28
 800c5ea:	443a      	add	r2, r7
 800c5ec:	f812 1c20 	ldrb.w	r1, [r2, #-32]
 800c5f0:	4a0b      	ldr	r2, [pc, #44]	; (800c620 <AddF_ReqDataToPC+0x3c8>)
 800c5f2:	54d1      	strb	r1, [r2, r3]
		for (ii = 0; ii < 26 ; ii++)
 800c5f4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c5f6:	3301      	adds	r3, #1
 800c5f8:	84bb      	strh	r3, [r7, #36]	; 0x24
 800c5fa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c5fc:	2b19      	cmp	r3, #25
 800c5fe:	d9f1      	bls.n	800c5e4 <AddF_ReqDataToPC+0x38c>
 800c600:	e01e      	b.n	800c640 <AddF_ReqDataToPC+0x3e8>
		}
	}
	else
	{
		// Add Request Data Frame to RS485-1 SendFrame
		for (ii = 0; ii < 24 ; ii++)
 800c602:	2300      	movs	r3, #0
 800c604:	84bb      	strh	r3, [r7, #36]	; 0x24
 800c606:	e018      	b.n	800c63a <AddF_ReqDataToPC+0x3e2>
 800c608:	d2f1a9fc 	.word	0xd2f1a9fc
 800c60c:	3f50624d 	.word	0x3f50624d
 800c610:	200004f0 	.word	0x200004f0
 800c614:	40590000 	.word	0x40590000
 800c618:	20000574 	.word	0x20000574
 800c61c:	66666667 	.word	0x66666667
 800c620:	20000528 	.word	0x20000528
		{
			RS48501_TxSendFrame[ii] = RS48501_TxBuf[ii];
 800c624:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800c626:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c628:	3228      	adds	r2, #40	; 0x28
 800c62a:	443a      	add	r2, r7
 800c62c:	f812 1c20 	ldrb.w	r1, [r2, #-32]
 800c630:	4a0c      	ldr	r2, [pc, #48]	; (800c664 <AddF_ReqDataToPC+0x40c>)
 800c632:	54d1      	strb	r1, [r2, r3]
		for (ii = 0; ii < 24 ; ii++)
 800c634:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c636:	3301      	adds	r3, #1
 800c638:	84bb      	strh	r3, [r7, #36]	; 0x24
 800c63a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c63c:	2b17      	cmp	r3, #23
 800c63e:	d9f1      	bls.n	800c624 <AddF_ReqDataToPC+0x3cc>
		}
	}

	RS48501_TxPos++;
 800c640:	4b09      	ldr	r3, [pc, #36]	; (800c668 <AddF_ReqDataToPC+0x410>)
 800c642:	781b      	ldrb	r3, [r3, #0]
 800c644:	3301      	adds	r3, #1
 800c646:	b2da      	uxtb	r2, r3
 800c648:	4b07      	ldr	r3, [pc, #28]	; (800c668 <AddF_ReqDataToPC+0x410>)
 800c64a:	701a      	strb	r2, [r3, #0]
	if(RS48501_TxPos >= 20)	RS48501_TxPos = 0;
 800c64c:	4b06      	ldr	r3, [pc, #24]	; (800c668 <AddF_ReqDataToPC+0x410>)
 800c64e:	781b      	ldrb	r3, [r3, #0]
 800c650:	2b13      	cmp	r3, #19
 800c652:	d902      	bls.n	800c65a <AddF_ReqDataToPC+0x402>
 800c654:	4b04      	ldr	r3, [pc, #16]	; (800c668 <AddF_ReqDataToPC+0x410>)
 800c656:	2200      	movs	r2, #0
 800c658:	701a      	strb	r2, [r3, #0]
}
 800c65a:	bf00      	nop
 800c65c:	3728      	adds	r7, #40	; 0x28
 800c65e:	46bd      	mov	sp, r7
 800c660:	bd80      	pop	{r7, pc}
 800c662:	bf00      	nop
 800c664:	20000528 	.word	0x20000528
 800c668:	20000524 	.word	0x20000524

0800c66c <AddF_CmdReqToPC>:

/* Example: Sensor --> PC : AddF_CmdReqToPC(0,18,0x05A1,0x01~); */
void AddF_CmdReqToPC(uint16_t size, uint16_t cmd, uint8_t code, uint8_t error, uint8_t cmdAck)
{
 800c66c:	b490      	push	{r4, r7}
 800c66e:	b088      	sub	sp, #32
 800c670:	af00      	add	r7, sp, #0
 800c672:	4604      	mov	r4, r0
 800c674:	4608      	mov	r0, r1
 800c676:	4611      	mov	r1, r2
 800c678:	461a      	mov	r2, r3
 800c67a:	4623      	mov	r3, r4
 800c67c:	80fb      	strh	r3, [r7, #6]
 800c67e:	4603      	mov	r3, r0
 800c680:	80bb      	strh	r3, [r7, #4]
 800c682:	460b      	mov	r3, r1
 800c684:	70fb      	strb	r3, [r7, #3]
 800c686:	4613      	mov	r3, r2
 800c688:	70bb      	strb	r3, [r7, #2]
	uint8_t RS48502_TxBuf[20];
	uint16_t checksum;
	uint16_t ii;

	//
	RS48502_TxBuf[0] = PACKET_STX;
 800c68a:	2353      	movs	r3, #83	; 0x53
 800c68c:	723b      	strb	r3, [r7, #8]
	//Length 
	RS48502_TxBuf[1] = (uint8_t)(size>> 8);
 800c68e:	88fb      	ldrh	r3, [r7, #6]
 800c690:	0a1b      	lsrs	r3, r3, #8
 800c692:	b29b      	uxth	r3, r3
 800c694:	b2db      	uxtb	r3, r3
 800c696:	727b      	strb	r3, [r7, #9]
	RS48502_TxBuf[2] = (uint8_t)(size & 0xFF);
 800c698:	88fb      	ldrh	r3, [r7, #6]
 800c69a:	b2db      	uxtb	r3, r3
 800c69c:	72bb      	strb	r3, [r7, #10]
	//CMD
	RS48502_TxBuf[3] = (uint8_t)(cmd>> 8);
 800c69e:	88bb      	ldrh	r3, [r7, #4]
 800c6a0:	0a1b      	lsrs	r3, r3, #8
 800c6a2:	b29b      	uxth	r3, r3
 800c6a4:	b2db      	uxtb	r3, r3
 800c6a6:	72fb      	strb	r3, [r7, #11]
	RS48502_TxBuf[4] = (uint8_t)(cmd & 0xFF);
 800c6a8:	88bb      	ldrh	r3, [r7, #4]
 800c6aa:	b2db      	uxtb	r3, r3
 800c6ac:	733b      	strb	r3, [r7, #12]
	//code
	RS48502_TxBuf[5] = code;
 800c6ae:	78fb      	ldrb	r3, [r7, #3]
 800c6b0:	737b      	strb	r3, [r7, #13]

	// Count
	 ui.TxCount ++;
 800c6b2:	4b3d      	ldr	r3, [pc, #244]	; (800c7a8 <AddF_CmdReqToPC+0x13c>)
 800c6b4:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 800c6b8:	3301      	adds	r3, #1
 800c6ba:	b2da      	uxtb	r2, r3
 800c6bc:	4b3a      	ldr	r3, [pc, #232]	; (800c7a8 <AddF_CmdReqToPC+0x13c>)
 800c6be:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
	RS48502_TxBuf[6] = ui.TxCount;
 800c6c2:	4b39      	ldr	r3, [pc, #228]	; (800c7a8 <AddF_CmdReqToPC+0x13c>)
 800c6c4:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 800c6c8:	73bb      	strb	r3, [r7, #14]
	// ID
	RS48502_TxBuf[7] = HsdID;
 800c6ca:	4b38      	ldr	r3, [pc, #224]	; (800c7ac <AddF_CmdReqToPC+0x140>)
 800c6cc:	881b      	ldrh	r3, [r3, #0]
 800c6ce:	b2db      	uxtb	r3, r3
 800c6d0:	73fb      	strb	r3, [r7, #15]

	/* Data Range */
	RS48502_TxBuf[8] = error;	 //  
 800c6d2:	78bb      	ldrb	r3, [r7, #2]
 800c6d4:	743b      	strb	r3, [r7, #16]
	RS48502_TxBuf[9] = cmdAck;   //    
 800c6d6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800c6da:	747b      	strb	r3, [r7, #17]
	// Dummy Data
	RS48502_TxBuf[10] = 0;
 800c6dc:	2300      	movs	r3, #0
 800c6de:	74bb      	strb	r3, [r7, #18]
	RS48502_TxBuf[11] = 0;
 800c6e0:	2300      	movs	r3, #0
 800c6e2:	74fb      	strb	r3, [r7, #19]
	RS48502_TxBuf[12] = 0;
 800c6e4:	2300      	movs	r3, #0
 800c6e6:	753b      	strb	r3, [r7, #20]
	RS48502_TxBuf[13] = 0;
 800c6e8:	2300      	movs	r3, #0
 800c6ea:	757b      	strb	r3, [r7, #21]
	RS48502_TxBuf[14] = 0;
 800c6ec:	2300      	movs	r3, #0
 800c6ee:	75bb      	strb	r3, [r7, #22]

	//  
	checksum = 0;
 800c6f0:	2300      	movs	r3, #0
 800c6f2:	83fb      	strh	r3, [r7, #30]
	for (ii = 1; ii < 15 ; ii++)
 800c6f4:	2301      	movs	r3, #1
 800c6f6:	83bb      	strh	r3, [r7, #28]
 800c6f8:	e00b      	b.n	800c712 <AddF_CmdReqToPC+0xa6>
	{
		checksum += RS48502_TxBuf[ii];
 800c6fa:	8bbb      	ldrh	r3, [r7, #28]
 800c6fc:	3320      	adds	r3, #32
 800c6fe:	443b      	add	r3, r7
 800c700:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 800c704:	b29a      	uxth	r2, r3
 800c706:	8bfb      	ldrh	r3, [r7, #30]
 800c708:	4413      	add	r3, r2
 800c70a:	83fb      	strh	r3, [r7, #30]
	for (ii = 1; ii < 15 ; ii++)
 800c70c:	8bbb      	ldrh	r3, [r7, #28]
 800c70e:	3301      	adds	r3, #1
 800c710:	83bb      	strh	r3, [r7, #28]
 800c712:	8bbb      	ldrh	r3, [r7, #28]
 800c714:	2b0e      	cmp	r3, #14
 800c716:	d9f0      	bls.n	800c6fa <AddF_CmdReqToPC+0x8e>
	}
	RS48502_TxBuf[15] = (uint8_t)(checksum >> 8);
 800c718:	8bfb      	ldrh	r3, [r7, #30]
 800c71a:	0a1b      	lsrs	r3, r3, #8
 800c71c:	b29b      	uxth	r3, r3
 800c71e:	b2db      	uxtb	r3, r3
 800c720:	75fb      	strb	r3, [r7, #23]
	RS48502_TxBuf[16] = (uint8_t)(checksum & 0xFF);
 800c722:	8bfb      	ldrh	r3, [r7, #30]
 800c724:	b2db      	uxtb	r3, r3
 800c726:	763b      	strb	r3, [r7, #24]
	// 
	RS48502_TxBuf[17] = PACKET_ETX;
 800c728:	2345      	movs	r3, #69	; 0x45
 800c72a:	767b      	strb	r3, [r7, #25]

	if(ui.End_Code == 1)
 800c72c:	4b1e      	ldr	r3, [pc, #120]	; (800c7a8 <AddF_CmdReqToPC+0x13c>)
 800c72e:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800c732:	2b01      	cmp	r3, #1
 800c734:	d115      	bne.n	800c762 <AddF_CmdReqToPC+0xf6>
	{
		RS48502_TxBuf[18] = ECODE_CR;
 800c736:	230d      	movs	r3, #13
 800c738:	76bb      	strb	r3, [r7, #26]
		RS48502_TxBuf[19] = ECODE_LF;
 800c73a:	230a      	movs	r3, #10
 800c73c:	76fb      	strb	r3, [r7, #27]
		// Add Request Data Frame to RS485-1 SendFrame
		for (ii = 0; ii < 20 ; ii++)
 800c73e:	2300      	movs	r3, #0
 800c740:	83bb      	strh	r3, [r7, #28]
 800c742:	e00a      	b.n	800c75a <AddF_CmdReqToPC+0xee>
		{
			RS48501_TxSendFrame[ii] = RS48502_TxBuf[ii];
 800c744:	8bba      	ldrh	r2, [r7, #28]
 800c746:	8bbb      	ldrh	r3, [r7, #28]
 800c748:	3220      	adds	r2, #32
 800c74a:	443a      	add	r2, r7
 800c74c:	f812 1c18 	ldrb.w	r1, [r2, #-24]
 800c750:	4a17      	ldr	r2, [pc, #92]	; (800c7b0 <AddF_CmdReqToPC+0x144>)
 800c752:	54d1      	strb	r1, [r2, r3]
		for (ii = 0; ii < 20 ; ii++)
 800c754:	8bbb      	ldrh	r3, [r7, #28]
 800c756:	3301      	adds	r3, #1
 800c758:	83bb      	strh	r3, [r7, #28]
 800c75a:	8bbb      	ldrh	r3, [r7, #28]
 800c75c:	2b13      	cmp	r3, #19
 800c75e:	d9f1      	bls.n	800c744 <AddF_CmdReqToPC+0xd8>
 800c760:	e010      	b.n	800c784 <AddF_CmdReqToPC+0x118>
		}
	}
	else
	{
		// Add Data Request Frame to RS485-1 SendFrame
		for (ii = 0; ii < 18 ; ii++)
 800c762:	2300      	movs	r3, #0
 800c764:	83bb      	strh	r3, [r7, #28]
 800c766:	e00a      	b.n	800c77e <AddF_CmdReqToPC+0x112>
		{
			RS48501_TxSendFrame[ii] = RS48502_TxBuf[ii];
 800c768:	8bba      	ldrh	r2, [r7, #28]
 800c76a:	8bbb      	ldrh	r3, [r7, #28]
 800c76c:	3220      	adds	r2, #32
 800c76e:	443a      	add	r2, r7
 800c770:	f812 1c18 	ldrb.w	r1, [r2, #-24]
 800c774:	4a0e      	ldr	r2, [pc, #56]	; (800c7b0 <AddF_CmdReqToPC+0x144>)
 800c776:	54d1      	strb	r1, [r2, r3]
		for (ii = 0; ii < 18 ; ii++)
 800c778:	8bbb      	ldrh	r3, [r7, #28]
 800c77a:	3301      	adds	r3, #1
 800c77c:	83bb      	strh	r3, [r7, #28]
 800c77e:	8bbb      	ldrh	r3, [r7, #28]
 800c780:	2b11      	cmp	r3, #17
 800c782:	d9f1      	bls.n	800c768 <AddF_CmdReqToPC+0xfc>
		}
	}

	RS48501_TxPos++;
 800c784:	4b0b      	ldr	r3, [pc, #44]	; (800c7b4 <AddF_CmdReqToPC+0x148>)
 800c786:	781b      	ldrb	r3, [r3, #0]
 800c788:	3301      	adds	r3, #1
 800c78a:	b2da      	uxtb	r2, r3
 800c78c:	4b09      	ldr	r3, [pc, #36]	; (800c7b4 <AddF_CmdReqToPC+0x148>)
 800c78e:	701a      	strb	r2, [r3, #0]
	if(RS48501_TxPos >= 20)	RS48501_TxPos = 0;
 800c790:	4b08      	ldr	r3, [pc, #32]	; (800c7b4 <AddF_CmdReqToPC+0x148>)
 800c792:	781b      	ldrb	r3, [r3, #0]
 800c794:	2b13      	cmp	r3, #19
 800c796:	d902      	bls.n	800c79e <AddF_CmdReqToPC+0x132>
 800c798:	4b06      	ldr	r3, [pc, #24]	; (800c7b4 <AddF_CmdReqToPC+0x148>)
 800c79a:	2200      	movs	r2, #0
 800c79c:	701a      	strb	r2, [r3, #0]
}
 800c79e:	bf00      	nop
 800c7a0:	3720      	adds	r7, #32
 800c7a2:	46bd      	mov	sp, r7
 800c7a4:	bc90      	pop	{r4, r7}
 800c7a6:	4770      	bx	lr
 800c7a8:	200004f0 	.word	0x200004f0
 800c7ac:	20000572 	.word	0x20000572
 800c7b0:	20000528 	.word	0x20000528
 800c7b4:	20000524 	.word	0x20000524

0800c7b8 <AddF_CmdReqToPC_Val>:
void AddF_CmdReqToPC_Val(uint16_t size, uint16_t cmd, uint8_t code, uint8_t error, int16_t data1, int16_t data2)
{
 800c7b8:	b490      	push	{r4, r7}
 800c7ba:	b08a      	sub	sp, #40	; 0x28
 800c7bc:	af00      	add	r7, sp, #0
 800c7be:	4604      	mov	r4, r0
 800c7c0:	4608      	mov	r0, r1
 800c7c2:	4611      	mov	r1, r2
 800c7c4:	461a      	mov	r2, r3
 800c7c6:	4623      	mov	r3, r4
 800c7c8:	80fb      	strh	r3, [r7, #6]
 800c7ca:	4603      	mov	r3, r0
 800c7cc:	80bb      	strh	r3, [r7, #4]
 800c7ce:	460b      	mov	r3, r1
 800c7d0:	70fb      	strb	r3, [r7, #3]
 800c7d2:	4613      	mov	r3, r2
 800c7d4:	70bb      	strb	r3, [r7, #2]
	uint8_t RS48502_TxBuf[20];
	uint16_t checksum, ii;
	int16_t  intTmp;;

	//
	RS48502_TxBuf[0] = PACKET_STX;
 800c7d6:	2353      	movs	r3, #83	; 0x53
 800c7d8:	733b      	strb	r3, [r7, #12]
	//Length 
	RS48502_TxBuf[1] = (uint8_t)(size>> 8);
 800c7da:	88fb      	ldrh	r3, [r7, #6]
 800c7dc:	0a1b      	lsrs	r3, r3, #8
 800c7de:	b29b      	uxth	r3, r3
 800c7e0:	b2db      	uxtb	r3, r3
 800c7e2:	737b      	strb	r3, [r7, #13]
	RS48502_TxBuf[2] = (uint8_t)(size & 0xFF);
 800c7e4:	88fb      	ldrh	r3, [r7, #6]
 800c7e6:	b2db      	uxtb	r3, r3
 800c7e8:	73bb      	strb	r3, [r7, #14]
	//CMD
	RS48502_TxBuf[3] = (uint8_t)(cmd>> 8);
 800c7ea:	88bb      	ldrh	r3, [r7, #4]
 800c7ec:	0a1b      	lsrs	r3, r3, #8
 800c7ee:	b29b      	uxth	r3, r3
 800c7f0:	b2db      	uxtb	r3, r3
 800c7f2:	73fb      	strb	r3, [r7, #15]
	RS48502_TxBuf[4] = (uint8_t)(cmd & 0xFF);
 800c7f4:	88bb      	ldrh	r3, [r7, #4]
 800c7f6:	b2db      	uxtb	r3, r3
 800c7f8:	743b      	strb	r3, [r7, #16]
	//code
	RS48502_TxBuf[5] = code;
 800c7fa:	78fb      	ldrb	r3, [r7, #3]
 800c7fc:	747b      	strb	r3, [r7, #17]
	// Count
	ui.TxCount ++;
 800c7fe:	4b52      	ldr	r3, [pc, #328]	; (800c948 <AddF_CmdReqToPC_Val+0x190>)
 800c800:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 800c804:	3301      	adds	r3, #1
 800c806:	b2da      	uxtb	r2, r3
 800c808:	4b4f      	ldr	r3, [pc, #316]	; (800c948 <AddF_CmdReqToPC_Val+0x190>)
 800c80a:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
	RS48502_TxBuf[6] = ui.TxCount;
 800c80e:	4b4e      	ldr	r3, [pc, #312]	; (800c948 <AddF_CmdReqToPC_Val+0x190>)
 800c810:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 800c814:	74bb      	strb	r3, [r7, #18]

	// ID
	RS48502_TxBuf[7] = HsdID;
 800c816:	4b4d      	ldr	r3, [pc, #308]	; (800c94c <AddF_CmdReqToPC_Val+0x194>)
 800c818:	881b      	ldrh	r3, [r3, #0]
 800c81a:	b2db      	uxtb	r3, r3
 800c81c:	74fb      	strb	r3, [r7, #19]

	/* Data Range */
	RS48502_TxBuf[8] = error;	 //  
 800c81e:	78bb      	ldrb	r3, [r7, #2]
 800c820:	753b      	strb	r3, [r7, #20]
	intTmp = (data1 / 10) * 10;	 //   
 800c822:	f9b7 3030 	ldrsh.w	r3, [r7, #48]	; 0x30
 800c826:	4a4a      	ldr	r2, [pc, #296]	; (800c950 <AddF_CmdReqToPC_Val+0x198>)
 800c828:	fb82 1203 	smull	r1, r2, r2, r3
 800c82c:	1092      	asrs	r2, r2, #2
 800c82e:	17db      	asrs	r3, r3, #31
 800c830:	1ad3      	subs	r3, r2, r3
 800c832:	b21b      	sxth	r3, r3
 800c834:	b29b      	uxth	r3, r3
 800c836:	461a      	mov	r2, r3
 800c838:	0092      	lsls	r2, r2, #2
 800c83a:	4413      	add	r3, r2
 800c83c:	005b      	lsls	r3, r3, #1
 800c83e:	b29b      	uxth	r3, r3
 800c840:	847b      	strh	r3, [r7, #34]	; 0x22
	RS48502_TxBuf[9] = (uint8_t)(intTmp >> 8);
 800c842:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 800c846:	121b      	asrs	r3, r3, #8
 800c848:	b21b      	sxth	r3, r3
 800c84a:	b2db      	uxtb	r3, r3
 800c84c:	757b      	strb	r3, [r7, #21]
	RS48502_TxBuf[10] = (uint8_t)(intTmp  & 0xFF);
 800c84e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800c850:	b2db      	uxtb	r3, r3
 800c852:	75bb      	strb	r3, [r7, #22]
	intTmp = (data2 / 10) * 10;  //   
 800c854:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	; 0x34
 800c858:	4a3d      	ldr	r2, [pc, #244]	; (800c950 <AddF_CmdReqToPC_Val+0x198>)
 800c85a:	fb82 1203 	smull	r1, r2, r2, r3
 800c85e:	1092      	asrs	r2, r2, #2
 800c860:	17db      	asrs	r3, r3, #31
 800c862:	1ad3      	subs	r3, r2, r3
 800c864:	b21b      	sxth	r3, r3
 800c866:	b29b      	uxth	r3, r3
 800c868:	461a      	mov	r2, r3
 800c86a:	0092      	lsls	r2, r2, #2
 800c86c:	4413      	add	r3, r2
 800c86e:	005b      	lsls	r3, r3, #1
 800c870:	b29b      	uxth	r3, r3
 800c872:	847b      	strh	r3, [r7, #34]	; 0x22
	RS48502_TxBuf[11] = (uint8_t)(intTmp >> 8);
 800c874:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 800c878:	121b      	asrs	r3, r3, #8
 800c87a:	b21b      	sxth	r3, r3
 800c87c:	b2db      	uxtb	r3, r3
 800c87e:	75fb      	strb	r3, [r7, #23]
	RS48502_TxBuf[12] = (uint8_t)(intTmp  & 0xFF);
 800c880:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800c882:	b2db      	uxtb	r3, r3
 800c884:	763b      	strb	r3, [r7, #24]
	// Dummy Data
	RS48502_TxBuf[13] = 0;
 800c886:	2300      	movs	r3, #0
 800c888:	767b      	strb	r3, [r7, #25]
	RS48502_TxBuf[14] = 0;
 800c88a:	2300      	movs	r3, #0
 800c88c:	76bb      	strb	r3, [r7, #26]

	//  
	checksum = 0;
 800c88e:	2300      	movs	r3, #0
 800c890:	84fb      	strh	r3, [r7, #38]	; 0x26
	for (ii = 1; ii < 15 ; ii++)
 800c892:	2301      	movs	r3, #1
 800c894:	84bb      	strh	r3, [r7, #36]	; 0x24
 800c896:	e00b      	b.n	800c8b0 <AddF_CmdReqToPC_Val+0xf8>
	{
		checksum += RS48502_TxBuf[ii];
 800c898:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c89a:	3328      	adds	r3, #40	; 0x28
 800c89c:	443b      	add	r3, r7
 800c89e:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 800c8a2:	b29a      	uxth	r2, r3
 800c8a4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800c8a6:	4413      	add	r3, r2
 800c8a8:	84fb      	strh	r3, [r7, #38]	; 0x26
	for (ii = 1; ii < 15 ; ii++)
 800c8aa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c8ac:	3301      	adds	r3, #1
 800c8ae:	84bb      	strh	r3, [r7, #36]	; 0x24
 800c8b0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c8b2:	2b0e      	cmp	r3, #14
 800c8b4:	d9f0      	bls.n	800c898 <AddF_CmdReqToPC_Val+0xe0>
	}
	RS48502_TxBuf[15] = (uint8_t)(checksum >> 8);
 800c8b6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800c8b8:	0a1b      	lsrs	r3, r3, #8
 800c8ba:	b29b      	uxth	r3, r3
 800c8bc:	b2db      	uxtb	r3, r3
 800c8be:	76fb      	strb	r3, [r7, #27]
	RS48502_TxBuf[16] = (uint8_t)(checksum & 0xFF);
 800c8c0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800c8c2:	b2db      	uxtb	r3, r3
 800c8c4:	773b      	strb	r3, [r7, #28]
	// 
	RS48502_TxBuf[17] = PACKET_ETX;
 800c8c6:	2345      	movs	r3, #69	; 0x45
 800c8c8:	777b      	strb	r3, [r7, #29]

	if(ui.End_Code == 1)
 800c8ca:	4b1f      	ldr	r3, [pc, #124]	; (800c948 <AddF_CmdReqToPC_Val+0x190>)
 800c8cc:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800c8d0:	2b01      	cmp	r3, #1
 800c8d2:	d115      	bne.n	800c900 <AddF_CmdReqToPC_Val+0x148>
	{
		RS48502_TxBuf[18] = ECODE_CR;
 800c8d4:	230d      	movs	r3, #13
 800c8d6:	77bb      	strb	r3, [r7, #30]
		RS48502_TxBuf[19] = ECODE_LF;
 800c8d8:	230a      	movs	r3, #10
 800c8da:	77fb      	strb	r3, [r7, #31]
		// Add Request Data Frame to RS485-1 SendFrame
		for (ii = 0; ii < 20 ; ii++)
 800c8dc:	2300      	movs	r3, #0
 800c8de:	84bb      	strh	r3, [r7, #36]	; 0x24
 800c8e0:	e00a      	b.n	800c8f8 <AddF_CmdReqToPC_Val+0x140>
		{
			RS48501_TxSendFrame[ii] = RS48502_TxBuf[ii];
 800c8e2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800c8e4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c8e6:	3228      	adds	r2, #40	; 0x28
 800c8e8:	443a      	add	r2, r7
 800c8ea:	f812 1c1c 	ldrb.w	r1, [r2, #-28]
 800c8ee:	4a19      	ldr	r2, [pc, #100]	; (800c954 <AddF_CmdReqToPC_Val+0x19c>)
 800c8f0:	54d1      	strb	r1, [r2, r3]
		for (ii = 0; ii < 20 ; ii++)
 800c8f2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c8f4:	3301      	adds	r3, #1
 800c8f6:	84bb      	strh	r3, [r7, #36]	; 0x24
 800c8f8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c8fa:	2b13      	cmp	r3, #19
 800c8fc:	d9f1      	bls.n	800c8e2 <AddF_CmdReqToPC_Val+0x12a>
 800c8fe:	e010      	b.n	800c922 <AddF_CmdReqToPC_Val+0x16a>
		}
	}
	else
	{
		// Add Data Request Frame to RS485-1 SendFrame
		for (ii = 0; ii < 18 ; ii++)
 800c900:	2300      	movs	r3, #0
 800c902:	84bb      	strh	r3, [r7, #36]	; 0x24
 800c904:	e00a      	b.n	800c91c <AddF_CmdReqToPC_Val+0x164>
		{
			RS48501_TxSendFrame[ii] = RS48502_TxBuf[ii];
 800c906:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800c908:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c90a:	3228      	adds	r2, #40	; 0x28
 800c90c:	443a      	add	r2, r7
 800c90e:	f812 1c1c 	ldrb.w	r1, [r2, #-28]
 800c912:	4a10      	ldr	r2, [pc, #64]	; (800c954 <AddF_CmdReqToPC_Val+0x19c>)
 800c914:	54d1      	strb	r1, [r2, r3]
		for (ii = 0; ii < 18 ; ii++)
 800c916:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c918:	3301      	adds	r3, #1
 800c91a:	84bb      	strh	r3, [r7, #36]	; 0x24
 800c91c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c91e:	2b11      	cmp	r3, #17
 800c920:	d9f1      	bls.n	800c906 <AddF_CmdReqToPC_Val+0x14e>
		}
	}
	RS48501_TxPos++;
 800c922:	4b0d      	ldr	r3, [pc, #52]	; (800c958 <AddF_CmdReqToPC_Val+0x1a0>)
 800c924:	781b      	ldrb	r3, [r3, #0]
 800c926:	3301      	adds	r3, #1
 800c928:	b2da      	uxtb	r2, r3
 800c92a:	4b0b      	ldr	r3, [pc, #44]	; (800c958 <AddF_CmdReqToPC_Val+0x1a0>)
 800c92c:	701a      	strb	r2, [r3, #0]
	if(RS48501_TxPos >= 20)	RS48501_TxPos = 0;
 800c92e:	4b0a      	ldr	r3, [pc, #40]	; (800c958 <AddF_CmdReqToPC_Val+0x1a0>)
 800c930:	781b      	ldrb	r3, [r3, #0]
 800c932:	2b13      	cmp	r3, #19
 800c934:	d902      	bls.n	800c93c <AddF_CmdReqToPC_Val+0x184>
 800c936:	4b08      	ldr	r3, [pc, #32]	; (800c958 <AddF_CmdReqToPC_Val+0x1a0>)
 800c938:	2200      	movs	r2, #0
 800c93a:	701a      	strb	r2, [r3, #0]
}
 800c93c:	bf00      	nop
 800c93e:	3728      	adds	r7, #40	; 0x28
 800c940:	46bd      	mov	sp, r7
 800c942:	bc90      	pop	{r4, r7}
 800c944:	4770      	bx	lr
 800c946:	bf00      	nop
 800c948:	200004f0 	.word	0x200004f0
 800c94c:	20000572 	.word	0x20000572
 800c950:	66666667 	.word	0x66666667
 800c954:	20000528 	.word	0x20000528
 800c958:	20000524 	.word	0x20000524

0800c95c <RS48501_TxData>:
/* Example: Sensor --> PC : AddF_CmdReqToPC(0,18,0x05A1,0x01); */


void RS48501_TxData(void)
{
 800c95c:	b580      	push	{r7, lr}
 800c95e:	b082      	sub	sp, #8
 800c960:	af00      	add	r7, sp, #0
	uint16_t dataSize = 0;
 800c962:	2300      	movs	r3, #0
 800c964:	80fb      	strh	r3, [r7, #6]
	// RS48501 TX Start
	if(RS48501_TxPos != RS48501_TxEnd)
 800c966:	4b35      	ldr	r3, [pc, #212]	; (800ca3c <RS48501_TxData+0xe0>)
 800c968:	781a      	ldrb	r2, [r3, #0]
 800c96a:	4b35      	ldr	r3, [pc, #212]	; (800ca40 <RS48501_TxData+0xe4>)
 800c96c:	781b      	ldrb	r3, [r3, #0]
 800c96e:	429a      	cmp	r2, r3
 800c970:	d05f      	beq.n	800ca32 <RS48501_TxData+0xd6>
	{

		RS485_DE();
 800c972:	2201      	movs	r2, #1
 800c974:	2110      	movs	r1, #16
 800c976:	4833      	ldr	r0, [pc, #204]	; (800ca44 <RS48501_TxData+0xe8>)
 800c978:	f005 f8aa 	bl	8011ad0 <HAL_GPIO_WritePin>

		 if(ui.Protocol_Type == 0)
 800c97c:	4b32      	ldr	r3, [pc, #200]	; (800ca48 <RS48501_TxData+0xec>)
 800c97e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800c982:	2b00      	cmp	r3, #0
 800c984:	d123      	bne.n	800c9ce <RS48501_TxData+0x72>
		 {
			 if(Read_Data_Tx[1] == 0x03)
 800c986:	4b31      	ldr	r3, [pc, #196]	; (800ca4c <RS48501_TxData+0xf0>)
 800c988:	785b      	ldrb	r3, [r3, #1]
 800c98a:	2b03      	cmp	r3, #3
 800c98c:	d10b      	bne.n	800c9a6 <RS48501_TxData+0x4a>
			 {
				 dataSize = Read_Data_Tx[2];
 800c98e:	4b2f      	ldr	r3, [pc, #188]	; (800ca4c <RS48501_TxData+0xf0>)
 800c990:	789b      	ldrb	r3, [r3, #2]
 800c992:	80fb      	strh	r3, [r7, #6]
				 HAL_UART_Transmit_IT(&huart5, &Read_Data_Tx[0], dataSize+5);
 800c994:	88fb      	ldrh	r3, [r7, #6]
 800c996:	3305      	adds	r3, #5
 800c998:	b29b      	uxth	r3, r3
 800c99a:	461a      	mov	r2, r3
 800c99c:	492b      	ldr	r1, [pc, #172]	; (800ca4c <RS48501_TxData+0xf0>)
 800c99e:	482c      	ldr	r0, [pc, #176]	; (800ca50 <RS48501_TxData+0xf4>)
 800c9a0:	f008 f944 	bl	8014c2c <HAL_UART_Transmit_IT>
 800c9a4:	e034      	b.n	800ca10 <RS48501_TxData+0xb4>
			 }
			 else if((Read_Data_Tx[1] == 0x06) || (Read_Data_Tx[1] == 0x10))
 800c9a6:	4b29      	ldr	r3, [pc, #164]	; (800ca4c <RS48501_TxData+0xf0>)
 800c9a8:	785b      	ldrb	r3, [r3, #1]
 800c9aa:	2b06      	cmp	r3, #6
 800c9ac:	d003      	beq.n	800c9b6 <RS48501_TxData+0x5a>
 800c9ae:	4b27      	ldr	r3, [pc, #156]	; (800ca4c <RS48501_TxData+0xf0>)
 800c9b0:	785b      	ldrb	r3, [r3, #1]
 800c9b2:	2b10      	cmp	r3, #16
 800c9b4:	d105      	bne.n	800c9c2 <RS48501_TxData+0x66>
			 {
				 HAL_UART_Transmit_IT(&huart5, &Read_Data_Tx[0], 8);
 800c9b6:	2208      	movs	r2, #8
 800c9b8:	4924      	ldr	r1, [pc, #144]	; (800ca4c <RS48501_TxData+0xf0>)
 800c9ba:	4825      	ldr	r0, [pc, #148]	; (800ca50 <RS48501_TxData+0xf4>)
 800c9bc:	f008 f936 	bl	8014c2c <HAL_UART_Transmit_IT>
 800c9c0:	e026      	b.n	800ca10 <RS48501_TxData+0xb4>
			 }
			 else
			 {
				 HAL_UART_Transmit_IT(&huart5, &Read_Data_Tx[0], 5);
 800c9c2:	2205      	movs	r2, #5
 800c9c4:	4921      	ldr	r1, [pc, #132]	; (800ca4c <RS48501_TxData+0xf0>)
 800c9c6:	4822      	ldr	r0, [pc, #136]	; (800ca50 <RS48501_TxData+0xf4>)
 800c9c8:	f008 f930 	bl	8014c2c <HAL_UART_Transmit_IT>
 800c9cc:	e020      	b.n	800ca10 <RS48501_TxData+0xb4>
			 }
		 }
		 else
		 {
			dataSize = ((uint16_t)RS48501_TxSendFrame[1] << 8);
 800c9ce:	4b21      	ldr	r3, [pc, #132]	; (800ca54 <RS48501_TxData+0xf8>)
 800c9d0:	785b      	ldrb	r3, [r3, #1]
 800c9d2:	b29b      	uxth	r3, r3
 800c9d4:	021b      	lsls	r3, r3, #8
 800c9d6:	80fb      	strh	r3, [r7, #6]
			dataSize |= ((uint16_t)RS48501_TxSendFrame[2] & 0xFF);
 800c9d8:	4b1e      	ldr	r3, [pc, #120]	; (800ca54 <RS48501_TxData+0xf8>)
 800c9da:	789b      	ldrb	r3, [r3, #2]
 800c9dc:	b29a      	uxth	r2, r3
 800c9de:	88fb      	ldrh	r3, [r7, #6]
 800c9e0:	4313      	orrs	r3, r2
 800c9e2:	80fb      	strh	r3, [r7, #6]

			// Request Data Frame size = 18, Ack Data Frame size = 12
			if(ui.End_Code == 1){
 800c9e4:	4b18      	ldr	r3, [pc, #96]	; (800ca48 <RS48501_TxData+0xec>)
 800c9e6:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800c9ea:	2b01      	cmp	r3, #1
 800c9ec:	d108      	bne.n	800ca00 <RS48501_TxData+0xa4>
				HAL_UART_Transmit_IT(&huart5, &RS48501_TxSendFrame[0], dataSize+8);
 800c9ee:	88fb      	ldrh	r3, [r7, #6]
 800c9f0:	3308      	adds	r3, #8
 800c9f2:	b29b      	uxth	r3, r3
 800c9f4:	461a      	mov	r2, r3
 800c9f6:	4917      	ldr	r1, [pc, #92]	; (800ca54 <RS48501_TxData+0xf8>)
 800c9f8:	4815      	ldr	r0, [pc, #84]	; (800ca50 <RS48501_TxData+0xf4>)
 800c9fa:	f008 f917 	bl	8014c2c <HAL_UART_Transmit_IT>
 800c9fe:	e007      	b.n	800ca10 <RS48501_TxData+0xb4>

			}
			else
			{
				HAL_UART_Transmit_IT(&huart5, &RS48501_TxSendFrame[0], dataSize+6);
 800ca00:	88fb      	ldrh	r3, [r7, #6]
 800ca02:	3306      	adds	r3, #6
 800ca04:	b29b      	uxth	r3, r3
 800ca06:	461a      	mov	r2, r3
 800ca08:	4912      	ldr	r1, [pc, #72]	; (800ca54 <RS48501_TxData+0xf8>)
 800ca0a:	4811      	ldr	r0, [pc, #68]	; (800ca50 <RS48501_TxData+0xf4>)
 800ca0c:	f008 f90e 	bl	8014c2c <HAL_UART_Transmit_IT>
			}
		 }
		RS485Rx.boot_send = 1;
 800ca10:	4b11      	ldr	r3, [pc, #68]	; (800ca58 <RS48501_TxData+0xfc>)
 800ca12:	2201      	movs	r2, #1
 800ca14:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46



		RS48501_TxEnd++;
 800ca18:	4b09      	ldr	r3, [pc, #36]	; (800ca40 <RS48501_TxData+0xe4>)
 800ca1a:	781b      	ldrb	r3, [r3, #0]
 800ca1c:	3301      	adds	r3, #1
 800ca1e:	b2da      	uxtb	r2, r3
 800ca20:	4b07      	ldr	r3, [pc, #28]	; (800ca40 <RS48501_TxData+0xe4>)
 800ca22:	701a      	strb	r2, [r3, #0]
		if(RS48501_TxEnd >= 20)	RS48501_TxEnd = 0;
 800ca24:	4b06      	ldr	r3, [pc, #24]	; (800ca40 <RS48501_TxData+0xe4>)
 800ca26:	781b      	ldrb	r3, [r3, #0]
 800ca28:	2b13      	cmp	r3, #19
 800ca2a:	d902      	bls.n	800ca32 <RS48501_TxData+0xd6>
 800ca2c:	4b04      	ldr	r3, [pc, #16]	; (800ca40 <RS48501_TxData+0xe4>)
 800ca2e:	2200      	movs	r2, #0
 800ca30:	701a      	strb	r2, [r3, #0]
	}

}
 800ca32:	bf00      	nop
 800ca34:	3708      	adds	r7, #8
 800ca36:	46bd      	mov	sp, r7
 800ca38:	bd80      	pop	{r7, pc}
 800ca3a:	bf00      	nop
 800ca3c:	20000524 	.word	0x20000524
 800ca40:	20000525 	.word	0x20000525
 800ca44:	48000400 	.word	0x48000400
 800ca48:	200004f0 	.word	0x200004f0
 800ca4c:	200004b0 	.word	0x200004b0
 800ca50:	200009b0 	.word	0x200009b0
 800ca54:	20000528 	.word	0x20000528
 800ca58:	20000574 	.word	0x20000574

0800ca5c <HAL_UART_TxCpltCallback>:
/****************************************************************************/
/*	Overview	:	Tx    RX              							*/
/*	Return value:	void													*/
/****************************************************************************/
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800ca5c:	b580      	push	{r7, lr}
 800ca5e:	b082      	sub	sp, #8
 800ca60:	af00      	add	r7, sp, #0
 800ca62:	6078      	str	r0, [r7, #4]
	 if(huart->Instance==UART5)
 800ca64:	687b      	ldr	r3, [r7, #4]
 800ca66:	681b      	ldr	r3, [r3, #0]
 800ca68:	4a09      	ldr	r2, [pc, #36]	; (800ca90 <HAL_UART_TxCpltCallback+0x34>)
 800ca6a:	4293      	cmp	r3, r2
 800ca6c:	d10c      	bne.n	800ca88 <HAL_UART_TxCpltCallback+0x2c>
	 {
		RS485_RE();
 800ca6e:	2200      	movs	r2, #0
 800ca70:	2110      	movs	r1, #16
 800ca72:	4808      	ldr	r0, [pc, #32]	; (800ca94 <HAL_UART_TxCpltCallback+0x38>)
 800ca74:	f005 f82c 	bl	8011ad0 <HAL_GPIO_WritePin>
		if(RS485Rx.boot_send == 1){
 800ca78:	4b07      	ldr	r3, [pc, #28]	; (800ca98 <HAL_UART_TxCpltCallback+0x3c>)
 800ca7a:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800ca7e:	2b01      	cmp	r3, #1
 800ca80:	d102      	bne.n	800ca88 <HAL_UART_TxCpltCallback+0x2c>
			reboot_flag = 1;
 800ca82:	4b06      	ldr	r3, [pc, #24]	; (800ca9c <HAL_UART_TxCpltCallback+0x40>)
 800ca84:	2201      	movs	r2, #1
 800ca86:	701a      	strb	r2, [r3, #0]
		}
	 }
}
 800ca88:	bf00      	nop
 800ca8a:	3708      	adds	r7, #8
 800ca8c:	46bd      	mov	sp, r7
 800ca8e:	bd80      	pop	{r7, pc}
 800ca90:	40005000 	.word	0x40005000
 800ca94:	48000400 	.word	0x48000400
 800ca98:	20000574 	.word	0x20000574
 800ca9c:	2000027c 	.word	0x2000027c

0800caa0 <FUN_Rx_data_check>:
/****************************************************************************/
/*	Overview	:	RX    										*/
/*	Return value:	void													*/
/****************************************************************************/
uint8_t FUN_Rx_data_check(void)
{
 800caa0:	b480      	push	{r7}
 800caa2:	af00      	add	r7, sp, #0
	//STX 
	if(RS485Rx0Data[0] != PACKET_STX)//'S')
 800caa4:	4b75      	ldr	r3, [pc, #468]	; (800cc7c <FUN_Rx_data_check+0x1dc>)
 800caa6:	781b      	ldrb	r3, [r3, #0]
 800caa8:	2b53      	cmp	r3, #83	; 0x53
 800caaa:	d004      	beq.n	800cab6 <FUN_Rx_data_check+0x16>
	{
		RS485Rx.Rx_cnt = 0;
 800caac:	4b74      	ldr	r3, [pc, #464]	; (800cc80 <FUN_Rx_data_check+0x1e0>)
 800caae:	2200      	movs	r2, #0
 800cab0:	829a      	strh	r2, [r3, #20]
		//  
		return 0;
 800cab2:	2300      	movs	r3, #0
 800cab4:	e0dd      	b.n	800cc72 <FUN_Rx_data_check+0x1d2>
	}
	else
	{
		if(RS485Rx.Rx_cnt == 1){
 800cab6:	4b72      	ldr	r3, [pc, #456]	; (800cc80 <FUN_Rx_data_check+0x1e0>)
 800cab8:	8a9b      	ldrh	r3, [r3, #20]
 800caba:	2b01      	cmp	r3, #1
 800cabc:	d103      	bne.n	800cac6 <FUN_Rx_data_check+0x26>
			RS485Rx.Rx_Data_flag = 1;  //Frame start is received
 800cabe:	4b70      	ldr	r3, [pc, #448]	; (800cc80 <FUN_Rx_data_check+0x1e0>)
 800cac0:	2201      	movs	r2, #1
 800cac2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
		}
	}
	if(RS485Rx.Rx_cnt >= 3)
 800cac6:	4b6e      	ldr	r3, [pc, #440]	; (800cc80 <FUN_Rx_data_check+0x1e0>)
 800cac8:	8a9b      	ldrh	r3, [r3, #20]
 800caca:	2b02      	cmp	r3, #2
 800cacc:	d910      	bls.n	800caf0 <FUN_Rx_data_check+0x50>
	{
		// Length 
		if((RS485Rx0Data[1] != 0x00) && (RS485Rx0Data[2] != 0x0C))
 800cace:	4b6b      	ldr	r3, [pc, #428]	; (800cc7c <FUN_Rx_data_check+0x1dc>)
 800cad0:	785b      	ldrb	r3, [r3, #1]
 800cad2:	2b00      	cmp	r3, #0
 800cad4:	d00c      	beq.n	800caf0 <FUN_Rx_data_check+0x50>
 800cad6:	4b69      	ldr	r3, [pc, #420]	; (800cc7c <FUN_Rx_data_check+0x1dc>)
 800cad8:	789b      	ldrb	r3, [r3, #2]
 800cada:	2b0c      	cmp	r3, #12
 800cadc:	d008      	beq.n	800caf0 <FUN_Rx_data_check+0x50>
		{
			RS485Rx.Rx_cnt = 0;
 800cade:	4b68      	ldr	r3, [pc, #416]	; (800cc80 <FUN_Rx_data_check+0x1e0>)
 800cae0:	2200      	movs	r2, #0
 800cae2:	829a      	strh	r2, [r3, #20]
			RS485Rx.Rx_Data_flag = 0;  //Frame start reset
 800cae4:	4b66      	ldr	r3, [pc, #408]	; (800cc80 <FUN_Rx_data_check+0x1e0>)
 800cae6:	2200      	movs	r2, #0
 800cae8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
			//  
			return 0;
 800caec:	2300      	movs	r3, #0
 800caee:	e0c0      	b.n	800cc72 <FUN_Rx_data_check+0x1d2>
		}
	}

	if(RS485Rx.Rx_cnt >= 4)
 800caf0:	4b63      	ldr	r3, [pc, #396]	; (800cc80 <FUN_Rx_data_check+0x1e0>)
 800caf2:	8a9b      	ldrh	r3, [r3, #20]
 800caf4:	2b03      	cmp	r3, #3
 800caf6:	d90c      	bls.n	800cb12 <FUN_Rx_data_check+0x72>
	{
		//TYPE 
		// 0x05:   
		if(RS485Rx0Data[3] != 0x05)
 800caf8:	4b60      	ldr	r3, [pc, #384]	; (800cc7c <FUN_Rx_data_check+0x1dc>)
 800cafa:	78db      	ldrb	r3, [r3, #3]
 800cafc:	2b05      	cmp	r3, #5
 800cafe:	d008      	beq.n	800cb12 <FUN_Rx_data_check+0x72>
		{
			RS485Rx.Rx_cnt = 0;
 800cb00:	4b5f      	ldr	r3, [pc, #380]	; (800cc80 <FUN_Rx_data_check+0x1e0>)
 800cb02:	2200      	movs	r2, #0
 800cb04:	829a      	strh	r2, [r3, #20]
			RS485Rx.Rx_Data_flag = 0;  //Frame start reset
 800cb06:	4b5e      	ldr	r3, [pc, #376]	; (800cc80 <FUN_Rx_data_check+0x1e0>)
 800cb08:	2200      	movs	r2, #0
 800cb0a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
			//  
			return 0;
 800cb0e:	2300      	movs	r3, #0
 800cb10:	e0af      	b.n	800cc72 <FUN_Rx_data_check+0x1d2>
		}
	}

	if(RS485Rx.Rx_cnt >= 6)
 800cb12:	4b5b      	ldr	r3, [pc, #364]	; (800cc80 <FUN_Rx_data_check+0x1e0>)
 800cb14:	8a9b      	ldrh	r3, [r3, #20]
 800cb16:	2b05      	cmp	r3, #5
 800cb18:	f240 8093 	bls.w	800cc42 <FUN_Rx_data_check+0x1a2>
	{
		// CMD  result   
		if((RS485Rx0Data[4] == 0x01) && (RS485Rx0Data[5] == 0x01))
 800cb1c:	4b57      	ldr	r3, [pc, #348]	; (800cc7c <FUN_Rx_data_check+0x1dc>)
 800cb1e:	791b      	ldrb	r3, [r3, #4]
 800cb20:	2b01      	cmp	r3, #1
 800cb22:	d10a      	bne.n	800cb3a <FUN_Rx_data_check+0x9a>
 800cb24:	4b55      	ldr	r3, [pc, #340]	; (800cc7c <FUN_Rx_data_check+0x1dc>)
 800cb26:	795b      	ldrb	r3, [r3, #5]
 800cb28:	2b01      	cmp	r3, #1
 800cb2a:	d106      	bne.n	800cb3a <FUN_Rx_data_check+0x9a>
		{
			RS485Rx.result += 1;
 800cb2c:	4b54      	ldr	r3, [pc, #336]	; (800cc80 <FUN_Rx_data_check+0x1e0>)
 800cb2e:	7d9b      	ldrb	r3, [r3, #22]
 800cb30:	3301      	adds	r3, #1
 800cb32:	b2da      	uxtb	r2, r3
 800cb34:	4b52      	ldr	r3, [pc, #328]	; (800cc80 <FUN_Rx_data_check+0x1e0>)
 800cb36:	759a      	strb	r2, [r3, #22]
 800cb38:	e083      	b.n	800cc42 <FUN_Rx_data_check+0x1a2>
		}
		else if((RS485Rx0Data[4] == 0x03) && (RS485Rx0Data[5] == 0x01))
 800cb3a:	4b50      	ldr	r3, [pc, #320]	; (800cc7c <FUN_Rx_data_check+0x1dc>)
 800cb3c:	791b      	ldrb	r3, [r3, #4]
 800cb3e:	2b03      	cmp	r3, #3
 800cb40:	d10a      	bne.n	800cb58 <FUN_Rx_data_check+0xb8>
 800cb42:	4b4e      	ldr	r3, [pc, #312]	; (800cc7c <FUN_Rx_data_check+0x1dc>)
 800cb44:	795b      	ldrb	r3, [r3, #5]
 800cb46:	2b01      	cmp	r3, #1
 800cb48:	d106      	bne.n	800cb58 <FUN_Rx_data_check+0xb8>
		{
			RS485Rx.result += 2;
 800cb4a:	4b4d      	ldr	r3, [pc, #308]	; (800cc80 <FUN_Rx_data_check+0x1e0>)
 800cb4c:	7d9b      	ldrb	r3, [r3, #22]
 800cb4e:	3302      	adds	r3, #2
 800cb50:	b2da      	uxtb	r2, r3
 800cb52:	4b4b      	ldr	r3, [pc, #300]	; (800cc80 <FUN_Rx_data_check+0x1e0>)
 800cb54:	759a      	strb	r2, [r3, #22]
 800cb56:	e074      	b.n	800cc42 <FUN_Rx_data_check+0x1a2>
		}
		else if((RS485Rx0Data[4] == 0x03) && (RS485Rx0Data[5] == 0x02))
 800cb58:	4b48      	ldr	r3, [pc, #288]	; (800cc7c <FUN_Rx_data_check+0x1dc>)
 800cb5a:	791b      	ldrb	r3, [r3, #4]
 800cb5c:	2b03      	cmp	r3, #3
 800cb5e:	d10a      	bne.n	800cb76 <FUN_Rx_data_check+0xd6>
 800cb60:	4b46      	ldr	r3, [pc, #280]	; (800cc7c <FUN_Rx_data_check+0x1dc>)
 800cb62:	795b      	ldrb	r3, [r3, #5]
 800cb64:	2b02      	cmp	r3, #2
 800cb66:	d106      	bne.n	800cb76 <FUN_Rx_data_check+0xd6>
		{
			RS485Rx.result += 3;
 800cb68:	4b45      	ldr	r3, [pc, #276]	; (800cc80 <FUN_Rx_data_check+0x1e0>)
 800cb6a:	7d9b      	ldrb	r3, [r3, #22]
 800cb6c:	3303      	adds	r3, #3
 800cb6e:	b2da      	uxtb	r2, r3
 800cb70:	4b43      	ldr	r3, [pc, #268]	; (800cc80 <FUN_Rx_data_check+0x1e0>)
 800cb72:	759a      	strb	r2, [r3, #22]
 800cb74:	e065      	b.n	800cc42 <FUN_Rx_data_check+0x1a2>
		}
		else if((RS485Rx0Data[4] == 0x03) && (RS485Rx0Data[5] == 0x03))
 800cb76:	4b41      	ldr	r3, [pc, #260]	; (800cc7c <FUN_Rx_data_check+0x1dc>)
 800cb78:	791b      	ldrb	r3, [r3, #4]
 800cb7a:	2b03      	cmp	r3, #3
 800cb7c:	d10a      	bne.n	800cb94 <FUN_Rx_data_check+0xf4>
 800cb7e:	4b3f      	ldr	r3, [pc, #252]	; (800cc7c <FUN_Rx_data_check+0x1dc>)
 800cb80:	795b      	ldrb	r3, [r3, #5]
 800cb82:	2b03      	cmp	r3, #3
 800cb84:	d106      	bne.n	800cb94 <FUN_Rx_data_check+0xf4>
		{
			RS485Rx.result += 4;
 800cb86:	4b3e      	ldr	r3, [pc, #248]	; (800cc80 <FUN_Rx_data_check+0x1e0>)
 800cb88:	7d9b      	ldrb	r3, [r3, #22]
 800cb8a:	3304      	adds	r3, #4
 800cb8c:	b2da      	uxtb	r2, r3
 800cb8e:	4b3c      	ldr	r3, [pc, #240]	; (800cc80 <FUN_Rx_data_check+0x1e0>)
 800cb90:	759a      	strb	r2, [r3, #22]
 800cb92:	e056      	b.n	800cc42 <FUN_Rx_data_check+0x1a2>
		}
		else if((RS485Rx0Data[4] == 0x03) && (RS485Rx0Data[5] == 0x04))
 800cb94:	4b39      	ldr	r3, [pc, #228]	; (800cc7c <FUN_Rx_data_check+0x1dc>)
 800cb96:	791b      	ldrb	r3, [r3, #4]
 800cb98:	2b03      	cmp	r3, #3
 800cb9a:	d10a      	bne.n	800cbb2 <FUN_Rx_data_check+0x112>
 800cb9c:	4b37      	ldr	r3, [pc, #220]	; (800cc7c <FUN_Rx_data_check+0x1dc>)
 800cb9e:	795b      	ldrb	r3, [r3, #5]
 800cba0:	2b04      	cmp	r3, #4
 800cba2:	d106      	bne.n	800cbb2 <FUN_Rx_data_check+0x112>
		{
			RS485Rx.result += 5;
 800cba4:	4b36      	ldr	r3, [pc, #216]	; (800cc80 <FUN_Rx_data_check+0x1e0>)
 800cba6:	7d9b      	ldrb	r3, [r3, #22]
 800cba8:	3305      	adds	r3, #5
 800cbaa:	b2da      	uxtb	r2, r3
 800cbac:	4b34      	ldr	r3, [pc, #208]	; (800cc80 <FUN_Rx_data_check+0x1e0>)
 800cbae:	759a      	strb	r2, [r3, #22]
 800cbb0:	e047      	b.n	800cc42 <FUN_Rx_data_check+0x1a2>
		}
		else if((RS485Rx0Data[4] == 0x03) && (RS485Rx0Data[5] == 0x05))
 800cbb2:	4b32      	ldr	r3, [pc, #200]	; (800cc7c <FUN_Rx_data_check+0x1dc>)
 800cbb4:	791b      	ldrb	r3, [r3, #4]
 800cbb6:	2b03      	cmp	r3, #3
 800cbb8:	d10a      	bne.n	800cbd0 <FUN_Rx_data_check+0x130>
 800cbba:	4b30      	ldr	r3, [pc, #192]	; (800cc7c <FUN_Rx_data_check+0x1dc>)
 800cbbc:	795b      	ldrb	r3, [r3, #5]
 800cbbe:	2b05      	cmp	r3, #5
 800cbc0:	d106      	bne.n	800cbd0 <FUN_Rx_data_check+0x130>
		{
			RS485Rx.result += 6;
 800cbc2:	4b2f      	ldr	r3, [pc, #188]	; (800cc80 <FUN_Rx_data_check+0x1e0>)
 800cbc4:	7d9b      	ldrb	r3, [r3, #22]
 800cbc6:	3306      	adds	r3, #6
 800cbc8:	b2da      	uxtb	r2, r3
 800cbca:	4b2d      	ldr	r3, [pc, #180]	; (800cc80 <FUN_Rx_data_check+0x1e0>)
 800cbcc:	759a      	strb	r2, [r3, #22]
 800cbce:	e038      	b.n	800cc42 <FUN_Rx_data_check+0x1a2>
		}
		else if((RS485Rx0Data[4] == 0x03) && (RS485Rx0Data[5] == 0x06))
 800cbd0:	4b2a      	ldr	r3, [pc, #168]	; (800cc7c <FUN_Rx_data_check+0x1dc>)
 800cbd2:	791b      	ldrb	r3, [r3, #4]
 800cbd4:	2b03      	cmp	r3, #3
 800cbd6:	d10a      	bne.n	800cbee <FUN_Rx_data_check+0x14e>
 800cbd8:	4b28      	ldr	r3, [pc, #160]	; (800cc7c <FUN_Rx_data_check+0x1dc>)
 800cbda:	795b      	ldrb	r3, [r3, #5]
 800cbdc:	2b06      	cmp	r3, #6
 800cbde:	d106      	bne.n	800cbee <FUN_Rx_data_check+0x14e>
		{
			RS485Rx.result += 7;
 800cbe0:	4b27      	ldr	r3, [pc, #156]	; (800cc80 <FUN_Rx_data_check+0x1e0>)
 800cbe2:	7d9b      	ldrb	r3, [r3, #22]
 800cbe4:	3307      	adds	r3, #7
 800cbe6:	b2da      	uxtb	r2, r3
 800cbe8:	4b25      	ldr	r3, [pc, #148]	; (800cc80 <FUN_Rx_data_check+0x1e0>)
 800cbea:	759a      	strb	r2, [r3, #22]
 800cbec:	e029      	b.n	800cc42 <FUN_Rx_data_check+0x1a2>
		}
		else if((RS485Rx0Data[4] == 0x03) && (RS485Rx0Data[5] == 0x19))
 800cbee:	4b23      	ldr	r3, [pc, #140]	; (800cc7c <FUN_Rx_data_check+0x1dc>)
 800cbf0:	791b      	ldrb	r3, [r3, #4]
 800cbf2:	2b03      	cmp	r3, #3
 800cbf4:	d10a      	bne.n	800cc0c <FUN_Rx_data_check+0x16c>
 800cbf6:	4b21      	ldr	r3, [pc, #132]	; (800cc7c <FUN_Rx_data_check+0x1dc>)
 800cbf8:	795b      	ldrb	r3, [r3, #5]
 800cbfa:	2b19      	cmp	r3, #25
 800cbfc:	d106      	bne.n	800cc0c <FUN_Rx_data_check+0x16c>
		{
			RS485Rx.result += 8;
 800cbfe:	4b20      	ldr	r3, [pc, #128]	; (800cc80 <FUN_Rx_data_check+0x1e0>)
 800cc00:	7d9b      	ldrb	r3, [r3, #22]
 800cc02:	3308      	adds	r3, #8
 800cc04:	b2da      	uxtb	r2, r3
 800cc06:	4b1e      	ldr	r3, [pc, #120]	; (800cc80 <FUN_Rx_data_check+0x1e0>)
 800cc08:	759a      	strb	r2, [r3, #22]
 800cc0a:	e01a      	b.n	800cc42 <FUN_Rx_data_check+0x1a2>
		}
		else if((RS485Rx0Data[4] == 0xE3) && (RS485Rx0Data[5] == 0x60))
 800cc0c:	4b1b      	ldr	r3, [pc, #108]	; (800cc7c <FUN_Rx_data_check+0x1dc>)
 800cc0e:	791b      	ldrb	r3, [r3, #4]
 800cc10:	2be3      	cmp	r3, #227	; 0xe3
 800cc12:	d10a      	bne.n	800cc2a <FUN_Rx_data_check+0x18a>
 800cc14:	4b19      	ldr	r3, [pc, #100]	; (800cc7c <FUN_Rx_data_check+0x1dc>)
 800cc16:	795b      	ldrb	r3, [r3, #5]
 800cc18:	2b60      	cmp	r3, #96	; 0x60
 800cc1a:	d106      	bne.n	800cc2a <FUN_Rx_data_check+0x18a>
		{
			RS485Rx.result += 9;
 800cc1c:	4b18      	ldr	r3, [pc, #96]	; (800cc80 <FUN_Rx_data_check+0x1e0>)
 800cc1e:	7d9b      	ldrb	r3, [r3, #22]
 800cc20:	3309      	adds	r3, #9
 800cc22:	b2da      	uxtb	r2, r3
 800cc24:	4b16      	ldr	r3, [pc, #88]	; (800cc80 <FUN_Rx_data_check+0x1e0>)
 800cc26:	759a      	strb	r2, [r3, #22]
 800cc28:	e00b      	b.n	800cc42 <FUN_Rx_data_check+0x1a2>
		}
		else
		{
			RS485Rx.Rx_cnt = 0;
 800cc2a:	4b15      	ldr	r3, [pc, #84]	; (800cc80 <FUN_Rx_data_check+0x1e0>)
 800cc2c:	2200      	movs	r2, #0
 800cc2e:	829a      	strh	r2, [r3, #20]
			RS485Rx.Rx_Data_flag = 0;  //Frame start reset
 800cc30:	4b13      	ldr	r3, [pc, #76]	; (800cc80 <FUN_Rx_data_check+0x1e0>)
 800cc32:	2200      	movs	r2, #0
 800cc34:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
			RS485Rx.result = 0;
 800cc38:	4b11      	ldr	r3, [pc, #68]	; (800cc80 <FUN_Rx_data_check+0x1e0>)
 800cc3a:	2200      	movs	r2, #0
 800cc3c:	759a      	strb	r2, [r3, #22]
			//  
			return 0;
 800cc3e:	2300      	movs	r3, #0
 800cc40:	e017      	b.n	800cc72 <FUN_Rx_data_check+0x1d2>
		}
	}
	if(RS485Rx.Rx_cnt >= 18)
 800cc42:	4b0f      	ldr	r3, [pc, #60]	; (800cc80 <FUN_Rx_data_check+0x1e0>)
 800cc44:	8a9b      	ldrh	r3, [r3, #20]
 800cc46:	2b11      	cmp	r3, #17
 800cc48:	d912      	bls.n	800cc70 <FUN_Rx_data_check+0x1d0>
	{
		//ETX 
		if(RS485Rx0Data[17] != PACKET_ETX)
 800cc4a:	4b0c      	ldr	r3, [pc, #48]	; (800cc7c <FUN_Rx_data_check+0x1dc>)
 800cc4c:	7c5b      	ldrb	r3, [r3, #17]
 800cc4e:	2b45      	cmp	r3, #69	; 0x45
 800cc50:	d00b      	beq.n	800cc6a <FUN_Rx_data_check+0x1ca>
		{
			RS485Rx.Rx_cnt = 0;
 800cc52:	4b0b      	ldr	r3, [pc, #44]	; (800cc80 <FUN_Rx_data_check+0x1e0>)
 800cc54:	2200      	movs	r2, #0
 800cc56:	829a      	strh	r2, [r3, #20]
			RS485Rx.Rx_Data_flag = 0;  //Frame start reset
 800cc58:	4b09      	ldr	r3, [pc, #36]	; (800cc80 <FUN_Rx_data_check+0x1e0>)
 800cc5a:	2200      	movs	r2, #0
 800cc5c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
			RS485Rx.result = 0;
 800cc60:	4b07      	ldr	r3, [pc, #28]	; (800cc80 <FUN_Rx_data_check+0x1e0>)
 800cc62:	2200      	movs	r2, #0
 800cc64:	759a      	strb	r2, [r3, #22]
			//  
			return 0;
 800cc66:	2300      	movs	r3, #0
 800cc68:	e003      	b.n	800cc72 <FUN_Rx_data_check+0x1d2>
		}
		else
		{
			//  
			return RS485Rx.result;
 800cc6a:	4b05      	ldr	r3, [pc, #20]	; (800cc80 <FUN_Rx_data_check+0x1e0>)
 800cc6c:	7d9b      	ldrb	r3, [r3, #22]
 800cc6e:	e000      	b.n	800cc72 <FUN_Rx_data_check+0x1d2>
		}
	}
	//   
	return 0;
 800cc70:	2300      	movs	r3, #0
}
 800cc72:	4618      	mov	r0, r3
 800cc74:	46bd      	mov	sp, r7
 800cc76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc7a:	4770      	bx	lr
 800cc7c:	20000544 	.word	0x20000544
 800cc80:	20000574 	.word	0x20000574

0800cc84 <FUN_Rx_data_Modbus_check>:
uint8_t FUN_Rx_data_Modbus_check(void)
{
 800cc84:	b480      	push	{r7}
 800cc86:	af00      	add	r7, sp, #0
	static uint8_t writeLen = 0;

	//[0] = Device ID Check
	if(RS485RxMOData[0] != HsdID){
 800cc88:	4b2f      	ldr	r3, [pc, #188]	; (800cd48 <FUN_Rx_data_Modbus_check+0xc4>)
 800cc8a:	781b      	ldrb	r3, [r3, #0]
 800cc8c:	b29a      	uxth	r2, r3
 800cc8e:	4b2f      	ldr	r3, [pc, #188]	; (800cd4c <FUN_Rx_data_Modbus_check+0xc8>)
 800cc90:	881b      	ldrh	r3, [r3, #0]
 800cc92:	429a      	cmp	r2, r3
 800cc94:	d004      	beq.n	800cca0 <FUN_Rx_data_Modbus_check+0x1c>
		RS485Rx.Rx_cnt = 0;
 800cc96:	4b2e      	ldr	r3, [pc, #184]	; (800cd50 <FUN_Rx_data_Modbus_check+0xcc>)
 800cc98:	2200      	movs	r2, #0
 800cc9a:	829a      	strh	r2, [r3, #20]
		//  
		return 0;
 800cc9c:	2300      	movs	r3, #0
 800cc9e:	e04e      	b.n	800cd3e <FUN_Rx_data_Modbus_check+0xba>
	}
	else{
		if(RS485Rx.Rx_cnt == 1){
 800cca0:	4b2b      	ldr	r3, [pc, #172]	; (800cd50 <FUN_Rx_data_Modbus_check+0xcc>)
 800cca2:	8a9b      	ldrh	r3, [r3, #20]
 800cca4:	2b01      	cmp	r3, #1
 800cca6:	d103      	bne.n	800ccb0 <FUN_Rx_data_Modbus_check+0x2c>
			RS485Rx.Rx_Data_flag = 1;  //Frame start is received
 800cca8:	4b29      	ldr	r3, [pc, #164]	; (800cd50 <FUN_Rx_data_Modbus_check+0xcc>)
 800ccaa:	2201      	movs	r2, #1
 800ccac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
		}
	}
	//[1] = Function Check
	if(RS485Rx.Rx_cnt >= 2)
 800ccb0:	4b27      	ldr	r3, [pc, #156]	; (800cd50 <FUN_Rx_data_Modbus_check+0xcc>)
 800ccb2:	8a9b      	ldrh	r3, [r3, #20]
 800ccb4:	2b01      	cmp	r3, #1
 800ccb6:	d914      	bls.n	800cce2 <FUN_Rx_data_Modbus_check+0x5e>
	{
		// Function 
		if((RS485RxMOData[1] != 0x03) && (RS485RxMOData[1] != 0x06) && (RS485RxMOData[1] != 0x10)){
 800ccb8:	4b23      	ldr	r3, [pc, #140]	; (800cd48 <FUN_Rx_data_Modbus_check+0xc4>)
 800ccba:	785b      	ldrb	r3, [r3, #1]
 800ccbc:	2b03      	cmp	r3, #3
 800ccbe:	d010      	beq.n	800cce2 <FUN_Rx_data_Modbus_check+0x5e>
 800ccc0:	4b21      	ldr	r3, [pc, #132]	; (800cd48 <FUN_Rx_data_Modbus_check+0xc4>)
 800ccc2:	785b      	ldrb	r3, [r3, #1]
 800ccc4:	2b06      	cmp	r3, #6
 800ccc6:	d00c      	beq.n	800cce2 <FUN_Rx_data_Modbus_check+0x5e>
 800ccc8:	4b1f      	ldr	r3, [pc, #124]	; (800cd48 <FUN_Rx_data_Modbus_check+0xc4>)
 800ccca:	785b      	ldrb	r3, [r3, #1]
 800cccc:	2b10      	cmp	r3, #16
 800ccce:	d008      	beq.n	800cce2 <FUN_Rx_data_Modbus_check+0x5e>
			RS485Rx.Rx_cnt = 0;
 800ccd0:	4b1f      	ldr	r3, [pc, #124]	; (800cd50 <FUN_Rx_data_Modbus_check+0xcc>)
 800ccd2:	2200      	movs	r2, #0
 800ccd4:	829a      	strh	r2, [r3, #20]
			RS485Rx.Rx_Data_flag = 0;  //Frame start reset
 800ccd6:	4b1e      	ldr	r3, [pc, #120]	; (800cd50 <FUN_Rx_data_Modbus_check+0xcc>)
 800ccd8:	2200      	movs	r2, #0
 800ccda:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
			//  
			return 0;
 800ccde:	2300      	movs	r3, #0
 800cce0:	e02d      	b.n	800cd3e <FUN_Rx_data_Modbus_check+0xba>
		}
	}
	//[2] = Address Register
	if(RS485Rx.Rx_cnt >= 3)
 800cce2:	4b1b      	ldr	r3, [pc, #108]	; (800cd50 <FUN_Rx_data_Modbus_check+0xcc>)
 800cce4:	8a9b      	ldrh	r3, [r3, #20]
 800cce6:	2b02      	cmp	r3, #2
 800cce8:	d90c      	bls.n	800cd04 <FUN_Rx_data_Modbus_check+0x80>
	{
		// Address 0x0A 
		if(RS485RxMOData[2] != 0xA0){
 800ccea:	4b17      	ldr	r3, [pc, #92]	; (800cd48 <FUN_Rx_data_Modbus_check+0xc4>)
 800ccec:	789b      	ldrb	r3, [r3, #2]
 800ccee:	2ba0      	cmp	r3, #160	; 0xa0
 800ccf0:	d008      	beq.n	800cd04 <FUN_Rx_data_Modbus_check+0x80>
			RS485Rx.Rx_cnt = 0;
 800ccf2:	4b17      	ldr	r3, [pc, #92]	; (800cd50 <FUN_Rx_data_Modbus_check+0xcc>)
 800ccf4:	2200      	movs	r2, #0
 800ccf6:	829a      	strh	r2, [r3, #20]
			RS485Rx.Rx_Data_flag = 0;  //Frame start reset
 800ccf8:	4b15      	ldr	r3, [pc, #84]	; (800cd50 <FUN_Rx_data_Modbus_check+0xcc>)
 800ccfa:	2200      	movs	r2, #0
 800ccfc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
			//  
			return 0;
 800cd00:	2300      	movs	r3, #0
 800cd02:	e01c      	b.n	800cd3e <FUN_Rx_data_Modbus_check+0xba>
		}
	}
	//[6] = Length Check
	if(RS485Rx.Rx_cnt >= 8)
 800cd04:	4b12      	ldr	r3, [pc, #72]	; (800cd50 <FUN_Rx_data_Modbus_check+0xcc>)
 800cd06:	8a9b      	ldrh	r3, [r3, #20]
 800cd08:	2b07      	cmp	r3, #7
 800cd0a:	d90a      	bls.n	800cd22 <FUN_Rx_data_Modbus_check+0x9e>
	{
		// Function Code is 0x10(Write Multiple Registers)
		if(RS485RxMOData[1] == 0x10){
 800cd0c:	4b0e      	ldr	r3, [pc, #56]	; (800cd48 <FUN_Rx_data_Modbus_check+0xc4>)
 800cd0e:	785b      	ldrb	r3, [r3, #1]
 800cd10:	2b10      	cmp	r3, #16
 800cd12:	d104      	bne.n	800cd1e <FUN_Rx_data_Modbus_check+0x9a>
			//   
			writeLen = RS485RxMOData[6];
 800cd14:	4b0c      	ldr	r3, [pc, #48]	; (800cd48 <FUN_Rx_data_Modbus_check+0xc4>)
 800cd16:	799a      	ldrb	r2, [r3, #6]
 800cd18:	4b0e      	ldr	r3, [pc, #56]	; (800cd54 <FUN_Rx_data_Modbus_check+0xd0>)
 800cd1a:	701a      	strb	r2, [r3, #0]
 800cd1c:	e001      	b.n	800cd22 <FUN_Rx_data_Modbus_check+0x9e>
		}
		else{
			//  
			return 1;
 800cd1e:	2301      	movs	r3, #1
 800cd20:	e00d      	b.n	800cd3e <FUN_Rx_data_Modbus_check+0xba>
		}
	}
	//0x10: Write Multiple Registers Max Length Check <-- Modbus_Map(Max is 25 byte)
	if((RS485Rx.Rx_cnt >= (writeLen + 9)) || (RS485Rx.Rx_cnt >= 25))
 800cd22:	4b0c      	ldr	r3, [pc, #48]	; (800cd54 <FUN_Rx_data_Modbus_check+0xd0>)
 800cd24:	781b      	ldrb	r3, [r3, #0]
 800cd26:	3308      	adds	r3, #8
 800cd28:	4a09      	ldr	r2, [pc, #36]	; (800cd50 <FUN_Rx_data_Modbus_check+0xcc>)
 800cd2a:	8a92      	ldrh	r2, [r2, #20]
 800cd2c:	4293      	cmp	r3, r2
 800cd2e:	db03      	blt.n	800cd38 <FUN_Rx_data_Modbus_check+0xb4>
 800cd30:	4b07      	ldr	r3, [pc, #28]	; (800cd50 <FUN_Rx_data_Modbus_check+0xcc>)
 800cd32:	8a9b      	ldrh	r3, [r3, #20]
 800cd34:	2b18      	cmp	r3, #24
 800cd36:	d901      	bls.n	800cd3c <FUN_Rx_data_Modbus_check+0xb8>
	{
		//  
		return 1;
 800cd38:	2301      	movs	r3, #1
 800cd3a:	e000      	b.n	800cd3e <FUN_Rx_data_Modbus_check+0xba>
	}
	//   
	return 0;
 800cd3c:	2300      	movs	r3, #0
}
 800cd3e:	4618      	mov	r0, r3
 800cd40:	46bd      	mov	sp, r7
 800cd42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd46:	4770      	bx	lr
 800cd48:	20000558 	.word	0x20000558
 800cd4c:	20000572 	.word	0x20000572
 800cd50:	20000574 	.word	0x20000574
 800cd54:	200005c6 	.word	0x200005c6

0800cd58 <HAL_UART_RxCpltCallback>:
/****************************************************************************/
/*	Overview	:	Rx  ICD  										*/
/*	Return value:	void													*/
/****************************************************************************/
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800cd58:	b580      	push	{r7, lr}
 800cd5a:	b088      	sub	sp, #32
 800cd5c:	af02      	add	r7, sp, #8
 800cd5e:	6078      	str	r0, [r7, #4]
    uint16_t checkSumA;
    uint16_t rxCheckSumA;
	 if(huart->Instance==UART5)
 800cd60:	687b      	ldr	r3, [r7, #4]
 800cd62:	681b      	ldr	r3, [r3, #0]
 800cd64:	4aa4      	ldr	r2, [pc, #656]	; (800cff8 <HAL_UART_RxCpltCallback+0x2a0>)
 800cd66:	4293      	cmp	r3, r2
 800cd68:	f040 824e 	bne.w	800d208 <HAL_UART_RxCpltCallback+0x4b0>
	 {
		 if(ui.Protocol_Type == 0)
 800cd6c:	4ba3      	ldr	r3, [pc, #652]	; (800cffc <HAL_UART_RxCpltCallback+0x2a4>)
 800cd6e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800cd72:	2b00      	cmp	r3, #0
 800cd74:	d121      	bne.n	800cdba <HAL_UART_RxCpltCallback+0x62>
		 {
			 RS485RxMOData[RS485Rx.Rx_cnt++] = RS485RxA;
 800cd76:	4ba2      	ldr	r3, [pc, #648]	; (800d000 <HAL_UART_RxCpltCallback+0x2a8>)
 800cd78:	8a9b      	ldrh	r3, [r3, #20]
 800cd7a:	1c5a      	adds	r2, r3, #1
 800cd7c:	b291      	uxth	r1, r2
 800cd7e:	4aa0      	ldr	r2, [pc, #640]	; (800d000 <HAL_UART_RxCpltCallback+0x2a8>)
 800cd80:	8291      	strh	r1, [r2, #20]
 800cd82:	461a      	mov	r2, r3
 800cd84:	4b9f      	ldr	r3, [pc, #636]	; (800d004 <HAL_UART_RxCpltCallback+0x2ac>)
 800cd86:	7819      	ldrb	r1, [r3, #0]
 800cd88:	4b9f      	ldr	r3, [pc, #636]	; (800d008 <HAL_UART_RxCpltCallback+0x2b0>)
 800cd8a:	5499      	strb	r1, [r3, r2]

			 RS485Rx.result_MO = FUN_Rx_data_Modbus_check();
 800cd8c:	f7ff ff7a 	bl	800cc84 <FUN_Rx_data_Modbus_check>
 800cd90:	4603      	mov	r3, r0
 800cd92:	461a      	mov	r2, r3
 800cd94:	4b9a      	ldr	r3, [pc, #616]	; (800d000 <HAL_UART_RxCpltCallback+0x2a8>)
 800cd96:	75da      	strb	r2, [r3, #23]

			 if(RS485Rx.result_MO == 1) {
 800cd98:	4b99      	ldr	r3, [pc, #612]	; (800d000 <HAL_UART_RxCpltCallback+0x2a8>)
 800cd9a:	7ddb      	ldrb	r3, [r3, #23]
 800cd9c:	2b01      	cmp	r3, #1
 800cd9e:	f040 822e 	bne.w	800d1fe <HAL_UART_RxCpltCallback+0x4a6>
				 RS485Rx.Rx_cnt = 0;
 800cda2:	4b97      	ldr	r3, [pc, #604]	; (800d000 <HAL_UART_RxCpltCallback+0x2a8>)
 800cda4:	2200      	movs	r2, #0
 800cda6:	829a      	strh	r2, [r3, #20]
				 RS485Rx.Rx_Data_flag = 0;
 800cda8:	4b95      	ldr	r3, [pc, #596]	; (800d000 <HAL_UART_RxCpltCallback+0x2a8>)
 800cdaa:	2200      	movs	r2, #0
 800cdac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
				 FUN_Modbus_Read();
 800cdb0:	f7fe ffe4 	bl	800bd7c <FUN_Modbus_Read>
				 RS48501_TxData();
 800cdb4:	f7ff fdd2 	bl	800c95c <RS48501_TxData>
 800cdb8:	e221      	b.n	800d1fe <HAL_UART_RxCpltCallback+0x4a6>
			 }
		 }
		 else
		 {
			 RS485Rx0Data[RS485Rx.Rx_cnt++] = RS485RxA;
 800cdba:	4b91      	ldr	r3, [pc, #580]	; (800d000 <HAL_UART_RxCpltCallback+0x2a8>)
 800cdbc:	8a9b      	ldrh	r3, [r3, #20]
 800cdbe:	1c5a      	adds	r2, r3, #1
 800cdc0:	b291      	uxth	r1, r2
 800cdc2:	4a8f      	ldr	r2, [pc, #572]	; (800d000 <HAL_UART_RxCpltCallback+0x2a8>)
 800cdc4:	8291      	strh	r1, [r2, #20]
 800cdc6:	461a      	mov	r2, r3
 800cdc8:	4b8e      	ldr	r3, [pc, #568]	; (800d004 <HAL_UART_RxCpltCallback+0x2ac>)
 800cdca:	7819      	ldrb	r1, [r3, #0]
 800cdcc:	4b8f      	ldr	r3, [pc, #572]	; (800d00c <HAL_UART_RxCpltCallback+0x2b4>)
 800cdce:	5499      	strb	r1, [r3, r2]

			 RS485Rx.result = FUN_Rx_data_check();
 800cdd0:	f7ff fe66 	bl	800caa0 <FUN_Rx_data_check>
 800cdd4:	4603      	mov	r3, r0
 800cdd6:	461a      	mov	r2, r3
 800cdd8:	4b89      	ldr	r3, [pc, #548]	; (800d000 <HAL_UART_RxCpltCallback+0x2a8>)
 800cdda:	759a      	strb	r2, [r3, #22]

			 uint8_t rsdCode;
			 // CheckSum Check after One Frame Receive and Id check OK
			 if(RS485Rx.result != 0)
 800cddc:	4b88      	ldr	r3, [pc, #544]	; (800d000 <HAL_UART_RxCpltCallback+0x2a8>)
 800cdde:	7d9b      	ldrb	r3, [r3, #22]
 800cde0:	2b00      	cmp	r3, #0
 800cde2:	f000 820c 	beq.w	800d1fe <HAL_UART_RxCpltCallback+0x4a6>
			 {
				 RS485Rx.Rx_Data_flag = 0;
 800cde6:	4b86      	ldr	r3, [pc, #536]	; (800d000 <HAL_UART_RxCpltCallback+0x2a8>)
 800cde8:	2200      	movs	r2, #0
 800cdea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
				 RS485Rx.Rx_cnt = 0;
 800cdee:	4b84      	ldr	r3, [pc, #528]	; (800d000 <HAL_UART_RxCpltCallback+0x2a8>)
 800cdf0:	2200      	movs	r2, #0
 800cdf2:	829a      	strh	r2, [r3, #20]
				 //   ( ID  )
				 if(RS485Rx0Data[7] == HsdID)
 800cdf4:	4b85      	ldr	r3, [pc, #532]	; (800d00c <HAL_UART_RxCpltCallback+0x2b4>)
 800cdf6:	79db      	ldrb	r3, [r3, #7]
 800cdf8:	b29a      	uxth	r2, r3
 800cdfa:	4b85      	ldr	r3, [pc, #532]	; (800d010 <HAL_UART_RxCpltCallback+0x2b8>)
 800cdfc:	881b      	ldrh	r3, [r3, #0]
 800cdfe:	429a      	cmp	r2, r3
 800ce00:	f040 81f6 	bne.w	800d1f0 <HAL_UART_RxCpltCallback+0x498>
				 {
					 // CheckSum
					 checkSumA = 0;
 800ce04:	2300      	movs	r3, #0
 800ce06:	82fb      	strh	r3, [r7, #22]
					 for (uint16_t i = 1; i < 15 ; i++)
 800ce08:	2301      	movs	r3, #1
 800ce0a:	82bb      	strh	r3, [r7, #20]
 800ce0c:	e009      	b.n	800ce22 <HAL_UART_RxCpltCallback+0xca>
					 {
						 checkSumA += RS485Rx0Data[i];
 800ce0e:	8abb      	ldrh	r3, [r7, #20]
 800ce10:	4a7e      	ldr	r2, [pc, #504]	; (800d00c <HAL_UART_RxCpltCallback+0x2b4>)
 800ce12:	5cd3      	ldrb	r3, [r2, r3]
 800ce14:	b29a      	uxth	r2, r3
 800ce16:	8afb      	ldrh	r3, [r7, #22]
 800ce18:	4413      	add	r3, r2
 800ce1a:	82fb      	strh	r3, [r7, #22]
					 for (uint16_t i = 1; i < 15 ; i++)
 800ce1c:	8abb      	ldrh	r3, [r7, #20]
 800ce1e:	3301      	adds	r3, #1
 800ce20:	82bb      	strh	r3, [r7, #20]
 800ce22:	8abb      	ldrh	r3, [r7, #20]
 800ce24:	2b0e      	cmp	r3, #14
 800ce26:	d9f2      	bls.n	800ce0e <HAL_UART_RxCpltCallback+0xb6>
					 }
					 rxCheckSumA   = ((int16_t)RS485Rx0Data[15] << 8);
 800ce28:	4b78      	ldr	r3, [pc, #480]	; (800d00c <HAL_UART_RxCpltCallback+0x2b4>)
 800ce2a:	7bdb      	ldrb	r3, [r3, #15]
 800ce2c:	b29b      	uxth	r3, r3
 800ce2e:	021b      	lsls	r3, r3, #8
 800ce30:	823b      	strh	r3, [r7, #16]
					 rxCheckSumA   |= ((int16_t)RS485Rx0Data[16] & 0xFF);
 800ce32:	4b76      	ldr	r3, [pc, #472]	; (800d00c <HAL_UART_RxCpltCallback+0x2b4>)
 800ce34:	7c1b      	ldrb	r3, [r3, #16]
 800ce36:	b29a      	uxth	r2, r3
 800ce38:	8a3b      	ldrh	r3, [r7, #16]
 800ce3a:	4313      	orrs	r3, r2
 800ce3c:	823b      	strh	r3, [r7, #16]

					 // CheckSum
					 if(checkSumA != rxCheckSumA){
 800ce3e:	8afa      	ldrh	r2, [r7, #22]
 800ce40:	8a3b      	ldrh	r3, [r7, #16]
 800ce42:	429a      	cmp	r2, r3
 800ce44:	d030      	beq.n	800cea8 <HAL_UART_RxCpltCallback+0x150>
						 RS485Rx.Checksum_Error_Cnt++;
 800ce46:	4b6e      	ldr	r3, [pc, #440]	; (800d000 <HAL_UART_RxCpltCallback+0x2a8>)
 800ce48:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	; 0x26
 800ce4c:	b29b      	uxth	r3, r3
 800ce4e:	3301      	adds	r3, #1
 800ce50:	b29b      	uxth	r3, r3
 800ce52:	b21a      	sxth	r2, r3
 800ce54:	4b6a      	ldr	r3, [pc, #424]	; (800d000 <HAL_UART_RxCpltCallback+0x2a8>)
 800ce56:	84da      	strh	r2, [r3, #38]	; 0x26
					 	if(RS485Rx.Checksum_Error_Cnt >= 3)
 800ce58:	4b69      	ldr	r3, [pc, #420]	; (800d000 <HAL_UART_RxCpltCallback+0x2a8>)
 800ce5a:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	; 0x26
 800ce5e:	2b02      	cmp	r3, #2
 800ce60:	dd1e      	ble.n	800cea0 <HAL_UART_RxCpltCallback+0x148>
					 	{
					 		// 3     , LCD  Display
							RS485Rx.Checksum_Error = 1;  //  State  LCD  Display  
 800ce62:	4b67      	ldr	r3, [pc, #412]	; (800d000 <HAL_UART_RxCpltCallback+0x2a8>)
 800ce64:	2201      	movs	r2, #1
 800ce66:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
							// Ack To PC or PLC
							rsdCode = (uint8_t)RS485Rx.result;
 800ce6a:	4b65      	ldr	r3, [pc, #404]	; (800d000 <HAL_UART_RxCpltCallback+0x2a8>)
 800ce6c:	7d9b      	ldrb	r3, [r3, #22]
 800ce6e:	73fb      	strb	r3, [r7, #15]
							if(rsdCode == 1){
 800ce70:	7bfb      	ldrb	r3, [r7, #15]
 800ce72:	2b01      	cmp	r3, #1
 800ce74:	d109      	bne.n	800ce8a <HAL_UART_RxCpltCallback+0x132>
								//    CMD: 0x05A1, Code: rsdCode
								AddF_CmdReqToPC(0x0C,0x05A3,rsdCode,0xFF,0x00);
 800ce76:	7bfa      	ldrb	r2, [r7, #15]
 800ce78:	2300      	movs	r3, #0
 800ce7a:	9300      	str	r3, [sp, #0]
 800ce7c:	23ff      	movs	r3, #255	; 0xff
 800ce7e:	f240 51a3 	movw	r1, #1443	; 0x5a3
 800ce82:	200c      	movs	r0, #12
 800ce84:	f7ff fbf2 	bl	800c66c <AddF_CmdReqToPC>
 800ce88:	e00a      	b.n	800cea0 <HAL_UART_RxCpltCallback+0x148>
							}
							else{
								//    CMD: 0x05A3, Code: (rsdCode-1)
								AddF_CmdReqToPC(0x0C,0x05A3,(rsdCode-1),0xFF,0x00);
 800ce8a:	7bfb      	ldrb	r3, [r7, #15]
 800ce8c:	3b01      	subs	r3, #1
 800ce8e:	b2da      	uxtb	r2, r3
 800ce90:	2300      	movs	r3, #0
 800ce92:	9300      	str	r3, [sp, #0]
 800ce94:	23ff      	movs	r3, #255	; 0xff
 800ce96:	f240 51a3 	movw	r1, #1443	; 0x5a3
 800ce9a:	200c      	movs	r0, #12
 800ce9c:	f7ff fbe6 	bl	800c66c <AddF_CmdReqToPC>
							}
					 	}
					 	// CheckSum     
					 	RS485Rx.result = 0;
 800cea0:	4b57      	ldr	r3, [pc, #348]	; (800d000 <HAL_UART_RxCpltCallback+0x2a8>)
 800cea2:	2200      	movs	r2, #0
 800cea4:	759a      	strb	r2, [r3, #22]
 800cea6:	e006      	b.n	800ceb6 <HAL_UART_RxCpltCallback+0x15e>
					 }
					 else	//Pass, HsdData Update
					 {
						 //  Packet   
						 //  Packet       
						 RS485Rx.Checksum_Error = 0;
 800cea8:	4b55      	ldr	r3, [pc, #340]	; (800d000 <HAL_UART_RxCpltCallback+0x2a8>)
 800ceaa:	2200      	movs	r2, #0
 800ceac:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
						 RS485Rx.Checksum_Error_Cnt = 0;
 800ceb0:	4b53      	ldr	r3, [pc, #332]	; (800d000 <HAL_UART_RxCpltCallback+0x2a8>)
 800ceb2:	2200      	movs	r2, #0
 800ceb4:	84da      	strh	r2, [r3, #38]	; 0x26
					 }

					 uint8_t cmd_Ack; //, Error_bit, reset_bit, MSG_SYS;
					 int16_t tempVal1, tempVal2; //, DEVVal;
					 //    
					 switch(RS485Rx.result){
 800ceb6:	4b52      	ldr	r3, [pc, #328]	; (800d000 <HAL_UART_RxCpltCallback+0x2a8>)
 800ceb8:	7d9b      	ldrb	r3, [r3, #22]
 800ceba:	3b01      	subs	r3, #1
 800cebc:	2b08      	cmp	r3, #8
 800cebe:	f200 819b 	bhi.w	800d1f8 <HAL_UART_RxCpltCallback+0x4a0>
 800cec2:	a201      	add	r2, pc, #4	; (adr r2, 800cec8 <HAL_UART_RxCpltCallback+0x170>)
 800cec4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cec8:	0800ceed 	.word	0x0800ceed
 800cecc:	0800cefb 	.word	0x0800cefb
 800ced0:	0800cf3f 	.word	0x0800cf3f
 800ced4:	0800d0b3 	.word	0x0800d0b3
 800ced8:	0800d0f9 	.word	0x0800d0f9
 800cedc:	0800d13f 	.word	0x0800d13f
 800cee0:	0800d1f9 	.word	0x0800d1f9
 800cee4:	0800d185 	.word	0x0800d185
 800cee8:	0800d1a5 	.word	0x0800d1a5
						 case 1:
							 // Request a Data frame
							 AddF_ReqDataToPC(0x12, 0x05A1, 0x01);
 800ceec:	2201      	movs	r2, #1
 800ceee:	f240 51a1 	movw	r1, #1441	; 0x5a1
 800cef2:	2012      	movs	r0, #18
 800cef4:	f7ff f9b0 	bl	800c258 <AddF_ReqDataToPC>
							 break;
 800cef8:	e17f      	b.n	800d1fa <HAL_UART_RxCpltCallback+0x4a2>
						 case 2:
							//   ,  RESET
							if(RS485Rx0Data[9] == 1){
 800cefa:	4b44      	ldr	r3, [pc, #272]	; (800d00c <HAL_UART_RxCpltCallback+0x2b4>)
 800cefc:	7a5b      	ldrb	r3, [r3, #9]
 800cefe:	2b01      	cmp	r3, #1
 800cf00:	d111      	bne.n	800cf26 <HAL_UART_RxCpltCallback+0x1ce>
								Gas_Sensor.Gas_Detect = 0;
 800cf02:	4b44      	ldr	r3, [pc, #272]	; (800d014 <HAL_UART_RxCpltCallback+0x2bc>)
 800cf04:	2200      	movs	r2, #0
 800cf06:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
								ui.Status.Bit.SMOKE_DETECT = 0;
 800cf0a:	4a3c      	ldr	r2, [pc, #240]	; (800cffc <HAL_UART_RxCpltCallback+0x2a4>)
 800cf0c:	7853      	ldrb	r3, [r2, #1]
 800cf0e:	f36f 0341 	bfc	r3, #1, #1
 800cf12:	7053      	strb	r3, [r2, #1]
								ui.temp_alarm_bit = 0;
 800cf14:	4b39      	ldr	r3, [pc, #228]	; (800cffc <HAL_UART_RxCpltCallback+0x2a4>)
 800cf16:	2200      	movs	r2, #0
 800cf18:	761a      	strb	r2, [r3, #24]
								ui.temp_warring_bit = 0;
 800cf1a:	4b38      	ldr	r3, [pc, #224]	; (800cffc <HAL_UART_RxCpltCallback+0x2a4>)
 800cf1c:	2200      	movs	r2, #0
 800cf1e:	75da      	strb	r2, [r3, #23]
								cmd_Ack = 1;
 800cf20:	2301      	movs	r3, #1
 800cf22:	74fb      	strb	r3, [r7, #19]
 800cf24:	e001      	b.n	800cf2a <HAL_UART_RxCpltCallback+0x1d2>
							}
							else{
								cmd_Ack = 0;
 800cf26:	2300      	movs	r3, #0
 800cf28:	74fb      	strb	r3, [r7, #19]
							}
							AddF_CmdReqToPC(0x0C,0x05A3,0x01,0x00,cmd_Ack);
 800cf2a:	7cfb      	ldrb	r3, [r7, #19]
 800cf2c:	9300      	str	r3, [sp, #0]
 800cf2e:	2300      	movs	r3, #0
 800cf30:	2201      	movs	r2, #1
 800cf32:	f240 51a3 	movw	r1, #1443	; 0x5a3
 800cf36:	200c      	movs	r0, #12
 800cf38:	f7ff fb98 	bl	800c66c <AddF_CmdReqToPC>
							 break;
 800cf3c:	e15d      	b.n	800d1fa <HAL_UART_RxCpltCallback+0x4a2>
						 case 3:
							 //   ,  /  
							//    
							RS485Rx.ff_cTemp_warring_R = ((int16_t)(ui.temp_warring * 100));
 800cf3e:	4b2f      	ldr	r3, [pc, #188]	; (800cffc <HAL_UART_RxCpltCallback+0x2a4>)
 800cf40:	edd3 7a07 	vldr	s15, [r3, #28]
 800cf44:	ed9f 7a34 	vldr	s14, [pc, #208]	; 800d018 <HAL_UART_RxCpltCallback+0x2c0>
 800cf48:	ee67 7a87 	vmul.f32	s15, s15, s14
 800cf4c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800cf50:	ee17 3a90 	vmov	r3, s15
 800cf54:	b21a      	sxth	r2, r3
 800cf56:	4b2a      	ldr	r3, [pc, #168]	; (800d000 <HAL_UART_RxCpltCallback+0x2a8>)
 800cf58:	815a      	strh	r2, [r3, #10]
							RS485Rx.ff_cTemp_alarm_R = ((int16_t)(ui.temp_alarm * 100));
 800cf5a:	4b28      	ldr	r3, [pc, #160]	; (800cffc <HAL_UART_RxCpltCallback+0x2a4>)
 800cf5c:	edd3 7a08 	vldr	s15, [r3, #32]
 800cf60:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 800d018 <HAL_UART_RxCpltCallback+0x2c0>
 800cf64:	ee67 7a87 	vmul.f32	s15, s15, s14
 800cf68:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800cf6c:	ee17 3a90 	vmov	r3, s15
 800cf70:	b21a      	sxth	r2, r3
 800cf72:	4b23      	ldr	r3, [pc, #140]	; (800d000 <HAL_UART_RxCpltCallback+0x2a8>)
 800cf74:	811a      	strh	r2, [r3, #8]

							RS485Rx.ff_cTemp_warring = ((int16_t)RS485Rx0Data[9] << 8);
 800cf76:	4b25      	ldr	r3, [pc, #148]	; (800d00c <HAL_UART_RxCpltCallback+0x2b4>)
 800cf78:	7a5b      	ldrb	r3, [r3, #9]
 800cf7a:	021b      	lsls	r3, r3, #8
 800cf7c:	b21a      	sxth	r2, r3
 800cf7e:	4b20      	ldr	r3, [pc, #128]	; (800d000 <HAL_UART_RxCpltCallback+0x2a8>)
 800cf80:	81da      	strh	r2, [r3, #14]
							RS485Rx.ff_cTemp_warring |= ((int16_t)RS485Rx0Data[10] & 0xFF);
 800cf82:	4b1f      	ldr	r3, [pc, #124]	; (800d000 <HAL_UART_RxCpltCallback+0x2a8>)
 800cf84:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
 800cf88:	4b20      	ldr	r3, [pc, #128]	; (800d00c <HAL_UART_RxCpltCallback+0x2b4>)
 800cf8a:	7a9b      	ldrb	r3, [r3, #10]
 800cf8c:	b21b      	sxth	r3, r3
 800cf8e:	4313      	orrs	r3, r2
 800cf90:	b21a      	sxth	r2, r3
 800cf92:	4b1b      	ldr	r3, [pc, #108]	; (800d000 <HAL_UART_RxCpltCallback+0x2a8>)
 800cf94:	81da      	strh	r2, [r3, #14]
							//    
							RS485Rx.ff_cTemp_alarm   = ((int16_t)RS485Rx0Data[11] << 8);
 800cf96:	4b1d      	ldr	r3, [pc, #116]	; (800d00c <HAL_UART_RxCpltCallback+0x2b4>)
 800cf98:	7adb      	ldrb	r3, [r3, #11]
 800cf9a:	021b      	lsls	r3, r3, #8
 800cf9c:	b21a      	sxth	r2, r3
 800cf9e:	4b18      	ldr	r3, [pc, #96]	; (800d000 <HAL_UART_RxCpltCallback+0x2a8>)
 800cfa0:	819a      	strh	r2, [r3, #12]
							RS485Rx.ff_cTemp_alarm   |= ((int16_t)RS485Rx0Data[12] & 0xFF);
 800cfa2:	4b17      	ldr	r3, [pc, #92]	; (800d000 <HAL_UART_RxCpltCallback+0x2a8>)
 800cfa4:	f9b3 200c 	ldrsh.w	r2, [r3, #12]
 800cfa8:	4b18      	ldr	r3, [pc, #96]	; (800d00c <HAL_UART_RxCpltCallback+0x2b4>)
 800cfaa:	7b1b      	ldrb	r3, [r3, #12]
 800cfac:	b21b      	sxth	r3, r3
 800cfae:	4313      	orrs	r3, r2
 800cfb0:	b21a      	sxth	r2, r3
 800cfb2:	4b13      	ldr	r3, [pc, #76]	; (800d000 <HAL_UART_RxCpltCallback+0x2a8>)
 800cfb4:	819a      	strh	r2, [r3, #12]
							// Limit
							if(RS485Rx.ff_cTemp_warring > 9999){
 800cfb6:	4b12      	ldr	r3, [pc, #72]	; (800d000 <HAL_UART_RxCpltCallback+0x2a8>)
 800cfb8:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800cfbc:	f242 720f 	movw	r2, #9999	; 0x270f
 800cfc0:	4293      	cmp	r3, r2
 800cfc2:	dd04      	ble.n	800cfce <HAL_UART_RxCpltCallback+0x276>
								RS485Rx.ff_cTemp_warring = 9999;
 800cfc4:	4b0e      	ldr	r3, [pc, #56]	; (800d000 <HAL_UART_RxCpltCallback+0x2a8>)
 800cfc6:	f242 720f 	movw	r2, #9999	; 0x270f
 800cfca:	81da      	strh	r2, [r3, #14]
 800cfcc:	e007      	b.n	800cfde <HAL_UART_RxCpltCallback+0x286>
							}
							else if(RS485Rx.ff_cTemp_warring < 0){
 800cfce:	4b0c      	ldr	r3, [pc, #48]	; (800d000 <HAL_UART_RxCpltCallback+0x2a8>)
 800cfd0:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800cfd4:	2b00      	cmp	r3, #0
 800cfd6:	da02      	bge.n	800cfde <HAL_UART_RxCpltCallback+0x286>
								RS485Rx.ff_cTemp_warring = 0;
 800cfd8:	4b09      	ldr	r3, [pc, #36]	; (800d000 <HAL_UART_RxCpltCallback+0x2a8>)
 800cfda:	2200      	movs	r2, #0
 800cfdc:	81da      	strh	r2, [r3, #14]
							}
							else;
							if(RS485Rx.ff_cTemp_alarm > 9999){
 800cfde:	4b08      	ldr	r3, [pc, #32]	; (800d000 <HAL_UART_RxCpltCallback+0x2a8>)
 800cfe0:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800cfe4:	f242 720f 	movw	r2, #9999	; 0x270f
 800cfe8:	4293      	cmp	r3, r2
 800cfea:	dd17      	ble.n	800d01c <HAL_UART_RxCpltCallback+0x2c4>
								RS485Rx.ff_cTemp_alarm = 9999;
 800cfec:	4b04      	ldr	r3, [pc, #16]	; (800d000 <HAL_UART_RxCpltCallback+0x2a8>)
 800cfee:	f242 720f 	movw	r2, #9999	; 0x270f
 800cff2:	819a      	strh	r2, [r3, #12]
 800cff4:	e01a      	b.n	800d02c <HAL_UART_RxCpltCallback+0x2d4>
 800cff6:	bf00      	nop
 800cff8:	40005000 	.word	0x40005000
 800cffc:	200004f0 	.word	0x200004f0
 800d000:	20000574 	.word	0x20000574
 800d004:	200005c4 	.word	0x200005c4
 800d008:	20000558 	.word	0x20000558
 800d00c:	20000544 	.word	0x20000544
 800d010:	20000572 	.word	0x20000572
 800d014:	200005c8 	.word	0x200005c8
 800d018:	42c80000 	.word	0x42c80000
							}
							else if(RS485Rx.ff_cTemp_alarm < 0){
 800d01c:	4b7c      	ldr	r3, [pc, #496]	; (800d210 <HAL_UART_RxCpltCallback+0x4b8>)
 800d01e:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800d022:	2b00      	cmp	r3, #0
 800d024:	da02      	bge.n	800d02c <HAL_UART_RxCpltCallback+0x2d4>
								RS485Rx.ff_cTemp_alarm = 0;
 800d026:	4b7a      	ldr	r3, [pc, #488]	; (800d210 <HAL_UART_RxCpltCallback+0x4b8>)
 800d028:	2200      	movs	r2, #0
 800d02a:	819a      	strh	r2, [r3, #12]
							}
							else;
							//    Update
							ui.temp_warring    = (float)(RS485Rx.ff_cTemp_warring) / 100;
 800d02c:	4b78      	ldr	r3, [pc, #480]	; (800d210 <HAL_UART_RxCpltCallback+0x4b8>)
 800d02e:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800d032:	ee07 3a90 	vmov	s15, r3
 800d036:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800d03a:	eddf 6a76 	vldr	s13, [pc, #472]	; 800d214 <HAL_UART_RxCpltCallback+0x4bc>
 800d03e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800d042:	4b75      	ldr	r3, [pc, #468]	; (800d218 <HAL_UART_RxCpltCallback+0x4c0>)
 800d044:	edc3 7a07 	vstr	s15, [r3, #28]
							//    Update
							ui.temp_alarm      = (float)(RS485Rx.ff_cTemp_alarm) / 100;
 800d048:	4b71      	ldr	r3, [pc, #452]	; (800d210 <HAL_UART_RxCpltCallback+0x4b8>)
 800d04a:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800d04e:	ee07 3a90 	vmov	s15, r3
 800d052:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800d056:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800d214 <HAL_UART_RxCpltCallback+0x4bc>
 800d05a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800d05e:	4b6e      	ldr	r3, [pc, #440]	; (800d218 <HAL_UART_RxCpltCallback+0x4c0>)
 800d060:	edc3 7a08 	vstr	s15, [r3, #32]

							if((RS485Rx.ff_cTemp_warring_R != RS485Rx.ff_cTemp_warring) || (RS485Rx.ff_cTemp_alarm_R != RS485Rx.ff_cTemp_alarm))
 800d064:	4b6a      	ldr	r3, [pc, #424]	; (800d210 <HAL_UART_RxCpltCallback+0x4b8>)
 800d066:	f9b3 200a 	ldrsh.w	r2, [r3, #10]
 800d06a:	4b69      	ldr	r3, [pc, #420]	; (800d210 <HAL_UART_RxCpltCallback+0x4b8>)
 800d06c:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800d070:	429a      	cmp	r2, r3
 800d072:	d107      	bne.n	800d084 <HAL_UART_RxCpltCallback+0x32c>
 800d074:	4b66      	ldr	r3, [pc, #408]	; (800d210 <HAL_UART_RxCpltCallback+0x4b8>)
 800d076:	f9b3 2008 	ldrsh.w	r2, [r3, #8]
 800d07a:	4b65      	ldr	r3, [pc, #404]	; (800d210 <HAL_UART_RxCpltCallback+0x4b8>)
 800d07c:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800d080:	429a      	cmp	r2, r3
 800d082:	d002      	beq.n	800d08a <HAL_UART_RxCpltCallback+0x332>
							{
								//  /  EEPROM 
								EEPROM.SaveData_Flag = 1;
 800d084:	4b65      	ldr	r3, [pc, #404]	; (800d21c <HAL_UART_RxCpltCallback+0x4c4>)
 800d086:	2201      	movs	r2, #1
 800d088:	701a      	strb	r2, [r3, #0]
							}

							//   (  )
							tempVal1 = RS485Rx.ff_cTemp_warring;
 800d08a:	4b61      	ldr	r3, [pc, #388]	; (800d210 <HAL_UART_RxCpltCallback+0x4b8>)
 800d08c:	89db      	ldrh	r3, [r3, #14]
 800d08e:	817b      	strh	r3, [r7, #10]
							tempVal2 = RS485Rx.ff_cTemp_alarm;
 800d090:	4b5f      	ldr	r3, [pc, #380]	; (800d210 <HAL_UART_RxCpltCallback+0x4b8>)
 800d092:	899b      	ldrh	r3, [r3, #12]
 800d094:	813b      	strh	r3, [r7, #8]
							AddF_CmdReqToPC_Val(0x0C, 0x05A3, 0x02, 0x00, tempVal1, tempVal2);
 800d096:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800d09a:	9301      	str	r3, [sp, #4]
 800d09c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800d0a0:	9300      	str	r3, [sp, #0]
 800d0a2:	2300      	movs	r3, #0
 800d0a4:	2202      	movs	r2, #2
 800d0a6:	f240 51a3 	movw	r1, #1443	; 0x5a3
 800d0aa:	200c      	movs	r0, #12
 800d0ac:	f7ff fb84 	bl	800c7b8 <AddF_CmdReqToPC_Val>
							break;
 800d0b0:	e0a3      	b.n	800d1fa <HAL_UART_RxCpltCallback+0x4a2>
						 case 4:
							//  :  , Enable / Disable
							uint8_t alarm_enable = ui.temp_alarm_enable;
 800d0b2:	4b59      	ldr	r3, [pc, #356]	; (800d218 <HAL_UART_RxCpltCallback+0x4c0>)
 800d0b4:	7d9b      	ldrb	r3, [r3, #22]
 800d0b6:	733b      	strb	r3, [r7, #12]

							if(RS485Rx0Data[9] == 0){
 800d0b8:	4b59      	ldr	r3, [pc, #356]	; (800d220 <HAL_UART_RxCpltCallback+0x4c8>)
 800d0ba:	7a5b      	ldrb	r3, [r3, #9]
 800d0bc:	2b00      	cmp	r3, #0
 800d0be:	d103      	bne.n	800d0c8 <HAL_UART_RxCpltCallback+0x370>
								ui.temp_alarm_enable = 0;
 800d0c0:	4b55      	ldr	r3, [pc, #340]	; (800d218 <HAL_UART_RxCpltCallback+0x4c0>)
 800d0c2:	2200      	movs	r2, #0
 800d0c4:	759a      	strb	r2, [r3, #22]
 800d0c6:	e002      	b.n	800d0ce <HAL_UART_RxCpltCallback+0x376>
							}
							else{
								ui.temp_alarm_enable = 1;
 800d0c8:	4b53      	ldr	r3, [pc, #332]	; (800d218 <HAL_UART_RxCpltCallback+0x4c0>)
 800d0ca:	2201      	movs	r2, #1
 800d0cc:	759a      	strb	r2, [r3, #22]
							}

							if(alarm_enable != ui.temp_alarm_enable)
 800d0ce:	4b52      	ldr	r3, [pc, #328]	; (800d218 <HAL_UART_RxCpltCallback+0x4c0>)
 800d0d0:	7d9b      	ldrb	r3, [r3, #22]
 800d0d2:	7b3a      	ldrb	r2, [r7, #12]
 800d0d4:	429a      	cmp	r2, r3
 800d0d6:	d002      	beq.n	800d0de <HAL_UART_RxCpltCallback+0x386>
							{
								//  / Enable/Disable EEPROM 
								EEPROM.SaveData_Flag = 1;
 800d0d8:	4b50      	ldr	r3, [pc, #320]	; (800d21c <HAL_UART_RxCpltCallback+0x4c4>)
 800d0da:	2201      	movs	r2, #1
 800d0dc:	701a      	strb	r2, [r3, #0]
							}

							//  
							cmd_Ack = ui.temp_alarm_enable;
 800d0de:	4b4e      	ldr	r3, [pc, #312]	; (800d218 <HAL_UART_RxCpltCallback+0x4c0>)
 800d0e0:	7d9b      	ldrb	r3, [r3, #22]
 800d0e2:	74fb      	strb	r3, [r7, #19]
							AddF_CmdReqToPC(0x0C,0x05A3,0x03,0x00,cmd_Ack);
 800d0e4:	7cfb      	ldrb	r3, [r7, #19]
 800d0e6:	9300      	str	r3, [sp, #0]
 800d0e8:	2300      	movs	r3, #0
 800d0ea:	2203      	movs	r2, #3
 800d0ec:	f240 51a3 	movw	r1, #1443	; 0x5a3
 800d0f0:	200c      	movs	r0, #12
 800d0f2:	f7ff fabb 	bl	800c66c <AddF_CmdReqToPC>
							 break;
 800d0f6:	e080      	b.n	800d1fa <HAL_UART_RxCpltCallback+0x4a2>
						 case 5:
							uint8_t warring_maintain_bit = ui.temp_warring_maintain_bit;
 800d0f8:	4b47      	ldr	r3, [pc, #284]	; (800d218 <HAL_UART_RxCpltCallback+0x4c0>)
 800d0fa:	7e5b      	ldrb	r3, [r3, #25]
 800d0fc:	737b      	strb	r3, [r7, #13]
							//  :    Enable / Disable
							if(RS485Rx0Data[9] == 1){
 800d0fe:	4b48      	ldr	r3, [pc, #288]	; (800d220 <HAL_UART_RxCpltCallback+0x4c8>)
 800d100:	7a5b      	ldrb	r3, [r3, #9]
 800d102:	2b01      	cmp	r3, #1
 800d104:	d103      	bne.n	800d10e <HAL_UART_RxCpltCallback+0x3b6>
								ui.temp_warring_maintain_bit = 1;
 800d106:	4b44      	ldr	r3, [pc, #272]	; (800d218 <HAL_UART_RxCpltCallback+0x4c0>)
 800d108:	2201      	movs	r2, #1
 800d10a:	765a      	strb	r2, [r3, #25]
 800d10c:	e002      	b.n	800d114 <HAL_UART_RxCpltCallback+0x3bc>
							}
							else{
								ui.temp_warring_maintain_bit = 0;
 800d10e:	4b42      	ldr	r3, [pc, #264]	; (800d218 <HAL_UART_RxCpltCallback+0x4c0>)
 800d110:	2200      	movs	r2, #0
 800d112:	765a      	strb	r2, [r3, #25]
							}

							if(warring_maintain_bit != ui.temp_warring_maintain_bit)
 800d114:	4b40      	ldr	r3, [pc, #256]	; (800d218 <HAL_UART_RxCpltCallback+0x4c0>)
 800d116:	7e5b      	ldrb	r3, [r3, #25]
 800d118:	7b7a      	ldrb	r2, [r7, #13]
 800d11a:	429a      	cmp	r2, r3
 800d11c:	d002      	beq.n	800d124 <HAL_UART_RxCpltCallback+0x3cc>
							{
								//    EEPROM 
								EEPROM.SaveData_Flag = 1;
 800d11e:	4b3f      	ldr	r3, [pc, #252]	; (800d21c <HAL_UART_RxCpltCallback+0x4c4>)
 800d120:	2201      	movs	r2, #1
 800d122:	701a      	strb	r2, [r3, #0]
							}

							//  
							cmd_Ack = ui.temp_warring_maintain_bit;
 800d124:	4b3c      	ldr	r3, [pc, #240]	; (800d218 <HAL_UART_RxCpltCallback+0x4c0>)
 800d126:	7e5b      	ldrb	r3, [r3, #25]
 800d128:	74fb      	strb	r3, [r7, #19]
							AddF_CmdReqToPC(0x0C,0x05A3,0x04,0x00,cmd_Ack);
 800d12a:	7cfb      	ldrb	r3, [r7, #19]
 800d12c:	9300      	str	r3, [sp, #0]
 800d12e:	2300      	movs	r3, #0
 800d130:	2204      	movs	r2, #4
 800d132:	f240 51a3 	movw	r1, #1443	; 0x5a3
 800d136:	200c      	movs	r0, #12
 800d138:	f7ff fa98 	bl	800c66c <AddF_CmdReqToPC>
							break;
 800d13c:	e05d      	b.n	800d1fa <HAL_UART_RxCpltCallback+0x4a2>
						 case 6:
							uint8_t alarm_maintain_bit = ui.temp_alarm_maintain_bit;
 800d13e:	4b36      	ldr	r3, [pc, #216]	; (800d218 <HAL_UART_RxCpltCallback+0x4c0>)
 800d140:	7e9b      	ldrb	r3, [r3, #26]
 800d142:	73bb      	strb	r3, [r7, #14]
							//  :    Enable/Disable
							if(RS485Rx0Data[9] == 1){
 800d144:	4b36      	ldr	r3, [pc, #216]	; (800d220 <HAL_UART_RxCpltCallback+0x4c8>)
 800d146:	7a5b      	ldrb	r3, [r3, #9]
 800d148:	2b01      	cmp	r3, #1
 800d14a:	d103      	bne.n	800d154 <HAL_UART_RxCpltCallback+0x3fc>
								ui.temp_alarm_maintain_bit = 1;
 800d14c:	4b32      	ldr	r3, [pc, #200]	; (800d218 <HAL_UART_RxCpltCallback+0x4c0>)
 800d14e:	2201      	movs	r2, #1
 800d150:	769a      	strb	r2, [r3, #26]
 800d152:	e002      	b.n	800d15a <HAL_UART_RxCpltCallback+0x402>
							}
							else{
								ui.temp_alarm_maintain_bit = 0;
 800d154:	4b30      	ldr	r3, [pc, #192]	; (800d218 <HAL_UART_RxCpltCallback+0x4c0>)
 800d156:	2200      	movs	r2, #0
 800d158:	769a      	strb	r2, [r3, #26]
							}
							if(alarm_maintain_bit != ui.temp_alarm_maintain_bit)
 800d15a:	4b2f      	ldr	r3, [pc, #188]	; (800d218 <HAL_UART_RxCpltCallback+0x4c0>)
 800d15c:	7e9b      	ldrb	r3, [r3, #26]
 800d15e:	7bba      	ldrb	r2, [r7, #14]
 800d160:	429a      	cmp	r2, r3
 800d162:	d002      	beq.n	800d16a <HAL_UART_RxCpltCallback+0x412>
							{
								//    EEPROM 
								EEPROM.SaveData_Flag = 1;
 800d164:	4b2d      	ldr	r3, [pc, #180]	; (800d21c <HAL_UART_RxCpltCallback+0x4c4>)
 800d166:	2201      	movs	r2, #1
 800d168:	701a      	strb	r2, [r3, #0]
							}

							//  
							cmd_Ack = ui.temp_alarm_maintain_bit;
 800d16a:	4b2b      	ldr	r3, [pc, #172]	; (800d218 <HAL_UART_RxCpltCallback+0x4c0>)
 800d16c:	7e9b      	ldrb	r3, [r3, #26]
 800d16e:	74fb      	strb	r3, [r7, #19]
							AddF_CmdReqToPC(0x0C,0x05A3,0x04,0x00,cmd_Ack);
 800d170:	7cfb      	ldrb	r3, [r7, #19]
 800d172:	9300      	str	r3, [sp, #0]
 800d174:	2300      	movs	r3, #0
 800d176:	2204      	movs	r2, #4
 800d178:	f240 51a3 	movw	r1, #1443	; 0x5a3
 800d17c:	200c      	movs	r0, #12
 800d17e:	f7ff fa75 	bl	800c66c <AddF_CmdReqToPC>
							break;
 800d182:	e03a      	b.n	800d1fa <HAL_UART_RxCpltCallback+0x4a2>
							tempVal1 = (int16_t)ui.co_100times;
							AddF_CmdReqToPC_Val(0x0C, 0x05A3, 0x06, 0x00, tempVal1,0x00);*/
							break;
						 case 8:
							 // 
							 u1f_bootjump_flag = 1;
 800d184:	4b27      	ldr	r3, [pc, #156]	; (800d224 <HAL_UART_RxCpltCallback+0x4cc>)
 800d186:	2201      	movs	r2, #1
 800d188:	701a      	strb	r2, [r3, #0]
							 cmd_Ack = RS485Rx0Data[7];
 800d18a:	4b25      	ldr	r3, [pc, #148]	; (800d220 <HAL_UART_RxCpltCallback+0x4c8>)
 800d18c:	79db      	ldrb	r3, [r3, #7]
 800d18e:	74fb      	strb	r3, [r7, #19]
							 AddF_CmdReqToPC(0x0C,0x0504,0x66,0x00,cmd_Ack);
 800d190:	7cfb      	ldrb	r3, [r7, #19]
 800d192:	9300      	str	r3, [sp, #0]
 800d194:	2300      	movs	r3, #0
 800d196:	2266      	movs	r2, #102	; 0x66
 800d198:	f240 5104 	movw	r1, #1284	; 0x504
 800d19c:	200c      	movs	r0, #12
 800d19e:	f7ff fa65 	bl	800c66c <AddF_CmdReqToPC>
							 break;
 800d1a2:	e02a      	b.n	800d1fa <HAL_UART_RxCpltCallback+0x4a2>
						 case 9:
							 //ADC Offset Check Enable/Disable
							if(RS485Rx0Data[9] == 1)
 800d1a4:	4b1e      	ldr	r3, [pc, #120]	; (800d220 <HAL_UART_RxCpltCallback+0x4c8>)
 800d1a6:	7a5b      	ldrb	r3, [r3, #9]
 800d1a8:	2b01      	cmp	r3, #1
 800d1aa:	d108      	bne.n	800d1be <HAL_UART_RxCpltCallback+0x466>
							{
								 RS485Rx.ADC_Offset_Flag = 1;
 800d1ac:	4b18      	ldr	r3, [pc, #96]	; (800d210 <HAL_UART_RxCpltCallback+0x4b8>)
 800d1ae:	2201      	movs	r2, #1
 800d1b0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
								 RS485Rx.ADC_Offset_Check_1 = 1;
 800d1b4:	4b16      	ldr	r3, [pc, #88]	; (800d210 <HAL_UART_RxCpltCallback+0x4b8>)
 800d1b6:	2201      	movs	r2, #1
 800d1b8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
 800d1bc:	e00b      	b.n	800d1d6 <HAL_UART_RxCpltCallback+0x47e>
							}
							else
							{
								 RS485Rx.ADC_Offset_Flag = 0;
 800d1be:	4b14      	ldr	r3, [pc, #80]	; (800d210 <HAL_UART_RxCpltCallback+0x4b8>)
 800d1c0:	2200      	movs	r2, #0
 800d1c2:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
								 RS485Rx.ADC_Offset_Check_1 = 0;
 800d1c6:	4b12      	ldr	r3, [pc, #72]	; (800d210 <HAL_UART_RxCpltCallback+0x4b8>)
 800d1c8:	2200      	movs	r2, #0
 800d1ca:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
								 RS485Rx.ADC_Offset_Check_2 = 0;
 800d1ce:	4b10      	ldr	r3, [pc, #64]	; (800d210 <HAL_UART_RxCpltCallback+0x4b8>)
 800d1d0:	2200      	movs	r2, #0
 800d1d2:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
							}

							 cmd_Ack = RS485Rx0Data[9];
 800d1d6:	4b12      	ldr	r3, [pc, #72]	; (800d220 <HAL_UART_RxCpltCallback+0x4c8>)
 800d1d8:	7a5b      	ldrb	r3, [r3, #9]
 800d1da:	74fb      	strb	r3, [r7, #19]
							AddF_CmdReqToPC(0x0C,0x05A3,0x60,0x00,cmd_Ack);
 800d1dc:	7cfb      	ldrb	r3, [r7, #19]
 800d1de:	9300      	str	r3, [sp, #0]
 800d1e0:	2300      	movs	r3, #0
 800d1e2:	2260      	movs	r2, #96	; 0x60
 800d1e4:	f240 51a3 	movw	r1, #1443	; 0x5a3
 800d1e8:	200c      	movs	r0, #12
 800d1ea:	f7ff fa3f 	bl	800c66c <AddF_CmdReqToPC>
							 break;
 800d1ee:	e004      	b.n	800d1fa <HAL_UART_RxCpltCallback+0x4a2>
						 default:  	 break;
					 }
				 }
				 else{
					 //   ( ID  )
					 RS485Rx.result = 0;
 800d1f0:	4b07      	ldr	r3, [pc, #28]	; (800d210 <HAL_UART_RxCpltCallback+0x4b8>)
 800d1f2:	2200      	movs	r2, #0
 800d1f4:	759a      	strb	r2, [r3, #22]
 800d1f6:	e000      	b.n	800d1fa <HAL_UART_RxCpltCallback+0x4a2>
						 default:  	 break;
 800d1f8:	bf00      	nop
				 }
				 RS48501_TxData();
 800d1fa:	f7ff fbaf 	bl	800c95c <RS48501_TxData>
			 }
		 }
		 HAL_UART_Receive_IT(&huart5, &RS485RxA, 1);
 800d1fe:	2201      	movs	r2, #1
 800d200:	4909      	ldr	r1, [pc, #36]	; (800d228 <HAL_UART_RxCpltCallback+0x4d0>)
 800d202:	480a      	ldr	r0, [pc, #40]	; (800d22c <HAL_UART_RxCpltCallback+0x4d4>)
 800d204:	f007 fdba 	bl	8014d7c <HAL_UART_Receive_IT>
	 }
}
 800d208:	bf00      	nop
 800d20a:	3718      	adds	r7, #24
 800d20c:	46bd      	mov	sp, r7
 800d20e:	bd80      	pop	{r7, pc}
 800d210:	20000574 	.word	0x20000574
 800d214:	42c80000 	.word	0x42c80000
 800d218:	200004f0 	.word	0x200004f0
 800d21c:	20000298 	.word	0x20000298
 800d220:	20000544 	.word	0x20000544
 800d224:	200005c5 	.word	0x200005c5
 800d228:	200005c4 	.word	0x200005c4
 800d22c:	200009b0 	.word	0x200009b0

0800d230 <FUN_RS485_Error_routine>:
/****************************************************************************/
/*	Overview	:															*/
/*	Return value:	void													*/
/****************************************************************************/
void FUN_RS485_Error_routine(void)
{
 800d230:	b580      	push	{r7, lr}
 800d232:	af00      	add	r7, sp, #0
	Error.RS485_error_chk = HAL_UART_GetError(&huart5);
 800d234:	4817      	ldr	r0, [pc, #92]	; (800d294 <FUN_RS485_Error_routine+0x64>)
 800d236:	f008 fa7a 	bl	801572e <HAL_UART_GetError>
 800d23a:	4603      	mov	r3, r0
 800d23c:	4a16      	ldr	r2, [pc, #88]	; (800d298 <FUN_RS485_Error_routine+0x68>)
 800d23e:	60d3      	str	r3, [r2, #12]
	Error.RS485_State = HAL_UART_GetState(&huart5);
 800d240:	4814      	ldr	r0, [pc, #80]	; (800d294 <FUN_RS485_Error_routine+0x64>)
 800d242:	f008 fa5f 	bl	8015704 <HAL_UART_GetState>
 800d246:	4603      	mov	r3, r0
 800d248:	4a13      	ldr	r2, [pc, #76]	; (800d298 <FUN_RS485_Error_routine+0x68>)
 800d24a:	6153      	str	r3, [r2, #20]
	if(Error.RS485_error_chk != 0)
 800d24c:	4b12      	ldr	r3, [pc, #72]	; (800d298 <FUN_RS485_Error_routine+0x68>)
 800d24e:	68db      	ldr	r3, [r3, #12]
 800d250:	2b00      	cmp	r3, #0
 800d252:	d01a      	beq.n	800d28a <FUN_RS485_Error_routine+0x5a>
	{
		Error.RS485_error_Cnt  ++;
 800d254:	4b10      	ldr	r3, [pc, #64]	; (800d298 <FUN_RS485_Error_routine+0x68>)
 800d256:	8a1b      	ldrh	r3, [r3, #16]
 800d258:	3301      	adds	r3, #1
 800d25a:	b29a      	uxth	r2, r3
 800d25c:	4b0e      	ldr	r3, [pc, #56]	; (800d298 <FUN_RS485_Error_routine+0x68>)
 800d25e:	821a      	strh	r2, [r3, #16]
		// 5   
		if(Error.RS485_error_Cnt >= 5)
 800d260:	4b0d      	ldr	r3, [pc, #52]	; (800d298 <FUN_RS485_Error_routine+0x68>)
 800d262:	8a1b      	ldrh	r3, [r3, #16]
 800d264:	2b04      	cmp	r3, #4
 800d266:	d913      	bls.n	800d290 <FUN_RS485_Error_routine+0x60>
		{
			//
			HAL_UART_Receive_IT(&huart5, &RS485RxA, 1);
 800d268:	2201      	movs	r2, #1
 800d26a:	490c      	ldr	r1, [pc, #48]	; (800d29c <FUN_RS485_Error_routine+0x6c>)
 800d26c:	4809      	ldr	r0, [pc, #36]	; (800d294 <FUN_RS485_Error_routine+0x64>)
 800d26e:	f007 fd85 	bl	8014d7c <HAL_UART_Receive_IT>
			RS485_RE();
 800d272:	2200      	movs	r2, #0
 800d274:	2110      	movs	r1, #16
 800d276:	480a      	ldr	r0, [pc, #40]	; (800d2a0 <FUN_RS485_Error_routine+0x70>)
 800d278:	f004 fc2a 	bl	8011ad0 <HAL_GPIO_WritePin>
			//
			Error.RS485_error = 1;
 800d27c:	4b06      	ldr	r3, [pc, #24]	; (800d298 <FUN_RS485_Error_routine+0x68>)
 800d27e:	2201      	movs	r2, #1
 800d280:	825a      	strh	r2, [r3, #18]
			Error.RS485_error_Cnt = 0;
 800d282:	4b05      	ldr	r3, [pc, #20]	; (800d298 <FUN_RS485_Error_routine+0x68>)
 800d284:	2200      	movs	r2, #0
 800d286:	821a      	strh	r2, [r3, #16]
		}
	}
	else{
		Error.RS485_error_Cnt = 0;
	}
}
 800d288:	e002      	b.n	800d290 <FUN_RS485_Error_routine+0x60>
		Error.RS485_error_Cnt = 0;
 800d28a:	4b03      	ldr	r3, [pc, #12]	; (800d298 <FUN_RS485_Error_routine+0x68>)
 800d28c:	2200      	movs	r2, #0
 800d28e:	821a      	strh	r2, [r3, #16]
}
 800d290:	bf00      	nop
 800d292:	bd80      	pop	{r7, pc}
 800d294:	200009b0 	.word	0x200009b0
 800d298:	200006d4 	.word	0x200006d4
 800d29c:	200005c4 	.word	0x200005c4
 800d2a0:	48000400 	.word	0x48000400

0800d2a4 <FUN_RS485_Rx_Timeout_Check>:
void FUN_RS485_Rx_Timeout_Check(void)
{
 800d2a4:	b480      	push	{r7}
 800d2a6:	b083      	sub	sp, #12
 800d2a8:	af00      	add	r7, sp, #0
	// Data Head       Time Out(Rx)
	if(RS485Rx.Rx_Data_flag == 1){
 800d2aa:	4b1c      	ldr	r3, [pc, #112]	; (800d31c <FUN_RS485_Rx_Timeout_Check+0x78>)
 800d2ac:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800d2b0:	2b01      	cmp	r3, #1
 800d2b2:	d128      	bne.n	800d306 <FUN_RS485_Rx_Timeout_Check+0x62>
		RS485Rx.Rx_Data_cnt ++;
 800d2b4:	4b19      	ldr	r3, [pc, #100]	; (800d31c <FUN_RS485_Rx_Timeout_Check+0x78>)
 800d2b6:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 800d2ba:	3301      	adds	r3, #1
 800d2bc:	b29a      	uxth	r2, r3
 800d2be:	4b17      	ldr	r3, [pc, #92]	; (800d31c <FUN_RS485_Rx_Timeout_Check+0x78>)
 800d2c0:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
		// Time OUt : 250ms
		if(RS485Rx.Rx_Data_cnt > 25){
 800d2c4:	4b15      	ldr	r3, [pc, #84]	; (800d31c <FUN_RS485_Rx_Timeout_Check+0x78>)
 800d2c6:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 800d2ca:	2b19      	cmp	r3, #25
 800d2cc:	d91f      	bls.n	800d30e <FUN_RS485_Rx_Timeout_Check+0x6a>
			RS485Rx.Rx_cnt = 0;	       //Buff Index Clear
 800d2ce:	4b13      	ldr	r3, [pc, #76]	; (800d31c <FUN_RS485_Rx_Timeout_Check+0x78>)
 800d2d0:	2200      	movs	r2, #0
 800d2d2:	829a      	strh	r2, [r3, #20]
			RS485Rx.Rx_Data_flag = 0;
 800d2d4:	4b11      	ldr	r3, [pc, #68]	; (800d31c <FUN_RS485_Rx_Timeout_Check+0x78>)
 800d2d6:	2200      	movs	r2, #0
 800d2d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
			for (uint16_t i = 0; i < 25 ; i++){
 800d2dc:	2300      	movs	r3, #0
 800d2de:	80fb      	strh	r3, [r7, #6]
 800d2e0:	e00d      	b.n	800d2fe <FUN_RS485_Rx_Timeout_Check+0x5a>
				 RS485RxMOData[i] = 0x00;
 800d2e2:	88fb      	ldrh	r3, [r7, #6]
 800d2e4:	4a0e      	ldr	r2, [pc, #56]	; (800d320 <FUN_RS485_Rx_Timeout_Check+0x7c>)
 800d2e6:	2100      	movs	r1, #0
 800d2e8:	54d1      	strb	r1, [r2, r3]
				 if(i<18){
 800d2ea:	88fb      	ldrh	r3, [r7, #6]
 800d2ec:	2b11      	cmp	r3, #17
 800d2ee:	d803      	bhi.n	800d2f8 <FUN_RS485_Rx_Timeout_Check+0x54>
					 RS485Rx0Data[i] = 0x00;
 800d2f0:	88fb      	ldrh	r3, [r7, #6]
 800d2f2:	4a0c      	ldr	r2, [pc, #48]	; (800d324 <FUN_RS485_Rx_Timeout_Check+0x80>)
 800d2f4:	2100      	movs	r1, #0
 800d2f6:	54d1      	strb	r1, [r2, r3]
			for (uint16_t i = 0; i < 25 ; i++){
 800d2f8:	88fb      	ldrh	r3, [r7, #6]
 800d2fa:	3301      	adds	r3, #1
 800d2fc:	80fb      	strh	r3, [r7, #6]
 800d2fe:	88fb      	ldrh	r3, [r7, #6]
 800d300:	2b18      	cmp	r3, #24
 800d302:	d9ee      	bls.n	800d2e2 <FUN_RS485_Rx_Timeout_Check+0x3e>
		}
	}
	else{
		RS485Rx.Rx_Data_cnt = 0;
	}
}
 800d304:	e003      	b.n	800d30e <FUN_RS485_Rx_Timeout_Check+0x6a>
		RS485Rx.Rx_Data_cnt = 0;
 800d306:	4b05      	ldr	r3, [pc, #20]	; (800d31c <FUN_RS485_Rx_Timeout_Check+0x78>)
 800d308:	2200      	movs	r2, #0
 800d30a:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
}
 800d30e:	bf00      	nop
 800d310:	370c      	adds	r7, #12
 800d312:	46bd      	mov	sp, r7
 800d314:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d318:	4770      	bx	lr
 800d31a:	bf00      	nop
 800d31c:	20000574 	.word	0x20000574
 800d320:	20000558 	.word	0x20000558
 800d324:	20000544 	.word	0x20000544

0800d328 <RS485_Baudrate_Init>:
void RS485_Baudrate_Init(uint8_t baudrate)
{
 800d328:	b580      	push	{r7, lr}
 800d32a:	b082      	sub	sp, #8
 800d32c:	af00      	add	r7, sp, #0
 800d32e:	4603      	mov	r3, r0
 800d330:	71fb      	strb	r3, [r7, #7]
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 800d332:	4b33      	ldr	r3, [pc, #204]	; (800d400 <RS485_Baudrate_Init+0xd8>)
 800d334:	4a33      	ldr	r2, [pc, #204]	; (800d404 <RS485_Baudrate_Init+0xdc>)
 800d336:	601a      	str	r2, [r3, #0]
  if(baudrate == BAUD_115200){
 800d338:	79fb      	ldrb	r3, [r7, #7]
 800d33a:	2b00      	cmp	r3, #0
 800d33c:	d104      	bne.n	800d348 <RS485_Baudrate_Init+0x20>
	  huart5.Init.BaudRate = 115200;
 800d33e:	4b30      	ldr	r3, [pc, #192]	; (800d400 <RS485_Baudrate_Init+0xd8>)
 800d340:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800d344:	605a      	str	r2, [r3, #4]
 800d346:	e016      	b.n	800d376 <RS485_Baudrate_Init+0x4e>
  }
  else if(baudrate == BAUD_38400){
 800d348:	79fb      	ldrb	r3, [r7, #7]
 800d34a:	2b01      	cmp	r3, #1
 800d34c:	d104      	bne.n	800d358 <RS485_Baudrate_Init+0x30>
	  huart5.Init.BaudRate = 38400;
 800d34e:	4b2c      	ldr	r3, [pc, #176]	; (800d400 <RS485_Baudrate_Init+0xd8>)
 800d350:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 800d354:	605a      	str	r2, [r3, #4]
 800d356:	e00e      	b.n	800d376 <RS485_Baudrate_Init+0x4e>
  }
  else if(baudrate == BAUD_19200){
 800d358:	79fb      	ldrb	r3, [r7, #7]
 800d35a:	2b02      	cmp	r3, #2
 800d35c:	d104      	bne.n	800d368 <RS485_Baudrate_Init+0x40>
  	  huart5.Init.BaudRate = 19200;
 800d35e:	4b28      	ldr	r3, [pc, #160]	; (800d400 <RS485_Baudrate_Init+0xd8>)
 800d360:	f44f 4296 	mov.w	r2, #19200	; 0x4b00
 800d364:	605a      	str	r2, [r3, #4]
 800d366:	e006      	b.n	800d376 <RS485_Baudrate_Init+0x4e>
  }
  else if(baudrate == BAUD_9600){
 800d368:	79fb      	ldrb	r3, [r7, #7]
 800d36a:	2b03      	cmp	r3, #3
 800d36c:	d103      	bne.n	800d376 <RS485_Baudrate_Init+0x4e>
	  huart5.Init.BaudRate = 9600;
 800d36e:	4b24      	ldr	r3, [pc, #144]	; (800d400 <RS485_Baudrate_Init+0xd8>)
 800d370:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800d374:	605a      	str	r2, [r3, #4]
  }
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 800d376:	4b22      	ldr	r3, [pc, #136]	; (800d400 <RS485_Baudrate_Init+0xd8>)
 800d378:	2200      	movs	r2, #0
 800d37a:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 800d37c:	4b20      	ldr	r3, [pc, #128]	; (800d400 <RS485_Baudrate_Init+0xd8>)
 800d37e:	2200      	movs	r2, #0
 800d380:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 800d382:	4b1f      	ldr	r3, [pc, #124]	; (800d400 <RS485_Baudrate_Init+0xd8>)
 800d384:	2200      	movs	r2, #0
 800d386:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 800d388:	4b1d      	ldr	r3, [pc, #116]	; (800d400 <RS485_Baudrate_Init+0xd8>)
 800d38a:	220c      	movs	r2, #12
 800d38c:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800d38e:	4b1c      	ldr	r3, [pc, #112]	; (800d400 <RS485_Baudrate_Init+0xd8>)
 800d390:	2200      	movs	r2, #0
 800d392:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 800d394:	4b1a      	ldr	r3, [pc, #104]	; (800d400 <RS485_Baudrate_Init+0xd8>)
 800d396:	2200      	movs	r2, #0
 800d398:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800d39a:	4b19      	ldr	r3, [pc, #100]	; (800d400 <RS485_Baudrate_Init+0xd8>)
 800d39c:	2200      	movs	r2, #0
 800d39e:	621a      	str	r2, [r3, #32]
  huart5.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800d3a0:	4b17      	ldr	r3, [pc, #92]	; (800d400 <RS485_Baudrate_Init+0xd8>)
 800d3a2:	2200      	movs	r2, #0
 800d3a4:	625a      	str	r2, [r3, #36]	; 0x24
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800d3a6:	4b16      	ldr	r3, [pc, #88]	; (800d400 <RS485_Baudrate_Init+0xd8>)
 800d3a8:	2200      	movs	r2, #0
 800d3aa:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_RS485Ex_Init(&huart5, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 800d3ac:	2300      	movs	r3, #0
 800d3ae:	2200      	movs	r2, #0
 800d3b0:	2100      	movs	r1, #0
 800d3b2:	4813      	ldr	r0, [pc, #76]	; (800d400 <RS485_Baudrate_Init+0xd8>)
 800d3b4:	f009 fecc 	bl	8017150 <HAL_RS485Ex_Init>
 800d3b8:	4603      	mov	r3, r0
 800d3ba:	2b00      	cmp	r3, #0
 800d3bc:	d001      	beq.n	800d3c2 <RS485_Baudrate_Init+0x9a>
  {
    Error_Handler();
 800d3be:	f000 ffa5 	bl	800e30c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart5, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800d3c2:	2100      	movs	r1, #0
 800d3c4:	480e      	ldr	r0, [pc, #56]	; (800d400 <RS485_Baudrate_Init+0xd8>)
 800d3c6:	f009 ff83 	bl	80172d0 <HAL_UARTEx_SetTxFifoThreshold>
 800d3ca:	4603      	mov	r3, r0
 800d3cc:	2b00      	cmp	r3, #0
 800d3ce:	d001      	beq.n	800d3d4 <RS485_Baudrate_Init+0xac>
  {
    Error_Handler();
 800d3d0:	f000 ff9c 	bl	800e30c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart5, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800d3d4:	2100      	movs	r1, #0
 800d3d6:	480a      	ldr	r0, [pc, #40]	; (800d400 <RS485_Baudrate_Init+0xd8>)
 800d3d8:	f009 ffb8 	bl	801734c <HAL_UARTEx_SetRxFifoThreshold>
 800d3dc:	4603      	mov	r3, r0
 800d3de:	2b00      	cmp	r3, #0
 800d3e0:	d001      	beq.n	800d3e6 <RS485_Baudrate_Init+0xbe>
  {
    Error_Handler();
 800d3e2:	f000 ff93 	bl	800e30c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart5) != HAL_OK)
 800d3e6:	4806      	ldr	r0, [pc, #24]	; (800d400 <RS485_Baudrate_Init+0xd8>)
 800d3e8:	f009 ff39 	bl	801725e <HAL_UARTEx_DisableFifoMode>
 800d3ec:	4603      	mov	r3, r0
 800d3ee:	2b00      	cmp	r3, #0
 800d3f0:	d001      	beq.n	800d3f6 <RS485_Baudrate_Init+0xce>
  {
    Error_Handler();
 800d3f2:	f000 ff8b 	bl	800e30c <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 800d3f6:	bf00      	nop
 800d3f8:	3708      	adds	r7, #8
 800d3fa:	46bd      	mov	sp, r7
 800d3fc:	bd80      	pop	{r7, pc}
 800d3fe:	bf00      	nop
 800d400:	200009b0 	.word	0x200009b0
 800d404:	40005000 	.word	0x40005000

0800d408 <SMK_MovingAverageFilter>:
float  IR_MovBuff[Moving_Average_Buff_Size] ={0,};
float  Blue_IR_MovBuff[Moving_Average_Buff_Size] ={0,};


float SMK_MovingAverageFilter(float f_data, float *f_buf)
{
 800d408:	b480      	push	{r7}
 800d40a:	b087      	sub	sp, #28
 800d40c:	af00      	add	r7, sp, #0
 800d40e:	ed87 0a01 	vstr	s0, [r7, #4]
 800d412:	6038      	str	r0, [r7, #0]
    //   5 
   // 1 4 

   float Value_Sum = 0;
 800d414:	f04f 0300 	mov.w	r3, #0
 800d418:	617b      	str	r3, [r7, #20]
   float Value_Mov = 0;
 800d41a:	f04f 0300 	mov.w	r3, #0
 800d41e:	60fb      	str	r3, [r7, #12]
   uint8_t i;

   for(i = 1; i <Moving_Average_Buff_Size; i++)
 800d420:	2301      	movs	r3, #1
 800d422:	74fb      	strb	r3, [r7, #19]
 800d424:	e01e      	b.n	800d464 <SMK_MovingAverageFilter+0x5c>
   {
      f_buf[i-1] = f_buf[i];
 800d426:	7cfb      	ldrb	r3, [r7, #19]
 800d428:	009b      	lsls	r3, r3, #2
 800d42a:	683a      	ldr	r2, [r7, #0]
 800d42c:	441a      	add	r2, r3
 800d42e:	7cfb      	ldrb	r3, [r7, #19]
 800d430:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800d434:	3b01      	subs	r3, #1
 800d436:	009b      	lsls	r3, r3, #2
 800d438:	6839      	ldr	r1, [r7, #0]
 800d43a:	440b      	add	r3, r1
 800d43c:	6812      	ldr	r2, [r2, #0]
 800d43e:	601a      	str	r2, [r3, #0]
      Value_Sum += f_buf[i-1];
 800d440:	7cfb      	ldrb	r3, [r7, #19]
 800d442:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800d446:	3b01      	subs	r3, #1
 800d448:	009b      	lsls	r3, r3, #2
 800d44a:	683a      	ldr	r2, [r7, #0]
 800d44c:	4413      	add	r3, r2
 800d44e:	edd3 7a00 	vldr	s15, [r3]
 800d452:	ed97 7a05 	vldr	s14, [r7, #20]
 800d456:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d45a:	edc7 7a05 	vstr	s15, [r7, #20]
   for(i = 1; i <Moving_Average_Buff_Size; i++)
 800d45e:	7cfb      	ldrb	r3, [r7, #19]
 800d460:	3301      	adds	r3, #1
 800d462:	74fb      	strb	r3, [r7, #19]
 800d464:	7cfb      	ldrb	r3, [r7, #19]
 800d466:	2b09      	cmp	r3, #9
 800d468:	d9dd      	bls.n	800d426 <SMK_MovingAverageFilter+0x1e>
      //4  3  4  
   }

   //4    

   f_buf[Moving_Average_Buff_Size-1] = f_data;
 800d46a:	683b      	ldr	r3, [r7, #0]
 800d46c:	3324      	adds	r3, #36	; 0x24
 800d46e:	687a      	ldr	r2, [r7, #4]
 800d470:	601a      	str	r2, [r3, #0]
   Value_Sum += f_buf[Moving_Average_Buff_Size-1];
 800d472:	683b      	ldr	r3, [r7, #0]
 800d474:	3324      	adds	r3, #36	; 0x24
 800d476:	edd3 7a00 	vldr	s15, [r3]
 800d47a:	ed97 7a05 	vldr	s14, [r7, #20]
 800d47e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d482:	edc7 7a05 	vstr	s15, [r7, #20]

   Value_Mov = (float)(Value_Sum / Moving_Average_Buff_Size);
 800d486:	ed97 7a05 	vldr	s14, [r7, #20]
 800d48a:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 800d48e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800d492:	edc7 7a03 	vstr	s15, [r7, #12]
   return Value_Mov;
 800d496:	68fb      	ldr	r3, [r7, #12]
 800d498:	ee07 3a90 	vmov	s15, r3
}
 800d49c:	eeb0 0a67 	vmov.f32	s0, s15
 800d4a0:	371c      	adds	r7, #28
 800d4a2:	46bd      	mov	sp, r7
 800d4a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4a8:	4770      	bx	lr
	...

0800d4ac <Gas_Sensor_Init>:


void Gas_Sensor_Init(){
 800d4ac:	b590      	push	{r4, r7, lr}
 800d4ae:	b099      	sub	sp, #100	; 0x64
 800d4b0:	af18      	add	r7, sp, #96	; 0x60
	smokeSensorADPD188Init(hspi3, csPin);
 800d4b2:	4c24      	ldr	r4, [pc, #144]	; (800d544 <Gas_Sensor_Init+0x98>)
 800d4b4:	4a24      	ldr	r2, [pc, #144]	; (800d548 <Gas_Sensor_Init+0x9c>)
 800d4b6:	ab15      	add	r3, sp, #84	; 0x54
 800d4b8:	e892 0003 	ldmia.w	r2, {r0, r1}
 800d4bc:	e883 0003 	stmia.w	r3, {r0, r1}
 800d4c0:	4668      	mov	r0, sp
 800d4c2:	f104 0310 	add.w	r3, r4, #16
 800d4c6:	2254      	movs	r2, #84	; 0x54
 800d4c8:	4619      	mov	r1, r3
 800d4ca:	f009 fff7 	bl	80174bc <memcpy>
 800d4ce:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800d4d2:	f7fb ff4d 	bl	8009370 <smokeSensorADPD188Init>
	Gas_Sensor.Gas_Detect = 0;
 800d4d6:	4b1d      	ldr	r3, [pc, #116]	; (800d54c <Gas_Sensor_Init+0xa0>)
 800d4d8:	2200      	movs	r2, #0
 800d4da:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
#if SMK_Level == 1

	Gas_Sensor.IR_Cumulative = 4.25;
 800d4de:	4b1b      	ldr	r3, [pc, #108]	; (800d54c <Gas_Sensor_Init+0xa0>)
 800d4e0:	4a1b      	ldr	r2, [pc, #108]	; (800d550 <Gas_Sensor_Init+0xa4>)
 800d4e2:	609a      	str	r2, [r3, #8]

	Gas_Sensor.Blue_IR_Cumulative = 4.25;
 800d4e4:	4b19      	ldr	r3, [pc, #100]	; (800d54c <Gas_Sensor_Init+0xa0>)
 800d4e6:	4a1a      	ldr	r2, [pc, #104]	; (800d550 <Gas_Sensor_Init+0xa4>)
 800d4e8:	60da      	str	r2, [r3, #12]

	Gas_Sensor.IR_Cumulative_Error_Int_Limit = Gas_Sensor.IR_Cumulative * 0.5;           // 
 800d4ea:	4b18      	ldr	r3, [pc, #96]	; (800d54c <Gas_Sensor_Init+0xa0>)
 800d4ec:	edd3 7a02 	vldr	s15, [r3, #8]
 800d4f0:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800d4f4:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d4f8:	4b14      	ldr	r3, [pc, #80]	; (800d54c <Gas_Sensor_Init+0xa0>)
 800d4fa:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28

	Gas_Sensor.Blue_IR_Cumulative_Error_Int_Limit = Gas_Sensor.Blue_IR_Cumulative * 0.5; // 
 800d4fe:	4b13      	ldr	r3, [pc, #76]	; (800d54c <Gas_Sensor_Init+0xa0>)
 800d500:	edd3 7a03 	vldr	s15, [r3, #12]
 800d504:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800d508:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d50c:	4b0f      	ldr	r3, [pc, #60]	; (800d54c <Gas_Sensor_Init+0xa0>)
 800d50e:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c


	Gas_Sensor.IR_Cumulative_Int = Gas_Sensor.IR_Cumulative_Error_Int_Limit * 0.5;  // 
 800d512:	4b0e      	ldr	r3, [pc, #56]	; (800d54c <Gas_Sensor_Init+0xa0>)
 800d514:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 800d518:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800d51c:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d520:	4b0a      	ldr	r3, [pc, #40]	; (800d54c <Gas_Sensor_Init+0xa0>)
 800d522:	edc3 7a04 	vstr	s15, [r3, #16]



	Gas_Sensor.Blue_IR_Cumulative_Int = Gas_Sensor.Blue_IR_Cumulative_Error_Int_Limit * 0.5;
 800d526:	4b09      	ldr	r3, [pc, #36]	; (800d54c <Gas_Sensor_Init+0xa0>)
 800d528:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 800d52c:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800d530:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d534:	4b05      	ldr	r3, [pc, #20]	; (800d54c <Gas_Sensor_Init+0xa0>)
 800d536:	edc3 7a05 	vstr	s15, [r3, #20]
#endif
}
 800d53a:	bf00      	nop
 800d53c:	3704      	adds	r7, #4
 800d53e:	46bd      	mov	sp, r7
 800d540:	bd90      	pop	{r4, r7, pc}
 800d542:	bf00      	nop
 800d544:	20000900 	.word	0x20000900
 800d548:	20000004 	.word	0x20000004
 800d54c:	200005c8 	.word	0x200005c8
 800d550:	40880000 	.word	0x40880000

0800d554 <Gas_Detecting>:

void Gas_Detecting(SPI_HandleTypeDef hspi, struct CsPin csPin)
{
 800d554:	b084      	sub	sp, #16
 800d556:	b580      	push	{r7, lr}
 800d558:	b09a      	sub	sp, #104	; 0x68
 800d55a:	af18      	add	r7, sp, #96	; 0x60
 800d55c:	f107 0c10 	add.w	ip, r7, #16
 800d560:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	_result_adp_data IR_Data = readData(hspi, csPin);
 800d564:	aa15      	add	r2, sp, #84	; 0x54
 800d566:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800d56a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800d56e:	e882 0003 	stmia.w	r2, {r0, r1}
 800d572:	4668      	mov	r0, sp
 800d574:	f107 0320 	add.w	r3, r7, #32
 800d578:	2254      	movs	r2, #84	; 0x54
 800d57a:	4619      	mov	r1, r3
 800d57c:	f009 ff9e 	bl	80174bc <memcpy>
 800d580:	f107 0310 	add.w	r3, r7, #16
 800d584:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800d586:	f7fc f86f 	bl	8009668 <readData>
 800d58a:	4603      	mov	r3, r0
 800d58c:	607b      	str	r3, [r7, #4]
//	Gas_Sensor.IR_Data = SMK_MovingAverageFilter((float)IR_Data.result_IR_val * 0.1);
//	Gas_Sensor.Blue_IR_Data = SMK_MovingAverageFilter((float)IR_Data.result_Blue_val * 0.1);
	Gas_Sensor.IR_Data = SMK_MovingAverageFilter(IR_Data.result_IR_val, &IR_MovBuff[0]);
 800d58e:	88fb      	ldrh	r3, [r7, #6]
 800d590:	ee07 3a90 	vmov	s15, r3
 800d594:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d598:	480f      	ldr	r0, [pc, #60]	; (800d5d8 <Gas_Detecting+0x84>)
 800d59a:	eeb0 0a67 	vmov.f32	s0, s15
 800d59e:	f7ff ff33 	bl	800d408 <SMK_MovingAverageFilter>
 800d5a2:	eef0 7a40 	vmov.f32	s15, s0
 800d5a6:	4b0d      	ldr	r3, [pc, #52]	; (800d5dc <Gas_Detecting+0x88>)
 800d5a8:	edc3 7a00 	vstr	s15, [r3]
	Gas_Sensor.Blue_IR_Data = SMK_MovingAverageFilter(IR_Data.result_Blue_val, &Blue_IR_MovBuff[0]);
 800d5ac:	88bb      	ldrh	r3, [r7, #4]
 800d5ae:	ee07 3a90 	vmov	s15, r3
 800d5b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d5b6:	480a      	ldr	r0, [pc, #40]	; (800d5e0 <Gas_Detecting+0x8c>)
 800d5b8:	eeb0 0a67 	vmov.f32	s0, s15
 800d5bc:	f7ff ff24 	bl	800d408 <SMK_MovingAverageFilter>
 800d5c0:	eef0 7a40 	vmov.f32	s15, s0
 800d5c4:	4b05      	ldr	r3, [pc, #20]	; (800d5dc <Gas_Detecting+0x88>)
 800d5c6:	edc3 7a01 	vstr	s15, [r3, #4]
	//Gas_Sensor_Detect();
}
 800d5ca:	bf00      	nop
 800d5cc:	3708      	adds	r7, #8
 800d5ce:	46bd      	mov	sp, r7
 800d5d0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800d5d4:	b004      	add	sp, #16
 800d5d6:	4770      	bx	lr
 800d5d8:	20000604 	.word	0x20000604
 800d5dc:	200005c8 	.word	0x200005c8
 800d5e0:	2000062c 	.word	0x2000062c
 800d5e4:	00000000 	.word	0x00000000

0800d5e8 <Gas_Sensor_Detect>:


void Gas_Sensor_Detect()
{
 800d5e8:	b5b0      	push	{r4, r5, r7, lr}
 800d5ea:	af00      	add	r7, sp, #0
	//   
	Gas_Sensor.IR_Cumulative_Error = (Gas_Sensor.IR_Data * 0.1) - Gas_Sensor.IR_Cumulative;
 800d5ec:	4b82      	ldr	r3, [pc, #520]	; (800d7f8 <Gas_Sensor_Detect+0x210>)
 800d5ee:	681b      	ldr	r3, [r3, #0]
 800d5f0:	4618      	mov	r0, r3
 800d5f2:	f7fa ff75 	bl	80084e0 <__aeabi_f2d>
 800d5f6:	a37c      	add	r3, pc, #496	; (adr r3, 800d7e8 <Gas_Sensor_Detect+0x200>)
 800d5f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d5fc:	f7fa ffc8 	bl	8008590 <__aeabi_dmul>
 800d600:	4602      	mov	r2, r0
 800d602:	460b      	mov	r3, r1
 800d604:	4614      	mov	r4, r2
 800d606:	461d      	mov	r5, r3
 800d608:	4b7b      	ldr	r3, [pc, #492]	; (800d7f8 <Gas_Sensor_Detect+0x210>)
 800d60a:	689b      	ldr	r3, [r3, #8]
 800d60c:	4618      	mov	r0, r3
 800d60e:	f7fa ff67 	bl	80084e0 <__aeabi_f2d>
 800d612:	4602      	mov	r2, r0
 800d614:	460b      	mov	r3, r1
 800d616:	4620      	mov	r0, r4
 800d618:	4629      	mov	r1, r5
 800d61a:	f7fa fe01 	bl	8008220 <__aeabi_dsub>
 800d61e:	4602      	mov	r2, r0
 800d620:	460b      	mov	r3, r1
 800d622:	4610      	mov	r0, r2
 800d624:	4619      	mov	r1, r3
 800d626:	f7fb fa95 	bl	8008b54 <__aeabi_d2f>
 800d62a:	4603      	mov	r3, r0
 800d62c:	4a72      	ldr	r2, [pc, #456]	; (800d7f8 <Gas_Sensor_Detect+0x210>)
 800d62e:	6193      	str	r3, [r2, #24]
	Gas_Sensor.Blue_IR_Cumulative_Error = Gas_Sensor.Blue_IR_Data * 0.1 - Gas_Sensor.Blue_IR_Cumulative;
 800d630:	4b71      	ldr	r3, [pc, #452]	; (800d7f8 <Gas_Sensor_Detect+0x210>)
 800d632:	685b      	ldr	r3, [r3, #4]
 800d634:	4618      	mov	r0, r3
 800d636:	f7fa ff53 	bl	80084e0 <__aeabi_f2d>
 800d63a:	a36b      	add	r3, pc, #428	; (adr r3, 800d7e8 <Gas_Sensor_Detect+0x200>)
 800d63c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d640:	f7fa ffa6 	bl	8008590 <__aeabi_dmul>
 800d644:	4602      	mov	r2, r0
 800d646:	460b      	mov	r3, r1
 800d648:	4614      	mov	r4, r2
 800d64a:	461d      	mov	r5, r3
 800d64c:	4b6a      	ldr	r3, [pc, #424]	; (800d7f8 <Gas_Sensor_Detect+0x210>)
 800d64e:	68db      	ldr	r3, [r3, #12]
 800d650:	4618      	mov	r0, r3
 800d652:	f7fa ff45 	bl	80084e0 <__aeabi_f2d>
 800d656:	4602      	mov	r2, r0
 800d658:	460b      	mov	r3, r1
 800d65a:	4620      	mov	r0, r4
 800d65c:	4629      	mov	r1, r5
 800d65e:	f7fa fddf 	bl	8008220 <__aeabi_dsub>
 800d662:	4602      	mov	r2, r0
 800d664:	460b      	mov	r3, r1
 800d666:	4610      	mov	r0, r2
 800d668:	4619      	mov	r1, r3
 800d66a:	f7fb fa73 	bl	8008b54 <__aeabi_d2f>
 800d66e:	4603      	mov	r3, r0
 800d670:	4a61      	ldr	r2, [pc, #388]	; (800d7f8 <Gas_Sensor_Detect+0x210>)
 800d672:	61d3      	str	r3, [r2, #28]

	if(Gas_Sensor.IR_Cumulative_Error > Gas_Sensor.IR_Cumulative_Error_Int_Limit)
 800d674:	4b60      	ldr	r3, [pc, #384]	; (800d7f8 <Gas_Sensor_Detect+0x210>)
 800d676:	ed93 7a06 	vldr	s14, [r3, #24]
 800d67a:	4b5f      	ldr	r3, [pc, #380]	; (800d7f8 <Gas_Sensor_Detect+0x210>)
 800d67c:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 800d680:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800d684:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d688:	dd03      	ble.n	800d692 <Gas_Sensor_Detect+0xaa>
	{
		Gas_Sensor.IR_Cumulative_Error = Gas_Sensor.IR_Cumulative_Error_Int_Limit;
 800d68a:	4b5b      	ldr	r3, [pc, #364]	; (800d7f8 <Gas_Sensor_Detect+0x210>)
 800d68c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d68e:	4a5a      	ldr	r2, [pc, #360]	; (800d7f8 <Gas_Sensor_Detect+0x210>)
 800d690:	6193      	str	r3, [r2, #24]
	}
	if(Gas_Sensor.Blue_IR_Cumulative_Error > Gas_Sensor.Blue_IR_Cumulative_Error_Int_Limit)
 800d692:	4b59      	ldr	r3, [pc, #356]	; (800d7f8 <Gas_Sensor_Detect+0x210>)
 800d694:	ed93 7a07 	vldr	s14, [r3, #28]
 800d698:	4b57      	ldr	r3, [pc, #348]	; (800d7f8 <Gas_Sensor_Detect+0x210>)
 800d69a:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 800d69e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800d6a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d6a6:	dd03      	ble.n	800d6b0 <Gas_Sensor_Detect+0xc8>
	{
		Gas_Sensor.Blue_IR_Cumulative_Error = Gas_Sensor.Blue_IR_Cumulative_Error_Int_Limit;
 800d6a8:	4b53      	ldr	r3, [pc, #332]	; (800d7f8 <Gas_Sensor_Detect+0x210>)
 800d6aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d6ac:	4a52      	ldr	r2, [pc, #328]	; (800d7f8 <Gas_Sensor_Detect+0x210>)
 800d6ae:	61d3      	str	r3, [r2, #28]
	}


	Gas_Sensor.IR_Cumulative_Error_Int = Gas_Sensor.IR_Cumulative_Error * 0.2 + Gas_Sensor.IR_Cumulative_Error_Int_K;
 800d6b0:	4b51      	ldr	r3, [pc, #324]	; (800d7f8 <Gas_Sensor_Detect+0x210>)
 800d6b2:	699b      	ldr	r3, [r3, #24]
 800d6b4:	4618      	mov	r0, r3
 800d6b6:	f7fa ff13 	bl	80084e0 <__aeabi_f2d>
 800d6ba:	a34d      	add	r3, pc, #308	; (adr r3, 800d7f0 <Gas_Sensor_Detect+0x208>)
 800d6bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6c0:	f7fa ff66 	bl	8008590 <__aeabi_dmul>
 800d6c4:	4602      	mov	r2, r0
 800d6c6:	460b      	mov	r3, r1
 800d6c8:	4614      	mov	r4, r2
 800d6ca:	461d      	mov	r5, r3
 800d6cc:	4b4a      	ldr	r3, [pc, #296]	; (800d7f8 <Gas_Sensor_Detect+0x210>)
 800d6ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d6d0:	4618      	mov	r0, r3
 800d6d2:	f7fa ff05 	bl	80084e0 <__aeabi_f2d>
 800d6d6:	4602      	mov	r2, r0
 800d6d8:	460b      	mov	r3, r1
 800d6da:	4620      	mov	r0, r4
 800d6dc:	4629      	mov	r1, r5
 800d6de:	f7fa fda1 	bl	8008224 <__adddf3>
 800d6e2:	4602      	mov	r2, r0
 800d6e4:	460b      	mov	r3, r1
 800d6e6:	4610      	mov	r0, r2
 800d6e8:	4619      	mov	r1, r3
 800d6ea:	f7fb fa33 	bl	8008b54 <__aeabi_d2f>
 800d6ee:	4603      	mov	r3, r0
 800d6f0:	4a41      	ldr	r2, [pc, #260]	; (800d7f8 <Gas_Sensor_Detect+0x210>)
 800d6f2:	6213      	str	r3, [r2, #32]

	if(Gas_Sensor.IR_Cumulative_Error_Int > 1.2)
 800d6f4:	4b40      	ldr	r3, [pc, #256]	; (800d7f8 <Gas_Sensor_Detect+0x210>)
 800d6f6:	6a1b      	ldr	r3, [r3, #32]
 800d6f8:	4618      	mov	r0, r3
 800d6fa:	f7fa fef1 	bl	80084e0 <__aeabi_f2d>
 800d6fe:	f04f 3233 	mov.w	r2, #858993459	; 0x33333333
 800d702:	4b3e      	ldr	r3, [pc, #248]	; (800d7fc <Gas_Sensor_Detect+0x214>)
 800d704:	f7fb f9d4 	bl	8008ab0 <__aeabi_dcmpgt>
 800d708:	4603      	mov	r3, r0
 800d70a:	2b00      	cmp	r3, #0
 800d70c:	d002      	beq.n	800d714 <Gas_Sensor_Detect+0x12c>
	{
	   Gas_Sensor.IR_Cumulative_Error_Int = 1.2;
 800d70e:	4b3a      	ldr	r3, [pc, #232]	; (800d7f8 <Gas_Sensor_Detect+0x210>)
 800d710:	4a3b      	ldr	r2, [pc, #236]	; (800d800 <Gas_Sensor_Detect+0x218>)
 800d712:	621a      	str	r2, [r3, #32]
	}

	if(Gas_Sensor.IR_Cumulative_Error_Int < 0)
 800d714:	4b38      	ldr	r3, [pc, #224]	; (800d7f8 <Gas_Sensor_Detect+0x210>)
 800d716:	edd3 7a08 	vldr	s15, [r3, #32]
 800d71a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d71e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d722:	d508      	bpl.n	800d736 <Gas_Sensor_Detect+0x14e>
	{
		Gas_Sensor.IR_Cumulative_Error_Int = 0;
 800d724:	4b34      	ldr	r3, [pc, #208]	; (800d7f8 <Gas_Sensor_Detect+0x210>)
 800d726:	f04f 0200 	mov.w	r2, #0
 800d72a:	621a      	str	r2, [r3, #32]
		Gas_Sensor.IR_Cumulative_Error_Int_K = 0;
 800d72c:	4b32      	ldr	r3, [pc, #200]	; (800d7f8 <Gas_Sensor_Detect+0x210>)
 800d72e:	f04f 0200 	mov.w	r2, #0
 800d732:	631a      	str	r2, [r3, #48]	; 0x30
 800d734:	e003      	b.n	800d73e <Gas_Sensor_Detect+0x156>
	}
	else
	{
		Gas_Sensor.IR_Cumulative_Error_Int_K = Gas_Sensor.IR_Cumulative_Error_Int;
 800d736:	4b30      	ldr	r3, [pc, #192]	; (800d7f8 <Gas_Sensor_Detect+0x210>)
 800d738:	6a1b      	ldr	r3, [r3, #32]
 800d73a:	4a2f      	ldr	r2, [pc, #188]	; (800d7f8 <Gas_Sensor_Detect+0x210>)
 800d73c:	6313      	str	r3, [r2, #48]	; 0x30
	}



	Gas_Sensor.Blue_IR_Cumulative_Error_Int = Gas_Sensor.Blue_IR_Cumulative_Error * 0.2 + Gas_Sensor.Blue_IR_Cumulative_Error_Int_K;
 800d73e:	4b2e      	ldr	r3, [pc, #184]	; (800d7f8 <Gas_Sensor_Detect+0x210>)
 800d740:	69db      	ldr	r3, [r3, #28]
 800d742:	4618      	mov	r0, r3
 800d744:	f7fa fecc 	bl	80084e0 <__aeabi_f2d>
 800d748:	a329      	add	r3, pc, #164	; (adr r3, 800d7f0 <Gas_Sensor_Detect+0x208>)
 800d74a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d74e:	f7fa ff1f 	bl	8008590 <__aeabi_dmul>
 800d752:	4602      	mov	r2, r0
 800d754:	460b      	mov	r3, r1
 800d756:	4614      	mov	r4, r2
 800d758:	461d      	mov	r5, r3
 800d75a:	4b27      	ldr	r3, [pc, #156]	; (800d7f8 <Gas_Sensor_Detect+0x210>)
 800d75c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d75e:	4618      	mov	r0, r3
 800d760:	f7fa febe 	bl	80084e0 <__aeabi_f2d>
 800d764:	4602      	mov	r2, r0
 800d766:	460b      	mov	r3, r1
 800d768:	4620      	mov	r0, r4
 800d76a:	4629      	mov	r1, r5
 800d76c:	f7fa fd5a 	bl	8008224 <__adddf3>
 800d770:	4602      	mov	r2, r0
 800d772:	460b      	mov	r3, r1
 800d774:	4610      	mov	r0, r2
 800d776:	4619      	mov	r1, r3
 800d778:	f7fb f9ec 	bl	8008b54 <__aeabi_d2f>
 800d77c:	4603      	mov	r3, r0
 800d77e:	4a1e      	ldr	r2, [pc, #120]	; (800d7f8 <Gas_Sensor_Detect+0x210>)
 800d780:	6253      	str	r3, [r2, #36]	; 0x24


	if(Gas_Sensor.Blue_IR_Cumulative_Error_Int < 0)
 800d782:	4b1d      	ldr	r3, [pc, #116]	; (800d7f8 <Gas_Sensor_Detect+0x210>)
 800d784:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800d788:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d78c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d790:	d508      	bpl.n	800d7a4 <Gas_Sensor_Detect+0x1bc>
	{
		Gas_Sensor.Blue_IR_Cumulative_Error_Int = 0;
 800d792:	4b19      	ldr	r3, [pc, #100]	; (800d7f8 <Gas_Sensor_Detect+0x210>)
 800d794:	f04f 0200 	mov.w	r2, #0
 800d798:	625a      	str	r2, [r3, #36]	; 0x24
		Gas_Sensor.Blue_IR_Cumulative_Error_Int_K = 0;
 800d79a:	4b17      	ldr	r3, [pc, #92]	; (800d7f8 <Gas_Sensor_Detect+0x210>)
 800d79c:	f04f 0200 	mov.w	r2, #0
 800d7a0:	635a      	str	r2, [r3, #52]	; 0x34
 800d7a2:	e003      	b.n	800d7ac <Gas_Sensor_Detect+0x1c4>
	}
	else
	{
		Gas_Sensor.Blue_IR_Cumulative_Error_Int_K = Gas_Sensor.Blue_IR_Cumulative_Error_Int;
 800d7a4:	4b14      	ldr	r3, [pc, #80]	; (800d7f8 <Gas_Sensor_Detect+0x210>)
 800d7a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d7a8:	4a13      	ldr	r2, [pc, #76]	; (800d7f8 <Gas_Sensor_Detect+0x210>)
 800d7aa:	6353      	str	r3, [r2, #52]	; 0x34
	}


	if(Gas_Sensor.IR_Cumulative_Error_Int > Gas_Sensor.IR_Cumulative_Int)
 800d7ac:	4b12      	ldr	r3, [pc, #72]	; (800d7f8 <Gas_Sensor_Detect+0x210>)
 800d7ae:	ed93 7a08 	vldr	s14, [r3, #32]
 800d7b2:	4b11      	ldr	r3, [pc, #68]	; (800d7f8 <Gas_Sensor_Detect+0x210>)
 800d7b4:	edd3 7a04 	vldr	s15, [r3, #16]
 800d7b8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800d7bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d7c0:	dd03      	ble.n	800d7ca <Gas_Sensor_Detect+0x1e2>
	{
		Gas_Sensor.Gas_Detect = 1;
 800d7c2:	4b0d      	ldr	r3, [pc, #52]	; (800d7f8 <Gas_Sensor_Detect+0x210>)
 800d7c4:	2201      	movs	r2, #1
 800d7c6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	}


	ui.Status.Bit.SMOKE_DETECT = Gas_Sensor.Gas_Detect;
 800d7ca:	4b0b      	ldr	r3, [pc, #44]	; (800d7f8 <Gas_Sensor_Detect+0x210>)
 800d7cc:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800d7d0:	f003 0301 	and.w	r3, r3, #1
 800d7d4:	b2d9      	uxtb	r1, r3
 800d7d6:	4a0b      	ldr	r2, [pc, #44]	; (800d804 <Gas_Sensor_Detect+0x21c>)
 800d7d8:	7853      	ldrb	r3, [r2, #1]
 800d7da:	f361 0341 	bfi	r3, r1, #1, #1
 800d7de:	7053      	strb	r3, [r2, #1]
}
 800d7e0:	bf00      	nop
 800d7e2:	bdb0      	pop	{r4, r5, r7, pc}
 800d7e4:	f3af 8000 	nop.w
 800d7e8:	9999999a 	.word	0x9999999a
 800d7ec:	3fb99999 	.word	0x3fb99999
 800d7f0:	9999999a 	.word	0x9999999a
 800d7f4:	3fc99999 	.word	0x3fc99999
 800d7f8:	200005c8 	.word	0x200005c8
 800d7fc:	3ff33333 	.word	0x3ff33333
 800d800:	3f99999a 	.word	0x3f99999a
 800d804:	200004f0 	.word	0x200004f0

0800d808 <FUN_TIM_init>:
/****************************************************************************/
/*	Overview	:															*/
/*	Return value:	void													*/
/****************************************************************************/
void FUN_TIM_init(void)
{
 800d808:	b580      	push	{r7, lr}
 800d80a:	af00      	add	r7, sp, #0
	//HAL_TIM_Base_Init(&htim6);
	HAL_TIM_Base_Start_IT(&htim6);
 800d80c:	4802      	ldr	r0, [pc, #8]	; (800d818 <FUN_TIM_init+0x10>)
 800d80e:	f006 fe83 	bl	8014518 <HAL_TIM_Base_Start_IT>
}
 800d812:	bf00      	nop
 800d814:	bd80      	pop	{r7, pc}
 800d816:	bf00      	nop
 800d818:	20000964 	.word	0x20000964

0800d81c <FUN_Tim6_1ms_routine>:
/****************************************************************************/
/*	Overview	:															*/
/*	Return value:	void													*/
/****************************************************************************/
void FUN_Tim6_1ms_routine(void)
{
 800d81c:	b480      	push	{r7}
 800d81e:	af00      	add	r7, sp, #0
        CountCheck1ms++;
 800d820:	4b06      	ldr	r3, [pc, #24]	; (800d83c <FUN_Tim6_1ms_routine+0x20>)
 800d822:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d826:	1c50      	adds	r0, r2, #1
 800d828:	f143 0100 	adc.w	r1, r3, #0
 800d82c:	4b03      	ldr	r3, [pc, #12]	; (800d83c <FUN_Tim6_1ms_routine+0x20>)
 800d82e:	e9c3 0100 	strd	r0, r1, [r3]
#ifdef HSS300
        RS485_AnalyzePacket();
#endif
        //readData(hspi3, csPin);
}
 800d832:	bf00      	nop
 800d834:	46bd      	mov	sp, r7
 800d836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d83a:	4770      	bx	lr
 800d83c:	20000690 	.word	0x20000690

0800d840 <FUN_Tim6_5ms_routine>:




void FUN_Tim6_5ms_routine(void)
{
 800d840:	b590      	push	{r4, r7, lr}
 800d842:	b099      	sub	sp, #100	; 0x64
 800d844:	af18      	add	r7, sp, #96	; 0x60
        CountCheck5ms++;
 800d846:	4b10      	ldr	r3, [pc, #64]	; (800d888 <FUN_Tim6_5ms_routine+0x48>)
 800d848:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d84c:	1c50      	adds	r0, r2, #1
 800d84e:	f143 0100 	adc.w	r1, r3, #0
 800d852:	4b0d      	ldr	r3, [pc, #52]	; (800d888 <FUN_Tim6_5ms_routine+0x48>)
 800d854:	e9c3 0100 	strd	r0, r1, [r3]
        FUN_ADC_Routine();
 800d858:	f7fb fbfe 	bl	8009058 <FUN_ADC_Routine>
        //readData(hspi3, csPin);
        Gas_Detecting(hspi3, csPin);
 800d85c:	4c0b      	ldr	r4, [pc, #44]	; (800d88c <FUN_Tim6_5ms_routine+0x4c>)
 800d85e:	4a0c      	ldr	r2, [pc, #48]	; (800d890 <FUN_Tim6_5ms_routine+0x50>)
 800d860:	ab15      	add	r3, sp, #84	; 0x54
 800d862:	e892 0003 	ldmia.w	r2, {r0, r1}
 800d866:	e883 0003 	stmia.w	r3, {r0, r1}
 800d86a:	4668      	mov	r0, sp
 800d86c:	f104 0310 	add.w	r3, r4, #16
 800d870:	2254      	movs	r2, #84	; 0x54
 800d872:	4619      	mov	r1, r3
 800d874:	f009 fe22 	bl	80174bc <memcpy>
 800d878:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800d87c:	f7ff fe6a 	bl	800d554 <Gas_Detecting>

}
 800d880:	bf00      	nop
 800d882:	3704      	adds	r7, #4
 800d884:	46bd      	mov	sp, r7
 800d886:	bd90      	pop	{r4, r7, pc}
 800d888:	20000698 	.word	0x20000698
 800d88c:	20000900 	.word	0x20000900
 800d890:	20000004 	.word	0x20000004

0800d894 <FUN_Tim6_10ms_routine>:




void FUN_Tim6_10ms_routine(void)
{
 800d894:	b580      	push	{r7, lr}
 800d896:	af00      	add	r7, sp, #0
        CountCheck10ms++;
 800d898:	4b06      	ldr	r3, [pc, #24]	; (800d8b4 <FUN_Tim6_10ms_routine+0x20>)
 800d89a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d89e:	1c50      	adds	r0, r2, #1
 800d8a0:	f143 0100 	adc.w	r1, r3, #0
 800d8a4:	4b03      	ldr	r3, [pc, #12]	; (800d8b4 <FUN_Tim6_10ms_routine+0x20>)
 800d8a6:	e9c3 0100 	strd	r0, r1, [r3]
        //RS485_Make_Send_Packet();
        FUN_RS485_Rx_Timeout_Check();
 800d8aa:	f7ff fcfb 	bl	800d2a4 <FUN_RS485_Rx_Timeout_Check>
}
 800d8ae:	bf00      	nop
 800d8b0:	bd80      	pop	{r7, pc}
 800d8b2:	bf00      	nop
 800d8b4:	200006a0 	.word	0x200006a0

0800d8b8 <FUN_Tim6_100ms_routine>:

void FUN_Tim6_100ms_routine(void)
{
 800d8b8:	b580      	push	{r7, lr}
 800d8ba:	af00      	add	r7, sp, #0
        CountCheck100ms++;
 800d8bc:	4b0c      	ldr	r3, [pc, #48]	; (800d8f0 <FUN_Tim6_100ms_routine+0x38>)
 800d8be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d8c2:	1c50      	adds	r0, r2, #1
 800d8c4:	f143 0100 	adc.w	r1, r3, #0
 800d8c8:	4b09      	ldr	r3, [pc, #36]	; (800d8f0 <FUN_Tim6_100ms_routine+0x38>)
 800d8ca:	e9c3 0100 	strd	r0, r1, [r3]
        count_200ms++;
 800d8ce:	4b09      	ldr	r3, [pc, #36]	; (800d8f4 <FUN_Tim6_100ms_routine+0x3c>)
 800d8d0:	781b      	ldrb	r3, [r3, #0]
 800d8d2:	3301      	adds	r3, #1
 800d8d4:	b2da      	uxtb	r2, r3
 800d8d6:	4b07      	ldr	r3, [pc, #28]	; (800d8f4 <FUN_Tim6_100ms_routine+0x3c>)
 800d8d8:	701a      	strb	r2, [r3, #0]
        //readData(hspi3, csPin);
        //tx_test(huart5);
        if(count_200ms > 1){
 800d8da:	4b06      	ldr	r3, [pc, #24]	; (800d8f4 <FUN_Tim6_100ms_routine+0x3c>)
 800d8dc:	781b      	ldrb	r3, [r3, #0]
 800d8de:	2b01      	cmp	r3, #1
 800d8e0:	d904      	bls.n	800d8ec <FUN_Tim6_100ms_routine+0x34>
        	count_200ms = 0;
 800d8e2:	4b04      	ldr	r3, [pc, #16]	; (800d8f4 <FUN_Tim6_100ms_routine+0x3c>)
 800d8e4:	2200      	movs	r2, #0
 800d8e6:	701a      	strb	r2, [r3, #0]
        	Gas_Sensor_Detect();
 800d8e8:	f7ff fe7e 	bl	800d5e8 <Gas_Sensor_Detect>
        }

}
 800d8ec:	bf00      	nop
 800d8ee:	bd80      	pop	{r7, pc}
 800d8f0:	200006a8 	.word	0x200006a8
 800d8f4:	200006d0 	.word	0x200006d0

0800d8f8 <FUN_Tim6_250ms_routine>:



void FUN_Tim6_250ms_routine(void)
{
 800d8f8:	b580      	push	{r7, lr}
 800d8fa:	af00      	add	r7, sp, #0
        CountCheck250ms++;
 800d8fc:	4b07      	ldr	r3, [pc, #28]	; (800d91c <FUN_Tim6_250ms_routine+0x24>)
 800d8fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d902:	1c50      	adds	r0, r2, #1
 800d904:	f143 0100 	adc.w	r1, r3, #0
 800d908:	4b04      	ldr	r3, [pc, #16]	; (800d91c <FUN_Tim6_250ms_routine+0x24>)
 800d90a:	e9c3 0100 	strd	r0, r1, [r3]
        //swtich_test();

        FUN_I2C_INT_SHT30_Routine();
 800d90e:	f7fd fae3 	bl	800aed8 <FUN_I2C_INT_SHT30_Routine>
    	FUN_I2C_EXT_SHT30_Routine();
 800d912:	f7fd fb0d 	bl	800af30 <FUN_I2C_EXT_SHT30_Routine>
        }
        else{
        	FUN_I2C_VL53L3CX_Routine();
        	DS_ActiveFlag = !DS_ActiveFlag;
        }*/
}
 800d916:	bf00      	nop
 800d918:	bd80      	pop	{r7, pc}
 800d91a:	bf00      	nop
 800d91c:	200006b0 	.word	0x200006b0

0800d920 <FUN_Tim6_500ms_routine>:




void FUN_Tim6_500ms_routine(void)
{
 800d920:	b580      	push	{r7, lr}
 800d922:	af00      	add	r7, sp, #0
        CountCheck500ms++;
 800d924:	4b06      	ldr	r3, [pc, #24]	; (800d940 <FUN_Tim6_500ms_routine+0x20>)
 800d926:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d92a:	1c50      	adds	r0, r2, #1
 800d92c:	f143 0100 	adc.w	r1, r3, #0
 800d930:	4b03      	ldr	r3, [pc, #12]	; (800d940 <FUN_Tim6_500ms_routine+0x20>)
 800d932:	e9c3 0100 	strd	r0, r1, [r3]
        FUN_GPIO_Routine();
 800d936:	f7fc fbff 	bl	800a138 <FUN_GPIO_Routine>
        //readData(hspi3, csPin);
        //FUN_ADC_Routine();

}
 800d93a:	bf00      	nop
 800d93c:	bd80      	pop	{r7, pc}
 800d93e:	bf00      	nop
 800d940:	200006b8 	.word	0x200006b8

0800d944 <FUN_Tim6_1000ms_routine>:



void FUN_Tim6_1000ms_routine(void)
{
 800d944:	b580      	push	{r7, lr}
 800d946:	af00      	add	r7, sp, #0
        CountCheck1000ms++;
 800d948:	4b23      	ldr	r3, [pc, #140]	; (800d9d8 <FUN_Tim6_1000ms_routine+0x94>)
 800d94a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d94e:	1c50      	adds	r0, r2, #1
 800d950:	f143 0100 	adc.w	r1, r3, #0
 800d954:	4b20      	ldr	r3, [pc, #128]	; (800d9d8 <FUN_Tim6_1000ms_routine+0x94>)
 800d956:	e9c3 0100 	strd	r0, r1, [r3]
        EEPROM_routine();
 800d95a:	f7fc ff5f 	bl	800a81c <EEPROM_routine>
    	FUN_RS485_routine();
 800d95e:	f7fe fc6b 	bl	800c238 <FUN_RS485_routine>
        //readData(hspi3, csPin);


        if(CountCheck1000ms > 86400)  // 24
 800d962:	4b1d      	ldr	r3, [pc, #116]	; (800d9d8 <FUN_Tim6_1000ms_routine+0x94>)
 800d964:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d968:	491c      	ldr	r1, [pc, #112]	; (800d9dc <FUN_Tim6_1000ms_routine+0x98>)
 800d96a:	428a      	cmp	r2, r1
 800d96c:	f173 0300 	sbcs.w	r3, r3, #0
 800d970:	d330      	bcc.n	800d9d4 <FUN_Tim6_1000ms_routine+0x90>
        {
                CountCheck1ms    = 0;
 800d972:	491b      	ldr	r1, [pc, #108]	; (800d9e0 <FUN_Tim6_1000ms_routine+0x9c>)
 800d974:	f04f 0200 	mov.w	r2, #0
 800d978:	f04f 0300 	mov.w	r3, #0
 800d97c:	e9c1 2300 	strd	r2, r3, [r1]
                CountCheck5ms    = 0;
 800d980:	4918      	ldr	r1, [pc, #96]	; (800d9e4 <FUN_Tim6_1000ms_routine+0xa0>)
 800d982:	f04f 0200 	mov.w	r2, #0
 800d986:	f04f 0300 	mov.w	r3, #0
 800d98a:	e9c1 2300 	strd	r2, r3, [r1]
                CountCheck10ms   = 0;
 800d98e:	4916      	ldr	r1, [pc, #88]	; (800d9e8 <FUN_Tim6_1000ms_routine+0xa4>)
 800d990:	f04f 0200 	mov.w	r2, #0
 800d994:	f04f 0300 	mov.w	r3, #0
 800d998:	e9c1 2300 	strd	r2, r3, [r1]
                CountCheck100ms  = 0;
 800d99c:	4913      	ldr	r1, [pc, #76]	; (800d9ec <FUN_Tim6_1000ms_routine+0xa8>)
 800d99e:	f04f 0200 	mov.w	r2, #0
 800d9a2:	f04f 0300 	mov.w	r3, #0
 800d9a6:	e9c1 2300 	strd	r2, r3, [r1]
                CountCheck250ms  = 0;
 800d9aa:	4911      	ldr	r1, [pc, #68]	; (800d9f0 <FUN_Tim6_1000ms_routine+0xac>)
 800d9ac:	f04f 0200 	mov.w	r2, #0
 800d9b0:	f04f 0300 	mov.w	r3, #0
 800d9b4:	e9c1 2300 	strd	r2, r3, [r1]
                CountCheck500ms  = 0;
 800d9b8:	490e      	ldr	r1, [pc, #56]	; (800d9f4 <FUN_Tim6_1000ms_routine+0xb0>)
 800d9ba:	f04f 0200 	mov.w	r2, #0
 800d9be:	f04f 0300 	mov.w	r3, #0
 800d9c2:	e9c1 2300 	strd	r2, r3, [r1]
                CountCheck1000ms = 0;
 800d9c6:	4904      	ldr	r1, [pc, #16]	; (800d9d8 <FUN_Tim6_1000ms_routine+0x94>)
 800d9c8:	f04f 0200 	mov.w	r2, #0
 800d9cc:	f04f 0300 	mov.w	r3, #0
 800d9d0:	e9c1 2300 	strd	r2, r3, [r1]

        }

}
 800d9d4:	bf00      	nop
 800d9d6:	bd80      	pop	{r7, pc}
 800d9d8:	200006c0 	.word	0x200006c0
 800d9dc:	00015181 	.word	0x00015181
 800d9e0:	20000690 	.word	0x20000690
 800d9e4:	20000698 	.word	0x20000698
 800d9e8:	200006a0 	.word	0x200006a0
 800d9ec:	200006a8 	.word	0x200006a8
 800d9f0:	200006b0 	.word	0x200006b0
 800d9f4:	200006b8 	.word	0x200006b8

0800d9f8 <HAL_TIM_PeriodElapsedCallback>:
/****************************************************************************/
/*	Overview	:															*/
/*	Return value:	void													*/
/****************************************************************************/
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800d9f8:	b5b0      	push	{r4, r5, r7, lr}
 800d9fa:	b082      	sub	sp, #8
 800d9fc:	af00      	add	r7, sp, #0
 800d9fe:	6078      	str	r0, [r7, #4]

	if(htim -> Instance == TIM6)
 800da00:	687b      	ldr	r3, [r7, #4]
 800da02:	681b      	ldr	r3, [r3, #0]
 800da04:	4a3c      	ldr	r2, [pc, #240]	; (800daf8 <HAL_TIM_PeriodElapsedCallback+0x100>)
 800da06:	4293      	cmp	r3, r2
 800da08:	d171      	bne.n	800daee <HAL_TIM_PeriodElapsedCallback+0xf6>
	{
		//If Main Loop is error for 1000ms, Watchdog Reset
		// If timer interrupt loop is error, Watchdog Reset
		TimeTaskCnt.TimeScheduleCnt++;
 800da0a:	4b3c      	ldr	r3, [pc, #240]	; (800dafc <HAL_TIM_PeriodElapsedCallback+0x104>)
 800da0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da10:	1c54      	adds	r4, r2, #1
 800da12:	f143 0500 	adc.w	r5, r3, #0
 800da16:	4b39      	ldr	r3, [pc, #228]	; (800dafc <HAL_TIM_PeriodElapsedCallback+0x104>)
 800da18:	e9c3 4500 	strd	r4, r5, [r3]


		TimeTask.bit.Task_1ms = 1;
 800da1c:	4a38      	ldr	r2, [pc, #224]	; (800db00 <HAL_TIM_PeriodElapsedCallback+0x108>)
 800da1e:	7813      	ldrb	r3, [r2, #0]
 800da20:	f043 0301 	orr.w	r3, r3, #1
 800da24:	7013      	strb	r3, [r2, #0]


		if((TimeTaskCnt.TimeScheduleCnt%5) == 0)     //5ms  
 800da26:	4b35      	ldr	r3, [pc, #212]	; (800dafc <HAL_TIM_PeriodElapsedCallback+0x104>)
 800da28:	e9d3 0100 	ldrd	r0, r1, [r3]
 800da2c:	f04f 0205 	mov.w	r2, #5
 800da30:	f04f 0300 	mov.w	r3, #0
 800da34:	f7fb f8de 	bl	8008bf4 <__aeabi_uldivmod>
 800da38:	4313      	orrs	r3, r2
 800da3a:	d104      	bne.n	800da46 <HAL_TIM_PeriodElapsedCallback+0x4e>
		{
				TimeTask.bit.Task_5ms = 1;
 800da3c:	4a30      	ldr	r2, [pc, #192]	; (800db00 <HAL_TIM_PeriodElapsedCallback+0x108>)
 800da3e:	7813      	ldrb	r3, [r2, #0]
 800da40:	f043 0302 	orr.w	r3, r3, #2
 800da44:	7013      	strb	r3, [r2, #0]
		}


		if((TimeTaskCnt.TimeScheduleCnt%10) == 0)     //10ms  
 800da46:	4b2d      	ldr	r3, [pc, #180]	; (800dafc <HAL_TIM_PeriodElapsedCallback+0x104>)
 800da48:	e9d3 0100 	ldrd	r0, r1, [r3]
 800da4c:	f04f 020a 	mov.w	r2, #10
 800da50:	f04f 0300 	mov.w	r3, #0
 800da54:	f7fb f8ce 	bl	8008bf4 <__aeabi_uldivmod>
 800da58:	4313      	orrs	r3, r2
 800da5a:	d104      	bne.n	800da66 <HAL_TIM_PeriodElapsedCallback+0x6e>
		{
				TimeTask.bit.Task_10ms = 1;
 800da5c:	4a28      	ldr	r2, [pc, #160]	; (800db00 <HAL_TIM_PeriodElapsedCallback+0x108>)
 800da5e:	7813      	ldrb	r3, [r2, #0]
 800da60:	f043 0304 	orr.w	r3, r3, #4
 800da64:	7013      	strb	r3, [r2, #0]
		}


		if((TimeTaskCnt.TimeScheduleCnt%100) == 0)    //100ms  
 800da66:	4b25      	ldr	r3, [pc, #148]	; (800dafc <HAL_TIM_PeriodElapsedCallback+0x104>)
 800da68:	e9d3 0100 	ldrd	r0, r1, [r3]
 800da6c:	f04f 0264 	mov.w	r2, #100	; 0x64
 800da70:	f04f 0300 	mov.w	r3, #0
 800da74:	f7fb f8be 	bl	8008bf4 <__aeabi_uldivmod>
 800da78:	4313      	orrs	r3, r2
 800da7a:	d104      	bne.n	800da86 <HAL_TIM_PeriodElapsedCallback+0x8e>
		{
				TimeTask.bit.Task_100ms = 1;
 800da7c:	4a20      	ldr	r2, [pc, #128]	; (800db00 <HAL_TIM_PeriodElapsedCallback+0x108>)
 800da7e:	7813      	ldrb	r3, [r2, #0]
 800da80:	f043 0308 	orr.w	r3, r3, #8
 800da84:	7013      	strb	r3, [r2, #0]
		}


		if((TimeTaskCnt.TimeScheduleCnt%250) == 0)    //100ms  
 800da86:	4b1d      	ldr	r3, [pc, #116]	; (800dafc <HAL_TIM_PeriodElapsedCallback+0x104>)
 800da88:	e9d3 0100 	ldrd	r0, r1, [r3]
 800da8c:	f04f 02fa 	mov.w	r2, #250	; 0xfa
 800da90:	f04f 0300 	mov.w	r3, #0
 800da94:	f7fb f8ae 	bl	8008bf4 <__aeabi_uldivmod>
 800da98:	4313      	orrs	r3, r2
 800da9a:	d104      	bne.n	800daa6 <HAL_TIM_PeriodElapsedCallback+0xae>
		{
				TimeTask.bit.Task_250ms = 1;
 800da9c:	4a18      	ldr	r2, [pc, #96]	; (800db00 <HAL_TIM_PeriodElapsedCallback+0x108>)
 800da9e:	7813      	ldrb	r3, [r2, #0]
 800daa0:	f043 0310 	orr.w	r3, r3, #16
 800daa4:	7013      	strb	r3, [r2, #0]
		}


		if((TimeTaskCnt.TimeScheduleCnt%500) == 0)    //500ms  
 800daa6:	4b15      	ldr	r3, [pc, #84]	; (800dafc <HAL_TIM_PeriodElapsedCallback+0x104>)
 800daa8:	e9d3 0100 	ldrd	r0, r1, [r3]
 800daac:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800dab0:	f04f 0300 	mov.w	r3, #0
 800dab4:	f7fb f89e 	bl	8008bf4 <__aeabi_uldivmod>
 800dab8:	4313      	orrs	r3, r2
 800daba:	d104      	bne.n	800dac6 <HAL_TIM_PeriodElapsedCallback+0xce>
		{
				TimeTask.bit.Task_500ms = 1;
 800dabc:	4a10      	ldr	r2, [pc, #64]	; (800db00 <HAL_TIM_PeriodElapsedCallback+0x108>)
 800dabe:	7813      	ldrb	r3, [r2, #0]
 800dac0:	f043 0320 	orr.w	r3, r3, #32
 800dac4:	7013      	strb	r3, [r2, #0]
		}


		if(TimeTaskCnt.TimeScheduleCnt >= 1000)       //1sec  
 800dac6:	4b0d      	ldr	r3, [pc, #52]	; (800dafc <HAL_TIM_PeriodElapsedCallback+0x104>)
 800dac8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dacc:	f5b2 7f7a 	cmp.w	r2, #1000	; 0x3e8
 800dad0:	f173 0300 	sbcs.w	r3, r3, #0
 800dad4:	d30b      	bcc.n	800daee <HAL_TIM_PeriodElapsedCallback+0xf6>
		{
				TimeTask.bit.Task_1000ms = 1;
 800dad6:	4a0a      	ldr	r2, [pc, #40]	; (800db00 <HAL_TIM_PeriodElapsedCallback+0x108>)
 800dad8:	7813      	ldrb	r3, [r2, #0]
 800dada:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dade:	7013      	strb	r3, [r2, #0]

				TimeTaskCnt.TimeScheduleCnt = 0;
 800dae0:	4906      	ldr	r1, [pc, #24]	; (800dafc <HAL_TIM_PeriodElapsedCallback+0x104>)
 800dae2:	f04f 0200 	mov.w	r2, #0
 800dae6:	f04f 0300 	mov.w	r3, #0
 800daea:	e9c1 2300 	strd	r2, r3, [r1]
		}
	}
}
 800daee:	bf00      	nop
 800daf0:	3708      	adds	r7, #8
 800daf2:	46bd      	mov	sp, r7
 800daf4:	bdb0      	pop	{r4, r5, r7, pc}
 800daf6:	bf00      	nop
 800daf8:	40001000 	.word	0x40001000
 800dafc:	20000658 	.word	0x20000658
 800db00:	20000654 	.word	0x20000654

0800db04 <Task_Schedule_freerun>:


void Task_Schedule_freerun(void)
{
 800db04:	b580      	push	{r7, lr}
 800db06:	af00      	add	r7, sp, #0
	TimeFreeRunTaskCnt++;
 800db08:	4b36      	ldr	r3, [pc, #216]	; (800dbe4 <Task_Schedule_freerun+0xe0>)
 800db0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db0e:	1c50      	adds	r0, r2, #1
 800db10:	f143 0100 	adc.w	r1, r3, #0
 800db14:	4b33      	ldr	r3, [pc, #204]	; (800dbe4 <Task_Schedule_freerun+0xe0>)
 800db16:	e9c3 0100 	strd	r0, r1, [r3]
	if(TimeTask.bit.Task_1ms==1)                // 1ms  
 800db1a:	4b33      	ldr	r3, [pc, #204]	; (800dbe8 <Task_Schedule_freerun+0xe4>)
 800db1c:	781b      	ldrb	r3, [r3, #0]
 800db1e:	f003 0301 	and.w	r3, r3, #1
 800db22:	b2db      	uxtb	r3, r3
 800db24:	2b00      	cmp	r3, #0
 800db26:	d006      	beq.n	800db36 <Task_Schedule_freerun+0x32>
	{
			FUN_Tim6_1ms_routine();
 800db28:	f7ff fe78 	bl	800d81c <FUN_Tim6_1ms_routine>

			TimeTask.bit.Task_1ms = 0;
 800db2c:	4a2e      	ldr	r2, [pc, #184]	; (800dbe8 <Task_Schedule_freerun+0xe4>)
 800db2e:	7813      	ldrb	r3, [r2, #0]
 800db30:	f36f 0300 	bfc	r3, #0, #1
 800db34:	7013      	strb	r3, [r2, #0]
	}


	if(TimeTask.bit.Task_5ms==1)                // 5ms  
 800db36:	4b2c      	ldr	r3, [pc, #176]	; (800dbe8 <Task_Schedule_freerun+0xe4>)
 800db38:	781b      	ldrb	r3, [r3, #0]
 800db3a:	f003 0302 	and.w	r3, r3, #2
 800db3e:	b2db      	uxtb	r3, r3
 800db40:	2b00      	cmp	r3, #0
 800db42:	d006      	beq.n	800db52 <Task_Schedule_freerun+0x4e>
	{
			FUN_Tim6_5ms_routine();
 800db44:	f7ff fe7c 	bl	800d840 <FUN_Tim6_5ms_routine>

			TimeTask.bit.Task_5ms = 0;
 800db48:	4a27      	ldr	r2, [pc, #156]	; (800dbe8 <Task_Schedule_freerun+0xe4>)
 800db4a:	7813      	ldrb	r3, [r2, #0]
 800db4c:	f36f 0341 	bfc	r3, #1, #1
 800db50:	7013      	strb	r3, [r2, #0]
	}


	if(TimeTask.bit.Task_10ms==1)                // 10ms  
 800db52:	4b25      	ldr	r3, [pc, #148]	; (800dbe8 <Task_Schedule_freerun+0xe4>)
 800db54:	781b      	ldrb	r3, [r3, #0]
 800db56:	f003 0304 	and.w	r3, r3, #4
 800db5a:	b2db      	uxtb	r3, r3
 800db5c:	2b00      	cmp	r3, #0
 800db5e:	d006      	beq.n	800db6e <Task_Schedule_freerun+0x6a>
	{
			FUN_Tim6_10ms_routine();
 800db60:	f7ff fe98 	bl	800d894 <FUN_Tim6_10ms_routine>

			TimeTask.bit.Task_10ms = 0;
 800db64:	4a20      	ldr	r2, [pc, #128]	; (800dbe8 <Task_Schedule_freerun+0xe4>)
 800db66:	7813      	ldrb	r3, [r2, #0]
 800db68:	f36f 0382 	bfc	r3, #2, #1
 800db6c:	7013      	strb	r3, [r2, #0]
	}

	if(TimeTask.bit.Task_100ms==1)               // 100ms 
 800db6e:	4b1e      	ldr	r3, [pc, #120]	; (800dbe8 <Task_Schedule_freerun+0xe4>)
 800db70:	781b      	ldrb	r3, [r3, #0]
 800db72:	f003 0308 	and.w	r3, r3, #8
 800db76:	b2db      	uxtb	r3, r3
 800db78:	2b00      	cmp	r3, #0
 800db7a:	d006      	beq.n	800db8a <Task_Schedule_freerun+0x86>
	{
			FUN_Tim6_100ms_routine();
 800db7c:	f7ff fe9c 	bl	800d8b8 <FUN_Tim6_100ms_routine>

			TimeTask.bit.Task_100ms = 0;
 800db80:	4a19      	ldr	r2, [pc, #100]	; (800dbe8 <Task_Schedule_freerun+0xe4>)
 800db82:	7813      	ldrb	r3, [r2, #0]
 800db84:	f36f 03c3 	bfc	r3, #3, #1
 800db88:	7013      	strb	r3, [r2, #0]
	}


	if(TimeTask.bit.Task_250ms==1)               // 100ms 
 800db8a:	4b17      	ldr	r3, [pc, #92]	; (800dbe8 <Task_Schedule_freerun+0xe4>)
 800db8c:	781b      	ldrb	r3, [r3, #0]
 800db8e:	f003 0310 	and.w	r3, r3, #16
 800db92:	b2db      	uxtb	r3, r3
 800db94:	2b00      	cmp	r3, #0
 800db96:	d006      	beq.n	800dba6 <Task_Schedule_freerun+0xa2>
	{
			FUN_Tim6_250ms_routine();
 800db98:	f7ff feae 	bl	800d8f8 <FUN_Tim6_250ms_routine>

			TimeTask.bit.Task_250ms = 0;
 800db9c:	4a12      	ldr	r2, [pc, #72]	; (800dbe8 <Task_Schedule_freerun+0xe4>)
 800db9e:	7813      	ldrb	r3, [r2, #0]
 800dba0:	f36f 1304 	bfc	r3, #4, #1
 800dba4:	7013      	strb	r3, [r2, #0]
	}


	if(TimeTask.bit.Task_500ms==1)               // 500ms 
 800dba6:	4b10      	ldr	r3, [pc, #64]	; (800dbe8 <Task_Schedule_freerun+0xe4>)
 800dba8:	781b      	ldrb	r3, [r3, #0]
 800dbaa:	f003 0320 	and.w	r3, r3, #32
 800dbae:	b2db      	uxtb	r3, r3
 800dbb0:	2b00      	cmp	r3, #0
 800dbb2:	d006      	beq.n	800dbc2 <Task_Schedule_freerun+0xbe>
	{
			FUN_Tim6_500ms_routine();
 800dbb4:	f7ff feb4 	bl	800d920 <FUN_Tim6_500ms_routine>

			TimeTask.bit.Task_500ms = 0;
 800dbb8:	4a0b      	ldr	r2, [pc, #44]	; (800dbe8 <Task_Schedule_freerun+0xe4>)
 800dbba:	7813      	ldrb	r3, [r2, #0]
 800dbbc:	f36f 1345 	bfc	r3, #5, #1
 800dbc0:	7013      	strb	r3, [r2, #0]
	}


	if(TimeTask.bit.Task_1000ms==1)              // 1sec  
 800dbc2:	4b09      	ldr	r3, [pc, #36]	; (800dbe8 <Task_Schedule_freerun+0xe4>)
 800dbc4:	781b      	ldrb	r3, [r3, #0]
 800dbc6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dbca:	b2db      	uxtb	r3, r3
 800dbcc:	2b00      	cmp	r3, #0
 800dbce:	d006      	beq.n	800dbde <Task_Schedule_freerun+0xda>
	{
			FUN_Tim6_1000ms_routine();
 800dbd0:	f7ff feb8 	bl	800d944 <FUN_Tim6_1000ms_routine>

			TimeTask.bit.Task_1000ms = 0;
 800dbd4:	4a04      	ldr	r2, [pc, #16]	; (800dbe8 <Task_Schedule_freerun+0xe4>)
 800dbd6:	7813      	ldrb	r3, [r2, #0]
 800dbd8:	f36f 1386 	bfc	r3, #6, #1
 800dbdc:	7013      	strb	r3, [r2, #0]
	}

}
 800dbde:	bf00      	nop
 800dbe0:	bd80      	pop	{r7, pc}
 800dbe2:	bf00      	nop
 800dbe4:	200006c8 	.word	0x200006c8
 800dbe8:	20000654 	.word	0x20000654

0800dbec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800dbec:	b580      	push	{r7, lr}
 800dbee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	SCB->VTOR = 0x8008000;  //  Vector Table Offset Register
 800dbf0:	4b17      	ldr	r3, [pc, #92]	; (800dc50 <main+0x64>)
 800dbf2:	4a18      	ldr	r2, [pc, #96]	; (800dc54 <main+0x68>)
 800dbf4:	609a      	str	r2, [r3, #8]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800dbf6:	f000 ff9a 	bl	800eb2e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800dbfa:	f000 f82f 	bl	800dc5c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800dbfe:	f000 fac9 	bl	800e194 <MX_GPIO_Init>
  MX_DMA_Init();
 800dc02:	f000 fa9d 	bl	800e140 <MX_DMA_Init>
  MX_ADC2_Init();
 800dc06:	f000 f873 	bl	800dcf0 <MX_ADC2_Init>
  MX_I2C1_Init();
 800dc0a:	f000 f8d7 	bl	800ddbc <MX_I2C1_Init>
  MX_I2C2_Init();
 800dc0e:	f000 f915 	bl	800de3c <MX_I2C2_Init>
  MX_SPI3_Init();
 800dc12:	f000 f9d1 	bl	800dfb8 <MX_SPI3_Init>
  MX_UART5_Init();
 800dc16:	f000 fa43 	bl	800e0a0 <MX_UART5_Init>
  MX_TIM6_Init();
 800dc1a:	f000 fa0b 	bl	800e034 <MX_TIM6_Init>
  MX_I2C3_Init();
 800dc1e:	f000 f94d 	bl	800debc <MX_I2C3_Init>
  MX_SPI2_Init();
 800dc22:	f000 f98b 	bl	800df3c <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  //HAL_Delay(250);
  FUN_bootloader_init();
 800dc26:	f7fc fa27 	bl	800a078 <FUN_bootloader_init>
  FUN_TIM_init();
 800dc2a:	f7ff fded 	bl	800d808 <FUN_TIM_init>
  EEPROM_init();
 800dc2e:	f7fc fc89 	bl	800a544 <EEPROM_init>
  RS485_Init();
 800dc32:	f7fe fabd 	bl	800c1b0 <RS485_Init>
  FUN_ADC_Init(&hadc2);
 800dc36:	4808      	ldr	r0, [pc, #32]	; (800dc58 <main+0x6c>)
 800dc38:	f7fb f9bc 	bl	8008fb4 <FUN_ADC_Init>
  FUN_I2C_SHT30_Init();
 800dc3c:	f7fc fffe 	bl	800ac3c <FUN_I2C_SHT30_Init>
  Gas_Sensor_Init();
 800dc40:	f7ff fc34 	bl	800d4ac <Gas_Sensor_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
   {
	Task_Schedule_freerun();
 800dc44:	f7ff ff5e 	bl	800db04 <Task_Schedule_freerun>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	FUN_bootloader_freerun();
 800dc48:	f7fc fa22 	bl	800a090 <FUN_bootloader_freerun>
	Task_Schedule_freerun();
 800dc4c:	e7fa      	b.n	800dc44 <main+0x58>
 800dc4e:	bf00      	nop
 800dc50:	e000ed00 	.word	0xe000ed00
 800dc54:	08008000 	.word	0x08008000
 800dc58:	200006ec 	.word	0x200006ec

0800dc5c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800dc5c:	b580      	push	{r7, lr}
 800dc5e:	b094      	sub	sp, #80	; 0x50
 800dc60:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800dc62:	f107 0318 	add.w	r3, r7, #24
 800dc66:	2238      	movs	r2, #56	; 0x38
 800dc68:	2100      	movs	r1, #0
 800dc6a:	4618      	mov	r0, r3
 800dc6c:	f009 fbfa 	bl	8017464 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800dc70:	1d3b      	adds	r3, r7, #4
 800dc72:	2200      	movs	r2, #0
 800dc74:	601a      	str	r2, [r3, #0]
 800dc76:	605a      	str	r2, [r3, #4]
 800dc78:	609a      	str	r2, [r3, #8]
 800dc7a:	60da      	str	r2, [r3, #12]
 800dc7c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800dc7e:	2000      	movs	r0, #0
 800dc80:	f004 fd2a 	bl	80126d8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800dc84:	2301      	movs	r3, #1
 800dc86:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800dc88:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800dc8c:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800dc8e:	2302      	movs	r3, #2
 800dc90:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800dc92:	2303      	movs	r3, #3
 800dc94:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 800dc96:	2302      	movs	r3, #2
 800dc98:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 80;
 800dc9a:	2350      	movs	r3, #80	; 0x50
 800dc9c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800dc9e:	2302      	movs	r3, #2
 800dca0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800dca2:	2302      	movs	r3, #2
 800dca4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800dca6:	2302      	movs	r3, #2
 800dca8:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800dcaa:	f107 0318 	add.w	r3, r7, #24
 800dcae:	4618      	mov	r0, r3
 800dcb0:	f004 fdc6 	bl	8012840 <HAL_RCC_OscConfig>
 800dcb4:	4603      	mov	r3, r0
 800dcb6:	2b00      	cmp	r3, #0
 800dcb8:	d001      	beq.n	800dcbe <SystemClock_Config+0x62>
  {
    Error_Handler();
 800dcba:	f000 fb27 	bl	800e30c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800dcbe:	230f      	movs	r3, #15
 800dcc0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800dcc2:	2303      	movs	r3, #3
 800dcc4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800dcc6:	2300      	movs	r3, #0
 800dcc8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800dcca:	2300      	movs	r3, #0
 800dccc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800dcce:	2300      	movs	r3, #0
 800dcd0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800dcd2:	1d3b      	adds	r3, r7, #4
 800dcd4:	2104      	movs	r1, #4
 800dcd6:	4618      	mov	r0, r3
 800dcd8:	f005 f8ca 	bl	8012e70 <HAL_RCC_ClockConfig>
 800dcdc:	4603      	mov	r3, r0
 800dcde:	2b00      	cmp	r3, #0
 800dce0:	d001      	beq.n	800dce6 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 800dce2:	f000 fb13 	bl	800e30c <Error_Handler>
  }
}
 800dce6:	bf00      	nop
 800dce8:	3750      	adds	r7, #80	; 0x50
 800dcea:	46bd      	mov	sp, r7
 800dcec:	bd80      	pop	{r7, pc}
	...

0800dcf0 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 800dcf0:	b580      	push	{r7, lr}
 800dcf2:	b088      	sub	sp, #32
 800dcf4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800dcf6:	463b      	mov	r3, r7
 800dcf8:	2220      	movs	r2, #32
 800dcfa:	2100      	movs	r1, #0
 800dcfc:	4618      	mov	r0, r3
 800dcfe:	f009 fbb1 	bl	8017464 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 800dd02:	4b2b      	ldr	r3, [pc, #172]	; (800ddb0 <MX_ADC2_Init+0xc0>)
 800dd04:	4a2b      	ldr	r2, [pc, #172]	; (800ddb4 <MX_ADC2_Init+0xc4>)
 800dd06:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 800dd08:	4b29      	ldr	r3, [pc, #164]	; (800ddb0 <MX_ADC2_Init+0xc0>)
 800dd0a:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800dd0e:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800dd10:	4b27      	ldr	r3, [pc, #156]	; (800ddb0 <MX_ADC2_Init+0xc0>)
 800dd12:	2200      	movs	r2, #0
 800dd14:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800dd16:	4b26      	ldr	r3, [pc, #152]	; (800ddb0 <MX_ADC2_Init+0xc0>)
 800dd18:	2200      	movs	r2, #0
 800dd1a:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 800dd1c:	4b24      	ldr	r3, [pc, #144]	; (800ddb0 <MX_ADC2_Init+0xc0>)
 800dd1e:	2200      	movs	r2, #0
 800dd20:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800dd22:	4b23      	ldr	r3, [pc, #140]	; (800ddb0 <MX_ADC2_Init+0xc0>)
 800dd24:	2200      	movs	r2, #0
 800dd26:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800dd28:	4b21      	ldr	r3, [pc, #132]	; (800ddb0 <MX_ADC2_Init+0xc0>)
 800dd2a:	2204      	movs	r2, #4
 800dd2c:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800dd2e:	4b20      	ldr	r3, [pc, #128]	; (800ddb0 <MX_ADC2_Init+0xc0>)
 800dd30:	2200      	movs	r2, #0
 800dd32:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = ENABLE;
 800dd34:	4b1e      	ldr	r3, [pc, #120]	; (800ddb0 <MX_ADC2_Init+0xc0>)
 800dd36:	2201      	movs	r2, #1
 800dd38:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 800dd3a:	4b1d      	ldr	r3, [pc, #116]	; (800ddb0 <MX_ADC2_Init+0xc0>)
 800dd3c:	2201      	movs	r2, #1
 800dd3e:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800dd40:	4b1b      	ldr	r3, [pc, #108]	; (800ddb0 <MX_ADC2_Init+0xc0>)
 800dd42:	2200      	movs	r2, #0
 800dd44:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800dd48:	4b19      	ldr	r3, [pc, #100]	; (800ddb0 <MX_ADC2_Init+0xc0>)
 800dd4a:	2200      	movs	r2, #0
 800dd4c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800dd4e:	4b18      	ldr	r3, [pc, #96]	; (800ddb0 <MX_ADC2_Init+0xc0>)
 800dd50:	2200      	movs	r2, #0
 800dd52:	631a      	str	r2, [r3, #48]	; 0x30
  hadc2.Init.DMAContinuousRequests = ENABLE;
 800dd54:	4b16      	ldr	r3, [pc, #88]	; (800ddb0 <MX_ADC2_Init+0xc0>)
 800dd56:	2201      	movs	r2, #1
 800dd58:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800dd5c:	4b14      	ldr	r3, [pc, #80]	; (800ddb0 <MX_ADC2_Init+0xc0>)
 800dd5e:	2200      	movs	r2, #0
 800dd60:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 800dd62:	4b13      	ldr	r3, [pc, #76]	; (800ddb0 <MX_ADC2_Init+0xc0>)
 800dd64:	2200      	movs	r2, #0
 800dd66:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800dd6a:	4811      	ldr	r0, [pc, #68]	; (800ddb0 <MX_ADC2_Init+0xc0>)
 800dd6c:	f001 fa04 	bl	800f178 <HAL_ADC_Init>
 800dd70:	4603      	mov	r3, r0
 800dd72:	2b00      	cmp	r3, #0
 800dd74:	d001      	beq.n	800dd7a <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 800dd76:	f000 fac9 	bl	800e30c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 800dd7a:	4b0f      	ldr	r3, [pc, #60]	; (800ddb8 <MX_ADC2_Init+0xc8>)
 800dd7c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800dd7e:	2306      	movs	r3, #6
 800dd80:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_24CYCLES_5;
 800dd82:	2303      	movs	r3, #3
 800dd84:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800dd86:	237f      	movs	r3, #127	; 0x7f
 800dd88:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800dd8a:	2304      	movs	r3, #4
 800dd8c:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800dd8e:	2300      	movs	r3, #0
 800dd90:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800dd92:	463b      	mov	r3, r7
 800dd94:	4619      	mov	r1, r3
 800dd96:	4806      	ldr	r0, [pc, #24]	; (800ddb0 <MX_ADC2_Init+0xc0>)
 800dd98:	f002 f850 	bl	800fe3c <HAL_ADC_ConfigChannel>
 800dd9c:	4603      	mov	r3, r0
 800dd9e:	2b00      	cmp	r3, #0
 800dda0:	d001      	beq.n	800dda6 <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 800dda2:	f000 fab3 	bl	800e30c <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800dda6:	bf00      	nop
 800dda8:	3720      	adds	r7, #32
 800ddaa:	46bd      	mov	sp, r7
 800ddac:	bd80      	pop	{r7, pc}
 800ddae:	bf00      	nop
 800ddb0:	200006ec 	.word	0x200006ec
 800ddb4:	50000100 	.word	0x50000100
 800ddb8:	32601000 	.word	0x32601000

0800ddbc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800ddbc:	b580      	push	{r7, lr}
 800ddbe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800ddc0:	4b1b      	ldr	r3, [pc, #108]	; (800de30 <MX_I2C1_Init+0x74>)
 800ddc2:	4a1c      	ldr	r2, [pc, #112]	; (800de34 <MX_I2C1_Init+0x78>)
 800ddc4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00F07BFF;
 800ddc6:	4b1a      	ldr	r3, [pc, #104]	; (800de30 <MX_I2C1_Init+0x74>)
 800ddc8:	4a1b      	ldr	r2, [pc, #108]	; (800de38 <MX_I2C1_Init+0x7c>)
 800ddca:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800ddcc:	4b18      	ldr	r3, [pc, #96]	; (800de30 <MX_I2C1_Init+0x74>)
 800ddce:	2200      	movs	r2, #0
 800ddd0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800ddd2:	4b17      	ldr	r3, [pc, #92]	; (800de30 <MX_I2C1_Init+0x74>)
 800ddd4:	2201      	movs	r2, #1
 800ddd6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800ddd8:	4b15      	ldr	r3, [pc, #84]	; (800de30 <MX_I2C1_Init+0x74>)
 800ddda:	2200      	movs	r2, #0
 800dddc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800ddde:	4b14      	ldr	r3, [pc, #80]	; (800de30 <MX_I2C1_Init+0x74>)
 800dde0:	2200      	movs	r2, #0
 800dde2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800dde4:	4b12      	ldr	r3, [pc, #72]	; (800de30 <MX_I2C1_Init+0x74>)
 800dde6:	2200      	movs	r2, #0
 800dde8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800ddea:	4b11      	ldr	r3, [pc, #68]	; (800de30 <MX_I2C1_Init+0x74>)
 800ddec:	2200      	movs	r2, #0
 800ddee:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800ddf0:	4b0f      	ldr	r3, [pc, #60]	; (800de30 <MX_I2C1_Init+0x74>)
 800ddf2:	2200      	movs	r2, #0
 800ddf4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800ddf6:	480e      	ldr	r0, [pc, #56]	; (800de30 <MX_I2C1_Init+0x74>)
 800ddf8:	f003 fe9c 	bl	8011b34 <HAL_I2C_Init>
 800ddfc:	4603      	mov	r3, r0
 800ddfe:	2b00      	cmp	r3, #0
 800de00:	d001      	beq.n	800de06 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800de02:	f000 fa83 	bl	800e30c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800de06:	2100      	movs	r1, #0
 800de08:	4809      	ldr	r0, [pc, #36]	; (800de30 <MX_I2C1_Init+0x74>)
 800de0a:	f004 fbcd 	bl	80125a8 <HAL_I2CEx_ConfigAnalogFilter>
 800de0e:	4603      	mov	r3, r0
 800de10:	2b00      	cmp	r3, #0
 800de12:	d001      	beq.n	800de18 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800de14:	f000 fa7a 	bl	800e30c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800de18:	2100      	movs	r1, #0
 800de1a:	4805      	ldr	r0, [pc, #20]	; (800de30 <MX_I2C1_Init+0x74>)
 800de1c:	f004 fc0f 	bl	801263e <HAL_I2CEx_ConfigDigitalFilter>
 800de20:	4603      	mov	r3, r0
 800de22:	2b00      	cmp	r3, #0
 800de24:	d001      	beq.n	800de2a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800de26:	f000 fa71 	bl	800e30c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800de2a:	bf00      	nop
 800de2c:	bd80      	pop	{r7, pc}
 800de2e:	bf00      	nop
 800de30:	200007b8 	.word	0x200007b8
 800de34:	40005400 	.word	0x40005400
 800de38:	00f07bff 	.word	0x00f07bff

0800de3c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 800de3c:	b580      	push	{r7, lr}
 800de3e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800de40:	4b1b      	ldr	r3, [pc, #108]	; (800deb0 <MX_I2C2_Init+0x74>)
 800de42:	4a1c      	ldr	r2, [pc, #112]	; (800deb4 <MX_I2C2_Init+0x78>)
 800de44:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00F07BFF;
 800de46:	4b1a      	ldr	r3, [pc, #104]	; (800deb0 <MX_I2C2_Init+0x74>)
 800de48:	4a1b      	ldr	r2, [pc, #108]	; (800deb8 <MX_I2C2_Init+0x7c>)
 800de4a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 800de4c:	4b18      	ldr	r3, [pc, #96]	; (800deb0 <MX_I2C2_Init+0x74>)
 800de4e:	2200      	movs	r2, #0
 800de50:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800de52:	4b17      	ldr	r3, [pc, #92]	; (800deb0 <MX_I2C2_Init+0x74>)
 800de54:	2201      	movs	r2, #1
 800de56:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800de58:	4b15      	ldr	r3, [pc, #84]	; (800deb0 <MX_I2C2_Init+0x74>)
 800de5a:	2200      	movs	r2, #0
 800de5c:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800de5e:	4b14      	ldr	r3, [pc, #80]	; (800deb0 <MX_I2C2_Init+0x74>)
 800de60:	2200      	movs	r2, #0
 800de62:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800de64:	4b12      	ldr	r3, [pc, #72]	; (800deb0 <MX_I2C2_Init+0x74>)
 800de66:	2200      	movs	r2, #0
 800de68:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800de6a:	4b11      	ldr	r3, [pc, #68]	; (800deb0 <MX_I2C2_Init+0x74>)
 800de6c:	2200      	movs	r2, #0
 800de6e:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800de70:	4b0f      	ldr	r3, [pc, #60]	; (800deb0 <MX_I2C2_Init+0x74>)
 800de72:	2200      	movs	r2, #0
 800de74:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800de76:	480e      	ldr	r0, [pc, #56]	; (800deb0 <MX_I2C2_Init+0x74>)
 800de78:	f003 fe5c 	bl	8011b34 <HAL_I2C_Init>
 800de7c:	4603      	mov	r3, r0
 800de7e:	2b00      	cmp	r3, #0
 800de80:	d001      	beq.n	800de86 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 800de82:	f000 fa43 	bl	800e30c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800de86:	2100      	movs	r1, #0
 800de88:	4809      	ldr	r0, [pc, #36]	; (800deb0 <MX_I2C2_Init+0x74>)
 800de8a:	f004 fb8d 	bl	80125a8 <HAL_I2CEx_ConfigAnalogFilter>
 800de8e:	4603      	mov	r3, r0
 800de90:	2b00      	cmp	r3, #0
 800de92:	d001      	beq.n	800de98 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 800de94:	f000 fa3a 	bl	800e30c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800de98:	2100      	movs	r1, #0
 800de9a:	4805      	ldr	r0, [pc, #20]	; (800deb0 <MX_I2C2_Init+0x74>)
 800de9c:	f004 fbcf 	bl	801263e <HAL_I2CEx_ConfigDigitalFilter>
 800dea0:	4603      	mov	r3, r0
 800dea2:	2b00      	cmp	r3, #0
 800dea4:	d001      	beq.n	800deaa <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800dea6:	f000 fa31 	bl	800e30c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800deaa:	bf00      	nop
 800deac:	bd80      	pop	{r7, pc}
 800deae:	bf00      	nop
 800deb0:	20000804 	.word	0x20000804
 800deb4:	40005800 	.word	0x40005800
 800deb8:	00f07bff 	.word	0x00f07bff

0800debc <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 800debc:	b580      	push	{r7, lr}
 800debe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 800dec0:	4b1b      	ldr	r3, [pc, #108]	; (800df30 <MX_I2C3_Init+0x74>)
 800dec2:	4a1c      	ldr	r2, [pc, #112]	; (800df34 <MX_I2C3_Init+0x78>)
 800dec4:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00F07BFF;
 800dec6:	4b1a      	ldr	r3, [pc, #104]	; (800df30 <MX_I2C3_Init+0x74>)
 800dec8:	4a1b      	ldr	r2, [pc, #108]	; (800df38 <MX_I2C3_Init+0x7c>)
 800deca:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 800decc:	4b18      	ldr	r3, [pc, #96]	; (800df30 <MX_I2C3_Init+0x74>)
 800dece:	2200      	movs	r2, #0
 800ded0:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800ded2:	4b17      	ldr	r3, [pc, #92]	; (800df30 <MX_I2C3_Init+0x74>)
 800ded4:	2201      	movs	r2, #1
 800ded6:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800ded8:	4b15      	ldr	r3, [pc, #84]	; (800df30 <MX_I2C3_Init+0x74>)
 800deda:	2200      	movs	r2, #0
 800dedc:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 800dede:	4b14      	ldr	r3, [pc, #80]	; (800df30 <MX_I2C3_Init+0x74>)
 800dee0:	2200      	movs	r2, #0
 800dee2:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800dee4:	4b12      	ldr	r3, [pc, #72]	; (800df30 <MX_I2C3_Init+0x74>)
 800dee6:	2200      	movs	r2, #0
 800dee8:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800deea:	4b11      	ldr	r3, [pc, #68]	; (800df30 <MX_I2C3_Init+0x74>)
 800deec:	2200      	movs	r2, #0
 800deee:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800def0:	4b0f      	ldr	r3, [pc, #60]	; (800df30 <MX_I2C3_Init+0x74>)
 800def2:	2200      	movs	r2, #0
 800def4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 800def6:	480e      	ldr	r0, [pc, #56]	; (800df30 <MX_I2C3_Init+0x74>)
 800def8:	f003 fe1c 	bl	8011b34 <HAL_I2C_Init>
 800defc:	4603      	mov	r3, r0
 800defe:	2b00      	cmp	r3, #0
 800df00:	d001      	beq.n	800df06 <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 800df02:	f000 fa03 	bl	800e30c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800df06:	2100      	movs	r1, #0
 800df08:	4809      	ldr	r0, [pc, #36]	; (800df30 <MX_I2C3_Init+0x74>)
 800df0a:	f004 fb4d 	bl	80125a8 <HAL_I2CEx_ConfigAnalogFilter>
 800df0e:	4603      	mov	r3, r0
 800df10:	2b00      	cmp	r3, #0
 800df12:	d001      	beq.n	800df18 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 800df14:	f000 f9fa 	bl	800e30c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 800df18:	2100      	movs	r1, #0
 800df1a:	4805      	ldr	r0, [pc, #20]	; (800df30 <MX_I2C3_Init+0x74>)
 800df1c:	f004 fb8f 	bl	801263e <HAL_I2CEx_ConfigDigitalFilter>
 800df20:	4603      	mov	r3, r0
 800df22:	2b00      	cmp	r3, #0
 800df24:	d001      	beq.n	800df2a <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 800df26:	f000 f9f1 	bl	800e30c <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 800df2a:	bf00      	nop
 800df2c:	bd80      	pop	{r7, pc}
 800df2e:	bf00      	nop
 800df30:	20000850 	.word	0x20000850
 800df34:	40007800 	.word	0x40007800
 800df38:	00f07bff 	.word	0x00f07bff

0800df3c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800df3c:	b580      	push	{r7, lr}
 800df3e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800df40:	4b1b      	ldr	r3, [pc, #108]	; (800dfb0 <MX_SPI2_Init+0x74>)
 800df42:	4a1c      	ldr	r2, [pc, #112]	; (800dfb4 <MX_SPI2_Init+0x78>)
 800df44:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800df46:	4b1a      	ldr	r3, [pc, #104]	; (800dfb0 <MX_SPI2_Init+0x74>)
 800df48:	f44f 7282 	mov.w	r2, #260	; 0x104
 800df4c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800df4e:	4b18      	ldr	r3, [pc, #96]	; (800dfb0 <MX_SPI2_Init+0x74>)
 800df50:	2200      	movs	r2, #0
 800df52:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800df54:	4b16      	ldr	r3, [pc, #88]	; (800dfb0 <MX_SPI2_Init+0x74>)
 800df56:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800df5a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800df5c:	4b14      	ldr	r3, [pc, #80]	; (800dfb0 <MX_SPI2_Init+0x74>)
 800df5e:	2200      	movs	r2, #0
 800df60:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800df62:	4b13      	ldr	r3, [pc, #76]	; (800dfb0 <MX_SPI2_Init+0x74>)
 800df64:	2200      	movs	r2, #0
 800df66:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800df68:	4b11      	ldr	r3, [pc, #68]	; (800dfb0 <MX_SPI2_Init+0x74>)
 800df6a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800df6e:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800df70:	4b0f      	ldr	r3, [pc, #60]	; (800dfb0 <MX_SPI2_Init+0x74>)
 800df72:	2218      	movs	r2, #24
 800df74:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800df76:	4b0e      	ldr	r3, [pc, #56]	; (800dfb0 <MX_SPI2_Init+0x74>)
 800df78:	2200      	movs	r2, #0
 800df7a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800df7c:	4b0c      	ldr	r3, [pc, #48]	; (800dfb0 <MX_SPI2_Init+0x74>)
 800df7e:	2200      	movs	r2, #0
 800df80:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800df82:	4b0b      	ldr	r3, [pc, #44]	; (800dfb0 <MX_SPI2_Init+0x74>)
 800df84:	2200      	movs	r2, #0
 800df86:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 800df88:	4b09      	ldr	r3, [pc, #36]	; (800dfb0 <MX_SPI2_Init+0x74>)
 800df8a:	2207      	movs	r2, #7
 800df8c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800df8e:	4b08      	ldr	r3, [pc, #32]	; (800dfb0 <MX_SPI2_Init+0x74>)
 800df90:	2200      	movs	r2, #0
 800df92:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800df94:	4b06      	ldr	r3, [pc, #24]	; (800dfb0 <MX_SPI2_Init+0x74>)
 800df96:	2208      	movs	r2, #8
 800df98:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800df9a:	4805      	ldr	r0, [pc, #20]	; (800dfb0 <MX_SPI2_Init+0x74>)
 800df9c:	f005 fbc0 	bl	8013720 <HAL_SPI_Init>
 800dfa0:	4603      	mov	r3, r0
 800dfa2:	2b00      	cmp	r3, #0
 800dfa4:	d001      	beq.n	800dfaa <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 800dfa6:	f000 f9b1 	bl	800e30c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800dfaa:	bf00      	nop
 800dfac:	bd80      	pop	{r7, pc}
 800dfae:	bf00      	nop
 800dfb0:	2000089c 	.word	0x2000089c
 800dfb4:	40003800 	.word	0x40003800

0800dfb8 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 800dfb8:	b580      	push	{r7, lr}
 800dfba:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 800dfbc:	4b1b      	ldr	r3, [pc, #108]	; (800e02c <MX_SPI3_Init+0x74>)
 800dfbe:	4a1c      	ldr	r2, [pc, #112]	; (800e030 <MX_SPI3_Init+0x78>)
 800dfc0:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800dfc2:	4b1a      	ldr	r3, [pc, #104]	; (800e02c <MX_SPI3_Init+0x74>)
 800dfc4:	f44f 7282 	mov.w	r2, #260	; 0x104
 800dfc8:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800dfca:	4b18      	ldr	r3, [pc, #96]	; (800e02c <MX_SPI3_Init+0x74>)
 800dfcc:	2200      	movs	r2, #0
 800dfce:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800dfd0:	4b16      	ldr	r3, [pc, #88]	; (800e02c <MX_SPI3_Init+0x74>)
 800dfd2:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800dfd6:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800dfd8:	4b14      	ldr	r3, [pc, #80]	; (800e02c <MX_SPI3_Init+0x74>)
 800dfda:	2202      	movs	r2, #2
 800dfdc:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 800dfde:	4b13      	ldr	r3, [pc, #76]	; (800e02c <MX_SPI3_Init+0x74>)
 800dfe0:	2201      	movs	r2, #1
 800dfe2:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800dfe4:	4b11      	ldr	r3, [pc, #68]	; (800e02c <MX_SPI3_Init+0x74>)
 800dfe6:	f44f 7200 	mov.w	r2, #512	; 0x200
 800dfea:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800dfec:	4b0f      	ldr	r3, [pc, #60]	; (800e02c <MX_SPI3_Init+0x74>)
 800dfee:	2218      	movs	r2, #24
 800dff0:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800dff2:	4b0e      	ldr	r3, [pc, #56]	; (800e02c <MX_SPI3_Init+0x74>)
 800dff4:	2200      	movs	r2, #0
 800dff6:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800dff8:	4b0c      	ldr	r3, [pc, #48]	; (800e02c <MX_SPI3_Init+0x74>)
 800dffa:	2200      	movs	r2, #0
 800dffc:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800dffe:	4b0b      	ldr	r3, [pc, #44]	; (800e02c <MX_SPI3_Init+0x74>)
 800e000:	2200      	movs	r2, #0
 800e002:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 800e004:	4b09      	ldr	r3, [pc, #36]	; (800e02c <MX_SPI3_Init+0x74>)
 800e006:	2207      	movs	r2, #7
 800e008:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800e00a:	4b08      	ldr	r3, [pc, #32]	; (800e02c <MX_SPI3_Init+0x74>)
 800e00c:	2200      	movs	r2, #0
 800e00e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800e010:	4b06      	ldr	r3, [pc, #24]	; (800e02c <MX_SPI3_Init+0x74>)
 800e012:	2200      	movs	r2, #0
 800e014:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800e016:	4805      	ldr	r0, [pc, #20]	; (800e02c <MX_SPI3_Init+0x74>)
 800e018:	f005 fb82 	bl	8013720 <HAL_SPI_Init>
 800e01c:	4603      	mov	r3, r0
 800e01e:	2b00      	cmp	r3, #0
 800e020:	d001      	beq.n	800e026 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 800e022:	f000 f973 	bl	800e30c <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800e026:	bf00      	nop
 800e028:	bd80      	pop	{r7, pc}
 800e02a:	bf00      	nop
 800e02c:	20000900 	.word	0x20000900
 800e030:	40003c00 	.word	0x40003c00

0800e034 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 800e034:	b580      	push	{r7, lr}
 800e036:	b084      	sub	sp, #16
 800e038:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800e03a:	1d3b      	adds	r3, r7, #4
 800e03c:	2200      	movs	r2, #0
 800e03e:	601a      	str	r2, [r3, #0]
 800e040:	605a      	str	r2, [r3, #4]
 800e042:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800e044:	4b14      	ldr	r3, [pc, #80]	; (800e098 <MX_TIM6_Init+0x64>)
 800e046:	4a15      	ldr	r2, [pc, #84]	; (800e09c <MX_TIM6_Init+0x68>)
 800e048:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 160-1;
 800e04a:	4b13      	ldr	r3, [pc, #76]	; (800e098 <MX_TIM6_Init+0x64>)
 800e04c:	229f      	movs	r2, #159	; 0x9f
 800e04e:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800e050:	4b11      	ldr	r3, [pc, #68]	; (800e098 <MX_TIM6_Init+0x64>)
 800e052:	2200      	movs	r2, #0
 800e054:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 999;
 800e056:	4b10      	ldr	r3, [pc, #64]	; (800e098 <MX_TIM6_Init+0x64>)
 800e058:	f240 32e7 	movw	r2, #999	; 0x3e7
 800e05c:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800e05e:	4b0e      	ldr	r3, [pc, #56]	; (800e098 <MX_TIM6_Init+0x64>)
 800e060:	2200      	movs	r2, #0
 800e062:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800e064:	480c      	ldr	r0, [pc, #48]	; (800e098 <MX_TIM6_Init+0x64>)
 800e066:	f006 f9ff 	bl	8014468 <HAL_TIM_Base_Init>
 800e06a:	4603      	mov	r3, r0
 800e06c:	2b00      	cmp	r3, #0
 800e06e:	d001      	beq.n	800e074 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 800e070:	f000 f94c 	bl	800e30c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800e074:	2300      	movs	r3, #0
 800e076:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800e078:	2300      	movs	r3, #0
 800e07a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800e07c:	1d3b      	adds	r3, r7, #4
 800e07e:	4619      	mov	r1, r3
 800e080:	4805      	ldr	r0, [pc, #20]	; (800e098 <MX_TIM6_Init+0x64>)
 800e082:	f006 fcff 	bl	8014a84 <HAL_TIMEx_MasterConfigSynchronization>
 800e086:	4603      	mov	r3, r0
 800e088:	2b00      	cmp	r3, #0
 800e08a:	d001      	beq.n	800e090 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 800e08c:	f000 f93e 	bl	800e30c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800e090:	bf00      	nop
 800e092:	3710      	adds	r7, #16
 800e094:	46bd      	mov	sp, r7
 800e096:	bd80      	pop	{r7, pc}
 800e098:	20000964 	.word	0x20000964
 800e09c:	40001000 	.word	0x40001000

0800e0a0 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 800e0a0:	b580      	push	{r7, lr}
 800e0a2:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 800e0a4:	4b24      	ldr	r3, [pc, #144]	; (800e138 <MX_UART5_Init+0x98>)
 800e0a6:	4a25      	ldr	r2, [pc, #148]	; (800e13c <MX_UART5_Init+0x9c>)
 800e0a8:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 800e0aa:	4b23      	ldr	r3, [pc, #140]	; (800e138 <MX_UART5_Init+0x98>)
 800e0ac:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800e0b0:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 800e0b2:	4b21      	ldr	r3, [pc, #132]	; (800e138 <MX_UART5_Init+0x98>)
 800e0b4:	2200      	movs	r2, #0
 800e0b6:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 800e0b8:	4b1f      	ldr	r3, [pc, #124]	; (800e138 <MX_UART5_Init+0x98>)
 800e0ba:	2200      	movs	r2, #0
 800e0bc:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 800e0be:	4b1e      	ldr	r3, [pc, #120]	; (800e138 <MX_UART5_Init+0x98>)
 800e0c0:	2200      	movs	r2, #0
 800e0c2:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 800e0c4:	4b1c      	ldr	r3, [pc, #112]	; (800e138 <MX_UART5_Init+0x98>)
 800e0c6:	220c      	movs	r2, #12
 800e0c8:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800e0ca:	4b1b      	ldr	r3, [pc, #108]	; (800e138 <MX_UART5_Init+0x98>)
 800e0cc:	2200      	movs	r2, #0
 800e0ce:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 800e0d0:	4b19      	ldr	r3, [pc, #100]	; (800e138 <MX_UART5_Init+0x98>)
 800e0d2:	2200      	movs	r2, #0
 800e0d4:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800e0d6:	4b18      	ldr	r3, [pc, #96]	; (800e138 <MX_UART5_Init+0x98>)
 800e0d8:	2200      	movs	r2, #0
 800e0da:	621a      	str	r2, [r3, #32]
  huart5.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800e0dc:	4b16      	ldr	r3, [pc, #88]	; (800e138 <MX_UART5_Init+0x98>)
 800e0de:	2200      	movs	r2, #0
 800e0e0:	625a      	str	r2, [r3, #36]	; 0x24
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800e0e2:	4b15      	ldr	r3, [pc, #84]	; (800e138 <MX_UART5_Init+0x98>)
 800e0e4:	2200      	movs	r2, #0
 800e0e6:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_RS485Ex_Init(&huart5, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 800e0e8:	2300      	movs	r3, #0
 800e0ea:	2200      	movs	r2, #0
 800e0ec:	2100      	movs	r1, #0
 800e0ee:	4812      	ldr	r0, [pc, #72]	; (800e138 <MX_UART5_Init+0x98>)
 800e0f0:	f009 f82e 	bl	8017150 <HAL_RS485Ex_Init>
 800e0f4:	4603      	mov	r3, r0
 800e0f6:	2b00      	cmp	r3, #0
 800e0f8:	d001      	beq.n	800e0fe <MX_UART5_Init+0x5e>
  {
    Error_Handler();
 800e0fa:	f000 f907 	bl	800e30c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart5, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800e0fe:	2100      	movs	r1, #0
 800e100:	480d      	ldr	r0, [pc, #52]	; (800e138 <MX_UART5_Init+0x98>)
 800e102:	f009 f8e5 	bl	80172d0 <HAL_UARTEx_SetTxFifoThreshold>
 800e106:	4603      	mov	r3, r0
 800e108:	2b00      	cmp	r3, #0
 800e10a:	d001      	beq.n	800e110 <MX_UART5_Init+0x70>
  {
    Error_Handler();
 800e10c:	f000 f8fe 	bl	800e30c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart5, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800e110:	2100      	movs	r1, #0
 800e112:	4809      	ldr	r0, [pc, #36]	; (800e138 <MX_UART5_Init+0x98>)
 800e114:	f009 f91a 	bl	801734c <HAL_UARTEx_SetRxFifoThreshold>
 800e118:	4603      	mov	r3, r0
 800e11a:	2b00      	cmp	r3, #0
 800e11c:	d001      	beq.n	800e122 <MX_UART5_Init+0x82>
  {
    Error_Handler();
 800e11e:	f000 f8f5 	bl	800e30c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart5) != HAL_OK)
 800e122:	4805      	ldr	r0, [pc, #20]	; (800e138 <MX_UART5_Init+0x98>)
 800e124:	f009 f89b 	bl	801725e <HAL_UARTEx_DisableFifoMode>
 800e128:	4603      	mov	r3, r0
 800e12a:	2b00      	cmp	r3, #0
 800e12c:	d001      	beq.n	800e132 <MX_UART5_Init+0x92>
  {
    Error_Handler();
 800e12e:	f000 f8ed 	bl	800e30c <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 800e132:	bf00      	nop
 800e134:	bd80      	pop	{r7, pc}
 800e136:	bf00      	nop
 800e138:	200009b0 	.word	0x200009b0
 800e13c:	40005000 	.word	0x40005000

0800e140 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800e140:	b580      	push	{r7, lr}
 800e142:	b082      	sub	sp, #8
 800e144:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800e146:	4b12      	ldr	r3, [pc, #72]	; (800e190 <MX_DMA_Init+0x50>)
 800e148:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800e14a:	4a11      	ldr	r2, [pc, #68]	; (800e190 <MX_DMA_Init+0x50>)
 800e14c:	f043 0304 	orr.w	r3, r3, #4
 800e150:	6493      	str	r3, [r2, #72]	; 0x48
 800e152:	4b0f      	ldr	r3, [pc, #60]	; (800e190 <MX_DMA_Init+0x50>)
 800e154:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800e156:	f003 0304 	and.w	r3, r3, #4
 800e15a:	607b      	str	r3, [r7, #4]
 800e15c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800e15e:	4b0c      	ldr	r3, [pc, #48]	; (800e190 <MX_DMA_Init+0x50>)
 800e160:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800e162:	4a0b      	ldr	r2, [pc, #44]	; (800e190 <MX_DMA_Init+0x50>)
 800e164:	f043 0301 	orr.w	r3, r3, #1
 800e168:	6493      	str	r3, [r2, #72]	; 0x48
 800e16a:	4b09      	ldr	r3, [pc, #36]	; (800e190 <MX_DMA_Init+0x50>)
 800e16c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800e16e:	f003 0301 	and.w	r3, r3, #1
 800e172:	603b      	str	r3, [r7, #0]
 800e174:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 800e176:	2200      	movs	r2, #0
 800e178:	2105      	movs	r1, #5
 800e17a:	200b      	movs	r0, #11
 800e17c:	f002 fd15 	bl	8010baa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800e180:	200b      	movs	r0, #11
 800e182:	f002 fd2c 	bl	8010bde <HAL_NVIC_EnableIRQ>

}
 800e186:	bf00      	nop
 800e188:	3708      	adds	r7, #8
 800e18a:	46bd      	mov	sp, r7
 800e18c:	bd80      	pop	{r7, pc}
 800e18e:	bf00      	nop
 800e190:	40021000 	.word	0x40021000

0800e194 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800e194:	b580      	push	{r7, lr}
 800e196:	b08a      	sub	sp, #40	; 0x28
 800e198:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e19a:	f107 0314 	add.w	r3, r7, #20
 800e19e:	2200      	movs	r2, #0
 800e1a0:	601a      	str	r2, [r3, #0]
 800e1a2:	605a      	str	r2, [r3, #4]
 800e1a4:	609a      	str	r2, [r3, #8]
 800e1a6:	60da      	str	r2, [r3, #12]
 800e1a8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800e1aa:	4b55      	ldr	r3, [pc, #340]	; (800e300 <MX_GPIO_Init+0x16c>)
 800e1ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e1ae:	4a54      	ldr	r2, [pc, #336]	; (800e300 <MX_GPIO_Init+0x16c>)
 800e1b0:	f043 0304 	orr.w	r3, r3, #4
 800e1b4:	64d3      	str	r3, [r2, #76]	; 0x4c
 800e1b6:	4b52      	ldr	r3, [pc, #328]	; (800e300 <MX_GPIO_Init+0x16c>)
 800e1b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e1ba:	f003 0304 	and.w	r3, r3, #4
 800e1be:	613b      	str	r3, [r7, #16]
 800e1c0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800e1c2:	4b4f      	ldr	r3, [pc, #316]	; (800e300 <MX_GPIO_Init+0x16c>)
 800e1c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e1c6:	4a4e      	ldr	r2, [pc, #312]	; (800e300 <MX_GPIO_Init+0x16c>)
 800e1c8:	f043 0320 	orr.w	r3, r3, #32
 800e1cc:	64d3      	str	r3, [r2, #76]	; 0x4c
 800e1ce:	4b4c      	ldr	r3, [pc, #304]	; (800e300 <MX_GPIO_Init+0x16c>)
 800e1d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e1d2:	f003 0320 	and.w	r3, r3, #32
 800e1d6:	60fb      	str	r3, [r7, #12]
 800e1d8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800e1da:	4b49      	ldr	r3, [pc, #292]	; (800e300 <MX_GPIO_Init+0x16c>)
 800e1dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e1de:	4a48      	ldr	r2, [pc, #288]	; (800e300 <MX_GPIO_Init+0x16c>)
 800e1e0:	f043 0301 	orr.w	r3, r3, #1
 800e1e4:	64d3      	str	r3, [r2, #76]	; 0x4c
 800e1e6:	4b46      	ldr	r3, [pc, #280]	; (800e300 <MX_GPIO_Init+0x16c>)
 800e1e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e1ea:	f003 0301 	and.w	r3, r3, #1
 800e1ee:	60bb      	str	r3, [r7, #8]
 800e1f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800e1f2:	4b43      	ldr	r3, [pc, #268]	; (800e300 <MX_GPIO_Init+0x16c>)
 800e1f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e1f6:	4a42      	ldr	r2, [pc, #264]	; (800e300 <MX_GPIO_Init+0x16c>)
 800e1f8:	f043 0302 	orr.w	r3, r3, #2
 800e1fc:	64d3      	str	r3, [r2, #76]	; 0x4c
 800e1fe:	4b40      	ldr	r3, [pc, #256]	; (800e300 <MX_GPIO_Init+0x16c>)
 800e200:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e202:	f003 0302 	and.w	r3, r3, #2
 800e206:	607b      	str	r3, [r7, #4]
 800e208:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800e20a:	4b3d      	ldr	r3, [pc, #244]	; (800e300 <MX_GPIO_Init+0x16c>)
 800e20c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e20e:	4a3c      	ldr	r2, [pc, #240]	; (800e300 <MX_GPIO_Init+0x16c>)
 800e210:	f043 0308 	orr.w	r3, r3, #8
 800e214:	64d3      	str	r3, [r2, #76]	; 0x4c
 800e216:	4b3a      	ldr	r3, [pc, #232]	; (800e300 <MX_GPIO_Init+0x16c>)
 800e218:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e21a:	f003 0308 	and.w	r3, r3, #8
 800e21e:	603b      	str	r3, [r7, #0]
 800e220:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, EXT_TEMP1_Pin|EXT_TEMP2_Pin, GPIO_PIN_RESET);
 800e222:	2200      	movs	r2, #0
 800e224:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 800e228:	4836      	ldr	r0, [pc, #216]	; (800e304 <MX_GPIO_Init+0x170>)
 800e22a:	f003 fc51 	bl	8011ad0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, TOF_XSHUT_Pin|EEPROM_CS_Pin|EXT_RUN_Pin|EXT_SMK_Pin, GPIO_PIN_RESET);
 800e22e:	2200      	movs	r2, #0
 800e230:	f44f 51c6 	mov.w	r1, #6336	; 0x18c0
 800e234:	4834      	ldr	r0, [pc, #208]	; (800e308 <MX_GPIO_Init+0x174>)
 800e236:	f003 fc4b 	bl	8011ad0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, EEPROM_HOLD_Pin|EEPROM_WP_Pin, GPIO_PIN_SET);
 800e23a:	2201      	movs	r2, #1
 800e23c:	21c0      	movs	r1, #192	; 0xc0
 800e23e:	4831      	ldr	r0, [pc, #196]	; (800e304 <MX_GPIO_Init+0x170>)
 800e240:	f003 fc46 	bl	8011ad0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_STT_Pin|LED_ERR_Pin, GPIO_PIN_SET);
 800e244:	2201      	movs	r2, #1
 800e246:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 800e24a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800e24e:	f003 fc3f 	bl	8011ad0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(HEAT_EN_GPIO_Port, HEAT_EN_Pin, GPIO_PIN_RESET);
 800e252:	2200      	movs	r2, #0
 800e254:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800e258:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800e25c:	f003 fc38 	bl	8011ad0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SMK_CS__GPIO_Port, SMK_CS__Pin, GPIO_PIN_SET);
 800e260:	2201      	movs	r2, #1
 800e262:	2108      	movs	r1, #8
 800e264:	4828      	ldr	r0, [pc, #160]	; (800e308 <MX_GPIO_Init+0x174>)
 800e266:	f003 fc33 	bl	8011ad0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : EXT_TEMP1_Pin EXT_TEMP2_Pin EEPROM_HOLD_Pin EEPROM_WP_Pin */
  GPIO_InitStruct.Pin = EXT_TEMP1_Pin|EXT_TEMP2_Pin|EEPROM_HOLD_Pin|EEPROM_WP_Pin;
 800e26a:	f24c 03c0 	movw	r3, #49344	; 0xc0c0
 800e26e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800e270:	2301      	movs	r3, #1
 800e272:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e274:	2300      	movs	r3, #0
 800e276:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e278:	2300      	movs	r3, #0
 800e27a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800e27c:	f107 0314 	add.w	r3, r7, #20
 800e280:	4619      	mov	r1, r3
 800e282:	4820      	ldr	r0, [pc, #128]	; (800e304 <MX_GPIO_Init+0x170>)
 800e284:	f003 f9a8 	bl	80115d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : SET_DIP1_Pin SET_DIP2_Pin SET_DIP3_Pin SET_DIP4_Pin */
  GPIO_InitStruct.Pin = SET_DIP1_Pin|SET_DIP2_Pin|SET_DIP3_Pin|SET_DIP4_Pin;
 800e288:	230f      	movs	r3, #15
 800e28a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800e28c:	2300      	movs	r3, #0
 800e28e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e290:	2300      	movs	r3, #0
 800e292:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800e294:	f107 0314 	add.w	r3, r7, #20
 800e298:	4619      	mov	r1, r3
 800e29a:	481a      	ldr	r0, [pc, #104]	; (800e304 <MX_GPIO_Init+0x170>)
 800e29c:	f003 f99c 	bl	80115d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ADDR_RTY11_Pin ADDR_RTY12_Pin ADDR_RTY13_Pin ADDR_RTY14_Pin
                           ADDR_RTY21_Pin ADDR_RTY22_Pin ADDR_RTY23_Pin ADDR_RTY24_Pin */
  GPIO_InitStruct.Pin = ADDR_RTY11_Pin|ADDR_RTY12_Pin|ADDR_RTY13_Pin|ADDR_RTY14_Pin
 800e2a0:	23ff      	movs	r3, #255	; 0xff
 800e2a2:	617b      	str	r3, [r7, #20]
                          |ADDR_RTY21_Pin|ADDR_RTY22_Pin|ADDR_RTY23_Pin|ADDR_RTY24_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800e2a4:	2300      	movs	r3, #0
 800e2a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e2a8:	2300      	movs	r3, #0
 800e2aa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e2ac:	f107 0314 	add.w	r3, r7, #20
 800e2b0:	4619      	mov	r1, r3
 800e2b2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800e2b6:	f003 f98f 	bl	80115d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : TOF_XSHUT_Pin EEPROM_CS_Pin SMK_CS__Pin EXT_RUN_Pin
                           EXT_SMK_Pin */
  GPIO_InitStruct.Pin = TOF_XSHUT_Pin|EEPROM_CS_Pin|SMK_CS__Pin|EXT_RUN_Pin
 800e2ba:	f641 03c8 	movw	r3, #6344	; 0x18c8
 800e2be:	617b      	str	r3, [r7, #20]
                          |EXT_SMK_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800e2c0:	2301      	movs	r3, #1
 800e2c2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e2c4:	2300      	movs	r3, #0
 800e2c6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e2c8:	2300      	movs	r3, #0
 800e2ca:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800e2cc:	f107 0314 	add.w	r3, r7, #20
 800e2d0:	4619      	mov	r1, r3
 800e2d2:	480d      	ldr	r0, [pc, #52]	; (800e308 <MX_GPIO_Init+0x174>)
 800e2d4:	f003 f980 	bl	80115d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_STT_Pin LED_ERR_Pin HEAT_EN_Pin */
  GPIO_InitStruct.Pin = LED_STT_Pin|LED_ERR_Pin|HEAT_EN_Pin;
 800e2d8:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800e2dc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800e2de:	2301      	movs	r3, #1
 800e2e0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e2e2:	2300      	movs	r3, #0
 800e2e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e2e6:	2300      	movs	r3, #0
 800e2e8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e2ea:	f107 0314 	add.w	r3, r7, #20
 800e2ee:	4619      	mov	r1, r3
 800e2f0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800e2f4:	f003 f970 	bl	80115d8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800e2f8:	bf00      	nop
 800e2fa:	3728      	adds	r7, #40	; 0x28
 800e2fc:	46bd      	mov	sp, r7
 800e2fe:	bd80      	pop	{r7, pc}
 800e300:	40021000 	.word	0x40021000
 800e304:	48000800 	.word	0x48000800
 800e308:	48000400 	.word	0x48000400

0800e30c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800e30c:	b480      	push	{r7}
 800e30e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800e310:	b672      	cpsid	i
}
 800e312:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800e314:	e7fe      	b.n	800e314 <Error_Handler+0x8>
	...

0800e318 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800e318:	b580      	push	{r7, lr}
 800e31a:	b082      	sub	sp, #8
 800e31c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800e31e:	4b0f      	ldr	r3, [pc, #60]	; (800e35c <HAL_MspInit+0x44>)
 800e320:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e322:	4a0e      	ldr	r2, [pc, #56]	; (800e35c <HAL_MspInit+0x44>)
 800e324:	f043 0301 	orr.w	r3, r3, #1
 800e328:	6613      	str	r3, [r2, #96]	; 0x60
 800e32a:	4b0c      	ldr	r3, [pc, #48]	; (800e35c <HAL_MspInit+0x44>)
 800e32c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e32e:	f003 0301 	and.w	r3, r3, #1
 800e332:	607b      	str	r3, [r7, #4]
 800e334:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800e336:	4b09      	ldr	r3, [pc, #36]	; (800e35c <HAL_MspInit+0x44>)
 800e338:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e33a:	4a08      	ldr	r2, [pc, #32]	; (800e35c <HAL_MspInit+0x44>)
 800e33c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e340:	6593      	str	r3, [r2, #88]	; 0x58
 800e342:	4b06      	ldr	r3, [pc, #24]	; (800e35c <HAL_MspInit+0x44>)
 800e344:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e346:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800e34a:	603b      	str	r3, [r7, #0]
 800e34c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800e34e:	f004 fa67 	bl	8012820 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800e352:	bf00      	nop
 800e354:	3708      	adds	r7, #8
 800e356:	46bd      	mov	sp, r7
 800e358:	bd80      	pop	{r7, pc}
 800e35a:	bf00      	nop
 800e35c:	40021000 	.word	0x40021000

0800e360 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800e360:	b580      	push	{r7, lr}
 800e362:	b09e      	sub	sp, #120	; 0x78
 800e364:	af00      	add	r7, sp, #0
 800e366:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e368:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800e36c:	2200      	movs	r2, #0
 800e36e:	601a      	str	r2, [r3, #0]
 800e370:	605a      	str	r2, [r3, #4]
 800e372:	609a      	str	r2, [r3, #8]
 800e374:	60da      	str	r2, [r3, #12]
 800e376:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800e378:	f107 0314 	add.w	r3, r7, #20
 800e37c:	2250      	movs	r2, #80	; 0x50
 800e37e:	2100      	movs	r1, #0
 800e380:	4618      	mov	r0, r3
 800e382:	f009 f86f 	bl	8017464 <memset>
  if(hadc->Instance==ADC2)
 800e386:	687b      	ldr	r3, [r7, #4]
 800e388:	681b      	ldr	r3, [r3, #0]
 800e38a:	4a37      	ldr	r2, [pc, #220]	; (800e468 <HAL_ADC_MspInit+0x108>)
 800e38c:	4293      	cmp	r3, r2
 800e38e:	d167      	bne.n	800e460 <HAL_ADC_MspInit+0x100>

  /* USER CODE END ADC2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 800e390:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e394:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 800e396:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800e39a:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800e39c:	f107 0314 	add.w	r3, r7, #20
 800e3a0:	4618      	mov	r0, r3
 800e3a2:	f004 ff81 	bl	80132a8 <HAL_RCCEx_PeriphCLKConfig>
 800e3a6:	4603      	mov	r3, r0
 800e3a8:	2b00      	cmp	r3, #0
 800e3aa:	d001      	beq.n	800e3b0 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 800e3ac:	f7ff ffae 	bl	800e30c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 800e3b0:	4b2e      	ldr	r3, [pc, #184]	; (800e46c <HAL_ADC_MspInit+0x10c>)
 800e3b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e3b4:	4a2d      	ldr	r2, [pc, #180]	; (800e46c <HAL_ADC_MspInit+0x10c>)
 800e3b6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800e3ba:	64d3      	str	r3, [r2, #76]	; 0x4c
 800e3bc:	4b2b      	ldr	r3, [pc, #172]	; (800e46c <HAL_ADC_MspInit+0x10c>)
 800e3be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e3c0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800e3c4:	613b      	str	r3, [r7, #16]
 800e3c6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800e3c8:	4b28      	ldr	r3, [pc, #160]	; (800e46c <HAL_ADC_MspInit+0x10c>)
 800e3ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e3cc:	4a27      	ldr	r2, [pc, #156]	; (800e46c <HAL_ADC_MspInit+0x10c>)
 800e3ce:	f043 0302 	orr.w	r3, r3, #2
 800e3d2:	64d3      	str	r3, [r2, #76]	; 0x4c
 800e3d4:	4b25      	ldr	r3, [pc, #148]	; (800e46c <HAL_ADC_MspInit+0x10c>)
 800e3d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e3d8:	f003 0302 	and.w	r3, r3, #2
 800e3dc:	60fb      	str	r3, [r7, #12]
 800e3de:	68fb      	ldr	r3, [r7, #12]
    /**ADC2 GPIO Configuration
    PB2     ------> ADC2_IN12
    */
    GPIO_InitStruct.Pin = CO_SENSOR_Pin;
 800e3e0:	2304      	movs	r3, #4
 800e3e2:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800e3e4:	2303      	movs	r3, #3
 800e3e6:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e3e8:	2300      	movs	r3, #0
 800e3ea:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(CO_SENSOR_GPIO_Port, &GPIO_InitStruct);
 800e3ec:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800e3f0:	4619      	mov	r1, r3
 800e3f2:	481f      	ldr	r0, [pc, #124]	; (800e470 <HAL_ADC_MspInit+0x110>)
 800e3f4:	f003 f8f0 	bl	80115d8 <HAL_GPIO_Init>

    /* ADC2 DMA Init */
    /* ADC2 Init */
    hdma_adc2.Instance = DMA1_Channel1;
 800e3f8:	4b1e      	ldr	r3, [pc, #120]	; (800e474 <HAL_ADC_MspInit+0x114>)
 800e3fa:	4a1f      	ldr	r2, [pc, #124]	; (800e478 <HAL_ADC_MspInit+0x118>)
 800e3fc:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 800e3fe:	4b1d      	ldr	r3, [pc, #116]	; (800e474 <HAL_ADC_MspInit+0x114>)
 800e400:	2224      	movs	r2, #36	; 0x24
 800e402:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800e404:	4b1b      	ldr	r3, [pc, #108]	; (800e474 <HAL_ADC_MspInit+0x114>)
 800e406:	2200      	movs	r2, #0
 800e408:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 800e40a:	4b1a      	ldr	r3, [pc, #104]	; (800e474 <HAL_ADC_MspInit+0x114>)
 800e40c:	2200      	movs	r2, #0
 800e40e:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 800e410:	4b18      	ldr	r3, [pc, #96]	; (800e474 <HAL_ADC_MspInit+0x114>)
 800e412:	2280      	movs	r2, #128	; 0x80
 800e414:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800e416:	4b17      	ldr	r3, [pc, #92]	; (800e474 <HAL_ADC_MspInit+0x114>)
 800e418:	f44f 7280 	mov.w	r2, #256	; 0x100
 800e41c:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800e41e:	4b15      	ldr	r3, [pc, #84]	; (800e474 <HAL_ADC_MspInit+0x114>)
 800e420:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800e424:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 800e426:	4b13      	ldr	r3, [pc, #76]	; (800e474 <HAL_ADC_MspInit+0x114>)
 800e428:	2220      	movs	r2, #32
 800e42a:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_HIGH;
 800e42c:	4b11      	ldr	r3, [pc, #68]	; (800e474 <HAL_ADC_MspInit+0x114>)
 800e42e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800e432:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 800e434:	480f      	ldr	r0, [pc, #60]	; (800e474 <HAL_ADC_MspInit+0x114>)
 800e436:	f002 fbed 	bl	8010c14 <HAL_DMA_Init>
 800e43a:	4603      	mov	r3, r0
 800e43c:	2b00      	cmp	r3, #0
 800e43e:	d001      	beq.n	800e444 <HAL_ADC_MspInit+0xe4>
    {
      Error_Handler();
 800e440:	f7ff ff64 	bl	800e30c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 800e444:	687b      	ldr	r3, [r7, #4]
 800e446:	4a0b      	ldr	r2, [pc, #44]	; (800e474 <HAL_ADC_MspInit+0x114>)
 800e448:	655a      	str	r2, [r3, #84]	; 0x54
 800e44a:	4a0a      	ldr	r2, [pc, #40]	; (800e474 <HAL_ADC_MspInit+0x114>)
 800e44c:	687b      	ldr	r3, [r7, #4]
 800e44e:	6293      	str	r3, [r2, #40]	; 0x28

    /* ADC2 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 5, 0);
 800e450:	2200      	movs	r2, #0
 800e452:	2105      	movs	r1, #5
 800e454:	2012      	movs	r0, #18
 800e456:	f002 fba8 	bl	8010baa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800e45a:	2012      	movs	r0, #18
 800e45c:	f002 fbbf 	bl	8010bde <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 800e460:	bf00      	nop
 800e462:	3778      	adds	r7, #120	; 0x78
 800e464:	46bd      	mov	sp, r7
 800e466:	bd80      	pop	{r7, pc}
 800e468:	50000100 	.word	0x50000100
 800e46c:	40021000 	.word	0x40021000
 800e470:	48000400 	.word	0x48000400
 800e474:	20000758 	.word	0x20000758
 800e478:	40020008 	.word	0x40020008

0800e47c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800e47c:	b580      	push	{r7, lr}
 800e47e:	b0a2      	sub	sp, #136	; 0x88
 800e480:	af00      	add	r7, sp, #0
 800e482:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e484:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800e488:	2200      	movs	r2, #0
 800e48a:	601a      	str	r2, [r3, #0]
 800e48c:	605a      	str	r2, [r3, #4]
 800e48e:	609a      	str	r2, [r3, #8]
 800e490:	60da      	str	r2, [r3, #12]
 800e492:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800e494:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800e498:	2250      	movs	r2, #80	; 0x50
 800e49a:	2100      	movs	r1, #0
 800e49c:	4618      	mov	r0, r3
 800e49e:	f008 ffe1 	bl	8017464 <memset>
  if(hi2c->Instance==I2C1)
 800e4a2:	687b      	ldr	r3, [r7, #4]
 800e4a4:	681b      	ldr	r3, [r3, #0]
 800e4a6:	4a73      	ldr	r2, [pc, #460]	; (800e674 <HAL_I2C_MspInit+0x1f8>)
 800e4a8:	4293      	cmp	r3, r2
 800e4aa:	d15f      	bne.n	800e56c <HAL_I2C_MspInit+0xf0>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800e4ac:	2340      	movs	r3, #64	; 0x40
 800e4ae:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800e4b0:	2300      	movs	r3, #0
 800e4b2:	643b      	str	r3, [r7, #64]	; 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800e4b4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800e4b8:	4618      	mov	r0, r3
 800e4ba:	f004 fef5 	bl	80132a8 <HAL_RCCEx_PeriphCLKConfig>
 800e4be:	4603      	mov	r3, r0
 800e4c0:	2b00      	cmp	r3, #0
 800e4c2:	d001      	beq.n	800e4c8 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 800e4c4:	f7ff ff22 	bl	800e30c <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800e4c8:	4b6b      	ldr	r3, [pc, #428]	; (800e678 <HAL_I2C_MspInit+0x1fc>)
 800e4ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e4cc:	4a6a      	ldr	r2, [pc, #424]	; (800e678 <HAL_I2C_MspInit+0x1fc>)
 800e4ce:	f043 0301 	orr.w	r3, r3, #1
 800e4d2:	64d3      	str	r3, [r2, #76]	; 0x4c
 800e4d4:	4b68      	ldr	r3, [pc, #416]	; (800e678 <HAL_I2C_MspInit+0x1fc>)
 800e4d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e4d8:	f003 0301 	and.w	r3, r3, #1
 800e4dc:	623b      	str	r3, [r7, #32]
 800e4de:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800e4e0:	4b65      	ldr	r3, [pc, #404]	; (800e678 <HAL_I2C_MspInit+0x1fc>)
 800e4e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e4e4:	4a64      	ldr	r2, [pc, #400]	; (800e678 <HAL_I2C_MspInit+0x1fc>)
 800e4e6:	f043 0302 	orr.w	r3, r3, #2
 800e4ea:	64d3      	str	r3, [r2, #76]	; 0x4c
 800e4ec:	4b62      	ldr	r3, [pc, #392]	; (800e678 <HAL_I2C_MspInit+0x1fc>)
 800e4ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e4f0:	f003 0302 	and.w	r3, r3, #2
 800e4f4:	61fb      	str	r3, [r7, #28]
 800e4f6:	69fb      	ldr	r3, [r7, #28]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = SMK_SCL_Pin;
 800e4f8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e4fc:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800e4fe:	2312      	movs	r3, #18
 800e500:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800e502:	2301      	movs	r3, #1
 800e504:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e506:	2300      	movs	r3, #0
 800e508:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800e50c:	2304      	movs	r3, #4
 800e50e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(SMK_SCL_GPIO_Port, &GPIO_InitStruct);
 800e512:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800e516:	4619      	mov	r1, r3
 800e518:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800e51c:	f003 f85c 	bl	80115d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SMK_SDA_Pin;
 800e520:	f44f 7300 	mov.w	r3, #512	; 0x200
 800e524:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800e526:	2312      	movs	r3, #18
 800e528:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800e52a:	2301      	movs	r3, #1
 800e52c:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e52e:	2300      	movs	r3, #0
 800e530:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800e534:	2304      	movs	r3, #4
 800e536:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(SMK_SDA_GPIO_Port, &GPIO_InitStruct);
 800e53a:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800e53e:	4619      	mov	r1, r3
 800e540:	484e      	ldr	r0, [pc, #312]	; (800e67c <HAL_I2C_MspInit+0x200>)
 800e542:	f003 f849 	bl	80115d8 <HAL_GPIO_Init>

    __HAL_SYSCFG_FASTMODEPLUS_ENABLE(SYSCFG_FASTMODEPLUS_PB9);
 800e546:	4b4e      	ldr	r3, [pc, #312]	; (800e680 <HAL_I2C_MspInit+0x204>)
 800e548:	685b      	ldr	r3, [r3, #4]
 800e54a:	4a4d      	ldr	r2, [pc, #308]	; (800e680 <HAL_I2C_MspInit+0x204>)
 800e54c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800e550:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800e552:	4b49      	ldr	r3, [pc, #292]	; (800e678 <HAL_I2C_MspInit+0x1fc>)
 800e554:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e556:	4a48      	ldr	r2, [pc, #288]	; (800e678 <HAL_I2C_MspInit+0x1fc>)
 800e558:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800e55c:	6593      	str	r3, [r2, #88]	; 0x58
 800e55e:	4b46      	ldr	r3, [pc, #280]	; (800e678 <HAL_I2C_MspInit+0x1fc>)
 800e560:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e562:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800e566:	61bb      	str	r3, [r7, #24]
 800e568:	69bb      	ldr	r3, [r7, #24]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 800e56a:	e07e      	b.n	800e66a <HAL_I2C_MspInit+0x1ee>
  else if(hi2c->Instance==I2C2)
 800e56c:	687b      	ldr	r3, [r7, #4]
 800e56e:	681b      	ldr	r3, [r3, #0]
 800e570:	4a44      	ldr	r2, [pc, #272]	; (800e684 <HAL_I2C_MspInit+0x208>)
 800e572:	4293      	cmp	r3, r2
 800e574:	d13a      	bne.n	800e5ec <HAL_I2C_MspInit+0x170>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 800e576:	2380      	movs	r3, #128	; 0x80
 800e578:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 800e57a:	2300      	movs	r3, #0
 800e57c:	647b      	str	r3, [r7, #68]	; 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800e57e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800e582:	4618      	mov	r0, r3
 800e584:	f004 fe90 	bl	80132a8 <HAL_RCCEx_PeriphCLKConfig>
 800e588:	4603      	mov	r3, r0
 800e58a:	2b00      	cmp	r3, #0
 800e58c:	d001      	beq.n	800e592 <HAL_I2C_MspInit+0x116>
      Error_Handler();
 800e58e:	f7ff febd 	bl	800e30c <Error_Handler>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800e592:	4b39      	ldr	r3, [pc, #228]	; (800e678 <HAL_I2C_MspInit+0x1fc>)
 800e594:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e596:	4a38      	ldr	r2, [pc, #224]	; (800e678 <HAL_I2C_MspInit+0x1fc>)
 800e598:	f043 0301 	orr.w	r3, r3, #1
 800e59c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800e59e:	4b36      	ldr	r3, [pc, #216]	; (800e678 <HAL_I2C_MspInit+0x1fc>)
 800e5a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e5a2:	f003 0301 	and.w	r3, r3, #1
 800e5a6:	617b      	str	r3, [r7, #20]
 800e5a8:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = TNH_SDA_Pin|TNH_SCL_Pin;
 800e5aa:	f44f 7340 	mov.w	r3, #768	; 0x300
 800e5ae:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800e5b0:	2312      	movs	r3, #18
 800e5b2:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800e5b4:	2301      	movs	r3, #1
 800e5b6:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e5b8:	2300      	movs	r3, #0
 800e5ba:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800e5be:	2304      	movs	r3, #4
 800e5c0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e5c4:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800e5c8:	4619      	mov	r1, r3
 800e5ca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800e5ce:	f003 f803 	bl	80115d8 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800e5d2:	4b29      	ldr	r3, [pc, #164]	; (800e678 <HAL_I2C_MspInit+0x1fc>)
 800e5d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e5d6:	4a28      	ldr	r2, [pc, #160]	; (800e678 <HAL_I2C_MspInit+0x1fc>)
 800e5d8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800e5dc:	6593      	str	r3, [r2, #88]	; 0x58
 800e5de:	4b26      	ldr	r3, [pc, #152]	; (800e678 <HAL_I2C_MspInit+0x1fc>)
 800e5e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e5e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800e5e6:	613b      	str	r3, [r7, #16]
 800e5e8:	693b      	ldr	r3, [r7, #16]
}
 800e5ea:	e03e      	b.n	800e66a <HAL_I2C_MspInit+0x1ee>
  else if(hi2c->Instance==I2C3)
 800e5ec:	687b      	ldr	r3, [r7, #4]
 800e5ee:	681b      	ldr	r3, [r3, #0]
 800e5f0:	4a25      	ldr	r2, [pc, #148]	; (800e688 <HAL_I2C_MspInit+0x20c>)
 800e5f2:	4293      	cmp	r3, r2
 800e5f4:	d139      	bne.n	800e66a <HAL_I2C_MspInit+0x1ee>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 800e5f6:	f44f 7380 	mov.w	r3, #256	; 0x100
 800e5fa:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 800e5fc:	2300      	movs	r3, #0
 800e5fe:	64bb      	str	r3, [r7, #72]	; 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800e600:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800e604:	4618      	mov	r0, r3
 800e606:	f004 fe4f 	bl	80132a8 <HAL_RCCEx_PeriphCLKConfig>
 800e60a:	4603      	mov	r3, r0
 800e60c:	2b00      	cmp	r3, #0
 800e60e:	d001      	beq.n	800e614 <HAL_I2C_MspInit+0x198>
      Error_Handler();
 800e610:	f7ff fe7c 	bl	800e30c <Error_Handler>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800e614:	4b18      	ldr	r3, [pc, #96]	; (800e678 <HAL_I2C_MspInit+0x1fc>)
 800e616:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e618:	4a17      	ldr	r2, [pc, #92]	; (800e678 <HAL_I2C_MspInit+0x1fc>)
 800e61a:	f043 0304 	orr.w	r3, r3, #4
 800e61e:	64d3      	str	r3, [r2, #76]	; 0x4c
 800e620:	4b15      	ldr	r3, [pc, #84]	; (800e678 <HAL_I2C_MspInit+0x1fc>)
 800e622:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e624:	f003 0304 	and.w	r3, r3, #4
 800e628:	60fb      	str	r3, [r7, #12]
 800e62a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800e62c:	f44f 7340 	mov.w	r3, #768	; 0x300
 800e630:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800e632:	2312      	movs	r3, #18
 800e634:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800e636:	2301      	movs	r3, #1
 800e638:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e63a:	2300      	movs	r3, #0
 800e63c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF8_I2C3;
 800e640:	2308      	movs	r3, #8
 800e642:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800e646:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800e64a:	4619      	mov	r1, r3
 800e64c:	480f      	ldr	r0, [pc, #60]	; (800e68c <HAL_I2C_MspInit+0x210>)
 800e64e:	f002 ffc3 	bl	80115d8 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 800e652:	4b09      	ldr	r3, [pc, #36]	; (800e678 <HAL_I2C_MspInit+0x1fc>)
 800e654:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e656:	4a08      	ldr	r2, [pc, #32]	; (800e678 <HAL_I2C_MspInit+0x1fc>)
 800e658:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800e65c:	6593      	str	r3, [r2, #88]	; 0x58
 800e65e:	4b06      	ldr	r3, [pc, #24]	; (800e678 <HAL_I2C_MspInit+0x1fc>)
 800e660:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e662:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800e666:	60bb      	str	r3, [r7, #8]
 800e668:	68bb      	ldr	r3, [r7, #8]
}
 800e66a:	bf00      	nop
 800e66c:	3788      	adds	r7, #136	; 0x88
 800e66e:	46bd      	mov	sp, r7
 800e670:	bd80      	pop	{r7, pc}
 800e672:	bf00      	nop
 800e674:	40005400 	.word	0x40005400
 800e678:	40021000 	.word	0x40021000
 800e67c:	48000400 	.word	0x48000400
 800e680:	40010000 	.word	0x40010000
 800e684:	40005800 	.word	0x40005800
 800e688:	40007800 	.word	0x40007800
 800e68c:	48000800 	.word	0x48000800

0800e690 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 800e690:	b580      	push	{r7, lr}
 800e692:	b082      	sub	sp, #8
 800e694:	af00      	add	r7, sp, #0
 800e696:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 800e698:	687b      	ldr	r3, [r7, #4]
 800e69a:	681b      	ldr	r3, [r3, #0]
 800e69c:	4a22      	ldr	r2, [pc, #136]	; (800e728 <HAL_I2C_MspDeInit+0x98>)
 800e69e:	4293      	cmp	r3, r2
 800e6a0:	d111      	bne.n	800e6c6 <HAL_I2C_MspDeInit+0x36>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 800e6a2:	4b22      	ldr	r3, [pc, #136]	; (800e72c <HAL_I2C_MspDeInit+0x9c>)
 800e6a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e6a6:	4a21      	ldr	r2, [pc, #132]	; (800e72c <HAL_I2C_MspDeInit+0x9c>)
 800e6a8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800e6ac:	6593      	str	r3, [r2, #88]	; 0x58

    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(SMK_SCL_GPIO_Port, SMK_SCL_Pin);
 800e6ae:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800e6b2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800e6b6:	f003 f911 	bl	80118dc <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(SMK_SDA_GPIO_Port, SMK_SDA_Pin);
 800e6ba:	f44f 7100 	mov.w	r1, #512	; 0x200
 800e6be:	481c      	ldr	r0, [pc, #112]	; (800e730 <HAL_I2C_MspDeInit+0xa0>)
 800e6c0:	f003 f90c 	bl	80118dc <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C3_MspDeInit 1 */

  /* USER CODE END I2C3_MspDeInit 1 */
  }

}
 800e6c4:	e02c      	b.n	800e720 <HAL_I2C_MspDeInit+0x90>
  else if(hi2c->Instance==I2C2)
 800e6c6:	687b      	ldr	r3, [r7, #4]
 800e6c8:	681b      	ldr	r3, [r3, #0]
 800e6ca:	4a1a      	ldr	r2, [pc, #104]	; (800e734 <HAL_I2C_MspDeInit+0xa4>)
 800e6cc:	4293      	cmp	r3, r2
 800e6ce:	d112      	bne.n	800e6f6 <HAL_I2C_MspDeInit+0x66>
    __HAL_RCC_I2C2_CLK_DISABLE();
 800e6d0:	4b16      	ldr	r3, [pc, #88]	; (800e72c <HAL_I2C_MspDeInit+0x9c>)
 800e6d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e6d4:	4a15      	ldr	r2, [pc, #84]	; (800e72c <HAL_I2C_MspDeInit+0x9c>)
 800e6d6:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 800e6da:	6593      	str	r3, [r2, #88]	; 0x58
    HAL_GPIO_DeInit(TNH_SDA_GPIO_Port, TNH_SDA_Pin);
 800e6dc:	f44f 7180 	mov.w	r1, #256	; 0x100
 800e6e0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800e6e4:	f003 f8fa 	bl	80118dc <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(TNH_SCL_GPIO_Port, TNH_SCL_Pin);
 800e6e8:	f44f 7100 	mov.w	r1, #512	; 0x200
 800e6ec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800e6f0:	f003 f8f4 	bl	80118dc <HAL_GPIO_DeInit>
}
 800e6f4:	e014      	b.n	800e720 <HAL_I2C_MspDeInit+0x90>
  else if(hi2c->Instance==I2C3)
 800e6f6:	687b      	ldr	r3, [r7, #4]
 800e6f8:	681b      	ldr	r3, [r3, #0]
 800e6fa:	4a0f      	ldr	r2, [pc, #60]	; (800e738 <HAL_I2C_MspDeInit+0xa8>)
 800e6fc:	4293      	cmp	r3, r2
 800e6fe:	d10f      	bne.n	800e720 <HAL_I2C_MspDeInit+0x90>
    __HAL_RCC_I2C3_CLK_DISABLE();
 800e700:	4b0a      	ldr	r3, [pc, #40]	; (800e72c <HAL_I2C_MspDeInit+0x9c>)
 800e702:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e704:	4a09      	ldr	r2, [pc, #36]	; (800e72c <HAL_I2C_MspDeInit+0x9c>)
 800e706:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800e70a:	6593      	str	r3, [r2, #88]	; 0x58
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_8);
 800e70c:	f44f 7180 	mov.w	r1, #256	; 0x100
 800e710:	480a      	ldr	r0, [pc, #40]	; (800e73c <HAL_I2C_MspDeInit+0xac>)
 800e712:	f003 f8e3 	bl	80118dc <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_9);
 800e716:	f44f 7100 	mov.w	r1, #512	; 0x200
 800e71a:	4808      	ldr	r0, [pc, #32]	; (800e73c <HAL_I2C_MspDeInit+0xac>)
 800e71c:	f003 f8de 	bl	80118dc <HAL_GPIO_DeInit>
}
 800e720:	bf00      	nop
 800e722:	3708      	adds	r7, #8
 800e724:	46bd      	mov	sp, r7
 800e726:	bd80      	pop	{r7, pc}
 800e728:	40005400 	.word	0x40005400
 800e72c:	40021000 	.word	0x40021000
 800e730:	48000400 	.word	0x48000400
 800e734:	40005800 	.word	0x40005800
 800e738:	40007800 	.word	0x40007800
 800e73c:	48000800 	.word	0x48000800

0800e740 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800e740:	b580      	push	{r7, lr}
 800e742:	b08c      	sub	sp, #48	; 0x30
 800e744:	af00      	add	r7, sp, #0
 800e746:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e748:	f107 031c 	add.w	r3, r7, #28
 800e74c:	2200      	movs	r2, #0
 800e74e:	601a      	str	r2, [r3, #0]
 800e750:	605a      	str	r2, [r3, #4]
 800e752:	609a      	str	r2, [r3, #8]
 800e754:	60da      	str	r2, [r3, #12]
 800e756:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 800e758:	687b      	ldr	r3, [r7, #4]
 800e75a:	681b      	ldr	r3, [r3, #0]
 800e75c:	4a41      	ldr	r2, [pc, #260]	; (800e864 <HAL_SPI_MspInit+0x124>)
 800e75e:	4293      	cmp	r3, r2
 800e760:	d129      	bne.n	800e7b6 <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800e762:	4b41      	ldr	r3, [pc, #260]	; (800e868 <HAL_SPI_MspInit+0x128>)
 800e764:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e766:	4a40      	ldr	r2, [pc, #256]	; (800e868 <HAL_SPI_MspInit+0x128>)
 800e768:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800e76c:	6593      	str	r3, [r2, #88]	; 0x58
 800e76e:	4b3e      	ldr	r3, [pc, #248]	; (800e868 <HAL_SPI_MspInit+0x128>)
 800e770:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e772:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800e776:	61bb      	str	r3, [r7, #24]
 800e778:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800e77a:	4b3b      	ldr	r3, [pc, #236]	; (800e868 <HAL_SPI_MspInit+0x128>)
 800e77c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e77e:	4a3a      	ldr	r2, [pc, #232]	; (800e868 <HAL_SPI_MspInit+0x128>)
 800e780:	f043 0302 	orr.w	r3, r3, #2
 800e784:	64d3      	str	r3, [r2, #76]	; 0x4c
 800e786:	4b38      	ldr	r3, [pc, #224]	; (800e868 <HAL_SPI_MspInit+0x128>)
 800e788:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e78a:	f003 0302 	and.w	r3, r3, #2
 800e78e:	617b      	str	r3, [r7, #20]
 800e790:	697b      	ldr	r3, [r7, #20]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = EEPROM_SCK_Pin|EEPROM_MISO_Pin|EEPROM_MOSI_Pin;
 800e792:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800e796:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e798:	2302      	movs	r3, #2
 800e79a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e79c:	2300      	movs	r3, #0
 800e79e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e7a0:	2300      	movs	r3, #0
 800e7a2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800e7a4:	2305      	movs	r3, #5
 800e7a6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800e7a8:	f107 031c 	add.w	r3, r7, #28
 800e7ac:	4619      	mov	r1, r3
 800e7ae:	482f      	ldr	r0, [pc, #188]	; (800e86c <HAL_SPI_MspInit+0x12c>)
 800e7b0:	f002 ff12 	bl	80115d8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 800e7b4:	e051      	b.n	800e85a <HAL_SPI_MspInit+0x11a>
  else if(hspi->Instance==SPI3)
 800e7b6:	687b      	ldr	r3, [r7, #4]
 800e7b8:	681b      	ldr	r3, [r3, #0]
 800e7ba:	4a2d      	ldr	r2, [pc, #180]	; (800e870 <HAL_SPI_MspInit+0x130>)
 800e7bc:	4293      	cmp	r3, r2
 800e7be:	d14c      	bne.n	800e85a <HAL_SPI_MspInit+0x11a>
    __HAL_RCC_SPI3_CLK_ENABLE();
 800e7c0:	4b29      	ldr	r3, [pc, #164]	; (800e868 <HAL_SPI_MspInit+0x128>)
 800e7c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e7c4:	4a28      	ldr	r2, [pc, #160]	; (800e868 <HAL_SPI_MspInit+0x128>)
 800e7c6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800e7ca:	6593      	str	r3, [r2, #88]	; 0x58
 800e7cc:	4b26      	ldr	r3, [pc, #152]	; (800e868 <HAL_SPI_MspInit+0x128>)
 800e7ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e7d0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800e7d4:	613b      	str	r3, [r7, #16]
 800e7d6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800e7d8:	4b23      	ldr	r3, [pc, #140]	; (800e868 <HAL_SPI_MspInit+0x128>)
 800e7da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e7dc:	4a22      	ldr	r2, [pc, #136]	; (800e868 <HAL_SPI_MspInit+0x128>)
 800e7de:	f043 0304 	orr.w	r3, r3, #4
 800e7e2:	64d3      	str	r3, [r2, #76]	; 0x4c
 800e7e4:	4b20      	ldr	r3, [pc, #128]	; (800e868 <HAL_SPI_MspInit+0x128>)
 800e7e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e7e8:	f003 0304 	and.w	r3, r3, #4
 800e7ec:	60fb      	str	r3, [r7, #12]
 800e7ee:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800e7f0:	4b1d      	ldr	r3, [pc, #116]	; (800e868 <HAL_SPI_MspInit+0x128>)
 800e7f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e7f4:	4a1c      	ldr	r2, [pc, #112]	; (800e868 <HAL_SPI_MspInit+0x128>)
 800e7f6:	f043 0302 	orr.w	r3, r3, #2
 800e7fa:	64d3      	str	r3, [r2, #76]	; 0x4c
 800e7fc:	4b1a      	ldr	r3, [pc, #104]	; (800e868 <HAL_SPI_MspInit+0x128>)
 800e7fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e800:	f003 0302 	and.w	r3, r3, #2
 800e804:	60bb      	str	r3, [r7, #8]
 800e806:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = SMK_SCLK_Pin|SMK_MISO_Pin;
 800e808:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800e80c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e80e:	2302      	movs	r3, #2
 800e810:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e812:	2300      	movs	r3, #0
 800e814:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e816:	2300      	movs	r3, #0
 800e818:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800e81a:	2306      	movs	r3, #6
 800e81c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800e81e:	f107 031c 	add.w	r3, r7, #28
 800e822:	4619      	mov	r1, r3
 800e824:	4813      	ldr	r0, [pc, #76]	; (800e874 <HAL_SPI_MspInit+0x134>)
 800e826:	f002 fed7 	bl	80115d8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SMK_MOSI_Pin;
 800e82a:	2320      	movs	r3, #32
 800e82c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e82e:	2302      	movs	r3, #2
 800e830:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e832:	2300      	movs	r3, #0
 800e834:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e836:	2300      	movs	r3, #0
 800e838:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800e83a:	2306      	movs	r3, #6
 800e83c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(SMK_MOSI_GPIO_Port, &GPIO_InitStruct);
 800e83e:	f107 031c 	add.w	r3, r7, #28
 800e842:	4619      	mov	r1, r3
 800e844:	4809      	ldr	r0, [pc, #36]	; (800e86c <HAL_SPI_MspInit+0x12c>)
 800e846:	f002 fec7 	bl	80115d8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 800e84a:	2200      	movs	r2, #0
 800e84c:	2100      	movs	r1, #0
 800e84e:	2033      	movs	r0, #51	; 0x33
 800e850:	f002 f9ab 	bl	8010baa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 800e854:	2033      	movs	r0, #51	; 0x33
 800e856:	f002 f9c2 	bl	8010bde <HAL_NVIC_EnableIRQ>
}
 800e85a:	bf00      	nop
 800e85c:	3730      	adds	r7, #48	; 0x30
 800e85e:	46bd      	mov	sp, r7
 800e860:	bd80      	pop	{r7, pc}
 800e862:	bf00      	nop
 800e864:	40003800 	.word	0x40003800
 800e868:	40021000 	.word	0x40021000
 800e86c:	48000400 	.word	0x48000400
 800e870:	40003c00 	.word	0x40003c00
 800e874:	48000800 	.word	0x48000800

0800e878 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800e878:	b580      	push	{r7, lr}
 800e87a:	b084      	sub	sp, #16
 800e87c:	af00      	add	r7, sp, #0
 800e87e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 800e880:	687b      	ldr	r3, [r7, #4]
 800e882:	681b      	ldr	r3, [r3, #0]
 800e884:	4a0d      	ldr	r2, [pc, #52]	; (800e8bc <HAL_TIM_Base_MspInit+0x44>)
 800e886:	4293      	cmp	r3, r2
 800e888:	d113      	bne.n	800e8b2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800e88a:	4b0d      	ldr	r3, [pc, #52]	; (800e8c0 <HAL_TIM_Base_MspInit+0x48>)
 800e88c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e88e:	4a0c      	ldr	r2, [pc, #48]	; (800e8c0 <HAL_TIM_Base_MspInit+0x48>)
 800e890:	f043 0310 	orr.w	r3, r3, #16
 800e894:	6593      	str	r3, [r2, #88]	; 0x58
 800e896:	4b0a      	ldr	r3, [pc, #40]	; (800e8c0 <HAL_TIM_Base_MspInit+0x48>)
 800e898:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e89a:	f003 0310 	and.w	r3, r3, #16
 800e89e:	60fb      	str	r3, [r7, #12]
 800e8a0:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 5, 0);
 800e8a2:	2200      	movs	r2, #0
 800e8a4:	2105      	movs	r1, #5
 800e8a6:	2036      	movs	r0, #54	; 0x36
 800e8a8:	f002 f97f 	bl	8010baa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800e8ac:	2036      	movs	r0, #54	; 0x36
 800e8ae:	f002 f996 	bl	8010bde <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 800e8b2:	bf00      	nop
 800e8b4:	3710      	adds	r7, #16
 800e8b6:	46bd      	mov	sp, r7
 800e8b8:	bd80      	pop	{r7, pc}
 800e8ba:	bf00      	nop
 800e8bc:	40001000 	.word	0x40001000
 800e8c0:	40021000 	.word	0x40021000

0800e8c4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800e8c4:	b580      	push	{r7, lr}
 800e8c6:	b0a0      	sub	sp, #128	; 0x80
 800e8c8:	af00      	add	r7, sp, #0
 800e8ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e8cc:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800e8d0:	2200      	movs	r2, #0
 800e8d2:	601a      	str	r2, [r3, #0]
 800e8d4:	605a      	str	r2, [r3, #4]
 800e8d6:	609a      	str	r2, [r3, #8]
 800e8d8:	60da      	str	r2, [r3, #12]
 800e8da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800e8dc:	f107 031c 	add.w	r3, r7, #28
 800e8e0:	2250      	movs	r2, #80	; 0x50
 800e8e2:	2100      	movs	r1, #0
 800e8e4:	4618      	mov	r0, r3
 800e8e6:	f008 fdbd 	bl	8017464 <memset>
  if(huart->Instance==UART5)
 800e8ea:	687b      	ldr	r3, [r7, #4]
 800e8ec:	681b      	ldr	r3, [r3, #0]
 800e8ee:	4a3f      	ldr	r2, [pc, #252]	; (800e9ec <HAL_UART_MspInit+0x128>)
 800e8f0:	4293      	cmp	r3, r2
 800e8f2:	d176      	bne.n	800e9e2 <HAL_UART_MspInit+0x11e>

  /* USER CODE END UART5_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 800e8f4:	2310      	movs	r3, #16
 800e8f6:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Uart5ClockSelection = RCC_UART5CLKSOURCE_PCLK1;
 800e8f8:	2300      	movs	r3, #0
 800e8fa:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800e8fc:	f107 031c 	add.w	r3, r7, #28
 800e900:	4618      	mov	r0, r3
 800e902:	f004 fcd1 	bl	80132a8 <HAL_RCCEx_PeriphCLKConfig>
 800e906:	4603      	mov	r3, r0
 800e908:	2b00      	cmp	r3, #0
 800e90a:	d001      	beq.n	800e910 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800e90c:	f7ff fcfe 	bl	800e30c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 800e910:	4b37      	ldr	r3, [pc, #220]	; (800e9f0 <HAL_UART_MspInit+0x12c>)
 800e912:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e914:	4a36      	ldr	r2, [pc, #216]	; (800e9f0 <HAL_UART_MspInit+0x12c>)
 800e916:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800e91a:	6593      	str	r3, [r2, #88]	; 0x58
 800e91c:	4b34      	ldr	r3, [pc, #208]	; (800e9f0 <HAL_UART_MspInit+0x12c>)
 800e91e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e920:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800e924:	61bb      	str	r3, [r7, #24]
 800e926:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800e928:	4b31      	ldr	r3, [pc, #196]	; (800e9f0 <HAL_UART_MspInit+0x12c>)
 800e92a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e92c:	4a30      	ldr	r2, [pc, #192]	; (800e9f0 <HAL_UART_MspInit+0x12c>)
 800e92e:	f043 0304 	orr.w	r3, r3, #4
 800e932:	64d3      	str	r3, [r2, #76]	; 0x4c
 800e934:	4b2e      	ldr	r3, [pc, #184]	; (800e9f0 <HAL_UART_MspInit+0x12c>)
 800e936:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e938:	f003 0304 	and.w	r3, r3, #4
 800e93c:	617b      	str	r3, [r7, #20]
 800e93e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800e940:	4b2b      	ldr	r3, [pc, #172]	; (800e9f0 <HAL_UART_MspInit+0x12c>)
 800e942:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e944:	4a2a      	ldr	r2, [pc, #168]	; (800e9f0 <HAL_UART_MspInit+0x12c>)
 800e946:	f043 0308 	orr.w	r3, r3, #8
 800e94a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800e94c:	4b28      	ldr	r3, [pc, #160]	; (800e9f0 <HAL_UART_MspInit+0x12c>)
 800e94e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e950:	f003 0308 	and.w	r3, r3, #8
 800e954:	613b      	str	r3, [r7, #16]
 800e956:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800e958:	4b25      	ldr	r3, [pc, #148]	; (800e9f0 <HAL_UART_MspInit+0x12c>)
 800e95a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e95c:	4a24      	ldr	r2, [pc, #144]	; (800e9f0 <HAL_UART_MspInit+0x12c>)
 800e95e:	f043 0302 	orr.w	r3, r3, #2
 800e962:	64d3      	str	r3, [r2, #76]	; 0x4c
 800e964:	4b22      	ldr	r3, [pc, #136]	; (800e9f0 <HAL_UART_MspInit+0x12c>)
 800e966:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e968:	f003 0302 	and.w	r3, r3, #2
 800e96c:	60fb      	str	r3, [r7, #12]
 800e96e:	68fb      	ldr	r3, [r7, #12]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    PB4     ------> UART5_DE
    */
    GPIO_InitStruct.Pin = RS485_TX_Pin;
 800e970:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800e974:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e976:	2302      	movs	r3, #2
 800e978:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e97a:	2300      	movs	r3, #0
 800e97c:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e97e:	2300      	movs	r3, #0
 800e980:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF5_UART5;
 800e982:	2305      	movs	r3, #5
 800e984:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(RS485_TX_GPIO_Port, &GPIO_InitStruct);
 800e986:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800e98a:	4619      	mov	r1, r3
 800e98c:	4819      	ldr	r0, [pc, #100]	; (800e9f4 <HAL_UART_MspInit+0x130>)
 800e98e:	f002 fe23 	bl	80115d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RS485_RX_Pin;
 800e992:	2304      	movs	r3, #4
 800e994:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e996:	2302      	movs	r3, #2
 800e998:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e99a:	2300      	movs	r3, #0
 800e99c:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e99e:	2300      	movs	r3, #0
 800e9a0:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF5_UART5;
 800e9a2:	2305      	movs	r3, #5
 800e9a4:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(RS485_RX_GPIO_Port, &GPIO_InitStruct);
 800e9a6:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800e9aa:	4619      	mov	r1, r3
 800e9ac:	4812      	ldr	r0, [pc, #72]	; (800e9f8 <HAL_UART_MspInit+0x134>)
 800e9ae:	f002 fe13 	bl	80115d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RS485_DE_Pin;
 800e9b2:	2310      	movs	r3, #16
 800e9b4:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e9b6:	2302      	movs	r3, #2
 800e9b8:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e9ba:	2300      	movs	r3, #0
 800e9bc:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e9be:	2300      	movs	r3, #0
 800e9c0:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 800e9c2:	2308      	movs	r3, #8
 800e9c4:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(RS485_DE_GPIO_Port, &GPIO_InitStruct);
 800e9c6:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800e9ca:	4619      	mov	r1, r3
 800e9cc:	480b      	ldr	r0, [pc, #44]	; (800e9fc <HAL_UART_MspInit+0x138>)
 800e9ce:	f002 fe03 	bl	80115d8 <HAL_GPIO_Init>

    /* UART5 interrupt Init */
    HAL_NVIC_SetPriority(UART5_IRQn, 5, 0);
 800e9d2:	2200      	movs	r2, #0
 800e9d4:	2105      	movs	r1, #5
 800e9d6:	2035      	movs	r0, #53	; 0x35
 800e9d8:	f002 f8e7 	bl	8010baa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 800e9dc:	2035      	movs	r0, #53	; 0x35
 800e9de:	f002 f8fe 	bl	8010bde <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN UART5_MspInit 1 */

  /* USER CODE END UART5_MspInit 1 */
  }

}
 800e9e2:	bf00      	nop
 800e9e4:	3780      	adds	r7, #128	; 0x80
 800e9e6:	46bd      	mov	sp, r7
 800e9e8:	bd80      	pop	{r7, pc}
 800e9ea:	bf00      	nop
 800e9ec:	40005000 	.word	0x40005000
 800e9f0:	40021000 	.word	0x40021000
 800e9f4:	48000800 	.word	0x48000800
 800e9f8:	48000c00 	.word	0x48000c00
 800e9fc:	48000400 	.word	0x48000400

0800ea00 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800ea00:	b480      	push	{r7}
 800ea02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800ea04:	e7fe      	b.n	800ea04 <NMI_Handler+0x4>

0800ea06 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800ea06:	b480      	push	{r7}
 800ea08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800ea0a:	e7fe      	b.n	800ea0a <HardFault_Handler+0x4>

0800ea0c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800ea0c:	b480      	push	{r7}
 800ea0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800ea10:	e7fe      	b.n	800ea10 <MemManage_Handler+0x4>

0800ea12 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800ea12:	b480      	push	{r7}
 800ea14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800ea16:	e7fe      	b.n	800ea16 <BusFault_Handler+0x4>

0800ea18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800ea18:	b480      	push	{r7}
 800ea1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800ea1c:	e7fe      	b.n	800ea1c <UsageFault_Handler+0x4>

0800ea1e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800ea1e:	b480      	push	{r7}
 800ea20:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800ea22:	bf00      	nop
 800ea24:	46bd      	mov	sp, r7
 800ea26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea2a:	4770      	bx	lr

0800ea2c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800ea2c:	b480      	push	{r7}
 800ea2e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800ea30:	bf00      	nop
 800ea32:	46bd      	mov	sp, r7
 800ea34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea38:	4770      	bx	lr

0800ea3a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800ea3a:	b480      	push	{r7}
 800ea3c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800ea3e:	bf00      	nop
 800ea40:	46bd      	mov	sp, r7
 800ea42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea46:	4770      	bx	lr

0800ea48 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800ea48:	b580      	push	{r7, lr}
 800ea4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800ea4c:	f000 f8c2 	bl	800ebd4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800ea50:	bf00      	nop
 800ea52:	bd80      	pop	{r7, pc}

0800ea54 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800ea54:	b580      	push	{r7, lr}
 800ea56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 800ea58:	4802      	ldr	r0, [pc, #8]	; (800ea64 <DMA1_Channel1_IRQHandler+0x10>)
 800ea5a:	f002 fa43 	bl	8010ee4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800ea5e:	bf00      	nop
 800ea60:	bd80      	pop	{r7, pc}
 800ea62:	bf00      	nop
 800ea64:	20000758 	.word	0x20000758

0800ea68 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 800ea68:	b580      	push	{r7, lr}
 800ea6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc2);
 800ea6c:	4802      	ldr	r0, [pc, #8]	; (800ea78 <ADC1_2_IRQHandler+0x10>)
 800ea6e:	f000 ff97 	bl	800f9a0 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 800ea72:	bf00      	nop
 800ea74:	bd80      	pop	{r7, pc}
 800ea76:	bf00      	nop
 800ea78:	200006ec 	.word	0x200006ec

0800ea7c <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 800ea7c:	b580      	push	{r7, lr}
 800ea7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 800ea80:	4802      	ldr	r0, [pc, #8]	; (800ea8c <SPI3_IRQHandler+0x10>)
 800ea82:	f005 fa79 	bl	8013f78 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 800ea86:	bf00      	nop
 800ea88:	bd80      	pop	{r7, pc}
 800ea8a:	bf00      	nop
 800ea8c:	20000900 	.word	0x20000900

0800ea90 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt / UART5 wake-up interrupt through EXTI line 35.
  */
void UART5_IRQHandler(void)
{
 800ea90:	b580      	push	{r7, lr}
 800ea92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 800ea94:	4802      	ldr	r0, [pc, #8]	; (800eaa0 <UART5_IRQHandler+0x10>)
 800ea96:	f006 fafd 	bl	8015094 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 800ea9a:	bf00      	nop
 800ea9c:	bd80      	pop	{r7, pc}
 800ea9e:	bf00      	nop
 800eaa0:	200009b0 	.word	0x200009b0

0800eaa4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800eaa4:	b580      	push	{r7, lr}
 800eaa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800eaa8:	4802      	ldr	r0, [pc, #8]	; (800eab4 <TIM6_DAC_IRQHandler+0x10>)
 800eaaa:	f005 fda5 	bl	80145f8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800eaae:	bf00      	nop
 800eab0:	bd80      	pop	{r7, pc}
 800eab2:	bf00      	nop
 800eab4:	20000964 	.word	0x20000964

0800eab8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800eab8:	b480      	push	{r7}
 800eaba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800eabc:	4b06      	ldr	r3, [pc, #24]	; (800ead8 <SystemInit+0x20>)
 800eabe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800eac2:	4a05      	ldr	r2, [pc, #20]	; (800ead8 <SystemInit+0x20>)
 800eac4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800eac8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800eacc:	bf00      	nop
 800eace:	46bd      	mov	sp, r7
 800ead0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ead4:	4770      	bx	lr
 800ead6:	bf00      	nop
 800ead8:	e000ed00 	.word	0xe000ed00

0800eadc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800eadc:	480d      	ldr	r0, [pc, #52]	; (800eb14 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800eade:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800eae0:	480d      	ldr	r0, [pc, #52]	; (800eb18 <LoopForever+0x6>)
  ldr r1, =_edata
 800eae2:	490e      	ldr	r1, [pc, #56]	; (800eb1c <LoopForever+0xa>)
  ldr r2, =_sidata
 800eae4:	4a0e      	ldr	r2, [pc, #56]	; (800eb20 <LoopForever+0xe>)
  movs r3, #0
 800eae6:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800eae8:	e002      	b.n	800eaf0 <LoopCopyDataInit>

0800eaea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800eaea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800eaec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800eaee:	3304      	adds	r3, #4

0800eaf0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800eaf0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800eaf2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800eaf4:	d3f9      	bcc.n	800eaea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800eaf6:	4a0b      	ldr	r2, [pc, #44]	; (800eb24 <LoopForever+0x12>)
  ldr r4, =_ebss
 800eaf8:	4c0b      	ldr	r4, [pc, #44]	; (800eb28 <LoopForever+0x16>)
  movs r3, #0
 800eafa:	2300      	movs	r3, #0
  b LoopFillZerobss
 800eafc:	e001      	b.n	800eb02 <LoopFillZerobss>

0800eafe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800eafe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800eb00:	3204      	adds	r2, #4

0800eb02 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800eb02:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800eb04:	d3fb      	bcc.n	800eafe <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800eb06:	f7ff ffd7 	bl	800eab8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800eb0a:	f008 fcb3 	bl	8017474 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800eb0e:	f7ff f86d 	bl	800dbec <main>

0800eb12 <LoopForever>:

LoopForever:
    b LoopForever
 800eb12:	e7fe      	b.n	800eb12 <LoopForever>
  ldr   r0, =_estack
 800eb14:	2001c000 	.word	0x2001c000
  ldr r0, =_sdata
 800eb18:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800eb1c:	2000004c 	.word	0x2000004c
  ldr r2, =_sidata
 800eb20:	08017648 	.word	0x08017648
  ldr r2, =_sbss
 800eb24:	20000050 	.word	0x20000050
  ldr r4, =_ebss
 800eb28:	20000a44 	.word	0x20000a44

0800eb2c <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800eb2c:	e7fe      	b.n	800eb2c <ADC3_IRQHandler>

0800eb2e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800eb2e:	b580      	push	{r7, lr}
 800eb30:	b082      	sub	sp, #8
 800eb32:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800eb34:	2300      	movs	r3, #0
 800eb36:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800eb38:	2003      	movs	r0, #3
 800eb3a:	f002 f82b 	bl	8010b94 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800eb3e:	200f      	movs	r0, #15
 800eb40:	f000 f80e 	bl	800eb60 <HAL_InitTick>
 800eb44:	4603      	mov	r3, r0
 800eb46:	2b00      	cmp	r3, #0
 800eb48:	d002      	beq.n	800eb50 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800eb4a:	2301      	movs	r3, #1
 800eb4c:	71fb      	strb	r3, [r7, #7]
 800eb4e:	e001      	b.n	800eb54 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800eb50:	f7ff fbe2 	bl	800e318 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800eb54:	79fb      	ldrb	r3, [r7, #7]

}
 800eb56:	4618      	mov	r0, r3
 800eb58:	3708      	adds	r7, #8
 800eb5a:	46bd      	mov	sp, r7
 800eb5c:	bd80      	pop	{r7, pc}
	...

0800eb60 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800eb60:	b580      	push	{r7, lr}
 800eb62:	b084      	sub	sp, #16
 800eb64:	af00      	add	r7, sp, #0
 800eb66:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800eb68:	2300      	movs	r3, #0
 800eb6a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 800eb6c:	4b16      	ldr	r3, [pc, #88]	; (800ebc8 <HAL_InitTick+0x68>)
 800eb6e:	681b      	ldr	r3, [r3, #0]
 800eb70:	2b00      	cmp	r3, #0
 800eb72:	d022      	beq.n	800ebba <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800eb74:	4b15      	ldr	r3, [pc, #84]	; (800ebcc <HAL_InitTick+0x6c>)
 800eb76:	681a      	ldr	r2, [r3, #0]
 800eb78:	4b13      	ldr	r3, [pc, #76]	; (800ebc8 <HAL_InitTick+0x68>)
 800eb7a:	681b      	ldr	r3, [r3, #0]
 800eb7c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800eb80:	fbb1 f3f3 	udiv	r3, r1, r3
 800eb84:	fbb2 f3f3 	udiv	r3, r2, r3
 800eb88:	4618      	mov	r0, r3
 800eb8a:	f002 f836 	bl	8010bfa <HAL_SYSTICK_Config>
 800eb8e:	4603      	mov	r3, r0
 800eb90:	2b00      	cmp	r3, #0
 800eb92:	d10f      	bne.n	800ebb4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800eb94:	687b      	ldr	r3, [r7, #4]
 800eb96:	2b0f      	cmp	r3, #15
 800eb98:	d809      	bhi.n	800ebae <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800eb9a:	2200      	movs	r2, #0
 800eb9c:	6879      	ldr	r1, [r7, #4]
 800eb9e:	f04f 30ff 	mov.w	r0, #4294967295
 800eba2:	f002 f802 	bl	8010baa <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800eba6:	4a0a      	ldr	r2, [pc, #40]	; (800ebd0 <HAL_InitTick+0x70>)
 800eba8:	687b      	ldr	r3, [r7, #4]
 800ebaa:	6013      	str	r3, [r2, #0]
 800ebac:	e007      	b.n	800ebbe <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800ebae:	2301      	movs	r3, #1
 800ebb0:	73fb      	strb	r3, [r7, #15]
 800ebb2:	e004      	b.n	800ebbe <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 800ebb4:	2301      	movs	r3, #1
 800ebb6:	73fb      	strb	r3, [r7, #15]
 800ebb8:	e001      	b.n	800ebbe <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800ebba:	2301      	movs	r3, #1
 800ebbc:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800ebbe:	7bfb      	ldrb	r3, [r7, #15]
}
 800ebc0:	4618      	mov	r0, r3
 800ebc2:	3710      	adds	r7, #16
 800ebc4:	46bd      	mov	sp, r7
 800ebc6:	bd80      	pop	{r7, pc}
 800ebc8:	20000028 	.word	0x20000028
 800ebcc:	20000020 	.word	0x20000020
 800ebd0:	20000024 	.word	0x20000024

0800ebd4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800ebd4:	b480      	push	{r7}
 800ebd6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800ebd8:	4b05      	ldr	r3, [pc, #20]	; (800ebf0 <HAL_IncTick+0x1c>)
 800ebda:	681a      	ldr	r2, [r3, #0]
 800ebdc:	4b05      	ldr	r3, [pc, #20]	; (800ebf4 <HAL_IncTick+0x20>)
 800ebde:	681b      	ldr	r3, [r3, #0]
 800ebe0:	4413      	add	r3, r2
 800ebe2:	4a03      	ldr	r2, [pc, #12]	; (800ebf0 <HAL_IncTick+0x1c>)
 800ebe4:	6013      	str	r3, [r2, #0]
}
 800ebe6:	bf00      	nop
 800ebe8:	46bd      	mov	sp, r7
 800ebea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebee:	4770      	bx	lr
 800ebf0:	20000a40 	.word	0x20000a40
 800ebf4:	20000028 	.word	0x20000028

0800ebf8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800ebf8:	b480      	push	{r7}
 800ebfa:	af00      	add	r7, sp, #0
  return uwTick;
 800ebfc:	4b03      	ldr	r3, [pc, #12]	; (800ec0c <HAL_GetTick+0x14>)
 800ebfe:	681b      	ldr	r3, [r3, #0]
}
 800ec00:	4618      	mov	r0, r3
 800ec02:	46bd      	mov	sp, r7
 800ec04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec08:	4770      	bx	lr
 800ec0a:	bf00      	nop
 800ec0c:	20000a40 	.word	0x20000a40

0800ec10 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800ec10:	b580      	push	{r7, lr}
 800ec12:	b084      	sub	sp, #16
 800ec14:	af00      	add	r7, sp, #0
 800ec16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800ec18:	f7ff ffee 	bl	800ebf8 <HAL_GetTick>
 800ec1c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800ec1e:	687b      	ldr	r3, [r7, #4]
 800ec20:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800ec22:	68fb      	ldr	r3, [r7, #12]
 800ec24:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ec28:	d004      	beq.n	800ec34 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800ec2a:	4b09      	ldr	r3, [pc, #36]	; (800ec50 <HAL_Delay+0x40>)
 800ec2c:	681b      	ldr	r3, [r3, #0]
 800ec2e:	68fa      	ldr	r2, [r7, #12]
 800ec30:	4413      	add	r3, r2
 800ec32:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800ec34:	bf00      	nop
 800ec36:	f7ff ffdf 	bl	800ebf8 <HAL_GetTick>
 800ec3a:	4602      	mov	r2, r0
 800ec3c:	68bb      	ldr	r3, [r7, #8]
 800ec3e:	1ad3      	subs	r3, r2, r3
 800ec40:	68fa      	ldr	r2, [r7, #12]
 800ec42:	429a      	cmp	r2, r3
 800ec44:	d8f7      	bhi.n	800ec36 <HAL_Delay+0x26>
  {
  }
}
 800ec46:	bf00      	nop
 800ec48:	bf00      	nop
 800ec4a:	3710      	adds	r7, #16
 800ec4c:	46bd      	mov	sp, r7
 800ec4e:	bd80      	pop	{r7, pc}
 800ec50:	20000028 	.word	0x20000028

0800ec54 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800ec54:	b480      	push	{r7}
 800ec56:	b083      	sub	sp, #12
 800ec58:	af00      	add	r7, sp, #0
 800ec5a:	6078      	str	r0, [r7, #4]
 800ec5c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800ec5e:	687b      	ldr	r3, [r7, #4]
 800ec60:	689b      	ldr	r3, [r3, #8]
 800ec62:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800ec66:	683b      	ldr	r3, [r7, #0]
 800ec68:	431a      	orrs	r2, r3
 800ec6a:	687b      	ldr	r3, [r7, #4]
 800ec6c:	609a      	str	r2, [r3, #8]
}
 800ec6e:	bf00      	nop
 800ec70:	370c      	adds	r7, #12
 800ec72:	46bd      	mov	sp, r7
 800ec74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec78:	4770      	bx	lr

0800ec7a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800ec7a:	b480      	push	{r7}
 800ec7c:	b083      	sub	sp, #12
 800ec7e:	af00      	add	r7, sp, #0
 800ec80:	6078      	str	r0, [r7, #4]
 800ec82:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 800ec84:	687b      	ldr	r3, [r7, #4]
 800ec86:	689b      	ldr	r3, [r3, #8]
 800ec88:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 800ec8c:	683b      	ldr	r3, [r7, #0]
 800ec8e:	431a      	orrs	r2, r3
 800ec90:	687b      	ldr	r3, [r7, #4]
 800ec92:	609a      	str	r2, [r3, #8]
}
 800ec94:	bf00      	nop
 800ec96:	370c      	adds	r7, #12
 800ec98:	46bd      	mov	sp, r7
 800ec9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec9e:	4770      	bx	lr

0800eca0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800eca0:	b480      	push	{r7}
 800eca2:	b083      	sub	sp, #12
 800eca4:	af00      	add	r7, sp, #0
 800eca6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 800eca8:	687b      	ldr	r3, [r7, #4]
 800ecaa:	689b      	ldr	r3, [r3, #8]
 800ecac:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 800ecb0:	4618      	mov	r0, r3
 800ecb2:	370c      	adds	r7, #12
 800ecb4:	46bd      	mov	sp, r7
 800ecb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecba:	4770      	bx	lr

0800ecbc <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800ecbc:	b480      	push	{r7}
 800ecbe:	b087      	sub	sp, #28
 800ecc0:	af00      	add	r7, sp, #0
 800ecc2:	60f8      	str	r0, [r7, #12]
 800ecc4:	60b9      	str	r1, [r7, #8]
 800ecc6:	607a      	str	r2, [r7, #4]
 800ecc8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800ecca:	68fb      	ldr	r3, [r7, #12]
 800eccc:	3360      	adds	r3, #96	; 0x60
 800ecce:	461a      	mov	r2, r3
 800ecd0:	68bb      	ldr	r3, [r7, #8]
 800ecd2:	009b      	lsls	r3, r3, #2
 800ecd4:	4413      	add	r3, r2
 800ecd6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800ecd8:	697b      	ldr	r3, [r7, #20]
 800ecda:	681a      	ldr	r2, [r3, #0]
 800ecdc:	4b08      	ldr	r3, [pc, #32]	; (800ed00 <LL_ADC_SetOffset+0x44>)
 800ecde:	4013      	ands	r3, r2
 800ece0:	687a      	ldr	r2, [r7, #4]
 800ece2:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 800ece6:	683a      	ldr	r2, [r7, #0]
 800ece8:	430a      	orrs	r2, r1
 800ecea:	4313      	orrs	r3, r2
 800ecec:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800ecf0:	697b      	ldr	r3, [r7, #20]
 800ecf2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 800ecf4:	bf00      	nop
 800ecf6:	371c      	adds	r7, #28
 800ecf8:	46bd      	mov	sp, r7
 800ecfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecfe:	4770      	bx	lr
 800ed00:	03fff000 	.word	0x03fff000

0800ed04 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800ed04:	b480      	push	{r7}
 800ed06:	b085      	sub	sp, #20
 800ed08:	af00      	add	r7, sp, #0
 800ed0a:	6078      	str	r0, [r7, #4]
 800ed0c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800ed0e:	687b      	ldr	r3, [r7, #4]
 800ed10:	3360      	adds	r3, #96	; 0x60
 800ed12:	461a      	mov	r2, r3
 800ed14:	683b      	ldr	r3, [r7, #0]
 800ed16:	009b      	lsls	r3, r3, #2
 800ed18:	4413      	add	r3, r2
 800ed1a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800ed1c:	68fb      	ldr	r3, [r7, #12]
 800ed1e:	681b      	ldr	r3, [r3, #0]
 800ed20:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 800ed24:	4618      	mov	r0, r3
 800ed26:	3714      	adds	r7, #20
 800ed28:	46bd      	mov	sp, r7
 800ed2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed2e:	4770      	bx	lr

0800ed30 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800ed30:	b480      	push	{r7}
 800ed32:	b087      	sub	sp, #28
 800ed34:	af00      	add	r7, sp, #0
 800ed36:	60f8      	str	r0, [r7, #12]
 800ed38:	60b9      	str	r1, [r7, #8]
 800ed3a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800ed3c:	68fb      	ldr	r3, [r7, #12]
 800ed3e:	3360      	adds	r3, #96	; 0x60
 800ed40:	461a      	mov	r2, r3
 800ed42:	68bb      	ldr	r3, [r7, #8]
 800ed44:	009b      	lsls	r3, r3, #2
 800ed46:	4413      	add	r3, r2
 800ed48:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800ed4a:	697b      	ldr	r3, [r7, #20]
 800ed4c:	681b      	ldr	r3, [r3, #0]
 800ed4e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800ed52:	687b      	ldr	r3, [r7, #4]
 800ed54:	431a      	orrs	r2, r3
 800ed56:	697b      	ldr	r3, [r7, #20]
 800ed58:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800ed5a:	bf00      	nop
 800ed5c:	371c      	adds	r7, #28
 800ed5e:	46bd      	mov	sp, r7
 800ed60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed64:	4770      	bx	lr

0800ed66 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800ed66:	b480      	push	{r7}
 800ed68:	b087      	sub	sp, #28
 800ed6a:	af00      	add	r7, sp, #0
 800ed6c:	60f8      	str	r0, [r7, #12]
 800ed6e:	60b9      	str	r1, [r7, #8]
 800ed70:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800ed72:	68fb      	ldr	r3, [r7, #12]
 800ed74:	3360      	adds	r3, #96	; 0x60
 800ed76:	461a      	mov	r2, r3
 800ed78:	68bb      	ldr	r3, [r7, #8]
 800ed7a:	009b      	lsls	r3, r3, #2
 800ed7c:	4413      	add	r3, r2
 800ed7e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800ed80:	697b      	ldr	r3, [r7, #20]
 800ed82:	681b      	ldr	r3, [r3, #0]
 800ed84:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800ed88:	687b      	ldr	r3, [r7, #4]
 800ed8a:	431a      	orrs	r2, r3
 800ed8c:	697b      	ldr	r3, [r7, #20]
 800ed8e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 800ed90:	bf00      	nop
 800ed92:	371c      	adds	r7, #28
 800ed94:	46bd      	mov	sp, r7
 800ed96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed9a:	4770      	bx	lr

0800ed9c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 800ed9c:	b480      	push	{r7}
 800ed9e:	b087      	sub	sp, #28
 800eda0:	af00      	add	r7, sp, #0
 800eda2:	60f8      	str	r0, [r7, #12]
 800eda4:	60b9      	str	r1, [r7, #8]
 800eda6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800eda8:	68fb      	ldr	r3, [r7, #12]
 800edaa:	3360      	adds	r3, #96	; 0x60
 800edac:	461a      	mov	r2, r3
 800edae:	68bb      	ldr	r3, [r7, #8]
 800edb0:	009b      	lsls	r3, r3, #2
 800edb2:	4413      	add	r3, r2
 800edb4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800edb6:	697b      	ldr	r3, [r7, #20]
 800edb8:	681b      	ldr	r3, [r3, #0]
 800edba:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800edbe:	687b      	ldr	r3, [r7, #4]
 800edc0:	431a      	orrs	r2, r3
 800edc2:	697b      	ldr	r3, [r7, #20]
 800edc4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800edc6:	bf00      	nop
 800edc8:	371c      	adds	r7, #28
 800edca:	46bd      	mov	sp, r7
 800edcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edd0:	4770      	bx	lr

0800edd2 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800edd2:	b480      	push	{r7}
 800edd4:	b083      	sub	sp, #12
 800edd6:	af00      	add	r7, sp, #0
 800edd8:	6078      	str	r0, [r7, #4]
 800edda:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800eddc:	687b      	ldr	r3, [r7, #4]
 800edde:	695b      	ldr	r3, [r3, #20]
 800ede0:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800ede4:	683b      	ldr	r3, [r7, #0]
 800ede6:	431a      	orrs	r2, r3
 800ede8:	687b      	ldr	r3, [r7, #4]
 800edea:	615a      	str	r2, [r3, #20]
}
 800edec:	bf00      	nop
 800edee:	370c      	adds	r7, #12
 800edf0:	46bd      	mov	sp, r7
 800edf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edf6:	4770      	bx	lr

0800edf8 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 800edf8:	b480      	push	{r7}
 800edfa:	b083      	sub	sp, #12
 800edfc:	af00      	add	r7, sp, #0
 800edfe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800ee00:	687b      	ldr	r3, [r7, #4]
 800ee02:	68db      	ldr	r3, [r3, #12]
 800ee04:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800ee08:	2b00      	cmp	r3, #0
 800ee0a:	d101      	bne.n	800ee10 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800ee0c:	2301      	movs	r3, #1
 800ee0e:	e000      	b.n	800ee12 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800ee10:	2300      	movs	r3, #0
}
 800ee12:	4618      	mov	r0, r3
 800ee14:	370c      	adds	r7, #12
 800ee16:	46bd      	mov	sp, r7
 800ee18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee1c:	4770      	bx	lr

0800ee1e <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800ee1e:	b480      	push	{r7}
 800ee20:	b087      	sub	sp, #28
 800ee22:	af00      	add	r7, sp, #0
 800ee24:	60f8      	str	r0, [r7, #12]
 800ee26:	60b9      	str	r1, [r7, #8]
 800ee28:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800ee2a:	68fb      	ldr	r3, [r7, #12]
 800ee2c:	3330      	adds	r3, #48	; 0x30
 800ee2e:	461a      	mov	r2, r3
 800ee30:	68bb      	ldr	r3, [r7, #8]
 800ee32:	0a1b      	lsrs	r3, r3, #8
 800ee34:	009b      	lsls	r3, r3, #2
 800ee36:	f003 030c 	and.w	r3, r3, #12
 800ee3a:	4413      	add	r3, r2
 800ee3c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800ee3e:	697b      	ldr	r3, [r7, #20]
 800ee40:	681a      	ldr	r2, [r3, #0]
 800ee42:	68bb      	ldr	r3, [r7, #8]
 800ee44:	f003 031f 	and.w	r3, r3, #31
 800ee48:	211f      	movs	r1, #31
 800ee4a:	fa01 f303 	lsl.w	r3, r1, r3
 800ee4e:	43db      	mvns	r3, r3
 800ee50:	401a      	ands	r2, r3
 800ee52:	687b      	ldr	r3, [r7, #4]
 800ee54:	0e9b      	lsrs	r3, r3, #26
 800ee56:	f003 011f 	and.w	r1, r3, #31
 800ee5a:	68bb      	ldr	r3, [r7, #8]
 800ee5c:	f003 031f 	and.w	r3, r3, #31
 800ee60:	fa01 f303 	lsl.w	r3, r1, r3
 800ee64:	431a      	orrs	r2, r3
 800ee66:	697b      	ldr	r3, [r7, #20]
 800ee68:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800ee6a:	bf00      	nop
 800ee6c:	371c      	adds	r7, #28
 800ee6e:	46bd      	mov	sp, r7
 800ee70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee74:	4770      	bx	lr

0800ee76 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 800ee76:	b480      	push	{r7}
 800ee78:	b083      	sub	sp, #12
 800ee7a:	af00      	add	r7, sp, #0
 800ee7c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 800ee7e:	687b      	ldr	r3, [r7, #4]
 800ee80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ee82:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 800ee86:	2b00      	cmp	r3, #0
 800ee88:	d101      	bne.n	800ee8e <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 800ee8a:	2301      	movs	r3, #1
 800ee8c:	e000      	b.n	800ee90 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 800ee8e:	2300      	movs	r3, #0
}
 800ee90:	4618      	mov	r0, r3
 800ee92:	370c      	adds	r7, #12
 800ee94:	46bd      	mov	sp, r7
 800ee96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee9a:	4770      	bx	lr

0800ee9c <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800ee9c:	b480      	push	{r7}
 800ee9e:	b087      	sub	sp, #28
 800eea0:	af00      	add	r7, sp, #0
 800eea2:	60f8      	str	r0, [r7, #12]
 800eea4:	60b9      	str	r1, [r7, #8]
 800eea6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800eea8:	68fb      	ldr	r3, [r7, #12]
 800eeaa:	3314      	adds	r3, #20
 800eeac:	461a      	mov	r2, r3
 800eeae:	68bb      	ldr	r3, [r7, #8]
 800eeb0:	0e5b      	lsrs	r3, r3, #25
 800eeb2:	009b      	lsls	r3, r3, #2
 800eeb4:	f003 0304 	and.w	r3, r3, #4
 800eeb8:	4413      	add	r3, r2
 800eeba:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800eebc:	697b      	ldr	r3, [r7, #20]
 800eebe:	681a      	ldr	r2, [r3, #0]
 800eec0:	68bb      	ldr	r3, [r7, #8]
 800eec2:	0d1b      	lsrs	r3, r3, #20
 800eec4:	f003 031f 	and.w	r3, r3, #31
 800eec8:	2107      	movs	r1, #7
 800eeca:	fa01 f303 	lsl.w	r3, r1, r3
 800eece:	43db      	mvns	r3, r3
 800eed0:	401a      	ands	r2, r3
 800eed2:	68bb      	ldr	r3, [r7, #8]
 800eed4:	0d1b      	lsrs	r3, r3, #20
 800eed6:	f003 031f 	and.w	r3, r3, #31
 800eeda:	6879      	ldr	r1, [r7, #4]
 800eedc:	fa01 f303 	lsl.w	r3, r1, r3
 800eee0:	431a      	orrs	r2, r3
 800eee2:	697b      	ldr	r3, [r7, #20]
 800eee4:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800eee6:	bf00      	nop
 800eee8:	371c      	adds	r7, #28
 800eeea:	46bd      	mov	sp, r7
 800eeec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eef0:	4770      	bx	lr
	...

0800eef4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800eef4:	b480      	push	{r7}
 800eef6:	b085      	sub	sp, #20
 800eef8:	af00      	add	r7, sp, #0
 800eefa:	60f8      	str	r0, [r7, #12]
 800eefc:	60b9      	str	r1, [r7, #8]
 800eefe:	607a      	str	r2, [r7, #4]
  /* Bits for single or differential mode selection for each channel are set  */
  /* to 1 only when the differential mode is selected, and to 0 when the      */
  /* single mode is selected.                                                 */
  
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 800ef00:	687b      	ldr	r3, [r7, #4]
 800ef02:	4a0f      	ldr	r2, [pc, #60]	; (800ef40 <LL_ADC_SetChannelSingleDiff+0x4c>)
 800ef04:	4293      	cmp	r3, r2
 800ef06:	d10a      	bne.n	800ef1e <LL_ADC_SetChannelSingleDiff+0x2a>
  {
    SET_BIT(ADCx->DIFSEL,
 800ef08:	68fb      	ldr	r3, [r7, #12]
 800ef0a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800ef0e:	68bb      	ldr	r3, [r7, #8]
 800ef10:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ef14:	431a      	orrs	r2, r3
 800ef16:	68fb      	ldr	r3, [r7, #12]
 800ef18:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  else
  {
    CLEAR_BIT(ADCx->DIFSEL,
            Channel & ADC_SINGLEDIFF_CHANNEL_MASK);
  }
}
 800ef1c:	e00a      	b.n	800ef34 <LL_ADC_SetChannelSingleDiff+0x40>
    CLEAR_BIT(ADCx->DIFSEL,
 800ef1e:	68fb      	ldr	r3, [r7, #12]
 800ef20:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800ef24:	68bb      	ldr	r3, [r7, #8]
 800ef26:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ef2a:	43db      	mvns	r3, r3
 800ef2c:	401a      	ands	r2, r3
 800ef2e:	68fb      	ldr	r3, [r7, #12]
 800ef30:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 800ef34:	bf00      	nop
 800ef36:	3714      	adds	r7, #20
 800ef38:	46bd      	mov	sp, r7
 800ef3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef3e:	4770      	bx	lr
 800ef40:	407f0000 	.word	0x407f0000

0800ef44 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800ef44:	b480      	push	{r7}
 800ef46:	b083      	sub	sp, #12
 800ef48:	af00      	add	r7, sp, #0
 800ef4a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800ef4c:	687b      	ldr	r3, [r7, #4]
 800ef4e:	689b      	ldr	r3, [r3, #8]
 800ef50:	f003 031f 	and.w	r3, r3, #31
}
 800ef54:	4618      	mov	r0, r3
 800ef56:	370c      	adds	r7, #12
 800ef58:	46bd      	mov	sp, r7
 800ef5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef5e:	4770      	bx	lr

0800ef60 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800ef60:	b480      	push	{r7}
 800ef62:	b083      	sub	sp, #12
 800ef64:	af00      	add	r7, sp, #0
 800ef66:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 800ef68:	687b      	ldr	r3, [r7, #4]
 800ef6a:	689b      	ldr	r3, [r3, #8]
 800ef6c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 800ef70:	4618      	mov	r0, r3
 800ef72:	370c      	adds	r7, #12
 800ef74:	46bd      	mov	sp, r7
 800ef76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef7a:	4770      	bx	lr

0800ef7c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800ef7c:	b480      	push	{r7}
 800ef7e:	b083      	sub	sp, #12
 800ef80:	af00      	add	r7, sp, #0
 800ef82:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800ef84:	687b      	ldr	r3, [r7, #4]
 800ef86:	689b      	ldr	r3, [r3, #8]
 800ef88:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 800ef8c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800ef90:	687a      	ldr	r2, [r7, #4]
 800ef92:	6093      	str	r3, [r2, #8]
}
 800ef94:	bf00      	nop
 800ef96:	370c      	adds	r7, #12
 800ef98:	46bd      	mov	sp, r7
 800ef9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef9e:	4770      	bx	lr

0800efa0 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 800efa0:	b480      	push	{r7}
 800efa2:	b083      	sub	sp, #12
 800efa4:	af00      	add	r7, sp, #0
 800efa6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800efa8:	687b      	ldr	r3, [r7, #4]
 800efaa:	689b      	ldr	r3, [r3, #8]
 800efac:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800efb0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800efb4:	d101      	bne.n	800efba <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800efb6:	2301      	movs	r3, #1
 800efb8:	e000      	b.n	800efbc <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800efba:	2300      	movs	r3, #0
}
 800efbc:	4618      	mov	r0, r3
 800efbe:	370c      	adds	r7, #12
 800efc0:	46bd      	mov	sp, r7
 800efc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efc6:	4770      	bx	lr

0800efc8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800efc8:	b480      	push	{r7}
 800efca:	b083      	sub	sp, #12
 800efcc:	af00      	add	r7, sp, #0
 800efce:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800efd0:	687b      	ldr	r3, [r7, #4]
 800efd2:	689b      	ldr	r3, [r3, #8]
 800efd4:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 800efd8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800efdc:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800efe0:	687b      	ldr	r3, [r7, #4]
 800efe2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800efe4:	bf00      	nop
 800efe6:	370c      	adds	r7, #12
 800efe8:	46bd      	mov	sp, r7
 800efea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efee:	4770      	bx	lr

0800eff0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 800eff0:	b480      	push	{r7}
 800eff2:	b083      	sub	sp, #12
 800eff4:	af00      	add	r7, sp, #0
 800eff6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800eff8:	687b      	ldr	r3, [r7, #4]
 800effa:	689b      	ldr	r3, [r3, #8]
 800effc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800f000:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800f004:	d101      	bne.n	800f00a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800f006:	2301      	movs	r3, #1
 800f008:	e000      	b.n	800f00c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800f00a:	2300      	movs	r3, #0
}
 800f00c:	4618      	mov	r0, r3
 800f00e:	370c      	adds	r7, #12
 800f010:	46bd      	mov	sp, r7
 800f012:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f016:	4770      	bx	lr

0800f018 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800f018:	b480      	push	{r7}
 800f01a:	b083      	sub	sp, #12
 800f01c:	af00      	add	r7, sp, #0
 800f01e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800f020:	687b      	ldr	r3, [r7, #4]
 800f022:	689b      	ldr	r3, [r3, #8]
 800f024:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800f028:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800f02c:	f043 0201 	orr.w	r2, r3, #1
 800f030:	687b      	ldr	r3, [r7, #4]
 800f032:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800f034:	bf00      	nop
 800f036:	370c      	adds	r7, #12
 800f038:	46bd      	mov	sp, r7
 800f03a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f03e:	4770      	bx	lr

0800f040 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 800f040:	b480      	push	{r7}
 800f042:	b083      	sub	sp, #12
 800f044:	af00      	add	r7, sp, #0
 800f046:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800f048:	687b      	ldr	r3, [r7, #4]
 800f04a:	689b      	ldr	r3, [r3, #8]
 800f04c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800f050:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800f054:	f043 0202 	orr.w	r2, r3, #2
 800f058:	687b      	ldr	r3, [r7, #4]
 800f05a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 800f05c:	bf00      	nop
 800f05e:	370c      	adds	r7, #12
 800f060:	46bd      	mov	sp, r7
 800f062:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f066:	4770      	bx	lr

0800f068 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 800f068:	b480      	push	{r7}
 800f06a:	b083      	sub	sp, #12
 800f06c:	af00      	add	r7, sp, #0
 800f06e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800f070:	687b      	ldr	r3, [r7, #4]
 800f072:	689b      	ldr	r3, [r3, #8]
 800f074:	f003 0301 	and.w	r3, r3, #1
 800f078:	2b01      	cmp	r3, #1
 800f07a:	d101      	bne.n	800f080 <LL_ADC_IsEnabled+0x18>
 800f07c:	2301      	movs	r3, #1
 800f07e:	e000      	b.n	800f082 <LL_ADC_IsEnabled+0x1a>
 800f080:	2300      	movs	r3, #0
}
 800f082:	4618      	mov	r0, r3
 800f084:	370c      	adds	r7, #12
 800f086:	46bd      	mov	sp, r7
 800f088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f08c:	4770      	bx	lr

0800f08e <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 800f08e:	b480      	push	{r7}
 800f090:	b083      	sub	sp, #12
 800f092:	af00      	add	r7, sp, #0
 800f094:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800f096:	687b      	ldr	r3, [r7, #4]
 800f098:	689b      	ldr	r3, [r3, #8]
 800f09a:	f003 0302 	and.w	r3, r3, #2
 800f09e:	2b02      	cmp	r3, #2
 800f0a0:	d101      	bne.n	800f0a6 <LL_ADC_IsDisableOngoing+0x18>
 800f0a2:	2301      	movs	r3, #1
 800f0a4:	e000      	b.n	800f0a8 <LL_ADC_IsDisableOngoing+0x1a>
 800f0a6:	2300      	movs	r3, #0
}
 800f0a8:	4618      	mov	r0, r3
 800f0aa:	370c      	adds	r7, #12
 800f0ac:	46bd      	mov	sp, r7
 800f0ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0b2:	4770      	bx	lr

0800f0b4 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800f0b4:	b480      	push	{r7}
 800f0b6:	b083      	sub	sp, #12
 800f0b8:	af00      	add	r7, sp, #0
 800f0ba:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800f0bc:	687b      	ldr	r3, [r7, #4]
 800f0be:	689b      	ldr	r3, [r3, #8]
 800f0c0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800f0c4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800f0c8:	f043 0204 	orr.w	r2, r3, #4
 800f0cc:	687b      	ldr	r3, [r7, #4]
 800f0ce:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800f0d0:	bf00      	nop
 800f0d2:	370c      	adds	r7, #12
 800f0d4:	46bd      	mov	sp, r7
 800f0d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0da:	4770      	bx	lr

0800f0dc <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 800f0dc:	b480      	push	{r7}
 800f0de:	b083      	sub	sp, #12
 800f0e0:	af00      	add	r7, sp, #0
 800f0e2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800f0e4:	687b      	ldr	r3, [r7, #4]
 800f0e6:	689b      	ldr	r3, [r3, #8]
 800f0e8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800f0ec:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800f0f0:	f043 0210 	orr.w	r2, r3, #16
 800f0f4:	687b      	ldr	r3, [r7, #4]
 800f0f6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 800f0f8:	bf00      	nop
 800f0fa:	370c      	adds	r7, #12
 800f0fc:	46bd      	mov	sp, r7
 800f0fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f102:	4770      	bx	lr

0800f104 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800f104:	b480      	push	{r7}
 800f106:	b083      	sub	sp, #12
 800f108:	af00      	add	r7, sp, #0
 800f10a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800f10c:	687b      	ldr	r3, [r7, #4]
 800f10e:	689b      	ldr	r3, [r3, #8]
 800f110:	f003 0304 	and.w	r3, r3, #4
 800f114:	2b04      	cmp	r3, #4
 800f116:	d101      	bne.n	800f11c <LL_ADC_REG_IsConversionOngoing+0x18>
 800f118:	2301      	movs	r3, #1
 800f11a:	e000      	b.n	800f11e <LL_ADC_REG_IsConversionOngoing+0x1a>
 800f11c:	2300      	movs	r3, #0
}
 800f11e:	4618      	mov	r0, r3
 800f120:	370c      	adds	r7, #12
 800f122:	46bd      	mov	sp, r7
 800f124:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f128:	4770      	bx	lr

0800f12a <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 800f12a:	b480      	push	{r7}
 800f12c:	b083      	sub	sp, #12
 800f12e:	af00      	add	r7, sp, #0
 800f130:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800f132:	687b      	ldr	r3, [r7, #4]
 800f134:	689b      	ldr	r3, [r3, #8]
 800f136:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800f13a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800f13e:	f043 0220 	orr.w	r2, r3, #32
 800f142:	687b      	ldr	r3, [r7, #4]
 800f144:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 800f146:	bf00      	nop
 800f148:	370c      	adds	r7, #12
 800f14a:	46bd      	mov	sp, r7
 800f14c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f150:	4770      	bx	lr

0800f152 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800f152:	b480      	push	{r7}
 800f154:	b083      	sub	sp, #12
 800f156:	af00      	add	r7, sp, #0
 800f158:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800f15a:	687b      	ldr	r3, [r7, #4]
 800f15c:	689b      	ldr	r3, [r3, #8]
 800f15e:	f003 0308 	and.w	r3, r3, #8
 800f162:	2b08      	cmp	r3, #8
 800f164:	d101      	bne.n	800f16a <LL_ADC_INJ_IsConversionOngoing+0x18>
 800f166:	2301      	movs	r3, #1
 800f168:	e000      	b.n	800f16c <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800f16a:	2300      	movs	r3, #0
}
 800f16c:	4618      	mov	r0, r3
 800f16e:	370c      	adds	r7, #12
 800f170:	46bd      	mov	sp, r7
 800f172:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f176:	4770      	bx	lr

0800f178 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800f178:	b590      	push	{r4, r7, lr}
 800f17a:	b089      	sub	sp, #36	; 0x24
 800f17c:	af00      	add	r7, sp, #0
 800f17e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800f180:	2300      	movs	r3, #0
 800f182:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800f184:	2300      	movs	r3, #0
 800f186:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 800f188:	687b      	ldr	r3, [r7, #4]
 800f18a:	2b00      	cmp	r3, #0
 800f18c:	d101      	bne.n	800f192 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800f18e:	2301      	movs	r3, #1
 800f190:	e1a1      	b.n	800f4d6 <HAL_ADC_Init+0x35e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800f192:	687b      	ldr	r3, [r7, #4]
 800f194:	695b      	ldr	r3, [r3, #20]
 800f196:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800f198:	687b      	ldr	r3, [r7, #4]
 800f19a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f19c:	2b00      	cmp	r3, #0
 800f19e:	d109      	bne.n	800f1b4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800f1a0:	6878      	ldr	r0, [r7, #4]
 800f1a2:	f7ff f8dd 	bl	800e360 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800f1a6:	687b      	ldr	r3, [r7, #4]
 800f1a8:	2200      	movs	r2, #0
 800f1aa:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800f1ac:	687b      	ldr	r3, [r7, #4]
 800f1ae:	2200      	movs	r2, #0
 800f1b0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800f1b4:	687b      	ldr	r3, [r7, #4]
 800f1b6:	681b      	ldr	r3, [r3, #0]
 800f1b8:	4618      	mov	r0, r3
 800f1ba:	f7ff fef1 	bl	800efa0 <LL_ADC_IsDeepPowerDownEnabled>
 800f1be:	4603      	mov	r3, r0
 800f1c0:	2b00      	cmp	r3, #0
 800f1c2:	d004      	beq.n	800f1ce <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800f1c4:	687b      	ldr	r3, [r7, #4]
 800f1c6:	681b      	ldr	r3, [r3, #0]
 800f1c8:	4618      	mov	r0, r3
 800f1ca:	f7ff fed7 	bl	800ef7c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800f1ce:	687b      	ldr	r3, [r7, #4]
 800f1d0:	681b      	ldr	r3, [r3, #0]
 800f1d2:	4618      	mov	r0, r3
 800f1d4:	f7ff ff0c 	bl	800eff0 <LL_ADC_IsInternalRegulatorEnabled>
 800f1d8:	4603      	mov	r3, r0
 800f1da:	2b00      	cmp	r3, #0
 800f1dc:	d115      	bne.n	800f20a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800f1de:	687b      	ldr	r3, [r7, #4]
 800f1e0:	681b      	ldr	r3, [r3, #0]
 800f1e2:	4618      	mov	r0, r3
 800f1e4:	f7ff fef0 	bl	800efc8 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800f1e8:	4b9a      	ldr	r3, [pc, #616]	; (800f454 <HAL_ADC_Init+0x2dc>)
 800f1ea:	681b      	ldr	r3, [r3, #0]
 800f1ec:	099b      	lsrs	r3, r3, #6
 800f1ee:	4a9a      	ldr	r2, [pc, #616]	; (800f458 <HAL_ADC_Init+0x2e0>)
 800f1f0:	fba2 2303 	umull	r2, r3, r2, r3
 800f1f4:	099b      	lsrs	r3, r3, #6
 800f1f6:	3301      	adds	r3, #1
 800f1f8:	005b      	lsls	r3, r3, #1
 800f1fa:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800f1fc:	e002      	b.n	800f204 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800f1fe:	68bb      	ldr	r3, [r7, #8]
 800f200:	3b01      	subs	r3, #1
 800f202:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800f204:	68bb      	ldr	r3, [r7, #8]
 800f206:	2b00      	cmp	r3, #0
 800f208:	d1f9      	bne.n	800f1fe <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800f20a:	687b      	ldr	r3, [r7, #4]
 800f20c:	681b      	ldr	r3, [r3, #0]
 800f20e:	4618      	mov	r0, r3
 800f210:	f7ff feee 	bl	800eff0 <LL_ADC_IsInternalRegulatorEnabled>
 800f214:	4603      	mov	r3, r0
 800f216:	2b00      	cmp	r3, #0
 800f218:	d10d      	bne.n	800f236 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800f21a:	687b      	ldr	r3, [r7, #4]
 800f21c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f21e:	f043 0210 	orr.w	r2, r3, #16
 800f222:	687b      	ldr	r3, [r7, #4]
 800f224:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800f226:	687b      	ldr	r3, [r7, #4]
 800f228:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800f22a:	f043 0201 	orr.w	r2, r3, #1
 800f22e:	687b      	ldr	r3, [r7, #4]
 800f230:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 800f232:	2301      	movs	r3, #1
 800f234:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800f236:	687b      	ldr	r3, [r7, #4]
 800f238:	681b      	ldr	r3, [r3, #0]
 800f23a:	4618      	mov	r0, r3
 800f23c:	f7ff ff62 	bl	800f104 <LL_ADC_REG_IsConversionOngoing>
 800f240:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800f242:	687b      	ldr	r3, [r7, #4]
 800f244:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f246:	f003 0310 	and.w	r3, r3, #16
 800f24a:	2b00      	cmp	r3, #0
 800f24c:	f040 813a 	bne.w	800f4c4 <HAL_ADC_Init+0x34c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800f250:	697b      	ldr	r3, [r7, #20]
 800f252:	2b00      	cmp	r3, #0
 800f254:	f040 8136 	bne.w	800f4c4 <HAL_ADC_Init+0x34c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800f258:	687b      	ldr	r3, [r7, #4]
 800f25a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f25c:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800f260:	f043 0202 	orr.w	r2, r3, #2
 800f264:	687b      	ldr	r3, [r7, #4]
 800f266:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800f268:	687b      	ldr	r3, [r7, #4]
 800f26a:	681b      	ldr	r3, [r3, #0]
 800f26c:	4618      	mov	r0, r3
 800f26e:	f7ff fefb 	bl	800f068 <LL_ADC_IsEnabled>
 800f272:	4603      	mov	r3, r0
 800f274:	2b00      	cmp	r3, #0
 800f276:	d137      	bne.n	800f2e8 <HAL_ADC_Init+0x170>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800f278:	687b      	ldr	r3, [r7, #4]
 800f27a:	681b      	ldr	r3, [r3, #0]
 800f27c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800f280:	d004      	beq.n	800f28c <HAL_ADC_Init+0x114>
 800f282:	687b      	ldr	r3, [r7, #4]
 800f284:	681b      	ldr	r3, [r3, #0]
 800f286:	4a75      	ldr	r2, [pc, #468]	; (800f45c <HAL_ADC_Init+0x2e4>)
 800f288:	4293      	cmp	r3, r2
 800f28a:	d10f      	bne.n	800f2ac <HAL_ADC_Init+0x134>
 800f28c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800f290:	f7ff feea 	bl	800f068 <LL_ADC_IsEnabled>
 800f294:	4604      	mov	r4, r0
 800f296:	4871      	ldr	r0, [pc, #452]	; (800f45c <HAL_ADC_Init+0x2e4>)
 800f298:	f7ff fee6 	bl	800f068 <LL_ADC_IsEnabled>
 800f29c:	4603      	mov	r3, r0
 800f29e:	4323      	orrs	r3, r4
 800f2a0:	2b00      	cmp	r3, #0
 800f2a2:	bf0c      	ite	eq
 800f2a4:	2301      	moveq	r3, #1
 800f2a6:	2300      	movne	r3, #0
 800f2a8:	b2db      	uxtb	r3, r3
 800f2aa:	e008      	b.n	800f2be <HAL_ADC_Init+0x146>
 800f2ac:	486c      	ldr	r0, [pc, #432]	; (800f460 <HAL_ADC_Init+0x2e8>)
 800f2ae:	f7ff fedb 	bl	800f068 <LL_ADC_IsEnabled>
 800f2b2:	4603      	mov	r3, r0
 800f2b4:	2b00      	cmp	r3, #0
 800f2b6:	bf0c      	ite	eq
 800f2b8:	2301      	moveq	r3, #1
 800f2ba:	2300      	movne	r3, #0
 800f2bc:	b2db      	uxtb	r3, r3
 800f2be:	2b00      	cmp	r3, #0
 800f2c0:	d012      	beq.n	800f2e8 <HAL_ADC_Init+0x170>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800f2c2:	687b      	ldr	r3, [r7, #4]
 800f2c4:	681b      	ldr	r3, [r3, #0]
 800f2c6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800f2ca:	d004      	beq.n	800f2d6 <HAL_ADC_Init+0x15e>
 800f2cc:	687b      	ldr	r3, [r7, #4]
 800f2ce:	681b      	ldr	r3, [r3, #0]
 800f2d0:	4a62      	ldr	r2, [pc, #392]	; (800f45c <HAL_ADC_Init+0x2e4>)
 800f2d2:	4293      	cmp	r3, r2
 800f2d4:	d101      	bne.n	800f2da <HAL_ADC_Init+0x162>
 800f2d6:	4a63      	ldr	r2, [pc, #396]	; (800f464 <HAL_ADC_Init+0x2ec>)
 800f2d8:	e000      	b.n	800f2dc <HAL_ADC_Init+0x164>
 800f2da:	4a63      	ldr	r2, [pc, #396]	; (800f468 <HAL_ADC_Init+0x2f0>)
 800f2dc:	687b      	ldr	r3, [r7, #4]
 800f2de:	685b      	ldr	r3, [r3, #4]
 800f2e0:	4619      	mov	r1, r3
 800f2e2:	4610      	mov	r0, r2
 800f2e4:	f7ff fcb6 	bl	800ec54 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800f2e8:	687b      	ldr	r3, [r7, #4]
 800f2ea:	7f5b      	ldrb	r3, [r3, #29]
 800f2ec:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 800f2ee:	687b      	ldr	r3, [r7, #4]
 800f2f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800f2f2:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 800f2f4:	687b      	ldr	r3, [r7, #4]
 800f2f6:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 800f2f8:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 800f2fa:	687b      	ldr	r3, [r7, #4]
 800f2fc:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 800f2fe:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800f300:	687b      	ldr	r3, [r7, #4]
 800f302:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800f306:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800f308:	4313      	orrs	r3, r2
 800f30a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800f30c:	687b      	ldr	r3, [r7, #4]
 800f30e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800f312:	2b01      	cmp	r3, #1
 800f314:	d106      	bne.n	800f324 <HAL_ADC_Init+0x1ac>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800f316:	687b      	ldr	r3, [r7, #4]
 800f318:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f31a:	3b01      	subs	r3, #1
 800f31c:	045b      	lsls	r3, r3, #17
 800f31e:	69ba      	ldr	r2, [r7, #24]
 800f320:	4313      	orrs	r3, r2
 800f322:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800f324:	687b      	ldr	r3, [r7, #4]
 800f326:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f328:	2b00      	cmp	r3, #0
 800f32a:	d009      	beq.n	800f340 <HAL_ADC_Init+0x1c8>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800f32c:	687b      	ldr	r3, [r7, #4]
 800f32e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f330:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 800f334:	687b      	ldr	r3, [r7, #4]
 800f336:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f338:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800f33a:	69ba      	ldr	r2, [r7, #24]
 800f33c:	4313      	orrs	r3, r2
 800f33e:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800f340:	687b      	ldr	r3, [r7, #4]
 800f342:	681b      	ldr	r3, [r3, #0]
 800f344:	68da      	ldr	r2, [r3, #12]
 800f346:	4b49      	ldr	r3, [pc, #292]	; (800f46c <HAL_ADC_Init+0x2f4>)
 800f348:	4013      	ands	r3, r2
 800f34a:	687a      	ldr	r2, [r7, #4]
 800f34c:	6812      	ldr	r2, [r2, #0]
 800f34e:	69b9      	ldr	r1, [r7, #24]
 800f350:	430b      	orrs	r3, r1
 800f352:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800f354:	687b      	ldr	r3, [r7, #4]
 800f356:	681b      	ldr	r3, [r3, #0]
 800f358:	691b      	ldr	r3, [r3, #16]
 800f35a:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 800f35e:	687b      	ldr	r3, [r7, #4]
 800f360:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800f362:	687b      	ldr	r3, [r7, #4]
 800f364:	681b      	ldr	r3, [r3, #0]
 800f366:	430a      	orrs	r2, r1
 800f368:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800f36a:	687b      	ldr	r3, [r7, #4]
 800f36c:	681b      	ldr	r3, [r3, #0]
 800f36e:	4618      	mov	r0, r3
 800f370:	f7ff fec8 	bl	800f104 <LL_ADC_REG_IsConversionOngoing>
 800f374:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800f376:	687b      	ldr	r3, [r7, #4]
 800f378:	681b      	ldr	r3, [r3, #0]
 800f37a:	4618      	mov	r0, r3
 800f37c:	f7ff fee9 	bl	800f152 <LL_ADC_INJ_IsConversionOngoing>
 800f380:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800f382:	693b      	ldr	r3, [r7, #16]
 800f384:	2b00      	cmp	r3, #0
 800f386:	d17b      	bne.n	800f480 <HAL_ADC_Init+0x308>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800f388:	68fb      	ldr	r3, [r7, #12]
 800f38a:	2b00      	cmp	r3, #0
 800f38c:	d178      	bne.n	800f480 <HAL_ADC_Init+0x308>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800f38e:	687b      	ldr	r3, [r7, #4]
 800f390:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800f392:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800f394:	687b      	ldr	r3, [r7, #4]
 800f396:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800f39a:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800f39c:	4313      	orrs	r3, r2
 800f39e:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800f3a0:	687b      	ldr	r3, [r7, #4]
 800f3a2:	681b      	ldr	r3, [r3, #0]
 800f3a4:	68db      	ldr	r3, [r3, #12]
 800f3a6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800f3aa:	f023 0302 	bic.w	r3, r3, #2
 800f3ae:	687a      	ldr	r2, [r7, #4]
 800f3b0:	6812      	ldr	r2, [r2, #0]
 800f3b2:	69b9      	ldr	r1, [r7, #24]
 800f3b4:	430b      	orrs	r3, r1
 800f3b6:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 800f3b8:	687b      	ldr	r3, [r7, #4]
 800f3ba:	691b      	ldr	r3, [r3, #16]
 800f3bc:	2b00      	cmp	r3, #0
 800f3be:	d017      	beq.n	800f3f0 <HAL_ADC_Init+0x278>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800f3c0:	687b      	ldr	r3, [r7, #4]
 800f3c2:	681b      	ldr	r3, [r3, #0]
 800f3c4:	691a      	ldr	r2, [r3, #16]
 800f3c6:	687b      	ldr	r3, [r7, #4]
 800f3c8:	681b      	ldr	r3, [r3, #0]
 800f3ca:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800f3ce:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 800f3d0:	687b      	ldr	r3, [r7, #4]
 800f3d2:	681b      	ldr	r3, [r3, #0]
 800f3d4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800f3d8:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800f3dc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800f3e0:	687a      	ldr	r2, [r7, #4]
 800f3e2:	6911      	ldr	r1, [r2, #16]
 800f3e4:	687a      	ldr	r2, [r7, #4]
 800f3e6:	6812      	ldr	r2, [r2, #0]
 800f3e8:	430b      	orrs	r3, r1
 800f3ea:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 800f3ee:	e013      	b.n	800f418 <HAL_ADC_Init+0x2a0>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800f3f0:	687b      	ldr	r3, [r7, #4]
 800f3f2:	681b      	ldr	r3, [r3, #0]
 800f3f4:	691a      	ldr	r2, [r3, #16]
 800f3f6:	687b      	ldr	r3, [r7, #4]
 800f3f8:	681b      	ldr	r3, [r3, #0]
 800f3fa:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800f3fe:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 800f400:	687b      	ldr	r3, [r7, #4]
 800f402:	681b      	ldr	r3, [r3, #0]
 800f404:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800f408:	687a      	ldr	r2, [r7, #4]
 800f40a:	6812      	ldr	r2, [r2, #0]
 800f40c:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800f410:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800f414:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 800f418:	687b      	ldr	r3, [r7, #4]
 800f41a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800f41e:	2b01      	cmp	r3, #1
 800f420:	d126      	bne.n	800f470 <HAL_ADC_Init+0x2f8>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800f422:	687b      	ldr	r3, [r7, #4]
 800f424:	681b      	ldr	r3, [r3, #0]
 800f426:	691b      	ldr	r3, [r3, #16]
 800f428:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800f42c:	f023 0304 	bic.w	r3, r3, #4
 800f430:	687a      	ldr	r2, [r7, #4]
 800f432:	6c51      	ldr	r1, [r2, #68]	; 0x44
 800f434:	687a      	ldr	r2, [r7, #4]
 800f436:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800f438:	4311      	orrs	r1, r2
 800f43a:	687a      	ldr	r2, [r7, #4]
 800f43c:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800f43e:	4311      	orrs	r1, r2
 800f440:	687a      	ldr	r2, [r7, #4]
 800f442:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800f444:	430a      	orrs	r2, r1
 800f446:	431a      	orrs	r2, r3
 800f448:	687b      	ldr	r3, [r7, #4]
 800f44a:	681b      	ldr	r3, [r3, #0]
 800f44c:	f042 0201 	orr.w	r2, r2, #1
 800f450:	611a      	str	r2, [r3, #16]
 800f452:	e015      	b.n	800f480 <HAL_ADC_Init+0x308>
 800f454:	20000020 	.word	0x20000020
 800f458:	053e2d63 	.word	0x053e2d63
 800f45c:	50000100 	.word	0x50000100
 800f460:	50000400 	.word	0x50000400
 800f464:	50000300 	.word	0x50000300
 800f468:	50000700 	.word	0x50000700
 800f46c:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800f470:	687b      	ldr	r3, [r7, #4]
 800f472:	681b      	ldr	r3, [r3, #0]
 800f474:	691a      	ldr	r2, [r3, #16]
 800f476:	687b      	ldr	r3, [r7, #4]
 800f478:	681b      	ldr	r3, [r3, #0]
 800f47a:	f022 0201 	bic.w	r2, r2, #1
 800f47e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800f480:	687b      	ldr	r3, [r7, #4]
 800f482:	695b      	ldr	r3, [r3, #20]
 800f484:	2b01      	cmp	r3, #1
 800f486:	d10c      	bne.n	800f4a2 <HAL_ADC_Init+0x32a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800f488:	687b      	ldr	r3, [r7, #4]
 800f48a:	681b      	ldr	r3, [r3, #0]
 800f48c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f48e:	f023 010f 	bic.w	r1, r3, #15
 800f492:	687b      	ldr	r3, [r7, #4]
 800f494:	6a1b      	ldr	r3, [r3, #32]
 800f496:	1e5a      	subs	r2, r3, #1
 800f498:	687b      	ldr	r3, [r7, #4]
 800f49a:	681b      	ldr	r3, [r3, #0]
 800f49c:	430a      	orrs	r2, r1
 800f49e:	631a      	str	r2, [r3, #48]	; 0x30
 800f4a0:	e007      	b.n	800f4b2 <HAL_ADC_Init+0x33a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800f4a2:	687b      	ldr	r3, [r7, #4]
 800f4a4:	681b      	ldr	r3, [r3, #0]
 800f4a6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800f4a8:	687b      	ldr	r3, [r7, #4]
 800f4aa:	681b      	ldr	r3, [r3, #0]
 800f4ac:	f022 020f 	bic.w	r2, r2, #15
 800f4b0:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800f4b2:	687b      	ldr	r3, [r7, #4]
 800f4b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f4b6:	f023 0303 	bic.w	r3, r3, #3
 800f4ba:	f043 0201 	orr.w	r2, r3, #1
 800f4be:	687b      	ldr	r3, [r7, #4]
 800f4c0:	65da      	str	r2, [r3, #92]	; 0x5c
 800f4c2:	e007      	b.n	800f4d4 <HAL_ADC_Init+0x35c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800f4c4:	687b      	ldr	r3, [r7, #4]
 800f4c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f4c8:	f043 0210 	orr.w	r2, r3, #16
 800f4cc:	687b      	ldr	r3, [r7, #4]
 800f4ce:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 800f4d0:	2301      	movs	r3, #1
 800f4d2:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800f4d4:	7ffb      	ldrb	r3, [r7, #31]
}
 800f4d6:	4618      	mov	r0, r3
 800f4d8:	3724      	adds	r7, #36	; 0x24
 800f4da:	46bd      	mov	sp, r7
 800f4dc:	bd90      	pop	{r4, r7, pc}
 800f4de:	bf00      	nop

0800f4e0 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 800f4e0:	b580      	push	{r7, lr}
 800f4e2:	b086      	sub	sp, #24
 800f4e4:	af00      	add	r7, sp, #0
 800f4e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800f4e8:	687b      	ldr	r3, [r7, #4]
 800f4ea:	681b      	ldr	r3, [r3, #0]
 800f4ec:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800f4f0:	d004      	beq.n	800f4fc <HAL_ADC_Start+0x1c>
 800f4f2:	687b      	ldr	r3, [r7, #4]
 800f4f4:	681b      	ldr	r3, [r3, #0]
 800f4f6:	4a5c      	ldr	r2, [pc, #368]	; (800f668 <HAL_ADC_Start+0x188>)
 800f4f8:	4293      	cmp	r3, r2
 800f4fa:	d101      	bne.n	800f500 <HAL_ADC_Start+0x20>
 800f4fc:	4b5b      	ldr	r3, [pc, #364]	; (800f66c <HAL_ADC_Start+0x18c>)
 800f4fe:	e000      	b.n	800f502 <HAL_ADC_Start+0x22>
 800f500:	4b5b      	ldr	r3, [pc, #364]	; (800f670 <HAL_ADC_Start+0x190>)
 800f502:	4618      	mov	r0, r3
 800f504:	f7ff fd1e 	bl	800ef44 <LL_ADC_GetMultimode>
 800f508:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800f50a:	687b      	ldr	r3, [r7, #4]
 800f50c:	681b      	ldr	r3, [r3, #0]
 800f50e:	4618      	mov	r0, r3
 800f510:	f7ff fdf8 	bl	800f104 <LL_ADC_REG_IsConversionOngoing>
 800f514:	4603      	mov	r3, r0
 800f516:	2b00      	cmp	r3, #0
 800f518:	f040 809f 	bne.w	800f65a <HAL_ADC_Start+0x17a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800f51c:	687b      	ldr	r3, [r7, #4]
 800f51e:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800f522:	2b01      	cmp	r3, #1
 800f524:	d101      	bne.n	800f52a <HAL_ADC_Start+0x4a>
 800f526:	2302      	movs	r3, #2
 800f528:	e09a      	b.n	800f660 <HAL_ADC_Start+0x180>
 800f52a:	687b      	ldr	r3, [r7, #4]
 800f52c:	2201      	movs	r2, #1
 800f52e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800f532:	6878      	ldr	r0, [r7, #4]
 800f534:	f001 f96a 	bl	801080c <ADC_Enable>
 800f538:	4603      	mov	r3, r0
 800f53a:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800f53c:	7dfb      	ldrb	r3, [r7, #23]
 800f53e:	2b00      	cmp	r3, #0
 800f540:	f040 8086 	bne.w	800f650 <HAL_ADC_Start+0x170>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800f544:	687b      	ldr	r3, [r7, #4]
 800f546:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f548:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800f54c:	f023 0301 	bic.w	r3, r3, #1
 800f550:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800f554:	687b      	ldr	r3, [r7, #4]
 800f556:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800f558:	687b      	ldr	r3, [r7, #4]
 800f55a:	681b      	ldr	r3, [r3, #0]
 800f55c:	4a42      	ldr	r2, [pc, #264]	; (800f668 <HAL_ADC_Start+0x188>)
 800f55e:	4293      	cmp	r3, r2
 800f560:	d002      	beq.n	800f568 <HAL_ADC_Start+0x88>
 800f562:	687b      	ldr	r3, [r7, #4]
 800f564:	681b      	ldr	r3, [r3, #0]
 800f566:	e001      	b.n	800f56c <HAL_ADC_Start+0x8c>
 800f568:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800f56c:	687a      	ldr	r2, [r7, #4]
 800f56e:	6812      	ldr	r2, [r2, #0]
 800f570:	4293      	cmp	r3, r2
 800f572:	d002      	beq.n	800f57a <HAL_ADC_Start+0x9a>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800f574:	693b      	ldr	r3, [r7, #16]
 800f576:	2b00      	cmp	r3, #0
 800f578:	d105      	bne.n	800f586 <HAL_ADC_Start+0xa6>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800f57a:	687b      	ldr	r3, [r7, #4]
 800f57c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f57e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800f582:	687b      	ldr	r3, [r7, #4]
 800f584:	65da      	str	r2, [r3, #92]	; 0x5c
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800f586:	687b      	ldr	r3, [r7, #4]
 800f588:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f58a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800f58e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f592:	d106      	bne.n	800f5a2 <HAL_ADC_Start+0xc2>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800f594:	687b      	ldr	r3, [r7, #4]
 800f596:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800f598:	f023 0206 	bic.w	r2, r3, #6
 800f59c:	687b      	ldr	r3, [r7, #4]
 800f59e:	661a      	str	r2, [r3, #96]	; 0x60
 800f5a0:	e002      	b.n	800f5a8 <HAL_ADC_Start+0xc8>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800f5a2:	687b      	ldr	r3, [r7, #4]
 800f5a4:	2200      	movs	r2, #0
 800f5a6:	661a      	str	r2, [r3, #96]	; 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800f5a8:	687b      	ldr	r3, [r7, #4]
 800f5aa:	681b      	ldr	r3, [r3, #0]
 800f5ac:	221c      	movs	r2, #28
 800f5ae:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800f5b0:	687b      	ldr	r3, [r7, #4]
 800f5b2:	2200      	movs	r2, #0
 800f5b4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800f5b8:	687b      	ldr	r3, [r7, #4]
 800f5ba:	681b      	ldr	r3, [r3, #0]
 800f5bc:	4a2a      	ldr	r2, [pc, #168]	; (800f668 <HAL_ADC_Start+0x188>)
 800f5be:	4293      	cmp	r3, r2
 800f5c0:	d002      	beq.n	800f5c8 <HAL_ADC_Start+0xe8>
 800f5c2:	687b      	ldr	r3, [r7, #4]
 800f5c4:	681b      	ldr	r3, [r3, #0]
 800f5c6:	e001      	b.n	800f5cc <HAL_ADC_Start+0xec>
 800f5c8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800f5cc:	687a      	ldr	r2, [r7, #4]
 800f5ce:	6812      	ldr	r2, [r2, #0]
 800f5d0:	4293      	cmp	r3, r2
 800f5d2:	d008      	beq.n	800f5e6 <HAL_ADC_Start+0x106>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800f5d4:	693b      	ldr	r3, [r7, #16]
 800f5d6:	2b00      	cmp	r3, #0
 800f5d8:	d005      	beq.n	800f5e6 <HAL_ADC_Start+0x106>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800f5da:	693b      	ldr	r3, [r7, #16]
 800f5dc:	2b05      	cmp	r3, #5
 800f5de:	d002      	beq.n	800f5e6 <HAL_ADC_Start+0x106>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800f5e0:	693b      	ldr	r3, [r7, #16]
 800f5e2:	2b09      	cmp	r3, #9
 800f5e4:	d114      	bne.n	800f610 <HAL_ADC_Start+0x130>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800f5e6:	687b      	ldr	r3, [r7, #4]
 800f5e8:	681b      	ldr	r3, [r3, #0]
 800f5ea:	68db      	ldr	r3, [r3, #12]
 800f5ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800f5f0:	2b00      	cmp	r3, #0
 800f5f2:	d007      	beq.n	800f604 <HAL_ADC_Start+0x124>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800f5f4:	687b      	ldr	r3, [r7, #4]
 800f5f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f5f8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800f5fc:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800f600:	687b      	ldr	r3, [r7, #4]
 800f602:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800f604:	687b      	ldr	r3, [r7, #4]
 800f606:	681b      	ldr	r3, [r3, #0]
 800f608:	4618      	mov	r0, r3
 800f60a:	f7ff fd53 	bl	800f0b4 <LL_ADC_REG_StartConversion>
 800f60e:	e026      	b.n	800f65e <HAL_ADC_Start+0x17e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800f610:	687b      	ldr	r3, [r7, #4]
 800f612:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f614:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800f618:	687b      	ldr	r3, [r7, #4]
 800f61a:	65da      	str	r2, [r3, #92]	; 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800f61c:	687b      	ldr	r3, [r7, #4]
 800f61e:	681b      	ldr	r3, [r3, #0]
 800f620:	4a11      	ldr	r2, [pc, #68]	; (800f668 <HAL_ADC_Start+0x188>)
 800f622:	4293      	cmp	r3, r2
 800f624:	d002      	beq.n	800f62c <HAL_ADC_Start+0x14c>
 800f626:	687b      	ldr	r3, [r7, #4]
 800f628:	681b      	ldr	r3, [r3, #0]
 800f62a:	e001      	b.n	800f630 <HAL_ADC_Start+0x150>
 800f62c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800f630:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800f632:	68fb      	ldr	r3, [r7, #12]
 800f634:	68db      	ldr	r3, [r3, #12]
 800f636:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800f63a:	2b00      	cmp	r3, #0
 800f63c:	d00f      	beq.n	800f65e <HAL_ADC_Start+0x17e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800f63e:	687b      	ldr	r3, [r7, #4]
 800f640:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f642:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800f646:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800f64a:	687b      	ldr	r3, [r7, #4]
 800f64c:	65da      	str	r2, [r3, #92]	; 0x5c
 800f64e:	e006      	b.n	800f65e <HAL_ADC_Start+0x17e>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800f650:	687b      	ldr	r3, [r7, #4]
 800f652:	2200      	movs	r2, #0
 800f654:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 800f658:	e001      	b.n	800f65e <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800f65a:	2302      	movs	r3, #2
 800f65c:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800f65e:	7dfb      	ldrb	r3, [r7, #23]
}
 800f660:	4618      	mov	r0, r3
 800f662:	3718      	adds	r7, #24
 800f664:	46bd      	mov	sp, r7
 800f666:	bd80      	pop	{r7, pc}
 800f668:	50000100 	.word	0x50000100
 800f66c:	50000300 	.word	0x50000300
 800f670:	50000700 	.word	0x50000700

0800f674 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 800f674:	b580      	push	{r7, lr}
 800f676:	b084      	sub	sp, #16
 800f678:	af00      	add	r7, sp, #0
 800f67a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800f67c:	687b      	ldr	r3, [r7, #4]
 800f67e:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800f682:	2b01      	cmp	r3, #1
 800f684:	d101      	bne.n	800f68a <HAL_ADC_Stop+0x16>
 800f686:	2302      	movs	r3, #2
 800f688:	e023      	b.n	800f6d2 <HAL_ADC_Stop+0x5e>
 800f68a:	687b      	ldr	r3, [r7, #4]
 800f68c:	2201      	movs	r2, #1
 800f68e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 800f692:	2103      	movs	r1, #3
 800f694:	6878      	ldr	r0, [r7, #4]
 800f696:	f000 fffd 	bl	8010694 <ADC_ConversionStop>
 800f69a:	4603      	mov	r3, r0
 800f69c:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800f69e:	7bfb      	ldrb	r3, [r7, #15]
 800f6a0:	2b00      	cmp	r3, #0
 800f6a2:	d111      	bne.n	800f6c8 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 800f6a4:	6878      	ldr	r0, [r7, #4]
 800f6a6:	f001 f913 	bl	80108d0 <ADC_Disable>
 800f6aa:	4603      	mov	r3, r0
 800f6ac:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800f6ae:	7bfb      	ldrb	r3, [r7, #15]
 800f6b0:	2b00      	cmp	r3, #0
 800f6b2:	d109      	bne.n	800f6c8 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800f6b4:	687b      	ldr	r3, [r7, #4]
 800f6b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f6b8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800f6bc:	f023 0301 	bic.w	r3, r3, #1
 800f6c0:	f043 0201 	orr.w	r2, r3, #1
 800f6c4:	687b      	ldr	r3, [r7, #4]
 800f6c6:	65da      	str	r2, [r3, #92]	; 0x5c
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800f6c8:	687b      	ldr	r3, [r7, #4]
 800f6ca:	2200      	movs	r2, #0
 800f6cc:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 800f6d0:	7bfb      	ldrb	r3, [r7, #15]
}
 800f6d2:	4618      	mov	r0, r3
 800f6d4:	3710      	adds	r7, #16
 800f6d6:	46bd      	mov	sp, r7
 800f6d8:	bd80      	pop	{r7, pc}
	...

0800f6dc <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800f6dc:	b580      	push	{r7, lr}
 800f6de:	b088      	sub	sp, #32
 800f6e0:	af00      	add	r7, sp, #0
 800f6e2:	6078      	str	r0, [r7, #4]
 800f6e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800f6e6:	687b      	ldr	r3, [r7, #4]
 800f6e8:	681b      	ldr	r3, [r3, #0]
 800f6ea:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800f6ee:	d004      	beq.n	800f6fa <HAL_ADC_PollForConversion+0x1e>
 800f6f0:	687b      	ldr	r3, [r7, #4]
 800f6f2:	681b      	ldr	r3, [r3, #0]
 800f6f4:	4a70      	ldr	r2, [pc, #448]	; (800f8b8 <HAL_ADC_PollForConversion+0x1dc>)
 800f6f6:	4293      	cmp	r3, r2
 800f6f8:	d101      	bne.n	800f6fe <HAL_ADC_PollForConversion+0x22>
 800f6fa:	4b70      	ldr	r3, [pc, #448]	; (800f8bc <HAL_ADC_PollForConversion+0x1e0>)
 800f6fc:	e000      	b.n	800f700 <HAL_ADC_PollForConversion+0x24>
 800f6fe:	4b70      	ldr	r3, [pc, #448]	; (800f8c0 <HAL_ADC_PollForConversion+0x1e4>)
 800f700:	4618      	mov	r0, r3
 800f702:	f7ff fc1f 	bl	800ef44 <LL_ADC_GetMultimode>
 800f706:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800f708:	687b      	ldr	r3, [r7, #4]
 800f70a:	699b      	ldr	r3, [r3, #24]
 800f70c:	2b08      	cmp	r3, #8
 800f70e:	d102      	bne.n	800f716 <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 800f710:	2308      	movs	r3, #8
 800f712:	61fb      	str	r3, [r7, #28]
 800f714:	e037      	b.n	800f786 <HAL_ADC_PollForConversion+0xaa>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800f716:	697b      	ldr	r3, [r7, #20]
 800f718:	2b00      	cmp	r3, #0
 800f71a:	d005      	beq.n	800f728 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800f71c:	697b      	ldr	r3, [r7, #20]
 800f71e:	2b05      	cmp	r3, #5
 800f720:	d002      	beq.n	800f728 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800f722:	697b      	ldr	r3, [r7, #20]
 800f724:	2b09      	cmp	r3, #9
 800f726:	d111      	bne.n	800f74c <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800f728:	687b      	ldr	r3, [r7, #4]
 800f72a:	681b      	ldr	r3, [r3, #0]
 800f72c:	68db      	ldr	r3, [r3, #12]
 800f72e:	f003 0301 	and.w	r3, r3, #1
 800f732:	2b00      	cmp	r3, #0
 800f734:	d007      	beq.n	800f746 <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800f736:	687b      	ldr	r3, [r7, #4]
 800f738:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f73a:	f043 0220 	orr.w	r2, r3, #32
 800f73e:	687b      	ldr	r3, [r7, #4]
 800f740:	65da      	str	r2, [r3, #92]	; 0x5c
        return HAL_ERROR;
 800f742:	2301      	movs	r3, #1
 800f744:	e0b3      	b.n	800f8ae <HAL_ADC_PollForConversion+0x1d2>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800f746:	2304      	movs	r3, #4
 800f748:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800f74a:	e01c      	b.n	800f786 <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800f74c:	687b      	ldr	r3, [r7, #4]
 800f74e:	681b      	ldr	r3, [r3, #0]
 800f750:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800f754:	d004      	beq.n	800f760 <HAL_ADC_PollForConversion+0x84>
 800f756:	687b      	ldr	r3, [r7, #4]
 800f758:	681b      	ldr	r3, [r3, #0]
 800f75a:	4a57      	ldr	r2, [pc, #348]	; (800f8b8 <HAL_ADC_PollForConversion+0x1dc>)
 800f75c:	4293      	cmp	r3, r2
 800f75e:	d101      	bne.n	800f764 <HAL_ADC_PollForConversion+0x88>
 800f760:	4b56      	ldr	r3, [pc, #344]	; (800f8bc <HAL_ADC_PollForConversion+0x1e0>)
 800f762:	e000      	b.n	800f766 <HAL_ADC_PollForConversion+0x8a>
 800f764:	4b56      	ldr	r3, [pc, #344]	; (800f8c0 <HAL_ADC_PollForConversion+0x1e4>)
 800f766:	4618      	mov	r0, r3
 800f768:	f7ff fbfa 	bl	800ef60 <LL_ADC_GetMultiDMATransfer>
 800f76c:	4603      	mov	r3, r0
 800f76e:	2b00      	cmp	r3, #0
 800f770:	d007      	beq.n	800f782 <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800f772:	687b      	ldr	r3, [r7, #4]
 800f774:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f776:	f043 0220 	orr.w	r2, r3, #32
 800f77a:	687b      	ldr	r3, [r7, #4]
 800f77c:	65da      	str	r2, [r3, #92]	; 0x5c
        return HAL_ERROR;
 800f77e:	2301      	movs	r3, #1
 800f780:	e095      	b.n	800f8ae <HAL_ADC_PollForConversion+0x1d2>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800f782:	2304      	movs	r3, #4
 800f784:	61fb      	str	r3, [r7, #28]
    }
#endif
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800f786:	f7ff fa37 	bl	800ebf8 <HAL_GetTick>
 800f78a:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800f78c:	e021      	b.n	800f7d2 <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800f78e:	683b      	ldr	r3, [r7, #0]
 800f790:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f794:	d01d      	beq.n	800f7d2 <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800f796:	f7ff fa2f 	bl	800ebf8 <HAL_GetTick>
 800f79a:	4602      	mov	r2, r0
 800f79c:	693b      	ldr	r3, [r7, #16]
 800f79e:	1ad3      	subs	r3, r2, r3
 800f7a0:	683a      	ldr	r2, [r7, #0]
 800f7a2:	429a      	cmp	r2, r3
 800f7a4:	d302      	bcc.n	800f7ac <HAL_ADC_PollForConversion+0xd0>
 800f7a6:	683b      	ldr	r3, [r7, #0]
 800f7a8:	2b00      	cmp	r3, #0
 800f7aa:	d112      	bne.n	800f7d2 <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800f7ac:	687b      	ldr	r3, [r7, #4]
 800f7ae:	681b      	ldr	r3, [r3, #0]
 800f7b0:	681a      	ldr	r2, [r3, #0]
 800f7b2:	69fb      	ldr	r3, [r7, #28]
 800f7b4:	4013      	ands	r3, r2
 800f7b6:	2b00      	cmp	r3, #0
 800f7b8:	d10b      	bne.n	800f7d2 <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800f7ba:	687b      	ldr	r3, [r7, #4]
 800f7bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f7be:	f043 0204 	orr.w	r2, r3, #4
 800f7c2:	687b      	ldr	r3, [r7, #4]
 800f7c4:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800f7c6:	687b      	ldr	r3, [r7, #4]
 800f7c8:	2200      	movs	r2, #0
 800f7ca:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

          return HAL_TIMEOUT;
 800f7ce:	2303      	movs	r3, #3
 800f7d0:	e06d      	b.n	800f8ae <HAL_ADC_PollForConversion+0x1d2>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800f7d2:	687b      	ldr	r3, [r7, #4]
 800f7d4:	681b      	ldr	r3, [r3, #0]
 800f7d6:	681a      	ldr	r2, [r3, #0]
 800f7d8:	69fb      	ldr	r3, [r7, #28]
 800f7da:	4013      	ands	r3, r2
 800f7dc:	2b00      	cmp	r3, #0
 800f7de:	d0d6      	beq.n	800f78e <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800f7e0:	687b      	ldr	r3, [r7, #4]
 800f7e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f7e4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800f7e8:	687b      	ldr	r3, [r7, #4]
 800f7ea:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800f7ec:	687b      	ldr	r3, [r7, #4]
 800f7ee:	681b      	ldr	r3, [r3, #0]
 800f7f0:	4618      	mov	r0, r3
 800f7f2:	f7ff fb01 	bl	800edf8 <LL_ADC_REG_IsTriggerSourceSWStart>
 800f7f6:	4603      	mov	r3, r0
 800f7f8:	2b00      	cmp	r3, #0
 800f7fa:	d01c      	beq.n	800f836 <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 800f7fc:	687b      	ldr	r3, [r7, #4]
 800f7fe:	7f5b      	ldrb	r3, [r3, #29]
 800f800:	2b00      	cmp	r3, #0
 800f802:	d118      	bne.n	800f836 <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800f804:	687b      	ldr	r3, [r7, #4]
 800f806:	681b      	ldr	r3, [r3, #0]
 800f808:	681b      	ldr	r3, [r3, #0]
 800f80a:	f003 0308 	and.w	r3, r3, #8
 800f80e:	2b08      	cmp	r3, #8
 800f810:	d111      	bne.n	800f836 <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800f812:	687b      	ldr	r3, [r7, #4]
 800f814:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f816:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800f81a:	687b      	ldr	r3, [r7, #4]
 800f81c:	65da      	str	r2, [r3, #92]	; 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800f81e:	687b      	ldr	r3, [r7, #4]
 800f820:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f822:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800f826:	2b00      	cmp	r3, #0
 800f828:	d105      	bne.n	800f836 <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800f82a:	687b      	ldr	r3, [r7, #4]
 800f82c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f82e:	f043 0201 	orr.w	r2, r3, #1
 800f832:	687b      	ldr	r3, [r7, #4]
 800f834:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800f836:	687b      	ldr	r3, [r7, #4]
 800f838:	681b      	ldr	r3, [r3, #0]
 800f83a:	4a1f      	ldr	r2, [pc, #124]	; (800f8b8 <HAL_ADC_PollForConversion+0x1dc>)
 800f83c:	4293      	cmp	r3, r2
 800f83e:	d002      	beq.n	800f846 <HAL_ADC_PollForConversion+0x16a>
 800f840:	687b      	ldr	r3, [r7, #4]
 800f842:	681b      	ldr	r3, [r3, #0]
 800f844:	e001      	b.n	800f84a <HAL_ADC_PollForConversion+0x16e>
 800f846:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800f84a:	687a      	ldr	r2, [r7, #4]
 800f84c:	6812      	ldr	r2, [r2, #0]
 800f84e:	4293      	cmp	r3, r2
 800f850:	d008      	beq.n	800f864 <HAL_ADC_PollForConversion+0x188>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800f852:	697b      	ldr	r3, [r7, #20]
 800f854:	2b00      	cmp	r3, #0
 800f856:	d005      	beq.n	800f864 <HAL_ADC_PollForConversion+0x188>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800f858:	697b      	ldr	r3, [r7, #20]
 800f85a:	2b05      	cmp	r3, #5
 800f85c:	d002      	beq.n	800f864 <HAL_ADC_PollForConversion+0x188>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800f85e:	697b      	ldr	r3, [r7, #20]
 800f860:	2b09      	cmp	r3, #9
 800f862:	d104      	bne.n	800f86e <HAL_ADC_PollForConversion+0x192>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800f864:	687b      	ldr	r3, [r7, #4]
 800f866:	681b      	ldr	r3, [r3, #0]
 800f868:	68db      	ldr	r3, [r3, #12]
 800f86a:	61bb      	str	r3, [r7, #24]
 800f86c:	e00d      	b.n	800f88a <HAL_ADC_PollForConversion+0x1ae>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800f86e:	687b      	ldr	r3, [r7, #4]
 800f870:	681b      	ldr	r3, [r3, #0]
 800f872:	4a11      	ldr	r2, [pc, #68]	; (800f8b8 <HAL_ADC_PollForConversion+0x1dc>)
 800f874:	4293      	cmp	r3, r2
 800f876:	d002      	beq.n	800f87e <HAL_ADC_PollForConversion+0x1a2>
 800f878:	687b      	ldr	r3, [r7, #4]
 800f87a:	681b      	ldr	r3, [r3, #0]
 800f87c:	e001      	b.n	800f882 <HAL_ADC_PollForConversion+0x1a6>
 800f87e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800f882:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800f884:	68fb      	ldr	r3, [r7, #12]
 800f886:	68db      	ldr	r3, [r3, #12]
 800f888:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 800f88a:	69fb      	ldr	r3, [r7, #28]
 800f88c:	2b08      	cmp	r3, #8
 800f88e:	d104      	bne.n	800f89a <HAL_ADC_PollForConversion+0x1be>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 800f890:	687b      	ldr	r3, [r7, #4]
 800f892:	681b      	ldr	r3, [r3, #0]
 800f894:	2208      	movs	r2, #8
 800f896:	601a      	str	r2, [r3, #0]
 800f898:	e008      	b.n	800f8ac <HAL_ADC_PollForConversion+0x1d0>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 800f89a:	69bb      	ldr	r3, [r7, #24]
 800f89c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800f8a0:	2b00      	cmp	r3, #0
 800f8a2:	d103      	bne.n	800f8ac <HAL_ADC_PollForConversion+0x1d0>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800f8a4:	687b      	ldr	r3, [r7, #4]
 800f8a6:	681b      	ldr	r3, [r3, #0]
 800f8a8:	220c      	movs	r2, #12
 800f8aa:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 800f8ac:	2300      	movs	r3, #0
}
 800f8ae:	4618      	mov	r0, r3
 800f8b0:	3720      	adds	r7, #32
 800f8b2:	46bd      	mov	sp, r7
 800f8b4:	bd80      	pop	{r7, pc}
 800f8b6:	bf00      	nop
 800f8b8:	50000100 	.word	0x50000100
 800f8bc:	50000300 	.word	0x50000300
 800f8c0:	50000700 	.word	0x50000700

0800f8c4 <HAL_ADC_Stop_DMA>:
  *         For multimode, the dedicated HAL_ADCEx_MultiModeStop_DMA() API must be used.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 800f8c4:	b580      	push	{r7, lr}
 800f8c6:	b084      	sub	sp, #16
 800f8c8:	af00      	add	r7, sp, #0
 800f8ca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800f8cc:	687b      	ldr	r3, [r7, #4]
 800f8ce:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800f8d2:	2b01      	cmp	r3, #1
 800f8d4:	d101      	bne.n	800f8da <HAL_ADC_Stop_DMA+0x16>
 800f8d6:	2302      	movs	r3, #2
 800f8d8:	e051      	b.n	800f97e <HAL_ADC_Stop_DMA+0xba>
 800f8da:	687b      	ldr	r3, [r7, #4]
 800f8dc:	2201      	movs	r2, #1
 800f8de:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* 1. Stop potential ADC group regular conversion on going */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 800f8e2:	2103      	movs	r1, #3
 800f8e4:	6878      	ldr	r0, [r7, #4]
 800f8e6:	f000 fed5 	bl	8010694 <ADC_ConversionStop>
 800f8ea:	4603      	mov	r3, r0
 800f8ec:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800f8ee:	7bfb      	ldrb	r3, [r7, #15]
 800f8f0:	2b00      	cmp	r3, #0
 800f8f2:	d13f      	bne.n	800f974 <HAL_ADC_Stop_DMA+0xb0>
  {
    /* Disable ADC DMA (ADC DMA configuration of continuous requests is kept) */
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800f8f4:	687b      	ldr	r3, [r7, #4]
 800f8f6:	681b      	ldr	r3, [r3, #0]
 800f8f8:	68da      	ldr	r2, [r3, #12]
 800f8fa:	687b      	ldr	r3, [r7, #4]
 800f8fc:	681b      	ldr	r3, [r3, #0]
 800f8fe:	f022 0201 	bic.w	r2, r2, #1
 800f902:	60da      	str	r2, [r3, #12]

    /* Disable the DMA channel (in case of DMA in circular mode or stop       */
    /* while DMA transfer is on going)                                        */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 800f904:	687b      	ldr	r3, [r7, #4]
 800f906:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f908:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800f90c:	b2db      	uxtb	r3, r3
 800f90e:	2b02      	cmp	r3, #2
 800f910:	d10f      	bne.n	800f932 <HAL_ADC_Stop_DMA+0x6e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 800f912:	687b      	ldr	r3, [r7, #4]
 800f914:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f916:	4618      	mov	r0, r3
 800f918:	f001 fa24 	bl	8010d64 <HAL_DMA_Abort>
 800f91c:	4603      	mov	r3, r0
 800f91e:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 800f920:	7bfb      	ldrb	r3, [r7, #15]
 800f922:	2b00      	cmp	r3, #0
 800f924:	d005      	beq.n	800f932 <HAL_ADC_Stop_DMA+0x6e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800f926:	687b      	ldr	r3, [r7, #4]
 800f928:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f92a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800f92e:	687b      	ldr	r3, [r7, #4]
 800f930:	65da      	str	r2, [r3, #92]	; 0x5c
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 800f932:	687b      	ldr	r3, [r7, #4]
 800f934:	681b      	ldr	r3, [r3, #0]
 800f936:	685a      	ldr	r2, [r3, #4]
 800f938:	687b      	ldr	r3, [r7, #4]
 800f93a:	681b      	ldr	r3, [r3, #0]
 800f93c:	f022 0210 	bic.w	r2, r2, #16
 800f940:	605a      	str	r2, [r3, #4]

    /* 2. Disable the ADC peripheral */
    /* Update "tmp_hal_status" only if DMA channel disabling passed,          */
    /* to keep in memory a potential failing status.                          */
    if (tmp_hal_status == HAL_OK)
 800f942:	7bfb      	ldrb	r3, [r7, #15]
 800f944:	2b00      	cmp	r3, #0
 800f946:	d105      	bne.n	800f954 <HAL_ADC_Stop_DMA+0x90>
    {
      tmp_hal_status = ADC_Disable(hadc);
 800f948:	6878      	ldr	r0, [r7, #4]
 800f94a:	f000 ffc1 	bl	80108d0 <ADC_Disable>
 800f94e:	4603      	mov	r3, r0
 800f950:	73fb      	strb	r3, [r7, #15]
 800f952:	e002      	b.n	800f95a <HAL_ADC_Stop_DMA+0x96>
    }
    else
    {
      (void)ADC_Disable(hadc);
 800f954:	6878      	ldr	r0, [r7, #4]
 800f956:	f000 ffbb 	bl	80108d0 <ADC_Disable>
    }

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800f95a:	7bfb      	ldrb	r3, [r7, #15]
 800f95c:	2b00      	cmp	r3, #0
 800f95e:	d109      	bne.n	800f974 <HAL_ADC_Stop_DMA+0xb0>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800f960:	687b      	ldr	r3, [r7, #4]
 800f962:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f964:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800f968:	f023 0301 	bic.w	r3, r3, #1
 800f96c:	f043 0201 	orr.w	r2, r3, #1
 800f970:	687b      	ldr	r3, [r7, #4]
 800f972:	65da      	str	r2, [r3, #92]	; 0x5c
    }

  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800f974:	687b      	ldr	r3, [r7, #4]
 800f976:	2200      	movs	r2, #0
 800f978:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 800f97c:	7bfb      	ldrb	r3, [r7, #15]
}
 800f97e:	4618      	mov	r0, r3
 800f980:	3710      	adds	r7, #16
 800f982:	46bd      	mov	sp, r7
 800f984:	bd80      	pop	{r7, pc}

0800f986 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 800f986:	b480      	push	{r7}
 800f988:	b083      	sub	sp, #12
 800f98a:	af00      	add	r7, sp, #0
 800f98c:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 800f98e:	687b      	ldr	r3, [r7, #4]
 800f990:	681b      	ldr	r3, [r3, #0]
 800f992:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 800f994:	4618      	mov	r0, r3
 800f996:	370c      	adds	r7, #12
 800f998:	46bd      	mov	sp, r7
 800f99a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f99e:	4770      	bx	lr

0800f9a0 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 800f9a0:	b580      	push	{r7, lr}
 800f9a2:	b08a      	sub	sp, #40	; 0x28
 800f9a4:	af00      	add	r7, sp, #0
 800f9a6:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 800f9a8:	2300      	movs	r3, #0
 800f9aa:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 800f9ac:	687b      	ldr	r3, [r7, #4]
 800f9ae:	681b      	ldr	r3, [r3, #0]
 800f9b0:	681b      	ldr	r3, [r3, #0]
 800f9b2:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 800f9b4:	687b      	ldr	r3, [r7, #4]
 800f9b6:	681b      	ldr	r3, [r3, #0]
 800f9b8:	685b      	ldr	r3, [r3, #4]
 800f9ba:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800f9bc:	687b      	ldr	r3, [r7, #4]
 800f9be:	681b      	ldr	r3, [r3, #0]
 800f9c0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800f9c4:	d004      	beq.n	800f9d0 <HAL_ADC_IRQHandler+0x30>
 800f9c6:	687b      	ldr	r3, [r7, #4]
 800f9c8:	681b      	ldr	r3, [r3, #0]
 800f9ca:	4a87      	ldr	r2, [pc, #540]	; (800fbe8 <HAL_ADC_IRQHandler+0x248>)
 800f9cc:	4293      	cmp	r3, r2
 800f9ce:	d101      	bne.n	800f9d4 <HAL_ADC_IRQHandler+0x34>
 800f9d0:	4b86      	ldr	r3, [pc, #536]	; (800fbec <HAL_ADC_IRQHandler+0x24c>)
 800f9d2:	e000      	b.n	800f9d6 <HAL_ADC_IRQHandler+0x36>
 800f9d4:	4b86      	ldr	r3, [pc, #536]	; (800fbf0 <HAL_ADC_IRQHandler+0x250>)
 800f9d6:	4618      	mov	r0, r3
 800f9d8:	f7ff fab4 	bl	800ef44 <LL_ADC_GetMultimode>
 800f9dc:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 800f9de:	69fb      	ldr	r3, [r7, #28]
 800f9e0:	f003 0302 	and.w	r3, r3, #2
 800f9e4:	2b00      	cmp	r3, #0
 800f9e6:	d017      	beq.n	800fa18 <HAL_ADC_IRQHandler+0x78>
 800f9e8:	69bb      	ldr	r3, [r7, #24]
 800f9ea:	f003 0302 	and.w	r3, r3, #2
 800f9ee:	2b00      	cmp	r3, #0
 800f9f0:	d012      	beq.n	800fa18 <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800f9f2:	687b      	ldr	r3, [r7, #4]
 800f9f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f9f6:	f003 0310 	and.w	r3, r3, #16
 800f9fa:	2b00      	cmp	r3, #0
 800f9fc:	d105      	bne.n	800fa0a <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 800f9fe:	687b      	ldr	r3, [r7, #4]
 800fa00:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fa02:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 800fa06:	687b      	ldr	r3, [r7, #4]
 800fa08:	65da      	str	r2, [r3, #92]	; 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 800fa0a:	6878      	ldr	r0, [r7, #4]
 800fa0c:	f000 ffe7 	bl	80109de <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 800fa10:	687b      	ldr	r3, [r7, #4]
 800fa12:	681b      	ldr	r3, [r3, #0]
 800fa14:	2202      	movs	r2, #2
 800fa16:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800fa18:	69fb      	ldr	r3, [r7, #28]
 800fa1a:	f003 0304 	and.w	r3, r3, #4
 800fa1e:	2b00      	cmp	r3, #0
 800fa20:	d004      	beq.n	800fa2c <HAL_ADC_IRQHandler+0x8c>
 800fa22:	69bb      	ldr	r3, [r7, #24]
 800fa24:	f003 0304 	and.w	r3, r3, #4
 800fa28:	2b00      	cmp	r3, #0
 800fa2a:	d10a      	bne.n	800fa42 <HAL_ADC_IRQHandler+0xa2>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800fa2c:	69fb      	ldr	r3, [r7, #28]
 800fa2e:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800fa32:	2b00      	cmp	r3, #0
 800fa34:	f000 8085 	beq.w	800fb42 <HAL_ADC_IRQHandler+0x1a2>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800fa38:	69bb      	ldr	r3, [r7, #24]
 800fa3a:	f003 0308 	and.w	r3, r3, #8
 800fa3e:	2b00      	cmp	r3, #0
 800fa40:	d07f      	beq.n	800fb42 <HAL_ADC_IRQHandler+0x1a2>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800fa42:	687b      	ldr	r3, [r7, #4]
 800fa44:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fa46:	f003 0310 	and.w	r3, r3, #16
 800fa4a:	2b00      	cmp	r3, #0
 800fa4c:	d105      	bne.n	800fa5a <HAL_ADC_IRQHandler+0xba>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800fa4e:	687b      	ldr	r3, [r7, #4]
 800fa50:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fa52:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800fa56:	687b      	ldr	r3, [r7, #4]
 800fa58:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800fa5a:	687b      	ldr	r3, [r7, #4]
 800fa5c:	681b      	ldr	r3, [r3, #0]
 800fa5e:	4618      	mov	r0, r3
 800fa60:	f7ff f9ca 	bl	800edf8 <LL_ADC_REG_IsTriggerSourceSWStart>
 800fa64:	4603      	mov	r3, r0
 800fa66:	2b00      	cmp	r3, #0
 800fa68:	d064      	beq.n	800fb34 <HAL_ADC_IRQHandler+0x194>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800fa6a:	687b      	ldr	r3, [r7, #4]
 800fa6c:	681b      	ldr	r3, [r3, #0]
 800fa6e:	4a5e      	ldr	r2, [pc, #376]	; (800fbe8 <HAL_ADC_IRQHandler+0x248>)
 800fa70:	4293      	cmp	r3, r2
 800fa72:	d002      	beq.n	800fa7a <HAL_ADC_IRQHandler+0xda>
 800fa74:	687b      	ldr	r3, [r7, #4]
 800fa76:	681b      	ldr	r3, [r3, #0]
 800fa78:	e001      	b.n	800fa7e <HAL_ADC_IRQHandler+0xde>
 800fa7a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800fa7e:	687a      	ldr	r2, [r7, #4]
 800fa80:	6812      	ldr	r2, [r2, #0]
 800fa82:	4293      	cmp	r3, r2
 800fa84:	d008      	beq.n	800fa98 <HAL_ADC_IRQHandler+0xf8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800fa86:	697b      	ldr	r3, [r7, #20]
 800fa88:	2b00      	cmp	r3, #0
 800fa8a:	d005      	beq.n	800fa98 <HAL_ADC_IRQHandler+0xf8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800fa8c:	697b      	ldr	r3, [r7, #20]
 800fa8e:	2b05      	cmp	r3, #5
 800fa90:	d002      	beq.n	800fa98 <HAL_ADC_IRQHandler+0xf8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800fa92:	697b      	ldr	r3, [r7, #20]
 800fa94:	2b09      	cmp	r3, #9
 800fa96:	d104      	bne.n	800faa2 <HAL_ADC_IRQHandler+0x102>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800fa98:	687b      	ldr	r3, [r7, #4]
 800fa9a:	681b      	ldr	r3, [r3, #0]
 800fa9c:	68db      	ldr	r3, [r3, #12]
 800fa9e:	623b      	str	r3, [r7, #32]
 800faa0:	e00d      	b.n	800fabe <HAL_ADC_IRQHandler+0x11e>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800faa2:	687b      	ldr	r3, [r7, #4]
 800faa4:	681b      	ldr	r3, [r3, #0]
 800faa6:	4a50      	ldr	r2, [pc, #320]	; (800fbe8 <HAL_ADC_IRQHandler+0x248>)
 800faa8:	4293      	cmp	r3, r2
 800faaa:	d002      	beq.n	800fab2 <HAL_ADC_IRQHandler+0x112>
 800faac:	687b      	ldr	r3, [r7, #4]
 800faae:	681b      	ldr	r3, [r3, #0]
 800fab0:	e001      	b.n	800fab6 <HAL_ADC_IRQHandler+0x116>
 800fab2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800fab6:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800fab8:	693b      	ldr	r3, [r7, #16]
 800faba:	68db      	ldr	r3, [r3, #12]
 800fabc:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 800fabe:	6a3b      	ldr	r3, [r7, #32]
 800fac0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800fac4:	2b00      	cmp	r3, #0
 800fac6:	d135      	bne.n	800fb34 <HAL_ADC_IRQHandler+0x194>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800fac8:	687b      	ldr	r3, [r7, #4]
 800faca:	681b      	ldr	r3, [r3, #0]
 800facc:	681b      	ldr	r3, [r3, #0]
 800face:	f003 0308 	and.w	r3, r3, #8
 800fad2:	2b08      	cmp	r3, #8
 800fad4:	d12e      	bne.n	800fb34 <HAL_ADC_IRQHandler+0x194>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800fad6:	687b      	ldr	r3, [r7, #4]
 800fad8:	681b      	ldr	r3, [r3, #0]
 800fada:	4618      	mov	r0, r3
 800fadc:	f7ff fb12 	bl	800f104 <LL_ADC_REG_IsConversionOngoing>
 800fae0:	4603      	mov	r3, r0
 800fae2:	2b00      	cmp	r3, #0
 800fae4:	d11a      	bne.n	800fb1c <HAL_ADC_IRQHandler+0x17c>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800fae6:	687b      	ldr	r3, [r7, #4]
 800fae8:	681b      	ldr	r3, [r3, #0]
 800faea:	685a      	ldr	r2, [r3, #4]
 800faec:	687b      	ldr	r3, [r7, #4]
 800faee:	681b      	ldr	r3, [r3, #0]
 800faf0:	f022 020c 	bic.w	r2, r2, #12
 800faf4:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800faf6:	687b      	ldr	r3, [r7, #4]
 800faf8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fafa:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800fafe:	687b      	ldr	r3, [r7, #4]
 800fb00:	65da      	str	r2, [r3, #92]	; 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800fb02:	687b      	ldr	r3, [r7, #4]
 800fb04:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fb06:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800fb0a:	2b00      	cmp	r3, #0
 800fb0c:	d112      	bne.n	800fb34 <HAL_ADC_IRQHandler+0x194>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800fb0e:	687b      	ldr	r3, [r7, #4]
 800fb10:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fb12:	f043 0201 	orr.w	r2, r3, #1
 800fb16:	687b      	ldr	r3, [r7, #4]
 800fb18:	65da      	str	r2, [r3, #92]	; 0x5c
 800fb1a:	e00b      	b.n	800fb34 <HAL_ADC_IRQHandler+0x194>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800fb1c:	687b      	ldr	r3, [r7, #4]
 800fb1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fb20:	f043 0210 	orr.w	r2, r3, #16
 800fb24:	687b      	ldr	r3, [r7, #4]
 800fb26:	65da      	str	r2, [r3, #92]	; 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800fb28:	687b      	ldr	r3, [r7, #4]
 800fb2a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800fb2c:	f043 0201 	orr.w	r2, r3, #1
 800fb30:	687b      	ldr	r3, [r7, #4]
 800fb32:	661a      	str	r2, [r3, #96]	; 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800fb34:	6878      	ldr	r0, [r7, #4]
 800fb36:	f7f9 f9db 	bl	8008ef0 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800fb3a:	687b      	ldr	r3, [r7, #4]
 800fb3c:	681b      	ldr	r3, [r3, #0]
 800fb3e:	220c      	movs	r2, #12
 800fb40:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800fb42:	69fb      	ldr	r3, [r7, #28]
 800fb44:	f003 0320 	and.w	r3, r3, #32
 800fb48:	2b00      	cmp	r3, #0
 800fb4a:	d004      	beq.n	800fb56 <HAL_ADC_IRQHandler+0x1b6>
 800fb4c:	69bb      	ldr	r3, [r7, #24]
 800fb4e:	f003 0320 	and.w	r3, r3, #32
 800fb52:	2b00      	cmp	r3, #0
 800fb54:	d10b      	bne.n	800fb6e <HAL_ADC_IRQHandler+0x1ce>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 800fb56:	69fb      	ldr	r3, [r7, #28]
 800fb58:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800fb5c:	2b00      	cmp	r3, #0
 800fb5e:	f000 80a1 	beq.w	800fca4 <HAL_ADC_IRQHandler+0x304>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 800fb62:	69bb      	ldr	r3, [r7, #24]
 800fb64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800fb68:	2b00      	cmp	r3, #0
 800fb6a:	f000 809b 	beq.w	800fca4 <HAL_ADC_IRQHandler+0x304>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800fb6e:	687b      	ldr	r3, [r7, #4]
 800fb70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fb72:	f003 0310 	and.w	r3, r3, #16
 800fb76:	2b00      	cmp	r3, #0
 800fb78:	d105      	bne.n	800fb86 <HAL_ADC_IRQHandler+0x1e6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800fb7a:	687b      	ldr	r3, [r7, #4]
 800fb7c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fb7e:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800fb82:	687b      	ldr	r3, [r7, #4]
 800fb84:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 800fb86:	687b      	ldr	r3, [r7, #4]
 800fb88:	681b      	ldr	r3, [r3, #0]
 800fb8a:	4618      	mov	r0, r3
 800fb8c:	f7ff f973 	bl	800ee76 <LL_ADC_INJ_IsTriggerSourceSWStart>
 800fb90:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 800fb92:	687b      	ldr	r3, [r7, #4]
 800fb94:	681b      	ldr	r3, [r3, #0]
 800fb96:	4618      	mov	r0, r3
 800fb98:	f7ff f92e 	bl	800edf8 <LL_ADC_REG_IsTriggerSourceSWStart>
 800fb9c:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800fb9e:	687b      	ldr	r3, [r7, #4]
 800fba0:	681b      	ldr	r3, [r3, #0]
 800fba2:	4a11      	ldr	r2, [pc, #68]	; (800fbe8 <HAL_ADC_IRQHandler+0x248>)
 800fba4:	4293      	cmp	r3, r2
 800fba6:	d002      	beq.n	800fbae <HAL_ADC_IRQHandler+0x20e>
 800fba8:	687b      	ldr	r3, [r7, #4]
 800fbaa:	681b      	ldr	r3, [r3, #0]
 800fbac:	e001      	b.n	800fbb2 <HAL_ADC_IRQHandler+0x212>
 800fbae:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800fbb2:	687a      	ldr	r2, [r7, #4]
 800fbb4:	6812      	ldr	r2, [r2, #0]
 800fbb6:	4293      	cmp	r3, r2
 800fbb8:	d008      	beq.n	800fbcc <HAL_ADC_IRQHandler+0x22c>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800fbba:	697b      	ldr	r3, [r7, #20]
 800fbbc:	2b00      	cmp	r3, #0
 800fbbe:	d005      	beq.n	800fbcc <HAL_ADC_IRQHandler+0x22c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 800fbc0:	697b      	ldr	r3, [r7, #20]
 800fbc2:	2b06      	cmp	r3, #6
 800fbc4:	d002      	beq.n	800fbcc <HAL_ADC_IRQHandler+0x22c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 800fbc6:	697b      	ldr	r3, [r7, #20]
 800fbc8:	2b07      	cmp	r3, #7
 800fbca:	d104      	bne.n	800fbd6 <HAL_ADC_IRQHandler+0x236>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800fbcc:	687b      	ldr	r3, [r7, #4]
 800fbce:	681b      	ldr	r3, [r3, #0]
 800fbd0:	68db      	ldr	r3, [r3, #12]
 800fbd2:	623b      	str	r3, [r7, #32]
 800fbd4:	e014      	b.n	800fc00 <HAL_ADC_IRQHandler+0x260>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800fbd6:	687b      	ldr	r3, [r7, #4]
 800fbd8:	681b      	ldr	r3, [r3, #0]
 800fbda:	4a03      	ldr	r2, [pc, #12]	; (800fbe8 <HAL_ADC_IRQHandler+0x248>)
 800fbdc:	4293      	cmp	r3, r2
 800fbde:	d009      	beq.n	800fbf4 <HAL_ADC_IRQHandler+0x254>
 800fbe0:	687b      	ldr	r3, [r7, #4]
 800fbe2:	681b      	ldr	r3, [r3, #0]
 800fbe4:	e008      	b.n	800fbf8 <HAL_ADC_IRQHandler+0x258>
 800fbe6:	bf00      	nop
 800fbe8:	50000100 	.word	0x50000100
 800fbec:	50000300 	.word	0x50000300
 800fbf0:	50000700 	.word	0x50000700
 800fbf4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800fbf8:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800fbfa:	693b      	ldr	r3, [r7, #16]
 800fbfc:	68db      	ldr	r3, [r3, #12]
 800fbfe:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 800fc00:	68fb      	ldr	r3, [r7, #12]
 800fc02:	2b00      	cmp	r3, #0
 800fc04:	d047      	beq.n	800fc96 <HAL_ADC_IRQHandler+0x2f6>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 800fc06:	6a3b      	ldr	r3, [r7, #32]
 800fc08:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800fc0c:	2b00      	cmp	r3, #0
 800fc0e:	d007      	beq.n	800fc20 <HAL_ADC_IRQHandler+0x280>
 800fc10:	68bb      	ldr	r3, [r7, #8]
 800fc12:	2b00      	cmp	r3, #0
 800fc14:	d03f      	beq.n	800fc96 <HAL_ADC_IRQHandler+0x2f6>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 800fc16:	6a3b      	ldr	r3, [r7, #32]
 800fc18:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 800fc1c:	2b00      	cmp	r3, #0
 800fc1e:	d13a      	bne.n	800fc96 <HAL_ADC_IRQHandler+0x2f6>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 800fc20:	687b      	ldr	r3, [r7, #4]
 800fc22:	681b      	ldr	r3, [r3, #0]
 800fc24:	681b      	ldr	r3, [r3, #0]
 800fc26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800fc2a:	2b40      	cmp	r3, #64	; 0x40
 800fc2c:	d133      	bne.n	800fc96 <HAL_ADC_IRQHandler+0x2f6>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 800fc2e:	6a3b      	ldr	r3, [r7, #32]
 800fc30:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800fc34:	2b00      	cmp	r3, #0
 800fc36:	d12e      	bne.n	800fc96 <HAL_ADC_IRQHandler+0x2f6>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 800fc38:	687b      	ldr	r3, [r7, #4]
 800fc3a:	681b      	ldr	r3, [r3, #0]
 800fc3c:	4618      	mov	r0, r3
 800fc3e:	f7ff fa88 	bl	800f152 <LL_ADC_INJ_IsConversionOngoing>
 800fc42:	4603      	mov	r3, r0
 800fc44:	2b00      	cmp	r3, #0
 800fc46:	d11a      	bne.n	800fc7e <HAL_ADC_IRQHandler+0x2de>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 800fc48:	687b      	ldr	r3, [r7, #4]
 800fc4a:	681b      	ldr	r3, [r3, #0]
 800fc4c:	685a      	ldr	r2, [r3, #4]
 800fc4e:	687b      	ldr	r3, [r7, #4]
 800fc50:	681b      	ldr	r3, [r3, #0]
 800fc52:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800fc56:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 800fc58:	687b      	ldr	r3, [r7, #4]
 800fc5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fc5c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800fc60:	687b      	ldr	r3, [r7, #4]
 800fc62:	65da      	str	r2, [r3, #92]	; 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 800fc64:	687b      	ldr	r3, [r7, #4]
 800fc66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fc68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800fc6c:	2b00      	cmp	r3, #0
 800fc6e:	d112      	bne.n	800fc96 <HAL_ADC_IRQHandler+0x2f6>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800fc70:	687b      	ldr	r3, [r7, #4]
 800fc72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fc74:	f043 0201 	orr.w	r2, r3, #1
 800fc78:	687b      	ldr	r3, [r7, #4]
 800fc7a:	65da      	str	r2, [r3, #92]	; 0x5c
 800fc7c:	e00b      	b.n	800fc96 <HAL_ADC_IRQHandler+0x2f6>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800fc7e:	687b      	ldr	r3, [r7, #4]
 800fc80:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fc82:	f043 0210 	orr.w	r2, r3, #16
 800fc86:	687b      	ldr	r3, [r7, #4]
 800fc88:	65da      	str	r2, [r3, #92]	; 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800fc8a:	687b      	ldr	r3, [r7, #4]
 800fc8c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800fc8e:	f043 0201 	orr.w	r2, r3, #1
 800fc92:	687b      	ldr	r3, [r7, #4]
 800fc94:	661a      	str	r2, [r3, #96]	; 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800fc96:	6878      	ldr	r0, [r7, #4]
 800fc98:	f000 fe79 	bl	801098e <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 800fc9c:	687b      	ldr	r3, [r7, #4]
 800fc9e:	681b      	ldr	r3, [r3, #0]
 800fca0:	2260      	movs	r2, #96	; 0x60
 800fca2:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 800fca4:	69fb      	ldr	r3, [r7, #28]
 800fca6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800fcaa:	2b00      	cmp	r3, #0
 800fcac:	d011      	beq.n	800fcd2 <HAL_ADC_IRQHandler+0x332>
 800fcae:	69bb      	ldr	r3, [r7, #24]
 800fcb0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800fcb4:	2b00      	cmp	r3, #0
 800fcb6:	d00c      	beq.n	800fcd2 <HAL_ADC_IRQHandler+0x332>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800fcb8:	687b      	ldr	r3, [r7, #4]
 800fcba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fcbc:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800fcc0:	687b      	ldr	r3, [r7, #4]
 800fcc2:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 800fcc4:	6878      	ldr	r0, [r7, #4]
 800fcc6:	f000 f8a5 	bl	800fe14 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 800fcca:	687b      	ldr	r3, [r7, #4]
 800fccc:	681b      	ldr	r3, [r3, #0]
 800fcce:	2280      	movs	r2, #128	; 0x80
 800fcd0:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 800fcd2:	69fb      	ldr	r3, [r7, #28]
 800fcd4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800fcd8:	2b00      	cmp	r3, #0
 800fcda:	d012      	beq.n	800fd02 <HAL_ADC_IRQHandler+0x362>
 800fcdc:	69bb      	ldr	r3, [r7, #24]
 800fcde:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800fce2:	2b00      	cmp	r3, #0
 800fce4:	d00d      	beq.n	800fd02 <HAL_ADC_IRQHandler+0x362>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 800fce6:	687b      	ldr	r3, [r7, #4]
 800fce8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fcea:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800fcee:	687b      	ldr	r3, [r7, #4]
 800fcf0:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 800fcf2:	6878      	ldr	r0, [r7, #4]
 800fcf4:	f000 fe5f 	bl	80109b6 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 800fcf8:	687b      	ldr	r3, [r7, #4]
 800fcfa:	681b      	ldr	r3, [r3, #0]
 800fcfc:	f44f 7280 	mov.w	r2, #256	; 0x100
 800fd00:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 800fd02:	69fb      	ldr	r3, [r7, #28]
 800fd04:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800fd08:	2b00      	cmp	r3, #0
 800fd0a:	d012      	beq.n	800fd32 <HAL_ADC_IRQHandler+0x392>
 800fd0c:	69bb      	ldr	r3, [r7, #24]
 800fd0e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800fd12:	2b00      	cmp	r3, #0
 800fd14:	d00d      	beq.n	800fd32 <HAL_ADC_IRQHandler+0x392>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 800fd16:	687b      	ldr	r3, [r7, #4]
 800fd18:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fd1a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800fd1e:	687b      	ldr	r3, [r7, #4]
 800fd20:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 800fd22:	6878      	ldr	r0, [r7, #4]
 800fd24:	f000 fe51 	bl	80109ca <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 800fd28:	687b      	ldr	r3, [r7, #4]
 800fd2a:	681b      	ldr	r3, [r3, #0]
 800fd2c:	f44f 7200 	mov.w	r2, #512	; 0x200
 800fd30:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 800fd32:	69fb      	ldr	r3, [r7, #28]
 800fd34:	f003 0310 	and.w	r3, r3, #16
 800fd38:	2b00      	cmp	r3, #0
 800fd3a:	d043      	beq.n	800fdc4 <HAL_ADC_IRQHandler+0x424>
 800fd3c:	69bb      	ldr	r3, [r7, #24]
 800fd3e:	f003 0310 	and.w	r3, r3, #16
 800fd42:	2b00      	cmp	r3, #0
 800fd44:	d03e      	beq.n	800fdc4 <HAL_ADC_IRQHandler+0x424>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 800fd46:	687b      	ldr	r3, [r7, #4]
 800fd48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800fd4a:	2b00      	cmp	r3, #0
 800fd4c:	d102      	bne.n	800fd54 <HAL_ADC_IRQHandler+0x3b4>
    {
      overrun_error = 1UL;
 800fd4e:	2301      	movs	r3, #1
 800fd50:	627b      	str	r3, [r7, #36]	; 0x24
 800fd52:	e021      	b.n	800fd98 <HAL_ADC_IRQHandler+0x3f8>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 800fd54:	697b      	ldr	r3, [r7, #20]
 800fd56:	2b00      	cmp	r3, #0
 800fd58:	d015      	beq.n	800fd86 <HAL_ADC_IRQHandler+0x3e6>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800fd5a:	687b      	ldr	r3, [r7, #4]
 800fd5c:	681b      	ldr	r3, [r3, #0]
 800fd5e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800fd62:	d004      	beq.n	800fd6e <HAL_ADC_IRQHandler+0x3ce>
 800fd64:	687b      	ldr	r3, [r7, #4]
 800fd66:	681b      	ldr	r3, [r3, #0]
 800fd68:	4a27      	ldr	r2, [pc, #156]	; (800fe08 <HAL_ADC_IRQHandler+0x468>)
 800fd6a:	4293      	cmp	r3, r2
 800fd6c:	d101      	bne.n	800fd72 <HAL_ADC_IRQHandler+0x3d2>
 800fd6e:	4b27      	ldr	r3, [pc, #156]	; (800fe0c <HAL_ADC_IRQHandler+0x46c>)
 800fd70:	e000      	b.n	800fd74 <HAL_ADC_IRQHandler+0x3d4>
 800fd72:	4b27      	ldr	r3, [pc, #156]	; (800fe10 <HAL_ADC_IRQHandler+0x470>)
 800fd74:	4618      	mov	r0, r3
 800fd76:	f7ff f8f3 	bl	800ef60 <LL_ADC_GetMultiDMATransfer>
 800fd7a:	4603      	mov	r3, r0
 800fd7c:	2b00      	cmp	r3, #0
 800fd7e:	d00b      	beq.n	800fd98 <HAL_ADC_IRQHandler+0x3f8>
        {
          overrun_error = 1UL;
 800fd80:	2301      	movs	r3, #1
 800fd82:	627b      	str	r3, [r7, #36]	; 0x24
 800fd84:	e008      	b.n	800fd98 <HAL_ADC_IRQHandler+0x3f8>
      }
      else
#endif
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 800fd86:	687b      	ldr	r3, [r7, #4]
 800fd88:	681b      	ldr	r3, [r3, #0]
 800fd8a:	68db      	ldr	r3, [r3, #12]
 800fd8c:	f003 0301 	and.w	r3, r3, #1
 800fd90:	2b00      	cmp	r3, #0
 800fd92:	d001      	beq.n	800fd98 <HAL_ADC_IRQHandler+0x3f8>
        {
          overrun_error = 1UL;
 800fd94:	2301      	movs	r3, #1
 800fd96:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 800fd98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fd9a:	2b01      	cmp	r3, #1
 800fd9c:	d10e      	bne.n	800fdbc <HAL_ADC_IRQHandler+0x41c>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 800fd9e:	687b      	ldr	r3, [r7, #4]
 800fda0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fda2:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800fda6:	687b      	ldr	r3, [r7, #4]
 800fda8:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800fdaa:	687b      	ldr	r3, [r7, #4]
 800fdac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800fdae:	f043 0202 	orr.w	r2, r3, #2
 800fdb2:	687b      	ldr	r3, [r7, #4]
 800fdb4:	661a      	str	r2, [r3, #96]	; 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800fdb6:	6878      	ldr	r0, [r7, #4]
 800fdb8:	f000 f836 	bl	800fe28 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800fdbc:	687b      	ldr	r3, [r7, #4]
 800fdbe:	681b      	ldr	r3, [r3, #0]
 800fdc0:	2210      	movs	r2, #16
 800fdc2:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 800fdc4:	69fb      	ldr	r3, [r7, #28]
 800fdc6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800fdca:	2b00      	cmp	r3, #0
 800fdcc:	d018      	beq.n	800fe00 <HAL_ADC_IRQHandler+0x460>
 800fdce:	69bb      	ldr	r3, [r7, #24]
 800fdd0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800fdd4:	2b00      	cmp	r3, #0
 800fdd6:	d013      	beq.n	800fe00 <HAL_ADC_IRQHandler+0x460>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 800fdd8:	687b      	ldr	r3, [r7, #4]
 800fdda:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fddc:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 800fde0:	687b      	ldr	r3, [r7, #4]
 800fde2:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 800fde4:	687b      	ldr	r3, [r7, #4]
 800fde6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800fde8:	f043 0208 	orr.w	r2, r3, #8
 800fdec:	687b      	ldr	r3, [r7, #4]
 800fdee:	661a      	str	r2, [r3, #96]	; 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 800fdf0:	687b      	ldr	r3, [r7, #4]
 800fdf2:	681b      	ldr	r3, [r3, #0]
 800fdf4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800fdf8:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 800fdfa:	6878      	ldr	r0, [r7, #4]
 800fdfc:	f000 fdd1 	bl	80109a2 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 800fe00:	bf00      	nop
 800fe02:	3728      	adds	r7, #40	; 0x28
 800fe04:	46bd      	mov	sp, r7
 800fe06:	bd80      	pop	{r7, pc}
 800fe08:	50000100 	.word	0x50000100
 800fe0c:	50000300 	.word	0x50000300
 800fe10:	50000700 	.word	0x50000700

0800fe14 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 800fe14:	b480      	push	{r7}
 800fe16:	b083      	sub	sp, #12
 800fe18:	af00      	add	r7, sp, #0
 800fe1a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 800fe1c:	bf00      	nop
 800fe1e:	370c      	adds	r7, #12
 800fe20:	46bd      	mov	sp, r7
 800fe22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe26:	4770      	bx	lr

0800fe28 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800fe28:	b480      	push	{r7}
 800fe2a:	b083      	sub	sp, #12
 800fe2c:	af00      	add	r7, sp, #0
 800fe2e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800fe30:	bf00      	nop
 800fe32:	370c      	adds	r7, #12
 800fe34:	46bd      	mov	sp, r7
 800fe36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe3a:	4770      	bx	lr

0800fe3c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800fe3c:	b580      	push	{r7, lr}
 800fe3e:	b0b6      	sub	sp, #216	; 0xd8
 800fe40:	af00      	add	r7, sp, #0
 800fe42:	6078      	str	r0, [r7, #4]
 800fe44:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800fe46:	2300      	movs	r3, #0
 800fe48:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800fe4c:	2300      	movs	r3, #0
 800fe4e:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800fe50:	687b      	ldr	r3, [r7, #4]
 800fe52:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800fe56:	2b01      	cmp	r3, #1
 800fe58:	d102      	bne.n	800fe60 <HAL_ADC_ConfigChannel+0x24>
 800fe5a:	2302      	movs	r3, #2
 800fe5c:	f000 bc04 	b.w	8010668 <HAL_ADC_ConfigChannel+0x82c>
 800fe60:	687b      	ldr	r3, [r7, #4]
 800fe62:	2201      	movs	r2, #1
 800fe64:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800fe68:	687b      	ldr	r3, [r7, #4]
 800fe6a:	681b      	ldr	r3, [r3, #0]
 800fe6c:	4618      	mov	r0, r3
 800fe6e:	f7ff f949 	bl	800f104 <LL_ADC_REG_IsConversionOngoing>
 800fe72:	4603      	mov	r3, r0
 800fe74:	2b00      	cmp	r3, #0
 800fe76:	f040 83e8 	bne.w	801064a <HAL_ADC_ConfigChannel+0x80e>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800fe7a:	687b      	ldr	r3, [r7, #4]
 800fe7c:	6818      	ldr	r0, [r3, #0]
 800fe7e:	683b      	ldr	r3, [r7, #0]
 800fe80:	6859      	ldr	r1, [r3, #4]
 800fe82:	683b      	ldr	r3, [r7, #0]
 800fe84:	681b      	ldr	r3, [r3, #0]
 800fe86:	461a      	mov	r2, r3
 800fe88:	f7fe ffc9 	bl	800ee1e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800fe8c:	687b      	ldr	r3, [r7, #4]
 800fe8e:	681b      	ldr	r3, [r3, #0]
 800fe90:	4618      	mov	r0, r3
 800fe92:	f7ff f937 	bl	800f104 <LL_ADC_REG_IsConversionOngoing>
 800fe96:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800fe9a:	687b      	ldr	r3, [r7, #4]
 800fe9c:	681b      	ldr	r3, [r3, #0]
 800fe9e:	4618      	mov	r0, r3
 800fea0:	f7ff f957 	bl	800f152 <LL_ADC_INJ_IsConversionOngoing>
 800fea4:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800fea8:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800feac:	2b00      	cmp	r3, #0
 800feae:	f040 81d9 	bne.w	8010264 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800feb2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800feb6:	2b00      	cmp	r3, #0
 800feb8:	f040 81d4 	bne.w	8010264 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800febc:	683b      	ldr	r3, [r7, #0]
 800febe:	689b      	ldr	r3, [r3, #8]
 800fec0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800fec4:	d10f      	bne.n	800fee6 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800fec6:	687b      	ldr	r3, [r7, #4]
 800fec8:	6818      	ldr	r0, [r3, #0]
 800feca:	683b      	ldr	r3, [r7, #0]
 800fecc:	681b      	ldr	r3, [r3, #0]
 800fece:	2200      	movs	r2, #0
 800fed0:	4619      	mov	r1, r3
 800fed2:	f7fe ffe3 	bl	800ee9c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800fed6:	687b      	ldr	r3, [r7, #4]
 800fed8:	681b      	ldr	r3, [r3, #0]
 800feda:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800fede:	4618      	mov	r0, r3
 800fee0:	f7fe ff77 	bl	800edd2 <LL_ADC_SetSamplingTimeCommonConfig>
 800fee4:	e00e      	b.n	800ff04 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 800fee6:	687b      	ldr	r3, [r7, #4]
 800fee8:	6818      	ldr	r0, [r3, #0]
 800feea:	683b      	ldr	r3, [r7, #0]
 800feec:	6819      	ldr	r1, [r3, #0]
 800feee:	683b      	ldr	r3, [r7, #0]
 800fef0:	689b      	ldr	r3, [r3, #8]
 800fef2:	461a      	mov	r2, r3
 800fef4:	f7fe ffd2 	bl	800ee9c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800fef8:	687b      	ldr	r3, [r7, #4]
 800fefa:	681b      	ldr	r3, [r3, #0]
 800fefc:	2100      	movs	r1, #0
 800fefe:	4618      	mov	r0, r3
 800ff00:	f7fe ff67 	bl	800edd2 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800ff04:	683b      	ldr	r3, [r7, #0]
 800ff06:	695a      	ldr	r2, [r3, #20]
 800ff08:	687b      	ldr	r3, [r7, #4]
 800ff0a:	681b      	ldr	r3, [r3, #0]
 800ff0c:	68db      	ldr	r3, [r3, #12]
 800ff0e:	08db      	lsrs	r3, r3, #3
 800ff10:	f003 0303 	and.w	r3, r3, #3
 800ff14:	005b      	lsls	r3, r3, #1
 800ff16:	fa02 f303 	lsl.w	r3, r2, r3
 800ff1a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800ff1e:	683b      	ldr	r3, [r7, #0]
 800ff20:	691b      	ldr	r3, [r3, #16]
 800ff22:	2b04      	cmp	r3, #4
 800ff24:	d022      	beq.n	800ff6c <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 800ff26:	687b      	ldr	r3, [r7, #4]
 800ff28:	6818      	ldr	r0, [r3, #0]
 800ff2a:	683b      	ldr	r3, [r7, #0]
 800ff2c:	6919      	ldr	r1, [r3, #16]
 800ff2e:	683b      	ldr	r3, [r7, #0]
 800ff30:	681a      	ldr	r2, [r3, #0]
 800ff32:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800ff36:	f7fe fec1 	bl	800ecbc <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 800ff3a:	687b      	ldr	r3, [r7, #4]
 800ff3c:	6818      	ldr	r0, [r3, #0]
 800ff3e:	683b      	ldr	r3, [r7, #0]
 800ff40:	6919      	ldr	r1, [r3, #16]
 800ff42:	683b      	ldr	r3, [r7, #0]
 800ff44:	699b      	ldr	r3, [r3, #24]
 800ff46:	461a      	mov	r2, r3
 800ff48:	f7fe ff0d 	bl	800ed66 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 800ff4c:	687b      	ldr	r3, [r7, #4]
 800ff4e:	6818      	ldr	r0, [r3, #0]
 800ff50:	683b      	ldr	r3, [r7, #0]
 800ff52:	6919      	ldr	r1, [r3, #16]
 800ff54:	683b      	ldr	r3, [r7, #0]
 800ff56:	7f1b      	ldrb	r3, [r3, #28]
 800ff58:	2b01      	cmp	r3, #1
 800ff5a:	d102      	bne.n	800ff62 <HAL_ADC_ConfigChannel+0x126>
 800ff5c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800ff60:	e000      	b.n	800ff64 <HAL_ADC_ConfigChannel+0x128>
 800ff62:	2300      	movs	r3, #0
 800ff64:	461a      	mov	r2, r3
 800ff66:	f7fe ff19 	bl	800ed9c <LL_ADC_SetOffsetSaturation>
 800ff6a:	e17b      	b.n	8010264 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800ff6c:	687b      	ldr	r3, [r7, #4]
 800ff6e:	681b      	ldr	r3, [r3, #0]
 800ff70:	2100      	movs	r1, #0
 800ff72:	4618      	mov	r0, r3
 800ff74:	f7fe fec6 	bl	800ed04 <LL_ADC_GetOffsetChannel>
 800ff78:	4603      	mov	r3, r0
 800ff7a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ff7e:	2b00      	cmp	r3, #0
 800ff80:	d10a      	bne.n	800ff98 <HAL_ADC_ConfigChannel+0x15c>
 800ff82:	687b      	ldr	r3, [r7, #4]
 800ff84:	681b      	ldr	r3, [r3, #0]
 800ff86:	2100      	movs	r1, #0
 800ff88:	4618      	mov	r0, r3
 800ff8a:	f7fe febb 	bl	800ed04 <LL_ADC_GetOffsetChannel>
 800ff8e:	4603      	mov	r3, r0
 800ff90:	0e9b      	lsrs	r3, r3, #26
 800ff92:	f003 021f 	and.w	r2, r3, #31
 800ff96:	e01e      	b.n	800ffd6 <HAL_ADC_ConfigChannel+0x19a>
 800ff98:	687b      	ldr	r3, [r7, #4]
 800ff9a:	681b      	ldr	r3, [r3, #0]
 800ff9c:	2100      	movs	r1, #0
 800ff9e:	4618      	mov	r0, r3
 800ffa0:	f7fe feb0 	bl	800ed04 <LL_ADC_GetOffsetChannel>
 800ffa4:	4603      	mov	r3, r0
 800ffa6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ffaa:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800ffae:	fa93 f3a3 	rbit	r3, r3
 800ffb2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800ffb6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800ffba:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800ffbe:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800ffc2:	2b00      	cmp	r3, #0
 800ffc4:	d101      	bne.n	800ffca <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 800ffc6:	2320      	movs	r3, #32
 800ffc8:	e004      	b.n	800ffd4 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 800ffca:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800ffce:	fab3 f383 	clz	r3, r3
 800ffd2:	b2db      	uxtb	r3, r3
 800ffd4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800ffd6:	683b      	ldr	r3, [r7, #0]
 800ffd8:	681b      	ldr	r3, [r3, #0]
 800ffda:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ffde:	2b00      	cmp	r3, #0
 800ffe0:	d105      	bne.n	800ffee <HAL_ADC_ConfigChannel+0x1b2>
 800ffe2:	683b      	ldr	r3, [r7, #0]
 800ffe4:	681b      	ldr	r3, [r3, #0]
 800ffe6:	0e9b      	lsrs	r3, r3, #26
 800ffe8:	f003 031f 	and.w	r3, r3, #31
 800ffec:	e018      	b.n	8010020 <HAL_ADC_ConfigChannel+0x1e4>
 800ffee:	683b      	ldr	r3, [r7, #0]
 800fff0:	681b      	ldr	r3, [r3, #0]
 800fff2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800fff6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800fffa:	fa93 f3a3 	rbit	r3, r3
 800fffe:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8010002:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8010006:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 801000a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 801000e:	2b00      	cmp	r3, #0
 8010010:	d101      	bne.n	8010016 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8010012:	2320      	movs	r3, #32
 8010014:	e004      	b.n	8010020 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8010016:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 801001a:	fab3 f383 	clz	r3, r3
 801001e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8010020:	429a      	cmp	r2, r3
 8010022:	d106      	bne.n	8010032 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8010024:	687b      	ldr	r3, [r7, #4]
 8010026:	681b      	ldr	r3, [r3, #0]
 8010028:	2200      	movs	r2, #0
 801002a:	2100      	movs	r1, #0
 801002c:	4618      	mov	r0, r3
 801002e:	f7fe fe7f 	bl	800ed30 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8010032:	687b      	ldr	r3, [r7, #4]
 8010034:	681b      	ldr	r3, [r3, #0]
 8010036:	2101      	movs	r1, #1
 8010038:	4618      	mov	r0, r3
 801003a:	f7fe fe63 	bl	800ed04 <LL_ADC_GetOffsetChannel>
 801003e:	4603      	mov	r3, r0
 8010040:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8010044:	2b00      	cmp	r3, #0
 8010046:	d10a      	bne.n	801005e <HAL_ADC_ConfigChannel+0x222>
 8010048:	687b      	ldr	r3, [r7, #4]
 801004a:	681b      	ldr	r3, [r3, #0]
 801004c:	2101      	movs	r1, #1
 801004e:	4618      	mov	r0, r3
 8010050:	f7fe fe58 	bl	800ed04 <LL_ADC_GetOffsetChannel>
 8010054:	4603      	mov	r3, r0
 8010056:	0e9b      	lsrs	r3, r3, #26
 8010058:	f003 021f 	and.w	r2, r3, #31
 801005c:	e01e      	b.n	801009c <HAL_ADC_ConfigChannel+0x260>
 801005e:	687b      	ldr	r3, [r7, #4]
 8010060:	681b      	ldr	r3, [r3, #0]
 8010062:	2101      	movs	r1, #1
 8010064:	4618      	mov	r0, r3
 8010066:	f7fe fe4d 	bl	800ed04 <LL_ADC_GetOffsetChannel>
 801006a:	4603      	mov	r3, r0
 801006c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8010070:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8010074:	fa93 f3a3 	rbit	r3, r3
 8010078:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 801007c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8010080:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8010084:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8010088:	2b00      	cmp	r3, #0
 801008a:	d101      	bne.n	8010090 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 801008c:	2320      	movs	r3, #32
 801008e:	e004      	b.n	801009a <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8010090:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8010094:	fab3 f383 	clz	r3, r3
 8010098:	b2db      	uxtb	r3, r3
 801009a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 801009c:	683b      	ldr	r3, [r7, #0]
 801009e:	681b      	ldr	r3, [r3, #0]
 80100a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80100a4:	2b00      	cmp	r3, #0
 80100a6:	d105      	bne.n	80100b4 <HAL_ADC_ConfigChannel+0x278>
 80100a8:	683b      	ldr	r3, [r7, #0]
 80100aa:	681b      	ldr	r3, [r3, #0]
 80100ac:	0e9b      	lsrs	r3, r3, #26
 80100ae:	f003 031f 	and.w	r3, r3, #31
 80100b2:	e018      	b.n	80100e6 <HAL_ADC_ConfigChannel+0x2aa>
 80100b4:	683b      	ldr	r3, [r7, #0]
 80100b6:	681b      	ldr	r3, [r3, #0]
 80100b8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80100bc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80100c0:	fa93 f3a3 	rbit	r3, r3
 80100c4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 80100c8:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80100cc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 80100d0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80100d4:	2b00      	cmp	r3, #0
 80100d6:	d101      	bne.n	80100dc <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 80100d8:	2320      	movs	r3, #32
 80100da:	e004      	b.n	80100e6 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 80100dc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80100e0:	fab3 f383 	clz	r3, r3
 80100e4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80100e6:	429a      	cmp	r2, r3
 80100e8:	d106      	bne.n	80100f8 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80100ea:	687b      	ldr	r3, [r7, #4]
 80100ec:	681b      	ldr	r3, [r3, #0]
 80100ee:	2200      	movs	r2, #0
 80100f0:	2101      	movs	r1, #1
 80100f2:	4618      	mov	r0, r3
 80100f4:	f7fe fe1c 	bl	800ed30 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80100f8:	687b      	ldr	r3, [r7, #4]
 80100fa:	681b      	ldr	r3, [r3, #0]
 80100fc:	2102      	movs	r1, #2
 80100fe:	4618      	mov	r0, r3
 8010100:	f7fe fe00 	bl	800ed04 <LL_ADC_GetOffsetChannel>
 8010104:	4603      	mov	r3, r0
 8010106:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801010a:	2b00      	cmp	r3, #0
 801010c:	d10a      	bne.n	8010124 <HAL_ADC_ConfigChannel+0x2e8>
 801010e:	687b      	ldr	r3, [r7, #4]
 8010110:	681b      	ldr	r3, [r3, #0]
 8010112:	2102      	movs	r1, #2
 8010114:	4618      	mov	r0, r3
 8010116:	f7fe fdf5 	bl	800ed04 <LL_ADC_GetOffsetChannel>
 801011a:	4603      	mov	r3, r0
 801011c:	0e9b      	lsrs	r3, r3, #26
 801011e:	f003 021f 	and.w	r2, r3, #31
 8010122:	e01e      	b.n	8010162 <HAL_ADC_ConfigChannel+0x326>
 8010124:	687b      	ldr	r3, [r7, #4]
 8010126:	681b      	ldr	r3, [r3, #0]
 8010128:	2102      	movs	r1, #2
 801012a:	4618      	mov	r0, r3
 801012c:	f7fe fdea 	bl	800ed04 <LL_ADC_GetOffsetChannel>
 8010130:	4603      	mov	r3, r0
 8010132:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8010136:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 801013a:	fa93 f3a3 	rbit	r3, r3
 801013e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8010142:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8010146:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 801014a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 801014e:	2b00      	cmp	r3, #0
 8010150:	d101      	bne.n	8010156 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8010152:	2320      	movs	r3, #32
 8010154:	e004      	b.n	8010160 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8010156:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 801015a:	fab3 f383 	clz	r3, r3
 801015e:	b2db      	uxtb	r3, r3
 8010160:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8010162:	683b      	ldr	r3, [r7, #0]
 8010164:	681b      	ldr	r3, [r3, #0]
 8010166:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801016a:	2b00      	cmp	r3, #0
 801016c:	d105      	bne.n	801017a <HAL_ADC_ConfigChannel+0x33e>
 801016e:	683b      	ldr	r3, [r7, #0]
 8010170:	681b      	ldr	r3, [r3, #0]
 8010172:	0e9b      	lsrs	r3, r3, #26
 8010174:	f003 031f 	and.w	r3, r3, #31
 8010178:	e016      	b.n	80101a8 <HAL_ADC_ConfigChannel+0x36c>
 801017a:	683b      	ldr	r3, [r7, #0]
 801017c:	681b      	ldr	r3, [r3, #0]
 801017e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8010182:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8010186:	fa93 f3a3 	rbit	r3, r3
 801018a:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 801018c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 801018e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8010192:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8010196:	2b00      	cmp	r3, #0
 8010198:	d101      	bne.n	801019e <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 801019a:	2320      	movs	r3, #32
 801019c:	e004      	b.n	80101a8 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 801019e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80101a2:	fab3 f383 	clz	r3, r3
 80101a6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80101a8:	429a      	cmp	r2, r3
 80101aa:	d106      	bne.n	80101ba <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80101ac:	687b      	ldr	r3, [r7, #4]
 80101ae:	681b      	ldr	r3, [r3, #0]
 80101b0:	2200      	movs	r2, #0
 80101b2:	2102      	movs	r1, #2
 80101b4:	4618      	mov	r0, r3
 80101b6:	f7fe fdbb 	bl	800ed30 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80101ba:	687b      	ldr	r3, [r7, #4]
 80101bc:	681b      	ldr	r3, [r3, #0]
 80101be:	2103      	movs	r1, #3
 80101c0:	4618      	mov	r0, r3
 80101c2:	f7fe fd9f 	bl	800ed04 <LL_ADC_GetOffsetChannel>
 80101c6:	4603      	mov	r3, r0
 80101c8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80101cc:	2b00      	cmp	r3, #0
 80101ce:	d10a      	bne.n	80101e6 <HAL_ADC_ConfigChannel+0x3aa>
 80101d0:	687b      	ldr	r3, [r7, #4]
 80101d2:	681b      	ldr	r3, [r3, #0]
 80101d4:	2103      	movs	r1, #3
 80101d6:	4618      	mov	r0, r3
 80101d8:	f7fe fd94 	bl	800ed04 <LL_ADC_GetOffsetChannel>
 80101dc:	4603      	mov	r3, r0
 80101de:	0e9b      	lsrs	r3, r3, #26
 80101e0:	f003 021f 	and.w	r2, r3, #31
 80101e4:	e017      	b.n	8010216 <HAL_ADC_ConfigChannel+0x3da>
 80101e6:	687b      	ldr	r3, [r7, #4]
 80101e8:	681b      	ldr	r3, [r3, #0]
 80101ea:	2103      	movs	r1, #3
 80101ec:	4618      	mov	r0, r3
 80101ee:	f7fe fd89 	bl	800ed04 <LL_ADC_GetOffsetChannel>
 80101f2:	4603      	mov	r3, r0
 80101f4:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80101f6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80101f8:	fa93 f3a3 	rbit	r3, r3
 80101fc:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 80101fe:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8010200:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8010202:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8010204:	2b00      	cmp	r3, #0
 8010206:	d101      	bne.n	801020c <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8010208:	2320      	movs	r3, #32
 801020a:	e003      	b.n	8010214 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 801020c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 801020e:	fab3 f383 	clz	r3, r3
 8010212:	b2db      	uxtb	r3, r3
 8010214:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8010216:	683b      	ldr	r3, [r7, #0]
 8010218:	681b      	ldr	r3, [r3, #0]
 801021a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801021e:	2b00      	cmp	r3, #0
 8010220:	d105      	bne.n	801022e <HAL_ADC_ConfigChannel+0x3f2>
 8010222:	683b      	ldr	r3, [r7, #0]
 8010224:	681b      	ldr	r3, [r3, #0]
 8010226:	0e9b      	lsrs	r3, r3, #26
 8010228:	f003 031f 	and.w	r3, r3, #31
 801022c:	e011      	b.n	8010252 <HAL_ADC_ConfigChannel+0x416>
 801022e:	683b      	ldr	r3, [r7, #0]
 8010230:	681b      	ldr	r3, [r3, #0]
 8010232:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8010234:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8010236:	fa93 f3a3 	rbit	r3, r3
 801023a:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 801023c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 801023e:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8010240:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8010242:	2b00      	cmp	r3, #0
 8010244:	d101      	bne.n	801024a <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8010246:	2320      	movs	r3, #32
 8010248:	e003      	b.n	8010252 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 801024a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801024c:	fab3 f383 	clz	r3, r3
 8010250:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8010252:	429a      	cmp	r2, r3
 8010254:	d106      	bne.n	8010264 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8010256:	687b      	ldr	r3, [r7, #4]
 8010258:	681b      	ldr	r3, [r3, #0]
 801025a:	2200      	movs	r2, #0
 801025c:	2103      	movs	r1, #3
 801025e:	4618      	mov	r0, r3
 8010260:	f7fe fd66 	bl	800ed30 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8010264:	687b      	ldr	r3, [r7, #4]
 8010266:	681b      	ldr	r3, [r3, #0]
 8010268:	4618      	mov	r0, r3
 801026a:	f7fe fefd 	bl	800f068 <LL_ADC_IsEnabled>
 801026e:	4603      	mov	r3, r0
 8010270:	2b00      	cmp	r3, #0
 8010272:	f040 813d 	bne.w	80104f0 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8010276:	687b      	ldr	r3, [r7, #4]
 8010278:	6818      	ldr	r0, [r3, #0]
 801027a:	683b      	ldr	r3, [r7, #0]
 801027c:	6819      	ldr	r1, [r3, #0]
 801027e:	683b      	ldr	r3, [r7, #0]
 8010280:	68db      	ldr	r3, [r3, #12]
 8010282:	461a      	mov	r2, r3
 8010284:	f7fe fe36 	bl	800eef4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8010288:	683b      	ldr	r3, [r7, #0]
 801028a:	68db      	ldr	r3, [r3, #12]
 801028c:	4aa2      	ldr	r2, [pc, #648]	; (8010518 <HAL_ADC_ConfigChannel+0x6dc>)
 801028e:	4293      	cmp	r3, r2
 8010290:	f040 812e 	bne.w	80104f0 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8010294:	687b      	ldr	r3, [r7, #4]
 8010296:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8010298:	683b      	ldr	r3, [r7, #0]
 801029a:	681b      	ldr	r3, [r3, #0]
 801029c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80102a0:	2b00      	cmp	r3, #0
 80102a2:	d10b      	bne.n	80102bc <HAL_ADC_ConfigChannel+0x480>
 80102a4:	683b      	ldr	r3, [r7, #0]
 80102a6:	681b      	ldr	r3, [r3, #0]
 80102a8:	0e9b      	lsrs	r3, r3, #26
 80102aa:	3301      	adds	r3, #1
 80102ac:	f003 031f 	and.w	r3, r3, #31
 80102b0:	2b09      	cmp	r3, #9
 80102b2:	bf94      	ite	ls
 80102b4:	2301      	movls	r3, #1
 80102b6:	2300      	movhi	r3, #0
 80102b8:	b2db      	uxtb	r3, r3
 80102ba:	e019      	b.n	80102f0 <HAL_ADC_ConfigChannel+0x4b4>
 80102bc:	683b      	ldr	r3, [r7, #0]
 80102be:	681b      	ldr	r3, [r3, #0]
 80102c0:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80102c2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80102c4:	fa93 f3a3 	rbit	r3, r3
 80102c8:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 80102ca:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80102cc:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 80102ce:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80102d0:	2b00      	cmp	r3, #0
 80102d2:	d101      	bne.n	80102d8 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 80102d4:	2320      	movs	r3, #32
 80102d6:	e003      	b.n	80102e0 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 80102d8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80102da:	fab3 f383 	clz	r3, r3
 80102de:	b2db      	uxtb	r3, r3
 80102e0:	3301      	adds	r3, #1
 80102e2:	f003 031f 	and.w	r3, r3, #31
 80102e6:	2b09      	cmp	r3, #9
 80102e8:	bf94      	ite	ls
 80102ea:	2301      	movls	r3, #1
 80102ec:	2300      	movhi	r3, #0
 80102ee:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80102f0:	2b00      	cmp	r3, #0
 80102f2:	d079      	beq.n	80103e8 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80102f4:	683b      	ldr	r3, [r7, #0]
 80102f6:	681b      	ldr	r3, [r3, #0]
 80102f8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80102fc:	2b00      	cmp	r3, #0
 80102fe:	d107      	bne.n	8010310 <HAL_ADC_ConfigChannel+0x4d4>
 8010300:	683b      	ldr	r3, [r7, #0]
 8010302:	681b      	ldr	r3, [r3, #0]
 8010304:	0e9b      	lsrs	r3, r3, #26
 8010306:	3301      	adds	r3, #1
 8010308:	069b      	lsls	r3, r3, #26
 801030a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 801030e:	e015      	b.n	801033c <HAL_ADC_ConfigChannel+0x500>
 8010310:	683b      	ldr	r3, [r7, #0]
 8010312:	681b      	ldr	r3, [r3, #0]
 8010314:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8010316:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010318:	fa93 f3a3 	rbit	r3, r3
 801031c:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 801031e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010320:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8010322:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010324:	2b00      	cmp	r3, #0
 8010326:	d101      	bne.n	801032c <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8010328:	2320      	movs	r3, #32
 801032a:	e003      	b.n	8010334 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 801032c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801032e:	fab3 f383 	clz	r3, r3
 8010332:	b2db      	uxtb	r3, r3
 8010334:	3301      	adds	r3, #1
 8010336:	069b      	lsls	r3, r3, #26
 8010338:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 801033c:	683b      	ldr	r3, [r7, #0]
 801033e:	681b      	ldr	r3, [r3, #0]
 8010340:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8010344:	2b00      	cmp	r3, #0
 8010346:	d109      	bne.n	801035c <HAL_ADC_ConfigChannel+0x520>
 8010348:	683b      	ldr	r3, [r7, #0]
 801034a:	681b      	ldr	r3, [r3, #0]
 801034c:	0e9b      	lsrs	r3, r3, #26
 801034e:	3301      	adds	r3, #1
 8010350:	f003 031f 	and.w	r3, r3, #31
 8010354:	2101      	movs	r1, #1
 8010356:	fa01 f303 	lsl.w	r3, r1, r3
 801035a:	e017      	b.n	801038c <HAL_ADC_ConfigChannel+0x550>
 801035c:	683b      	ldr	r3, [r7, #0]
 801035e:	681b      	ldr	r3, [r3, #0]
 8010360:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8010362:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010364:	fa93 f3a3 	rbit	r3, r3
 8010368:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 801036a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801036c:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 801036e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8010370:	2b00      	cmp	r3, #0
 8010372:	d101      	bne.n	8010378 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8010374:	2320      	movs	r3, #32
 8010376:	e003      	b.n	8010380 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8010378:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801037a:	fab3 f383 	clz	r3, r3
 801037e:	b2db      	uxtb	r3, r3
 8010380:	3301      	adds	r3, #1
 8010382:	f003 031f 	and.w	r3, r3, #31
 8010386:	2101      	movs	r1, #1
 8010388:	fa01 f303 	lsl.w	r3, r1, r3
 801038c:	ea42 0103 	orr.w	r1, r2, r3
 8010390:	683b      	ldr	r3, [r7, #0]
 8010392:	681b      	ldr	r3, [r3, #0]
 8010394:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8010398:	2b00      	cmp	r3, #0
 801039a:	d10a      	bne.n	80103b2 <HAL_ADC_ConfigChannel+0x576>
 801039c:	683b      	ldr	r3, [r7, #0]
 801039e:	681b      	ldr	r3, [r3, #0]
 80103a0:	0e9b      	lsrs	r3, r3, #26
 80103a2:	3301      	adds	r3, #1
 80103a4:	f003 021f 	and.w	r2, r3, #31
 80103a8:	4613      	mov	r3, r2
 80103aa:	005b      	lsls	r3, r3, #1
 80103ac:	4413      	add	r3, r2
 80103ae:	051b      	lsls	r3, r3, #20
 80103b0:	e018      	b.n	80103e4 <HAL_ADC_ConfigChannel+0x5a8>
 80103b2:	683b      	ldr	r3, [r7, #0]
 80103b4:	681b      	ldr	r3, [r3, #0]
 80103b6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80103b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80103ba:	fa93 f3a3 	rbit	r3, r3
 80103be:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80103c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80103c2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 80103c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80103c6:	2b00      	cmp	r3, #0
 80103c8:	d101      	bne.n	80103ce <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 80103ca:	2320      	movs	r3, #32
 80103cc:	e003      	b.n	80103d6 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 80103ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80103d0:	fab3 f383 	clz	r3, r3
 80103d4:	b2db      	uxtb	r3, r3
 80103d6:	3301      	adds	r3, #1
 80103d8:	f003 021f 	and.w	r2, r3, #31
 80103dc:	4613      	mov	r3, r2
 80103de:	005b      	lsls	r3, r3, #1
 80103e0:	4413      	add	r3, r2
 80103e2:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80103e4:	430b      	orrs	r3, r1
 80103e6:	e07e      	b.n	80104e6 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80103e8:	683b      	ldr	r3, [r7, #0]
 80103ea:	681b      	ldr	r3, [r3, #0]
 80103ec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80103f0:	2b00      	cmp	r3, #0
 80103f2:	d107      	bne.n	8010404 <HAL_ADC_ConfigChannel+0x5c8>
 80103f4:	683b      	ldr	r3, [r7, #0]
 80103f6:	681b      	ldr	r3, [r3, #0]
 80103f8:	0e9b      	lsrs	r3, r3, #26
 80103fa:	3301      	adds	r3, #1
 80103fc:	069b      	lsls	r3, r3, #26
 80103fe:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8010402:	e015      	b.n	8010430 <HAL_ADC_ConfigChannel+0x5f4>
 8010404:	683b      	ldr	r3, [r7, #0]
 8010406:	681b      	ldr	r3, [r3, #0]
 8010408:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 801040a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801040c:	fa93 f3a3 	rbit	r3, r3
 8010410:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8010412:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010414:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8010416:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010418:	2b00      	cmp	r3, #0
 801041a:	d101      	bne.n	8010420 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 801041c:	2320      	movs	r3, #32
 801041e:	e003      	b.n	8010428 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8010420:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010422:	fab3 f383 	clz	r3, r3
 8010426:	b2db      	uxtb	r3, r3
 8010428:	3301      	adds	r3, #1
 801042a:	069b      	lsls	r3, r3, #26
 801042c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8010430:	683b      	ldr	r3, [r7, #0]
 8010432:	681b      	ldr	r3, [r3, #0]
 8010434:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8010438:	2b00      	cmp	r3, #0
 801043a:	d109      	bne.n	8010450 <HAL_ADC_ConfigChannel+0x614>
 801043c:	683b      	ldr	r3, [r7, #0]
 801043e:	681b      	ldr	r3, [r3, #0]
 8010440:	0e9b      	lsrs	r3, r3, #26
 8010442:	3301      	adds	r3, #1
 8010444:	f003 031f 	and.w	r3, r3, #31
 8010448:	2101      	movs	r1, #1
 801044a:	fa01 f303 	lsl.w	r3, r1, r3
 801044e:	e017      	b.n	8010480 <HAL_ADC_ConfigChannel+0x644>
 8010450:	683b      	ldr	r3, [r7, #0]
 8010452:	681b      	ldr	r3, [r3, #0]
 8010454:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8010456:	6a3b      	ldr	r3, [r7, #32]
 8010458:	fa93 f3a3 	rbit	r3, r3
 801045c:	61fb      	str	r3, [r7, #28]
  return result;
 801045e:	69fb      	ldr	r3, [r7, #28]
 8010460:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8010462:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010464:	2b00      	cmp	r3, #0
 8010466:	d101      	bne.n	801046c <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8010468:	2320      	movs	r3, #32
 801046a:	e003      	b.n	8010474 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 801046c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801046e:	fab3 f383 	clz	r3, r3
 8010472:	b2db      	uxtb	r3, r3
 8010474:	3301      	adds	r3, #1
 8010476:	f003 031f 	and.w	r3, r3, #31
 801047a:	2101      	movs	r1, #1
 801047c:	fa01 f303 	lsl.w	r3, r1, r3
 8010480:	ea42 0103 	orr.w	r1, r2, r3
 8010484:	683b      	ldr	r3, [r7, #0]
 8010486:	681b      	ldr	r3, [r3, #0]
 8010488:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801048c:	2b00      	cmp	r3, #0
 801048e:	d10d      	bne.n	80104ac <HAL_ADC_ConfigChannel+0x670>
 8010490:	683b      	ldr	r3, [r7, #0]
 8010492:	681b      	ldr	r3, [r3, #0]
 8010494:	0e9b      	lsrs	r3, r3, #26
 8010496:	3301      	adds	r3, #1
 8010498:	f003 021f 	and.w	r2, r3, #31
 801049c:	4613      	mov	r3, r2
 801049e:	005b      	lsls	r3, r3, #1
 80104a0:	4413      	add	r3, r2
 80104a2:	3b1e      	subs	r3, #30
 80104a4:	051b      	lsls	r3, r3, #20
 80104a6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80104aa:	e01b      	b.n	80104e4 <HAL_ADC_ConfigChannel+0x6a8>
 80104ac:	683b      	ldr	r3, [r7, #0]
 80104ae:	681b      	ldr	r3, [r3, #0]
 80104b0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80104b2:	697b      	ldr	r3, [r7, #20]
 80104b4:	fa93 f3a3 	rbit	r3, r3
 80104b8:	613b      	str	r3, [r7, #16]
  return result;
 80104ba:	693b      	ldr	r3, [r7, #16]
 80104bc:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80104be:	69bb      	ldr	r3, [r7, #24]
 80104c0:	2b00      	cmp	r3, #0
 80104c2:	d101      	bne.n	80104c8 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 80104c4:	2320      	movs	r3, #32
 80104c6:	e003      	b.n	80104d0 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 80104c8:	69bb      	ldr	r3, [r7, #24]
 80104ca:	fab3 f383 	clz	r3, r3
 80104ce:	b2db      	uxtb	r3, r3
 80104d0:	3301      	adds	r3, #1
 80104d2:	f003 021f 	and.w	r2, r3, #31
 80104d6:	4613      	mov	r3, r2
 80104d8:	005b      	lsls	r3, r3, #1
 80104da:	4413      	add	r3, r2
 80104dc:	3b1e      	subs	r3, #30
 80104de:	051b      	lsls	r3, r3, #20
 80104e0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80104e4:	430b      	orrs	r3, r1
 80104e6:	683a      	ldr	r2, [r7, #0]
 80104e8:	6892      	ldr	r2, [r2, #8]
 80104ea:	4619      	mov	r1, r3
 80104ec:	f7fe fcd6 	bl	800ee9c <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80104f0:	683b      	ldr	r3, [r7, #0]
 80104f2:	681a      	ldr	r2, [r3, #0]
 80104f4:	4b09      	ldr	r3, [pc, #36]	; (801051c <HAL_ADC_ConfigChannel+0x6e0>)
 80104f6:	4013      	ands	r3, r2
 80104f8:	2b00      	cmp	r3, #0
 80104fa:	f000 80af 	beq.w	801065c <HAL_ADC_ConfigChannel+0x820>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80104fe:	687b      	ldr	r3, [r7, #4]
 8010500:	681b      	ldr	r3, [r3, #0]
 8010502:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8010506:	d004      	beq.n	8010512 <HAL_ADC_ConfigChannel+0x6d6>
 8010508:	687b      	ldr	r3, [r7, #4]
 801050a:	681b      	ldr	r3, [r3, #0]
 801050c:	4a04      	ldr	r2, [pc, #16]	; (8010520 <HAL_ADC_ConfigChannel+0x6e4>)
 801050e:	4293      	cmp	r3, r2
 8010510:	d10a      	bne.n	8010528 <HAL_ADC_ConfigChannel+0x6ec>
 8010512:	4b04      	ldr	r3, [pc, #16]	; (8010524 <HAL_ADC_ConfigChannel+0x6e8>)
 8010514:	e009      	b.n	801052a <HAL_ADC_ConfigChannel+0x6ee>
 8010516:	bf00      	nop
 8010518:	407f0000 	.word	0x407f0000
 801051c:	80080000 	.word	0x80080000
 8010520:	50000100 	.word	0x50000100
 8010524:	50000300 	.word	0x50000300
 8010528:	4b51      	ldr	r3, [pc, #324]	; (8010670 <HAL_ADC_ConfigChannel+0x834>)
 801052a:	4618      	mov	r0, r3
 801052c:	f7fe fbb8 	bl	800eca0 <LL_ADC_GetCommonPathInternalCh>
 8010530:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8010534:	683b      	ldr	r3, [r7, #0]
 8010536:	681b      	ldr	r3, [r3, #0]
 8010538:	4a4e      	ldr	r2, [pc, #312]	; (8010674 <HAL_ADC_ConfigChannel+0x838>)
 801053a:	4293      	cmp	r3, r2
 801053c:	d004      	beq.n	8010548 <HAL_ADC_ConfigChannel+0x70c>
 801053e:	683b      	ldr	r3, [r7, #0]
 8010540:	681b      	ldr	r3, [r3, #0]
 8010542:	4a4d      	ldr	r2, [pc, #308]	; (8010678 <HAL_ADC_ConfigChannel+0x83c>)
 8010544:	4293      	cmp	r3, r2
 8010546:	d134      	bne.n	80105b2 <HAL_ADC_ConfigChannel+0x776>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8010548:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 801054c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8010550:	2b00      	cmp	r3, #0
 8010552:	d12e      	bne.n	80105b2 <HAL_ADC_ConfigChannel+0x776>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8010554:	687b      	ldr	r3, [r7, #4]
 8010556:	681b      	ldr	r3, [r3, #0]
 8010558:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 801055c:	d17e      	bne.n	801065c <HAL_ADC_ConfigChannel+0x820>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 801055e:	687b      	ldr	r3, [r7, #4]
 8010560:	681b      	ldr	r3, [r3, #0]
 8010562:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8010566:	d004      	beq.n	8010572 <HAL_ADC_ConfigChannel+0x736>
 8010568:	687b      	ldr	r3, [r7, #4]
 801056a:	681b      	ldr	r3, [r3, #0]
 801056c:	4a43      	ldr	r2, [pc, #268]	; (801067c <HAL_ADC_ConfigChannel+0x840>)
 801056e:	4293      	cmp	r3, r2
 8010570:	d101      	bne.n	8010576 <HAL_ADC_ConfigChannel+0x73a>
 8010572:	4a43      	ldr	r2, [pc, #268]	; (8010680 <HAL_ADC_ConfigChannel+0x844>)
 8010574:	e000      	b.n	8010578 <HAL_ADC_ConfigChannel+0x73c>
 8010576:	4a3e      	ldr	r2, [pc, #248]	; (8010670 <HAL_ADC_ConfigChannel+0x834>)
 8010578:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 801057c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8010580:	4619      	mov	r1, r3
 8010582:	4610      	mov	r0, r2
 8010584:	f7fe fb79 	bl	800ec7a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8010588:	4b3e      	ldr	r3, [pc, #248]	; (8010684 <HAL_ADC_ConfigChannel+0x848>)
 801058a:	681b      	ldr	r3, [r3, #0]
 801058c:	099b      	lsrs	r3, r3, #6
 801058e:	4a3e      	ldr	r2, [pc, #248]	; (8010688 <HAL_ADC_ConfigChannel+0x84c>)
 8010590:	fba2 2303 	umull	r2, r3, r2, r3
 8010594:	099b      	lsrs	r3, r3, #6
 8010596:	1c5a      	adds	r2, r3, #1
 8010598:	4613      	mov	r3, r2
 801059a:	005b      	lsls	r3, r3, #1
 801059c:	4413      	add	r3, r2
 801059e:	009b      	lsls	r3, r3, #2
 80105a0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80105a2:	e002      	b.n	80105aa <HAL_ADC_ConfigChannel+0x76e>
          {
            wait_loop_index--;
 80105a4:	68fb      	ldr	r3, [r7, #12]
 80105a6:	3b01      	subs	r3, #1
 80105a8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80105aa:	68fb      	ldr	r3, [r7, #12]
 80105ac:	2b00      	cmp	r3, #0
 80105ae:	d1f9      	bne.n	80105a4 <HAL_ADC_ConfigChannel+0x768>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80105b0:	e054      	b.n	801065c <HAL_ADC_ConfigChannel+0x820>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80105b2:	683b      	ldr	r3, [r7, #0]
 80105b4:	681b      	ldr	r3, [r3, #0]
 80105b6:	4a35      	ldr	r2, [pc, #212]	; (801068c <HAL_ADC_ConfigChannel+0x850>)
 80105b8:	4293      	cmp	r3, r2
 80105ba:	d120      	bne.n	80105fe <HAL_ADC_ConfigChannel+0x7c2>
 80105bc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80105c0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80105c4:	2b00      	cmp	r3, #0
 80105c6:	d11a      	bne.n	80105fe <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80105c8:	687b      	ldr	r3, [r7, #4]
 80105ca:	681b      	ldr	r3, [r3, #0]
 80105cc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80105d0:	d144      	bne.n	801065c <HAL_ADC_ConfigChannel+0x820>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80105d2:	687b      	ldr	r3, [r7, #4]
 80105d4:	681b      	ldr	r3, [r3, #0]
 80105d6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80105da:	d004      	beq.n	80105e6 <HAL_ADC_ConfigChannel+0x7aa>
 80105dc:	687b      	ldr	r3, [r7, #4]
 80105de:	681b      	ldr	r3, [r3, #0]
 80105e0:	4a26      	ldr	r2, [pc, #152]	; (801067c <HAL_ADC_ConfigChannel+0x840>)
 80105e2:	4293      	cmp	r3, r2
 80105e4:	d101      	bne.n	80105ea <HAL_ADC_ConfigChannel+0x7ae>
 80105e6:	4a26      	ldr	r2, [pc, #152]	; (8010680 <HAL_ADC_ConfigChannel+0x844>)
 80105e8:	e000      	b.n	80105ec <HAL_ADC_ConfigChannel+0x7b0>
 80105ea:	4a21      	ldr	r2, [pc, #132]	; (8010670 <HAL_ADC_ConfigChannel+0x834>)
 80105ec:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80105f0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80105f4:	4619      	mov	r1, r3
 80105f6:	4610      	mov	r0, r2
 80105f8:	f7fe fb3f 	bl	800ec7a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80105fc:	e02e      	b.n	801065c <HAL_ADC_ConfigChannel+0x820>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 80105fe:	683b      	ldr	r3, [r7, #0]
 8010600:	681b      	ldr	r3, [r3, #0]
 8010602:	4a23      	ldr	r2, [pc, #140]	; (8010690 <HAL_ADC_ConfigChannel+0x854>)
 8010604:	4293      	cmp	r3, r2
 8010606:	d129      	bne.n	801065c <HAL_ADC_ConfigChannel+0x820>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8010608:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 801060c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8010610:	2b00      	cmp	r3, #0
 8010612:	d123      	bne.n	801065c <HAL_ADC_ConfigChannel+0x820>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8010614:	687b      	ldr	r3, [r7, #4]
 8010616:	681b      	ldr	r3, [r3, #0]
 8010618:	4a18      	ldr	r2, [pc, #96]	; (801067c <HAL_ADC_ConfigChannel+0x840>)
 801061a:	4293      	cmp	r3, r2
 801061c:	d01e      	beq.n	801065c <HAL_ADC_ConfigChannel+0x820>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 801061e:	687b      	ldr	r3, [r7, #4]
 8010620:	681b      	ldr	r3, [r3, #0]
 8010622:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8010626:	d004      	beq.n	8010632 <HAL_ADC_ConfigChannel+0x7f6>
 8010628:	687b      	ldr	r3, [r7, #4]
 801062a:	681b      	ldr	r3, [r3, #0]
 801062c:	4a13      	ldr	r2, [pc, #76]	; (801067c <HAL_ADC_ConfigChannel+0x840>)
 801062e:	4293      	cmp	r3, r2
 8010630:	d101      	bne.n	8010636 <HAL_ADC_ConfigChannel+0x7fa>
 8010632:	4a13      	ldr	r2, [pc, #76]	; (8010680 <HAL_ADC_ConfigChannel+0x844>)
 8010634:	e000      	b.n	8010638 <HAL_ADC_ConfigChannel+0x7fc>
 8010636:	4a0e      	ldr	r2, [pc, #56]	; (8010670 <HAL_ADC_ConfigChannel+0x834>)
 8010638:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 801063c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8010640:	4619      	mov	r1, r3
 8010642:	4610      	mov	r0, r2
 8010644:	f7fe fb19 	bl	800ec7a <LL_ADC_SetCommonPathInternalCh>
 8010648:	e008      	b.n	801065c <HAL_ADC_ConfigChannel+0x820>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 801064a:	687b      	ldr	r3, [r7, #4]
 801064c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801064e:	f043 0220 	orr.w	r2, r3, #32
 8010652:	687b      	ldr	r3, [r7, #4]
 8010654:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8010656:	2301      	movs	r3, #1
 8010658:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 801065c:	687b      	ldr	r3, [r7, #4]
 801065e:	2200      	movs	r2, #0
 8010660:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8010664:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8010668:	4618      	mov	r0, r3
 801066a:	37d8      	adds	r7, #216	; 0xd8
 801066c:	46bd      	mov	sp, r7
 801066e:	bd80      	pop	{r7, pc}
 8010670:	50000700 	.word	0x50000700
 8010674:	c3210000 	.word	0xc3210000
 8010678:	90c00010 	.word	0x90c00010
 801067c:	50000100 	.word	0x50000100
 8010680:	50000300 	.word	0x50000300
 8010684:	20000020 	.word	0x20000020
 8010688:	053e2d63 	.word	0x053e2d63
 801068c:	c7520000 	.word	0xc7520000
 8010690:	cb840000 	.word	0xcb840000

08010694 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8010694:	b580      	push	{r7, lr}
 8010696:	b088      	sub	sp, #32
 8010698:	af00      	add	r7, sp, #0
 801069a:	6078      	str	r0, [r7, #4]
 801069c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 801069e:	2300      	movs	r3, #0
 80106a0:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 80106a2:	683b      	ldr	r3, [r7, #0]
 80106a4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80106a6:	687b      	ldr	r3, [r7, #4]
 80106a8:	681b      	ldr	r3, [r3, #0]
 80106aa:	4618      	mov	r0, r3
 80106ac:	f7fe fd2a 	bl	800f104 <LL_ADC_REG_IsConversionOngoing>
 80106b0:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80106b2:	687b      	ldr	r3, [r7, #4]
 80106b4:	681b      	ldr	r3, [r3, #0]
 80106b6:	4618      	mov	r0, r3
 80106b8:	f7fe fd4b 	bl	800f152 <LL_ADC_INJ_IsConversionOngoing>
 80106bc:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 80106be:	693b      	ldr	r3, [r7, #16]
 80106c0:	2b00      	cmp	r3, #0
 80106c2:	d103      	bne.n	80106cc <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 80106c4:	68fb      	ldr	r3, [r7, #12]
 80106c6:	2b00      	cmp	r3, #0
 80106c8:	f000 8098 	beq.w	80107fc <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 80106cc:	687b      	ldr	r3, [r7, #4]
 80106ce:	681b      	ldr	r3, [r3, #0]
 80106d0:	68db      	ldr	r3, [r3, #12]
 80106d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80106d6:	2b00      	cmp	r3, #0
 80106d8:	d02a      	beq.n	8010730 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 80106da:	687b      	ldr	r3, [r7, #4]
 80106dc:	7f5b      	ldrb	r3, [r3, #29]
 80106de:	2b01      	cmp	r3, #1
 80106e0:	d126      	bne.n	8010730 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 80106e2:	687b      	ldr	r3, [r7, #4]
 80106e4:	7f1b      	ldrb	r3, [r3, #28]
 80106e6:	2b01      	cmp	r3, #1
 80106e8:	d122      	bne.n	8010730 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 80106ea:	2301      	movs	r3, #1
 80106ec:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80106ee:	e014      	b.n	801071a <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 80106f0:	69fb      	ldr	r3, [r7, #28]
 80106f2:	4a45      	ldr	r2, [pc, #276]	; (8010808 <ADC_ConversionStop+0x174>)
 80106f4:	4293      	cmp	r3, r2
 80106f6:	d90d      	bls.n	8010714 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80106f8:	687b      	ldr	r3, [r7, #4]
 80106fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80106fc:	f043 0210 	orr.w	r2, r3, #16
 8010700:	687b      	ldr	r3, [r7, #4]
 8010702:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8010704:	687b      	ldr	r3, [r7, #4]
 8010706:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8010708:	f043 0201 	orr.w	r2, r3, #1
 801070c:	687b      	ldr	r3, [r7, #4]
 801070e:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8010710:	2301      	movs	r3, #1
 8010712:	e074      	b.n	80107fe <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8010714:	69fb      	ldr	r3, [r7, #28]
 8010716:	3301      	adds	r3, #1
 8010718:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 801071a:	687b      	ldr	r3, [r7, #4]
 801071c:	681b      	ldr	r3, [r3, #0]
 801071e:	681b      	ldr	r3, [r3, #0]
 8010720:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010724:	2b40      	cmp	r3, #64	; 0x40
 8010726:	d1e3      	bne.n	80106f0 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8010728:	687b      	ldr	r3, [r7, #4]
 801072a:	681b      	ldr	r3, [r3, #0]
 801072c:	2240      	movs	r2, #64	; 0x40
 801072e:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8010730:	69bb      	ldr	r3, [r7, #24]
 8010732:	2b02      	cmp	r3, #2
 8010734:	d014      	beq.n	8010760 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8010736:	687b      	ldr	r3, [r7, #4]
 8010738:	681b      	ldr	r3, [r3, #0]
 801073a:	4618      	mov	r0, r3
 801073c:	f7fe fce2 	bl	800f104 <LL_ADC_REG_IsConversionOngoing>
 8010740:	4603      	mov	r3, r0
 8010742:	2b00      	cmp	r3, #0
 8010744:	d00c      	beq.n	8010760 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8010746:	687b      	ldr	r3, [r7, #4]
 8010748:	681b      	ldr	r3, [r3, #0]
 801074a:	4618      	mov	r0, r3
 801074c:	f7fe fc9f 	bl	800f08e <LL_ADC_IsDisableOngoing>
 8010750:	4603      	mov	r3, r0
 8010752:	2b00      	cmp	r3, #0
 8010754:	d104      	bne.n	8010760 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8010756:	687b      	ldr	r3, [r7, #4]
 8010758:	681b      	ldr	r3, [r3, #0]
 801075a:	4618      	mov	r0, r3
 801075c:	f7fe fcbe 	bl	800f0dc <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8010760:	69bb      	ldr	r3, [r7, #24]
 8010762:	2b01      	cmp	r3, #1
 8010764:	d014      	beq.n	8010790 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8010766:	687b      	ldr	r3, [r7, #4]
 8010768:	681b      	ldr	r3, [r3, #0]
 801076a:	4618      	mov	r0, r3
 801076c:	f7fe fcf1 	bl	800f152 <LL_ADC_INJ_IsConversionOngoing>
 8010770:	4603      	mov	r3, r0
 8010772:	2b00      	cmp	r3, #0
 8010774:	d00c      	beq.n	8010790 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8010776:	687b      	ldr	r3, [r7, #4]
 8010778:	681b      	ldr	r3, [r3, #0]
 801077a:	4618      	mov	r0, r3
 801077c:	f7fe fc87 	bl	800f08e <LL_ADC_IsDisableOngoing>
 8010780:	4603      	mov	r3, r0
 8010782:	2b00      	cmp	r3, #0
 8010784:	d104      	bne.n	8010790 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8010786:	687b      	ldr	r3, [r7, #4]
 8010788:	681b      	ldr	r3, [r3, #0]
 801078a:	4618      	mov	r0, r3
 801078c:	f7fe fccd 	bl	800f12a <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8010790:	69bb      	ldr	r3, [r7, #24]
 8010792:	2b02      	cmp	r3, #2
 8010794:	d005      	beq.n	80107a2 <ADC_ConversionStop+0x10e>
 8010796:	69bb      	ldr	r3, [r7, #24]
 8010798:	2b03      	cmp	r3, #3
 801079a:	d105      	bne.n	80107a8 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 801079c:	230c      	movs	r3, #12
 801079e:	617b      	str	r3, [r7, #20]
        break;
 80107a0:	e005      	b.n	80107ae <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 80107a2:	2308      	movs	r3, #8
 80107a4:	617b      	str	r3, [r7, #20]
        break;
 80107a6:	e002      	b.n	80107ae <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 80107a8:	2304      	movs	r3, #4
 80107aa:	617b      	str	r3, [r7, #20]
        break;
 80107ac:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 80107ae:	f7fe fa23 	bl	800ebf8 <HAL_GetTick>
 80107b2:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80107b4:	e01b      	b.n	80107ee <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80107b6:	f7fe fa1f 	bl	800ebf8 <HAL_GetTick>
 80107ba:	4602      	mov	r2, r0
 80107bc:	68bb      	ldr	r3, [r7, #8]
 80107be:	1ad3      	subs	r3, r2, r3
 80107c0:	2b05      	cmp	r3, #5
 80107c2:	d914      	bls.n	80107ee <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80107c4:	687b      	ldr	r3, [r7, #4]
 80107c6:	681b      	ldr	r3, [r3, #0]
 80107c8:	689a      	ldr	r2, [r3, #8]
 80107ca:	697b      	ldr	r3, [r7, #20]
 80107cc:	4013      	ands	r3, r2
 80107ce:	2b00      	cmp	r3, #0
 80107d0:	d00d      	beq.n	80107ee <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80107d2:	687b      	ldr	r3, [r7, #4]
 80107d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80107d6:	f043 0210 	orr.w	r2, r3, #16
 80107da:	687b      	ldr	r3, [r7, #4]
 80107dc:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80107de:	687b      	ldr	r3, [r7, #4]
 80107e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80107e2:	f043 0201 	orr.w	r2, r3, #1
 80107e6:	687b      	ldr	r3, [r7, #4]
 80107e8:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 80107ea:	2301      	movs	r3, #1
 80107ec:	e007      	b.n	80107fe <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80107ee:	687b      	ldr	r3, [r7, #4]
 80107f0:	681b      	ldr	r3, [r3, #0]
 80107f2:	689a      	ldr	r2, [r3, #8]
 80107f4:	697b      	ldr	r3, [r7, #20]
 80107f6:	4013      	ands	r3, r2
 80107f8:	2b00      	cmp	r3, #0
 80107fa:	d1dc      	bne.n	80107b6 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 80107fc:	2300      	movs	r3, #0
}
 80107fe:	4618      	mov	r0, r3
 8010800:	3720      	adds	r7, #32
 8010802:	46bd      	mov	sp, r7
 8010804:	bd80      	pop	{r7, pc}
 8010806:	bf00      	nop
 8010808:	a33fffff 	.word	0xa33fffff

0801080c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 801080c:	b580      	push	{r7, lr}
 801080e:	b084      	sub	sp, #16
 8010810:	af00      	add	r7, sp, #0
 8010812:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8010814:	687b      	ldr	r3, [r7, #4]
 8010816:	681b      	ldr	r3, [r3, #0]
 8010818:	4618      	mov	r0, r3
 801081a:	f7fe fc25 	bl	800f068 <LL_ADC_IsEnabled>
 801081e:	4603      	mov	r3, r0
 8010820:	2b00      	cmp	r3, #0
 8010822:	d14d      	bne.n	80108c0 <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8010824:	687b      	ldr	r3, [r7, #4]
 8010826:	681b      	ldr	r3, [r3, #0]
 8010828:	689a      	ldr	r2, [r3, #8]
 801082a:	4b28      	ldr	r3, [pc, #160]	; (80108cc <ADC_Enable+0xc0>)
 801082c:	4013      	ands	r3, r2
 801082e:	2b00      	cmp	r3, #0
 8010830:	d00d      	beq.n	801084e <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8010832:	687b      	ldr	r3, [r7, #4]
 8010834:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8010836:	f043 0210 	orr.w	r2, r3, #16
 801083a:	687b      	ldr	r3, [r7, #4]
 801083c:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 801083e:	687b      	ldr	r3, [r7, #4]
 8010840:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8010842:	f043 0201 	orr.w	r2, r3, #1
 8010846:	687b      	ldr	r3, [r7, #4]
 8010848:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 801084a:	2301      	movs	r3, #1
 801084c:	e039      	b.n	80108c2 <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 801084e:	687b      	ldr	r3, [r7, #4]
 8010850:	681b      	ldr	r3, [r3, #0]
 8010852:	4618      	mov	r0, r3
 8010854:	f7fe fbe0 	bl	800f018 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8010858:	f7fe f9ce 	bl	800ebf8 <HAL_GetTick>
 801085c:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 801085e:	e028      	b.n	80108b2 <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8010860:	687b      	ldr	r3, [r7, #4]
 8010862:	681b      	ldr	r3, [r3, #0]
 8010864:	4618      	mov	r0, r3
 8010866:	f7fe fbff 	bl	800f068 <LL_ADC_IsEnabled>
 801086a:	4603      	mov	r3, r0
 801086c:	2b00      	cmp	r3, #0
 801086e:	d104      	bne.n	801087a <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8010870:	687b      	ldr	r3, [r7, #4]
 8010872:	681b      	ldr	r3, [r3, #0]
 8010874:	4618      	mov	r0, r3
 8010876:	f7fe fbcf 	bl	800f018 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 801087a:	f7fe f9bd 	bl	800ebf8 <HAL_GetTick>
 801087e:	4602      	mov	r2, r0
 8010880:	68fb      	ldr	r3, [r7, #12]
 8010882:	1ad3      	subs	r3, r2, r3
 8010884:	2b02      	cmp	r3, #2
 8010886:	d914      	bls.n	80108b2 <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8010888:	687b      	ldr	r3, [r7, #4]
 801088a:	681b      	ldr	r3, [r3, #0]
 801088c:	681b      	ldr	r3, [r3, #0]
 801088e:	f003 0301 	and.w	r3, r3, #1
 8010892:	2b01      	cmp	r3, #1
 8010894:	d00d      	beq.n	80108b2 <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8010896:	687b      	ldr	r3, [r7, #4]
 8010898:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801089a:	f043 0210 	orr.w	r2, r3, #16
 801089e:	687b      	ldr	r3, [r7, #4]
 80108a0:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80108a2:	687b      	ldr	r3, [r7, #4]
 80108a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80108a6:	f043 0201 	orr.w	r2, r3, #1
 80108aa:	687b      	ldr	r3, [r7, #4]
 80108ac:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 80108ae:	2301      	movs	r3, #1
 80108b0:	e007      	b.n	80108c2 <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80108b2:	687b      	ldr	r3, [r7, #4]
 80108b4:	681b      	ldr	r3, [r3, #0]
 80108b6:	681b      	ldr	r3, [r3, #0]
 80108b8:	f003 0301 	and.w	r3, r3, #1
 80108bc:	2b01      	cmp	r3, #1
 80108be:	d1cf      	bne.n	8010860 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80108c0:	2300      	movs	r3, #0
}
 80108c2:	4618      	mov	r0, r3
 80108c4:	3710      	adds	r7, #16
 80108c6:	46bd      	mov	sp, r7
 80108c8:	bd80      	pop	{r7, pc}
 80108ca:	bf00      	nop
 80108cc:	8000003f 	.word	0x8000003f

080108d0 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80108d0:	b580      	push	{r7, lr}
 80108d2:	b084      	sub	sp, #16
 80108d4:	af00      	add	r7, sp, #0
 80108d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80108d8:	687b      	ldr	r3, [r7, #4]
 80108da:	681b      	ldr	r3, [r3, #0]
 80108dc:	4618      	mov	r0, r3
 80108de:	f7fe fbd6 	bl	800f08e <LL_ADC_IsDisableOngoing>
 80108e2:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80108e4:	687b      	ldr	r3, [r7, #4]
 80108e6:	681b      	ldr	r3, [r3, #0]
 80108e8:	4618      	mov	r0, r3
 80108ea:	f7fe fbbd 	bl	800f068 <LL_ADC_IsEnabled>
 80108ee:	4603      	mov	r3, r0
 80108f0:	2b00      	cmp	r3, #0
 80108f2:	d047      	beq.n	8010984 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80108f4:	68fb      	ldr	r3, [r7, #12]
 80108f6:	2b00      	cmp	r3, #0
 80108f8:	d144      	bne.n	8010984 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80108fa:	687b      	ldr	r3, [r7, #4]
 80108fc:	681b      	ldr	r3, [r3, #0]
 80108fe:	689b      	ldr	r3, [r3, #8]
 8010900:	f003 030d 	and.w	r3, r3, #13
 8010904:	2b01      	cmp	r3, #1
 8010906:	d10c      	bne.n	8010922 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8010908:	687b      	ldr	r3, [r7, #4]
 801090a:	681b      	ldr	r3, [r3, #0]
 801090c:	4618      	mov	r0, r3
 801090e:	f7fe fb97 	bl	800f040 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8010912:	687b      	ldr	r3, [r7, #4]
 8010914:	681b      	ldr	r3, [r3, #0]
 8010916:	2203      	movs	r2, #3
 8010918:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 801091a:	f7fe f96d 	bl	800ebf8 <HAL_GetTick>
 801091e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8010920:	e029      	b.n	8010976 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8010922:	687b      	ldr	r3, [r7, #4]
 8010924:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8010926:	f043 0210 	orr.w	r2, r3, #16
 801092a:	687b      	ldr	r3, [r7, #4]
 801092c:	65da      	str	r2, [r3, #92]	; 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 801092e:	687b      	ldr	r3, [r7, #4]
 8010930:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8010932:	f043 0201 	orr.w	r2, r3, #1
 8010936:	687b      	ldr	r3, [r7, #4]
 8010938:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_ERROR;
 801093a:	2301      	movs	r3, #1
 801093c:	e023      	b.n	8010986 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 801093e:	f7fe f95b 	bl	800ebf8 <HAL_GetTick>
 8010942:	4602      	mov	r2, r0
 8010944:	68bb      	ldr	r3, [r7, #8]
 8010946:	1ad3      	subs	r3, r2, r3
 8010948:	2b02      	cmp	r3, #2
 801094a:	d914      	bls.n	8010976 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 801094c:	687b      	ldr	r3, [r7, #4]
 801094e:	681b      	ldr	r3, [r3, #0]
 8010950:	689b      	ldr	r3, [r3, #8]
 8010952:	f003 0301 	and.w	r3, r3, #1
 8010956:	2b00      	cmp	r3, #0
 8010958:	d00d      	beq.n	8010976 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 801095a:	687b      	ldr	r3, [r7, #4]
 801095c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801095e:	f043 0210 	orr.w	r2, r3, #16
 8010962:	687b      	ldr	r3, [r7, #4]
 8010964:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8010966:	687b      	ldr	r3, [r7, #4]
 8010968:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 801096a:	f043 0201 	orr.w	r2, r3, #1
 801096e:	687b      	ldr	r3, [r7, #4]
 8010970:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8010972:	2301      	movs	r3, #1
 8010974:	e007      	b.n	8010986 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8010976:	687b      	ldr	r3, [r7, #4]
 8010978:	681b      	ldr	r3, [r3, #0]
 801097a:	689b      	ldr	r3, [r3, #8]
 801097c:	f003 0301 	and.w	r3, r3, #1
 8010980:	2b00      	cmp	r3, #0
 8010982:	d1dc      	bne.n	801093e <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8010984:	2300      	movs	r3, #0
}
 8010986:	4618      	mov	r0, r3
 8010988:	3710      	adds	r7, #16
 801098a:	46bd      	mov	sp, r7
 801098c:	bd80      	pop	{r7, pc}

0801098e <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 801098e:	b480      	push	{r7}
 8010990:	b083      	sub	sp, #12
 8010992:	af00      	add	r7, sp, #0
 8010994:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8010996:	bf00      	nop
 8010998:	370c      	adds	r7, #12
 801099a:	46bd      	mov	sp, r7
 801099c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109a0:	4770      	bx	lr

080109a2 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 80109a2:	b480      	push	{r7}
 80109a4:	b083      	sub	sp, #12
 80109a6:	af00      	add	r7, sp, #0
 80109a8:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 80109aa:	bf00      	nop
 80109ac:	370c      	adds	r7, #12
 80109ae:	46bd      	mov	sp, r7
 80109b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109b4:	4770      	bx	lr

080109b6 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 80109b6:	b480      	push	{r7}
 80109b8:	b083      	sub	sp, #12
 80109ba:	af00      	add	r7, sp, #0
 80109bc:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 80109be:	bf00      	nop
 80109c0:	370c      	adds	r7, #12
 80109c2:	46bd      	mov	sp, r7
 80109c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109c8:	4770      	bx	lr

080109ca <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 80109ca:	b480      	push	{r7}
 80109cc:	b083      	sub	sp, #12
 80109ce:	af00      	add	r7, sp, #0
 80109d0:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 80109d2:	bf00      	nop
 80109d4:	370c      	adds	r7, #12
 80109d6:	46bd      	mov	sp, r7
 80109d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109dc:	4770      	bx	lr

080109de <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 80109de:	b480      	push	{r7}
 80109e0:	b083      	sub	sp, #12
 80109e2:	af00      	add	r7, sp, #0
 80109e4:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 80109e6:	bf00      	nop
 80109e8:	370c      	adds	r7, #12
 80109ea:	46bd      	mov	sp, r7
 80109ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109f0:	4770      	bx	lr
	...

080109f4 <__NVIC_SetPriorityGrouping>:
{
 80109f4:	b480      	push	{r7}
 80109f6:	b085      	sub	sp, #20
 80109f8:	af00      	add	r7, sp, #0
 80109fa:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80109fc:	687b      	ldr	r3, [r7, #4]
 80109fe:	f003 0307 	and.w	r3, r3, #7
 8010a02:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8010a04:	4b0c      	ldr	r3, [pc, #48]	; (8010a38 <__NVIC_SetPriorityGrouping+0x44>)
 8010a06:	68db      	ldr	r3, [r3, #12]
 8010a08:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8010a0a:	68ba      	ldr	r2, [r7, #8]
 8010a0c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8010a10:	4013      	ands	r3, r2
 8010a12:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8010a14:	68fb      	ldr	r3, [r7, #12]
 8010a16:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8010a18:	68bb      	ldr	r3, [r7, #8]
 8010a1a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8010a1c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8010a20:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8010a24:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8010a26:	4a04      	ldr	r2, [pc, #16]	; (8010a38 <__NVIC_SetPriorityGrouping+0x44>)
 8010a28:	68bb      	ldr	r3, [r7, #8]
 8010a2a:	60d3      	str	r3, [r2, #12]
}
 8010a2c:	bf00      	nop
 8010a2e:	3714      	adds	r7, #20
 8010a30:	46bd      	mov	sp, r7
 8010a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a36:	4770      	bx	lr
 8010a38:	e000ed00 	.word	0xe000ed00

08010a3c <__NVIC_GetPriorityGrouping>:
{
 8010a3c:	b480      	push	{r7}
 8010a3e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8010a40:	4b04      	ldr	r3, [pc, #16]	; (8010a54 <__NVIC_GetPriorityGrouping+0x18>)
 8010a42:	68db      	ldr	r3, [r3, #12]
 8010a44:	0a1b      	lsrs	r3, r3, #8
 8010a46:	f003 0307 	and.w	r3, r3, #7
}
 8010a4a:	4618      	mov	r0, r3
 8010a4c:	46bd      	mov	sp, r7
 8010a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a52:	4770      	bx	lr
 8010a54:	e000ed00 	.word	0xe000ed00

08010a58 <__NVIC_EnableIRQ>:
{
 8010a58:	b480      	push	{r7}
 8010a5a:	b083      	sub	sp, #12
 8010a5c:	af00      	add	r7, sp, #0
 8010a5e:	4603      	mov	r3, r0
 8010a60:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8010a62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010a66:	2b00      	cmp	r3, #0
 8010a68:	db0b      	blt.n	8010a82 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8010a6a:	79fb      	ldrb	r3, [r7, #7]
 8010a6c:	f003 021f 	and.w	r2, r3, #31
 8010a70:	4907      	ldr	r1, [pc, #28]	; (8010a90 <__NVIC_EnableIRQ+0x38>)
 8010a72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010a76:	095b      	lsrs	r3, r3, #5
 8010a78:	2001      	movs	r0, #1
 8010a7a:	fa00 f202 	lsl.w	r2, r0, r2
 8010a7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8010a82:	bf00      	nop
 8010a84:	370c      	adds	r7, #12
 8010a86:	46bd      	mov	sp, r7
 8010a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a8c:	4770      	bx	lr
 8010a8e:	bf00      	nop
 8010a90:	e000e100 	.word	0xe000e100

08010a94 <__NVIC_SetPriority>:
{
 8010a94:	b480      	push	{r7}
 8010a96:	b083      	sub	sp, #12
 8010a98:	af00      	add	r7, sp, #0
 8010a9a:	4603      	mov	r3, r0
 8010a9c:	6039      	str	r1, [r7, #0]
 8010a9e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8010aa0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010aa4:	2b00      	cmp	r3, #0
 8010aa6:	db0a      	blt.n	8010abe <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8010aa8:	683b      	ldr	r3, [r7, #0]
 8010aaa:	b2da      	uxtb	r2, r3
 8010aac:	490c      	ldr	r1, [pc, #48]	; (8010ae0 <__NVIC_SetPriority+0x4c>)
 8010aae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010ab2:	0112      	lsls	r2, r2, #4
 8010ab4:	b2d2      	uxtb	r2, r2
 8010ab6:	440b      	add	r3, r1
 8010ab8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8010abc:	e00a      	b.n	8010ad4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8010abe:	683b      	ldr	r3, [r7, #0]
 8010ac0:	b2da      	uxtb	r2, r3
 8010ac2:	4908      	ldr	r1, [pc, #32]	; (8010ae4 <__NVIC_SetPriority+0x50>)
 8010ac4:	79fb      	ldrb	r3, [r7, #7]
 8010ac6:	f003 030f 	and.w	r3, r3, #15
 8010aca:	3b04      	subs	r3, #4
 8010acc:	0112      	lsls	r2, r2, #4
 8010ace:	b2d2      	uxtb	r2, r2
 8010ad0:	440b      	add	r3, r1
 8010ad2:	761a      	strb	r2, [r3, #24]
}
 8010ad4:	bf00      	nop
 8010ad6:	370c      	adds	r7, #12
 8010ad8:	46bd      	mov	sp, r7
 8010ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ade:	4770      	bx	lr
 8010ae0:	e000e100 	.word	0xe000e100
 8010ae4:	e000ed00 	.word	0xe000ed00

08010ae8 <NVIC_EncodePriority>:
{
 8010ae8:	b480      	push	{r7}
 8010aea:	b089      	sub	sp, #36	; 0x24
 8010aec:	af00      	add	r7, sp, #0
 8010aee:	60f8      	str	r0, [r7, #12]
 8010af0:	60b9      	str	r1, [r7, #8]
 8010af2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8010af4:	68fb      	ldr	r3, [r7, #12]
 8010af6:	f003 0307 	and.w	r3, r3, #7
 8010afa:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8010afc:	69fb      	ldr	r3, [r7, #28]
 8010afe:	f1c3 0307 	rsb	r3, r3, #7
 8010b02:	2b04      	cmp	r3, #4
 8010b04:	bf28      	it	cs
 8010b06:	2304      	movcs	r3, #4
 8010b08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8010b0a:	69fb      	ldr	r3, [r7, #28]
 8010b0c:	3304      	adds	r3, #4
 8010b0e:	2b06      	cmp	r3, #6
 8010b10:	d902      	bls.n	8010b18 <NVIC_EncodePriority+0x30>
 8010b12:	69fb      	ldr	r3, [r7, #28]
 8010b14:	3b03      	subs	r3, #3
 8010b16:	e000      	b.n	8010b1a <NVIC_EncodePriority+0x32>
 8010b18:	2300      	movs	r3, #0
 8010b1a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8010b1c:	f04f 32ff 	mov.w	r2, #4294967295
 8010b20:	69bb      	ldr	r3, [r7, #24]
 8010b22:	fa02 f303 	lsl.w	r3, r2, r3
 8010b26:	43da      	mvns	r2, r3
 8010b28:	68bb      	ldr	r3, [r7, #8]
 8010b2a:	401a      	ands	r2, r3
 8010b2c:	697b      	ldr	r3, [r7, #20]
 8010b2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8010b30:	f04f 31ff 	mov.w	r1, #4294967295
 8010b34:	697b      	ldr	r3, [r7, #20]
 8010b36:	fa01 f303 	lsl.w	r3, r1, r3
 8010b3a:	43d9      	mvns	r1, r3
 8010b3c:	687b      	ldr	r3, [r7, #4]
 8010b3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8010b40:	4313      	orrs	r3, r2
}
 8010b42:	4618      	mov	r0, r3
 8010b44:	3724      	adds	r7, #36	; 0x24
 8010b46:	46bd      	mov	sp, r7
 8010b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b4c:	4770      	bx	lr
	...

08010b50 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8010b50:	b580      	push	{r7, lr}
 8010b52:	b082      	sub	sp, #8
 8010b54:	af00      	add	r7, sp, #0
 8010b56:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8010b58:	687b      	ldr	r3, [r7, #4]
 8010b5a:	3b01      	subs	r3, #1
 8010b5c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8010b60:	d301      	bcc.n	8010b66 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8010b62:	2301      	movs	r3, #1
 8010b64:	e00f      	b.n	8010b86 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8010b66:	4a0a      	ldr	r2, [pc, #40]	; (8010b90 <SysTick_Config+0x40>)
 8010b68:	687b      	ldr	r3, [r7, #4]
 8010b6a:	3b01      	subs	r3, #1
 8010b6c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8010b6e:	210f      	movs	r1, #15
 8010b70:	f04f 30ff 	mov.w	r0, #4294967295
 8010b74:	f7ff ff8e 	bl	8010a94 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8010b78:	4b05      	ldr	r3, [pc, #20]	; (8010b90 <SysTick_Config+0x40>)
 8010b7a:	2200      	movs	r2, #0
 8010b7c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8010b7e:	4b04      	ldr	r3, [pc, #16]	; (8010b90 <SysTick_Config+0x40>)
 8010b80:	2207      	movs	r2, #7
 8010b82:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8010b84:	2300      	movs	r3, #0
}
 8010b86:	4618      	mov	r0, r3
 8010b88:	3708      	adds	r7, #8
 8010b8a:	46bd      	mov	sp, r7
 8010b8c:	bd80      	pop	{r7, pc}
 8010b8e:	bf00      	nop
 8010b90:	e000e010 	.word	0xe000e010

08010b94 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8010b94:	b580      	push	{r7, lr}
 8010b96:	b082      	sub	sp, #8
 8010b98:	af00      	add	r7, sp, #0
 8010b9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8010b9c:	6878      	ldr	r0, [r7, #4]
 8010b9e:	f7ff ff29 	bl	80109f4 <__NVIC_SetPriorityGrouping>
}
 8010ba2:	bf00      	nop
 8010ba4:	3708      	adds	r7, #8
 8010ba6:	46bd      	mov	sp, r7
 8010ba8:	bd80      	pop	{r7, pc}

08010baa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8010baa:	b580      	push	{r7, lr}
 8010bac:	b086      	sub	sp, #24
 8010bae:	af00      	add	r7, sp, #0
 8010bb0:	4603      	mov	r3, r0
 8010bb2:	60b9      	str	r1, [r7, #8]
 8010bb4:	607a      	str	r2, [r7, #4]
 8010bb6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8010bb8:	f7ff ff40 	bl	8010a3c <__NVIC_GetPriorityGrouping>
 8010bbc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8010bbe:	687a      	ldr	r2, [r7, #4]
 8010bc0:	68b9      	ldr	r1, [r7, #8]
 8010bc2:	6978      	ldr	r0, [r7, #20]
 8010bc4:	f7ff ff90 	bl	8010ae8 <NVIC_EncodePriority>
 8010bc8:	4602      	mov	r2, r0
 8010bca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010bce:	4611      	mov	r1, r2
 8010bd0:	4618      	mov	r0, r3
 8010bd2:	f7ff ff5f 	bl	8010a94 <__NVIC_SetPriority>
}
 8010bd6:	bf00      	nop
 8010bd8:	3718      	adds	r7, #24
 8010bda:	46bd      	mov	sp, r7
 8010bdc:	bd80      	pop	{r7, pc}

08010bde <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8010bde:	b580      	push	{r7, lr}
 8010be0:	b082      	sub	sp, #8
 8010be2:	af00      	add	r7, sp, #0
 8010be4:	4603      	mov	r3, r0
 8010be6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8010be8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010bec:	4618      	mov	r0, r3
 8010bee:	f7ff ff33 	bl	8010a58 <__NVIC_EnableIRQ>
}
 8010bf2:	bf00      	nop
 8010bf4:	3708      	adds	r7, #8
 8010bf6:	46bd      	mov	sp, r7
 8010bf8:	bd80      	pop	{r7, pc}

08010bfa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8010bfa:	b580      	push	{r7, lr}
 8010bfc:	b082      	sub	sp, #8
 8010bfe:	af00      	add	r7, sp, #0
 8010c00:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8010c02:	6878      	ldr	r0, [r7, #4]
 8010c04:	f7ff ffa4 	bl	8010b50 <SysTick_Config>
 8010c08:	4603      	mov	r3, r0
}
 8010c0a:	4618      	mov	r0, r3
 8010c0c:	3708      	adds	r7, #8
 8010c0e:	46bd      	mov	sp, r7
 8010c10:	bd80      	pop	{r7, pc}
	...

08010c14 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8010c14:	b580      	push	{r7, lr}
 8010c16:	b084      	sub	sp, #16
 8010c18:	af00      	add	r7, sp, #0
 8010c1a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8010c1c:	687b      	ldr	r3, [r7, #4]
 8010c1e:	2b00      	cmp	r3, #0
 8010c20:	d101      	bne.n	8010c26 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8010c22:	2301      	movs	r3, #1
 8010c24:	e08d      	b.n	8010d42 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8010c26:	687b      	ldr	r3, [r7, #4]
 8010c28:	681b      	ldr	r3, [r3, #0]
 8010c2a:	461a      	mov	r2, r3
 8010c2c:	4b47      	ldr	r3, [pc, #284]	; (8010d4c <HAL_DMA_Init+0x138>)
 8010c2e:	429a      	cmp	r2, r3
 8010c30:	d80f      	bhi.n	8010c52 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8010c32:	687b      	ldr	r3, [r7, #4]
 8010c34:	681b      	ldr	r3, [r3, #0]
 8010c36:	461a      	mov	r2, r3
 8010c38:	4b45      	ldr	r3, [pc, #276]	; (8010d50 <HAL_DMA_Init+0x13c>)
 8010c3a:	4413      	add	r3, r2
 8010c3c:	4a45      	ldr	r2, [pc, #276]	; (8010d54 <HAL_DMA_Init+0x140>)
 8010c3e:	fba2 2303 	umull	r2, r3, r2, r3
 8010c42:	091b      	lsrs	r3, r3, #4
 8010c44:	009a      	lsls	r2, r3, #2
 8010c46:	687b      	ldr	r3, [r7, #4]
 8010c48:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8010c4a:	687b      	ldr	r3, [r7, #4]
 8010c4c:	4a42      	ldr	r2, [pc, #264]	; (8010d58 <HAL_DMA_Init+0x144>)
 8010c4e:	641a      	str	r2, [r3, #64]	; 0x40
 8010c50:	e00e      	b.n	8010c70 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8010c52:	687b      	ldr	r3, [r7, #4]
 8010c54:	681b      	ldr	r3, [r3, #0]
 8010c56:	461a      	mov	r2, r3
 8010c58:	4b40      	ldr	r3, [pc, #256]	; (8010d5c <HAL_DMA_Init+0x148>)
 8010c5a:	4413      	add	r3, r2
 8010c5c:	4a3d      	ldr	r2, [pc, #244]	; (8010d54 <HAL_DMA_Init+0x140>)
 8010c5e:	fba2 2303 	umull	r2, r3, r2, r3
 8010c62:	091b      	lsrs	r3, r3, #4
 8010c64:	009a      	lsls	r2, r3, #2
 8010c66:	687b      	ldr	r3, [r7, #4]
 8010c68:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8010c6a:	687b      	ldr	r3, [r7, #4]
 8010c6c:	4a3c      	ldr	r2, [pc, #240]	; (8010d60 <HAL_DMA_Init+0x14c>)
 8010c6e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8010c70:	687b      	ldr	r3, [r7, #4]
 8010c72:	2202      	movs	r2, #2
 8010c74:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8010c78:	687b      	ldr	r3, [r7, #4]
 8010c7a:	681b      	ldr	r3, [r3, #0]
 8010c7c:	681b      	ldr	r3, [r3, #0]
 8010c7e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8010c80:	68fb      	ldr	r3, [r7, #12]
 8010c82:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8010c86:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010c8a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8010c8c:	687b      	ldr	r3, [r7, #4]
 8010c8e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8010c90:	687b      	ldr	r3, [r7, #4]
 8010c92:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8010c94:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8010c96:	687b      	ldr	r3, [r7, #4]
 8010c98:	691b      	ldr	r3, [r3, #16]
 8010c9a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8010c9c:	687b      	ldr	r3, [r7, #4]
 8010c9e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8010ca0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8010ca2:	687b      	ldr	r3, [r7, #4]
 8010ca4:	699b      	ldr	r3, [r3, #24]
 8010ca6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8010ca8:	687b      	ldr	r3, [r7, #4]
 8010caa:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8010cac:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8010cae:	687b      	ldr	r3, [r7, #4]
 8010cb0:	6a1b      	ldr	r3, [r3, #32]
 8010cb2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8010cb4:	68fa      	ldr	r2, [r7, #12]
 8010cb6:	4313      	orrs	r3, r2
 8010cb8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8010cba:	687b      	ldr	r3, [r7, #4]
 8010cbc:	681b      	ldr	r3, [r3, #0]
 8010cbe:	68fa      	ldr	r2, [r7, #12]
 8010cc0:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8010cc2:	6878      	ldr	r0, [r7, #4]
 8010cc4:	f000 f9be 	bl	8011044 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8010cc8:	687b      	ldr	r3, [r7, #4]
 8010cca:	689b      	ldr	r3, [r3, #8]
 8010ccc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8010cd0:	d102      	bne.n	8010cd8 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8010cd2:	687b      	ldr	r3, [r7, #4]
 8010cd4:	2200      	movs	r2, #0
 8010cd6:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8010cd8:	687b      	ldr	r3, [r7, #4]
 8010cda:	685a      	ldr	r2, [r3, #4]
 8010cdc:	687b      	ldr	r3, [r7, #4]
 8010cde:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8010ce0:	b2d2      	uxtb	r2, r2
 8010ce2:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8010ce4:	687b      	ldr	r3, [r7, #4]
 8010ce6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8010ce8:	687a      	ldr	r2, [r7, #4]
 8010cea:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8010cec:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8010cee:	687b      	ldr	r3, [r7, #4]
 8010cf0:	685b      	ldr	r3, [r3, #4]
 8010cf2:	2b00      	cmp	r3, #0
 8010cf4:	d010      	beq.n	8010d18 <HAL_DMA_Init+0x104>
 8010cf6:	687b      	ldr	r3, [r7, #4]
 8010cf8:	685b      	ldr	r3, [r3, #4]
 8010cfa:	2b04      	cmp	r3, #4
 8010cfc:	d80c      	bhi.n	8010d18 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8010cfe:	6878      	ldr	r0, [r7, #4]
 8010d00:	f000 f9de 	bl	80110c0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8010d04:	687b      	ldr	r3, [r7, #4]
 8010d06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010d08:	2200      	movs	r2, #0
 8010d0a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8010d0c:	687b      	ldr	r3, [r7, #4]
 8010d0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8010d10:	687a      	ldr	r2, [r7, #4]
 8010d12:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8010d14:	605a      	str	r2, [r3, #4]
 8010d16:	e008      	b.n	8010d2a <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8010d18:	687b      	ldr	r3, [r7, #4]
 8010d1a:	2200      	movs	r2, #0
 8010d1c:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8010d1e:	687b      	ldr	r3, [r7, #4]
 8010d20:	2200      	movs	r2, #0
 8010d22:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8010d24:	687b      	ldr	r3, [r7, #4]
 8010d26:	2200      	movs	r2, #0
 8010d28:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8010d2a:	687b      	ldr	r3, [r7, #4]
 8010d2c:	2200      	movs	r2, #0
 8010d2e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8010d30:	687b      	ldr	r3, [r7, #4]
 8010d32:	2201      	movs	r2, #1
 8010d34:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8010d38:	687b      	ldr	r3, [r7, #4]
 8010d3a:	2200      	movs	r2, #0
 8010d3c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8010d40:	2300      	movs	r3, #0
}
 8010d42:	4618      	mov	r0, r3
 8010d44:	3710      	adds	r7, #16
 8010d46:	46bd      	mov	sp, r7
 8010d48:	bd80      	pop	{r7, pc}
 8010d4a:	bf00      	nop
 8010d4c:	40020407 	.word	0x40020407
 8010d50:	bffdfff8 	.word	0xbffdfff8
 8010d54:	cccccccd 	.word	0xcccccccd
 8010d58:	40020000 	.word	0x40020000
 8010d5c:	bffdfbf8 	.word	0xbffdfbf8
 8010d60:	40020400 	.word	0x40020400

08010d64 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8010d64:	b480      	push	{r7}
 8010d66:	b085      	sub	sp, #20
 8010d68:	af00      	add	r7, sp, #0
 8010d6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8010d6c:	2300      	movs	r3, #0
 8010d6e:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8010d70:	687b      	ldr	r3, [r7, #4]
 8010d72:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8010d76:	b2db      	uxtb	r3, r3
 8010d78:	2b02      	cmp	r3, #2
 8010d7a:	d005      	beq.n	8010d88 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8010d7c:	687b      	ldr	r3, [r7, #4]
 8010d7e:	2204      	movs	r2, #4
 8010d80:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8010d82:	2301      	movs	r3, #1
 8010d84:	73fb      	strb	r3, [r7, #15]
 8010d86:	e037      	b.n	8010df8 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8010d88:	687b      	ldr	r3, [r7, #4]
 8010d8a:	681b      	ldr	r3, [r3, #0]
 8010d8c:	681a      	ldr	r2, [r3, #0]
 8010d8e:	687b      	ldr	r3, [r7, #4]
 8010d90:	681b      	ldr	r3, [r3, #0]
 8010d92:	f022 020e 	bic.w	r2, r2, #14
 8010d96:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8010d98:	687b      	ldr	r3, [r7, #4]
 8010d9a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8010d9c:	681a      	ldr	r2, [r3, #0]
 8010d9e:	687b      	ldr	r3, [r7, #4]
 8010da0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8010da2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8010da6:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8010da8:	687b      	ldr	r3, [r7, #4]
 8010daa:	681b      	ldr	r3, [r3, #0]
 8010dac:	681a      	ldr	r2, [r3, #0]
 8010dae:	687b      	ldr	r3, [r7, #4]
 8010db0:	681b      	ldr	r3, [r3, #0]
 8010db2:	f022 0201 	bic.w	r2, r2, #1
 8010db6:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8010db8:	687b      	ldr	r3, [r7, #4]
 8010dba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010dbc:	f003 021f 	and.w	r2, r3, #31
 8010dc0:	687b      	ldr	r3, [r7, #4]
 8010dc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010dc4:	2101      	movs	r1, #1
 8010dc6:	fa01 f202 	lsl.w	r2, r1, r2
 8010dca:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8010dcc:	687b      	ldr	r3, [r7, #4]
 8010dce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8010dd0:	687a      	ldr	r2, [r7, #4]
 8010dd2:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8010dd4:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8010dd6:	687b      	ldr	r3, [r7, #4]
 8010dd8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010dda:	2b00      	cmp	r3, #0
 8010ddc:	d00c      	beq.n	8010df8 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8010dde:	687b      	ldr	r3, [r7, #4]
 8010de0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010de2:	681a      	ldr	r2, [r3, #0]
 8010de4:	687b      	ldr	r3, [r7, #4]
 8010de6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010de8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8010dec:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8010dee:	687b      	ldr	r3, [r7, #4]
 8010df0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8010df2:	687a      	ldr	r2, [r7, #4]
 8010df4:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8010df6:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8010df8:	687b      	ldr	r3, [r7, #4]
 8010dfa:	2201      	movs	r2, #1
 8010dfc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8010e00:	687b      	ldr	r3, [r7, #4]
 8010e02:	2200      	movs	r2, #0
 8010e04:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 8010e08:	7bfb      	ldrb	r3, [r7, #15]
}
 8010e0a:	4618      	mov	r0, r3
 8010e0c:	3714      	adds	r7, #20
 8010e0e:	46bd      	mov	sp, r7
 8010e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e14:	4770      	bx	lr

08010e16 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8010e16:	b580      	push	{r7, lr}
 8010e18:	b084      	sub	sp, #16
 8010e1a:	af00      	add	r7, sp, #0
 8010e1c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8010e1e:	2300      	movs	r3, #0
 8010e20:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8010e22:	687b      	ldr	r3, [r7, #4]
 8010e24:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8010e28:	b2db      	uxtb	r3, r3
 8010e2a:	2b02      	cmp	r3, #2
 8010e2c:	d00d      	beq.n	8010e4a <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8010e2e:	687b      	ldr	r3, [r7, #4]
 8010e30:	2204      	movs	r2, #4
 8010e32:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8010e34:	687b      	ldr	r3, [r7, #4]
 8010e36:	2201      	movs	r2, #1
 8010e38:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8010e3c:	687b      	ldr	r3, [r7, #4]
 8010e3e:	2200      	movs	r2, #0
 8010e40:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 8010e44:	2301      	movs	r3, #1
 8010e46:	73fb      	strb	r3, [r7, #15]
 8010e48:	e047      	b.n	8010eda <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8010e4a:	687b      	ldr	r3, [r7, #4]
 8010e4c:	681b      	ldr	r3, [r3, #0]
 8010e4e:	681a      	ldr	r2, [r3, #0]
 8010e50:	687b      	ldr	r3, [r7, #4]
 8010e52:	681b      	ldr	r3, [r3, #0]
 8010e54:	f022 020e 	bic.w	r2, r2, #14
 8010e58:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8010e5a:	687b      	ldr	r3, [r7, #4]
 8010e5c:	681b      	ldr	r3, [r3, #0]
 8010e5e:	681a      	ldr	r2, [r3, #0]
 8010e60:	687b      	ldr	r3, [r7, #4]
 8010e62:	681b      	ldr	r3, [r3, #0]
 8010e64:	f022 0201 	bic.w	r2, r2, #1
 8010e68:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8010e6a:	687b      	ldr	r3, [r7, #4]
 8010e6c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8010e6e:	681a      	ldr	r2, [r3, #0]
 8010e70:	687b      	ldr	r3, [r7, #4]
 8010e72:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8010e74:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8010e78:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8010e7a:	687b      	ldr	r3, [r7, #4]
 8010e7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010e7e:	f003 021f 	and.w	r2, r3, #31
 8010e82:	687b      	ldr	r3, [r7, #4]
 8010e84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010e86:	2101      	movs	r1, #1
 8010e88:	fa01 f202 	lsl.w	r2, r1, r2
 8010e8c:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8010e8e:	687b      	ldr	r3, [r7, #4]
 8010e90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8010e92:	687a      	ldr	r2, [r7, #4]
 8010e94:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8010e96:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8010e98:	687b      	ldr	r3, [r7, #4]
 8010e9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010e9c:	2b00      	cmp	r3, #0
 8010e9e:	d00c      	beq.n	8010eba <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8010ea0:	687b      	ldr	r3, [r7, #4]
 8010ea2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010ea4:	681a      	ldr	r2, [r3, #0]
 8010ea6:	687b      	ldr	r3, [r7, #4]
 8010ea8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010eaa:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8010eae:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8010eb0:	687b      	ldr	r3, [r7, #4]
 8010eb2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8010eb4:	687a      	ldr	r2, [r7, #4]
 8010eb6:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8010eb8:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8010eba:	687b      	ldr	r3, [r7, #4]
 8010ebc:	2201      	movs	r2, #1
 8010ebe:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8010ec2:	687b      	ldr	r3, [r7, #4]
 8010ec4:	2200      	movs	r2, #0
 8010ec6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8010eca:	687b      	ldr	r3, [r7, #4]
 8010ecc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010ece:	2b00      	cmp	r3, #0
 8010ed0:	d003      	beq.n	8010eda <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8010ed2:	687b      	ldr	r3, [r7, #4]
 8010ed4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010ed6:	6878      	ldr	r0, [r7, #4]
 8010ed8:	4798      	blx	r3
    }
  }
  return status;
 8010eda:	7bfb      	ldrb	r3, [r7, #15]
}
 8010edc:	4618      	mov	r0, r3
 8010ede:	3710      	adds	r7, #16
 8010ee0:	46bd      	mov	sp, r7
 8010ee2:	bd80      	pop	{r7, pc}

08010ee4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8010ee4:	b580      	push	{r7, lr}
 8010ee6:	b084      	sub	sp, #16
 8010ee8:	af00      	add	r7, sp, #0
 8010eea:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8010eec:	687b      	ldr	r3, [r7, #4]
 8010eee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010ef0:	681b      	ldr	r3, [r3, #0]
 8010ef2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8010ef4:	687b      	ldr	r3, [r7, #4]
 8010ef6:	681b      	ldr	r3, [r3, #0]
 8010ef8:	681b      	ldr	r3, [r3, #0]
 8010efa:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8010efc:	687b      	ldr	r3, [r7, #4]
 8010efe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010f00:	f003 031f 	and.w	r3, r3, #31
 8010f04:	2204      	movs	r2, #4
 8010f06:	409a      	lsls	r2, r3
 8010f08:	68fb      	ldr	r3, [r7, #12]
 8010f0a:	4013      	ands	r3, r2
 8010f0c:	2b00      	cmp	r3, #0
 8010f0e:	d026      	beq.n	8010f5e <HAL_DMA_IRQHandler+0x7a>
 8010f10:	68bb      	ldr	r3, [r7, #8]
 8010f12:	f003 0304 	and.w	r3, r3, #4
 8010f16:	2b00      	cmp	r3, #0
 8010f18:	d021      	beq.n	8010f5e <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8010f1a:	687b      	ldr	r3, [r7, #4]
 8010f1c:	681b      	ldr	r3, [r3, #0]
 8010f1e:	681b      	ldr	r3, [r3, #0]
 8010f20:	f003 0320 	and.w	r3, r3, #32
 8010f24:	2b00      	cmp	r3, #0
 8010f26:	d107      	bne.n	8010f38 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8010f28:	687b      	ldr	r3, [r7, #4]
 8010f2a:	681b      	ldr	r3, [r3, #0]
 8010f2c:	681a      	ldr	r2, [r3, #0]
 8010f2e:	687b      	ldr	r3, [r7, #4]
 8010f30:	681b      	ldr	r3, [r3, #0]
 8010f32:	f022 0204 	bic.w	r2, r2, #4
 8010f36:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8010f38:	687b      	ldr	r3, [r7, #4]
 8010f3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010f3c:	f003 021f 	and.w	r2, r3, #31
 8010f40:	687b      	ldr	r3, [r7, #4]
 8010f42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010f44:	2104      	movs	r1, #4
 8010f46:	fa01 f202 	lsl.w	r2, r1, r2
 8010f4a:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8010f4c:	687b      	ldr	r3, [r7, #4]
 8010f4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010f50:	2b00      	cmp	r3, #0
 8010f52:	d071      	beq.n	8011038 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8010f54:	687b      	ldr	r3, [r7, #4]
 8010f56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010f58:	6878      	ldr	r0, [r7, #4]
 8010f5a:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8010f5c:	e06c      	b.n	8011038 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8010f5e:	687b      	ldr	r3, [r7, #4]
 8010f60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010f62:	f003 031f 	and.w	r3, r3, #31
 8010f66:	2202      	movs	r2, #2
 8010f68:	409a      	lsls	r2, r3
 8010f6a:	68fb      	ldr	r3, [r7, #12]
 8010f6c:	4013      	ands	r3, r2
 8010f6e:	2b00      	cmp	r3, #0
 8010f70:	d02e      	beq.n	8010fd0 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8010f72:	68bb      	ldr	r3, [r7, #8]
 8010f74:	f003 0302 	and.w	r3, r3, #2
 8010f78:	2b00      	cmp	r3, #0
 8010f7a:	d029      	beq.n	8010fd0 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8010f7c:	687b      	ldr	r3, [r7, #4]
 8010f7e:	681b      	ldr	r3, [r3, #0]
 8010f80:	681b      	ldr	r3, [r3, #0]
 8010f82:	f003 0320 	and.w	r3, r3, #32
 8010f86:	2b00      	cmp	r3, #0
 8010f88:	d10b      	bne.n	8010fa2 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8010f8a:	687b      	ldr	r3, [r7, #4]
 8010f8c:	681b      	ldr	r3, [r3, #0]
 8010f8e:	681a      	ldr	r2, [r3, #0]
 8010f90:	687b      	ldr	r3, [r7, #4]
 8010f92:	681b      	ldr	r3, [r3, #0]
 8010f94:	f022 020a 	bic.w	r2, r2, #10
 8010f98:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8010f9a:	687b      	ldr	r3, [r7, #4]
 8010f9c:	2201      	movs	r2, #1
 8010f9e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8010fa2:	687b      	ldr	r3, [r7, #4]
 8010fa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010fa6:	f003 021f 	and.w	r2, r3, #31
 8010faa:	687b      	ldr	r3, [r7, #4]
 8010fac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010fae:	2102      	movs	r1, #2
 8010fb0:	fa01 f202 	lsl.w	r2, r1, r2
 8010fb4:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8010fb6:	687b      	ldr	r3, [r7, #4]
 8010fb8:	2200      	movs	r2, #0
 8010fba:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8010fbe:	687b      	ldr	r3, [r7, #4]
 8010fc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010fc2:	2b00      	cmp	r3, #0
 8010fc4:	d038      	beq.n	8011038 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8010fc6:	687b      	ldr	r3, [r7, #4]
 8010fc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010fca:	6878      	ldr	r0, [r7, #4]
 8010fcc:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8010fce:	e033      	b.n	8011038 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8010fd0:	687b      	ldr	r3, [r7, #4]
 8010fd2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010fd4:	f003 031f 	and.w	r3, r3, #31
 8010fd8:	2208      	movs	r2, #8
 8010fda:	409a      	lsls	r2, r3
 8010fdc:	68fb      	ldr	r3, [r7, #12]
 8010fde:	4013      	ands	r3, r2
 8010fe0:	2b00      	cmp	r3, #0
 8010fe2:	d02a      	beq.n	801103a <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8010fe4:	68bb      	ldr	r3, [r7, #8]
 8010fe6:	f003 0308 	and.w	r3, r3, #8
 8010fea:	2b00      	cmp	r3, #0
 8010fec:	d025      	beq.n	801103a <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8010fee:	687b      	ldr	r3, [r7, #4]
 8010ff0:	681b      	ldr	r3, [r3, #0]
 8010ff2:	681a      	ldr	r2, [r3, #0]
 8010ff4:	687b      	ldr	r3, [r7, #4]
 8010ff6:	681b      	ldr	r3, [r3, #0]
 8010ff8:	f022 020e 	bic.w	r2, r2, #14
 8010ffc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8010ffe:	687b      	ldr	r3, [r7, #4]
 8011000:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011002:	f003 021f 	and.w	r2, r3, #31
 8011006:	687b      	ldr	r3, [r7, #4]
 8011008:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801100a:	2101      	movs	r1, #1
 801100c:	fa01 f202 	lsl.w	r2, r1, r2
 8011010:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8011012:	687b      	ldr	r3, [r7, #4]
 8011014:	2201      	movs	r2, #1
 8011016:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8011018:	687b      	ldr	r3, [r7, #4]
 801101a:	2201      	movs	r2, #1
 801101c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8011020:	687b      	ldr	r3, [r7, #4]
 8011022:	2200      	movs	r2, #0
 8011024:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8011028:	687b      	ldr	r3, [r7, #4]
 801102a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801102c:	2b00      	cmp	r3, #0
 801102e:	d004      	beq.n	801103a <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8011030:	687b      	ldr	r3, [r7, #4]
 8011032:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011034:	6878      	ldr	r0, [r7, #4]
 8011036:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8011038:	bf00      	nop
 801103a:	bf00      	nop
}
 801103c:	3710      	adds	r7, #16
 801103e:	46bd      	mov	sp, r7
 8011040:	bd80      	pop	{r7, pc}
	...

08011044 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8011044:	b480      	push	{r7}
 8011046:	b087      	sub	sp, #28
 8011048:	af00      	add	r7, sp, #0
 801104a:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 801104c:	687b      	ldr	r3, [r7, #4]
 801104e:	681b      	ldr	r3, [r3, #0]
 8011050:	461a      	mov	r2, r3
 8011052:	4b16      	ldr	r3, [pc, #88]	; (80110ac <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8011054:	429a      	cmp	r2, r3
 8011056:	d802      	bhi.n	801105e <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8011058:	4b15      	ldr	r3, [pc, #84]	; (80110b0 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 801105a:	617b      	str	r3, [r7, #20]
 801105c:	e001      	b.n	8011062 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 801105e:	4b15      	ldr	r3, [pc, #84]	; (80110b4 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8011060:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8011062:	697b      	ldr	r3, [r7, #20]
 8011064:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8011066:	687b      	ldr	r3, [r7, #4]
 8011068:	681b      	ldr	r3, [r3, #0]
 801106a:	b2db      	uxtb	r3, r3
 801106c:	3b08      	subs	r3, #8
 801106e:	4a12      	ldr	r2, [pc, #72]	; (80110b8 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8011070:	fba2 2303 	umull	r2, r3, r2, r3
 8011074:	091b      	lsrs	r3, r3, #4
 8011076:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8011078:	687b      	ldr	r3, [r7, #4]
 801107a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801107c:	089b      	lsrs	r3, r3, #2
 801107e:	009a      	lsls	r2, r3, #2
 8011080:	693b      	ldr	r3, [r7, #16]
 8011082:	4413      	add	r3, r2
 8011084:	461a      	mov	r2, r3
 8011086:	687b      	ldr	r3, [r7, #4]
 8011088:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 801108a:	687b      	ldr	r3, [r7, #4]
 801108c:	4a0b      	ldr	r2, [pc, #44]	; (80110bc <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 801108e:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8011090:	68fb      	ldr	r3, [r7, #12]
 8011092:	f003 031f 	and.w	r3, r3, #31
 8011096:	2201      	movs	r2, #1
 8011098:	409a      	lsls	r2, r3
 801109a:	687b      	ldr	r3, [r7, #4]
 801109c:	651a      	str	r2, [r3, #80]	; 0x50
}
 801109e:	bf00      	nop
 80110a0:	371c      	adds	r7, #28
 80110a2:	46bd      	mov	sp, r7
 80110a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110a8:	4770      	bx	lr
 80110aa:	bf00      	nop
 80110ac:	40020407 	.word	0x40020407
 80110b0:	40020800 	.word	0x40020800
 80110b4:	40020820 	.word	0x40020820
 80110b8:	cccccccd 	.word	0xcccccccd
 80110bc:	40020880 	.word	0x40020880

080110c0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80110c0:	b480      	push	{r7}
 80110c2:	b085      	sub	sp, #20
 80110c4:	af00      	add	r7, sp, #0
 80110c6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80110c8:	687b      	ldr	r3, [r7, #4]
 80110ca:	685b      	ldr	r3, [r3, #4]
 80110cc:	b2db      	uxtb	r3, r3
 80110ce:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80110d0:	68fa      	ldr	r2, [r7, #12]
 80110d2:	4b0b      	ldr	r3, [pc, #44]	; (8011100 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80110d4:	4413      	add	r3, r2
 80110d6:	009b      	lsls	r3, r3, #2
 80110d8:	461a      	mov	r2, r3
 80110da:	687b      	ldr	r3, [r7, #4]
 80110dc:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80110de:	687b      	ldr	r3, [r7, #4]
 80110e0:	4a08      	ldr	r2, [pc, #32]	; (8011104 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80110e2:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80110e4:	68fb      	ldr	r3, [r7, #12]
 80110e6:	3b01      	subs	r3, #1
 80110e8:	f003 031f 	and.w	r3, r3, #31
 80110ec:	2201      	movs	r2, #1
 80110ee:	409a      	lsls	r2, r3
 80110f0:	687b      	ldr	r3, [r7, #4]
 80110f2:	65da      	str	r2, [r3, #92]	; 0x5c
}
 80110f4:	bf00      	nop
 80110f6:	3714      	adds	r7, #20
 80110f8:	46bd      	mov	sp, r7
 80110fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110fe:	4770      	bx	lr
 8011100:	1000823f 	.word	0x1000823f
 8011104:	40020940 	.word	0x40020940

08011108 <HAL_FLASH_Program>:
  *         are stored the data for the row fast program.
  *
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8011108:	b580      	push	{r7, lr}
 801110a:	b086      	sub	sp, #24
 801110c:	af00      	add	r7, sp, #0
 801110e:	60f8      	str	r0, [r7, #12]
 8011110:	60b9      	str	r1, [r7, #8]
 8011112:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;
  uint32_t prog_bit = 0;
 8011116:	2300      	movs	r3, #0
 8011118:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 801111a:	4b24      	ldr	r3, [pc, #144]	; (80111ac <HAL_FLASH_Program+0xa4>)
 801111c:	781b      	ldrb	r3, [r3, #0]
 801111e:	2b01      	cmp	r3, #1
 8011120:	d101      	bne.n	8011126 <HAL_FLASH_Program+0x1e>
 8011122:	2302      	movs	r3, #2
 8011124:	e03e      	b.n	80111a4 <HAL_FLASH_Program+0x9c>
 8011126:	4b21      	ldr	r3, [pc, #132]	; (80111ac <HAL_FLASH_Program+0xa4>)
 8011128:	2201      	movs	r2, #1
 801112a:	701a      	strb	r2, [r3, #0]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 801112c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8011130:	f000 f87c 	bl	801122c <FLASH_WaitForLastOperation>
 8011134:	4603      	mov	r3, r0
 8011136:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 8011138:	7dfb      	ldrb	r3, [r7, #23]
 801113a:	2b00      	cmp	r3, #0
 801113c:	d12e      	bne.n	801119c <HAL_FLASH_Program+0x94>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 801113e:	4b1b      	ldr	r3, [pc, #108]	; (80111ac <HAL_FLASH_Program+0xa4>)
 8011140:	2200      	movs	r2, #0
 8011142:	605a      	str	r2, [r3, #4]

    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 8011144:	68fb      	ldr	r3, [r7, #12]
 8011146:	2b00      	cmp	r3, #0
 8011148:	d107      	bne.n	801115a <HAL_FLASH_Program+0x52>
    {
      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 801114a:	e9d7 2300 	ldrd	r2, r3, [r7]
 801114e:	68b8      	ldr	r0, [r7, #8]
 8011150:	f000 f8c0 	bl	80112d4 <FLASH_Program_DoubleWord>
      prog_bit = FLASH_CR_PG;
 8011154:	2301      	movs	r3, #1
 8011156:	613b      	str	r3, [r7, #16]
 8011158:	e010      	b.n	801117c <HAL_FLASH_Program+0x74>
    }
    else if ((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 801115a:	68fb      	ldr	r3, [r7, #12]
 801115c:	2b01      	cmp	r3, #1
 801115e:	d002      	beq.n	8011166 <HAL_FLASH_Program+0x5e>
 8011160:	68fb      	ldr	r3, [r7, #12]
 8011162:	2b02      	cmp	r3, #2
 8011164:	d10a      	bne.n	801117c <HAL_FLASH_Program+0x74>
    {
      /* Fast program a 32 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 8011166:	683b      	ldr	r3, [r7, #0]
 8011168:	4619      	mov	r1, r3
 801116a:	68b8      	ldr	r0, [r7, #8]
 801116c:	f000 f8d8 	bl	8011320 <FLASH_Program_Fast>

      /* If it is the last row, the bit will be cleared at the end of the operation */
      if (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 8011170:	68fb      	ldr	r3, [r7, #12]
 8011172:	2b02      	cmp	r3, #2
 8011174:	d102      	bne.n	801117c <HAL_FLASH_Program+0x74>
      {
        prog_bit = FLASH_CR_FSTPG;
 8011176:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 801117a:	613b      	str	r3, [r7, #16]
    {
      /* Nothing to do */
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 801117c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8011180:	f000 f854 	bl	801122c <FLASH_WaitForLastOperation>
 8011184:	4603      	mov	r3, r0
 8011186:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    if (prog_bit != 0U)
 8011188:	693b      	ldr	r3, [r7, #16]
 801118a:	2b00      	cmp	r3, #0
 801118c:	d006      	beq.n	801119c <HAL_FLASH_Program+0x94>
    {
      CLEAR_BIT(FLASH->CR, prog_bit);
 801118e:	4b08      	ldr	r3, [pc, #32]	; (80111b0 <HAL_FLASH_Program+0xa8>)
 8011190:	695a      	ldr	r2, [r3, #20]
 8011192:	693b      	ldr	r3, [r7, #16]
 8011194:	43db      	mvns	r3, r3
 8011196:	4906      	ldr	r1, [pc, #24]	; (80111b0 <HAL_FLASH_Program+0xa8>)
 8011198:	4013      	ands	r3, r2
 801119a:	614b      	str	r3, [r1, #20]
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 801119c:	4b03      	ldr	r3, [pc, #12]	; (80111ac <HAL_FLASH_Program+0xa4>)
 801119e:	2200      	movs	r2, #0
 80111a0:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 80111a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80111a4:	4618      	mov	r0, r3
 80111a6:	3718      	adds	r7, #24
 80111a8:	46bd      	mov	sp, r7
 80111aa:	bd80      	pop	{r7, pc}
 80111ac:	2000002c 	.word	0x2000002c
 80111b0:	40022000 	.word	0x40022000

080111b4 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80111b4:	b480      	push	{r7}
 80111b6:	b083      	sub	sp, #12
 80111b8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80111ba:	2300      	movs	r3, #0
 80111bc:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 80111be:	4b0b      	ldr	r3, [pc, #44]	; (80111ec <HAL_FLASH_Unlock+0x38>)
 80111c0:	695b      	ldr	r3, [r3, #20]
 80111c2:	2b00      	cmp	r3, #0
 80111c4:	da0b      	bge.n	80111de <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80111c6:	4b09      	ldr	r3, [pc, #36]	; (80111ec <HAL_FLASH_Unlock+0x38>)
 80111c8:	4a09      	ldr	r2, [pc, #36]	; (80111f0 <HAL_FLASH_Unlock+0x3c>)
 80111ca:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80111cc:	4b07      	ldr	r3, [pc, #28]	; (80111ec <HAL_FLASH_Unlock+0x38>)
 80111ce:	4a09      	ldr	r2, [pc, #36]	; (80111f4 <HAL_FLASH_Unlock+0x40>)
 80111d0:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 80111d2:	4b06      	ldr	r3, [pc, #24]	; (80111ec <HAL_FLASH_Unlock+0x38>)
 80111d4:	695b      	ldr	r3, [r3, #20]
 80111d6:	2b00      	cmp	r3, #0
 80111d8:	da01      	bge.n	80111de <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 80111da:	2301      	movs	r3, #1
 80111dc:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 80111de:	79fb      	ldrb	r3, [r7, #7]
}
 80111e0:	4618      	mov	r0, r3
 80111e2:	370c      	adds	r7, #12
 80111e4:	46bd      	mov	sp, r7
 80111e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111ea:	4770      	bx	lr
 80111ec:	40022000 	.word	0x40022000
 80111f0:	45670123 	.word	0x45670123
 80111f4:	cdef89ab 	.word	0xcdef89ab

080111f8 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 80111f8:	b480      	push	{r7}
 80111fa:	b083      	sub	sp, #12
 80111fc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_ERROR;
 80111fe:	2301      	movs	r3, #1
 8011200:	71fb      	strb	r3, [r7, #7]

  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8011202:	4b09      	ldr	r3, [pc, #36]	; (8011228 <HAL_FLASH_Lock+0x30>)
 8011204:	695b      	ldr	r3, [r3, #20]
 8011206:	4a08      	ldr	r2, [pc, #32]	; (8011228 <HAL_FLASH_Lock+0x30>)
 8011208:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 801120c:	6153      	str	r3, [r2, #20]

  /* verify Flash is locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 801120e:	4b06      	ldr	r3, [pc, #24]	; (8011228 <HAL_FLASH_Lock+0x30>)
 8011210:	695b      	ldr	r3, [r3, #20]
 8011212:	2b00      	cmp	r3, #0
 8011214:	da01      	bge.n	801121a <HAL_FLASH_Lock+0x22>
  {
    status = HAL_OK;
 8011216:	2300      	movs	r3, #0
 8011218:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 801121a:	79fb      	ldrb	r3, [r7, #7]
}
 801121c:	4618      	mov	r0, r3
 801121e:	370c      	adds	r7, #12
 8011220:	46bd      	mov	sp, r7
 8011222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011226:	4770      	bx	lr
 8011228:	40022000 	.word	0x40022000

0801122c <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout.
  * @retval HAL_Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 801122c:	b580      	push	{r7, lr}
 801122e:	b084      	sub	sp, #16
 8011230:	af00      	add	r7, sp, #0
 8011232:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */

  uint32_t tickstart = HAL_GetTick();
 8011234:	f7fd fce0 	bl	800ebf8 <HAL_GetTick>
 8011238:	60f8      	str	r0, [r7, #12]
  uint32_t error;

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 801123a:	e009      	b.n	8011250 <FLASH_WaitForLastOperation+0x24>
  {
    if ((HAL_GetTick() - tickstart) > Timeout)
 801123c:	f7fd fcdc 	bl	800ebf8 <HAL_GetTick>
 8011240:	4602      	mov	r2, r0
 8011242:	68fb      	ldr	r3, [r7, #12]
 8011244:	1ad3      	subs	r3, r2, r3
 8011246:	687a      	ldr	r2, [r7, #4]
 8011248:	429a      	cmp	r2, r3
 801124a:	d201      	bcs.n	8011250 <FLASH_WaitForLastOperation+0x24>
    {
      return HAL_TIMEOUT;
 801124c:	2303      	movs	r3, #3
 801124e:	e038      	b.n	80112c2 <FLASH_WaitForLastOperation+0x96>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8011250:	4b1e      	ldr	r3, [pc, #120]	; (80112cc <FLASH_WaitForLastOperation+0xa0>)
 8011252:	691b      	ldr	r3, [r3, #16]
 8011254:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8011258:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801125c:	d0ee      	beq.n	801123c <FLASH_WaitForLastOperation+0x10>
    }
  }

  /* Check FLASH operation error flags */
  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 801125e:	4b1b      	ldr	r3, [pc, #108]	; (80112cc <FLASH_WaitForLastOperation+0xa0>)
 8011260:	691a      	ldr	r2, [r3, #16]
 8011262:	f24c 33fa 	movw	r3, #50170	; 0xc3fa
 8011266:	4013      	ands	r3, r2
 8011268:	60bb      	str	r3, [r7, #8]
  if (error != 0u)
 801126a:	68bb      	ldr	r3, [r7, #8]
 801126c:	2b00      	cmp	r3, #0
 801126e:	d01e      	beq.n	80112ae <FLASH_WaitForLastOperation+0x82>
  {
    /* Save the error code */
    pFlash.ErrorCode |= error;
 8011270:	4b17      	ldr	r3, [pc, #92]	; (80112d0 <FLASH_WaitForLastOperation+0xa4>)
 8011272:	685a      	ldr	r2, [r3, #4]
 8011274:	68bb      	ldr	r3, [r7, #8]
 8011276:	4313      	orrs	r3, r2
 8011278:	4a15      	ldr	r2, [pc, #84]	; (80112d0 <FLASH_WaitForLastOperation+0xa4>)
 801127a:	6053      	str	r3, [r2, #4]

    /* Clear error programming flags */
    __HAL_FLASH_CLEAR_FLAG(error);
 801127c:	68bb      	ldr	r3, [r7, #8]
 801127e:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8011282:	2b00      	cmp	r3, #0
 8011284:	d007      	beq.n	8011296 <FLASH_WaitForLastOperation+0x6a>
 8011286:	4b11      	ldr	r3, [pc, #68]	; (80112cc <FLASH_WaitForLastOperation+0xa0>)
 8011288:	699a      	ldr	r2, [r3, #24]
 801128a:	68bb      	ldr	r3, [r7, #8]
 801128c:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8011290:	490e      	ldr	r1, [pc, #56]	; (80112cc <FLASH_WaitForLastOperation+0xa0>)
 8011292:	4313      	orrs	r3, r2
 8011294:	618b      	str	r3, [r1, #24]
 8011296:	68bb      	ldr	r3, [r7, #8]
 8011298:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 801129c:	2b00      	cmp	r3, #0
 801129e:	d004      	beq.n	80112aa <FLASH_WaitForLastOperation+0x7e>
 80112a0:	4a0a      	ldr	r2, [pc, #40]	; (80112cc <FLASH_WaitForLastOperation+0xa0>)
 80112a2:	68bb      	ldr	r3, [r7, #8]
 80112a4:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 80112a8:	6113      	str	r3, [r2, #16]

    return HAL_ERROR;
 80112aa:	2301      	movs	r3, #1
 80112ac:	e009      	b.n	80112c2 <FLASH_WaitForLastOperation+0x96>
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 80112ae:	4b07      	ldr	r3, [pc, #28]	; (80112cc <FLASH_WaitForLastOperation+0xa0>)
 80112b0:	691b      	ldr	r3, [r3, #16]
 80112b2:	f003 0301 	and.w	r3, r3, #1
 80112b6:	2b01      	cmp	r3, #1
 80112b8:	d102      	bne.n	80112c0 <FLASH_WaitForLastOperation+0x94>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80112ba:	4b04      	ldr	r3, [pc, #16]	; (80112cc <FLASH_WaitForLastOperation+0xa0>)
 80112bc:	2201      	movs	r2, #1
 80112be:	611a      	str	r2, [r3, #16]
  }

  /* If there is an error flag set */
  return HAL_OK;
 80112c0:	2300      	movs	r3, #0
}
 80112c2:	4618      	mov	r0, r3
 80112c4:	3710      	adds	r7, #16
 80112c6:	46bd      	mov	sp, r7
 80112c8:	bd80      	pop	{r7, pc}
 80112ca:	bf00      	nop
 80112cc:	40022000 	.word	0x40022000
 80112d0:	2000002c 	.word	0x2000002c

080112d4 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 80112d4:	b480      	push	{r7}
 80112d6:	b085      	sub	sp, #20
 80112d8:	af00      	add	r7, sp, #0
 80112da:	60f8      	str	r0, [r7, #12]
 80112dc:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 80112e0:	4b0e      	ldr	r3, [pc, #56]	; (801131c <FLASH_Program_DoubleWord+0x48>)
 80112e2:	695b      	ldr	r3, [r3, #20]
 80112e4:	4a0d      	ldr	r2, [pc, #52]	; (801131c <FLASH_Program_DoubleWord+0x48>)
 80112e6:	f043 0301 	orr.w	r3, r3, #1
 80112ea:	6153      	str	r3, [r2, #20]

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 80112ec:	68fb      	ldr	r3, [r7, #12]
 80112ee:	683a      	ldr	r2, [r7, #0]
 80112f0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 80112f2:	f3bf 8f6f 	isb	sy
}
 80112f6:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 80112f8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80112fc:	f04f 0200 	mov.w	r2, #0
 8011300:	f04f 0300 	mov.w	r3, #0
 8011304:	000a      	movs	r2, r1
 8011306:	2300      	movs	r3, #0
 8011308:	68f9      	ldr	r1, [r7, #12]
 801130a:	3104      	adds	r1, #4
 801130c:	4613      	mov	r3, r2
 801130e:	600b      	str	r3, [r1, #0]
}
 8011310:	bf00      	nop
 8011312:	3714      	adds	r7, #20
 8011314:	46bd      	mov	sp, r7
 8011316:	f85d 7b04 	ldr.w	r7, [sp], #4
 801131a:	4770      	bx	lr
 801131c:	40022000 	.word	0x40022000

08011320 <FLASH_Program_Fast>:
  * @param  Address specifies the address to be programmed.
  * @param  DataAddress specifies the address where the data are stored.
  * @retval None
  */
static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
 8011320:	b480      	push	{r7}
 8011322:	b089      	sub	sp, #36	; 0x24
 8011324:	af00      	add	r7, sp, #0
 8011326:	6078      	str	r0, [r7, #4]
 8011328:	6039      	str	r1, [r7, #0]
  uint8_t row_index = (2 * FLASH_NB_DOUBLE_WORDS_IN_ROW);
 801132a:	2340      	movs	r3, #64	; 0x40
 801132c:	77fb      	strb	r3, [r7, #31]
  uint32_t *dest_addr = (uint32_t *)Address;
 801132e:	687b      	ldr	r3, [r7, #4]
 8011330:	61bb      	str	r3, [r7, #24]
  uint32_t *src_addr = (uint32_t *)DataAddress;
 8011332:	683b      	ldr	r3, [r7, #0]
 8011334:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 8011336:	4b14      	ldr	r3, [pc, #80]	; (8011388 <FLASH_Program_Fast+0x68>)
 8011338:	695b      	ldr	r3, [r3, #20]
 801133a:	4a13      	ldr	r2, [pc, #76]	; (8011388 <FLASH_Program_Fast+0x68>)
 801133c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8011340:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011342:	f3ef 8310 	mrs	r3, PRIMASK
 8011346:	60fb      	str	r3, [r7, #12]
  return(result);
 8011348:	68fb      	ldr	r3, [r7, #12]

  /* Enter critical section: Disable interrupts to avoid any interruption during the loop */
  primask_bit = __get_PRIMASK();
 801134a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 801134c:	b672      	cpsid	i
}
 801134e:	bf00      	nop
  __disable_irq();

  /* Program the double words of the row */
  do
  {
    *dest_addr = *src_addr;
 8011350:	697b      	ldr	r3, [r7, #20]
 8011352:	681a      	ldr	r2, [r3, #0]
 8011354:	69bb      	ldr	r3, [r7, #24]
 8011356:	601a      	str	r2, [r3, #0]
    dest_addr++;
 8011358:	69bb      	ldr	r3, [r7, #24]
 801135a:	3304      	adds	r3, #4
 801135c:	61bb      	str	r3, [r7, #24]
    src_addr++;
 801135e:	697b      	ldr	r3, [r7, #20]
 8011360:	3304      	adds	r3, #4
 8011362:	617b      	str	r3, [r7, #20]
    row_index--;
 8011364:	7ffb      	ldrb	r3, [r7, #31]
 8011366:	3b01      	subs	r3, #1
 8011368:	77fb      	strb	r3, [r7, #31]
  }
  while (row_index != 0U);
 801136a:	7ffb      	ldrb	r3, [r7, #31]
 801136c:	2b00      	cmp	r3, #0
 801136e:	d1ef      	bne.n	8011350 <FLASH_Program_Fast+0x30>
 8011370:	693b      	ldr	r3, [r7, #16]
 8011372:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011374:	68bb      	ldr	r3, [r7, #8]
 8011376:	f383 8810 	msr	PRIMASK, r3
}
 801137a:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 801137c:	bf00      	nop
 801137e:	3724      	adds	r7, #36	; 0x24
 8011380:	46bd      	mov	sp, r7
 8011382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011386:	4770      	bx	lr
 8011388:	40022000 	.word	0x40022000

0801138c <HAL_FLASHEx_Erase>:
  *         information on faulty page in case of error (0xFFFFFFFF means that all
  *         the pages have been correctly erased).
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 801138c:	b580      	push	{r7, lr}
 801138e:	b084      	sub	sp, #16
 8011390:	af00      	add	r7, sp, #0
 8011392:	6078      	str	r0, [r7, #4]
 8011394:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8011396:	4b48      	ldr	r3, [pc, #288]	; (80114b8 <HAL_FLASHEx_Erase+0x12c>)
 8011398:	781b      	ldrb	r3, [r3, #0]
 801139a:	2b01      	cmp	r3, #1
 801139c:	d101      	bne.n	80113a2 <HAL_FLASHEx_Erase+0x16>
 801139e:	2302      	movs	r3, #2
 80113a0:	e085      	b.n	80114ae <HAL_FLASHEx_Erase+0x122>
 80113a2:	4b45      	ldr	r3, [pc, #276]	; (80114b8 <HAL_FLASHEx_Erase+0x12c>)
 80113a4:	2201      	movs	r2, #1
 80113a6:	701a      	strb	r2, [r3, #0]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80113a8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80113ac:	f7ff ff3e 	bl	801122c <FLASH_WaitForLastOperation>
 80113b0:	4603      	mov	r3, r0
 80113b2:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 80113b4:	7bfb      	ldrb	r3, [r7, #15]
 80113b6:	2b00      	cmp	r3, #0
 80113b8:	d175      	bne.n	80114a6 <HAL_FLASHEx_Erase+0x11a>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80113ba:	4b3f      	ldr	r3, [pc, #252]	; (80114b8 <HAL_FLASHEx_Erase+0x12c>)
 80113bc:	2200      	movs	r2, #0
 80113be:	605a      	str	r2, [r3, #4]

    /* Deactivate the cache if they are activated to avoid data misbehavior */
    if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 80113c0:	4b3e      	ldr	r3, [pc, #248]	; (80114bc <HAL_FLASHEx_Erase+0x130>)
 80113c2:	681b      	ldr	r3, [r3, #0]
 80113c4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80113c8:	2b00      	cmp	r3, #0
 80113ca:	d013      	beq.n	80113f4 <HAL_FLASHEx_Erase+0x68>
    {
      if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 80113cc:	4b3b      	ldr	r3, [pc, #236]	; (80114bc <HAL_FLASHEx_Erase+0x130>)
 80113ce:	681b      	ldr	r3, [r3, #0]
 80113d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80113d4:	2b00      	cmp	r3, #0
 80113d6:	d009      	beq.n	80113ec <HAL_FLASHEx_Erase+0x60>
      {
        /* Disable data cache  */
        __HAL_FLASH_DATA_CACHE_DISABLE();
 80113d8:	4b38      	ldr	r3, [pc, #224]	; (80114bc <HAL_FLASHEx_Erase+0x130>)
 80113da:	681b      	ldr	r3, [r3, #0]
 80113dc:	4a37      	ldr	r2, [pc, #220]	; (80114bc <HAL_FLASHEx_Erase+0x130>)
 80113de:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80113e2:	6013      	str	r3, [r2, #0]
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 80113e4:	4b34      	ldr	r3, [pc, #208]	; (80114b8 <HAL_FLASHEx_Erase+0x12c>)
 80113e6:	2203      	movs	r2, #3
 80113e8:	771a      	strb	r2, [r3, #28]
 80113ea:	e016      	b.n	801141a <HAL_FLASHEx_Erase+0x8e>
      }
      else
      {
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;
 80113ec:	4b32      	ldr	r3, [pc, #200]	; (80114b8 <HAL_FLASHEx_Erase+0x12c>)
 80113ee:	2201      	movs	r2, #1
 80113f0:	771a      	strb	r2, [r3, #28]
 80113f2:	e012      	b.n	801141a <HAL_FLASHEx_Erase+0x8e>
      }
    }
    else if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 80113f4:	4b31      	ldr	r3, [pc, #196]	; (80114bc <HAL_FLASHEx_Erase+0x130>)
 80113f6:	681b      	ldr	r3, [r3, #0]
 80113f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80113fc:	2b00      	cmp	r3, #0
 80113fe:	d009      	beq.n	8011414 <HAL_FLASHEx_Erase+0x88>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8011400:	4b2e      	ldr	r3, [pc, #184]	; (80114bc <HAL_FLASHEx_Erase+0x130>)
 8011402:	681b      	ldr	r3, [r3, #0]
 8011404:	4a2d      	ldr	r2, [pc, #180]	; (80114bc <HAL_FLASHEx_Erase+0x130>)
 8011406:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 801140a:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 801140c:	4b2a      	ldr	r3, [pc, #168]	; (80114b8 <HAL_FLASHEx_Erase+0x12c>)
 801140e:	2202      	movs	r2, #2
 8011410:	771a      	strb	r2, [r3, #28]
 8011412:	e002      	b.n	801141a <HAL_FLASHEx_Erase+0x8e>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8011414:	4b28      	ldr	r3, [pc, #160]	; (80114b8 <HAL_FLASHEx_Erase+0x12c>)
 8011416:	2200      	movs	r2, #0
 8011418:	771a      	strb	r2, [r3, #28]
    }

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 801141a:	687b      	ldr	r3, [r7, #4]
 801141c:	681b      	ldr	r3, [r3, #0]
 801141e:	2b01      	cmp	r3, #1
 8011420:	d111      	bne.n	8011446 <HAL_FLASHEx_Erase+0xba>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->Banks);
 8011422:	687b      	ldr	r3, [r7, #4]
 8011424:	685b      	ldr	r3, [r3, #4]
 8011426:	4618      	mov	r0, r3
 8011428:	f000 f84a 	bl	80114c0 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 801142c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8011430:	f7ff fefc 	bl	801122c <FLASH_WaitForLastOperation>
 8011434:	4603      	mov	r3, r0
 8011436:	73fb      	strb	r3, [r7, #15]
#if defined (FLASH_OPTR_DBANK)
      /* If the erase operation is completed, disable the MER1 and MER2 Bits */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
#else
      /* If the erase operation is completed, disable the MER1 Bit */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1));
 8011438:	4b20      	ldr	r3, [pc, #128]	; (80114bc <HAL_FLASHEx_Erase+0x130>)
 801143a:	695b      	ldr	r3, [r3, #20]
 801143c:	4a1f      	ldr	r2, [pc, #124]	; (80114bc <HAL_FLASHEx_Erase+0x130>)
 801143e:	f023 0304 	bic.w	r3, r3, #4
 8011442:	6153      	str	r3, [r2, #20]
 8011444:	e02d      	b.n	80114a2 <HAL_FLASHEx_Erase+0x116>
#endif
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 8011446:	683b      	ldr	r3, [r7, #0]
 8011448:	f04f 32ff 	mov.w	r2, #4294967295
 801144c:	601a      	str	r2, [r3, #0]

      for (page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 801144e:	687b      	ldr	r3, [r7, #4]
 8011450:	689b      	ldr	r3, [r3, #8]
 8011452:	60bb      	str	r3, [r7, #8]
 8011454:	e01d      	b.n	8011492 <HAL_FLASHEx_Erase+0x106>
      {
        FLASH_PageErase(page_index, pEraseInit->Banks);
 8011456:	687b      	ldr	r3, [r7, #4]
 8011458:	685b      	ldr	r3, [r3, #4]
 801145a:	4619      	mov	r1, r3
 801145c:	68b8      	ldr	r0, [r7, #8]
 801145e:	f000 f84d 	bl	80114fc <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8011462:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8011466:	f7ff fee1 	bl	801122c <FLASH_WaitForLastOperation>
 801146a:	4603      	mov	r3, r0
 801146c:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the PER Bit */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 801146e:	4b13      	ldr	r3, [pc, #76]	; (80114bc <HAL_FLASHEx_Erase+0x130>)
 8011470:	695b      	ldr	r3, [r3, #20]
 8011472:	4a12      	ldr	r2, [pc, #72]	; (80114bc <HAL_FLASHEx_Erase+0x130>)
 8011474:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8011478:	f023 0302 	bic.w	r3, r3, #2
 801147c:	6153      	str	r3, [r2, #20]

        if (status != HAL_OK)
 801147e:	7bfb      	ldrb	r3, [r7, #15]
 8011480:	2b00      	cmp	r3, #0
 8011482:	d003      	beq.n	801148c <HAL_FLASHEx_Erase+0x100>
        {
          /* In case of error, stop erase procedure and return the faulty page */
          *PageError = page_index;
 8011484:	683b      	ldr	r3, [r7, #0]
 8011486:	68ba      	ldr	r2, [r7, #8]
 8011488:	601a      	str	r2, [r3, #0]
          break;
 801148a:	e00a      	b.n	80114a2 <HAL_FLASHEx_Erase+0x116>
      for (page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 801148c:	68bb      	ldr	r3, [r7, #8]
 801148e:	3301      	adds	r3, #1
 8011490:	60bb      	str	r3, [r7, #8]
 8011492:	687b      	ldr	r3, [r7, #4]
 8011494:	689a      	ldr	r2, [r3, #8]
 8011496:	687b      	ldr	r3, [r7, #4]
 8011498:	68db      	ldr	r3, [r3, #12]
 801149a:	4413      	add	r3, r2
 801149c:	68ba      	ldr	r2, [r7, #8]
 801149e:	429a      	cmp	r2, r3
 80114a0:	d3d9      	bcc.n	8011456 <HAL_FLASHEx_Erase+0xca>
        }
      }
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 80114a2:	f000 f84f 	bl	8011544 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80114a6:	4b04      	ldr	r3, [pc, #16]	; (80114b8 <HAL_FLASHEx_Erase+0x12c>)
 80114a8:	2200      	movs	r2, #0
 80114aa:	701a      	strb	r2, [r3, #0]

  return status;
 80114ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80114ae:	4618      	mov	r0, r3
 80114b0:	3710      	adds	r7, #16
 80114b2:	46bd      	mov	sp, r7
 80114b4:	bd80      	pop	{r7, pc}
 80114b6:	bf00      	nop
 80114b8:	2000002c 	.word	0x2000002c
 80114bc:	40022000 	.word	0x40022000

080114c0 <FLASH_MassErase>:
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased (*)
  * @note   (*) availability depends on devices
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 80114c0:	b480      	push	{r7}
 80114c2:	b083      	sub	sp, #12
 80114c4:	af00      	add	r7, sp, #0
 80114c6:	6078      	str	r0, [r7, #4]
  {
    /* Check the parameters */
    assert_param(IS_FLASH_BANK(Banks));

    /* Set the Mass Erase Bit for the bank 1 if requested */
    if ((Banks & FLASH_BANK_1) != 0U)
 80114c8:	687b      	ldr	r3, [r7, #4]
 80114ca:	f003 0301 	and.w	r3, r3, #1
 80114ce:	2b00      	cmp	r3, #0
 80114d0:	d005      	beq.n	80114de <FLASH_MassErase+0x1e>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER1);
 80114d2:	4b09      	ldr	r3, [pc, #36]	; (80114f8 <FLASH_MassErase+0x38>)
 80114d4:	695b      	ldr	r3, [r3, #20]
 80114d6:	4a08      	ldr	r2, [pc, #32]	; (80114f8 <FLASH_MassErase+0x38>)
 80114d8:	f043 0304 	orr.w	r3, r3, #4
 80114dc:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
  }
#endif

  /* Proceed to erase all sectors */
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80114de:	4b06      	ldr	r3, [pc, #24]	; (80114f8 <FLASH_MassErase+0x38>)
 80114e0:	695b      	ldr	r3, [r3, #20]
 80114e2:	4a05      	ldr	r2, [pc, #20]	; (80114f8 <FLASH_MassErase+0x38>)
 80114e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80114e8:	6153      	str	r3, [r2, #20]
}
 80114ea:	bf00      	nop
 80114ec:	370c      	adds	r7, #12
 80114ee:	46bd      	mov	sp, r7
 80114f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114f4:	4770      	bx	lr
 80114f6:	bf00      	nop
 80114f8:	40022000 	.word	0x40022000

080114fc <FLASH_PageErase>:
  *            @arg FLASH_BANK_2: Page in bank 2 to be erased (*)
  * @note   (*) availability depends on devices
  * @retval None
  */
void FLASH_PageErase(uint32_t Page, uint32_t Banks)
{
 80114fc:	b480      	push	{r7}
 80114fe:	b083      	sub	sp, #12
 8011500:	af00      	add	r7, sp, #0
 8011502:	6078      	str	r0, [r7, #4]
 8011504:	6039      	str	r1, [r7, #0]
    }
  }
#endif

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 8011506:	4b0e      	ldr	r3, [pc, #56]	; (8011540 <FLASH_PageErase+0x44>)
 8011508:	695b      	ldr	r3, [r3, #20]
 801150a:	f423 62ff 	bic.w	r2, r3, #2040	; 0x7f8
 801150e:	687b      	ldr	r3, [r7, #4]
 8011510:	00db      	lsls	r3, r3, #3
 8011512:	f403 63ff 	and.w	r3, r3, #2040	; 0x7f8
 8011516:	490a      	ldr	r1, [pc, #40]	; (8011540 <FLASH_PageErase+0x44>)
 8011518:	4313      	orrs	r3, r2
 801151a:	614b      	str	r3, [r1, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 801151c:	4b08      	ldr	r3, [pc, #32]	; (8011540 <FLASH_PageErase+0x44>)
 801151e:	695b      	ldr	r3, [r3, #20]
 8011520:	4a07      	ldr	r2, [pc, #28]	; (8011540 <FLASH_PageErase+0x44>)
 8011522:	f043 0302 	orr.w	r3, r3, #2
 8011526:	6153      	str	r3, [r2, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8011528:	4b05      	ldr	r3, [pc, #20]	; (8011540 <FLASH_PageErase+0x44>)
 801152a:	695b      	ldr	r3, [r3, #20]
 801152c:	4a04      	ldr	r2, [pc, #16]	; (8011540 <FLASH_PageErase+0x44>)
 801152e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8011532:	6153      	str	r3, [r2, #20]
}
 8011534:	bf00      	nop
 8011536:	370c      	adds	r7, #12
 8011538:	46bd      	mov	sp, r7
 801153a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801153e:	4770      	bx	lr
 8011540:	40022000 	.word	0x40022000

08011544 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8011544:	b480      	push	{r7}
 8011546:	b083      	sub	sp, #12
 8011548:	af00      	add	r7, sp, #0
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 801154a:	4b21      	ldr	r3, [pc, #132]	; (80115d0 <FLASH_FlushCaches+0x8c>)
 801154c:	7f1b      	ldrb	r3, [r3, #28]
 801154e:	71fb      	strb	r3, [r7, #7]

  /* Flush instruction cache  */
  if ((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 8011550:	79fb      	ldrb	r3, [r7, #7]
 8011552:	2b01      	cmp	r3, #1
 8011554:	d002      	beq.n	801155c <FLASH_FlushCaches+0x18>
 8011556:	79fb      	ldrb	r3, [r7, #7]
 8011558:	2b03      	cmp	r3, #3
 801155a:	d117      	bne.n	801158c <FLASH_FlushCaches+0x48>
      (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Disable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 801155c:	4b1d      	ldr	r3, [pc, #116]	; (80115d4 <FLASH_FlushCaches+0x90>)
 801155e:	681b      	ldr	r3, [r3, #0]
 8011560:	4a1c      	ldr	r2, [pc, #112]	; (80115d4 <FLASH_FlushCaches+0x90>)
 8011562:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8011566:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8011568:	4b1a      	ldr	r3, [pc, #104]	; (80115d4 <FLASH_FlushCaches+0x90>)
 801156a:	681b      	ldr	r3, [r3, #0]
 801156c:	4a19      	ldr	r2, [pc, #100]	; (80115d4 <FLASH_FlushCaches+0x90>)
 801156e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8011572:	6013      	str	r3, [r2, #0]
 8011574:	4b17      	ldr	r3, [pc, #92]	; (80115d4 <FLASH_FlushCaches+0x90>)
 8011576:	681b      	ldr	r3, [r3, #0]
 8011578:	4a16      	ldr	r2, [pc, #88]	; (80115d4 <FLASH_FlushCaches+0x90>)
 801157a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 801157e:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8011580:	4b14      	ldr	r3, [pc, #80]	; (80115d4 <FLASH_FlushCaches+0x90>)
 8011582:	681b      	ldr	r3, [r3, #0]
 8011584:	4a13      	ldr	r2, [pc, #76]	; (80115d4 <FLASH_FlushCaches+0x90>)
 8011586:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 801158a:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if ((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 801158c:	79fb      	ldrb	r3, [r7, #7]
 801158e:	2b02      	cmp	r3, #2
 8011590:	d002      	beq.n	8011598 <FLASH_FlushCaches+0x54>
 8011592:	79fb      	ldrb	r3, [r7, #7]
 8011594:	2b03      	cmp	r3, #3
 8011596:	d111      	bne.n	80115bc <FLASH_FlushCaches+0x78>
      (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8011598:	4b0e      	ldr	r3, [pc, #56]	; (80115d4 <FLASH_FlushCaches+0x90>)
 801159a:	681b      	ldr	r3, [r3, #0]
 801159c:	4a0d      	ldr	r2, [pc, #52]	; (80115d4 <FLASH_FlushCaches+0x90>)
 801159e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80115a2:	6013      	str	r3, [r2, #0]
 80115a4:	4b0b      	ldr	r3, [pc, #44]	; (80115d4 <FLASH_FlushCaches+0x90>)
 80115a6:	681b      	ldr	r3, [r3, #0]
 80115a8:	4a0a      	ldr	r2, [pc, #40]	; (80115d4 <FLASH_FlushCaches+0x90>)
 80115aa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80115ae:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 80115b0:	4b08      	ldr	r3, [pc, #32]	; (80115d4 <FLASH_FlushCaches+0x90>)
 80115b2:	681b      	ldr	r3, [r3, #0]
 80115b4:	4a07      	ldr	r2, [pc, #28]	; (80115d4 <FLASH_FlushCaches+0x90>)
 80115b6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80115ba:	6013      	str	r3, [r2, #0]
  }

  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 80115bc:	4b04      	ldr	r3, [pc, #16]	; (80115d0 <FLASH_FlushCaches+0x8c>)
 80115be:	2200      	movs	r2, #0
 80115c0:	771a      	strb	r2, [r3, #28]
}
 80115c2:	bf00      	nop
 80115c4:	370c      	adds	r7, #12
 80115c6:	46bd      	mov	sp, r7
 80115c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115cc:	4770      	bx	lr
 80115ce:	bf00      	nop
 80115d0:	2000002c 	.word	0x2000002c
 80115d4:	40022000 	.word	0x40022000

080115d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80115d8:	b480      	push	{r7}
 80115da:	b087      	sub	sp, #28
 80115dc:	af00      	add	r7, sp, #0
 80115de:	6078      	str	r0, [r7, #4]
 80115e0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80115e2:	2300      	movs	r3, #0
 80115e4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80115e6:	e15a      	b.n	801189e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80115e8:	683b      	ldr	r3, [r7, #0]
 80115ea:	681a      	ldr	r2, [r3, #0]
 80115ec:	2101      	movs	r1, #1
 80115ee:	697b      	ldr	r3, [r7, #20]
 80115f0:	fa01 f303 	lsl.w	r3, r1, r3
 80115f4:	4013      	ands	r3, r2
 80115f6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80115f8:	68fb      	ldr	r3, [r7, #12]
 80115fa:	2b00      	cmp	r3, #0
 80115fc:	f000 814c 	beq.w	8011898 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8011600:	683b      	ldr	r3, [r7, #0]
 8011602:	685b      	ldr	r3, [r3, #4]
 8011604:	f003 0303 	and.w	r3, r3, #3
 8011608:	2b01      	cmp	r3, #1
 801160a:	d005      	beq.n	8011618 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 801160c:	683b      	ldr	r3, [r7, #0]
 801160e:	685b      	ldr	r3, [r3, #4]
 8011610:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8011614:	2b02      	cmp	r3, #2
 8011616:	d130      	bne.n	801167a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8011618:	687b      	ldr	r3, [r7, #4]
 801161a:	689b      	ldr	r3, [r3, #8]
 801161c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 801161e:	697b      	ldr	r3, [r7, #20]
 8011620:	005b      	lsls	r3, r3, #1
 8011622:	2203      	movs	r2, #3
 8011624:	fa02 f303 	lsl.w	r3, r2, r3
 8011628:	43db      	mvns	r3, r3
 801162a:	693a      	ldr	r2, [r7, #16]
 801162c:	4013      	ands	r3, r2
 801162e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8011630:	683b      	ldr	r3, [r7, #0]
 8011632:	68da      	ldr	r2, [r3, #12]
 8011634:	697b      	ldr	r3, [r7, #20]
 8011636:	005b      	lsls	r3, r3, #1
 8011638:	fa02 f303 	lsl.w	r3, r2, r3
 801163c:	693a      	ldr	r2, [r7, #16]
 801163e:	4313      	orrs	r3, r2
 8011640:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8011642:	687b      	ldr	r3, [r7, #4]
 8011644:	693a      	ldr	r2, [r7, #16]
 8011646:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8011648:	687b      	ldr	r3, [r7, #4]
 801164a:	685b      	ldr	r3, [r3, #4]
 801164c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 801164e:	2201      	movs	r2, #1
 8011650:	697b      	ldr	r3, [r7, #20]
 8011652:	fa02 f303 	lsl.w	r3, r2, r3
 8011656:	43db      	mvns	r3, r3
 8011658:	693a      	ldr	r2, [r7, #16]
 801165a:	4013      	ands	r3, r2
 801165c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 801165e:	683b      	ldr	r3, [r7, #0]
 8011660:	685b      	ldr	r3, [r3, #4]
 8011662:	091b      	lsrs	r3, r3, #4
 8011664:	f003 0201 	and.w	r2, r3, #1
 8011668:	697b      	ldr	r3, [r7, #20]
 801166a:	fa02 f303 	lsl.w	r3, r2, r3
 801166e:	693a      	ldr	r2, [r7, #16]
 8011670:	4313      	orrs	r3, r2
 8011672:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8011674:	687b      	ldr	r3, [r7, #4]
 8011676:	693a      	ldr	r2, [r7, #16]
 8011678:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 801167a:	683b      	ldr	r3, [r7, #0]
 801167c:	685b      	ldr	r3, [r3, #4]
 801167e:	f003 0303 	and.w	r3, r3, #3
 8011682:	2b03      	cmp	r3, #3
 8011684:	d017      	beq.n	80116b6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8011686:	687b      	ldr	r3, [r7, #4]
 8011688:	68db      	ldr	r3, [r3, #12]
 801168a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 801168c:	697b      	ldr	r3, [r7, #20]
 801168e:	005b      	lsls	r3, r3, #1
 8011690:	2203      	movs	r2, #3
 8011692:	fa02 f303 	lsl.w	r3, r2, r3
 8011696:	43db      	mvns	r3, r3
 8011698:	693a      	ldr	r2, [r7, #16]
 801169a:	4013      	ands	r3, r2
 801169c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 801169e:	683b      	ldr	r3, [r7, #0]
 80116a0:	689a      	ldr	r2, [r3, #8]
 80116a2:	697b      	ldr	r3, [r7, #20]
 80116a4:	005b      	lsls	r3, r3, #1
 80116a6:	fa02 f303 	lsl.w	r3, r2, r3
 80116aa:	693a      	ldr	r2, [r7, #16]
 80116ac:	4313      	orrs	r3, r2
 80116ae:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80116b0:	687b      	ldr	r3, [r7, #4]
 80116b2:	693a      	ldr	r2, [r7, #16]
 80116b4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80116b6:	683b      	ldr	r3, [r7, #0]
 80116b8:	685b      	ldr	r3, [r3, #4]
 80116ba:	f003 0303 	and.w	r3, r3, #3
 80116be:	2b02      	cmp	r3, #2
 80116c0:	d123      	bne.n	801170a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80116c2:	697b      	ldr	r3, [r7, #20]
 80116c4:	08da      	lsrs	r2, r3, #3
 80116c6:	687b      	ldr	r3, [r7, #4]
 80116c8:	3208      	adds	r2, #8
 80116ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80116ce:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80116d0:	697b      	ldr	r3, [r7, #20]
 80116d2:	f003 0307 	and.w	r3, r3, #7
 80116d6:	009b      	lsls	r3, r3, #2
 80116d8:	220f      	movs	r2, #15
 80116da:	fa02 f303 	lsl.w	r3, r2, r3
 80116de:	43db      	mvns	r3, r3
 80116e0:	693a      	ldr	r2, [r7, #16]
 80116e2:	4013      	ands	r3, r2
 80116e4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80116e6:	683b      	ldr	r3, [r7, #0]
 80116e8:	691a      	ldr	r2, [r3, #16]
 80116ea:	697b      	ldr	r3, [r7, #20]
 80116ec:	f003 0307 	and.w	r3, r3, #7
 80116f0:	009b      	lsls	r3, r3, #2
 80116f2:	fa02 f303 	lsl.w	r3, r2, r3
 80116f6:	693a      	ldr	r2, [r7, #16]
 80116f8:	4313      	orrs	r3, r2
 80116fa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80116fc:	697b      	ldr	r3, [r7, #20]
 80116fe:	08da      	lsrs	r2, r3, #3
 8011700:	687b      	ldr	r3, [r7, #4]
 8011702:	3208      	adds	r2, #8
 8011704:	6939      	ldr	r1, [r7, #16]
 8011706:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 801170a:	687b      	ldr	r3, [r7, #4]
 801170c:	681b      	ldr	r3, [r3, #0]
 801170e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8011710:	697b      	ldr	r3, [r7, #20]
 8011712:	005b      	lsls	r3, r3, #1
 8011714:	2203      	movs	r2, #3
 8011716:	fa02 f303 	lsl.w	r3, r2, r3
 801171a:	43db      	mvns	r3, r3
 801171c:	693a      	ldr	r2, [r7, #16]
 801171e:	4013      	ands	r3, r2
 8011720:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8011722:	683b      	ldr	r3, [r7, #0]
 8011724:	685b      	ldr	r3, [r3, #4]
 8011726:	f003 0203 	and.w	r2, r3, #3
 801172a:	697b      	ldr	r3, [r7, #20]
 801172c:	005b      	lsls	r3, r3, #1
 801172e:	fa02 f303 	lsl.w	r3, r2, r3
 8011732:	693a      	ldr	r2, [r7, #16]
 8011734:	4313      	orrs	r3, r2
 8011736:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8011738:	687b      	ldr	r3, [r7, #4]
 801173a:	693a      	ldr	r2, [r7, #16]
 801173c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 801173e:	683b      	ldr	r3, [r7, #0]
 8011740:	685b      	ldr	r3, [r3, #4]
 8011742:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8011746:	2b00      	cmp	r3, #0
 8011748:	f000 80a6 	beq.w	8011898 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 801174c:	4b5b      	ldr	r3, [pc, #364]	; (80118bc <HAL_GPIO_Init+0x2e4>)
 801174e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8011750:	4a5a      	ldr	r2, [pc, #360]	; (80118bc <HAL_GPIO_Init+0x2e4>)
 8011752:	f043 0301 	orr.w	r3, r3, #1
 8011756:	6613      	str	r3, [r2, #96]	; 0x60
 8011758:	4b58      	ldr	r3, [pc, #352]	; (80118bc <HAL_GPIO_Init+0x2e4>)
 801175a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 801175c:	f003 0301 	and.w	r3, r3, #1
 8011760:	60bb      	str	r3, [r7, #8]
 8011762:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8011764:	4a56      	ldr	r2, [pc, #344]	; (80118c0 <HAL_GPIO_Init+0x2e8>)
 8011766:	697b      	ldr	r3, [r7, #20]
 8011768:	089b      	lsrs	r3, r3, #2
 801176a:	3302      	adds	r3, #2
 801176c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011770:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8011772:	697b      	ldr	r3, [r7, #20]
 8011774:	f003 0303 	and.w	r3, r3, #3
 8011778:	009b      	lsls	r3, r3, #2
 801177a:	220f      	movs	r2, #15
 801177c:	fa02 f303 	lsl.w	r3, r2, r3
 8011780:	43db      	mvns	r3, r3
 8011782:	693a      	ldr	r2, [r7, #16]
 8011784:	4013      	ands	r3, r2
 8011786:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8011788:	687b      	ldr	r3, [r7, #4]
 801178a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 801178e:	d01f      	beq.n	80117d0 <HAL_GPIO_Init+0x1f8>
 8011790:	687b      	ldr	r3, [r7, #4]
 8011792:	4a4c      	ldr	r2, [pc, #304]	; (80118c4 <HAL_GPIO_Init+0x2ec>)
 8011794:	4293      	cmp	r3, r2
 8011796:	d019      	beq.n	80117cc <HAL_GPIO_Init+0x1f4>
 8011798:	687b      	ldr	r3, [r7, #4]
 801179a:	4a4b      	ldr	r2, [pc, #300]	; (80118c8 <HAL_GPIO_Init+0x2f0>)
 801179c:	4293      	cmp	r3, r2
 801179e:	d013      	beq.n	80117c8 <HAL_GPIO_Init+0x1f0>
 80117a0:	687b      	ldr	r3, [r7, #4]
 80117a2:	4a4a      	ldr	r2, [pc, #296]	; (80118cc <HAL_GPIO_Init+0x2f4>)
 80117a4:	4293      	cmp	r3, r2
 80117a6:	d00d      	beq.n	80117c4 <HAL_GPIO_Init+0x1ec>
 80117a8:	687b      	ldr	r3, [r7, #4]
 80117aa:	4a49      	ldr	r2, [pc, #292]	; (80118d0 <HAL_GPIO_Init+0x2f8>)
 80117ac:	4293      	cmp	r3, r2
 80117ae:	d007      	beq.n	80117c0 <HAL_GPIO_Init+0x1e8>
 80117b0:	687b      	ldr	r3, [r7, #4]
 80117b2:	4a48      	ldr	r2, [pc, #288]	; (80118d4 <HAL_GPIO_Init+0x2fc>)
 80117b4:	4293      	cmp	r3, r2
 80117b6:	d101      	bne.n	80117bc <HAL_GPIO_Init+0x1e4>
 80117b8:	2305      	movs	r3, #5
 80117ba:	e00a      	b.n	80117d2 <HAL_GPIO_Init+0x1fa>
 80117bc:	2306      	movs	r3, #6
 80117be:	e008      	b.n	80117d2 <HAL_GPIO_Init+0x1fa>
 80117c0:	2304      	movs	r3, #4
 80117c2:	e006      	b.n	80117d2 <HAL_GPIO_Init+0x1fa>
 80117c4:	2303      	movs	r3, #3
 80117c6:	e004      	b.n	80117d2 <HAL_GPIO_Init+0x1fa>
 80117c8:	2302      	movs	r3, #2
 80117ca:	e002      	b.n	80117d2 <HAL_GPIO_Init+0x1fa>
 80117cc:	2301      	movs	r3, #1
 80117ce:	e000      	b.n	80117d2 <HAL_GPIO_Init+0x1fa>
 80117d0:	2300      	movs	r3, #0
 80117d2:	697a      	ldr	r2, [r7, #20]
 80117d4:	f002 0203 	and.w	r2, r2, #3
 80117d8:	0092      	lsls	r2, r2, #2
 80117da:	4093      	lsls	r3, r2
 80117dc:	693a      	ldr	r2, [r7, #16]
 80117de:	4313      	orrs	r3, r2
 80117e0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80117e2:	4937      	ldr	r1, [pc, #220]	; (80118c0 <HAL_GPIO_Init+0x2e8>)
 80117e4:	697b      	ldr	r3, [r7, #20]
 80117e6:	089b      	lsrs	r3, r3, #2
 80117e8:	3302      	adds	r3, #2
 80117ea:	693a      	ldr	r2, [r7, #16]
 80117ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80117f0:	4b39      	ldr	r3, [pc, #228]	; (80118d8 <HAL_GPIO_Init+0x300>)
 80117f2:	689b      	ldr	r3, [r3, #8]
 80117f4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80117f6:	68fb      	ldr	r3, [r7, #12]
 80117f8:	43db      	mvns	r3, r3
 80117fa:	693a      	ldr	r2, [r7, #16]
 80117fc:	4013      	ands	r3, r2
 80117fe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8011800:	683b      	ldr	r3, [r7, #0]
 8011802:	685b      	ldr	r3, [r3, #4]
 8011804:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8011808:	2b00      	cmp	r3, #0
 801180a:	d003      	beq.n	8011814 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 801180c:	693a      	ldr	r2, [r7, #16]
 801180e:	68fb      	ldr	r3, [r7, #12]
 8011810:	4313      	orrs	r3, r2
 8011812:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8011814:	4a30      	ldr	r2, [pc, #192]	; (80118d8 <HAL_GPIO_Init+0x300>)
 8011816:	693b      	ldr	r3, [r7, #16]
 8011818:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 801181a:	4b2f      	ldr	r3, [pc, #188]	; (80118d8 <HAL_GPIO_Init+0x300>)
 801181c:	68db      	ldr	r3, [r3, #12]
 801181e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8011820:	68fb      	ldr	r3, [r7, #12]
 8011822:	43db      	mvns	r3, r3
 8011824:	693a      	ldr	r2, [r7, #16]
 8011826:	4013      	ands	r3, r2
 8011828:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 801182a:	683b      	ldr	r3, [r7, #0]
 801182c:	685b      	ldr	r3, [r3, #4]
 801182e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8011832:	2b00      	cmp	r3, #0
 8011834:	d003      	beq.n	801183e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8011836:	693a      	ldr	r2, [r7, #16]
 8011838:	68fb      	ldr	r3, [r7, #12]
 801183a:	4313      	orrs	r3, r2
 801183c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 801183e:	4a26      	ldr	r2, [pc, #152]	; (80118d8 <HAL_GPIO_Init+0x300>)
 8011840:	693b      	ldr	r3, [r7, #16]
 8011842:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8011844:	4b24      	ldr	r3, [pc, #144]	; (80118d8 <HAL_GPIO_Init+0x300>)
 8011846:	685b      	ldr	r3, [r3, #4]
 8011848:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 801184a:	68fb      	ldr	r3, [r7, #12]
 801184c:	43db      	mvns	r3, r3
 801184e:	693a      	ldr	r2, [r7, #16]
 8011850:	4013      	ands	r3, r2
 8011852:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8011854:	683b      	ldr	r3, [r7, #0]
 8011856:	685b      	ldr	r3, [r3, #4]
 8011858:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 801185c:	2b00      	cmp	r3, #0
 801185e:	d003      	beq.n	8011868 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8011860:	693a      	ldr	r2, [r7, #16]
 8011862:	68fb      	ldr	r3, [r7, #12]
 8011864:	4313      	orrs	r3, r2
 8011866:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8011868:	4a1b      	ldr	r2, [pc, #108]	; (80118d8 <HAL_GPIO_Init+0x300>)
 801186a:	693b      	ldr	r3, [r7, #16]
 801186c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 801186e:	4b1a      	ldr	r3, [pc, #104]	; (80118d8 <HAL_GPIO_Init+0x300>)
 8011870:	681b      	ldr	r3, [r3, #0]
 8011872:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8011874:	68fb      	ldr	r3, [r7, #12]
 8011876:	43db      	mvns	r3, r3
 8011878:	693a      	ldr	r2, [r7, #16]
 801187a:	4013      	ands	r3, r2
 801187c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 801187e:	683b      	ldr	r3, [r7, #0]
 8011880:	685b      	ldr	r3, [r3, #4]
 8011882:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8011886:	2b00      	cmp	r3, #0
 8011888:	d003      	beq.n	8011892 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 801188a:	693a      	ldr	r2, [r7, #16]
 801188c:	68fb      	ldr	r3, [r7, #12]
 801188e:	4313      	orrs	r3, r2
 8011890:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8011892:	4a11      	ldr	r2, [pc, #68]	; (80118d8 <HAL_GPIO_Init+0x300>)
 8011894:	693b      	ldr	r3, [r7, #16]
 8011896:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8011898:	697b      	ldr	r3, [r7, #20]
 801189a:	3301      	adds	r3, #1
 801189c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 801189e:	683b      	ldr	r3, [r7, #0]
 80118a0:	681a      	ldr	r2, [r3, #0]
 80118a2:	697b      	ldr	r3, [r7, #20]
 80118a4:	fa22 f303 	lsr.w	r3, r2, r3
 80118a8:	2b00      	cmp	r3, #0
 80118aa:	f47f ae9d 	bne.w	80115e8 <HAL_GPIO_Init+0x10>
  }
}
 80118ae:	bf00      	nop
 80118b0:	bf00      	nop
 80118b2:	371c      	adds	r7, #28
 80118b4:	46bd      	mov	sp, r7
 80118b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118ba:	4770      	bx	lr
 80118bc:	40021000 	.word	0x40021000
 80118c0:	40010000 	.word	0x40010000
 80118c4:	48000400 	.word	0x48000400
 80118c8:	48000800 	.word	0x48000800
 80118cc:	48000c00 	.word	0x48000c00
 80118d0:	48001000 	.word	0x48001000
 80118d4:	48001400 	.word	0x48001400
 80118d8:	40010400 	.word	0x40010400

080118dc <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80118dc:	b480      	push	{r7}
 80118de:	b087      	sub	sp, #28
 80118e0:	af00      	add	r7, sp, #0
 80118e2:	6078      	str	r0, [r7, #4]
 80118e4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80118e6:	2300      	movs	r3, #0
 80118e8:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
 80118ea:	e0bd      	b.n	8011a68 <HAL_GPIO_DeInit+0x18c>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1UL << position);
 80118ec:	2201      	movs	r2, #1
 80118ee:	697b      	ldr	r3, [r7, #20]
 80118f0:	fa02 f303 	lsl.w	r3, r2, r3
 80118f4:	683a      	ldr	r2, [r7, #0]
 80118f6:	4013      	ands	r3, r2
 80118f8:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80118fa:	693b      	ldr	r3, [r7, #16]
 80118fc:	2b00      	cmp	r3, #0
 80118fe:	f000 80b0 	beq.w	8011a62 <HAL_GPIO_DeInit+0x186>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2U];
 8011902:	4a60      	ldr	r2, [pc, #384]	; (8011a84 <HAL_GPIO_DeInit+0x1a8>)
 8011904:	697b      	ldr	r3, [r7, #20]
 8011906:	089b      	lsrs	r3, r3, #2
 8011908:	3302      	adds	r3, #2
 801190a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801190e:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 8011910:	697b      	ldr	r3, [r7, #20]
 8011912:	f003 0303 	and.w	r3, r3, #3
 8011916:	009b      	lsls	r3, r3, #2
 8011918:	220f      	movs	r2, #15
 801191a:	fa02 f303 	lsl.w	r3, r2, r3
 801191e:	68fa      	ldr	r2, [r7, #12]
 8011920:	4013      	ands	r3, r2
 8011922:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8011924:	687b      	ldr	r3, [r7, #4]
 8011926:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 801192a:	d01f      	beq.n	801196c <HAL_GPIO_DeInit+0x90>
 801192c:	687b      	ldr	r3, [r7, #4]
 801192e:	4a56      	ldr	r2, [pc, #344]	; (8011a88 <HAL_GPIO_DeInit+0x1ac>)
 8011930:	4293      	cmp	r3, r2
 8011932:	d019      	beq.n	8011968 <HAL_GPIO_DeInit+0x8c>
 8011934:	687b      	ldr	r3, [r7, #4]
 8011936:	4a55      	ldr	r2, [pc, #340]	; (8011a8c <HAL_GPIO_DeInit+0x1b0>)
 8011938:	4293      	cmp	r3, r2
 801193a:	d013      	beq.n	8011964 <HAL_GPIO_DeInit+0x88>
 801193c:	687b      	ldr	r3, [r7, #4]
 801193e:	4a54      	ldr	r2, [pc, #336]	; (8011a90 <HAL_GPIO_DeInit+0x1b4>)
 8011940:	4293      	cmp	r3, r2
 8011942:	d00d      	beq.n	8011960 <HAL_GPIO_DeInit+0x84>
 8011944:	687b      	ldr	r3, [r7, #4]
 8011946:	4a53      	ldr	r2, [pc, #332]	; (8011a94 <HAL_GPIO_DeInit+0x1b8>)
 8011948:	4293      	cmp	r3, r2
 801194a:	d007      	beq.n	801195c <HAL_GPIO_DeInit+0x80>
 801194c:	687b      	ldr	r3, [r7, #4]
 801194e:	4a52      	ldr	r2, [pc, #328]	; (8011a98 <HAL_GPIO_DeInit+0x1bc>)
 8011950:	4293      	cmp	r3, r2
 8011952:	d101      	bne.n	8011958 <HAL_GPIO_DeInit+0x7c>
 8011954:	2305      	movs	r3, #5
 8011956:	e00a      	b.n	801196e <HAL_GPIO_DeInit+0x92>
 8011958:	2306      	movs	r3, #6
 801195a:	e008      	b.n	801196e <HAL_GPIO_DeInit+0x92>
 801195c:	2304      	movs	r3, #4
 801195e:	e006      	b.n	801196e <HAL_GPIO_DeInit+0x92>
 8011960:	2303      	movs	r3, #3
 8011962:	e004      	b.n	801196e <HAL_GPIO_DeInit+0x92>
 8011964:	2302      	movs	r3, #2
 8011966:	e002      	b.n	801196e <HAL_GPIO_DeInit+0x92>
 8011968:	2301      	movs	r3, #1
 801196a:	e000      	b.n	801196e <HAL_GPIO_DeInit+0x92>
 801196c:	2300      	movs	r3, #0
 801196e:	697a      	ldr	r2, [r7, #20]
 8011970:	f002 0203 	and.w	r2, r2, #3
 8011974:	0092      	lsls	r2, r2, #2
 8011976:	4093      	lsls	r3, r2
 8011978:	68fa      	ldr	r2, [r7, #12]
 801197a:	429a      	cmp	r2, r3
 801197c:	d132      	bne.n	80119e4 <HAL_GPIO_DeInit+0x108>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 801197e:	4b47      	ldr	r3, [pc, #284]	; (8011a9c <HAL_GPIO_DeInit+0x1c0>)
 8011980:	681a      	ldr	r2, [r3, #0]
 8011982:	693b      	ldr	r3, [r7, #16]
 8011984:	43db      	mvns	r3, r3
 8011986:	4945      	ldr	r1, [pc, #276]	; (8011a9c <HAL_GPIO_DeInit+0x1c0>)
 8011988:	4013      	ands	r3, r2
 801198a:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 801198c:	4b43      	ldr	r3, [pc, #268]	; (8011a9c <HAL_GPIO_DeInit+0x1c0>)
 801198e:	685a      	ldr	r2, [r3, #4]
 8011990:	693b      	ldr	r3, [r7, #16]
 8011992:	43db      	mvns	r3, r3
 8011994:	4941      	ldr	r1, [pc, #260]	; (8011a9c <HAL_GPIO_DeInit+0x1c0>)
 8011996:	4013      	ands	r3, r2
 8011998:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 801199a:	4b40      	ldr	r3, [pc, #256]	; (8011a9c <HAL_GPIO_DeInit+0x1c0>)
 801199c:	68da      	ldr	r2, [r3, #12]
 801199e:	693b      	ldr	r3, [r7, #16]
 80119a0:	43db      	mvns	r3, r3
 80119a2:	493e      	ldr	r1, [pc, #248]	; (8011a9c <HAL_GPIO_DeInit+0x1c0>)
 80119a4:	4013      	ands	r3, r2
 80119a6:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 80119a8:	4b3c      	ldr	r3, [pc, #240]	; (8011a9c <HAL_GPIO_DeInit+0x1c0>)
 80119aa:	689a      	ldr	r2, [r3, #8]
 80119ac:	693b      	ldr	r3, [r7, #16]
 80119ae:	43db      	mvns	r3, r3
 80119b0:	493a      	ldr	r1, [pc, #232]	; (8011a9c <HAL_GPIO_DeInit+0x1c0>)
 80119b2:	4013      	ands	r3, r2
 80119b4:	608b      	str	r3, [r1, #8]

        tmp = 0x0FUL << (4U * (position & 0x03U));
 80119b6:	697b      	ldr	r3, [r7, #20]
 80119b8:	f003 0303 	and.w	r3, r3, #3
 80119bc:	009b      	lsls	r3, r3, #2
 80119be:	220f      	movs	r2, #15
 80119c0:	fa02 f303 	lsl.w	r3, r2, r3
 80119c4:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 80119c6:	4a2f      	ldr	r2, [pc, #188]	; (8011a84 <HAL_GPIO_DeInit+0x1a8>)
 80119c8:	697b      	ldr	r3, [r7, #20]
 80119ca:	089b      	lsrs	r3, r3, #2
 80119cc:	3302      	adds	r3, #2
 80119ce:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80119d2:	68fb      	ldr	r3, [r7, #12]
 80119d4:	43da      	mvns	r2, r3
 80119d6:	482b      	ldr	r0, [pc, #172]	; (8011a84 <HAL_GPIO_DeInit+0x1a8>)
 80119d8:	697b      	ldr	r3, [r7, #20]
 80119da:	089b      	lsrs	r3, r3, #2
 80119dc:	400a      	ands	r2, r1
 80119de:	3302      	adds	r3, #2
 80119e0:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 80119e4:	687b      	ldr	r3, [r7, #4]
 80119e6:	681a      	ldr	r2, [r3, #0]
 80119e8:	697b      	ldr	r3, [r7, #20]
 80119ea:	005b      	lsls	r3, r3, #1
 80119ec:	2103      	movs	r1, #3
 80119ee:	fa01 f303 	lsl.w	r3, r1, r3
 80119f2:	431a      	orrs	r2, r3
 80119f4:	687b      	ldr	r3, [r7, #4]
 80119f6:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u));
 80119f8:	697b      	ldr	r3, [r7, #20]
 80119fa:	08da      	lsrs	r2, r3, #3
 80119fc:	687b      	ldr	r3, [r7, #4]
 80119fe:	3208      	adds	r2, #8
 8011a00:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8011a04:	697b      	ldr	r3, [r7, #20]
 8011a06:	f003 0307 	and.w	r3, r3, #7
 8011a0a:	009b      	lsls	r3, r3, #2
 8011a0c:	220f      	movs	r2, #15
 8011a0e:	fa02 f303 	lsl.w	r3, r2, r3
 8011a12:	43db      	mvns	r3, r3
 8011a14:	697a      	ldr	r2, [r7, #20]
 8011a16:	08d2      	lsrs	r2, r2, #3
 8011a18:	4019      	ands	r1, r3
 8011a1a:	687b      	ldr	r3, [r7, #4]
 8011a1c:	3208      	adds	r2, #8
 8011a1e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8011a22:	687b      	ldr	r3, [r7, #4]
 8011a24:	68da      	ldr	r2, [r3, #12]
 8011a26:	697b      	ldr	r3, [r7, #20]
 8011a28:	005b      	lsls	r3, r3, #1
 8011a2a:	2103      	movs	r1, #3
 8011a2c:	fa01 f303 	lsl.w	r3, r1, r3
 8011a30:	43db      	mvns	r3, r3
 8011a32:	401a      	ands	r2, r3
 8011a34:	687b      	ldr	r3, [r7, #4]
 8011a36:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position);
 8011a38:	687b      	ldr	r3, [r7, #4]
 8011a3a:	685a      	ldr	r2, [r3, #4]
 8011a3c:	2101      	movs	r1, #1
 8011a3e:	697b      	ldr	r3, [r7, #20]
 8011a40:	fa01 f303 	lsl.w	r3, r1, r3
 8011a44:	43db      	mvns	r3, r3
 8011a46:	401a      	ands	r2, r3
 8011a48:	687b      	ldr	r3, [r7, #4]
 8011a4a:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8011a4c:	687b      	ldr	r3, [r7, #4]
 8011a4e:	689a      	ldr	r2, [r3, #8]
 8011a50:	697b      	ldr	r3, [r7, #20]
 8011a52:	005b      	lsls	r3, r3, #1
 8011a54:	2103      	movs	r1, #3
 8011a56:	fa01 f303 	lsl.w	r3, r1, r3
 8011a5a:	43db      	mvns	r3, r3
 8011a5c:	401a      	ands	r2, r3
 8011a5e:	687b      	ldr	r3, [r7, #4]
 8011a60:	609a      	str	r2, [r3, #8]
    }

    position++;
 8011a62:	697b      	ldr	r3, [r7, #20]
 8011a64:	3301      	adds	r3, #1
 8011a66:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0U)
 8011a68:	683a      	ldr	r2, [r7, #0]
 8011a6a:	697b      	ldr	r3, [r7, #20]
 8011a6c:	fa22 f303 	lsr.w	r3, r2, r3
 8011a70:	2b00      	cmp	r3, #0
 8011a72:	f47f af3b 	bne.w	80118ec <HAL_GPIO_DeInit+0x10>
  }
}
 8011a76:	bf00      	nop
 8011a78:	bf00      	nop
 8011a7a:	371c      	adds	r7, #28
 8011a7c:	46bd      	mov	sp, r7
 8011a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a82:	4770      	bx	lr
 8011a84:	40010000 	.word	0x40010000
 8011a88:	48000400 	.word	0x48000400
 8011a8c:	48000800 	.word	0x48000800
 8011a90:	48000c00 	.word	0x48000c00
 8011a94:	48001000 	.word	0x48001000
 8011a98:	48001400 	.word	0x48001400
 8011a9c:	40010400 	.word	0x40010400

08011aa0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8011aa0:	b480      	push	{r7}
 8011aa2:	b085      	sub	sp, #20
 8011aa4:	af00      	add	r7, sp, #0
 8011aa6:	6078      	str	r0, [r7, #4]
 8011aa8:	460b      	mov	r3, r1
 8011aaa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8011aac:	687b      	ldr	r3, [r7, #4]
 8011aae:	691a      	ldr	r2, [r3, #16]
 8011ab0:	887b      	ldrh	r3, [r7, #2]
 8011ab2:	4013      	ands	r3, r2
 8011ab4:	2b00      	cmp	r3, #0
 8011ab6:	d002      	beq.n	8011abe <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8011ab8:	2301      	movs	r3, #1
 8011aba:	73fb      	strb	r3, [r7, #15]
 8011abc:	e001      	b.n	8011ac2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8011abe:	2300      	movs	r3, #0
 8011ac0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8011ac2:	7bfb      	ldrb	r3, [r7, #15]
}
 8011ac4:	4618      	mov	r0, r3
 8011ac6:	3714      	adds	r7, #20
 8011ac8:	46bd      	mov	sp, r7
 8011aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ace:	4770      	bx	lr

08011ad0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8011ad0:	b480      	push	{r7}
 8011ad2:	b083      	sub	sp, #12
 8011ad4:	af00      	add	r7, sp, #0
 8011ad6:	6078      	str	r0, [r7, #4]
 8011ad8:	460b      	mov	r3, r1
 8011ada:	807b      	strh	r3, [r7, #2]
 8011adc:	4613      	mov	r3, r2
 8011ade:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8011ae0:	787b      	ldrb	r3, [r7, #1]
 8011ae2:	2b00      	cmp	r3, #0
 8011ae4:	d003      	beq.n	8011aee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8011ae6:	887a      	ldrh	r2, [r7, #2]
 8011ae8:	687b      	ldr	r3, [r7, #4]
 8011aea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8011aec:	e002      	b.n	8011af4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8011aee:	887a      	ldrh	r2, [r7, #2]
 8011af0:	687b      	ldr	r3, [r7, #4]
 8011af2:	629a      	str	r2, [r3, #40]	; 0x28
}
 8011af4:	bf00      	nop
 8011af6:	370c      	adds	r7, #12
 8011af8:	46bd      	mov	sp, r7
 8011afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011afe:	4770      	bx	lr

08011b00 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8011b00:	b480      	push	{r7}
 8011b02:	b085      	sub	sp, #20
 8011b04:	af00      	add	r7, sp, #0
 8011b06:	6078      	str	r0, [r7, #4]
 8011b08:	460b      	mov	r3, r1
 8011b0a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8011b0c:	687b      	ldr	r3, [r7, #4]
 8011b0e:	695b      	ldr	r3, [r3, #20]
 8011b10:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8011b12:	887a      	ldrh	r2, [r7, #2]
 8011b14:	68fb      	ldr	r3, [r7, #12]
 8011b16:	4013      	ands	r3, r2
 8011b18:	041a      	lsls	r2, r3, #16
 8011b1a:	68fb      	ldr	r3, [r7, #12]
 8011b1c:	43d9      	mvns	r1, r3
 8011b1e:	887b      	ldrh	r3, [r7, #2]
 8011b20:	400b      	ands	r3, r1
 8011b22:	431a      	orrs	r2, r3
 8011b24:	687b      	ldr	r3, [r7, #4]
 8011b26:	619a      	str	r2, [r3, #24]
}
 8011b28:	bf00      	nop
 8011b2a:	3714      	adds	r7, #20
 8011b2c:	46bd      	mov	sp, r7
 8011b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b32:	4770      	bx	lr

08011b34 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8011b34:	b580      	push	{r7, lr}
 8011b36:	b082      	sub	sp, #8
 8011b38:	af00      	add	r7, sp, #0
 8011b3a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8011b3c:	687b      	ldr	r3, [r7, #4]
 8011b3e:	2b00      	cmp	r3, #0
 8011b40:	d101      	bne.n	8011b46 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8011b42:	2301      	movs	r3, #1
 8011b44:	e081      	b.n	8011c4a <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8011b46:	687b      	ldr	r3, [r7, #4]
 8011b48:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8011b4c:	b2db      	uxtb	r3, r3
 8011b4e:	2b00      	cmp	r3, #0
 8011b50:	d106      	bne.n	8011b60 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8011b52:	687b      	ldr	r3, [r7, #4]
 8011b54:	2200      	movs	r2, #0
 8011b56:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8011b5a:	6878      	ldr	r0, [r7, #4]
 8011b5c:	f7fc fc8e 	bl	800e47c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8011b60:	687b      	ldr	r3, [r7, #4]
 8011b62:	2224      	movs	r2, #36	; 0x24
 8011b64:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8011b68:	687b      	ldr	r3, [r7, #4]
 8011b6a:	681b      	ldr	r3, [r3, #0]
 8011b6c:	681a      	ldr	r2, [r3, #0]
 8011b6e:	687b      	ldr	r3, [r7, #4]
 8011b70:	681b      	ldr	r3, [r3, #0]
 8011b72:	f022 0201 	bic.w	r2, r2, #1
 8011b76:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8011b78:	687b      	ldr	r3, [r7, #4]
 8011b7a:	685a      	ldr	r2, [r3, #4]
 8011b7c:	687b      	ldr	r3, [r7, #4]
 8011b7e:	681b      	ldr	r3, [r3, #0]
 8011b80:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8011b84:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8011b86:	687b      	ldr	r3, [r7, #4]
 8011b88:	681b      	ldr	r3, [r3, #0]
 8011b8a:	689a      	ldr	r2, [r3, #8]
 8011b8c:	687b      	ldr	r3, [r7, #4]
 8011b8e:	681b      	ldr	r3, [r3, #0]
 8011b90:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8011b94:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8011b96:	687b      	ldr	r3, [r7, #4]
 8011b98:	68db      	ldr	r3, [r3, #12]
 8011b9a:	2b01      	cmp	r3, #1
 8011b9c:	d107      	bne.n	8011bae <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8011b9e:	687b      	ldr	r3, [r7, #4]
 8011ba0:	689a      	ldr	r2, [r3, #8]
 8011ba2:	687b      	ldr	r3, [r7, #4]
 8011ba4:	681b      	ldr	r3, [r3, #0]
 8011ba6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8011baa:	609a      	str	r2, [r3, #8]
 8011bac:	e006      	b.n	8011bbc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8011bae:	687b      	ldr	r3, [r7, #4]
 8011bb0:	689a      	ldr	r2, [r3, #8]
 8011bb2:	687b      	ldr	r3, [r7, #4]
 8011bb4:	681b      	ldr	r3, [r3, #0]
 8011bb6:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8011bba:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8011bbc:	687b      	ldr	r3, [r7, #4]
 8011bbe:	68db      	ldr	r3, [r3, #12]
 8011bc0:	2b02      	cmp	r3, #2
 8011bc2:	d104      	bne.n	8011bce <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8011bc4:	687b      	ldr	r3, [r7, #4]
 8011bc6:	681b      	ldr	r3, [r3, #0]
 8011bc8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8011bcc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8011bce:	687b      	ldr	r3, [r7, #4]
 8011bd0:	681b      	ldr	r3, [r3, #0]
 8011bd2:	685b      	ldr	r3, [r3, #4]
 8011bd4:	687a      	ldr	r2, [r7, #4]
 8011bd6:	6812      	ldr	r2, [r2, #0]
 8011bd8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8011bdc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8011be0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8011be2:	687b      	ldr	r3, [r7, #4]
 8011be4:	681b      	ldr	r3, [r3, #0]
 8011be6:	68da      	ldr	r2, [r3, #12]
 8011be8:	687b      	ldr	r3, [r7, #4]
 8011bea:	681b      	ldr	r3, [r3, #0]
 8011bec:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8011bf0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8011bf2:	687b      	ldr	r3, [r7, #4]
 8011bf4:	691a      	ldr	r2, [r3, #16]
 8011bf6:	687b      	ldr	r3, [r7, #4]
 8011bf8:	695b      	ldr	r3, [r3, #20]
 8011bfa:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8011bfe:	687b      	ldr	r3, [r7, #4]
 8011c00:	699b      	ldr	r3, [r3, #24]
 8011c02:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8011c04:	687b      	ldr	r3, [r7, #4]
 8011c06:	681b      	ldr	r3, [r3, #0]
 8011c08:	430a      	orrs	r2, r1
 8011c0a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8011c0c:	687b      	ldr	r3, [r7, #4]
 8011c0e:	69d9      	ldr	r1, [r3, #28]
 8011c10:	687b      	ldr	r3, [r7, #4]
 8011c12:	6a1a      	ldr	r2, [r3, #32]
 8011c14:	687b      	ldr	r3, [r7, #4]
 8011c16:	681b      	ldr	r3, [r3, #0]
 8011c18:	430a      	orrs	r2, r1
 8011c1a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8011c1c:	687b      	ldr	r3, [r7, #4]
 8011c1e:	681b      	ldr	r3, [r3, #0]
 8011c20:	681a      	ldr	r2, [r3, #0]
 8011c22:	687b      	ldr	r3, [r7, #4]
 8011c24:	681b      	ldr	r3, [r3, #0]
 8011c26:	f042 0201 	orr.w	r2, r2, #1
 8011c2a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8011c2c:	687b      	ldr	r3, [r7, #4]
 8011c2e:	2200      	movs	r2, #0
 8011c30:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8011c32:	687b      	ldr	r3, [r7, #4]
 8011c34:	2220      	movs	r2, #32
 8011c36:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8011c3a:	687b      	ldr	r3, [r7, #4]
 8011c3c:	2200      	movs	r2, #0
 8011c3e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8011c40:	687b      	ldr	r3, [r7, #4]
 8011c42:	2200      	movs	r2, #0
 8011c44:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8011c48:	2300      	movs	r3, #0
}
 8011c4a:	4618      	mov	r0, r3
 8011c4c:	3708      	adds	r7, #8
 8011c4e:	46bd      	mov	sp, r7
 8011c50:	bd80      	pop	{r7, pc}

08011c52 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8011c52:	b580      	push	{r7, lr}
 8011c54:	b082      	sub	sp, #8
 8011c56:	af00      	add	r7, sp, #0
 8011c58:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8011c5a:	687b      	ldr	r3, [r7, #4]
 8011c5c:	2b00      	cmp	r3, #0
 8011c5e:	d101      	bne.n	8011c64 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8011c60:	2301      	movs	r3, #1
 8011c62:	e021      	b.n	8011ca8 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8011c64:	687b      	ldr	r3, [r7, #4]
 8011c66:	2224      	movs	r2, #36	; 0x24
 8011c68:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8011c6c:	687b      	ldr	r3, [r7, #4]
 8011c6e:	681b      	ldr	r3, [r3, #0]
 8011c70:	681a      	ldr	r2, [r3, #0]
 8011c72:	687b      	ldr	r3, [r7, #4]
 8011c74:	681b      	ldr	r3, [r3, #0]
 8011c76:	f022 0201 	bic.w	r2, r2, #1
 8011c7a:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8011c7c:	6878      	ldr	r0, [r7, #4]
 8011c7e:	f7fc fd07 	bl	800e690 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8011c82:	687b      	ldr	r3, [r7, #4]
 8011c84:	2200      	movs	r2, #0
 8011c86:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8011c88:	687b      	ldr	r3, [r7, #4]
 8011c8a:	2200      	movs	r2, #0
 8011c8c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8011c90:	687b      	ldr	r3, [r7, #4]
 8011c92:	2200      	movs	r2, #0
 8011c94:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8011c96:	687b      	ldr	r3, [r7, #4]
 8011c98:	2200      	movs	r2, #0
 8011c9a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8011c9e:	687b      	ldr	r3, [r7, #4]
 8011ca0:	2200      	movs	r2, #0
 8011ca2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8011ca6:	2300      	movs	r3, #0
}
 8011ca8:	4618      	mov	r0, r3
 8011caa:	3708      	adds	r7, #8
 8011cac:	46bd      	mov	sp, r7
 8011cae:	bd80      	pop	{r7, pc}

08011cb0 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8011cb0:	b580      	push	{r7, lr}
 8011cb2:	b088      	sub	sp, #32
 8011cb4:	af02      	add	r7, sp, #8
 8011cb6:	60f8      	str	r0, [r7, #12]
 8011cb8:	607a      	str	r2, [r7, #4]
 8011cba:	461a      	mov	r2, r3
 8011cbc:	460b      	mov	r3, r1
 8011cbe:	817b      	strh	r3, [r7, #10]
 8011cc0:	4613      	mov	r3, r2
 8011cc2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8011cc4:	68fb      	ldr	r3, [r7, #12]
 8011cc6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8011cca:	b2db      	uxtb	r3, r3
 8011ccc:	2b20      	cmp	r3, #32
 8011cce:	f040 80da 	bne.w	8011e86 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8011cd2:	68fb      	ldr	r3, [r7, #12]
 8011cd4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8011cd8:	2b01      	cmp	r3, #1
 8011cda:	d101      	bne.n	8011ce0 <HAL_I2C_Master_Transmit+0x30>
 8011cdc:	2302      	movs	r3, #2
 8011cde:	e0d3      	b.n	8011e88 <HAL_I2C_Master_Transmit+0x1d8>
 8011ce0:	68fb      	ldr	r3, [r7, #12]
 8011ce2:	2201      	movs	r2, #1
 8011ce4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8011ce8:	f7fc ff86 	bl	800ebf8 <HAL_GetTick>
 8011cec:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8011cee:	697b      	ldr	r3, [r7, #20]
 8011cf0:	9300      	str	r3, [sp, #0]
 8011cf2:	2319      	movs	r3, #25
 8011cf4:	2201      	movs	r2, #1
 8011cf6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8011cfa:	68f8      	ldr	r0, [r7, #12]
 8011cfc:	f000 fa00 	bl	8012100 <I2C_WaitOnFlagUntilTimeout>
 8011d00:	4603      	mov	r3, r0
 8011d02:	2b00      	cmp	r3, #0
 8011d04:	d001      	beq.n	8011d0a <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8011d06:	2301      	movs	r3, #1
 8011d08:	e0be      	b.n	8011e88 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8011d0a:	68fb      	ldr	r3, [r7, #12]
 8011d0c:	2221      	movs	r2, #33	; 0x21
 8011d0e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8011d12:	68fb      	ldr	r3, [r7, #12]
 8011d14:	2210      	movs	r2, #16
 8011d16:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8011d1a:	68fb      	ldr	r3, [r7, #12]
 8011d1c:	2200      	movs	r2, #0
 8011d1e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8011d20:	68fb      	ldr	r3, [r7, #12]
 8011d22:	687a      	ldr	r2, [r7, #4]
 8011d24:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8011d26:	68fb      	ldr	r3, [r7, #12]
 8011d28:	893a      	ldrh	r2, [r7, #8]
 8011d2a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8011d2c:	68fb      	ldr	r3, [r7, #12]
 8011d2e:	2200      	movs	r2, #0
 8011d30:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8011d32:	68fb      	ldr	r3, [r7, #12]
 8011d34:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8011d36:	b29b      	uxth	r3, r3
 8011d38:	2bff      	cmp	r3, #255	; 0xff
 8011d3a:	d90e      	bls.n	8011d5a <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8011d3c:	68fb      	ldr	r3, [r7, #12]
 8011d3e:	22ff      	movs	r2, #255	; 0xff
 8011d40:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8011d42:	68fb      	ldr	r3, [r7, #12]
 8011d44:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8011d46:	b2da      	uxtb	r2, r3
 8011d48:	8979      	ldrh	r1, [r7, #10]
 8011d4a:	4b51      	ldr	r3, [pc, #324]	; (8011e90 <HAL_I2C_Master_Transmit+0x1e0>)
 8011d4c:	9300      	str	r3, [sp, #0]
 8011d4e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8011d52:	68f8      	ldr	r0, [r7, #12]
 8011d54:	f000 fbf6 	bl	8012544 <I2C_TransferConfig>
 8011d58:	e06c      	b.n	8011e34 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8011d5a:	68fb      	ldr	r3, [r7, #12]
 8011d5c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8011d5e:	b29a      	uxth	r2, r3
 8011d60:	68fb      	ldr	r3, [r7, #12]
 8011d62:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8011d64:	68fb      	ldr	r3, [r7, #12]
 8011d66:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8011d68:	b2da      	uxtb	r2, r3
 8011d6a:	8979      	ldrh	r1, [r7, #10]
 8011d6c:	4b48      	ldr	r3, [pc, #288]	; (8011e90 <HAL_I2C_Master_Transmit+0x1e0>)
 8011d6e:	9300      	str	r3, [sp, #0]
 8011d70:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8011d74:	68f8      	ldr	r0, [r7, #12]
 8011d76:	f000 fbe5 	bl	8012544 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8011d7a:	e05b      	b.n	8011e34 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8011d7c:	697a      	ldr	r2, [r7, #20]
 8011d7e:	6a39      	ldr	r1, [r7, #32]
 8011d80:	68f8      	ldr	r0, [r7, #12]
 8011d82:	f000 f9fd 	bl	8012180 <I2C_WaitOnTXISFlagUntilTimeout>
 8011d86:	4603      	mov	r3, r0
 8011d88:	2b00      	cmp	r3, #0
 8011d8a:	d001      	beq.n	8011d90 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8011d8c:	2301      	movs	r3, #1
 8011d8e:	e07b      	b.n	8011e88 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8011d90:	68fb      	ldr	r3, [r7, #12]
 8011d92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011d94:	781a      	ldrb	r2, [r3, #0]
 8011d96:	68fb      	ldr	r3, [r7, #12]
 8011d98:	681b      	ldr	r3, [r3, #0]
 8011d9a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8011d9c:	68fb      	ldr	r3, [r7, #12]
 8011d9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011da0:	1c5a      	adds	r2, r3, #1
 8011da2:	68fb      	ldr	r3, [r7, #12]
 8011da4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8011da6:	68fb      	ldr	r3, [r7, #12]
 8011da8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8011daa:	b29b      	uxth	r3, r3
 8011dac:	3b01      	subs	r3, #1
 8011dae:	b29a      	uxth	r2, r3
 8011db0:	68fb      	ldr	r3, [r7, #12]
 8011db2:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8011db4:	68fb      	ldr	r3, [r7, #12]
 8011db6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8011db8:	3b01      	subs	r3, #1
 8011dba:	b29a      	uxth	r2, r3
 8011dbc:	68fb      	ldr	r3, [r7, #12]
 8011dbe:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8011dc0:	68fb      	ldr	r3, [r7, #12]
 8011dc2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8011dc4:	b29b      	uxth	r3, r3
 8011dc6:	2b00      	cmp	r3, #0
 8011dc8:	d034      	beq.n	8011e34 <HAL_I2C_Master_Transmit+0x184>
 8011dca:	68fb      	ldr	r3, [r7, #12]
 8011dcc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8011dce:	2b00      	cmp	r3, #0
 8011dd0:	d130      	bne.n	8011e34 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8011dd2:	697b      	ldr	r3, [r7, #20]
 8011dd4:	9300      	str	r3, [sp, #0]
 8011dd6:	6a3b      	ldr	r3, [r7, #32]
 8011dd8:	2200      	movs	r2, #0
 8011dda:	2180      	movs	r1, #128	; 0x80
 8011ddc:	68f8      	ldr	r0, [r7, #12]
 8011dde:	f000 f98f 	bl	8012100 <I2C_WaitOnFlagUntilTimeout>
 8011de2:	4603      	mov	r3, r0
 8011de4:	2b00      	cmp	r3, #0
 8011de6:	d001      	beq.n	8011dec <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8011de8:	2301      	movs	r3, #1
 8011dea:	e04d      	b.n	8011e88 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8011dec:	68fb      	ldr	r3, [r7, #12]
 8011dee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8011df0:	b29b      	uxth	r3, r3
 8011df2:	2bff      	cmp	r3, #255	; 0xff
 8011df4:	d90e      	bls.n	8011e14 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8011df6:	68fb      	ldr	r3, [r7, #12]
 8011df8:	22ff      	movs	r2, #255	; 0xff
 8011dfa:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8011dfc:	68fb      	ldr	r3, [r7, #12]
 8011dfe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8011e00:	b2da      	uxtb	r2, r3
 8011e02:	8979      	ldrh	r1, [r7, #10]
 8011e04:	2300      	movs	r3, #0
 8011e06:	9300      	str	r3, [sp, #0]
 8011e08:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8011e0c:	68f8      	ldr	r0, [r7, #12]
 8011e0e:	f000 fb99 	bl	8012544 <I2C_TransferConfig>
 8011e12:	e00f      	b.n	8011e34 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8011e14:	68fb      	ldr	r3, [r7, #12]
 8011e16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8011e18:	b29a      	uxth	r2, r3
 8011e1a:	68fb      	ldr	r3, [r7, #12]
 8011e1c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8011e1e:	68fb      	ldr	r3, [r7, #12]
 8011e20:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8011e22:	b2da      	uxtb	r2, r3
 8011e24:	8979      	ldrh	r1, [r7, #10]
 8011e26:	2300      	movs	r3, #0
 8011e28:	9300      	str	r3, [sp, #0]
 8011e2a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8011e2e:	68f8      	ldr	r0, [r7, #12]
 8011e30:	f000 fb88 	bl	8012544 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8011e34:	68fb      	ldr	r3, [r7, #12]
 8011e36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8011e38:	b29b      	uxth	r3, r3
 8011e3a:	2b00      	cmp	r3, #0
 8011e3c:	d19e      	bne.n	8011d7c <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8011e3e:	697a      	ldr	r2, [r7, #20]
 8011e40:	6a39      	ldr	r1, [r7, #32]
 8011e42:	68f8      	ldr	r0, [r7, #12]
 8011e44:	f000 f9dc 	bl	8012200 <I2C_WaitOnSTOPFlagUntilTimeout>
 8011e48:	4603      	mov	r3, r0
 8011e4a:	2b00      	cmp	r3, #0
 8011e4c:	d001      	beq.n	8011e52 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8011e4e:	2301      	movs	r3, #1
 8011e50:	e01a      	b.n	8011e88 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8011e52:	68fb      	ldr	r3, [r7, #12]
 8011e54:	681b      	ldr	r3, [r3, #0]
 8011e56:	2220      	movs	r2, #32
 8011e58:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8011e5a:	68fb      	ldr	r3, [r7, #12]
 8011e5c:	681b      	ldr	r3, [r3, #0]
 8011e5e:	6859      	ldr	r1, [r3, #4]
 8011e60:	68fb      	ldr	r3, [r7, #12]
 8011e62:	681a      	ldr	r2, [r3, #0]
 8011e64:	4b0b      	ldr	r3, [pc, #44]	; (8011e94 <HAL_I2C_Master_Transmit+0x1e4>)
 8011e66:	400b      	ands	r3, r1
 8011e68:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8011e6a:	68fb      	ldr	r3, [r7, #12]
 8011e6c:	2220      	movs	r2, #32
 8011e6e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8011e72:	68fb      	ldr	r3, [r7, #12]
 8011e74:	2200      	movs	r2, #0
 8011e76:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8011e7a:	68fb      	ldr	r3, [r7, #12]
 8011e7c:	2200      	movs	r2, #0
 8011e7e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8011e82:	2300      	movs	r3, #0
 8011e84:	e000      	b.n	8011e88 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8011e86:	2302      	movs	r3, #2
  }
}
 8011e88:	4618      	mov	r0, r3
 8011e8a:	3718      	adds	r7, #24
 8011e8c:	46bd      	mov	sp, r7
 8011e8e:	bd80      	pop	{r7, pc}
 8011e90:	80002000 	.word	0x80002000
 8011e94:	fe00e800 	.word	0xfe00e800

08011e98 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8011e98:	b580      	push	{r7, lr}
 8011e9a:	b088      	sub	sp, #32
 8011e9c:	af02      	add	r7, sp, #8
 8011e9e:	60f8      	str	r0, [r7, #12]
 8011ea0:	607a      	str	r2, [r7, #4]
 8011ea2:	461a      	mov	r2, r3
 8011ea4:	460b      	mov	r3, r1
 8011ea6:	817b      	strh	r3, [r7, #10]
 8011ea8:	4613      	mov	r3, r2
 8011eaa:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8011eac:	68fb      	ldr	r3, [r7, #12]
 8011eae:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8011eb2:	b2db      	uxtb	r3, r3
 8011eb4:	2b20      	cmp	r3, #32
 8011eb6:	f040 80db 	bne.w	8012070 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8011eba:	68fb      	ldr	r3, [r7, #12]
 8011ebc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8011ec0:	2b01      	cmp	r3, #1
 8011ec2:	d101      	bne.n	8011ec8 <HAL_I2C_Master_Receive+0x30>
 8011ec4:	2302      	movs	r3, #2
 8011ec6:	e0d4      	b.n	8012072 <HAL_I2C_Master_Receive+0x1da>
 8011ec8:	68fb      	ldr	r3, [r7, #12]
 8011eca:	2201      	movs	r2, #1
 8011ecc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8011ed0:	f7fc fe92 	bl	800ebf8 <HAL_GetTick>
 8011ed4:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8011ed6:	697b      	ldr	r3, [r7, #20]
 8011ed8:	9300      	str	r3, [sp, #0]
 8011eda:	2319      	movs	r3, #25
 8011edc:	2201      	movs	r2, #1
 8011ede:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8011ee2:	68f8      	ldr	r0, [r7, #12]
 8011ee4:	f000 f90c 	bl	8012100 <I2C_WaitOnFlagUntilTimeout>
 8011ee8:	4603      	mov	r3, r0
 8011eea:	2b00      	cmp	r3, #0
 8011eec:	d001      	beq.n	8011ef2 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8011eee:	2301      	movs	r3, #1
 8011ef0:	e0bf      	b.n	8012072 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8011ef2:	68fb      	ldr	r3, [r7, #12]
 8011ef4:	2222      	movs	r2, #34	; 0x22
 8011ef6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8011efa:	68fb      	ldr	r3, [r7, #12]
 8011efc:	2210      	movs	r2, #16
 8011efe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8011f02:	68fb      	ldr	r3, [r7, #12]
 8011f04:	2200      	movs	r2, #0
 8011f06:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8011f08:	68fb      	ldr	r3, [r7, #12]
 8011f0a:	687a      	ldr	r2, [r7, #4]
 8011f0c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8011f0e:	68fb      	ldr	r3, [r7, #12]
 8011f10:	893a      	ldrh	r2, [r7, #8]
 8011f12:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8011f14:	68fb      	ldr	r3, [r7, #12]
 8011f16:	2200      	movs	r2, #0
 8011f18:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8011f1a:	68fb      	ldr	r3, [r7, #12]
 8011f1c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8011f1e:	b29b      	uxth	r3, r3
 8011f20:	2bff      	cmp	r3, #255	; 0xff
 8011f22:	d90e      	bls.n	8011f42 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8011f24:	68fb      	ldr	r3, [r7, #12]
 8011f26:	22ff      	movs	r2, #255	; 0xff
 8011f28:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8011f2a:	68fb      	ldr	r3, [r7, #12]
 8011f2c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8011f2e:	b2da      	uxtb	r2, r3
 8011f30:	8979      	ldrh	r1, [r7, #10]
 8011f32:	4b52      	ldr	r3, [pc, #328]	; (801207c <HAL_I2C_Master_Receive+0x1e4>)
 8011f34:	9300      	str	r3, [sp, #0]
 8011f36:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8011f3a:	68f8      	ldr	r0, [r7, #12]
 8011f3c:	f000 fb02 	bl	8012544 <I2C_TransferConfig>
 8011f40:	e06d      	b.n	801201e <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8011f42:	68fb      	ldr	r3, [r7, #12]
 8011f44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8011f46:	b29a      	uxth	r2, r3
 8011f48:	68fb      	ldr	r3, [r7, #12]
 8011f4a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8011f4c:	68fb      	ldr	r3, [r7, #12]
 8011f4e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8011f50:	b2da      	uxtb	r2, r3
 8011f52:	8979      	ldrh	r1, [r7, #10]
 8011f54:	4b49      	ldr	r3, [pc, #292]	; (801207c <HAL_I2C_Master_Receive+0x1e4>)
 8011f56:	9300      	str	r3, [sp, #0]
 8011f58:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8011f5c:	68f8      	ldr	r0, [r7, #12]
 8011f5e:	f000 faf1 	bl	8012544 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8011f62:	e05c      	b.n	801201e <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8011f64:	697a      	ldr	r2, [r7, #20]
 8011f66:	6a39      	ldr	r1, [r7, #32]
 8011f68:	68f8      	ldr	r0, [r7, #12]
 8011f6a:	f000 f985 	bl	8012278 <I2C_WaitOnRXNEFlagUntilTimeout>
 8011f6e:	4603      	mov	r3, r0
 8011f70:	2b00      	cmp	r3, #0
 8011f72:	d001      	beq.n	8011f78 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8011f74:	2301      	movs	r3, #1
 8011f76:	e07c      	b.n	8012072 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8011f78:	68fb      	ldr	r3, [r7, #12]
 8011f7a:	681b      	ldr	r3, [r3, #0]
 8011f7c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8011f7e:	68fb      	ldr	r3, [r7, #12]
 8011f80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011f82:	b2d2      	uxtb	r2, r2
 8011f84:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8011f86:	68fb      	ldr	r3, [r7, #12]
 8011f88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011f8a:	1c5a      	adds	r2, r3, #1
 8011f8c:	68fb      	ldr	r3, [r7, #12]
 8011f8e:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8011f90:	68fb      	ldr	r3, [r7, #12]
 8011f92:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8011f94:	3b01      	subs	r3, #1
 8011f96:	b29a      	uxth	r2, r3
 8011f98:	68fb      	ldr	r3, [r7, #12]
 8011f9a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8011f9c:	68fb      	ldr	r3, [r7, #12]
 8011f9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8011fa0:	b29b      	uxth	r3, r3
 8011fa2:	3b01      	subs	r3, #1
 8011fa4:	b29a      	uxth	r2, r3
 8011fa6:	68fb      	ldr	r3, [r7, #12]
 8011fa8:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8011faa:	68fb      	ldr	r3, [r7, #12]
 8011fac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8011fae:	b29b      	uxth	r3, r3
 8011fb0:	2b00      	cmp	r3, #0
 8011fb2:	d034      	beq.n	801201e <HAL_I2C_Master_Receive+0x186>
 8011fb4:	68fb      	ldr	r3, [r7, #12]
 8011fb6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8011fb8:	2b00      	cmp	r3, #0
 8011fba:	d130      	bne.n	801201e <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8011fbc:	697b      	ldr	r3, [r7, #20]
 8011fbe:	9300      	str	r3, [sp, #0]
 8011fc0:	6a3b      	ldr	r3, [r7, #32]
 8011fc2:	2200      	movs	r2, #0
 8011fc4:	2180      	movs	r1, #128	; 0x80
 8011fc6:	68f8      	ldr	r0, [r7, #12]
 8011fc8:	f000 f89a 	bl	8012100 <I2C_WaitOnFlagUntilTimeout>
 8011fcc:	4603      	mov	r3, r0
 8011fce:	2b00      	cmp	r3, #0
 8011fd0:	d001      	beq.n	8011fd6 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8011fd2:	2301      	movs	r3, #1
 8011fd4:	e04d      	b.n	8012072 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8011fd6:	68fb      	ldr	r3, [r7, #12]
 8011fd8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8011fda:	b29b      	uxth	r3, r3
 8011fdc:	2bff      	cmp	r3, #255	; 0xff
 8011fde:	d90e      	bls.n	8011ffe <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8011fe0:	68fb      	ldr	r3, [r7, #12]
 8011fe2:	22ff      	movs	r2, #255	; 0xff
 8011fe4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8011fe6:	68fb      	ldr	r3, [r7, #12]
 8011fe8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8011fea:	b2da      	uxtb	r2, r3
 8011fec:	8979      	ldrh	r1, [r7, #10]
 8011fee:	2300      	movs	r3, #0
 8011ff0:	9300      	str	r3, [sp, #0]
 8011ff2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8011ff6:	68f8      	ldr	r0, [r7, #12]
 8011ff8:	f000 faa4 	bl	8012544 <I2C_TransferConfig>
 8011ffc:	e00f      	b.n	801201e <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8011ffe:	68fb      	ldr	r3, [r7, #12]
 8012000:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8012002:	b29a      	uxth	r2, r3
 8012004:	68fb      	ldr	r3, [r7, #12]
 8012006:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8012008:	68fb      	ldr	r3, [r7, #12]
 801200a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801200c:	b2da      	uxtb	r2, r3
 801200e:	8979      	ldrh	r1, [r7, #10]
 8012010:	2300      	movs	r3, #0
 8012012:	9300      	str	r3, [sp, #0]
 8012014:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8012018:	68f8      	ldr	r0, [r7, #12]
 801201a:	f000 fa93 	bl	8012544 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 801201e:	68fb      	ldr	r3, [r7, #12]
 8012020:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8012022:	b29b      	uxth	r3, r3
 8012024:	2b00      	cmp	r3, #0
 8012026:	d19d      	bne.n	8011f64 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8012028:	697a      	ldr	r2, [r7, #20]
 801202a:	6a39      	ldr	r1, [r7, #32]
 801202c:	68f8      	ldr	r0, [r7, #12]
 801202e:	f000 f8e7 	bl	8012200 <I2C_WaitOnSTOPFlagUntilTimeout>
 8012032:	4603      	mov	r3, r0
 8012034:	2b00      	cmp	r3, #0
 8012036:	d001      	beq.n	801203c <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8012038:	2301      	movs	r3, #1
 801203a:	e01a      	b.n	8012072 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 801203c:	68fb      	ldr	r3, [r7, #12]
 801203e:	681b      	ldr	r3, [r3, #0]
 8012040:	2220      	movs	r2, #32
 8012042:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8012044:	68fb      	ldr	r3, [r7, #12]
 8012046:	681b      	ldr	r3, [r3, #0]
 8012048:	6859      	ldr	r1, [r3, #4]
 801204a:	68fb      	ldr	r3, [r7, #12]
 801204c:	681a      	ldr	r2, [r3, #0]
 801204e:	4b0c      	ldr	r3, [pc, #48]	; (8012080 <HAL_I2C_Master_Receive+0x1e8>)
 8012050:	400b      	ands	r3, r1
 8012052:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8012054:	68fb      	ldr	r3, [r7, #12]
 8012056:	2220      	movs	r2, #32
 8012058:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 801205c:	68fb      	ldr	r3, [r7, #12]
 801205e:	2200      	movs	r2, #0
 8012060:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8012064:	68fb      	ldr	r3, [r7, #12]
 8012066:	2200      	movs	r2, #0
 8012068:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 801206c:	2300      	movs	r3, #0
 801206e:	e000      	b.n	8012072 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8012070:	2302      	movs	r3, #2
  }
}
 8012072:	4618      	mov	r0, r3
 8012074:	3718      	adds	r7, #24
 8012076:	46bd      	mov	sp, r7
 8012078:	bd80      	pop	{r7, pc}
 801207a:	bf00      	nop
 801207c:	80002400 	.word	0x80002400
 8012080:	fe00e800 	.word	0xfe00e800

08012084 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8012084:	b480      	push	{r7}
 8012086:	b083      	sub	sp, #12
 8012088:	af00      	add	r7, sp, #0
 801208a:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 801208c:	687b      	ldr	r3, [r7, #4]
 801208e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8012092:	b2db      	uxtb	r3, r3
}
 8012094:	4618      	mov	r0, r3
 8012096:	370c      	adds	r7, #12
 8012098:	46bd      	mov	sp, r7
 801209a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801209e:	4770      	bx	lr

080120a0 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
{
 80120a0:	b480      	push	{r7}
 80120a2:	b083      	sub	sp, #12
 80120a4:	af00      	add	r7, sp, #0
 80120a6:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 80120a8:	687b      	ldr	r3, [r7, #4]
 80120aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
}
 80120ac:	4618      	mov	r0, r3
 80120ae:	370c      	adds	r7, #12
 80120b0:	46bd      	mov	sp, r7
 80120b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80120b6:	4770      	bx	lr

080120b8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80120b8:	b480      	push	{r7}
 80120ba:	b083      	sub	sp, #12
 80120bc:	af00      	add	r7, sp, #0
 80120be:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80120c0:	687b      	ldr	r3, [r7, #4]
 80120c2:	681b      	ldr	r3, [r3, #0]
 80120c4:	699b      	ldr	r3, [r3, #24]
 80120c6:	f003 0302 	and.w	r3, r3, #2
 80120ca:	2b02      	cmp	r3, #2
 80120cc:	d103      	bne.n	80120d6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80120ce:	687b      	ldr	r3, [r7, #4]
 80120d0:	681b      	ldr	r3, [r3, #0]
 80120d2:	2200      	movs	r2, #0
 80120d4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80120d6:	687b      	ldr	r3, [r7, #4]
 80120d8:	681b      	ldr	r3, [r3, #0]
 80120da:	699b      	ldr	r3, [r3, #24]
 80120dc:	f003 0301 	and.w	r3, r3, #1
 80120e0:	2b01      	cmp	r3, #1
 80120e2:	d007      	beq.n	80120f4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80120e4:	687b      	ldr	r3, [r7, #4]
 80120e6:	681b      	ldr	r3, [r3, #0]
 80120e8:	699a      	ldr	r2, [r3, #24]
 80120ea:	687b      	ldr	r3, [r7, #4]
 80120ec:	681b      	ldr	r3, [r3, #0]
 80120ee:	f042 0201 	orr.w	r2, r2, #1
 80120f2:	619a      	str	r2, [r3, #24]
  }
}
 80120f4:	bf00      	nop
 80120f6:	370c      	adds	r7, #12
 80120f8:	46bd      	mov	sp, r7
 80120fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80120fe:	4770      	bx	lr

08012100 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8012100:	b580      	push	{r7, lr}
 8012102:	b084      	sub	sp, #16
 8012104:	af00      	add	r7, sp, #0
 8012106:	60f8      	str	r0, [r7, #12]
 8012108:	60b9      	str	r1, [r7, #8]
 801210a:	603b      	str	r3, [r7, #0]
 801210c:	4613      	mov	r3, r2
 801210e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8012110:	e022      	b.n	8012158 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8012112:	683b      	ldr	r3, [r7, #0]
 8012114:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012118:	d01e      	beq.n	8012158 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 801211a:	f7fc fd6d 	bl	800ebf8 <HAL_GetTick>
 801211e:	4602      	mov	r2, r0
 8012120:	69bb      	ldr	r3, [r7, #24]
 8012122:	1ad3      	subs	r3, r2, r3
 8012124:	683a      	ldr	r2, [r7, #0]
 8012126:	429a      	cmp	r2, r3
 8012128:	d302      	bcc.n	8012130 <I2C_WaitOnFlagUntilTimeout+0x30>
 801212a:	683b      	ldr	r3, [r7, #0]
 801212c:	2b00      	cmp	r3, #0
 801212e:	d113      	bne.n	8012158 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8012130:	68fb      	ldr	r3, [r7, #12]
 8012132:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8012134:	f043 0220 	orr.w	r2, r3, #32
 8012138:	68fb      	ldr	r3, [r7, #12]
 801213a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 801213c:	68fb      	ldr	r3, [r7, #12]
 801213e:	2220      	movs	r2, #32
 8012140:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8012144:	68fb      	ldr	r3, [r7, #12]
 8012146:	2200      	movs	r2, #0
 8012148:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 801214c:	68fb      	ldr	r3, [r7, #12]
 801214e:	2200      	movs	r2, #0
 8012150:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8012154:	2301      	movs	r3, #1
 8012156:	e00f      	b.n	8012178 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8012158:	68fb      	ldr	r3, [r7, #12]
 801215a:	681b      	ldr	r3, [r3, #0]
 801215c:	699a      	ldr	r2, [r3, #24]
 801215e:	68bb      	ldr	r3, [r7, #8]
 8012160:	4013      	ands	r3, r2
 8012162:	68ba      	ldr	r2, [r7, #8]
 8012164:	429a      	cmp	r2, r3
 8012166:	bf0c      	ite	eq
 8012168:	2301      	moveq	r3, #1
 801216a:	2300      	movne	r3, #0
 801216c:	b2db      	uxtb	r3, r3
 801216e:	461a      	mov	r2, r3
 8012170:	79fb      	ldrb	r3, [r7, #7]
 8012172:	429a      	cmp	r2, r3
 8012174:	d0cd      	beq.n	8012112 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8012176:	2300      	movs	r3, #0
}
 8012178:	4618      	mov	r0, r3
 801217a:	3710      	adds	r7, #16
 801217c:	46bd      	mov	sp, r7
 801217e:	bd80      	pop	{r7, pc}

08012180 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8012180:	b580      	push	{r7, lr}
 8012182:	b084      	sub	sp, #16
 8012184:	af00      	add	r7, sp, #0
 8012186:	60f8      	str	r0, [r7, #12]
 8012188:	60b9      	str	r1, [r7, #8]
 801218a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 801218c:	e02c      	b.n	80121e8 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 801218e:	687a      	ldr	r2, [r7, #4]
 8012190:	68b9      	ldr	r1, [r7, #8]
 8012192:	68f8      	ldr	r0, [r7, #12]
 8012194:	f000 f8ea 	bl	801236c <I2C_IsErrorOccurred>
 8012198:	4603      	mov	r3, r0
 801219a:	2b00      	cmp	r3, #0
 801219c:	d001      	beq.n	80121a2 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 801219e:	2301      	movs	r3, #1
 80121a0:	e02a      	b.n	80121f8 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80121a2:	68bb      	ldr	r3, [r7, #8]
 80121a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80121a8:	d01e      	beq.n	80121e8 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80121aa:	f7fc fd25 	bl	800ebf8 <HAL_GetTick>
 80121ae:	4602      	mov	r2, r0
 80121b0:	687b      	ldr	r3, [r7, #4]
 80121b2:	1ad3      	subs	r3, r2, r3
 80121b4:	68ba      	ldr	r2, [r7, #8]
 80121b6:	429a      	cmp	r2, r3
 80121b8:	d302      	bcc.n	80121c0 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80121ba:	68bb      	ldr	r3, [r7, #8]
 80121bc:	2b00      	cmp	r3, #0
 80121be:	d113      	bne.n	80121e8 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80121c0:	68fb      	ldr	r3, [r7, #12]
 80121c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80121c4:	f043 0220 	orr.w	r2, r3, #32
 80121c8:	68fb      	ldr	r3, [r7, #12]
 80121ca:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80121cc:	68fb      	ldr	r3, [r7, #12]
 80121ce:	2220      	movs	r2, #32
 80121d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80121d4:	68fb      	ldr	r3, [r7, #12]
 80121d6:	2200      	movs	r2, #0
 80121d8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80121dc:	68fb      	ldr	r3, [r7, #12]
 80121de:	2200      	movs	r2, #0
 80121e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80121e4:	2301      	movs	r3, #1
 80121e6:	e007      	b.n	80121f8 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80121e8:	68fb      	ldr	r3, [r7, #12]
 80121ea:	681b      	ldr	r3, [r3, #0]
 80121ec:	699b      	ldr	r3, [r3, #24]
 80121ee:	f003 0302 	and.w	r3, r3, #2
 80121f2:	2b02      	cmp	r3, #2
 80121f4:	d1cb      	bne.n	801218e <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80121f6:	2300      	movs	r3, #0
}
 80121f8:	4618      	mov	r0, r3
 80121fa:	3710      	adds	r7, #16
 80121fc:	46bd      	mov	sp, r7
 80121fe:	bd80      	pop	{r7, pc}

08012200 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8012200:	b580      	push	{r7, lr}
 8012202:	b084      	sub	sp, #16
 8012204:	af00      	add	r7, sp, #0
 8012206:	60f8      	str	r0, [r7, #12]
 8012208:	60b9      	str	r1, [r7, #8]
 801220a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 801220c:	e028      	b.n	8012260 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 801220e:	687a      	ldr	r2, [r7, #4]
 8012210:	68b9      	ldr	r1, [r7, #8]
 8012212:	68f8      	ldr	r0, [r7, #12]
 8012214:	f000 f8aa 	bl	801236c <I2C_IsErrorOccurred>
 8012218:	4603      	mov	r3, r0
 801221a:	2b00      	cmp	r3, #0
 801221c:	d001      	beq.n	8012222 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 801221e:	2301      	movs	r3, #1
 8012220:	e026      	b.n	8012270 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8012222:	f7fc fce9 	bl	800ebf8 <HAL_GetTick>
 8012226:	4602      	mov	r2, r0
 8012228:	687b      	ldr	r3, [r7, #4]
 801222a:	1ad3      	subs	r3, r2, r3
 801222c:	68ba      	ldr	r2, [r7, #8]
 801222e:	429a      	cmp	r2, r3
 8012230:	d302      	bcc.n	8012238 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8012232:	68bb      	ldr	r3, [r7, #8]
 8012234:	2b00      	cmp	r3, #0
 8012236:	d113      	bne.n	8012260 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8012238:	68fb      	ldr	r3, [r7, #12]
 801223a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801223c:	f043 0220 	orr.w	r2, r3, #32
 8012240:	68fb      	ldr	r3, [r7, #12]
 8012242:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8012244:	68fb      	ldr	r3, [r7, #12]
 8012246:	2220      	movs	r2, #32
 8012248:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 801224c:	68fb      	ldr	r3, [r7, #12]
 801224e:	2200      	movs	r2, #0
 8012250:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8012254:	68fb      	ldr	r3, [r7, #12]
 8012256:	2200      	movs	r2, #0
 8012258:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 801225c:	2301      	movs	r3, #1
 801225e:	e007      	b.n	8012270 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8012260:	68fb      	ldr	r3, [r7, #12]
 8012262:	681b      	ldr	r3, [r3, #0]
 8012264:	699b      	ldr	r3, [r3, #24]
 8012266:	f003 0320 	and.w	r3, r3, #32
 801226a:	2b20      	cmp	r3, #32
 801226c:	d1cf      	bne.n	801220e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 801226e:	2300      	movs	r3, #0
}
 8012270:	4618      	mov	r0, r3
 8012272:	3710      	adds	r7, #16
 8012274:	46bd      	mov	sp, r7
 8012276:	bd80      	pop	{r7, pc}

08012278 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8012278:	b580      	push	{r7, lr}
 801227a:	b084      	sub	sp, #16
 801227c:	af00      	add	r7, sp, #0
 801227e:	60f8      	str	r0, [r7, #12]
 8012280:	60b9      	str	r1, [r7, #8]
 8012282:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8012284:	e064      	b.n	8012350 <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8012286:	687a      	ldr	r2, [r7, #4]
 8012288:	68b9      	ldr	r1, [r7, #8]
 801228a:	68f8      	ldr	r0, [r7, #12]
 801228c:	f000 f86e 	bl	801236c <I2C_IsErrorOccurred>
 8012290:	4603      	mov	r3, r0
 8012292:	2b00      	cmp	r3, #0
 8012294:	d001      	beq.n	801229a <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8012296:	2301      	movs	r3, #1
 8012298:	e062      	b.n	8012360 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 801229a:	68fb      	ldr	r3, [r7, #12]
 801229c:	681b      	ldr	r3, [r3, #0]
 801229e:	699b      	ldr	r3, [r3, #24]
 80122a0:	f003 0320 	and.w	r3, r3, #32
 80122a4:	2b20      	cmp	r3, #32
 80122a6:	d138      	bne.n	801231a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80122a8:	68fb      	ldr	r3, [r7, #12]
 80122aa:	681b      	ldr	r3, [r3, #0]
 80122ac:	699b      	ldr	r3, [r3, #24]
 80122ae:	f003 0304 	and.w	r3, r3, #4
 80122b2:	2b04      	cmp	r3, #4
 80122b4:	d105      	bne.n	80122c2 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 80122b6:	68fb      	ldr	r3, [r7, #12]
 80122b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80122ba:	2b00      	cmp	r3, #0
 80122bc:	d001      	beq.n	80122c2 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 80122be:	2300      	movs	r3, #0
 80122c0:	e04e      	b.n	8012360 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80122c2:	68fb      	ldr	r3, [r7, #12]
 80122c4:	681b      	ldr	r3, [r3, #0]
 80122c6:	699b      	ldr	r3, [r3, #24]
 80122c8:	f003 0310 	and.w	r3, r3, #16
 80122cc:	2b10      	cmp	r3, #16
 80122ce:	d107      	bne.n	80122e0 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80122d0:	68fb      	ldr	r3, [r7, #12]
 80122d2:	681b      	ldr	r3, [r3, #0]
 80122d4:	2210      	movs	r2, #16
 80122d6:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80122d8:	68fb      	ldr	r3, [r7, #12]
 80122da:	2204      	movs	r2, #4
 80122dc:	645a      	str	r2, [r3, #68]	; 0x44
 80122de:	e002      	b.n	80122e6 <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80122e0:	68fb      	ldr	r3, [r7, #12]
 80122e2:	2200      	movs	r2, #0
 80122e4:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80122e6:	68fb      	ldr	r3, [r7, #12]
 80122e8:	681b      	ldr	r3, [r3, #0]
 80122ea:	2220      	movs	r2, #32
 80122ec:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80122ee:	68fb      	ldr	r3, [r7, #12]
 80122f0:	681b      	ldr	r3, [r3, #0]
 80122f2:	6859      	ldr	r1, [r3, #4]
 80122f4:	68fb      	ldr	r3, [r7, #12]
 80122f6:	681a      	ldr	r2, [r3, #0]
 80122f8:	4b1b      	ldr	r3, [pc, #108]	; (8012368 <I2C_WaitOnRXNEFlagUntilTimeout+0xf0>)
 80122fa:	400b      	ands	r3, r1
 80122fc:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 80122fe:	68fb      	ldr	r3, [r7, #12]
 8012300:	2220      	movs	r2, #32
 8012302:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8012306:	68fb      	ldr	r3, [r7, #12]
 8012308:	2200      	movs	r2, #0
 801230a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 801230e:	68fb      	ldr	r3, [r7, #12]
 8012310:	2200      	movs	r2, #0
 8012312:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8012316:	2301      	movs	r3, #1
 8012318:	e022      	b.n	8012360 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 801231a:	f7fc fc6d 	bl	800ebf8 <HAL_GetTick>
 801231e:	4602      	mov	r2, r0
 8012320:	687b      	ldr	r3, [r7, #4]
 8012322:	1ad3      	subs	r3, r2, r3
 8012324:	68ba      	ldr	r2, [r7, #8]
 8012326:	429a      	cmp	r2, r3
 8012328:	d302      	bcc.n	8012330 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 801232a:	68bb      	ldr	r3, [r7, #8]
 801232c:	2b00      	cmp	r3, #0
 801232e:	d10f      	bne.n	8012350 <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8012330:	68fb      	ldr	r3, [r7, #12]
 8012332:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8012334:	f043 0220 	orr.w	r2, r3, #32
 8012338:	68fb      	ldr	r3, [r7, #12]
 801233a:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 801233c:	68fb      	ldr	r3, [r7, #12]
 801233e:	2220      	movs	r2, #32
 8012340:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8012344:	68fb      	ldr	r3, [r7, #12]
 8012346:	2200      	movs	r2, #0
 8012348:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 801234c:	2301      	movs	r3, #1
 801234e:	e007      	b.n	8012360 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8012350:	68fb      	ldr	r3, [r7, #12]
 8012352:	681b      	ldr	r3, [r3, #0]
 8012354:	699b      	ldr	r3, [r3, #24]
 8012356:	f003 0304 	and.w	r3, r3, #4
 801235a:	2b04      	cmp	r3, #4
 801235c:	d193      	bne.n	8012286 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 801235e:	2300      	movs	r3, #0
}
 8012360:	4618      	mov	r0, r3
 8012362:	3710      	adds	r7, #16
 8012364:	46bd      	mov	sp, r7
 8012366:	bd80      	pop	{r7, pc}
 8012368:	fe00e800 	.word	0xfe00e800

0801236c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 801236c:	b580      	push	{r7, lr}
 801236e:	b08a      	sub	sp, #40	; 0x28
 8012370:	af00      	add	r7, sp, #0
 8012372:	60f8      	str	r0, [r7, #12]
 8012374:	60b9      	str	r1, [r7, #8]
 8012376:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8012378:	2300      	movs	r3, #0
 801237a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 801237e:	68fb      	ldr	r3, [r7, #12]
 8012380:	681b      	ldr	r3, [r3, #0]
 8012382:	699b      	ldr	r3, [r3, #24]
 8012384:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8012386:	2300      	movs	r3, #0
 8012388:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 801238a:	687b      	ldr	r3, [r7, #4]
 801238c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 801238e:	69bb      	ldr	r3, [r7, #24]
 8012390:	f003 0310 	and.w	r3, r3, #16
 8012394:	2b00      	cmp	r3, #0
 8012396:	d075      	beq.n	8012484 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8012398:	68fb      	ldr	r3, [r7, #12]
 801239a:	681b      	ldr	r3, [r3, #0]
 801239c:	2210      	movs	r2, #16
 801239e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80123a0:	e056      	b.n	8012450 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80123a2:	68bb      	ldr	r3, [r7, #8]
 80123a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80123a8:	d052      	beq.n	8012450 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80123aa:	f7fc fc25 	bl	800ebf8 <HAL_GetTick>
 80123ae:	4602      	mov	r2, r0
 80123b0:	69fb      	ldr	r3, [r7, #28]
 80123b2:	1ad3      	subs	r3, r2, r3
 80123b4:	68ba      	ldr	r2, [r7, #8]
 80123b6:	429a      	cmp	r2, r3
 80123b8:	d302      	bcc.n	80123c0 <I2C_IsErrorOccurred+0x54>
 80123ba:	68bb      	ldr	r3, [r7, #8]
 80123bc:	2b00      	cmp	r3, #0
 80123be:	d147      	bne.n	8012450 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80123c0:	68fb      	ldr	r3, [r7, #12]
 80123c2:	681b      	ldr	r3, [r3, #0]
 80123c4:	685b      	ldr	r3, [r3, #4]
 80123c6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80123ca:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80123cc:	68fb      	ldr	r3, [r7, #12]
 80123ce:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80123d2:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80123d4:	68fb      	ldr	r3, [r7, #12]
 80123d6:	681b      	ldr	r3, [r3, #0]
 80123d8:	699b      	ldr	r3, [r3, #24]
 80123da:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80123de:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80123e2:	d12e      	bne.n	8012442 <I2C_IsErrorOccurred+0xd6>
 80123e4:	697b      	ldr	r3, [r7, #20]
 80123e6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80123ea:	d02a      	beq.n	8012442 <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 80123ec:	7cfb      	ldrb	r3, [r7, #19]
 80123ee:	2b20      	cmp	r3, #32
 80123f0:	d027      	beq.n	8012442 <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80123f2:	68fb      	ldr	r3, [r7, #12]
 80123f4:	681b      	ldr	r3, [r3, #0]
 80123f6:	685a      	ldr	r2, [r3, #4]
 80123f8:	68fb      	ldr	r3, [r7, #12]
 80123fa:	681b      	ldr	r3, [r3, #0]
 80123fc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8012400:	605a      	str	r2, [r3, #4]
            
            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8012402:	f7fc fbf9 	bl	800ebf8 <HAL_GetTick>
 8012406:	61f8      	str	r0, [r7, #28]
          }
          
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8012408:	e01b      	b.n	8012442 <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 801240a:	f7fc fbf5 	bl	800ebf8 <HAL_GetTick>
 801240e:	4602      	mov	r2, r0
 8012410:	69fb      	ldr	r3, [r7, #28]
 8012412:	1ad3      	subs	r3, r2, r3
 8012414:	2b19      	cmp	r3, #25
 8012416:	d914      	bls.n	8012442 <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8012418:	68fb      	ldr	r3, [r7, #12]
 801241a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801241c:	f043 0220 	orr.w	r2, r3, #32
 8012420:	68fb      	ldr	r3, [r7, #12]
 8012422:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8012424:	68fb      	ldr	r3, [r7, #12]
 8012426:	2220      	movs	r2, #32
 8012428:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 801242c:	68fb      	ldr	r3, [r7, #12]
 801242e:	2200      	movs	r2, #0
 8012430:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
              
              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8012434:	68fb      	ldr	r3, [r7, #12]
 8012436:	2200      	movs	r2, #0
 8012438:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
              
              status = HAL_ERROR;
 801243c:	2301      	movs	r3, #1
 801243e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8012442:	68fb      	ldr	r3, [r7, #12]
 8012444:	681b      	ldr	r3, [r3, #0]
 8012446:	699b      	ldr	r3, [r3, #24]
 8012448:	f003 0320 	and.w	r3, r3, #32
 801244c:	2b20      	cmp	r3, #32
 801244e:	d1dc      	bne.n	801240a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8012450:	68fb      	ldr	r3, [r7, #12]
 8012452:	681b      	ldr	r3, [r3, #0]
 8012454:	699b      	ldr	r3, [r3, #24]
 8012456:	f003 0320 	and.w	r3, r3, #32
 801245a:	2b20      	cmp	r3, #32
 801245c:	d003      	beq.n	8012466 <I2C_IsErrorOccurred+0xfa>
 801245e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012462:	2b00      	cmp	r3, #0
 8012464:	d09d      	beq.n	80123a2 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8012466:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801246a:	2b00      	cmp	r3, #0
 801246c:	d103      	bne.n	8012476 <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 801246e:	68fb      	ldr	r3, [r7, #12]
 8012470:	681b      	ldr	r3, [r3, #0]
 8012472:	2220      	movs	r2, #32
 8012474:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8012476:	6a3b      	ldr	r3, [r7, #32]
 8012478:	f043 0304 	orr.w	r3, r3, #4
 801247c:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 801247e:	2301      	movs	r3, #1
 8012480:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8012484:	68fb      	ldr	r3, [r7, #12]
 8012486:	681b      	ldr	r3, [r3, #0]
 8012488:	699b      	ldr	r3, [r3, #24]
 801248a:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 801248c:	69bb      	ldr	r3, [r7, #24]
 801248e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8012492:	2b00      	cmp	r3, #0
 8012494:	d00b      	beq.n	80124ae <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8012496:	6a3b      	ldr	r3, [r7, #32]
 8012498:	f043 0301 	orr.w	r3, r3, #1
 801249c:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 801249e:	68fb      	ldr	r3, [r7, #12]
 80124a0:	681b      	ldr	r3, [r3, #0]
 80124a2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80124a6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80124a8:	2301      	movs	r3, #1
 80124aa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80124ae:	69bb      	ldr	r3, [r7, #24]
 80124b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80124b4:	2b00      	cmp	r3, #0
 80124b6:	d00b      	beq.n	80124d0 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80124b8:	6a3b      	ldr	r3, [r7, #32]
 80124ba:	f043 0308 	orr.w	r3, r3, #8
 80124be:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80124c0:	68fb      	ldr	r3, [r7, #12]
 80124c2:	681b      	ldr	r3, [r3, #0]
 80124c4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80124c8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80124ca:	2301      	movs	r3, #1
 80124cc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80124d0:	69bb      	ldr	r3, [r7, #24]
 80124d2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80124d6:	2b00      	cmp	r3, #0
 80124d8:	d00b      	beq.n	80124f2 <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80124da:	6a3b      	ldr	r3, [r7, #32]
 80124dc:	f043 0302 	orr.w	r3, r3, #2
 80124e0:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80124e2:	68fb      	ldr	r3, [r7, #12]
 80124e4:	681b      	ldr	r3, [r3, #0]
 80124e6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80124ea:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80124ec:	2301      	movs	r3, #1
 80124ee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 80124f2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80124f6:	2b00      	cmp	r3, #0
 80124f8:	d01c      	beq.n	8012534 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80124fa:	68f8      	ldr	r0, [r7, #12]
 80124fc:	f7ff fddc 	bl	80120b8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8012500:	68fb      	ldr	r3, [r7, #12]
 8012502:	681b      	ldr	r3, [r3, #0]
 8012504:	6859      	ldr	r1, [r3, #4]
 8012506:	68fb      	ldr	r3, [r7, #12]
 8012508:	681a      	ldr	r2, [r3, #0]
 801250a:	4b0d      	ldr	r3, [pc, #52]	; (8012540 <I2C_IsErrorOccurred+0x1d4>)
 801250c:	400b      	ands	r3, r1
 801250e:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8012510:	68fb      	ldr	r3, [r7, #12]
 8012512:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8012514:	6a3b      	ldr	r3, [r7, #32]
 8012516:	431a      	orrs	r2, r3
 8012518:	68fb      	ldr	r3, [r7, #12]
 801251a:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 801251c:	68fb      	ldr	r3, [r7, #12]
 801251e:	2220      	movs	r2, #32
 8012520:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8012524:	68fb      	ldr	r3, [r7, #12]
 8012526:	2200      	movs	r2, #0
 8012528:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 801252c:	68fb      	ldr	r3, [r7, #12]
 801252e:	2200      	movs	r2, #0
 8012530:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8012534:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8012538:	4618      	mov	r0, r3
 801253a:	3728      	adds	r7, #40	; 0x28
 801253c:	46bd      	mov	sp, r7
 801253e:	bd80      	pop	{r7, pc}
 8012540:	fe00e800 	.word	0xfe00e800

08012544 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8012544:	b480      	push	{r7}
 8012546:	b087      	sub	sp, #28
 8012548:	af00      	add	r7, sp, #0
 801254a:	60f8      	str	r0, [r7, #12]
 801254c:	607b      	str	r3, [r7, #4]
 801254e:	460b      	mov	r3, r1
 8012550:	817b      	strh	r3, [r7, #10]
 8012552:	4613      	mov	r3, r2
 8012554:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8012556:	897b      	ldrh	r3, [r7, #10]
 8012558:	f3c3 0209 	ubfx	r2, r3, #0, #10
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 801255c:	7a7b      	ldrb	r3, [r7, #9]
 801255e:	041b      	lsls	r3, r3, #16
 8012560:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8012564:	431a      	orrs	r2, r3
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8012566:	687b      	ldr	r3, [r7, #4]
 8012568:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 801256a:	6a3b      	ldr	r3, [r7, #32]
 801256c:	4313      	orrs	r3, r2
 801256e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8012572:	617b      	str	r3, [r7, #20]
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8012574:	68fb      	ldr	r3, [r7, #12]
 8012576:	681b      	ldr	r3, [r3, #0]
 8012578:	685a      	ldr	r2, [r3, #4]
 801257a:	6a3b      	ldr	r3, [r7, #32]
 801257c:	0d5b      	lsrs	r3, r3, #21
 801257e:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8012582:	4b08      	ldr	r3, [pc, #32]	; (80125a4 <I2C_TransferConfig+0x60>)
 8012584:	430b      	orrs	r3, r1
 8012586:	43db      	mvns	r3, r3
 8012588:	ea02 0103 	and.w	r1, r2, r3
 801258c:	68fb      	ldr	r3, [r7, #12]
 801258e:	681b      	ldr	r3, [r3, #0]
 8012590:	697a      	ldr	r2, [r7, #20]
 8012592:	430a      	orrs	r2, r1
 8012594:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8012596:	bf00      	nop
 8012598:	371c      	adds	r7, #28
 801259a:	46bd      	mov	sp, r7
 801259c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80125a0:	4770      	bx	lr
 80125a2:	bf00      	nop
 80125a4:	03ff63ff 	.word	0x03ff63ff

080125a8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80125a8:	b480      	push	{r7}
 80125aa:	b083      	sub	sp, #12
 80125ac:	af00      	add	r7, sp, #0
 80125ae:	6078      	str	r0, [r7, #4]
 80125b0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80125b2:	687b      	ldr	r3, [r7, #4]
 80125b4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80125b8:	b2db      	uxtb	r3, r3
 80125ba:	2b20      	cmp	r3, #32
 80125bc:	d138      	bne.n	8012630 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80125be:	687b      	ldr	r3, [r7, #4]
 80125c0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80125c4:	2b01      	cmp	r3, #1
 80125c6:	d101      	bne.n	80125cc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80125c8:	2302      	movs	r3, #2
 80125ca:	e032      	b.n	8012632 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80125cc:	687b      	ldr	r3, [r7, #4]
 80125ce:	2201      	movs	r2, #1
 80125d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80125d4:	687b      	ldr	r3, [r7, #4]
 80125d6:	2224      	movs	r2, #36	; 0x24
 80125d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80125dc:	687b      	ldr	r3, [r7, #4]
 80125de:	681b      	ldr	r3, [r3, #0]
 80125e0:	681a      	ldr	r2, [r3, #0]
 80125e2:	687b      	ldr	r3, [r7, #4]
 80125e4:	681b      	ldr	r3, [r3, #0]
 80125e6:	f022 0201 	bic.w	r2, r2, #1
 80125ea:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80125ec:	687b      	ldr	r3, [r7, #4]
 80125ee:	681b      	ldr	r3, [r3, #0]
 80125f0:	681a      	ldr	r2, [r3, #0]
 80125f2:	687b      	ldr	r3, [r7, #4]
 80125f4:	681b      	ldr	r3, [r3, #0]
 80125f6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80125fa:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80125fc:	687b      	ldr	r3, [r7, #4]
 80125fe:	681b      	ldr	r3, [r3, #0]
 8012600:	6819      	ldr	r1, [r3, #0]
 8012602:	687b      	ldr	r3, [r7, #4]
 8012604:	681b      	ldr	r3, [r3, #0]
 8012606:	683a      	ldr	r2, [r7, #0]
 8012608:	430a      	orrs	r2, r1
 801260a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 801260c:	687b      	ldr	r3, [r7, #4]
 801260e:	681b      	ldr	r3, [r3, #0]
 8012610:	681a      	ldr	r2, [r3, #0]
 8012612:	687b      	ldr	r3, [r7, #4]
 8012614:	681b      	ldr	r3, [r3, #0]
 8012616:	f042 0201 	orr.w	r2, r2, #1
 801261a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 801261c:	687b      	ldr	r3, [r7, #4]
 801261e:	2220      	movs	r2, #32
 8012620:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8012624:	687b      	ldr	r3, [r7, #4]
 8012626:	2200      	movs	r2, #0
 8012628:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 801262c:	2300      	movs	r3, #0
 801262e:	e000      	b.n	8012632 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8012630:	2302      	movs	r3, #2
  }
}
 8012632:	4618      	mov	r0, r3
 8012634:	370c      	adds	r7, #12
 8012636:	46bd      	mov	sp, r7
 8012638:	f85d 7b04 	ldr.w	r7, [sp], #4
 801263c:	4770      	bx	lr

0801263e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 801263e:	b480      	push	{r7}
 8012640:	b085      	sub	sp, #20
 8012642:	af00      	add	r7, sp, #0
 8012644:	6078      	str	r0, [r7, #4]
 8012646:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8012648:	687b      	ldr	r3, [r7, #4]
 801264a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 801264e:	b2db      	uxtb	r3, r3
 8012650:	2b20      	cmp	r3, #32
 8012652:	d139      	bne.n	80126c8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8012654:	687b      	ldr	r3, [r7, #4]
 8012656:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 801265a:	2b01      	cmp	r3, #1
 801265c:	d101      	bne.n	8012662 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 801265e:	2302      	movs	r3, #2
 8012660:	e033      	b.n	80126ca <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8012662:	687b      	ldr	r3, [r7, #4]
 8012664:	2201      	movs	r2, #1
 8012666:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 801266a:	687b      	ldr	r3, [r7, #4]
 801266c:	2224      	movs	r2, #36	; 0x24
 801266e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8012672:	687b      	ldr	r3, [r7, #4]
 8012674:	681b      	ldr	r3, [r3, #0]
 8012676:	681a      	ldr	r2, [r3, #0]
 8012678:	687b      	ldr	r3, [r7, #4]
 801267a:	681b      	ldr	r3, [r3, #0]
 801267c:	f022 0201 	bic.w	r2, r2, #1
 8012680:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8012682:	687b      	ldr	r3, [r7, #4]
 8012684:	681b      	ldr	r3, [r3, #0]
 8012686:	681b      	ldr	r3, [r3, #0]
 8012688:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 801268a:	68fb      	ldr	r3, [r7, #12]
 801268c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8012690:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8012692:	683b      	ldr	r3, [r7, #0]
 8012694:	021b      	lsls	r3, r3, #8
 8012696:	68fa      	ldr	r2, [r7, #12]
 8012698:	4313      	orrs	r3, r2
 801269a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 801269c:	687b      	ldr	r3, [r7, #4]
 801269e:	681b      	ldr	r3, [r3, #0]
 80126a0:	68fa      	ldr	r2, [r7, #12]
 80126a2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80126a4:	687b      	ldr	r3, [r7, #4]
 80126a6:	681b      	ldr	r3, [r3, #0]
 80126a8:	681a      	ldr	r2, [r3, #0]
 80126aa:	687b      	ldr	r3, [r7, #4]
 80126ac:	681b      	ldr	r3, [r3, #0]
 80126ae:	f042 0201 	orr.w	r2, r2, #1
 80126b2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80126b4:	687b      	ldr	r3, [r7, #4]
 80126b6:	2220      	movs	r2, #32
 80126b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80126bc:	687b      	ldr	r3, [r7, #4]
 80126be:	2200      	movs	r2, #0
 80126c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80126c4:	2300      	movs	r3, #0
 80126c6:	e000      	b.n	80126ca <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80126c8:	2302      	movs	r3, #2
  }
}
 80126ca:	4618      	mov	r0, r3
 80126cc:	3714      	adds	r7, #20
 80126ce:	46bd      	mov	sp, r7
 80126d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80126d4:	4770      	bx	lr
	...

080126d8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80126d8:	b480      	push	{r7}
 80126da:	b085      	sub	sp, #20
 80126dc:	af00      	add	r7, sp, #0
 80126de:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80126e0:	687b      	ldr	r3, [r7, #4]
 80126e2:	2b00      	cmp	r3, #0
 80126e4:	d141      	bne.n	801276a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80126e6:	4b4b      	ldr	r3, [pc, #300]	; (8012814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80126e8:	681b      	ldr	r3, [r3, #0]
 80126ea:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80126ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80126f2:	d131      	bne.n	8012758 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80126f4:	4b47      	ldr	r3, [pc, #284]	; (8012814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80126f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80126fa:	4a46      	ldr	r2, [pc, #280]	; (8012814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80126fc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8012700:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8012704:	4b43      	ldr	r3, [pc, #268]	; (8012814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8012706:	681b      	ldr	r3, [r3, #0]
 8012708:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 801270c:	4a41      	ldr	r2, [pc, #260]	; (8012814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 801270e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8012712:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8012714:	4b40      	ldr	r3, [pc, #256]	; (8012818 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8012716:	681b      	ldr	r3, [r3, #0]
 8012718:	2232      	movs	r2, #50	; 0x32
 801271a:	fb02 f303 	mul.w	r3, r2, r3
 801271e:	4a3f      	ldr	r2, [pc, #252]	; (801281c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8012720:	fba2 2303 	umull	r2, r3, r2, r3
 8012724:	0c9b      	lsrs	r3, r3, #18
 8012726:	3301      	adds	r3, #1
 8012728:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 801272a:	e002      	b.n	8012732 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 801272c:	68fb      	ldr	r3, [r7, #12]
 801272e:	3b01      	subs	r3, #1
 8012730:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8012732:	4b38      	ldr	r3, [pc, #224]	; (8012814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8012734:	695b      	ldr	r3, [r3, #20]
 8012736:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 801273a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 801273e:	d102      	bne.n	8012746 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8012740:	68fb      	ldr	r3, [r7, #12]
 8012742:	2b00      	cmp	r3, #0
 8012744:	d1f2      	bne.n	801272c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8012746:	4b33      	ldr	r3, [pc, #204]	; (8012814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8012748:	695b      	ldr	r3, [r3, #20]
 801274a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 801274e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8012752:	d158      	bne.n	8012806 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8012754:	2303      	movs	r3, #3
 8012756:	e057      	b.n	8012808 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8012758:	4b2e      	ldr	r3, [pc, #184]	; (8012814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 801275a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801275e:	4a2d      	ldr	r2, [pc, #180]	; (8012814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8012760:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8012764:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8012768:	e04d      	b.n	8012806 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 801276a:	687b      	ldr	r3, [r7, #4]
 801276c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8012770:	d141      	bne.n	80127f6 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8012772:	4b28      	ldr	r3, [pc, #160]	; (8012814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8012774:	681b      	ldr	r3, [r3, #0]
 8012776:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 801277a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 801277e:	d131      	bne.n	80127e4 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8012780:	4b24      	ldr	r3, [pc, #144]	; (8012814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8012782:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8012786:	4a23      	ldr	r2, [pc, #140]	; (8012814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8012788:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 801278c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8012790:	4b20      	ldr	r3, [pc, #128]	; (8012814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8012792:	681b      	ldr	r3, [r3, #0]
 8012794:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8012798:	4a1e      	ldr	r2, [pc, #120]	; (8012814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 801279a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 801279e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80127a0:	4b1d      	ldr	r3, [pc, #116]	; (8012818 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80127a2:	681b      	ldr	r3, [r3, #0]
 80127a4:	2232      	movs	r2, #50	; 0x32
 80127a6:	fb02 f303 	mul.w	r3, r2, r3
 80127aa:	4a1c      	ldr	r2, [pc, #112]	; (801281c <HAL_PWREx_ControlVoltageScaling+0x144>)
 80127ac:	fba2 2303 	umull	r2, r3, r2, r3
 80127b0:	0c9b      	lsrs	r3, r3, #18
 80127b2:	3301      	adds	r3, #1
 80127b4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80127b6:	e002      	b.n	80127be <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80127b8:	68fb      	ldr	r3, [r7, #12]
 80127ba:	3b01      	subs	r3, #1
 80127bc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80127be:	4b15      	ldr	r3, [pc, #84]	; (8012814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80127c0:	695b      	ldr	r3, [r3, #20]
 80127c2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80127c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80127ca:	d102      	bne.n	80127d2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80127cc:	68fb      	ldr	r3, [r7, #12]
 80127ce:	2b00      	cmp	r3, #0
 80127d0:	d1f2      	bne.n	80127b8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80127d2:	4b10      	ldr	r3, [pc, #64]	; (8012814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80127d4:	695b      	ldr	r3, [r3, #20]
 80127d6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80127da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80127de:	d112      	bne.n	8012806 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80127e0:	2303      	movs	r3, #3
 80127e2:	e011      	b.n	8012808 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80127e4:	4b0b      	ldr	r3, [pc, #44]	; (8012814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80127e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80127ea:	4a0a      	ldr	r2, [pc, #40]	; (8012814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80127ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80127f0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80127f4:	e007      	b.n	8012806 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80127f6:	4b07      	ldr	r3, [pc, #28]	; (8012814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80127f8:	681b      	ldr	r3, [r3, #0]
 80127fa:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80127fe:	4a05      	ldr	r2, [pc, #20]	; (8012814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8012800:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8012804:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8012806:	2300      	movs	r3, #0
}
 8012808:	4618      	mov	r0, r3
 801280a:	3714      	adds	r7, #20
 801280c:	46bd      	mov	sp, r7
 801280e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012812:	4770      	bx	lr
 8012814:	40007000 	.word	0x40007000
 8012818:	20000020 	.word	0x20000020
 801281c:	431bde83 	.word	0x431bde83

08012820 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8012820:	b480      	push	{r7}
 8012822:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8012824:	4b05      	ldr	r3, [pc, #20]	; (801283c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8012826:	689b      	ldr	r3, [r3, #8]
 8012828:	4a04      	ldr	r2, [pc, #16]	; (801283c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 801282a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 801282e:	6093      	str	r3, [r2, #8]
}
 8012830:	bf00      	nop
 8012832:	46bd      	mov	sp, r7
 8012834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012838:	4770      	bx	lr
 801283a:	bf00      	nop
 801283c:	40007000 	.word	0x40007000

08012840 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8012840:	b580      	push	{r7, lr}
 8012842:	b088      	sub	sp, #32
 8012844:	af00      	add	r7, sp, #0
 8012846:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8012848:	687b      	ldr	r3, [r7, #4]
 801284a:	2b00      	cmp	r3, #0
 801284c:	d101      	bne.n	8012852 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 801284e:	2301      	movs	r3, #1
 8012850:	e306      	b.n	8012e60 <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8012852:	687b      	ldr	r3, [r7, #4]
 8012854:	681b      	ldr	r3, [r3, #0]
 8012856:	f003 0301 	and.w	r3, r3, #1
 801285a:	2b00      	cmp	r3, #0
 801285c:	d075      	beq.n	801294a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 801285e:	4b97      	ldr	r3, [pc, #604]	; (8012abc <HAL_RCC_OscConfig+0x27c>)
 8012860:	689b      	ldr	r3, [r3, #8]
 8012862:	f003 030c 	and.w	r3, r3, #12
 8012866:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8012868:	4b94      	ldr	r3, [pc, #592]	; (8012abc <HAL_RCC_OscConfig+0x27c>)
 801286a:	68db      	ldr	r3, [r3, #12]
 801286c:	f003 0303 	and.w	r3, r3, #3
 8012870:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8012872:	69bb      	ldr	r3, [r7, #24]
 8012874:	2b0c      	cmp	r3, #12
 8012876:	d102      	bne.n	801287e <HAL_RCC_OscConfig+0x3e>
 8012878:	697b      	ldr	r3, [r7, #20]
 801287a:	2b03      	cmp	r3, #3
 801287c:	d002      	beq.n	8012884 <HAL_RCC_OscConfig+0x44>
 801287e:	69bb      	ldr	r3, [r7, #24]
 8012880:	2b08      	cmp	r3, #8
 8012882:	d10b      	bne.n	801289c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8012884:	4b8d      	ldr	r3, [pc, #564]	; (8012abc <HAL_RCC_OscConfig+0x27c>)
 8012886:	681b      	ldr	r3, [r3, #0]
 8012888:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 801288c:	2b00      	cmp	r3, #0
 801288e:	d05b      	beq.n	8012948 <HAL_RCC_OscConfig+0x108>
 8012890:	687b      	ldr	r3, [r7, #4]
 8012892:	685b      	ldr	r3, [r3, #4]
 8012894:	2b00      	cmp	r3, #0
 8012896:	d157      	bne.n	8012948 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8012898:	2301      	movs	r3, #1
 801289a:	e2e1      	b.n	8012e60 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 801289c:	687b      	ldr	r3, [r7, #4]
 801289e:	685b      	ldr	r3, [r3, #4]
 80128a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80128a4:	d106      	bne.n	80128b4 <HAL_RCC_OscConfig+0x74>
 80128a6:	4b85      	ldr	r3, [pc, #532]	; (8012abc <HAL_RCC_OscConfig+0x27c>)
 80128a8:	681b      	ldr	r3, [r3, #0]
 80128aa:	4a84      	ldr	r2, [pc, #528]	; (8012abc <HAL_RCC_OscConfig+0x27c>)
 80128ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80128b0:	6013      	str	r3, [r2, #0]
 80128b2:	e01d      	b.n	80128f0 <HAL_RCC_OscConfig+0xb0>
 80128b4:	687b      	ldr	r3, [r7, #4]
 80128b6:	685b      	ldr	r3, [r3, #4]
 80128b8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80128bc:	d10c      	bne.n	80128d8 <HAL_RCC_OscConfig+0x98>
 80128be:	4b7f      	ldr	r3, [pc, #508]	; (8012abc <HAL_RCC_OscConfig+0x27c>)
 80128c0:	681b      	ldr	r3, [r3, #0]
 80128c2:	4a7e      	ldr	r2, [pc, #504]	; (8012abc <HAL_RCC_OscConfig+0x27c>)
 80128c4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80128c8:	6013      	str	r3, [r2, #0]
 80128ca:	4b7c      	ldr	r3, [pc, #496]	; (8012abc <HAL_RCC_OscConfig+0x27c>)
 80128cc:	681b      	ldr	r3, [r3, #0]
 80128ce:	4a7b      	ldr	r2, [pc, #492]	; (8012abc <HAL_RCC_OscConfig+0x27c>)
 80128d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80128d4:	6013      	str	r3, [r2, #0]
 80128d6:	e00b      	b.n	80128f0 <HAL_RCC_OscConfig+0xb0>
 80128d8:	4b78      	ldr	r3, [pc, #480]	; (8012abc <HAL_RCC_OscConfig+0x27c>)
 80128da:	681b      	ldr	r3, [r3, #0]
 80128dc:	4a77      	ldr	r2, [pc, #476]	; (8012abc <HAL_RCC_OscConfig+0x27c>)
 80128de:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80128e2:	6013      	str	r3, [r2, #0]
 80128e4:	4b75      	ldr	r3, [pc, #468]	; (8012abc <HAL_RCC_OscConfig+0x27c>)
 80128e6:	681b      	ldr	r3, [r3, #0]
 80128e8:	4a74      	ldr	r2, [pc, #464]	; (8012abc <HAL_RCC_OscConfig+0x27c>)
 80128ea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80128ee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80128f0:	687b      	ldr	r3, [r7, #4]
 80128f2:	685b      	ldr	r3, [r3, #4]
 80128f4:	2b00      	cmp	r3, #0
 80128f6:	d013      	beq.n	8012920 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80128f8:	f7fc f97e 	bl	800ebf8 <HAL_GetTick>
 80128fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80128fe:	e008      	b.n	8012912 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8012900:	f7fc f97a 	bl	800ebf8 <HAL_GetTick>
 8012904:	4602      	mov	r2, r0
 8012906:	693b      	ldr	r3, [r7, #16]
 8012908:	1ad3      	subs	r3, r2, r3
 801290a:	2b64      	cmp	r3, #100	; 0x64
 801290c:	d901      	bls.n	8012912 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 801290e:	2303      	movs	r3, #3
 8012910:	e2a6      	b.n	8012e60 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8012912:	4b6a      	ldr	r3, [pc, #424]	; (8012abc <HAL_RCC_OscConfig+0x27c>)
 8012914:	681b      	ldr	r3, [r3, #0]
 8012916:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 801291a:	2b00      	cmp	r3, #0
 801291c:	d0f0      	beq.n	8012900 <HAL_RCC_OscConfig+0xc0>
 801291e:	e014      	b.n	801294a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8012920:	f7fc f96a 	bl	800ebf8 <HAL_GetTick>
 8012924:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8012926:	e008      	b.n	801293a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8012928:	f7fc f966 	bl	800ebf8 <HAL_GetTick>
 801292c:	4602      	mov	r2, r0
 801292e:	693b      	ldr	r3, [r7, #16]
 8012930:	1ad3      	subs	r3, r2, r3
 8012932:	2b64      	cmp	r3, #100	; 0x64
 8012934:	d901      	bls.n	801293a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8012936:	2303      	movs	r3, #3
 8012938:	e292      	b.n	8012e60 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 801293a:	4b60      	ldr	r3, [pc, #384]	; (8012abc <HAL_RCC_OscConfig+0x27c>)
 801293c:	681b      	ldr	r3, [r3, #0]
 801293e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8012942:	2b00      	cmp	r3, #0
 8012944:	d1f0      	bne.n	8012928 <HAL_RCC_OscConfig+0xe8>
 8012946:	e000      	b.n	801294a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8012948:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 801294a:	687b      	ldr	r3, [r7, #4]
 801294c:	681b      	ldr	r3, [r3, #0]
 801294e:	f003 0302 	and.w	r3, r3, #2
 8012952:	2b00      	cmp	r3, #0
 8012954:	d075      	beq.n	8012a42 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8012956:	4b59      	ldr	r3, [pc, #356]	; (8012abc <HAL_RCC_OscConfig+0x27c>)
 8012958:	689b      	ldr	r3, [r3, #8]
 801295a:	f003 030c 	and.w	r3, r3, #12
 801295e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8012960:	4b56      	ldr	r3, [pc, #344]	; (8012abc <HAL_RCC_OscConfig+0x27c>)
 8012962:	68db      	ldr	r3, [r3, #12]
 8012964:	f003 0303 	and.w	r3, r3, #3
 8012968:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 801296a:	69bb      	ldr	r3, [r7, #24]
 801296c:	2b0c      	cmp	r3, #12
 801296e:	d102      	bne.n	8012976 <HAL_RCC_OscConfig+0x136>
 8012970:	697b      	ldr	r3, [r7, #20]
 8012972:	2b02      	cmp	r3, #2
 8012974:	d002      	beq.n	801297c <HAL_RCC_OscConfig+0x13c>
 8012976:	69bb      	ldr	r3, [r7, #24]
 8012978:	2b04      	cmp	r3, #4
 801297a:	d11f      	bne.n	80129bc <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 801297c:	4b4f      	ldr	r3, [pc, #316]	; (8012abc <HAL_RCC_OscConfig+0x27c>)
 801297e:	681b      	ldr	r3, [r3, #0]
 8012980:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8012984:	2b00      	cmp	r3, #0
 8012986:	d005      	beq.n	8012994 <HAL_RCC_OscConfig+0x154>
 8012988:	687b      	ldr	r3, [r7, #4]
 801298a:	68db      	ldr	r3, [r3, #12]
 801298c:	2b00      	cmp	r3, #0
 801298e:	d101      	bne.n	8012994 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8012990:	2301      	movs	r3, #1
 8012992:	e265      	b.n	8012e60 <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8012994:	4b49      	ldr	r3, [pc, #292]	; (8012abc <HAL_RCC_OscConfig+0x27c>)
 8012996:	685b      	ldr	r3, [r3, #4]
 8012998:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 801299c:	687b      	ldr	r3, [r7, #4]
 801299e:	691b      	ldr	r3, [r3, #16]
 80129a0:	061b      	lsls	r3, r3, #24
 80129a2:	4946      	ldr	r1, [pc, #280]	; (8012abc <HAL_RCC_OscConfig+0x27c>)
 80129a4:	4313      	orrs	r3, r2
 80129a6:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80129a8:	4b45      	ldr	r3, [pc, #276]	; (8012ac0 <HAL_RCC_OscConfig+0x280>)
 80129aa:	681b      	ldr	r3, [r3, #0]
 80129ac:	4618      	mov	r0, r3
 80129ae:	f7fc f8d7 	bl	800eb60 <HAL_InitTick>
 80129b2:	4603      	mov	r3, r0
 80129b4:	2b00      	cmp	r3, #0
 80129b6:	d043      	beq.n	8012a40 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80129b8:	2301      	movs	r3, #1
 80129ba:	e251      	b.n	8012e60 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80129bc:	687b      	ldr	r3, [r7, #4]
 80129be:	68db      	ldr	r3, [r3, #12]
 80129c0:	2b00      	cmp	r3, #0
 80129c2:	d023      	beq.n	8012a0c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80129c4:	4b3d      	ldr	r3, [pc, #244]	; (8012abc <HAL_RCC_OscConfig+0x27c>)
 80129c6:	681b      	ldr	r3, [r3, #0]
 80129c8:	4a3c      	ldr	r2, [pc, #240]	; (8012abc <HAL_RCC_OscConfig+0x27c>)
 80129ca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80129ce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80129d0:	f7fc f912 	bl	800ebf8 <HAL_GetTick>
 80129d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80129d6:	e008      	b.n	80129ea <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80129d8:	f7fc f90e 	bl	800ebf8 <HAL_GetTick>
 80129dc:	4602      	mov	r2, r0
 80129de:	693b      	ldr	r3, [r7, #16]
 80129e0:	1ad3      	subs	r3, r2, r3
 80129e2:	2b02      	cmp	r3, #2
 80129e4:	d901      	bls.n	80129ea <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80129e6:	2303      	movs	r3, #3
 80129e8:	e23a      	b.n	8012e60 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80129ea:	4b34      	ldr	r3, [pc, #208]	; (8012abc <HAL_RCC_OscConfig+0x27c>)
 80129ec:	681b      	ldr	r3, [r3, #0]
 80129ee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80129f2:	2b00      	cmp	r3, #0
 80129f4:	d0f0      	beq.n	80129d8 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80129f6:	4b31      	ldr	r3, [pc, #196]	; (8012abc <HAL_RCC_OscConfig+0x27c>)
 80129f8:	685b      	ldr	r3, [r3, #4]
 80129fa:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80129fe:	687b      	ldr	r3, [r7, #4]
 8012a00:	691b      	ldr	r3, [r3, #16]
 8012a02:	061b      	lsls	r3, r3, #24
 8012a04:	492d      	ldr	r1, [pc, #180]	; (8012abc <HAL_RCC_OscConfig+0x27c>)
 8012a06:	4313      	orrs	r3, r2
 8012a08:	604b      	str	r3, [r1, #4]
 8012a0a:	e01a      	b.n	8012a42 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8012a0c:	4b2b      	ldr	r3, [pc, #172]	; (8012abc <HAL_RCC_OscConfig+0x27c>)
 8012a0e:	681b      	ldr	r3, [r3, #0]
 8012a10:	4a2a      	ldr	r2, [pc, #168]	; (8012abc <HAL_RCC_OscConfig+0x27c>)
 8012a12:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8012a16:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8012a18:	f7fc f8ee 	bl	800ebf8 <HAL_GetTick>
 8012a1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8012a1e:	e008      	b.n	8012a32 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8012a20:	f7fc f8ea 	bl	800ebf8 <HAL_GetTick>
 8012a24:	4602      	mov	r2, r0
 8012a26:	693b      	ldr	r3, [r7, #16]
 8012a28:	1ad3      	subs	r3, r2, r3
 8012a2a:	2b02      	cmp	r3, #2
 8012a2c:	d901      	bls.n	8012a32 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8012a2e:	2303      	movs	r3, #3
 8012a30:	e216      	b.n	8012e60 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8012a32:	4b22      	ldr	r3, [pc, #136]	; (8012abc <HAL_RCC_OscConfig+0x27c>)
 8012a34:	681b      	ldr	r3, [r3, #0]
 8012a36:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8012a3a:	2b00      	cmp	r3, #0
 8012a3c:	d1f0      	bne.n	8012a20 <HAL_RCC_OscConfig+0x1e0>
 8012a3e:	e000      	b.n	8012a42 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8012a40:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8012a42:	687b      	ldr	r3, [r7, #4]
 8012a44:	681b      	ldr	r3, [r3, #0]
 8012a46:	f003 0308 	and.w	r3, r3, #8
 8012a4a:	2b00      	cmp	r3, #0
 8012a4c:	d041      	beq.n	8012ad2 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8012a4e:	687b      	ldr	r3, [r7, #4]
 8012a50:	695b      	ldr	r3, [r3, #20]
 8012a52:	2b00      	cmp	r3, #0
 8012a54:	d01c      	beq.n	8012a90 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8012a56:	4b19      	ldr	r3, [pc, #100]	; (8012abc <HAL_RCC_OscConfig+0x27c>)
 8012a58:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8012a5c:	4a17      	ldr	r2, [pc, #92]	; (8012abc <HAL_RCC_OscConfig+0x27c>)
 8012a5e:	f043 0301 	orr.w	r3, r3, #1
 8012a62:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8012a66:	f7fc f8c7 	bl	800ebf8 <HAL_GetTick>
 8012a6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8012a6c:	e008      	b.n	8012a80 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8012a6e:	f7fc f8c3 	bl	800ebf8 <HAL_GetTick>
 8012a72:	4602      	mov	r2, r0
 8012a74:	693b      	ldr	r3, [r7, #16]
 8012a76:	1ad3      	subs	r3, r2, r3
 8012a78:	2b02      	cmp	r3, #2
 8012a7a:	d901      	bls.n	8012a80 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8012a7c:	2303      	movs	r3, #3
 8012a7e:	e1ef      	b.n	8012e60 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8012a80:	4b0e      	ldr	r3, [pc, #56]	; (8012abc <HAL_RCC_OscConfig+0x27c>)
 8012a82:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8012a86:	f003 0302 	and.w	r3, r3, #2
 8012a8a:	2b00      	cmp	r3, #0
 8012a8c:	d0ef      	beq.n	8012a6e <HAL_RCC_OscConfig+0x22e>
 8012a8e:	e020      	b.n	8012ad2 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8012a90:	4b0a      	ldr	r3, [pc, #40]	; (8012abc <HAL_RCC_OscConfig+0x27c>)
 8012a92:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8012a96:	4a09      	ldr	r2, [pc, #36]	; (8012abc <HAL_RCC_OscConfig+0x27c>)
 8012a98:	f023 0301 	bic.w	r3, r3, #1
 8012a9c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8012aa0:	f7fc f8aa 	bl	800ebf8 <HAL_GetTick>
 8012aa4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8012aa6:	e00d      	b.n	8012ac4 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8012aa8:	f7fc f8a6 	bl	800ebf8 <HAL_GetTick>
 8012aac:	4602      	mov	r2, r0
 8012aae:	693b      	ldr	r3, [r7, #16]
 8012ab0:	1ad3      	subs	r3, r2, r3
 8012ab2:	2b02      	cmp	r3, #2
 8012ab4:	d906      	bls.n	8012ac4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8012ab6:	2303      	movs	r3, #3
 8012ab8:	e1d2      	b.n	8012e60 <HAL_RCC_OscConfig+0x620>
 8012aba:	bf00      	nop
 8012abc:	40021000 	.word	0x40021000
 8012ac0:	20000024 	.word	0x20000024
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8012ac4:	4b8c      	ldr	r3, [pc, #560]	; (8012cf8 <HAL_RCC_OscConfig+0x4b8>)
 8012ac6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8012aca:	f003 0302 	and.w	r3, r3, #2
 8012ace:	2b00      	cmp	r3, #0
 8012ad0:	d1ea      	bne.n	8012aa8 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8012ad2:	687b      	ldr	r3, [r7, #4]
 8012ad4:	681b      	ldr	r3, [r3, #0]
 8012ad6:	f003 0304 	and.w	r3, r3, #4
 8012ada:	2b00      	cmp	r3, #0
 8012adc:	f000 80a6 	beq.w	8012c2c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8012ae0:	2300      	movs	r3, #0
 8012ae2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8012ae4:	4b84      	ldr	r3, [pc, #528]	; (8012cf8 <HAL_RCC_OscConfig+0x4b8>)
 8012ae6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8012ae8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8012aec:	2b00      	cmp	r3, #0
 8012aee:	d101      	bne.n	8012af4 <HAL_RCC_OscConfig+0x2b4>
 8012af0:	2301      	movs	r3, #1
 8012af2:	e000      	b.n	8012af6 <HAL_RCC_OscConfig+0x2b6>
 8012af4:	2300      	movs	r3, #0
 8012af6:	2b00      	cmp	r3, #0
 8012af8:	d00d      	beq.n	8012b16 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8012afa:	4b7f      	ldr	r3, [pc, #508]	; (8012cf8 <HAL_RCC_OscConfig+0x4b8>)
 8012afc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8012afe:	4a7e      	ldr	r2, [pc, #504]	; (8012cf8 <HAL_RCC_OscConfig+0x4b8>)
 8012b00:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8012b04:	6593      	str	r3, [r2, #88]	; 0x58
 8012b06:	4b7c      	ldr	r3, [pc, #496]	; (8012cf8 <HAL_RCC_OscConfig+0x4b8>)
 8012b08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8012b0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8012b0e:	60fb      	str	r3, [r7, #12]
 8012b10:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8012b12:	2301      	movs	r3, #1
 8012b14:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8012b16:	4b79      	ldr	r3, [pc, #484]	; (8012cfc <HAL_RCC_OscConfig+0x4bc>)
 8012b18:	681b      	ldr	r3, [r3, #0]
 8012b1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8012b1e:	2b00      	cmp	r3, #0
 8012b20:	d118      	bne.n	8012b54 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8012b22:	4b76      	ldr	r3, [pc, #472]	; (8012cfc <HAL_RCC_OscConfig+0x4bc>)
 8012b24:	681b      	ldr	r3, [r3, #0]
 8012b26:	4a75      	ldr	r2, [pc, #468]	; (8012cfc <HAL_RCC_OscConfig+0x4bc>)
 8012b28:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8012b2c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8012b2e:	f7fc f863 	bl	800ebf8 <HAL_GetTick>
 8012b32:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8012b34:	e008      	b.n	8012b48 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8012b36:	f7fc f85f 	bl	800ebf8 <HAL_GetTick>
 8012b3a:	4602      	mov	r2, r0
 8012b3c:	693b      	ldr	r3, [r7, #16]
 8012b3e:	1ad3      	subs	r3, r2, r3
 8012b40:	2b02      	cmp	r3, #2
 8012b42:	d901      	bls.n	8012b48 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8012b44:	2303      	movs	r3, #3
 8012b46:	e18b      	b.n	8012e60 <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8012b48:	4b6c      	ldr	r3, [pc, #432]	; (8012cfc <HAL_RCC_OscConfig+0x4bc>)
 8012b4a:	681b      	ldr	r3, [r3, #0]
 8012b4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8012b50:	2b00      	cmp	r3, #0
 8012b52:	d0f0      	beq.n	8012b36 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8012b54:	687b      	ldr	r3, [r7, #4]
 8012b56:	689b      	ldr	r3, [r3, #8]
 8012b58:	2b01      	cmp	r3, #1
 8012b5a:	d108      	bne.n	8012b6e <HAL_RCC_OscConfig+0x32e>
 8012b5c:	4b66      	ldr	r3, [pc, #408]	; (8012cf8 <HAL_RCC_OscConfig+0x4b8>)
 8012b5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012b62:	4a65      	ldr	r2, [pc, #404]	; (8012cf8 <HAL_RCC_OscConfig+0x4b8>)
 8012b64:	f043 0301 	orr.w	r3, r3, #1
 8012b68:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8012b6c:	e024      	b.n	8012bb8 <HAL_RCC_OscConfig+0x378>
 8012b6e:	687b      	ldr	r3, [r7, #4]
 8012b70:	689b      	ldr	r3, [r3, #8]
 8012b72:	2b05      	cmp	r3, #5
 8012b74:	d110      	bne.n	8012b98 <HAL_RCC_OscConfig+0x358>
 8012b76:	4b60      	ldr	r3, [pc, #384]	; (8012cf8 <HAL_RCC_OscConfig+0x4b8>)
 8012b78:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012b7c:	4a5e      	ldr	r2, [pc, #376]	; (8012cf8 <HAL_RCC_OscConfig+0x4b8>)
 8012b7e:	f043 0304 	orr.w	r3, r3, #4
 8012b82:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8012b86:	4b5c      	ldr	r3, [pc, #368]	; (8012cf8 <HAL_RCC_OscConfig+0x4b8>)
 8012b88:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012b8c:	4a5a      	ldr	r2, [pc, #360]	; (8012cf8 <HAL_RCC_OscConfig+0x4b8>)
 8012b8e:	f043 0301 	orr.w	r3, r3, #1
 8012b92:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8012b96:	e00f      	b.n	8012bb8 <HAL_RCC_OscConfig+0x378>
 8012b98:	4b57      	ldr	r3, [pc, #348]	; (8012cf8 <HAL_RCC_OscConfig+0x4b8>)
 8012b9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012b9e:	4a56      	ldr	r2, [pc, #344]	; (8012cf8 <HAL_RCC_OscConfig+0x4b8>)
 8012ba0:	f023 0301 	bic.w	r3, r3, #1
 8012ba4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8012ba8:	4b53      	ldr	r3, [pc, #332]	; (8012cf8 <HAL_RCC_OscConfig+0x4b8>)
 8012baa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012bae:	4a52      	ldr	r2, [pc, #328]	; (8012cf8 <HAL_RCC_OscConfig+0x4b8>)
 8012bb0:	f023 0304 	bic.w	r3, r3, #4
 8012bb4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8012bb8:	687b      	ldr	r3, [r7, #4]
 8012bba:	689b      	ldr	r3, [r3, #8]
 8012bbc:	2b00      	cmp	r3, #0
 8012bbe:	d016      	beq.n	8012bee <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8012bc0:	f7fc f81a 	bl	800ebf8 <HAL_GetTick>
 8012bc4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8012bc6:	e00a      	b.n	8012bde <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8012bc8:	f7fc f816 	bl	800ebf8 <HAL_GetTick>
 8012bcc:	4602      	mov	r2, r0
 8012bce:	693b      	ldr	r3, [r7, #16]
 8012bd0:	1ad3      	subs	r3, r2, r3
 8012bd2:	f241 3288 	movw	r2, #5000	; 0x1388
 8012bd6:	4293      	cmp	r3, r2
 8012bd8:	d901      	bls.n	8012bde <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8012bda:	2303      	movs	r3, #3
 8012bdc:	e140      	b.n	8012e60 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8012bde:	4b46      	ldr	r3, [pc, #280]	; (8012cf8 <HAL_RCC_OscConfig+0x4b8>)
 8012be0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012be4:	f003 0302 	and.w	r3, r3, #2
 8012be8:	2b00      	cmp	r3, #0
 8012bea:	d0ed      	beq.n	8012bc8 <HAL_RCC_OscConfig+0x388>
 8012bec:	e015      	b.n	8012c1a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8012bee:	f7fc f803 	bl	800ebf8 <HAL_GetTick>
 8012bf2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8012bf4:	e00a      	b.n	8012c0c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8012bf6:	f7fb ffff 	bl	800ebf8 <HAL_GetTick>
 8012bfa:	4602      	mov	r2, r0
 8012bfc:	693b      	ldr	r3, [r7, #16]
 8012bfe:	1ad3      	subs	r3, r2, r3
 8012c00:	f241 3288 	movw	r2, #5000	; 0x1388
 8012c04:	4293      	cmp	r3, r2
 8012c06:	d901      	bls.n	8012c0c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8012c08:	2303      	movs	r3, #3
 8012c0a:	e129      	b.n	8012e60 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8012c0c:	4b3a      	ldr	r3, [pc, #232]	; (8012cf8 <HAL_RCC_OscConfig+0x4b8>)
 8012c0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012c12:	f003 0302 	and.w	r3, r3, #2
 8012c16:	2b00      	cmp	r3, #0
 8012c18:	d1ed      	bne.n	8012bf6 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8012c1a:	7ffb      	ldrb	r3, [r7, #31]
 8012c1c:	2b01      	cmp	r3, #1
 8012c1e:	d105      	bne.n	8012c2c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8012c20:	4b35      	ldr	r3, [pc, #212]	; (8012cf8 <HAL_RCC_OscConfig+0x4b8>)
 8012c22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8012c24:	4a34      	ldr	r2, [pc, #208]	; (8012cf8 <HAL_RCC_OscConfig+0x4b8>)
 8012c26:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8012c2a:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8012c2c:	687b      	ldr	r3, [r7, #4]
 8012c2e:	681b      	ldr	r3, [r3, #0]
 8012c30:	f003 0320 	and.w	r3, r3, #32
 8012c34:	2b00      	cmp	r3, #0
 8012c36:	d03c      	beq.n	8012cb2 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8012c38:	687b      	ldr	r3, [r7, #4]
 8012c3a:	699b      	ldr	r3, [r3, #24]
 8012c3c:	2b00      	cmp	r3, #0
 8012c3e:	d01c      	beq.n	8012c7a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8012c40:	4b2d      	ldr	r3, [pc, #180]	; (8012cf8 <HAL_RCC_OscConfig+0x4b8>)
 8012c42:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8012c46:	4a2c      	ldr	r2, [pc, #176]	; (8012cf8 <HAL_RCC_OscConfig+0x4b8>)
 8012c48:	f043 0301 	orr.w	r3, r3, #1
 8012c4c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8012c50:	f7fb ffd2 	bl	800ebf8 <HAL_GetTick>
 8012c54:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8012c56:	e008      	b.n	8012c6a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8012c58:	f7fb ffce 	bl	800ebf8 <HAL_GetTick>
 8012c5c:	4602      	mov	r2, r0
 8012c5e:	693b      	ldr	r3, [r7, #16]
 8012c60:	1ad3      	subs	r3, r2, r3
 8012c62:	2b02      	cmp	r3, #2
 8012c64:	d901      	bls.n	8012c6a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8012c66:	2303      	movs	r3, #3
 8012c68:	e0fa      	b.n	8012e60 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8012c6a:	4b23      	ldr	r3, [pc, #140]	; (8012cf8 <HAL_RCC_OscConfig+0x4b8>)
 8012c6c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8012c70:	f003 0302 	and.w	r3, r3, #2
 8012c74:	2b00      	cmp	r3, #0
 8012c76:	d0ef      	beq.n	8012c58 <HAL_RCC_OscConfig+0x418>
 8012c78:	e01b      	b.n	8012cb2 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8012c7a:	4b1f      	ldr	r3, [pc, #124]	; (8012cf8 <HAL_RCC_OscConfig+0x4b8>)
 8012c7c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8012c80:	4a1d      	ldr	r2, [pc, #116]	; (8012cf8 <HAL_RCC_OscConfig+0x4b8>)
 8012c82:	f023 0301 	bic.w	r3, r3, #1
 8012c86:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8012c8a:	f7fb ffb5 	bl	800ebf8 <HAL_GetTick>
 8012c8e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8012c90:	e008      	b.n	8012ca4 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8012c92:	f7fb ffb1 	bl	800ebf8 <HAL_GetTick>
 8012c96:	4602      	mov	r2, r0
 8012c98:	693b      	ldr	r3, [r7, #16]
 8012c9a:	1ad3      	subs	r3, r2, r3
 8012c9c:	2b02      	cmp	r3, #2
 8012c9e:	d901      	bls.n	8012ca4 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8012ca0:	2303      	movs	r3, #3
 8012ca2:	e0dd      	b.n	8012e60 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8012ca4:	4b14      	ldr	r3, [pc, #80]	; (8012cf8 <HAL_RCC_OscConfig+0x4b8>)
 8012ca6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8012caa:	f003 0302 	and.w	r3, r3, #2
 8012cae:	2b00      	cmp	r3, #0
 8012cb0:	d1ef      	bne.n	8012c92 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8012cb2:	687b      	ldr	r3, [r7, #4]
 8012cb4:	69db      	ldr	r3, [r3, #28]
 8012cb6:	2b00      	cmp	r3, #0
 8012cb8:	f000 80d1 	beq.w	8012e5e <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8012cbc:	4b0e      	ldr	r3, [pc, #56]	; (8012cf8 <HAL_RCC_OscConfig+0x4b8>)
 8012cbe:	689b      	ldr	r3, [r3, #8]
 8012cc0:	f003 030c 	and.w	r3, r3, #12
 8012cc4:	2b0c      	cmp	r3, #12
 8012cc6:	f000 808b 	beq.w	8012de0 <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8012cca:	687b      	ldr	r3, [r7, #4]
 8012ccc:	69db      	ldr	r3, [r3, #28]
 8012cce:	2b02      	cmp	r3, #2
 8012cd0:	d15e      	bne.n	8012d90 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8012cd2:	4b09      	ldr	r3, [pc, #36]	; (8012cf8 <HAL_RCC_OscConfig+0x4b8>)
 8012cd4:	681b      	ldr	r3, [r3, #0]
 8012cd6:	4a08      	ldr	r2, [pc, #32]	; (8012cf8 <HAL_RCC_OscConfig+0x4b8>)
 8012cd8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8012cdc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8012cde:	f7fb ff8b 	bl	800ebf8 <HAL_GetTick>
 8012ce2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8012ce4:	e00c      	b.n	8012d00 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8012ce6:	f7fb ff87 	bl	800ebf8 <HAL_GetTick>
 8012cea:	4602      	mov	r2, r0
 8012cec:	693b      	ldr	r3, [r7, #16]
 8012cee:	1ad3      	subs	r3, r2, r3
 8012cf0:	2b02      	cmp	r3, #2
 8012cf2:	d905      	bls.n	8012d00 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8012cf4:	2303      	movs	r3, #3
 8012cf6:	e0b3      	b.n	8012e60 <HAL_RCC_OscConfig+0x620>
 8012cf8:	40021000 	.word	0x40021000
 8012cfc:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8012d00:	4b59      	ldr	r3, [pc, #356]	; (8012e68 <HAL_RCC_OscConfig+0x628>)
 8012d02:	681b      	ldr	r3, [r3, #0]
 8012d04:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8012d08:	2b00      	cmp	r3, #0
 8012d0a:	d1ec      	bne.n	8012ce6 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8012d0c:	4b56      	ldr	r3, [pc, #344]	; (8012e68 <HAL_RCC_OscConfig+0x628>)
 8012d0e:	68da      	ldr	r2, [r3, #12]
 8012d10:	4b56      	ldr	r3, [pc, #344]	; (8012e6c <HAL_RCC_OscConfig+0x62c>)
 8012d12:	4013      	ands	r3, r2
 8012d14:	687a      	ldr	r2, [r7, #4]
 8012d16:	6a11      	ldr	r1, [r2, #32]
 8012d18:	687a      	ldr	r2, [r7, #4]
 8012d1a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8012d1c:	3a01      	subs	r2, #1
 8012d1e:	0112      	lsls	r2, r2, #4
 8012d20:	4311      	orrs	r1, r2
 8012d22:	687a      	ldr	r2, [r7, #4]
 8012d24:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8012d26:	0212      	lsls	r2, r2, #8
 8012d28:	4311      	orrs	r1, r2
 8012d2a:	687a      	ldr	r2, [r7, #4]
 8012d2c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8012d2e:	0852      	lsrs	r2, r2, #1
 8012d30:	3a01      	subs	r2, #1
 8012d32:	0552      	lsls	r2, r2, #21
 8012d34:	4311      	orrs	r1, r2
 8012d36:	687a      	ldr	r2, [r7, #4]
 8012d38:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8012d3a:	0852      	lsrs	r2, r2, #1
 8012d3c:	3a01      	subs	r2, #1
 8012d3e:	0652      	lsls	r2, r2, #25
 8012d40:	4311      	orrs	r1, r2
 8012d42:	687a      	ldr	r2, [r7, #4]
 8012d44:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8012d46:	06d2      	lsls	r2, r2, #27
 8012d48:	430a      	orrs	r2, r1
 8012d4a:	4947      	ldr	r1, [pc, #284]	; (8012e68 <HAL_RCC_OscConfig+0x628>)
 8012d4c:	4313      	orrs	r3, r2
 8012d4e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8012d50:	4b45      	ldr	r3, [pc, #276]	; (8012e68 <HAL_RCC_OscConfig+0x628>)
 8012d52:	681b      	ldr	r3, [r3, #0]
 8012d54:	4a44      	ldr	r2, [pc, #272]	; (8012e68 <HAL_RCC_OscConfig+0x628>)
 8012d56:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8012d5a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8012d5c:	4b42      	ldr	r3, [pc, #264]	; (8012e68 <HAL_RCC_OscConfig+0x628>)
 8012d5e:	68db      	ldr	r3, [r3, #12]
 8012d60:	4a41      	ldr	r2, [pc, #260]	; (8012e68 <HAL_RCC_OscConfig+0x628>)
 8012d62:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8012d66:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8012d68:	f7fb ff46 	bl	800ebf8 <HAL_GetTick>
 8012d6c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8012d6e:	e008      	b.n	8012d82 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8012d70:	f7fb ff42 	bl	800ebf8 <HAL_GetTick>
 8012d74:	4602      	mov	r2, r0
 8012d76:	693b      	ldr	r3, [r7, #16]
 8012d78:	1ad3      	subs	r3, r2, r3
 8012d7a:	2b02      	cmp	r3, #2
 8012d7c:	d901      	bls.n	8012d82 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8012d7e:	2303      	movs	r3, #3
 8012d80:	e06e      	b.n	8012e60 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8012d82:	4b39      	ldr	r3, [pc, #228]	; (8012e68 <HAL_RCC_OscConfig+0x628>)
 8012d84:	681b      	ldr	r3, [r3, #0]
 8012d86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8012d8a:	2b00      	cmp	r3, #0
 8012d8c:	d0f0      	beq.n	8012d70 <HAL_RCC_OscConfig+0x530>
 8012d8e:	e066      	b.n	8012e5e <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8012d90:	4b35      	ldr	r3, [pc, #212]	; (8012e68 <HAL_RCC_OscConfig+0x628>)
 8012d92:	681b      	ldr	r3, [r3, #0]
 8012d94:	4a34      	ldr	r2, [pc, #208]	; (8012e68 <HAL_RCC_OscConfig+0x628>)
 8012d96:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8012d9a:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8012d9c:	4b32      	ldr	r3, [pc, #200]	; (8012e68 <HAL_RCC_OscConfig+0x628>)
 8012d9e:	68db      	ldr	r3, [r3, #12]
 8012da0:	4a31      	ldr	r2, [pc, #196]	; (8012e68 <HAL_RCC_OscConfig+0x628>)
 8012da2:	f023 0303 	bic.w	r3, r3, #3
 8012da6:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8012da8:	4b2f      	ldr	r3, [pc, #188]	; (8012e68 <HAL_RCC_OscConfig+0x628>)
 8012daa:	68db      	ldr	r3, [r3, #12]
 8012dac:	4a2e      	ldr	r2, [pc, #184]	; (8012e68 <HAL_RCC_OscConfig+0x628>)
 8012dae:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8012db2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8012db6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8012db8:	f7fb ff1e 	bl	800ebf8 <HAL_GetTick>
 8012dbc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8012dbe:	e008      	b.n	8012dd2 <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8012dc0:	f7fb ff1a 	bl	800ebf8 <HAL_GetTick>
 8012dc4:	4602      	mov	r2, r0
 8012dc6:	693b      	ldr	r3, [r7, #16]
 8012dc8:	1ad3      	subs	r3, r2, r3
 8012dca:	2b02      	cmp	r3, #2
 8012dcc:	d901      	bls.n	8012dd2 <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 8012dce:	2303      	movs	r3, #3
 8012dd0:	e046      	b.n	8012e60 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8012dd2:	4b25      	ldr	r3, [pc, #148]	; (8012e68 <HAL_RCC_OscConfig+0x628>)
 8012dd4:	681b      	ldr	r3, [r3, #0]
 8012dd6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8012dda:	2b00      	cmp	r3, #0
 8012ddc:	d1f0      	bne.n	8012dc0 <HAL_RCC_OscConfig+0x580>
 8012dde:	e03e      	b.n	8012e5e <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8012de0:	687b      	ldr	r3, [r7, #4]
 8012de2:	69db      	ldr	r3, [r3, #28]
 8012de4:	2b01      	cmp	r3, #1
 8012de6:	d101      	bne.n	8012dec <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 8012de8:	2301      	movs	r3, #1
 8012dea:	e039      	b.n	8012e60 <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8012dec:	4b1e      	ldr	r3, [pc, #120]	; (8012e68 <HAL_RCC_OscConfig+0x628>)
 8012dee:	68db      	ldr	r3, [r3, #12]
 8012df0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8012df2:	697b      	ldr	r3, [r7, #20]
 8012df4:	f003 0203 	and.w	r2, r3, #3
 8012df8:	687b      	ldr	r3, [r7, #4]
 8012dfa:	6a1b      	ldr	r3, [r3, #32]
 8012dfc:	429a      	cmp	r2, r3
 8012dfe:	d12c      	bne.n	8012e5a <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8012e00:	697b      	ldr	r3, [r7, #20]
 8012e02:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8012e06:	687b      	ldr	r3, [r7, #4]
 8012e08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012e0a:	3b01      	subs	r3, #1
 8012e0c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8012e0e:	429a      	cmp	r2, r3
 8012e10:	d123      	bne.n	8012e5a <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8012e12:	697b      	ldr	r3, [r7, #20]
 8012e14:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8012e18:	687b      	ldr	r3, [r7, #4]
 8012e1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012e1c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8012e1e:	429a      	cmp	r2, r3
 8012e20:	d11b      	bne.n	8012e5a <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8012e22:	697b      	ldr	r3, [r7, #20]
 8012e24:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8012e28:	687b      	ldr	r3, [r7, #4]
 8012e2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012e2c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8012e2e:	429a      	cmp	r2, r3
 8012e30:	d113      	bne.n	8012e5a <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8012e32:	697b      	ldr	r3, [r7, #20]
 8012e34:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8012e38:	687b      	ldr	r3, [r7, #4]
 8012e3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012e3c:	085b      	lsrs	r3, r3, #1
 8012e3e:	3b01      	subs	r3, #1
 8012e40:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8012e42:	429a      	cmp	r2, r3
 8012e44:	d109      	bne.n	8012e5a <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8012e46:	697b      	ldr	r3, [r7, #20]
 8012e48:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8012e4c:	687b      	ldr	r3, [r7, #4]
 8012e4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012e50:	085b      	lsrs	r3, r3, #1
 8012e52:	3b01      	subs	r3, #1
 8012e54:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8012e56:	429a      	cmp	r2, r3
 8012e58:	d001      	beq.n	8012e5e <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 8012e5a:	2301      	movs	r3, #1
 8012e5c:	e000      	b.n	8012e60 <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 8012e5e:	2300      	movs	r3, #0
}
 8012e60:	4618      	mov	r0, r3
 8012e62:	3720      	adds	r7, #32
 8012e64:	46bd      	mov	sp, r7
 8012e66:	bd80      	pop	{r7, pc}
 8012e68:	40021000 	.word	0x40021000
 8012e6c:	019f800c 	.word	0x019f800c

08012e70 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8012e70:	b580      	push	{r7, lr}
 8012e72:	b086      	sub	sp, #24
 8012e74:	af00      	add	r7, sp, #0
 8012e76:	6078      	str	r0, [r7, #4]
 8012e78:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8012e7a:	2300      	movs	r3, #0
 8012e7c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8012e7e:	687b      	ldr	r3, [r7, #4]
 8012e80:	2b00      	cmp	r3, #0
 8012e82:	d101      	bne.n	8012e88 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8012e84:	2301      	movs	r3, #1
 8012e86:	e11e      	b.n	80130c6 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8012e88:	4b91      	ldr	r3, [pc, #580]	; (80130d0 <HAL_RCC_ClockConfig+0x260>)
 8012e8a:	681b      	ldr	r3, [r3, #0]
 8012e8c:	f003 030f 	and.w	r3, r3, #15
 8012e90:	683a      	ldr	r2, [r7, #0]
 8012e92:	429a      	cmp	r2, r3
 8012e94:	d910      	bls.n	8012eb8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8012e96:	4b8e      	ldr	r3, [pc, #568]	; (80130d0 <HAL_RCC_ClockConfig+0x260>)
 8012e98:	681b      	ldr	r3, [r3, #0]
 8012e9a:	f023 020f 	bic.w	r2, r3, #15
 8012e9e:	498c      	ldr	r1, [pc, #560]	; (80130d0 <HAL_RCC_ClockConfig+0x260>)
 8012ea0:	683b      	ldr	r3, [r7, #0]
 8012ea2:	4313      	orrs	r3, r2
 8012ea4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8012ea6:	4b8a      	ldr	r3, [pc, #552]	; (80130d0 <HAL_RCC_ClockConfig+0x260>)
 8012ea8:	681b      	ldr	r3, [r3, #0]
 8012eaa:	f003 030f 	and.w	r3, r3, #15
 8012eae:	683a      	ldr	r2, [r7, #0]
 8012eb0:	429a      	cmp	r2, r3
 8012eb2:	d001      	beq.n	8012eb8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8012eb4:	2301      	movs	r3, #1
 8012eb6:	e106      	b.n	80130c6 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8012eb8:	687b      	ldr	r3, [r7, #4]
 8012eba:	681b      	ldr	r3, [r3, #0]
 8012ebc:	f003 0301 	and.w	r3, r3, #1
 8012ec0:	2b00      	cmp	r3, #0
 8012ec2:	d073      	beq.n	8012fac <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8012ec4:	687b      	ldr	r3, [r7, #4]
 8012ec6:	685b      	ldr	r3, [r3, #4]
 8012ec8:	2b03      	cmp	r3, #3
 8012eca:	d129      	bne.n	8012f20 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8012ecc:	4b81      	ldr	r3, [pc, #516]	; (80130d4 <HAL_RCC_ClockConfig+0x264>)
 8012ece:	681b      	ldr	r3, [r3, #0]
 8012ed0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8012ed4:	2b00      	cmp	r3, #0
 8012ed6:	d101      	bne.n	8012edc <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8012ed8:	2301      	movs	r3, #1
 8012eda:	e0f4      	b.n	80130c6 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8012edc:	f000 f99e 	bl	801321c <RCC_GetSysClockFreqFromPLLSource>
 8012ee0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8012ee2:	693b      	ldr	r3, [r7, #16]
 8012ee4:	4a7c      	ldr	r2, [pc, #496]	; (80130d8 <HAL_RCC_ClockConfig+0x268>)
 8012ee6:	4293      	cmp	r3, r2
 8012ee8:	d93f      	bls.n	8012f6a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8012eea:	4b7a      	ldr	r3, [pc, #488]	; (80130d4 <HAL_RCC_ClockConfig+0x264>)
 8012eec:	689b      	ldr	r3, [r3, #8]
 8012eee:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8012ef2:	2b00      	cmp	r3, #0
 8012ef4:	d009      	beq.n	8012f0a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8012ef6:	687b      	ldr	r3, [r7, #4]
 8012ef8:	681b      	ldr	r3, [r3, #0]
 8012efa:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8012efe:	2b00      	cmp	r3, #0
 8012f00:	d033      	beq.n	8012f6a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8012f02:	687b      	ldr	r3, [r7, #4]
 8012f04:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8012f06:	2b00      	cmp	r3, #0
 8012f08:	d12f      	bne.n	8012f6a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8012f0a:	4b72      	ldr	r3, [pc, #456]	; (80130d4 <HAL_RCC_ClockConfig+0x264>)
 8012f0c:	689b      	ldr	r3, [r3, #8]
 8012f0e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8012f12:	4a70      	ldr	r2, [pc, #448]	; (80130d4 <HAL_RCC_ClockConfig+0x264>)
 8012f14:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012f18:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8012f1a:	2380      	movs	r3, #128	; 0x80
 8012f1c:	617b      	str	r3, [r7, #20]
 8012f1e:	e024      	b.n	8012f6a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8012f20:	687b      	ldr	r3, [r7, #4]
 8012f22:	685b      	ldr	r3, [r3, #4]
 8012f24:	2b02      	cmp	r3, #2
 8012f26:	d107      	bne.n	8012f38 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8012f28:	4b6a      	ldr	r3, [pc, #424]	; (80130d4 <HAL_RCC_ClockConfig+0x264>)
 8012f2a:	681b      	ldr	r3, [r3, #0]
 8012f2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8012f30:	2b00      	cmp	r3, #0
 8012f32:	d109      	bne.n	8012f48 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8012f34:	2301      	movs	r3, #1
 8012f36:	e0c6      	b.n	80130c6 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8012f38:	4b66      	ldr	r3, [pc, #408]	; (80130d4 <HAL_RCC_ClockConfig+0x264>)
 8012f3a:	681b      	ldr	r3, [r3, #0]
 8012f3c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8012f40:	2b00      	cmp	r3, #0
 8012f42:	d101      	bne.n	8012f48 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8012f44:	2301      	movs	r3, #1
 8012f46:	e0be      	b.n	80130c6 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8012f48:	f000 f8ce 	bl	80130e8 <HAL_RCC_GetSysClockFreq>
 8012f4c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8012f4e:	693b      	ldr	r3, [r7, #16]
 8012f50:	4a61      	ldr	r2, [pc, #388]	; (80130d8 <HAL_RCC_ClockConfig+0x268>)
 8012f52:	4293      	cmp	r3, r2
 8012f54:	d909      	bls.n	8012f6a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8012f56:	4b5f      	ldr	r3, [pc, #380]	; (80130d4 <HAL_RCC_ClockConfig+0x264>)
 8012f58:	689b      	ldr	r3, [r3, #8]
 8012f5a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8012f5e:	4a5d      	ldr	r2, [pc, #372]	; (80130d4 <HAL_RCC_ClockConfig+0x264>)
 8012f60:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012f64:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8012f66:	2380      	movs	r3, #128	; 0x80
 8012f68:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8012f6a:	4b5a      	ldr	r3, [pc, #360]	; (80130d4 <HAL_RCC_ClockConfig+0x264>)
 8012f6c:	689b      	ldr	r3, [r3, #8]
 8012f6e:	f023 0203 	bic.w	r2, r3, #3
 8012f72:	687b      	ldr	r3, [r7, #4]
 8012f74:	685b      	ldr	r3, [r3, #4]
 8012f76:	4957      	ldr	r1, [pc, #348]	; (80130d4 <HAL_RCC_ClockConfig+0x264>)
 8012f78:	4313      	orrs	r3, r2
 8012f7a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8012f7c:	f7fb fe3c 	bl	800ebf8 <HAL_GetTick>
 8012f80:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8012f82:	e00a      	b.n	8012f9a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8012f84:	f7fb fe38 	bl	800ebf8 <HAL_GetTick>
 8012f88:	4602      	mov	r2, r0
 8012f8a:	68fb      	ldr	r3, [r7, #12]
 8012f8c:	1ad3      	subs	r3, r2, r3
 8012f8e:	f241 3288 	movw	r2, #5000	; 0x1388
 8012f92:	4293      	cmp	r3, r2
 8012f94:	d901      	bls.n	8012f9a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8012f96:	2303      	movs	r3, #3
 8012f98:	e095      	b.n	80130c6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8012f9a:	4b4e      	ldr	r3, [pc, #312]	; (80130d4 <HAL_RCC_ClockConfig+0x264>)
 8012f9c:	689b      	ldr	r3, [r3, #8]
 8012f9e:	f003 020c 	and.w	r2, r3, #12
 8012fa2:	687b      	ldr	r3, [r7, #4]
 8012fa4:	685b      	ldr	r3, [r3, #4]
 8012fa6:	009b      	lsls	r3, r3, #2
 8012fa8:	429a      	cmp	r2, r3
 8012faa:	d1eb      	bne.n	8012f84 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8012fac:	687b      	ldr	r3, [r7, #4]
 8012fae:	681b      	ldr	r3, [r3, #0]
 8012fb0:	f003 0302 	and.w	r3, r3, #2
 8012fb4:	2b00      	cmp	r3, #0
 8012fb6:	d023      	beq.n	8013000 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8012fb8:	687b      	ldr	r3, [r7, #4]
 8012fba:	681b      	ldr	r3, [r3, #0]
 8012fbc:	f003 0304 	and.w	r3, r3, #4
 8012fc0:	2b00      	cmp	r3, #0
 8012fc2:	d005      	beq.n	8012fd0 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8012fc4:	4b43      	ldr	r3, [pc, #268]	; (80130d4 <HAL_RCC_ClockConfig+0x264>)
 8012fc6:	689b      	ldr	r3, [r3, #8]
 8012fc8:	4a42      	ldr	r2, [pc, #264]	; (80130d4 <HAL_RCC_ClockConfig+0x264>)
 8012fca:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8012fce:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8012fd0:	687b      	ldr	r3, [r7, #4]
 8012fd2:	681b      	ldr	r3, [r3, #0]
 8012fd4:	f003 0308 	and.w	r3, r3, #8
 8012fd8:	2b00      	cmp	r3, #0
 8012fda:	d007      	beq.n	8012fec <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8012fdc:	4b3d      	ldr	r3, [pc, #244]	; (80130d4 <HAL_RCC_ClockConfig+0x264>)
 8012fde:	689b      	ldr	r3, [r3, #8]
 8012fe0:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8012fe4:	4a3b      	ldr	r2, [pc, #236]	; (80130d4 <HAL_RCC_ClockConfig+0x264>)
 8012fe6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8012fea:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8012fec:	4b39      	ldr	r3, [pc, #228]	; (80130d4 <HAL_RCC_ClockConfig+0x264>)
 8012fee:	689b      	ldr	r3, [r3, #8]
 8012ff0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8012ff4:	687b      	ldr	r3, [r7, #4]
 8012ff6:	689b      	ldr	r3, [r3, #8]
 8012ff8:	4936      	ldr	r1, [pc, #216]	; (80130d4 <HAL_RCC_ClockConfig+0x264>)
 8012ffa:	4313      	orrs	r3, r2
 8012ffc:	608b      	str	r3, [r1, #8]
 8012ffe:	e008      	b.n	8013012 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8013000:	697b      	ldr	r3, [r7, #20]
 8013002:	2b80      	cmp	r3, #128	; 0x80
 8013004:	d105      	bne.n	8013012 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8013006:	4b33      	ldr	r3, [pc, #204]	; (80130d4 <HAL_RCC_ClockConfig+0x264>)
 8013008:	689b      	ldr	r3, [r3, #8]
 801300a:	4a32      	ldr	r2, [pc, #200]	; (80130d4 <HAL_RCC_ClockConfig+0x264>)
 801300c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8013010:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8013012:	4b2f      	ldr	r3, [pc, #188]	; (80130d0 <HAL_RCC_ClockConfig+0x260>)
 8013014:	681b      	ldr	r3, [r3, #0]
 8013016:	f003 030f 	and.w	r3, r3, #15
 801301a:	683a      	ldr	r2, [r7, #0]
 801301c:	429a      	cmp	r2, r3
 801301e:	d21d      	bcs.n	801305c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8013020:	4b2b      	ldr	r3, [pc, #172]	; (80130d0 <HAL_RCC_ClockConfig+0x260>)
 8013022:	681b      	ldr	r3, [r3, #0]
 8013024:	f023 020f 	bic.w	r2, r3, #15
 8013028:	4929      	ldr	r1, [pc, #164]	; (80130d0 <HAL_RCC_ClockConfig+0x260>)
 801302a:	683b      	ldr	r3, [r7, #0]
 801302c:	4313      	orrs	r3, r2
 801302e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8013030:	f7fb fde2 	bl	800ebf8 <HAL_GetTick>
 8013034:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8013036:	e00a      	b.n	801304e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8013038:	f7fb fdde 	bl	800ebf8 <HAL_GetTick>
 801303c:	4602      	mov	r2, r0
 801303e:	68fb      	ldr	r3, [r7, #12]
 8013040:	1ad3      	subs	r3, r2, r3
 8013042:	f241 3288 	movw	r2, #5000	; 0x1388
 8013046:	4293      	cmp	r3, r2
 8013048:	d901      	bls.n	801304e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 801304a:	2303      	movs	r3, #3
 801304c:	e03b      	b.n	80130c6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 801304e:	4b20      	ldr	r3, [pc, #128]	; (80130d0 <HAL_RCC_ClockConfig+0x260>)
 8013050:	681b      	ldr	r3, [r3, #0]
 8013052:	f003 030f 	and.w	r3, r3, #15
 8013056:	683a      	ldr	r2, [r7, #0]
 8013058:	429a      	cmp	r2, r3
 801305a:	d1ed      	bne.n	8013038 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 801305c:	687b      	ldr	r3, [r7, #4]
 801305e:	681b      	ldr	r3, [r3, #0]
 8013060:	f003 0304 	and.w	r3, r3, #4
 8013064:	2b00      	cmp	r3, #0
 8013066:	d008      	beq.n	801307a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8013068:	4b1a      	ldr	r3, [pc, #104]	; (80130d4 <HAL_RCC_ClockConfig+0x264>)
 801306a:	689b      	ldr	r3, [r3, #8]
 801306c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8013070:	687b      	ldr	r3, [r7, #4]
 8013072:	68db      	ldr	r3, [r3, #12]
 8013074:	4917      	ldr	r1, [pc, #92]	; (80130d4 <HAL_RCC_ClockConfig+0x264>)
 8013076:	4313      	orrs	r3, r2
 8013078:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 801307a:	687b      	ldr	r3, [r7, #4]
 801307c:	681b      	ldr	r3, [r3, #0]
 801307e:	f003 0308 	and.w	r3, r3, #8
 8013082:	2b00      	cmp	r3, #0
 8013084:	d009      	beq.n	801309a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8013086:	4b13      	ldr	r3, [pc, #76]	; (80130d4 <HAL_RCC_ClockConfig+0x264>)
 8013088:	689b      	ldr	r3, [r3, #8]
 801308a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 801308e:	687b      	ldr	r3, [r7, #4]
 8013090:	691b      	ldr	r3, [r3, #16]
 8013092:	00db      	lsls	r3, r3, #3
 8013094:	490f      	ldr	r1, [pc, #60]	; (80130d4 <HAL_RCC_ClockConfig+0x264>)
 8013096:	4313      	orrs	r3, r2
 8013098:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 801309a:	f000 f825 	bl	80130e8 <HAL_RCC_GetSysClockFreq>
 801309e:	4602      	mov	r2, r0
 80130a0:	4b0c      	ldr	r3, [pc, #48]	; (80130d4 <HAL_RCC_ClockConfig+0x264>)
 80130a2:	689b      	ldr	r3, [r3, #8]
 80130a4:	091b      	lsrs	r3, r3, #4
 80130a6:	f003 030f 	and.w	r3, r3, #15
 80130aa:	490c      	ldr	r1, [pc, #48]	; (80130dc <HAL_RCC_ClockConfig+0x26c>)
 80130ac:	5ccb      	ldrb	r3, [r1, r3]
 80130ae:	f003 031f 	and.w	r3, r3, #31
 80130b2:	fa22 f303 	lsr.w	r3, r2, r3
 80130b6:	4a0a      	ldr	r2, [pc, #40]	; (80130e0 <HAL_RCC_ClockConfig+0x270>)
 80130b8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80130ba:	4b0a      	ldr	r3, [pc, #40]	; (80130e4 <HAL_RCC_ClockConfig+0x274>)
 80130bc:	681b      	ldr	r3, [r3, #0]
 80130be:	4618      	mov	r0, r3
 80130c0:	f7fb fd4e 	bl	800eb60 <HAL_InitTick>
 80130c4:	4603      	mov	r3, r0
}
 80130c6:	4618      	mov	r0, r3
 80130c8:	3718      	adds	r7, #24
 80130ca:	46bd      	mov	sp, r7
 80130cc:	bd80      	pop	{r7, pc}
 80130ce:	bf00      	nop
 80130d0:	40022000 	.word	0x40022000
 80130d4:	40021000 	.word	0x40021000
 80130d8:	04c4b400 	.word	0x04c4b400
 80130dc:	080175f8 	.word	0x080175f8
 80130e0:	20000020 	.word	0x20000020
 80130e4:	20000024 	.word	0x20000024

080130e8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80130e8:	b480      	push	{r7}
 80130ea:	b087      	sub	sp, #28
 80130ec:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80130ee:	4b2c      	ldr	r3, [pc, #176]	; (80131a0 <HAL_RCC_GetSysClockFreq+0xb8>)
 80130f0:	689b      	ldr	r3, [r3, #8]
 80130f2:	f003 030c 	and.w	r3, r3, #12
 80130f6:	2b04      	cmp	r3, #4
 80130f8:	d102      	bne.n	8013100 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80130fa:	4b2a      	ldr	r3, [pc, #168]	; (80131a4 <HAL_RCC_GetSysClockFreq+0xbc>)
 80130fc:	613b      	str	r3, [r7, #16]
 80130fe:	e047      	b.n	8013190 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8013100:	4b27      	ldr	r3, [pc, #156]	; (80131a0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8013102:	689b      	ldr	r3, [r3, #8]
 8013104:	f003 030c 	and.w	r3, r3, #12
 8013108:	2b08      	cmp	r3, #8
 801310a:	d102      	bne.n	8013112 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 801310c:	4b26      	ldr	r3, [pc, #152]	; (80131a8 <HAL_RCC_GetSysClockFreq+0xc0>)
 801310e:	613b      	str	r3, [r7, #16]
 8013110:	e03e      	b.n	8013190 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8013112:	4b23      	ldr	r3, [pc, #140]	; (80131a0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8013114:	689b      	ldr	r3, [r3, #8]
 8013116:	f003 030c 	and.w	r3, r3, #12
 801311a:	2b0c      	cmp	r3, #12
 801311c:	d136      	bne.n	801318c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 801311e:	4b20      	ldr	r3, [pc, #128]	; (80131a0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8013120:	68db      	ldr	r3, [r3, #12]
 8013122:	f003 0303 	and.w	r3, r3, #3
 8013126:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8013128:	4b1d      	ldr	r3, [pc, #116]	; (80131a0 <HAL_RCC_GetSysClockFreq+0xb8>)
 801312a:	68db      	ldr	r3, [r3, #12]
 801312c:	091b      	lsrs	r3, r3, #4
 801312e:	f003 030f 	and.w	r3, r3, #15
 8013132:	3301      	adds	r3, #1
 8013134:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8013136:	68fb      	ldr	r3, [r7, #12]
 8013138:	2b03      	cmp	r3, #3
 801313a:	d10c      	bne.n	8013156 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 801313c:	4a1a      	ldr	r2, [pc, #104]	; (80131a8 <HAL_RCC_GetSysClockFreq+0xc0>)
 801313e:	68bb      	ldr	r3, [r7, #8]
 8013140:	fbb2 f3f3 	udiv	r3, r2, r3
 8013144:	4a16      	ldr	r2, [pc, #88]	; (80131a0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8013146:	68d2      	ldr	r2, [r2, #12]
 8013148:	0a12      	lsrs	r2, r2, #8
 801314a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 801314e:	fb02 f303 	mul.w	r3, r2, r3
 8013152:	617b      	str	r3, [r7, #20]
      break;
 8013154:	e00c      	b.n	8013170 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8013156:	4a13      	ldr	r2, [pc, #76]	; (80131a4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8013158:	68bb      	ldr	r3, [r7, #8]
 801315a:	fbb2 f3f3 	udiv	r3, r2, r3
 801315e:	4a10      	ldr	r2, [pc, #64]	; (80131a0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8013160:	68d2      	ldr	r2, [r2, #12]
 8013162:	0a12      	lsrs	r2, r2, #8
 8013164:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8013168:	fb02 f303 	mul.w	r3, r2, r3
 801316c:	617b      	str	r3, [r7, #20]
      break;
 801316e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8013170:	4b0b      	ldr	r3, [pc, #44]	; (80131a0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8013172:	68db      	ldr	r3, [r3, #12]
 8013174:	0e5b      	lsrs	r3, r3, #25
 8013176:	f003 0303 	and.w	r3, r3, #3
 801317a:	3301      	adds	r3, #1
 801317c:	005b      	lsls	r3, r3, #1
 801317e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8013180:	697a      	ldr	r2, [r7, #20]
 8013182:	687b      	ldr	r3, [r7, #4]
 8013184:	fbb2 f3f3 	udiv	r3, r2, r3
 8013188:	613b      	str	r3, [r7, #16]
 801318a:	e001      	b.n	8013190 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 801318c:	2300      	movs	r3, #0
 801318e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8013190:	693b      	ldr	r3, [r7, #16]
}
 8013192:	4618      	mov	r0, r3
 8013194:	371c      	adds	r7, #28
 8013196:	46bd      	mov	sp, r7
 8013198:	f85d 7b04 	ldr.w	r7, [sp], #4
 801319c:	4770      	bx	lr
 801319e:	bf00      	nop
 80131a0:	40021000 	.word	0x40021000
 80131a4:	00f42400 	.word	0x00f42400
 80131a8:	007a1200 	.word	0x007a1200

080131ac <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80131ac:	b480      	push	{r7}
 80131ae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80131b0:	4b03      	ldr	r3, [pc, #12]	; (80131c0 <HAL_RCC_GetHCLKFreq+0x14>)
 80131b2:	681b      	ldr	r3, [r3, #0]
}
 80131b4:	4618      	mov	r0, r3
 80131b6:	46bd      	mov	sp, r7
 80131b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131bc:	4770      	bx	lr
 80131be:	bf00      	nop
 80131c0:	20000020 	.word	0x20000020

080131c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80131c4:	b580      	push	{r7, lr}
 80131c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80131c8:	f7ff fff0 	bl	80131ac <HAL_RCC_GetHCLKFreq>
 80131cc:	4602      	mov	r2, r0
 80131ce:	4b06      	ldr	r3, [pc, #24]	; (80131e8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80131d0:	689b      	ldr	r3, [r3, #8]
 80131d2:	0a1b      	lsrs	r3, r3, #8
 80131d4:	f003 0307 	and.w	r3, r3, #7
 80131d8:	4904      	ldr	r1, [pc, #16]	; (80131ec <HAL_RCC_GetPCLK1Freq+0x28>)
 80131da:	5ccb      	ldrb	r3, [r1, r3]
 80131dc:	f003 031f 	and.w	r3, r3, #31
 80131e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80131e4:	4618      	mov	r0, r3
 80131e6:	bd80      	pop	{r7, pc}
 80131e8:	40021000 	.word	0x40021000
 80131ec:	08017608 	.word	0x08017608

080131f0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80131f0:	b580      	push	{r7, lr}
 80131f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80131f4:	f7ff ffda 	bl	80131ac <HAL_RCC_GetHCLKFreq>
 80131f8:	4602      	mov	r2, r0
 80131fa:	4b06      	ldr	r3, [pc, #24]	; (8013214 <HAL_RCC_GetPCLK2Freq+0x24>)
 80131fc:	689b      	ldr	r3, [r3, #8]
 80131fe:	0adb      	lsrs	r3, r3, #11
 8013200:	f003 0307 	and.w	r3, r3, #7
 8013204:	4904      	ldr	r1, [pc, #16]	; (8013218 <HAL_RCC_GetPCLK2Freq+0x28>)
 8013206:	5ccb      	ldrb	r3, [r1, r3]
 8013208:	f003 031f 	and.w	r3, r3, #31
 801320c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8013210:	4618      	mov	r0, r3
 8013212:	bd80      	pop	{r7, pc}
 8013214:	40021000 	.word	0x40021000
 8013218:	08017608 	.word	0x08017608

0801321c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 801321c:	b480      	push	{r7}
 801321e:	b087      	sub	sp, #28
 8013220:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8013222:	4b1e      	ldr	r3, [pc, #120]	; (801329c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8013224:	68db      	ldr	r3, [r3, #12]
 8013226:	f003 0303 	and.w	r3, r3, #3
 801322a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 801322c:	4b1b      	ldr	r3, [pc, #108]	; (801329c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 801322e:	68db      	ldr	r3, [r3, #12]
 8013230:	091b      	lsrs	r3, r3, #4
 8013232:	f003 030f 	and.w	r3, r3, #15
 8013236:	3301      	adds	r3, #1
 8013238:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 801323a:	693b      	ldr	r3, [r7, #16]
 801323c:	2b03      	cmp	r3, #3
 801323e:	d10c      	bne.n	801325a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8013240:	4a17      	ldr	r2, [pc, #92]	; (80132a0 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8013242:	68fb      	ldr	r3, [r7, #12]
 8013244:	fbb2 f3f3 	udiv	r3, r2, r3
 8013248:	4a14      	ldr	r2, [pc, #80]	; (801329c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 801324a:	68d2      	ldr	r2, [r2, #12]
 801324c:	0a12      	lsrs	r2, r2, #8
 801324e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8013252:	fb02 f303 	mul.w	r3, r2, r3
 8013256:	617b      	str	r3, [r7, #20]
    break;
 8013258:	e00c      	b.n	8013274 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 801325a:	4a12      	ldr	r2, [pc, #72]	; (80132a4 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 801325c:	68fb      	ldr	r3, [r7, #12]
 801325e:	fbb2 f3f3 	udiv	r3, r2, r3
 8013262:	4a0e      	ldr	r2, [pc, #56]	; (801329c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8013264:	68d2      	ldr	r2, [r2, #12]
 8013266:	0a12      	lsrs	r2, r2, #8
 8013268:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 801326c:	fb02 f303 	mul.w	r3, r2, r3
 8013270:	617b      	str	r3, [r7, #20]
    break;
 8013272:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8013274:	4b09      	ldr	r3, [pc, #36]	; (801329c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8013276:	68db      	ldr	r3, [r3, #12]
 8013278:	0e5b      	lsrs	r3, r3, #25
 801327a:	f003 0303 	and.w	r3, r3, #3
 801327e:	3301      	adds	r3, #1
 8013280:	005b      	lsls	r3, r3, #1
 8013282:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8013284:	697a      	ldr	r2, [r7, #20]
 8013286:	68bb      	ldr	r3, [r7, #8]
 8013288:	fbb2 f3f3 	udiv	r3, r2, r3
 801328c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 801328e:	687b      	ldr	r3, [r7, #4]
}
 8013290:	4618      	mov	r0, r3
 8013292:	371c      	adds	r7, #28
 8013294:	46bd      	mov	sp, r7
 8013296:	f85d 7b04 	ldr.w	r7, [sp], #4
 801329a:	4770      	bx	lr
 801329c:	40021000 	.word	0x40021000
 80132a0:	007a1200 	.word	0x007a1200
 80132a4:	00f42400 	.word	0x00f42400

080132a8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80132a8:	b580      	push	{r7, lr}
 80132aa:	b086      	sub	sp, #24
 80132ac:	af00      	add	r7, sp, #0
 80132ae:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80132b0:	2300      	movs	r3, #0
 80132b2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80132b4:	2300      	movs	r3, #0
 80132b6:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80132b8:	687b      	ldr	r3, [r7, #4]
 80132ba:	681b      	ldr	r3, [r3, #0]
 80132bc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80132c0:	2b00      	cmp	r3, #0
 80132c2:	f000 8098 	beq.w	80133f6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80132c6:	2300      	movs	r3, #0
 80132c8:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80132ca:	4b43      	ldr	r3, [pc, #268]	; (80133d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80132cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80132ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80132d2:	2b00      	cmp	r3, #0
 80132d4:	d10d      	bne.n	80132f2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80132d6:	4b40      	ldr	r3, [pc, #256]	; (80133d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80132d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80132da:	4a3f      	ldr	r2, [pc, #252]	; (80133d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80132dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80132e0:	6593      	str	r3, [r2, #88]	; 0x58
 80132e2:	4b3d      	ldr	r3, [pc, #244]	; (80133d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80132e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80132e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80132ea:	60bb      	str	r3, [r7, #8]
 80132ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80132ee:	2301      	movs	r3, #1
 80132f0:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80132f2:	4b3a      	ldr	r3, [pc, #232]	; (80133dc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80132f4:	681b      	ldr	r3, [r3, #0]
 80132f6:	4a39      	ldr	r2, [pc, #228]	; (80133dc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80132f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80132fc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80132fe:	f7fb fc7b 	bl	800ebf8 <HAL_GetTick>
 8013302:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8013304:	e009      	b.n	801331a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8013306:	f7fb fc77 	bl	800ebf8 <HAL_GetTick>
 801330a:	4602      	mov	r2, r0
 801330c:	68fb      	ldr	r3, [r7, #12]
 801330e:	1ad3      	subs	r3, r2, r3
 8013310:	2b02      	cmp	r3, #2
 8013312:	d902      	bls.n	801331a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8013314:	2303      	movs	r3, #3
 8013316:	74fb      	strb	r3, [r7, #19]
        break;
 8013318:	e005      	b.n	8013326 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 801331a:	4b30      	ldr	r3, [pc, #192]	; (80133dc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 801331c:	681b      	ldr	r3, [r3, #0]
 801331e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8013322:	2b00      	cmp	r3, #0
 8013324:	d0ef      	beq.n	8013306 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8013326:	7cfb      	ldrb	r3, [r7, #19]
 8013328:	2b00      	cmp	r3, #0
 801332a:	d159      	bne.n	80133e0 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 801332c:	4b2a      	ldr	r3, [pc, #168]	; (80133d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 801332e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8013332:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8013336:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8013338:	697b      	ldr	r3, [r7, #20]
 801333a:	2b00      	cmp	r3, #0
 801333c:	d01e      	beq.n	801337c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 801333e:	687b      	ldr	r3, [r7, #4]
 8013340:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8013342:	697a      	ldr	r2, [r7, #20]
 8013344:	429a      	cmp	r2, r3
 8013346:	d019      	beq.n	801337c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8013348:	4b23      	ldr	r3, [pc, #140]	; (80133d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 801334a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801334e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8013352:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8013354:	4b20      	ldr	r3, [pc, #128]	; (80133d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8013356:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801335a:	4a1f      	ldr	r2, [pc, #124]	; (80133d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 801335c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8013360:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8013364:	4b1c      	ldr	r3, [pc, #112]	; (80133d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8013366:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801336a:	4a1b      	ldr	r2, [pc, #108]	; (80133d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 801336c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8013370:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8013374:	4a18      	ldr	r2, [pc, #96]	; (80133d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8013376:	697b      	ldr	r3, [r7, #20]
 8013378:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 801337c:	697b      	ldr	r3, [r7, #20]
 801337e:	f003 0301 	and.w	r3, r3, #1
 8013382:	2b00      	cmp	r3, #0
 8013384:	d016      	beq.n	80133b4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8013386:	f7fb fc37 	bl	800ebf8 <HAL_GetTick>
 801338a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 801338c:	e00b      	b.n	80133a6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 801338e:	f7fb fc33 	bl	800ebf8 <HAL_GetTick>
 8013392:	4602      	mov	r2, r0
 8013394:	68fb      	ldr	r3, [r7, #12]
 8013396:	1ad3      	subs	r3, r2, r3
 8013398:	f241 3288 	movw	r2, #5000	; 0x1388
 801339c:	4293      	cmp	r3, r2
 801339e:	d902      	bls.n	80133a6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80133a0:	2303      	movs	r3, #3
 80133a2:	74fb      	strb	r3, [r7, #19]
            break;
 80133a4:	e006      	b.n	80133b4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80133a6:	4b0c      	ldr	r3, [pc, #48]	; (80133d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80133a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80133ac:	f003 0302 	and.w	r3, r3, #2
 80133b0:	2b00      	cmp	r3, #0
 80133b2:	d0ec      	beq.n	801338e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80133b4:	7cfb      	ldrb	r3, [r7, #19]
 80133b6:	2b00      	cmp	r3, #0
 80133b8:	d10b      	bne.n	80133d2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80133ba:	4b07      	ldr	r3, [pc, #28]	; (80133d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80133bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80133c0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80133c4:	687b      	ldr	r3, [r7, #4]
 80133c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80133c8:	4903      	ldr	r1, [pc, #12]	; (80133d8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80133ca:	4313      	orrs	r3, r2
 80133cc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80133d0:	e008      	b.n	80133e4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80133d2:	7cfb      	ldrb	r3, [r7, #19]
 80133d4:	74bb      	strb	r3, [r7, #18]
 80133d6:	e005      	b.n	80133e4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80133d8:	40021000 	.word	0x40021000
 80133dc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80133e0:	7cfb      	ldrb	r3, [r7, #19]
 80133e2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80133e4:	7c7b      	ldrb	r3, [r7, #17]
 80133e6:	2b01      	cmp	r3, #1
 80133e8:	d105      	bne.n	80133f6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80133ea:	4ba7      	ldr	r3, [pc, #668]	; (8013688 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80133ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80133ee:	4aa6      	ldr	r2, [pc, #664]	; (8013688 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80133f0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80133f4:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80133f6:	687b      	ldr	r3, [r7, #4]
 80133f8:	681b      	ldr	r3, [r3, #0]
 80133fa:	f003 0301 	and.w	r3, r3, #1
 80133fe:	2b00      	cmp	r3, #0
 8013400:	d00a      	beq.n	8013418 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8013402:	4ba1      	ldr	r3, [pc, #644]	; (8013688 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8013404:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8013408:	f023 0203 	bic.w	r2, r3, #3
 801340c:	687b      	ldr	r3, [r7, #4]
 801340e:	685b      	ldr	r3, [r3, #4]
 8013410:	499d      	ldr	r1, [pc, #628]	; (8013688 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8013412:	4313      	orrs	r3, r2
 8013414:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8013418:	687b      	ldr	r3, [r7, #4]
 801341a:	681b      	ldr	r3, [r3, #0]
 801341c:	f003 0302 	and.w	r3, r3, #2
 8013420:	2b00      	cmp	r3, #0
 8013422:	d00a      	beq.n	801343a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8013424:	4b98      	ldr	r3, [pc, #608]	; (8013688 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8013426:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801342a:	f023 020c 	bic.w	r2, r3, #12
 801342e:	687b      	ldr	r3, [r7, #4]
 8013430:	689b      	ldr	r3, [r3, #8]
 8013432:	4995      	ldr	r1, [pc, #596]	; (8013688 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8013434:	4313      	orrs	r3, r2
 8013436:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 801343a:	687b      	ldr	r3, [r7, #4]
 801343c:	681b      	ldr	r3, [r3, #0]
 801343e:	f003 0304 	and.w	r3, r3, #4
 8013442:	2b00      	cmp	r3, #0
 8013444:	d00a      	beq.n	801345c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8013446:	4b90      	ldr	r3, [pc, #576]	; (8013688 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8013448:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801344c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8013450:	687b      	ldr	r3, [r7, #4]
 8013452:	68db      	ldr	r3, [r3, #12]
 8013454:	498c      	ldr	r1, [pc, #560]	; (8013688 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8013456:	4313      	orrs	r3, r2
 8013458:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 801345c:	687b      	ldr	r3, [r7, #4]
 801345e:	681b      	ldr	r3, [r3, #0]
 8013460:	f003 0308 	and.w	r3, r3, #8
 8013464:	2b00      	cmp	r3, #0
 8013466:	d00a      	beq.n	801347e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8013468:	4b87      	ldr	r3, [pc, #540]	; (8013688 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 801346a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801346e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8013472:	687b      	ldr	r3, [r7, #4]
 8013474:	691b      	ldr	r3, [r3, #16]
 8013476:	4984      	ldr	r1, [pc, #528]	; (8013688 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8013478:	4313      	orrs	r3, r2
 801347a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 801347e:	687b      	ldr	r3, [r7, #4]
 8013480:	681b      	ldr	r3, [r3, #0]
 8013482:	f003 0310 	and.w	r3, r3, #16
 8013486:	2b00      	cmp	r3, #0
 8013488:	d00a      	beq.n	80134a0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 801348a:	4b7f      	ldr	r3, [pc, #508]	; (8013688 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 801348c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8013490:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8013494:	687b      	ldr	r3, [r7, #4]
 8013496:	695b      	ldr	r3, [r3, #20]
 8013498:	497b      	ldr	r1, [pc, #492]	; (8013688 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 801349a:	4313      	orrs	r3, r2
 801349c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80134a0:	687b      	ldr	r3, [r7, #4]
 80134a2:	681b      	ldr	r3, [r3, #0]
 80134a4:	f003 0320 	and.w	r3, r3, #32
 80134a8:	2b00      	cmp	r3, #0
 80134aa:	d00a      	beq.n	80134c2 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80134ac:	4b76      	ldr	r3, [pc, #472]	; (8013688 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80134ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80134b2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80134b6:	687b      	ldr	r3, [r7, #4]
 80134b8:	699b      	ldr	r3, [r3, #24]
 80134ba:	4973      	ldr	r1, [pc, #460]	; (8013688 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80134bc:	4313      	orrs	r3, r2
 80134be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80134c2:	687b      	ldr	r3, [r7, #4]
 80134c4:	681b      	ldr	r3, [r3, #0]
 80134c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80134ca:	2b00      	cmp	r3, #0
 80134cc:	d00a      	beq.n	80134e4 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80134ce:	4b6e      	ldr	r3, [pc, #440]	; (8013688 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80134d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80134d4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80134d8:	687b      	ldr	r3, [r7, #4]
 80134da:	69db      	ldr	r3, [r3, #28]
 80134dc:	496a      	ldr	r1, [pc, #424]	; (8013688 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80134de:	4313      	orrs	r3, r2
 80134e0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80134e4:	687b      	ldr	r3, [r7, #4]
 80134e6:	681b      	ldr	r3, [r3, #0]
 80134e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80134ec:	2b00      	cmp	r3, #0
 80134ee:	d00a      	beq.n	8013506 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80134f0:	4b65      	ldr	r3, [pc, #404]	; (8013688 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80134f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80134f6:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80134fa:	687b      	ldr	r3, [r7, #4]
 80134fc:	6a1b      	ldr	r3, [r3, #32]
 80134fe:	4962      	ldr	r1, [pc, #392]	; (8013688 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8013500:	4313      	orrs	r3, r2
 8013502:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8013506:	687b      	ldr	r3, [r7, #4]
 8013508:	681b      	ldr	r3, [r3, #0]
 801350a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801350e:	2b00      	cmp	r3, #0
 8013510:	d00a      	beq.n	8013528 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8013512:	4b5d      	ldr	r3, [pc, #372]	; (8013688 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8013514:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8013518:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 801351c:	687b      	ldr	r3, [r7, #4]
 801351e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013520:	4959      	ldr	r1, [pc, #356]	; (8013688 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8013522:	4313      	orrs	r3, r2
 8013524:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8013528:	687b      	ldr	r3, [r7, #4]
 801352a:	681b      	ldr	r3, [r3, #0]
 801352c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8013530:	2b00      	cmp	r3, #0
 8013532:	d00a      	beq.n	801354a <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8013534:	4b54      	ldr	r3, [pc, #336]	; (8013688 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8013536:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801353a:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 801353e:	687b      	ldr	r3, [r7, #4]
 8013540:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8013542:	4951      	ldr	r1, [pc, #324]	; (8013688 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8013544:	4313      	orrs	r3, r2
 8013546:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 801354a:	687b      	ldr	r3, [r7, #4]
 801354c:	681b      	ldr	r3, [r3, #0]
 801354e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8013552:	2b00      	cmp	r3, #0
 8013554:	d015      	beq.n	8013582 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8013556:	4b4c      	ldr	r3, [pc, #304]	; (8013688 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8013558:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801355c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8013560:	687b      	ldr	r3, [r7, #4]
 8013562:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013564:	4948      	ldr	r1, [pc, #288]	; (8013688 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8013566:	4313      	orrs	r3, r2
 8013568:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 801356c:	687b      	ldr	r3, [r7, #4]
 801356e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013570:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8013574:	d105      	bne.n	8013582 <HAL_RCCEx_PeriphCLKConfig+0x2da>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8013576:	4b44      	ldr	r3, [pc, #272]	; (8013688 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8013578:	68db      	ldr	r3, [r3, #12]
 801357a:	4a43      	ldr	r2, [pc, #268]	; (8013688 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 801357c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8013580:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8013582:	687b      	ldr	r3, [r7, #4]
 8013584:	681b      	ldr	r3, [r3, #0]
 8013586:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 801358a:	2b00      	cmp	r3, #0
 801358c:	d015      	beq.n	80135ba <HAL_RCCEx_PeriphCLKConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 801358e:	4b3e      	ldr	r3, [pc, #248]	; (8013688 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8013590:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8013594:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8013598:	687b      	ldr	r3, [r7, #4]
 801359a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801359c:	493a      	ldr	r1, [pc, #232]	; (8013688 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 801359e:	4313      	orrs	r3, r2
 80135a0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80135a4:	687b      	ldr	r3, [r7, #4]
 80135a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80135a8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80135ac:	d105      	bne.n	80135ba <HAL_RCCEx_PeriphCLKConfig+0x312>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80135ae:	4b36      	ldr	r3, [pc, #216]	; (8013688 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80135b0:	68db      	ldr	r3, [r3, #12]
 80135b2:	4a35      	ldr	r2, [pc, #212]	; (8013688 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80135b4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80135b8:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80135ba:	687b      	ldr	r3, [r7, #4]
 80135bc:	681b      	ldr	r3, [r3, #0]
 80135be:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80135c2:	2b00      	cmp	r3, #0
 80135c4:	d015      	beq.n	80135f2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80135c6:	4b30      	ldr	r3, [pc, #192]	; (8013688 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80135c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80135cc:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80135d0:	687b      	ldr	r3, [r7, #4]
 80135d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80135d4:	492c      	ldr	r1, [pc, #176]	; (8013688 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80135d6:	4313      	orrs	r3, r2
 80135d8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80135dc:	687b      	ldr	r3, [r7, #4]
 80135de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80135e0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80135e4:	d105      	bne.n	80135f2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80135e6:	4b28      	ldr	r3, [pc, #160]	; (8013688 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80135e8:	68db      	ldr	r3, [r3, #12]
 80135ea:	4a27      	ldr	r2, [pc, #156]	; (8013688 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80135ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80135f0:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80135f2:	687b      	ldr	r3, [r7, #4]
 80135f4:	681b      	ldr	r3, [r3, #0]
 80135f6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80135fa:	2b00      	cmp	r3, #0
 80135fc:	d015      	beq.n	801362a <HAL_RCCEx_PeriphCLKConfig+0x382>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80135fe:	4b22      	ldr	r3, [pc, #136]	; (8013688 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8013600:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8013604:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8013608:	687b      	ldr	r3, [r7, #4]
 801360a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801360c:	491e      	ldr	r1, [pc, #120]	; (8013688 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 801360e:	4313      	orrs	r3, r2
 8013610:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8013614:	687b      	ldr	r3, [r7, #4]
 8013616:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013618:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 801361c:	d105      	bne.n	801362a <HAL_RCCEx_PeriphCLKConfig+0x382>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 801361e:	4b1a      	ldr	r3, [pc, #104]	; (8013688 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8013620:	68db      	ldr	r3, [r3, #12]
 8013622:	4a19      	ldr	r2, [pc, #100]	; (8013688 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8013624:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8013628:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 801362a:	687b      	ldr	r3, [r7, #4]
 801362c:	681b      	ldr	r3, [r3, #0]
 801362e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8013632:	2b00      	cmp	r3, #0
 8013634:	d015      	beq.n	8013662 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8013636:	4b14      	ldr	r3, [pc, #80]	; (8013688 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8013638:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801363c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8013640:	687b      	ldr	r3, [r7, #4]
 8013642:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8013644:	4910      	ldr	r1, [pc, #64]	; (8013688 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8013646:	4313      	orrs	r3, r2
 8013648:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 801364c:	687b      	ldr	r3, [r7, #4]
 801364e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8013650:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8013654:	d105      	bne.n	8013662 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8013656:	4b0c      	ldr	r3, [pc, #48]	; (8013688 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8013658:	68db      	ldr	r3, [r3, #12]
 801365a:	4a0b      	ldr	r2, [pc, #44]	; (8013688 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 801365c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8013660:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8013662:	687b      	ldr	r3, [r7, #4]
 8013664:	681b      	ldr	r3, [r3, #0]
 8013666:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 801366a:	2b00      	cmp	r3, #0
 801366c:	d018      	beq.n	80136a0 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 801366e:	4b06      	ldr	r3, [pc, #24]	; (8013688 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8013670:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8013674:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8013678:	687b      	ldr	r3, [r7, #4]
 801367a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801367c:	4902      	ldr	r1, [pc, #8]	; (8013688 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 801367e:	4313      	orrs	r3, r2
 8013680:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8013684:	687b      	ldr	r3, [r7, #4]
 8013686:	e001      	b.n	801368c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8013688:	40021000 	.word	0x40021000
 801368c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801368e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8013692:	d105      	bne.n	80136a0 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8013694:	4b21      	ldr	r3, [pc, #132]	; (801371c <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8013696:	68db      	ldr	r3, [r3, #12]
 8013698:	4a20      	ldr	r2, [pc, #128]	; (801371c <HAL_RCCEx_PeriphCLKConfig+0x474>)
 801369a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 801369e:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80136a0:	687b      	ldr	r3, [r7, #4]
 80136a2:	681b      	ldr	r3, [r3, #0]
 80136a4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80136a8:	2b00      	cmp	r3, #0
 80136aa:	d015      	beq.n	80136d8 <HAL_RCCEx_PeriphCLKConfig+0x430>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80136ac:	4b1b      	ldr	r3, [pc, #108]	; (801371c <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80136ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80136b2:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 80136b6:	687b      	ldr	r3, [r7, #4]
 80136b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80136ba:	4918      	ldr	r1, [pc, #96]	; (801371c <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80136bc:	4313      	orrs	r3, r2
 80136be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80136c2:	687b      	ldr	r3, [r7, #4]
 80136c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80136c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80136ca:	d105      	bne.n	80136d8 <HAL_RCCEx_PeriphCLKConfig+0x430>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80136cc:	4b13      	ldr	r3, [pc, #76]	; (801371c <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80136ce:	68db      	ldr	r3, [r3, #12]
 80136d0:	4a12      	ldr	r2, [pc, #72]	; (801371c <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80136d2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80136d6:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80136d8:	687b      	ldr	r3, [r7, #4]
 80136da:	681b      	ldr	r3, [r3, #0]
 80136dc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80136e0:	2b00      	cmp	r3, #0
 80136e2:	d015      	beq.n	8013710 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80136e4:	4b0d      	ldr	r3, [pc, #52]	; (801371c <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80136e6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80136ea:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80136ee:	687b      	ldr	r3, [r7, #4]
 80136f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80136f2:	490a      	ldr	r1, [pc, #40]	; (801371c <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80136f4:	4313      	orrs	r3, r2
 80136f6:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80136fa:	687b      	ldr	r3, [r7, #4]
 80136fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80136fe:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8013702:	d105      	bne.n	8013710 <HAL_RCCEx_PeriphCLKConfig+0x468>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8013704:	4b05      	ldr	r3, [pc, #20]	; (801371c <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8013706:	68db      	ldr	r3, [r3, #12]
 8013708:	4a04      	ldr	r2, [pc, #16]	; (801371c <HAL_RCCEx_PeriphCLKConfig+0x474>)
 801370a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801370e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8013710:	7cbb      	ldrb	r3, [r7, #18]
}
 8013712:	4618      	mov	r0, r3
 8013714:	3718      	adds	r7, #24
 8013716:	46bd      	mov	sp, r7
 8013718:	bd80      	pop	{r7, pc}
 801371a:	bf00      	nop
 801371c:	40021000 	.word	0x40021000

08013720 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8013720:	b580      	push	{r7, lr}
 8013722:	b084      	sub	sp, #16
 8013724:	af00      	add	r7, sp, #0
 8013726:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8013728:	687b      	ldr	r3, [r7, #4]
 801372a:	2b00      	cmp	r3, #0
 801372c:	d101      	bne.n	8013732 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 801372e:	2301      	movs	r3, #1
 8013730:	e09d      	b.n	801386e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8013732:	687b      	ldr	r3, [r7, #4]
 8013734:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013736:	2b00      	cmp	r3, #0
 8013738:	d108      	bne.n	801374c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 801373a:	687b      	ldr	r3, [r7, #4]
 801373c:	685b      	ldr	r3, [r3, #4]
 801373e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8013742:	d009      	beq.n	8013758 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8013744:	687b      	ldr	r3, [r7, #4]
 8013746:	2200      	movs	r2, #0
 8013748:	61da      	str	r2, [r3, #28]
 801374a:	e005      	b.n	8013758 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 801374c:	687b      	ldr	r3, [r7, #4]
 801374e:	2200      	movs	r2, #0
 8013750:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8013752:	687b      	ldr	r3, [r7, #4]
 8013754:	2200      	movs	r2, #0
 8013756:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8013758:	687b      	ldr	r3, [r7, #4]
 801375a:	2200      	movs	r2, #0
 801375c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 801375e:	687b      	ldr	r3, [r7, #4]
 8013760:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8013764:	b2db      	uxtb	r3, r3
 8013766:	2b00      	cmp	r3, #0
 8013768:	d106      	bne.n	8013778 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 801376a:	687b      	ldr	r3, [r7, #4]
 801376c:	2200      	movs	r2, #0
 801376e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8013772:	6878      	ldr	r0, [r7, #4]
 8013774:	f7fa ffe4 	bl	800e740 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8013778:	687b      	ldr	r3, [r7, #4]
 801377a:	2202      	movs	r2, #2
 801377c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8013780:	687b      	ldr	r3, [r7, #4]
 8013782:	681b      	ldr	r3, [r3, #0]
 8013784:	681a      	ldr	r2, [r3, #0]
 8013786:	687b      	ldr	r3, [r7, #4]
 8013788:	681b      	ldr	r3, [r3, #0]
 801378a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 801378e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8013790:	687b      	ldr	r3, [r7, #4]
 8013792:	68db      	ldr	r3, [r3, #12]
 8013794:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8013798:	d902      	bls.n	80137a0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 801379a:	2300      	movs	r3, #0
 801379c:	60fb      	str	r3, [r7, #12]
 801379e:	e002      	b.n	80137a6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80137a0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80137a4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80137a6:	687b      	ldr	r3, [r7, #4]
 80137a8:	68db      	ldr	r3, [r3, #12]
 80137aa:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80137ae:	d007      	beq.n	80137c0 <HAL_SPI_Init+0xa0>
 80137b0:	687b      	ldr	r3, [r7, #4]
 80137b2:	68db      	ldr	r3, [r3, #12]
 80137b4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80137b8:	d002      	beq.n	80137c0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80137ba:	687b      	ldr	r3, [r7, #4]
 80137bc:	2200      	movs	r2, #0
 80137be:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80137c0:	687b      	ldr	r3, [r7, #4]
 80137c2:	685b      	ldr	r3, [r3, #4]
 80137c4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80137c8:	687b      	ldr	r3, [r7, #4]
 80137ca:	689b      	ldr	r3, [r3, #8]
 80137cc:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80137d0:	431a      	orrs	r2, r3
 80137d2:	687b      	ldr	r3, [r7, #4]
 80137d4:	691b      	ldr	r3, [r3, #16]
 80137d6:	f003 0302 	and.w	r3, r3, #2
 80137da:	431a      	orrs	r2, r3
 80137dc:	687b      	ldr	r3, [r7, #4]
 80137de:	695b      	ldr	r3, [r3, #20]
 80137e0:	f003 0301 	and.w	r3, r3, #1
 80137e4:	431a      	orrs	r2, r3
 80137e6:	687b      	ldr	r3, [r7, #4]
 80137e8:	699b      	ldr	r3, [r3, #24]
 80137ea:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80137ee:	431a      	orrs	r2, r3
 80137f0:	687b      	ldr	r3, [r7, #4]
 80137f2:	69db      	ldr	r3, [r3, #28]
 80137f4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80137f8:	431a      	orrs	r2, r3
 80137fa:	687b      	ldr	r3, [r7, #4]
 80137fc:	6a1b      	ldr	r3, [r3, #32]
 80137fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8013802:	ea42 0103 	orr.w	r1, r2, r3
 8013806:	687b      	ldr	r3, [r7, #4]
 8013808:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801380a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 801380e:	687b      	ldr	r3, [r7, #4]
 8013810:	681b      	ldr	r3, [r3, #0]
 8013812:	430a      	orrs	r2, r1
 8013814:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8013816:	687b      	ldr	r3, [r7, #4]
 8013818:	699b      	ldr	r3, [r3, #24]
 801381a:	0c1b      	lsrs	r3, r3, #16
 801381c:	f003 0204 	and.w	r2, r3, #4
 8013820:	687b      	ldr	r3, [r7, #4]
 8013822:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013824:	f003 0310 	and.w	r3, r3, #16
 8013828:	431a      	orrs	r2, r3
 801382a:	687b      	ldr	r3, [r7, #4]
 801382c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801382e:	f003 0308 	and.w	r3, r3, #8
 8013832:	431a      	orrs	r2, r3
 8013834:	687b      	ldr	r3, [r7, #4]
 8013836:	68db      	ldr	r3, [r3, #12]
 8013838:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 801383c:	ea42 0103 	orr.w	r1, r2, r3
 8013840:	68fb      	ldr	r3, [r7, #12]
 8013842:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8013846:	687b      	ldr	r3, [r7, #4]
 8013848:	681b      	ldr	r3, [r3, #0]
 801384a:	430a      	orrs	r2, r1
 801384c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 801384e:	687b      	ldr	r3, [r7, #4]
 8013850:	681b      	ldr	r3, [r3, #0]
 8013852:	69da      	ldr	r2, [r3, #28]
 8013854:	687b      	ldr	r3, [r7, #4]
 8013856:	681b      	ldr	r3, [r3, #0]
 8013858:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 801385c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 801385e:	687b      	ldr	r3, [r7, #4]
 8013860:	2200      	movs	r2, #0
 8013862:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8013864:	687b      	ldr	r3, [r7, #4]
 8013866:	2201      	movs	r2, #1
 8013868:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 801386c:	2300      	movs	r3, #0
}
 801386e:	4618      	mov	r0, r3
 8013870:	3710      	adds	r7, #16
 8013872:	46bd      	mov	sp, r7
 8013874:	bd80      	pop	{r7, pc}

08013876 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8013876:	b580      	push	{r7, lr}
 8013878:	b088      	sub	sp, #32
 801387a:	af00      	add	r7, sp, #0
 801387c:	60f8      	str	r0, [r7, #12]
 801387e:	60b9      	str	r1, [r7, #8]
 8013880:	603b      	str	r3, [r7, #0]
 8013882:	4613      	mov	r3, r2
 8013884:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8013886:	2300      	movs	r3, #0
 8013888:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 801388a:	68fb      	ldr	r3, [r7, #12]
 801388c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8013890:	2b01      	cmp	r3, #1
 8013892:	d101      	bne.n	8013898 <HAL_SPI_Transmit+0x22>
 8013894:	2302      	movs	r3, #2
 8013896:	e158      	b.n	8013b4a <HAL_SPI_Transmit+0x2d4>
 8013898:	68fb      	ldr	r3, [r7, #12]
 801389a:	2201      	movs	r2, #1
 801389c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80138a0:	f7fb f9aa 	bl	800ebf8 <HAL_GetTick>
 80138a4:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80138a6:	88fb      	ldrh	r3, [r7, #6]
 80138a8:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80138aa:	68fb      	ldr	r3, [r7, #12]
 80138ac:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80138b0:	b2db      	uxtb	r3, r3
 80138b2:	2b01      	cmp	r3, #1
 80138b4:	d002      	beq.n	80138bc <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80138b6:	2302      	movs	r3, #2
 80138b8:	77fb      	strb	r3, [r7, #31]
    goto error;
 80138ba:	e13d      	b.n	8013b38 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 80138bc:	68bb      	ldr	r3, [r7, #8]
 80138be:	2b00      	cmp	r3, #0
 80138c0:	d002      	beq.n	80138c8 <HAL_SPI_Transmit+0x52>
 80138c2:	88fb      	ldrh	r3, [r7, #6]
 80138c4:	2b00      	cmp	r3, #0
 80138c6:	d102      	bne.n	80138ce <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80138c8:	2301      	movs	r3, #1
 80138ca:	77fb      	strb	r3, [r7, #31]
    goto error;
 80138cc:	e134      	b.n	8013b38 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80138ce:	68fb      	ldr	r3, [r7, #12]
 80138d0:	2203      	movs	r2, #3
 80138d2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80138d6:	68fb      	ldr	r3, [r7, #12]
 80138d8:	2200      	movs	r2, #0
 80138da:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80138dc:	68fb      	ldr	r3, [r7, #12]
 80138de:	68ba      	ldr	r2, [r7, #8]
 80138e0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80138e2:	68fb      	ldr	r3, [r7, #12]
 80138e4:	88fa      	ldrh	r2, [r7, #6]
 80138e6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80138e8:	68fb      	ldr	r3, [r7, #12]
 80138ea:	88fa      	ldrh	r2, [r7, #6]
 80138ec:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80138ee:	68fb      	ldr	r3, [r7, #12]
 80138f0:	2200      	movs	r2, #0
 80138f2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80138f4:	68fb      	ldr	r3, [r7, #12]
 80138f6:	2200      	movs	r2, #0
 80138f8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 80138fc:	68fb      	ldr	r3, [r7, #12]
 80138fe:	2200      	movs	r2, #0
 8013900:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8013904:	68fb      	ldr	r3, [r7, #12]
 8013906:	2200      	movs	r2, #0
 8013908:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 801390a:	68fb      	ldr	r3, [r7, #12]
 801390c:	2200      	movs	r2, #0
 801390e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8013910:	68fb      	ldr	r3, [r7, #12]
 8013912:	689b      	ldr	r3, [r3, #8]
 8013914:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8013918:	d10f      	bne.n	801393a <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 801391a:	68fb      	ldr	r3, [r7, #12]
 801391c:	681b      	ldr	r3, [r3, #0]
 801391e:	681a      	ldr	r2, [r3, #0]
 8013920:	68fb      	ldr	r3, [r7, #12]
 8013922:	681b      	ldr	r3, [r3, #0]
 8013924:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8013928:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 801392a:	68fb      	ldr	r3, [r7, #12]
 801392c:	681b      	ldr	r3, [r3, #0]
 801392e:	681a      	ldr	r2, [r3, #0]
 8013930:	68fb      	ldr	r3, [r7, #12]
 8013932:	681b      	ldr	r3, [r3, #0]
 8013934:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8013938:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 801393a:	68fb      	ldr	r3, [r7, #12]
 801393c:	681b      	ldr	r3, [r3, #0]
 801393e:	681b      	ldr	r3, [r3, #0]
 8013940:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8013944:	2b40      	cmp	r3, #64	; 0x40
 8013946:	d007      	beq.n	8013958 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8013948:	68fb      	ldr	r3, [r7, #12]
 801394a:	681b      	ldr	r3, [r3, #0]
 801394c:	681a      	ldr	r2, [r3, #0]
 801394e:	68fb      	ldr	r3, [r7, #12]
 8013950:	681b      	ldr	r3, [r3, #0]
 8013952:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8013956:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8013958:	68fb      	ldr	r3, [r7, #12]
 801395a:	68db      	ldr	r3, [r3, #12]
 801395c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8013960:	d94b      	bls.n	80139fa <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8013962:	68fb      	ldr	r3, [r7, #12]
 8013964:	685b      	ldr	r3, [r3, #4]
 8013966:	2b00      	cmp	r3, #0
 8013968:	d002      	beq.n	8013970 <HAL_SPI_Transmit+0xfa>
 801396a:	8afb      	ldrh	r3, [r7, #22]
 801396c:	2b01      	cmp	r3, #1
 801396e:	d13e      	bne.n	80139ee <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8013970:	68fb      	ldr	r3, [r7, #12]
 8013972:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013974:	881a      	ldrh	r2, [r3, #0]
 8013976:	68fb      	ldr	r3, [r7, #12]
 8013978:	681b      	ldr	r3, [r3, #0]
 801397a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 801397c:	68fb      	ldr	r3, [r7, #12]
 801397e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013980:	1c9a      	adds	r2, r3, #2
 8013982:	68fb      	ldr	r3, [r7, #12]
 8013984:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8013986:	68fb      	ldr	r3, [r7, #12]
 8013988:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 801398a:	b29b      	uxth	r3, r3
 801398c:	3b01      	subs	r3, #1
 801398e:	b29a      	uxth	r2, r3
 8013990:	68fb      	ldr	r3, [r7, #12]
 8013992:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8013994:	e02b      	b.n	80139ee <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8013996:	68fb      	ldr	r3, [r7, #12]
 8013998:	681b      	ldr	r3, [r3, #0]
 801399a:	689b      	ldr	r3, [r3, #8]
 801399c:	f003 0302 	and.w	r3, r3, #2
 80139a0:	2b02      	cmp	r3, #2
 80139a2:	d112      	bne.n	80139ca <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80139a4:	68fb      	ldr	r3, [r7, #12]
 80139a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80139a8:	881a      	ldrh	r2, [r3, #0]
 80139aa:	68fb      	ldr	r3, [r7, #12]
 80139ac:	681b      	ldr	r3, [r3, #0]
 80139ae:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80139b0:	68fb      	ldr	r3, [r7, #12]
 80139b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80139b4:	1c9a      	adds	r2, r3, #2
 80139b6:	68fb      	ldr	r3, [r7, #12]
 80139b8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80139ba:	68fb      	ldr	r3, [r7, #12]
 80139bc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80139be:	b29b      	uxth	r3, r3
 80139c0:	3b01      	subs	r3, #1
 80139c2:	b29a      	uxth	r2, r3
 80139c4:	68fb      	ldr	r3, [r7, #12]
 80139c6:	87da      	strh	r2, [r3, #62]	; 0x3e
 80139c8:	e011      	b.n	80139ee <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80139ca:	f7fb f915 	bl	800ebf8 <HAL_GetTick>
 80139ce:	4602      	mov	r2, r0
 80139d0:	69bb      	ldr	r3, [r7, #24]
 80139d2:	1ad3      	subs	r3, r2, r3
 80139d4:	683a      	ldr	r2, [r7, #0]
 80139d6:	429a      	cmp	r2, r3
 80139d8:	d803      	bhi.n	80139e2 <HAL_SPI_Transmit+0x16c>
 80139da:	683b      	ldr	r3, [r7, #0]
 80139dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80139e0:	d102      	bne.n	80139e8 <HAL_SPI_Transmit+0x172>
 80139e2:	683b      	ldr	r3, [r7, #0]
 80139e4:	2b00      	cmp	r3, #0
 80139e6:	d102      	bne.n	80139ee <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 80139e8:	2303      	movs	r3, #3
 80139ea:	77fb      	strb	r3, [r7, #31]
          goto error;
 80139ec:	e0a4      	b.n	8013b38 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 80139ee:	68fb      	ldr	r3, [r7, #12]
 80139f0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80139f2:	b29b      	uxth	r3, r3
 80139f4:	2b00      	cmp	r3, #0
 80139f6:	d1ce      	bne.n	8013996 <HAL_SPI_Transmit+0x120>
 80139f8:	e07c      	b.n	8013af4 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80139fa:	68fb      	ldr	r3, [r7, #12]
 80139fc:	685b      	ldr	r3, [r3, #4]
 80139fe:	2b00      	cmp	r3, #0
 8013a00:	d002      	beq.n	8013a08 <HAL_SPI_Transmit+0x192>
 8013a02:	8afb      	ldrh	r3, [r7, #22]
 8013a04:	2b01      	cmp	r3, #1
 8013a06:	d170      	bne.n	8013aea <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8013a08:	68fb      	ldr	r3, [r7, #12]
 8013a0a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8013a0c:	b29b      	uxth	r3, r3
 8013a0e:	2b01      	cmp	r3, #1
 8013a10:	d912      	bls.n	8013a38 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8013a12:	68fb      	ldr	r3, [r7, #12]
 8013a14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013a16:	881a      	ldrh	r2, [r3, #0]
 8013a18:	68fb      	ldr	r3, [r7, #12]
 8013a1a:	681b      	ldr	r3, [r3, #0]
 8013a1c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8013a1e:	68fb      	ldr	r3, [r7, #12]
 8013a20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013a22:	1c9a      	adds	r2, r3, #2
 8013a24:	68fb      	ldr	r3, [r7, #12]
 8013a26:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8013a28:	68fb      	ldr	r3, [r7, #12]
 8013a2a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8013a2c:	b29b      	uxth	r3, r3
 8013a2e:	3b02      	subs	r3, #2
 8013a30:	b29a      	uxth	r2, r3
 8013a32:	68fb      	ldr	r3, [r7, #12]
 8013a34:	87da      	strh	r2, [r3, #62]	; 0x3e
 8013a36:	e058      	b.n	8013aea <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8013a38:	68fb      	ldr	r3, [r7, #12]
 8013a3a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8013a3c:	68fb      	ldr	r3, [r7, #12]
 8013a3e:	681b      	ldr	r3, [r3, #0]
 8013a40:	330c      	adds	r3, #12
 8013a42:	7812      	ldrb	r2, [r2, #0]
 8013a44:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8013a46:	68fb      	ldr	r3, [r7, #12]
 8013a48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013a4a:	1c5a      	adds	r2, r3, #1
 8013a4c:	68fb      	ldr	r3, [r7, #12]
 8013a4e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8013a50:	68fb      	ldr	r3, [r7, #12]
 8013a52:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8013a54:	b29b      	uxth	r3, r3
 8013a56:	3b01      	subs	r3, #1
 8013a58:	b29a      	uxth	r2, r3
 8013a5a:	68fb      	ldr	r3, [r7, #12]
 8013a5c:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8013a5e:	e044      	b.n	8013aea <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8013a60:	68fb      	ldr	r3, [r7, #12]
 8013a62:	681b      	ldr	r3, [r3, #0]
 8013a64:	689b      	ldr	r3, [r3, #8]
 8013a66:	f003 0302 	and.w	r3, r3, #2
 8013a6a:	2b02      	cmp	r3, #2
 8013a6c:	d12b      	bne.n	8013ac6 <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8013a6e:	68fb      	ldr	r3, [r7, #12]
 8013a70:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8013a72:	b29b      	uxth	r3, r3
 8013a74:	2b01      	cmp	r3, #1
 8013a76:	d912      	bls.n	8013a9e <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8013a78:	68fb      	ldr	r3, [r7, #12]
 8013a7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013a7c:	881a      	ldrh	r2, [r3, #0]
 8013a7e:	68fb      	ldr	r3, [r7, #12]
 8013a80:	681b      	ldr	r3, [r3, #0]
 8013a82:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8013a84:	68fb      	ldr	r3, [r7, #12]
 8013a86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013a88:	1c9a      	adds	r2, r3, #2
 8013a8a:	68fb      	ldr	r3, [r7, #12]
 8013a8c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8013a8e:	68fb      	ldr	r3, [r7, #12]
 8013a90:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8013a92:	b29b      	uxth	r3, r3
 8013a94:	3b02      	subs	r3, #2
 8013a96:	b29a      	uxth	r2, r3
 8013a98:	68fb      	ldr	r3, [r7, #12]
 8013a9a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8013a9c:	e025      	b.n	8013aea <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8013a9e:	68fb      	ldr	r3, [r7, #12]
 8013aa0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8013aa2:	68fb      	ldr	r3, [r7, #12]
 8013aa4:	681b      	ldr	r3, [r3, #0]
 8013aa6:	330c      	adds	r3, #12
 8013aa8:	7812      	ldrb	r2, [r2, #0]
 8013aaa:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8013aac:	68fb      	ldr	r3, [r7, #12]
 8013aae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013ab0:	1c5a      	adds	r2, r3, #1
 8013ab2:	68fb      	ldr	r3, [r7, #12]
 8013ab4:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8013ab6:	68fb      	ldr	r3, [r7, #12]
 8013ab8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8013aba:	b29b      	uxth	r3, r3
 8013abc:	3b01      	subs	r3, #1
 8013abe:	b29a      	uxth	r2, r3
 8013ac0:	68fb      	ldr	r3, [r7, #12]
 8013ac2:	87da      	strh	r2, [r3, #62]	; 0x3e
 8013ac4:	e011      	b.n	8013aea <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8013ac6:	f7fb f897 	bl	800ebf8 <HAL_GetTick>
 8013aca:	4602      	mov	r2, r0
 8013acc:	69bb      	ldr	r3, [r7, #24]
 8013ace:	1ad3      	subs	r3, r2, r3
 8013ad0:	683a      	ldr	r2, [r7, #0]
 8013ad2:	429a      	cmp	r2, r3
 8013ad4:	d803      	bhi.n	8013ade <HAL_SPI_Transmit+0x268>
 8013ad6:	683b      	ldr	r3, [r7, #0]
 8013ad8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013adc:	d102      	bne.n	8013ae4 <HAL_SPI_Transmit+0x26e>
 8013ade:	683b      	ldr	r3, [r7, #0]
 8013ae0:	2b00      	cmp	r3, #0
 8013ae2:	d102      	bne.n	8013aea <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8013ae4:	2303      	movs	r3, #3
 8013ae6:	77fb      	strb	r3, [r7, #31]
          goto error;
 8013ae8:	e026      	b.n	8013b38 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8013aea:	68fb      	ldr	r3, [r7, #12]
 8013aec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8013aee:	b29b      	uxth	r3, r3
 8013af0:	2b00      	cmp	r3, #0
 8013af2:	d1b5      	bne.n	8013a60 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8013af4:	69ba      	ldr	r2, [r7, #24]
 8013af6:	6839      	ldr	r1, [r7, #0]
 8013af8:	68f8      	ldr	r0, [r7, #12]
 8013afa:	f000 fc6f 	bl	80143dc <SPI_EndRxTxTransaction>
 8013afe:	4603      	mov	r3, r0
 8013b00:	2b00      	cmp	r3, #0
 8013b02:	d002      	beq.n	8013b0a <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8013b04:	68fb      	ldr	r3, [r7, #12]
 8013b06:	2220      	movs	r2, #32
 8013b08:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8013b0a:	68fb      	ldr	r3, [r7, #12]
 8013b0c:	689b      	ldr	r3, [r3, #8]
 8013b0e:	2b00      	cmp	r3, #0
 8013b10:	d10a      	bne.n	8013b28 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8013b12:	2300      	movs	r3, #0
 8013b14:	613b      	str	r3, [r7, #16]
 8013b16:	68fb      	ldr	r3, [r7, #12]
 8013b18:	681b      	ldr	r3, [r3, #0]
 8013b1a:	68db      	ldr	r3, [r3, #12]
 8013b1c:	613b      	str	r3, [r7, #16]
 8013b1e:	68fb      	ldr	r3, [r7, #12]
 8013b20:	681b      	ldr	r3, [r3, #0]
 8013b22:	689b      	ldr	r3, [r3, #8]
 8013b24:	613b      	str	r3, [r7, #16]
 8013b26:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8013b28:	68fb      	ldr	r3, [r7, #12]
 8013b2a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8013b2c:	2b00      	cmp	r3, #0
 8013b2e:	d002      	beq.n	8013b36 <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8013b30:	2301      	movs	r3, #1
 8013b32:	77fb      	strb	r3, [r7, #31]
 8013b34:	e000      	b.n	8013b38 <HAL_SPI_Transmit+0x2c2>
  }

error:
 8013b36:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8013b38:	68fb      	ldr	r3, [r7, #12]
 8013b3a:	2201      	movs	r2, #1
 8013b3c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8013b40:	68fb      	ldr	r3, [r7, #12]
 8013b42:	2200      	movs	r2, #0
 8013b44:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8013b48:	7ffb      	ldrb	r3, [r7, #31]
}
 8013b4a:	4618      	mov	r0, r3
 8013b4c:	3720      	adds	r7, #32
 8013b4e:	46bd      	mov	sp, r7
 8013b50:	bd80      	pop	{r7, pc}

08013b52 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8013b52:	b580      	push	{r7, lr}
 8013b54:	b08a      	sub	sp, #40	; 0x28
 8013b56:	af00      	add	r7, sp, #0
 8013b58:	60f8      	str	r0, [r7, #12]
 8013b5a:	60b9      	str	r1, [r7, #8]
 8013b5c:	607a      	str	r2, [r7, #4]
 8013b5e:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8013b60:	2301      	movs	r3, #1
 8013b62:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8013b64:	2300      	movs	r3, #0
 8013b66:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8013b6a:	68fb      	ldr	r3, [r7, #12]
 8013b6c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8013b70:	2b01      	cmp	r3, #1
 8013b72:	d101      	bne.n	8013b78 <HAL_SPI_TransmitReceive+0x26>
 8013b74:	2302      	movs	r3, #2
 8013b76:	e1fb      	b.n	8013f70 <HAL_SPI_TransmitReceive+0x41e>
 8013b78:	68fb      	ldr	r3, [r7, #12]
 8013b7a:	2201      	movs	r2, #1
 8013b7c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8013b80:	f7fb f83a 	bl	800ebf8 <HAL_GetTick>
 8013b84:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8013b86:	68fb      	ldr	r3, [r7, #12]
 8013b88:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8013b8c:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8013b8e:	68fb      	ldr	r3, [r7, #12]
 8013b90:	685b      	ldr	r3, [r3, #4]
 8013b92:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8013b94:	887b      	ldrh	r3, [r7, #2]
 8013b96:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8013b98:	887b      	ldrh	r3, [r7, #2]
 8013b9a:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8013b9c:	7efb      	ldrb	r3, [r7, #27]
 8013b9e:	2b01      	cmp	r3, #1
 8013ba0:	d00e      	beq.n	8013bc0 <HAL_SPI_TransmitReceive+0x6e>
 8013ba2:	697b      	ldr	r3, [r7, #20]
 8013ba4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8013ba8:	d106      	bne.n	8013bb8 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8013baa:	68fb      	ldr	r3, [r7, #12]
 8013bac:	689b      	ldr	r3, [r3, #8]
 8013bae:	2b00      	cmp	r3, #0
 8013bb0:	d102      	bne.n	8013bb8 <HAL_SPI_TransmitReceive+0x66>
 8013bb2:	7efb      	ldrb	r3, [r7, #27]
 8013bb4:	2b04      	cmp	r3, #4
 8013bb6:	d003      	beq.n	8013bc0 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8013bb8:	2302      	movs	r3, #2
 8013bba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8013bbe:	e1cd      	b.n	8013f5c <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8013bc0:	68bb      	ldr	r3, [r7, #8]
 8013bc2:	2b00      	cmp	r3, #0
 8013bc4:	d005      	beq.n	8013bd2 <HAL_SPI_TransmitReceive+0x80>
 8013bc6:	687b      	ldr	r3, [r7, #4]
 8013bc8:	2b00      	cmp	r3, #0
 8013bca:	d002      	beq.n	8013bd2 <HAL_SPI_TransmitReceive+0x80>
 8013bcc:	887b      	ldrh	r3, [r7, #2]
 8013bce:	2b00      	cmp	r3, #0
 8013bd0:	d103      	bne.n	8013bda <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8013bd2:	2301      	movs	r3, #1
 8013bd4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8013bd8:	e1c0      	b.n	8013f5c <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8013bda:	68fb      	ldr	r3, [r7, #12]
 8013bdc:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8013be0:	b2db      	uxtb	r3, r3
 8013be2:	2b04      	cmp	r3, #4
 8013be4:	d003      	beq.n	8013bee <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8013be6:	68fb      	ldr	r3, [r7, #12]
 8013be8:	2205      	movs	r2, #5
 8013bea:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8013bee:	68fb      	ldr	r3, [r7, #12]
 8013bf0:	2200      	movs	r2, #0
 8013bf2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8013bf4:	68fb      	ldr	r3, [r7, #12]
 8013bf6:	687a      	ldr	r2, [r7, #4]
 8013bf8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8013bfa:	68fb      	ldr	r3, [r7, #12]
 8013bfc:	887a      	ldrh	r2, [r7, #2]
 8013bfe:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8013c02:	68fb      	ldr	r3, [r7, #12]
 8013c04:	887a      	ldrh	r2, [r7, #2]
 8013c06:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8013c0a:	68fb      	ldr	r3, [r7, #12]
 8013c0c:	68ba      	ldr	r2, [r7, #8]
 8013c0e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8013c10:	68fb      	ldr	r3, [r7, #12]
 8013c12:	887a      	ldrh	r2, [r7, #2]
 8013c14:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8013c16:	68fb      	ldr	r3, [r7, #12]
 8013c18:	887a      	ldrh	r2, [r7, #2]
 8013c1a:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8013c1c:	68fb      	ldr	r3, [r7, #12]
 8013c1e:	2200      	movs	r2, #0
 8013c20:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8013c22:	68fb      	ldr	r3, [r7, #12]
 8013c24:	2200      	movs	r2, #0
 8013c26:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8013c28:	68fb      	ldr	r3, [r7, #12]
 8013c2a:	68db      	ldr	r3, [r3, #12]
 8013c2c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8013c30:	d802      	bhi.n	8013c38 <HAL_SPI_TransmitReceive+0xe6>
 8013c32:	8a3b      	ldrh	r3, [r7, #16]
 8013c34:	2b01      	cmp	r3, #1
 8013c36:	d908      	bls.n	8013c4a <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8013c38:	68fb      	ldr	r3, [r7, #12]
 8013c3a:	681b      	ldr	r3, [r3, #0]
 8013c3c:	685a      	ldr	r2, [r3, #4]
 8013c3e:	68fb      	ldr	r3, [r7, #12]
 8013c40:	681b      	ldr	r3, [r3, #0]
 8013c42:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8013c46:	605a      	str	r2, [r3, #4]
 8013c48:	e007      	b.n	8013c5a <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8013c4a:	68fb      	ldr	r3, [r7, #12]
 8013c4c:	681b      	ldr	r3, [r3, #0]
 8013c4e:	685a      	ldr	r2, [r3, #4]
 8013c50:	68fb      	ldr	r3, [r7, #12]
 8013c52:	681b      	ldr	r3, [r3, #0]
 8013c54:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8013c58:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8013c5a:	68fb      	ldr	r3, [r7, #12]
 8013c5c:	681b      	ldr	r3, [r3, #0]
 8013c5e:	681b      	ldr	r3, [r3, #0]
 8013c60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8013c64:	2b40      	cmp	r3, #64	; 0x40
 8013c66:	d007      	beq.n	8013c78 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8013c68:	68fb      	ldr	r3, [r7, #12]
 8013c6a:	681b      	ldr	r3, [r3, #0]
 8013c6c:	681a      	ldr	r2, [r3, #0]
 8013c6e:	68fb      	ldr	r3, [r7, #12]
 8013c70:	681b      	ldr	r3, [r3, #0]
 8013c72:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8013c76:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8013c78:	68fb      	ldr	r3, [r7, #12]
 8013c7a:	68db      	ldr	r3, [r3, #12]
 8013c7c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8013c80:	d97c      	bls.n	8013d7c <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8013c82:	68fb      	ldr	r3, [r7, #12]
 8013c84:	685b      	ldr	r3, [r3, #4]
 8013c86:	2b00      	cmp	r3, #0
 8013c88:	d002      	beq.n	8013c90 <HAL_SPI_TransmitReceive+0x13e>
 8013c8a:	8a7b      	ldrh	r3, [r7, #18]
 8013c8c:	2b01      	cmp	r3, #1
 8013c8e:	d169      	bne.n	8013d64 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8013c90:	68fb      	ldr	r3, [r7, #12]
 8013c92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013c94:	881a      	ldrh	r2, [r3, #0]
 8013c96:	68fb      	ldr	r3, [r7, #12]
 8013c98:	681b      	ldr	r3, [r3, #0]
 8013c9a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8013c9c:	68fb      	ldr	r3, [r7, #12]
 8013c9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013ca0:	1c9a      	adds	r2, r3, #2
 8013ca2:	68fb      	ldr	r3, [r7, #12]
 8013ca4:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8013ca6:	68fb      	ldr	r3, [r7, #12]
 8013ca8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8013caa:	b29b      	uxth	r3, r3
 8013cac:	3b01      	subs	r3, #1
 8013cae:	b29a      	uxth	r2, r3
 8013cb0:	68fb      	ldr	r3, [r7, #12]
 8013cb2:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8013cb4:	e056      	b.n	8013d64 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8013cb6:	68fb      	ldr	r3, [r7, #12]
 8013cb8:	681b      	ldr	r3, [r3, #0]
 8013cba:	689b      	ldr	r3, [r3, #8]
 8013cbc:	f003 0302 	and.w	r3, r3, #2
 8013cc0:	2b02      	cmp	r3, #2
 8013cc2:	d11b      	bne.n	8013cfc <HAL_SPI_TransmitReceive+0x1aa>
 8013cc4:	68fb      	ldr	r3, [r7, #12]
 8013cc6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8013cc8:	b29b      	uxth	r3, r3
 8013cca:	2b00      	cmp	r3, #0
 8013ccc:	d016      	beq.n	8013cfc <HAL_SPI_TransmitReceive+0x1aa>
 8013cce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013cd0:	2b01      	cmp	r3, #1
 8013cd2:	d113      	bne.n	8013cfc <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8013cd4:	68fb      	ldr	r3, [r7, #12]
 8013cd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013cd8:	881a      	ldrh	r2, [r3, #0]
 8013cda:	68fb      	ldr	r3, [r7, #12]
 8013cdc:	681b      	ldr	r3, [r3, #0]
 8013cde:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8013ce0:	68fb      	ldr	r3, [r7, #12]
 8013ce2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013ce4:	1c9a      	adds	r2, r3, #2
 8013ce6:	68fb      	ldr	r3, [r7, #12]
 8013ce8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8013cea:	68fb      	ldr	r3, [r7, #12]
 8013cec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8013cee:	b29b      	uxth	r3, r3
 8013cf0:	3b01      	subs	r3, #1
 8013cf2:	b29a      	uxth	r2, r3
 8013cf4:	68fb      	ldr	r3, [r7, #12]
 8013cf6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8013cf8:	2300      	movs	r3, #0
 8013cfa:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8013cfc:	68fb      	ldr	r3, [r7, #12]
 8013cfe:	681b      	ldr	r3, [r3, #0]
 8013d00:	689b      	ldr	r3, [r3, #8]
 8013d02:	f003 0301 	and.w	r3, r3, #1
 8013d06:	2b01      	cmp	r3, #1
 8013d08:	d11c      	bne.n	8013d44 <HAL_SPI_TransmitReceive+0x1f2>
 8013d0a:	68fb      	ldr	r3, [r7, #12]
 8013d0c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8013d10:	b29b      	uxth	r3, r3
 8013d12:	2b00      	cmp	r3, #0
 8013d14:	d016      	beq.n	8013d44 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8013d16:	68fb      	ldr	r3, [r7, #12]
 8013d18:	681b      	ldr	r3, [r3, #0]
 8013d1a:	68da      	ldr	r2, [r3, #12]
 8013d1c:	68fb      	ldr	r3, [r7, #12]
 8013d1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013d20:	b292      	uxth	r2, r2
 8013d22:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8013d24:	68fb      	ldr	r3, [r7, #12]
 8013d26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013d28:	1c9a      	adds	r2, r3, #2
 8013d2a:	68fb      	ldr	r3, [r7, #12]
 8013d2c:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8013d2e:	68fb      	ldr	r3, [r7, #12]
 8013d30:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8013d34:	b29b      	uxth	r3, r3
 8013d36:	3b01      	subs	r3, #1
 8013d38:	b29a      	uxth	r2, r3
 8013d3a:	68fb      	ldr	r3, [r7, #12]
 8013d3c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8013d40:	2301      	movs	r3, #1
 8013d42:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8013d44:	f7fa ff58 	bl	800ebf8 <HAL_GetTick>
 8013d48:	4602      	mov	r2, r0
 8013d4a:	69fb      	ldr	r3, [r7, #28]
 8013d4c:	1ad3      	subs	r3, r2, r3
 8013d4e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8013d50:	429a      	cmp	r2, r3
 8013d52:	d807      	bhi.n	8013d64 <HAL_SPI_TransmitReceive+0x212>
 8013d54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013d56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013d5a:	d003      	beq.n	8013d64 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8013d5c:	2303      	movs	r3, #3
 8013d5e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8013d62:	e0fb      	b.n	8013f5c <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8013d64:	68fb      	ldr	r3, [r7, #12]
 8013d66:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8013d68:	b29b      	uxth	r3, r3
 8013d6a:	2b00      	cmp	r3, #0
 8013d6c:	d1a3      	bne.n	8013cb6 <HAL_SPI_TransmitReceive+0x164>
 8013d6e:	68fb      	ldr	r3, [r7, #12]
 8013d70:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8013d74:	b29b      	uxth	r3, r3
 8013d76:	2b00      	cmp	r3, #0
 8013d78:	d19d      	bne.n	8013cb6 <HAL_SPI_TransmitReceive+0x164>
 8013d7a:	e0df      	b.n	8013f3c <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8013d7c:	68fb      	ldr	r3, [r7, #12]
 8013d7e:	685b      	ldr	r3, [r3, #4]
 8013d80:	2b00      	cmp	r3, #0
 8013d82:	d003      	beq.n	8013d8c <HAL_SPI_TransmitReceive+0x23a>
 8013d84:	8a7b      	ldrh	r3, [r7, #18]
 8013d86:	2b01      	cmp	r3, #1
 8013d88:	f040 80cb 	bne.w	8013f22 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8013d8c:	68fb      	ldr	r3, [r7, #12]
 8013d8e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8013d90:	b29b      	uxth	r3, r3
 8013d92:	2b01      	cmp	r3, #1
 8013d94:	d912      	bls.n	8013dbc <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8013d96:	68fb      	ldr	r3, [r7, #12]
 8013d98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013d9a:	881a      	ldrh	r2, [r3, #0]
 8013d9c:	68fb      	ldr	r3, [r7, #12]
 8013d9e:	681b      	ldr	r3, [r3, #0]
 8013da0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8013da2:	68fb      	ldr	r3, [r7, #12]
 8013da4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013da6:	1c9a      	adds	r2, r3, #2
 8013da8:	68fb      	ldr	r3, [r7, #12]
 8013daa:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8013dac:	68fb      	ldr	r3, [r7, #12]
 8013dae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8013db0:	b29b      	uxth	r3, r3
 8013db2:	3b02      	subs	r3, #2
 8013db4:	b29a      	uxth	r2, r3
 8013db6:	68fb      	ldr	r3, [r7, #12]
 8013db8:	87da      	strh	r2, [r3, #62]	; 0x3e
 8013dba:	e0b2      	b.n	8013f22 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8013dbc:	68fb      	ldr	r3, [r7, #12]
 8013dbe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8013dc0:	68fb      	ldr	r3, [r7, #12]
 8013dc2:	681b      	ldr	r3, [r3, #0]
 8013dc4:	330c      	adds	r3, #12
 8013dc6:	7812      	ldrb	r2, [r2, #0]
 8013dc8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8013dca:	68fb      	ldr	r3, [r7, #12]
 8013dcc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013dce:	1c5a      	adds	r2, r3, #1
 8013dd0:	68fb      	ldr	r3, [r7, #12]
 8013dd2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8013dd4:	68fb      	ldr	r3, [r7, #12]
 8013dd6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8013dd8:	b29b      	uxth	r3, r3
 8013dda:	3b01      	subs	r3, #1
 8013ddc:	b29a      	uxth	r2, r3
 8013dde:	68fb      	ldr	r3, [r7, #12]
 8013de0:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8013de2:	e09e      	b.n	8013f22 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8013de4:	68fb      	ldr	r3, [r7, #12]
 8013de6:	681b      	ldr	r3, [r3, #0]
 8013de8:	689b      	ldr	r3, [r3, #8]
 8013dea:	f003 0302 	and.w	r3, r3, #2
 8013dee:	2b02      	cmp	r3, #2
 8013df0:	d134      	bne.n	8013e5c <HAL_SPI_TransmitReceive+0x30a>
 8013df2:	68fb      	ldr	r3, [r7, #12]
 8013df4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8013df6:	b29b      	uxth	r3, r3
 8013df8:	2b00      	cmp	r3, #0
 8013dfa:	d02f      	beq.n	8013e5c <HAL_SPI_TransmitReceive+0x30a>
 8013dfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013dfe:	2b01      	cmp	r3, #1
 8013e00:	d12c      	bne.n	8013e5c <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8013e02:	68fb      	ldr	r3, [r7, #12]
 8013e04:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8013e06:	b29b      	uxth	r3, r3
 8013e08:	2b01      	cmp	r3, #1
 8013e0a:	d912      	bls.n	8013e32 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8013e0c:	68fb      	ldr	r3, [r7, #12]
 8013e0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013e10:	881a      	ldrh	r2, [r3, #0]
 8013e12:	68fb      	ldr	r3, [r7, #12]
 8013e14:	681b      	ldr	r3, [r3, #0]
 8013e16:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8013e18:	68fb      	ldr	r3, [r7, #12]
 8013e1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013e1c:	1c9a      	adds	r2, r3, #2
 8013e1e:	68fb      	ldr	r3, [r7, #12]
 8013e20:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8013e22:	68fb      	ldr	r3, [r7, #12]
 8013e24:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8013e26:	b29b      	uxth	r3, r3
 8013e28:	3b02      	subs	r3, #2
 8013e2a:	b29a      	uxth	r2, r3
 8013e2c:	68fb      	ldr	r3, [r7, #12]
 8013e2e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8013e30:	e012      	b.n	8013e58 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8013e32:	68fb      	ldr	r3, [r7, #12]
 8013e34:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8013e36:	68fb      	ldr	r3, [r7, #12]
 8013e38:	681b      	ldr	r3, [r3, #0]
 8013e3a:	330c      	adds	r3, #12
 8013e3c:	7812      	ldrb	r2, [r2, #0]
 8013e3e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8013e40:	68fb      	ldr	r3, [r7, #12]
 8013e42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013e44:	1c5a      	adds	r2, r3, #1
 8013e46:	68fb      	ldr	r3, [r7, #12]
 8013e48:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8013e4a:	68fb      	ldr	r3, [r7, #12]
 8013e4c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8013e4e:	b29b      	uxth	r3, r3
 8013e50:	3b01      	subs	r3, #1
 8013e52:	b29a      	uxth	r2, r3
 8013e54:	68fb      	ldr	r3, [r7, #12]
 8013e56:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8013e58:	2300      	movs	r3, #0
 8013e5a:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8013e5c:	68fb      	ldr	r3, [r7, #12]
 8013e5e:	681b      	ldr	r3, [r3, #0]
 8013e60:	689b      	ldr	r3, [r3, #8]
 8013e62:	f003 0301 	and.w	r3, r3, #1
 8013e66:	2b01      	cmp	r3, #1
 8013e68:	d148      	bne.n	8013efc <HAL_SPI_TransmitReceive+0x3aa>
 8013e6a:	68fb      	ldr	r3, [r7, #12]
 8013e6c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8013e70:	b29b      	uxth	r3, r3
 8013e72:	2b00      	cmp	r3, #0
 8013e74:	d042      	beq.n	8013efc <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8013e76:	68fb      	ldr	r3, [r7, #12]
 8013e78:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8013e7c:	b29b      	uxth	r3, r3
 8013e7e:	2b01      	cmp	r3, #1
 8013e80:	d923      	bls.n	8013eca <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8013e82:	68fb      	ldr	r3, [r7, #12]
 8013e84:	681b      	ldr	r3, [r3, #0]
 8013e86:	68da      	ldr	r2, [r3, #12]
 8013e88:	68fb      	ldr	r3, [r7, #12]
 8013e8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013e8c:	b292      	uxth	r2, r2
 8013e8e:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8013e90:	68fb      	ldr	r3, [r7, #12]
 8013e92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013e94:	1c9a      	adds	r2, r3, #2
 8013e96:	68fb      	ldr	r3, [r7, #12]
 8013e98:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8013e9a:	68fb      	ldr	r3, [r7, #12]
 8013e9c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8013ea0:	b29b      	uxth	r3, r3
 8013ea2:	3b02      	subs	r3, #2
 8013ea4:	b29a      	uxth	r2, r3
 8013ea6:	68fb      	ldr	r3, [r7, #12]
 8013ea8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8013eac:	68fb      	ldr	r3, [r7, #12]
 8013eae:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8013eb2:	b29b      	uxth	r3, r3
 8013eb4:	2b01      	cmp	r3, #1
 8013eb6:	d81f      	bhi.n	8013ef8 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8013eb8:	68fb      	ldr	r3, [r7, #12]
 8013eba:	681b      	ldr	r3, [r3, #0]
 8013ebc:	685a      	ldr	r2, [r3, #4]
 8013ebe:	68fb      	ldr	r3, [r7, #12]
 8013ec0:	681b      	ldr	r3, [r3, #0]
 8013ec2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8013ec6:	605a      	str	r2, [r3, #4]
 8013ec8:	e016      	b.n	8013ef8 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8013eca:	68fb      	ldr	r3, [r7, #12]
 8013ecc:	681b      	ldr	r3, [r3, #0]
 8013ece:	f103 020c 	add.w	r2, r3, #12
 8013ed2:	68fb      	ldr	r3, [r7, #12]
 8013ed4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013ed6:	7812      	ldrb	r2, [r2, #0]
 8013ed8:	b2d2      	uxtb	r2, r2
 8013eda:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8013edc:	68fb      	ldr	r3, [r7, #12]
 8013ede:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013ee0:	1c5a      	adds	r2, r3, #1
 8013ee2:	68fb      	ldr	r3, [r7, #12]
 8013ee4:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8013ee6:	68fb      	ldr	r3, [r7, #12]
 8013ee8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8013eec:	b29b      	uxth	r3, r3
 8013eee:	3b01      	subs	r3, #1
 8013ef0:	b29a      	uxth	r2, r3
 8013ef2:	68fb      	ldr	r3, [r7, #12]
 8013ef4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8013ef8:	2301      	movs	r3, #1
 8013efa:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8013efc:	f7fa fe7c 	bl	800ebf8 <HAL_GetTick>
 8013f00:	4602      	mov	r2, r0
 8013f02:	69fb      	ldr	r3, [r7, #28]
 8013f04:	1ad3      	subs	r3, r2, r3
 8013f06:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8013f08:	429a      	cmp	r2, r3
 8013f0a:	d803      	bhi.n	8013f14 <HAL_SPI_TransmitReceive+0x3c2>
 8013f0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013f0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013f12:	d102      	bne.n	8013f1a <HAL_SPI_TransmitReceive+0x3c8>
 8013f14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013f16:	2b00      	cmp	r3, #0
 8013f18:	d103      	bne.n	8013f22 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8013f1a:	2303      	movs	r3, #3
 8013f1c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8013f20:	e01c      	b.n	8013f5c <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8013f22:	68fb      	ldr	r3, [r7, #12]
 8013f24:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8013f26:	b29b      	uxth	r3, r3
 8013f28:	2b00      	cmp	r3, #0
 8013f2a:	f47f af5b 	bne.w	8013de4 <HAL_SPI_TransmitReceive+0x292>
 8013f2e:	68fb      	ldr	r3, [r7, #12]
 8013f30:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8013f34:	b29b      	uxth	r3, r3
 8013f36:	2b00      	cmp	r3, #0
 8013f38:	f47f af54 	bne.w	8013de4 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8013f3c:	69fa      	ldr	r2, [r7, #28]
 8013f3e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8013f40:	68f8      	ldr	r0, [r7, #12]
 8013f42:	f000 fa4b 	bl	80143dc <SPI_EndRxTxTransaction>
 8013f46:	4603      	mov	r3, r0
 8013f48:	2b00      	cmp	r3, #0
 8013f4a:	d006      	beq.n	8013f5a <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8013f4c:	2301      	movs	r3, #1
 8013f4e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8013f52:	68fb      	ldr	r3, [r7, #12]
 8013f54:	2220      	movs	r2, #32
 8013f56:	661a      	str	r2, [r3, #96]	; 0x60
 8013f58:	e000      	b.n	8013f5c <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8013f5a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8013f5c:	68fb      	ldr	r3, [r7, #12]
 8013f5e:	2201      	movs	r2, #1
 8013f60:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8013f64:	68fb      	ldr	r3, [r7, #12]
 8013f66:	2200      	movs	r2, #0
 8013f68:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8013f6c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8013f70:	4618      	mov	r0, r3
 8013f72:	3728      	adds	r7, #40	; 0x28
 8013f74:	46bd      	mov	sp, r7
 8013f76:	bd80      	pop	{r7, pc}

08013f78 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8013f78:	b580      	push	{r7, lr}
 8013f7a:	b088      	sub	sp, #32
 8013f7c:	af00      	add	r7, sp, #0
 8013f7e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8013f80:	687b      	ldr	r3, [r7, #4]
 8013f82:	681b      	ldr	r3, [r3, #0]
 8013f84:	685b      	ldr	r3, [r3, #4]
 8013f86:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8013f88:	687b      	ldr	r3, [r7, #4]
 8013f8a:	681b      	ldr	r3, [r3, #0]
 8013f8c:	689b      	ldr	r3, [r3, #8]
 8013f8e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8013f90:	69bb      	ldr	r3, [r7, #24]
 8013f92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8013f96:	2b00      	cmp	r3, #0
 8013f98:	d10e      	bne.n	8013fb8 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8013f9a:	69bb      	ldr	r3, [r7, #24]
 8013f9c:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8013fa0:	2b00      	cmp	r3, #0
 8013fa2:	d009      	beq.n	8013fb8 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8013fa4:	69fb      	ldr	r3, [r7, #28]
 8013fa6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8013faa:	2b00      	cmp	r3, #0
 8013fac:	d004      	beq.n	8013fb8 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 8013fae:	687b      	ldr	r3, [r7, #4]
 8013fb0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8013fb2:	6878      	ldr	r0, [r7, #4]
 8013fb4:	4798      	blx	r3
    return;
 8013fb6:	e0ce      	b.n	8014156 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8013fb8:	69bb      	ldr	r3, [r7, #24]
 8013fba:	f003 0302 	and.w	r3, r3, #2
 8013fbe:	2b00      	cmp	r3, #0
 8013fc0:	d009      	beq.n	8013fd6 <HAL_SPI_IRQHandler+0x5e>
 8013fc2:	69fb      	ldr	r3, [r7, #28]
 8013fc4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8013fc8:	2b00      	cmp	r3, #0
 8013fca:	d004      	beq.n	8013fd6 <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 8013fcc:	687b      	ldr	r3, [r7, #4]
 8013fce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8013fd0:	6878      	ldr	r0, [r7, #4]
 8013fd2:	4798      	blx	r3
    return;
 8013fd4:	e0bf      	b.n	8014156 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8013fd6:	69bb      	ldr	r3, [r7, #24]
 8013fd8:	f003 0320 	and.w	r3, r3, #32
 8013fdc:	2b00      	cmp	r3, #0
 8013fde:	d10a      	bne.n	8013ff6 <HAL_SPI_IRQHandler+0x7e>
 8013fe0:	69bb      	ldr	r3, [r7, #24]
 8013fe2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8013fe6:	2b00      	cmp	r3, #0
 8013fe8:	d105      	bne.n	8013ff6 <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8013fea:	69bb      	ldr	r3, [r7, #24]
 8013fec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8013ff0:	2b00      	cmp	r3, #0
 8013ff2:	f000 80b0 	beq.w	8014156 <HAL_SPI_IRQHandler+0x1de>
 8013ff6:	69fb      	ldr	r3, [r7, #28]
 8013ff8:	f003 0320 	and.w	r3, r3, #32
 8013ffc:	2b00      	cmp	r3, #0
 8013ffe:	f000 80aa 	beq.w	8014156 <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8014002:	69bb      	ldr	r3, [r7, #24]
 8014004:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8014008:	2b00      	cmp	r3, #0
 801400a:	d023      	beq.n	8014054 <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 801400c:	687b      	ldr	r3, [r7, #4]
 801400e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8014012:	b2db      	uxtb	r3, r3
 8014014:	2b03      	cmp	r3, #3
 8014016:	d011      	beq.n	801403c <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8014018:	687b      	ldr	r3, [r7, #4]
 801401a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 801401c:	f043 0204 	orr.w	r2, r3, #4
 8014020:	687b      	ldr	r3, [r7, #4]
 8014022:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8014024:	2300      	movs	r3, #0
 8014026:	617b      	str	r3, [r7, #20]
 8014028:	687b      	ldr	r3, [r7, #4]
 801402a:	681b      	ldr	r3, [r3, #0]
 801402c:	68db      	ldr	r3, [r3, #12]
 801402e:	617b      	str	r3, [r7, #20]
 8014030:	687b      	ldr	r3, [r7, #4]
 8014032:	681b      	ldr	r3, [r3, #0]
 8014034:	689b      	ldr	r3, [r3, #8]
 8014036:	617b      	str	r3, [r7, #20]
 8014038:	697b      	ldr	r3, [r7, #20]
 801403a:	e00b      	b.n	8014054 <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 801403c:	2300      	movs	r3, #0
 801403e:	613b      	str	r3, [r7, #16]
 8014040:	687b      	ldr	r3, [r7, #4]
 8014042:	681b      	ldr	r3, [r3, #0]
 8014044:	68db      	ldr	r3, [r3, #12]
 8014046:	613b      	str	r3, [r7, #16]
 8014048:	687b      	ldr	r3, [r7, #4]
 801404a:	681b      	ldr	r3, [r3, #0]
 801404c:	689b      	ldr	r3, [r3, #8]
 801404e:	613b      	str	r3, [r7, #16]
 8014050:	693b      	ldr	r3, [r7, #16]
        return;
 8014052:	e080      	b.n	8014156 <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8014054:	69bb      	ldr	r3, [r7, #24]
 8014056:	f003 0320 	and.w	r3, r3, #32
 801405a:	2b00      	cmp	r3, #0
 801405c:	d014      	beq.n	8014088 <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 801405e:	687b      	ldr	r3, [r7, #4]
 8014060:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8014062:	f043 0201 	orr.w	r2, r3, #1
 8014066:	687b      	ldr	r3, [r7, #4]
 8014068:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 801406a:	2300      	movs	r3, #0
 801406c:	60fb      	str	r3, [r7, #12]
 801406e:	687b      	ldr	r3, [r7, #4]
 8014070:	681b      	ldr	r3, [r3, #0]
 8014072:	689b      	ldr	r3, [r3, #8]
 8014074:	60fb      	str	r3, [r7, #12]
 8014076:	687b      	ldr	r3, [r7, #4]
 8014078:	681b      	ldr	r3, [r3, #0]
 801407a:	681a      	ldr	r2, [r3, #0]
 801407c:	687b      	ldr	r3, [r7, #4]
 801407e:	681b      	ldr	r3, [r3, #0]
 8014080:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8014084:	601a      	str	r2, [r3, #0]
 8014086:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8014088:	69bb      	ldr	r3, [r7, #24]
 801408a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801408e:	2b00      	cmp	r3, #0
 8014090:	d00c      	beq.n	80140ac <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8014092:	687b      	ldr	r3, [r7, #4]
 8014094:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8014096:	f043 0208 	orr.w	r2, r3, #8
 801409a:	687b      	ldr	r3, [r7, #4]
 801409c:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 801409e:	2300      	movs	r3, #0
 80140a0:	60bb      	str	r3, [r7, #8]
 80140a2:	687b      	ldr	r3, [r7, #4]
 80140a4:	681b      	ldr	r3, [r3, #0]
 80140a6:	689b      	ldr	r3, [r3, #8]
 80140a8:	60bb      	str	r3, [r7, #8]
 80140aa:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80140ac:	687b      	ldr	r3, [r7, #4]
 80140ae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80140b0:	2b00      	cmp	r3, #0
 80140b2:	d04f      	beq.n	8014154 <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80140b4:	687b      	ldr	r3, [r7, #4]
 80140b6:	681b      	ldr	r3, [r3, #0]
 80140b8:	685a      	ldr	r2, [r3, #4]
 80140ba:	687b      	ldr	r3, [r7, #4]
 80140bc:	681b      	ldr	r3, [r3, #0]
 80140be:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80140c2:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80140c4:	687b      	ldr	r3, [r7, #4]
 80140c6:	2201      	movs	r2, #1
 80140c8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80140cc:	69fb      	ldr	r3, [r7, #28]
 80140ce:	f003 0302 	and.w	r3, r3, #2
 80140d2:	2b00      	cmp	r3, #0
 80140d4:	d104      	bne.n	80140e0 <HAL_SPI_IRQHandler+0x168>
 80140d6:	69fb      	ldr	r3, [r7, #28]
 80140d8:	f003 0301 	and.w	r3, r3, #1
 80140dc:	2b00      	cmp	r3, #0
 80140de:	d034      	beq.n	801414a <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80140e0:	687b      	ldr	r3, [r7, #4]
 80140e2:	681b      	ldr	r3, [r3, #0]
 80140e4:	685a      	ldr	r2, [r3, #4]
 80140e6:	687b      	ldr	r3, [r7, #4]
 80140e8:	681b      	ldr	r3, [r3, #0]
 80140ea:	f022 0203 	bic.w	r2, r2, #3
 80140ee:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80140f0:	687b      	ldr	r3, [r7, #4]
 80140f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80140f4:	2b00      	cmp	r3, #0
 80140f6:	d011      	beq.n	801411c <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80140f8:	687b      	ldr	r3, [r7, #4]
 80140fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80140fc:	4a17      	ldr	r2, [pc, #92]	; (801415c <HAL_SPI_IRQHandler+0x1e4>)
 80140fe:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8014100:	687b      	ldr	r3, [r7, #4]
 8014102:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8014104:	4618      	mov	r0, r3
 8014106:	f7fc fe86 	bl	8010e16 <HAL_DMA_Abort_IT>
 801410a:	4603      	mov	r3, r0
 801410c:	2b00      	cmp	r3, #0
 801410e:	d005      	beq.n	801411c <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8014110:	687b      	ldr	r3, [r7, #4]
 8014112:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8014114:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8014118:	687b      	ldr	r3, [r7, #4]
 801411a:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 801411c:	687b      	ldr	r3, [r7, #4]
 801411e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8014120:	2b00      	cmp	r3, #0
 8014122:	d016      	beq.n	8014152 <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8014124:	687b      	ldr	r3, [r7, #4]
 8014126:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8014128:	4a0c      	ldr	r2, [pc, #48]	; (801415c <HAL_SPI_IRQHandler+0x1e4>)
 801412a:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 801412c:	687b      	ldr	r3, [r7, #4]
 801412e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8014130:	4618      	mov	r0, r3
 8014132:	f7fc fe70 	bl	8010e16 <HAL_DMA_Abort_IT>
 8014136:	4603      	mov	r3, r0
 8014138:	2b00      	cmp	r3, #0
 801413a:	d00a      	beq.n	8014152 <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 801413c:	687b      	ldr	r3, [r7, #4]
 801413e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8014140:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8014144:	687b      	ldr	r3, [r7, #4]
 8014146:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 8014148:	e003      	b.n	8014152 <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 801414a:	6878      	ldr	r0, [r7, #4]
 801414c:	f000 f808 	bl	8014160 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8014150:	e000      	b.n	8014154 <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 8014152:	bf00      	nop
    return;
 8014154:	bf00      	nop
  }
}
 8014156:	3720      	adds	r7, #32
 8014158:	46bd      	mov	sp, r7
 801415a:	bd80      	pop	{r7, pc}
 801415c:	08014175 	.word	0x08014175

08014160 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8014160:	b480      	push	{r7}
 8014162:	b083      	sub	sp, #12
 8014164:	af00      	add	r7, sp, #0
 8014166:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8014168:	bf00      	nop
 801416a:	370c      	adds	r7, #12
 801416c:	46bd      	mov	sp, r7
 801416e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014172:	4770      	bx	lr

08014174 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8014174:	b580      	push	{r7, lr}
 8014176:	b084      	sub	sp, #16
 8014178:	af00      	add	r7, sp, #0
 801417a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 801417c:	687b      	ldr	r3, [r7, #4]
 801417e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8014180:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8014182:	68fb      	ldr	r3, [r7, #12]
 8014184:	2200      	movs	r2, #0
 8014186:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 801418a:	68fb      	ldr	r3, [r7, #12]
 801418c:	2200      	movs	r2, #0
 801418e:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8014190:	68f8      	ldr	r0, [r7, #12]
 8014192:	f7ff ffe5 	bl	8014160 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8014196:	bf00      	nop
 8014198:	3710      	adds	r7, #16
 801419a:	46bd      	mov	sp, r7
 801419c:	bd80      	pop	{r7, pc}
	...

080141a0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80141a0:	b580      	push	{r7, lr}
 80141a2:	b088      	sub	sp, #32
 80141a4:	af00      	add	r7, sp, #0
 80141a6:	60f8      	str	r0, [r7, #12]
 80141a8:	60b9      	str	r1, [r7, #8]
 80141aa:	603b      	str	r3, [r7, #0]
 80141ac:	4613      	mov	r3, r2
 80141ae:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80141b0:	f7fa fd22 	bl	800ebf8 <HAL_GetTick>
 80141b4:	4602      	mov	r2, r0
 80141b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80141b8:	1a9b      	subs	r3, r3, r2
 80141ba:	683a      	ldr	r2, [r7, #0]
 80141bc:	4413      	add	r3, r2
 80141be:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80141c0:	f7fa fd1a 	bl	800ebf8 <HAL_GetTick>
 80141c4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80141c6:	4b39      	ldr	r3, [pc, #228]	; (80142ac <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80141c8:	681b      	ldr	r3, [r3, #0]
 80141ca:	015b      	lsls	r3, r3, #5
 80141cc:	0d1b      	lsrs	r3, r3, #20
 80141ce:	69fa      	ldr	r2, [r7, #28]
 80141d0:	fb02 f303 	mul.w	r3, r2, r3
 80141d4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80141d6:	e054      	b.n	8014282 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80141d8:	683b      	ldr	r3, [r7, #0]
 80141da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80141de:	d050      	beq.n	8014282 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80141e0:	f7fa fd0a 	bl	800ebf8 <HAL_GetTick>
 80141e4:	4602      	mov	r2, r0
 80141e6:	69bb      	ldr	r3, [r7, #24]
 80141e8:	1ad3      	subs	r3, r2, r3
 80141ea:	69fa      	ldr	r2, [r7, #28]
 80141ec:	429a      	cmp	r2, r3
 80141ee:	d902      	bls.n	80141f6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80141f0:	69fb      	ldr	r3, [r7, #28]
 80141f2:	2b00      	cmp	r3, #0
 80141f4:	d13d      	bne.n	8014272 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80141f6:	68fb      	ldr	r3, [r7, #12]
 80141f8:	681b      	ldr	r3, [r3, #0]
 80141fa:	685a      	ldr	r2, [r3, #4]
 80141fc:	68fb      	ldr	r3, [r7, #12]
 80141fe:	681b      	ldr	r3, [r3, #0]
 8014200:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8014204:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8014206:	68fb      	ldr	r3, [r7, #12]
 8014208:	685b      	ldr	r3, [r3, #4]
 801420a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 801420e:	d111      	bne.n	8014234 <SPI_WaitFlagStateUntilTimeout+0x94>
 8014210:	68fb      	ldr	r3, [r7, #12]
 8014212:	689b      	ldr	r3, [r3, #8]
 8014214:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8014218:	d004      	beq.n	8014224 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 801421a:	68fb      	ldr	r3, [r7, #12]
 801421c:	689b      	ldr	r3, [r3, #8]
 801421e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8014222:	d107      	bne.n	8014234 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8014224:	68fb      	ldr	r3, [r7, #12]
 8014226:	681b      	ldr	r3, [r3, #0]
 8014228:	681a      	ldr	r2, [r3, #0]
 801422a:	68fb      	ldr	r3, [r7, #12]
 801422c:	681b      	ldr	r3, [r3, #0]
 801422e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8014232:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8014234:	68fb      	ldr	r3, [r7, #12]
 8014236:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8014238:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 801423c:	d10f      	bne.n	801425e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 801423e:	68fb      	ldr	r3, [r7, #12]
 8014240:	681b      	ldr	r3, [r3, #0]
 8014242:	681a      	ldr	r2, [r3, #0]
 8014244:	68fb      	ldr	r3, [r7, #12]
 8014246:	681b      	ldr	r3, [r3, #0]
 8014248:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 801424c:	601a      	str	r2, [r3, #0]
 801424e:	68fb      	ldr	r3, [r7, #12]
 8014250:	681b      	ldr	r3, [r3, #0]
 8014252:	681a      	ldr	r2, [r3, #0]
 8014254:	68fb      	ldr	r3, [r7, #12]
 8014256:	681b      	ldr	r3, [r3, #0]
 8014258:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 801425c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 801425e:	68fb      	ldr	r3, [r7, #12]
 8014260:	2201      	movs	r2, #1
 8014262:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8014266:	68fb      	ldr	r3, [r7, #12]
 8014268:	2200      	movs	r2, #0
 801426a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 801426e:	2303      	movs	r3, #3
 8014270:	e017      	b.n	80142a2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8014272:	697b      	ldr	r3, [r7, #20]
 8014274:	2b00      	cmp	r3, #0
 8014276:	d101      	bne.n	801427c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8014278:	2300      	movs	r3, #0
 801427a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 801427c:	697b      	ldr	r3, [r7, #20]
 801427e:	3b01      	subs	r3, #1
 8014280:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8014282:	68fb      	ldr	r3, [r7, #12]
 8014284:	681b      	ldr	r3, [r3, #0]
 8014286:	689a      	ldr	r2, [r3, #8]
 8014288:	68bb      	ldr	r3, [r7, #8]
 801428a:	4013      	ands	r3, r2
 801428c:	68ba      	ldr	r2, [r7, #8]
 801428e:	429a      	cmp	r2, r3
 8014290:	bf0c      	ite	eq
 8014292:	2301      	moveq	r3, #1
 8014294:	2300      	movne	r3, #0
 8014296:	b2db      	uxtb	r3, r3
 8014298:	461a      	mov	r2, r3
 801429a:	79fb      	ldrb	r3, [r7, #7]
 801429c:	429a      	cmp	r2, r3
 801429e:	d19b      	bne.n	80141d8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80142a0:	2300      	movs	r3, #0
}
 80142a2:	4618      	mov	r0, r3
 80142a4:	3720      	adds	r7, #32
 80142a6:	46bd      	mov	sp, r7
 80142a8:	bd80      	pop	{r7, pc}
 80142aa:	bf00      	nop
 80142ac:	20000020 	.word	0x20000020

080142b0 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80142b0:	b580      	push	{r7, lr}
 80142b2:	b08a      	sub	sp, #40	; 0x28
 80142b4:	af00      	add	r7, sp, #0
 80142b6:	60f8      	str	r0, [r7, #12]
 80142b8:	60b9      	str	r1, [r7, #8]
 80142ba:	607a      	str	r2, [r7, #4]
 80142bc:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80142be:	2300      	movs	r3, #0
 80142c0:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80142c2:	f7fa fc99 	bl	800ebf8 <HAL_GetTick>
 80142c6:	4602      	mov	r2, r0
 80142c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80142ca:	1a9b      	subs	r3, r3, r2
 80142cc:	683a      	ldr	r2, [r7, #0]
 80142ce:	4413      	add	r3, r2
 80142d0:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 80142d2:	f7fa fc91 	bl	800ebf8 <HAL_GetTick>
 80142d6:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80142d8:	68fb      	ldr	r3, [r7, #12]
 80142da:	681b      	ldr	r3, [r3, #0]
 80142dc:	330c      	adds	r3, #12
 80142de:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80142e0:	4b3d      	ldr	r3, [pc, #244]	; (80143d8 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80142e2:	681a      	ldr	r2, [r3, #0]
 80142e4:	4613      	mov	r3, r2
 80142e6:	009b      	lsls	r3, r3, #2
 80142e8:	4413      	add	r3, r2
 80142ea:	00da      	lsls	r2, r3, #3
 80142ec:	1ad3      	subs	r3, r2, r3
 80142ee:	0d1b      	lsrs	r3, r3, #20
 80142f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80142f2:	fb02 f303 	mul.w	r3, r2, r3
 80142f6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80142f8:	e060      	b.n	80143bc <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80142fa:	68bb      	ldr	r3, [r7, #8]
 80142fc:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8014300:	d107      	bne.n	8014312 <SPI_WaitFifoStateUntilTimeout+0x62>
 8014302:	687b      	ldr	r3, [r7, #4]
 8014304:	2b00      	cmp	r3, #0
 8014306:	d104      	bne.n	8014312 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8014308:	69fb      	ldr	r3, [r7, #28]
 801430a:	781b      	ldrb	r3, [r3, #0]
 801430c:	b2db      	uxtb	r3, r3
 801430e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8014310:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8014312:	683b      	ldr	r3, [r7, #0]
 8014314:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014318:	d050      	beq.n	80143bc <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 801431a:	f7fa fc6d 	bl	800ebf8 <HAL_GetTick>
 801431e:	4602      	mov	r2, r0
 8014320:	6a3b      	ldr	r3, [r7, #32]
 8014322:	1ad3      	subs	r3, r2, r3
 8014324:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8014326:	429a      	cmp	r2, r3
 8014328:	d902      	bls.n	8014330 <SPI_WaitFifoStateUntilTimeout+0x80>
 801432a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801432c:	2b00      	cmp	r3, #0
 801432e:	d13d      	bne.n	80143ac <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8014330:	68fb      	ldr	r3, [r7, #12]
 8014332:	681b      	ldr	r3, [r3, #0]
 8014334:	685a      	ldr	r2, [r3, #4]
 8014336:	68fb      	ldr	r3, [r7, #12]
 8014338:	681b      	ldr	r3, [r3, #0]
 801433a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 801433e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8014340:	68fb      	ldr	r3, [r7, #12]
 8014342:	685b      	ldr	r3, [r3, #4]
 8014344:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8014348:	d111      	bne.n	801436e <SPI_WaitFifoStateUntilTimeout+0xbe>
 801434a:	68fb      	ldr	r3, [r7, #12]
 801434c:	689b      	ldr	r3, [r3, #8]
 801434e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8014352:	d004      	beq.n	801435e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8014354:	68fb      	ldr	r3, [r7, #12]
 8014356:	689b      	ldr	r3, [r3, #8]
 8014358:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 801435c:	d107      	bne.n	801436e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 801435e:	68fb      	ldr	r3, [r7, #12]
 8014360:	681b      	ldr	r3, [r3, #0]
 8014362:	681a      	ldr	r2, [r3, #0]
 8014364:	68fb      	ldr	r3, [r7, #12]
 8014366:	681b      	ldr	r3, [r3, #0]
 8014368:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 801436c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 801436e:	68fb      	ldr	r3, [r7, #12]
 8014370:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8014372:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8014376:	d10f      	bne.n	8014398 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8014378:	68fb      	ldr	r3, [r7, #12]
 801437a:	681b      	ldr	r3, [r3, #0]
 801437c:	681a      	ldr	r2, [r3, #0]
 801437e:	68fb      	ldr	r3, [r7, #12]
 8014380:	681b      	ldr	r3, [r3, #0]
 8014382:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8014386:	601a      	str	r2, [r3, #0]
 8014388:	68fb      	ldr	r3, [r7, #12]
 801438a:	681b      	ldr	r3, [r3, #0]
 801438c:	681a      	ldr	r2, [r3, #0]
 801438e:	68fb      	ldr	r3, [r7, #12]
 8014390:	681b      	ldr	r3, [r3, #0]
 8014392:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8014396:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8014398:	68fb      	ldr	r3, [r7, #12]
 801439a:	2201      	movs	r2, #1
 801439c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80143a0:	68fb      	ldr	r3, [r7, #12]
 80143a2:	2200      	movs	r2, #0
 80143a4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80143a8:	2303      	movs	r3, #3
 80143aa:	e010      	b.n	80143ce <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80143ac:	69bb      	ldr	r3, [r7, #24]
 80143ae:	2b00      	cmp	r3, #0
 80143b0:	d101      	bne.n	80143b6 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80143b2:	2300      	movs	r3, #0
 80143b4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 80143b6:	69bb      	ldr	r3, [r7, #24]
 80143b8:	3b01      	subs	r3, #1
 80143ba:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80143bc:	68fb      	ldr	r3, [r7, #12]
 80143be:	681b      	ldr	r3, [r3, #0]
 80143c0:	689a      	ldr	r2, [r3, #8]
 80143c2:	68bb      	ldr	r3, [r7, #8]
 80143c4:	4013      	ands	r3, r2
 80143c6:	687a      	ldr	r2, [r7, #4]
 80143c8:	429a      	cmp	r2, r3
 80143ca:	d196      	bne.n	80142fa <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80143cc:	2300      	movs	r3, #0
}
 80143ce:	4618      	mov	r0, r3
 80143d0:	3728      	adds	r7, #40	; 0x28
 80143d2:	46bd      	mov	sp, r7
 80143d4:	bd80      	pop	{r7, pc}
 80143d6:	bf00      	nop
 80143d8:	20000020 	.word	0x20000020

080143dc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80143dc:	b580      	push	{r7, lr}
 80143de:	b086      	sub	sp, #24
 80143e0:	af02      	add	r7, sp, #8
 80143e2:	60f8      	str	r0, [r7, #12]
 80143e4:	60b9      	str	r1, [r7, #8]
 80143e6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80143e8:	687b      	ldr	r3, [r7, #4]
 80143ea:	9300      	str	r3, [sp, #0]
 80143ec:	68bb      	ldr	r3, [r7, #8]
 80143ee:	2200      	movs	r2, #0
 80143f0:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80143f4:	68f8      	ldr	r0, [r7, #12]
 80143f6:	f7ff ff5b 	bl	80142b0 <SPI_WaitFifoStateUntilTimeout>
 80143fa:	4603      	mov	r3, r0
 80143fc:	2b00      	cmp	r3, #0
 80143fe:	d007      	beq.n	8014410 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8014400:	68fb      	ldr	r3, [r7, #12]
 8014402:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8014404:	f043 0220 	orr.w	r2, r3, #32
 8014408:	68fb      	ldr	r3, [r7, #12]
 801440a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 801440c:	2303      	movs	r3, #3
 801440e:	e027      	b.n	8014460 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8014410:	687b      	ldr	r3, [r7, #4]
 8014412:	9300      	str	r3, [sp, #0]
 8014414:	68bb      	ldr	r3, [r7, #8]
 8014416:	2200      	movs	r2, #0
 8014418:	2180      	movs	r1, #128	; 0x80
 801441a:	68f8      	ldr	r0, [r7, #12]
 801441c:	f7ff fec0 	bl	80141a0 <SPI_WaitFlagStateUntilTimeout>
 8014420:	4603      	mov	r3, r0
 8014422:	2b00      	cmp	r3, #0
 8014424:	d007      	beq.n	8014436 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8014426:	68fb      	ldr	r3, [r7, #12]
 8014428:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 801442a:	f043 0220 	orr.w	r2, r3, #32
 801442e:	68fb      	ldr	r3, [r7, #12]
 8014430:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8014432:	2303      	movs	r3, #3
 8014434:	e014      	b.n	8014460 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8014436:	687b      	ldr	r3, [r7, #4]
 8014438:	9300      	str	r3, [sp, #0]
 801443a:	68bb      	ldr	r3, [r7, #8]
 801443c:	2200      	movs	r2, #0
 801443e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8014442:	68f8      	ldr	r0, [r7, #12]
 8014444:	f7ff ff34 	bl	80142b0 <SPI_WaitFifoStateUntilTimeout>
 8014448:	4603      	mov	r3, r0
 801444a:	2b00      	cmp	r3, #0
 801444c:	d007      	beq.n	801445e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 801444e:	68fb      	ldr	r3, [r7, #12]
 8014450:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8014452:	f043 0220 	orr.w	r2, r3, #32
 8014456:	68fb      	ldr	r3, [r7, #12]
 8014458:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 801445a:	2303      	movs	r3, #3
 801445c:	e000      	b.n	8014460 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 801445e:	2300      	movs	r3, #0
}
 8014460:	4618      	mov	r0, r3
 8014462:	3710      	adds	r7, #16
 8014464:	46bd      	mov	sp, r7
 8014466:	bd80      	pop	{r7, pc}

08014468 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8014468:	b580      	push	{r7, lr}
 801446a:	b082      	sub	sp, #8
 801446c:	af00      	add	r7, sp, #0
 801446e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8014470:	687b      	ldr	r3, [r7, #4]
 8014472:	2b00      	cmp	r3, #0
 8014474:	d101      	bne.n	801447a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8014476:	2301      	movs	r3, #1
 8014478:	e049      	b.n	801450e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 801447a:	687b      	ldr	r3, [r7, #4]
 801447c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8014480:	b2db      	uxtb	r3, r3
 8014482:	2b00      	cmp	r3, #0
 8014484:	d106      	bne.n	8014494 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8014486:	687b      	ldr	r3, [r7, #4]
 8014488:	2200      	movs	r2, #0
 801448a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 801448e:	6878      	ldr	r0, [r7, #4]
 8014490:	f7fa f9f2 	bl	800e878 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8014494:	687b      	ldr	r3, [r7, #4]
 8014496:	2202      	movs	r2, #2
 8014498:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 801449c:	687b      	ldr	r3, [r7, #4]
 801449e:	681a      	ldr	r2, [r3, #0]
 80144a0:	687b      	ldr	r3, [r7, #4]
 80144a2:	3304      	adds	r3, #4
 80144a4:	4619      	mov	r1, r3
 80144a6:	4610      	mov	r0, r2
 80144a8:	f000 fa4e 	bl	8014948 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80144ac:	687b      	ldr	r3, [r7, #4]
 80144ae:	2201      	movs	r2, #1
 80144b0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80144b4:	687b      	ldr	r3, [r7, #4]
 80144b6:	2201      	movs	r2, #1
 80144b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80144bc:	687b      	ldr	r3, [r7, #4]
 80144be:	2201      	movs	r2, #1
 80144c0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80144c4:	687b      	ldr	r3, [r7, #4]
 80144c6:	2201      	movs	r2, #1
 80144c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80144cc:	687b      	ldr	r3, [r7, #4]
 80144ce:	2201      	movs	r2, #1
 80144d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80144d4:	687b      	ldr	r3, [r7, #4]
 80144d6:	2201      	movs	r2, #1
 80144d8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80144dc:	687b      	ldr	r3, [r7, #4]
 80144de:	2201      	movs	r2, #1
 80144e0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80144e4:	687b      	ldr	r3, [r7, #4]
 80144e6:	2201      	movs	r2, #1
 80144e8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80144ec:	687b      	ldr	r3, [r7, #4]
 80144ee:	2201      	movs	r2, #1
 80144f0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80144f4:	687b      	ldr	r3, [r7, #4]
 80144f6:	2201      	movs	r2, #1
 80144f8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80144fc:	687b      	ldr	r3, [r7, #4]
 80144fe:	2201      	movs	r2, #1
 8014500:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8014504:	687b      	ldr	r3, [r7, #4]
 8014506:	2201      	movs	r2, #1
 8014508:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 801450c:	2300      	movs	r3, #0
}
 801450e:	4618      	mov	r0, r3
 8014510:	3708      	adds	r7, #8
 8014512:	46bd      	mov	sp, r7
 8014514:	bd80      	pop	{r7, pc}
	...

08014518 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8014518:	b480      	push	{r7}
 801451a:	b085      	sub	sp, #20
 801451c:	af00      	add	r7, sp, #0
 801451e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8014520:	687b      	ldr	r3, [r7, #4]
 8014522:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8014526:	b2db      	uxtb	r3, r3
 8014528:	2b01      	cmp	r3, #1
 801452a:	d001      	beq.n	8014530 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 801452c:	2301      	movs	r3, #1
 801452e:	e04f      	b.n	80145d0 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8014530:	687b      	ldr	r3, [r7, #4]
 8014532:	2202      	movs	r2, #2
 8014534:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8014538:	687b      	ldr	r3, [r7, #4]
 801453a:	681b      	ldr	r3, [r3, #0]
 801453c:	68da      	ldr	r2, [r3, #12]
 801453e:	687b      	ldr	r3, [r7, #4]
 8014540:	681b      	ldr	r3, [r3, #0]
 8014542:	f042 0201 	orr.w	r2, r2, #1
 8014546:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8014548:	687b      	ldr	r3, [r7, #4]
 801454a:	681b      	ldr	r3, [r3, #0]
 801454c:	4a23      	ldr	r2, [pc, #140]	; (80145dc <HAL_TIM_Base_Start_IT+0xc4>)
 801454e:	4293      	cmp	r3, r2
 8014550:	d01d      	beq.n	801458e <HAL_TIM_Base_Start_IT+0x76>
 8014552:	687b      	ldr	r3, [r7, #4]
 8014554:	681b      	ldr	r3, [r3, #0]
 8014556:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 801455a:	d018      	beq.n	801458e <HAL_TIM_Base_Start_IT+0x76>
 801455c:	687b      	ldr	r3, [r7, #4]
 801455e:	681b      	ldr	r3, [r3, #0]
 8014560:	4a1f      	ldr	r2, [pc, #124]	; (80145e0 <HAL_TIM_Base_Start_IT+0xc8>)
 8014562:	4293      	cmp	r3, r2
 8014564:	d013      	beq.n	801458e <HAL_TIM_Base_Start_IT+0x76>
 8014566:	687b      	ldr	r3, [r7, #4]
 8014568:	681b      	ldr	r3, [r3, #0]
 801456a:	4a1e      	ldr	r2, [pc, #120]	; (80145e4 <HAL_TIM_Base_Start_IT+0xcc>)
 801456c:	4293      	cmp	r3, r2
 801456e:	d00e      	beq.n	801458e <HAL_TIM_Base_Start_IT+0x76>
 8014570:	687b      	ldr	r3, [r7, #4]
 8014572:	681b      	ldr	r3, [r3, #0]
 8014574:	4a1c      	ldr	r2, [pc, #112]	; (80145e8 <HAL_TIM_Base_Start_IT+0xd0>)
 8014576:	4293      	cmp	r3, r2
 8014578:	d009      	beq.n	801458e <HAL_TIM_Base_Start_IT+0x76>
 801457a:	687b      	ldr	r3, [r7, #4]
 801457c:	681b      	ldr	r3, [r3, #0]
 801457e:	4a1b      	ldr	r2, [pc, #108]	; (80145ec <HAL_TIM_Base_Start_IT+0xd4>)
 8014580:	4293      	cmp	r3, r2
 8014582:	d004      	beq.n	801458e <HAL_TIM_Base_Start_IT+0x76>
 8014584:	687b      	ldr	r3, [r7, #4]
 8014586:	681b      	ldr	r3, [r3, #0]
 8014588:	4a19      	ldr	r2, [pc, #100]	; (80145f0 <HAL_TIM_Base_Start_IT+0xd8>)
 801458a:	4293      	cmp	r3, r2
 801458c:	d115      	bne.n	80145ba <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 801458e:	687b      	ldr	r3, [r7, #4]
 8014590:	681b      	ldr	r3, [r3, #0]
 8014592:	689a      	ldr	r2, [r3, #8]
 8014594:	4b17      	ldr	r3, [pc, #92]	; (80145f4 <HAL_TIM_Base_Start_IT+0xdc>)
 8014596:	4013      	ands	r3, r2
 8014598:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801459a:	68fb      	ldr	r3, [r7, #12]
 801459c:	2b06      	cmp	r3, #6
 801459e:	d015      	beq.n	80145cc <HAL_TIM_Base_Start_IT+0xb4>
 80145a0:	68fb      	ldr	r3, [r7, #12]
 80145a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80145a6:	d011      	beq.n	80145cc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80145a8:	687b      	ldr	r3, [r7, #4]
 80145aa:	681b      	ldr	r3, [r3, #0]
 80145ac:	681a      	ldr	r2, [r3, #0]
 80145ae:	687b      	ldr	r3, [r7, #4]
 80145b0:	681b      	ldr	r3, [r3, #0]
 80145b2:	f042 0201 	orr.w	r2, r2, #1
 80145b6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80145b8:	e008      	b.n	80145cc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80145ba:	687b      	ldr	r3, [r7, #4]
 80145bc:	681b      	ldr	r3, [r3, #0]
 80145be:	681a      	ldr	r2, [r3, #0]
 80145c0:	687b      	ldr	r3, [r7, #4]
 80145c2:	681b      	ldr	r3, [r3, #0]
 80145c4:	f042 0201 	orr.w	r2, r2, #1
 80145c8:	601a      	str	r2, [r3, #0]
 80145ca:	e000      	b.n	80145ce <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80145cc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80145ce:	2300      	movs	r3, #0
}
 80145d0:	4618      	mov	r0, r3
 80145d2:	3714      	adds	r7, #20
 80145d4:	46bd      	mov	sp, r7
 80145d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80145da:	4770      	bx	lr
 80145dc:	40012c00 	.word	0x40012c00
 80145e0:	40000400 	.word	0x40000400
 80145e4:	40000800 	.word	0x40000800
 80145e8:	40013400 	.word	0x40013400
 80145ec:	40014000 	.word	0x40014000
 80145f0:	40015000 	.word	0x40015000
 80145f4:	00010007 	.word	0x00010007

080145f8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80145f8:	b580      	push	{r7, lr}
 80145fa:	b082      	sub	sp, #8
 80145fc:	af00      	add	r7, sp, #0
 80145fe:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8014600:	687b      	ldr	r3, [r7, #4]
 8014602:	681b      	ldr	r3, [r3, #0]
 8014604:	691b      	ldr	r3, [r3, #16]
 8014606:	f003 0302 	and.w	r3, r3, #2
 801460a:	2b02      	cmp	r3, #2
 801460c:	d122      	bne.n	8014654 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 801460e:	687b      	ldr	r3, [r7, #4]
 8014610:	681b      	ldr	r3, [r3, #0]
 8014612:	68db      	ldr	r3, [r3, #12]
 8014614:	f003 0302 	and.w	r3, r3, #2
 8014618:	2b02      	cmp	r3, #2
 801461a:	d11b      	bne.n	8014654 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 801461c:	687b      	ldr	r3, [r7, #4]
 801461e:	681b      	ldr	r3, [r3, #0]
 8014620:	f06f 0202 	mvn.w	r2, #2
 8014624:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8014626:	687b      	ldr	r3, [r7, #4]
 8014628:	2201      	movs	r2, #1
 801462a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 801462c:	687b      	ldr	r3, [r7, #4]
 801462e:	681b      	ldr	r3, [r3, #0]
 8014630:	699b      	ldr	r3, [r3, #24]
 8014632:	f003 0303 	and.w	r3, r3, #3
 8014636:	2b00      	cmp	r3, #0
 8014638:	d003      	beq.n	8014642 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 801463a:	6878      	ldr	r0, [r7, #4]
 801463c:	f000 f965 	bl	801490a <HAL_TIM_IC_CaptureCallback>
 8014640:	e005      	b.n	801464e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8014642:	6878      	ldr	r0, [r7, #4]
 8014644:	f000 f957 	bl	80148f6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8014648:	6878      	ldr	r0, [r7, #4]
 801464a:	f000 f968 	bl	801491e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801464e:	687b      	ldr	r3, [r7, #4]
 8014650:	2200      	movs	r2, #0
 8014652:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8014654:	687b      	ldr	r3, [r7, #4]
 8014656:	681b      	ldr	r3, [r3, #0]
 8014658:	691b      	ldr	r3, [r3, #16]
 801465a:	f003 0304 	and.w	r3, r3, #4
 801465e:	2b04      	cmp	r3, #4
 8014660:	d122      	bne.n	80146a8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8014662:	687b      	ldr	r3, [r7, #4]
 8014664:	681b      	ldr	r3, [r3, #0]
 8014666:	68db      	ldr	r3, [r3, #12]
 8014668:	f003 0304 	and.w	r3, r3, #4
 801466c:	2b04      	cmp	r3, #4
 801466e:	d11b      	bne.n	80146a8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8014670:	687b      	ldr	r3, [r7, #4]
 8014672:	681b      	ldr	r3, [r3, #0]
 8014674:	f06f 0204 	mvn.w	r2, #4
 8014678:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 801467a:	687b      	ldr	r3, [r7, #4]
 801467c:	2202      	movs	r2, #2
 801467e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8014680:	687b      	ldr	r3, [r7, #4]
 8014682:	681b      	ldr	r3, [r3, #0]
 8014684:	699b      	ldr	r3, [r3, #24]
 8014686:	f403 7340 	and.w	r3, r3, #768	; 0x300
 801468a:	2b00      	cmp	r3, #0
 801468c:	d003      	beq.n	8014696 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 801468e:	6878      	ldr	r0, [r7, #4]
 8014690:	f000 f93b 	bl	801490a <HAL_TIM_IC_CaptureCallback>
 8014694:	e005      	b.n	80146a2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8014696:	6878      	ldr	r0, [r7, #4]
 8014698:	f000 f92d 	bl	80148f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 801469c:	6878      	ldr	r0, [r7, #4]
 801469e:	f000 f93e 	bl	801491e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80146a2:	687b      	ldr	r3, [r7, #4]
 80146a4:	2200      	movs	r2, #0
 80146a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80146a8:	687b      	ldr	r3, [r7, #4]
 80146aa:	681b      	ldr	r3, [r3, #0]
 80146ac:	691b      	ldr	r3, [r3, #16]
 80146ae:	f003 0308 	and.w	r3, r3, #8
 80146b2:	2b08      	cmp	r3, #8
 80146b4:	d122      	bne.n	80146fc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80146b6:	687b      	ldr	r3, [r7, #4]
 80146b8:	681b      	ldr	r3, [r3, #0]
 80146ba:	68db      	ldr	r3, [r3, #12]
 80146bc:	f003 0308 	and.w	r3, r3, #8
 80146c0:	2b08      	cmp	r3, #8
 80146c2:	d11b      	bne.n	80146fc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80146c4:	687b      	ldr	r3, [r7, #4]
 80146c6:	681b      	ldr	r3, [r3, #0]
 80146c8:	f06f 0208 	mvn.w	r2, #8
 80146cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80146ce:	687b      	ldr	r3, [r7, #4]
 80146d0:	2204      	movs	r2, #4
 80146d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80146d4:	687b      	ldr	r3, [r7, #4]
 80146d6:	681b      	ldr	r3, [r3, #0]
 80146d8:	69db      	ldr	r3, [r3, #28]
 80146da:	f003 0303 	and.w	r3, r3, #3
 80146de:	2b00      	cmp	r3, #0
 80146e0:	d003      	beq.n	80146ea <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80146e2:	6878      	ldr	r0, [r7, #4]
 80146e4:	f000 f911 	bl	801490a <HAL_TIM_IC_CaptureCallback>
 80146e8:	e005      	b.n	80146f6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80146ea:	6878      	ldr	r0, [r7, #4]
 80146ec:	f000 f903 	bl	80148f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80146f0:	6878      	ldr	r0, [r7, #4]
 80146f2:	f000 f914 	bl	801491e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80146f6:	687b      	ldr	r3, [r7, #4]
 80146f8:	2200      	movs	r2, #0
 80146fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80146fc:	687b      	ldr	r3, [r7, #4]
 80146fe:	681b      	ldr	r3, [r3, #0]
 8014700:	691b      	ldr	r3, [r3, #16]
 8014702:	f003 0310 	and.w	r3, r3, #16
 8014706:	2b10      	cmp	r3, #16
 8014708:	d122      	bne.n	8014750 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 801470a:	687b      	ldr	r3, [r7, #4]
 801470c:	681b      	ldr	r3, [r3, #0]
 801470e:	68db      	ldr	r3, [r3, #12]
 8014710:	f003 0310 	and.w	r3, r3, #16
 8014714:	2b10      	cmp	r3, #16
 8014716:	d11b      	bne.n	8014750 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8014718:	687b      	ldr	r3, [r7, #4]
 801471a:	681b      	ldr	r3, [r3, #0]
 801471c:	f06f 0210 	mvn.w	r2, #16
 8014720:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8014722:	687b      	ldr	r3, [r7, #4]
 8014724:	2208      	movs	r2, #8
 8014726:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8014728:	687b      	ldr	r3, [r7, #4]
 801472a:	681b      	ldr	r3, [r3, #0]
 801472c:	69db      	ldr	r3, [r3, #28]
 801472e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8014732:	2b00      	cmp	r3, #0
 8014734:	d003      	beq.n	801473e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8014736:	6878      	ldr	r0, [r7, #4]
 8014738:	f000 f8e7 	bl	801490a <HAL_TIM_IC_CaptureCallback>
 801473c:	e005      	b.n	801474a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 801473e:	6878      	ldr	r0, [r7, #4]
 8014740:	f000 f8d9 	bl	80148f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8014744:	6878      	ldr	r0, [r7, #4]
 8014746:	f000 f8ea 	bl	801491e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801474a:	687b      	ldr	r3, [r7, #4]
 801474c:	2200      	movs	r2, #0
 801474e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8014750:	687b      	ldr	r3, [r7, #4]
 8014752:	681b      	ldr	r3, [r3, #0]
 8014754:	691b      	ldr	r3, [r3, #16]
 8014756:	f003 0301 	and.w	r3, r3, #1
 801475a:	2b01      	cmp	r3, #1
 801475c:	d10e      	bne.n	801477c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 801475e:	687b      	ldr	r3, [r7, #4]
 8014760:	681b      	ldr	r3, [r3, #0]
 8014762:	68db      	ldr	r3, [r3, #12]
 8014764:	f003 0301 	and.w	r3, r3, #1
 8014768:	2b01      	cmp	r3, #1
 801476a:	d107      	bne.n	801477c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 801476c:	687b      	ldr	r3, [r7, #4]
 801476e:	681b      	ldr	r3, [r3, #0]
 8014770:	f06f 0201 	mvn.w	r2, #1
 8014774:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8014776:	6878      	ldr	r0, [r7, #4]
 8014778:	f7f9 f93e 	bl	800d9f8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 801477c:	687b      	ldr	r3, [r7, #4]
 801477e:	681b      	ldr	r3, [r3, #0]
 8014780:	691b      	ldr	r3, [r3, #16]
 8014782:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8014786:	2b80      	cmp	r3, #128	; 0x80
 8014788:	d10e      	bne.n	80147a8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 801478a:	687b      	ldr	r3, [r7, #4]
 801478c:	681b      	ldr	r3, [r3, #0]
 801478e:	68db      	ldr	r3, [r3, #12]
 8014790:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8014794:	2b80      	cmp	r3, #128	; 0x80
 8014796:	d107      	bne.n	80147a8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8014798:	687b      	ldr	r3, [r7, #4]
 801479a:	681b      	ldr	r3, [r3, #0]
 801479c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80147a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80147a2:	6878      	ldr	r0, [r7, #4]
 80147a4:	f000 fa06 	bl	8014bb4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80147a8:	687b      	ldr	r3, [r7, #4]
 80147aa:	681b      	ldr	r3, [r3, #0]
 80147ac:	691b      	ldr	r3, [r3, #16]
 80147ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80147b2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80147b6:	d10e      	bne.n	80147d6 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80147b8:	687b      	ldr	r3, [r7, #4]
 80147ba:	681b      	ldr	r3, [r3, #0]
 80147bc:	68db      	ldr	r3, [r3, #12]
 80147be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80147c2:	2b80      	cmp	r3, #128	; 0x80
 80147c4:	d107      	bne.n	80147d6 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80147c6:	687b      	ldr	r3, [r7, #4]
 80147c8:	681b      	ldr	r3, [r3, #0]
 80147ca:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80147ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80147d0:	6878      	ldr	r0, [r7, #4]
 80147d2:	f000 f9f9 	bl	8014bc8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80147d6:	687b      	ldr	r3, [r7, #4]
 80147d8:	681b      	ldr	r3, [r3, #0]
 80147da:	691b      	ldr	r3, [r3, #16]
 80147dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80147e0:	2b40      	cmp	r3, #64	; 0x40
 80147e2:	d10e      	bne.n	8014802 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80147e4:	687b      	ldr	r3, [r7, #4]
 80147e6:	681b      	ldr	r3, [r3, #0]
 80147e8:	68db      	ldr	r3, [r3, #12]
 80147ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80147ee:	2b40      	cmp	r3, #64	; 0x40
 80147f0:	d107      	bne.n	8014802 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80147f2:	687b      	ldr	r3, [r7, #4]
 80147f4:	681b      	ldr	r3, [r3, #0]
 80147f6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80147fa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80147fc:	6878      	ldr	r0, [r7, #4]
 80147fe:	f000 f898 	bl	8014932 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8014802:	687b      	ldr	r3, [r7, #4]
 8014804:	681b      	ldr	r3, [r3, #0]
 8014806:	691b      	ldr	r3, [r3, #16]
 8014808:	f003 0320 	and.w	r3, r3, #32
 801480c:	2b20      	cmp	r3, #32
 801480e:	d10e      	bne.n	801482e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8014810:	687b      	ldr	r3, [r7, #4]
 8014812:	681b      	ldr	r3, [r3, #0]
 8014814:	68db      	ldr	r3, [r3, #12]
 8014816:	f003 0320 	and.w	r3, r3, #32
 801481a:	2b20      	cmp	r3, #32
 801481c:	d107      	bne.n	801482e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 801481e:	687b      	ldr	r3, [r7, #4]
 8014820:	681b      	ldr	r3, [r3, #0]
 8014822:	f06f 0220 	mvn.w	r2, #32
 8014826:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8014828:	6878      	ldr	r0, [r7, #4]
 801482a:	f000 f9b9 	bl	8014ba0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 801482e:	687b      	ldr	r3, [r7, #4]
 8014830:	681b      	ldr	r3, [r3, #0]
 8014832:	691b      	ldr	r3, [r3, #16]
 8014834:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8014838:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 801483c:	d10f      	bne.n	801485e <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 801483e:	687b      	ldr	r3, [r7, #4]
 8014840:	681b      	ldr	r3, [r3, #0]
 8014842:	68db      	ldr	r3, [r3, #12]
 8014844:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8014848:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 801484c:	d107      	bne.n	801485e <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 801484e:	687b      	ldr	r3, [r7, #4]
 8014850:	681b      	ldr	r3, [r3, #0]
 8014852:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 8014856:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8014858:	6878      	ldr	r0, [r7, #4]
 801485a:	f000 f9bf 	bl	8014bdc <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 801485e:	687b      	ldr	r3, [r7, #4]
 8014860:	681b      	ldr	r3, [r3, #0]
 8014862:	691b      	ldr	r3, [r3, #16]
 8014864:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8014868:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 801486c:	d10f      	bne.n	801488e <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 801486e:	687b      	ldr	r3, [r7, #4]
 8014870:	681b      	ldr	r3, [r3, #0]
 8014872:	68db      	ldr	r3, [r3, #12]
 8014874:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8014878:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 801487c:	d107      	bne.n	801488e <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 801487e:	687b      	ldr	r3, [r7, #4]
 8014880:	681b      	ldr	r3, [r3, #0]
 8014882:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 8014886:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8014888:	6878      	ldr	r0, [r7, #4]
 801488a:	f000 f9b1 	bl	8014bf0 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 801488e:	687b      	ldr	r3, [r7, #4]
 8014890:	681b      	ldr	r3, [r3, #0]
 8014892:	691b      	ldr	r3, [r3, #16]
 8014894:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8014898:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 801489c:	d10f      	bne.n	80148be <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 801489e:	687b      	ldr	r3, [r7, #4]
 80148a0:	681b      	ldr	r3, [r3, #0]
 80148a2:	68db      	ldr	r3, [r3, #12]
 80148a4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80148a8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80148ac:	d107      	bne.n	80148be <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 80148ae:	687b      	ldr	r3, [r7, #4]
 80148b0:	681b      	ldr	r3, [r3, #0]
 80148b2:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 80148b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 80148b8:	6878      	ldr	r0, [r7, #4]
 80148ba:	f000 f9a3 	bl	8014c04 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 80148be:	687b      	ldr	r3, [r7, #4]
 80148c0:	681b      	ldr	r3, [r3, #0]
 80148c2:	691b      	ldr	r3, [r3, #16]
 80148c4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80148c8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80148cc:	d10f      	bne.n	80148ee <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 80148ce:	687b      	ldr	r3, [r7, #4]
 80148d0:	681b      	ldr	r3, [r3, #0]
 80148d2:	68db      	ldr	r3, [r3, #12]
 80148d4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80148d8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80148dc:	d107      	bne.n	80148ee <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 80148de:	687b      	ldr	r3, [r7, #4]
 80148e0:	681b      	ldr	r3, [r3, #0]
 80148e2:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 80148e6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 80148e8:	6878      	ldr	r0, [r7, #4]
 80148ea:	f000 f995 	bl	8014c18 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80148ee:	bf00      	nop
 80148f0:	3708      	adds	r7, #8
 80148f2:	46bd      	mov	sp, r7
 80148f4:	bd80      	pop	{r7, pc}

080148f6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80148f6:	b480      	push	{r7}
 80148f8:	b083      	sub	sp, #12
 80148fa:	af00      	add	r7, sp, #0
 80148fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80148fe:	bf00      	nop
 8014900:	370c      	adds	r7, #12
 8014902:	46bd      	mov	sp, r7
 8014904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014908:	4770      	bx	lr

0801490a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 801490a:	b480      	push	{r7}
 801490c:	b083      	sub	sp, #12
 801490e:	af00      	add	r7, sp, #0
 8014910:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8014912:	bf00      	nop
 8014914:	370c      	adds	r7, #12
 8014916:	46bd      	mov	sp, r7
 8014918:	f85d 7b04 	ldr.w	r7, [sp], #4
 801491c:	4770      	bx	lr

0801491e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 801491e:	b480      	push	{r7}
 8014920:	b083      	sub	sp, #12
 8014922:	af00      	add	r7, sp, #0
 8014924:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8014926:	bf00      	nop
 8014928:	370c      	adds	r7, #12
 801492a:	46bd      	mov	sp, r7
 801492c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014930:	4770      	bx	lr

08014932 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8014932:	b480      	push	{r7}
 8014934:	b083      	sub	sp, #12
 8014936:	af00      	add	r7, sp, #0
 8014938:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 801493a:	bf00      	nop
 801493c:	370c      	adds	r7, #12
 801493e:	46bd      	mov	sp, r7
 8014940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014944:	4770      	bx	lr
	...

08014948 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8014948:	b480      	push	{r7}
 801494a:	b085      	sub	sp, #20
 801494c:	af00      	add	r7, sp, #0
 801494e:	6078      	str	r0, [r7, #4]
 8014950:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8014952:	687b      	ldr	r3, [r7, #4]
 8014954:	681b      	ldr	r3, [r3, #0]
 8014956:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8014958:	687b      	ldr	r3, [r7, #4]
 801495a:	4a42      	ldr	r2, [pc, #264]	; (8014a64 <TIM_Base_SetConfig+0x11c>)
 801495c:	4293      	cmp	r3, r2
 801495e:	d013      	beq.n	8014988 <TIM_Base_SetConfig+0x40>
 8014960:	687b      	ldr	r3, [r7, #4]
 8014962:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8014966:	d00f      	beq.n	8014988 <TIM_Base_SetConfig+0x40>
 8014968:	687b      	ldr	r3, [r7, #4]
 801496a:	4a3f      	ldr	r2, [pc, #252]	; (8014a68 <TIM_Base_SetConfig+0x120>)
 801496c:	4293      	cmp	r3, r2
 801496e:	d00b      	beq.n	8014988 <TIM_Base_SetConfig+0x40>
 8014970:	687b      	ldr	r3, [r7, #4]
 8014972:	4a3e      	ldr	r2, [pc, #248]	; (8014a6c <TIM_Base_SetConfig+0x124>)
 8014974:	4293      	cmp	r3, r2
 8014976:	d007      	beq.n	8014988 <TIM_Base_SetConfig+0x40>
 8014978:	687b      	ldr	r3, [r7, #4]
 801497a:	4a3d      	ldr	r2, [pc, #244]	; (8014a70 <TIM_Base_SetConfig+0x128>)
 801497c:	4293      	cmp	r3, r2
 801497e:	d003      	beq.n	8014988 <TIM_Base_SetConfig+0x40>
 8014980:	687b      	ldr	r3, [r7, #4]
 8014982:	4a3c      	ldr	r2, [pc, #240]	; (8014a74 <TIM_Base_SetConfig+0x12c>)
 8014984:	4293      	cmp	r3, r2
 8014986:	d108      	bne.n	801499a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8014988:	68fb      	ldr	r3, [r7, #12]
 801498a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801498e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8014990:	683b      	ldr	r3, [r7, #0]
 8014992:	685b      	ldr	r3, [r3, #4]
 8014994:	68fa      	ldr	r2, [r7, #12]
 8014996:	4313      	orrs	r3, r2
 8014998:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 801499a:	687b      	ldr	r3, [r7, #4]
 801499c:	4a31      	ldr	r2, [pc, #196]	; (8014a64 <TIM_Base_SetConfig+0x11c>)
 801499e:	4293      	cmp	r3, r2
 80149a0:	d01f      	beq.n	80149e2 <TIM_Base_SetConfig+0x9a>
 80149a2:	687b      	ldr	r3, [r7, #4]
 80149a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80149a8:	d01b      	beq.n	80149e2 <TIM_Base_SetConfig+0x9a>
 80149aa:	687b      	ldr	r3, [r7, #4]
 80149ac:	4a2e      	ldr	r2, [pc, #184]	; (8014a68 <TIM_Base_SetConfig+0x120>)
 80149ae:	4293      	cmp	r3, r2
 80149b0:	d017      	beq.n	80149e2 <TIM_Base_SetConfig+0x9a>
 80149b2:	687b      	ldr	r3, [r7, #4]
 80149b4:	4a2d      	ldr	r2, [pc, #180]	; (8014a6c <TIM_Base_SetConfig+0x124>)
 80149b6:	4293      	cmp	r3, r2
 80149b8:	d013      	beq.n	80149e2 <TIM_Base_SetConfig+0x9a>
 80149ba:	687b      	ldr	r3, [r7, #4]
 80149bc:	4a2c      	ldr	r2, [pc, #176]	; (8014a70 <TIM_Base_SetConfig+0x128>)
 80149be:	4293      	cmp	r3, r2
 80149c0:	d00f      	beq.n	80149e2 <TIM_Base_SetConfig+0x9a>
 80149c2:	687b      	ldr	r3, [r7, #4]
 80149c4:	4a2c      	ldr	r2, [pc, #176]	; (8014a78 <TIM_Base_SetConfig+0x130>)
 80149c6:	4293      	cmp	r3, r2
 80149c8:	d00b      	beq.n	80149e2 <TIM_Base_SetConfig+0x9a>
 80149ca:	687b      	ldr	r3, [r7, #4]
 80149cc:	4a2b      	ldr	r2, [pc, #172]	; (8014a7c <TIM_Base_SetConfig+0x134>)
 80149ce:	4293      	cmp	r3, r2
 80149d0:	d007      	beq.n	80149e2 <TIM_Base_SetConfig+0x9a>
 80149d2:	687b      	ldr	r3, [r7, #4]
 80149d4:	4a2a      	ldr	r2, [pc, #168]	; (8014a80 <TIM_Base_SetConfig+0x138>)
 80149d6:	4293      	cmp	r3, r2
 80149d8:	d003      	beq.n	80149e2 <TIM_Base_SetConfig+0x9a>
 80149da:	687b      	ldr	r3, [r7, #4]
 80149dc:	4a25      	ldr	r2, [pc, #148]	; (8014a74 <TIM_Base_SetConfig+0x12c>)
 80149de:	4293      	cmp	r3, r2
 80149e0:	d108      	bne.n	80149f4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80149e2:	68fb      	ldr	r3, [r7, #12]
 80149e4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80149e8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80149ea:	683b      	ldr	r3, [r7, #0]
 80149ec:	68db      	ldr	r3, [r3, #12]
 80149ee:	68fa      	ldr	r2, [r7, #12]
 80149f0:	4313      	orrs	r3, r2
 80149f2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80149f4:	68fb      	ldr	r3, [r7, #12]
 80149f6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80149fa:	683b      	ldr	r3, [r7, #0]
 80149fc:	695b      	ldr	r3, [r3, #20]
 80149fe:	4313      	orrs	r3, r2
 8014a00:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8014a02:	687b      	ldr	r3, [r7, #4]
 8014a04:	68fa      	ldr	r2, [r7, #12]
 8014a06:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8014a08:	683b      	ldr	r3, [r7, #0]
 8014a0a:	689a      	ldr	r2, [r3, #8]
 8014a0c:	687b      	ldr	r3, [r7, #4]
 8014a0e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8014a10:	683b      	ldr	r3, [r7, #0]
 8014a12:	681a      	ldr	r2, [r3, #0]
 8014a14:	687b      	ldr	r3, [r7, #4]
 8014a16:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8014a18:	687b      	ldr	r3, [r7, #4]
 8014a1a:	4a12      	ldr	r2, [pc, #72]	; (8014a64 <TIM_Base_SetConfig+0x11c>)
 8014a1c:	4293      	cmp	r3, r2
 8014a1e:	d013      	beq.n	8014a48 <TIM_Base_SetConfig+0x100>
 8014a20:	687b      	ldr	r3, [r7, #4]
 8014a22:	4a13      	ldr	r2, [pc, #76]	; (8014a70 <TIM_Base_SetConfig+0x128>)
 8014a24:	4293      	cmp	r3, r2
 8014a26:	d00f      	beq.n	8014a48 <TIM_Base_SetConfig+0x100>
 8014a28:	687b      	ldr	r3, [r7, #4]
 8014a2a:	4a13      	ldr	r2, [pc, #76]	; (8014a78 <TIM_Base_SetConfig+0x130>)
 8014a2c:	4293      	cmp	r3, r2
 8014a2e:	d00b      	beq.n	8014a48 <TIM_Base_SetConfig+0x100>
 8014a30:	687b      	ldr	r3, [r7, #4]
 8014a32:	4a12      	ldr	r2, [pc, #72]	; (8014a7c <TIM_Base_SetConfig+0x134>)
 8014a34:	4293      	cmp	r3, r2
 8014a36:	d007      	beq.n	8014a48 <TIM_Base_SetConfig+0x100>
 8014a38:	687b      	ldr	r3, [r7, #4]
 8014a3a:	4a11      	ldr	r2, [pc, #68]	; (8014a80 <TIM_Base_SetConfig+0x138>)
 8014a3c:	4293      	cmp	r3, r2
 8014a3e:	d003      	beq.n	8014a48 <TIM_Base_SetConfig+0x100>
 8014a40:	687b      	ldr	r3, [r7, #4]
 8014a42:	4a0c      	ldr	r2, [pc, #48]	; (8014a74 <TIM_Base_SetConfig+0x12c>)
 8014a44:	4293      	cmp	r3, r2
 8014a46:	d103      	bne.n	8014a50 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8014a48:	683b      	ldr	r3, [r7, #0]
 8014a4a:	691a      	ldr	r2, [r3, #16]
 8014a4c:	687b      	ldr	r3, [r7, #4]
 8014a4e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8014a50:	687b      	ldr	r3, [r7, #4]
 8014a52:	2201      	movs	r2, #1
 8014a54:	615a      	str	r2, [r3, #20]
}
 8014a56:	bf00      	nop
 8014a58:	3714      	adds	r7, #20
 8014a5a:	46bd      	mov	sp, r7
 8014a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a60:	4770      	bx	lr
 8014a62:	bf00      	nop
 8014a64:	40012c00 	.word	0x40012c00
 8014a68:	40000400 	.word	0x40000400
 8014a6c:	40000800 	.word	0x40000800
 8014a70:	40013400 	.word	0x40013400
 8014a74:	40015000 	.word	0x40015000
 8014a78:	40014000 	.word	0x40014000
 8014a7c:	40014400 	.word	0x40014400
 8014a80:	40014800 	.word	0x40014800

08014a84 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8014a84:	b480      	push	{r7}
 8014a86:	b085      	sub	sp, #20
 8014a88:	af00      	add	r7, sp, #0
 8014a8a:	6078      	str	r0, [r7, #4]
 8014a8c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8014a8e:	687b      	ldr	r3, [r7, #4]
 8014a90:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8014a94:	2b01      	cmp	r3, #1
 8014a96:	d101      	bne.n	8014a9c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8014a98:	2302      	movs	r3, #2
 8014a9a:	e06f      	b.n	8014b7c <HAL_TIMEx_MasterConfigSynchronization+0xf8>
 8014a9c:	687b      	ldr	r3, [r7, #4]
 8014a9e:	2201      	movs	r2, #1
 8014aa0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8014aa4:	687b      	ldr	r3, [r7, #4]
 8014aa6:	2202      	movs	r2, #2
 8014aa8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8014aac:	687b      	ldr	r3, [r7, #4]
 8014aae:	681b      	ldr	r3, [r3, #0]
 8014ab0:	685b      	ldr	r3, [r3, #4]
 8014ab2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8014ab4:	687b      	ldr	r3, [r7, #4]
 8014ab6:	681b      	ldr	r3, [r3, #0]
 8014ab8:	689b      	ldr	r3, [r3, #8]
 8014aba:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8014abc:	687b      	ldr	r3, [r7, #4]
 8014abe:	681b      	ldr	r3, [r3, #0]
 8014ac0:	4a31      	ldr	r2, [pc, #196]	; (8014b88 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8014ac2:	4293      	cmp	r3, r2
 8014ac4:	d009      	beq.n	8014ada <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8014ac6:	687b      	ldr	r3, [r7, #4]
 8014ac8:	681b      	ldr	r3, [r3, #0]
 8014aca:	4a30      	ldr	r2, [pc, #192]	; (8014b8c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8014acc:	4293      	cmp	r3, r2
 8014ace:	d004      	beq.n	8014ada <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8014ad0:	687b      	ldr	r3, [r7, #4]
 8014ad2:	681b      	ldr	r3, [r3, #0]
 8014ad4:	4a2e      	ldr	r2, [pc, #184]	; (8014b90 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8014ad6:	4293      	cmp	r3, r2
 8014ad8:	d108      	bne.n	8014aec <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8014ada:	68fb      	ldr	r3, [r7, #12]
 8014adc:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8014ae0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8014ae2:	683b      	ldr	r3, [r7, #0]
 8014ae4:	685b      	ldr	r3, [r3, #4]
 8014ae6:	68fa      	ldr	r2, [r7, #12]
 8014ae8:	4313      	orrs	r3, r2
 8014aea:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8014aec:	68fb      	ldr	r3, [r7, #12]
 8014aee:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8014af2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8014af6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8014af8:	683b      	ldr	r3, [r7, #0]
 8014afa:	681b      	ldr	r3, [r3, #0]
 8014afc:	68fa      	ldr	r2, [r7, #12]
 8014afe:	4313      	orrs	r3, r2
 8014b00:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8014b02:	687b      	ldr	r3, [r7, #4]
 8014b04:	681b      	ldr	r3, [r3, #0]
 8014b06:	68fa      	ldr	r2, [r7, #12]
 8014b08:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8014b0a:	687b      	ldr	r3, [r7, #4]
 8014b0c:	681b      	ldr	r3, [r3, #0]
 8014b0e:	4a1e      	ldr	r2, [pc, #120]	; (8014b88 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8014b10:	4293      	cmp	r3, r2
 8014b12:	d01d      	beq.n	8014b50 <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 8014b14:	687b      	ldr	r3, [r7, #4]
 8014b16:	681b      	ldr	r3, [r3, #0]
 8014b18:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8014b1c:	d018      	beq.n	8014b50 <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 8014b1e:	687b      	ldr	r3, [r7, #4]
 8014b20:	681b      	ldr	r3, [r3, #0]
 8014b22:	4a1c      	ldr	r2, [pc, #112]	; (8014b94 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8014b24:	4293      	cmp	r3, r2
 8014b26:	d013      	beq.n	8014b50 <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 8014b28:	687b      	ldr	r3, [r7, #4]
 8014b2a:	681b      	ldr	r3, [r3, #0]
 8014b2c:	4a1a      	ldr	r2, [pc, #104]	; (8014b98 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8014b2e:	4293      	cmp	r3, r2
 8014b30:	d00e      	beq.n	8014b50 <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 8014b32:	687b      	ldr	r3, [r7, #4]
 8014b34:	681b      	ldr	r3, [r3, #0]
 8014b36:	4a15      	ldr	r2, [pc, #84]	; (8014b8c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8014b38:	4293      	cmp	r3, r2
 8014b3a:	d009      	beq.n	8014b50 <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 8014b3c:	687b      	ldr	r3, [r7, #4]
 8014b3e:	681b      	ldr	r3, [r3, #0]
 8014b40:	4a16      	ldr	r2, [pc, #88]	; (8014b9c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8014b42:	4293      	cmp	r3, r2
 8014b44:	d004      	beq.n	8014b50 <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 8014b46:	687b      	ldr	r3, [r7, #4]
 8014b48:	681b      	ldr	r3, [r3, #0]
 8014b4a:	4a11      	ldr	r2, [pc, #68]	; (8014b90 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8014b4c:	4293      	cmp	r3, r2
 8014b4e:	d10c      	bne.n	8014b6a <HAL_TIMEx_MasterConfigSynchronization+0xe6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8014b50:	68bb      	ldr	r3, [r7, #8]
 8014b52:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8014b56:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8014b58:	683b      	ldr	r3, [r7, #0]
 8014b5a:	689b      	ldr	r3, [r3, #8]
 8014b5c:	68ba      	ldr	r2, [r7, #8]
 8014b5e:	4313      	orrs	r3, r2
 8014b60:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8014b62:	687b      	ldr	r3, [r7, #4]
 8014b64:	681b      	ldr	r3, [r3, #0]
 8014b66:	68ba      	ldr	r2, [r7, #8]
 8014b68:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8014b6a:	687b      	ldr	r3, [r7, #4]
 8014b6c:	2201      	movs	r2, #1
 8014b6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8014b72:	687b      	ldr	r3, [r7, #4]
 8014b74:	2200      	movs	r2, #0
 8014b76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8014b7a:	2300      	movs	r3, #0
}
 8014b7c:	4618      	mov	r0, r3
 8014b7e:	3714      	adds	r7, #20
 8014b80:	46bd      	mov	sp, r7
 8014b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014b86:	4770      	bx	lr
 8014b88:	40012c00 	.word	0x40012c00
 8014b8c:	40013400 	.word	0x40013400
 8014b90:	40015000 	.word	0x40015000
 8014b94:	40000400 	.word	0x40000400
 8014b98:	40000800 	.word	0x40000800
 8014b9c:	40014000 	.word	0x40014000

08014ba0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8014ba0:	b480      	push	{r7}
 8014ba2:	b083      	sub	sp, #12
 8014ba4:	af00      	add	r7, sp, #0
 8014ba6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8014ba8:	bf00      	nop
 8014baa:	370c      	adds	r7, #12
 8014bac:	46bd      	mov	sp, r7
 8014bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014bb2:	4770      	bx	lr

08014bb4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8014bb4:	b480      	push	{r7}
 8014bb6:	b083      	sub	sp, #12
 8014bb8:	af00      	add	r7, sp, #0
 8014bba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8014bbc:	bf00      	nop
 8014bbe:	370c      	adds	r7, #12
 8014bc0:	46bd      	mov	sp, r7
 8014bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014bc6:	4770      	bx	lr

08014bc8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8014bc8:	b480      	push	{r7}
 8014bca:	b083      	sub	sp, #12
 8014bcc:	af00      	add	r7, sp, #0
 8014bce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8014bd0:	bf00      	nop
 8014bd2:	370c      	adds	r7, #12
 8014bd4:	46bd      	mov	sp, r7
 8014bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014bda:	4770      	bx	lr

08014bdc <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8014bdc:	b480      	push	{r7}
 8014bde:	b083      	sub	sp, #12
 8014be0:	af00      	add	r7, sp, #0
 8014be2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8014be4:	bf00      	nop
 8014be6:	370c      	adds	r7, #12
 8014be8:	46bd      	mov	sp, r7
 8014bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014bee:	4770      	bx	lr

08014bf0 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8014bf0:	b480      	push	{r7}
 8014bf2:	b083      	sub	sp, #12
 8014bf4:	af00      	add	r7, sp, #0
 8014bf6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8014bf8:	bf00      	nop
 8014bfa:	370c      	adds	r7, #12
 8014bfc:	46bd      	mov	sp, r7
 8014bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014c02:	4770      	bx	lr

08014c04 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8014c04:	b480      	push	{r7}
 8014c06:	b083      	sub	sp, #12
 8014c08:	af00      	add	r7, sp, #0
 8014c0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8014c0c:	bf00      	nop
 8014c0e:	370c      	adds	r7, #12
 8014c10:	46bd      	mov	sp, r7
 8014c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014c16:	4770      	bx	lr

08014c18 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8014c18:	b480      	push	{r7}
 8014c1a:	b083      	sub	sp, #12
 8014c1c:	af00      	add	r7, sp, #0
 8014c1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8014c20:	bf00      	nop
 8014c22:	370c      	adds	r7, #12
 8014c24:	46bd      	mov	sp, r7
 8014c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014c2a:	4770      	bx	lr

08014c2c <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8014c2c:	b480      	push	{r7}
 8014c2e:	b091      	sub	sp, #68	; 0x44
 8014c30:	af00      	add	r7, sp, #0
 8014c32:	60f8      	str	r0, [r7, #12]
 8014c34:	60b9      	str	r1, [r7, #8]
 8014c36:	4613      	mov	r3, r2
 8014c38:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8014c3a:	68fb      	ldr	r3, [r7, #12]
 8014c3c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8014c40:	2b20      	cmp	r3, #32
 8014c42:	f040 808c 	bne.w	8014d5e <HAL_UART_Transmit_IT+0x132>
  {
    if ((pData == NULL) || (Size == 0U))
 8014c46:	68bb      	ldr	r3, [r7, #8]
 8014c48:	2b00      	cmp	r3, #0
 8014c4a:	d002      	beq.n	8014c52 <HAL_UART_Transmit_IT+0x26>
 8014c4c:	88fb      	ldrh	r3, [r7, #6]
 8014c4e:	2b00      	cmp	r3, #0
 8014c50:	d101      	bne.n	8014c56 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8014c52:	2301      	movs	r3, #1
 8014c54:	e084      	b.n	8014d60 <HAL_UART_Transmit_IT+0x134>
    }

    __HAL_LOCK(huart);
 8014c56:	68fb      	ldr	r3, [r7, #12]
 8014c58:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8014c5c:	2b01      	cmp	r3, #1
 8014c5e:	d101      	bne.n	8014c64 <HAL_UART_Transmit_IT+0x38>
 8014c60:	2302      	movs	r3, #2
 8014c62:	e07d      	b.n	8014d60 <HAL_UART_Transmit_IT+0x134>
 8014c64:	68fb      	ldr	r3, [r7, #12]
 8014c66:	2201      	movs	r2, #1
 8014c68:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->pTxBuffPtr  = pData;
 8014c6c:	68fb      	ldr	r3, [r7, #12]
 8014c6e:	68ba      	ldr	r2, [r7, #8]
 8014c70:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 8014c72:	68fb      	ldr	r3, [r7, #12]
 8014c74:	88fa      	ldrh	r2, [r7, #6]
 8014c76:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8014c7a:	68fb      	ldr	r3, [r7, #12]
 8014c7c:	88fa      	ldrh	r2, [r7, #6]
 8014c7e:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    huart->TxISR       = NULL;
 8014c82:	68fb      	ldr	r3, [r7, #12]
 8014c84:	2200      	movs	r2, #0
 8014c86:	675a      	str	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8014c88:	68fb      	ldr	r3, [r7, #12]
 8014c8a:	2200      	movs	r2, #0
 8014c8c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8014c90:	68fb      	ldr	r3, [r7, #12]
 8014c92:	2221      	movs	r2, #33	; 0x21
 8014c94:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 8014c98:	68fb      	ldr	r3, [r7, #12]
 8014c9a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8014c9c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8014ca0:	d12e      	bne.n	8014d00 <HAL_UART_Transmit_IT+0xd4>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8014ca2:	68fb      	ldr	r3, [r7, #12]
 8014ca4:	689b      	ldr	r3, [r3, #8]
 8014ca6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8014caa:	d107      	bne.n	8014cbc <HAL_UART_Transmit_IT+0x90>
 8014cac:	68fb      	ldr	r3, [r7, #12]
 8014cae:	691b      	ldr	r3, [r3, #16]
 8014cb0:	2b00      	cmp	r3, #0
 8014cb2:	d103      	bne.n	8014cbc <HAL_UART_Transmit_IT+0x90>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 8014cb4:	68fb      	ldr	r3, [r7, #12]
 8014cb6:	4a2d      	ldr	r2, [pc, #180]	; (8014d6c <HAL_UART_Transmit_IT+0x140>)
 8014cb8:	675a      	str	r2, [r3, #116]	; 0x74
 8014cba:	e002      	b.n	8014cc2 <HAL_UART_Transmit_IT+0x96>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 8014cbc:	68fb      	ldr	r3, [r7, #12]
 8014cbe:	4a2c      	ldr	r2, [pc, #176]	; (8014d70 <HAL_UART_Transmit_IT+0x144>)
 8014cc0:	675a      	str	r2, [r3, #116]	; 0x74
      }

      __HAL_UNLOCK(huart);
 8014cc2:	68fb      	ldr	r3, [r7, #12]
 8014cc4:	2200      	movs	r2, #0
 8014cc6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8014cca:	68fb      	ldr	r3, [r7, #12]
 8014ccc:	681b      	ldr	r3, [r3, #0]
 8014cce:	3308      	adds	r3, #8
 8014cd0:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014cd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014cd4:	e853 3f00 	ldrex	r3, [r3]
 8014cd8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8014cda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014cdc:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8014ce0:	63bb      	str	r3, [r7, #56]	; 0x38
 8014ce2:	68fb      	ldr	r3, [r7, #12]
 8014ce4:	681b      	ldr	r3, [r3, #0]
 8014ce6:	3308      	adds	r3, #8
 8014ce8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8014cea:	637a      	str	r2, [r7, #52]	; 0x34
 8014cec:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014cee:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8014cf0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8014cf2:	e841 2300 	strex	r3, r2, [r1]
 8014cf6:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8014cf8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014cfa:	2b00      	cmp	r3, #0
 8014cfc:	d1e5      	bne.n	8014cca <HAL_UART_Transmit_IT+0x9e>
 8014cfe:	e02c      	b.n	8014d5a <HAL_UART_Transmit_IT+0x12e>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8014d00:	68fb      	ldr	r3, [r7, #12]
 8014d02:	689b      	ldr	r3, [r3, #8]
 8014d04:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8014d08:	d107      	bne.n	8014d1a <HAL_UART_Transmit_IT+0xee>
 8014d0a:	68fb      	ldr	r3, [r7, #12]
 8014d0c:	691b      	ldr	r3, [r3, #16]
 8014d0e:	2b00      	cmp	r3, #0
 8014d10:	d103      	bne.n	8014d1a <HAL_UART_Transmit_IT+0xee>
      {
        huart->TxISR = UART_TxISR_16BIT;
 8014d12:	68fb      	ldr	r3, [r7, #12]
 8014d14:	4a17      	ldr	r2, [pc, #92]	; (8014d74 <HAL_UART_Transmit_IT+0x148>)
 8014d16:	675a      	str	r2, [r3, #116]	; 0x74
 8014d18:	e002      	b.n	8014d20 <HAL_UART_Transmit_IT+0xf4>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 8014d1a:	68fb      	ldr	r3, [r7, #12]
 8014d1c:	4a16      	ldr	r2, [pc, #88]	; (8014d78 <HAL_UART_Transmit_IT+0x14c>)
 8014d1e:	675a      	str	r2, [r3, #116]	; 0x74
      }

      __HAL_UNLOCK(huart);
 8014d20:	68fb      	ldr	r3, [r7, #12]
 8014d22:	2200      	movs	r2, #0
 8014d24:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8014d28:	68fb      	ldr	r3, [r7, #12]
 8014d2a:	681b      	ldr	r3, [r3, #0]
 8014d2c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014d2e:	697b      	ldr	r3, [r7, #20]
 8014d30:	e853 3f00 	ldrex	r3, [r3]
 8014d34:	613b      	str	r3, [r7, #16]
   return(result);
 8014d36:	693b      	ldr	r3, [r7, #16]
 8014d38:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8014d3c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8014d3e:	68fb      	ldr	r3, [r7, #12]
 8014d40:	681b      	ldr	r3, [r3, #0]
 8014d42:	461a      	mov	r2, r3
 8014d44:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014d46:	623b      	str	r3, [r7, #32]
 8014d48:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014d4a:	69f9      	ldr	r1, [r7, #28]
 8014d4c:	6a3a      	ldr	r2, [r7, #32]
 8014d4e:	e841 2300 	strex	r3, r2, [r1]
 8014d52:	61bb      	str	r3, [r7, #24]
   return(result);
 8014d54:	69bb      	ldr	r3, [r7, #24]
 8014d56:	2b00      	cmp	r3, #0
 8014d58:	d1e6      	bne.n	8014d28 <HAL_UART_Transmit_IT+0xfc>
    }

    return HAL_OK;
 8014d5a:	2300      	movs	r3, #0
 8014d5c:	e000      	b.n	8014d60 <HAL_UART_Transmit_IT+0x134>
  }
  else
  {
    return HAL_BUSY;
 8014d5e:	2302      	movs	r3, #2
  }
}
 8014d60:	4618      	mov	r0, r3
 8014d62:	3744      	adds	r7, #68	; 0x44
 8014d64:	46bd      	mov	sp, r7
 8014d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d6a:	4770      	bx	lr
 8014d6c:	08016759 	.word	0x08016759
 8014d70:	08016679 	.word	0x08016679
 8014d74:	080165b7 	.word	0x080165b7
 8014d78:	080164ff 	.word	0x080164ff

08014d7c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8014d7c:	b580      	push	{r7, lr}
 8014d7e:	b08a      	sub	sp, #40	; 0x28
 8014d80:	af00      	add	r7, sp, #0
 8014d82:	60f8      	str	r0, [r7, #12]
 8014d84:	60b9      	str	r1, [r7, #8]
 8014d86:	4613      	mov	r3, r2
 8014d88:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8014d8a:	68fb      	ldr	r3, [r7, #12]
 8014d8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8014d90:	2b20      	cmp	r3, #32
 8014d92:	d142      	bne.n	8014e1a <HAL_UART_Receive_IT+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 8014d94:	68bb      	ldr	r3, [r7, #8]
 8014d96:	2b00      	cmp	r3, #0
 8014d98:	d002      	beq.n	8014da0 <HAL_UART_Receive_IT+0x24>
 8014d9a:	88fb      	ldrh	r3, [r7, #6]
 8014d9c:	2b00      	cmp	r3, #0
 8014d9e:	d101      	bne.n	8014da4 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8014da0:	2301      	movs	r3, #1
 8014da2:	e03b      	b.n	8014e1c <HAL_UART_Receive_IT+0xa0>
    }

    __HAL_LOCK(huart);
 8014da4:	68fb      	ldr	r3, [r7, #12]
 8014da6:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8014daa:	2b01      	cmp	r3, #1
 8014dac:	d101      	bne.n	8014db2 <HAL_UART_Receive_IT+0x36>
 8014dae:	2302      	movs	r3, #2
 8014db0:	e034      	b.n	8014e1c <HAL_UART_Receive_IT+0xa0>
 8014db2:	68fb      	ldr	r3, [r7, #12]
 8014db4:	2201      	movs	r2, #1
 8014db6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8014dba:	68fb      	ldr	r3, [r7, #12]
 8014dbc:	2200      	movs	r2, #0
 8014dbe:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8014dc0:	68fb      	ldr	r3, [r7, #12]
 8014dc2:	681b      	ldr	r3, [r3, #0]
 8014dc4:	4a17      	ldr	r2, [pc, #92]	; (8014e24 <HAL_UART_Receive_IT+0xa8>)
 8014dc6:	4293      	cmp	r3, r2
 8014dc8:	d01f      	beq.n	8014e0a <HAL_UART_Receive_IT+0x8e>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8014dca:	68fb      	ldr	r3, [r7, #12]
 8014dcc:	681b      	ldr	r3, [r3, #0]
 8014dce:	685b      	ldr	r3, [r3, #4]
 8014dd0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8014dd4:	2b00      	cmp	r3, #0
 8014dd6:	d018      	beq.n	8014e0a <HAL_UART_Receive_IT+0x8e>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8014dd8:	68fb      	ldr	r3, [r7, #12]
 8014dda:	681b      	ldr	r3, [r3, #0]
 8014ddc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014dde:	697b      	ldr	r3, [r7, #20]
 8014de0:	e853 3f00 	ldrex	r3, [r3]
 8014de4:	613b      	str	r3, [r7, #16]
   return(result);
 8014de6:	693b      	ldr	r3, [r7, #16]
 8014de8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8014dec:	627b      	str	r3, [r7, #36]	; 0x24
 8014dee:	68fb      	ldr	r3, [r7, #12]
 8014df0:	681b      	ldr	r3, [r3, #0]
 8014df2:	461a      	mov	r2, r3
 8014df4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014df6:	623b      	str	r3, [r7, #32]
 8014df8:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014dfa:	69f9      	ldr	r1, [r7, #28]
 8014dfc:	6a3a      	ldr	r2, [r7, #32]
 8014dfe:	e841 2300 	strex	r3, r2, [r1]
 8014e02:	61bb      	str	r3, [r7, #24]
   return(result);
 8014e04:	69bb      	ldr	r3, [r7, #24]
 8014e06:	2b00      	cmp	r3, #0
 8014e08:	d1e6      	bne.n	8014dd8 <HAL_UART_Receive_IT+0x5c>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8014e0a:	88fb      	ldrh	r3, [r7, #6]
 8014e0c:	461a      	mov	r2, r3
 8014e0e:	68b9      	ldr	r1, [r7, #8]
 8014e10:	68f8      	ldr	r0, [r7, #12]
 8014e12:	f001 f94b 	bl	80160ac <UART_Start_Receive_IT>
 8014e16:	4603      	mov	r3, r0
 8014e18:	e000      	b.n	8014e1c <HAL_UART_Receive_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8014e1a:	2302      	movs	r3, #2
  }
}
 8014e1c:	4618      	mov	r0, r3
 8014e1e:	3728      	adds	r7, #40	; 0x28
 8014e20:	46bd      	mov	sp, r7
 8014e22:	bd80      	pop	{r7, pc}
 8014e24:	40008000 	.word	0x40008000

08014e28 <HAL_UART_Abort_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort_IT(UART_HandleTypeDef *huart)
{
 8014e28:	b580      	push	{r7, lr}
 8014e2a:	b0a2      	sub	sp, #136	; 0x88
 8014e2c:	af00      	add	r7, sp, #0
 8014e2e:	6078      	str	r0, [r7, #4]
  uint32_t abortcplt = 1U;
 8014e30:	2301      	movs	r3, #1
 8014e32:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84

  /* Disable interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_TCIE | USART_CR1_RXNEIE_RXFNEIE |
 8014e36:	687b      	ldr	r3, [r7, #4]
 8014e38:	681b      	ldr	r3, [r3, #0]
 8014e3a:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014e3c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8014e3e:	e853 3f00 	ldrex	r3, [r3]
 8014e42:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8014e44:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8014e46:	f423 73f0 	bic.w	r3, r3, #480	; 0x1e0
 8014e4a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8014e4e:	687b      	ldr	r3, [r7, #4]
 8014e50:	681b      	ldr	r3, [r3, #0]
 8014e52:	461a      	mov	r2, r3
 8014e54:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8014e58:	66fb      	str	r3, [r7, #108]	; 0x6c
 8014e5a:	66ba      	str	r2, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014e5c:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8014e5e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8014e60:	e841 2300 	strex	r3, r2, [r1]
 8014e64:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8014e66:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8014e68:	2b00      	cmp	r3, #0
 8014e6a:	d1e4      	bne.n	8014e36 <HAL_UART_Abort_IT+0xe>
                                          USART_CR1_TXEIE_TXFNFIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE));
 8014e6c:	687b      	ldr	r3, [r7, #4]
 8014e6e:	681b      	ldr	r3, [r3, #0]
 8014e70:	3308      	adds	r3, #8
 8014e72:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014e74:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8014e76:	e853 3f00 	ldrex	r3, [r3]
 8014e7a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8014e7c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8014e7e:	f023 5384 	bic.w	r3, r3, #276824064	; 0x10800000
 8014e82:	f023 0301 	bic.w	r3, r3, #1
 8014e86:	67fb      	str	r3, [r7, #124]	; 0x7c
 8014e88:	687b      	ldr	r3, [r7, #4]
 8014e8a:	681b      	ldr	r3, [r3, #0]
 8014e8c:	3308      	adds	r3, #8
 8014e8e:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8014e90:	65ba      	str	r2, [r7, #88]	; 0x58
 8014e92:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014e94:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8014e96:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8014e98:	e841 2300 	strex	r3, r2, [r1]
 8014e9c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8014e9e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014ea0:	2b00      	cmp	r3, #0
 8014ea2:	d1e3      	bne.n	8014e6c <HAL_UART_Abort_IT+0x44>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8014ea4:	687b      	ldr	r3, [r7, #4]
 8014ea6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014ea8:	2b01      	cmp	r3, #1
 8014eaa:	d118      	bne.n	8014ede <HAL_UART_Abort_IT+0xb6>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8014eac:	687b      	ldr	r3, [r7, #4]
 8014eae:	681b      	ldr	r3, [r3, #0]
 8014eb0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014eb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014eb4:	e853 3f00 	ldrex	r3, [r3]
 8014eb8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8014eba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014ebc:	f023 0310 	bic.w	r3, r3, #16
 8014ec0:	67bb      	str	r3, [r7, #120]	; 0x78
 8014ec2:	687b      	ldr	r3, [r7, #4]
 8014ec4:	681b      	ldr	r3, [r3, #0]
 8014ec6:	461a      	mov	r2, r3
 8014ec8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8014eca:	647b      	str	r3, [r7, #68]	; 0x44
 8014ecc:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014ece:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8014ed0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8014ed2:	e841 2300 	strex	r3, r2, [r1]
 8014ed6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8014ed8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014eda:	2b00      	cmp	r3, #0
 8014edc:	d1e6      	bne.n	8014eac <HAL_UART_Abort_IT+0x84>
  }

  /* If DMA Tx and/or DMA Rx Handles are associated to UART Handle, DMA Abort complete callbacks should be initialised
     before any call to DMA Abort functions */
  /* DMA Tx Handle is valid */
  if (huart->hdmatx != NULL)
 8014ede:	687b      	ldr	r3, [r7, #4]
 8014ee0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8014ee2:	2b00      	cmp	r3, #0
 8014ee4:	d00f      	beq.n	8014f06 <HAL_UART_Abort_IT+0xde>
  {
    /* Set DMA Abort Complete callback if UART DMA Tx request if enabled.
       Otherwise, set it to NULL */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8014ee6:	687b      	ldr	r3, [r7, #4]
 8014ee8:	681b      	ldr	r3, [r3, #0]
 8014eea:	689b      	ldr	r3, [r3, #8]
 8014eec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8014ef0:	2b80      	cmp	r3, #128	; 0x80
 8014ef2:	d104      	bne.n	8014efe <HAL_UART_Abort_IT+0xd6>
    {
      huart->hdmatx->XferAbortCallback = UART_DMATxAbortCallback;
 8014ef4:	687b      	ldr	r3, [r7, #4]
 8014ef6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8014ef8:	4a64      	ldr	r2, [pc, #400]	; (801508c <HAL_UART_Abort_IT+0x264>)
 8014efa:	639a      	str	r2, [r3, #56]	; 0x38
 8014efc:	e003      	b.n	8014f06 <HAL_UART_Abort_IT+0xde>
    }
    else
    {
      huart->hdmatx->XferAbortCallback = NULL;
 8014efe:	687b      	ldr	r3, [r7, #4]
 8014f00:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8014f02:	2200      	movs	r2, #0
 8014f04:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }
  /* DMA Rx Handle is valid */
  if (huart->hdmarx != NULL)
 8014f06:	687b      	ldr	r3, [r7, #4]
 8014f08:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8014f0a:	2b00      	cmp	r3, #0
 8014f0c:	d00f      	beq.n	8014f2e <HAL_UART_Abort_IT+0x106>
  {
    /* Set DMA Abort Complete callback if UART DMA Rx request if enabled.
       Otherwise, set it to NULL */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8014f0e:	687b      	ldr	r3, [r7, #4]
 8014f10:	681b      	ldr	r3, [r3, #0]
 8014f12:	689b      	ldr	r3, [r3, #8]
 8014f14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8014f18:	2b40      	cmp	r3, #64	; 0x40
 8014f1a:	d104      	bne.n	8014f26 <HAL_UART_Abort_IT+0xfe>
    {
      huart->hdmarx->XferAbortCallback = UART_DMARxAbortCallback;
 8014f1c:	687b      	ldr	r3, [r7, #4]
 8014f1e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8014f20:	4a5b      	ldr	r2, [pc, #364]	; (8015090 <HAL_UART_Abort_IT+0x268>)
 8014f22:	639a      	str	r2, [r3, #56]	; 0x38
 8014f24:	e003      	b.n	8014f2e <HAL_UART_Abort_IT+0x106>
    }
    else
    {
      huart->hdmarx->XferAbortCallback = NULL;
 8014f26:	687b      	ldr	r3, [r7, #4]
 8014f28:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8014f2a:	2200      	movs	r2, #0
 8014f2c:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  /* Abort the UART DMA Tx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8014f2e:	687b      	ldr	r3, [r7, #4]
 8014f30:	681b      	ldr	r3, [r3, #0]
 8014f32:	689b      	ldr	r3, [r3, #8]
 8014f34:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8014f38:	2b80      	cmp	r3, #128	; 0x80
 8014f3a:	d12d      	bne.n	8014f98 <HAL_UART_Abort_IT+0x170>
  {
    /* Disable DMA Tx at UART level */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8014f3c:	687b      	ldr	r3, [r7, #4]
 8014f3e:	681b      	ldr	r3, [r3, #0]
 8014f40:	3308      	adds	r3, #8
 8014f42:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014f44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014f46:	e853 3f00 	ldrex	r3, [r3]
 8014f4a:	623b      	str	r3, [r7, #32]
   return(result);
 8014f4c:	6a3b      	ldr	r3, [r7, #32]
 8014f4e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8014f52:	677b      	str	r3, [r7, #116]	; 0x74
 8014f54:	687b      	ldr	r3, [r7, #4]
 8014f56:	681b      	ldr	r3, [r3, #0]
 8014f58:	3308      	adds	r3, #8
 8014f5a:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8014f5c:	633a      	str	r2, [r7, #48]	; 0x30
 8014f5e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014f60:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8014f62:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8014f64:	e841 2300 	strex	r3, r2, [r1]
 8014f68:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8014f6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014f6c:	2b00      	cmp	r3, #0
 8014f6e:	d1e5      	bne.n	8014f3c <HAL_UART_Abort_IT+0x114>

    /* Abort the UART DMA Tx channel : use non blocking DMA Abort API (callback) */
    if (huart->hdmatx != NULL)
 8014f70:	687b      	ldr	r3, [r7, #4]
 8014f72:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8014f74:	2b00      	cmp	r3, #0
 8014f76:	d00f      	beq.n	8014f98 <HAL_UART_Abort_IT+0x170>
    {
      /* UART Tx DMA Abort callback has already been initialised :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 8014f78:	687b      	ldr	r3, [r7, #4]
 8014f7a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8014f7c:	4618      	mov	r0, r3
 8014f7e:	f7fb ff4a 	bl	8010e16 <HAL_DMA_Abort_IT>
 8014f82:	4603      	mov	r3, r0
 8014f84:	2b00      	cmp	r3, #0
 8014f86:	d004      	beq.n	8014f92 <HAL_UART_Abort_IT+0x16a>
      {
        huart->hdmatx->XferAbortCallback = NULL;
 8014f88:	687b      	ldr	r3, [r7, #4]
 8014f8a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8014f8c:	2200      	movs	r2, #0
 8014f8e:	639a      	str	r2, [r3, #56]	; 0x38
 8014f90:	e002      	b.n	8014f98 <HAL_UART_Abort_IT+0x170>
      }
      else
      {
        abortcplt = 0U;
 8014f92:	2300      	movs	r3, #0
 8014f94:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
      }
    }
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8014f98:	687b      	ldr	r3, [r7, #4]
 8014f9a:	681b      	ldr	r3, [r3, #0]
 8014f9c:	689b      	ldr	r3, [r3, #8]
 8014f9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8014fa2:	2b40      	cmp	r3, #64	; 0x40
 8014fa4:	d130      	bne.n	8015008 <HAL_UART_Abort_IT+0x1e0>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8014fa6:	687b      	ldr	r3, [r7, #4]
 8014fa8:	681b      	ldr	r3, [r3, #0]
 8014faa:	3308      	adds	r3, #8
 8014fac:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014fae:	693b      	ldr	r3, [r7, #16]
 8014fb0:	e853 3f00 	ldrex	r3, [r3]
 8014fb4:	60fb      	str	r3, [r7, #12]
   return(result);
 8014fb6:	68fb      	ldr	r3, [r7, #12]
 8014fb8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8014fbc:	673b      	str	r3, [r7, #112]	; 0x70
 8014fbe:	687b      	ldr	r3, [r7, #4]
 8014fc0:	681b      	ldr	r3, [r3, #0]
 8014fc2:	3308      	adds	r3, #8
 8014fc4:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8014fc6:	61fa      	str	r2, [r7, #28]
 8014fc8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014fca:	69b9      	ldr	r1, [r7, #24]
 8014fcc:	69fa      	ldr	r2, [r7, #28]
 8014fce:	e841 2300 	strex	r3, r2, [r1]
 8014fd2:	617b      	str	r3, [r7, #20]
   return(result);
 8014fd4:	697b      	ldr	r3, [r7, #20]
 8014fd6:	2b00      	cmp	r3, #0
 8014fd8:	d1e5      	bne.n	8014fa6 <HAL_UART_Abort_IT+0x17e>

    /* Abort the UART DMA Rx channel : use non blocking DMA Abort API (callback) */
    if (huart->hdmarx != NULL)
 8014fda:	687b      	ldr	r3, [r7, #4]
 8014fdc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8014fde:	2b00      	cmp	r3, #0
 8014fe0:	d012      	beq.n	8015008 <HAL_UART_Abort_IT+0x1e0>
    {
      /* UART Rx DMA Abort callback has already been initialised :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8014fe2:	687b      	ldr	r3, [r7, #4]
 8014fe4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8014fe6:	4618      	mov	r0, r3
 8014fe8:	f7fb ff15 	bl	8010e16 <HAL_DMA_Abort_IT>
 8014fec:	4603      	mov	r3, r0
 8014fee:	2b00      	cmp	r3, #0
 8014ff0:	d007      	beq.n	8015002 <HAL_UART_Abort_IT+0x1da>
      {
        huart->hdmarx->XferAbortCallback = NULL;
 8014ff2:	687b      	ldr	r3, [r7, #4]
 8014ff4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8014ff6:	2200      	movs	r2, #0
 8014ff8:	639a      	str	r2, [r3, #56]	; 0x38
        abortcplt = 1U;
 8014ffa:	2301      	movs	r3, #1
 8014ffc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8015000:	e002      	b.n	8015008 <HAL_UART_Abort_IT+0x1e0>
      }
      else
      {
        abortcplt = 0U;
 8015002:	2300      	movs	r3, #0
 8015004:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
      }
    }
  }

  /* if no DMA abort complete callback execution is required => call user Abort Complete callback */
  if (abortcplt == 1U)
 8015008:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 801500c:	2b01      	cmp	r3, #1
 801500e:	d138      	bne.n	8015082 <HAL_UART_Abort_IT+0x25a>
  {
    /* Reset Tx and Rx transfer counters */
    huart->TxXferCount = 0U;
 8015010:	687b      	ldr	r3, [r7, #4]
 8015012:	2200      	movs	r2, #0
 8015014:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    huart->RxXferCount = 0U;
 8015018:	687b      	ldr	r3, [r7, #4]
 801501a:	2200      	movs	r2, #0
 801501c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Clear ISR function pointers */
    huart->RxISR = NULL;
 8015020:	687b      	ldr	r3, [r7, #4]
 8015022:	2200      	movs	r2, #0
 8015024:	671a      	str	r2, [r3, #112]	; 0x70
    huart->TxISR = NULL;
 8015026:	687b      	ldr	r3, [r7, #4]
 8015028:	2200      	movs	r2, #0
 801502a:	675a      	str	r2, [r3, #116]	; 0x74

    /* Reset errorCode */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 801502c:	687b      	ldr	r3, [r7, #4]
 801502e:	2200      	movs	r2, #0
 8015030:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

    /* Clear the Error flags in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8015034:	687b      	ldr	r3, [r7, #4]
 8015036:	681b      	ldr	r3, [r3, #0]
 8015038:	220f      	movs	r2, #15
 801503a:	621a      	str	r2, [r3, #32]

    /* Flush the whole TX FIFO (if needed) */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 801503c:	687b      	ldr	r3, [r7, #4]
 801503e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8015040:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8015044:	d107      	bne.n	8015056 <HAL_UART_Abort_IT+0x22e>
    {
      __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
 8015046:	687b      	ldr	r3, [r7, #4]
 8015048:	681b      	ldr	r3, [r3, #0]
 801504a:	699a      	ldr	r2, [r3, #24]
 801504c:	687b      	ldr	r3, [r7, #4]
 801504e:	681b      	ldr	r3, [r3, #0]
 8015050:	f042 0210 	orr.w	r2, r2, #16
 8015054:	619a      	str	r2, [r3, #24]
    }

    /* Discard the received data */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8015056:	687b      	ldr	r3, [r7, #4]
 8015058:	681b      	ldr	r3, [r3, #0]
 801505a:	699a      	ldr	r2, [r3, #24]
 801505c:	687b      	ldr	r3, [r7, #4]
 801505e:	681b      	ldr	r3, [r3, #0]
 8015060:	f042 0208 	orr.w	r2, r2, #8
 8015064:	619a      	str	r2, [r3, #24]

    /* Restore huart->gState and huart->RxState to Ready */
    huart->gState  = HAL_UART_STATE_READY;
 8015066:	687b      	ldr	r3, [r7, #4]
 8015068:	2220      	movs	r2, #32
 801506a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->RxState = HAL_UART_STATE_READY;
 801506e:	687b      	ldr	r3, [r7, #4]
 8015070:	2220      	movs	r2, #32
 8015072:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8015076:	687b      	ldr	r3, [r7, #4]
 8015078:	2200      	movs	r2, #0
 801507a:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort complete callback */
    huart->AbortCpltCallback(huart);
#else
    /* Call legacy weak Abort complete callback */
    HAL_UART_AbortCpltCallback(huart);
 801507c:	6878      	ldr	r0, [r7, #4]
 801507e:	f000 fb2b 	bl	80156d8 <HAL_UART_AbortCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8015082:	2300      	movs	r3, #0
}
 8015084:	4618      	mov	r0, r3
 8015086:	3788      	adds	r7, #136	; 0x88
 8015088:	46bd      	mov	sp, r7
 801508a:	bd80      	pop	{r7, pc}
 801508c:	080163f9 	.word	0x080163f9
 8015090:	08016481 	.word	0x08016481

08015094 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8015094:	b580      	push	{r7, lr}
 8015096:	b0ba      	sub	sp, #232	; 0xe8
 8015098:	af00      	add	r7, sp, #0
 801509a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 801509c:	687b      	ldr	r3, [r7, #4]
 801509e:	681b      	ldr	r3, [r3, #0]
 80150a0:	69db      	ldr	r3, [r3, #28]
 80150a2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80150a6:	687b      	ldr	r3, [r7, #4]
 80150a8:	681b      	ldr	r3, [r3, #0]
 80150aa:	681b      	ldr	r3, [r3, #0]
 80150ac:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80150b0:	687b      	ldr	r3, [r7, #4]
 80150b2:	681b      	ldr	r3, [r3, #0]
 80150b4:	689b      	ldr	r3, [r3, #8]
 80150b6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80150ba:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80150be:	f640 030f 	movw	r3, #2063	; 0x80f
 80150c2:	4013      	ands	r3, r2
 80150c4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80150c8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80150cc:	2b00      	cmp	r3, #0
 80150ce:	d11b      	bne.n	8015108 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80150d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80150d4:	f003 0320 	and.w	r3, r3, #32
 80150d8:	2b00      	cmp	r3, #0
 80150da:	d015      	beq.n	8015108 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80150dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80150e0:	f003 0320 	and.w	r3, r3, #32
 80150e4:	2b00      	cmp	r3, #0
 80150e6:	d105      	bne.n	80150f4 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80150e8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80150ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80150f0:	2b00      	cmp	r3, #0
 80150f2:	d009      	beq.n	8015108 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80150f4:	687b      	ldr	r3, [r7, #4]
 80150f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80150f8:	2b00      	cmp	r3, #0
 80150fa:	f000 82d6 	beq.w	80156aa <HAL_UART_IRQHandler+0x616>
      {
        huart->RxISR(huart);
 80150fe:	687b      	ldr	r3, [r7, #4]
 8015100:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015102:	6878      	ldr	r0, [r7, #4]
 8015104:	4798      	blx	r3
      }
      return;
 8015106:	e2d0      	b.n	80156aa <HAL_UART_IRQHandler+0x616>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8015108:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 801510c:	2b00      	cmp	r3, #0
 801510e:	f000 811f 	beq.w	8015350 <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8015112:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8015116:	4b8b      	ldr	r3, [pc, #556]	; (8015344 <HAL_UART_IRQHandler+0x2b0>)
 8015118:	4013      	ands	r3, r2
 801511a:	2b00      	cmp	r3, #0
 801511c:	d106      	bne.n	801512c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 801511e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8015122:	4b89      	ldr	r3, [pc, #548]	; (8015348 <HAL_UART_IRQHandler+0x2b4>)
 8015124:	4013      	ands	r3, r2
 8015126:	2b00      	cmp	r3, #0
 8015128:	f000 8112 	beq.w	8015350 <HAL_UART_IRQHandler+0x2bc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 801512c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8015130:	f003 0301 	and.w	r3, r3, #1
 8015134:	2b00      	cmp	r3, #0
 8015136:	d011      	beq.n	801515c <HAL_UART_IRQHandler+0xc8>
 8015138:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 801513c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8015140:	2b00      	cmp	r3, #0
 8015142:	d00b      	beq.n	801515c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8015144:	687b      	ldr	r3, [r7, #4]
 8015146:	681b      	ldr	r3, [r3, #0]
 8015148:	2201      	movs	r2, #1
 801514a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 801514c:	687b      	ldr	r3, [r7, #4]
 801514e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8015152:	f043 0201 	orr.w	r2, r3, #1
 8015156:	687b      	ldr	r3, [r7, #4]
 8015158:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 801515c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8015160:	f003 0302 	and.w	r3, r3, #2
 8015164:	2b00      	cmp	r3, #0
 8015166:	d011      	beq.n	801518c <HAL_UART_IRQHandler+0xf8>
 8015168:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 801516c:	f003 0301 	and.w	r3, r3, #1
 8015170:	2b00      	cmp	r3, #0
 8015172:	d00b      	beq.n	801518c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8015174:	687b      	ldr	r3, [r7, #4]
 8015176:	681b      	ldr	r3, [r3, #0]
 8015178:	2202      	movs	r2, #2
 801517a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 801517c:	687b      	ldr	r3, [r7, #4]
 801517e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8015182:	f043 0204 	orr.w	r2, r3, #4
 8015186:	687b      	ldr	r3, [r7, #4]
 8015188:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 801518c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8015190:	f003 0304 	and.w	r3, r3, #4
 8015194:	2b00      	cmp	r3, #0
 8015196:	d011      	beq.n	80151bc <HAL_UART_IRQHandler+0x128>
 8015198:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 801519c:	f003 0301 	and.w	r3, r3, #1
 80151a0:	2b00      	cmp	r3, #0
 80151a2:	d00b      	beq.n	80151bc <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80151a4:	687b      	ldr	r3, [r7, #4]
 80151a6:	681b      	ldr	r3, [r3, #0]
 80151a8:	2204      	movs	r2, #4
 80151aa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80151ac:	687b      	ldr	r3, [r7, #4]
 80151ae:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80151b2:	f043 0202 	orr.w	r2, r3, #2
 80151b6:	687b      	ldr	r3, [r7, #4]
 80151b8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80151bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80151c0:	f003 0308 	and.w	r3, r3, #8
 80151c4:	2b00      	cmp	r3, #0
 80151c6:	d017      	beq.n	80151f8 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80151c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80151cc:	f003 0320 	and.w	r3, r3, #32
 80151d0:	2b00      	cmp	r3, #0
 80151d2:	d105      	bne.n	80151e0 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80151d4:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 80151d8:	4b5a      	ldr	r3, [pc, #360]	; (8015344 <HAL_UART_IRQHandler+0x2b0>)
 80151da:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80151dc:	2b00      	cmp	r3, #0
 80151de:	d00b      	beq.n	80151f8 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80151e0:	687b      	ldr	r3, [r7, #4]
 80151e2:	681b      	ldr	r3, [r3, #0]
 80151e4:	2208      	movs	r2, #8
 80151e6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80151e8:	687b      	ldr	r3, [r7, #4]
 80151ea:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80151ee:	f043 0208 	orr.w	r2, r3, #8
 80151f2:	687b      	ldr	r3, [r7, #4]
 80151f4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80151f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80151fc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8015200:	2b00      	cmp	r3, #0
 8015202:	d012      	beq.n	801522a <HAL_UART_IRQHandler+0x196>
 8015204:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8015208:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 801520c:	2b00      	cmp	r3, #0
 801520e:	d00c      	beq.n	801522a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8015210:	687b      	ldr	r3, [r7, #4]
 8015212:	681b      	ldr	r3, [r3, #0]
 8015214:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8015218:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 801521a:	687b      	ldr	r3, [r7, #4]
 801521c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8015220:	f043 0220 	orr.w	r2, r3, #32
 8015224:	687b      	ldr	r3, [r7, #4]
 8015226:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 801522a:	687b      	ldr	r3, [r7, #4]
 801522c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8015230:	2b00      	cmp	r3, #0
 8015232:	f000 823c 	beq.w	80156ae <HAL_UART_IRQHandler+0x61a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8015236:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 801523a:	f003 0320 	and.w	r3, r3, #32
 801523e:	2b00      	cmp	r3, #0
 8015240:	d013      	beq.n	801526a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8015242:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8015246:	f003 0320 	and.w	r3, r3, #32
 801524a:	2b00      	cmp	r3, #0
 801524c:	d105      	bne.n	801525a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 801524e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8015252:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8015256:	2b00      	cmp	r3, #0
 8015258:	d007      	beq.n	801526a <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 801525a:	687b      	ldr	r3, [r7, #4]
 801525c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801525e:	2b00      	cmp	r3, #0
 8015260:	d003      	beq.n	801526a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8015262:	687b      	ldr	r3, [r7, #4]
 8015264:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015266:	6878      	ldr	r0, [r7, #4]
 8015268:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 801526a:	687b      	ldr	r3, [r7, #4]
 801526c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8015270:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8015274:	687b      	ldr	r3, [r7, #4]
 8015276:	681b      	ldr	r3, [r3, #0]
 8015278:	689b      	ldr	r3, [r3, #8]
 801527a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801527e:	2b40      	cmp	r3, #64	; 0x40
 8015280:	d005      	beq.n	801528e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8015282:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8015286:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 801528a:	2b00      	cmp	r3, #0
 801528c:	d04f      	beq.n	801532e <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 801528e:	6878      	ldr	r0, [r7, #4]
 8015290:	f001 f836 	bl	8016300 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8015294:	687b      	ldr	r3, [r7, #4]
 8015296:	681b      	ldr	r3, [r3, #0]
 8015298:	689b      	ldr	r3, [r3, #8]
 801529a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801529e:	2b40      	cmp	r3, #64	; 0x40
 80152a0:	d141      	bne.n	8015326 <HAL_UART_IRQHandler+0x292>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80152a2:	687b      	ldr	r3, [r7, #4]
 80152a4:	681b      	ldr	r3, [r3, #0]
 80152a6:	3308      	adds	r3, #8
 80152a8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80152ac:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80152b0:	e853 3f00 	ldrex	r3, [r3]
 80152b4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80152b8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80152bc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80152c0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80152c4:	687b      	ldr	r3, [r7, #4]
 80152c6:	681b      	ldr	r3, [r3, #0]
 80152c8:	3308      	adds	r3, #8
 80152ca:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80152ce:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80152d2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80152d6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80152da:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80152de:	e841 2300 	strex	r3, r2, [r1]
 80152e2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80152e6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80152ea:	2b00      	cmp	r3, #0
 80152ec:	d1d9      	bne.n	80152a2 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80152ee:	687b      	ldr	r3, [r7, #4]
 80152f0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80152f2:	2b00      	cmp	r3, #0
 80152f4:	d013      	beq.n	801531e <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80152f6:	687b      	ldr	r3, [r7, #4]
 80152f8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80152fa:	4a14      	ldr	r2, [pc, #80]	; (801534c <HAL_UART_IRQHandler+0x2b8>)
 80152fc:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80152fe:	687b      	ldr	r3, [r7, #4]
 8015300:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8015302:	4618      	mov	r0, r3
 8015304:	f7fb fd87 	bl	8010e16 <HAL_DMA_Abort_IT>
 8015308:	4603      	mov	r3, r0
 801530a:	2b00      	cmp	r3, #0
 801530c:	d017      	beq.n	801533e <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 801530e:	687b      	ldr	r3, [r7, #4]
 8015310:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8015312:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8015314:	687a      	ldr	r2, [r7, #4]
 8015316:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 8015318:	4610      	mov	r0, r2
 801531a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801531c:	e00f      	b.n	801533e <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 801531e:	6878      	ldr	r0, [r7, #4]
 8015320:	f000 f9d0 	bl	80156c4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8015324:	e00b      	b.n	801533e <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8015326:	6878      	ldr	r0, [r7, #4]
 8015328:	f000 f9cc 	bl	80156c4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801532c:	e007      	b.n	801533e <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 801532e:	6878      	ldr	r0, [r7, #4]
 8015330:	f000 f9c8 	bl	80156c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8015334:	687b      	ldr	r3, [r7, #4]
 8015336:	2200      	movs	r2, #0
 8015338:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 801533c:	e1b7      	b.n	80156ae <HAL_UART_IRQHandler+0x61a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801533e:	bf00      	nop
    return;
 8015340:	e1b5      	b.n	80156ae <HAL_UART_IRQHandler+0x61a>
 8015342:	bf00      	nop
 8015344:	10000001 	.word	0x10000001
 8015348:	04000120 	.word	0x04000120
 801534c:	080163cd 	.word	0x080163cd

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8015350:	687b      	ldr	r3, [r7, #4]
 8015352:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015354:	2b01      	cmp	r3, #1
 8015356:	f040 814a 	bne.w	80155ee <HAL_UART_IRQHandler+0x55a>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 801535a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 801535e:	f003 0310 	and.w	r3, r3, #16
 8015362:	2b00      	cmp	r3, #0
 8015364:	f000 8143 	beq.w	80155ee <HAL_UART_IRQHandler+0x55a>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8015368:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 801536c:	f003 0310 	and.w	r3, r3, #16
 8015370:	2b00      	cmp	r3, #0
 8015372:	f000 813c 	beq.w	80155ee <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8015376:	687b      	ldr	r3, [r7, #4]
 8015378:	681b      	ldr	r3, [r3, #0]
 801537a:	2210      	movs	r2, #16
 801537c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801537e:	687b      	ldr	r3, [r7, #4]
 8015380:	681b      	ldr	r3, [r3, #0]
 8015382:	689b      	ldr	r3, [r3, #8]
 8015384:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8015388:	2b40      	cmp	r3, #64	; 0x40
 801538a:	f040 80b5 	bne.w	80154f8 <HAL_UART_IRQHandler+0x464>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 801538e:	687b      	ldr	r3, [r7, #4]
 8015390:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8015392:	681b      	ldr	r3, [r3, #0]
 8015394:	685b      	ldr	r3, [r3, #4]
 8015396:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 801539a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 801539e:	2b00      	cmp	r3, #0
 80153a0:	f000 8187 	beq.w	80156b2 <HAL_UART_IRQHandler+0x61e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80153a4:	687b      	ldr	r3, [r7, #4]
 80153a6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80153aa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80153ae:	429a      	cmp	r2, r3
 80153b0:	f080 817f 	bcs.w	80156b2 <HAL_UART_IRQHandler+0x61e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80153b4:	687b      	ldr	r3, [r7, #4]
 80153b6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80153ba:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80153be:	687b      	ldr	r3, [r7, #4]
 80153c0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80153c2:	681b      	ldr	r3, [r3, #0]
 80153c4:	681b      	ldr	r3, [r3, #0]
 80153c6:	f003 0320 	and.w	r3, r3, #32
 80153ca:	2b00      	cmp	r3, #0
 80153cc:	f040 8086 	bne.w	80154dc <HAL_UART_IRQHandler+0x448>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80153d0:	687b      	ldr	r3, [r7, #4]
 80153d2:	681b      	ldr	r3, [r3, #0]
 80153d4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80153d8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80153dc:	e853 3f00 	ldrex	r3, [r3]
 80153e0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80153e4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80153e8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80153ec:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80153f0:	687b      	ldr	r3, [r7, #4]
 80153f2:	681b      	ldr	r3, [r3, #0]
 80153f4:	461a      	mov	r2, r3
 80153f6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80153fa:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80153fe:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015402:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8015406:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 801540a:	e841 2300 	strex	r3, r2, [r1]
 801540e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8015412:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8015416:	2b00      	cmp	r3, #0
 8015418:	d1da      	bne.n	80153d0 <HAL_UART_IRQHandler+0x33c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801541a:	687b      	ldr	r3, [r7, #4]
 801541c:	681b      	ldr	r3, [r3, #0]
 801541e:	3308      	adds	r3, #8
 8015420:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015422:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8015424:	e853 3f00 	ldrex	r3, [r3]
 8015428:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 801542a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 801542c:	f023 0301 	bic.w	r3, r3, #1
 8015430:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8015434:	687b      	ldr	r3, [r7, #4]
 8015436:	681b      	ldr	r3, [r3, #0]
 8015438:	3308      	adds	r3, #8
 801543a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 801543e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8015442:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015444:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8015446:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 801544a:	e841 2300 	strex	r3, r2, [r1]
 801544e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8015450:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8015452:	2b00      	cmp	r3, #0
 8015454:	d1e1      	bne.n	801541a <HAL_UART_IRQHandler+0x386>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8015456:	687b      	ldr	r3, [r7, #4]
 8015458:	681b      	ldr	r3, [r3, #0]
 801545a:	3308      	adds	r3, #8
 801545c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801545e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8015460:	e853 3f00 	ldrex	r3, [r3]
 8015464:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8015466:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8015468:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801546c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8015470:	687b      	ldr	r3, [r7, #4]
 8015472:	681b      	ldr	r3, [r3, #0]
 8015474:	3308      	adds	r3, #8
 8015476:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 801547a:	66fa      	str	r2, [r7, #108]	; 0x6c
 801547c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801547e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8015480:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8015482:	e841 2300 	strex	r3, r2, [r1]
 8015486:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8015488:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 801548a:	2b00      	cmp	r3, #0
 801548c:	d1e3      	bne.n	8015456 <HAL_UART_IRQHandler+0x3c2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 801548e:	687b      	ldr	r3, [r7, #4]
 8015490:	2220      	movs	r2, #32
 8015492:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8015496:	687b      	ldr	r3, [r7, #4]
 8015498:	2200      	movs	r2, #0
 801549a:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801549c:	687b      	ldr	r3, [r7, #4]
 801549e:	681b      	ldr	r3, [r3, #0]
 80154a0:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80154a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80154a4:	e853 3f00 	ldrex	r3, [r3]
 80154a8:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80154aa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80154ac:	f023 0310 	bic.w	r3, r3, #16
 80154b0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80154b4:	687b      	ldr	r3, [r7, #4]
 80154b6:	681b      	ldr	r3, [r3, #0]
 80154b8:	461a      	mov	r2, r3
 80154ba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80154be:	65bb      	str	r3, [r7, #88]	; 0x58
 80154c0:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80154c2:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80154c4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80154c6:	e841 2300 	strex	r3, r2, [r1]
 80154ca:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80154cc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80154ce:	2b00      	cmp	r3, #0
 80154d0:	d1e4      	bne.n	801549c <HAL_UART_IRQHandler+0x408>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80154d2:	687b      	ldr	r3, [r7, #4]
 80154d4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80154d6:	4618      	mov	r0, r3
 80154d8:	f7fb fc44 	bl	8010d64 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80154dc:	687b      	ldr	r3, [r7, #4]
 80154de:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 80154e2:	687b      	ldr	r3, [r7, #4]
 80154e4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80154e8:	b29b      	uxth	r3, r3
 80154ea:	1ad3      	subs	r3, r2, r3
 80154ec:	b29b      	uxth	r3, r3
 80154ee:	4619      	mov	r1, r3
 80154f0:	6878      	ldr	r0, [r7, #4]
 80154f2:	f000 f8fb 	bl	80156ec <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80154f6:	e0dc      	b.n	80156b2 <HAL_UART_IRQHandler+0x61e>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80154f8:	687b      	ldr	r3, [r7, #4]
 80154fa:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 80154fe:	687b      	ldr	r3, [r7, #4]
 8015500:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8015504:	b29b      	uxth	r3, r3
 8015506:	1ad3      	subs	r3, r2, r3
 8015508:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 801550c:	687b      	ldr	r3, [r7, #4]
 801550e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8015512:	b29b      	uxth	r3, r3
 8015514:	2b00      	cmp	r3, #0
 8015516:	f000 80ce 	beq.w	80156b6 <HAL_UART_IRQHandler+0x622>
          && (nb_rx_data > 0U))
 801551a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 801551e:	2b00      	cmp	r3, #0
 8015520:	f000 80c9 	beq.w	80156b6 <HAL_UART_IRQHandler+0x622>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8015524:	687b      	ldr	r3, [r7, #4]
 8015526:	681b      	ldr	r3, [r3, #0]
 8015528:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801552a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801552c:	e853 3f00 	ldrex	r3, [r3]
 8015530:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8015532:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015534:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8015538:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 801553c:	687b      	ldr	r3, [r7, #4]
 801553e:	681b      	ldr	r3, [r3, #0]
 8015540:	461a      	mov	r2, r3
 8015542:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8015546:	647b      	str	r3, [r7, #68]	; 0x44
 8015548:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801554a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 801554c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 801554e:	e841 2300 	strex	r3, r2, [r1]
 8015552:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8015554:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8015556:	2b00      	cmp	r3, #0
 8015558:	d1e4      	bne.n	8015524 <HAL_UART_IRQHandler+0x490>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 801555a:	687b      	ldr	r3, [r7, #4]
 801555c:	681b      	ldr	r3, [r3, #0]
 801555e:	3308      	adds	r3, #8
 8015560:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015562:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015564:	e853 3f00 	ldrex	r3, [r3]
 8015568:	623b      	str	r3, [r7, #32]
   return(result);
 801556a:	6a3b      	ldr	r3, [r7, #32]
 801556c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8015570:	f023 0301 	bic.w	r3, r3, #1
 8015574:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8015578:	687b      	ldr	r3, [r7, #4]
 801557a:	681b      	ldr	r3, [r3, #0]
 801557c:	3308      	adds	r3, #8
 801557e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8015582:	633a      	str	r2, [r7, #48]	; 0x30
 8015584:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015586:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8015588:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801558a:	e841 2300 	strex	r3, r2, [r1]
 801558e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8015590:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015592:	2b00      	cmp	r3, #0
 8015594:	d1e1      	bne.n	801555a <HAL_UART_IRQHandler+0x4c6>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8015596:	687b      	ldr	r3, [r7, #4]
 8015598:	2220      	movs	r2, #32
 801559a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801559e:	687b      	ldr	r3, [r7, #4]
 80155a0:	2200      	movs	r2, #0
 80155a2:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80155a4:	687b      	ldr	r3, [r7, #4]
 80155a6:	2200      	movs	r2, #0
 80155a8:	671a      	str	r2, [r3, #112]	; 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80155aa:	687b      	ldr	r3, [r7, #4]
 80155ac:	681b      	ldr	r3, [r3, #0]
 80155ae:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80155b0:	693b      	ldr	r3, [r7, #16]
 80155b2:	e853 3f00 	ldrex	r3, [r3]
 80155b6:	60fb      	str	r3, [r7, #12]
   return(result);
 80155b8:	68fb      	ldr	r3, [r7, #12]
 80155ba:	f023 0310 	bic.w	r3, r3, #16
 80155be:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80155c2:	687b      	ldr	r3, [r7, #4]
 80155c4:	681b      	ldr	r3, [r3, #0]
 80155c6:	461a      	mov	r2, r3
 80155c8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80155cc:	61fb      	str	r3, [r7, #28]
 80155ce:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80155d0:	69b9      	ldr	r1, [r7, #24]
 80155d2:	69fa      	ldr	r2, [r7, #28]
 80155d4:	e841 2300 	strex	r3, r2, [r1]
 80155d8:	617b      	str	r3, [r7, #20]
   return(result);
 80155da:	697b      	ldr	r3, [r7, #20]
 80155dc:	2b00      	cmp	r3, #0
 80155de:	d1e4      	bne.n	80155aa <HAL_UART_IRQHandler+0x516>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80155e0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80155e4:	4619      	mov	r1, r3
 80155e6:	6878      	ldr	r0, [r7, #4]
 80155e8:	f000 f880 	bl	80156ec <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80155ec:	e063      	b.n	80156b6 <HAL_UART_IRQHandler+0x622>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80155ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80155f2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80155f6:	2b00      	cmp	r3, #0
 80155f8:	d00e      	beq.n	8015618 <HAL_UART_IRQHandler+0x584>
 80155fa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80155fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8015602:	2b00      	cmp	r3, #0
 8015604:	d008      	beq.n	8015618 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8015606:	687b      	ldr	r3, [r7, #4]
 8015608:	681b      	ldr	r3, [r3, #0]
 801560a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 801560e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8015610:	6878      	ldr	r0, [r7, #4]
 8015612:	f001 fe06 	bl	8017222 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8015616:	e051      	b.n	80156bc <HAL_UART_IRQHandler+0x628>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8015618:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 801561c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8015620:	2b00      	cmp	r3, #0
 8015622:	d014      	beq.n	801564e <HAL_UART_IRQHandler+0x5ba>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8015624:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8015628:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801562c:	2b00      	cmp	r3, #0
 801562e:	d105      	bne.n	801563c <HAL_UART_IRQHandler+0x5a8>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8015630:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8015634:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8015638:	2b00      	cmp	r3, #0
 801563a:	d008      	beq.n	801564e <HAL_UART_IRQHandler+0x5ba>
  {
    if (huart->TxISR != NULL)
 801563c:	687b      	ldr	r3, [r7, #4]
 801563e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8015640:	2b00      	cmp	r3, #0
 8015642:	d03a      	beq.n	80156ba <HAL_UART_IRQHandler+0x626>
    {
      huart->TxISR(huart);
 8015644:	687b      	ldr	r3, [r7, #4]
 8015646:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8015648:	6878      	ldr	r0, [r7, #4]
 801564a:	4798      	blx	r3
    }
    return;
 801564c:	e035      	b.n	80156ba <HAL_UART_IRQHandler+0x626>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 801564e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8015652:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8015656:	2b00      	cmp	r3, #0
 8015658:	d009      	beq.n	801566e <HAL_UART_IRQHandler+0x5da>
 801565a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 801565e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8015662:	2b00      	cmp	r3, #0
 8015664:	d003      	beq.n	801566e <HAL_UART_IRQHandler+0x5da>
  {
    UART_EndTransmit_IT(huart);
 8015666:	6878      	ldr	r0, [r7, #4]
 8015668:	f001 f8eb 	bl	8016842 <UART_EndTransmit_IT>
    return;
 801566c:	e026      	b.n	80156bc <HAL_UART_IRQHandler+0x628>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 801566e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8015672:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8015676:	2b00      	cmp	r3, #0
 8015678:	d009      	beq.n	801568e <HAL_UART_IRQHandler+0x5fa>
 801567a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 801567e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8015682:	2b00      	cmp	r3, #0
 8015684:	d003      	beq.n	801568e <HAL_UART_IRQHandler+0x5fa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8015686:	6878      	ldr	r0, [r7, #4]
 8015688:	f001 fddf 	bl	801724a <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 801568c:	e016      	b.n	80156bc <HAL_UART_IRQHandler+0x628>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 801568e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8015692:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8015696:	2b00      	cmp	r3, #0
 8015698:	d010      	beq.n	80156bc <HAL_UART_IRQHandler+0x628>
 801569a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 801569e:	2b00      	cmp	r3, #0
 80156a0:	da0c      	bge.n	80156bc <HAL_UART_IRQHandler+0x628>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80156a2:	6878      	ldr	r0, [r7, #4]
 80156a4:	f001 fdc7 	bl	8017236 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80156a8:	e008      	b.n	80156bc <HAL_UART_IRQHandler+0x628>
      return;
 80156aa:	bf00      	nop
 80156ac:	e006      	b.n	80156bc <HAL_UART_IRQHandler+0x628>
    return;
 80156ae:	bf00      	nop
 80156b0:	e004      	b.n	80156bc <HAL_UART_IRQHandler+0x628>
      return;
 80156b2:	bf00      	nop
 80156b4:	e002      	b.n	80156bc <HAL_UART_IRQHandler+0x628>
      return;
 80156b6:	bf00      	nop
 80156b8:	e000      	b.n	80156bc <HAL_UART_IRQHandler+0x628>
    return;
 80156ba:	bf00      	nop
  }
}
 80156bc:	37e8      	adds	r7, #232	; 0xe8
 80156be:	46bd      	mov	sp, r7
 80156c0:	bd80      	pop	{r7, pc}
 80156c2:	bf00      	nop

080156c4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80156c4:	b480      	push	{r7}
 80156c6:	b083      	sub	sp, #12
 80156c8:	af00      	add	r7, sp, #0
 80156ca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80156cc:	bf00      	nop
 80156ce:	370c      	adds	r7, #12
 80156d0:	46bd      	mov	sp, r7
 80156d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80156d6:	4770      	bx	lr

080156d8 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 80156d8:	b480      	push	{r7}
 80156da:	b083      	sub	sp, #12
 80156dc:	af00      	add	r7, sp, #0
 80156de:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 80156e0:	bf00      	nop
 80156e2:	370c      	adds	r7, #12
 80156e4:	46bd      	mov	sp, r7
 80156e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80156ea:	4770      	bx	lr

080156ec <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80156ec:	b480      	push	{r7}
 80156ee:	b083      	sub	sp, #12
 80156f0:	af00      	add	r7, sp, #0
 80156f2:	6078      	str	r0, [r7, #4]
 80156f4:	460b      	mov	r3, r1
 80156f6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80156f8:	bf00      	nop
 80156fa:	370c      	adds	r7, #12
 80156fc:	46bd      	mov	sp, r7
 80156fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015702:	4770      	bx	lr

08015704 <HAL_UART_GetState>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(UART_HandleTypeDef *huart)
{
 8015704:	b480      	push	{r7}
 8015706:	b085      	sub	sp, #20
 8015708:	af00      	add	r7, sp, #0
 801570a:	6078      	str	r0, [r7, #4]
  uint32_t temp1;
  uint32_t temp2;
  temp1 = huart->gState;
 801570c:	687b      	ldr	r3, [r7, #4]
 801570e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8015712:	60fb      	str	r3, [r7, #12]
  temp2 = huart->RxState;
 8015714:	687b      	ldr	r3, [r7, #4]
 8015716:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801571a:	60bb      	str	r3, [r7, #8]

  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 801571c:	68fa      	ldr	r2, [r7, #12]
 801571e:	68bb      	ldr	r3, [r7, #8]
 8015720:	4313      	orrs	r3, r2
}
 8015722:	4618      	mov	r0, r3
 8015724:	3714      	adds	r7, #20
 8015726:	46bd      	mov	sp, r7
 8015728:	f85d 7b04 	ldr.w	r7, [sp], #4
 801572c:	4770      	bx	lr

0801572e <HAL_UART_GetError>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval UART Error Code
  */
uint32_t HAL_UART_GetError(UART_HandleTypeDef *huart)
{
 801572e:	b480      	push	{r7}
 8015730:	b083      	sub	sp, #12
 8015732:	af00      	add	r7, sp, #0
 8015734:	6078      	str	r0, [r7, #4]
  return huart->ErrorCode;
 8015736:	687b      	ldr	r3, [r7, #4]
 8015738:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
}
 801573c:	4618      	mov	r0, r3
 801573e:	370c      	adds	r7, #12
 8015740:	46bd      	mov	sp, r7
 8015742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015746:	4770      	bx	lr

08015748 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8015748:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 801574c:	b08c      	sub	sp, #48	; 0x30
 801574e:	af00      	add	r7, sp, #0
 8015750:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8015752:	2300      	movs	r3, #0
 8015754:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8015758:	697b      	ldr	r3, [r7, #20]
 801575a:	689a      	ldr	r2, [r3, #8]
 801575c:	697b      	ldr	r3, [r7, #20]
 801575e:	691b      	ldr	r3, [r3, #16]
 8015760:	431a      	orrs	r2, r3
 8015762:	697b      	ldr	r3, [r7, #20]
 8015764:	695b      	ldr	r3, [r3, #20]
 8015766:	431a      	orrs	r2, r3
 8015768:	697b      	ldr	r3, [r7, #20]
 801576a:	69db      	ldr	r3, [r3, #28]
 801576c:	4313      	orrs	r3, r2
 801576e:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8015770:	697b      	ldr	r3, [r7, #20]
 8015772:	681b      	ldr	r3, [r3, #0]
 8015774:	681a      	ldr	r2, [r3, #0]
 8015776:	4baa      	ldr	r3, [pc, #680]	; (8015a20 <UART_SetConfig+0x2d8>)
 8015778:	4013      	ands	r3, r2
 801577a:	697a      	ldr	r2, [r7, #20]
 801577c:	6812      	ldr	r2, [r2, #0]
 801577e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8015780:	430b      	orrs	r3, r1
 8015782:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8015784:	697b      	ldr	r3, [r7, #20]
 8015786:	681b      	ldr	r3, [r3, #0]
 8015788:	685b      	ldr	r3, [r3, #4]
 801578a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 801578e:	697b      	ldr	r3, [r7, #20]
 8015790:	68da      	ldr	r2, [r3, #12]
 8015792:	697b      	ldr	r3, [r7, #20]
 8015794:	681b      	ldr	r3, [r3, #0]
 8015796:	430a      	orrs	r2, r1
 8015798:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 801579a:	697b      	ldr	r3, [r7, #20]
 801579c:	699b      	ldr	r3, [r3, #24]
 801579e:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80157a0:	697b      	ldr	r3, [r7, #20]
 80157a2:	681b      	ldr	r3, [r3, #0]
 80157a4:	4a9f      	ldr	r2, [pc, #636]	; (8015a24 <UART_SetConfig+0x2dc>)
 80157a6:	4293      	cmp	r3, r2
 80157a8:	d004      	beq.n	80157b4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80157aa:	697b      	ldr	r3, [r7, #20]
 80157ac:	6a1b      	ldr	r3, [r3, #32]
 80157ae:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80157b0:	4313      	orrs	r3, r2
 80157b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80157b4:	697b      	ldr	r3, [r7, #20]
 80157b6:	681b      	ldr	r3, [r3, #0]
 80157b8:	689b      	ldr	r3, [r3, #8]
 80157ba:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 80157be:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80157c2:	697a      	ldr	r2, [r7, #20]
 80157c4:	6812      	ldr	r2, [r2, #0]
 80157c6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80157c8:	430b      	orrs	r3, r1
 80157ca:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80157cc:	697b      	ldr	r3, [r7, #20]
 80157ce:	681b      	ldr	r3, [r3, #0]
 80157d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80157d2:	f023 010f 	bic.w	r1, r3, #15
 80157d6:	697b      	ldr	r3, [r7, #20]
 80157d8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80157da:	697b      	ldr	r3, [r7, #20]
 80157dc:	681b      	ldr	r3, [r3, #0]
 80157de:	430a      	orrs	r2, r1
 80157e0:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80157e2:	697b      	ldr	r3, [r7, #20]
 80157e4:	681b      	ldr	r3, [r3, #0]
 80157e6:	4a90      	ldr	r2, [pc, #576]	; (8015a28 <UART_SetConfig+0x2e0>)
 80157e8:	4293      	cmp	r3, r2
 80157ea:	d125      	bne.n	8015838 <UART_SetConfig+0xf0>
 80157ec:	4b8f      	ldr	r3, [pc, #572]	; (8015a2c <UART_SetConfig+0x2e4>)
 80157ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80157f2:	f003 0303 	and.w	r3, r3, #3
 80157f6:	2b03      	cmp	r3, #3
 80157f8:	d81a      	bhi.n	8015830 <UART_SetConfig+0xe8>
 80157fa:	a201      	add	r2, pc, #4	; (adr r2, 8015800 <UART_SetConfig+0xb8>)
 80157fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015800:	08015811 	.word	0x08015811
 8015804:	08015821 	.word	0x08015821
 8015808:	08015819 	.word	0x08015819
 801580c:	08015829 	.word	0x08015829
 8015810:	2301      	movs	r3, #1
 8015812:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8015816:	e116      	b.n	8015a46 <UART_SetConfig+0x2fe>
 8015818:	2302      	movs	r3, #2
 801581a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 801581e:	e112      	b.n	8015a46 <UART_SetConfig+0x2fe>
 8015820:	2304      	movs	r3, #4
 8015822:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8015826:	e10e      	b.n	8015a46 <UART_SetConfig+0x2fe>
 8015828:	2308      	movs	r3, #8
 801582a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 801582e:	e10a      	b.n	8015a46 <UART_SetConfig+0x2fe>
 8015830:	2310      	movs	r3, #16
 8015832:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8015836:	e106      	b.n	8015a46 <UART_SetConfig+0x2fe>
 8015838:	697b      	ldr	r3, [r7, #20]
 801583a:	681b      	ldr	r3, [r3, #0]
 801583c:	4a7c      	ldr	r2, [pc, #496]	; (8015a30 <UART_SetConfig+0x2e8>)
 801583e:	4293      	cmp	r3, r2
 8015840:	d138      	bne.n	80158b4 <UART_SetConfig+0x16c>
 8015842:	4b7a      	ldr	r3, [pc, #488]	; (8015a2c <UART_SetConfig+0x2e4>)
 8015844:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8015848:	f003 030c 	and.w	r3, r3, #12
 801584c:	2b0c      	cmp	r3, #12
 801584e:	d82d      	bhi.n	80158ac <UART_SetConfig+0x164>
 8015850:	a201      	add	r2, pc, #4	; (adr r2, 8015858 <UART_SetConfig+0x110>)
 8015852:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015856:	bf00      	nop
 8015858:	0801588d 	.word	0x0801588d
 801585c:	080158ad 	.word	0x080158ad
 8015860:	080158ad 	.word	0x080158ad
 8015864:	080158ad 	.word	0x080158ad
 8015868:	0801589d 	.word	0x0801589d
 801586c:	080158ad 	.word	0x080158ad
 8015870:	080158ad 	.word	0x080158ad
 8015874:	080158ad 	.word	0x080158ad
 8015878:	08015895 	.word	0x08015895
 801587c:	080158ad 	.word	0x080158ad
 8015880:	080158ad 	.word	0x080158ad
 8015884:	080158ad 	.word	0x080158ad
 8015888:	080158a5 	.word	0x080158a5
 801588c:	2300      	movs	r3, #0
 801588e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8015892:	e0d8      	b.n	8015a46 <UART_SetConfig+0x2fe>
 8015894:	2302      	movs	r3, #2
 8015896:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 801589a:	e0d4      	b.n	8015a46 <UART_SetConfig+0x2fe>
 801589c:	2304      	movs	r3, #4
 801589e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80158a2:	e0d0      	b.n	8015a46 <UART_SetConfig+0x2fe>
 80158a4:	2308      	movs	r3, #8
 80158a6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80158aa:	e0cc      	b.n	8015a46 <UART_SetConfig+0x2fe>
 80158ac:	2310      	movs	r3, #16
 80158ae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80158b2:	e0c8      	b.n	8015a46 <UART_SetConfig+0x2fe>
 80158b4:	697b      	ldr	r3, [r7, #20]
 80158b6:	681b      	ldr	r3, [r3, #0]
 80158b8:	4a5e      	ldr	r2, [pc, #376]	; (8015a34 <UART_SetConfig+0x2ec>)
 80158ba:	4293      	cmp	r3, r2
 80158bc:	d125      	bne.n	801590a <UART_SetConfig+0x1c2>
 80158be:	4b5b      	ldr	r3, [pc, #364]	; (8015a2c <UART_SetConfig+0x2e4>)
 80158c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80158c4:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80158c8:	2b30      	cmp	r3, #48	; 0x30
 80158ca:	d016      	beq.n	80158fa <UART_SetConfig+0x1b2>
 80158cc:	2b30      	cmp	r3, #48	; 0x30
 80158ce:	d818      	bhi.n	8015902 <UART_SetConfig+0x1ba>
 80158d0:	2b20      	cmp	r3, #32
 80158d2:	d00a      	beq.n	80158ea <UART_SetConfig+0x1a2>
 80158d4:	2b20      	cmp	r3, #32
 80158d6:	d814      	bhi.n	8015902 <UART_SetConfig+0x1ba>
 80158d8:	2b00      	cmp	r3, #0
 80158da:	d002      	beq.n	80158e2 <UART_SetConfig+0x19a>
 80158dc:	2b10      	cmp	r3, #16
 80158de:	d008      	beq.n	80158f2 <UART_SetConfig+0x1aa>
 80158e0:	e00f      	b.n	8015902 <UART_SetConfig+0x1ba>
 80158e2:	2300      	movs	r3, #0
 80158e4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80158e8:	e0ad      	b.n	8015a46 <UART_SetConfig+0x2fe>
 80158ea:	2302      	movs	r3, #2
 80158ec:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80158f0:	e0a9      	b.n	8015a46 <UART_SetConfig+0x2fe>
 80158f2:	2304      	movs	r3, #4
 80158f4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80158f8:	e0a5      	b.n	8015a46 <UART_SetConfig+0x2fe>
 80158fa:	2308      	movs	r3, #8
 80158fc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8015900:	e0a1      	b.n	8015a46 <UART_SetConfig+0x2fe>
 8015902:	2310      	movs	r3, #16
 8015904:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8015908:	e09d      	b.n	8015a46 <UART_SetConfig+0x2fe>
 801590a:	697b      	ldr	r3, [r7, #20]
 801590c:	681b      	ldr	r3, [r3, #0]
 801590e:	4a4a      	ldr	r2, [pc, #296]	; (8015a38 <UART_SetConfig+0x2f0>)
 8015910:	4293      	cmp	r3, r2
 8015912:	d125      	bne.n	8015960 <UART_SetConfig+0x218>
 8015914:	4b45      	ldr	r3, [pc, #276]	; (8015a2c <UART_SetConfig+0x2e4>)
 8015916:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801591a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 801591e:	2bc0      	cmp	r3, #192	; 0xc0
 8015920:	d016      	beq.n	8015950 <UART_SetConfig+0x208>
 8015922:	2bc0      	cmp	r3, #192	; 0xc0
 8015924:	d818      	bhi.n	8015958 <UART_SetConfig+0x210>
 8015926:	2b80      	cmp	r3, #128	; 0x80
 8015928:	d00a      	beq.n	8015940 <UART_SetConfig+0x1f8>
 801592a:	2b80      	cmp	r3, #128	; 0x80
 801592c:	d814      	bhi.n	8015958 <UART_SetConfig+0x210>
 801592e:	2b00      	cmp	r3, #0
 8015930:	d002      	beq.n	8015938 <UART_SetConfig+0x1f0>
 8015932:	2b40      	cmp	r3, #64	; 0x40
 8015934:	d008      	beq.n	8015948 <UART_SetConfig+0x200>
 8015936:	e00f      	b.n	8015958 <UART_SetConfig+0x210>
 8015938:	2300      	movs	r3, #0
 801593a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 801593e:	e082      	b.n	8015a46 <UART_SetConfig+0x2fe>
 8015940:	2302      	movs	r3, #2
 8015942:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8015946:	e07e      	b.n	8015a46 <UART_SetConfig+0x2fe>
 8015948:	2304      	movs	r3, #4
 801594a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 801594e:	e07a      	b.n	8015a46 <UART_SetConfig+0x2fe>
 8015950:	2308      	movs	r3, #8
 8015952:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8015956:	e076      	b.n	8015a46 <UART_SetConfig+0x2fe>
 8015958:	2310      	movs	r3, #16
 801595a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 801595e:	e072      	b.n	8015a46 <UART_SetConfig+0x2fe>
 8015960:	697b      	ldr	r3, [r7, #20]
 8015962:	681b      	ldr	r3, [r3, #0]
 8015964:	4a35      	ldr	r2, [pc, #212]	; (8015a3c <UART_SetConfig+0x2f4>)
 8015966:	4293      	cmp	r3, r2
 8015968:	d12a      	bne.n	80159c0 <UART_SetConfig+0x278>
 801596a:	4b30      	ldr	r3, [pc, #192]	; (8015a2c <UART_SetConfig+0x2e4>)
 801596c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8015970:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8015974:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8015978:	d01a      	beq.n	80159b0 <UART_SetConfig+0x268>
 801597a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 801597e:	d81b      	bhi.n	80159b8 <UART_SetConfig+0x270>
 8015980:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8015984:	d00c      	beq.n	80159a0 <UART_SetConfig+0x258>
 8015986:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801598a:	d815      	bhi.n	80159b8 <UART_SetConfig+0x270>
 801598c:	2b00      	cmp	r3, #0
 801598e:	d003      	beq.n	8015998 <UART_SetConfig+0x250>
 8015990:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8015994:	d008      	beq.n	80159a8 <UART_SetConfig+0x260>
 8015996:	e00f      	b.n	80159b8 <UART_SetConfig+0x270>
 8015998:	2300      	movs	r3, #0
 801599a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 801599e:	e052      	b.n	8015a46 <UART_SetConfig+0x2fe>
 80159a0:	2302      	movs	r3, #2
 80159a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80159a6:	e04e      	b.n	8015a46 <UART_SetConfig+0x2fe>
 80159a8:	2304      	movs	r3, #4
 80159aa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80159ae:	e04a      	b.n	8015a46 <UART_SetConfig+0x2fe>
 80159b0:	2308      	movs	r3, #8
 80159b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80159b6:	e046      	b.n	8015a46 <UART_SetConfig+0x2fe>
 80159b8:	2310      	movs	r3, #16
 80159ba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80159be:	e042      	b.n	8015a46 <UART_SetConfig+0x2fe>
 80159c0:	697b      	ldr	r3, [r7, #20]
 80159c2:	681b      	ldr	r3, [r3, #0]
 80159c4:	4a17      	ldr	r2, [pc, #92]	; (8015a24 <UART_SetConfig+0x2dc>)
 80159c6:	4293      	cmp	r3, r2
 80159c8:	d13a      	bne.n	8015a40 <UART_SetConfig+0x2f8>
 80159ca:	4b18      	ldr	r3, [pc, #96]	; (8015a2c <UART_SetConfig+0x2e4>)
 80159cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80159d0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80159d4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80159d8:	d01a      	beq.n	8015a10 <UART_SetConfig+0x2c8>
 80159da:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80159de:	d81b      	bhi.n	8015a18 <UART_SetConfig+0x2d0>
 80159e0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80159e4:	d00c      	beq.n	8015a00 <UART_SetConfig+0x2b8>
 80159e6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80159ea:	d815      	bhi.n	8015a18 <UART_SetConfig+0x2d0>
 80159ec:	2b00      	cmp	r3, #0
 80159ee:	d003      	beq.n	80159f8 <UART_SetConfig+0x2b0>
 80159f0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80159f4:	d008      	beq.n	8015a08 <UART_SetConfig+0x2c0>
 80159f6:	e00f      	b.n	8015a18 <UART_SetConfig+0x2d0>
 80159f8:	2300      	movs	r3, #0
 80159fa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80159fe:	e022      	b.n	8015a46 <UART_SetConfig+0x2fe>
 8015a00:	2302      	movs	r3, #2
 8015a02:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8015a06:	e01e      	b.n	8015a46 <UART_SetConfig+0x2fe>
 8015a08:	2304      	movs	r3, #4
 8015a0a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8015a0e:	e01a      	b.n	8015a46 <UART_SetConfig+0x2fe>
 8015a10:	2308      	movs	r3, #8
 8015a12:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8015a16:	e016      	b.n	8015a46 <UART_SetConfig+0x2fe>
 8015a18:	2310      	movs	r3, #16
 8015a1a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8015a1e:	e012      	b.n	8015a46 <UART_SetConfig+0x2fe>
 8015a20:	cfff69f3 	.word	0xcfff69f3
 8015a24:	40008000 	.word	0x40008000
 8015a28:	40013800 	.word	0x40013800
 8015a2c:	40021000 	.word	0x40021000
 8015a30:	40004400 	.word	0x40004400
 8015a34:	40004800 	.word	0x40004800
 8015a38:	40004c00 	.word	0x40004c00
 8015a3c:	40005000 	.word	0x40005000
 8015a40:	2310      	movs	r3, #16
 8015a42:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8015a46:	697b      	ldr	r3, [r7, #20]
 8015a48:	681b      	ldr	r3, [r3, #0]
 8015a4a:	4aae      	ldr	r2, [pc, #696]	; (8015d04 <UART_SetConfig+0x5bc>)
 8015a4c:	4293      	cmp	r3, r2
 8015a4e:	f040 8097 	bne.w	8015b80 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8015a52:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8015a56:	2b08      	cmp	r3, #8
 8015a58:	d823      	bhi.n	8015aa2 <UART_SetConfig+0x35a>
 8015a5a:	a201      	add	r2, pc, #4	; (adr r2, 8015a60 <UART_SetConfig+0x318>)
 8015a5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015a60:	08015a85 	.word	0x08015a85
 8015a64:	08015aa3 	.word	0x08015aa3
 8015a68:	08015a8d 	.word	0x08015a8d
 8015a6c:	08015aa3 	.word	0x08015aa3
 8015a70:	08015a93 	.word	0x08015a93
 8015a74:	08015aa3 	.word	0x08015aa3
 8015a78:	08015aa3 	.word	0x08015aa3
 8015a7c:	08015aa3 	.word	0x08015aa3
 8015a80:	08015a9b 	.word	0x08015a9b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8015a84:	f7fd fb9e 	bl	80131c4 <HAL_RCC_GetPCLK1Freq>
 8015a88:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8015a8a:	e010      	b.n	8015aae <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8015a8c:	4b9e      	ldr	r3, [pc, #632]	; (8015d08 <UART_SetConfig+0x5c0>)
 8015a8e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8015a90:	e00d      	b.n	8015aae <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8015a92:	f7fd fb29 	bl	80130e8 <HAL_RCC_GetSysClockFreq>
 8015a96:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8015a98:	e009      	b.n	8015aae <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8015a9a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8015a9e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8015aa0:	e005      	b.n	8015aae <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8015aa2:	2300      	movs	r3, #0
 8015aa4:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8015aa6:	2301      	movs	r3, #1
 8015aa8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8015aac:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8015aae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015ab0:	2b00      	cmp	r3, #0
 8015ab2:	f000 8130 	beq.w	8015d16 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8015ab6:	697b      	ldr	r3, [r7, #20]
 8015ab8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015aba:	4a94      	ldr	r2, [pc, #592]	; (8015d0c <UART_SetConfig+0x5c4>)
 8015abc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8015ac0:	461a      	mov	r2, r3
 8015ac2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015ac4:	fbb3 f3f2 	udiv	r3, r3, r2
 8015ac8:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8015aca:	697b      	ldr	r3, [r7, #20]
 8015acc:	685a      	ldr	r2, [r3, #4]
 8015ace:	4613      	mov	r3, r2
 8015ad0:	005b      	lsls	r3, r3, #1
 8015ad2:	4413      	add	r3, r2
 8015ad4:	69ba      	ldr	r2, [r7, #24]
 8015ad6:	429a      	cmp	r2, r3
 8015ad8:	d305      	bcc.n	8015ae6 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8015ada:	697b      	ldr	r3, [r7, #20]
 8015adc:	685b      	ldr	r3, [r3, #4]
 8015ade:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8015ae0:	69ba      	ldr	r2, [r7, #24]
 8015ae2:	429a      	cmp	r2, r3
 8015ae4:	d903      	bls.n	8015aee <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8015ae6:	2301      	movs	r3, #1
 8015ae8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8015aec:	e113      	b.n	8015d16 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8015aee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015af0:	2200      	movs	r2, #0
 8015af2:	60bb      	str	r3, [r7, #8]
 8015af4:	60fa      	str	r2, [r7, #12]
 8015af6:	697b      	ldr	r3, [r7, #20]
 8015af8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015afa:	4a84      	ldr	r2, [pc, #528]	; (8015d0c <UART_SetConfig+0x5c4>)
 8015afc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8015b00:	b29b      	uxth	r3, r3
 8015b02:	2200      	movs	r2, #0
 8015b04:	603b      	str	r3, [r7, #0]
 8015b06:	607a      	str	r2, [r7, #4]
 8015b08:	e9d7 2300 	ldrd	r2, r3, [r7]
 8015b0c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8015b10:	f7f3 f870 	bl	8008bf4 <__aeabi_uldivmod>
 8015b14:	4602      	mov	r2, r0
 8015b16:	460b      	mov	r3, r1
 8015b18:	4610      	mov	r0, r2
 8015b1a:	4619      	mov	r1, r3
 8015b1c:	f04f 0200 	mov.w	r2, #0
 8015b20:	f04f 0300 	mov.w	r3, #0
 8015b24:	020b      	lsls	r3, r1, #8
 8015b26:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8015b2a:	0202      	lsls	r2, r0, #8
 8015b2c:	6979      	ldr	r1, [r7, #20]
 8015b2e:	6849      	ldr	r1, [r1, #4]
 8015b30:	0849      	lsrs	r1, r1, #1
 8015b32:	2000      	movs	r0, #0
 8015b34:	460c      	mov	r4, r1
 8015b36:	4605      	mov	r5, r0
 8015b38:	eb12 0804 	adds.w	r8, r2, r4
 8015b3c:	eb43 0905 	adc.w	r9, r3, r5
 8015b40:	697b      	ldr	r3, [r7, #20]
 8015b42:	685b      	ldr	r3, [r3, #4]
 8015b44:	2200      	movs	r2, #0
 8015b46:	469a      	mov	sl, r3
 8015b48:	4693      	mov	fp, r2
 8015b4a:	4652      	mov	r2, sl
 8015b4c:	465b      	mov	r3, fp
 8015b4e:	4640      	mov	r0, r8
 8015b50:	4649      	mov	r1, r9
 8015b52:	f7f3 f84f 	bl	8008bf4 <__aeabi_uldivmod>
 8015b56:	4602      	mov	r2, r0
 8015b58:	460b      	mov	r3, r1
 8015b5a:	4613      	mov	r3, r2
 8015b5c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8015b5e:	6a3b      	ldr	r3, [r7, #32]
 8015b60:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8015b64:	d308      	bcc.n	8015b78 <UART_SetConfig+0x430>
 8015b66:	6a3b      	ldr	r3, [r7, #32]
 8015b68:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8015b6c:	d204      	bcs.n	8015b78 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8015b6e:	697b      	ldr	r3, [r7, #20]
 8015b70:	681b      	ldr	r3, [r3, #0]
 8015b72:	6a3a      	ldr	r2, [r7, #32]
 8015b74:	60da      	str	r2, [r3, #12]
 8015b76:	e0ce      	b.n	8015d16 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8015b78:	2301      	movs	r3, #1
 8015b7a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8015b7e:	e0ca      	b.n	8015d16 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8015b80:	697b      	ldr	r3, [r7, #20]
 8015b82:	69db      	ldr	r3, [r3, #28]
 8015b84:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8015b88:	d166      	bne.n	8015c58 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8015b8a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8015b8e:	2b08      	cmp	r3, #8
 8015b90:	d827      	bhi.n	8015be2 <UART_SetConfig+0x49a>
 8015b92:	a201      	add	r2, pc, #4	; (adr r2, 8015b98 <UART_SetConfig+0x450>)
 8015b94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015b98:	08015bbd 	.word	0x08015bbd
 8015b9c:	08015bc5 	.word	0x08015bc5
 8015ba0:	08015bcd 	.word	0x08015bcd
 8015ba4:	08015be3 	.word	0x08015be3
 8015ba8:	08015bd3 	.word	0x08015bd3
 8015bac:	08015be3 	.word	0x08015be3
 8015bb0:	08015be3 	.word	0x08015be3
 8015bb4:	08015be3 	.word	0x08015be3
 8015bb8:	08015bdb 	.word	0x08015bdb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8015bbc:	f7fd fb02 	bl	80131c4 <HAL_RCC_GetPCLK1Freq>
 8015bc0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8015bc2:	e014      	b.n	8015bee <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8015bc4:	f7fd fb14 	bl	80131f0 <HAL_RCC_GetPCLK2Freq>
 8015bc8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8015bca:	e010      	b.n	8015bee <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8015bcc:	4b4e      	ldr	r3, [pc, #312]	; (8015d08 <UART_SetConfig+0x5c0>)
 8015bce:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8015bd0:	e00d      	b.n	8015bee <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8015bd2:	f7fd fa89 	bl	80130e8 <HAL_RCC_GetSysClockFreq>
 8015bd6:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8015bd8:	e009      	b.n	8015bee <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8015bda:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8015bde:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8015be0:	e005      	b.n	8015bee <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8015be2:	2300      	movs	r3, #0
 8015be4:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8015be6:	2301      	movs	r3, #1
 8015be8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8015bec:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8015bee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015bf0:	2b00      	cmp	r3, #0
 8015bf2:	f000 8090 	beq.w	8015d16 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8015bf6:	697b      	ldr	r3, [r7, #20]
 8015bf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015bfa:	4a44      	ldr	r2, [pc, #272]	; (8015d0c <UART_SetConfig+0x5c4>)
 8015bfc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8015c00:	461a      	mov	r2, r3
 8015c02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015c04:	fbb3 f3f2 	udiv	r3, r3, r2
 8015c08:	005a      	lsls	r2, r3, #1
 8015c0a:	697b      	ldr	r3, [r7, #20]
 8015c0c:	685b      	ldr	r3, [r3, #4]
 8015c0e:	085b      	lsrs	r3, r3, #1
 8015c10:	441a      	add	r2, r3
 8015c12:	697b      	ldr	r3, [r7, #20]
 8015c14:	685b      	ldr	r3, [r3, #4]
 8015c16:	fbb2 f3f3 	udiv	r3, r2, r3
 8015c1a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8015c1c:	6a3b      	ldr	r3, [r7, #32]
 8015c1e:	2b0f      	cmp	r3, #15
 8015c20:	d916      	bls.n	8015c50 <UART_SetConfig+0x508>
 8015c22:	6a3b      	ldr	r3, [r7, #32]
 8015c24:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8015c28:	d212      	bcs.n	8015c50 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8015c2a:	6a3b      	ldr	r3, [r7, #32]
 8015c2c:	b29b      	uxth	r3, r3
 8015c2e:	f023 030f 	bic.w	r3, r3, #15
 8015c32:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8015c34:	6a3b      	ldr	r3, [r7, #32]
 8015c36:	085b      	lsrs	r3, r3, #1
 8015c38:	b29b      	uxth	r3, r3
 8015c3a:	f003 0307 	and.w	r3, r3, #7
 8015c3e:	b29a      	uxth	r2, r3
 8015c40:	8bfb      	ldrh	r3, [r7, #30]
 8015c42:	4313      	orrs	r3, r2
 8015c44:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8015c46:	697b      	ldr	r3, [r7, #20]
 8015c48:	681b      	ldr	r3, [r3, #0]
 8015c4a:	8bfa      	ldrh	r2, [r7, #30]
 8015c4c:	60da      	str	r2, [r3, #12]
 8015c4e:	e062      	b.n	8015d16 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8015c50:	2301      	movs	r3, #1
 8015c52:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8015c56:	e05e      	b.n	8015d16 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8015c58:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8015c5c:	2b08      	cmp	r3, #8
 8015c5e:	d828      	bhi.n	8015cb2 <UART_SetConfig+0x56a>
 8015c60:	a201      	add	r2, pc, #4	; (adr r2, 8015c68 <UART_SetConfig+0x520>)
 8015c62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015c66:	bf00      	nop
 8015c68:	08015c8d 	.word	0x08015c8d
 8015c6c:	08015c95 	.word	0x08015c95
 8015c70:	08015c9d 	.word	0x08015c9d
 8015c74:	08015cb3 	.word	0x08015cb3
 8015c78:	08015ca3 	.word	0x08015ca3
 8015c7c:	08015cb3 	.word	0x08015cb3
 8015c80:	08015cb3 	.word	0x08015cb3
 8015c84:	08015cb3 	.word	0x08015cb3
 8015c88:	08015cab 	.word	0x08015cab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8015c8c:	f7fd fa9a 	bl	80131c4 <HAL_RCC_GetPCLK1Freq>
 8015c90:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8015c92:	e014      	b.n	8015cbe <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8015c94:	f7fd faac 	bl	80131f0 <HAL_RCC_GetPCLK2Freq>
 8015c98:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8015c9a:	e010      	b.n	8015cbe <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8015c9c:	4b1a      	ldr	r3, [pc, #104]	; (8015d08 <UART_SetConfig+0x5c0>)
 8015c9e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8015ca0:	e00d      	b.n	8015cbe <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8015ca2:	f7fd fa21 	bl	80130e8 <HAL_RCC_GetSysClockFreq>
 8015ca6:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8015ca8:	e009      	b.n	8015cbe <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8015caa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8015cae:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8015cb0:	e005      	b.n	8015cbe <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8015cb2:	2300      	movs	r3, #0
 8015cb4:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8015cb6:	2301      	movs	r3, #1
 8015cb8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8015cbc:	bf00      	nop
    }

    if (pclk != 0U)
 8015cbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015cc0:	2b00      	cmp	r3, #0
 8015cc2:	d028      	beq.n	8015d16 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8015cc4:	697b      	ldr	r3, [r7, #20]
 8015cc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015cc8:	4a10      	ldr	r2, [pc, #64]	; (8015d0c <UART_SetConfig+0x5c4>)
 8015cca:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8015cce:	461a      	mov	r2, r3
 8015cd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015cd2:	fbb3 f2f2 	udiv	r2, r3, r2
 8015cd6:	697b      	ldr	r3, [r7, #20]
 8015cd8:	685b      	ldr	r3, [r3, #4]
 8015cda:	085b      	lsrs	r3, r3, #1
 8015cdc:	441a      	add	r2, r3
 8015cde:	697b      	ldr	r3, [r7, #20]
 8015ce0:	685b      	ldr	r3, [r3, #4]
 8015ce2:	fbb2 f3f3 	udiv	r3, r2, r3
 8015ce6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8015ce8:	6a3b      	ldr	r3, [r7, #32]
 8015cea:	2b0f      	cmp	r3, #15
 8015cec:	d910      	bls.n	8015d10 <UART_SetConfig+0x5c8>
 8015cee:	6a3b      	ldr	r3, [r7, #32]
 8015cf0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8015cf4:	d20c      	bcs.n	8015d10 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8015cf6:	6a3b      	ldr	r3, [r7, #32]
 8015cf8:	b29a      	uxth	r2, r3
 8015cfa:	697b      	ldr	r3, [r7, #20]
 8015cfc:	681b      	ldr	r3, [r3, #0]
 8015cfe:	60da      	str	r2, [r3, #12]
 8015d00:	e009      	b.n	8015d16 <UART_SetConfig+0x5ce>
 8015d02:	bf00      	nop
 8015d04:	40008000 	.word	0x40008000
 8015d08:	00f42400 	.word	0x00f42400
 8015d0c:	08017610 	.word	0x08017610
      }
      else
      {
        ret = HAL_ERROR;
 8015d10:	2301      	movs	r3, #1
 8015d12:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8015d16:	697b      	ldr	r3, [r7, #20]
 8015d18:	2201      	movs	r2, #1
 8015d1a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8015d1e:	697b      	ldr	r3, [r7, #20]
 8015d20:	2201      	movs	r2, #1
 8015d22:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8015d26:	697b      	ldr	r3, [r7, #20]
 8015d28:	2200      	movs	r2, #0
 8015d2a:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8015d2c:	697b      	ldr	r3, [r7, #20]
 8015d2e:	2200      	movs	r2, #0
 8015d30:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8015d32:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8015d36:	4618      	mov	r0, r3
 8015d38:	3730      	adds	r7, #48	; 0x30
 8015d3a:	46bd      	mov	sp, r7
 8015d3c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08015d40 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8015d40:	b480      	push	{r7}
 8015d42:	b083      	sub	sp, #12
 8015d44:	af00      	add	r7, sp, #0
 8015d46:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8015d48:	687b      	ldr	r3, [r7, #4]
 8015d4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8015d4c:	f003 0301 	and.w	r3, r3, #1
 8015d50:	2b00      	cmp	r3, #0
 8015d52:	d00a      	beq.n	8015d6a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8015d54:	687b      	ldr	r3, [r7, #4]
 8015d56:	681b      	ldr	r3, [r3, #0]
 8015d58:	685b      	ldr	r3, [r3, #4]
 8015d5a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8015d5e:	687b      	ldr	r3, [r7, #4]
 8015d60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015d62:	687b      	ldr	r3, [r7, #4]
 8015d64:	681b      	ldr	r3, [r3, #0]
 8015d66:	430a      	orrs	r2, r1
 8015d68:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8015d6a:	687b      	ldr	r3, [r7, #4]
 8015d6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8015d6e:	f003 0302 	and.w	r3, r3, #2
 8015d72:	2b00      	cmp	r3, #0
 8015d74:	d00a      	beq.n	8015d8c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8015d76:	687b      	ldr	r3, [r7, #4]
 8015d78:	681b      	ldr	r3, [r3, #0]
 8015d7a:	685b      	ldr	r3, [r3, #4]
 8015d7c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8015d80:	687b      	ldr	r3, [r7, #4]
 8015d82:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8015d84:	687b      	ldr	r3, [r7, #4]
 8015d86:	681b      	ldr	r3, [r3, #0]
 8015d88:	430a      	orrs	r2, r1
 8015d8a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8015d8c:	687b      	ldr	r3, [r7, #4]
 8015d8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8015d90:	f003 0304 	and.w	r3, r3, #4
 8015d94:	2b00      	cmp	r3, #0
 8015d96:	d00a      	beq.n	8015dae <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8015d98:	687b      	ldr	r3, [r7, #4]
 8015d9a:	681b      	ldr	r3, [r3, #0]
 8015d9c:	685b      	ldr	r3, [r3, #4]
 8015d9e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8015da2:	687b      	ldr	r3, [r7, #4]
 8015da4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8015da6:	687b      	ldr	r3, [r7, #4]
 8015da8:	681b      	ldr	r3, [r3, #0]
 8015daa:	430a      	orrs	r2, r1
 8015dac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8015dae:	687b      	ldr	r3, [r7, #4]
 8015db0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8015db2:	f003 0308 	and.w	r3, r3, #8
 8015db6:	2b00      	cmp	r3, #0
 8015db8:	d00a      	beq.n	8015dd0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8015dba:	687b      	ldr	r3, [r7, #4]
 8015dbc:	681b      	ldr	r3, [r3, #0]
 8015dbe:	685b      	ldr	r3, [r3, #4]
 8015dc0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8015dc4:	687b      	ldr	r3, [r7, #4]
 8015dc6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8015dc8:	687b      	ldr	r3, [r7, #4]
 8015dca:	681b      	ldr	r3, [r3, #0]
 8015dcc:	430a      	orrs	r2, r1
 8015dce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8015dd0:	687b      	ldr	r3, [r7, #4]
 8015dd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8015dd4:	f003 0310 	and.w	r3, r3, #16
 8015dd8:	2b00      	cmp	r3, #0
 8015dda:	d00a      	beq.n	8015df2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8015ddc:	687b      	ldr	r3, [r7, #4]
 8015dde:	681b      	ldr	r3, [r3, #0]
 8015de0:	689b      	ldr	r3, [r3, #8]
 8015de2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8015de6:	687b      	ldr	r3, [r7, #4]
 8015de8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8015dea:	687b      	ldr	r3, [r7, #4]
 8015dec:	681b      	ldr	r3, [r3, #0]
 8015dee:	430a      	orrs	r2, r1
 8015df0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8015df2:	687b      	ldr	r3, [r7, #4]
 8015df4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8015df6:	f003 0320 	and.w	r3, r3, #32
 8015dfa:	2b00      	cmp	r3, #0
 8015dfc:	d00a      	beq.n	8015e14 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8015dfe:	687b      	ldr	r3, [r7, #4]
 8015e00:	681b      	ldr	r3, [r3, #0]
 8015e02:	689b      	ldr	r3, [r3, #8]
 8015e04:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8015e08:	687b      	ldr	r3, [r7, #4]
 8015e0a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8015e0c:	687b      	ldr	r3, [r7, #4]
 8015e0e:	681b      	ldr	r3, [r3, #0]
 8015e10:	430a      	orrs	r2, r1
 8015e12:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8015e14:	687b      	ldr	r3, [r7, #4]
 8015e16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8015e18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8015e1c:	2b00      	cmp	r3, #0
 8015e1e:	d01a      	beq.n	8015e56 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8015e20:	687b      	ldr	r3, [r7, #4]
 8015e22:	681b      	ldr	r3, [r3, #0]
 8015e24:	685b      	ldr	r3, [r3, #4]
 8015e26:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8015e2a:	687b      	ldr	r3, [r7, #4]
 8015e2c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8015e2e:	687b      	ldr	r3, [r7, #4]
 8015e30:	681b      	ldr	r3, [r3, #0]
 8015e32:	430a      	orrs	r2, r1
 8015e34:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8015e36:	687b      	ldr	r3, [r7, #4]
 8015e38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8015e3a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8015e3e:	d10a      	bne.n	8015e56 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8015e40:	687b      	ldr	r3, [r7, #4]
 8015e42:	681b      	ldr	r3, [r3, #0]
 8015e44:	685b      	ldr	r3, [r3, #4]
 8015e46:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8015e4a:	687b      	ldr	r3, [r7, #4]
 8015e4c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8015e4e:	687b      	ldr	r3, [r7, #4]
 8015e50:	681b      	ldr	r3, [r3, #0]
 8015e52:	430a      	orrs	r2, r1
 8015e54:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8015e56:	687b      	ldr	r3, [r7, #4]
 8015e58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8015e5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8015e5e:	2b00      	cmp	r3, #0
 8015e60:	d00a      	beq.n	8015e78 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8015e62:	687b      	ldr	r3, [r7, #4]
 8015e64:	681b      	ldr	r3, [r3, #0]
 8015e66:	685b      	ldr	r3, [r3, #4]
 8015e68:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8015e6c:	687b      	ldr	r3, [r7, #4]
 8015e6e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8015e70:	687b      	ldr	r3, [r7, #4]
 8015e72:	681b      	ldr	r3, [r3, #0]
 8015e74:	430a      	orrs	r2, r1
 8015e76:	605a      	str	r2, [r3, #4]
  }
}
 8015e78:	bf00      	nop
 8015e7a:	370c      	adds	r7, #12
 8015e7c:	46bd      	mov	sp, r7
 8015e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015e82:	4770      	bx	lr

08015e84 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8015e84:	b580      	push	{r7, lr}
 8015e86:	b086      	sub	sp, #24
 8015e88:	af02      	add	r7, sp, #8
 8015e8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8015e8c:	687b      	ldr	r3, [r7, #4]
 8015e8e:	2200      	movs	r2, #0
 8015e90:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8015e94:	f7f8 feb0 	bl	800ebf8 <HAL_GetTick>
 8015e98:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8015e9a:	687b      	ldr	r3, [r7, #4]
 8015e9c:	681b      	ldr	r3, [r3, #0]
 8015e9e:	681b      	ldr	r3, [r3, #0]
 8015ea0:	f003 0308 	and.w	r3, r3, #8
 8015ea4:	2b08      	cmp	r3, #8
 8015ea6:	d10e      	bne.n	8015ec6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8015ea8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8015eac:	9300      	str	r3, [sp, #0]
 8015eae:	68fb      	ldr	r3, [r7, #12]
 8015eb0:	2200      	movs	r2, #0
 8015eb2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8015eb6:	6878      	ldr	r0, [r7, #4]
 8015eb8:	f000 f82f 	bl	8015f1a <UART_WaitOnFlagUntilTimeout>
 8015ebc:	4603      	mov	r3, r0
 8015ebe:	2b00      	cmp	r3, #0
 8015ec0:	d001      	beq.n	8015ec6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8015ec2:	2303      	movs	r3, #3
 8015ec4:	e025      	b.n	8015f12 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8015ec6:	687b      	ldr	r3, [r7, #4]
 8015ec8:	681b      	ldr	r3, [r3, #0]
 8015eca:	681b      	ldr	r3, [r3, #0]
 8015ecc:	f003 0304 	and.w	r3, r3, #4
 8015ed0:	2b04      	cmp	r3, #4
 8015ed2:	d10e      	bne.n	8015ef2 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8015ed4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8015ed8:	9300      	str	r3, [sp, #0]
 8015eda:	68fb      	ldr	r3, [r7, #12]
 8015edc:	2200      	movs	r2, #0
 8015ede:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8015ee2:	6878      	ldr	r0, [r7, #4]
 8015ee4:	f000 f819 	bl	8015f1a <UART_WaitOnFlagUntilTimeout>
 8015ee8:	4603      	mov	r3, r0
 8015eea:	2b00      	cmp	r3, #0
 8015eec:	d001      	beq.n	8015ef2 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8015eee:	2303      	movs	r3, #3
 8015ef0:	e00f      	b.n	8015f12 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8015ef2:	687b      	ldr	r3, [r7, #4]
 8015ef4:	2220      	movs	r2, #32
 8015ef6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8015efa:	687b      	ldr	r3, [r7, #4]
 8015efc:	2220      	movs	r2, #32
 8015efe:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8015f02:	687b      	ldr	r3, [r7, #4]
 8015f04:	2200      	movs	r2, #0
 8015f06:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8015f08:	687b      	ldr	r3, [r7, #4]
 8015f0a:	2200      	movs	r2, #0
 8015f0c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8015f10:	2300      	movs	r3, #0
}
 8015f12:	4618      	mov	r0, r3
 8015f14:	3710      	adds	r7, #16
 8015f16:	46bd      	mov	sp, r7
 8015f18:	bd80      	pop	{r7, pc}

08015f1a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8015f1a:	b580      	push	{r7, lr}
 8015f1c:	b09c      	sub	sp, #112	; 0x70
 8015f1e:	af00      	add	r7, sp, #0
 8015f20:	60f8      	str	r0, [r7, #12]
 8015f22:	60b9      	str	r1, [r7, #8]
 8015f24:	603b      	str	r3, [r7, #0]
 8015f26:	4613      	mov	r3, r2
 8015f28:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8015f2a:	e0a9      	b.n	8016080 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8015f2c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8015f2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015f32:	f000 80a5 	beq.w	8016080 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8015f36:	f7f8 fe5f 	bl	800ebf8 <HAL_GetTick>
 8015f3a:	4602      	mov	r2, r0
 8015f3c:	683b      	ldr	r3, [r7, #0]
 8015f3e:	1ad3      	subs	r3, r2, r3
 8015f40:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8015f42:	429a      	cmp	r2, r3
 8015f44:	d302      	bcc.n	8015f4c <UART_WaitOnFlagUntilTimeout+0x32>
 8015f46:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8015f48:	2b00      	cmp	r3, #0
 8015f4a:	d140      	bne.n	8015fce <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8015f4c:	68fb      	ldr	r3, [r7, #12]
 8015f4e:	681b      	ldr	r3, [r3, #0]
 8015f50:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015f52:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8015f54:	e853 3f00 	ldrex	r3, [r3]
 8015f58:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8015f5a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8015f5c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8015f60:	667b      	str	r3, [r7, #100]	; 0x64
 8015f62:	68fb      	ldr	r3, [r7, #12]
 8015f64:	681b      	ldr	r3, [r3, #0]
 8015f66:	461a      	mov	r2, r3
 8015f68:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8015f6a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8015f6c:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015f6e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8015f70:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8015f72:	e841 2300 	strex	r3, r2, [r1]
 8015f76:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8015f78:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8015f7a:	2b00      	cmp	r3, #0
 8015f7c:	d1e6      	bne.n	8015f4c <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8015f7e:	68fb      	ldr	r3, [r7, #12]
 8015f80:	681b      	ldr	r3, [r3, #0]
 8015f82:	3308      	adds	r3, #8
 8015f84:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015f86:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8015f88:	e853 3f00 	ldrex	r3, [r3]
 8015f8c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8015f8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015f90:	f023 0301 	bic.w	r3, r3, #1
 8015f94:	663b      	str	r3, [r7, #96]	; 0x60
 8015f96:	68fb      	ldr	r3, [r7, #12]
 8015f98:	681b      	ldr	r3, [r3, #0]
 8015f9a:	3308      	adds	r3, #8
 8015f9c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8015f9e:	64ba      	str	r2, [r7, #72]	; 0x48
 8015fa0:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015fa2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8015fa4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8015fa6:	e841 2300 	strex	r3, r2, [r1]
 8015faa:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8015fac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8015fae:	2b00      	cmp	r3, #0
 8015fb0:	d1e5      	bne.n	8015f7e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8015fb2:	68fb      	ldr	r3, [r7, #12]
 8015fb4:	2220      	movs	r2, #32
 8015fb6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8015fba:	68fb      	ldr	r3, [r7, #12]
 8015fbc:	2220      	movs	r2, #32
 8015fbe:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8015fc2:	68fb      	ldr	r3, [r7, #12]
 8015fc4:	2200      	movs	r2, #0
 8015fc6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8015fca:	2303      	movs	r3, #3
 8015fcc:	e069      	b.n	80160a2 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8015fce:	68fb      	ldr	r3, [r7, #12]
 8015fd0:	681b      	ldr	r3, [r3, #0]
 8015fd2:	681b      	ldr	r3, [r3, #0]
 8015fd4:	f003 0304 	and.w	r3, r3, #4
 8015fd8:	2b00      	cmp	r3, #0
 8015fda:	d051      	beq.n	8016080 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8015fdc:	68fb      	ldr	r3, [r7, #12]
 8015fde:	681b      	ldr	r3, [r3, #0]
 8015fe0:	69db      	ldr	r3, [r3, #28]
 8015fe2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8015fe6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8015fea:	d149      	bne.n	8016080 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8015fec:	68fb      	ldr	r3, [r7, #12]
 8015fee:	681b      	ldr	r3, [r3, #0]
 8015ff0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8015ff4:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8015ff6:	68fb      	ldr	r3, [r7, #12]
 8015ff8:	681b      	ldr	r3, [r3, #0]
 8015ffa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015ffc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015ffe:	e853 3f00 	ldrex	r3, [r3]
 8016002:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8016004:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016006:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 801600a:	66fb      	str	r3, [r7, #108]	; 0x6c
 801600c:	68fb      	ldr	r3, [r7, #12]
 801600e:	681b      	ldr	r3, [r3, #0]
 8016010:	461a      	mov	r2, r3
 8016012:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8016014:	637b      	str	r3, [r7, #52]	; 0x34
 8016016:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016018:	6b39      	ldr	r1, [r7, #48]	; 0x30
 801601a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801601c:	e841 2300 	strex	r3, r2, [r1]
 8016020:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8016022:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016024:	2b00      	cmp	r3, #0
 8016026:	d1e6      	bne.n	8015ff6 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8016028:	68fb      	ldr	r3, [r7, #12]
 801602a:	681b      	ldr	r3, [r3, #0]
 801602c:	3308      	adds	r3, #8
 801602e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016030:	697b      	ldr	r3, [r7, #20]
 8016032:	e853 3f00 	ldrex	r3, [r3]
 8016036:	613b      	str	r3, [r7, #16]
   return(result);
 8016038:	693b      	ldr	r3, [r7, #16]
 801603a:	f023 0301 	bic.w	r3, r3, #1
 801603e:	66bb      	str	r3, [r7, #104]	; 0x68
 8016040:	68fb      	ldr	r3, [r7, #12]
 8016042:	681b      	ldr	r3, [r3, #0]
 8016044:	3308      	adds	r3, #8
 8016046:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8016048:	623a      	str	r2, [r7, #32]
 801604a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801604c:	69f9      	ldr	r1, [r7, #28]
 801604e:	6a3a      	ldr	r2, [r7, #32]
 8016050:	e841 2300 	strex	r3, r2, [r1]
 8016054:	61bb      	str	r3, [r7, #24]
   return(result);
 8016056:	69bb      	ldr	r3, [r7, #24]
 8016058:	2b00      	cmp	r3, #0
 801605a:	d1e5      	bne.n	8016028 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 801605c:	68fb      	ldr	r3, [r7, #12]
 801605e:	2220      	movs	r2, #32
 8016060:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8016064:	68fb      	ldr	r3, [r7, #12]
 8016066:	2220      	movs	r2, #32
 8016068:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 801606c:	68fb      	ldr	r3, [r7, #12]
 801606e:	2220      	movs	r2, #32
 8016070:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8016074:	68fb      	ldr	r3, [r7, #12]
 8016076:	2200      	movs	r2, #0
 8016078:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 801607c:	2303      	movs	r3, #3
 801607e:	e010      	b.n	80160a2 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8016080:	68fb      	ldr	r3, [r7, #12]
 8016082:	681b      	ldr	r3, [r3, #0]
 8016084:	69da      	ldr	r2, [r3, #28]
 8016086:	68bb      	ldr	r3, [r7, #8]
 8016088:	4013      	ands	r3, r2
 801608a:	68ba      	ldr	r2, [r7, #8]
 801608c:	429a      	cmp	r2, r3
 801608e:	bf0c      	ite	eq
 8016090:	2301      	moveq	r3, #1
 8016092:	2300      	movne	r3, #0
 8016094:	b2db      	uxtb	r3, r3
 8016096:	461a      	mov	r2, r3
 8016098:	79fb      	ldrb	r3, [r7, #7]
 801609a:	429a      	cmp	r2, r3
 801609c:	f43f af46 	beq.w	8015f2c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80160a0:	2300      	movs	r3, #0
}
 80160a2:	4618      	mov	r0, r3
 80160a4:	3770      	adds	r7, #112	; 0x70
 80160a6:	46bd      	mov	sp, r7
 80160a8:	bd80      	pop	{r7, pc}
	...

080160ac <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80160ac:	b480      	push	{r7}
 80160ae:	b0a3      	sub	sp, #140	; 0x8c
 80160b0:	af00      	add	r7, sp, #0
 80160b2:	60f8      	str	r0, [r7, #12]
 80160b4:	60b9      	str	r1, [r7, #8]
 80160b6:	4613      	mov	r3, r2
 80160b8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80160ba:	68fb      	ldr	r3, [r7, #12]
 80160bc:	68ba      	ldr	r2, [r7, #8]
 80160be:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 80160c0:	68fb      	ldr	r3, [r7, #12]
 80160c2:	88fa      	ldrh	r2, [r7, #6]
 80160c4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 80160c8:	68fb      	ldr	r3, [r7, #12]
 80160ca:	88fa      	ldrh	r2, [r7, #6]
 80160cc:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 80160d0:	68fb      	ldr	r3, [r7, #12]
 80160d2:	2200      	movs	r2, #0
 80160d4:	671a      	str	r2, [r3, #112]	; 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80160d6:	68fb      	ldr	r3, [r7, #12]
 80160d8:	689b      	ldr	r3, [r3, #8]
 80160da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80160de:	d10e      	bne.n	80160fe <UART_Start_Receive_IT+0x52>
 80160e0:	68fb      	ldr	r3, [r7, #12]
 80160e2:	691b      	ldr	r3, [r3, #16]
 80160e4:	2b00      	cmp	r3, #0
 80160e6:	d105      	bne.n	80160f4 <UART_Start_Receive_IT+0x48>
 80160e8:	68fb      	ldr	r3, [r7, #12]
 80160ea:	f240 12ff 	movw	r2, #511	; 0x1ff
 80160ee:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80160f2:	e02d      	b.n	8016150 <UART_Start_Receive_IT+0xa4>
 80160f4:	68fb      	ldr	r3, [r7, #12]
 80160f6:	22ff      	movs	r2, #255	; 0xff
 80160f8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80160fc:	e028      	b.n	8016150 <UART_Start_Receive_IT+0xa4>
 80160fe:	68fb      	ldr	r3, [r7, #12]
 8016100:	689b      	ldr	r3, [r3, #8]
 8016102:	2b00      	cmp	r3, #0
 8016104:	d10d      	bne.n	8016122 <UART_Start_Receive_IT+0x76>
 8016106:	68fb      	ldr	r3, [r7, #12]
 8016108:	691b      	ldr	r3, [r3, #16]
 801610a:	2b00      	cmp	r3, #0
 801610c:	d104      	bne.n	8016118 <UART_Start_Receive_IT+0x6c>
 801610e:	68fb      	ldr	r3, [r7, #12]
 8016110:	22ff      	movs	r2, #255	; 0xff
 8016112:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8016116:	e01b      	b.n	8016150 <UART_Start_Receive_IT+0xa4>
 8016118:	68fb      	ldr	r3, [r7, #12]
 801611a:	227f      	movs	r2, #127	; 0x7f
 801611c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8016120:	e016      	b.n	8016150 <UART_Start_Receive_IT+0xa4>
 8016122:	68fb      	ldr	r3, [r7, #12]
 8016124:	689b      	ldr	r3, [r3, #8]
 8016126:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 801612a:	d10d      	bne.n	8016148 <UART_Start_Receive_IT+0x9c>
 801612c:	68fb      	ldr	r3, [r7, #12]
 801612e:	691b      	ldr	r3, [r3, #16]
 8016130:	2b00      	cmp	r3, #0
 8016132:	d104      	bne.n	801613e <UART_Start_Receive_IT+0x92>
 8016134:	68fb      	ldr	r3, [r7, #12]
 8016136:	227f      	movs	r2, #127	; 0x7f
 8016138:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 801613c:	e008      	b.n	8016150 <UART_Start_Receive_IT+0xa4>
 801613e:	68fb      	ldr	r3, [r7, #12]
 8016140:	223f      	movs	r2, #63	; 0x3f
 8016142:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8016146:	e003      	b.n	8016150 <UART_Start_Receive_IT+0xa4>
 8016148:	68fb      	ldr	r3, [r7, #12]
 801614a:	2200      	movs	r2, #0
 801614c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8016150:	68fb      	ldr	r3, [r7, #12]
 8016152:	2200      	movs	r2, #0
 8016154:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8016158:	68fb      	ldr	r3, [r7, #12]
 801615a:	2222      	movs	r2, #34	; 0x22
 801615c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8016160:	68fb      	ldr	r3, [r7, #12]
 8016162:	681b      	ldr	r3, [r3, #0]
 8016164:	3308      	adds	r3, #8
 8016166:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016168:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 801616a:	e853 3f00 	ldrex	r3, [r3]
 801616e:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 8016170:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8016172:	f043 0301 	orr.w	r3, r3, #1
 8016176:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 801617a:	68fb      	ldr	r3, [r7, #12]
 801617c:	681b      	ldr	r3, [r3, #0]
 801617e:	3308      	adds	r3, #8
 8016180:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8016184:	673a      	str	r2, [r7, #112]	; 0x70
 8016186:	66fb      	str	r3, [r7, #108]	; 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016188:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 801618a:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 801618c:	e841 2300 	strex	r3, r2, [r1]
 8016190:	66bb      	str	r3, [r7, #104]	; 0x68
   return(result);
 8016192:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8016194:	2b00      	cmp	r3, #0
 8016196:	d1e3      	bne.n	8016160 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8016198:	68fb      	ldr	r3, [r7, #12]
 801619a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 801619c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80161a0:	d153      	bne.n	801624a <UART_Start_Receive_IT+0x19e>
 80161a2:	68fb      	ldr	r3, [r7, #12]
 80161a4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80161a8:	88fa      	ldrh	r2, [r7, #6]
 80161aa:	429a      	cmp	r2, r3
 80161ac:	d34d      	bcc.n	801624a <UART_Start_Receive_IT+0x19e>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80161ae:	68fb      	ldr	r3, [r7, #12]
 80161b0:	689b      	ldr	r3, [r3, #8]
 80161b2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80161b6:	d107      	bne.n	80161c8 <UART_Start_Receive_IT+0x11c>
 80161b8:	68fb      	ldr	r3, [r7, #12]
 80161ba:	691b      	ldr	r3, [r3, #16]
 80161bc:	2b00      	cmp	r3, #0
 80161be:	d103      	bne.n	80161c8 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 80161c0:	68fb      	ldr	r3, [r7, #12]
 80161c2:	4a4b      	ldr	r2, [pc, #300]	; (80162f0 <UART_Start_Receive_IT+0x244>)
 80161c4:	671a      	str	r2, [r3, #112]	; 0x70
 80161c6:	e002      	b.n	80161ce <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 80161c8:	68fb      	ldr	r3, [r7, #12]
 80161ca:	4a4a      	ldr	r2, [pc, #296]	; (80162f4 <UART_Start_Receive_IT+0x248>)
 80161cc:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 80161ce:	68fb      	ldr	r3, [r7, #12]
 80161d0:	2200      	movs	r2, #0
 80161d2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80161d6:	68fb      	ldr	r3, [r7, #12]
 80161d8:	691b      	ldr	r3, [r3, #16]
 80161da:	2b00      	cmp	r3, #0
 80161dc:	d01a      	beq.n	8016214 <UART_Start_Receive_IT+0x168>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80161de:	68fb      	ldr	r3, [r7, #12]
 80161e0:	681b      	ldr	r3, [r3, #0]
 80161e2:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80161e4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80161e6:	e853 3f00 	ldrex	r3, [r3]
 80161ea:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80161ec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80161ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80161f2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80161f6:	68fb      	ldr	r3, [r7, #12]
 80161f8:	681b      	ldr	r3, [r3, #0]
 80161fa:	461a      	mov	r2, r3
 80161fc:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8016200:	65fb      	str	r3, [r7, #92]	; 0x5c
 8016202:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016204:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8016206:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8016208:	e841 2300 	strex	r3, r2, [r1]
 801620c:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 801620e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8016210:	2b00      	cmp	r3, #0
 8016212:	d1e4      	bne.n	80161de <UART_Start_Receive_IT+0x132>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8016214:	68fb      	ldr	r3, [r7, #12]
 8016216:	681b      	ldr	r3, [r3, #0]
 8016218:	3308      	adds	r3, #8
 801621a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801621c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801621e:	e853 3f00 	ldrex	r3, [r3]
 8016222:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8016224:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016226:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 801622a:	67fb      	str	r3, [r7, #124]	; 0x7c
 801622c:	68fb      	ldr	r3, [r7, #12]
 801622e:	681b      	ldr	r3, [r3, #0]
 8016230:	3308      	adds	r3, #8
 8016232:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8016234:	64ba      	str	r2, [r7, #72]	; 0x48
 8016236:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016238:	6c79      	ldr	r1, [r7, #68]	; 0x44
 801623a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 801623c:	e841 2300 	strex	r3, r2, [r1]
 8016240:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8016242:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8016244:	2b00      	cmp	r3, #0
 8016246:	d1e5      	bne.n	8016214 <UART_Start_Receive_IT+0x168>
 8016248:	e04a      	b.n	80162e0 <UART_Start_Receive_IT+0x234>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 801624a:	68fb      	ldr	r3, [r7, #12]
 801624c:	689b      	ldr	r3, [r3, #8]
 801624e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8016252:	d107      	bne.n	8016264 <UART_Start_Receive_IT+0x1b8>
 8016254:	68fb      	ldr	r3, [r7, #12]
 8016256:	691b      	ldr	r3, [r3, #16]
 8016258:	2b00      	cmp	r3, #0
 801625a:	d103      	bne.n	8016264 <UART_Start_Receive_IT+0x1b8>
    {
      huart->RxISR = UART_RxISR_16BIT;
 801625c:	68fb      	ldr	r3, [r7, #12]
 801625e:	4a26      	ldr	r2, [pc, #152]	; (80162f8 <UART_Start_Receive_IT+0x24c>)
 8016260:	671a      	str	r2, [r3, #112]	; 0x70
 8016262:	e002      	b.n	801626a <UART_Start_Receive_IT+0x1be>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8016264:	68fb      	ldr	r3, [r7, #12]
 8016266:	4a25      	ldr	r2, [pc, #148]	; (80162fc <UART_Start_Receive_IT+0x250>)
 8016268:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 801626a:	68fb      	ldr	r3, [r7, #12]
 801626c:	2200      	movs	r2, #0
 801626e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8016272:	68fb      	ldr	r3, [r7, #12]
 8016274:	691b      	ldr	r3, [r3, #16]
 8016276:	2b00      	cmp	r3, #0
 8016278:	d019      	beq.n	80162ae <UART_Start_Receive_IT+0x202>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 801627a:	68fb      	ldr	r3, [r7, #12]
 801627c:	681b      	ldr	r3, [r3, #0]
 801627e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016280:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016282:	e853 3f00 	ldrex	r3, [r3]
 8016286:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8016288:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801628a:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 801628e:	677b      	str	r3, [r7, #116]	; 0x74
 8016290:	68fb      	ldr	r3, [r7, #12]
 8016292:	681b      	ldr	r3, [r3, #0]
 8016294:	461a      	mov	r2, r3
 8016296:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8016298:	637b      	str	r3, [r7, #52]	; 0x34
 801629a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801629c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 801629e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80162a0:	e841 2300 	strex	r3, r2, [r1]
 80162a4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80162a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80162a8:	2b00      	cmp	r3, #0
 80162aa:	d1e6      	bne.n	801627a <UART_Start_Receive_IT+0x1ce>
 80162ac:	e018      	b.n	80162e0 <UART_Start_Receive_IT+0x234>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80162ae:	68fb      	ldr	r3, [r7, #12]
 80162b0:	681b      	ldr	r3, [r3, #0]
 80162b2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80162b4:	697b      	ldr	r3, [r7, #20]
 80162b6:	e853 3f00 	ldrex	r3, [r3]
 80162ba:	613b      	str	r3, [r7, #16]
   return(result);
 80162bc:	693b      	ldr	r3, [r7, #16]
 80162be:	f043 0320 	orr.w	r3, r3, #32
 80162c2:	67bb      	str	r3, [r7, #120]	; 0x78
 80162c4:	68fb      	ldr	r3, [r7, #12]
 80162c6:	681b      	ldr	r3, [r3, #0]
 80162c8:	461a      	mov	r2, r3
 80162ca:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80162cc:	623b      	str	r3, [r7, #32]
 80162ce:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80162d0:	69f9      	ldr	r1, [r7, #28]
 80162d2:	6a3a      	ldr	r2, [r7, #32]
 80162d4:	e841 2300 	strex	r3, r2, [r1]
 80162d8:	61bb      	str	r3, [r7, #24]
   return(result);
 80162da:	69bb      	ldr	r3, [r7, #24]
 80162dc:	2b00      	cmp	r3, #0
 80162de:	d1e6      	bne.n	80162ae <UART_Start_Receive_IT+0x202>
    }  
  }
  return HAL_OK;
 80162e0:	2300      	movs	r3, #0
}
 80162e2:	4618      	mov	r0, r3
 80162e4:	378c      	adds	r7, #140	; 0x8c
 80162e6:	46bd      	mov	sp, r7
 80162e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80162ec:	4770      	bx	lr
 80162ee:	bf00      	nop
 80162f0:	08016e51 	.word	0x08016e51
 80162f4:	08016b59 	.word	0x08016b59
 80162f8:	080169f9 	.word	0x080169f9
 80162fc:	08016899 	.word	0x08016899

08016300 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8016300:	b480      	push	{r7}
 8016302:	b095      	sub	sp, #84	; 0x54
 8016304:	af00      	add	r7, sp, #0
 8016306:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8016308:	687b      	ldr	r3, [r7, #4]
 801630a:	681b      	ldr	r3, [r3, #0]
 801630c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801630e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8016310:	e853 3f00 	ldrex	r3, [r3]
 8016314:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8016316:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016318:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 801631c:	64fb      	str	r3, [r7, #76]	; 0x4c
 801631e:	687b      	ldr	r3, [r7, #4]
 8016320:	681b      	ldr	r3, [r3, #0]
 8016322:	461a      	mov	r2, r3
 8016324:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8016326:	643b      	str	r3, [r7, #64]	; 0x40
 8016328:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801632a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 801632c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 801632e:	e841 2300 	strex	r3, r2, [r1]
 8016332:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8016334:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016336:	2b00      	cmp	r3, #0
 8016338:	d1e6      	bne.n	8016308 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 801633a:	687b      	ldr	r3, [r7, #4]
 801633c:	681b      	ldr	r3, [r3, #0]
 801633e:	3308      	adds	r3, #8
 8016340:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016342:	6a3b      	ldr	r3, [r7, #32]
 8016344:	e853 3f00 	ldrex	r3, [r3]
 8016348:	61fb      	str	r3, [r7, #28]
   return(result);
 801634a:	69fb      	ldr	r3, [r7, #28]
 801634c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8016350:	f023 0301 	bic.w	r3, r3, #1
 8016354:	64bb      	str	r3, [r7, #72]	; 0x48
 8016356:	687b      	ldr	r3, [r7, #4]
 8016358:	681b      	ldr	r3, [r3, #0]
 801635a:	3308      	adds	r3, #8
 801635c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 801635e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8016360:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016362:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8016364:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8016366:	e841 2300 	strex	r3, r2, [r1]
 801636a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 801636c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801636e:	2b00      	cmp	r3, #0
 8016370:	d1e3      	bne.n	801633a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8016372:	687b      	ldr	r3, [r7, #4]
 8016374:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016376:	2b01      	cmp	r3, #1
 8016378:	d118      	bne.n	80163ac <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801637a:	687b      	ldr	r3, [r7, #4]
 801637c:	681b      	ldr	r3, [r3, #0]
 801637e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016380:	68fb      	ldr	r3, [r7, #12]
 8016382:	e853 3f00 	ldrex	r3, [r3]
 8016386:	60bb      	str	r3, [r7, #8]
   return(result);
 8016388:	68bb      	ldr	r3, [r7, #8]
 801638a:	f023 0310 	bic.w	r3, r3, #16
 801638e:	647b      	str	r3, [r7, #68]	; 0x44
 8016390:	687b      	ldr	r3, [r7, #4]
 8016392:	681b      	ldr	r3, [r3, #0]
 8016394:	461a      	mov	r2, r3
 8016396:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8016398:	61bb      	str	r3, [r7, #24]
 801639a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801639c:	6979      	ldr	r1, [r7, #20]
 801639e:	69ba      	ldr	r2, [r7, #24]
 80163a0:	e841 2300 	strex	r3, r2, [r1]
 80163a4:	613b      	str	r3, [r7, #16]
   return(result);
 80163a6:	693b      	ldr	r3, [r7, #16]
 80163a8:	2b00      	cmp	r3, #0
 80163aa:	d1e6      	bne.n	801637a <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80163ac:	687b      	ldr	r3, [r7, #4]
 80163ae:	2220      	movs	r2, #32
 80163b0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80163b4:	687b      	ldr	r3, [r7, #4]
 80163b6:	2200      	movs	r2, #0
 80163b8:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80163ba:	687b      	ldr	r3, [r7, #4]
 80163bc:	2200      	movs	r2, #0
 80163be:	671a      	str	r2, [r3, #112]	; 0x70
}
 80163c0:	bf00      	nop
 80163c2:	3754      	adds	r7, #84	; 0x54
 80163c4:	46bd      	mov	sp, r7
 80163c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80163ca:	4770      	bx	lr

080163cc <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80163cc:	b580      	push	{r7, lr}
 80163ce:	b084      	sub	sp, #16
 80163d0:	af00      	add	r7, sp, #0
 80163d2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80163d4:	687b      	ldr	r3, [r7, #4]
 80163d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80163d8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80163da:	68fb      	ldr	r3, [r7, #12]
 80163dc:	2200      	movs	r2, #0
 80163de:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 80163e2:	68fb      	ldr	r3, [r7, #12]
 80163e4:	2200      	movs	r2, #0
 80163e6:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80163ea:	68f8      	ldr	r0, [r7, #12]
 80163ec:	f7ff f96a 	bl	80156c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80163f0:	bf00      	nop
 80163f2:	3710      	adds	r7, #16
 80163f4:	46bd      	mov	sp, r7
 80163f6:	bd80      	pop	{r7, pc}

080163f8 <UART_DMATxAbortCallback>:
  *         Abort still ongoing for Rx DMA Handle.
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMATxAbortCallback(DMA_HandleTypeDef *hdma)
{
 80163f8:	b580      	push	{r7, lr}
 80163fa:	b084      	sub	sp, #16
 80163fc:	af00      	add	r7, sp, #0
 80163fe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8016400:	687b      	ldr	r3, [r7, #4]
 8016402:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8016404:	60fb      	str	r3, [r7, #12]

  huart->hdmatx->XferAbortCallback = NULL;
 8016406:	68fb      	ldr	r3, [r7, #12]
 8016408:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801640a:	2200      	movs	r2, #0
 801640c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Check if an Abort process is still ongoing */
  if (huart->hdmarx != NULL)
 801640e:	68fb      	ldr	r3, [r7, #12]
 8016410:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8016412:	2b00      	cmp	r3, #0
 8016414:	d004      	beq.n	8016420 <UART_DMATxAbortCallback+0x28>
  {
    if (huart->hdmarx->XferAbortCallback != NULL)
 8016416:	68fb      	ldr	r3, [r7, #12]
 8016418:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801641a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801641c:	2b00      	cmp	r3, #0
 801641e:	d12b      	bne.n	8016478 <UART_DMATxAbortCallback+0x80>
      return;
    }
  }

  /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */
  huart->TxXferCount = 0U;
 8016420:	68fb      	ldr	r3, [r7, #12]
 8016422:	2200      	movs	r2, #0
 8016424:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
  huart->RxXferCount = 0U;
 8016428:	68fb      	ldr	r3, [r7, #12]
 801642a:	2200      	movs	r2, #0
 801642c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

  /* Reset errorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8016430:	68fb      	ldr	r3, [r7, #12]
 8016432:	2200      	movs	r2, #0
 8016434:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8016438:	68fb      	ldr	r3, [r7, #12]
 801643a:	681b      	ldr	r3, [r3, #0]
 801643c:	220f      	movs	r2, #15
 801643e:	621a      	str	r2, [r3, #32]

  /* Flush the whole TX FIFO (if needed) */
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 8016440:	68fb      	ldr	r3, [r7, #12]
 8016442:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8016444:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8016448:	d107      	bne.n	801645a <UART_DMATxAbortCallback+0x62>
  {
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
 801644a:	68fb      	ldr	r3, [r7, #12]
 801644c:	681b      	ldr	r3, [r3, #0]
 801644e:	699a      	ldr	r2, [r3, #24]
 8016450:	68fb      	ldr	r3, [r7, #12]
 8016452:	681b      	ldr	r3, [r3, #0]
 8016454:	f042 0210 	orr.w	r2, r2, #16
 8016458:	619a      	str	r2, [r3, #24]
  }

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 801645a:	68fb      	ldr	r3, [r7, #12]
 801645c:	2220      	movs	r2, #32
 801645e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8016462:	68fb      	ldr	r3, [r7, #12]
 8016464:	2220      	movs	r2, #32
 8016466:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801646a:	68fb      	ldr	r3, [r7, #12]
 801646c:	2200      	movs	r2, #0
 801646e:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort complete callback */
  huart->AbortCpltCallback(huart);
#else
  /* Call legacy weak Abort complete callback */
  HAL_UART_AbortCpltCallback(huart);
 8016470:	68f8      	ldr	r0, [r7, #12]
 8016472:	f7ff f931 	bl	80156d8 <HAL_UART_AbortCpltCallback>
 8016476:	e000      	b.n	801647a <UART_DMATxAbortCallback+0x82>
      return;
 8016478:	bf00      	nop
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801647a:	3710      	adds	r7, #16
 801647c:	46bd      	mov	sp, r7
 801647e:	bd80      	pop	{r7, pc}

08016480 <UART_DMARxAbortCallback>:
  *         Abort still ongoing for Tx DMA Handle.
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMARxAbortCallback(DMA_HandleTypeDef *hdma)
{
 8016480:	b580      	push	{r7, lr}
 8016482:	b084      	sub	sp, #16
 8016484:	af00      	add	r7, sp, #0
 8016486:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8016488:	687b      	ldr	r3, [r7, #4]
 801648a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801648c:	60fb      	str	r3, [r7, #12]

  huart->hdmarx->XferAbortCallback = NULL;
 801648e:	68fb      	ldr	r3, [r7, #12]
 8016490:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8016492:	2200      	movs	r2, #0
 8016494:	639a      	str	r2, [r3, #56]	; 0x38

  /* Check if an Abort process is still ongoing */
  if (huart->hdmatx != NULL)
 8016496:	68fb      	ldr	r3, [r7, #12]
 8016498:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801649a:	2b00      	cmp	r3, #0
 801649c:	d004      	beq.n	80164a8 <UART_DMARxAbortCallback+0x28>
  {
    if (huart->hdmatx->XferAbortCallback != NULL)
 801649e:	68fb      	ldr	r3, [r7, #12]
 80164a0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80164a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80164a4:	2b00      	cmp	r3, #0
 80164a6:	d126      	bne.n	80164f6 <UART_DMARxAbortCallback+0x76>
      return;
    }
  }

  /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */
  huart->TxXferCount = 0U;
 80164a8:	68fb      	ldr	r3, [r7, #12]
 80164aa:	2200      	movs	r2, #0
 80164ac:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
  huart->RxXferCount = 0U;
 80164b0:	68fb      	ldr	r3, [r7, #12]
 80164b2:	2200      	movs	r2, #0
 80164b4:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

  /* Reset errorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80164b8:	68fb      	ldr	r3, [r7, #12]
 80164ba:	2200      	movs	r2, #0
 80164bc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80164c0:	68fb      	ldr	r3, [r7, #12]
 80164c2:	681b      	ldr	r3, [r3, #0]
 80164c4:	220f      	movs	r2, #15
 80164c6:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80164c8:	68fb      	ldr	r3, [r7, #12]
 80164ca:	681b      	ldr	r3, [r3, #0]
 80164cc:	699a      	ldr	r2, [r3, #24]
 80164ce:	68fb      	ldr	r3, [r7, #12]
 80164d0:	681b      	ldr	r3, [r3, #0]
 80164d2:	f042 0208 	orr.w	r2, r2, #8
 80164d6:	619a      	str	r2, [r3, #24]

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 80164d8:	68fb      	ldr	r3, [r7, #12]
 80164da:	2220      	movs	r2, #32
 80164dc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 80164e0:	68fb      	ldr	r3, [r7, #12]
 80164e2:	2220      	movs	r2, #32
 80164e4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80164e8:	68fb      	ldr	r3, [r7, #12]
 80164ea:	2200      	movs	r2, #0
 80164ec:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort complete callback */
  huart->AbortCpltCallback(huart);
#else
  /* Call legacy weak Abort complete callback */
  HAL_UART_AbortCpltCallback(huart);
 80164ee:	68f8      	ldr	r0, [r7, #12]
 80164f0:	f7ff f8f2 	bl	80156d8 <HAL_UART_AbortCpltCallback>
 80164f4:	e000      	b.n	80164f8 <UART_DMARxAbortCallback+0x78>
      return;
 80164f6:	bf00      	nop
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80164f8:	3710      	adds	r7, #16
 80164fa:	46bd      	mov	sp, r7
 80164fc:	bd80      	pop	{r7, pc}

080164fe <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 80164fe:	b480      	push	{r7}
 8016500:	b08f      	sub	sp, #60	; 0x3c
 8016502:	af00      	add	r7, sp, #0
 8016504:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8016506:	687b      	ldr	r3, [r7, #4]
 8016508:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 801650c:	2b21      	cmp	r3, #33	; 0x21
 801650e:	d14c      	bne.n	80165aa <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 8016510:	687b      	ldr	r3, [r7, #4]
 8016512:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8016516:	b29b      	uxth	r3, r3
 8016518:	2b00      	cmp	r3, #0
 801651a:	d132      	bne.n	8016582 <UART_TxISR_8BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 801651c:	687b      	ldr	r3, [r7, #4]
 801651e:	681b      	ldr	r3, [r3, #0]
 8016520:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016522:	6a3b      	ldr	r3, [r7, #32]
 8016524:	e853 3f00 	ldrex	r3, [r3]
 8016528:	61fb      	str	r3, [r7, #28]
   return(result);
 801652a:	69fb      	ldr	r3, [r7, #28]
 801652c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8016530:	637b      	str	r3, [r7, #52]	; 0x34
 8016532:	687b      	ldr	r3, [r7, #4]
 8016534:	681b      	ldr	r3, [r3, #0]
 8016536:	461a      	mov	r2, r3
 8016538:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801653a:	62fb      	str	r3, [r7, #44]	; 0x2c
 801653c:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801653e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8016540:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8016542:	e841 2300 	strex	r3, r2, [r1]
 8016546:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8016548:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801654a:	2b00      	cmp	r3, #0
 801654c:	d1e6      	bne.n	801651c <UART_TxISR_8BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 801654e:	687b      	ldr	r3, [r7, #4]
 8016550:	681b      	ldr	r3, [r3, #0]
 8016552:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016554:	68fb      	ldr	r3, [r7, #12]
 8016556:	e853 3f00 	ldrex	r3, [r3]
 801655a:	60bb      	str	r3, [r7, #8]
   return(result);
 801655c:	68bb      	ldr	r3, [r7, #8]
 801655e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016562:	633b      	str	r3, [r7, #48]	; 0x30
 8016564:	687b      	ldr	r3, [r7, #4]
 8016566:	681b      	ldr	r3, [r3, #0]
 8016568:	461a      	mov	r2, r3
 801656a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801656c:	61bb      	str	r3, [r7, #24]
 801656e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016570:	6979      	ldr	r1, [r7, #20]
 8016572:	69ba      	ldr	r2, [r7, #24]
 8016574:	e841 2300 	strex	r3, r2, [r1]
 8016578:	613b      	str	r3, [r7, #16]
   return(result);
 801657a:	693b      	ldr	r3, [r7, #16]
 801657c:	2b00      	cmp	r3, #0
 801657e:	d1e6      	bne.n	801654e <UART_TxISR_8BIT+0x50>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8016580:	e013      	b.n	80165aa <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8016582:	687b      	ldr	r3, [r7, #4]
 8016584:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8016586:	781a      	ldrb	r2, [r3, #0]
 8016588:	687b      	ldr	r3, [r7, #4]
 801658a:	681b      	ldr	r3, [r3, #0]
 801658c:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 801658e:	687b      	ldr	r3, [r7, #4]
 8016590:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8016592:	1c5a      	adds	r2, r3, #1
 8016594:	687b      	ldr	r3, [r7, #4]
 8016596:	651a      	str	r2, [r3, #80]	; 0x50
      huart->TxXferCount--;
 8016598:	687b      	ldr	r3, [r7, #4]
 801659a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 801659e:	b29b      	uxth	r3, r3
 80165a0:	3b01      	subs	r3, #1
 80165a2:	b29a      	uxth	r2, r3
 80165a4:	687b      	ldr	r3, [r7, #4]
 80165a6:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
}
 80165aa:	bf00      	nop
 80165ac:	373c      	adds	r7, #60	; 0x3c
 80165ae:	46bd      	mov	sp, r7
 80165b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80165b4:	4770      	bx	lr

080165b6 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 80165b6:	b480      	push	{r7}
 80165b8:	b091      	sub	sp, #68	; 0x44
 80165ba:	af00      	add	r7, sp, #0
 80165bc:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80165be:	687b      	ldr	r3, [r7, #4]
 80165c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80165c4:	2b21      	cmp	r3, #33	; 0x21
 80165c6:	d151      	bne.n	801666c <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 80165c8:	687b      	ldr	r3, [r7, #4]
 80165ca:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80165ce:	b29b      	uxth	r3, r3
 80165d0:	2b00      	cmp	r3, #0
 80165d2:	d132      	bne.n	801663a <UART_TxISR_16BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 80165d4:	687b      	ldr	r3, [r7, #4]
 80165d6:	681b      	ldr	r3, [r3, #0]
 80165d8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80165da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80165dc:	e853 3f00 	ldrex	r3, [r3]
 80165e0:	623b      	str	r3, [r7, #32]
   return(result);
 80165e2:	6a3b      	ldr	r3, [r7, #32]
 80165e4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80165e8:	63bb      	str	r3, [r7, #56]	; 0x38
 80165ea:	687b      	ldr	r3, [r7, #4]
 80165ec:	681b      	ldr	r3, [r3, #0]
 80165ee:	461a      	mov	r2, r3
 80165f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80165f2:	633b      	str	r3, [r7, #48]	; 0x30
 80165f4:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80165f6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80165f8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80165fa:	e841 2300 	strex	r3, r2, [r1]
 80165fe:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8016600:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016602:	2b00      	cmp	r3, #0
 8016604:	d1e6      	bne.n	80165d4 <UART_TxISR_16BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8016606:	687b      	ldr	r3, [r7, #4]
 8016608:	681b      	ldr	r3, [r3, #0]
 801660a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801660c:	693b      	ldr	r3, [r7, #16]
 801660e:	e853 3f00 	ldrex	r3, [r3]
 8016612:	60fb      	str	r3, [r7, #12]
   return(result);
 8016614:	68fb      	ldr	r3, [r7, #12]
 8016616:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801661a:	637b      	str	r3, [r7, #52]	; 0x34
 801661c:	687b      	ldr	r3, [r7, #4]
 801661e:	681b      	ldr	r3, [r3, #0]
 8016620:	461a      	mov	r2, r3
 8016622:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8016624:	61fb      	str	r3, [r7, #28]
 8016626:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016628:	69b9      	ldr	r1, [r7, #24]
 801662a:	69fa      	ldr	r2, [r7, #28]
 801662c:	e841 2300 	strex	r3, r2, [r1]
 8016630:	617b      	str	r3, [r7, #20]
   return(result);
 8016632:	697b      	ldr	r3, [r7, #20]
 8016634:	2b00      	cmp	r3, #0
 8016636:	d1e6      	bne.n	8016606 <UART_TxISR_16BIT+0x50>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8016638:	e018      	b.n	801666c <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 801663a:	687b      	ldr	r3, [r7, #4]
 801663c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801663e:	63fb      	str	r3, [r7, #60]	; 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8016640:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8016642:	881b      	ldrh	r3, [r3, #0]
 8016644:	461a      	mov	r2, r3
 8016646:	687b      	ldr	r3, [r7, #4]
 8016648:	681b      	ldr	r3, [r3, #0]
 801664a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 801664e:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 8016650:	687b      	ldr	r3, [r7, #4]
 8016652:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8016654:	1c9a      	adds	r2, r3, #2
 8016656:	687b      	ldr	r3, [r7, #4]
 8016658:	651a      	str	r2, [r3, #80]	; 0x50
      huart->TxXferCount--;
 801665a:	687b      	ldr	r3, [r7, #4]
 801665c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8016660:	b29b      	uxth	r3, r3
 8016662:	3b01      	subs	r3, #1
 8016664:	b29a      	uxth	r2, r3
 8016666:	687b      	ldr	r3, [r7, #4]
 8016668:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
}
 801666c:	bf00      	nop
 801666e:	3744      	adds	r7, #68	; 0x44
 8016670:	46bd      	mov	sp, r7
 8016672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016676:	4770      	bx	lr

08016678 <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8016678:	b480      	push	{r7}
 801667a:	b091      	sub	sp, #68	; 0x44
 801667c:	af00      	add	r7, sp, #0
 801667e:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8016680:	687b      	ldr	r3, [r7, #4]
 8016682:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8016686:	2b21      	cmp	r3, #33	; 0x21
 8016688:	d160      	bne.n	801674c <UART_TxISR_8BIT_FIFOEN+0xd4>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 801668a:	687b      	ldr	r3, [r7, #4]
 801668c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8016690:	87fb      	strh	r3, [r7, #62]	; 0x3e
 8016692:	e057      	b.n	8016744 <UART_TxISR_8BIT_FIFOEN+0xcc>
    {
      if (huart->TxXferCount == 0U)
 8016694:	687b      	ldr	r3, [r7, #4]
 8016696:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 801669a:	b29b      	uxth	r3, r3
 801669c:	2b00      	cmp	r3, #0
 801669e:	d133      	bne.n	8016708 <UART_TxISR_8BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 80166a0:	687b      	ldr	r3, [r7, #4]
 80166a2:	681b      	ldr	r3, [r3, #0]
 80166a4:	3308      	adds	r3, #8
 80166a6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80166a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80166aa:	e853 3f00 	ldrex	r3, [r3]
 80166ae:	623b      	str	r3, [r7, #32]
   return(result);
 80166b0:	6a3b      	ldr	r3, [r7, #32]
 80166b2:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80166b6:	63bb      	str	r3, [r7, #56]	; 0x38
 80166b8:	687b      	ldr	r3, [r7, #4]
 80166ba:	681b      	ldr	r3, [r3, #0]
 80166bc:	3308      	adds	r3, #8
 80166be:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80166c0:	633a      	str	r2, [r7, #48]	; 0x30
 80166c2:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80166c4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80166c6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80166c8:	e841 2300 	strex	r3, r2, [r1]
 80166cc:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80166ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80166d0:	2b00      	cmp	r3, #0
 80166d2:	d1e5      	bne.n	80166a0 <UART_TxISR_8BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80166d4:	687b      	ldr	r3, [r7, #4]
 80166d6:	681b      	ldr	r3, [r3, #0]
 80166d8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80166da:	693b      	ldr	r3, [r7, #16]
 80166dc:	e853 3f00 	ldrex	r3, [r3]
 80166e0:	60fb      	str	r3, [r7, #12]
   return(result);
 80166e2:	68fb      	ldr	r3, [r7, #12]
 80166e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80166e8:	637b      	str	r3, [r7, #52]	; 0x34
 80166ea:	687b      	ldr	r3, [r7, #4]
 80166ec:	681b      	ldr	r3, [r3, #0]
 80166ee:	461a      	mov	r2, r3
 80166f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80166f2:	61fb      	str	r3, [r7, #28]
 80166f4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80166f6:	69b9      	ldr	r1, [r7, #24]
 80166f8:	69fa      	ldr	r2, [r7, #28]
 80166fa:	e841 2300 	strex	r3, r2, [r1]
 80166fe:	617b      	str	r3, [r7, #20]
   return(result);
 8016700:	697b      	ldr	r3, [r7, #20]
 8016702:	2b00      	cmp	r3, #0
 8016704:	d1e6      	bne.n	80166d4 <UART_TxISR_8BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 8016706:	e021      	b.n	801674c <UART_TxISR_8BIT_FIFOEN+0xd4>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 8016708:	687b      	ldr	r3, [r7, #4]
 801670a:	681b      	ldr	r3, [r3, #0]
 801670c:	69db      	ldr	r3, [r3, #28]
 801670e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8016712:	2b00      	cmp	r3, #0
 8016714:	d013      	beq.n	801673e <UART_TxISR_8BIT_FIFOEN+0xc6>
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8016716:	687b      	ldr	r3, [r7, #4]
 8016718:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801671a:	781a      	ldrb	r2, [r3, #0]
 801671c:	687b      	ldr	r3, [r7, #4]
 801671e:	681b      	ldr	r3, [r3, #0]
 8016720:	629a      	str	r2, [r3, #40]	; 0x28
        huart->pTxBuffPtr++;
 8016722:	687b      	ldr	r3, [r7, #4]
 8016724:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8016726:	1c5a      	adds	r2, r3, #1
 8016728:	687b      	ldr	r3, [r7, #4]
 801672a:	651a      	str	r2, [r3, #80]	; 0x50
        huart->TxXferCount--;
 801672c:	687b      	ldr	r3, [r7, #4]
 801672e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8016732:	b29b      	uxth	r3, r3
 8016734:	3b01      	subs	r3, #1
 8016736:	b29a      	uxth	r2, r3
 8016738:	687b      	ldr	r3, [r7, #4]
 801673a:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 801673e:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8016740:	3b01      	subs	r3, #1
 8016742:	87fb      	strh	r3, [r7, #62]	; 0x3e
 8016744:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8016746:	2b00      	cmp	r3, #0
 8016748:	d1a4      	bne.n	8016694 <UART_TxISR_8BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 801674a:	e7ff      	b.n	801674c <UART_TxISR_8BIT_FIFOEN+0xd4>
 801674c:	bf00      	nop
 801674e:	3744      	adds	r7, #68	; 0x44
 8016750:	46bd      	mov	sp, r7
 8016752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016756:	4770      	bx	lr

08016758 <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8016758:	b480      	push	{r7}
 801675a:	b091      	sub	sp, #68	; 0x44
 801675c:	af00      	add	r7, sp, #0
 801675e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8016760:	687b      	ldr	r3, [r7, #4]
 8016762:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8016766:	2b21      	cmp	r3, #33	; 0x21
 8016768:	d165      	bne.n	8016836 <UART_TxISR_16BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 801676a:	687b      	ldr	r3, [r7, #4]
 801676c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8016770:	87fb      	strh	r3, [r7, #62]	; 0x3e
 8016772:	e05c      	b.n	801682e <UART_TxISR_16BIT_FIFOEN+0xd6>
    {
      if (huart->TxXferCount == 0U)
 8016774:	687b      	ldr	r3, [r7, #4]
 8016776:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 801677a:	b29b      	uxth	r3, r3
 801677c:	2b00      	cmp	r3, #0
 801677e:	d133      	bne.n	80167e8 <UART_TxISR_16BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8016780:	687b      	ldr	r3, [r7, #4]
 8016782:	681b      	ldr	r3, [r3, #0]
 8016784:	3308      	adds	r3, #8
 8016786:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016788:	6a3b      	ldr	r3, [r7, #32]
 801678a:	e853 3f00 	ldrex	r3, [r3]
 801678e:	61fb      	str	r3, [r7, #28]
   return(result);
 8016790:	69fb      	ldr	r3, [r7, #28]
 8016792:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8016796:	637b      	str	r3, [r7, #52]	; 0x34
 8016798:	687b      	ldr	r3, [r7, #4]
 801679a:	681b      	ldr	r3, [r3, #0]
 801679c:	3308      	adds	r3, #8
 801679e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80167a0:	62fa      	str	r2, [r7, #44]	; 0x2c
 80167a2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80167a4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80167a6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80167a8:	e841 2300 	strex	r3, r2, [r1]
 80167ac:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80167ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80167b0:	2b00      	cmp	r3, #0
 80167b2:	d1e5      	bne.n	8016780 <UART_TxISR_16BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80167b4:	687b      	ldr	r3, [r7, #4]
 80167b6:	681b      	ldr	r3, [r3, #0]
 80167b8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80167ba:	68fb      	ldr	r3, [r7, #12]
 80167bc:	e853 3f00 	ldrex	r3, [r3]
 80167c0:	60bb      	str	r3, [r7, #8]
   return(result);
 80167c2:	68bb      	ldr	r3, [r7, #8]
 80167c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80167c8:	633b      	str	r3, [r7, #48]	; 0x30
 80167ca:	687b      	ldr	r3, [r7, #4]
 80167cc:	681b      	ldr	r3, [r3, #0]
 80167ce:	461a      	mov	r2, r3
 80167d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80167d2:	61bb      	str	r3, [r7, #24]
 80167d4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80167d6:	6979      	ldr	r1, [r7, #20]
 80167d8:	69ba      	ldr	r2, [r7, #24]
 80167da:	e841 2300 	strex	r3, r2, [r1]
 80167de:	613b      	str	r3, [r7, #16]
   return(result);
 80167e0:	693b      	ldr	r3, [r7, #16]
 80167e2:	2b00      	cmp	r3, #0
 80167e4:	d1e6      	bne.n	80167b4 <UART_TxISR_16BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 80167e6:	e026      	b.n	8016836 <UART_TxISR_16BIT_FIFOEN+0xde>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 80167e8:	687b      	ldr	r3, [r7, #4]
 80167ea:	681b      	ldr	r3, [r3, #0]
 80167ec:	69db      	ldr	r3, [r3, #28]
 80167ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80167f2:	2b00      	cmp	r3, #0
 80167f4:	d018      	beq.n	8016828 <UART_TxISR_16BIT_FIFOEN+0xd0>
      {
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 80167f6:	687b      	ldr	r3, [r7, #4]
 80167f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80167fa:	63bb      	str	r3, [r7, #56]	; 0x38
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 80167fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80167fe:	881b      	ldrh	r3, [r3, #0]
 8016800:	461a      	mov	r2, r3
 8016802:	687b      	ldr	r3, [r7, #4]
 8016804:	681b      	ldr	r3, [r3, #0]
 8016806:	f3c2 0208 	ubfx	r2, r2, #0, #9
 801680a:	629a      	str	r2, [r3, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 801680c:	687b      	ldr	r3, [r7, #4]
 801680e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8016810:	1c9a      	adds	r2, r3, #2
 8016812:	687b      	ldr	r3, [r7, #4]
 8016814:	651a      	str	r2, [r3, #80]	; 0x50
        huart->TxXferCount--;
 8016816:	687b      	ldr	r3, [r7, #4]
 8016818:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 801681c:	b29b      	uxth	r3, r3
 801681e:	3b01      	subs	r3, #1
 8016820:	b29a      	uxth	r2, r3
 8016822:	687b      	ldr	r3, [r7, #4]
 8016824:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8016828:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801682a:	3b01      	subs	r3, #1
 801682c:	87fb      	strh	r3, [r7, #62]	; 0x3e
 801682e:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8016830:	2b00      	cmp	r3, #0
 8016832:	d19f      	bne.n	8016774 <UART_TxISR_16BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 8016834:	e7ff      	b.n	8016836 <UART_TxISR_16BIT_FIFOEN+0xde>
 8016836:	bf00      	nop
 8016838:	3744      	adds	r7, #68	; 0x44
 801683a:	46bd      	mov	sp, r7
 801683c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016840:	4770      	bx	lr

08016842 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8016842:	b580      	push	{r7, lr}
 8016844:	b088      	sub	sp, #32
 8016846:	af00      	add	r7, sp, #0
 8016848:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 801684a:	687b      	ldr	r3, [r7, #4]
 801684c:	681b      	ldr	r3, [r3, #0]
 801684e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016850:	68fb      	ldr	r3, [r7, #12]
 8016852:	e853 3f00 	ldrex	r3, [r3]
 8016856:	60bb      	str	r3, [r7, #8]
   return(result);
 8016858:	68bb      	ldr	r3, [r7, #8]
 801685a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801685e:	61fb      	str	r3, [r7, #28]
 8016860:	687b      	ldr	r3, [r7, #4]
 8016862:	681b      	ldr	r3, [r3, #0]
 8016864:	461a      	mov	r2, r3
 8016866:	69fb      	ldr	r3, [r7, #28]
 8016868:	61bb      	str	r3, [r7, #24]
 801686a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801686c:	6979      	ldr	r1, [r7, #20]
 801686e:	69ba      	ldr	r2, [r7, #24]
 8016870:	e841 2300 	strex	r3, r2, [r1]
 8016874:	613b      	str	r3, [r7, #16]
   return(result);
 8016876:	693b      	ldr	r3, [r7, #16]
 8016878:	2b00      	cmp	r3, #0
 801687a:	d1e6      	bne.n	801684a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 801687c:	687b      	ldr	r3, [r7, #4]
 801687e:	2220      	movs	r2, #32
 8016880:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8016884:	687b      	ldr	r3, [r7, #4]
 8016886:	2200      	movs	r2, #0
 8016888:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 801688a:	6878      	ldr	r0, [r7, #4]
 801688c:	f7f6 f8e6 	bl	800ca5c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8016890:	bf00      	nop
 8016892:	3720      	adds	r7, #32
 8016894:	46bd      	mov	sp, r7
 8016896:	bd80      	pop	{r7, pc}

08016898 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8016898:	b580      	push	{r7, lr}
 801689a:	b096      	sub	sp, #88	; 0x58
 801689c:	af00      	add	r7, sp, #0
 801689e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80168a0:	687b      	ldr	r3, [r7, #4]
 80168a2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80168a6:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80168aa:	687b      	ldr	r3, [r7, #4]
 80168ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80168b0:	2b22      	cmp	r3, #34	; 0x22
 80168b2:	f040 8095 	bne.w	80169e0 <UART_RxISR_8BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80168b6:	687b      	ldr	r3, [r7, #4]
 80168b8:	681b      	ldr	r3, [r3, #0]
 80168ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80168bc:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80168c0:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 80168c4:	b2d9      	uxtb	r1, r3
 80168c6:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80168ca:	b2da      	uxtb	r2, r3
 80168cc:	687b      	ldr	r3, [r7, #4]
 80168ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80168d0:	400a      	ands	r2, r1
 80168d2:	b2d2      	uxtb	r2, r2
 80168d4:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80168d6:	687b      	ldr	r3, [r7, #4]
 80168d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80168da:	1c5a      	adds	r2, r3, #1
 80168dc:	687b      	ldr	r3, [r7, #4]
 80168de:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 80168e0:	687b      	ldr	r3, [r7, #4]
 80168e2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80168e6:	b29b      	uxth	r3, r3
 80168e8:	3b01      	subs	r3, #1
 80168ea:	b29a      	uxth	r2, r3
 80168ec:	687b      	ldr	r3, [r7, #4]
 80168ee:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 80168f2:	687b      	ldr	r3, [r7, #4]
 80168f4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80168f8:	b29b      	uxth	r3, r3
 80168fa:	2b00      	cmp	r3, #0
 80168fc:	d178      	bne.n	80169f0 <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80168fe:	687b      	ldr	r3, [r7, #4]
 8016900:	681b      	ldr	r3, [r3, #0]
 8016902:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016904:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016906:	e853 3f00 	ldrex	r3, [r3]
 801690a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 801690c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801690e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8016912:	653b      	str	r3, [r7, #80]	; 0x50
 8016914:	687b      	ldr	r3, [r7, #4]
 8016916:	681b      	ldr	r3, [r3, #0]
 8016918:	461a      	mov	r2, r3
 801691a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801691c:	647b      	str	r3, [r7, #68]	; 0x44
 801691e:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016920:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8016922:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8016924:	e841 2300 	strex	r3, r2, [r1]
 8016928:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 801692a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801692c:	2b00      	cmp	r3, #0
 801692e:	d1e6      	bne.n	80168fe <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8016930:	687b      	ldr	r3, [r7, #4]
 8016932:	681b      	ldr	r3, [r3, #0]
 8016934:	3308      	adds	r3, #8
 8016936:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016938:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801693a:	e853 3f00 	ldrex	r3, [r3]
 801693e:	623b      	str	r3, [r7, #32]
   return(result);
 8016940:	6a3b      	ldr	r3, [r7, #32]
 8016942:	f023 0301 	bic.w	r3, r3, #1
 8016946:	64fb      	str	r3, [r7, #76]	; 0x4c
 8016948:	687b      	ldr	r3, [r7, #4]
 801694a:	681b      	ldr	r3, [r3, #0]
 801694c:	3308      	adds	r3, #8
 801694e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8016950:	633a      	str	r2, [r7, #48]	; 0x30
 8016952:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016954:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8016956:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8016958:	e841 2300 	strex	r3, r2, [r1]
 801695c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 801695e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016960:	2b00      	cmp	r3, #0
 8016962:	d1e5      	bne.n	8016930 <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8016964:	687b      	ldr	r3, [r7, #4]
 8016966:	2220      	movs	r2, #32
 8016968:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 801696c:	687b      	ldr	r3, [r7, #4]
 801696e:	2200      	movs	r2, #0
 8016970:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8016972:	687b      	ldr	r3, [r7, #4]
 8016974:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016976:	2b01      	cmp	r3, #1
 8016978:	d12e      	bne.n	80169d8 <UART_RxISR_8BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801697a:	687b      	ldr	r3, [r7, #4]
 801697c:	2200      	movs	r2, #0
 801697e:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8016980:	687b      	ldr	r3, [r7, #4]
 8016982:	681b      	ldr	r3, [r3, #0]
 8016984:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016986:	693b      	ldr	r3, [r7, #16]
 8016988:	e853 3f00 	ldrex	r3, [r3]
 801698c:	60fb      	str	r3, [r7, #12]
   return(result);
 801698e:	68fb      	ldr	r3, [r7, #12]
 8016990:	f023 0310 	bic.w	r3, r3, #16
 8016994:	64bb      	str	r3, [r7, #72]	; 0x48
 8016996:	687b      	ldr	r3, [r7, #4]
 8016998:	681b      	ldr	r3, [r3, #0]
 801699a:	461a      	mov	r2, r3
 801699c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801699e:	61fb      	str	r3, [r7, #28]
 80169a0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80169a2:	69b9      	ldr	r1, [r7, #24]
 80169a4:	69fa      	ldr	r2, [r7, #28]
 80169a6:	e841 2300 	strex	r3, r2, [r1]
 80169aa:	617b      	str	r3, [r7, #20]
   return(result);
 80169ac:	697b      	ldr	r3, [r7, #20]
 80169ae:	2b00      	cmp	r3, #0
 80169b0:	d1e6      	bne.n	8016980 <UART_RxISR_8BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80169b2:	687b      	ldr	r3, [r7, #4]
 80169b4:	681b      	ldr	r3, [r3, #0]
 80169b6:	69db      	ldr	r3, [r3, #28]
 80169b8:	f003 0310 	and.w	r3, r3, #16
 80169bc:	2b10      	cmp	r3, #16
 80169be:	d103      	bne.n	80169c8 <UART_RxISR_8BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80169c0:	687b      	ldr	r3, [r7, #4]
 80169c2:	681b      	ldr	r3, [r3, #0]
 80169c4:	2210      	movs	r2, #16
 80169c6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80169c8:	687b      	ldr	r3, [r7, #4]
 80169ca:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80169ce:	4619      	mov	r1, r3
 80169d0:	6878      	ldr	r0, [r7, #4]
 80169d2:	f7fe fe8b 	bl	80156ec <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80169d6:	e00b      	b.n	80169f0 <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 80169d8:	6878      	ldr	r0, [r7, #4]
 80169da:	f7f6 f9bd 	bl	800cd58 <HAL_UART_RxCpltCallback>
}
 80169de:	e007      	b.n	80169f0 <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80169e0:	687b      	ldr	r3, [r7, #4]
 80169e2:	681b      	ldr	r3, [r3, #0]
 80169e4:	699a      	ldr	r2, [r3, #24]
 80169e6:	687b      	ldr	r3, [r7, #4]
 80169e8:	681b      	ldr	r3, [r3, #0]
 80169ea:	f042 0208 	orr.w	r2, r2, #8
 80169ee:	619a      	str	r2, [r3, #24]
}
 80169f0:	bf00      	nop
 80169f2:	3758      	adds	r7, #88	; 0x58
 80169f4:	46bd      	mov	sp, r7
 80169f6:	bd80      	pop	{r7, pc}

080169f8 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80169f8:	b580      	push	{r7, lr}
 80169fa:	b096      	sub	sp, #88	; 0x58
 80169fc:	af00      	add	r7, sp, #0
 80169fe:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8016a00:	687b      	ldr	r3, [r7, #4]
 8016a02:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8016a06:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8016a0a:	687b      	ldr	r3, [r7, #4]
 8016a0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8016a10:	2b22      	cmp	r3, #34	; 0x22
 8016a12:	f040 8095 	bne.w	8016b40 <UART_RxISR_16BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8016a16:	687b      	ldr	r3, [r7, #4]
 8016a18:	681b      	ldr	r3, [r3, #0]
 8016a1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016a1c:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8016a20:	687b      	ldr	r3, [r7, #4]
 8016a22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8016a24:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8016a26:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 8016a2a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8016a2e:	4013      	ands	r3, r2
 8016a30:	b29a      	uxth	r2, r3
 8016a32:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8016a34:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8016a36:	687b      	ldr	r3, [r7, #4]
 8016a38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8016a3a:	1c9a      	adds	r2, r3, #2
 8016a3c:	687b      	ldr	r3, [r7, #4]
 8016a3e:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8016a40:	687b      	ldr	r3, [r7, #4]
 8016a42:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8016a46:	b29b      	uxth	r3, r3
 8016a48:	3b01      	subs	r3, #1
 8016a4a:	b29a      	uxth	r2, r3
 8016a4c:	687b      	ldr	r3, [r7, #4]
 8016a4e:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8016a52:	687b      	ldr	r3, [r7, #4]
 8016a54:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8016a58:	b29b      	uxth	r3, r3
 8016a5a:	2b00      	cmp	r3, #0
 8016a5c:	d178      	bne.n	8016b50 <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8016a5e:	687b      	ldr	r3, [r7, #4]
 8016a60:	681b      	ldr	r3, [r3, #0]
 8016a62:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016a64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8016a66:	e853 3f00 	ldrex	r3, [r3]
 8016a6a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8016a6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016a6e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8016a72:	64fb      	str	r3, [r7, #76]	; 0x4c
 8016a74:	687b      	ldr	r3, [r7, #4]
 8016a76:	681b      	ldr	r3, [r3, #0]
 8016a78:	461a      	mov	r2, r3
 8016a7a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8016a7c:	643b      	str	r3, [r7, #64]	; 0x40
 8016a7e:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016a80:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8016a82:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8016a84:	e841 2300 	strex	r3, r2, [r1]
 8016a88:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8016a8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016a8c:	2b00      	cmp	r3, #0
 8016a8e:	d1e6      	bne.n	8016a5e <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8016a90:	687b      	ldr	r3, [r7, #4]
 8016a92:	681b      	ldr	r3, [r3, #0]
 8016a94:	3308      	adds	r3, #8
 8016a96:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016a98:	6a3b      	ldr	r3, [r7, #32]
 8016a9a:	e853 3f00 	ldrex	r3, [r3]
 8016a9e:	61fb      	str	r3, [r7, #28]
   return(result);
 8016aa0:	69fb      	ldr	r3, [r7, #28]
 8016aa2:	f023 0301 	bic.w	r3, r3, #1
 8016aa6:	64bb      	str	r3, [r7, #72]	; 0x48
 8016aa8:	687b      	ldr	r3, [r7, #4]
 8016aaa:	681b      	ldr	r3, [r3, #0]
 8016aac:	3308      	adds	r3, #8
 8016aae:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8016ab0:	62fa      	str	r2, [r7, #44]	; 0x2c
 8016ab2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016ab4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8016ab6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8016ab8:	e841 2300 	strex	r3, r2, [r1]
 8016abc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8016abe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016ac0:	2b00      	cmp	r3, #0
 8016ac2:	d1e5      	bne.n	8016a90 <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8016ac4:	687b      	ldr	r3, [r7, #4]
 8016ac6:	2220      	movs	r2, #32
 8016ac8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8016acc:	687b      	ldr	r3, [r7, #4]
 8016ace:	2200      	movs	r2, #0
 8016ad0:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8016ad2:	687b      	ldr	r3, [r7, #4]
 8016ad4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016ad6:	2b01      	cmp	r3, #1
 8016ad8:	d12e      	bne.n	8016b38 <UART_RxISR_16BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8016ada:	687b      	ldr	r3, [r7, #4]
 8016adc:	2200      	movs	r2, #0
 8016ade:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8016ae0:	687b      	ldr	r3, [r7, #4]
 8016ae2:	681b      	ldr	r3, [r3, #0]
 8016ae4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016ae6:	68fb      	ldr	r3, [r7, #12]
 8016ae8:	e853 3f00 	ldrex	r3, [r3]
 8016aec:	60bb      	str	r3, [r7, #8]
   return(result);
 8016aee:	68bb      	ldr	r3, [r7, #8]
 8016af0:	f023 0310 	bic.w	r3, r3, #16
 8016af4:	647b      	str	r3, [r7, #68]	; 0x44
 8016af6:	687b      	ldr	r3, [r7, #4]
 8016af8:	681b      	ldr	r3, [r3, #0]
 8016afa:	461a      	mov	r2, r3
 8016afc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8016afe:	61bb      	str	r3, [r7, #24]
 8016b00:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016b02:	6979      	ldr	r1, [r7, #20]
 8016b04:	69ba      	ldr	r2, [r7, #24]
 8016b06:	e841 2300 	strex	r3, r2, [r1]
 8016b0a:	613b      	str	r3, [r7, #16]
   return(result);
 8016b0c:	693b      	ldr	r3, [r7, #16]
 8016b0e:	2b00      	cmp	r3, #0
 8016b10:	d1e6      	bne.n	8016ae0 <UART_RxISR_16BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8016b12:	687b      	ldr	r3, [r7, #4]
 8016b14:	681b      	ldr	r3, [r3, #0]
 8016b16:	69db      	ldr	r3, [r3, #28]
 8016b18:	f003 0310 	and.w	r3, r3, #16
 8016b1c:	2b10      	cmp	r3, #16
 8016b1e:	d103      	bne.n	8016b28 <UART_RxISR_16BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8016b20:	687b      	ldr	r3, [r7, #4]
 8016b22:	681b      	ldr	r3, [r3, #0]
 8016b24:	2210      	movs	r2, #16
 8016b26:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8016b28:	687b      	ldr	r3, [r7, #4]
 8016b2a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8016b2e:	4619      	mov	r1, r3
 8016b30:	6878      	ldr	r0, [r7, #4]
 8016b32:	f7fe fddb 	bl	80156ec <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8016b36:	e00b      	b.n	8016b50 <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8016b38:	6878      	ldr	r0, [r7, #4]
 8016b3a:	f7f6 f90d 	bl	800cd58 <HAL_UART_RxCpltCallback>
}
 8016b3e:	e007      	b.n	8016b50 <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8016b40:	687b      	ldr	r3, [r7, #4]
 8016b42:	681b      	ldr	r3, [r3, #0]
 8016b44:	699a      	ldr	r2, [r3, #24]
 8016b46:	687b      	ldr	r3, [r7, #4]
 8016b48:	681b      	ldr	r3, [r3, #0]
 8016b4a:	f042 0208 	orr.w	r2, r2, #8
 8016b4e:	619a      	str	r2, [r3, #24]
}
 8016b50:	bf00      	nop
 8016b52:	3758      	adds	r7, #88	; 0x58
 8016b54:	46bd      	mov	sp, r7
 8016b56:	bd80      	pop	{r7, pc}

08016b58 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8016b58:	b580      	push	{r7, lr}
 8016b5a:	b0a6      	sub	sp, #152	; 0x98
 8016b5c:	af00      	add	r7, sp, #0
 8016b5e:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8016b60:	687b      	ldr	r3, [r7, #4]
 8016b62:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8016b66:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8016b6a:	687b      	ldr	r3, [r7, #4]
 8016b6c:	681b      	ldr	r3, [r3, #0]
 8016b6e:	69db      	ldr	r3, [r3, #28]
 8016b70:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8016b74:	687b      	ldr	r3, [r7, #4]
 8016b76:	681b      	ldr	r3, [r3, #0]
 8016b78:	681b      	ldr	r3, [r3, #0]
 8016b7a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8016b7e:	687b      	ldr	r3, [r7, #4]
 8016b80:	681b      	ldr	r3, [r3, #0]
 8016b82:	689b      	ldr	r3, [r3, #8]
 8016b84:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8016b88:	687b      	ldr	r3, [r7, #4]
 8016b8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8016b8e:	2b22      	cmp	r3, #34	; 0x22
 8016b90:	f040 814f 	bne.w	8016e32 <UART_RxISR_8BIT_FIFOEN+0x2da>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8016b94:	687b      	ldr	r3, [r7, #4]
 8016b96:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8016b9a:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8016b9e:	e0f6      	b.n	8016d8e <UART_RxISR_8BIT_FIFOEN+0x236>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8016ba0:	687b      	ldr	r3, [r7, #4]
 8016ba2:	681b      	ldr	r3, [r3, #0]
 8016ba4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016ba6:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8016baa:	f8b7 3084 	ldrh.w	r3, [r7, #132]	; 0x84
 8016bae:	b2d9      	uxtb	r1, r3
 8016bb0:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 8016bb4:	b2da      	uxtb	r2, r3
 8016bb6:	687b      	ldr	r3, [r7, #4]
 8016bb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8016bba:	400a      	ands	r2, r1
 8016bbc:	b2d2      	uxtb	r2, r2
 8016bbe:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8016bc0:	687b      	ldr	r3, [r7, #4]
 8016bc2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8016bc4:	1c5a      	adds	r2, r3, #1
 8016bc6:	687b      	ldr	r3, [r7, #4]
 8016bc8:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8016bca:	687b      	ldr	r3, [r7, #4]
 8016bcc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8016bd0:	b29b      	uxth	r3, r3
 8016bd2:	3b01      	subs	r3, #1
 8016bd4:	b29a      	uxth	r2, r3
 8016bd6:	687b      	ldr	r3, [r7, #4]
 8016bd8:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8016bdc:	687b      	ldr	r3, [r7, #4]
 8016bde:	681b      	ldr	r3, [r3, #0]
 8016be0:	69db      	ldr	r3, [r3, #28]
 8016be2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8016be6:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8016bea:	f003 0307 	and.w	r3, r3, #7
 8016bee:	2b00      	cmp	r3, #0
 8016bf0:	d053      	beq.n	8016c9a <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8016bf2:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8016bf6:	f003 0301 	and.w	r3, r3, #1
 8016bfa:	2b00      	cmp	r3, #0
 8016bfc:	d011      	beq.n	8016c22 <UART_RxISR_8BIT_FIFOEN+0xca>
 8016bfe:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8016c02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8016c06:	2b00      	cmp	r3, #0
 8016c08:	d00b      	beq.n	8016c22 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8016c0a:	687b      	ldr	r3, [r7, #4]
 8016c0c:	681b      	ldr	r3, [r3, #0]
 8016c0e:	2201      	movs	r2, #1
 8016c10:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8016c12:	687b      	ldr	r3, [r7, #4]
 8016c14:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8016c18:	f043 0201 	orr.w	r2, r3, #1
 8016c1c:	687b      	ldr	r3, [r7, #4]
 8016c1e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8016c22:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8016c26:	f003 0302 	and.w	r3, r3, #2
 8016c2a:	2b00      	cmp	r3, #0
 8016c2c:	d011      	beq.n	8016c52 <UART_RxISR_8BIT_FIFOEN+0xfa>
 8016c2e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8016c32:	f003 0301 	and.w	r3, r3, #1
 8016c36:	2b00      	cmp	r3, #0
 8016c38:	d00b      	beq.n	8016c52 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8016c3a:	687b      	ldr	r3, [r7, #4]
 8016c3c:	681b      	ldr	r3, [r3, #0]
 8016c3e:	2202      	movs	r2, #2
 8016c40:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8016c42:	687b      	ldr	r3, [r7, #4]
 8016c44:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8016c48:	f043 0204 	orr.w	r2, r3, #4
 8016c4c:	687b      	ldr	r3, [r7, #4]
 8016c4e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8016c52:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8016c56:	f003 0304 	and.w	r3, r3, #4
 8016c5a:	2b00      	cmp	r3, #0
 8016c5c:	d011      	beq.n	8016c82 <UART_RxISR_8BIT_FIFOEN+0x12a>
 8016c5e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8016c62:	f003 0301 	and.w	r3, r3, #1
 8016c66:	2b00      	cmp	r3, #0
 8016c68:	d00b      	beq.n	8016c82 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8016c6a:	687b      	ldr	r3, [r7, #4]
 8016c6c:	681b      	ldr	r3, [r3, #0]
 8016c6e:	2204      	movs	r2, #4
 8016c70:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8016c72:	687b      	ldr	r3, [r7, #4]
 8016c74:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8016c78:	f043 0202 	orr.w	r2, r3, #2
 8016c7c:	687b      	ldr	r3, [r7, #4]
 8016c7e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8016c82:	687b      	ldr	r3, [r7, #4]
 8016c84:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8016c88:	2b00      	cmp	r3, #0
 8016c8a:	d006      	beq.n	8016c9a <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8016c8c:	6878      	ldr	r0, [r7, #4]
 8016c8e:	f7fe fd19 	bl	80156c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8016c92:	687b      	ldr	r3, [r7, #4]
 8016c94:	2200      	movs	r2, #0
 8016c96:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 8016c9a:	687b      	ldr	r3, [r7, #4]
 8016c9c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8016ca0:	b29b      	uxth	r3, r3
 8016ca2:	2b00      	cmp	r3, #0
 8016ca4:	d173      	bne.n	8016d8e <UART_RxISR_8BIT_FIFOEN+0x236>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8016ca6:	687b      	ldr	r3, [r7, #4]
 8016ca8:	681b      	ldr	r3, [r3, #0]
 8016caa:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016cac:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8016cae:	e853 3f00 	ldrex	r3, [r3]
 8016cb2:	65bb      	str	r3, [r7, #88]	; 0x58
   return(result);
 8016cb4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8016cb6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8016cba:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8016cbe:	687b      	ldr	r3, [r7, #4]
 8016cc0:	681b      	ldr	r3, [r3, #0]
 8016cc2:	461a      	mov	r2, r3
 8016cc4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8016cc8:	66bb      	str	r3, [r7, #104]	; 0x68
 8016cca:	667a      	str	r2, [r7, #100]	; 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016ccc:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8016cce:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8016cd0:	e841 2300 	strex	r3, r2, [r1]
 8016cd4:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 8016cd6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8016cd8:	2b00      	cmp	r3, #0
 8016cda:	d1e4      	bne.n	8016ca6 <UART_RxISR_8BIT_FIFOEN+0x14e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8016cdc:	687b      	ldr	r3, [r7, #4]
 8016cde:	681b      	ldr	r3, [r3, #0]
 8016ce0:	3308      	adds	r3, #8
 8016ce2:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016ce4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8016ce6:	e853 3f00 	ldrex	r3, [r3]
 8016cea:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8016cec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8016cee:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8016cf2:	f023 0301 	bic.w	r3, r3, #1
 8016cf6:	67fb      	str	r3, [r7, #124]	; 0x7c
 8016cf8:	687b      	ldr	r3, [r7, #4]
 8016cfa:	681b      	ldr	r3, [r3, #0]
 8016cfc:	3308      	adds	r3, #8
 8016cfe:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8016d00:	657a      	str	r2, [r7, #84]	; 0x54
 8016d02:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016d04:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8016d06:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8016d08:	e841 2300 	strex	r3, r2, [r1]
 8016d0c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8016d0e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8016d10:	2b00      	cmp	r3, #0
 8016d12:	d1e3      	bne.n	8016cdc <UART_RxISR_8BIT_FIFOEN+0x184>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8016d14:	687b      	ldr	r3, [r7, #4]
 8016d16:	2220      	movs	r2, #32
 8016d18:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8016d1c:	687b      	ldr	r3, [r7, #4]
 8016d1e:	2200      	movs	r2, #0
 8016d20:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8016d22:	687b      	ldr	r3, [r7, #4]
 8016d24:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016d26:	2b01      	cmp	r3, #1
 8016d28:	d12e      	bne.n	8016d88 <UART_RxISR_8BIT_FIFOEN+0x230>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8016d2a:	687b      	ldr	r3, [r7, #4]
 8016d2c:	2200      	movs	r2, #0
 8016d2e:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8016d30:	687b      	ldr	r3, [r7, #4]
 8016d32:	681b      	ldr	r3, [r3, #0]
 8016d34:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016d36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8016d38:	e853 3f00 	ldrex	r3, [r3]
 8016d3c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8016d3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016d40:	f023 0310 	bic.w	r3, r3, #16
 8016d44:	67bb      	str	r3, [r7, #120]	; 0x78
 8016d46:	687b      	ldr	r3, [r7, #4]
 8016d48:	681b      	ldr	r3, [r3, #0]
 8016d4a:	461a      	mov	r2, r3
 8016d4c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8016d4e:	643b      	str	r3, [r7, #64]	; 0x40
 8016d50:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016d52:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8016d54:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8016d56:	e841 2300 	strex	r3, r2, [r1]
 8016d5a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8016d5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016d5e:	2b00      	cmp	r3, #0
 8016d60:	d1e6      	bne.n	8016d30 <UART_RxISR_8BIT_FIFOEN+0x1d8>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8016d62:	687b      	ldr	r3, [r7, #4]
 8016d64:	681b      	ldr	r3, [r3, #0]
 8016d66:	69db      	ldr	r3, [r3, #28]
 8016d68:	f003 0310 	and.w	r3, r3, #16
 8016d6c:	2b10      	cmp	r3, #16
 8016d6e:	d103      	bne.n	8016d78 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8016d70:	687b      	ldr	r3, [r7, #4]
 8016d72:	681b      	ldr	r3, [r3, #0]
 8016d74:	2210      	movs	r2, #16
 8016d76:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8016d78:	687b      	ldr	r3, [r7, #4]
 8016d7a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8016d7e:	4619      	mov	r1, r3
 8016d80:	6878      	ldr	r0, [r7, #4]
 8016d82:	f7fe fcb3 	bl	80156ec <HAL_UARTEx_RxEventCallback>
 8016d86:	e002      	b.n	8016d8e <UART_RxISR_8BIT_FIFOEN+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8016d88:	6878      	ldr	r0, [r7, #4]
 8016d8a:	f7f5 ffe5 	bl	800cd58 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8016d8e:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8016d92:	2b00      	cmp	r3, #0
 8016d94:	d006      	beq.n	8016da4 <UART_RxISR_8BIT_FIFOEN+0x24c>
 8016d96:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8016d9a:	f003 0320 	and.w	r3, r3, #32
 8016d9e:	2b00      	cmp	r3, #0
 8016da0:	f47f aefe 	bne.w	8016ba0 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8016da4:	687b      	ldr	r3, [r7, #4]
 8016da6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8016daa:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8016dae:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 8016db2:	2b00      	cmp	r3, #0
 8016db4:	d045      	beq.n	8016e42 <UART_RxISR_8BIT_FIFOEN+0x2ea>
 8016db6:	687b      	ldr	r3, [r7, #4]
 8016db8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8016dbc:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8016dc0:	429a      	cmp	r2, r3
 8016dc2:	d23e      	bcs.n	8016e42 <UART_RxISR_8BIT_FIFOEN+0x2ea>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8016dc4:	687b      	ldr	r3, [r7, #4]
 8016dc6:	681b      	ldr	r3, [r3, #0]
 8016dc8:	3308      	adds	r3, #8
 8016dca:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016dcc:	6a3b      	ldr	r3, [r7, #32]
 8016dce:	e853 3f00 	ldrex	r3, [r3]
 8016dd2:	61fb      	str	r3, [r7, #28]
   return(result);
 8016dd4:	69fb      	ldr	r3, [r7, #28]
 8016dd6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8016dda:	673b      	str	r3, [r7, #112]	; 0x70
 8016ddc:	687b      	ldr	r3, [r7, #4]
 8016dde:	681b      	ldr	r3, [r3, #0]
 8016de0:	3308      	adds	r3, #8
 8016de2:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8016de4:	62fa      	str	r2, [r7, #44]	; 0x2c
 8016de6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016de8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8016dea:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8016dec:	e841 2300 	strex	r3, r2, [r1]
 8016df0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8016df2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016df4:	2b00      	cmp	r3, #0
 8016df6:	d1e5      	bne.n	8016dc4 <UART_RxISR_8BIT_FIFOEN+0x26c>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8016df8:	687b      	ldr	r3, [r7, #4]
 8016dfa:	4a14      	ldr	r2, [pc, #80]	; (8016e4c <UART_RxISR_8BIT_FIFOEN+0x2f4>)
 8016dfc:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8016dfe:	687b      	ldr	r3, [r7, #4]
 8016e00:	681b      	ldr	r3, [r3, #0]
 8016e02:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016e04:	68fb      	ldr	r3, [r7, #12]
 8016e06:	e853 3f00 	ldrex	r3, [r3]
 8016e0a:	60bb      	str	r3, [r7, #8]
   return(result);
 8016e0c:	68bb      	ldr	r3, [r7, #8]
 8016e0e:	f043 0320 	orr.w	r3, r3, #32
 8016e12:	66fb      	str	r3, [r7, #108]	; 0x6c
 8016e14:	687b      	ldr	r3, [r7, #4]
 8016e16:	681b      	ldr	r3, [r3, #0]
 8016e18:	461a      	mov	r2, r3
 8016e1a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8016e1c:	61bb      	str	r3, [r7, #24]
 8016e1e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016e20:	6979      	ldr	r1, [r7, #20]
 8016e22:	69ba      	ldr	r2, [r7, #24]
 8016e24:	e841 2300 	strex	r3, r2, [r1]
 8016e28:	613b      	str	r3, [r7, #16]
   return(result);
 8016e2a:	693b      	ldr	r3, [r7, #16]
 8016e2c:	2b00      	cmp	r3, #0
 8016e2e:	d1e6      	bne.n	8016dfe <UART_RxISR_8BIT_FIFOEN+0x2a6>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8016e30:	e007      	b.n	8016e42 <UART_RxISR_8BIT_FIFOEN+0x2ea>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8016e32:	687b      	ldr	r3, [r7, #4]
 8016e34:	681b      	ldr	r3, [r3, #0]
 8016e36:	699a      	ldr	r2, [r3, #24]
 8016e38:	687b      	ldr	r3, [r7, #4]
 8016e3a:	681b      	ldr	r3, [r3, #0]
 8016e3c:	f042 0208 	orr.w	r2, r2, #8
 8016e40:	619a      	str	r2, [r3, #24]
}
 8016e42:	bf00      	nop
 8016e44:	3798      	adds	r7, #152	; 0x98
 8016e46:	46bd      	mov	sp, r7
 8016e48:	bd80      	pop	{r7, pc}
 8016e4a:	bf00      	nop
 8016e4c:	08016899 	.word	0x08016899

08016e50 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8016e50:	b580      	push	{r7, lr}
 8016e52:	b0a8      	sub	sp, #160	; 0xa0
 8016e54:	af00      	add	r7, sp, #0
 8016e56:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8016e58:	687b      	ldr	r3, [r7, #4]
 8016e5a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8016e5e:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8016e62:	687b      	ldr	r3, [r7, #4]
 8016e64:	681b      	ldr	r3, [r3, #0]
 8016e66:	69db      	ldr	r3, [r3, #28]
 8016e68:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8016e6c:	687b      	ldr	r3, [r7, #4]
 8016e6e:	681b      	ldr	r3, [r3, #0]
 8016e70:	681b      	ldr	r3, [r3, #0]
 8016e72:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8016e76:	687b      	ldr	r3, [r7, #4]
 8016e78:	681b      	ldr	r3, [r3, #0]
 8016e7a:	689b      	ldr	r3, [r3, #8]
 8016e7c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8016e80:	687b      	ldr	r3, [r7, #4]
 8016e82:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8016e86:	2b22      	cmp	r3, #34	; 0x22
 8016e88:	f040 8153 	bne.w	8017132 <UART_RxISR_16BIT_FIFOEN+0x2e2>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8016e8c:	687b      	ldr	r3, [r7, #4]
 8016e8e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8016e92:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8016e96:	e0fa      	b.n	801708e <UART_RxISR_16BIT_FIFOEN+0x23e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8016e98:	687b      	ldr	r3, [r7, #4]
 8016e9a:	681b      	ldr	r3, [r3, #0]
 8016e9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016e9e:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8016ea2:	687b      	ldr	r3, [r7, #4]
 8016ea4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8016ea6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
      *tmp = (uint16_t)(uhdata & uhMask);
 8016eaa:	f8b7 208c 	ldrh.w	r2, [r7, #140]	; 0x8c
 8016eae:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8016eb2:	4013      	ands	r3, r2
 8016eb4:	b29a      	uxth	r2, r3
 8016eb6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8016eba:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8016ebc:	687b      	ldr	r3, [r7, #4]
 8016ebe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8016ec0:	1c9a      	adds	r2, r3, #2
 8016ec2:	687b      	ldr	r3, [r7, #4]
 8016ec4:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8016ec6:	687b      	ldr	r3, [r7, #4]
 8016ec8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8016ecc:	b29b      	uxth	r3, r3
 8016ece:	3b01      	subs	r3, #1
 8016ed0:	b29a      	uxth	r2, r3
 8016ed2:	687b      	ldr	r3, [r7, #4]
 8016ed4:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8016ed8:	687b      	ldr	r3, [r7, #4]
 8016eda:	681b      	ldr	r3, [r3, #0]
 8016edc:	69db      	ldr	r3, [r3, #28]
 8016ede:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8016ee2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8016ee6:	f003 0307 	and.w	r3, r3, #7
 8016eea:	2b00      	cmp	r3, #0
 8016eec:	d053      	beq.n	8016f96 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8016eee:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8016ef2:	f003 0301 	and.w	r3, r3, #1
 8016ef6:	2b00      	cmp	r3, #0
 8016ef8:	d011      	beq.n	8016f1e <UART_RxISR_16BIT_FIFOEN+0xce>
 8016efa:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8016efe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8016f02:	2b00      	cmp	r3, #0
 8016f04:	d00b      	beq.n	8016f1e <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8016f06:	687b      	ldr	r3, [r7, #4]
 8016f08:	681b      	ldr	r3, [r3, #0]
 8016f0a:	2201      	movs	r2, #1
 8016f0c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8016f0e:	687b      	ldr	r3, [r7, #4]
 8016f10:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8016f14:	f043 0201 	orr.w	r2, r3, #1
 8016f18:	687b      	ldr	r3, [r7, #4]
 8016f1a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8016f1e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8016f22:	f003 0302 	and.w	r3, r3, #2
 8016f26:	2b00      	cmp	r3, #0
 8016f28:	d011      	beq.n	8016f4e <UART_RxISR_16BIT_FIFOEN+0xfe>
 8016f2a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8016f2e:	f003 0301 	and.w	r3, r3, #1
 8016f32:	2b00      	cmp	r3, #0
 8016f34:	d00b      	beq.n	8016f4e <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8016f36:	687b      	ldr	r3, [r7, #4]
 8016f38:	681b      	ldr	r3, [r3, #0]
 8016f3a:	2202      	movs	r2, #2
 8016f3c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8016f3e:	687b      	ldr	r3, [r7, #4]
 8016f40:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8016f44:	f043 0204 	orr.w	r2, r3, #4
 8016f48:	687b      	ldr	r3, [r7, #4]
 8016f4a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8016f4e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8016f52:	f003 0304 	and.w	r3, r3, #4
 8016f56:	2b00      	cmp	r3, #0
 8016f58:	d011      	beq.n	8016f7e <UART_RxISR_16BIT_FIFOEN+0x12e>
 8016f5a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8016f5e:	f003 0301 	and.w	r3, r3, #1
 8016f62:	2b00      	cmp	r3, #0
 8016f64:	d00b      	beq.n	8016f7e <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8016f66:	687b      	ldr	r3, [r7, #4]
 8016f68:	681b      	ldr	r3, [r3, #0]
 8016f6a:	2204      	movs	r2, #4
 8016f6c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8016f6e:	687b      	ldr	r3, [r7, #4]
 8016f70:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8016f74:	f043 0202 	orr.w	r2, r3, #2
 8016f78:	687b      	ldr	r3, [r7, #4]
 8016f7a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8016f7e:	687b      	ldr	r3, [r7, #4]
 8016f80:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8016f84:	2b00      	cmp	r3, #0
 8016f86:	d006      	beq.n	8016f96 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8016f88:	6878      	ldr	r0, [r7, #4]
 8016f8a:	f7fe fb9b 	bl	80156c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8016f8e:	687b      	ldr	r3, [r7, #4]
 8016f90:	2200      	movs	r2, #0
 8016f92:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 8016f96:	687b      	ldr	r3, [r7, #4]
 8016f98:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8016f9c:	b29b      	uxth	r3, r3
 8016f9e:	2b00      	cmp	r3, #0
 8016fa0:	d175      	bne.n	801708e <UART_RxISR_16BIT_FIFOEN+0x23e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8016fa2:	687b      	ldr	r3, [r7, #4]
 8016fa4:	681b      	ldr	r3, [r3, #0]
 8016fa6:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016fa8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8016faa:	e853 3f00 	ldrex	r3, [r3]
 8016fae:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8016fb0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8016fb2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8016fb6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8016fba:	687b      	ldr	r3, [r7, #4]
 8016fbc:	681b      	ldr	r3, [r3, #0]
 8016fbe:	461a      	mov	r2, r3
 8016fc0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8016fc4:	66fb      	str	r3, [r7, #108]	; 0x6c
 8016fc6:	66ba      	str	r2, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016fc8:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8016fca:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8016fcc:	e841 2300 	strex	r3, r2, [r1]
 8016fd0:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8016fd2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8016fd4:	2b00      	cmp	r3, #0
 8016fd6:	d1e4      	bne.n	8016fa2 <UART_RxISR_16BIT_FIFOEN+0x152>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8016fd8:	687b      	ldr	r3, [r7, #4]
 8016fda:	681b      	ldr	r3, [r3, #0]
 8016fdc:	3308      	adds	r3, #8
 8016fde:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016fe0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8016fe2:	e853 3f00 	ldrex	r3, [r3]
 8016fe6:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8016fe8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8016fea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8016fee:	f023 0301 	bic.w	r3, r3, #1
 8016ff2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8016ff6:	687b      	ldr	r3, [r7, #4]
 8016ff8:	681b      	ldr	r3, [r3, #0]
 8016ffa:	3308      	adds	r3, #8
 8016ffc:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8017000:	65ba      	str	r2, [r7, #88]	; 0x58
 8017002:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8017004:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8017006:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8017008:	e841 2300 	strex	r3, r2, [r1]
 801700c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 801700e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8017010:	2b00      	cmp	r3, #0
 8017012:	d1e1      	bne.n	8016fd8 <UART_RxISR_16BIT_FIFOEN+0x188>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8017014:	687b      	ldr	r3, [r7, #4]
 8017016:	2220      	movs	r2, #32
 8017018:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 801701c:	687b      	ldr	r3, [r7, #4]
 801701e:	2200      	movs	r2, #0
 8017020:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8017022:	687b      	ldr	r3, [r7, #4]
 8017024:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8017026:	2b01      	cmp	r3, #1
 8017028:	d12e      	bne.n	8017088 <UART_RxISR_16BIT_FIFOEN+0x238>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801702a:	687b      	ldr	r3, [r7, #4]
 801702c:	2200      	movs	r2, #0
 801702e:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8017030:	687b      	ldr	r3, [r7, #4]
 8017032:	681b      	ldr	r3, [r3, #0]
 8017034:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8017036:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017038:	e853 3f00 	ldrex	r3, [r3]
 801703c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 801703e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017040:	f023 0310 	bic.w	r3, r3, #16
 8017044:	67fb      	str	r3, [r7, #124]	; 0x7c
 8017046:	687b      	ldr	r3, [r7, #4]
 8017048:	681b      	ldr	r3, [r3, #0]
 801704a:	461a      	mov	r2, r3
 801704c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 801704e:	647b      	str	r3, [r7, #68]	; 0x44
 8017050:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8017052:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8017054:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8017056:	e841 2300 	strex	r3, r2, [r1]
 801705a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 801705c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801705e:	2b00      	cmp	r3, #0
 8017060:	d1e6      	bne.n	8017030 <UART_RxISR_16BIT_FIFOEN+0x1e0>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8017062:	687b      	ldr	r3, [r7, #4]
 8017064:	681b      	ldr	r3, [r3, #0]
 8017066:	69db      	ldr	r3, [r3, #28]
 8017068:	f003 0310 	and.w	r3, r3, #16
 801706c:	2b10      	cmp	r3, #16
 801706e:	d103      	bne.n	8017078 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8017070:	687b      	ldr	r3, [r7, #4]
 8017072:	681b      	ldr	r3, [r3, #0]
 8017074:	2210      	movs	r2, #16
 8017076:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8017078:	687b      	ldr	r3, [r7, #4]
 801707a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 801707e:	4619      	mov	r1, r3
 8017080:	6878      	ldr	r0, [r7, #4]
 8017082:	f7fe fb33 	bl	80156ec <HAL_UARTEx_RxEventCallback>
 8017086:	e002      	b.n	801708e <UART_RxISR_16BIT_FIFOEN+0x23e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8017088:	6878      	ldr	r0, [r7, #4]
 801708a:	f7f5 fe65 	bl	800cd58 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 801708e:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8017092:	2b00      	cmp	r3, #0
 8017094:	d006      	beq.n	80170a4 <UART_RxISR_16BIT_FIFOEN+0x254>
 8017096:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 801709a:	f003 0320 	and.w	r3, r3, #32
 801709e:	2b00      	cmp	r3, #0
 80170a0:	f47f aefa 	bne.w	8016e98 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80170a4:	687b      	ldr	r3, [r7, #4]
 80170a6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80170aa:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80170ae:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 80170b2:	2b00      	cmp	r3, #0
 80170b4:	d045      	beq.n	8017142 <UART_RxISR_16BIT_FIFOEN+0x2f2>
 80170b6:	687b      	ldr	r3, [r7, #4]
 80170b8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80170bc:	f8b7 207a 	ldrh.w	r2, [r7, #122]	; 0x7a
 80170c0:	429a      	cmp	r2, r3
 80170c2:	d23e      	bcs.n	8017142 <UART_RxISR_16BIT_FIFOEN+0x2f2>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80170c4:	687b      	ldr	r3, [r7, #4]
 80170c6:	681b      	ldr	r3, [r3, #0]
 80170c8:	3308      	adds	r3, #8
 80170ca:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80170cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80170ce:	e853 3f00 	ldrex	r3, [r3]
 80170d2:	623b      	str	r3, [r7, #32]
   return(result);
 80170d4:	6a3b      	ldr	r3, [r7, #32]
 80170d6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80170da:	677b      	str	r3, [r7, #116]	; 0x74
 80170dc:	687b      	ldr	r3, [r7, #4]
 80170de:	681b      	ldr	r3, [r3, #0]
 80170e0:	3308      	adds	r3, #8
 80170e2:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80170e4:	633a      	str	r2, [r7, #48]	; 0x30
 80170e6:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80170e8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80170ea:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80170ec:	e841 2300 	strex	r3, r2, [r1]
 80170f0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80170f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80170f4:	2b00      	cmp	r3, #0
 80170f6:	d1e5      	bne.n	80170c4 <UART_RxISR_16BIT_FIFOEN+0x274>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 80170f8:	687b      	ldr	r3, [r7, #4]
 80170fa:	4a14      	ldr	r2, [pc, #80]	; (801714c <UART_RxISR_16BIT_FIFOEN+0x2fc>)
 80170fc:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80170fe:	687b      	ldr	r3, [r7, #4]
 8017100:	681b      	ldr	r3, [r3, #0]
 8017102:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8017104:	693b      	ldr	r3, [r7, #16]
 8017106:	e853 3f00 	ldrex	r3, [r3]
 801710a:	60fb      	str	r3, [r7, #12]
   return(result);
 801710c:	68fb      	ldr	r3, [r7, #12]
 801710e:	f043 0320 	orr.w	r3, r3, #32
 8017112:	673b      	str	r3, [r7, #112]	; 0x70
 8017114:	687b      	ldr	r3, [r7, #4]
 8017116:	681b      	ldr	r3, [r3, #0]
 8017118:	461a      	mov	r2, r3
 801711a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 801711c:	61fb      	str	r3, [r7, #28]
 801711e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8017120:	69b9      	ldr	r1, [r7, #24]
 8017122:	69fa      	ldr	r2, [r7, #28]
 8017124:	e841 2300 	strex	r3, r2, [r1]
 8017128:	617b      	str	r3, [r7, #20]
   return(result);
 801712a:	697b      	ldr	r3, [r7, #20]
 801712c:	2b00      	cmp	r3, #0
 801712e:	d1e6      	bne.n	80170fe <UART_RxISR_16BIT_FIFOEN+0x2ae>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8017130:	e007      	b.n	8017142 <UART_RxISR_16BIT_FIFOEN+0x2f2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8017132:	687b      	ldr	r3, [r7, #4]
 8017134:	681b      	ldr	r3, [r3, #0]
 8017136:	699a      	ldr	r2, [r3, #24]
 8017138:	687b      	ldr	r3, [r7, #4]
 801713a:	681b      	ldr	r3, [r3, #0]
 801713c:	f042 0208 	orr.w	r2, r2, #8
 8017140:	619a      	str	r2, [r3, #24]
}
 8017142:	bf00      	nop
 8017144:	37a0      	adds	r7, #160	; 0xa0
 8017146:	46bd      	mov	sp, r7
 8017148:	bd80      	pop	{r7, pc}
 801714a:	bf00      	nop
 801714c:	080169f9 	.word	0x080169f9

08017150 <HAL_RS485Ex_Init>:
  *       oversampling rate).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RS485Ex_Init(UART_HandleTypeDef *huart, uint32_t Polarity, uint32_t AssertionTime,
                                   uint32_t DeassertionTime)
{
 8017150:	b580      	push	{r7, lr}
 8017152:	b086      	sub	sp, #24
 8017154:	af00      	add	r7, sp, #0
 8017156:	60f8      	str	r0, [r7, #12]
 8017158:	60b9      	str	r1, [r7, #8]
 801715a:	607a      	str	r2, [r7, #4]
 801715c:	603b      	str	r3, [r7, #0]
  uint32_t temp;

  /* Check the UART handle allocation */
  if (huart == NULL)
 801715e:	68fb      	ldr	r3, [r7, #12]
 8017160:	2b00      	cmp	r3, #0
 8017162:	d101      	bne.n	8017168 <HAL_RS485Ex_Init+0x18>
  {
    return HAL_ERROR;
 8017164:	2301      	movs	r3, #1
 8017166:	e058      	b.n	801721a <HAL_RS485Ex_Init+0xca>
  assert_param(IS_UART_ASSERTIONTIME(AssertionTime));

  /* Check the Driver Enable deassertion time */
  assert_param(IS_UART_DEASSERTIONTIME(DeassertionTime));

  if (huart->gState == HAL_UART_STATE_RESET)
 8017168:	68fb      	ldr	r3, [r7, #12]
 801716a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 801716e:	2b00      	cmp	r3, #0
 8017170:	d106      	bne.n	8017180 <HAL_RS485Ex_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8017172:	68fb      	ldr	r3, [r7, #12]
 8017174:	2200      	movs	r2, #0
 8017176:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX */
    HAL_UART_MspInit(huart);
 801717a:	68f8      	ldr	r0, [r7, #12]
 801717c:	f7f7 fba2 	bl	800e8c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8017180:	68fb      	ldr	r3, [r7, #12]
 8017182:	2224      	movs	r2, #36	; 0x24
 8017184:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8017188:	68fb      	ldr	r3, [r7, #12]
 801718a:	681b      	ldr	r3, [r3, #0]
 801718c:	681a      	ldr	r2, [r3, #0]
 801718e:	68fb      	ldr	r3, [r7, #12]
 8017190:	681b      	ldr	r3, [r3, #0]
 8017192:	f022 0201 	bic.w	r2, r2, #1
 8017196:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8017198:	68f8      	ldr	r0, [r7, #12]
 801719a:	f7fe fad5 	bl	8015748 <UART_SetConfig>
 801719e:	4603      	mov	r3, r0
 80171a0:	2b01      	cmp	r3, #1
 80171a2:	d101      	bne.n	80171a8 <HAL_RS485Ex_Init+0x58>
  {
    return HAL_ERROR;
 80171a4:	2301      	movs	r3, #1
 80171a6:	e038      	b.n	801721a <HAL_RS485Ex_Init+0xca>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80171a8:	68fb      	ldr	r3, [r7, #12]
 80171aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80171ac:	2b00      	cmp	r3, #0
 80171ae:	d002      	beq.n	80171b6 <HAL_RS485Ex_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 80171b0:	68f8      	ldr	r0, [r7, #12]
 80171b2:	f7fe fdc5 	bl	8015d40 <UART_AdvFeatureConfig>
  }

  /* Enable the Driver Enable mode by setting the DEM bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 80171b6:	68fb      	ldr	r3, [r7, #12]
 80171b8:	681b      	ldr	r3, [r3, #0]
 80171ba:	689a      	ldr	r2, [r3, #8]
 80171bc:	68fb      	ldr	r3, [r7, #12]
 80171be:	681b      	ldr	r3, [r3, #0]
 80171c0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80171c4:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable polarity */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);
 80171c6:	68fb      	ldr	r3, [r7, #12]
 80171c8:	681b      	ldr	r3, [r3, #0]
 80171ca:	689b      	ldr	r3, [r3, #8]
 80171cc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80171d0:	68fb      	ldr	r3, [r7, #12]
 80171d2:	681b      	ldr	r3, [r3, #0]
 80171d4:	68ba      	ldr	r2, [r7, #8]
 80171d6:	430a      	orrs	r2, r1
 80171d8:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable assertion and deassertion times */
  temp = (AssertionTime << UART_CR1_DEAT_ADDRESS_LSB_POS);
 80171da:	687b      	ldr	r3, [r7, #4]
 80171dc:	055b      	lsls	r3, r3, #21
 80171de:	617b      	str	r3, [r7, #20]
  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
 80171e0:	683b      	ldr	r3, [r7, #0]
 80171e2:	041b      	lsls	r3, r3, #16
 80171e4:	697a      	ldr	r2, [r7, #20]
 80171e6:	4313      	orrs	r3, r2
 80171e8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 80171ea:	68fb      	ldr	r3, [r7, #12]
 80171ec:	681b      	ldr	r3, [r3, #0]
 80171ee:	681b      	ldr	r3, [r3, #0]
 80171f0:	f023 737f 	bic.w	r3, r3, #66846720	; 0x3fc0000
 80171f4:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80171f8:	68fa      	ldr	r2, [r7, #12]
 80171fa:	6812      	ldr	r2, [r2, #0]
 80171fc:	6979      	ldr	r1, [r7, #20]
 80171fe:	430b      	orrs	r3, r1
 8017200:	6013      	str	r3, [r2, #0]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8017202:	68fb      	ldr	r3, [r7, #12]
 8017204:	681b      	ldr	r3, [r3, #0]
 8017206:	681a      	ldr	r2, [r3, #0]
 8017208:	68fb      	ldr	r3, [r7, #12]
 801720a:	681b      	ldr	r3, [r3, #0]
 801720c:	f042 0201 	orr.w	r2, r2, #1
 8017210:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8017212:	68f8      	ldr	r0, [r7, #12]
 8017214:	f7fe fe36 	bl	8015e84 <UART_CheckIdleState>
 8017218:	4603      	mov	r3, r0
}
 801721a:	4618      	mov	r0, r3
 801721c:	3718      	adds	r7, #24
 801721e:	46bd      	mov	sp, r7
 8017220:	bd80      	pop	{r7, pc}

08017222 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8017222:	b480      	push	{r7}
 8017224:	b083      	sub	sp, #12
 8017226:	af00      	add	r7, sp, #0
 8017228:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 801722a:	bf00      	nop
 801722c:	370c      	adds	r7, #12
 801722e:	46bd      	mov	sp, r7
 8017230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017234:	4770      	bx	lr

08017236 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8017236:	b480      	push	{r7}
 8017238:	b083      	sub	sp, #12
 801723a:	af00      	add	r7, sp, #0
 801723c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 801723e:	bf00      	nop
 8017240:	370c      	adds	r7, #12
 8017242:	46bd      	mov	sp, r7
 8017244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017248:	4770      	bx	lr

0801724a <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 801724a:	b480      	push	{r7}
 801724c:	b083      	sub	sp, #12
 801724e:	af00      	add	r7, sp, #0
 8017250:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8017252:	bf00      	nop
 8017254:	370c      	adds	r7, #12
 8017256:	46bd      	mov	sp, r7
 8017258:	f85d 7b04 	ldr.w	r7, [sp], #4
 801725c:	4770      	bx	lr

0801725e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 801725e:	b480      	push	{r7}
 8017260:	b085      	sub	sp, #20
 8017262:	af00      	add	r7, sp, #0
 8017264:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8017266:	687b      	ldr	r3, [r7, #4]
 8017268:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 801726c:	2b01      	cmp	r3, #1
 801726e:	d101      	bne.n	8017274 <HAL_UARTEx_DisableFifoMode+0x16>
 8017270:	2302      	movs	r3, #2
 8017272:	e027      	b.n	80172c4 <HAL_UARTEx_DisableFifoMode+0x66>
 8017274:	687b      	ldr	r3, [r7, #4]
 8017276:	2201      	movs	r2, #1
 8017278:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 801727c:	687b      	ldr	r3, [r7, #4]
 801727e:	2224      	movs	r2, #36	; 0x24
 8017280:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8017284:	687b      	ldr	r3, [r7, #4]
 8017286:	681b      	ldr	r3, [r3, #0]
 8017288:	681b      	ldr	r3, [r3, #0]
 801728a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801728c:	687b      	ldr	r3, [r7, #4]
 801728e:	681b      	ldr	r3, [r3, #0]
 8017290:	681a      	ldr	r2, [r3, #0]
 8017292:	687b      	ldr	r3, [r7, #4]
 8017294:	681b      	ldr	r3, [r3, #0]
 8017296:	f022 0201 	bic.w	r2, r2, #1
 801729a:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 801729c:	68fb      	ldr	r3, [r7, #12]
 801729e:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80172a2:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80172a4:	687b      	ldr	r3, [r7, #4]
 80172a6:	2200      	movs	r2, #0
 80172a8:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80172aa:	687b      	ldr	r3, [r7, #4]
 80172ac:	681b      	ldr	r3, [r3, #0]
 80172ae:	68fa      	ldr	r2, [r7, #12]
 80172b0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80172b2:	687b      	ldr	r3, [r7, #4]
 80172b4:	2220      	movs	r2, #32
 80172b6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80172ba:	687b      	ldr	r3, [r7, #4]
 80172bc:	2200      	movs	r2, #0
 80172be:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80172c2:	2300      	movs	r3, #0
}
 80172c4:	4618      	mov	r0, r3
 80172c6:	3714      	adds	r7, #20
 80172c8:	46bd      	mov	sp, r7
 80172ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80172ce:	4770      	bx	lr

080172d0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80172d0:	b580      	push	{r7, lr}
 80172d2:	b084      	sub	sp, #16
 80172d4:	af00      	add	r7, sp, #0
 80172d6:	6078      	str	r0, [r7, #4]
 80172d8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80172da:	687b      	ldr	r3, [r7, #4]
 80172dc:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80172e0:	2b01      	cmp	r3, #1
 80172e2:	d101      	bne.n	80172e8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80172e4:	2302      	movs	r3, #2
 80172e6:	e02d      	b.n	8017344 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80172e8:	687b      	ldr	r3, [r7, #4]
 80172ea:	2201      	movs	r2, #1
 80172ec:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80172f0:	687b      	ldr	r3, [r7, #4]
 80172f2:	2224      	movs	r2, #36	; 0x24
 80172f4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80172f8:	687b      	ldr	r3, [r7, #4]
 80172fa:	681b      	ldr	r3, [r3, #0]
 80172fc:	681b      	ldr	r3, [r3, #0]
 80172fe:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8017300:	687b      	ldr	r3, [r7, #4]
 8017302:	681b      	ldr	r3, [r3, #0]
 8017304:	681a      	ldr	r2, [r3, #0]
 8017306:	687b      	ldr	r3, [r7, #4]
 8017308:	681b      	ldr	r3, [r3, #0]
 801730a:	f022 0201 	bic.w	r2, r2, #1
 801730e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8017310:	687b      	ldr	r3, [r7, #4]
 8017312:	681b      	ldr	r3, [r3, #0]
 8017314:	689b      	ldr	r3, [r3, #8]
 8017316:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 801731a:	687b      	ldr	r3, [r7, #4]
 801731c:	681b      	ldr	r3, [r3, #0]
 801731e:	683a      	ldr	r2, [r7, #0]
 8017320:	430a      	orrs	r2, r1
 8017322:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8017324:	6878      	ldr	r0, [r7, #4]
 8017326:	f000 f84f 	bl	80173c8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 801732a:	687b      	ldr	r3, [r7, #4]
 801732c:	681b      	ldr	r3, [r3, #0]
 801732e:	68fa      	ldr	r2, [r7, #12]
 8017330:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8017332:	687b      	ldr	r3, [r7, #4]
 8017334:	2220      	movs	r2, #32
 8017336:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 801733a:	687b      	ldr	r3, [r7, #4]
 801733c:	2200      	movs	r2, #0
 801733e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8017342:	2300      	movs	r3, #0
}
 8017344:	4618      	mov	r0, r3
 8017346:	3710      	adds	r7, #16
 8017348:	46bd      	mov	sp, r7
 801734a:	bd80      	pop	{r7, pc}

0801734c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 801734c:	b580      	push	{r7, lr}
 801734e:	b084      	sub	sp, #16
 8017350:	af00      	add	r7, sp, #0
 8017352:	6078      	str	r0, [r7, #4]
 8017354:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8017356:	687b      	ldr	r3, [r7, #4]
 8017358:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 801735c:	2b01      	cmp	r3, #1
 801735e:	d101      	bne.n	8017364 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8017360:	2302      	movs	r3, #2
 8017362:	e02d      	b.n	80173c0 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8017364:	687b      	ldr	r3, [r7, #4]
 8017366:	2201      	movs	r2, #1
 8017368:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 801736c:	687b      	ldr	r3, [r7, #4]
 801736e:	2224      	movs	r2, #36	; 0x24
 8017370:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8017374:	687b      	ldr	r3, [r7, #4]
 8017376:	681b      	ldr	r3, [r3, #0]
 8017378:	681b      	ldr	r3, [r3, #0]
 801737a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801737c:	687b      	ldr	r3, [r7, #4]
 801737e:	681b      	ldr	r3, [r3, #0]
 8017380:	681a      	ldr	r2, [r3, #0]
 8017382:	687b      	ldr	r3, [r7, #4]
 8017384:	681b      	ldr	r3, [r3, #0]
 8017386:	f022 0201 	bic.w	r2, r2, #1
 801738a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 801738c:	687b      	ldr	r3, [r7, #4]
 801738e:	681b      	ldr	r3, [r3, #0]
 8017390:	689b      	ldr	r3, [r3, #8]
 8017392:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8017396:	687b      	ldr	r3, [r7, #4]
 8017398:	681b      	ldr	r3, [r3, #0]
 801739a:	683a      	ldr	r2, [r7, #0]
 801739c:	430a      	orrs	r2, r1
 801739e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80173a0:	6878      	ldr	r0, [r7, #4]
 80173a2:	f000 f811 	bl	80173c8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80173a6:	687b      	ldr	r3, [r7, #4]
 80173a8:	681b      	ldr	r3, [r3, #0]
 80173aa:	68fa      	ldr	r2, [r7, #12]
 80173ac:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80173ae:	687b      	ldr	r3, [r7, #4]
 80173b0:	2220      	movs	r2, #32
 80173b2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80173b6:	687b      	ldr	r3, [r7, #4]
 80173b8:	2200      	movs	r2, #0
 80173ba:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80173be:	2300      	movs	r3, #0
}
 80173c0:	4618      	mov	r0, r3
 80173c2:	3710      	adds	r7, #16
 80173c4:	46bd      	mov	sp, r7
 80173c6:	bd80      	pop	{r7, pc}

080173c8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80173c8:	b480      	push	{r7}
 80173ca:	b085      	sub	sp, #20
 80173cc:	af00      	add	r7, sp, #0
 80173ce:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80173d0:	687b      	ldr	r3, [r7, #4]
 80173d2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80173d4:	2b00      	cmp	r3, #0
 80173d6:	d108      	bne.n	80173ea <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80173d8:	687b      	ldr	r3, [r7, #4]
 80173da:	2201      	movs	r2, #1
 80173dc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80173e0:	687b      	ldr	r3, [r7, #4]
 80173e2:	2201      	movs	r2, #1
 80173e4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80173e8:	e031      	b.n	801744e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80173ea:	2308      	movs	r3, #8
 80173ec:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80173ee:	2308      	movs	r3, #8
 80173f0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80173f2:	687b      	ldr	r3, [r7, #4]
 80173f4:	681b      	ldr	r3, [r3, #0]
 80173f6:	689b      	ldr	r3, [r3, #8]
 80173f8:	0e5b      	lsrs	r3, r3, #25
 80173fa:	b2db      	uxtb	r3, r3
 80173fc:	f003 0307 	and.w	r3, r3, #7
 8017400:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8017402:	687b      	ldr	r3, [r7, #4]
 8017404:	681b      	ldr	r3, [r3, #0]
 8017406:	689b      	ldr	r3, [r3, #8]
 8017408:	0f5b      	lsrs	r3, r3, #29
 801740a:	b2db      	uxtb	r3, r3
 801740c:	f003 0307 	and.w	r3, r3, #7
 8017410:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8017412:	7bbb      	ldrb	r3, [r7, #14]
 8017414:	7b3a      	ldrb	r2, [r7, #12]
 8017416:	4911      	ldr	r1, [pc, #68]	; (801745c <UARTEx_SetNbDataToProcess+0x94>)
 8017418:	5c8a      	ldrb	r2, [r1, r2]
 801741a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 801741e:	7b3a      	ldrb	r2, [r7, #12]
 8017420:	490f      	ldr	r1, [pc, #60]	; (8017460 <UARTEx_SetNbDataToProcess+0x98>)
 8017422:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8017424:	fb93 f3f2 	sdiv	r3, r3, r2
 8017428:	b29a      	uxth	r2, r3
 801742a:	687b      	ldr	r3, [r7, #4]
 801742c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8017430:	7bfb      	ldrb	r3, [r7, #15]
 8017432:	7b7a      	ldrb	r2, [r7, #13]
 8017434:	4909      	ldr	r1, [pc, #36]	; (801745c <UARTEx_SetNbDataToProcess+0x94>)
 8017436:	5c8a      	ldrb	r2, [r1, r2]
 8017438:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 801743c:	7b7a      	ldrb	r2, [r7, #13]
 801743e:	4908      	ldr	r1, [pc, #32]	; (8017460 <UARTEx_SetNbDataToProcess+0x98>)
 8017440:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8017442:	fb93 f3f2 	sdiv	r3, r3, r2
 8017446:	b29a      	uxth	r2, r3
 8017448:	687b      	ldr	r3, [r7, #4]
 801744a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 801744e:	bf00      	nop
 8017450:	3714      	adds	r7, #20
 8017452:	46bd      	mov	sp, r7
 8017454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017458:	4770      	bx	lr
 801745a:	bf00      	nop
 801745c:	08017628 	.word	0x08017628
 8017460:	08017630 	.word	0x08017630

08017464 <memset>:
 8017464:	4402      	add	r2, r0
 8017466:	4603      	mov	r3, r0
 8017468:	4293      	cmp	r3, r2
 801746a:	d100      	bne.n	801746e <memset+0xa>
 801746c:	4770      	bx	lr
 801746e:	f803 1b01 	strb.w	r1, [r3], #1
 8017472:	e7f9      	b.n	8017468 <memset+0x4>

08017474 <__libc_init_array>:
 8017474:	b570      	push	{r4, r5, r6, lr}
 8017476:	4d0d      	ldr	r5, [pc, #52]	; (80174ac <__libc_init_array+0x38>)
 8017478:	4c0d      	ldr	r4, [pc, #52]	; (80174b0 <__libc_init_array+0x3c>)
 801747a:	1b64      	subs	r4, r4, r5
 801747c:	10a4      	asrs	r4, r4, #2
 801747e:	2600      	movs	r6, #0
 8017480:	42a6      	cmp	r6, r4
 8017482:	d109      	bne.n	8017498 <__libc_init_array+0x24>
 8017484:	4d0b      	ldr	r5, [pc, #44]	; (80174b4 <__libc_init_array+0x40>)
 8017486:	4c0c      	ldr	r4, [pc, #48]	; (80174b8 <__libc_init_array+0x44>)
 8017488:	f000 f8a6 	bl	80175d8 <_init>
 801748c:	1b64      	subs	r4, r4, r5
 801748e:	10a4      	asrs	r4, r4, #2
 8017490:	2600      	movs	r6, #0
 8017492:	42a6      	cmp	r6, r4
 8017494:	d105      	bne.n	80174a2 <__libc_init_array+0x2e>
 8017496:	bd70      	pop	{r4, r5, r6, pc}
 8017498:	f855 3b04 	ldr.w	r3, [r5], #4
 801749c:	4798      	blx	r3
 801749e:	3601      	adds	r6, #1
 80174a0:	e7ee      	b.n	8017480 <__libc_init_array+0xc>
 80174a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80174a6:	4798      	blx	r3
 80174a8:	3601      	adds	r6, #1
 80174aa:	e7f2      	b.n	8017492 <__libc_init_array+0x1e>
 80174ac:	08017640 	.word	0x08017640
 80174b0:	08017640 	.word	0x08017640
 80174b4:	08017640 	.word	0x08017640
 80174b8:	08017644 	.word	0x08017644

080174bc <memcpy>:
 80174bc:	440a      	add	r2, r1
 80174be:	4291      	cmp	r1, r2
 80174c0:	f100 33ff 	add.w	r3, r0, #4294967295
 80174c4:	d100      	bne.n	80174c8 <memcpy+0xc>
 80174c6:	4770      	bx	lr
 80174c8:	b510      	push	{r4, lr}
 80174ca:	f811 4b01 	ldrb.w	r4, [r1], #1
 80174ce:	f803 4f01 	strb.w	r4, [r3, #1]!
 80174d2:	4291      	cmp	r1, r2
 80174d4:	d1f9      	bne.n	80174ca <memcpy+0xe>
 80174d6:	bd10      	pop	{r4, pc}

080174d8 <ceil>:
 80174d8:	ec51 0b10 	vmov	r0, r1, d0
 80174dc:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80174e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80174e4:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
 80174e8:	2e13      	cmp	r6, #19
 80174ea:	ee10 5a10 	vmov	r5, s0
 80174ee:	ee10 8a10 	vmov	r8, s0
 80174f2:	460c      	mov	r4, r1
 80174f4:	dc2f      	bgt.n	8017556 <ceil+0x7e>
 80174f6:	2e00      	cmp	r6, #0
 80174f8:	da12      	bge.n	8017520 <ceil+0x48>
 80174fa:	a333      	add	r3, pc, #204	; (adr r3, 80175c8 <ceil+0xf0>)
 80174fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017500:	f7f0 fe90 	bl	8008224 <__adddf3>
 8017504:	2200      	movs	r2, #0
 8017506:	2300      	movs	r3, #0
 8017508:	f7f1 fad2 	bl	8008ab0 <__aeabi_dcmpgt>
 801750c:	b128      	cbz	r0, 801751a <ceil+0x42>
 801750e:	2c00      	cmp	r4, #0
 8017510:	db51      	blt.n	80175b6 <ceil+0xde>
 8017512:	432c      	orrs	r4, r5
 8017514:	d053      	beq.n	80175be <ceil+0xe6>
 8017516:	4c2e      	ldr	r4, [pc, #184]	; (80175d0 <ceil+0xf8>)
 8017518:	2500      	movs	r5, #0
 801751a:	4621      	mov	r1, r4
 801751c:	4628      	mov	r0, r5
 801751e:	e024      	b.n	801756a <ceil+0x92>
 8017520:	4f2c      	ldr	r7, [pc, #176]	; (80175d4 <ceil+0xfc>)
 8017522:	4137      	asrs	r7, r6
 8017524:	ea01 0307 	and.w	r3, r1, r7
 8017528:	4303      	orrs	r3, r0
 801752a:	d01e      	beq.n	801756a <ceil+0x92>
 801752c:	a326      	add	r3, pc, #152	; (adr r3, 80175c8 <ceil+0xf0>)
 801752e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017532:	f7f0 fe77 	bl	8008224 <__adddf3>
 8017536:	2200      	movs	r2, #0
 8017538:	2300      	movs	r3, #0
 801753a:	f7f1 fab9 	bl	8008ab0 <__aeabi_dcmpgt>
 801753e:	2800      	cmp	r0, #0
 8017540:	d0eb      	beq.n	801751a <ceil+0x42>
 8017542:	2c00      	cmp	r4, #0
 8017544:	bfc2      	ittt	gt
 8017546:	f44f 1380 	movgt.w	r3, #1048576	; 0x100000
 801754a:	4133      	asrgt	r3, r6
 801754c:	18e4      	addgt	r4, r4, r3
 801754e:	ea24 0407 	bic.w	r4, r4, r7
 8017552:	2500      	movs	r5, #0
 8017554:	e7e1      	b.n	801751a <ceil+0x42>
 8017556:	2e33      	cmp	r6, #51	; 0x33
 8017558:	dd0b      	ble.n	8017572 <ceil+0x9a>
 801755a:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 801755e:	d104      	bne.n	801756a <ceil+0x92>
 8017560:	ee10 2a10 	vmov	r2, s0
 8017564:	460b      	mov	r3, r1
 8017566:	f7f0 fe5d 	bl	8008224 <__adddf3>
 801756a:	ec41 0b10 	vmov	d0, r0, r1
 801756e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017572:	f2a3 4313 	subw	r3, r3, #1043	; 0x413
 8017576:	f04f 37ff 	mov.w	r7, #4294967295
 801757a:	40df      	lsrs	r7, r3
 801757c:	4238      	tst	r0, r7
 801757e:	d0f4      	beq.n	801756a <ceil+0x92>
 8017580:	a311      	add	r3, pc, #68	; (adr r3, 80175c8 <ceil+0xf0>)
 8017582:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017586:	f7f0 fe4d 	bl	8008224 <__adddf3>
 801758a:	2200      	movs	r2, #0
 801758c:	2300      	movs	r3, #0
 801758e:	f7f1 fa8f 	bl	8008ab0 <__aeabi_dcmpgt>
 8017592:	2800      	cmp	r0, #0
 8017594:	d0c1      	beq.n	801751a <ceil+0x42>
 8017596:	2c00      	cmp	r4, #0
 8017598:	dd0a      	ble.n	80175b0 <ceil+0xd8>
 801759a:	2e14      	cmp	r6, #20
 801759c:	d101      	bne.n	80175a2 <ceil+0xca>
 801759e:	3401      	adds	r4, #1
 80175a0:	e006      	b.n	80175b0 <ceil+0xd8>
 80175a2:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 80175a6:	2301      	movs	r3, #1
 80175a8:	40b3      	lsls	r3, r6
 80175aa:	441d      	add	r5, r3
 80175ac:	45a8      	cmp	r8, r5
 80175ae:	d8f6      	bhi.n	801759e <ceil+0xc6>
 80175b0:	ea25 0507 	bic.w	r5, r5, r7
 80175b4:	e7b1      	b.n	801751a <ceil+0x42>
 80175b6:	2500      	movs	r5, #0
 80175b8:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 80175bc:	e7ad      	b.n	801751a <ceil+0x42>
 80175be:	4625      	mov	r5, r4
 80175c0:	e7ab      	b.n	801751a <ceil+0x42>
 80175c2:	bf00      	nop
 80175c4:	f3af 8000 	nop.w
 80175c8:	8800759c 	.word	0x8800759c
 80175cc:	7e37e43c 	.word	0x7e37e43c
 80175d0:	3ff00000 	.word	0x3ff00000
 80175d4:	000fffff 	.word	0x000fffff

080175d8 <_init>:
 80175d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80175da:	bf00      	nop
 80175dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80175de:	bc08      	pop	{r3}
 80175e0:	469e      	mov	lr, r3
 80175e2:	4770      	bx	lr

080175e4 <_fini>:
 80175e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80175e6:	bf00      	nop
 80175e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80175ea:	bc08      	pop	{r3}
 80175ec:	469e      	mov	lr, r3
 80175ee:	4770      	bx	lr
