ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 1
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.syntax unified
  16              		.file	"RTC.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.section	.text.RTC_Interrupt,"ax",%progbits
  21              		.align	2
  22              		.thumb
  23              		.thumb_func
  24              		.type	RTC_Interrupt, %function
  25              	RTC_Interrupt:
  26              	.LFB183:
  27              		.file 1 "Generated_Source\\PSoC6\\RTC.h"
   1:Generated_Source\PSoC6/RTC.h **** /*******************************************************************************
   2:Generated_Source\PSoC6/RTC.h **** * \file RTC.h
   3:Generated_Source\PSoC6/RTC.h **** * \version 2.0
   4:Generated_Source\PSoC6/RTC.h **** *
   5:Generated_Source\PSoC6/RTC.h **** * This file provides the constants and parameter values for the RTC Component.
   6:Generated_Source\PSoC6/RTC.h **** *
   7:Generated_Source\PSoC6/RTC.h **** ********************************************************************************
   8:Generated_Source\PSoC6/RTC.h **** * Copyright 2016-2017, Cypress Semiconductor Corporation.  All rights reserved.
   9:Generated_Source\PSoC6/RTC.h **** * You may use this file only in accordance with the license, terms, conditions,
  10:Generated_Source\PSoC6/RTC.h **** * disclaimers, and limitations in the end user license agreement accompanying
  11:Generated_Source\PSoC6/RTC.h **** * the software package with which this file was provided.
  12:Generated_Source\PSoC6/RTC.h **** *******************************************************************************/
  13:Generated_Source\PSoC6/RTC.h **** 
  14:Generated_Source\PSoC6/RTC.h **** #if !defined(RTC_RTC_PDL_H)
  15:Generated_Source\PSoC6/RTC.h **** #define RTC_RTC_PDL_H
  16:Generated_Source\PSoC6/RTC.h **** 
  17:Generated_Source\PSoC6/RTC.h **** #include "cyfitter.h"
  18:Generated_Source\PSoC6/RTC.h **** #include "rtc/cy_rtc.h"
  19:Generated_Source\PSoC6/RTC.h **** 
  20:Generated_Source\PSoC6/RTC.h **** /* Initial interrupt state definition */
  21:Generated_Source\PSoC6/RTC.h **** #define RTC_INITIAL_IRQ_STATUS        (1u)
  22:Generated_Source\PSoC6/RTC.h **** 
  23:Generated_Source\PSoC6/RTC.h **** 
  24:Generated_Source\PSoC6/RTC.h **** /*******************************************************************************
  25:Generated_Source\PSoC6/RTC.h **** *       Additional includes
  26:Generated_Source\PSoC6/RTC.h **** *******************************************************************************/
  27:Generated_Source\PSoC6/RTC.h **** #if (0u != RTC_INITIAL_IRQ_STATUS)
  28:Generated_Source\PSoC6/RTC.h ****     #include "sysint/cy_sysint.h"
  29:Generated_Source\PSoC6/RTC.h ****     #include "cyfitter_sysint.h"
  30:Generated_Source\PSoC6/RTC.h ****     #include "cyfitter_sysint_cfg.h"
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 2


  31:Generated_Source\PSoC6/RTC.h **** #endif /* (0u != RTC_INITIAL_IRQ_STATUS) */
  32:Generated_Source\PSoC6/RTC.h **** 
  33:Generated_Source\PSoC6/RTC.h **** 
  34:Generated_Source\PSoC6/RTC.h **** /*******************************************************************************
  35:Generated_Source\PSoC6/RTC.h **** *    Parameters definitions
  36:Generated_Source\PSoC6/RTC.h **** *******************************************************************************/
  37:Generated_Source\PSoC6/RTC.h **** /* Date Format setting constants */
  38:Generated_Source\PSoC6/RTC.h **** #define RTC_MM_DD_YYYY                (0u)
  39:Generated_Source\PSoC6/RTC.h **** #define RTC_DD_MM_YYYY                (1u)
  40:Generated_Source\PSoC6/RTC.h **** #define RTC_YYYY_MM_DD                (2u)
  41:Generated_Source\PSoC6/RTC.h **** 
  42:Generated_Source\PSoC6/RTC.h **** /* Initial Date format definition */
  43:Generated_Source\PSoC6/RTC.h **** #define RTC_INITIAL_DATA_FORMAT       (0u)
  44:Generated_Source\PSoC6/RTC.h **** 
  45:Generated_Source\PSoC6/RTC.h **** /* Time reset on start constant */
  46:Generated_Source\PSoC6/RTC.h **** #define RTC_TIME_RESET_ON_START       (0u)
  47:Generated_Source\PSoC6/RTC.h **** 
  48:Generated_Source\PSoC6/RTC.h **** /* Initial Time and Date definitions */
  49:Generated_Source\PSoC6/RTC.h **** #define RTC_INITIAL_DATE_SEC          (0u)
  50:Generated_Source\PSoC6/RTC.h **** #define RTC_INITIAL_DATE_MIN          (0u)
  51:Generated_Source\PSoC6/RTC.h **** #define RTC_INITIAL_DATE_HOUR         (14u)
  52:Generated_Source\PSoC6/RTC.h **** #define RTC_INITIAL_DATE_HOUR_FORMAT  (CY_RTC_24_HOURS)
  53:Generated_Source\PSoC6/RTC.h **** #define RTC_INITIAL_DATE_DOW          (4u)
  54:Generated_Source\PSoC6/RTC.h **** #define RTC_INITIAL_DATE_DOM          (23u)
  55:Generated_Source\PSoC6/RTC.h **** #define RTC_INITIAL_DATE_MONTH        (9u)
  56:Generated_Source\PSoC6/RTC.h **** #define RTC_INITIAL_DATE_YEAR         (20u)
  57:Generated_Source\PSoC6/RTC.h **** 
  58:Generated_Source\PSoC6/RTC.h **** /* Initial DST definitions */
  59:Generated_Source\PSoC6/RTC.h **** #define RTC_INITIAL_DST_STATUS        (0u)
  60:Generated_Source\PSoC6/RTC.h **** 
  61:Generated_Source\PSoC6/RTC.h **** #if(0u != RTC_INITIAL_DST_STATUS)
  62:Generated_Source\PSoC6/RTC.h ****     
  63:Generated_Source\PSoC6/RTC.h ****     #if(0u != RTC_TIME_RESET_ON_START)
  64:Generated_Source\PSoC6/RTC.h **** 
  65:Generated_Source\PSoC6/RTC.h ****         /* Definition of delay time which is required in Start function */
  66:Generated_Source\PSoC6/RTC.h ****         #define RTC_DELAY_BEFORE_DST          (500u)
  67:Generated_Source\PSoC6/RTC.h ****     #endif /* (0u != RTC_TIME_RESET_ON_START) */
  68:Generated_Source\PSoC6/RTC.h ****     
  69:Generated_Source\PSoC6/RTC.h ****     #define RTC_INITIAL_DST_DATE_TYPE     (0u)
  70:Generated_Source\PSoC6/RTC.h ****     #define RTC_INITIAL_DST_START_MONTH   (3u)
  71:Generated_Source\PSoC6/RTC.h ****     #define RTC_INITIAL_DST_START_WOM     (6u)
  72:Generated_Source\PSoC6/RTC.h ****     #define RTC_INITIAL_DST_START_DOM     (22u)
  73:Generated_Source\PSoC6/RTC.h ****     #define RTC_INITIAL_DST_START_DOW     (1u)
  74:Generated_Source\PSoC6/RTC.h ****     #define RTC_INITIAL_DST_START_HRS     (0u)
  75:Generated_Source\PSoC6/RTC.h ****     #define RTC_INITIAL_DST_STOP_MONTH    (10u)
  76:Generated_Source\PSoC6/RTC.h ****     #define RTC_INITIAL_DST_STOP_DOM      (22u)
  77:Generated_Source\PSoC6/RTC.h ****     #define RTC_INITIAL_DST_STOP_DOW      (1u)
  78:Generated_Source\PSoC6/RTC.h ****     #define RTC_INITIAL_DST_STOP_WOM      (6u)
  79:Generated_Source\PSoC6/RTC.h ****     #define RTC_INITIAL_DST_STOP_HRS      (0u)
  80:Generated_Source\PSoC6/RTC.h **** #endif /* (0u != RTC_INITIAL_DST_STATUS) */
  81:Generated_Source\PSoC6/RTC.h **** 
  82:Generated_Source\PSoC6/RTC.h **** /*
  83:Generated_Source\PSoC6/RTC.h **** * Definition of the date register fields. These macros are for creating a date
  84:Generated_Source\PSoC6/RTC.h **** * value in a single word with the required date elements sequence.
  85:Generated_Source\PSoC6/RTC.h **** */
  86:Generated_Source\PSoC6/RTC.h **** #if(RTC_INITIAL_DATA_FORMAT == RTC_MM_DD_YYYY)
  87:Generated_Source\PSoC6/RTC.h ****     #define RTC_10_MONTH_OFFSET   (28u)
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 3


  88:Generated_Source\PSoC6/RTC.h ****     #define RTC_MONTH_OFFSET      (24u)
  89:Generated_Source\PSoC6/RTC.h ****     #define RTC_10_DAY_OFFSET     (20u)
  90:Generated_Source\PSoC6/RTC.h ****     #define RTC_DAY_OFFSET        (16u)
  91:Generated_Source\PSoC6/RTC.h ****     #define RTC_1000_YEAR_OFFSET  (12u)
  92:Generated_Source\PSoC6/RTC.h ****     #define RTC_100_YEAR_OFFSET   (8u)
  93:Generated_Source\PSoC6/RTC.h ****     #define RTC_10_YEAR_OFFSET    (4u)
  94:Generated_Source\PSoC6/RTC.h ****     #define RTC_YEAR_OFFSET       (0u)
  95:Generated_Source\PSoC6/RTC.h **** #elif(RTC_INITIAL_DATA_FORMAT == RTC_DD_MM_YYYY)
  96:Generated_Source\PSoC6/RTC.h ****     #define RTC_10_MONTH_OFFSET   (20u)
  97:Generated_Source\PSoC6/RTC.h ****     #define RTC_MONTH_OFFSET      (16u)
  98:Generated_Source\PSoC6/RTC.h ****     #define RTC_10_DAY_OFFSET     (28u)
  99:Generated_Source\PSoC6/RTC.h ****     #define RTC_DAY_OFFSET        (24u)
 100:Generated_Source\PSoC6/RTC.h ****     #define RTC_1000_YEAR_OFFSET  (12u)
 101:Generated_Source\PSoC6/RTC.h ****     #define RTC_100_YEAR_OFFSET   (8u)
 102:Generated_Source\PSoC6/RTC.h ****     #define RTC_10_YEAR_OFFSET    (4u)
 103:Generated_Source\PSoC6/RTC.h ****     #define RTC_YEAR_OFFSET       (0u)
 104:Generated_Source\PSoC6/RTC.h **** #else
 105:Generated_Source\PSoC6/RTC.h ****     #define RTC_10_MONTH_OFFSET   (12u)
 106:Generated_Source\PSoC6/RTC.h ****     #define RTC_MONTH_OFFSET      (8u)
 107:Generated_Source\PSoC6/RTC.h ****     #define RTC_10_DAY_OFFSET     (4u)
 108:Generated_Source\PSoC6/RTC.h ****     #define RTC_DAY_OFFSET        (0u)
 109:Generated_Source\PSoC6/RTC.h ****     #define RTC_1000_YEAR_OFFSET  (28u)
 110:Generated_Source\PSoC6/RTC.h ****     #define RTC_100_YEAR_OFFSET   (24u)
 111:Generated_Source\PSoC6/RTC.h ****     #define RTC_10_YEAR_OFFSET    (20u)
 112:Generated_Source\PSoC6/RTC.h ****     #define RTC_YEAR_OFFSET       (16u)
 113:Generated_Source\PSoC6/RTC.h **** #endif /* (RTC_INITIAL_DATA_FORMAT == RTC_MM_DD_YYYY) */
 114:Generated_Source\PSoC6/RTC.h **** 
 115:Generated_Source\PSoC6/RTC.h **** 
 116:Generated_Source\PSoC6/RTC.h **** /*******************************************************************************
 117:Generated_Source\PSoC6/RTC.h **** *    Global Variables
 118:Generated_Source\PSoC6/RTC.h **** *******************************************************************************/
 119:Generated_Source\PSoC6/RTC.h **** extern uint8_t RTC_initVar;
 120:Generated_Source\PSoC6/RTC.h **** /**
 121:Generated_Source\PSoC6/RTC.h **** * \addtogroup group_globals
 122:Generated_Source\PSoC6/RTC.h **** * \{
 123:Generated_Source\PSoC6/RTC.h **** */
 124:Generated_Source\PSoC6/RTC.h **** extern bool RTC_rtcDstStatus;
 125:Generated_Source\PSoC6/RTC.h **** extern cy_stc_rtc_dst_t const RTC_dstConfig;
 126:Generated_Source\PSoC6/RTC.h **** extern cy_stc_rtc_config_t const RTC_config;
 127:Generated_Source\PSoC6/RTC.h **** /** \} group_globals */
 128:Generated_Source\PSoC6/RTC.h **** 
 129:Generated_Source\PSoC6/RTC.h **** 
 130:Generated_Source\PSoC6/RTC.h **** /*******************************************************************************
 131:Generated_Source\PSoC6/RTC.h **** *    Function Prototypes
 132:Generated_Source\PSoC6/RTC.h **** *******************************************************************************/
 133:Generated_Source\PSoC6/RTC.h **** void RTC_Start(void);
 134:Generated_Source\PSoC6/RTC.h **** 
 135:Generated_Source\PSoC6/RTC.h **** __STATIC_INLINE cy_en_rtc_status_t RTC_Init(cy_stc_rtc_config_t const *config);
 136:Generated_Source\PSoC6/RTC.h **** __STATIC_INLINE cy_en_rtc_status_t RTC_SetDateAndTime(cy_stc_rtc_config_t const *dateTime);
 137:Generated_Source\PSoC6/RTC.h **** __STATIC_INLINE cy_en_rtc_status_t RTC_SetDateAndTimeDirect(uint32_t sec, uint32_t min, uint32_t ho
 138:Generated_Source\PSoC6/RTC.h ****                                                                   uint32_t date, uint32_t month, ui
 139:Generated_Source\PSoC6/RTC.h **** __STATIC_INLINE void RTC_GetDateAndTime(cy_stc_rtc_config_t *dateTime);
 140:Generated_Source\PSoC6/RTC.h **** 
 141:Generated_Source\PSoC6/RTC.h **** __STATIC_INLINE cy_en_rtc_status_t RTC_SetAlarmDateAndTime(cy_stc_rtc_alarm_t const *alarmDateTime,
 142:Generated_Source\PSoC6/RTC.h ****                                                                         cy_en_rtc_alarm_t alarmInde
 143:Generated_Source\PSoC6/RTC.h **** __STATIC_INLINE void RTC_GetAlarmDateAndTime(cy_stc_rtc_alarm_t *alarmDateTime,
 144:Generated_Source\PSoC6/RTC.h ****                                                                cy_en_rtc_alarm_t alarmIndex);
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 4


 145:Generated_Source\PSoC6/RTC.h **** __STATIC_INLINE cy_en_rtc_status_t RTC_SetAlarmDateAndTimeDirect(uint32_t sec, uint32_t min, 
 146:Generated_Source\PSoC6/RTC.h ****                                                                               uint32_t hour, uint32
 147:Generated_Source\PSoC6/RTC.h ****                                                                               uint32_t month, cy_en
 148:Generated_Source\PSoC6/RTC.h **** 
 149:Generated_Source\PSoC6/RTC.h **** __STATIC_INLINE cy_en_rtc_hours_format_t RTC_GetHoursFormat(void);
 150:Generated_Source\PSoC6/RTC.h **** __STATIC_INLINE cy_en_rtc_status_t RTC_SetHoursFormat(cy_en_rtc_hours_format_t hourMode);
 151:Generated_Source\PSoC6/RTC.h **** __STATIC_INLINE void RTC_SelectFrequencyPrescaler(cy_en_rtc_clock_freq_t clkSel);
 152:Generated_Source\PSoC6/RTC.h **** 
 153:Generated_Source\PSoC6/RTC.h **** __STATIC_INLINE uint32_t RTC_GetInterruptStatus(void);
 154:Generated_Source\PSoC6/RTC.h **** __STATIC_INLINE void RTC_ClearInterrupt(uint32_t interruptMask);
 155:Generated_Source\PSoC6/RTC.h **** __STATIC_INLINE void RTC_SetInterrupt(uint32_t interruptMask);
 156:Generated_Source\PSoC6/RTC.h **** __STATIC_INLINE uint32_t RTC_GetInterruptMask(void);
 157:Generated_Source\PSoC6/RTC.h **** __STATIC_INLINE void RTC_SetInterruptMask(uint32_t interruptMask);
 158:Generated_Source\PSoC6/RTC.h **** 
 159:Generated_Source\PSoC6/RTC.h **** #if(0u != RTC_INITIAL_IRQ_STATUS)
 160:Generated_Source\PSoC6/RTC.h **** 
 161:Generated_Source\PSoC6/RTC.h ****     __STATIC_INLINE void RTC_Interrupt(void);
 162:Generated_Source\PSoC6/RTC.h ****     __STATIC_INLINE void RTC_DstInterrupt(cy_stc_rtc_dst_t const *dstTime);
 163:Generated_Source\PSoC6/RTC.h **** 
 164:Generated_Source\PSoC6/RTC.h ****     #if(0u != RTC_INITIAL_DST_STATUS)
 165:Generated_Source\PSoC6/RTC.h **** 
 166:Generated_Source\PSoC6/RTC.h ****         __STATIC_INLINE cy_en_rtc_status_t RTC_EnableDstTime(cy_stc_rtc_dst_t const *dstTime, 
 167:Generated_Source\PSoC6/RTC.h ****                                                                           cy_stc_rtc_config_t const
 168:Generated_Source\PSoC6/RTC.h ****         __STATIC_INLINE cy_en_rtc_status_t RTC_SetNextDstTime(cy_stc_rtc_dst_format_t const *nextDs
 169:Generated_Source\PSoC6/RTC.h ****         __STATIC_INLINE bool RTC_GetDstStatus(cy_stc_rtc_dst_t const *dstTime, 
 170:Generated_Source\PSoC6/RTC.h ****                                                            cy_stc_rtc_config_t const *timeDate);
 171:Generated_Source\PSoC6/RTC.h ****     #endif /* (0u != RTC_INITIAL_DST_STATUS) */
 172:Generated_Source\PSoC6/RTC.h **** #endif /* (0u != RTC_INITIAL_IRQ_STATUS) */
 173:Generated_Source\PSoC6/RTC.h **** 
 174:Generated_Source\PSoC6/RTC.h **** 
 175:Generated_Source\PSoC6/RTC.h **** /*******************************************************************************
 176:Generated_Source\PSoC6/RTC.h **** * Function Name: RTC_Init
 177:Generated_Source\PSoC6/RTC.h **** ****************************************************************************//**
 178:Generated_Source\PSoC6/RTC.h **** *
 179:Generated_Source\PSoC6/RTC.h **** * Invokes the Cy_RTC_Init() PDL driver function.
 180:Generated_Source\PSoC6/RTC.h **** *
 181:Generated_Source\PSoC6/RTC.h **** *******************************************************************************/
 182:Generated_Source\PSoC6/RTC.h **** __STATIC_INLINE cy_en_rtc_status_t RTC_Init(cy_stc_rtc_config_t const *config)
 183:Generated_Source\PSoC6/RTC.h **** {
 184:Generated_Source\PSoC6/RTC.h ****     return(Cy_RTC_Init(config));
 185:Generated_Source\PSoC6/RTC.h **** }
 186:Generated_Source\PSoC6/RTC.h **** 
 187:Generated_Source\PSoC6/RTC.h **** 
 188:Generated_Source\PSoC6/RTC.h **** /*******************************************************************************
 189:Generated_Source\PSoC6/RTC.h **** * Function Name: RTC_GetHoursFormat
 190:Generated_Source\PSoC6/RTC.h **** ****************************************************************************//**
 191:Generated_Source\PSoC6/RTC.h **** *
 192:Generated_Source\PSoC6/RTC.h **** * Invokes the Cy_RTC_GetHoursFormat() PDL driver function.
 193:Generated_Source\PSoC6/RTC.h **** *
 194:Generated_Source\PSoC6/RTC.h **** *******************************************************************************/
 195:Generated_Source\PSoC6/RTC.h **** __STATIC_INLINE cy_en_rtc_hours_format_t RTC_GetHoursFormat(void)
 196:Generated_Source\PSoC6/RTC.h **** {
 197:Generated_Source\PSoC6/RTC.h ****     return(Cy_RTC_GetHoursFormat());
 198:Generated_Source\PSoC6/RTC.h **** }
 199:Generated_Source\PSoC6/RTC.h **** 
 200:Generated_Source\PSoC6/RTC.h **** 
 201:Generated_Source\PSoC6/RTC.h **** /*******************************************************************************
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 5


 202:Generated_Source\PSoC6/RTC.h **** * Function Name: RTC_SetHoursFormat
 203:Generated_Source\PSoC6/RTC.h **** ****************************************************************************//**
 204:Generated_Source\PSoC6/RTC.h **** *
 205:Generated_Source\PSoC6/RTC.h **** * Invokes the Cy_RTC_SetHoursFormat() PDL driver function.
 206:Generated_Source\PSoC6/RTC.h **** *
 207:Generated_Source\PSoC6/RTC.h **** *******************************************************************************/
 208:Generated_Source\PSoC6/RTC.h **** __STATIC_INLINE cy_en_rtc_status_t RTC_SetHoursFormat(cy_en_rtc_hours_format_t hourMode)
 209:Generated_Source\PSoC6/RTC.h **** {
 210:Generated_Source\PSoC6/RTC.h ****     return(Cy_RTC_SetHoursFormat(hourMode));
 211:Generated_Source\PSoC6/RTC.h **** }
 212:Generated_Source\PSoC6/RTC.h **** 
 213:Generated_Source\PSoC6/RTC.h **** 
 214:Generated_Source\PSoC6/RTC.h **** /*******************************************************************************
 215:Generated_Source\PSoC6/RTC.h **** * Function Name: RTC_SelectFrequencyPrescaler()
 216:Generated_Source\PSoC6/RTC.h **** ****************************************************************************//**
 217:Generated_Source\PSoC6/RTC.h **** *
 218:Generated_Source\PSoC6/RTC.h **** * Invokes the Cy_RTC_SelectFrequencyPrescaler() PDL driver function.
 219:Generated_Source\PSoC6/RTC.h **** *
 220:Generated_Source\PSoC6/RTC.h **** *******************************************************************************/
 221:Generated_Source\PSoC6/RTC.h **** __STATIC_INLINE void RTC_SelectFrequencyPrescaler(cy_en_rtc_clock_freq_t clkSel)
 222:Generated_Source\PSoC6/RTC.h **** {
 223:Generated_Source\PSoC6/RTC.h ****     Cy_RTC_SelectFrequencyPrescaler(clkSel);
 224:Generated_Source\PSoC6/RTC.h **** }
 225:Generated_Source\PSoC6/RTC.h **** 
 226:Generated_Source\PSoC6/RTC.h **** 
 227:Generated_Source\PSoC6/RTC.h **** /*******************************************************************************
 228:Generated_Source\PSoC6/RTC.h **** * Function Name: RTC_SetDateAndTime
 229:Generated_Source\PSoC6/RTC.h **** ****************************************************************************//**
 230:Generated_Source\PSoC6/RTC.h **** *
 231:Generated_Source\PSoC6/RTC.h **** * Invokes the Cy_RTC_SetDateAndTime() PDL driver function.
 232:Generated_Source\PSoC6/RTC.h **** *
 233:Generated_Source\PSoC6/RTC.h **** *******************************************************************************/
 234:Generated_Source\PSoC6/RTC.h **** __STATIC_INLINE cy_en_rtc_status_t RTC_SetDateAndTime(cy_stc_rtc_config_t const *dateTime)
 235:Generated_Source\PSoC6/RTC.h **** {
 236:Generated_Source\PSoC6/RTC.h ****     return(Cy_RTC_SetDateAndTime(dateTime));
 237:Generated_Source\PSoC6/RTC.h **** }
 238:Generated_Source\PSoC6/RTC.h **** 
 239:Generated_Source\PSoC6/RTC.h **** 
 240:Generated_Source\PSoC6/RTC.h **** /*******************************************************************************
 241:Generated_Source\PSoC6/RTC.h **** * Function Name: RTC_GetDateAndTime
 242:Generated_Source\PSoC6/RTC.h **** ****************************************************************************//**
 243:Generated_Source\PSoC6/RTC.h **** *
 244:Generated_Source\PSoC6/RTC.h **** * Invokes the Cy_RTC_GetDateAndTime() PDL driver function.
 245:Generated_Source\PSoC6/RTC.h **** *
 246:Generated_Source\PSoC6/RTC.h **** *******************************************************************************/
 247:Generated_Source\PSoC6/RTC.h **** __STATIC_INLINE void RTC_GetDateAndTime(cy_stc_rtc_config_t *dateTime)
 248:Generated_Source\PSoC6/RTC.h **** {
 249:Generated_Source\PSoC6/RTC.h ****     Cy_RTC_GetDateAndTime(dateTime);
 250:Generated_Source\PSoC6/RTC.h **** }
 251:Generated_Source\PSoC6/RTC.h **** 
 252:Generated_Source\PSoC6/RTC.h **** /*******************************************************************************
 253:Generated_Source\PSoC6/RTC.h **** * Function Name: RTC_SetAlarmDateAndTime
 254:Generated_Source\PSoC6/RTC.h **** ****************************************************************************//**
 255:Generated_Source\PSoC6/RTC.h **** *
 256:Generated_Source\PSoC6/RTC.h **** * Invokes the Cy_RTC_SetAlarmDateAndTime() PDL driver function.
 257:Generated_Source\PSoC6/RTC.h **** *
 258:Generated_Source\PSoC6/RTC.h **** *******************************************************************************/
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 6


 259:Generated_Source\PSoC6/RTC.h **** __STATIC_INLINE cy_en_rtc_status_t RTC_SetAlarmDateAndTime(cy_stc_rtc_alarm_t const *alarmDateTime,
 260:Generated_Source\PSoC6/RTC.h ****                                                                         cy_en_rtc_alarm_t alarmInde
 261:Generated_Source\PSoC6/RTC.h **** {
 262:Generated_Source\PSoC6/RTC.h ****     return(Cy_RTC_SetAlarmDateAndTime(alarmDateTime, alarmIndex));
 263:Generated_Source\PSoC6/RTC.h **** }
 264:Generated_Source\PSoC6/RTC.h **** 
 265:Generated_Source\PSoC6/RTC.h **** 
 266:Generated_Source\PSoC6/RTC.h **** /*******************************************************************************
 267:Generated_Source\PSoC6/RTC.h **** * Function Name: RTC_GetAlarmDateAndTime
 268:Generated_Source\PSoC6/RTC.h **** ****************************************************************************//**
 269:Generated_Source\PSoC6/RTC.h **** *
 270:Generated_Source\PSoC6/RTC.h **** * Invokes the Cy_RTC_GetAlarmDateAndTime() PDL driver function.
 271:Generated_Source\PSoC6/RTC.h **** *
 272:Generated_Source\PSoC6/RTC.h **** *******************************************************************************/
 273:Generated_Source\PSoC6/RTC.h **** __STATIC_INLINE void RTC_GetAlarmDateAndTime(cy_stc_rtc_alarm_t *alarmDateTime, 
 274:Generated_Source\PSoC6/RTC.h ****                                                           cy_en_rtc_alarm_t alarmIndex)
 275:Generated_Source\PSoC6/RTC.h **** {
 276:Generated_Source\PSoC6/RTC.h ****     Cy_RTC_GetAlarmDateAndTime(alarmDateTime, alarmIndex);
 277:Generated_Source\PSoC6/RTC.h **** }
 278:Generated_Source\PSoC6/RTC.h **** 
 279:Generated_Source\PSoC6/RTC.h **** 
 280:Generated_Source\PSoC6/RTC.h **** /*******************************************************************************
 281:Generated_Source\PSoC6/RTC.h **** * Function Name: RTC_SetDateAndTimeDirect
 282:Generated_Source\PSoC6/RTC.h **** ****************************************************************************//**
 283:Generated_Source\PSoC6/RTC.h **** *
 284:Generated_Source\PSoC6/RTC.h **** * Invokes the Cy_RTC_SetDateAndTimeDirect() PDL driver function.
 285:Generated_Source\PSoC6/RTC.h **** *
 286:Generated_Source\PSoC6/RTC.h **** *******************************************************************************/
 287:Generated_Source\PSoC6/RTC.h **** __STATIC_INLINE cy_en_rtc_status_t RTC_SetDateAndTimeDirect(uint32_t sec, uint32_t min, uint32_t ho
 288:Generated_Source\PSoC6/RTC.h ****                                                                          uint32_t date, uint32_t mo
 289:Generated_Source\PSoC6/RTC.h **** {
 290:Generated_Source\PSoC6/RTC.h ****     return(Cy_RTC_SetDateAndTimeDirect(sec, min, hour, date, month, year));
 291:Generated_Source\PSoC6/RTC.h **** }
 292:Generated_Source\PSoC6/RTC.h **** 
 293:Generated_Source\PSoC6/RTC.h **** 
 294:Generated_Source\PSoC6/RTC.h **** /*******************************************************************************
 295:Generated_Source\PSoC6/RTC.h **** * Function Name: RTC_SetAlarmDateAndTimeDirect
 296:Generated_Source\PSoC6/RTC.h **** ****************************************************************************//**
 297:Generated_Source\PSoC6/RTC.h **** *
 298:Generated_Source\PSoC6/RTC.h **** * Invokes the Cy_RTC_SetAlarmDateAndTimeDirect() PDL driver function.
 299:Generated_Source\PSoC6/RTC.h **** *
 300:Generated_Source\PSoC6/RTC.h **** *******************************************************************************/
 301:Generated_Source\PSoC6/RTC.h **** 
 302:Generated_Source\PSoC6/RTC.h **** __STATIC_INLINE cy_en_rtc_status_t RTC_SetAlarmDateAndTimeDirect(uint32_t sec, uint32_t min, 
 303:Generated_Source\PSoC6/RTC.h ****                                                                               uint32_t hour, uint32
 304:Generated_Source\PSoC6/RTC.h ****                                                                               uint32_t month, 
 305:Generated_Source\PSoC6/RTC.h ****                                                                               cy_en_rtc_alarm_t ala
 306:Generated_Source\PSoC6/RTC.h **** {
 307:Generated_Source\PSoC6/RTC.h ****     return(Cy_RTC_SetAlarmDateAndTimeDirect(sec, min, hour, date, month, alarmIndex));
 308:Generated_Source\PSoC6/RTC.h **** }
 309:Generated_Source\PSoC6/RTC.h **** 
 310:Generated_Source\PSoC6/RTC.h **** #if(0u != RTC_INITIAL_IRQ_STATUS)
 311:Generated_Source\PSoC6/RTC.h ****     /*******************************************************************************
 312:Generated_Source\PSoC6/RTC.h ****     * Function Name: RTC_Interrupt
 313:Generated_Source\PSoC6/RTC.h ****     ****************************************************************************//**
 314:Generated_Source\PSoC6/RTC.h ****     *
 315:Generated_Source\PSoC6/RTC.h ****     * RTC interrupt handler function. 
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 7


 316:Generated_Source\PSoC6/RTC.h ****     * Invokes the Cy_RTC_Interrupt() PDL driver function.
 317:Generated_Source\PSoC6/RTC.h ****     *
 318:Generated_Source\PSoC6/RTC.h ****     *******************************************************************************/
 319:Generated_Source\PSoC6/RTC.h ****     __STATIC_INLINE void RTC_Interrupt(void)
 320:Generated_Source\PSoC6/RTC.h ****     {
  28              		.loc 1 320 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 08B5     		push	{r3, lr}
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 3, -8
  35              		.cfi_offset 14, -4
 321:Generated_Source\PSoC6/RTC.h ****         Cy_RTC_Interrupt(&RTC_dstConfig, RTC_rtcDstStatus);
  36              		.loc 1 321 0
  37 0002 034B     		ldr	r3, .L3
  38 0004 1978     		ldrb	r1, [r3]	@ zero_extendqisi2
  39 0006 0348     		ldr	r0, .L3+4
  40 0008 FFF7FEFF 		bl	Cy_RTC_Interrupt
  41              	.LVL0:
  42 000c 08BD     		pop	{r3, pc}
  43              	.L4:
  44 000e 00BF     		.align	2
  45              	.L3:
  46 0010 00000000 		.word	.LANCHOR0
  47 0014 00000000 		.word	RTC_dstConfig
  48              		.cfi_endproc
  49              	.LFE183:
  50              		.size	RTC_Interrupt, .-RTC_Interrupt
  51              		.section	.text.RTC_Start,"ax",%progbits
  52              		.align	2
  53              		.global	RTC_Start
  54              		.thumb
  55              		.thumb_func
  56              		.type	RTC_Start, %function
  57              	RTC_Start:
  58              	.LFB191:
  59              		.file 2 "Generated_Source\\PSoC6\\RTC.c"
   1:Generated_Source\PSoC6/RTC.c **** /*******************************************************************************
   2:Generated_Source\PSoC6/RTC.c **** * \file RTC.c
   3:Generated_Source\PSoC6/RTC.c **** * \version 2.0
   4:Generated_Source\PSoC6/RTC.c **** *
   5:Generated_Source\PSoC6/RTC.c **** * This file provides the source code to the API for the RTC Component.
   6:Generated_Source\PSoC6/RTC.c **** *
   7:Generated_Source\PSoC6/RTC.c **** ********************************************************************************
   8:Generated_Source\PSoC6/RTC.c **** * Copyright 2016-2017, Cypress Semiconductor Corporation. All rights reserved.
   9:Generated_Source\PSoC6/RTC.c **** * You may use this file only in accordance with the license, terms, conditions,
  10:Generated_Source\PSoC6/RTC.c **** * disclaimers, and limitations in the end user license agreement accompanying
  11:Generated_Source\PSoC6/RTC.c **** * the software package with which this file was provided.
  12:Generated_Source\PSoC6/RTC.c **** *******************************************************************************/
  13:Generated_Source\PSoC6/RTC.c **** 
  14:Generated_Source\PSoC6/RTC.c **** #include "RTC.h"
  15:Generated_Source\PSoC6/RTC.c **** 
  16:Generated_Source\PSoC6/RTC.c **** /** Indicates whether or not the RTC has been initialized. 
  17:Generated_Source\PSoC6/RTC.c **** *  The variable is initialized to 0 and set to 1 the first time 
  18:Generated_Source\PSoC6/RTC.c **** *  RTC_Start() is called. This allows the Component to 
  19:Generated_Source\PSoC6/RTC.c **** *  restart without reinitialization after the first call to 
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 8


  20:Generated_Source\PSoC6/RTC.c **** *  the RTC_Start() routine.
  21:Generated_Source\PSoC6/RTC.c **** */
  22:Generated_Source\PSoC6/RTC.c **** uint8_t RTC_initVar = 0u;
  23:Generated_Source\PSoC6/RTC.c **** 
  24:Generated_Source\PSoC6/RTC.c **** /** The instance-specific configuration structure. This should be used in the 
  25:Generated_Source\PSoC6/RTC.c **** *  associated RTC_Init() function.
  26:Generated_Source\PSoC6/RTC.c **** */
  27:Generated_Source\PSoC6/RTC.c **** cy_stc_rtc_config_t const RTC_config =
  28:Generated_Source\PSoC6/RTC.c **** {
  29:Generated_Source\PSoC6/RTC.c ****     /* Initiate time and date */
  30:Generated_Source\PSoC6/RTC.c ****     .sec       = RTC_INITIAL_DATE_SEC,
  31:Generated_Source\PSoC6/RTC.c ****     .min       = RTC_INITIAL_DATE_MIN,
  32:Generated_Source\PSoC6/RTC.c ****     .hour      = RTC_INITIAL_DATE_HOUR,
  33:Generated_Source\PSoC6/RTC.c ****     .hrFormat  = RTC_INITIAL_DATE_HOUR_FORMAT,
  34:Generated_Source\PSoC6/RTC.c ****     .dayOfWeek = RTC_INITIAL_DATE_DOW,
  35:Generated_Source\PSoC6/RTC.c ****     .date      = RTC_INITIAL_DATE_DOM,
  36:Generated_Source\PSoC6/RTC.c ****     .month     = RTC_INITIAL_DATE_MONTH,
  37:Generated_Source\PSoC6/RTC.c ****     .year      = RTC_INITIAL_DATE_YEAR,
  38:Generated_Source\PSoC6/RTC.c **** };
  39:Generated_Source\PSoC6/RTC.c **** 
  40:Generated_Source\PSoC6/RTC.c ****     /** RTC_rtcDstStatus variable which is for DST feature and is 
  41:Generated_Source\PSoC6/RTC.c ****     *  called in Cy_RTC_Interrupt() PDL driver function. This variable is 
  42:Generated_Source\PSoC6/RTC.c ****     *  defined as true if DST is enabled and as false if DST is disabled
  43:Generated_Source\PSoC6/RTC.c ****     */
  44:Generated_Source\PSoC6/RTC.c ****     bool RTC_rtcDstStatus = false;
  45:Generated_Source\PSoC6/RTC.c **** 
  46:Generated_Source\PSoC6/RTC.c **** #if(0u != RTC_INITIAL_DST_STATUS)
  47:Generated_Source\PSoC6/RTC.c **** 
  48:Generated_Source\PSoC6/RTC.c ****     /** The instance-specific daylight saving time structure. This should be 
  49:Generated_Source\PSoC6/RTC.c ****     * used in the associated DTS functions.
  50:Generated_Source\PSoC6/RTC.c ****     */
  51:Generated_Source\PSoC6/RTC.c ****     cy_stc_rtc_dst_t const RTC_dstConfig =
  52:Generated_Source\PSoC6/RTC.c ****     {
  53:Generated_Source\PSoC6/RTC.c ****         /* DST Start time */
  54:Generated_Source\PSoC6/RTC.c ****         .startDst.format      = (cy_en_rtc_dst_format_t) RTC_INITIAL_DST_DATE_TYPE,
  55:Generated_Source\PSoC6/RTC.c ****         .startDst.hour        = RTC_INITIAL_DST_START_HRS,
  56:Generated_Source\PSoC6/RTC.c ****         .startDst.dayOfMonth  = RTC_INITIAL_DST_START_DOM,
  57:Generated_Source\PSoC6/RTC.c ****         .startDst.weekOfMonth = RTC_INITIAL_DST_START_WOM,
  58:Generated_Source\PSoC6/RTC.c ****         .startDst.dayOfWeek   = RTC_INITIAL_DST_START_DOW,
  59:Generated_Source\PSoC6/RTC.c ****         .startDst.month       = RTC_INITIAL_DST_START_MONTH,
  60:Generated_Source\PSoC6/RTC.c **** 
  61:Generated_Source\PSoC6/RTC.c ****         /* DST Stop time */
  62:Generated_Source\PSoC6/RTC.c ****         .stopDst.format      = (cy_en_rtc_dst_format_t) RTC_INITIAL_DST_DATE_TYPE,
  63:Generated_Source\PSoC6/RTC.c ****         .stopDst.hour        = RTC_INITIAL_DST_STOP_HRS,
  64:Generated_Source\PSoC6/RTC.c ****         .stopDst.dayOfMonth  = RTC_INITIAL_DST_STOP_DOM,
  65:Generated_Source\PSoC6/RTC.c ****         .stopDst.weekOfMonth = RTC_INITIAL_DST_STOP_WOM,
  66:Generated_Source\PSoC6/RTC.c ****         .stopDst.dayOfWeek   = RTC_INITIAL_DST_STOP_DOW,
  67:Generated_Source\PSoC6/RTC.c ****         .stopDst.month       = RTC_INITIAL_DST_STOP_MONTH,
  68:Generated_Source\PSoC6/RTC.c ****     };
  69:Generated_Source\PSoC6/RTC.c **** #else
  70:Generated_Source\PSoC6/RTC.c **** 
  71:Generated_Source\PSoC6/RTC.c ****     /* Default DST structure in condition that DST is disabled */
  72:Generated_Source\PSoC6/RTC.c ****     cy_stc_rtc_dst_t const RTC_dstConfig;
  73:Generated_Source\PSoC6/RTC.c **** #endif /* (0u != RTC_INITIAL_DST_STATUS) */
  74:Generated_Source\PSoC6/RTC.c **** 
  75:Generated_Source\PSoC6/RTC.c **** 
  76:Generated_Source\PSoC6/RTC.c **** /*******************************************************************************
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 9


  77:Generated_Source\PSoC6/RTC.c **** * Function Name: RTC_Start
  78:Generated_Source\PSoC6/RTC.c **** ****************************************************************************//**
  79:Generated_Source\PSoC6/RTC.c **** *
  80:Generated_Source\PSoC6/RTC.c **** * Optionally calls the RTC_Init() when called the first time and 
  81:Generated_Source\PSoC6/RTC.c **** * configure the RTC as it is set in the customizer. For subsequent 
  82:Generated_Source\PSoC6/RTC.c **** * calls the configuration is left unchanged and the component is just 
  83:Generated_Source\PSoC6/RTC.c **** * configured. Invokes RTC_EnableDstTime() if the DST is enabled.
  84:Generated_Source\PSoC6/RTC.c **** *
  85:Generated_Source\PSoC6/RTC.c **** * \globalvars
  86:Generated_Source\PSoC6/RTC.c **** * \ref RTC_initVar
  87:Generated_Source\PSoC6/RTC.c **** *
  88:Generated_Source\PSoC6/RTC.c **** *******************************************************************************/
  89:Generated_Source\PSoC6/RTC.c **** void RTC_Start(void)
  90:Generated_Source\PSoC6/RTC.c **** {
  60              		.loc 2 90 0
  61              		.cfi_startproc
  62              		@ args = 0, pretend = 0, frame = 0
  63              		@ frame_needed = 0, uses_anonymous_args = 0
  64 0000 08B5     		push	{r3, lr}
  65              		.cfi_def_cfa_offset 8
  66              		.cfi_offset 3, -8
  67              		.cfi_offset 14, -4
  91:Generated_Source\PSoC6/RTC.c ****     #if(0u != RTC_INITIAL_DST_STATUS)
  92:Generated_Source\PSoC6/RTC.c ****         cy_stc_rtc_config_t curTimeAndDate;
  93:Generated_Source\PSoC6/RTC.c ****     #endif /* (0u != RTC_INITIAL_DST_STATUS) */
  94:Generated_Source\PSoC6/RTC.c ****     
  95:Generated_Source\PSoC6/RTC.c ****     if(0u == RTC_initVar)
  68              		.loc 2 95 0
  69 0002 0C4B     		ldr	r3, .L9
  70 0004 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
  71 0006 33B9     		cbnz	r3, .L6
  96:Generated_Source\PSoC6/RTC.c ****     {
  97:Generated_Source\PSoC6/RTC.c ****         #if(0u != RTC_TIME_RESET_ON_START)
  98:Generated_Source\PSoC6/RTC.c **** 
  99:Generated_Source\PSoC6/RTC.c ****             /* Configure the component if power cycle and the external 
 100:Generated_Source\PSoC6/RTC.c ****             *  reset occurred
 101:Generated_Source\PSoC6/RTC.c ****             */
 102:Generated_Source\PSoC6/RTC.c ****             if(Cy_RTC_IsExternalResetOccurred())
 103:Generated_Source\PSoC6/RTC.c ****             {
 104:Generated_Source\PSoC6/RTC.c ****                 (void) Cy_RTC_Init(&RTC_config);
 105:Generated_Source\PSoC6/RTC.c ****             }
 106:Generated_Source\PSoC6/RTC.c ****         #endif /* (0u != RTC_TIME_RESET_ON_START) */
 107:Generated_Source\PSoC6/RTC.c **** 
 108:Generated_Source\PSoC6/RTC.c ****         #if(0u != RTC_INITIAL_IRQ_STATUS)
 109:Generated_Source\PSoC6/RTC.c **** 
 110:Generated_Source\PSoC6/RTC.c ****             /* Hook the interrupt service routine */
 111:Generated_Source\PSoC6/RTC.c ****             #if defined(RTC_RTC_IRQ__INTC_ASSIGNED)
 112:Generated_Source\PSoC6/RTC.c ****                 (void) Cy_SysInt_Init(&RTC_RTC_IRQ_cfg, &RTC_Interrupt);
  72              		.loc 2 112 0
  73 0008 0B49     		ldr	r1, .L9+4
  74 000a 0C48     		ldr	r0, .L9+8
  75 000c FFF7FEFF 		bl	Cy_SysInt_Init
  76              	.LVL1:
 113:Generated_Source\PSoC6/RTC.c ****             #endif /* defined(RTC_RTC_IRQ__INTC_ASSIGNED) */
 114:Generated_Source\PSoC6/RTC.c ****         #endif /* (0u != RTC_INITIAL_IRQ_STATUS) */
 115:Generated_Source\PSoC6/RTC.c **** 
 116:Generated_Source\PSoC6/RTC.c ****         /* The component is configured */
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 10


 117:Generated_Source\PSoC6/RTC.c ****         RTC_initVar = 1u;
  77              		.loc 2 117 0
  78 0010 0122     		movs	r2, #1
  79 0012 084B     		ldr	r3, .L9
  80 0014 5A70     		strb	r2, [r3, #1]
  81              	.L6:
 118:Generated_Source\PSoC6/RTC.c ****     }
 119:Generated_Source\PSoC6/RTC.c **** 
 120:Generated_Source\PSoC6/RTC.c ****     #if(0u != RTC_INITIAL_IRQ_STATUS)
 121:Generated_Source\PSoC6/RTC.c ****         #if defined(RTC_RTC_IRQ__INTC_ASSIGNED)
 122:Generated_Source\PSoC6/RTC.c ****             NVIC_EnableIRQ(RTC_RTC_IRQ_cfg.intrSrc);
  82              		.loc 2 122 0
  83 0016 094B     		ldr	r3, .L9+8
  84 0018 B3F90030 		ldrsh	r3, [r3]
  85              	.LVL2:
  86              	.LBB4:
  87              	.LBB5:
  88              		.file 3 "Generated_Source\\PSoC6\\pdl\\cmsis/include/core_cm4.h"
   1:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**************************************************************************//**
   2:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @file     core_cm4.h
   3:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @version  V5.0.1
   5:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @date     30. January 2017
   6:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
   7:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*
   8:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
   9:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  10:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  12:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * You may obtain a copy of the License at
  15:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  16:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  18:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * limitations under the License.
  23:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  24:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  25:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  27:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  28:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
  30:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  31:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  34:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include <stdint.h>
  35:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  36:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
  37:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  extern "C" {
  38:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
  39:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 11


  40:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
  41:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  44:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  47:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  50:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  53:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  54:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  55:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
  56:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                 CMSIS definitions
  57:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
  58:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
  59:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup Cortex_M4
  60:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
  61:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  62:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  63:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*  CMSIS CM4 definitions */
  64:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  ( 5U)                                  /*!< [31:16] CMSIS HAL mai
  65:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   ( 0U)                                  /*!< [15:0]  CMSIS HAL sub
  66:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  67:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< CMSIS HAL version num
  68:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  69:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  70:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  71:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  72:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  73:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
  74:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined ( __CC_ARM )
  75:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  76:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  77:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
  78:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
  79:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  80:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
  81:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
  82:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
  83:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
  84:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
  85:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  86:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  87:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  88:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  89:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
  90:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
  91:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  92:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
  93:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
  94:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
  95:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
  96:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 12


  97:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  98:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __GNUC__ )
  99:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 100:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 101:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 102:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 103:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 104:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 105:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 106:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 107:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 108:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 109:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 110:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __ICCARM__ )
 111:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __ARMVFP__
 112:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 113:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 114:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 115:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 116:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 117:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 118:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 119:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 120:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 121:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 122:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 123:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 124:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 125:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 126:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 127:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 128:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 129:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 130:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 131:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 132:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 133:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 134:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __TASKING__ )
 135:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __FPU_VFP__
 136:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 137:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 138:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 139:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 140:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 141:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 142:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 143:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 144:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 145:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 146:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __CSMC__ )
 147:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 148:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 149:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 150:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 151:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 152:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 153:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 13


 154:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 155:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 156:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 157:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 158:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 159:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 160:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 161:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 162:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 163:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 164:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
 165:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 166:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 167:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 168:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 169:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 170:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 171:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 172:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 173:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 174:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 175:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  extern "C" {
 176:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 177:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 178:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* check device defines and use defaults */
 179:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 180:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __CM4_REV
 181:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __CM4_REV               0x0000U
 182:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 183:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 184:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 185:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __FPU_PRESENT
 186:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_PRESENT             0U
 187:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 188:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 189:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 190:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __MPU_PRESENT
 191:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __MPU_PRESENT             0U
 192:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 193:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 194:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 195:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 196:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 197:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 198:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 199:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 200:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 201:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 202:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 203:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 204:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 205:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 206:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 207:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 208:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 209:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 210:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 14


 211:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \li to specify the access to peripheral variables.
 212:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 213:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
 214:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 215:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 216:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
 217:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 218:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 219:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 220:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 221:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 222:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* following defines should be used for structure members */
 223:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 224:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 225:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 226:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 227:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group Cortex_M4 */
 228:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 229:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 230:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 231:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
 232:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                 Register Abstraction
 233:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   Core Register contain:
 234:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Register
 235:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core NVIC Register
 236:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SCB Register
 237:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SysTick Register
 238:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Debug Register
 239:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core MPU Register
 240:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core FPU Register
 241:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
 242:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 243:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 244:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 245:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
 246:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 247:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 248:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
 249:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 250:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Core Register type definitions.
 251:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 252:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 253:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 254:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 255:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 256:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 257:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 258:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 259:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 260:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 261:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 262:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 263:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 264:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 265:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 266:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 267:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 15


 268:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 269:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 270:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 271:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } APSR_Type;
 272:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 273:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* APSR Register Definitions */
 274:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 275:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 276:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 277:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 278:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 279:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 280:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 281:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 282:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 283:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 284:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 285:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 286:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 287:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 288:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 289:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 290:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 291:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 292:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 293:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 294:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 295:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 296:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 297:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 298:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 299:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 300:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 301:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 302:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 303:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 304:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } IPSR_Type;
 305:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 306:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* IPSR Register Definitions */
 307:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 308:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 309:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 310:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 311:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 312:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 313:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 314:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 315:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 316:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 317:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 318:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 319:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 320:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 321:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 322:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 323:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 324:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 16


 325:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 326:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 327:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 328:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 329:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 330:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 331:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 332:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } xPSR_Type;
 333:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 334:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* xPSR Register Definitions */
 335:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 336:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 337:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 338:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 339:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 340:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 341:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 342:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 343:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 344:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 345:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 346:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 347:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 348:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 349:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 350:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 351:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 352:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 353:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 354:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 355:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 356:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 357:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 358:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 359:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 360:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 361:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 362:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 363:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 364:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 365:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 366:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 367:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 368:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 369:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 370:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 371:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 372:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 373:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 374:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 375:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 376:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 377:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 378:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 379:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } CONTROL_Type;
 380:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 381:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* CONTROL Register Definitions */
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 17


 382:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 383:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 384:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 385:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 386:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 387:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 388:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 389:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 390:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 391:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 392:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 393:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 394:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 395:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
 396:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 397:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 398:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 399:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 400:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 401:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 402:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 403:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 404:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 405:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 406:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 407:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[24U];
 408:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 409:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RSERVED1[24U];
 410:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 411:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[24U];
 412:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 413:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[24U];
 414:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 415:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[56U];
 416:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 417:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[644U];
 418:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 419:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }  NVIC_Type;
 420:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 421:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 422:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 423:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 424:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 425:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 426:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 427:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 428:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 429:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 430:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 431:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 432:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 433:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 434:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 435:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 436:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 437:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 438:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 18


 439:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 440:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 441:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 442:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 443:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 444:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 445:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 446:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 447:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 448:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 449:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 450:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 451:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 452:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 453:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 454:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 455:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 456:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 457:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 458:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 459:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[5U];
 460:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 461:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SCB_Type;
 462:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 463:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB CPUID Register Definitions */
 464:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 465:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 466:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 467:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 468:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 469:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 470:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 471:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 472:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 473:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 474:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 475:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 476:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 477:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 478:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 479:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 480:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 481:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 482:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 483:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 484:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 485:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 486:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 487:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 488:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 489:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 490:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 491:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 492:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 493:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 494:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 495:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 19


 496:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 497:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 498:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 499:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 500:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 501:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 502:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 503:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 504:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 505:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 506:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 507:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 508:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 509:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 510:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 511:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 512:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 513:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 514:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 515:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 516:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 517:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 518:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 519:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 520:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 521:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 522:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 523:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 524:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 525:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 526:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 527:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 528:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 529:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 530:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 531:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 532:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 533:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 534:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 535:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 536:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB System Control Register Definitions */
 537:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 538:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 539:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 540:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 541:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 542:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 543:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 544:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 545:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 546:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 547:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 548:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 549:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 550:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 551:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 552:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 20


 553:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 554:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 555:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 556:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 557:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 558:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 559:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 560:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 561:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 562:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 563:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 564:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 565:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 566:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 567:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 568:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 569:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 570:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 571:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 572:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 573:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 574:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 575:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 576:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 577:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 578:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 579:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 580:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 581:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 582:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 583:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 584:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 585:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 586:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 587:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 588:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 589:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 590:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 591:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 592:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 593:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 594:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 595:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 596:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 597:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 598:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 599:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 600:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 601:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 602:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 603:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 604:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 605:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 606:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 607:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 608:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 609:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 21


 610:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 611:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 612:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 613:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 614:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 615:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 616:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 617:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 618:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 619:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 620:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 621:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 622:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 623:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 624:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 625:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 626:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 627:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 628:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 629:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 630:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 631:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 632:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 633:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 634:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 635:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 636:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 637:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 638:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 639:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 640:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 641:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 642:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 643:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 644:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 645:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 646:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 647:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 648:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 649:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 650:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 651:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 652:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 653:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 654:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 655:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 656:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 657:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 658:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 659:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 660:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 661:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 662:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 663:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 664:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 665:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 666:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 22


 667:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 668:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 669:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 670:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 671:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 672:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 673:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 674:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 675:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 676:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 677:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 678:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 679:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 680:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 682:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 683:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 684:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 685:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 686:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 687:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 688:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 689:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 690:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 691:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 692:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 693:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 694:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 695:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 696:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 697:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 698:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 699:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 700:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 701:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 702:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 703:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 704:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 705:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 706:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 707:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 708:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 709:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 710:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 711:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 712:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 713:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 714:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 715:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 716:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 717:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 718:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 719:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
 720:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 721:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 722:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SCnSCB_Type;
 723:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 23


 724:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 725:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 726:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 727:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 728:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 729:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 730:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 731:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 732:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 733:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 734:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 735:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 736:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 737:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 738:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 739:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 740:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 741:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 742:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 743:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 744:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 745:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 746:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 747:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 748:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 749:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 750:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 751:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 752:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 753:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 754:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 755:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 756:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 757:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 758:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 759:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 760:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 761:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 762:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 763:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SysTick_Type;
 764:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 765:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 766:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 767:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 768:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 769:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 770:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 771:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 772:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 773:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 774:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 775:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 776:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 777:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 778:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Reload Register Definitions */
 779:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 780:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 24


 781:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 782:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Current Register Definitions */
 783:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 784:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 785:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 786:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 787:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 788:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 789:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 790:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 791:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 792:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 793:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 794:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 795:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 796:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 797:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 798:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 799:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 800:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 801:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 802:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 803:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 804:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 805:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 806:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 807:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 808:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 809:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 810:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 811:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  union
 812:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 813:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 814:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 815:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 816:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 817:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[864U];
 818:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 819:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[15U];
 820:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 821:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[15U];
 822:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 823:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[29U];
 824:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 825:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 826:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 827:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[43U];
 828:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 829:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 830:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[6U];
 831:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 832:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 833:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 834:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 835:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 836:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 837:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 25


 838:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 839:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 840:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 841:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 842:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 843:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } ITM_Type;
 844:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 845:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 846:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 847:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 848:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 849:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 850:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 851:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 852:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 853:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 854:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 855:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 856:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 857:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 858:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 859:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 860:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 861:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 862:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 863:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 864:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 865:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 866:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 867:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 868:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 869:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 870:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 871:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 872:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 873:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 874:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 875:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 876:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 877:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 878:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 879:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 880:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 881:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 882:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 883:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 884:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 885:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 886:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 887:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 888:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 889:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 890:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 891:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 892:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 893:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 894:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 26


 895:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 896:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 897:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 898:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 899:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 900:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 901:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 902:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 903:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 904:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 905:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 906:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 907:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 908:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 909:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 910:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 911:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 912:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 913:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 914:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 915:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 916:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 917:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 918:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 919:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 920:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 921:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 922:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 923:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 924:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 925:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
 926:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 927:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 928:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 929:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[1U];
 930:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 931:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 932:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 933:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[1U];
 934:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 935:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 936:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 937:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } DWT_Type;
 938:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 939:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Control Register Definitions */
 940:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 941:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 942:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 943:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 944:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 945:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 946:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 947:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 948:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 949:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 950:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 951:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 27


 952:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 953:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 954:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 955:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 956:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 957:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 958:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 959:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 960:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 961:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 962:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 963:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 964:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 965:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 966:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 967:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 968:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 969:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 970:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 971:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 972:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 973:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 974:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 975:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 976:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 977:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 978:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 979:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 980:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 981:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 982:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 983:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 984:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 985:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 986:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 987:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 988:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 989:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 990:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 991:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 992:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 993:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 994:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 995:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 996:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 997:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 998:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 999:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1000:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1001:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1002:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1003:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1004:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1005:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1006:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1007:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1008:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 28


1009:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1010:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1011:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1012:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1013:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1014:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1015:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1016:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1017:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1018:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1019:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1020:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1021:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1022:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1023:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1024:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1025:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1026:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1027:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1028:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1029:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1030:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1031:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1032:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1033:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1034:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1035:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1036:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1037:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1038:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1039:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1040:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1041:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1042:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1043:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1044:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1045:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1046:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1047:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1048:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1049:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1050:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1051:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1052:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1053:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1054:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1055:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1056:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1057:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1058:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1059:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1060:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1061:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1062:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1063:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[2U];
1064:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1065:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[55U];
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 29


1066:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1067:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[131U];
1068:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1069:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1070:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1071:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[759U];
1072:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1073:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1074:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1075:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[1U];
1076:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1077:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1078:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1079:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[39U];
1080:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1081:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1082:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED7[8U];
1083:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1084:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1085:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } TPI_Type;
1086:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1087:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1088:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1089:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1090:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1091:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1092:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1093:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1094:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1095:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1096:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1097:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1098:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1099:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1100:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1101:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1102:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1103:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1104:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1105:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1106:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1107:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1108:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1109:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1110:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1111:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1112:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1113:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1114:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1115:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1116:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1117:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1118:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1119:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1120:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1121:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1122:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 30


1123:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1124:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1125:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1126:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1127:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1128:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1129:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1130:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1131:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1132:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1133:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1134:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1135:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1136:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1137:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1138:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1139:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1140:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1141:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1142:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1143:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1144:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1145:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1146:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1147:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1148:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1149:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1150:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1151:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1152:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1153:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1154:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1155:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1156:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1157:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1158:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1159:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1160:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1161:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1162:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1163:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1164:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1165:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1166:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1167:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1168:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1169:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1170:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1171:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1172:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1173:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1174:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1175:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI DEVID Register Definitions */
1176:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1177:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1178:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1179:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 31


1180:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1181:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1182:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1183:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1184:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1185:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1186:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1187:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1188:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1189:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1190:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1191:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1192:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1193:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1194:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1195:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1196:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1197:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1198:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1199:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1200:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1201:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1202:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1203:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1204:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1205:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1206:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1207:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1208:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1209:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1210:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1211:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1212:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1213:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1214:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1215:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1216:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1217:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1218:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1219:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1220:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1221:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1222:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1223:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1224:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1225:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1226:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1227:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1228:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } MPU_Type;
1229:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1230:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Type Register Definitions */
1231:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1232:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1233:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1234:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1235:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1236:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 32


1237:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1238:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1239:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1240:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Control Register Definitions */
1241:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1242:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1243:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1244:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1245:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1246:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1247:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1248:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1249:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1250:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Number Register Definitions */
1251:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1252:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1253:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1254:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1255:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1256:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1257:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1258:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1259:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1260:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1261:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1262:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1263:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1264:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1265:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1266:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1267:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1268:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1269:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1270:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1271:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1272:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1273:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1274:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1275:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1276:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1277:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1278:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1279:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1280:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1281:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1282:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1283:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1284:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1285:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1286:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1287:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1288:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1289:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1290:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1291:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1292:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1293:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 33


1294:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1295:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1296:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1297:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1298:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1299:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1300:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1301:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1302:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1303:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1304:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1305:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1306:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1307:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1308:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1309:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1310:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1311:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
1312:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1313:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1314:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1315:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1316:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1317:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } FPU_Type;
1318:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1319:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1320:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1321:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1322:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1323:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1324:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1325:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1326:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1327:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1328:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1329:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1330:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1331:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1332:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1333:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1334:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1335:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1336:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1337:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1338:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1339:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1340:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1341:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1342:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1343:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1344:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1345:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1346:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1347:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1348:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1349:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1350:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 34


1351:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1352:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1353:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1354:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1355:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1356:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1357:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1358:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1359:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1360:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1361:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1362:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1363:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1364:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1365:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1366:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1367:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1368:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1369:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1370:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1371:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1372:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1373:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1374:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1375:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1376:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1377:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1378:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1379:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1380:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1381:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1382:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1383:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1384:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1385:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1386:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1387:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1388:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1389:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1390:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1391:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1392:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1393:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1394:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1395:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1396:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1397:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1398:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1399:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1400:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1401:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1402:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1403:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1404:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1405:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1406:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1407:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 35


1408:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1409:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1410:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1411:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1412:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1413:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1414:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1415:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1416:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1417:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1418:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1419:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1420:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1421:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } CoreDebug_Type;
1422:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1423:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1424:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1425:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1426:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1427:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1428:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1429:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1430:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1431:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1432:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1433:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1434:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1435:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1436:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1437:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1438:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1439:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1440:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1441:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1442:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1443:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1444:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1445:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1446:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1447:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1448:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1449:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1450:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1451:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1452:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1453:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1454:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1455:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1456:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1457:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1458:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1459:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1460:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1461:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1462:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1463:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1464:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 36


1465:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1466:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1467:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1468:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1469:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1470:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1471:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1472:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1473:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1474:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1475:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1476:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1477:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1478:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1479:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1480:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1481:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1482:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1483:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1484:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1485:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1486:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1487:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1488:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1489:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1490:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1491:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1492:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1493:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1494:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1495:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1496:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1497:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1498:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1499:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1500:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1501:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1502:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1503:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1504:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1505:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1506:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1507:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1508:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1509:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1510:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1511:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
1512:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1513:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1514:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1515:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1516:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1517:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1518:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1519:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1520:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1521:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return           Masked and shifted value.
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 37


1522:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1523:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1524:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1525:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1526:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1527:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1528:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1529:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return           Masked and shifted bit field value.
1530:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1531:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1532:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1533:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1534:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1535:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1536:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1537:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
1538:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1539:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1540:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1541:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1542:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1543:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Memory mapping of Core Hardware */
1544:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1545:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1546:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1547:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1548:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1549:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1550:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1551:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1552:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1553:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1554:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1555:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1556:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1557:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1558:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1559:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1560:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1561:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1562:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1563:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1564:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1565:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
1566:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1567:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1568:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1569:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1570:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} */
1571:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1572:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1573:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1574:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
1575:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                Hardware Abstraction Layer
1576:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   Core Function Interface contains:
1577:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core NVIC Functions
1578:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SysTick Functions
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 38


1579:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Debug Functions
1580:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Register Access Functions
1581:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
1582:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1583:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1584:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1585:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1586:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1587:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1588:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1589:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1590:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1591:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1592:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1593:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1594:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1595:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1596:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1597:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1598:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1599:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
1600:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1601:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
1602:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1603:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1604:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1605:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1606:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1607:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1608:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1609:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1610:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1611:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1612:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1613:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1614:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1615:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1616:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1617:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1618:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1619:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
1620:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1621:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
1622:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1623:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1624:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1625:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1626:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1627:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1628:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1629:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1630:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1631:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Set Priority Grouping
1632:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1633:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1634:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            Only values from 0..7 are used.
1635:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            In case of a conflict between priority grouping and available
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 39


1636:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1637:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1638:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1639:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1640:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1641:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t reg_value;
1642:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1643:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1644:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1645:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1646:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1647:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1648:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
1649:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1650:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1651:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1652:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1653:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1654:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Priority Grouping
1655:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1656:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1657:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1658:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1659:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1660:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1661:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1662:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1663:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1664:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1665:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Enable Interrupt
1666:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1667:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1668:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1669:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1670:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1671:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1672:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
  89              		.loc 3 1672 0
  90 001c 002B     		cmp	r3, #0
  91 001e 08DB     		blt	.L5
1673:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1674:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
  92              		.loc 3 1674 0
  93 0020 5909     		lsrs	r1, r3, #5
  94 0022 03F01F03 		and	r3, r3, #31
  95              	.LVL3:
  96 0026 0122     		movs	r2, #1
  97 0028 02FA03F3 		lsl	r3, r2, r3
  98 002c 044A     		ldr	r2, .L9+12
  99 002e 42F82130 		str	r3, [r2, r1, lsl #2]
 100              	.LVL4:
 101              	.L5:
 102 0032 08BD     		pop	{r3, pc}
 103              	.L10:
 104              		.align	2
 105              	.L9:
 106 0034 00000000 		.word	.LANCHOR0
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 40


 107 0038 00000000 		.word	RTC_Interrupt
 108 003c 00000000 		.word	RTC_RTC_IRQ_cfg
 109 0040 00E100E0 		.word	-536813312
 110              	.LBE5:
 111              	.LBE4:
 112              		.cfi_endproc
 113              	.LFE191:
 114              		.size	RTC_Start, .-RTC_Start
 115              		.comm	RTC_dstConfig,48,4
 116              		.global	RTC_rtcDstStatus
 117              		.global	RTC_config
 118              		.global	RTC_initVar
 119              		.section	.rodata
 120              		.align	2
 121              		.type	RTC_config, %object
 122              		.size	RTC_config, 32
 123              	RTC_config:
 124 0000 00000000 		.word	0
 125 0004 00000000 		.word	0
 126 0008 0E000000 		.word	14
 127 000c 00       		.space	1
 128 000d 00       		.byte	0
 129 000e 0000     		.space	2
 130 0010 04000000 		.word	4
 131 0014 17000000 		.word	23
 132 0018 09000000 		.word	9
 133 001c 14000000 		.word	20
 134              		.bss
 135              		.set	.LANCHOR0,. + 0
 136              		.type	RTC_rtcDstStatus, %object
 137              		.size	RTC_rtcDstStatus, 1
 138              	RTC_rtcDstStatus:
 139 0000 00       		.space	1
 140              		.type	RTC_initVar, %object
 141              		.size	RTC_initVar, 1
 142              	RTC_initVar:
 143 0001 00       		.space	1
 144              		.text
 145              	.Letext0:
 146              		.file 4 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/psoc63/include/cy8c6347bzi_bld53.h"
 147              		.file 5 "c:\\program files (x86)\\cypress\\psoc creator\\4.2\\psoc creator\\import\\gnu\\arm\\5.4.
 148              		.file 6 "c:\\program files (x86)\\cypress\\psoc creator\\4.2\\psoc creator\\import\\gnu\\arm\\5.4.
 149              		.file 7 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/rtc/cy_rtc.h"
 150              		.file 8 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/sysint/cy_sysint.h"
 151              		.file 9 "Generated_Source\\PSoC6\\cyfitter_sysint_cfg.h"
 152              		.section	.debug_info,"",%progbits
 153              	.Ldebug_info0:
 154 0000 D9080000 		.4byte	0x8d9
 155 0004 0400     		.2byte	0x4
 156 0006 00000000 		.4byte	.Ldebug_abbrev0
 157 000a 04       		.byte	0x4
 158 000b 01       		.uleb128 0x1
 159 000c CA0A0000 		.4byte	.LASF229
 160 0010 0C       		.byte	0xc
 161 0011 1E0A0000 		.4byte	.LASF230
 162 0015 9C110000 		.4byte	.LASF231
 163 0019 00000000 		.4byte	.Ldebug_ranges0+0
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 41


 164 001d 00000000 		.4byte	0
 165 0021 00000000 		.4byte	.Ldebug_line0
 166 0025 02       		.uleb128 0x2
 167 0026 02       		.byte	0x2
 168 0027 E6030000 		.4byte	0x3e6
 169 002b 04       		.byte	0x4
 170 002c 24       		.byte	0x24
 171 002d E6030000 		.4byte	0x3e6
 172 0031 03       		.uleb128 0x3
 173 0032 6A040000 		.4byte	.LASF0
 174 0036 71       		.sleb128 -15
 175 0037 03       		.uleb128 0x3
 176 0038 F50F0000 		.4byte	.LASF1
 177 003c 72       		.sleb128 -14
 178 003d 03       		.uleb128 0x3
 179 003e 78100000 		.4byte	.LASF2
 180 0042 73       		.sleb128 -13
 181 0043 03       		.uleb128 0x3
 182 0044 34020000 		.4byte	.LASF3
 183 0048 74       		.sleb128 -12
 184 0049 03       		.uleb128 0x3
 185 004a 97050000 		.4byte	.LASF4
 186 004e 75       		.sleb128 -11
 187 004f 03       		.uleb128 0x3
 188 0050 CB0E0000 		.4byte	.LASF5
 189 0054 76       		.sleb128 -10
 190 0055 03       		.uleb128 0x3
 191 0056 85070000 		.4byte	.LASF6
 192 005a 7B       		.sleb128 -5
 193 005b 03       		.uleb128 0x3
 194 005c A3100000 		.4byte	.LASF7
 195 0060 7C       		.sleb128 -4
 196 0061 03       		.uleb128 0x3
 197 0062 DF050000 		.4byte	.LASF8
 198 0066 7E       		.sleb128 -2
 199 0067 03       		.uleb128 0x3
 200 0068 BA080000 		.4byte	.LASF9
 201 006c 7F       		.sleb128 -1
 202 006d 04       		.uleb128 0x4
 203 006e DC010000 		.4byte	.LASF10
 204 0072 00       		.byte	0
 205 0073 04       		.uleb128 0x4
 206 0074 5C100000 		.4byte	.LASF11
 207 0078 01       		.byte	0x1
 208 0079 04       		.uleb128 0x4
 209 007a 1B000000 		.4byte	.LASF12
 210 007e 02       		.byte	0x2
 211 007f 04       		.uleb128 0x4
 212 0080 840F0000 		.4byte	.LASF13
 213 0084 03       		.byte	0x3
 214 0085 04       		.uleb128 0x4
 215 0086 8C0A0000 		.4byte	.LASF14
 216 008a 04       		.byte	0x4
 217 008b 04       		.uleb128 0x4
 218 008c 36060000 		.4byte	.LASF15
 219 0090 05       		.byte	0x5
 220 0091 04       		.uleb128 0x4
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 42


 221 0092 37080000 		.4byte	.LASF16
 222 0096 06       		.byte	0x6
 223 0097 04       		.uleb128 0x4
 224 0098 700A0000 		.4byte	.LASF17
 225 009c 07       		.byte	0x7
 226 009d 04       		.uleb128 0x4
 227 009e D2130000 		.4byte	.LASF18
 228 00a2 08       		.byte	0x8
 229 00a3 04       		.uleb128 0x4
 230 00a4 18020000 		.4byte	.LASF19
 231 00a8 09       		.byte	0x9
 232 00a9 04       		.uleb128 0x4
 233 00aa 890D0000 		.4byte	.LASF20
 234 00ae 0A       		.byte	0xa
 235 00af 04       		.uleb128 0x4
 236 00b0 D20B0000 		.4byte	.LASF21
 237 00b4 0B       		.byte	0xb
 238 00b5 04       		.uleb128 0x4
 239 00b6 24120000 		.4byte	.LASF22
 240 00ba 0C       		.byte	0xc
 241 00bb 04       		.uleb128 0x4
 242 00bc 8A060000 		.4byte	.LASF23
 243 00c0 0D       		.byte	0xd
 244 00c1 04       		.uleb128 0x4
 245 00c2 69080000 		.4byte	.LASF24
 246 00c6 0E       		.byte	0xe
 247 00c7 04       		.uleb128 0x4
 248 00c8 B9040000 		.4byte	.LASF25
 249 00cc 0F       		.byte	0xf
 250 00cd 04       		.uleb128 0x4
 251 00ce B0120000 		.4byte	.LASF26
 252 00d2 10       		.byte	0x10
 253 00d3 04       		.uleb128 0x4
 254 00d4 95030000 		.4byte	.LASF27
 255 00d8 11       		.byte	0x11
 256 00d9 04       		.uleb128 0x4
 257 00da 8B000000 		.4byte	.LASF28
 258 00de 12       		.byte	0x12
 259 00df 04       		.uleb128 0x4
 260 00e0 D2040000 		.4byte	.LASF29
 261 00e4 13       		.byte	0x13
 262 00e5 04       		.uleb128 0x4
 263 00e6 1A070000 		.4byte	.LASF30
 264 00ea 14       		.byte	0x14
 265 00eb 04       		.uleb128 0x4
 266 00ec FF120000 		.4byte	.LASF31
 267 00f0 15       		.byte	0x15
 268 00f1 04       		.uleb128 0x4
 269 00f2 77000000 		.4byte	.LASF32
 270 00f6 16       		.byte	0x16
 271 00f7 04       		.uleb128 0x4
 272 00f8 EB050000 		.4byte	.LASF33
 273 00fc 17       		.byte	0x17
 274 00fd 04       		.uleb128 0x4
 275 00fe DD000000 		.4byte	.LASF34
 276 0102 18       		.byte	0x18
 277 0103 04       		.uleb128 0x4
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 43


 278 0104 C8100000 		.4byte	.LASF35
 279 0108 19       		.byte	0x19
 280 0109 04       		.uleb128 0x4
 281 010a C3070000 		.4byte	.LASF36
 282 010e 1A       		.byte	0x1a
 283 010f 04       		.uleb128 0x4
 284 0110 D0090000 		.4byte	.LASF37
 285 0114 1B       		.byte	0x1b
 286 0115 04       		.uleb128 0x4
 287 0116 530D0000 		.4byte	.LASF38
 288 011a 1C       		.byte	0x1c
 289 011b 04       		.uleb128 0x4
 290 011c 37010000 		.4byte	.LASF39
 291 0120 1D       		.byte	0x1d
 292 0121 04       		.uleb128 0x4
 293 0122 F9030000 		.4byte	.LASF40
 294 0126 1E       		.byte	0x1e
 295 0127 04       		.uleb128 0x4
 296 0128 52060000 		.4byte	.LASF41
 297 012c 1F       		.byte	0x1f
 298 012d 04       		.uleb128 0x4
 299 012e DB0E0000 		.4byte	.LASF42
 300 0132 20       		.byte	0x20
 301 0133 04       		.uleb128 0x4
 302 0134 31110000 		.4byte	.LASF43
 303 0138 21       		.byte	0x21
 304 0139 04       		.uleb128 0x4
 305 013a EE130000 		.4byte	.LASF44
 306 013e 22       		.byte	0x22
 307 013f 04       		.uleb128 0x4
 308 0140 22130000 		.4byte	.LASF45
 309 0144 23       		.byte	0x23
 310 0145 04       		.uleb128 0x4
 311 0146 53010000 		.4byte	.LASF46
 312 014a 24       		.byte	0x24
 313 014b 04       		.uleb128 0x4
 314 014c 31040000 		.4byte	.LASF47
 315 0150 25       		.byte	0x25
 316 0151 04       		.uleb128 0x4
 317 0152 20140000 		.4byte	.LASF48
 318 0156 26       		.byte	0x26
 319 0157 04       		.uleb128 0x4
 320 0158 130F0000 		.4byte	.LASF49
 321 015c 27       		.byte	0x27
 322 015d 04       		.uleb128 0x4
 323 015e 69110000 		.4byte	.LASF50
 324 0162 28       		.byte	0x28
 325 0163 04       		.uleb128 0x4
 326 0164 08010000 		.4byte	.LASF51
 327 0168 29       		.byte	0x29
 328 0169 04       		.uleb128 0x4
 329 016a B3050000 		.4byte	.LASF52
 330 016e 2A       		.byte	0x2a
 331 016f 04       		.uleb128 0x4
 332 0170 04060000 		.4byte	.LASF53
 333 0174 2B       		.byte	0x2b
 334 0175 04       		.uleb128 0x4
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 44


 335 0176 CA0F0000 		.4byte	.LASF54
 336 017a 2C       		.byte	0x2c
 337 017b 04       		.uleb128 0x4
 338 017c 560A0000 		.4byte	.LASF55
 339 0180 2D       		.byte	0x2d
 340 0181 04       		.uleb128 0x4
 341 0182 37000000 		.4byte	.LASF56
 342 0186 2E       		.byte	0x2e
 343 0187 04       		.uleb128 0x4
 344 0188 2E100000 		.4byte	.LASF57
 345 018c 2F       		.byte	0x2f
 346 018d 04       		.uleb128 0x4
 347 018e 5D050000 		.4byte	.LASF58
 348 0192 30       		.byte	0x30
 349 0193 04       		.uleb128 0x4
 350 0194 B5100000 		.4byte	.LASF59
 351 0198 31       		.byte	0x31
 352 0199 04       		.uleb128 0x4
 353 019a 94120000 		.4byte	.LASF60
 354 019e 32       		.byte	0x32
 355 019f 04       		.uleb128 0x4
 356 01a0 A0000000 		.4byte	.LASF61
 357 01a4 33       		.byte	0x33
 358 01a5 04       		.uleb128 0x4
 359 01a6 3E030000 		.4byte	.LASF62
 360 01aa 34       		.byte	0x34
 361 01ab 04       		.uleb128 0x4
 362 01ac B60B0000 		.4byte	.LASF63
 363 01b0 35       		.byte	0x35
 364 01b1 04       		.uleb128 0x4
 365 01b2 9D040000 		.4byte	.LASF64
 366 01b6 36       		.byte	0x36
 367 01b7 04       		.uleb128 0x4
 368 01b8 87100000 		.4byte	.LASF65
 369 01bc 37       		.byte	0x37
 370 01bd 04       		.uleb128 0x4
 371 01be 21050000 		.4byte	.LASF66
 372 01c2 38       		.byte	0x38
 373 01c3 04       		.uleb128 0x4
 374 01c4 5B130000 		.4byte	.LASF67
 375 01c8 39       		.byte	0x39
 376 01c9 04       		.uleb128 0x4
 377 01ca 85090000 		.4byte	.LASF68
 378 01ce 3A       		.byte	0x3a
 379 01cf 04       		.uleb128 0x4
 380 01d0 C70C0000 		.4byte	.LASF69
 381 01d4 3B       		.byte	0x3b
 382 01d5 04       		.uleb128 0x4
 383 01d6 86080000 		.4byte	.LASF70
 384 01da 3C       		.byte	0x3c
 385 01db 04       		.uleb128 0x4
 386 01dc 1C0D0000 		.4byte	.LASF71
 387 01e0 3D       		.byte	0x3d
 388 01e1 04       		.uleb128 0x4
 389 01e2 670F0000 		.4byte	.LASF72
 390 01e6 3E       		.byte	0x3e
 391 01e7 04       		.uleb128 0x4
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 45


 392 01e8 A80A0000 		.4byte	.LASF73
 393 01ec 3F       		.byte	0x3f
 394 01ed 04       		.uleb128 0x4
 395 01ee 19060000 		.4byte	.LASF74
 396 01f2 40       		.byte	0x40
 397 01f3 04       		.uleb128 0x4
 398 01f4 1A080000 		.4byte	.LASF75
 399 01f8 41       		.byte	0x41
 400 01f9 04       		.uleb128 0x4
 401 01fa 940C0000 		.4byte	.LASF76
 402 01fe 42       		.byte	0x42
 403 01ff 04       		.uleb128 0x4
 404 0200 F70E0000 		.4byte	.LASF77
 405 0204 43       		.byte	0x43
 406 0205 04       		.uleb128 0x4
 407 0206 4D110000 		.4byte	.LASF78
 408 020a 44       		.byte	0x44
 409 020b 04       		.uleb128 0x4
 410 020c 1C0E0000 		.4byte	.LASF79
 411 0210 45       		.byte	0x45
 412 0211 04       		.uleb128 0x4
 413 0212 C7080000 		.4byte	.LASF80
 414 0216 46       		.byte	0x46
 415 0217 04       		.uleb128 0x4
 416 0218 020A0000 		.4byte	.LASF81
 417 021c 47       		.byte	0x47
 418 021d 04       		.uleb128 0x4
 419 021e 3F130000 		.4byte	.LASF82
 420 0222 48       		.byte	0x48
 421 0223 04       		.uleb128 0x4
 422 0224 15040000 		.4byte	.LASF83
 423 0228 49       		.byte	0x49
 424 0229 04       		.uleb128 0x4
 425 022a 4E040000 		.4byte	.LASF84
 426 022e 4A       		.byte	0x4a
 427 022f 04       		.uleb128 0x4
 428 0230 22030000 		.4byte	.LASF85
 429 0234 4B       		.byte	0x4b
 430 0235 04       		.uleb128 0x4
 431 0236 E2120000 		.4byte	.LASF86
 432 023a 4C       		.byte	0x4c
 433 023b 04       		.uleb128 0x4
 434 023c E30C0000 		.4byte	.LASF87
 435 0240 4D       		.byte	0x4d
 436 0241 04       		.uleb128 0x4
 437 0242 77120000 		.4byte	.LASF88
 438 0246 4E       		.byte	0x4e
 439 0247 04       		.uleb128 0x4
 440 0248 D2060000 		.4byte	.LASF89
 441 024c 4F       		.byte	0x4f
 442 024d 04       		.uleb128 0x4
 443 024e E3080000 		.4byte	.LASF90
 444 0252 50       		.byte	0x50
 445 0253 04       		.uleb128 0x4
 446 0254 7D0B0000 		.4byte	.LASF91
 447 0258 51       		.byte	0x51
 448 0259 04       		.uleb128 0x4
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 46


 449 025a 67070000 		.4byte	.LASF92
 450 025e 52       		.byte	0x52
 451 025f 04       		.uleb128 0x4
 452 0260 04030000 		.4byte	.LASF93
 453 0264 53       		.byte	0x53
 454 0265 04       		.uleb128 0x4
 455 0266 A5020000 		.4byte	.LASF94
 456 026a 54       		.byte	0x54
 457 026b 04       		.uleb128 0x4
 458 026c E9070000 		.4byte	.LASF95
 459 0270 55       		.byte	0x55
 460 0271 04       		.uleb128 0x4
 461 0272 B2130000 		.4byte	.LASF96
 462 0276 56       		.byte	0x56
 463 0277 04       		.uleb128 0x4
 464 0278 F8010000 		.4byte	.LASF97
 465 027c 57       		.byte	0x57
 466 027d 04       		.uleb128 0x4
 467 027e D70D0000 		.4byte	.LASF98
 468 0282 58       		.byte	0x58
 469 0283 04       		.uleb128 0x4
 470 0284 3D050000 		.4byte	.LASF99
 471 0288 59       		.byte	0x59
 472 0289 04       		.uleb128 0x4
 473 028a C8120000 		.4byte	.LASF100
 474 028e 5A       		.byte	0x5a
 475 028f 04       		.uleb128 0x4
 476 0290 36070000 		.4byte	.LASF101
 477 0294 5B       		.byte	0x5b
 478 0295 04       		.uleb128 0x4
 479 0296 20090000 		.4byte	.LASF102
 480 029a 5C       		.byte	0x5c
 481 029b 04       		.uleb128 0x4
 482 029c 270C0000 		.4byte	.LASF103
 483 02a0 5D       		.byte	0x5d
 484 02a1 04       		.uleb128 0x4
 485 02a2 4C000000 		.4byte	.LASF104
 486 02a6 5E       		.byte	0x5e
 487 02a7 04       		.uleb128 0x4
 488 02a8 EA020000 		.4byte	.LASF105
 489 02ac 5F       		.byte	0x5f
 490 02ad 04       		.uleb128 0x4
 491 02ae 72050000 		.4byte	.LASF106
 492 02b2 60       		.byte	0x60
 493 02b3 04       		.uleb128 0x4
 494 02b4 380E0000 		.4byte	.LASF107
 495 02b8 61       		.byte	0x61
 496 02b9 04       		.uleb128 0x4
 497 02ba BC030000 		.4byte	.LASF108
 498 02be 62       		.byte	0x62
 499 02bf 04       		.uleb128 0x4
 500 02c0 700C0000 		.4byte	.LASF109
 501 02c4 63       		.byte	0x63
 502 02c5 04       		.uleb128 0x4
 503 02c6 B10E0000 		.4byte	.LASF110
 504 02ca 64       		.byte	0x64
 505 02cb 04       		.uleb128 0x4
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 47


 506 02cc 17110000 		.4byte	.LASF111
 507 02d0 65       		.byte	0x65
 508 02d1 04       		.uleb128 0x4
 509 02d2 98130000 		.4byte	.LASF112
 510 02d6 66       		.byte	0x66
 511 02d7 04       		.uleb128 0x4
 512 02d8 A9070000 		.4byte	.LASF113
 513 02dc 67       		.byte	0x67
 514 02dd 04       		.uleb128 0x4
 515 02de B6090000 		.4byte	.LASF114
 516 02e2 68       		.byte	0x68
 517 02e3 04       		.uleb128 0x4
 518 02e4 390D0000 		.4byte	.LASF115
 519 02e8 69       		.byte	0x69
 520 02e9 04       		.uleb128 0x4
 521 02ea 1D010000 		.4byte	.LASF116
 522 02ee 6A       		.byte	0x6a
 523 02ef 04       		.uleb128 0x4
 524 02f0 DF030000 		.4byte	.LASF117
 525 02f4 6B       		.byte	0x6b
 526 02f5 04       		.uleb128 0x4
 527 02f6 C1010000 		.4byte	.LASF118
 528 02fa 6C       		.byte	0x6c
 529 02fb 04       		.uleb128 0x4
 530 02fc 7D040000 		.4byte	.LASF119
 531 0300 6D       		.byte	0x6d
 532 0301 04       		.uleb128 0x4
 533 0302 B7060000 		.4byte	.LASF120
 534 0306 6E       		.byte	0x6e
 535 0307 04       		.uleb128 0x4
 536 0308 3A090000 		.4byte	.LASF121
 537 030c 6F       		.byte	0x6f
 538 030d 04       		.uleb128 0x4
 539 030e D2110000 		.4byte	.LASF122
 540 0312 70       		.byte	0x70
 541 0313 04       		.uleb128 0x4
 542 0314 00000000 		.4byte	.LASF123
 543 0318 71       		.byte	0x71
 544 0319 04       		.uleb128 0x4
 545 031a 8A020000 		.4byte	.LASF124
 546 031e 72       		.byte	0x72
 547 031f 04       		.uleb128 0x4
 548 0320 3B0A0000 		.4byte	.LASF125
 549 0324 73       		.byte	0x73
 550 0325 04       		.uleb128 0x4
 551 0326 010E0000 		.4byte	.LASF126
 552 032a 74       		.byte	0x74
 553 032b 04       		.uleb128 0x4
 554 032c 13100000 		.4byte	.LASF127
 555 0330 75       		.byte	0x75
 556 0331 04       		.uleb128 0x4
 557 0332 410C0000 		.4byte	.LASF128
 558 0336 76       		.byte	0x76
 559 0337 04       		.uleb128 0x4
 560 0338 8D0E0000 		.4byte	.LASF129
 561 033c 77       		.byte	0x77
 562 033d 04       		.uleb128 0x4
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 48


 563 033e FC100000 		.4byte	.LASF130
 564 0342 78       		.byte	0x78
 565 0343 04       		.uleb128 0x4
 566 0344 00090000 		.4byte	.LASF131
 567 0348 79       		.byte	0x79
 568 0349 04       		.uleb128 0x4
 569 034a 70010000 		.4byte	.LASF132
 570 034e 7A       		.byte	0x7a
 571 034f 04       		.uleb128 0x4
 572 0350 F2000000 		.4byte	.LASF133
 573 0354 7B       		.byte	0x7b
 574 0355 04       		.uleb128 0x4
 575 0356 74060000 		.4byte	.LASF134
 576 035a 7C       		.byte	0x7c
 577 035b 04       		.uleb128 0x4
 578 035c 53080000 		.4byte	.LASF135
 579 0360 7D       		.byte	0x7d
 580 0361 04       		.uleb128 0x4
 581 0362 86110000 		.4byte	.LASF136
 582 0366 7E       		.byte	0x7e
 583 0367 04       		.uleb128 0x4
 584 0368 0A140000 		.4byte	.LASF137
 585 036c 7F       		.byte	0x7f
 586 036d 04       		.uleb128 0x4
 587 036e 63020000 		.4byte	.LASF138
 588 0372 80       		.byte	0x80
 589 0373 04       		.uleb128 0x4
 590 0374 EC090000 		.4byte	.LASF139
 591 0378 81       		.byte	0x81
 592 0379 04       		.uleb128 0x4
 593 037a A60D0000 		.4byte	.LASF140
 594 037e 82       		.byte	0x82
 595 037f 04       		.uleb128 0x4
 596 0380 DF0F0000 		.4byte	.LASF141
 597 0384 83       		.byte	0x83
 598 0385 04       		.uleb128 0x4
 599 0386 6E090000 		.4byte	.LASF142
 600 038a 84       		.byte	0x84
 601 038b 04       		.uleb128 0x4
 602 038c B00C0000 		.4byte	.LASF143
 603 0390 85       		.byte	0x85
 604 0391 04       		.uleb128 0x4
 605 0392 BC000000 		.4byte	.LASF144
 606 0396 86       		.byte	0x86
 607 0397 04       		.uleb128 0x4
 608 0398 5A030000 		.4byte	.LASF145
 609 039c 87       		.byte	0x87
 610 039d 04       		.uleb128 0x4
 611 039e C8050000 		.4byte	.LASF146
 612 03a2 88       		.byte	0x88
 613 03a3 04       		.uleb128 0x4
 614 03a4 6C0E0000 		.4byte	.LASF147
 615 03a8 89       		.byte	0x89
 616 03a9 04       		.uleb128 0x4
 617 03aa A00F0000 		.4byte	.LASF148
 618 03ae 8A       		.byte	0x8a
 619 03af 04       		.uleb128 0x4
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 49


 620 03b0 06050000 		.4byte	.LASF149
 621 03b4 8B       		.byte	0x8b
 622 03b5 04       		.uleb128 0x4
 623 03b6 300F0000 		.4byte	.LASF150
 624 03ba 8C       		.byte	0x8c
 625 03bb 04       		.uleb128 0x4
 626 03bc 41120000 		.4byte	.LASF151
 627 03c0 8D       		.byte	0x8d
 628 03c1 04       		.uleb128 0x4
 629 03c2 08120000 		.4byte	.LASF152
 630 03c6 8E       		.byte	0x8e
 631 03c7 04       		.uleb128 0x4
 632 03c8 9A0B0000 		.4byte	.LASF153
 633 03cc 8F       		.byte	0x8f
 634 03cd 04       		.uleb128 0x4
 635 03ce 50070000 		.4byte	.LASF154
 636 03d2 90       		.byte	0x90
 637 03d3 04       		.uleb128 0x4
 638 03d4 AB010000 		.4byte	.LASF155
 639 03d8 91       		.byte	0x91
 640 03d9 04       		.uleb128 0x4
 641 03da 4A020000 		.4byte	.LASF156
 642 03de 92       		.byte	0x92
 643 03df 04       		.uleb128 0x4
 644 03e0 BC0D0000 		.4byte	.LASF157
 645 03e4 F0       		.byte	0xf0
 646 03e5 00       		.byte	0
 647 03e6 05       		.uleb128 0x5
 648 03e7 02       		.byte	0x2
 649 03e8 05       		.byte	0x5
 650 03e9 CD0D0000 		.4byte	.LASF158
 651 03ed 06       		.uleb128 0x6
 652 03ee ED110000 		.4byte	.LASF160
 653 03f2 04       		.byte	0x4
 654 03f3 F4       		.byte	0xf4
 655 03f4 25000000 		.4byte	0x25
 656 03f8 05       		.uleb128 0x5
 657 03f9 01       		.byte	0x1
 658 03fa 06       		.byte	0x6
 659 03fb CF020000 		.4byte	.LASF159
 660 03ff 06       		.uleb128 0x6
 661 0400 D3000000 		.4byte	.LASF161
 662 0404 05       		.byte	0x5
 663 0405 1D       		.byte	0x1d
 664 0406 0A040000 		.4byte	0x40a
 665 040a 05       		.uleb128 0x5
 666 040b 01       		.byte	0x1
 667 040c 08       		.byte	0x8
 668 040d 0E0D0000 		.4byte	.LASF162
 669 0411 05       		.uleb128 0x5
 670 0412 02       		.byte	0x2
 671 0413 07       		.byte	0x7
 672 0414 91070000 		.4byte	.LASF163
 673 0418 06       		.uleb128 0x6
 674 0419 09100000 		.4byte	.LASF164
 675 041d 05       		.byte	0x5
 676 041e 3F       		.byte	0x3f
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 50


 677 041f 23040000 		.4byte	0x423
 678 0423 05       		.uleb128 0x5
 679 0424 04       		.byte	0x4
 680 0425 05       		.byte	0x5
 681 0426 D6030000 		.4byte	.LASF165
 682 042a 06       		.uleb128 0x6
 683 042b 8C050000 		.4byte	.LASF166
 684 042f 05       		.byte	0x5
 685 0430 41       		.byte	0x41
 686 0431 35040000 		.4byte	0x435
 687 0435 05       		.uleb128 0x5
 688 0436 04       		.byte	0x4
 689 0437 07       		.byte	0x7
 690 0438 03070000 		.4byte	.LASF167
 691 043c 05       		.uleb128 0x5
 692 043d 08       		.byte	0x8
 693 043e 05       		.byte	0x5
 694 043f C1020000 		.4byte	.LASF168
 695 0443 05       		.uleb128 0x5
 696 0444 08       		.byte	0x8
 697 0445 07       		.byte	0x7
 698 0446 94010000 		.4byte	.LASF169
 699 044a 07       		.uleb128 0x7
 700 044b 04       		.byte	0x4
 701 044c 05       		.byte	0x5
 702 044d 696E7400 		.ascii	"int\000"
 703 0451 05       		.uleb128 0x5
 704 0452 04       		.byte	0x4
 705 0453 07       		.byte	0x7
 706 0454 7C0D0000 		.4byte	.LASF170
 707 0458 06       		.uleb128 0x6
 708 0459 1C120000 		.4byte	.LASF171
 709 045d 06       		.byte	0x6
 710 045e 18       		.byte	0x18
 711 045f FF030000 		.4byte	0x3ff
 712 0463 06       		.uleb128 0x6
 713 0464 060D0000 		.4byte	.LASF172
 714 0468 06       		.byte	0x6
 715 0469 2C       		.byte	0x2c
 716 046a 18040000 		.4byte	0x418
 717 046e 06       		.uleb128 0x6
 718 046f A80E0000 		.4byte	.LASF173
 719 0473 06       		.byte	0x6
 720 0474 30       		.byte	0x30
 721 0475 2A040000 		.4byte	0x42a
 722 0479 08       		.uleb128 0x8
 723 047a 040E     		.2byte	0xe04
 724 047c 03       		.byte	0x3
 725 047d 9401     		.2byte	0x194
 726 047f 35050000 		.4byte	0x535
 727 0483 09       		.uleb128 0x9
 728 0484 98040000 		.4byte	.LASF174
 729 0488 03       		.byte	0x3
 730 0489 9601     		.2byte	0x196
 731 048b 51050000 		.4byte	0x551
 732 048f 00       		.byte	0
 733 0490 09       		.uleb128 0x9
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 51


 734 0491 590E0000 		.4byte	.LASF175
 735 0495 03       		.byte	0x3
 736 0496 9701     		.2byte	0x197
 737 0498 56050000 		.4byte	0x556
 738 049c 20       		.byte	0x20
 739 049d 09       		.uleb128 0x9
 740 049e 6B0A0000 		.4byte	.LASF176
 741 04a2 03       		.byte	0x3
 742 04a3 9801     		.2byte	0x198
 743 04a5 66050000 		.4byte	0x566
 744 04a9 80       		.byte	0x80
 745 04aa 09       		.uleb128 0x9
 746 04ab 58120000 		.4byte	.LASF177
 747 04af 03       		.byte	0x3
 748 04b0 9901     		.2byte	0x199
 749 04b2 56050000 		.4byte	0x556
 750 04b6 A0       		.byte	0xa0
 751 04b7 0A       		.uleb128 0xa
 752 04b8 85020000 		.4byte	.LASF178
 753 04bc 03       		.byte	0x3
 754 04bd 9A01     		.2byte	0x19a
 755 04bf 6B050000 		.4byte	0x56b
 756 04c3 0001     		.2byte	0x100
 757 04c5 0A       		.uleb128 0xa
 758 04c6 5C0C0000 		.4byte	.LASF179
 759 04ca 03       		.byte	0x3
 760 04cb 9B01     		.2byte	0x19b
 761 04cd 56050000 		.4byte	0x556
 762 04d1 2001     		.2byte	0x120
 763 04d3 0A       		.uleb128 0xa
 764 04d4 15070000 		.4byte	.LASF180
 765 04d8 03       		.byte	0x3
 766 04d9 9C01     		.2byte	0x19c
 767 04db 70050000 		.4byte	0x570
 768 04df 8001     		.2byte	0x180
 769 04e1 0A       		.uleb128 0xa
 770 04e2 660C0000 		.4byte	.LASF181
 771 04e6 03       		.byte	0x3
 772 04e7 9D01     		.2byte	0x19d
 773 04e9 56050000 		.4byte	0x556
 774 04ed A001     		.2byte	0x1a0
 775 04ef 0A       		.uleb128 0xa
 776 04f0 B1090000 		.4byte	.LASF182
 777 04f4 03       		.byte	0x3
 778 04f5 9E01     		.2byte	0x19e
 779 04f7 75050000 		.4byte	0x575
 780 04fb 0002     		.2byte	0x200
 781 04fd 0A       		.uleb128 0xa
 782 04fe 830E0000 		.4byte	.LASF183
 783 0502 03       		.byte	0x3
 784 0503 9F01     		.2byte	0x19f
 785 0505 7A050000 		.4byte	0x57a
 786 0509 2002     		.2byte	0x220
 787 050b 0B       		.uleb128 0xb
 788 050c 495000   		.ascii	"IP\000"
 789 050f 03       		.byte	0x3
 790 0510 A001     		.2byte	0x1a0
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 52


 791 0512 9F050000 		.4byte	0x59f
 792 0516 0003     		.2byte	0x300
 793 0518 0A       		.uleb128 0xa
 794 0519 8A0C0000 		.4byte	.LASF184
 795 051d 03       		.byte	0x3
 796 051e A101     		.2byte	0x1a1
 797 0520 A4050000 		.4byte	0x5a4
 798 0524 F003     		.2byte	0x3f0
 799 0526 0A       		.uleb128 0xa
 800 0527 61120000 		.4byte	.LASF185
 801 052b 03       		.byte	0x3
 802 052c A201     		.2byte	0x1a2
 803 052e 4C050000 		.4byte	0x54c
 804 0532 000E     		.2byte	0xe00
 805 0534 00       		.byte	0
 806 0535 0C       		.uleb128 0xc
 807 0536 4C050000 		.4byte	0x54c
 808 053a 45050000 		.4byte	0x545
 809 053e 0D       		.uleb128 0xd
 810 053f 45050000 		.4byte	0x545
 811 0543 07       		.byte	0x7
 812 0544 00       		.byte	0
 813 0545 05       		.uleb128 0x5
 814 0546 04       		.byte	0x4
 815 0547 07       		.byte	0x7
 816 0548 65090000 		.4byte	.LASF186
 817 054c 0E       		.uleb128 0xe
 818 054d 6E040000 		.4byte	0x46e
 819 0551 0E       		.uleb128 0xe
 820 0552 35050000 		.4byte	0x535
 821 0556 0C       		.uleb128 0xc
 822 0557 6E040000 		.4byte	0x46e
 823 055b 66050000 		.4byte	0x566
 824 055f 0D       		.uleb128 0xd
 825 0560 45050000 		.4byte	0x545
 826 0564 17       		.byte	0x17
 827 0565 00       		.byte	0
 828 0566 0E       		.uleb128 0xe
 829 0567 35050000 		.4byte	0x535
 830 056b 0E       		.uleb128 0xe
 831 056c 35050000 		.4byte	0x535
 832 0570 0E       		.uleb128 0xe
 833 0571 35050000 		.4byte	0x535
 834 0575 0E       		.uleb128 0xe
 835 0576 35050000 		.4byte	0x535
 836 057a 0C       		.uleb128 0xc
 837 057b 6E040000 		.4byte	0x46e
 838 057f 8A050000 		.4byte	0x58a
 839 0583 0D       		.uleb128 0xd
 840 0584 45050000 		.4byte	0x545
 841 0588 37       		.byte	0x37
 842 0589 00       		.byte	0
 843 058a 0C       		.uleb128 0xc
 844 058b 9A050000 		.4byte	0x59a
 845 058f 9A050000 		.4byte	0x59a
 846 0593 0D       		.uleb128 0xd
 847 0594 45050000 		.4byte	0x545
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 53


 848 0598 EF       		.byte	0xef
 849 0599 00       		.byte	0
 850 059a 0E       		.uleb128 0xe
 851 059b 58040000 		.4byte	0x458
 852 059f 0E       		.uleb128 0xe
 853 05a0 8A050000 		.4byte	0x58a
 854 05a4 0C       		.uleb128 0xc
 855 05a5 6E040000 		.4byte	0x46e
 856 05a9 B5050000 		.4byte	0x5b5
 857 05ad 0F       		.uleb128 0xf
 858 05ae 45050000 		.4byte	0x545
 859 05b2 8302     		.2byte	0x283
 860 05b4 00       		.byte	0
 861 05b5 10       		.uleb128 0x10
 862 05b6 F70D0000 		.4byte	.LASF187
 863 05ba 03       		.byte	0x3
 864 05bb A301     		.2byte	0x1a3
 865 05bd 79040000 		.4byte	0x479
 866 05c1 05       		.uleb128 0x5
 867 05c2 08       		.byte	0x8
 868 05c3 04       		.byte	0x4
 869 05c4 4B0F0000 		.4byte	.LASF188
 870 05c8 05       		.uleb128 0x5
 871 05c9 01       		.byte	0x1
 872 05ca 08       		.byte	0x8
 873 05cb 570F0000 		.4byte	.LASF189
 874 05cf 05       		.uleb128 0x5
 875 05d0 04       		.byte	0x4
 876 05d1 04       		.byte	0x4
 877 05d2 B00B0000 		.4byte	.LASF190
 878 05d6 05       		.uleb128 0x5
 879 05d7 08       		.byte	0x8
 880 05d8 04       		.byte	0x4
 881 05d9 EE040000 		.4byte	.LASF191
 882 05dd 11       		.uleb128 0x11
 883 05de 01       		.byte	0x1
 884 05df 0A040000 		.4byte	0x40a
 885 05e3 07       		.byte	0x7
 886 05e4 5C01     		.2byte	0x15c
 887 05e6 F7050000 		.4byte	0x5f7
 888 05ea 04       		.uleb128 0x4
 889 05eb A7060000 		.4byte	.LASF192
 890 05ef 00       		.byte	0
 891 05f0 04       		.uleb128 0x4
 892 05f1 050C0000 		.4byte	.LASF193
 893 05f5 01       		.byte	0x1
 894 05f6 00       		.byte	0
 895 05f7 10       		.uleb128 0x10
 896 05f8 01080000 		.4byte	.LASF194
 897 05fc 07       		.byte	0x7
 898 05fd 5F01     		.2byte	0x15f
 899 05ff DD050000 		.4byte	0x5dd
 900 0603 11       		.uleb128 0x11
 901 0604 01       		.byte	0x1
 902 0605 0A040000 		.4byte	0x40a
 903 0609 07       		.byte	0x7
 904 060a 6A01     		.2byte	0x16a
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 54


 905 060c 1D060000 		.4byte	0x61d
 906 0610 04       		.uleb128 0x4
 907 0611 84130000 		.4byte	.LASF195
 908 0615 00       		.byte	0
 909 0616 04       		.uleb128 0x4
 910 0617 AB030000 		.4byte	.LASF196
 911 061b 01       		.byte	0x1
 912 061c 00       		.byte	0
 913 061d 10       		.uleb128 0x10
 914 061e A3080000 		.4byte	.LASF197
 915 0622 07       		.byte	0x7
 916 0623 6D01     		.2byte	0x16d
 917 0625 03060000 		.4byte	0x603
 918 0629 11       		.uleb128 0x11
 919 062a 01       		.byte	0x1
 920 062b 0A040000 		.4byte	0x40a
 921 062f 07       		.byte	0x7
 922 0630 7101     		.2byte	0x171
 923 0632 43060000 		.4byte	0x643
 924 0636 04       		.uleb128 0x4
 925 0637 43100000 		.4byte	.LASF198
 926 063b 00       		.byte	0
 927 063c 04       		.uleb128 0x4
 928 063d DF070000 		.4byte	.LASF199
 929 0641 01       		.byte	0x1
 930 0642 00       		.byte	0
 931 0643 10       		.uleb128 0x10
 932 0644 150C0000 		.4byte	.LASF200
 933 0648 07       		.byte	0x7
 934 0649 7401     		.2byte	0x174
 935 064b 29060000 		.4byte	0x629
 936 064f 12       		.uleb128 0x12
 937 0650 B80F0000 		.4byte	.LASF232
 938 0654 20       		.byte	0x20
 939 0655 07       		.byte	0x7
 940 0656 8C01     		.2byte	0x18c
 941 0658 D2060000 		.4byte	0x6d2
 942 065c 13       		.uleb128 0x13
 943 065d 73656300 		.ascii	"sec\000"
 944 0661 07       		.byte	0x7
 945 0662 8F01     		.2byte	0x18f
 946 0664 6E040000 		.4byte	0x46e
 947 0668 00       		.byte	0
 948 0669 13       		.uleb128 0x13
 949 066a 6D696E00 		.ascii	"min\000"
 950 066e 07       		.byte	0x7
 951 066f 9001     		.2byte	0x190
 952 0671 6E040000 		.4byte	0x46e
 953 0675 04       		.byte	0x4
 954 0676 09       		.uleb128 0x9
 955 0677 C50A0000 		.4byte	.LASF201
 956 067b 07       		.byte	0x7
 957 067c 9101     		.2byte	0x191
 958 067e 6E040000 		.4byte	0x46e
 959 0682 08       		.byte	0x8
 960 0683 09       		.uleb128 0x9
 961 0684 57100000 		.4byte	.LASF202
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 55


 962 0688 07       		.byte	0x7
 963 0689 9401     		.2byte	0x194
 964 068b 43060000 		.4byte	0x643
 965 068f 0C       		.byte	0xc
 966 0690 09       		.uleb128 0x9
 967 0691 630E0000 		.4byte	.LASF203
 968 0695 07       		.byte	0x7
 969 0696 9701     		.2byte	0x197
 970 0698 F7050000 		.4byte	0x5f7
 971 069c 0D       		.byte	0xd
 972 069d 09       		.uleb128 0x9
 973 069e 4D100000 		.4byte	.LASF204
 974 06a2 07       		.byte	0x7
 975 06a3 9801     		.2byte	0x198
 976 06a5 6E040000 		.4byte	0x46e
 977 06a9 10       		.byte	0x10
 978 06aa 09       		.uleb128 0x9
 979 06ab A4070000 		.4byte	.LASF205
 980 06af 07       		.byte	0x7
 981 06b0 9B01     		.2byte	0x19b
 982 06b2 6E040000 		.4byte	0x46e
 983 06b6 14       		.byte	0x14
 984 06b7 09       		.uleb128 0x9
 985 06b8 6E060000 		.4byte	.LASF206
 986 06bc 07       		.byte	0x7
 987 06bd 9C01     		.2byte	0x19c
 988 06bf 6E040000 		.4byte	0x46e
 989 06c3 18       		.byte	0x18
 990 06c4 09       		.uleb128 0x9
 991 06c5 90030000 		.4byte	.LASF207
 992 06c9 07       		.byte	0x7
 993 06ca 9D01     		.2byte	0x19d
 994 06cc 6E040000 		.4byte	0x46e
 995 06d0 1C       		.byte	0x1c
 996 06d1 00       		.byte	0
 997 06d2 10       		.uleb128 0x10
 998 06d3 EF060000 		.4byte	.LASF208
 999 06d7 07       		.byte	0x7
 1000 06d8 9E01     		.2byte	0x19e
 1001 06da 4F060000 		.4byte	0x64f
 1002 06de 14       		.uleb128 0x14
 1003 06df 18       		.byte	0x18
 1004 06e0 07       		.byte	0x7
 1005 06e1 CE01     		.2byte	0x1ce
 1006 06e3 36070000 		.4byte	0x736
 1007 06e7 09       		.uleb128 0x9
 1008 06e8 520E0000 		.4byte	.LASF209
 1009 06ec 07       		.byte	0x7
 1010 06ed D001     		.2byte	0x1d0
 1011 06ef 1D060000 		.4byte	0x61d
 1012 06f3 00       		.byte	0
 1013 06f4 09       		.uleb128 0x9
 1014 06f5 C50A0000 		.4byte	.LASF201
 1015 06f9 07       		.byte	0x7
 1016 06fa D301     		.2byte	0x1d3
 1017 06fc 6E040000 		.4byte	0x46e
 1018 0700 04       		.byte	0x4
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 56


 1019 0701 09       		.uleb128 0x9
 1020 0702 C7110000 		.4byte	.LASF210
 1021 0706 07       		.byte	0x7
 1022 0707 D501     		.2byte	0x1d5
 1023 0709 6E040000 		.4byte	0x46e
 1024 070d 08       		.byte	0x8
 1025 070e 09       		.uleb128 0x9
 1026 070f 79020000 		.4byte	.LASF211
 1027 0713 07       		.byte	0x7
 1028 0714 D801     		.2byte	0x1d8
 1029 0716 6E040000 		.4byte	0x46e
 1030 071a 0C       		.byte	0xc
 1031 071b 09       		.uleb128 0x9
 1032 071c 4D100000 		.4byte	.LASF204
 1033 0720 07       		.byte	0x7
 1034 0721 DC01     		.2byte	0x1dc
 1035 0723 6E040000 		.4byte	0x46e
 1036 0727 10       		.byte	0x10
 1037 0728 09       		.uleb128 0x9
 1038 0729 6E060000 		.4byte	.LASF206
 1039 072d 07       		.byte	0x7
 1040 072e E001     		.2byte	0x1e0
 1041 0730 6E040000 		.4byte	0x46e
 1042 0734 14       		.byte	0x14
 1043 0735 00       		.byte	0
 1044 0736 10       		.uleb128 0x10
 1045 0737 E4100000 		.4byte	.LASF212
 1046 073b 07       		.byte	0x7
 1047 073c E201     		.2byte	0x1e2
 1048 073e DE060000 		.4byte	0x6de
 1049 0742 14       		.uleb128 0x14
 1050 0743 30       		.byte	0x30
 1051 0744 07       		.byte	0x7
 1052 0745 E501     		.2byte	0x1e5
 1053 0747 66070000 		.4byte	0x766
 1054 074b 09       		.uleb128 0x9
 1055 074c 71030000 		.4byte	.LASF213
 1056 0750 07       		.byte	0x7
 1057 0751 E701     		.2byte	0x1e7
 1058 0753 36070000 		.4byte	0x736
 1059 0757 00       		.byte	0
 1060 0758 09       		.uleb128 0x9
 1061 0759 1A130000 		.4byte	.LASF214
 1062 075d 07       		.byte	0x7
 1063 075e E801     		.2byte	0x1e8
 1064 0760 36070000 		.4byte	0x736
 1065 0764 18       		.byte	0x18
 1066 0765 00       		.byte	0
 1067 0766 10       		.uleb128 0x10
 1068 0767 66120000 		.4byte	.LASF215
 1069 076b 07       		.byte	0x7
 1070 076c E901     		.2byte	0x1e9
 1071 076e 42070000 		.4byte	0x742
 1072 0772 15       		.uleb128 0x15
 1073 0773 08       		.byte	0x8
 1074 0774 08       		.byte	0x8
 1075 0775 EB       		.byte	0xeb
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 57


 1076 0776 93070000 		.4byte	0x793
 1077 077a 16       		.uleb128 0x16
 1078 077b 75040000 		.4byte	.LASF216
 1079 077f 08       		.byte	0x8
 1080 0780 EC       		.byte	0xec
 1081 0781 ED030000 		.4byte	0x3ed
 1082 0785 00       		.byte	0
 1083 0786 16       		.uleb128 0x16
 1084 0787 77130000 		.4byte	.LASF217
 1085 078b 08       		.byte	0x8
 1086 078c F0       		.byte	0xf0
 1087 078d 6E040000 		.4byte	0x46e
 1088 0791 04       		.byte	0x4
 1089 0792 00       		.byte	0
 1090 0793 06       		.uleb128 0x6
 1091 0794 A1090000 		.4byte	.LASF218
 1092 0798 08       		.byte	0x8
 1093 0799 F1       		.byte	0xf1
 1094 079a 72070000 		.4byte	0x772
 1095 079e 17       		.uleb128 0x17
 1096 079f F5040000 		.4byte	.LASF233
 1097 07a3 03       		.byte	0x3
 1098 07a4 8606     		.2byte	0x686
 1099 07a6 03       		.byte	0x3
 1100 07a7 B8070000 		.4byte	0x7b8
 1101 07ab 18       		.uleb128 0x18
 1102 07ac 1B090000 		.4byte	.LASF234
 1103 07b0 03       		.byte	0x3
 1104 07b1 8606     		.2byte	0x686
 1105 07b3 ED030000 		.4byte	0x3ed
 1106 07b7 00       		.byte	0
 1107 07b8 19       		.uleb128 0x19
 1108 07b9 86010000 		.4byte	.LASF235
 1109 07bd 01       		.byte	0x1
 1110 07be 3F01     		.2byte	0x13f
 1111 07c0 00000000 		.4byte	.LFB183
 1112 07c4 18000000 		.4byte	.LFE183-.LFB183
 1113 07c8 01       		.uleb128 0x1
 1114 07c9 9C       		.byte	0x9c
 1115 07ca E2070000 		.4byte	0x7e2
 1116 07ce 1A       		.uleb128 0x1a
 1117 07cf 0C000000 		.4byte	.LVL0
 1118 07d3 C4080000 		.4byte	0x8c4
 1119 07d7 1B       		.uleb128 0x1b
 1120 07d8 01       		.uleb128 0x1
 1121 07d9 50       		.byte	0x50
 1122 07da 05       		.uleb128 0x5
 1123 07db 03       		.byte	0x3
 1124 07dc 00000000 		.4byte	RTC_dstConfig
 1125 07e0 00       		.byte	0
 1126 07e1 00       		.byte	0
 1127 07e2 1C       		.uleb128 0x1c
 1128 07e3 7A030000 		.4byte	.LASF236
 1129 07e7 02       		.byte	0x2
 1130 07e8 59       		.byte	0x59
 1131 07e9 00000000 		.4byte	.LFB191
 1132 07ed 44000000 		.4byte	.LFE191-.LFB191
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 58


 1133 07f1 01       		.uleb128 0x1
 1134 07f2 9C       		.byte	0x9c
 1135 07f3 28080000 		.4byte	0x828
 1136 07f7 1D       		.uleb128 0x1d
 1137 07f8 9E070000 		.4byte	0x79e
 1138 07fc 1C000000 		.4byte	.LBB4
 1139 0800 28000000 		.4byte	.LBE4-.LBB4
 1140 0804 02       		.byte	0x2
 1141 0805 7A       		.byte	0x7a
 1142 0806 14080000 		.4byte	0x814
 1143 080a 1E       		.uleb128 0x1e
 1144 080b AB070000 		.4byte	0x7ab
 1145 080f 00000000 		.4byte	.LLST0
 1146 0813 00       		.byte	0
 1147 0814 1A       		.uleb128 0x1a
 1148 0815 10000000 		.4byte	.LVL1
 1149 0819 D0080000 		.4byte	0x8d0
 1150 081d 1B       		.uleb128 0x1b
 1151 081e 01       		.uleb128 0x1
 1152 081f 51       		.byte	0x51
 1153 0820 05       		.uleb128 0x5
 1154 0821 03       		.byte	0x3
 1155 0822 00000000 		.4byte	RTC_Interrupt
 1156 0826 00       		.byte	0
 1157 0827 00       		.byte	0
 1158 0828 1F       		.uleb128 0x1f
 1159 0829 6F0D0000 		.4byte	.LASF219
 1160 082d 03       		.byte	0x3
 1161 082e EA07     		.2byte	0x7ea
 1162 0830 34080000 		.4byte	0x834
 1163 0834 0E       		.uleb128 0xe
 1164 0835 63040000 		.4byte	0x463
 1165 0839 0C       		.uleb128 0xc
 1166 083a 49080000 		.4byte	0x849
 1167 083e 49080000 		.4byte	0x849
 1168 0842 0D       		.uleb128 0xd
 1169 0843 45050000 		.4byte	0x545
 1170 0847 0B       		.byte	0xb
 1171 0848 00       		.byte	0
 1172 0849 20       		.uleb128 0x20
 1173 084a 58040000 		.4byte	0x458
 1174 084e 1F       		.uleb128 0x1f
 1175 084f EF0B0000 		.4byte	.LASF220
 1176 0853 07       		.byte	0x7
 1177 0854 FC02     		.2byte	0x2fc
 1178 0856 5A080000 		.4byte	0x85a
 1179 085a 20       		.uleb128 0x20
 1180 085b 39080000 		.4byte	0x839
 1181 085f 21       		.uleb128 0x21
 1182 0860 55090000 		.4byte	.LASF221
 1183 0864 09       		.byte	0x9
 1184 0865 19       		.byte	0x19
 1185 0866 6A080000 		.4byte	0x86a
 1186 086a 20       		.uleb128 0x20
 1187 086b 93070000 		.4byte	0x793
 1188 086f 22       		.uleb128 0x22
 1189 0870 84030000 		.4byte	.LASF222
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 59


 1190 0874 02       		.byte	0x2
 1191 0875 16       		.byte	0x16
 1192 0876 58040000 		.4byte	0x458
 1193 087a 05       		.uleb128 0x5
 1194 087b 03       		.byte	0x3
 1195 087c 00000000 		.4byte	RTC_initVar
 1196 0880 22       		.uleb128 0x22
 1197 0881 66000000 		.4byte	.LASF223
 1198 0885 02       		.byte	0x2
 1199 0886 2C       		.byte	0x2c
 1200 0887 91080000 		.4byte	0x891
 1201 088b 05       		.uleb128 0x5
 1202 088c 03       		.byte	0x3
 1203 088d 00000000 		.4byte	RTC_rtcDstStatus
 1204 0891 05       		.uleb128 0x5
 1205 0892 01       		.byte	0x1
 1206 0893 02       		.byte	0x2
 1207 0894 000D0000 		.4byte	.LASF224
 1208 0898 22       		.uleb128 0x22
 1209 0899 A5050000 		.4byte	.LASF225
 1210 089d 02       		.byte	0x2
 1211 089e 48       		.byte	0x48
 1212 089f A9080000 		.4byte	0x8a9
 1213 08a3 05       		.uleb128 0x5
 1214 08a4 03       		.byte	0x3
 1215 08a5 00000000 		.4byte	RTC_dstConfig
 1216 08a9 20       		.uleb128 0x20
 1217 08aa 66070000 		.4byte	0x766
 1218 08ae 22       		.uleb128 0x22
 1219 08af 5C0F0000 		.4byte	.LASF226
 1220 08b3 02       		.byte	0x2
 1221 08b4 1B       		.byte	0x1b
 1222 08b5 BF080000 		.4byte	0x8bf
 1223 08b9 05       		.uleb128 0x5
 1224 08ba 03       		.byte	0x3
 1225 08bb 00000000 		.4byte	RTC_config
 1226 08bf 20       		.uleb128 0x20
 1227 08c0 D2060000 		.4byte	0x6d2
 1228 08c4 23       		.uleb128 0x23
 1229 08c5 F7110000 		.4byte	.LASF227
 1230 08c9 F7110000 		.4byte	.LASF227
 1231 08cd 07       		.byte	0x7
 1232 08ce 1B02     		.2byte	0x21b
 1233 08d0 23       		.uleb128 0x23
 1234 08d1 DB020000 		.4byte	.LASF228
 1235 08d5 DB020000 		.4byte	.LASF228
 1236 08d9 08       		.byte	0x8
 1237 08da 1B01     		.2byte	0x11b
 1238 08dc 00       		.byte	0
 1239              		.section	.debug_abbrev,"",%progbits
 1240              	.Ldebug_abbrev0:
 1241 0000 01       		.uleb128 0x1
 1242 0001 11       		.uleb128 0x11
 1243 0002 01       		.byte	0x1
 1244 0003 25       		.uleb128 0x25
 1245 0004 0E       		.uleb128 0xe
 1246 0005 13       		.uleb128 0x13
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 60


 1247 0006 0B       		.uleb128 0xb
 1248 0007 03       		.uleb128 0x3
 1249 0008 0E       		.uleb128 0xe
 1250 0009 1B       		.uleb128 0x1b
 1251 000a 0E       		.uleb128 0xe
 1252 000b 55       		.uleb128 0x55
 1253 000c 17       		.uleb128 0x17
 1254 000d 11       		.uleb128 0x11
 1255 000e 01       		.uleb128 0x1
 1256 000f 10       		.uleb128 0x10
 1257 0010 17       		.uleb128 0x17
 1258 0011 00       		.byte	0
 1259 0012 00       		.byte	0
 1260 0013 02       		.uleb128 0x2
 1261 0014 04       		.uleb128 0x4
 1262 0015 01       		.byte	0x1
 1263 0016 0B       		.uleb128 0xb
 1264 0017 0B       		.uleb128 0xb
 1265 0018 49       		.uleb128 0x49
 1266 0019 13       		.uleb128 0x13
 1267 001a 3A       		.uleb128 0x3a
 1268 001b 0B       		.uleb128 0xb
 1269 001c 3B       		.uleb128 0x3b
 1270 001d 0B       		.uleb128 0xb
 1271 001e 01       		.uleb128 0x1
 1272 001f 13       		.uleb128 0x13
 1273 0020 00       		.byte	0
 1274 0021 00       		.byte	0
 1275 0022 03       		.uleb128 0x3
 1276 0023 28       		.uleb128 0x28
 1277 0024 00       		.byte	0
 1278 0025 03       		.uleb128 0x3
 1279 0026 0E       		.uleb128 0xe
 1280 0027 1C       		.uleb128 0x1c
 1281 0028 0D       		.uleb128 0xd
 1282 0029 00       		.byte	0
 1283 002a 00       		.byte	0
 1284 002b 04       		.uleb128 0x4
 1285 002c 28       		.uleb128 0x28
 1286 002d 00       		.byte	0
 1287 002e 03       		.uleb128 0x3
 1288 002f 0E       		.uleb128 0xe
 1289 0030 1C       		.uleb128 0x1c
 1290 0031 0B       		.uleb128 0xb
 1291 0032 00       		.byte	0
 1292 0033 00       		.byte	0
 1293 0034 05       		.uleb128 0x5
 1294 0035 24       		.uleb128 0x24
 1295 0036 00       		.byte	0
 1296 0037 0B       		.uleb128 0xb
 1297 0038 0B       		.uleb128 0xb
 1298 0039 3E       		.uleb128 0x3e
 1299 003a 0B       		.uleb128 0xb
 1300 003b 03       		.uleb128 0x3
 1301 003c 0E       		.uleb128 0xe
 1302 003d 00       		.byte	0
 1303 003e 00       		.byte	0
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 61


 1304 003f 06       		.uleb128 0x6
 1305 0040 16       		.uleb128 0x16
 1306 0041 00       		.byte	0
 1307 0042 03       		.uleb128 0x3
 1308 0043 0E       		.uleb128 0xe
 1309 0044 3A       		.uleb128 0x3a
 1310 0045 0B       		.uleb128 0xb
 1311 0046 3B       		.uleb128 0x3b
 1312 0047 0B       		.uleb128 0xb
 1313 0048 49       		.uleb128 0x49
 1314 0049 13       		.uleb128 0x13
 1315 004a 00       		.byte	0
 1316 004b 00       		.byte	0
 1317 004c 07       		.uleb128 0x7
 1318 004d 24       		.uleb128 0x24
 1319 004e 00       		.byte	0
 1320 004f 0B       		.uleb128 0xb
 1321 0050 0B       		.uleb128 0xb
 1322 0051 3E       		.uleb128 0x3e
 1323 0052 0B       		.uleb128 0xb
 1324 0053 03       		.uleb128 0x3
 1325 0054 08       		.uleb128 0x8
 1326 0055 00       		.byte	0
 1327 0056 00       		.byte	0
 1328 0057 08       		.uleb128 0x8
 1329 0058 13       		.uleb128 0x13
 1330 0059 01       		.byte	0x1
 1331 005a 0B       		.uleb128 0xb
 1332 005b 05       		.uleb128 0x5
 1333 005c 3A       		.uleb128 0x3a
 1334 005d 0B       		.uleb128 0xb
 1335 005e 3B       		.uleb128 0x3b
 1336 005f 05       		.uleb128 0x5
 1337 0060 01       		.uleb128 0x1
 1338 0061 13       		.uleb128 0x13
 1339 0062 00       		.byte	0
 1340 0063 00       		.byte	0
 1341 0064 09       		.uleb128 0x9
 1342 0065 0D       		.uleb128 0xd
 1343 0066 00       		.byte	0
 1344 0067 03       		.uleb128 0x3
 1345 0068 0E       		.uleb128 0xe
 1346 0069 3A       		.uleb128 0x3a
 1347 006a 0B       		.uleb128 0xb
 1348 006b 3B       		.uleb128 0x3b
 1349 006c 05       		.uleb128 0x5
 1350 006d 49       		.uleb128 0x49
 1351 006e 13       		.uleb128 0x13
 1352 006f 38       		.uleb128 0x38
 1353 0070 0B       		.uleb128 0xb
 1354 0071 00       		.byte	0
 1355 0072 00       		.byte	0
 1356 0073 0A       		.uleb128 0xa
 1357 0074 0D       		.uleb128 0xd
 1358 0075 00       		.byte	0
 1359 0076 03       		.uleb128 0x3
 1360 0077 0E       		.uleb128 0xe
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 62


 1361 0078 3A       		.uleb128 0x3a
 1362 0079 0B       		.uleb128 0xb
 1363 007a 3B       		.uleb128 0x3b
 1364 007b 05       		.uleb128 0x5
 1365 007c 49       		.uleb128 0x49
 1366 007d 13       		.uleb128 0x13
 1367 007e 38       		.uleb128 0x38
 1368 007f 05       		.uleb128 0x5
 1369 0080 00       		.byte	0
 1370 0081 00       		.byte	0
 1371 0082 0B       		.uleb128 0xb
 1372 0083 0D       		.uleb128 0xd
 1373 0084 00       		.byte	0
 1374 0085 03       		.uleb128 0x3
 1375 0086 08       		.uleb128 0x8
 1376 0087 3A       		.uleb128 0x3a
 1377 0088 0B       		.uleb128 0xb
 1378 0089 3B       		.uleb128 0x3b
 1379 008a 05       		.uleb128 0x5
 1380 008b 49       		.uleb128 0x49
 1381 008c 13       		.uleb128 0x13
 1382 008d 38       		.uleb128 0x38
 1383 008e 05       		.uleb128 0x5
 1384 008f 00       		.byte	0
 1385 0090 00       		.byte	0
 1386 0091 0C       		.uleb128 0xc
 1387 0092 01       		.uleb128 0x1
 1388 0093 01       		.byte	0x1
 1389 0094 49       		.uleb128 0x49
 1390 0095 13       		.uleb128 0x13
 1391 0096 01       		.uleb128 0x1
 1392 0097 13       		.uleb128 0x13
 1393 0098 00       		.byte	0
 1394 0099 00       		.byte	0
 1395 009a 0D       		.uleb128 0xd
 1396 009b 21       		.uleb128 0x21
 1397 009c 00       		.byte	0
 1398 009d 49       		.uleb128 0x49
 1399 009e 13       		.uleb128 0x13
 1400 009f 2F       		.uleb128 0x2f
 1401 00a0 0B       		.uleb128 0xb
 1402 00a1 00       		.byte	0
 1403 00a2 00       		.byte	0
 1404 00a3 0E       		.uleb128 0xe
 1405 00a4 35       		.uleb128 0x35
 1406 00a5 00       		.byte	0
 1407 00a6 49       		.uleb128 0x49
 1408 00a7 13       		.uleb128 0x13
 1409 00a8 00       		.byte	0
 1410 00a9 00       		.byte	0
 1411 00aa 0F       		.uleb128 0xf
 1412 00ab 21       		.uleb128 0x21
 1413 00ac 00       		.byte	0
 1414 00ad 49       		.uleb128 0x49
 1415 00ae 13       		.uleb128 0x13
 1416 00af 2F       		.uleb128 0x2f
 1417 00b0 05       		.uleb128 0x5
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 63


 1418 00b1 00       		.byte	0
 1419 00b2 00       		.byte	0
 1420 00b3 10       		.uleb128 0x10
 1421 00b4 16       		.uleb128 0x16
 1422 00b5 00       		.byte	0
 1423 00b6 03       		.uleb128 0x3
 1424 00b7 0E       		.uleb128 0xe
 1425 00b8 3A       		.uleb128 0x3a
 1426 00b9 0B       		.uleb128 0xb
 1427 00ba 3B       		.uleb128 0x3b
 1428 00bb 05       		.uleb128 0x5
 1429 00bc 49       		.uleb128 0x49
 1430 00bd 13       		.uleb128 0x13
 1431 00be 00       		.byte	0
 1432 00bf 00       		.byte	0
 1433 00c0 11       		.uleb128 0x11
 1434 00c1 04       		.uleb128 0x4
 1435 00c2 01       		.byte	0x1
 1436 00c3 0B       		.uleb128 0xb
 1437 00c4 0B       		.uleb128 0xb
 1438 00c5 49       		.uleb128 0x49
 1439 00c6 13       		.uleb128 0x13
 1440 00c7 3A       		.uleb128 0x3a
 1441 00c8 0B       		.uleb128 0xb
 1442 00c9 3B       		.uleb128 0x3b
 1443 00ca 05       		.uleb128 0x5
 1444 00cb 01       		.uleb128 0x1
 1445 00cc 13       		.uleb128 0x13
 1446 00cd 00       		.byte	0
 1447 00ce 00       		.byte	0
 1448 00cf 12       		.uleb128 0x12
 1449 00d0 13       		.uleb128 0x13
 1450 00d1 01       		.byte	0x1
 1451 00d2 03       		.uleb128 0x3
 1452 00d3 0E       		.uleb128 0xe
 1453 00d4 0B       		.uleb128 0xb
 1454 00d5 0B       		.uleb128 0xb
 1455 00d6 3A       		.uleb128 0x3a
 1456 00d7 0B       		.uleb128 0xb
 1457 00d8 3B       		.uleb128 0x3b
 1458 00d9 05       		.uleb128 0x5
 1459 00da 01       		.uleb128 0x1
 1460 00db 13       		.uleb128 0x13
 1461 00dc 00       		.byte	0
 1462 00dd 00       		.byte	0
 1463 00de 13       		.uleb128 0x13
 1464 00df 0D       		.uleb128 0xd
 1465 00e0 00       		.byte	0
 1466 00e1 03       		.uleb128 0x3
 1467 00e2 08       		.uleb128 0x8
 1468 00e3 3A       		.uleb128 0x3a
 1469 00e4 0B       		.uleb128 0xb
 1470 00e5 3B       		.uleb128 0x3b
 1471 00e6 05       		.uleb128 0x5
 1472 00e7 49       		.uleb128 0x49
 1473 00e8 13       		.uleb128 0x13
 1474 00e9 38       		.uleb128 0x38
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 64


 1475 00ea 0B       		.uleb128 0xb
 1476 00eb 00       		.byte	0
 1477 00ec 00       		.byte	0
 1478 00ed 14       		.uleb128 0x14
 1479 00ee 13       		.uleb128 0x13
 1480 00ef 01       		.byte	0x1
 1481 00f0 0B       		.uleb128 0xb
 1482 00f1 0B       		.uleb128 0xb
 1483 00f2 3A       		.uleb128 0x3a
 1484 00f3 0B       		.uleb128 0xb
 1485 00f4 3B       		.uleb128 0x3b
 1486 00f5 05       		.uleb128 0x5
 1487 00f6 01       		.uleb128 0x1
 1488 00f7 13       		.uleb128 0x13
 1489 00f8 00       		.byte	0
 1490 00f9 00       		.byte	0
 1491 00fa 15       		.uleb128 0x15
 1492 00fb 13       		.uleb128 0x13
 1493 00fc 01       		.byte	0x1
 1494 00fd 0B       		.uleb128 0xb
 1495 00fe 0B       		.uleb128 0xb
 1496 00ff 3A       		.uleb128 0x3a
 1497 0100 0B       		.uleb128 0xb
 1498 0101 3B       		.uleb128 0x3b
 1499 0102 0B       		.uleb128 0xb
 1500 0103 01       		.uleb128 0x1
 1501 0104 13       		.uleb128 0x13
 1502 0105 00       		.byte	0
 1503 0106 00       		.byte	0
 1504 0107 16       		.uleb128 0x16
 1505 0108 0D       		.uleb128 0xd
 1506 0109 00       		.byte	0
 1507 010a 03       		.uleb128 0x3
 1508 010b 0E       		.uleb128 0xe
 1509 010c 3A       		.uleb128 0x3a
 1510 010d 0B       		.uleb128 0xb
 1511 010e 3B       		.uleb128 0x3b
 1512 010f 0B       		.uleb128 0xb
 1513 0110 49       		.uleb128 0x49
 1514 0111 13       		.uleb128 0x13
 1515 0112 38       		.uleb128 0x38
 1516 0113 0B       		.uleb128 0xb
 1517 0114 00       		.byte	0
 1518 0115 00       		.byte	0
 1519 0116 17       		.uleb128 0x17
 1520 0117 2E       		.uleb128 0x2e
 1521 0118 01       		.byte	0x1
 1522 0119 03       		.uleb128 0x3
 1523 011a 0E       		.uleb128 0xe
 1524 011b 3A       		.uleb128 0x3a
 1525 011c 0B       		.uleb128 0xb
 1526 011d 3B       		.uleb128 0x3b
 1527 011e 05       		.uleb128 0x5
 1528 011f 27       		.uleb128 0x27
 1529 0120 19       		.uleb128 0x19
 1530 0121 20       		.uleb128 0x20
 1531 0122 0B       		.uleb128 0xb
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 65


 1532 0123 01       		.uleb128 0x1
 1533 0124 13       		.uleb128 0x13
 1534 0125 00       		.byte	0
 1535 0126 00       		.byte	0
 1536 0127 18       		.uleb128 0x18
 1537 0128 05       		.uleb128 0x5
 1538 0129 00       		.byte	0
 1539 012a 03       		.uleb128 0x3
 1540 012b 0E       		.uleb128 0xe
 1541 012c 3A       		.uleb128 0x3a
 1542 012d 0B       		.uleb128 0xb
 1543 012e 3B       		.uleb128 0x3b
 1544 012f 05       		.uleb128 0x5
 1545 0130 49       		.uleb128 0x49
 1546 0131 13       		.uleb128 0x13
 1547 0132 00       		.byte	0
 1548 0133 00       		.byte	0
 1549 0134 19       		.uleb128 0x19
 1550 0135 2E       		.uleb128 0x2e
 1551 0136 01       		.byte	0x1
 1552 0137 03       		.uleb128 0x3
 1553 0138 0E       		.uleb128 0xe
 1554 0139 3A       		.uleb128 0x3a
 1555 013a 0B       		.uleb128 0xb
 1556 013b 3B       		.uleb128 0x3b
 1557 013c 05       		.uleb128 0x5
 1558 013d 27       		.uleb128 0x27
 1559 013e 19       		.uleb128 0x19
 1560 013f 11       		.uleb128 0x11
 1561 0140 01       		.uleb128 0x1
 1562 0141 12       		.uleb128 0x12
 1563 0142 06       		.uleb128 0x6
 1564 0143 40       		.uleb128 0x40
 1565 0144 18       		.uleb128 0x18
 1566 0145 9742     		.uleb128 0x2117
 1567 0147 19       		.uleb128 0x19
 1568 0148 01       		.uleb128 0x1
 1569 0149 13       		.uleb128 0x13
 1570 014a 00       		.byte	0
 1571 014b 00       		.byte	0
 1572 014c 1A       		.uleb128 0x1a
 1573 014d 898201   		.uleb128 0x4109
 1574 0150 01       		.byte	0x1
 1575 0151 11       		.uleb128 0x11
 1576 0152 01       		.uleb128 0x1
 1577 0153 31       		.uleb128 0x31
 1578 0154 13       		.uleb128 0x13
 1579 0155 00       		.byte	0
 1580 0156 00       		.byte	0
 1581 0157 1B       		.uleb128 0x1b
 1582 0158 8A8201   		.uleb128 0x410a
 1583 015b 00       		.byte	0
 1584 015c 02       		.uleb128 0x2
 1585 015d 18       		.uleb128 0x18
 1586 015e 9142     		.uleb128 0x2111
 1587 0160 18       		.uleb128 0x18
 1588 0161 00       		.byte	0
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 66


 1589 0162 00       		.byte	0
 1590 0163 1C       		.uleb128 0x1c
 1591 0164 2E       		.uleb128 0x2e
 1592 0165 01       		.byte	0x1
 1593 0166 3F       		.uleb128 0x3f
 1594 0167 19       		.uleb128 0x19
 1595 0168 03       		.uleb128 0x3
 1596 0169 0E       		.uleb128 0xe
 1597 016a 3A       		.uleb128 0x3a
 1598 016b 0B       		.uleb128 0xb
 1599 016c 3B       		.uleb128 0x3b
 1600 016d 0B       		.uleb128 0xb
 1601 016e 27       		.uleb128 0x27
 1602 016f 19       		.uleb128 0x19
 1603 0170 11       		.uleb128 0x11
 1604 0171 01       		.uleb128 0x1
 1605 0172 12       		.uleb128 0x12
 1606 0173 06       		.uleb128 0x6
 1607 0174 40       		.uleb128 0x40
 1608 0175 18       		.uleb128 0x18
 1609 0176 9742     		.uleb128 0x2117
 1610 0178 19       		.uleb128 0x19
 1611 0179 01       		.uleb128 0x1
 1612 017a 13       		.uleb128 0x13
 1613 017b 00       		.byte	0
 1614 017c 00       		.byte	0
 1615 017d 1D       		.uleb128 0x1d
 1616 017e 1D       		.uleb128 0x1d
 1617 017f 01       		.byte	0x1
 1618 0180 31       		.uleb128 0x31
 1619 0181 13       		.uleb128 0x13
 1620 0182 11       		.uleb128 0x11
 1621 0183 01       		.uleb128 0x1
 1622 0184 12       		.uleb128 0x12
 1623 0185 06       		.uleb128 0x6
 1624 0186 58       		.uleb128 0x58
 1625 0187 0B       		.uleb128 0xb
 1626 0188 59       		.uleb128 0x59
 1627 0189 0B       		.uleb128 0xb
 1628 018a 01       		.uleb128 0x1
 1629 018b 13       		.uleb128 0x13
 1630 018c 00       		.byte	0
 1631 018d 00       		.byte	0
 1632 018e 1E       		.uleb128 0x1e
 1633 018f 05       		.uleb128 0x5
 1634 0190 00       		.byte	0
 1635 0191 31       		.uleb128 0x31
 1636 0192 13       		.uleb128 0x13
 1637 0193 02       		.uleb128 0x2
 1638 0194 17       		.uleb128 0x17
 1639 0195 00       		.byte	0
 1640 0196 00       		.byte	0
 1641 0197 1F       		.uleb128 0x1f
 1642 0198 34       		.uleb128 0x34
 1643 0199 00       		.byte	0
 1644 019a 03       		.uleb128 0x3
 1645 019b 0E       		.uleb128 0xe
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 67


 1646 019c 3A       		.uleb128 0x3a
 1647 019d 0B       		.uleb128 0xb
 1648 019e 3B       		.uleb128 0x3b
 1649 019f 05       		.uleb128 0x5
 1650 01a0 49       		.uleb128 0x49
 1651 01a1 13       		.uleb128 0x13
 1652 01a2 3F       		.uleb128 0x3f
 1653 01a3 19       		.uleb128 0x19
 1654 01a4 3C       		.uleb128 0x3c
 1655 01a5 19       		.uleb128 0x19
 1656 01a6 00       		.byte	0
 1657 01a7 00       		.byte	0
 1658 01a8 20       		.uleb128 0x20
 1659 01a9 26       		.uleb128 0x26
 1660 01aa 00       		.byte	0
 1661 01ab 49       		.uleb128 0x49
 1662 01ac 13       		.uleb128 0x13
 1663 01ad 00       		.byte	0
 1664 01ae 00       		.byte	0
 1665 01af 21       		.uleb128 0x21
 1666 01b0 34       		.uleb128 0x34
 1667 01b1 00       		.byte	0
 1668 01b2 03       		.uleb128 0x3
 1669 01b3 0E       		.uleb128 0xe
 1670 01b4 3A       		.uleb128 0x3a
 1671 01b5 0B       		.uleb128 0xb
 1672 01b6 3B       		.uleb128 0x3b
 1673 01b7 0B       		.uleb128 0xb
 1674 01b8 49       		.uleb128 0x49
 1675 01b9 13       		.uleb128 0x13
 1676 01ba 3F       		.uleb128 0x3f
 1677 01bb 19       		.uleb128 0x19
 1678 01bc 3C       		.uleb128 0x3c
 1679 01bd 19       		.uleb128 0x19
 1680 01be 00       		.byte	0
 1681 01bf 00       		.byte	0
 1682 01c0 22       		.uleb128 0x22
 1683 01c1 34       		.uleb128 0x34
 1684 01c2 00       		.byte	0
 1685 01c3 03       		.uleb128 0x3
 1686 01c4 0E       		.uleb128 0xe
 1687 01c5 3A       		.uleb128 0x3a
 1688 01c6 0B       		.uleb128 0xb
 1689 01c7 3B       		.uleb128 0x3b
 1690 01c8 0B       		.uleb128 0xb
 1691 01c9 49       		.uleb128 0x49
 1692 01ca 13       		.uleb128 0x13
 1693 01cb 3F       		.uleb128 0x3f
 1694 01cc 19       		.uleb128 0x19
 1695 01cd 02       		.uleb128 0x2
 1696 01ce 18       		.uleb128 0x18
 1697 01cf 00       		.byte	0
 1698 01d0 00       		.byte	0
 1699 01d1 23       		.uleb128 0x23
 1700 01d2 2E       		.uleb128 0x2e
 1701 01d3 00       		.byte	0
 1702 01d4 3F       		.uleb128 0x3f
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 68


 1703 01d5 19       		.uleb128 0x19
 1704 01d6 3C       		.uleb128 0x3c
 1705 01d7 19       		.uleb128 0x19
 1706 01d8 6E       		.uleb128 0x6e
 1707 01d9 0E       		.uleb128 0xe
 1708 01da 03       		.uleb128 0x3
 1709 01db 0E       		.uleb128 0xe
 1710 01dc 3A       		.uleb128 0x3a
 1711 01dd 0B       		.uleb128 0xb
 1712 01de 3B       		.uleb128 0x3b
 1713 01df 05       		.uleb128 0x5
 1714 01e0 00       		.byte	0
 1715 01e1 00       		.byte	0
 1716 01e2 00       		.byte	0
 1717              		.section	.debug_loc,"",%progbits
 1718              	.Ldebug_loc0:
 1719              	.LLST0:
 1720 0000 1C000000 		.4byte	.LVL2
 1721 0004 26000000 		.4byte	.LVL3
 1722 0008 0100     		.2byte	0x1
 1723 000a 53       		.byte	0x53
 1724 000b 00000000 		.4byte	0
 1725 000f 00000000 		.4byte	0
 1726              		.section	.debug_aranges,"",%progbits
 1727 0000 24000000 		.4byte	0x24
 1728 0004 0200     		.2byte	0x2
 1729 0006 00000000 		.4byte	.Ldebug_info0
 1730 000a 04       		.byte	0x4
 1731 000b 00       		.byte	0
 1732 000c 0000     		.2byte	0
 1733 000e 0000     		.2byte	0
 1734 0010 00000000 		.4byte	.LFB183
 1735 0014 18000000 		.4byte	.LFE183-.LFB183
 1736 0018 00000000 		.4byte	.LFB191
 1737 001c 44000000 		.4byte	.LFE191-.LFB191
 1738 0020 00000000 		.4byte	0
 1739 0024 00000000 		.4byte	0
 1740              		.section	.debug_ranges,"",%progbits
 1741              	.Ldebug_ranges0:
 1742 0000 00000000 		.4byte	.LFB183
 1743 0004 18000000 		.4byte	.LFE183
 1744 0008 00000000 		.4byte	.LFB191
 1745 000c 44000000 		.4byte	.LFE191
 1746 0010 00000000 		.4byte	0
 1747 0014 00000000 		.4byte	0
 1748              		.section	.debug_line,"",%progbits
 1749              	.Ldebug_line0:
 1750 0000 90020000 		.section	.debug_str,"MS",%progbits,1
 1750      02005A02 
 1750      00000201 
 1750      FB0E0D00 
 1750      01010101 
 1751              	.LASF123:
 1752 0000 74637077 		.ascii	"tcpwm_1_interrupts_15_IRQn\000"
 1752      6D5F315F 
 1752      696E7465 
 1752      72727570 
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 69


 1752      74735F31 
 1753              	.LASF12:
 1754 001b 696F7373 		.ascii	"ioss_interrupts_gpio_2_IRQn\000"
 1754      5F696E74 
 1754      65727275 
 1754      7074735F 
 1754      6770696F 
 1755              	.LASF56:
 1756 0037 7363625F 		.ascii	"scb_5_interrupt_IRQn\000"
 1756      355F696E 
 1756      74657272 
 1756      7570745F 
 1756      4952516E 
 1757              	.LASF104:
 1758 004c 74637077 		.ascii	"tcpwm_0_interrupts_4_IRQn\000"
 1758      6D5F305F 
 1758      696E7465 
 1758      72727570 
 1758      74735F34 
 1759              	.LASF223:
 1760 0066 5254435F 		.ascii	"RTC_rtcDstStatus\000"
 1760      72746344 
 1760      73745374 
 1760      61747573 
 1760      00
 1761              	.LASF32:
 1762 0077 73727373 		.ascii	"srss_interrupt_IRQn\000"
 1762      5F696E74 
 1762      65727275 
 1762      70745F49 
 1762      52516E00 
 1763              	.LASF28:
 1764 008b 7363625F 		.ascii	"scb_8_interrupt_IRQn\000"
 1764      385F696E 
 1764      74657272 
 1764      7570745F 
 1764      4952516E 
 1765              	.LASF61:
 1766 00a0 63707573 		.ascii	"cpuss_interrupts_dw0_1_IRQn\000"
 1766      735F696E 
 1766      74657272 
 1766      75707473 
 1766      5F647730 
 1767              	.LASF144:
 1768 00bc 7564625F 		.ascii	"udb_interrupts_12_IRQn\000"
 1768      696E7465 
 1768      72727570 
 1768      74735F31 
 1768      325F4952 
 1769              	.LASF161:
 1770 00d3 5F5F7569 		.ascii	"__uint8_t\000"
 1770      6E74385F 
 1770      7400
 1771              	.LASF34:
 1772 00dd 626C6573 		.ascii	"bless_interrupt_IRQn\000"
 1772      735F696E 
 1772      74657272 
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 70


 1772      7570745F 
 1772      4952516E 
 1773              	.LASF133:
 1774 00f2 7564625F 		.ascii	"udb_interrupts_1_IRQn\000"
 1774      696E7465 
 1774      72727570 
 1774      74735F31 
 1774      5F495251 
 1775              	.LASF51:
 1776 0108 7363625F 		.ascii	"scb_0_interrupt_IRQn\000"
 1776      305F696E 
 1776      74657272 
 1776      7570745F 
 1776      4952516E 
 1777              	.LASF116:
 1778 011d 74637077 		.ascii	"tcpwm_1_interrupts_8_IRQn\000"
 1778      6D5F315F 
 1778      696E7465 
 1778      72727570 
 1778      74735F38 
 1779              	.LASF39:
 1780 0137 63707573 		.ascii	"cpuss_interrupts_ipc_4_IRQn\000"
 1780      735F696E 
 1780      74657272 
 1780      75707473 
 1780      5F697063 
 1781              	.LASF46:
 1782 0153 63707573 		.ascii	"cpuss_interrupts_ipc_11_IRQn\000"
 1782      735F696E 
 1782      74657272 
 1782      75707473 
 1782      5F697063 
 1783              	.LASF132:
 1784 0170 7564625F 		.ascii	"udb_interrupts_0_IRQn\000"
 1784      696E7465 
 1784      72727570 
 1784      74735F30 
 1784      5F495251 
 1785              	.LASF235:
 1786 0186 5254435F 		.ascii	"RTC_Interrupt\000"
 1786      496E7465 
 1786      72727570 
 1786      7400
 1787              	.LASF169:
 1788 0194 6C6F6E67 		.ascii	"long long unsigned int\000"
 1788      206C6F6E 
 1788      6720756E 
 1788      7369676E 
 1788      65642069 
 1789              	.LASF155:
 1790 01ab 7573625F 		.ascii	"usb_interrupt_lo_IRQn\000"
 1790      696E7465 
 1790      72727570 
 1790      745F6C6F 
 1790      5F495251 
 1791              	.LASF118:
 1792 01c1 74637077 		.ascii	"tcpwm_1_interrupts_10_IRQn\000"
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 71


 1792      6D5F315F 
 1792      696E7465 
 1792      72727570 
 1792      74735F31 
 1793              	.LASF10:
 1794 01dc 696F7373 		.ascii	"ioss_interrupts_gpio_0_IRQn\000"
 1794      5F696E74 
 1794      65727275 
 1794      7074735F 
 1794      6770696F 
 1795              	.LASF97:
 1796 01f8 63707573 		.ascii	"cpuss_interrupts_cm0_cti_1_IRQn\000"
 1796      735F696E 
 1796      74657272 
 1796      75707473 
 1796      5F636D30 
 1797              	.LASF19:
 1798 0218 696F7373 		.ascii	"ioss_interrupts_gpio_9_IRQn\000"
 1798      5F696E74 
 1798      65727275 
 1798      7074735F 
 1798      6770696F 
 1799              	.LASF3:
 1800 0234 4D656D6F 		.ascii	"MemoryManagement_IRQn\000"
 1800      72794D61 
 1800      6E616765 
 1800      6D656E74 
 1800      5F495251 
 1801              	.LASF156:
 1802 024a 70617373 		.ascii	"pass_interrupt_dacs_IRQn\000"
 1802      5F696E74 
 1802      65727275 
 1802      70745F64 
 1802      6163735F 
 1803              	.LASF138:
 1804 0263 7564625F 		.ascii	"udb_interrupts_6_IRQn\000"
 1804      696E7465 
 1804      72727570 
 1804      74735F36 
 1804      5F495251 
 1805              	.LASF211:
 1806 0279 7765656B 		.ascii	"weekOfMonth\000"
 1806      4F664D6F 
 1806      6E746800 
 1807              	.LASF178:
 1808 0285 49535052 		.ascii	"ISPR\000"
 1808      00
 1809              	.LASF124:
 1810 028a 74637077 		.ascii	"tcpwm_1_interrupts_16_IRQn\000"
 1810      6D5F315F 
 1810      696E7465 
 1810      72727570 
 1810      74735F31 
 1811              	.LASF94:
 1812 02a5 63707573 		.ascii	"cpuss_interrupt_crypto_IRQn\000"
 1812      735F696E 
 1812      74657272 
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 72


 1812      7570745F 
 1812      63727970 
 1813              	.LASF168:
 1814 02c1 6C6F6E67 		.ascii	"long long int\000"
 1814      206C6F6E 
 1814      6720696E 
 1814      7400
 1815              	.LASF159:
 1816 02cf 7369676E 		.ascii	"signed char\000"
 1816      65642063 
 1816      68617200 
 1817              	.LASF228:
 1818 02db 43795F53 		.ascii	"Cy_SysInt_Init\000"
 1818      7973496E 
 1818      745F496E 
 1818      697400
 1819              	.LASF105:
 1820 02ea 74637077 		.ascii	"tcpwm_0_interrupts_5_IRQn\000"
 1820      6D5F305F 
 1820      696E7465 
 1820      72727570 
 1820      74735F35 
 1821              	.LASF93:
 1822 0304 63707573 		.ascii	"cpuss_interrupts_fault_1_IRQn\000"
 1822      735F696E 
 1822      74657272 
 1822      75707473 
 1822      5F666175 
 1823              	.LASF85:
 1824 0322 63707573 		.ascii	"cpuss_interrupts_dw1_9_IRQn\000"
 1824      735F696E 
 1824      74657272 
 1824      75707473 
 1824      5F647731 
 1825              	.LASF62:
 1826 033e 63707573 		.ascii	"cpuss_interrupts_dw0_2_IRQn\000"
 1826      735F696E 
 1826      74657272 
 1826      75707473 
 1826      5F647730 
 1827              	.LASF145:
 1828 035a 7564625F 		.ascii	"udb_interrupts_13_IRQn\000"
 1828      696E7465 
 1828      72727570 
 1828      74735F31 
 1828      335F4952 
 1829              	.LASF213:
 1830 0371 73746172 		.ascii	"startDst\000"
 1830      74447374 
 1830      00
 1831              	.LASF236:
 1832 037a 5254435F 		.ascii	"RTC_Start\000"
 1832      53746172 
 1832      7400
 1833              	.LASF222:
 1834 0384 5254435F 		.ascii	"RTC_initVar\000"
 1834      696E6974 
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 73


 1834      56617200 
 1835              	.LASF207:
 1836 0390 79656172 		.ascii	"year\000"
 1836      00
 1837              	.LASF27:
 1838 0395 6C70636F 		.ascii	"lpcomp_interrupt_IRQn\000"
 1838      6D705F69 
 1838      6E746572 
 1838      72757074 
 1838      5F495251 
 1839              	.LASF196:
 1840 03ab 43595F52 		.ascii	"CY_RTC_DST_FIXED\000"
 1840      54435F44 
 1840      53545F46 
 1840      49584544 
 1840      00
 1841              	.LASF108:
 1842 03bc 74637077 		.ascii	"tcpwm_1_interrupts_0_IRQn\000"
 1842      6D5F315F 
 1842      696E7465 
 1842      72727570 
 1842      74735F30 
 1843              	.LASF165:
 1844 03d6 6C6F6E67 		.ascii	"long int\000"
 1844      20696E74 
 1844      00
 1845              	.LASF117:
 1846 03df 74637077 		.ascii	"tcpwm_1_interrupts_9_IRQn\000"
 1846      6D5F315F 
 1846      696E7465 
 1846      72727570 
 1846      74735F39 
 1847              	.LASF40:
 1848 03f9 63707573 		.ascii	"cpuss_interrupts_ipc_5_IRQn\000"
 1848      735F696E 
 1848      74657272 
 1848      75707473 
 1848      5F697063 
 1849              	.LASF83:
 1850 0415 63707573 		.ascii	"cpuss_interrupts_dw1_7_IRQn\000"
 1850      735F696E 
 1850      74657272 
 1850      75707473 
 1850      5F647731 
 1851              	.LASF47:
 1852 0431 63707573 		.ascii	"cpuss_interrupts_ipc_12_IRQn\000"
 1852      735F696E 
 1852      74657272 
 1852      75707473 
 1852      5F697063 
 1853              	.LASF84:
 1854 044e 63707573 		.ascii	"cpuss_interrupts_dw1_8_IRQn\000"
 1854      735F696E 
 1854      74657272 
 1854      75707473 
 1854      5F647731 
 1855              	.LASF0:
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 74


 1856 046a 52657365 		.ascii	"Reset_IRQn\000"
 1856      745F4952 
 1856      516E00
 1857              	.LASF216:
 1858 0475 696E7472 		.ascii	"intrSrc\000"
 1858      53726300 
 1859              	.LASF119:
 1860 047d 74637077 		.ascii	"tcpwm_1_interrupts_11_IRQn\000"
 1860      6D5F315F 
 1860      696E7465 
 1860      72727570 
 1860      74735F31 
 1861              	.LASF174:
 1862 0498 49534552 		.ascii	"ISER\000"
 1862      00
 1863              	.LASF64:
 1864 049d 63707573 		.ascii	"cpuss_interrupts_dw0_4_IRQn\000"
 1864      735F696E 
 1864      74657272 
 1864      75707473 
 1864      5F647730 
 1865              	.LASF25:
 1866 04b9 696F7373 		.ascii	"ioss_interrupt_gpio_IRQn\000"
 1866      5F696E74 
 1866      65727275 
 1866      70745F67 
 1866      70696F5F 
 1867              	.LASF29:
 1868 04d2 73727373 		.ascii	"srss_interrupt_mcwdt_0_IRQn\000"
 1868      5F696E74 
 1868      65727275 
 1868      70745F6D 
 1868      63776474 
 1869              	.LASF191:
 1870 04ee 646F7562 		.ascii	"double\000"
 1870      6C6500
 1871              	.LASF233:
 1872 04f5 5F5F4E56 		.ascii	"__NVIC_EnableIRQ\000"
 1872      49435F45 
 1872      6E61626C 
 1872      65495251 
 1872      00
 1873              	.LASF149:
 1874 0506 61756469 		.ascii	"audioss_interrupt_i2s_IRQn\000"
 1874      6F73735F 
 1874      696E7465 
 1874      72727570 
 1874      745F6932 
 1875              	.LASF66:
 1876 0521 63707573 		.ascii	"cpuss_interrupts_dw0_6_IRQn\000"
 1876      735F696E 
 1876      74657272 
 1876      75707473 
 1876      5F647730 
 1877              	.LASF99:
 1878 053d 63707573 		.ascii	"cpuss_interrupts_cm4_cti_1_IRQn\000"
 1878      735F696E 
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 75


 1878      74657272 
 1878      75707473 
 1878      5F636D34 
 1879              	.LASF58:
 1880 055d 7363625F 		.ascii	"scb_7_interrupt_IRQn\000"
 1880      375F696E 
 1880      74657272 
 1880      7570745F 
 1880      4952516E 
 1881              	.LASF106:
 1882 0572 74637077 		.ascii	"tcpwm_0_interrupts_6_IRQn\000"
 1882      6D5F305F 
 1882      696E7465 
 1882      72727570 
 1882      74735F36 
 1883              	.LASF166:
 1884 058c 5F5F7569 		.ascii	"__uint32_t\000"
 1884      6E743332 
 1884      5F7400
 1885              	.LASF4:
 1886 0597 42757346 		.ascii	"BusFault_IRQn\000"
 1886      61756C74 
 1886      5F495251 
 1886      6E00
 1887              	.LASF225:
 1888 05a5 5254435F 		.ascii	"RTC_dstConfig\000"
 1888      64737443 
 1888      6F6E6669 
 1888      6700
 1889              	.LASF52:
 1890 05b3 7363625F 		.ascii	"scb_1_interrupt_IRQn\000"
 1890      315F696E 
 1890      74657272 
 1890      7570745F 
 1890      4952516E 
 1891              	.LASF146:
 1892 05c8 7564625F 		.ascii	"udb_interrupts_14_IRQn\000"
 1892      696E7465 
 1892      72727570 
 1892      74735F31 
 1892      345F4952 
 1893              	.LASF8:
 1894 05df 50656E64 		.ascii	"PendSV_IRQn\000"
 1894      53565F49 
 1894      52516E00 
 1895              	.LASF33:
 1896 05eb 70617373 		.ascii	"pass_interrupt_ctbs_IRQn\000"
 1896      5F696E74 
 1896      65727275 
 1896      70745F63 
 1896      7462735F 
 1897              	.LASF53:
 1898 0604 7363625F 		.ascii	"scb_2_interrupt_IRQn\000"
 1898      325F696E 
 1898      74657272 
 1898      7570745F 
 1898      4952516E 
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 76


 1899              	.LASF74:
 1900 0619 63707573 		.ascii	"cpuss_interrupts_dw0_14_IRQn\000"
 1900      735F696E 
 1900      74657272 
 1900      75707473 
 1900      5F647730 
 1901              	.LASF15:
 1902 0636 696F7373 		.ascii	"ioss_interrupts_gpio_5_IRQn\000"
 1902      5F696E74 
 1902      65727275 
 1902      7074735F 
 1902      6770696F 
 1903              	.LASF41:
 1904 0652 63707573 		.ascii	"cpuss_interrupts_ipc_6_IRQn\000"
 1904      735F696E 
 1904      74657272 
 1904      75707473 
 1904      5F697063 
 1905              	.LASF206:
 1906 066e 6D6F6E74 		.ascii	"month\000"
 1906      6800
 1907              	.LASF134:
 1908 0674 7564625F 		.ascii	"udb_interrupts_2_IRQn\000"
 1908      696E7465 
 1908      72727570 
 1908      74735F32 
 1908      5F495251 
 1909              	.LASF23:
 1910 068a 696F7373 		.ascii	"ioss_interrupts_gpio_13_IRQn\000"
 1910      5F696E74 
 1910      65727275 
 1910      7074735F 
 1910      6770696F 
 1911              	.LASF192:
 1912 06a7 43595F52 		.ascii	"CY_RTC_24_HOURS\000"
 1912      54435F32 
 1912      345F484F 
 1912      55525300 
 1913              	.LASF120:
 1914 06b7 74637077 		.ascii	"tcpwm_1_interrupts_12_IRQn\000"
 1914      6D5F315F 
 1914      696E7465 
 1914      72727570 
 1914      74735F31 
 1915              	.LASF89:
 1916 06d2 63707573 		.ascii	"cpuss_interrupts_dw1_13_IRQn\000"
 1916      735F696E 
 1916      74657272 
 1916      75707473 
 1916      5F647731 
 1917              	.LASF208:
 1918 06ef 63795F73 		.ascii	"cy_stc_rtc_config_t\000"
 1918      74635F72 
 1918      74635F63 
 1918      6F6E6669 
 1918      675F7400 
 1919              	.LASF167:
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 77


 1920 0703 6C6F6E67 		.ascii	"long unsigned int\000"
 1920      20756E73 
 1920      69676E65 
 1920      6420696E 
 1920      7400
 1921              	.LASF180:
 1922 0715 49435052 		.ascii	"ICPR\000"
 1922      00
 1923              	.LASF30:
 1924 071a 73727373 		.ascii	"srss_interrupt_mcwdt_1_IRQn\000"
 1924      5F696E74 
 1924      65727275 
 1924      70745F6D 
 1924      63776474 
 1925              	.LASF101:
 1926 0736 74637077 		.ascii	"tcpwm_0_interrupts_1_IRQn\000"
 1926      6D5F305F 
 1926      696E7465 
 1926      72727570 
 1926      74735F31 
 1927              	.LASF154:
 1928 0750 7573625F 		.ascii	"usb_interrupt_med_IRQn\000"
 1928      696E7465 
 1928      72727570 
 1928      745F6D65 
 1928      645F4952 
 1929              	.LASF92:
 1930 0767 63707573 		.ascii	"cpuss_interrupts_fault_0_IRQn\000"
 1930      735F696E 
 1930      74657272 
 1930      75707473 
 1930      5F666175 
 1931              	.LASF6:
 1932 0785 53564361 		.ascii	"SVCall_IRQn\000"
 1932      6C6C5F49 
 1932      52516E00 
 1933              	.LASF163:
 1934 0791 73686F72 		.ascii	"short unsigned int\000"
 1934      7420756E 
 1934      7369676E 
 1934      65642069 
 1934      6E7400
 1935              	.LASF205:
 1936 07a4 64617465 		.ascii	"date\000"
 1936      00
 1937              	.LASF113:
 1938 07a9 74637077 		.ascii	"tcpwm_1_interrupts_5_IRQn\000"
 1938      6D5F315F 
 1938      696E7465 
 1938      72727570 
 1938      74735F35 
 1939              	.LASF36:
 1940 07c3 63707573 		.ascii	"cpuss_interrupts_ipc_1_IRQn\000"
 1940      735F696E 
 1940      74657272 
 1940      75707473 
 1940      5F697063 
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 78


 1941              	.LASF199:
 1942 07df 43595F52 		.ascii	"CY_RTC_PM\000"
 1942      54435F50 
 1942      4D00
 1943              	.LASF95:
 1944 07e9 63707573 		.ascii	"cpuss_interrupt_fm_IRQn\000"
 1944      735F696E 
 1944      74657272 
 1944      7570745F 
 1944      666D5F49 
 1945              	.LASF194:
 1946 0801 63795F65 		.ascii	"cy_en_rtc_hours_format_t\000"
 1946      6E5F7274 
 1946      635F686F 
 1946      7572735F 
 1946      666F726D 
 1947              	.LASF75:
 1948 081a 63707573 		.ascii	"cpuss_interrupts_dw0_15_IRQn\000"
 1948      735F696E 
 1948      74657272 
 1948      75707473 
 1948      5F647730 
 1949              	.LASF16:
 1950 0837 696F7373 		.ascii	"ioss_interrupts_gpio_6_IRQn\000"
 1950      5F696E74 
 1950      65727275 
 1950      7074735F 
 1950      6770696F 
 1951              	.LASF135:
 1952 0853 7564625F 		.ascii	"udb_interrupts_3_IRQn\000"
 1952      696E7465 
 1952      72727570 
 1952      74735F33 
 1952      5F495251 
 1953              	.LASF24:
 1954 0869 696F7373 		.ascii	"ioss_interrupts_gpio_14_IRQn\000"
 1954      5F696E74 
 1954      65727275 
 1954      7074735F 
 1954      6770696F 
 1955              	.LASF70:
 1956 0886 63707573 		.ascii	"cpuss_interrupts_dw0_10_IRQn\000"
 1956      735F696E 
 1956      74657272 
 1956      75707473 
 1956      5F647730 
 1957              	.LASF197:
 1958 08a3 63795F65 		.ascii	"cy_en_rtc_dst_format_t\000"
 1958      6E5F7274 
 1958      635F6473 
 1958      745F666F 
 1958      726D6174 
 1959              	.LASF9:
 1960 08ba 53797354 		.ascii	"SysTick_IRQn\000"
 1960      69636B5F 
 1960      4952516E 
 1960      00
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 79


 1961              	.LASF80:
 1962 08c7 63707573 		.ascii	"cpuss_interrupts_dw1_4_IRQn\000"
 1962      735F696E 
 1962      74657272 
 1962      75707473 
 1962      5F647731 
 1963              	.LASF90:
 1964 08e3 63707573 		.ascii	"cpuss_interrupts_dw1_14_IRQn\000"
 1964      735F696E 
 1964      74657272 
 1964      75707473 
 1964      5F647731 
 1965              	.LASF131:
 1966 0900 74637077 		.ascii	"tcpwm_1_interrupts_23_IRQn\000"
 1966      6D5F315F 
 1966      696E7465 
 1966      72727570 
 1966      74735F32 
 1967              	.LASF234:
 1968 091b 4952516E 		.ascii	"IRQn\000"
 1968      00
 1969              	.LASF102:
 1970 0920 74637077 		.ascii	"tcpwm_0_interrupts_2_IRQn\000"
 1970      6D5F305F 
 1970      696E7465 
 1970      72727570 
 1970      74735F32 
 1971              	.LASF121:
 1972 093a 74637077 		.ascii	"tcpwm_1_interrupts_13_IRQn\000"
 1972      6D5F315F 
 1972      696E7465 
 1972      72727570 
 1972      74735F31 
 1973              	.LASF221:
 1974 0955 5254435F 		.ascii	"RTC_RTC_IRQ_cfg\000"
 1974      5254435F 
 1974      4952515F 
 1974      63666700 
 1975              	.LASF186:
 1976 0965 73697A65 		.ascii	"sizetype\000"
 1976      74797065 
 1976      00
 1977              	.LASF142:
 1978 096e 7564625F 		.ascii	"udb_interrupts_10_IRQn\000"
 1978      696E7465 
 1978      72727570 
 1978      74735F31 
 1978      305F4952 
 1979              	.LASF68:
 1980 0985 63707573 		.ascii	"cpuss_interrupts_dw0_8_IRQn\000"
 1980      735F696E 
 1980      74657272 
 1980      75707473 
 1980      5F647730 
 1981              	.LASF218:
 1982 09a1 63795F73 		.ascii	"cy_stc_sysint_t\000"
 1982      74635F73 
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 80


 1982      7973696E 
 1982      745F7400 
 1983              	.LASF182:
 1984 09b1 49414252 		.ascii	"IABR\000"
 1984      00
 1985              	.LASF114:
 1986 09b6 74637077 		.ascii	"tcpwm_1_interrupts_6_IRQn\000"
 1986      6D5F315F 
 1986      696E7465 
 1986      72727570 
 1986      74735F36 
 1987              	.LASF37:
 1988 09d0 63707573 		.ascii	"cpuss_interrupts_ipc_2_IRQn\000"
 1988      735F696E 
 1988      74657272 
 1988      75707473 
 1988      5F697063 
 1989              	.LASF139:
 1990 09ec 7564625F 		.ascii	"udb_interrupts_7_IRQn\000"
 1990      696E7465 
 1990      72727570 
 1990      74735F37 
 1990      5F495251 
 1991              	.LASF81:
 1992 0a02 63707573 		.ascii	"cpuss_interrupts_dw1_5_IRQn\000"
 1992      735F696E 
 1992      74657272 
 1992      75707473 
 1992      5F647731 
 1993              	.LASF230:
 1994 0a1e 47656E65 		.ascii	"Generated_Source\\PSoC6\\RTC.c\000"
 1994      72617465 
 1994      645F536F 
 1994      75726365 
 1994      5C50536F 
 1995              	.LASF125:
 1996 0a3b 74637077 		.ascii	"tcpwm_1_interrupts_17_IRQn\000"
 1996      6D5F315F 
 1996      696E7465 
 1996      72727570 
 1996      74735F31 
 1997              	.LASF55:
 1998 0a56 7363625F 		.ascii	"scb_4_interrupt_IRQn\000"
 1998      345F696E 
 1998      74657272 
 1998      7570745F 
 1998      4952516E 
 1999              	.LASF176:
 2000 0a6b 49434552 		.ascii	"ICER\000"
 2000      00
 2001              	.LASF17:
 2002 0a70 696F7373 		.ascii	"ioss_interrupts_gpio_7_IRQn\000"
 2002      5F696E74 
 2002      65727275 
 2002      7074735F 
 2002      6770696F 
 2003              	.LASF14:
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 81


 2004 0a8c 696F7373 		.ascii	"ioss_interrupts_gpio_4_IRQn\000"
 2004      5F696E74 
 2004      65727275 
 2004      7074735F 
 2004      6770696F 
 2005              	.LASF73:
 2006 0aa8 63707573 		.ascii	"cpuss_interrupts_dw0_13_IRQn\000"
 2006      735F696E 
 2006      74657272 
 2006      75707473 
 2006      5F647730 
 2007              	.LASF201:
 2008 0ac5 686F7572 		.ascii	"hour\000"
 2008      00
 2009              	.LASF229:
 2010 0aca 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 2010      43313120 
 2010      352E342E 
 2010      31203230 
 2010      31363036 
 2011 0afd 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m4 -mfloat-abi=s"
 2011      20726576 
 2011      6973696F 
 2011      6E203233 
 2011      37373135 
 2012 0b30 6F667466 		.ascii	"oftfp -mfpu=fpv4-sp-d16 -mthumb -g -Og -ffunction-s"
 2012      70202D6D 
 2012      6670753D 
 2012      66707634 
 2012      2D73702D 
 2013 0b63 65637469 		.ascii	"ections -ffat-lto-objects\000"
 2013      6F6E7320 
 2013      2D666661 
 2013      742D6C74 
 2013      6F2D6F62 
 2014              	.LASF91:
 2015 0b7d 63707573 		.ascii	"cpuss_interrupts_dw1_15_IRQn\000"
 2015      735F696E 
 2015      74657272 
 2015      75707473 
 2015      5F647731 
 2016              	.LASF153:
 2017 0b9a 7573625F 		.ascii	"usb_interrupt_hi_IRQn\000"
 2017      696E7465 
 2017      72727570 
 2017      745F6869 
 2017      5F495251 
 2018              	.LASF190:
 2019 0bb0 666C6F61 		.ascii	"float\000"
 2019      7400
 2020              	.LASF63:
 2021 0bb6 63707573 		.ascii	"cpuss_interrupts_dw0_3_IRQn\000"
 2021      735F696E 
 2021      74657272 
 2021      75707473 
 2021      5F647730 
 2022              	.LASF21:
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 82


 2023 0bd2 696F7373 		.ascii	"ioss_interrupts_gpio_11_IRQn\000"
 2023      5F696E74 
 2023      65727275 
 2023      7074735F 
 2023      6770696F 
 2024              	.LASF220:
 2025 0bef 63795F52 		.ascii	"cy_RTC_daysInMonthTbl\000"
 2025      54435F64 
 2025      61797349 
 2025      6E4D6F6E 
 2025      74685462 
 2026              	.LASF193:
 2027 0c05 43595F52 		.ascii	"CY_RTC_12_HOURS\000"
 2027      54435F31 
 2027      325F484F 
 2027      55525300 
 2028              	.LASF200:
 2029 0c15 63795F65 		.ascii	"cy_en_rtc_am_pm_t\000"
 2029      6E5F7274 
 2029      635F616D 
 2029      5F706D5F 
 2029      7400
 2030              	.LASF103:
 2031 0c27 74637077 		.ascii	"tcpwm_0_interrupts_3_IRQn\000"
 2031      6D5F305F 
 2031      696E7465 
 2031      72727570 
 2031      74735F33 
 2032              	.LASF128:
 2033 0c41 74637077 		.ascii	"tcpwm_1_interrupts_20_IRQn\000"
 2033      6D5F315F 
 2033      696E7465 
 2033      72727570 
 2033      74735F32 
 2034              	.LASF179:
 2035 0c5c 52455345 		.ascii	"RESERVED2\000"
 2035      52564544 
 2035      3200
 2036              	.LASF181:
 2037 0c66 52455345 		.ascii	"RESERVED3\000"
 2037      52564544 
 2037      3300
 2038              	.LASF109:
 2039 0c70 74637077 		.ascii	"tcpwm_1_interrupts_1_IRQn\000"
 2039      6D5F315F 
 2039      696E7465 
 2039      72727570 
 2039      74735F31 
 2040              	.LASF184:
 2041 0c8a 52455345 		.ascii	"RESERVED5\000"
 2041      52564544 
 2041      3500
 2042              	.LASF76:
 2043 0c94 63707573 		.ascii	"cpuss_interrupts_dw1_0_IRQn\000"
 2043      735F696E 
 2043      74657272 
 2043      75707473 
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 83


 2043      5F647731 
 2044              	.LASF143:
 2045 0cb0 7564625F 		.ascii	"udb_interrupts_11_IRQn\000"
 2045      696E7465 
 2045      72727570 
 2045      74735F31 
 2045      315F4952 
 2046              	.LASF69:
 2047 0cc7 63707573 		.ascii	"cpuss_interrupts_dw0_9_IRQn\000"
 2047      735F696E 
 2047      74657272 
 2047      75707473 
 2047      5F647730 
 2048              	.LASF87:
 2049 0ce3 63707573 		.ascii	"cpuss_interrupts_dw1_11_IRQn\000"
 2049      735F696E 
 2049      74657272 
 2049      75707473 
 2049      5F647731 
 2050              	.LASF224:
 2051 0d00 5F426F6F 		.ascii	"_Bool\000"
 2051      6C00
 2052              	.LASF172:
 2053 0d06 696E7433 		.ascii	"int32_t\000"
 2053      325F7400 
 2054              	.LASF162:
 2055 0d0e 756E7369 		.ascii	"unsigned char\000"
 2055      676E6564 
 2055      20636861 
 2055      7200
 2056              	.LASF71:
 2057 0d1c 63707573 		.ascii	"cpuss_interrupts_dw0_11_IRQn\000"
 2057      735F696E 
 2057      74657272 
 2057      75707473 
 2057      5F647730 
 2058              	.LASF115:
 2059 0d39 74637077 		.ascii	"tcpwm_1_interrupts_7_IRQn\000"
 2059      6D5F315F 
 2059      696E7465 
 2059      72727570 
 2059      74735F37 
 2060              	.LASF38:
 2061 0d53 63707573 		.ascii	"cpuss_interrupts_ipc_3_IRQn\000"
 2061      735F696E 
 2061      74657272 
 2061      75707473 
 2061      5F697063 
 2062              	.LASF219:
 2063 0d6f 49544D5F 		.ascii	"ITM_RxBuffer\000"
 2063      52784275 
 2063      66666572 
 2063      00
 2064              	.LASF170:
 2065 0d7c 756E7369 		.ascii	"unsigned int\000"
 2065      676E6564 
 2065      20696E74 
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 84


 2065      00
 2066              	.LASF20:
 2067 0d89 696F7373 		.ascii	"ioss_interrupts_gpio_10_IRQn\000"
 2067      5F696E74 
 2067      65727275 
 2067      7074735F 
 2067      6770696F 
 2068              	.LASF140:
 2069 0da6 7564625F 		.ascii	"udb_interrupts_8_IRQn\000"
 2069      696E7465 
 2069      72727570 
 2069      74735F38 
 2069      5F495251 
 2070              	.LASF157:
 2071 0dbc 756E636F 		.ascii	"unconnected_IRQn\000"
 2071      6E6E6563 
 2071      7465645F 
 2071      4952516E 
 2071      00
 2072              	.LASF158:
 2073 0dcd 73686F72 		.ascii	"short int\000"
 2073      7420696E 
 2073      7400
 2074              	.LASF98:
 2075 0dd7 63707573 		.ascii	"cpuss_interrupts_cm4_cti_0_IRQn\000"
 2075      735F696E 
 2075      74657272 
 2075      75707473 
 2075      5F636D34 
 2076              	.LASF187:
 2077 0df7 4E564943 		.ascii	"NVIC_Type\000"
 2077      5F547970 
 2077      6500
 2078              	.LASF126:
 2079 0e01 74637077 		.ascii	"tcpwm_1_interrupts_18_IRQn\000"
 2079      6D5F315F 
 2079      696E7465 
 2079      72727570 
 2079      74735F31 
 2080              	.LASF79:
 2081 0e1c 63707573 		.ascii	"cpuss_interrupts_dw1_3_IRQn\000"
 2081      735F696E 
 2081      74657272 
 2081      75707473 
 2081      5F647731 
 2082              	.LASF107:
 2083 0e38 74637077 		.ascii	"tcpwm_0_interrupts_7_IRQn\000"
 2083      6D5F305F 
 2083      696E7465 
 2083      72727570 
 2083      74735F37 
 2084              	.LASF209:
 2085 0e52 666F726D 		.ascii	"format\000"
 2085      617400
 2086              	.LASF175:
 2087 0e59 52455345 		.ascii	"RESERVED0\000"
 2087      52564544 
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 85


 2087      3000
 2088              	.LASF203:
 2089 0e63 6872466F 		.ascii	"hrFormat\000"
 2089      726D6174 
 2089      00
 2090              	.LASF147:
 2091 0e6c 7564625F 		.ascii	"udb_interrupts_15_IRQn\000"
 2091      696E7465 
 2091      72727570 
 2091      74735F31 
 2091      355F4952 
 2092              	.LASF183:
 2093 0e83 52455345 		.ascii	"RESERVED4\000"
 2093      52564544 
 2093      3400
 2094              	.LASF129:
 2095 0e8d 74637077 		.ascii	"tcpwm_1_interrupts_21_IRQn\000"
 2095      6D5F315F 
 2095      696E7465 
 2095      72727570 
 2095      74735F32 
 2096              	.LASF173:
 2097 0ea8 75696E74 		.ascii	"uint32_t\000"
 2097      33325F74 
 2097      00
 2098              	.LASF110:
 2099 0eb1 74637077 		.ascii	"tcpwm_1_interrupts_2_IRQn\000"
 2099      6D5F315F 
 2099      696E7465 
 2099      72727570 
 2099      74735F32 
 2100              	.LASF5:
 2101 0ecb 55736167 		.ascii	"UsageFault_IRQn\000"
 2101      65466175 
 2101      6C745F49 
 2101      52516E00 
 2102              	.LASF42:
 2103 0edb 63707573 		.ascii	"cpuss_interrupts_ipc_7_IRQn\000"
 2103      735F696E 
 2103      74657272 
 2103      75707473 
 2103      5F697063 
 2104              	.LASF77:
 2105 0ef7 63707573 		.ascii	"cpuss_interrupts_dw1_1_IRQn\000"
 2105      735F696E 
 2105      74657272 
 2105      75707473 
 2105      5F647731 
 2106              	.LASF49:
 2107 0f13 63707573 		.ascii	"cpuss_interrupts_ipc_14_IRQn\000"
 2107      735F696E 
 2107      74657272 
 2107      75707473 
 2107      5F697063 
 2108              	.LASF150:
 2109 0f30 61756469 		.ascii	"audioss_interrupt_pdm_IRQn\000"
 2109      6F73735F 
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 86


 2109      696E7465 
 2109      72727570 
 2109      745F7064 
 2110              	.LASF188:
 2111 0f4b 6C6F6E67 		.ascii	"long double\000"
 2111      20646F75 
 2111      626C6500 
 2112              	.LASF189:
 2113 0f57 63686172 		.ascii	"char\000"
 2113      00
 2114              	.LASF226:
 2115 0f5c 5254435F 		.ascii	"RTC_config\000"
 2115      636F6E66 
 2115      696700
 2116              	.LASF72:
 2117 0f67 63707573 		.ascii	"cpuss_interrupts_dw0_12_IRQn\000"
 2117      735F696E 
 2117      74657272 
 2117      75707473 
 2117      5F647730 
 2118              	.LASF13:
 2119 0f84 696F7373 		.ascii	"ioss_interrupts_gpio_3_IRQn\000"
 2119      5F696E74 
 2119      65727275 
 2119      7074735F 
 2119      6770696F 
 2120              	.LASF148:
 2121 0fa0 70617373 		.ascii	"pass_interrupt_sar_IRQn\000"
 2121      5F696E74 
 2121      65727275 
 2121      70745F73 
 2121      61725F49 
 2122              	.LASF232:
 2123 0fb8 63795F73 		.ascii	"cy_stc_rtc_config\000"
 2123      74635F72 
 2123      74635F63 
 2123      6F6E6669 
 2123      6700
 2124              	.LASF54:
 2125 0fca 7363625F 		.ascii	"scb_3_interrupt_IRQn\000"
 2125      335F696E 
 2125      74657272 
 2125      7570745F 
 2125      4952516E 
 2126              	.LASF141:
 2127 0fdf 7564625F 		.ascii	"udb_interrupts_9_IRQn\000"
 2127      696E7465 
 2127      72727570 
 2127      74735F39 
 2127      5F495251 
 2128              	.LASF1:
 2129 0ff5 4E6F6E4D 		.ascii	"NonMaskableInt_IRQn\000"
 2129      61736B61 
 2129      626C6549 
 2129      6E745F49 
 2129      52516E00 
 2130              	.LASF164:
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 87


 2131 1009 5F5F696E 		.ascii	"__int32_t\000"
 2131      7433325F 
 2131      7400
 2132              	.LASF127:
 2133 1013 74637077 		.ascii	"tcpwm_1_interrupts_19_IRQn\000"
 2133      6D5F315F 
 2133      696E7465 
 2133      72727570 
 2133      74735F31 
 2134              	.LASF57:
 2135 102e 7363625F 		.ascii	"scb_6_interrupt_IRQn\000"
 2135      365F696E 
 2135      74657272 
 2135      7570745F 
 2135      4952516E 
 2136              	.LASF198:
 2137 1043 43595F52 		.ascii	"CY_RTC_AM\000"
 2137      54435F41 
 2137      4D00
 2138              	.LASF204:
 2139 104d 6461794F 		.ascii	"dayOfWeek\000"
 2139      66576565 
 2139      6B00
 2140              	.LASF202:
 2141 1057 616D506D 		.ascii	"amPm\000"
 2141      00
 2142              	.LASF11:
 2143 105c 696F7373 		.ascii	"ioss_interrupts_gpio_1_IRQn\000"
 2143      5F696E74 
 2143      65727275 
 2143      7074735F 
 2143      6770696F 
 2144              	.LASF2:
 2145 1078 48617264 		.ascii	"HardFault_IRQn\000"
 2145      4661756C 
 2145      745F4952 
 2145      516E00
 2146              	.LASF65:
 2147 1087 63707573 		.ascii	"cpuss_interrupts_dw0_5_IRQn\000"
 2147      735F696E 
 2147      74657272 
 2147      75707473 
 2147      5F647730 
 2148              	.LASF7:
 2149 10a3 44656275 		.ascii	"DebugMonitor_IRQn\000"
 2149      674D6F6E 
 2149      69746F72 
 2149      5F495251 
 2149      6E00
 2150              	.LASF59:
 2151 10b5 6373645F 		.ascii	"csd_interrupt_IRQn\000"
 2151      696E7465 
 2151      72727570 
 2151      745F4952 
 2151      516E00
 2152              	.LASF35:
 2153 10c8 63707573 		.ascii	"cpuss_interrupts_ipc_0_IRQn\000"
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 88


 2153      735F696E 
 2153      74657272 
 2153      75707473 
 2153      5F697063 
 2154              	.LASF212:
 2155 10e4 63795F73 		.ascii	"cy_stc_rtc_dst_format_t\000"
 2155      74635F72 
 2155      74635F64 
 2155      73745F66 
 2155      6F726D61 
 2156              	.LASF130:
 2157 10fc 74637077 		.ascii	"tcpwm_1_interrupts_22_IRQn\000"
 2157      6D5F315F 
 2157      696E7465 
 2157      72727570 
 2157      74735F32 
 2158              	.LASF111:
 2159 1117 74637077 		.ascii	"tcpwm_1_interrupts_3_IRQn\000"
 2159      6D5F315F 
 2159      696E7465 
 2159      72727570 
 2159      74735F33 
 2160              	.LASF43:
 2161 1131 63707573 		.ascii	"cpuss_interrupts_ipc_8_IRQn\000"
 2161      735F696E 
 2161      74657272 
 2161      75707473 
 2161      5F697063 
 2162              	.LASF78:
 2163 114d 63707573 		.ascii	"cpuss_interrupts_dw1_2_IRQn\000"
 2163      735F696E 
 2163      74657272 
 2163      75707473 
 2163      5F647731 
 2164              	.LASF50:
 2165 1169 63707573 		.ascii	"cpuss_interrupts_ipc_15_IRQn\000"
 2165      735F696E 
 2165      74657272 
 2165      75707473 
 2165      5F697063 
 2166              	.LASF136:
 2167 1186 7564625F 		.ascii	"udb_interrupts_4_IRQn\000"
 2167      696E7465 
 2167      72727570 
 2167      74735F34 
 2167      5F495251 
 2168              	.LASF231:
 2169 119c 433A5C55 		.ascii	"C:\\Users\\codyg\\git\\PSoC6\\BLE_RTC_IMU.cydsn\000"
 2169      73657273 
 2169      5C636F64 
 2169      79675C67 
 2169      69745C50 
 2170              	.LASF210:
 2171 11c7 6461794F 		.ascii	"dayOfMonth\000"
 2171      664D6F6E 
 2171      746800
 2172              	.LASF122:
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 89


 2173 11d2 74637077 		.ascii	"tcpwm_1_interrupts_14_IRQn\000"
 2173      6D5F315F 
 2173      696E7465 
 2173      72727570 
 2173      74735F31 
 2174              	.LASF160:
 2175 11ed 4952516E 		.ascii	"IRQn_Type\000"
 2175      5F547970 
 2175      6500
 2176              	.LASF227:
 2177 11f7 43795F52 		.ascii	"Cy_RTC_Interrupt\000"
 2177      54435F49 
 2177      6E746572 
 2177      72757074 
 2177      00
 2178              	.LASF152:
 2179 1208 736D6966 		.ascii	"smif_interrupt_IRQn\000"
 2179      5F696E74 
 2179      65727275 
 2179      70745F49 
 2179      52516E00 
 2180              	.LASF171:
 2181 121c 75696E74 		.ascii	"uint8_t\000"
 2181      385F7400 
 2182              	.LASF22:
 2183 1224 696F7373 		.ascii	"ioss_interrupts_gpio_12_IRQn\000"
 2183      5F696E74 
 2183      65727275 
 2183      7074735F 
 2183      6770696F 
 2184              	.LASF151:
 2185 1241 70726F66 		.ascii	"profile_interrupt_IRQn\000"
 2185      696C655F 
 2185      696E7465 
 2185      72727570 
 2185      745F4952 
 2186              	.LASF177:
 2187 1258 52534552 		.ascii	"RSERVED1\000"
 2187      56454431 
 2187      00
 2188              	.LASF185:
 2189 1261 53544952 		.ascii	"STIR\000"
 2189      00
 2190              	.LASF215:
 2191 1266 63795F73 		.ascii	"cy_stc_rtc_dst_t\000"
 2191      74635F72 
 2191      74635F64 
 2191      73745F74 
 2191      00
 2192              	.LASF88:
 2193 1277 63707573 		.ascii	"cpuss_interrupts_dw1_12_IRQn\000"
 2193      735F696E 
 2193      74657272 
 2193      75707473 
 2193      5F647731 
 2194              	.LASF60:
 2195 1294 63707573 		.ascii	"cpuss_interrupts_dw0_0_IRQn\000"
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 90


 2195      735F696E 
 2195      74657272 
 2195      75707473 
 2195      5F647730 
 2196              	.LASF26:
 2197 12b0 696F7373 		.ascii	"ioss_interrupt_vdd_IRQn\000"
 2197      5F696E74 
 2197      65727275 
 2197      70745F76 
 2197      64645F49 
 2198              	.LASF100:
 2199 12c8 74637077 		.ascii	"tcpwm_0_interrupts_0_IRQn\000"
 2199      6D5F305F 
 2199      696E7465 
 2199      72727570 
 2199      74735F30 
 2200              	.LASF86:
 2201 12e2 63707573 		.ascii	"cpuss_interrupts_dw1_10_IRQn\000"
 2201      735F696E 
 2201      74657272 
 2201      75707473 
 2201      5F647731 
 2202              	.LASF31:
 2203 12ff 73727373 		.ascii	"srss_interrupt_backup_IRQn\000"
 2203      5F696E74 
 2203      65727275 
 2203      70745F62 
 2203      61636B75 
 2204              	.LASF214:
 2205 131a 73746F70 		.ascii	"stopDst\000"
 2205      44737400 
 2206              	.LASF45:
 2207 1322 63707573 		.ascii	"cpuss_interrupts_ipc_10_IRQn\000"
 2207      735F696E 
 2207      74657272 
 2207      75707473 
 2207      5F697063 
 2208              	.LASF82:
 2209 133f 63707573 		.ascii	"cpuss_interrupts_dw1_6_IRQn\000"
 2209      735F696E 
 2209      74657272 
 2209      75707473 
 2209      5F647731 
 2210              	.LASF67:
 2211 135b 63707573 		.ascii	"cpuss_interrupts_dw0_7_IRQn\000"
 2211      735F696E 
 2211      74657272 
 2211      75707473 
 2211      5F647730 
 2212              	.LASF217:
 2213 1377 696E7472 		.ascii	"intrPriority\000"
 2213      5072696F 
 2213      72697479 
 2213      00
 2214              	.LASF195:
 2215 1384 43595F52 		.ascii	"CY_RTC_DST_RELATIVE\000"
 2215      54435F44 
ARM GAS  C:\Users\codyg\AppData\Local\Temp\ccbaOBSa.s 			page 91


 2215      53545F52 
 2215      454C4154 
 2215      49564500 
 2216              	.LASF112:
 2217 1398 74637077 		.ascii	"tcpwm_1_interrupts_4_IRQn\000"
 2217      6D5F315F 
 2217      696E7465 
 2217      72727570 
 2217      74735F34 
 2218              	.LASF96:
 2219 13b2 63707573 		.ascii	"cpuss_interrupts_cm0_cti_0_IRQn\000"
 2219      735F696E 
 2219      74657272 
 2219      75707473 
 2219      5F636D30 
 2220              	.LASF18:
 2221 13d2 696F7373 		.ascii	"ioss_interrupts_gpio_8_IRQn\000"
 2221      5F696E74 
 2221      65727275 
 2221      7074735F 
 2221      6770696F 
 2222              	.LASF44:
 2223 13ee 63707573 		.ascii	"cpuss_interrupts_ipc_9_IRQn\000"
 2223      735F696E 
 2223      74657272 
 2223      75707473 
 2223      5F697063 
 2224              	.LASF137:
 2225 140a 7564625F 		.ascii	"udb_interrupts_5_IRQn\000"
 2225      696E7465 
 2225      72727570 
 2225      74735F35 
 2225      5F495251 
 2226              	.LASF48:
 2227 1420 63707573 		.ascii	"cpuss_interrupts_ipc_13_IRQn\000"
 2227      735F696E 
 2227      74657272 
 2227      75707473 
 2227      5F697063 
 2228              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
