Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Mar 20 11:33:55 2019
| Host         : DESKTOP-NL9J8SI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file BoardMap_timing_summary_routed.rpt -rpx BoardMap_timing_summary_routed.rpx -warn_on_violation
| Design       : BoardMap
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 21 register/latch pins with no clock driven by root clock pin: clkdiv/clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 41 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.813        0.000                      0                   65        0.280        0.000                      0                   65        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.813        0.000                      0                   65        0.280        0.000                      0                   65        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.813ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.813ns  (required time - arrival time)
  Source:                 clkdiv/clkq_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/clkq_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.698ns  (logic 2.426ns (42.579%)  route 3.272ns (57.421%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.633     5.154    clkdiv/CLK_0
    SLICE_X0Y14          FDRE                                         r  clkdiv/clkq_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  clkdiv/clkq_reg[4]/Q
                         net (fo=2, routed)           0.700     6.310    clkdiv/clkq_reg[4]
    SLICE_X1Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.835 r  clkdiv/clkq_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.835    clkdiv/clkq_reg[0]_i_17_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.949 r  clkdiv/clkq_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.949    clkdiv/clkq_reg[0]_i_16_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.063 r  clkdiv/clkq_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.063    clkdiv/clkq_reg[0]_i_14_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.177 r  clkdiv/clkq_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.177    clkdiv/clkq_reg[0]_i_15_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  clkdiv/clkq_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.291    clkdiv/clkq_reg[0]_i_13_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  clkdiv/clkq_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.405    clkdiv/clkq_reg[0]_i_10_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.519 r  clkdiv/clkq_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.519    clkdiv/clkq_reg[0]_i_11_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.853 r  clkdiv/clkq_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.800     8.653    clkdiv/p_0_in[30]
    SLICE_X2Y20          LUT2 (Prop_lut2_I0_O)        0.303     8.956 r  clkdiv/clkq[0]_i_8/O
                         net (fo=1, routed)           0.666     9.622    clkdiv/clkq[0]_i_8_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I5_O)        0.124     9.746 r  clkdiv/clkq[0]_i_1/O
                         net (fo=33, routed)          1.106    10.852    clkdiv/clear
    SLICE_X0Y13          FDRE                                         r  clkdiv/clkq_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.514    14.855    clkdiv/CLK_0
    SLICE_X0Y13          FDRE                                         r  clkdiv/clkq_reg[0]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y13          FDRE (Setup_fdre_C_R)       -0.429    14.665    clkdiv/clkq_reg[0]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                         -10.852    
  -------------------------------------------------------------------
                         slack                                  3.813    

Slack (MET) :             3.813ns  (required time - arrival time)
  Source:                 clkdiv/clkq_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/clkq_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.698ns  (logic 2.426ns (42.579%)  route 3.272ns (57.421%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.633     5.154    clkdiv/CLK_0
    SLICE_X0Y14          FDRE                                         r  clkdiv/clkq_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  clkdiv/clkq_reg[4]/Q
                         net (fo=2, routed)           0.700     6.310    clkdiv/clkq_reg[4]
    SLICE_X1Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.835 r  clkdiv/clkq_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.835    clkdiv/clkq_reg[0]_i_17_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.949 r  clkdiv/clkq_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.949    clkdiv/clkq_reg[0]_i_16_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.063 r  clkdiv/clkq_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.063    clkdiv/clkq_reg[0]_i_14_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.177 r  clkdiv/clkq_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.177    clkdiv/clkq_reg[0]_i_15_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  clkdiv/clkq_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.291    clkdiv/clkq_reg[0]_i_13_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  clkdiv/clkq_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.405    clkdiv/clkq_reg[0]_i_10_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.519 r  clkdiv/clkq_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.519    clkdiv/clkq_reg[0]_i_11_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.853 r  clkdiv/clkq_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.800     8.653    clkdiv/p_0_in[30]
    SLICE_X2Y20          LUT2 (Prop_lut2_I0_O)        0.303     8.956 r  clkdiv/clkq[0]_i_8/O
                         net (fo=1, routed)           0.666     9.622    clkdiv/clkq[0]_i_8_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I5_O)        0.124     9.746 r  clkdiv/clkq[0]_i_1/O
                         net (fo=33, routed)          1.106    10.852    clkdiv/clear
    SLICE_X0Y13          FDRE                                         r  clkdiv/clkq_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.514    14.855    clkdiv/CLK_0
    SLICE_X0Y13          FDRE                                         r  clkdiv/clkq_reg[1]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y13          FDRE (Setup_fdre_C_R)       -0.429    14.665    clkdiv/clkq_reg[1]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                         -10.852    
  -------------------------------------------------------------------
                         slack                                  3.813    

Slack (MET) :             3.813ns  (required time - arrival time)
  Source:                 clkdiv/clkq_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/clkq_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.698ns  (logic 2.426ns (42.579%)  route 3.272ns (57.421%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.633     5.154    clkdiv/CLK_0
    SLICE_X0Y14          FDRE                                         r  clkdiv/clkq_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  clkdiv/clkq_reg[4]/Q
                         net (fo=2, routed)           0.700     6.310    clkdiv/clkq_reg[4]
    SLICE_X1Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.835 r  clkdiv/clkq_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.835    clkdiv/clkq_reg[0]_i_17_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.949 r  clkdiv/clkq_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.949    clkdiv/clkq_reg[0]_i_16_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.063 r  clkdiv/clkq_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.063    clkdiv/clkq_reg[0]_i_14_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.177 r  clkdiv/clkq_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.177    clkdiv/clkq_reg[0]_i_15_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  clkdiv/clkq_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.291    clkdiv/clkq_reg[0]_i_13_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  clkdiv/clkq_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.405    clkdiv/clkq_reg[0]_i_10_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.519 r  clkdiv/clkq_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.519    clkdiv/clkq_reg[0]_i_11_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.853 r  clkdiv/clkq_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.800     8.653    clkdiv/p_0_in[30]
    SLICE_X2Y20          LUT2 (Prop_lut2_I0_O)        0.303     8.956 r  clkdiv/clkq[0]_i_8/O
                         net (fo=1, routed)           0.666     9.622    clkdiv/clkq[0]_i_8_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I5_O)        0.124     9.746 r  clkdiv/clkq[0]_i_1/O
                         net (fo=33, routed)          1.106    10.852    clkdiv/clear
    SLICE_X0Y13          FDRE                                         r  clkdiv/clkq_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.514    14.855    clkdiv/CLK_0
    SLICE_X0Y13          FDRE                                         r  clkdiv/clkq_reg[2]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y13          FDRE (Setup_fdre_C_R)       -0.429    14.665    clkdiv/clkq_reg[2]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                         -10.852    
  -------------------------------------------------------------------
                         slack                                  3.813    

Slack (MET) :             3.813ns  (required time - arrival time)
  Source:                 clkdiv/clkq_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/clkq_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.698ns  (logic 2.426ns (42.579%)  route 3.272ns (57.421%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.633     5.154    clkdiv/CLK_0
    SLICE_X0Y14          FDRE                                         r  clkdiv/clkq_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  clkdiv/clkq_reg[4]/Q
                         net (fo=2, routed)           0.700     6.310    clkdiv/clkq_reg[4]
    SLICE_X1Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.835 r  clkdiv/clkq_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.835    clkdiv/clkq_reg[0]_i_17_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.949 r  clkdiv/clkq_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.949    clkdiv/clkq_reg[0]_i_16_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.063 r  clkdiv/clkq_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.063    clkdiv/clkq_reg[0]_i_14_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.177 r  clkdiv/clkq_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.177    clkdiv/clkq_reg[0]_i_15_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  clkdiv/clkq_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.291    clkdiv/clkq_reg[0]_i_13_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  clkdiv/clkq_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.405    clkdiv/clkq_reg[0]_i_10_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.519 r  clkdiv/clkq_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.519    clkdiv/clkq_reg[0]_i_11_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.853 r  clkdiv/clkq_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.800     8.653    clkdiv/p_0_in[30]
    SLICE_X2Y20          LUT2 (Prop_lut2_I0_O)        0.303     8.956 r  clkdiv/clkq[0]_i_8/O
                         net (fo=1, routed)           0.666     9.622    clkdiv/clkq[0]_i_8_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I5_O)        0.124     9.746 r  clkdiv/clkq[0]_i_1/O
                         net (fo=33, routed)          1.106    10.852    clkdiv/clear
    SLICE_X0Y13          FDRE                                         r  clkdiv/clkq_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.514    14.855    clkdiv/CLK_0
    SLICE_X0Y13          FDRE                                         r  clkdiv/clkq_reg[3]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y13          FDRE (Setup_fdre_C_R)       -0.429    14.665    clkdiv/clkq_reg[3]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                         -10.852    
  -------------------------------------------------------------------
                         slack                                  3.813    

Slack (MET) :             3.913ns  (required time - arrival time)
  Source:                 clkdiv/clkq_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/clkq_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.592ns  (logic 2.426ns (43.385%)  route 3.166ns (56.615%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.633     5.154    clkdiv/CLK_0
    SLICE_X0Y14          FDRE                                         r  clkdiv/clkq_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  clkdiv/clkq_reg[4]/Q
                         net (fo=2, routed)           0.700     6.310    clkdiv/clkq_reg[4]
    SLICE_X1Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.835 r  clkdiv/clkq_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.835    clkdiv/clkq_reg[0]_i_17_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.949 r  clkdiv/clkq_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.949    clkdiv/clkq_reg[0]_i_16_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.063 r  clkdiv/clkq_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.063    clkdiv/clkq_reg[0]_i_14_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.177 r  clkdiv/clkq_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.177    clkdiv/clkq_reg[0]_i_15_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  clkdiv/clkq_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.291    clkdiv/clkq_reg[0]_i_13_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  clkdiv/clkq_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.405    clkdiv/clkq_reg[0]_i_10_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.519 r  clkdiv/clkq_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.519    clkdiv/clkq_reg[0]_i_11_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.853 r  clkdiv/clkq_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.800     8.653    clkdiv/p_0_in[30]
    SLICE_X2Y20          LUT2 (Prop_lut2_I0_O)        0.303     8.956 r  clkdiv/clkq[0]_i_8/O
                         net (fo=1, routed)           0.666     9.622    clkdiv/clkq[0]_i_8_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I5_O)        0.124     9.746 r  clkdiv/clkq[0]_i_1/O
                         net (fo=33, routed)          1.000    10.746    clkdiv/clear
    SLICE_X0Y20          FDRE                                         r  clkdiv/clkq_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508    14.849    clkdiv/CLK_0
    SLICE_X0Y20          FDRE                                         r  clkdiv/clkq_reg[28]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y20          FDRE (Setup_fdre_C_R)       -0.429    14.659    clkdiv/clkq_reg[28]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -10.746    
  -------------------------------------------------------------------
                         slack                                  3.913    

Slack (MET) :             3.913ns  (required time - arrival time)
  Source:                 clkdiv/clkq_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/clkq_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.592ns  (logic 2.426ns (43.385%)  route 3.166ns (56.615%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.633     5.154    clkdiv/CLK_0
    SLICE_X0Y14          FDRE                                         r  clkdiv/clkq_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  clkdiv/clkq_reg[4]/Q
                         net (fo=2, routed)           0.700     6.310    clkdiv/clkq_reg[4]
    SLICE_X1Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.835 r  clkdiv/clkq_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.835    clkdiv/clkq_reg[0]_i_17_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.949 r  clkdiv/clkq_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.949    clkdiv/clkq_reg[0]_i_16_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.063 r  clkdiv/clkq_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.063    clkdiv/clkq_reg[0]_i_14_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.177 r  clkdiv/clkq_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.177    clkdiv/clkq_reg[0]_i_15_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  clkdiv/clkq_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.291    clkdiv/clkq_reg[0]_i_13_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  clkdiv/clkq_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.405    clkdiv/clkq_reg[0]_i_10_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.519 r  clkdiv/clkq_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.519    clkdiv/clkq_reg[0]_i_11_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.853 r  clkdiv/clkq_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.800     8.653    clkdiv/p_0_in[30]
    SLICE_X2Y20          LUT2 (Prop_lut2_I0_O)        0.303     8.956 r  clkdiv/clkq[0]_i_8/O
                         net (fo=1, routed)           0.666     9.622    clkdiv/clkq[0]_i_8_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I5_O)        0.124     9.746 r  clkdiv/clkq[0]_i_1/O
                         net (fo=33, routed)          1.000    10.746    clkdiv/clear
    SLICE_X0Y20          FDRE                                         r  clkdiv/clkq_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508    14.849    clkdiv/CLK_0
    SLICE_X0Y20          FDRE                                         r  clkdiv/clkq_reg[29]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y20          FDRE (Setup_fdre_C_R)       -0.429    14.659    clkdiv/clkq_reg[29]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -10.746    
  -------------------------------------------------------------------
                         slack                                  3.913    

Slack (MET) :             3.913ns  (required time - arrival time)
  Source:                 clkdiv/clkq_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/clkq_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.592ns  (logic 2.426ns (43.385%)  route 3.166ns (56.615%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.633     5.154    clkdiv/CLK_0
    SLICE_X0Y14          FDRE                                         r  clkdiv/clkq_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  clkdiv/clkq_reg[4]/Q
                         net (fo=2, routed)           0.700     6.310    clkdiv/clkq_reg[4]
    SLICE_X1Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.835 r  clkdiv/clkq_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.835    clkdiv/clkq_reg[0]_i_17_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.949 r  clkdiv/clkq_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.949    clkdiv/clkq_reg[0]_i_16_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.063 r  clkdiv/clkq_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.063    clkdiv/clkq_reg[0]_i_14_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.177 r  clkdiv/clkq_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.177    clkdiv/clkq_reg[0]_i_15_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  clkdiv/clkq_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.291    clkdiv/clkq_reg[0]_i_13_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  clkdiv/clkq_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.405    clkdiv/clkq_reg[0]_i_10_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.519 r  clkdiv/clkq_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.519    clkdiv/clkq_reg[0]_i_11_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.853 r  clkdiv/clkq_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.800     8.653    clkdiv/p_0_in[30]
    SLICE_X2Y20          LUT2 (Prop_lut2_I0_O)        0.303     8.956 r  clkdiv/clkq[0]_i_8/O
                         net (fo=1, routed)           0.666     9.622    clkdiv/clkq[0]_i_8_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I5_O)        0.124     9.746 r  clkdiv/clkq[0]_i_1/O
                         net (fo=33, routed)          1.000    10.746    clkdiv/clear
    SLICE_X0Y20          FDRE                                         r  clkdiv/clkq_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508    14.849    clkdiv/CLK_0
    SLICE_X0Y20          FDRE                                         r  clkdiv/clkq_reg[30]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y20          FDRE (Setup_fdre_C_R)       -0.429    14.659    clkdiv/clkq_reg[30]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -10.746    
  -------------------------------------------------------------------
                         slack                                  3.913    

Slack (MET) :             3.913ns  (required time - arrival time)
  Source:                 clkdiv/clkq_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/clkq_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.592ns  (logic 2.426ns (43.385%)  route 3.166ns (56.615%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.633     5.154    clkdiv/CLK_0
    SLICE_X0Y14          FDRE                                         r  clkdiv/clkq_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  clkdiv/clkq_reg[4]/Q
                         net (fo=2, routed)           0.700     6.310    clkdiv/clkq_reg[4]
    SLICE_X1Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.835 r  clkdiv/clkq_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.835    clkdiv/clkq_reg[0]_i_17_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.949 r  clkdiv/clkq_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.949    clkdiv/clkq_reg[0]_i_16_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.063 r  clkdiv/clkq_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.063    clkdiv/clkq_reg[0]_i_14_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.177 r  clkdiv/clkq_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.177    clkdiv/clkq_reg[0]_i_15_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.291 r  clkdiv/clkq_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.291    clkdiv/clkq_reg[0]_i_13_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.405 r  clkdiv/clkq_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.405    clkdiv/clkq_reg[0]_i_10_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.519 r  clkdiv/clkq_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.519    clkdiv/clkq_reg[0]_i_11_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.853 r  clkdiv/clkq_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.800     8.653    clkdiv/p_0_in[30]
    SLICE_X2Y20          LUT2 (Prop_lut2_I0_O)        0.303     8.956 r  clkdiv/clkq[0]_i_8/O
                         net (fo=1, routed)           0.666     9.622    clkdiv/clkq[0]_i_8_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I5_O)        0.124     9.746 r  clkdiv/clkq[0]_i_1/O
                         net (fo=33, routed)          1.000    10.746    clkdiv/clear
    SLICE_X0Y20          FDRE                                         r  clkdiv/clkq_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508    14.849    clkdiv/CLK_0
    SLICE_X0Y20          FDRE                                         r  clkdiv/clkq_reg[31]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y20          FDRE (Setup_fdre_C_R)       -0.429    14.659    clkdiv/clkq_reg[31]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -10.746    
  -------------------------------------------------------------------
                         slack                                  3.913    

Slack (MET) :             3.966ns  (required time - arrival time)
  Source:                 clkdiv/clkq_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/clkq_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.544ns  (logic 2.481ns (44.748%)  route 3.063ns (55.252%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.633     5.154    clkdiv/CLK_0
    SLICE_X0Y13          FDRE                                         r  clkdiv/clkq_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  clkdiv/clkq_reg[0]/Q
                         net (fo=2, routed)           0.633     6.243    clkdiv/clkq_reg[0]
    SLICE_X1Y13          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.823 r  clkdiv/clkq_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.823    clkdiv/clkq_reg[0]_i_17_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.937 r  clkdiv/clkq_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.937    clkdiv/clkq_reg[0]_i_16_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.051 r  clkdiv/clkq_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.051    clkdiv/clkq_reg[0]_i_14_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.165 r  clkdiv/clkq_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.165    clkdiv/clkq_reg[0]_i_15_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.279 r  clkdiv/clkq_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.279    clkdiv/clkq_reg[0]_i_13_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.393 r  clkdiv/clkq_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.393    clkdiv/clkq_reg[0]_i_10_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.507 r  clkdiv/clkq_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.507    clkdiv/clkq_reg[0]_i_11_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.841 r  clkdiv/clkq_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.800     8.641    clkdiv/p_0_in[30]
    SLICE_X2Y20          LUT2 (Prop_lut2_I0_O)        0.303     8.944 r  clkdiv/clkq[0]_i_8/O
                         net (fo=1, routed)           0.666     9.609    clkdiv/clkq[0]_i_8_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I5_O)        0.124     9.733 r  clkdiv/clkq[0]_i_1/O
                         net (fo=33, routed)          0.965    10.699    clkdiv/clear
    SLICE_X0Y14          FDRE                                         r  clkdiv/clkq_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.514    14.855    clkdiv/CLK_0
    SLICE_X0Y14          FDRE                                         r  clkdiv/clkq_reg[4]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y14          FDRE (Setup_fdre_C_R)       -0.429    14.665    clkdiv/clkq_reg[4]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                         -10.699    
  -------------------------------------------------------------------
                         slack                                  3.966    

Slack (MET) :             3.966ns  (required time - arrival time)
  Source:                 clkdiv/clkq_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/clkq_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.544ns  (logic 2.481ns (44.748%)  route 3.063ns (55.252%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.633     5.154    clkdiv/CLK_0
    SLICE_X0Y13          FDRE                                         r  clkdiv/clkq_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  clkdiv/clkq_reg[0]/Q
                         net (fo=2, routed)           0.633     6.243    clkdiv/clkq_reg[0]
    SLICE_X1Y13          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.823 r  clkdiv/clkq_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.823    clkdiv/clkq_reg[0]_i_17_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.937 r  clkdiv/clkq_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.937    clkdiv/clkq_reg[0]_i_16_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.051 r  clkdiv/clkq_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.051    clkdiv/clkq_reg[0]_i_14_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.165 r  clkdiv/clkq_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.165    clkdiv/clkq_reg[0]_i_15_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.279 r  clkdiv/clkq_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.279    clkdiv/clkq_reg[0]_i_13_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.393 r  clkdiv/clkq_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.393    clkdiv/clkq_reg[0]_i_10_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.507 r  clkdiv/clkq_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.507    clkdiv/clkq_reg[0]_i_11_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.841 r  clkdiv/clkq_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.800     8.641    clkdiv/p_0_in[30]
    SLICE_X2Y20          LUT2 (Prop_lut2_I0_O)        0.303     8.944 r  clkdiv/clkq[0]_i_8/O
                         net (fo=1, routed)           0.666     9.609    clkdiv/clkq[0]_i_8_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I5_O)        0.124     9.733 r  clkdiv/clkq[0]_i_1/O
                         net (fo=33, routed)          0.965    10.699    clkdiv/clear
    SLICE_X0Y14          FDRE                                         r  clkdiv/clkq_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.514    14.855    clkdiv/CLK_0
    SLICE_X0Y14          FDRE                                         r  clkdiv/clkq_reg[5]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y14          FDRE (Setup_fdre_C_R)       -0.429    14.665    clkdiv/clkq_reg[5]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                         -10.699    
  -------------------------------------------------------------------
                         slack                                  3.966    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clkdiv/clkq_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/clkq_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.588     1.471    clkdiv/CLK_0
    SLICE_X0Y18          FDRE                                         r  clkdiv/clkq_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  clkdiv/clkq_reg[22]/Q
                         net (fo=2, routed)           0.133     1.745    clkdiv/clkq_reg[22]
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.856 r  clkdiv/clkq_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.856    clkdiv/clkq_reg[20]_i_1_n_5
    SLICE_X0Y18          FDRE                                         r  clkdiv/clkq_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.857     1.984    clkdiv/CLK_0
    SLICE_X0Y18          FDRE                                         r  clkdiv/clkq_reg[22]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X0Y18          FDRE (Hold_fdre_C_D)         0.105     1.576    clkdiv/clkq_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clkdiv/clkq_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/clkq_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.587     1.470    clkdiv/CLK_0
    SLICE_X0Y19          FDRE                                         r  clkdiv/clkq_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  clkdiv/clkq_reg[26]/Q
                         net (fo=2, routed)           0.133     1.744    clkdiv/clkq_reg[26]
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.855 r  clkdiv/clkq_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.855    clkdiv/clkq_reg[24]_i_1_n_5
    SLICE_X0Y19          FDRE                                         r  clkdiv/clkq_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.856     1.983    clkdiv/CLK_0
    SLICE_X0Y19          FDRE                                         r  clkdiv/clkq_reg[26]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X0Y19          FDRE (Hold_fdre_C_D)         0.105     1.575    clkdiv/clkq_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clkdiv/clkq_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/clkq_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.586     1.469    clkdiv/CLK_0
    SLICE_X0Y20          FDRE                                         r  clkdiv/clkq_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  clkdiv/clkq_reg[30]/Q
                         net (fo=2, routed)           0.133     1.743    clkdiv/clkq_reg[30]
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.854 r  clkdiv/clkq_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.854    clkdiv/clkq_reg[28]_i_1_n_5
    SLICE_X0Y20          FDRE                                         r  clkdiv/clkq_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.855     1.982    clkdiv/CLK_0
    SLICE_X0Y20          FDRE                                         r  clkdiv/clkq_reg[30]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X0Y20          FDRE (Hold_fdre_C_D)         0.105     1.574    clkdiv/clkq_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clkdiv/clkq_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/clkq_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.590     1.473    clkdiv/CLK_0
    SLICE_X0Y16          FDRE                                         r  clkdiv/clkq_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  clkdiv/clkq_reg[14]/Q
                         net (fo=2, routed)           0.133     1.747    clkdiv/clkq_reg[14]
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.858 r  clkdiv/clkq_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.858    clkdiv/clkq_reg[12]_i_1_n_5
    SLICE_X0Y16          FDRE                                         r  clkdiv/clkq_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.859     1.986    clkdiv/CLK_0
    SLICE_X0Y16          FDRE                                         r  clkdiv/clkq_reg[14]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X0Y16          FDRE (Hold_fdre_C_D)         0.105     1.578    clkdiv/clkq_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clkdiv/clkq_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/clkq_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.474    clkdiv/CLK_0
    SLICE_X0Y13          FDRE                                         r  clkdiv/clkq_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  clkdiv/clkq_reg[2]/Q
                         net (fo=2, routed)           0.133     1.748    clkdiv/clkq_reg[2]
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.859 r  clkdiv/clkq_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.859    clkdiv/clkq_reg[0]_i_2_n_5
    SLICE_X0Y13          FDRE                                         r  clkdiv/clkq_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.861     1.988    clkdiv/CLK_0
    SLICE_X0Y13          FDRE                                         r  clkdiv/clkq_reg[2]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X0Y13          FDRE (Hold_fdre_C_D)         0.105     1.579    clkdiv/clkq_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clkdiv/clkq_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/clkq_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.474    clkdiv/CLK_0
    SLICE_X0Y14          FDRE                                         r  clkdiv/clkq_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  clkdiv/clkq_reg[6]/Q
                         net (fo=2, routed)           0.133     1.748    clkdiv/clkq_reg[6]
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.859 r  clkdiv/clkq_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.859    clkdiv/clkq_reg[4]_i_1_n_5
    SLICE_X0Y14          FDRE                                         r  clkdiv/clkq_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.861     1.988    clkdiv/CLK_0
    SLICE_X0Y14          FDRE                                         r  clkdiv/clkq_reg[6]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X0Y14          FDRE (Hold_fdre_C_D)         0.105     1.579    clkdiv/clkq_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clkdiv/clkq_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/clkq_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.474    clkdiv/CLK_0
    SLICE_X0Y15          FDRE                                         r  clkdiv/clkq_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  clkdiv/clkq_reg[10]/Q
                         net (fo=2, routed)           0.133     1.748    clkdiv/clkq_reg[10]
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.859 r  clkdiv/clkq_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.859    clkdiv/clkq_reg[8]_i_1_n_5
    SLICE_X0Y15          FDRE                                         r  clkdiv/clkq_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.860     1.987    clkdiv/CLK_0
    SLICE_X0Y15          FDRE                                         r  clkdiv/clkq_reg[10]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X0Y15          FDRE (Hold_fdre_C_D)         0.105     1.579    clkdiv/clkq_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clkdiv/clkq_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/clkq_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.589     1.472    clkdiv/CLK_0
    SLICE_X0Y17          FDRE                                         r  clkdiv/clkq_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  clkdiv/clkq_reg[18]/Q
                         net (fo=2, routed)           0.134     1.747    clkdiv/clkq_reg[18]
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.858 r  clkdiv/clkq_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.858    clkdiv/clkq_reg[16]_i_1_n_5
    SLICE_X0Y17          FDRE                                         r  clkdiv/clkq_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.858     1.985    clkdiv/CLK_0
    SLICE_X0Y17          FDRE                                         r  clkdiv/clkq_reg[18]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X0Y17          FDRE (Hold_fdre_C_D)         0.105     1.577    clkdiv/clkq_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 clkdiv/clkq_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/clkq_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.588     1.471    clkdiv/CLK_0
    SLICE_X0Y18          FDRE                                         r  clkdiv/clkq_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  clkdiv/clkq_reg[22]/Q
                         net (fo=2, routed)           0.133     1.745    clkdiv/clkq_reg[22]
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.889 r  clkdiv/clkq_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.889    clkdiv/clkq_reg[20]_i_1_n_4
    SLICE_X0Y18          FDRE                                         r  clkdiv/clkq_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.857     1.984    clkdiv/CLK_0
    SLICE_X0Y18          FDRE                                         r  clkdiv/clkq_reg[23]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X0Y18          FDRE (Hold_fdre_C_D)         0.105     1.576    clkdiv/clkq_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 clkdiv/clkq_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/clkq_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.587     1.470    clkdiv/CLK_0
    SLICE_X0Y19          FDRE                                         r  clkdiv/clkq_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  clkdiv/clkq_reg[26]/Q
                         net (fo=2, routed)           0.133     1.744    clkdiv/clkq_reg[26]
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.888 r  clkdiv/clkq_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.888    clkdiv/clkq_reg[24]_i_1_n_4
    SLICE_X0Y19          FDRE                                         r  clkdiv/clkq_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.856     1.983    clkdiv/CLK_0
    SLICE_X0Y19          FDRE                                         r  clkdiv/clkq_reg[27]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X0Y19          FDRE (Hold_fdre_C_D)         0.105     1.575    clkdiv/clkq_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y15    clkdiv/clk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y15    clkdiv/clkq_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y15    clkdiv/clkq_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y16    clkdiv/clkq_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y16    clkdiv/clkq_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y16    clkdiv/clkq_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y16    clkdiv/clkq_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y17    clkdiv/clkq_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y17    clkdiv/clkq_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    clkdiv/clk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    clkdiv/clkq_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    clkdiv/clkq_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    clkdiv/clkq_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    clkdiv/clkq_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    clkdiv/clkq_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    clkdiv/clkq_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    clkdiv/clkq_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    clkdiv/clkq_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    clkdiv/clkq_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    clkdiv/clk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    clkdiv/clkq_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    clkdiv/clkq_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    clkdiv/clkq_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    clkdiv/clkq_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    clkdiv/clkq_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    clkdiv/clkq_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    clkdiv/clkq_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    clkdiv/clkq_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    clkdiv/clkq_reg[15]/C



