<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>GoodsTracker: F:/workspace/GoodsTracker/platform/GoodsTrackerControl/Static_Code/PDD/SPI_PDD.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">GoodsTracker
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c5a52a81292cf9a5167198f4f346d6d9.html">platform</a></li><li class="navelem"><a class="el" href="dir_0bbc1acbef512845ac42e815d7a45fcb.html">GoodsTrackerControl</a></li><li class="navelem"><a class="el" href="dir_3566e7a2574f94e2642f2ebc744ea463.html">Static_Code</a></li><li class="navelem"><a class="el" href="dir_c69feab5debe2620e41ce024c3468f87.html">PDD</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">SPI_PDD.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="_p_d_d___types_8h_source.html">PDD_Types.h</a>&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for SPI_PDD.h:</div>
<div class="dyncontent">
<div class="center"><img src="_s_p_i___p_d_d_8h__incl.png" border="0" usemap="#_f_1_2workspace_2_goods_tracker_2platform_2_goods_tracker_control_2_static___code_2_p_d_d_2_s_p_i___p_d_d_8h" alt=""/></div>
<!-- MAP 0 -->
</div>
</div>
<p><a href="_s_p_i___p_d_d_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a483b43fb5f67a36826d5b71918a4b7de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a483b43fb5f67a36826d5b71918a4b7de">SPI_PDD_CHIP_SELECT_0</a>&#160;&#160;&#160;0x1U</td></tr>
<tr class="separator:a483b43fb5f67a36826d5b71918a4b7de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6772a65fe401a0e10d21f8bf9c4c7009"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a6772a65fe401a0e10d21f8bf9c4c7009">SPI_PDD_CHIP_SELECT_1</a>&#160;&#160;&#160;0x2U</td></tr>
<tr class="separator:a6772a65fe401a0e10d21f8bf9c4c7009"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9f0c256ef50d4fb793466153b84005c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#af9f0c256ef50d4fb793466153b84005c">SPI_PDD_CHIP_SELECT_2</a>&#160;&#160;&#160;0x4U</td></tr>
<tr class="separator:af9f0c256ef50d4fb793466153b84005c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ae885977c4128ab333a22ad65f8f11c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a4ae885977c4128ab333a22ad65f8f11c">SPI_PDD_CHIP_SELECT_3</a>&#160;&#160;&#160;0x8U</td></tr>
<tr class="separator:a4ae885977c4128ab333a22ad65f8f11c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1f38843bf3586765c4bce28dc34588f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#ab1f38843bf3586765c4bce28dc34588f">SPI_PDD_CHIP_SELECT_4</a>&#160;&#160;&#160;0x10U</td></tr>
<tr class="separator:ab1f38843bf3586765c4bce28dc34588f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6b2e3c73a3c78b9c53cc5f2f18d2d47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#ac6b2e3c73a3c78b9c53cc5f2f18d2d47">SPI_PDD_TRANSFER_COMPLETE_INT</a>&#160;&#160;&#160;SPI_SR_TCF_MASK</td></tr>
<tr class="separator:ac6b2e3c73a3c78b9c53cc5f2f18d2d47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d394259875dcfc1504bd03aefd85d84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a1d394259875dcfc1504bd03aefd85d84">SPI_PDD_QUEUE_FINISHED_INT</a>&#160;&#160;&#160;SPI_SR_EOQF_MASK</td></tr>
<tr class="separator:a1d394259875dcfc1504bd03aefd85d84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1813d522b30c669c6ee02cbe65549adc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a1813d522b30c669c6ee02cbe65549adc">SPI_PDD_TX_FIFO_UNDERFLOW_INT</a>&#160;&#160;&#160;SPI_SR_TFUF_MASK</td></tr>
<tr class="separator:a1813d522b30c669c6ee02cbe65549adc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa38f0daeaa796fa9a6e8c56fe7de90c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#aa38f0daeaa796fa9a6e8c56fe7de90c6">SPI_PDD_TX_FIFO_FILL_INT_DMA</a>&#160;&#160;&#160;SPI_SR_TFFF_MASK</td></tr>
<tr class="separator:aa38f0daeaa796fa9a6e8c56fe7de90c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab93de670642e71f6bd7edf47c64dc337"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#ab93de670642e71f6bd7edf47c64dc337">SPI_PDD_RX_FIFO_OVERFLOW_INT</a>&#160;&#160;&#160;SPI_SR_RFOF_MASK</td></tr>
<tr class="separator:ab93de670642e71f6bd7edf47c64dc337"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d6c48be0193937b3c85af3b85bfc089"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a9d6c48be0193937b3c85af3b85bfc089">SPI_PDD_RX_FIFO_DRAIN_INT_DMA</a>&#160;&#160;&#160;SPI_SR_RFDF_MASK</td></tr>
<tr class="separator:a9d6c48be0193937b3c85af3b85bfc089"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dabb792b6180b22e8d2493876617dbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a3dabb792b6180b22e8d2493876617dbd">SPI_PDD_ALL_INT</a>&#160;&#160;&#160;0x9A0A0000U</td></tr>
<tr class="separator:a3dabb792b6180b22e8d2493876617dbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a223fc06486c578eb0f1782f2a482ac66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a223fc06486c578eb0f1782f2a482ac66">SPI_PDD_NO_DMA</a>&#160;&#160;&#160;0U</td></tr>
<tr class="separator:a223fc06486c578eb0f1782f2a482ac66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66ee435c99463279b8c5d1df2a2f4000"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a66ee435c99463279b8c5d1df2a2f4000">SPI_PDD_TX_FIFO_FILL_DMA</a>&#160;&#160;&#160;SPI_RSER_TFFF_DIRS_MASK</td></tr>
<tr class="separator:a66ee435c99463279b8c5d1df2a2f4000"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab48f69314feb0a3942fc696f02afa47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#aab48f69314feb0a3942fc696f02afa47">SPI_PDD_RX_FIFO_DRAIN_DMA</a>&#160;&#160;&#160;SPI_RSER_RFDF_DIRS_MASK</td></tr>
<tr class="separator:aab48f69314feb0a3942fc696f02afa47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ec785b49d7edc8b0aab4af81f483add"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a0ec785b49d7edc8b0aab4af81f483add">SPI_PDD_RX_BUFFER_FULL_OR_FAULT</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___masks.html#gaaa0dbb3306041f89299298e64d7b7a58">SPI_C1_SPIE_MASK</a></td></tr>
<tr class="separator:a0ec785b49d7edc8b0aab4af81f483add"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e786dd8e6f92e631cc3db8a6411610f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a2e786dd8e6f92e631cc3db8a6411610f">SPI_PDD_TX_BUFFER_EMPTY</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___masks.html#ga9a819839ef92c4a16fcbe0403dada66a">SPI_C1_SPTIE_MASK</a></td></tr>
<tr class="separator:a2e786dd8e6f92e631cc3db8a6411610f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d3335a680230813f2497a05ac55d028"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a5d3335a680230813f2497a05ac55d028">SPI_PDD_RX_BUFFER_FULL</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___masks.html#ga1cada84cbeaeb0de6e2c496da39da693">SPI_S_SPRF_MASK</a></td></tr>
<tr class="separator:a5d3335a680230813f2497a05ac55d028"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81c17103ec7a96d49cf4ce7572db50de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a81c17103ec7a96d49cf4ce7572db50de">SPI_PDD_MATCH</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___masks.html#gac6198d0ae23c413b2635a31550272d63">SPI_S_SPMF_MASK</a></td></tr>
<tr class="separator:a81c17103ec7a96d49cf4ce7572db50de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaded75bc7609b082cba235bf881db21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#aaaded75bc7609b082cba235bf881db21">SPI_PDD_TX_BUFFER_EMPTYG</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___masks.html#ga3f05ea8ee4b9eda3b55af33b0bbfe829">SPI_S_SPTEF_MASK</a></td></tr>
<tr class="separator:aaaded75bc7609b082cba235bf881db21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72bc92e8a5f9a5ba7254c3dc9bb1c4a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a72bc92e8a5f9a5ba7254c3dc9bb1c4a4">SPI_PDD_MASTER_FAULT</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___masks.html#gae3b092b4e35b25cabf209f60637cb1f8">SPI_S_MODF_MASK</a></td></tr>
<tr class="separator:a72bc92e8a5f9a5ba7254c3dc9bb1c4a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3daf90ffc94f21c2075b3dab2e47dd4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a3daf90ffc94f21c2075b3dab2e47dd4d">SPI_PDD_RX_FIFO_NEARLY_FULL</a>&#160;&#160;&#160;SPI_S_RNFULLF_MASK</td></tr>
<tr class="separator:a3daf90ffc94f21c2075b3dab2e47dd4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4858e124053b0c5819e7e1b0a5ccafe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#af4858e124053b0c5819e7e1b0a5ccafe">SPI_PDD_TX_FIFO_NEARLY_EMPTY</a>&#160;&#160;&#160;SPI_S_TNEAREF_MASK</td></tr>
<tr class="separator:af4858e124053b0c5819e7e1b0a5ccafe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e29a22d32d5ee512f1ae1e72f2d076e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a7e29a22d32d5ee512f1ae1e72f2d076e">SPI_PDD_TX_BUFFER_FULL</a>&#160;&#160;&#160;SPI_S_TXFULLF_MASK</td></tr>
<tr class="separator:a7e29a22d32d5ee512f1ae1e72f2d076e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad58c09ce6d0fdba7fa3a46750d386ca7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#ad58c09ce6d0fdba7fa3a46750d386ca7">SPI_PDD_READ_FIFO_EMPTY</a>&#160;&#160;&#160;SPI_S_RFIFOEF_MASK</td></tr>
<tr class="separator:ad58c09ce6d0fdba7fa3a46750d386ca7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a063703a644b2478d32da258477ca0bd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a063703a644b2478d32da258477ca0bd0">SPI_PDD_TRANSMIT_FIFO_EMPTY</a>&#160;&#160;&#160;SPI_C3_TNEARIEN_MASK</td></tr>
<tr class="separator:a063703a644b2478d32da258477ca0bd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22b1fc0125710c14e65bbabe08e7e885"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a22b1fc0125710c14e65bbabe08e7e885">SPI_PDD_RECEIVE_FIFO_FULL</a>&#160;&#160;&#160;SPI_C3_RNFULLIEN_MASK</td></tr>
<tr class="separator:a22b1fc0125710c14e65bbabe08e7e885"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9427156d284f7e286e66e27e5cbc5ced"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a9427156d284f7e286e66e27e5cbc5ced">SPI_PDD_TRANSMIT_RECEIVE_FIFO</a>&#160;&#160;&#160;0x6U</td></tr>
<tr class="separator:a9427156d284f7e286e66e27e5cbc5ced"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68702f6a193bb5ae012978c3a1b06354"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a68702f6a193bb5ae012978c3a1b06354">SPI_PDD_TX_FIFO_ERROR</a>&#160;&#160;&#160;SPI_CI_TXFERR_MASK</td></tr>
<tr class="separator:a68702f6a193bb5ae012978c3a1b06354"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb7fd91454ff8c7bb01c5c3a339da5a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#aeb7fd91454ff8c7bb01c5c3a339da5a5">SPI_PDD_RX_FIFO_ERROR</a>&#160;&#160;&#160;SPI_CI_RXFERR_MASK</td></tr>
<tr class="separator:aeb7fd91454ff8c7bb01c5c3a339da5a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf71b530c392cc308c4882d1ec53194c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#aaf71b530c392cc308c4882d1ec53194c">SPI_PDD_TX_FIFO_OVERFLOW</a>&#160;&#160;&#160;SPI_CI_TXFOF_MASK</td></tr>
<tr class="separator:aaf71b530c392cc308c4882d1ec53194c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af95cb25c2789067d4e2a9709d452cc44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#af95cb25c2789067d4e2a9709d452cc44">SPI_PDD_RX_FIFO_OVERFLOW</a>&#160;&#160;&#160;SPI_CI_RXFOF_MASK</td></tr>
<tr class="separator:af95cb25c2789067d4e2a9709d452cc44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2620f342c66aec89f5222557cb43ec28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a2620f342c66aec89f5222557cb43ec28">SPI_PDD_TX_FIFO_NEARLY_EMPTY_FLAG</a>&#160;&#160;&#160;SPI_CI_TNEAREFCI_MASK</td></tr>
<tr class="separator:a2620f342c66aec89f5222557cb43ec28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98e6e3291e05e683d4151f5235b50111"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a98e6e3291e05e683d4151f5235b50111">SPI_PDD_RX_FIFO_NEARLY_FULL_FLAG</a>&#160;&#160;&#160;SPI_CI_RNFULLFCI_MASK</td></tr>
<tr class="separator:a98e6e3291e05e683d4151f5235b50111"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a788174da46b6bc0e6b74b00794c5a2ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a788174da46b6bc0e6b74b00794c5a2ff">SPI_PDD_TX_FIFO_EMPTY_FLAG</a>&#160;&#160;&#160;SPI_CI_SPTEFCI_MASK</td></tr>
<tr class="separator:a788174da46b6bc0e6b74b00794c5a2ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0671fcdff27977704a6c4d878f942841"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a0671fcdff27977704a6c4d878f942841">SPI_PDD_RX_FIFO_FULL_FLAG</a>&#160;&#160;&#160;SPI_CI_SPRFCI_MASK</td></tr>
<tr class="separator:a0671fcdff27977704a6c4d878f942841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abddce4a17cfd30b1d1ac1f33fa0a0cfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#abddce4a17cfd30b1d1ac1f33fa0a0cfe">SPI_PDD_CLEAR_ALL_FIFO_FLAGS</a>&#160;&#160;&#160;0xFU</td></tr>
<tr class="separator:abddce4a17cfd30b1d1ac1f33fa0a0cfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5166831518a607b0fa641b09c3cfe85e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a5166831518a607b0fa641b09c3cfe85e">SPI_PDD_MASTER_MODE</a>&#160;&#160;&#160;0x1U</td></tr>
<tr class="separator:a5166831518a607b0fa641b09c3cfe85e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a418154492989c7689e228d6e9c7bdc3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a418154492989c7689e228d6e9c7bdc3e">SPI_PDD_SLAVE_MODE</a>&#160;&#160;&#160;0U</td></tr>
<tr class="separator:a418154492989c7689e228d6e9c7bdc3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbe77c62613cca67d2a0630f0be14534"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#afbe77c62613cca67d2a0630f0be14534">SPI_PDD_SPI_MODE</a>&#160;&#160;&#160;0U</td></tr>
<tr class="separator:afbe77c62613cca67d2a0630f0be14534"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a187cfd9616665c31691c9a394b7b7630"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a187cfd9616665c31691c9a394b7b7630">SPI_PDD_SPI_PDD_0_SYSTEM_CLK_BETWEEN_SCK_AND_SIN_SAMPLE</a>&#160;&#160;&#160;0U</td></tr>
<tr class="separator:a187cfd9616665c31691c9a394b7b7630"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af75df99431923f5ec4f65d2167abdf71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#af75df99431923f5ec4f65d2167abdf71">SPI_PDD_SPI_PDD_1_SYSTEM_CLK_BETWEEN_SCK_AND_SIN_SAMPLE</a>&#160;&#160;&#160;0x100U</td></tr>
<tr class="separator:af75df99431923f5ec4f65d2167abdf71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97e7860dcaade10a4e242d8df1d11c6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a97e7860dcaade10a4e242d8df1d11c6d">SPI_PDD_SPI_PDD_2_SYSTEM_CLK_BETWEEN_SCK_AND_SIN_SAMPLE</a>&#160;&#160;&#160;0x200U</td></tr>
<tr class="separator:a97e7860dcaade10a4e242d8df1d11c6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1f16f0184f2b4b4c199e0a5dfb8773f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#ad1f16f0184f2b4b4c199e0a5dfb8773f">SPI_PDD_LSB_FIRST</a>&#160;&#160;&#160;0x1000000U</td></tr>
<tr class="separator:ad1f16f0184f2b4b4c199e0a5dfb8773f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b108b5b5e6e8ffaf51b823321fb168c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a1b108b5b5e6e8ffaf51b823321fb168c">SPI_PDD_MSB_FIRST</a>&#160;&#160;&#160;0U</td></tr>
<tr class="separator:a1b108b5b5e6e8ffaf51b823321fb168c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dfd4ff80e67c94749ba083c96fcba7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a6dfd4ff80e67c94749ba083c96fcba7d">SPI_PDD_PCS_TO_SCK_PRESCALER_1</a>&#160;&#160;&#160;0U</td></tr>
<tr class="separator:a6dfd4ff80e67c94749ba083c96fcba7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecb00aedb787174d573444df9cd1ee53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#aecb00aedb787174d573444df9cd1ee53">SPI_PDD_PCS_TO_SCK_PRESCALER_3</a>&#160;&#160;&#160;0x1U</td></tr>
<tr class="separator:aecb00aedb787174d573444df9cd1ee53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e049b362112cad0f7e1b2e9dc1c63ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a2e049b362112cad0f7e1b2e9dc1c63ab">SPI_PDD_PCS_TO_SCK_PRESCALER_5</a>&#160;&#160;&#160;0x2U</td></tr>
<tr class="separator:a2e049b362112cad0f7e1b2e9dc1c63ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43a45d2327ffa2e11089041f2c5a6593"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a43a45d2327ffa2e11089041f2c5a6593">SPI_PDD_PCS_TO_SCK_PRESCALER_7</a>&#160;&#160;&#160;0x3U</td></tr>
<tr class="separator:a43a45d2327ffa2e11089041f2c5a6593"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd41c0f1173f1c2bbcd3428a1e1283d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#acd41c0f1173f1c2bbcd3428a1e1283d7">SPI_PDD_DELAY_AFTER_TRANSFER_PRESCALER_1</a>&#160;&#160;&#160;0U</td></tr>
<tr class="separator:acd41c0f1173f1c2bbcd3428a1e1283d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0305db9da6cf0da4ece9f873ab49151"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#ae0305db9da6cf0da4ece9f873ab49151">SPI_PDD_DELAY_AFTER_TRANSFER_PRESCALER_3</a>&#160;&#160;&#160;0x1U</td></tr>
<tr class="separator:ae0305db9da6cf0da4ece9f873ab49151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afea40425d9b631bf3783f35295a71456"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#afea40425d9b631bf3783f35295a71456">SPI_PDD_DELAY_AFTER_TRANSFER_PRESCALER_5</a>&#160;&#160;&#160;0x2U</td></tr>
<tr class="separator:afea40425d9b631bf3783f35295a71456"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad932f92c96840157b3590a7cb5294274"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#ad932f92c96840157b3590a7cb5294274">SPI_PDD_DELAY_AFTER_TRANSFER_PRESCALER_7</a>&#160;&#160;&#160;0x3U</td></tr>
<tr class="separator:ad932f92c96840157b3590a7cb5294274"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1e5c3765e22951d28ee527290c0411f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#aa1e5c3765e22951d28ee527290c0411f">SPI_PDD_BAUD_RATE_PRESCALER_2</a>&#160;&#160;&#160;0U</td></tr>
<tr class="separator:aa1e5c3765e22951d28ee527290c0411f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a526a33b6ab403db8d10231a0af37f861"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a526a33b6ab403db8d10231a0af37f861">SPI_PDD_BAUD_RATE_PRESCALER_3</a>&#160;&#160;&#160;0x1U</td></tr>
<tr class="separator:a526a33b6ab403db8d10231a0af37f861"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77fb28940149faf621623bb5dbb7606c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a77fb28940149faf621623bb5dbb7606c">SPI_PDD_BAUD_RATE_PRESCALER_5</a>&#160;&#160;&#160;0x2U</td></tr>
<tr class="separator:a77fb28940149faf621623bb5dbb7606c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef73543a65659e5962f2a54f1f0926df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#aef73543a65659e5962f2a54f1f0926df">SPI_PDD_BAUD_RATE_PRESCALER_7</a>&#160;&#160;&#160;0x3U</td></tr>
<tr class="separator:aef73543a65659e5962f2a54f1f0926df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cc078caf0b59195c3622bf3e4ee3bee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a8cc078caf0b59195c3622bf3e4ee3bee">SPI_PDD_PCS_TO_SCK_DELAY_SCALER_2</a>&#160;&#160;&#160;0U</td></tr>
<tr class="separator:a8cc078caf0b59195c3622bf3e4ee3bee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ac4a37137477000c601402a5cbfc895"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a8ac4a37137477000c601402a5cbfc895">SPI_PDD_PCS_TO_SCK_DELAY_SCALER_4</a>&#160;&#160;&#160;0x1U</td></tr>
<tr class="separator:a8ac4a37137477000c601402a5cbfc895"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fef411b94f0b0b1cf29e869e1a01296"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a3fef411b94f0b0b1cf29e869e1a01296">SPI_PDD_PCS_TO_SCK_DELAY_SCALER_8</a>&#160;&#160;&#160;0x2U</td></tr>
<tr class="separator:a3fef411b94f0b0b1cf29e869e1a01296"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06b8a7518a4386f24be6d2ab9328f2ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a06b8a7518a4386f24be6d2ab9328f2ee">SPI_PDD_PCS_TO_SCK_DELAY_SCALER_16</a>&#160;&#160;&#160;0x3U</td></tr>
<tr class="separator:a06b8a7518a4386f24be6d2ab9328f2ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ecc8be22c48bf0ddf9a20cd3649fbbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a1ecc8be22c48bf0ddf9a20cd3649fbbf">SPI_PDD_PCS_TO_SCK_DELAY_SCALER_32</a>&#160;&#160;&#160;0x4U</td></tr>
<tr class="separator:a1ecc8be22c48bf0ddf9a20cd3649fbbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5375fb5628522507d9b4a376f008f82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#ad5375fb5628522507d9b4a376f008f82">SPI_PDD_PCS_TO_SCK_DELAY_SCALER_64</a>&#160;&#160;&#160;0x5U</td></tr>
<tr class="separator:ad5375fb5628522507d9b4a376f008f82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab84dc9cb40818e9f29eef87222edf2eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#ab84dc9cb40818e9f29eef87222edf2eb">SPI_PDD_PCS_TO_SCK_DELAY_SCALER_128</a>&#160;&#160;&#160;0x6U</td></tr>
<tr class="separator:ab84dc9cb40818e9f29eef87222edf2eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1cae9d1a8afa5fe10407aecada34405"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#ad1cae9d1a8afa5fe10407aecada34405">SPI_PDD_PCS_TO_SCK_DELAY_SCALER_256</a>&#160;&#160;&#160;0x7U</td></tr>
<tr class="separator:ad1cae9d1a8afa5fe10407aecada34405"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1419c44a35b2bea782e2114609c34786"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a1419c44a35b2bea782e2114609c34786">SPI_PDD_PCS_TO_SCK_DELAY_SCALER_512</a>&#160;&#160;&#160;0x8U</td></tr>
<tr class="separator:a1419c44a35b2bea782e2114609c34786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bbea4726c349006c31c56aa4e331c29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a9bbea4726c349006c31c56aa4e331c29">SPI_PDD_PCS_TO_SCK_DELAY_SCALER_1024</a>&#160;&#160;&#160;0x9U</td></tr>
<tr class="separator:a9bbea4726c349006c31c56aa4e331c29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a782a7ad07717c48bdb05fe118d3c5a88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a782a7ad07717c48bdb05fe118d3c5a88">SPI_PDD_PCS_TO_SCK_DELAY_SCALER_2048</a>&#160;&#160;&#160;0xAU</td></tr>
<tr class="separator:a782a7ad07717c48bdb05fe118d3c5a88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86c5de9bd97d32c3cdbbaa5a1ea756a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a86c5de9bd97d32c3cdbbaa5a1ea756a4">SPI_PDD_PCS_TO_SCK_DELAY_SCALER_4096</a>&#160;&#160;&#160;0xBU</td></tr>
<tr class="separator:a86c5de9bd97d32c3cdbbaa5a1ea756a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4cf6824431874a8dfe9149941da65e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#aa4cf6824431874a8dfe9149941da65e2">SPI_PDD_PCS_TO_SCK_DELAY_SCALER_8192</a>&#160;&#160;&#160;0xCU</td></tr>
<tr class="separator:aa4cf6824431874a8dfe9149941da65e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e5b8575a448e9d9be869408776f3844"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a1e5b8575a448e9d9be869408776f3844">SPI_PDD_PCS_TO_SCK_DELAY_SCALER_16384</a>&#160;&#160;&#160;0xDU</td></tr>
<tr class="separator:a1e5b8575a448e9d9be869408776f3844"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9733233ef1e99a0fbd4af706352b8237"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a9733233ef1e99a0fbd4af706352b8237">SPI_PDD_PCS_TO_SCK_DELAY_SCALER_32768</a>&#160;&#160;&#160;0xEU</td></tr>
<tr class="separator:a9733233ef1e99a0fbd4af706352b8237"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2cc1dda90fe037c58eaff3a026e442e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#aa2cc1dda90fe037c58eaff3a026e442e">SPI_PDD_PCS_TO_SCK_DELAY_SCALER_65535</a>&#160;&#160;&#160;0xFU</td></tr>
<tr class="separator:aa2cc1dda90fe037c58eaff3a026e442e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd201e71dcb2449010113e87c82373fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#acd201e71dcb2449010113e87c82373fc">SPI_PDD_BAUD_RATE_SCALER_2</a>&#160;&#160;&#160;0U</td></tr>
<tr class="separator:acd201e71dcb2449010113e87c82373fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8718f053d848c516ffd33d616b7ab60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#ae8718f053d848c516ffd33d616b7ab60">SPI_PDD_BAUD_RATE_SCALER_4</a>&#160;&#160;&#160;0x1U</td></tr>
<tr class="separator:ae8718f053d848c516ffd33d616b7ab60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc245a1d60246a8630cfcce8dd34c0ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#afc245a1d60246a8630cfcce8dd34c0ac">SPI_PDD_BAUD_RATE_SCALER_6</a>&#160;&#160;&#160;0x2U</td></tr>
<tr class="separator:afc245a1d60246a8630cfcce8dd34c0ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82b2d465ff65e8cf18f44fa84e1fa503"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a82b2d465ff65e8cf18f44fa84e1fa503">SPI_PDD_BAUD_RATE_SCALER_8</a>&#160;&#160;&#160;0x3U</td></tr>
<tr class="separator:a82b2d465ff65e8cf18f44fa84e1fa503"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad35af1672e6add9820d980e503ef2609"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#ad35af1672e6add9820d980e503ef2609">SPI_PDD_BAUD_RATE_SCALER_16</a>&#160;&#160;&#160;0x4U</td></tr>
<tr class="separator:ad35af1672e6add9820d980e503ef2609"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c29387363b190b63138fba2b14814f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a5c29387363b190b63138fba2b14814f2">SPI_PDD_BAUD_RATE_SCALER_32</a>&#160;&#160;&#160;0x5U</td></tr>
<tr class="separator:a5c29387363b190b63138fba2b14814f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff1507433ece14bd65c7aa041369191e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#aff1507433ece14bd65c7aa041369191e">SPI_PDD_BAUD_RATE_SCALER_64</a>&#160;&#160;&#160;0x6U</td></tr>
<tr class="separator:aff1507433ece14bd65c7aa041369191e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06eb422faa3af569ad8c5950ee8f81b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a06eb422faa3af569ad8c5950ee8f81b2">SPI_PDD_BAUD_RATE_SCALER_128</a>&#160;&#160;&#160;0x7U</td></tr>
<tr class="separator:a06eb422faa3af569ad8c5950ee8f81b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add85b3a3ac0c0acc9d311d51756867c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#add85b3a3ac0c0acc9d311d51756867c6">SPI_PDD_BAUD_RATE_SCALER_256</a>&#160;&#160;&#160;0x8U</td></tr>
<tr class="separator:add85b3a3ac0c0acc9d311d51756867c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a987ed1352a0abe60f03bd4687e181977"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a987ed1352a0abe60f03bd4687e181977">SPI_PDD_BAUD_RATE_SCALER_512</a>&#160;&#160;&#160;0x9U</td></tr>
<tr class="separator:a987ed1352a0abe60f03bd4687e181977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aead993a26ac27fad20673f6252a1112f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#aead993a26ac27fad20673f6252a1112f">SPI_PDD_BAUD_RATE_SCALER_1024</a>&#160;&#160;&#160;0xAU</td></tr>
<tr class="separator:aead993a26ac27fad20673f6252a1112f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9ea067c24dee7abfa69730557c60fa9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#ac9ea067c24dee7abfa69730557c60fa9">SPI_PDD_BAUD_RATE_SCALER_2048</a>&#160;&#160;&#160;0xBU</td></tr>
<tr class="separator:ac9ea067c24dee7abfa69730557c60fa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a767f3e1ca98aa2088d45a4e8825753a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a767f3e1ca98aa2088d45a4e8825753a8">SPI_PDD_BAUD_RATE_SCALER_4096</a>&#160;&#160;&#160;0xCU</td></tr>
<tr class="separator:a767f3e1ca98aa2088d45a4e8825753a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2f4294f6a16e04ac5b7fdaf6e660325"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#ab2f4294f6a16e04ac5b7fdaf6e660325">SPI_PDD_BAUD_RATE_SCALER_8192</a>&#160;&#160;&#160;0xDU</td></tr>
<tr class="separator:ab2f4294f6a16e04ac5b7fdaf6e660325"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefce5d771eb580d1d8fb476a431abf03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#aefce5d771eb580d1d8fb476a431abf03">SPI_PDD_BAUD_RATE_SCALER_16384</a>&#160;&#160;&#160;0xEU</td></tr>
<tr class="separator:aefce5d771eb580d1d8fb476a431abf03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c1c8a66572c4f41fcabb3dd1464e410"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a3c1c8a66572c4f41fcabb3dd1464e410">SPI_PDD_BAUD_RATE_SCALER_32768</a>&#160;&#160;&#160;0xFU</td></tr>
<tr class="separator:a3c1c8a66572c4f41fcabb3dd1464e410"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac960df5ef15e91c4741ad8579c27852b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#ac960df5ef15e91c4741ad8579c27852b">SPI_PDD_4_BITS</a>&#160;&#160;&#160;0x18000000U</td></tr>
<tr class="separator:ac960df5ef15e91c4741ad8579c27852b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fe2da1bd65dd92ad67256a926db0e3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a8fe2da1bd65dd92ad67256a926db0e3d">SPI_PDD_5_BITS</a>&#160;&#160;&#160;0x20000000U</td></tr>
<tr class="separator:a8fe2da1bd65dd92ad67256a926db0e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac722a4681430684a7cff7c5f98b35c56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#ac722a4681430684a7cff7c5f98b35c56">SPI_PDD_6_BITS</a>&#160;&#160;&#160;0x28000000U</td></tr>
<tr class="separator:ac722a4681430684a7cff7c5f98b35c56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad1e87ae7a002fb65b76d0ec916d3ab9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#aad1e87ae7a002fb65b76d0ec916d3ab9">SPI_PDD_7_BITS</a>&#160;&#160;&#160;0x30000000U</td></tr>
<tr class="separator:aad1e87ae7a002fb65b76d0ec916d3ab9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab792ed41ebd13586dc7e0afa0244baf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#ab792ed41ebd13586dc7e0afa0244baf7">SPI_PDD_8_BITS</a>&#160;&#160;&#160;0x38000000U</td></tr>
<tr class="separator:ab792ed41ebd13586dc7e0afa0244baf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e9e7e0bc0180e86afec32f89dc16728"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a4e9e7e0bc0180e86afec32f89dc16728">SPI_PDD_9_BITS</a>&#160;&#160;&#160;0x40000000U</td></tr>
<tr class="separator:a4e9e7e0bc0180e86afec32f89dc16728"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a433185c911708bd72f10e55f8aecbf0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a433185c911708bd72f10e55f8aecbf0b">SPI_PDD_10_BITS</a>&#160;&#160;&#160;0x48000000U</td></tr>
<tr class="separator:a433185c911708bd72f10e55f8aecbf0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acef1a79a4dd889ff2cd121cf9e9d3f42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#acef1a79a4dd889ff2cd121cf9e9d3f42">SPI_PDD_11_BITS</a>&#160;&#160;&#160;0x50000000U</td></tr>
<tr class="separator:acef1a79a4dd889ff2cd121cf9e9d3f42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30687b32c5eb6c7db5e9cd94b5f893b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a30687b32c5eb6c7db5e9cd94b5f893b9">SPI_PDD_12_BITS</a>&#160;&#160;&#160;0x58000000U</td></tr>
<tr class="separator:a30687b32c5eb6c7db5e9cd94b5f893b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d154f533adea71523a3d0b89ed35b7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a3d154f533adea71523a3d0b89ed35b7d">SPI_PDD_13_BITS</a>&#160;&#160;&#160;0x60000000U</td></tr>
<tr class="separator:a3d154f533adea71523a3d0b89ed35b7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b7ebf39684e0f56e7f5aea1f64597e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a6b7ebf39684e0f56e7f5aea1f64597e0">SPI_PDD_14_BITS</a>&#160;&#160;&#160;0x68000000U</td></tr>
<tr class="separator:a6b7ebf39684e0f56e7f5aea1f64597e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad30ffda195e379f8ba0c1578c3b85ab3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#ad30ffda195e379f8ba0c1578c3b85ab3">SPI_PDD_15_BITS</a>&#160;&#160;&#160;0x70000000U</td></tr>
<tr class="separator:ad30ffda195e379f8ba0c1578c3b85ab3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5385652ed5e40d53978922a9bc7ffb9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a5385652ed5e40d53978922a9bc7ffb9c">SPI_PDD_16_BITS</a>&#160;&#160;&#160;0x78000000U</td></tr>
<tr class="separator:a5385652ed5e40d53978922a9bc7ffb9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed56284e9e24ccd66bea9122caeb01ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#aed56284e9e24ccd66bea9122caeb01ff">SPI_PDD_ACTIVE_HIGH</a>&#160;&#160;&#160;0x4000000U</td></tr>
<tr class="separator:aed56284e9e24ccd66bea9122caeb01ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c399d3ad35e5eb0b80d3db4469eb67c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a7c399d3ad35e5eb0b80d3db4469eb67c">SPI_PDD_ACTIVE_LOW</a>&#160;&#160;&#160;0U</td></tr>
<tr class="separator:a7c399d3ad35e5eb0b80d3db4469eb67c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f12568a6f54b49f11da272ebf7bba8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a3f12568a6f54b49f11da272ebf7bba8c">SPI_PDD_FIRST_EDGE</a>&#160;&#160;&#160;0U</td></tr>
<tr class="separator:a3f12568a6f54b49f11da272ebf7bba8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c88906fe4d8b0d003abdffcd6154761"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a9c88906fe4d8b0d003abdffcd6154761">SPI_PDD_SECOND_EDGE</a>&#160;&#160;&#160;0x2000000U</td></tr>
<tr class="separator:a9c88906fe4d8b0d003abdffcd6154761"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2eb74857719236fb689bc14c047847d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#ad2eb74857719236fb689bc14c047847d">SPI_PDD_SS_AS_GPIO</a>&#160;&#160;&#160;0U</td></tr>
<tr class="separator:ad2eb74857719236fb689bc14c047847d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c3d3248deb653b942cdb143008105ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a5c3d3248deb653b942cdb143008105ce">SPI_PDD_SS_FOR_FAULT_DETECT</a>&#160;&#160;&#160;0x1U</td></tr>
<tr class="separator:a5c3d3248deb653b942cdb143008105ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8802a97724cb181d6e3c5a01b212c93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#aa8802a97724cb181d6e3c5a01b212c93">SPI_PDD_SS_AUTOMATIC_OUTPUT</a>&#160;&#160;&#160;0x2U</td></tr>
<tr class="separator:aa8802a97724cb181d6e3c5a01b212c93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8471630e64f08b055e516636e6419de5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a8471630e64f08b055e516636e6419de5">SPI_PDD_8_BIT</a>&#160;&#160;&#160;0U</td></tr>
<tr class="separator:a8471630e64f08b055e516636e6419de5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed25f0865778ddd91720cbe3bd95ba05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#aed25f0865778ddd91720cbe3bd95ba05">SPI_PDD_16_BIT</a>&#160;&#160;&#160;0x1U</td></tr>
<tr class="separator:aed25f0865778ddd91720cbe3bd95ba05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c66713970660523d2b2a24038c6cf4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a6c66713970660523d2b2a24038c6cf4a">SPI_PDD_16_BITS_OR_LESS</a>&#160;&#160;&#160;0U</td></tr>
<tr class="separator:a6c66713970660523d2b2a24038c6cf4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a910331c349cc84a272ce61f1539debb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a910331c349cc84a272ce61f1539debb7">SPI_PDD_32_BITS_OR_LESS</a>&#160;&#160;&#160;0x20U</td></tr>
<tr class="separator:a910331c349cc84a272ce61f1539debb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50c98560068ed0290846d33fb6e73652"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a50c98560068ed0290846d33fb6e73652">SPI_PDD_32_BITS_OR_MORE</a>&#160;&#160;&#160;0x10U</td></tr>
<tr class="separator:a50c98560068ed0290846d33fb6e73652"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac36364682baa17b89d4a6b9fca7b8a5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#ac36364682baa17b89d4a6b9fca7b8a5a">SPI_PDD_48_BITS_OR_MORE</a>&#160;&#160;&#160;0U</td></tr>
<tr class="separator:ac36364682baa17b89d4a6b9fca7b8a5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1222e26f8dcef9e5f8f311c30e1a428"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#ad1222e26f8dcef9e5f8f311c30e1a428">SPI_PDD_SetMasterSlaveMode</a>(PeripheralBase,  Mode)</td></tr>
<tr class="memdesc:ad1222e26f8dcef9e5f8f311c30e1a428"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select master or slave mode.  <a href="#ad1222e26f8dcef9e5f8f311c30e1a428">More...</a><br /></td></tr>
<tr class="separator:ad1222e26f8dcef9e5f8f311c30e1a428"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c2f6a9d8bded3041790fc37c34a270c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a9c2f6a9d8bded3041790fc37c34a270c">SPI_PDD_EnableContinuousClock</a>(PeripheralBase,  <a class="el" href="group___x_f1__module.html#ga5d74787dedbc4e11c1ab15bf487e61f8">State</a>)</td></tr>
<tr class="memdesc:a9c2f6a9d8bded3041790fc37c34a270c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables continuous clock.  <a href="#a9c2f6a9d8bded3041790fc37c34a270c">More...</a><br /></td></tr>
<tr class="separator:a9c2f6a9d8bded3041790fc37c34a270c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72a6456e7a414d8a171fd705fc909610"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a72a6456e7a414d8a171fd705fc909610">SPI_PDD_SelectModuleConfiguration</a>(PeripheralBase,  Configuration)</td></tr>
<tr class="memdesc:a72a6456e7a414d8a171fd705fc909610"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects among the different configurations of the module.  <a href="#a72a6456e7a414d8a171fd705fc909610">More...</a><br /></td></tr>
<tr class="separator:a72a6456e7a414d8a171fd705fc909610"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab01cf9f325057272a56461d719b77ec1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#ab01cf9f325057272a56461d719b77ec1">SPI_PDD_EnableTransfersInDebugMode</a>(PeripheralBase,  <a class="el" href="group___x_f1__module.html#ga5d74787dedbc4e11c1ab15bf487e61f8">State</a>)</td></tr>
<tr class="memdesc:ab01cf9f325057272a56461d719b77ec1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables serial transfers in debug mode.  <a href="#ab01cf9f325057272a56461d719b77ec1">More...</a><br /></td></tr>
<tr class="separator:ab01cf9f325057272a56461d719b77ec1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab70521e4b2d7f1b3c2095bb735e1b6e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#ab70521e4b2d7f1b3c2095bb735e1b6e1">SPI_PDD_EnableModifiedTransferFormat</a>(PeripheralBase,  <a class="el" href="group___x_f1__module.html#ga5d74787dedbc4e11c1ab15bf487e61f8">State</a>)</td></tr>
<tr class="memdesc:ab70521e4b2d7f1b3c2095bb735e1b6e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables modified SPI transfer format.  <a href="#ab70521e4b2d7f1b3c2095bb735e1b6e1">More...</a><br /></td></tr>
<tr class="separator:ab70521e4b2d7f1b3c2095bb735e1b6e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4f121ee94623b2f9b81dc5e6b7e138d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#aa4f121ee94623b2f9b81dc5e6b7e138d">SPI_PDD_EnableRxFifoOverflowOverwrite</a>(PeripheralBase,  <a class="el" href="group___x_f1__module.html#ga5d74787dedbc4e11c1ab15bf487e61f8">State</a>)</td></tr>
<tr class="memdesc:aa4f121ee94623b2f9b81dc5e6b7e138d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures SPI module to ignore the incoming serial data or overwrite existing data if the receive FIFO is full and new data is received.  <a href="#aa4f121ee94623b2f9b81dc5e6b7e138d">More...</a><br /></td></tr>
<tr class="separator:aa4f121ee94623b2f9b81dc5e6b7e138d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5770fbee3601611d8066387d7238a7b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a5770fbee3601611d8066387d7238a7b5">SPI_PDD_SetChipSelectInactiveStateMask</a>(PeripheralBase,  HighMask,  LowMask)</td></tr>
<tr class="memdesc:a5770fbee3601611d8066387d7238a7b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determines the inactive state of PCSx specified by mask parameters.  <a href="#a5770fbee3601611d8066387d7238a7b5">More...</a><br /></td></tr>
<tr class="separator:a5770fbee3601611d8066387d7238a7b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57c4a2da71b120a2499bd5a6936a3078"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a57c4a2da71b120a2499bd5a6936a3078">SPI_PDD_EnableModuleInDozeMode</a>(PeripheralBase,  <a class="el" href="group___x_f1__module.html#ga5d74787dedbc4e11c1ab15bf487e61f8">State</a>)</td></tr>
<tr class="memdesc:a57c4a2da71b120a2499bd5a6936a3078"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables SPI device operation in doze mode.  <a href="#a57c4a2da71b120a2499bd5a6936a3078">More...</a><br /></td></tr>
<tr class="separator:a57c4a2da71b120a2499bd5a6936a3078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a573bccc4b522c998ddea4f52221e960e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a573bccc4b522c998ddea4f52221e960e">SPI_PDD_EnableDevice</a>(PeripheralBase,  <a class="el" href="group___x_f1__module.html#ga5d74787dedbc4e11c1ab15bf487e61f8">State</a>)</td></tr>
<tr class="memdesc:a573bccc4b522c998ddea4f52221e960e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the device.  <a href="#a573bccc4b522c998ddea4f52221e960e">More...</a><br /></td></tr>
<tr class="separator:a573bccc4b522c998ddea4f52221e960e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9296ea119a2f3d1cf203fac60e5568f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a9296ea119a2f3d1cf203fac60e5568f1">SPI_PDD_EnableTxFIFO</a>(PeripheralBase,  <a class="el" href="group___x_f1__module.html#ga5d74787dedbc4e11c1ab15bf487e61f8">State</a>)</td></tr>
<tr class="memdesc:a9296ea119a2f3d1cf203fac60e5568f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables transmit FIFO.  <a href="#a9296ea119a2f3d1cf203fac60e5568f1">More...</a><br /></td></tr>
<tr class="separator:a9296ea119a2f3d1cf203fac60e5568f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7b6b92d63bc23aa0e1e29d99d5343cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#af7b6b92d63bc23aa0e1e29d99d5343cf">SPI_PDD_EnableRxFIFO</a>(PeripheralBase,  <a class="el" href="group___x_f1__module.html#ga5d74787dedbc4e11c1ab15bf487e61f8">State</a>)</td></tr>
<tr class="memdesc:af7b6b92d63bc23aa0e1e29d99d5343cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables receive FIFO.  <a href="#af7b6b92d63bc23aa0e1e29d99d5343cf">More...</a><br /></td></tr>
<tr class="separator:af7b6b92d63bc23aa0e1e29d99d5343cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac29af5760ab9874f35130fd2876aaacd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#ac29af5760ab9874f35130fd2876aaacd">SPI_PDD_ClearTxFIFO</a>(PeripheralBase)</td></tr>
<tr class="memdesc:ac29af5760ab9874f35130fd2876aaacd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears Tx FIFO.  <a href="#ac29af5760ab9874f35130fd2876aaacd">More...</a><br /></td></tr>
<tr class="separator:ac29af5760ab9874f35130fd2876aaacd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb093909ff2528d573c210d252e618d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#abb093909ff2528d573c210d252e618d7">SPI_PDD_ClearRxFIFO</a>(PeripheralBase)</td></tr>
<tr class="memdesc:abb093909ff2528d573c210d252e618d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears Rx FIFO.  <a href="#abb093909ff2528d573c210d252e618d7">More...</a><br /></td></tr>
<tr class="separator:abb093909ff2528d573c210d252e618d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8cb23f828ac0b926b4c3ab483e1362d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#ac8cb23f828ac0b926b4c3ab483e1362d">SPI_PDD_SelectSamplePoint</a>(PeripheralBase,  Configuration)</td></tr>
<tr class="memdesc:ac8cb23f828ac0b926b4c3ab483e1362d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the sample point.  <a href="#ac8cb23f828ac0b926b4c3ab483e1362d">More...</a><br /></td></tr>
<tr class="separator:ac8cb23f828ac0b926b4c3ab483e1362d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4306d7f289f5e73c50eda5432ebcc77e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a4306d7f289f5e73c50eda5432ebcc77e">SPI_PDD_EnableHaltMode</a>(PeripheralBase,  <a class="el" href="group___x_f1__module.html#ga5d74787dedbc4e11c1ab15bf487e61f8">State</a>)</td></tr>
<tr class="memdesc:a4306d7f289f5e73c50eda5432ebcc77e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables halt mode.  <a href="#a4306d7f289f5e73c50eda5432ebcc77e">More...</a><br /></td></tr>
<tr class="separator:a4306d7f289f5e73c50eda5432ebcc77e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2363301198387f3f69ae4f4214f8a7fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a2363301198387f3f69ae4f4214f8a7fc">SPI_PDD_WriteModuleConfigurationReg</a>(PeripheralBase,  Value)</td></tr>
<tr class="memdesc:a2363301198387f3f69ae4f4214f8a7fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes value to the Module configuration register.  <a href="#a2363301198387f3f69ae4f4214f8a7fc">More...</a><br /></td></tr>
<tr class="separator:a2363301198387f3f69ae4f4214f8a7fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a989eb103ae7ee3ebf992a6ca46e480c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a989eb103ae7ee3ebf992a6ca46e480c1">SPI_PDD_ReadModuleConfigurationReg</a>(PeripheralBase)</td></tr>
<tr class="memdesc:a989eb103ae7ee3ebf992a6ca46e480c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the content of the Module configuration register.  <a href="#a989eb103ae7ee3ebf992a6ca46e480c1">More...</a><br /></td></tr>
<tr class="separator:a989eb103ae7ee3ebf992a6ca46e480c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb59f6da7f3ea5460b33279052c5960d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#acb59f6da7f3ea5460b33279052c5960d">SPI_PDD_SetTransferCounter</a>(PeripheralBase,  Value)</td></tr>
<tr class="memdesc:acb59f6da7f3ea5460b33279052c5960d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets transfer counter.  <a href="#acb59f6da7f3ea5460b33279052c5960d">More...</a><br /></td></tr>
<tr class="separator:acb59f6da7f3ea5460b33279052c5960d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a4bfed8c1c3a822a69bb1ef32b218d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a4a4bfed8c1c3a822a69bb1ef32b218d1">SPI_PDD_GetTransferCounter</a>(PeripheralBase)</td></tr>
<tr class="memdesc:a4a4bfed8c1c3a822a69bb1ef32b218d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns transfer counter.  <a href="#a4a4bfed8c1c3a822a69bb1ef32b218d1">More...</a><br /></td></tr>
<tr class="separator:a4a4bfed8c1c3a822a69bb1ef32b218d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d76de28560e1865f31f07d32074fbc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a8d76de28560e1865f31f07d32074fbc8">SPI_PDD_WriteTransferCountReg</a>(PeripheralBase,  Value)</td></tr>
<tr class="memdesc:a8d76de28560e1865f31f07d32074fbc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes value to the Transfer count register.  <a href="#a8d76de28560e1865f31f07d32074fbc8">More...</a><br /></td></tr>
<tr class="separator:a8d76de28560e1865f31f07d32074fbc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb2fb4954a93797b386909764197ae58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#aeb2fb4954a93797b386909764197ae58">SPI_PDD_ReadTransferCountReg</a>(PeripheralBase)</td></tr>
<tr class="memdesc:aeb2fb4954a93797b386909764197ae58"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the content of the Transfer count register.  <a href="#aeb2fb4954a93797b386909764197ae58">More...</a><br /></td></tr>
<tr class="separator:aeb2fb4954a93797b386909764197ae58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dcd931dc603980eb1d1cf5d21f7ee5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a4dcd931dc603980eb1d1cf5d21f7ee5a">SPI_PDD_EnableDoubleBaudRate</a>(PeripheralBase,  Index,  <a class="el" href="group___x_f1__module.html#ga5d74787dedbc4e11c1ab15bf487e61f8">State</a>)</td></tr>
<tr class="memdesc:a4dcd931dc603980eb1d1cf5d21f7ee5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables SCK double baud rate.  <a href="#a4dcd931dc603980eb1d1cf5d21f7ee5a">More...</a><br /></td></tr>
<tr class="separator:a4dcd931dc603980eb1d1cf5d21f7ee5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ca1e9b6d1f7de9304920de43f0dba11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a0ca1e9b6d1f7de9304920de43f0dba11">SPI_PDD_SetDataShiftOrder</a>(PeripheralBase,  Index,  Order)</td></tr>
<tr class="memdesc:a0ca1e9b6d1f7de9304920de43f0dba11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the SPI data shift order.  <a href="#a0ca1e9b6d1f7de9304920de43f0dba11">More...</a><br /></td></tr>
<tr class="separator:a0ca1e9b6d1f7de9304920de43f0dba11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84b6cec39ee5fdec07398a8d4549d90c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a84b6cec39ee5fdec07398a8d4549d90c">SPI_PDD_SetPcsToSckDelayPrescaler</a>(PeripheralBase,  Index,  Value)</td></tr>
<tr class="memdesc:a84b6cec39ee5fdec07398a8d4549d90c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets PCS to SCK delay prescaler value.  <a href="#a84b6cec39ee5fdec07398a8d4549d90c">More...</a><br /></td></tr>
<tr class="separator:a84b6cec39ee5fdec07398a8d4549d90c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c9d84d9f5fa06be8171e1147cd74cfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a2c9d84d9f5fa06be8171e1147cd74cfb">SPI_PDD_SetAfterSckDelayPrescaler</a>(PeripheralBase,  Index,  Value)</td></tr>
<tr class="memdesc:a2c9d84d9f5fa06be8171e1147cd74cfb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the prescaler value for the delay between the last edge of SCK and the negation of PCS.  <a href="#a2c9d84d9f5fa06be8171e1147cd74cfb">More...</a><br /></td></tr>
<tr class="separator:a2c9d84d9f5fa06be8171e1147cd74cfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09ea181746b49dda5c84734c2cd0d9ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a09ea181746b49dda5c84734c2cd0d9ff">SPI_PDD_SetDelayAfterTransferPrescaler</a>(PeripheralBase,  Index,  Value)</td></tr>
<tr class="memdesc:a09ea181746b49dda5c84734c2cd0d9ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the prescaler value for the delay between the negation of the PCS signal at the end of a frame and the assertion of PCS at the beginning of the next frame.  <a href="#a09ea181746b49dda5c84734c2cd0d9ff">More...</a><br /></td></tr>
<tr class="separator:a09ea181746b49dda5c84734c2cd0d9ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36e1d6b834d122129e77247514ed5e97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a36e1d6b834d122129e77247514ed5e97">SPI_PDD_SetBaudRatePrescaler</a>(PeripheralBase,  Index,  Value)</td></tr>
<tr class="memdesc:a36e1d6b834d122129e77247514ed5e97"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the prescaler value for the baud rate.  <a href="#a36e1d6b834d122129e77247514ed5e97">More...</a><br /></td></tr>
<tr class="separator:a36e1d6b834d122129e77247514ed5e97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d0c1eafbdbaf984cf99743f026052cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a0d0c1eafbdbaf984cf99743f026052cf">SPI_PDD_SetPcsToSckDelayScaler</a>(PeripheralBase,  Index,  Value)</td></tr>
<tr class="memdesc:a0d0c1eafbdbaf984cf99743f026052cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the PCS to SCK delay scaler value.  <a href="#a0d0c1eafbdbaf984cf99743f026052cf">More...</a><br /></td></tr>
<tr class="separator:a0d0c1eafbdbaf984cf99743f026052cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79ea2f7539e9e41c884c2f664bba46f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a79ea2f7539e9e41c884c2f664bba46f9">SPI_PDD_SetAfterSckDelayScaler</a>(PeripheralBase,  Index,  Value)</td></tr>
<tr class="memdesc:a79ea2f7539e9e41c884c2f664bba46f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects the scaler value for the after SCK delay.  <a href="#a79ea2f7539e9e41c884c2f664bba46f9">More...</a><br /></td></tr>
<tr class="separator:a79ea2f7539e9e41c884c2f664bba46f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a130e5fac94db2319b3e1a3846079efc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a130e5fac94db2319b3e1a3846079efc6">SPI_PDD_SetDelayAfterTransferScaler</a>(PeripheralBase,  Index,  Value)</td></tr>
<tr class="memdesc:a130e5fac94db2319b3e1a3846079efc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects the delay after transfer scaler.  <a href="#a130e5fac94db2319b3e1a3846079efc6">More...</a><br /></td></tr>
<tr class="separator:a130e5fac94db2319b3e1a3846079efc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a0843007de3caac6cdacc962cc3629a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a9a0843007de3caac6cdacc962cc3629a">SPI_PDD_SetBaudRateScaler</a>(PeripheralBase,  Index,  Value)</td></tr>
<tr class="memdesc:a9a0843007de3caac6cdacc962cc3629a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the scaler value for the baud rate.  <a href="#a9a0843007de3caac6cdacc962cc3629a">More...</a><br /></td></tr>
<tr class="separator:a9a0843007de3caac6cdacc962cc3629a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6044a03ac0d87840eb4210952700ded9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a6044a03ac0d87840eb4210952700ded9">SPI_PDD_WriteMasterClockTransferAttributeReg</a>(PeripheralBase,  Index,  Value)</td></tr>
<tr class="memdesc:a6044a03ac0d87840eb4210952700ded9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes value intended for master mode to the Clock transfer attribute register.  <a href="#a6044a03ac0d87840eb4210952700ded9">More...</a><br /></td></tr>
<tr class="separator:a6044a03ac0d87840eb4210952700ded9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc679f5e832391dd45498ee35cdbd987"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#abc679f5e832391dd45498ee35cdbd987">SPI_PDD_ReadMasterClockTransferAttributeReg</a>(PeripheralBase,  Index)</td></tr>
<tr class="memdesc:abc679f5e832391dd45498ee35cdbd987"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the content of the Clock transfer attribute register for master mode.  <a href="#abc679f5e832391dd45498ee35cdbd987">More...</a><br /></td></tr>
<tr class="separator:abc679f5e832391dd45498ee35cdbd987"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add7f36f972866b039862887f7d125125"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#add7f36f972866b039862887f7d125125">SPI_PDD_WriteSlaveClockTransferAttributeReg</a>(PeripheralBase,  Index,  Value)</td></tr>
<tr class="memdesc:add7f36f972866b039862887f7d125125"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes value intended for slave mode to the Clock transfer attribute register.  <a href="#add7f36f972866b039862887f7d125125">More...</a><br /></td></tr>
<tr class="separator:add7f36f972866b039862887f7d125125"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e77f78eaa5f033cc99d0cdd8c464088"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a0e77f78eaa5f033cc99d0cdd8c464088">SPI_PDD_ReadSlaveClockTransferAttributeReg</a>(PeripheralBase,  Index)</td></tr>
<tr class="memdesc:a0e77f78eaa5f033cc99d0cdd8c464088"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the content of the Clock transfer attribute register for slave mode.  <a href="#a0e77f78eaa5f033cc99d0cdd8c464088">More...</a><br /></td></tr>
<tr class="separator:a0e77f78eaa5f033cc99d0cdd8c464088"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b5bfaada5303d67b5be3dfbefbf707f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a9b5bfaada5303d67b5be3dfbefbf707f">SPI_PDD_SetWordLength</a>(PeripheralBase,  Index,  Size)</td></tr>
<tr class="memdesc:a9b5bfaada5303d67b5be3dfbefbf707f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the number of bits transfered per frame.  <a href="#a9b5bfaada5303d67b5be3dfbefbf707f">More...</a><br /></td></tr>
<tr class="separator:a9b5bfaada5303d67b5be3dfbefbf707f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73d4a163496d801095356b60bdecd9a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a73d4a163496d801095356b60bdecd9a6">SPI_PDD_SetClockPolarity</a>(PeripheralBase,  Index,  Polarity)</td></tr>
<tr class="memdesc:a73d4a163496d801095356b60bdecd9a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the SPI clock polarity (intended for slave mode).  <a href="#a73d4a163496d801095356b60bdecd9a6">More...</a><br /></td></tr>
<tr class="separator:a73d4a163496d801095356b60bdecd9a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00b5934eaf4cb5efc5818ed1da332243"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a00b5934eaf4cb5efc5818ed1da332243">SPI_PDD_SetClockPhase</a>(PeripheralBase,  Index,  Phase)</td></tr>
<tr class="memdesc:a00b5934eaf4cb5efc5818ed1da332243"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the SPI clock phase (intended for slave mode).  <a href="#a00b5934eaf4cb5efc5818ed1da332243">More...</a><br /></td></tr>
<tr class="separator:a00b5934eaf4cb5efc5818ed1da332243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d24ec4a6692c1f1f9ea2b720e97808f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a0d24ec4a6692c1f1f9ea2b720e97808f">SPI_PDD_GetInterruptFlags</a>(PeripheralBase)</td></tr>
<tr class="memdesc:a0d24ec4a6692c1f1f9ea2b720e97808f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns interrupt flags.  <a href="#a0d24ec4a6692c1f1f9ea2b720e97808f">More...</a><br /></td></tr>
<tr class="separator:a0d24ec4a6692c1f1f9ea2b720e97808f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c2913debfe1da85338e913985613497"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a0c2913debfe1da85338e913985613497">SPI_PDD_ClearInterruptFlags</a>(PeripheralBase,  Mask)</td></tr>
<tr class="memdesc:a0c2913debfe1da85338e913985613497"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears interrupt flag bits defined by mask parameter.  <a href="#a0c2913debfe1da85338e913985613497">More...</a><br /></td></tr>
<tr class="separator:a0c2913debfe1da85338e913985613497"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7486f42c98431db7a0c4b67f7e17dd56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a7486f42c98431db7a0c4b67f7e17dd56">SPI_PDD_GetTxRxActiveFlag</a>(PeripheralBase)</td></tr>
<tr class="memdesc:a7486f42c98431db7a0c4b67f7e17dd56"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns Tx/Rx active flag.  <a href="#a7486f42c98431db7a0c4b67f7e17dd56">More...</a><br /></td></tr>
<tr class="separator:a7486f42c98431db7a0c4b67f7e17dd56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1326b36cc722250fb9e6099a01581dd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a1326b36cc722250fb9e6099a01581dd2">SPI_PDD_ClearTxRxActiveFlag</a>(PeripheralBase)</td></tr>
<tr class="memdesc:a1326b36cc722250fb9e6099a01581dd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears Tx/Rx active flag.  <a href="#a1326b36cc722250fb9e6099a01581dd2">More...</a><br /></td></tr>
<tr class="separator:a1326b36cc722250fb9e6099a01581dd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeca6063121e15f38e7d85990e452100f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#aeca6063121e15f38e7d85990e452100f">SPI_PDD_GetTxFIFOCounter</a>(PeripheralBase)</td></tr>
<tr class="memdesc:aeca6063121e15f38e7d85990e452100f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns transmit FIFO counter.  <a href="#aeca6063121e15f38e7d85990e452100f">More...</a><br /></td></tr>
<tr class="separator:aeca6063121e15f38e7d85990e452100f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e191674167c3e347853ed3149db350f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a8e191674167c3e347853ed3149db350f">SPI_PDD_GetRxFIFOCounter</a>(PeripheralBase)</td></tr>
<tr class="memdesc:a8e191674167c3e347853ed3149db350f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns receive FIFO counter.  <a href="#a8e191674167c3e347853ed3149db350f">More...</a><br /></td></tr>
<tr class="separator:a8e191674167c3e347853ed3149db350f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1809281da7f58a9e1a0332c316fa1d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#ae1809281da7f58a9e1a0332c316fa1d6">SPI_PDD_GetTxNextPointer</a>(PeripheralBase)</td></tr>
<tr class="memdesc:ae1809281da7f58a9e1a0332c316fa1d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns pointer to TX FIFO entry which is transmitted during the next transfer.  <a href="#ae1809281da7f58a9e1a0332c316fa1d6">More...</a><br /></td></tr>
<tr class="separator:ae1809281da7f58a9e1a0332c316fa1d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95db47daa23f48839eda74e8f75243b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a95db47daa23f48839eda74e8f75243b9">SPI_PDD_GetRxNextPointer</a>(PeripheralBase)</td></tr>
<tr class="memdesc:a95db47daa23f48839eda74e8f75243b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns pointer to RX FIFO entry which is transmitted during the next transfer.  <a href="#a95db47daa23f48839eda74e8f75243b9">More...</a><br /></td></tr>
<tr class="separator:a95db47daa23f48839eda74e8f75243b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e2dca3736bfbe603032c27c387bec1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a7e2dca3736bfbe603032c27c387bec1e">SPI_PDD_WriteStatusReg</a>(PeripheralBase,  Value)</td></tr>
<tr class="memdesc:a7e2dca3736bfbe603032c27c387bec1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes value to the Status register.  <a href="#a7e2dca3736bfbe603032c27c387bec1e">More...</a><br /></td></tr>
<tr class="separator:a7e2dca3736bfbe603032c27c387bec1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97ad9d054481b322a0ab7822db70ef94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a97ad9d054481b322a0ab7822db70ef94">SPI_PDD_ReadStatusReg</a>(PeripheralBase)</td></tr>
<tr class="memdesc:a97ad9d054481b322a0ab7822db70ef94"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the content of the Status register.  <a href="#a97ad9d054481b322a0ab7822db70ef94">More...</a><br /></td></tr>
<tr class="separator:a97ad9d054481b322a0ab7822db70ef94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bd785d5cdc3534ce69f4aef436cccaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a6bd785d5cdc3534ce69f4aef436cccaf">SPI_PDD_EnableDmasInterrupts</a>(PeripheralBase,  Mask)</td></tr>
<tr class="memdesc:a6bd785d5cdc3534ce69f4aef436cccaf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables DMA/interrupt requests defined by mask parameter.  <a href="#a6bd785d5cdc3534ce69f4aef436cccaf">More...</a><br /></td></tr>
<tr class="separator:a6bd785d5cdc3534ce69f4aef436cccaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b34a70618f53e50b87f0b9f407968c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a8b34a70618f53e50b87f0b9f407968c9">SPI_PDD_DisableDmasInterrupts</a>(PeripheralBase,  Mask)</td></tr>
<tr class="memdesc:a8b34a70618f53e50b87f0b9f407968c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables DMA/interrupt requests defined by mask parameter.  <a href="#a8b34a70618f53e50b87f0b9f407968c9">More...</a><br /></td></tr>
<tr class="separator:a8b34a70618f53e50b87f0b9f407968c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74f84f969b72b67a25b06c1fd54726ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a74f84f969b72b67a25b06c1fd54726ed">SPI_PDD_SelectDmasInterrupts</a>(PeripheralBase,  Mask)</td></tr>
<tr class="memdesc:a74f84f969b72b67a25b06c1fd54726ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects DMA or interrupt for request defined by mask parameter.  <a href="#a74f84f969b72b67a25b06c1fd54726ed">More...</a><br /></td></tr>
<tr class="separator:a74f84f969b72b67a25b06c1fd54726ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae70e11844bfc342fd7a52141bcf597e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#ae70e11844bfc342fd7a52141bcf597e9">SPI_PDD_WriteDmaInterruptEnableReg</a>(PeripheralBase,  Value)</td></tr>
<tr class="memdesc:ae70e11844bfc342fd7a52141bcf597e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes value to the DMA interrupt enable register.  <a href="#ae70e11844bfc342fd7a52141bcf597e9">More...</a><br /></td></tr>
<tr class="separator:ae70e11844bfc342fd7a52141bcf597e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a412359139fbd956b7149243f3657aa38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a412359139fbd956b7149243f3657aa38">SPI_PDD_ReadDmaInterruptEnableReg</a>(PeripheralBase)</td></tr>
<tr class="memdesc:a412359139fbd956b7149243f3657aa38"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the content of the DMA interrupt enable register.  <a href="#a412359139fbd956b7149243f3657aa38">More...</a><br /></td></tr>
<tr class="separator:a412359139fbd956b7149243f3657aa38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1333c3f00aae35be387b64aff125fb29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a1333c3f00aae35be387b64aff125fb29">SPI_PDD_WriteMasterPushTxFIFOReg</a>(PeripheralBase,  Value)</td></tr>
<tr class="memdesc:a1333c3f00aae35be387b64aff125fb29"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes value intended for master mode to the Push TX FIFO register.  <a href="#a1333c3f00aae35be387b64aff125fb29">More...</a><br /></td></tr>
<tr class="separator:a1333c3f00aae35be387b64aff125fb29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60080ccc0436a23bb7a157fa67931555"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a60080ccc0436a23bb7a157fa67931555">SPI_PDD_WriteSlaveData8Bits</a>(PeripheralBase,  Data)</td></tr>
<tr class="memdesc:a60080ccc0436a23bb7a157fa67931555"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes 8 bits data value intended for slave mode to the data registers.  <a href="#a60080ccc0436a23bb7a157fa67931555">More...</a><br /></td></tr>
<tr class="separator:a60080ccc0436a23bb7a157fa67931555"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80683e911eb8d390f7ed06e7a7bfbb27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a80683e911eb8d390f7ed06e7a7bfbb27">SPI_PDD_WriteSlaveData16Bits</a>(PeripheralBase,  Data)</td></tr>
<tr class="memdesc:a80683e911eb8d390f7ed06e7a7bfbb27"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes 16 bits data value intended for slave mode to the data registers.  <a href="#a80683e911eb8d390f7ed06e7a7bfbb27">More...</a><br /></td></tr>
<tr class="separator:a80683e911eb8d390f7ed06e7a7bfbb27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec57031af08374d9d6143af87f8ffa3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#aec57031af08374d9d6143af87f8ffa3f">SPI_PDD_WriteSlavePushTxFIFOReg</a>(PeripheralBase,  Value)</td></tr>
<tr class="memdesc:aec57031af08374d9d6143af87f8ffa3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes value intended for slave mode to the Push TX FIFO register.  <a href="#aec57031af08374d9d6143af87f8ffa3f">More...</a><br /></td></tr>
<tr class="separator:aec57031af08374d9d6143af87f8ffa3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6092ce244130068d0109d94b7fc3498e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a6092ce244130068d0109d94b7fc3498e">SPI_PDD_WriteData8Bits</a>(PeripheralBase,  Data)</td></tr>
<tr class="memdesc:a6092ce244130068d0109d94b7fc3498e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes 8 bits data value to the data registers (intended for master mode).  <a href="#a6092ce244130068d0109d94b7fc3498e">More...</a><br /></td></tr>
<tr class="separator:a6092ce244130068d0109d94b7fc3498e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef27aba8d7621272e66575f34987056a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#aef27aba8d7621272e66575f34987056a">SPI_PDD_WriteData16Bits</a>(PeripheralBase,  Data)</td></tr>
<tr class="memdesc:aef27aba8d7621272e66575f34987056a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes 16 bits data value to the data registers (intended for master mode).  <a href="#aef27aba8d7621272e66575f34987056a">More...</a><br /></td></tr>
<tr class="separator:aef27aba8d7621272e66575f34987056a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27490320687b42d67bb9c7e4376e4599"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a27490320687b42d67bb9c7e4376e4599">SPI_PDD_ReadData8bits</a>(PeripheralBase)</td></tr>
<tr class="memdesc:a27490320687b42d67bb9c7e4376e4599"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the 8 bits value of the data registers.  <a href="#a27490320687b42d67bb9c7e4376e4599">More...</a><br /></td></tr>
<tr class="separator:a27490320687b42d67bb9c7e4376e4599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fe43b9cb1475484988178a03e453cee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a0fe43b9cb1475484988178a03e453cee">SPI_PDD_ReadData16bits</a>(PeripheralBase)</td></tr>
<tr class="memdesc:a0fe43b9cb1475484988178a03e453cee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the 16 bits value of the data registers.  <a href="#a0fe43b9cb1475484988178a03e453cee">More...</a><br /></td></tr>
<tr class="separator:a0fe43b9cb1475484988178a03e453cee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9726469de41febb70db0c026314f8d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#ab9726469de41febb70db0c026314f8d6">SPI_PDD_ReadPopRxFIFOReg</a>(PeripheralBase)</td></tr>
<tr class="memdesc:ab9726469de41febb70db0c026314f8d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the content of the Pop Rx FIFO register.  <a href="#ab9726469de41febb70db0c026314f8d6">More...</a><br /></td></tr>
<tr class="separator:ab9726469de41febb70db0c026314f8d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf338b8369689fbeaf3056b32ad63387"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#abf338b8369689fbeaf3056b32ad63387">SPI_PDD_GetTxFIFOCommand</a>(PeripheralBase,  Index)</td></tr>
<tr class="memdesc:abf338b8369689fbeaf3056b32ad63387"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the transfer attributes for the SPI data (intended for master mode).  <a href="#abf338b8369689fbeaf3056b32ad63387">More...</a><br /></td></tr>
<tr class="separator:abf338b8369689fbeaf3056b32ad63387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b6fe9c9190c588271d2adae9910329f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a7b6fe9c9190c588271d2adae9910329f">SPI_PDD_GetTxFIFOData</a>(PeripheralBase,  Index)</td></tr>
<tr class="memdesc:a7b6fe9c9190c588271d2adae9910329f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns he SPI data to be shifted out.  <a href="#a7b6fe9c9190c588271d2adae9910329f">More...</a><br /></td></tr>
<tr class="separator:a7b6fe9c9190c588271d2adae9910329f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f898ef194abf5543db8879a306fed11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a9f898ef194abf5543db8879a306fed11">SPI_PDD_ReadTxFIFOReg</a>(PeripheralBase,  Index)</td></tr>
<tr class="memdesc:a9f898ef194abf5543db8879a306fed11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the content of the transmit FIFO register.  <a href="#a9f898ef194abf5543db8879a306fed11">More...</a><br /></td></tr>
<tr class="separator:a9f898ef194abf5543db8879a306fed11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ac90deb8f444b661116369cc76b6744"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a8ac90deb8f444b661116369cc76b6744">SPI_PDD_GetRxFIFOData</a>(PeripheralBase,  Index)</td></tr>
<tr class="memdesc:a8ac90deb8f444b661116369cc76b6744"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the content of the receive FIFO register.  <a href="#a8ac90deb8f444b661116369cc76b6744">More...</a><br /></td></tr>
<tr class="separator:a8ac90deb8f444b661116369cc76b6744"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd217259ea703ee150ef90ca0c964af0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#abd217259ea703ee150ef90ca0c964af0">SPI_PDD_ReadRxFIFOReg</a>(PeripheralBase,  Index)</td></tr>
<tr class="memdesc:abd217259ea703ee150ef90ca0c964af0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the content of the receive FIFO register.  <a href="#abd217259ea703ee150ef90ca0c964af0">More...</a><br /></td></tr>
<tr class="separator:abd217259ea703ee150ef90ca0c964af0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9efe21f8c5c2448a7b8075562c95bc3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a9efe21f8c5c2448a7b8075562c95bc3c">SPI_PDD_EnableInterruptMask</a>(PeripheralBase,  Mask)</td></tr>
<tr class="memdesc:a9efe21f8c5c2448a7b8075562c95bc3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables interrupt requests defined by mask parameter.  <a href="#a9efe21f8c5c2448a7b8075562c95bc3c">More...</a><br /></td></tr>
<tr class="separator:a9efe21f8c5c2448a7b8075562c95bc3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addd63c587539f8cb6bdd8927ab700821"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#addd63c587539f8cb6bdd8927ab700821">SPI_PDD_DisableInterruptMask</a>(PeripheralBase,  Mask)</td></tr>
<tr class="memdesc:addd63c587539f8cb6bdd8927ab700821"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables interrupt requests defined by mask parameter.  <a href="#addd63c587539f8cb6bdd8927ab700821">More...</a><br /></td></tr>
<tr class="separator:addd63c587539f8cb6bdd8927ab700821"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafa5d25125d215439781a956dd61baeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#aafa5d25125d215439781a956dd61baeb">SPI_PDD_SetSlaveSelectPinFunction</a>(PeripheralBase,  Function)</td></tr>
<tr class="memdesc:aafa5d25125d215439781a956dd61baeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the SPI slave select pin function.  <a href="#aafa5d25125d215439781a956dd61baeb">More...</a><br /></td></tr>
<tr class="separator:aafa5d25125d215439781a956dd61baeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af09d717e3c3ee23581eb51bf75788a8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#af09d717e3c3ee23581eb51bf75788a8a">SPI_PDD_SetDataFeatures</a>(PeripheralBase,  Mask)</td></tr>
<tr class="memdesc:af09d717e3c3ee23581eb51bf75788a8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets data transmission features(shift order, clock polarity and phase) defined by mask parameter.  <a href="#af09d717e3c3ee23581eb51bf75788a8a">More...</a><br /></td></tr>
<tr class="separator:af09d717e3c3ee23581eb51bf75788a8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d201e4d7c8eae973fd923f9eb8cb871"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a5d201e4d7c8eae973fd923f9eb8cb871">SPI_PDD_ReadControl1Reg</a>(PeripheralBase)</td></tr>
<tr class="memdesc:a5d201e4d7c8eae973fd923f9eb8cb871"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads control 1 register.  <a href="#a5d201e4d7c8eae973fd923f9eb8cb871">More...</a><br /></td></tr>
<tr class="separator:a5d201e4d7c8eae973fd923f9eb8cb871"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26e1c913890f44be4987f34aa8db3e56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a26e1c913890f44be4987f34aa8db3e56">SPI_PDD_WriteControl1Reg</a>(PeripheralBase,  Value)</td></tr>
<tr class="memdesc:a26e1c913890f44be4987f34aa8db3e56"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes new value specified by the Value parameter into control 1 register.  <a href="#a26e1c913890f44be4987f34aa8db3e56">More...</a><br /></td></tr>
<tr class="separator:a26e1c913890f44be4987f34aa8db3e56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5baa9b883467b30a2bee1396c8c5a0c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a5baa9b883467b30a2bee1396c8c5a0c2">SPI_PDD_EnableMatchInterrupt</a>(PeripheralBase)</td></tr>
<tr class="memdesc:a5baa9b883467b30a2bee1396c8c5a0c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables receive data buffer hardware match interrupt.  <a href="#a5baa9b883467b30a2bee1396c8c5a0c2">More...</a><br /></td></tr>
<tr class="separator:a5baa9b883467b30a2bee1396c8c5a0c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07ddf757be93616fea444de5f156789f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a07ddf757be93616fea444de5f156789f">SPI_PDD_DisableMatchInterrupt</a>(PeripheralBase)</td></tr>
<tr class="memdesc:a07ddf757be93616fea444de5f156789f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables receive data buffer hardware match interrupt.  <a href="#a07ddf757be93616fea444de5f156789f">More...</a><br /></td></tr>
<tr class="separator:a07ddf757be93616fea444de5f156789f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83b4a1bc5d0cd3284ce8254b830a7b49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a83b4a1bc5d0cd3284ce8254b830a7b49">SPI_PDD_EnableOutputInBidirectionalMode</a>(PeripheralBase,  <a class="el" href="group___x_f1__module.html#ga5d74787dedbc4e11c1ab15bf487e61f8">State</a>)</td></tr>
<tr class="memdesc:a83b4a1bc5d0cd3284ce8254b830a7b49"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables/disables pin direction in a bidirectional mode.  <a href="#a83b4a1bc5d0cd3284ce8254b830a7b49">More...</a><br /></td></tr>
<tr class="separator:a83b4a1bc5d0cd3284ce8254b830a7b49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa28689666843c7dd5c399295ba6af6bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#aa28689666843c7dd5c399295ba6af6bf">SPI_PDD_EnableOperateInWaitMode</a>(PeripheralBase,  <a class="el" href="group___x_f1__module.html#ga5d74787dedbc4e11c1ab15bf487e61f8">State</a>)</td></tr>
<tr class="memdesc:aa28689666843c7dd5c399295ba6af6bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables/disables operate in wait mode.  <a href="#aa28689666843c7dd5c399295ba6af6bf">More...</a><br /></td></tr>
<tr class="separator:aa28689666843c7dd5c399295ba6af6bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab42c59074582cf84c0dfcbd4d24baf32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#ab42c59074582cf84c0dfcbd4d24baf32">SPI_PDD_EnableBidirectionalMode</a>(PeripheralBase,  <a class="el" href="group___x_f1__module.html#ga5d74787dedbc4e11c1ab15bf487e61f8">State</a>)</td></tr>
<tr class="memdesc:ab42c59074582cf84c0dfcbd4d24baf32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables/disables bidirectional mode.  <a href="#ab42c59074582cf84c0dfcbd4d24baf32">More...</a><br /></td></tr>
<tr class="separator:ab42c59074582cf84c0dfcbd4d24baf32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8255b5bc968ddc04c359196285c74213"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a8255b5bc968ddc04c359196285c74213">SPI_PDD_ReadControl2Reg</a>(PeripheralBase)</td></tr>
<tr class="memdesc:a8255b5bc968ddc04c359196285c74213"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads control 2 register.  <a href="#a8255b5bc968ddc04c359196285c74213">More...</a><br /></td></tr>
<tr class="separator:a8255b5bc968ddc04c359196285c74213"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3568d13bcb0e108bacd5b4a081129b51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a3568d13bcb0e108bacd5b4a081129b51">SPI_PDD_WriteControl2Reg</a>(PeripheralBase,  Value)</td></tr>
<tr class="memdesc:a3568d13bcb0e108bacd5b4a081129b51"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes new value specified by the Value parameter into control 2 register.  <a href="#a3568d13bcb0e108bacd5b4a081129b51">More...</a><br /></td></tr>
<tr class="separator:a3568d13bcb0e108bacd5b4a081129b51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18864cb50e2a55c74fb51bb40fdaad27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a18864cb50e2a55c74fb51bb40fdaad27">SPI_PDD_SetBaudRateDivisor</a>(PeripheralBase,  Divisor)</td></tr>
<tr class="memdesc:a18864cb50e2a55c74fb51bb40fdaad27"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the SPI baud rate divisor.  <a href="#a18864cb50e2a55c74fb51bb40fdaad27">More...</a><br /></td></tr>
<tr class="separator:a18864cb50e2a55c74fb51bb40fdaad27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1c622e0a2fa5bc30646e167146ba59f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#ab1c622e0a2fa5bc30646e167146ba59f">SPI_PDD_ReadBaudRateReg</a>(PeripheralBase)</td></tr>
<tr class="memdesc:ab1c622e0a2fa5bc30646e167146ba59f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads baud rate register.  <a href="#ab1c622e0a2fa5bc30646e167146ba59f">More...</a><br /></td></tr>
<tr class="separator:ab1c622e0a2fa5bc30646e167146ba59f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d28c43006e49cf47f97aa6a3c52420c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a8d28c43006e49cf47f97aa6a3c52420c">SPI_PDD_WriteBaudRateReg</a>(PeripheralBase,  Value)</td></tr>
<tr class="memdesc:a8d28c43006e49cf47f97aa6a3c52420c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes value to the baud rate register.  <a href="#a8d28c43006e49cf47f97aa6a3c52420c">More...</a><br /></td></tr>
<tr class="separator:a8d28c43006e49cf47f97aa6a3c52420c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5a8258bb59b5ec61c16c8463f7efb13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#aa5a8258bb59b5ec61c16c8463f7efb13">SPI_PDD_WriteData8Bit</a>(PeripheralBase,  Data)</td></tr>
<tr class="memdesc:aa5a8258bb59b5ec61c16c8463f7efb13"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes 8 bit data value to the data register.  <a href="#aa5a8258bb59b5ec61c16c8463f7efb13">More...</a><br /></td></tr>
<tr class="separator:aa5a8258bb59b5ec61c16c8463f7efb13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a373fe437bfffb4861b3ea186f8780c4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a373fe437bfffb4861b3ea186f8780c4d">SPI_PDD_ReadData8bit</a>(PeripheralBase)</td></tr>
<tr class="memdesc:a373fe437bfffb4861b3ea186f8780c4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the content of the 8 bit data register.  <a href="#a373fe437bfffb4861b3ea186f8780c4d">More...</a><br /></td></tr>
<tr class="separator:a373fe437bfffb4861b3ea186f8780c4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8438477bad6c310dfdfd88f5faaf5d04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a8438477bad6c310dfdfd88f5faaf5d04">SPI_PDD_ReadDataLowReg</a>(PeripheralBase)</td></tr>
<tr class="memdesc:a8438477bad6c310dfdfd88f5faaf5d04"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads data low register.  <a href="#a8438477bad6c310dfdfd88f5faaf5d04">More...</a><br /></td></tr>
<tr class="separator:a8438477bad6c310dfdfd88f5faaf5d04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81a42cf4671b1327fb2b5d66dca90e42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a81a42cf4671b1327fb2b5d66dca90e42">SPI_PDD_WriteDataLowReg</a>(PeripheralBase,  Value)</td></tr>
<tr class="memdesc:a81a42cf4671b1327fb2b5d66dca90e42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes new value specified by the Value parameter into data low register.  <a href="#a81a42cf4671b1327fb2b5d66dca90e42">More...</a><br /></td></tr>
<tr class="separator:a81a42cf4671b1327fb2b5d66dca90e42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92a8ab0d4108373cbaf9ee3f7a0bceb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a92a8ab0d4108373cbaf9ee3f7a0bceb9">SPI_PDD_SetMatch8BitValue</a>(PeripheralBase,  Value)</td></tr>
<tr class="memdesc:a92a8ab0d4108373cbaf9ee3f7a0bceb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes 8 bit match value to the match register.  <a href="#a92a8ab0d4108373cbaf9ee3f7a0bceb9">More...</a><br /></td></tr>
<tr class="separator:a92a8ab0d4108373cbaf9ee3f7a0bceb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e30e9a460cd416f481577c24a13fc14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a0e30e9a460cd416f481577c24a13fc14">SPI_PDD_ReadMatchLowReg</a>(PeripheralBase)</td></tr>
<tr class="memdesc:a0e30e9a460cd416f481577c24a13fc14"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads match low register.  <a href="#a0e30e9a460cd416f481577c24a13fc14">More...</a><br /></td></tr>
<tr class="separator:a0e30e9a460cd416f481577c24a13fc14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9801a3344c573879eef1825ee9ce0aab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a9801a3344c573879eef1825ee9ce0aab">SPI_PDD_WriteMatchLowReg</a>(PeripheralBase,  Value)</td></tr>
<tr class="memdesc:a9801a3344c573879eef1825ee9ce0aab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes new value specified by the Value parameter into match low register.  <a href="#a9801a3344c573879eef1825ee9ce0aab">More...</a><br /></td></tr>
<tr class="separator:a9801a3344c573879eef1825ee9ce0aab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb47985e005bfcf8950308c9e1209fe5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#adb47985e005bfcf8950308c9e1209fe5">SPI_PDD_EnableTransmitDma</a>(PeripheralBase,  <a class="el" href="group___x_f1__module.html#ga5d74787dedbc4e11c1ab15bf487e61f8">State</a>)</td></tr>
<tr class="memdesc:adb47985e005bfcf8950308c9e1209fe5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables/disables a transmit DMA request.  <a href="#adb47985e005bfcf8950308c9e1209fe5">More...</a><br /></td></tr>
<tr class="separator:adb47985e005bfcf8950308c9e1209fe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1030d85478f3e37efdf44d3a27de460"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#ac1030d85478f3e37efdf44d3a27de460">SPI_PDD_EnableReceiveDma</a>(PeripheralBase,  <a class="el" href="group___x_f1__module.html#ga5d74787dedbc4e11c1ab15bf487e61f8">State</a>)</td></tr>
<tr class="memdesc:ac1030d85478f3e37efdf44d3a27de460"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables/disables a receive DMA request.  <a href="#ac1030d85478f3e37efdf44d3a27de460">More...</a><br /></td></tr>
<tr class="separator:ac1030d85478f3e37efdf44d3a27de460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5059234a56837c9d4cf3a141be81a60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#ab5059234a56837c9d4cf3a141be81a60">SPI_PDD_GetWordLength</a>(PeripheralBase)</td></tr>
<tr class="memdesc:ab5059234a56837c9d4cf3a141be81a60"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the current data word length.  <a href="#ab5059234a56837c9d4cf3a141be81a60">More...</a><br /></td></tr>
<tr class="separator:ab5059234a56837c9d4cf3a141be81a60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8965cab69e9496c1bbbb9d618f0c8b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#ad8965cab69e9496c1bbbb9d618f0c8b9">SPI_PDD_WriteData16Bit</a>(PeripheralBase,  Data)</td></tr>
<tr class="memdesc:ad8965cab69e9496c1bbbb9d618f0c8b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes 16 bit data value to the data registers.  <a href="#ad8965cab69e9496c1bbbb9d618f0c8b9">More...</a><br /></td></tr>
<tr class="separator:ad8965cab69e9496c1bbbb9d618f0c8b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9be274e99335327b73401521e3c8ce38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a9be274e99335327b73401521e3c8ce38">SPI_PDD_ReadData16bit</a>(PeripheralBase)</td></tr>
<tr class="memdesc:a9be274e99335327b73401521e3c8ce38"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the 16 bit value of the data registers.  <a href="#a9be274e99335327b73401521e3c8ce38">More...</a><br /></td></tr>
<tr class="separator:a9be274e99335327b73401521e3c8ce38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95a7752fcf0cd2882d1a276a73e48e59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a95a7752fcf0cd2882d1a276a73e48e59">SPI_PDD_ReadDataHighReg</a>(PeripheralBase)</td></tr>
<tr class="memdesc:a95a7752fcf0cd2882d1a276a73e48e59"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads data high register.  <a href="#a95a7752fcf0cd2882d1a276a73e48e59">More...</a><br /></td></tr>
<tr class="separator:a95a7752fcf0cd2882d1a276a73e48e59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefc49e462d02af1db790ccf7eb3aabab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#aefc49e462d02af1db790ccf7eb3aabab">SPI_PDD_WriteDataHighReg</a>(PeripheralBase,  Value)</td></tr>
<tr class="memdesc:aefc49e462d02af1db790ccf7eb3aabab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes new value specified by the Value parameter into data high register.  <a href="#aefc49e462d02af1db790ccf7eb3aabab">More...</a><br /></td></tr>
<tr class="separator:aefc49e462d02af1db790ccf7eb3aabab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a8cf2da2bb08102596407bd4282cf04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a0a8cf2da2bb08102596407bd4282cf04">SPI_PDD_SetMatch16BitValue</a>(PeripheralBase,  Value)</td></tr>
<tr class="memdesc:a0a8cf2da2bb08102596407bd4282cf04"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes 16 bit match value to the match registers.  <a href="#a0a8cf2da2bb08102596407bd4282cf04">More...</a><br /></td></tr>
<tr class="separator:a0a8cf2da2bb08102596407bd4282cf04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af34d34d858ab29c8327dfaefdf515ebf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#af34d34d858ab29c8327dfaefdf515ebf">SPI_PDD_ReadMatchHighReg</a>(PeripheralBase)</td></tr>
<tr class="memdesc:af34d34d858ab29c8327dfaefdf515ebf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads match high register.  <a href="#af34d34d858ab29c8327dfaefdf515ebf">More...</a><br /></td></tr>
<tr class="separator:af34d34d858ab29c8327dfaefdf515ebf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd490c5603d7c5c4eb1cdcf0543fda29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#acd490c5603d7c5c4eb1cdcf0543fda29">SPI_PDD_WriteMatchHighReg</a>(PeripheralBase,  Value)</td></tr>
<tr class="memdesc:acd490c5603d7c5c4eb1cdcf0543fda29"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes new value specified by the Value parameter into match high register.  <a href="#acd490c5603d7c5c4eb1cdcf0543fda29">More...</a><br /></td></tr>
<tr class="separator:acd490c5603d7c5c4eb1cdcf0543fda29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada898d0c5454731294eb8995251d6bbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#ada898d0c5454731294eb8995251d6bbd">SPI_PDD_SetTxFifoEmptyWatermark</a>(PeripheralBase,  Value)</td></tr>
<tr class="memdesc:ada898d0c5454731294eb8995251d6bbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the value of transmit FIFO nearly empty watermark.  <a href="#ada898d0c5454731294eb8995251d6bbd">More...</a><br /></td></tr>
<tr class="separator:ada898d0c5454731294eb8995251d6bbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6a6da8d6d4a22c375fe7c5392c4aa7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#ad6a6da8d6d4a22c375fe7c5392c4aa7d">SPI_PDD_SetRxFifoFullWatermark</a>(PeripheralBase,  Value)</td></tr>
<tr class="memdesc:ad6a6da8d6d4a22c375fe7c5392c4aa7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the value of receive FIFO nearly full watermark.  <a href="#ad6a6da8d6d4a22c375fe7c5392c4aa7d">More...</a><br /></td></tr>
<tr class="separator:ad6a6da8d6d4a22c375fe7c5392c4aa7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71666381f6435bca671ca6463d9d59aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a71666381f6435bca671ca6463d9d59aa">SPI_PDD_EnableFifoInterruptMask</a>(PeripheralBase,  Mask)</td></tr>
<tr class="memdesc:a71666381f6435bca671ca6463d9d59aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables FIFO interrupt requests defined by mask parameter.  <a href="#a71666381f6435bca671ca6463d9d59aa">More...</a><br /></td></tr>
<tr class="separator:a71666381f6435bca671ca6463d9d59aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae431ad2a92a72de44bece4f707056b6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#ae431ad2a92a72de44bece4f707056b6f">SPI_PDD_DisableFifoInterruptMask</a>(PeripheralBase,  Mask)</td></tr>
<tr class="memdesc:ae431ad2a92a72de44bece4f707056b6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables FIFO interrupt requests defined by mask parameter.  <a href="#ae431ad2a92a72de44bece4f707056b6f">More...</a><br /></td></tr>
<tr class="separator:ae431ad2a92a72de44bece4f707056b6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90f3f675897529ae73fb1136c8a8b1bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a90f3f675897529ae73fb1136c8a8b1bc">SPI_PDD_EnableFifoMode</a>(PeripheralBase,  <a class="el" href="group___x_f1__module.html#ga5d74787dedbc4e11c1ab15bf487e61f8">State</a>)</td></tr>
<tr class="memdesc:a90f3f675897529ae73fb1136c8a8b1bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables/disables FIFO mode.  <a href="#a90f3f675897529ae73fb1136c8a8b1bc">More...</a><br /></td></tr>
<tr class="separator:a90f3f675897529ae73fb1136c8a8b1bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a949e7a08c1cd7193da1b8c9dc3905f93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a949e7a08c1cd7193da1b8c9dc3905f93">SPI_PDD_ReadControl3Reg</a>(PeripheralBase)</td></tr>
<tr class="memdesc:a949e7a08c1cd7193da1b8c9dc3905f93"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads control 3 register.  <a href="#a949e7a08c1cd7193da1b8c9dc3905f93">More...</a><br /></td></tr>
<tr class="separator:a949e7a08c1cd7193da1b8c9dc3905f93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a9e8ea322073fc4f4db2a7b7c93b007"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a6a9e8ea322073fc4f4db2a7b7c93b007">SPI_PDD_WriteControl3Reg</a>(PeripheralBase,  Value)</td></tr>
<tr class="memdesc:a6a9e8ea322073fc4f4db2a7b7c93b007"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes new value specified by the Value parameter into control 3 register.  <a href="#a6a9e8ea322073fc4f4db2a7b7c93b007">More...</a><br /></td></tr>
<tr class="separator:a6a9e8ea322073fc4f4db2a7b7c93b007"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab094d8c4dc681a46d4d7b8c064cc2df5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#ab094d8c4dc681a46d4d7b8c064cc2df5">SPI_PDD_ReadFifoStatusReg</a>(PeripheralBase)</td></tr>
<tr class="memdesc:ab094d8c4dc681a46d4d7b8c064cc2df5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the value of the FIFO status register.  <a href="#ab094d8c4dc681a46d4d7b8c064cc2df5">More...</a><br /></td></tr>
<tr class="separator:ab094d8c4dc681a46d4d7b8c064cc2df5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a040a34f53752ceec2b974b2fad6f544c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a040a34f53752ceec2b974b2fad6f544c">SPI_PDD_ClearFifoInterruptFlag</a>(PeripheralBase,  Mask)</td></tr>
<tr class="memdesc:a040a34f53752ceec2b974b2fad6f544c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears FIFO interrupt flags defined by mask parameter.  <a href="#a040a34f53752ceec2b974b2fad6f544c">More...</a><br /></td></tr>
<tr class="separator:a040a34f53752ceec2b974b2fad6f544c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a660b9cc4173977d9f733672761cd02eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a660b9cc4173977d9f733672761cd02eb">SPI_PDD_ReadClearInterruptReg</a>(PeripheralBase)</td></tr>
<tr class="memdesc:a660b9cc4173977d9f733672761cd02eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads clear interrupt register.  <a href="#a660b9cc4173977d9f733672761cd02eb">More...</a><br /></td></tr>
<tr class="separator:a660b9cc4173977d9f733672761cd02eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a359fbc90071f736d6759e4f1181b2bca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a359fbc90071f736d6759e4f1181b2bca">SPI_PDD_WriteClearInterruptReg</a>(PeripheralBase,  Value)</td></tr>
<tr class="memdesc:a359fbc90071f736d6759e4f1181b2bca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes new value specified by the Value parameter into clear interrupt register.  <a href="#a359fbc90071f736d6759e4f1181b2bca">More...</a><br /></td></tr>
<tr class="separator:a359fbc90071f736d6759e4f1181b2bca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37864918c4cb95a006f0f0dc124b3f20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a37864918c4cb95a006f0f0dc124b3f20">SPI_PDD_GetCommandFIFOCounter</a>(PeripheralBase)</td></tr>
<tr class="memdesc:a37864918c4cb95a006f0f0dc124b3f20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the number of entries in the CMD FIFO.  <a href="#a37864918c4cb95a006f0f0dc124b3f20">More...</a><br /></td></tr>
<tr class="separator:a37864918c4cb95a006f0f0dc124b3f20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a248f08d646cd1fc1b8942cc322ac9086"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a248f08d646cd1fc1b8942cc322ac9086">SPI_PDD_GetCommandNextPointer</a>(PeripheralBase)</td></tr>
<tr class="memdesc:a248f08d646cd1fc1b8942cc322ac9086"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the command next pointer - indicates which CMD FIFO Entry is used during the next transfer.  <a href="#a248f08d646cd1fc1b8942cc322ac9086">More...</a><br /></td></tr>
<tr class="separator:a248f08d646cd1fc1b8942cc322ac9086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e334cc949fd470ee1154efc9cd3f015"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_s_p_i___p_d_d_8h.html#a6e334cc949fd470ee1154efc9cd3f015">SPI_PDD_ReadExtendedStatusReg</a>(PeripheralBase)</td></tr>
<tr class="memdesc:a6e334cc949fd470ee1154efc9cd3f015"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads extended status register.  <a href="#a6e334cc949fd470ee1154efc9cd3f015">More...</a><br /></td></tr>
<tr class="separator:a6e334cc949fd470ee1154efc9cd3f015"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a433185c911708bd72f10e55f8aecbf0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a433185c911708bd72f10e55f8aecbf0b">&#9670;&nbsp;</a></span>SPI_PDD_10_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_10_BITS&#160;&#160;&#160;0x48000000U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>10-bits transaction data size </p>

</div>
</div>
<a id="acef1a79a4dd889ff2cd121cf9e9d3f42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acef1a79a4dd889ff2cd121cf9e9d3f42">&#9670;&nbsp;</a></span>SPI_PDD_11_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_11_BITS&#160;&#160;&#160;0x50000000U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>11-bits transaction data size </p>

</div>
</div>
<a id="a30687b32c5eb6c7db5e9cd94b5f893b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30687b32c5eb6c7db5e9cd94b5f893b9">&#9670;&nbsp;</a></span>SPI_PDD_12_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_12_BITS&#160;&#160;&#160;0x58000000U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>12-bits transaction data size </p>

</div>
</div>
<a id="a3d154f533adea71523a3d0b89ed35b7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d154f533adea71523a3d0b89ed35b7d">&#9670;&nbsp;</a></span>SPI_PDD_13_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_13_BITS&#160;&#160;&#160;0x60000000U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>13-bits transaction data size </p>

</div>
</div>
<a id="a6b7ebf39684e0f56e7f5aea1f64597e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b7ebf39684e0f56e7f5aea1f64597e0">&#9670;&nbsp;</a></span>SPI_PDD_14_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_14_BITS&#160;&#160;&#160;0x68000000U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>14-bits transaction data size </p>

</div>
</div>
<a id="ad30ffda195e379f8ba0c1578c3b85ab3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad30ffda195e379f8ba0c1578c3b85ab3">&#9670;&nbsp;</a></span>SPI_PDD_15_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_15_BITS&#160;&#160;&#160;0x70000000U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>15-bits transaction data size </p>

</div>
</div>
<a id="aed25f0865778ddd91720cbe3bd95ba05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed25f0865778ddd91720cbe3bd95ba05">&#9670;&nbsp;</a></span>SPI_PDD_16_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_16_BIT&#160;&#160;&#160;0x1U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>16-bit SPI shift register, match register and buffers. </p>

</div>
</div>
<a id="a5385652ed5e40d53978922a9bc7ffb9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5385652ed5e40d53978922a9bc7ffb9c">&#9670;&nbsp;</a></span>SPI_PDD_16_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_16_BITS&#160;&#160;&#160;0x78000000U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>16-bits transaction data size </p>

</div>
</div>
<a id="a6c66713970660523d2b2a24038c6cf4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c66713970660523d2b2a24038c6cf4a">&#9670;&nbsp;</a></span>SPI_PDD_16_BITS_OR_LESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_16_BITS_OR_LESS&#160;&#160;&#160;0U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>16 bits or less. </p>

</div>
</div>
<a id="a910331c349cc84a272ce61f1539debb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a910331c349cc84a272ce61f1539debb7">&#9670;&nbsp;</a></span>SPI_PDD_32_BITS_OR_LESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_32_BITS_OR_LESS&#160;&#160;&#160;0x20U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>32 bits or less. </p>

</div>
</div>
<a id="a50c98560068ed0290846d33fb6e73652"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50c98560068ed0290846d33fb6e73652">&#9670;&nbsp;</a></span>SPI_PDD_32_BITS_OR_MORE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_32_BITS_OR_MORE&#160;&#160;&#160;0x10U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>32 bits or more. </p>

</div>
</div>
<a id="ac36364682baa17b89d4a6b9fca7b8a5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac36364682baa17b89d4a6b9fca7b8a5a">&#9670;&nbsp;</a></span>SPI_PDD_48_BITS_OR_MORE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_48_BITS_OR_MORE&#160;&#160;&#160;0U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>48 bits or more. </p>

</div>
</div>
<a id="ac960df5ef15e91c4741ad8579c27852b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac960df5ef15e91c4741ad8579c27852b">&#9670;&nbsp;</a></span>SPI_PDD_4_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_4_BITS&#160;&#160;&#160;0x18000000U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>4-bits transaction data size </p>

</div>
</div>
<a id="a8fe2da1bd65dd92ad67256a926db0e3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fe2da1bd65dd92ad67256a926db0e3d">&#9670;&nbsp;</a></span>SPI_PDD_5_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_5_BITS&#160;&#160;&#160;0x20000000U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>5-bits transaction data size </p>

</div>
</div>
<a id="ac722a4681430684a7cff7c5f98b35c56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac722a4681430684a7cff7c5f98b35c56">&#9670;&nbsp;</a></span>SPI_PDD_6_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_6_BITS&#160;&#160;&#160;0x28000000U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>6-bits transaction data size </p>

</div>
</div>
<a id="aad1e87ae7a002fb65b76d0ec916d3ab9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad1e87ae7a002fb65b76d0ec916d3ab9">&#9670;&nbsp;</a></span>SPI_PDD_7_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_7_BITS&#160;&#160;&#160;0x30000000U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>7-bits transaction data size </p>

</div>
</div>
<a id="a8471630e64f08b055e516636e6419de5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8471630e64f08b055e516636e6419de5">&#9670;&nbsp;</a></span>SPI_PDD_8_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_8_BIT&#160;&#160;&#160;0U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>8-bit SPI shift register, match register and buffers. </p>

</div>
</div>
<a id="ab792ed41ebd13586dc7e0afa0244baf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab792ed41ebd13586dc7e0afa0244baf7">&#9670;&nbsp;</a></span>SPI_PDD_8_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_8_BITS&#160;&#160;&#160;0x38000000U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>8-bits transaction data size </p>

</div>
</div>
<a id="a4e9e7e0bc0180e86afec32f89dc16728"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e9e7e0bc0180e86afec32f89dc16728">&#9670;&nbsp;</a></span>SPI_PDD_9_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_9_BITS&#160;&#160;&#160;0x40000000U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>9-bits transaction data size </p>

</div>
</div>
<a id="aed56284e9e24ccd66bea9122caeb01ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed56284e9e24ccd66bea9122caeb01ff">&#9670;&nbsp;</a></span>SPI_PDD_ACTIVE_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_ACTIVE_HIGH&#160;&#160;&#160;0x4000000U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Active-high SPI clock (idles low, rising edge of SPI clock starts transaction) </p>

</div>
</div>
<a id="a7c399d3ad35e5eb0b80d3db4469eb67c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c399d3ad35e5eb0b80d3db4469eb67c">&#9670;&nbsp;</a></span>SPI_PDD_ACTIVE_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_ACTIVE_LOW&#160;&#160;&#160;0U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Active-low SPI clock (idles high, falling edge of SPI clock starts transaction) </p>

</div>
</div>
<a id="a3dabb792b6180b22e8d2493876617dbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3dabb792b6180b22e8d2493876617dbd">&#9670;&nbsp;</a></span>SPI_PDD_ALL_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_ALL_INT&#160;&#160;&#160;0x9A0A0000U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>All interrupt masks. </p>

</div>
</div>
<a id="aa1e5c3765e22951d28ee527290c0411f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1e5c3765e22951d28ee527290c0411f">&#9670;&nbsp;</a></span>SPI_PDD_BAUD_RATE_PRESCALER_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_BAUD_RATE_PRESCALER_2&#160;&#160;&#160;0U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Baud rate prescaler value is 2. </p>

</div>
</div>
<a id="a526a33b6ab403db8d10231a0af37f861"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a526a33b6ab403db8d10231a0af37f861">&#9670;&nbsp;</a></span>SPI_PDD_BAUD_RATE_PRESCALER_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_BAUD_RATE_PRESCALER_3&#160;&#160;&#160;0x1U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Baud rate prescaler value is 3. </p>

</div>
</div>
<a id="a77fb28940149faf621623bb5dbb7606c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77fb28940149faf621623bb5dbb7606c">&#9670;&nbsp;</a></span>SPI_PDD_BAUD_RATE_PRESCALER_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_BAUD_RATE_PRESCALER_5&#160;&#160;&#160;0x2U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Baud rate prescaler value is 5. </p>

</div>
</div>
<a id="aef73543a65659e5962f2a54f1f0926df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef73543a65659e5962f2a54f1f0926df">&#9670;&nbsp;</a></span>SPI_PDD_BAUD_RATE_PRESCALER_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_BAUD_RATE_PRESCALER_7&#160;&#160;&#160;0x3U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Baud rate prescaler value is 7. </p>

</div>
</div>
<a id="aead993a26ac27fad20673f6252a1112f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aead993a26ac27fad20673f6252a1112f">&#9670;&nbsp;</a></span>SPI_PDD_BAUD_RATE_SCALER_1024</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_BAUD_RATE_SCALER_1024&#160;&#160;&#160;0xAU</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Baud rate scaler value is 1024. </p>

</div>
</div>
<a id="a06eb422faa3af569ad8c5950ee8f81b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06eb422faa3af569ad8c5950ee8f81b2">&#9670;&nbsp;</a></span>SPI_PDD_BAUD_RATE_SCALER_128</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_BAUD_RATE_SCALER_128&#160;&#160;&#160;0x7U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Baud rate scaler value is 128. </p>

</div>
</div>
<a id="ad35af1672e6add9820d980e503ef2609"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad35af1672e6add9820d980e503ef2609">&#9670;&nbsp;</a></span>SPI_PDD_BAUD_RATE_SCALER_16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_BAUD_RATE_SCALER_16&#160;&#160;&#160;0x4U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Baud rate scaler value is 16. </p>

</div>
</div>
<a id="aefce5d771eb580d1d8fb476a431abf03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefce5d771eb580d1d8fb476a431abf03">&#9670;&nbsp;</a></span>SPI_PDD_BAUD_RATE_SCALER_16384</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_BAUD_RATE_SCALER_16384&#160;&#160;&#160;0xEU</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Baud rate scaler value is 16384. </p>

</div>
</div>
<a id="acd201e71dcb2449010113e87c82373fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd201e71dcb2449010113e87c82373fc">&#9670;&nbsp;</a></span>SPI_PDD_BAUD_RATE_SCALER_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_BAUD_RATE_SCALER_2&#160;&#160;&#160;0U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Baud rate scaler value is 2. </p>

</div>
</div>
<a id="ac9ea067c24dee7abfa69730557c60fa9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9ea067c24dee7abfa69730557c60fa9">&#9670;&nbsp;</a></span>SPI_PDD_BAUD_RATE_SCALER_2048</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_BAUD_RATE_SCALER_2048&#160;&#160;&#160;0xBU</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Baud rate scaler value is 2048. </p>

</div>
</div>
<a id="add85b3a3ac0c0acc9d311d51756867c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add85b3a3ac0c0acc9d311d51756867c6">&#9670;&nbsp;</a></span>SPI_PDD_BAUD_RATE_SCALER_256</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_BAUD_RATE_SCALER_256&#160;&#160;&#160;0x8U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Baud rate scaler value is 256. </p>

</div>
</div>
<a id="a5c29387363b190b63138fba2b14814f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c29387363b190b63138fba2b14814f2">&#9670;&nbsp;</a></span>SPI_PDD_BAUD_RATE_SCALER_32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_BAUD_RATE_SCALER_32&#160;&#160;&#160;0x5U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Baud rate scaler value is 32. </p>

</div>
</div>
<a id="a3c1c8a66572c4f41fcabb3dd1464e410"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c1c8a66572c4f41fcabb3dd1464e410">&#9670;&nbsp;</a></span>SPI_PDD_BAUD_RATE_SCALER_32768</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_BAUD_RATE_SCALER_32768&#160;&#160;&#160;0xFU</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Baud rate scaler value is 32768. </p>

</div>
</div>
<a id="ae8718f053d848c516ffd33d616b7ab60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8718f053d848c516ffd33d616b7ab60">&#9670;&nbsp;</a></span>SPI_PDD_BAUD_RATE_SCALER_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_BAUD_RATE_SCALER_4&#160;&#160;&#160;0x1U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Baud rate scaler value is 4. </p>

</div>
</div>
<a id="a767f3e1ca98aa2088d45a4e8825753a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a767f3e1ca98aa2088d45a4e8825753a8">&#9670;&nbsp;</a></span>SPI_PDD_BAUD_RATE_SCALER_4096</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_BAUD_RATE_SCALER_4096&#160;&#160;&#160;0xCU</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Baud rate scaler value is 4096. </p>

</div>
</div>
<a id="a987ed1352a0abe60f03bd4687e181977"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a987ed1352a0abe60f03bd4687e181977">&#9670;&nbsp;</a></span>SPI_PDD_BAUD_RATE_SCALER_512</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_BAUD_RATE_SCALER_512&#160;&#160;&#160;0x9U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Baud rate scaler value is 512. </p>

</div>
</div>
<a id="afc245a1d60246a8630cfcce8dd34c0ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc245a1d60246a8630cfcce8dd34c0ac">&#9670;&nbsp;</a></span>SPI_PDD_BAUD_RATE_SCALER_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_BAUD_RATE_SCALER_6&#160;&#160;&#160;0x2U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Baud rate scaler value is 6. </p>

</div>
</div>
<a id="aff1507433ece14bd65c7aa041369191e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff1507433ece14bd65c7aa041369191e">&#9670;&nbsp;</a></span>SPI_PDD_BAUD_RATE_SCALER_64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_BAUD_RATE_SCALER_64&#160;&#160;&#160;0x6U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Baud rate scaler value is 64. </p>

</div>
</div>
<a id="a82b2d465ff65e8cf18f44fa84e1fa503"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82b2d465ff65e8cf18f44fa84e1fa503">&#9670;&nbsp;</a></span>SPI_PDD_BAUD_RATE_SCALER_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_BAUD_RATE_SCALER_8&#160;&#160;&#160;0x3U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Baud rate scaler value is 8. </p>

</div>
</div>
<a id="ab2f4294f6a16e04ac5b7fdaf6e660325"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2f4294f6a16e04ac5b7fdaf6e660325">&#9670;&nbsp;</a></span>SPI_PDD_BAUD_RATE_SCALER_8192</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_BAUD_RATE_SCALER_8192&#160;&#160;&#160;0xDU</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Baud rate scaler value is 8192. </p>

</div>
</div>
<a id="a483b43fb5f67a36826d5b71918a4b7de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a483b43fb5f67a36826d5b71918a4b7de">&#9670;&nbsp;</a></span>SPI_PDD_CHIP_SELECT_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_CHIP_SELECT_0&#160;&#160;&#160;0x1U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Chip select 0 mask. </p>

</div>
</div>
<a id="a6772a65fe401a0e10d21f8bf9c4c7009"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6772a65fe401a0e10d21f8bf9c4c7009">&#9670;&nbsp;</a></span>SPI_PDD_CHIP_SELECT_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_CHIP_SELECT_1&#160;&#160;&#160;0x2U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Chip select 1 mask. </p>

</div>
</div>
<a id="af9f0c256ef50d4fb793466153b84005c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9f0c256ef50d4fb793466153b84005c">&#9670;&nbsp;</a></span>SPI_PDD_CHIP_SELECT_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_CHIP_SELECT_2&#160;&#160;&#160;0x4U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Chip select 2 mask. </p>

</div>
</div>
<a id="a4ae885977c4128ab333a22ad65f8f11c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ae885977c4128ab333a22ad65f8f11c">&#9670;&nbsp;</a></span>SPI_PDD_CHIP_SELECT_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_CHIP_SELECT_3&#160;&#160;&#160;0x8U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Chip select 3 mask. </p>

</div>
</div>
<a id="ab1f38843bf3586765c4bce28dc34588f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1f38843bf3586765c4bce28dc34588f">&#9670;&nbsp;</a></span>SPI_PDD_CHIP_SELECT_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_CHIP_SELECT_4&#160;&#160;&#160;0x10U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Chip select 4 mask. </p>

</div>
</div>
<a id="abddce4a17cfd30b1d1ac1f33fa0a0cfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abddce4a17cfd30b1d1ac1f33fa0a0cfe">&#9670;&nbsp;</a></span>SPI_PDD_CLEAR_ALL_FIFO_FLAGS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_CLEAR_ALL_FIFO_FLAGS&#160;&#160;&#160;0xFU</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>All FIFO flags masks. </p>

</div>
</div>
<a id="a040a34f53752ceec2b974b2fad6f544c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a040a34f53752ceec2b974b2fad6f544c">&#9670;&nbsp;</a></span>SPI_PDD_ClearFifoInterruptFlag</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_ClearFifoInterruptFlag</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Mask&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    SPI_CI_REG(PeripheralBase) = \</div><div class="line">     (uint8_t)(Mask) \</div><div class="line">  )</div></div><!-- fragment -->
<p>Clears FIFO interrupt flags defined by mask parameter. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
    <tr><td class="paramname">Mask</td><td>Mask of FIFO interrupt requests. Use constants from group "FIFO
       interrupt masks". This parameter is 8 bits wide. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a value of void type. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI1_CI. </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#a040a34f53752ceec2b974b2fad6f544c">SPI_PDD_ClearFifoInterruptFlag</a>(&lt;peripheral&gt;_BASE_PTR,</div><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#a2620f342c66aec89f5222557cb43ec28">SPI_PDD_TX_FIFO_NEARLY_EMPTY_FLAG</a>);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="a0c2913debfe1da85338e913985613497"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c2913debfe1da85338e913985613497">&#9670;&nbsp;</a></span>SPI_PDD_ClearInterruptFlags</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_ClearInterruptFlags</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Mask&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    SPI_SR_REG(PeripheralBase) = \</div><div class="line">     (uint32_t)(Mask) \</div><div class="line">  )</div></div><!-- fragment -->
<p>Clears interrupt flag bits defined by mask parameter. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
    <tr><td class="paramname">Mask</td><td>Mask of interrupt flags to clear. Use constants from group "Interrupt/DMA masks". This parameter is 32 bits wide. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a value of void type. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_SR, SPI1_SR, SPI2_SR (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#a0c2913debfe1da85338e913985613497">SPI_PDD_ClearInterruptFlags</a>(&lt;peripheral&gt;_BASE_PTR,</div><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#ac6b2e3c73a3c78b9c53cc5f2f18d2d47">SPI_PDD_TRANSFER_COMPLETE_INT</a>);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="abb093909ff2528d573c210d252e618d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb093909ff2528d573c210d252e618d7">&#9670;&nbsp;</a></span>SPI_PDD_ClearRxFIFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_ClearRxFIFO</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    SPI_MCR_REG(PeripheralBase) |= \</div><div class="line">     SPI_MCR_CLR_RXF_MASK \</div><div class="line">  )</div></div><!-- fragment -->
<p>Clears Rx FIFO. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a value of void type. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_MCR, SPI1_MCR, SPI2_MCR (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#abb093909ff2528d573c210d252e618d7">SPI_PDD_ClearRxFIFO</a>(&lt;peripheral&gt;_BASE_PTR);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="ac29af5760ab9874f35130fd2876aaacd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac29af5760ab9874f35130fd2876aaacd">&#9670;&nbsp;</a></span>SPI_PDD_ClearTxFIFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_ClearTxFIFO</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    SPI_MCR_REG(PeripheralBase) |= \</div><div class="line">     SPI_MCR_CLR_TXF_MASK \</div><div class="line">  )</div></div><!-- fragment -->
<p>Clears Tx FIFO. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a value of void type. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_MCR, SPI1_MCR, SPI2_MCR (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#ac29af5760ab9874f35130fd2876aaacd">SPI_PDD_ClearTxFIFO</a>(&lt;peripheral&gt;_BASE_PTR);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="a1326b36cc722250fb9e6099a01581dd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1326b36cc722250fb9e6099a01581dd2">&#9670;&nbsp;</a></span>SPI_PDD_ClearTxRxActiveFlag</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_ClearTxRxActiveFlag</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    SPI_SR_REG(PeripheralBase) = \</div><div class="line">     (uint32_t)(( \</div><div class="line">      (uint32_t)(SPI_SR_REG(PeripheralBase) | SPI_SR_TXRXS_MASK)) &amp; (( \</div><div class="line">      (uint32_t)(~(uint32_t)SPI_SR_RFDF_MASK)) &amp; (( \</div><div class="line">      (uint32_t)(~(uint32_t)SPI_SR_RFOF_MASK)) &amp; (( \</div><div class="line">      (uint32_t)(~(uint32_t)SPI_SR_TFFF_MASK)) &amp; (( \</div><div class="line">      (uint32_t)(~(uint32_t)SPI_SR_TFUF_MASK)) &amp; (( \</div><div class="line">      (uint32_t)(~(uint32_t)SPI_SR_EOQF_MASK)) &amp; ( \</div><div class="line">      (uint32_t)(~(uint32_t)SPI_SR_TCF_MASK)))))))) \</div><div class="line">  )</div></div><!-- fragment -->
<p>Clears Tx/Rx active flag. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a value of void type. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_SR, SPI1_SR, SPI2_SR (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#a1326b36cc722250fb9e6099a01581dd2">SPI_PDD_ClearTxRxActiveFlag</a>(&lt;peripheral&gt;_BASE_PTR);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="acd41c0f1173f1c2bbcd3428a1e1283d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd41c0f1173f1c2bbcd3428a1e1283d7">&#9670;&nbsp;</a></span>SPI_PDD_DELAY_AFTER_TRANSFER_PRESCALER_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_DELAY_AFTER_TRANSFER_PRESCALER_1&#160;&#160;&#160;0U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Delay after Transfer Prescaler value is 1. </p>

</div>
</div>
<a id="ae0305db9da6cf0da4ece9f873ab49151"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0305db9da6cf0da4ece9f873ab49151">&#9670;&nbsp;</a></span>SPI_PDD_DELAY_AFTER_TRANSFER_PRESCALER_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_DELAY_AFTER_TRANSFER_PRESCALER_3&#160;&#160;&#160;0x1U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Delay after Transfer Prescaler value is 3. </p>

</div>
</div>
<a id="afea40425d9b631bf3783f35295a71456"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afea40425d9b631bf3783f35295a71456">&#9670;&nbsp;</a></span>SPI_PDD_DELAY_AFTER_TRANSFER_PRESCALER_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_DELAY_AFTER_TRANSFER_PRESCALER_5&#160;&#160;&#160;0x2U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Delay after Transfer Prescaler value is 5. </p>

</div>
</div>
<a id="ad932f92c96840157b3590a7cb5294274"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad932f92c96840157b3590a7cb5294274">&#9670;&nbsp;</a></span>SPI_PDD_DELAY_AFTER_TRANSFER_PRESCALER_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_DELAY_AFTER_TRANSFER_PRESCALER_7&#160;&#160;&#160;0x3U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Delay after Transfer Prescaler value is 7. </p>

</div>
</div>
<a id="a8b34a70618f53e50b87f0b9f407968c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b34a70618f53e50b87f0b9f407968c9">&#9670;&nbsp;</a></span>SPI_PDD_DisableDmasInterrupts</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_DisableDmasInterrupts</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Mask&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    SPI_RSER_REG(PeripheralBase) &amp;= \</div><div class="line">     (uint32_t)(~(uint32_t)(Mask)) \</div><div class="line">  )</div></div><!-- fragment -->
<p>Disables DMA/interrupt requests defined by mask parameter. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
    <tr><td class="paramname">Mask</td><td>Mask of DMA/interrupt requests. Use constants from group "Interrupt/DMA masks". This parameter is 32 bits wide. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a value of void type. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_RSER, SPI1_RSER, SPI2_RSER (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#a8b34a70618f53e50b87f0b9f407968c9">SPI_PDD_DisableDmasInterrupts</a>(&lt;peripheral&gt;_BASE_PTR,</div><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#ac6b2e3c73a3c78b9c53cc5f2f18d2d47">SPI_PDD_TRANSFER_COMPLETE_INT</a>);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="ae431ad2a92a72de44bece4f707056b6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae431ad2a92a72de44bece4f707056b6f">&#9670;&nbsp;</a></span>SPI_PDD_DisableFifoInterruptMask</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_DisableFifoInterruptMask</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Mask&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    SPI_C3_REG(PeripheralBase) &amp;= \</div><div class="line">     (uint8_t)(~(uint8_t)(Mask)) \</div><div class="line">  )</div></div><!-- fragment -->
<p>Disables FIFO interrupt requests defined by mask parameter. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
    <tr><td class="paramname">Mask</td><td>Mask of FIFO interrupt requests. Use constants from group "FIFO
       interrupt masks". This parameter is 8 bits wide. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a value of void type. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI1_C3. </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#ae431ad2a92a72de44bece4f707056b6f">SPI_PDD_DisableFifoInterruptMask</a>(&lt;peripheral&gt;_BASE_PTR,</div><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#a063703a644b2478d32da258477ca0bd0">SPI_PDD_TRANSMIT_FIFO_EMPTY</a>);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="addd63c587539f8cb6bdd8927ab700821"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addd63c587539f8cb6bdd8927ab700821">&#9670;&nbsp;</a></span>SPI_PDD_DisableInterruptMask</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_DisableInterruptMask</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Mask&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    SPI_C1_REG(PeripheralBase) &amp;= \</div><div class="line">     (uint8_t)(~(uint8_t)(Mask)) \</div><div class="line">  )</div></div><!-- fragment -->
<p>Disables interrupt requests defined by mask parameter. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
    <tr><td class="paramname">Mask</td><td>Mask of interrupt requests. Use constants from group "Rx buffer
       full (or fault) and Tx buffer empty interrupt masks constant.". This parameter is 8 bits wide. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a value of void type. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_C1, SPI1_C1 (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#addd63c587539f8cb6bdd8927ab700821">SPI_PDD_DisableInterruptMask</a>(&lt;peripheral&gt;_BASE_PTR,</div><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#a0ec785b49d7edc8b0aab4af81f483add">SPI_PDD_RX_BUFFER_FULL_OR_FAULT</a>);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="a07ddf757be93616fea444de5f156789f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07ddf757be93616fea444de5f156789f">&#9670;&nbsp;</a></span>SPI_PDD_DisableMatchInterrupt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_DisableMatchInterrupt</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    SPI_C2_REG(PeripheralBase) &amp;= \</div><div class="line">     (uint8_t)(~(uint8_t)<a class="code" href="group___s_p_i___register___masks.html#ga734ac5ba36a5402f92dd9ecf15a7a87b">SPI_C2_SPMIE_MASK</a>) \</div><div class="line">  )</div><div class="ttc" id="group___s_p_i___register___masks_html_ga734ac5ba36a5402f92dd9ecf15a7a87b"><div class="ttname"><a href="group___s_p_i___register___masks.html#ga734ac5ba36a5402f92dd9ecf15a7a87b">SPI_C2_SPMIE_MASK</a></div><div class="ttdeci">#define SPI_C2_SPMIE_MASK</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5709</div></div>
</div><!-- fragment -->
<p>Disables receive data buffer hardware match interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a value of void type. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_C2, SPI1_C2 (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#a07ddf757be93616fea444de5f156789f">SPI_PDD_DisableMatchInterrupt</a>(&lt;peripheral&gt;_BASE_PTR);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="ab42c59074582cf84c0dfcbd4d24baf32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab42c59074582cf84c0dfcbd4d24baf32">&#9670;&nbsp;</a></span>SPI_PDD_EnableBidirectionalMode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_EnableBidirectionalMode</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="group___x_f1__module.html#ga5d74787dedbc4e11c1ab15bf487e61f8">State</a>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    SPI_C2_REG(PeripheralBase) = \</div><div class="line">     (uint8_t)(( \</div><div class="line">      (uint8_t)(<a class="code" href="group___s_p_i___register___accessor___macros.html#ga74470421e50ddfa892f20557aac775a0">SPI_C2_REG</a>(PeripheralBase) &amp; (uint8_t)(~(uint8_t)<a class="code" href="group___s_p_i___register___masks.html#gaaaeac694d1d42228524e96040a9ddf53">SPI_C2_SPC0_MASK</a>))) | ( \</div><div class="line">      (uint8_t)(<a class="code" href="group___x_f1__module.html#ga5d74787dedbc4e11c1ab15bf487e61f8">State</a>))) \</div><div class="line">  )</div><div class="ttc" id="group___s_p_i___register___accessor___macros_html_ga74470421e50ddfa892f20557aac775a0"><div class="ttname"><a href="group___s_p_i___register___accessor___macros.html#ga74470421e50ddfa892f20557aac775a0">SPI_C2_REG</a></div><div class="ttdeci">#define SPI_C2_REG(base)</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5659</div></div>
<div class="ttc" id="group___s_p_i___register___masks_html_gaaaeac694d1d42228524e96040a9ddf53"><div class="ttname"><a href="group___s_p_i___register___masks.html#gaaaeac694d1d42228524e96040a9ddf53">SPI_C2_SPC0_MASK</a></div><div class="ttdeci">#define SPI_C2_SPC0_MASK</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5697</div></div>
<div class="ttc" id="group___x_f1__module_html_ga5d74787dedbc4e11c1ab15bf487e61f8"><div class="ttname"><a href="group___x_f1__module.html#ga5d74787dedbc4e11c1ab15bf487e61f8">State</a></div><div class="ttdeci">State</div><div class="ttdef"><b>Definition:</b> XF1.c:129</div></div>
</div><!-- fragment -->
<p>Enables/disables bidirectional mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
    <tr><td class="paramname">State</td><td>Requested state of bidirectional mode. This parameter is of "Global enumeration used for specifying general enable/disable states
       (PDD_DISABLE and PDD_ENABLE defined in PDD_Types.h)" type. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a value of void type. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_C2, SPI1_C2 (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#ab42c59074582cf84c0dfcbd4d24baf32">SPI_PDD_EnableBidirectionalMode</a>(&lt;peripheral&gt;_BASE_PTR, <a class="code" href="_p_d_d___types_8h.html#ab3f067bf9b5f1a0bee256df53023a37f">PDD_DISABLE</a>);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="a9c2f6a9d8bded3041790fc37c34a270c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c2f6a9d8bded3041790fc37c34a270c">&#9670;&nbsp;</a></span>SPI_PDD_EnableContinuousClock</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_EnableContinuousClock</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="group___x_f1__module.html#ga5d74787dedbc4e11c1ab15bf487e61f8">State</a>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    SPI_MCR_REG(PeripheralBase) = \</div><div class="line">     (uint32_t)(( \</div><div class="line">      (uint32_t)(SPI_MCR_REG(PeripheralBase) &amp; (uint32_t)(~(uint32_t)SPI_MCR_CONT_SCKE_MASK))) | ( \</div><div class="line">      (uint32_t)((uint32_t)(<a class="code" href="group___x_f1__module.html#ga5d74787dedbc4e11c1ab15bf487e61f8">State</a>) &lt;&lt; SPI_MCR_CONT_SCKE_SHIFT))) \</div><div class="line">  )</div><div class="ttc" id="group___x_f1__module_html_ga5d74787dedbc4e11c1ab15bf487e61f8"><div class="ttname"><a href="group___x_f1__module.html#ga5d74787dedbc4e11c1ab15bf487e61f8">State</a></div><div class="ttdeci">State</div><div class="ttdef"><b>Definition:</b> XF1.c:129</div></div>
</div><!-- fragment -->
<p>Enables continuous clock. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
    <tr><td class="paramname">State</td><td>Requested state of continuous clock. This parameter is of "Global enumeration used for specifying general enable/disable states
       (PDD_DISABLE and PDD_ENABLE defined in PDD_Types.h)" type. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a value of void type. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_MCR, SPI1_MCR, SPI2_MCR (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#a9c2f6a9d8bded3041790fc37c34a270c">SPI_PDD_EnableContinuousClock</a>(&lt;peripheral&gt;_BASE_PTR, <a class="code" href="_p_d_d___types_8h.html#ab3f067bf9b5f1a0bee256df53023a37f">PDD_DISABLE</a>);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="a573bccc4b522c998ddea4f52221e960e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a573bccc4b522c998ddea4f52221e960e">&#9670;&nbsp;</a></span>SPI_PDD_EnableDevice</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_EnableDevice</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="group___x_f1__module.html#ga5d74787dedbc4e11c1ab15bf487e61f8">State</a>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">      ((<a class="code" href="group___x_f1__module.html#ga5d74787dedbc4e11c1ab15bf487e61f8">State</a>) == <a class="code" href="_p_d_d___types_8h.html#ab3f067bf9b5f1a0bee256df53023a37f">PDD_DISABLE</a>) ? ( \</div><div class="line">        SPI_MCR_REG(PeripheralBase) |= \</div><div class="line">         SPI_MCR_MDIS_MASK) : ( \</div><div class="line">        SPI_MCR_REG(PeripheralBase) &amp;= \</div><div class="line">         (uint32_t)(~(uint32_t)SPI_MCR_MDIS_MASK)) \</div><div class="line">    )</div><div class="ttc" id="_p_d_d___types_8h_html_ab3f067bf9b5f1a0bee256df53023a37f"><div class="ttname"><a href="_p_d_d___types_8h.html#ab3f067bf9b5f1a0bee256df53023a37f">PDD_DISABLE</a></div><div class="ttdeci">#define PDD_DISABLE</div><div class="ttdef"><b>Definition:</b> PDD_Types.h:37</div></div>
<div class="ttc" id="group___x_f1__module_html_ga5d74787dedbc4e11c1ab15bf487e61f8"><div class="ttname"><a href="group___x_f1__module.html#ga5d74787dedbc4e11c1ab15bf487e61f8">State</a></div><div class="ttdeci">State</div><div class="ttdef"><b>Definition:</b> XF1.c:129</div></div>
</div><!-- fragment -->
<p>Enables the device. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
    <tr><td class="paramname">State</td><td>Requested state of device. This parameter is of "Global enumeration used for specifying general enable/disable states (PDD_DISABLE and PDD_ENABLE defined in <a class="el" href="_p_d_d___types_8h.html">PDD_Types.h</a>)" type. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a value of void type. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_MCR, SPI1_MCR, SPI2_MCR, SPI0_C1, SPI1_C1 (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#a573bccc4b522c998ddea4f52221e960e">SPI_PDD_EnableDevice</a>(&lt;peripheral&gt;_BASE_PTR, <a class="code" href="_p_d_d___types_8h.html#ab3f067bf9b5f1a0bee256df53023a37f">PDD_DISABLE</a>);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="a6bd785d5cdc3534ce69f4aef436cccaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6bd785d5cdc3534ce69f4aef436cccaf">&#9670;&nbsp;</a></span>SPI_PDD_EnableDmasInterrupts</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_EnableDmasInterrupts</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Mask&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    SPI_RSER_REG(PeripheralBase) |= \</div><div class="line">     (uint32_t)(Mask) \</div><div class="line">  )</div></div><!-- fragment -->
<p>Enables DMA/interrupt requests defined by mask parameter. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
    <tr><td class="paramname">Mask</td><td>Mask of DMA/interrupt requests. Use constants from group "Interrupt/DMA masks". This parameter is 32 bits wide. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a value of void type. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_RSER, SPI1_RSER, SPI2_RSER (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#a6bd785d5cdc3534ce69f4aef436cccaf">SPI_PDD_EnableDmasInterrupts</a>(&lt;peripheral&gt;_BASE_PTR,</div><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#ac6b2e3c73a3c78b9c53cc5f2f18d2d47">SPI_PDD_TRANSFER_COMPLETE_INT</a>);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="a4dcd931dc603980eb1d1cf5d21f7ee5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4dcd931dc603980eb1d1cf5d21f7ee5a">&#9670;&nbsp;</a></span>SPI_PDD_EnableDoubleBaudRate</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_EnableDoubleBaudRate</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Index, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="group___x_f1__module.html#ga5d74787dedbc4e11c1ab15bf487e61f8">State</a>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    SPI_CTAR_REG(PeripheralBase,(Index)) = \</div><div class="line">     (uint32_t)(( \</div><div class="line">      (uint32_t)(( \</div><div class="line">       SPI_CTAR_REG(PeripheralBase,(Index))) &amp; ( \</div><div class="line">       (uint32_t)(~(uint32_t)SPI_CTAR_DBR_MASK)))) | ( \</div><div class="line">      (uint32_t)((uint32_t)(<a class="code" href="group___x_f1__module.html#ga5d74787dedbc4e11c1ab15bf487e61f8">State</a>) &lt;&lt; SPI_CTAR_DBR_SHIFT))) \</div><div class="line">  )</div><div class="ttc" id="group___x_f1__module_html_ga5d74787dedbc4e11c1ab15bf487e61f8"><div class="ttname"><a href="group___x_f1__module.html#ga5d74787dedbc4e11c1ab15bf487e61f8">State</a></div><div class="ttdeci">State</div><div class="ttdef"><b>Definition:</b> XF1.c:129</div></div>
</div><!-- fragment -->
<p>Enables or disables SCK double baud rate. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
    <tr><td class="paramname">Index</td><td>Attribute index. This parameter is of index type. </td></tr>
    <tr><td class="paramname">State</td><td>Requested state of SCK double baud rate. This parameter is of "Global enumeration used for specifying general enable/disable states
       (PDD_DISABLE and PDD_ENABLE defined in PDD_Types.h)" type. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a value of void type. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: CTAR[Index]. </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#a4dcd931dc603980eb1d1cf5d21f7ee5a">SPI_PDD_EnableDoubleBaudRate</a>(&lt;peripheral&gt;_BASE_PTR, periphID,</div><div class="line"><a class="code" href="_p_d_d___types_8h.html#ab3f067bf9b5f1a0bee256df53023a37f">PDD_DISABLE</a>);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="a71666381f6435bca671ca6463d9d59aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71666381f6435bca671ca6463d9d59aa">&#9670;&nbsp;</a></span>SPI_PDD_EnableFifoInterruptMask</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_EnableFifoInterruptMask</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Mask&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    SPI_C3_REG(PeripheralBase) |= \</div><div class="line">     (uint8_t)(Mask) \</div><div class="line">  )</div></div><!-- fragment -->
<p>Enables FIFO interrupt requests defined by mask parameter. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
    <tr><td class="paramname">Mask</td><td>Mask of FIFO interrupt requests. Use constants from group "FIFO
       interrupt masks". This parameter is 8 bits wide. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a value of void type. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI1_C3. </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#a71666381f6435bca671ca6463d9d59aa">SPI_PDD_EnableFifoInterruptMask</a>(&lt;peripheral&gt;_BASE_PTR,</div><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#a063703a644b2478d32da258477ca0bd0">SPI_PDD_TRANSMIT_FIFO_EMPTY</a>);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="a90f3f675897529ae73fb1136c8a8b1bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90f3f675897529ae73fb1136c8a8b1bc">&#9670;&nbsp;</a></span>SPI_PDD_EnableFifoMode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_EnableFifoMode</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="group___x_f1__module.html#ga5d74787dedbc4e11c1ab15bf487e61f8">State</a>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    SPI_C3_REG(PeripheralBase) = \</div><div class="line">     (uint8_t)(( \</div><div class="line">      (uint8_t)(SPI_C3_REG(PeripheralBase) &amp; (uint8_t)(~(uint8_t)SPI_C3_FIFOMODE_MASK))) | ( \</div><div class="line">      (uint8_t)(<a class="code" href="group___x_f1__module.html#ga5d74787dedbc4e11c1ab15bf487e61f8">State</a>))) \</div><div class="line">  )</div><div class="ttc" id="group___x_f1__module_html_ga5d74787dedbc4e11c1ab15bf487e61f8"><div class="ttname"><a href="group___x_f1__module.html#ga5d74787dedbc4e11c1ab15bf487e61f8">State</a></div><div class="ttdeci">State</div><div class="ttdef"><b>Definition:</b> XF1.c:129</div></div>
</div><!-- fragment -->
<p>Enables/disables FIFO mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
    <tr><td class="paramname">State</td><td>Requested state of FIFO mode. This parameter is of "Global enumeration used for specifying general enable/disable states (PDD_DISABLE and PDD_ENABLE defined in <a class="el" href="_p_d_d___types_8h.html">PDD_Types.h</a>)" type. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a value of void type. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI1_C3. </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#a90f3f675897529ae73fb1136c8a8b1bc">SPI_PDD_EnableFifoMode</a>(&lt;peripheral&gt;_BASE_PTR, <a class="code" href="_p_d_d___types_8h.html#ab3f067bf9b5f1a0bee256df53023a37f">PDD_DISABLE</a>);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="a4306d7f289f5e73c50eda5432ebcc77e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4306d7f289f5e73c50eda5432ebcc77e">&#9670;&nbsp;</a></span>SPI_PDD_EnableHaltMode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_EnableHaltMode</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="group___x_f1__module.html#ga5d74787dedbc4e11c1ab15bf487e61f8">State</a>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    SPI_MCR_REG(PeripheralBase) = \</div><div class="line">     (uint32_t)(( \</div><div class="line">      (uint32_t)(SPI_MCR_REG(PeripheralBase) &amp; (uint32_t)(~(uint32_t)SPI_MCR_HALT_MASK))) | ( \</div><div class="line">      (uint32_t)(<a class="code" href="group___x_f1__module.html#ga5d74787dedbc4e11c1ab15bf487e61f8">State</a>))) \</div><div class="line">  )</div><div class="ttc" id="group___x_f1__module_html_ga5d74787dedbc4e11c1ab15bf487e61f8"><div class="ttname"><a href="group___x_f1__module.html#ga5d74787dedbc4e11c1ab15bf487e61f8">State</a></div><div class="ttdeci">State</div><div class="ttdef"><b>Definition:</b> XF1.c:129</div></div>
</div><!-- fragment -->
<p>Enables halt mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
    <tr><td class="paramname">State</td><td>Requested state of halt mode. This parameter is of "Global enumeration used for specifying general enable/disable states (PDD_DISABLE and PDD_ENABLE defined in <a class="el" href="_p_d_d___types_8h.html">PDD_Types.h</a>)" type. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a value of void type. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_MCR, SPI1_MCR, SPI2_MCR (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#a4306d7f289f5e73c50eda5432ebcc77e">SPI_PDD_EnableHaltMode</a>(&lt;peripheral&gt;_BASE_PTR, <a class="code" href="_p_d_d___types_8h.html#ab3f067bf9b5f1a0bee256df53023a37f">PDD_DISABLE</a>);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="a9efe21f8c5c2448a7b8075562c95bc3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9efe21f8c5c2448a7b8075562c95bc3c">&#9670;&nbsp;</a></span>SPI_PDD_EnableInterruptMask</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_EnableInterruptMask</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Mask&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    SPI_C1_REG(PeripheralBase) |= \</div><div class="line">     (uint8_t)(Mask) \</div><div class="line">  )</div></div><!-- fragment -->
<p>Enables interrupt requests defined by mask parameter. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
    <tr><td class="paramname">Mask</td><td>Mask of interrupt requests. Use constants from group "Rx buffer
       full (or fault) and Tx buffer empty interrupt masks constant.". This parameter is 8 bits wide. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a value of void type. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_C1, SPI1_C1 (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#a9efe21f8c5c2448a7b8075562c95bc3c">SPI_PDD_EnableInterruptMask</a>(&lt;peripheral&gt;_BASE_PTR,</div><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#a0ec785b49d7edc8b0aab4af81f483add">SPI_PDD_RX_BUFFER_FULL_OR_FAULT</a>);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="a5baa9b883467b30a2bee1396c8c5a0c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5baa9b883467b30a2bee1396c8c5a0c2">&#9670;&nbsp;</a></span>SPI_PDD_EnableMatchInterrupt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_EnableMatchInterrupt</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    SPI_C2_REG(PeripheralBase) |= \</div><div class="line">     SPI_C2_SPMIE_MASK \</div><div class="line">  )</div></div><!-- fragment -->
<p>Enables receive data buffer hardware match interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a value of void type. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_C2, SPI1_C2 (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#a5baa9b883467b30a2bee1396c8c5a0c2">SPI_PDD_EnableMatchInterrupt</a>(&lt;peripheral&gt;_BASE_PTR);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="ab70521e4b2d7f1b3c2095bb735e1b6e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab70521e4b2d7f1b3c2095bb735e1b6e1">&#9670;&nbsp;</a></span>SPI_PDD_EnableModifiedTransferFormat</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_EnableModifiedTransferFormat</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="group___x_f1__module.html#ga5d74787dedbc4e11c1ab15bf487e61f8">State</a>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    SPI_MCR_REG(PeripheralBase) = \</div><div class="line">     (uint32_t)(( \</div><div class="line">      (uint32_t)(SPI_MCR_REG(PeripheralBase) &amp; (uint32_t)(~(uint32_t)SPI_MCR_MTFE_MASK))) | ( \</div><div class="line">      (uint32_t)((uint32_t)(<a class="code" href="group___x_f1__module.html#ga5d74787dedbc4e11c1ab15bf487e61f8">State</a>) &lt;&lt; SPI_MCR_MTFE_SHIFT))) \</div><div class="line">  )</div><div class="ttc" id="group___x_f1__module_html_ga5d74787dedbc4e11c1ab15bf487e61f8"><div class="ttname"><a href="group___x_f1__module.html#ga5d74787dedbc4e11c1ab15bf487e61f8">State</a></div><div class="ttdeci">State</div><div class="ttdef"><b>Definition:</b> XF1.c:129</div></div>
</div><!-- fragment -->
<p>Enables or disables modified SPI transfer format. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
    <tr><td class="paramname">State</td><td>State Requested state of modified SPI transfer format. This parameter is of "Global enumeration used for specifying general
       enable/disable states (PDD_DISABLE and PDD_ENABLE defined in PDD_Types.h)" type. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a value of void type. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_MCR, SPI1_MCR, SPI2_MCR (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#ab70521e4b2d7f1b3c2095bb735e1b6e1">SPI_PDD_EnableModifiedTransferFormat</a>(&lt;peripheral&gt;_BASE_PTR,</div><div class="line"><a class="code" href="_p_d_d___types_8h.html#ab3f067bf9b5f1a0bee256df53023a37f">PDD_DISABLE</a>);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="a57c4a2da71b120a2499bd5a6936a3078"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57c4a2da71b120a2499bd5a6936a3078">&#9670;&nbsp;</a></span>SPI_PDD_EnableModuleInDozeMode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_EnableModuleInDozeMode</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="group___x_f1__module.html#ga5d74787dedbc4e11c1ab15bf487e61f8">State</a>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    ((<a class="code" href="group___x_f1__module.html#ga5d74787dedbc4e11c1ab15bf487e61f8">State</a>) == <a class="code" href="_p_d_d___types_8h.html#ab3f067bf9b5f1a0bee256df53023a37f">PDD_DISABLE</a>) ? ( \</div><div class="line">      SPI_MCR_REG(PeripheralBase) |= \</div><div class="line">       SPI_MCR_DOZE_MASK) : ( \</div><div class="line">      SPI_MCR_REG(PeripheralBase) &amp;= \</div><div class="line">       (uint32_t)(~(uint32_t)SPI_MCR_DOZE_MASK)) \</div><div class="line">  )</div><div class="ttc" id="_p_d_d___types_8h_html_ab3f067bf9b5f1a0bee256df53023a37f"><div class="ttname"><a href="_p_d_d___types_8h.html#ab3f067bf9b5f1a0bee256df53023a37f">PDD_DISABLE</a></div><div class="ttdeci">#define PDD_DISABLE</div><div class="ttdef"><b>Definition:</b> PDD_Types.h:37</div></div>
<div class="ttc" id="group___x_f1__module_html_ga5d74787dedbc4e11c1ab15bf487e61f8"><div class="ttname"><a href="group___x_f1__module.html#ga5d74787dedbc4e11c1ab15bf487e61f8">State</a></div><div class="ttdeci">State</div><div class="ttdef"><b>Definition:</b> XF1.c:129</div></div>
</div><!-- fragment -->
<p>Enables or disables SPI device operation in doze mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
    <tr><td class="paramname">State</td><td>State Requested state in doze mode. This parameter is of "Global enumeration used for specifying general enable/disable states (PDD_DISABLE and PDD_ENABLE defined in <a class="el" href="_p_d_d___types_8h.html">PDD_Types.h</a>)" type. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a value of void type. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_MCR, SPI1_MCR, SPI2_MCR (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#a57c4a2da71b120a2499bd5a6936a3078">SPI_PDD_EnableModuleInDozeMode</a>(&lt;peripheral&gt;_BASE_PTR, <a class="code" href="_p_d_d___types_8h.html#ab3f067bf9b5f1a0bee256df53023a37f">PDD_DISABLE</a>);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="aa28689666843c7dd5c399295ba6af6bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa28689666843c7dd5c399295ba6af6bf">&#9670;&nbsp;</a></span>SPI_PDD_EnableOperateInWaitMode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_EnableOperateInWaitMode</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="group___x_f1__module.html#ga5d74787dedbc4e11c1ab15bf487e61f8">State</a>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    ((<a class="code" href="group___x_f1__module.html#ga5d74787dedbc4e11c1ab15bf487e61f8">State</a>) == <a class="code" href="_p_d_d___types_8h.html#ab3f067bf9b5f1a0bee256df53023a37f">PDD_DISABLE</a>) ? ( \</div><div class="line">      SPI_C2_REG(PeripheralBase) |= \</div><div class="line">       SPI_C2_SPISWAI_MASK) : ( \</div><div class="line">      <a class="code" href="group___s_p_i___register___accessor___macros.html#ga74470421e50ddfa892f20557aac775a0">SPI_C2_REG</a>(PeripheralBase) &amp;= \</div><div class="line">       (uint8_t)(~(uint8_t)<a class="code" href="group___s_p_i___register___masks.html#ga05643847feabba49c1e7e16044278d08">SPI_C2_SPISWAI_MASK</a>)) \</div><div class="line">  )</div><div class="ttc" id="_p_d_d___types_8h_html_ab3f067bf9b5f1a0bee256df53023a37f"><div class="ttname"><a href="_p_d_d___types_8h.html#ab3f067bf9b5f1a0bee256df53023a37f">PDD_DISABLE</a></div><div class="ttdeci">#define PDD_DISABLE</div><div class="ttdef"><b>Definition:</b> PDD_Types.h:37</div></div>
<div class="ttc" id="group___s_p_i___register___masks_html_ga05643847feabba49c1e7e16044278d08"><div class="ttname"><a href="group___s_p_i___register___masks.html#ga05643847feabba49c1e7e16044278d08">SPI_C2_SPISWAI_MASK</a></div><div class="ttdeci">#define SPI_C2_SPISWAI_MASK</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5699</div></div>
<div class="ttc" id="group___s_p_i___register___accessor___macros_html_ga74470421e50ddfa892f20557aac775a0"><div class="ttname"><a href="group___s_p_i___register___accessor___macros.html#ga74470421e50ddfa892f20557aac775a0">SPI_C2_REG</a></div><div class="ttdeci">#define SPI_C2_REG(base)</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5659</div></div>
<div class="ttc" id="group___x_f1__module_html_ga5d74787dedbc4e11c1ab15bf487e61f8"><div class="ttname"><a href="group___x_f1__module.html#ga5d74787dedbc4e11c1ab15bf487e61f8">State</a></div><div class="ttdeci">State</div><div class="ttdef"><b>Definition:</b> XF1.c:129</div></div>
</div><!-- fragment -->
<p>Enables/disables operate in wait mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
    <tr><td class="paramname">State</td><td>Requested state of device in wait mode. This parameter is of "Global enumeration used for specifying general enable/disable states
       (PDD_DISABLE and PDD_ENABLE defined in PDD_Types.h)" type. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a value of void type. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_C2, SPI1_C2 (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#aa28689666843c7dd5c399295ba6af6bf">SPI_PDD_EnableOperateInWaitMode</a>(&lt;peripheral&gt;_BASE_PTR, <a class="code" href="_p_d_d___types_8h.html#ab3f067bf9b5f1a0bee256df53023a37f">PDD_DISABLE</a>);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="a83b4a1bc5d0cd3284ce8254b830a7b49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83b4a1bc5d0cd3284ce8254b830a7b49">&#9670;&nbsp;</a></span>SPI_PDD_EnableOutputInBidirectionalMode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_EnableOutputInBidirectionalMode</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="group___x_f1__module.html#ga5d74787dedbc4e11c1ab15bf487e61f8">State</a>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    SPI_C2_REG(PeripheralBase) = \</div><div class="line">     (uint8_t)(( \</div><div class="line">      (uint8_t)(<a class="code" href="group___s_p_i___register___accessor___macros.html#ga74470421e50ddfa892f20557aac775a0">SPI_C2_REG</a>(PeripheralBase) &amp; (uint8_t)(~(uint8_t)<a class="code" href="group___s_p_i___register___masks.html#gab4fb07392c6e708f3950587b02109f2f">SPI_C2_BIDIROE_MASK</a>))) | ( \</div><div class="line">      (uint8_t)((uint8_t)(<a class="code" href="group___x_f1__module.html#ga5d74787dedbc4e11c1ab15bf487e61f8">State</a>) &lt;&lt; <a class="code" href="group___s_p_i___register___masks.html#ga228238321389e2344fa3c837fe55492e">SPI_C2_BIDIROE_SHIFT</a>))) \</div><div class="line">  )</div><div class="ttc" id="group___s_p_i___register___masks_html_gab4fb07392c6e708f3950587b02109f2f"><div class="ttname"><a href="group___s_p_i___register___masks.html#gab4fb07392c6e708f3950587b02109f2f">SPI_C2_BIDIROE_MASK</a></div><div class="ttdeci">#define SPI_C2_BIDIROE_MASK</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5703</div></div>
<div class="ttc" id="group___s_p_i___register___masks_html_ga228238321389e2344fa3c837fe55492e"><div class="ttname"><a href="group___s_p_i___register___masks.html#ga228238321389e2344fa3c837fe55492e">SPI_C2_BIDIROE_SHIFT</a></div><div class="ttdeci">#define SPI_C2_BIDIROE_SHIFT</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5704</div></div>
<div class="ttc" id="group___s_p_i___register___accessor___macros_html_ga74470421e50ddfa892f20557aac775a0"><div class="ttname"><a href="group___s_p_i___register___accessor___macros.html#ga74470421e50ddfa892f20557aac775a0">SPI_C2_REG</a></div><div class="ttdeci">#define SPI_C2_REG(base)</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5659</div></div>
<div class="ttc" id="group___x_f1__module_html_ga5d74787dedbc4e11c1ab15bf487e61f8"><div class="ttname"><a href="group___x_f1__module.html#ga5d74787dedbc4e11c1ab15bf487e61f8">State</a></div><div class="ttdeci">State</div><div class="ttdef"><b>Definition:</b> XF1.c:129</div></div>
</div><!-- fragment -->
<p>Enables/disables pin direction in a bidirectional mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
    <tr><td class="paramname">State</td><td>Requested state of output pin in bidirectional mode. This parameter is of "Global enumeration used for specifying general
       enable/disable states (PDD_DISABLE and PDD_ENABLE defined in PDD_Types.h)" type. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a value of void type. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_C2, SPI1_C2 (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#a83b4a1bc5d0cd3284ce8254b830a7b49">SPI_PDD_EnableOutputInBidirectionalMode</a>(&lt;peripheral&gt;_BASE_PTR,</div><div class="line"><a class="code" href="_p_d_d___types_8h.html#ab3f067bf9b5f1a0bee256df53023a37f">PDD_DISABLE</a>);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="ac1030d85478f3e37efdf44d3a27de460"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1030d85478f3e37efdf44d3a27de460">&#9670;&nbsp;</a></span>SPI_PDD_EnableReceiveDma</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_EnableReceiveDma</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="group___x_f1__module.html#ga5d74787dedbc4e11c1ab15bf487e61f8">State</a>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    SPI_C2_REG(PeripheralBase) = \</div><div class="line">     (uint8_t)(( \</div><div class="line">      (uint8_t)(<a class="code" href="group___s_p_i___register___accessor___macros.html#ga74470421e50ddfa892f20557aac775a0">SPI_C2_REG</a>(PeripheralBase) &amp; (uint8_t)(~(uint8_t)<a class="code" href="group___s_p_i___register___masks.html#gab50dca40cbee0b9359dd2f27fa0920da">SPI_C2_RXDMAE_MASK</a>))) | ( \</div><div class="line">      (uint8_t)((uint8_t)(<a class="code" href="group___x_f1__module.html#ga5d74787dedbc4e11c1ab15bf487e61f8">State</a>) &lt;&lt; <a class="code" href="group___s_p_i___register___masks.html#ga5460ff43cfcee3211e76bb6ef2321563">SPI_C2_RXDMAE_SHIFT</a>))) \</div><div class="line">  )</div><div class="ttc" id="group___s_p_i___register___masks_html_gab50dca40cbee0b9359dd2f27fa0920da"><div class="ttname"><a href="group___s_p_i___register___masks.html#gab50dca40cbee0b9359dd2f27fa0920da">SPI_C2_RXDMAE_MASK</a></div><div class="ttdeci">#define SPI_C2_RXDMAE_MASK</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5701</div></div>
<div class="ttc" id="group___s_p_i___register___accessor___macros_html_ga74470421e50ddfa892f20557aac775a0"><div class="ttname"><a href="group___s_p_i___register___accessor___macros.html#ga74470421e50ddfa892f20557aac775a0">SPI_C2_REG</a></div><div class="ttdeci">#define SPI_C2_REG(base)</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5659</div></div>
<div class="ttc" id="group___s_p_i___register___masks_html_ga5460ff43cfcee3211e76bb6ef2321563"><div class="ttname"><a href="group___s_p_i___register___masks.html#ga5460ff43cfcee3211e76bb6ef2321563">SPI_C2_RXDMAE_SHIFT</a></div><div class="ttdeci">#define SPI_C2_RXDMAE_SHIFT</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5702</div></div>
<div class="ttc" id="group___x_f1__module_html_ga5d74787dedbc4e11c1ab15bf487e61f8"><div class="ttname"><a href="group___x_f1__module.html#ga5d74787dedbc4e11c1ab15bf487e61f8">State</a></div><div class="ttdeci">State</div><div class="ttdef"><b>Definition:</b> XF1.c:129</div></div>
</div><!-- fragment -->
<p>Enables/disables a receive DMA request. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
    <tr><td class="paramname">State</td><td>Requested state of receive DMA request. This parameter is of "Global enumeration used for specifying general enable/disable states
       (PDD_DISABLE and PDD_ENABLE defined in PDD_Types.h)" type. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a value of void type. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_C2, SPI1_C2 (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#ac1030d85478f3e37efdf44d3a27de460">SPI_PDD_EnableReceiveDma</a>(&lt;peripheral&gt;_BASE_PTR, <a class="code" href="_p_d_d___types_8h.html#ab3f067bf9b5f1a0bee256df53023a37f">PDD_DISABLE</a>);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="af7b6b92d63bc23aa0e1e29d99d5343cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7b6b92d63bc23aa0e1e29d99d5343cf">&#9670;&nbsp;</a></span>SPI_PDD_EnableRxFIFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_EnableRxFIFO</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="group___x_f1__module.html#ga5d74787dedbc4e11c1ab15bf487e61f8">State</a>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    ((<a class="code" href="group___x_f1__module.html#ga5d74787dedbc4e11c1ab15bf487e61f8">State</a>) == <a class="code" href="_p_d_d___types_8h.html#ab3f067bf9b5f1a0bee256df53023a37f">PDD_DISABLE</a>) ? ( \</div><div class="line">      SPI_MCR_REG(PeripheralBase) |= \</div><div class="line">       SPI_MCR_DIS_RXF_MASK) : ( \</div><div class="line">      SPI_MCR_REG(PeripheralBase) &amp;= \</div><div class="line">       (uint32_t)(~(uint32_t)SPI_MCR_DIS_RXF_MASK)) \</div><div class="line">  )</div><div class="ttc" id="_p_d_d___types_8h_html_ab3f067bf9b5f1a0bee256df53023a37f"><div class="ttname"><a href="_p_d_d___types_8h.html#ab3f067bf9b5f1a0bee256df53023a37f">PDD_DISABLE</a></div><div class="ttdeci">#define PDD_DISABLE</div><div class="ttdef"><b>Definition:</b> PDD_Types.h:37</div></div>
<div class="ttc" id="group___x_f1__module_html_ga5d74787dedbc4e11c1ab15bf487e61f8"><div class="ttname"><a href="group___x_f1__module.html#ga5d74787dedbc4e11c1ab15bf487e61f8">State</a></div><div class="ttdeci">State</div><div class="ttdef"><b>Definition:</b> XF1.c:129</div></div>
</div><!-- fragment -->
<p>Enables or disables receive FIFO. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
    <tr><td class="paramname">State</td><td>Requested state of receive FIFO. This parameter is of "Global enumeration used for specifying general enable/disable states (PDD_DISABLE and PDD_ENABLE defined in <a class="el" href="_p_d_d___types_8h.html">PDD_Types.h</a>)" type. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a value of void type. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_MCR, SPI1_MCR, SPI2_MCR (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#af7b6b92d63bc23aa0e1e29d99d5343cf">SPI_PDD_EnableRxFIFO</a>(&lt;peripheral&gt;_BASE_PTR, <a class="code" href="_p_d_d___types_8h.html#ab3f067bf9b5f1a0bee256df53023a37f">PDD_DISABLE</a>);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="aa4f121ee94623b2f9b81dc5e6b7e138d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4f121ee94623b2f9b81dc5e6b7e138d">&#9670;&nbsp;</a></span>SPI_PDD_EnableRxFifoOverflowOverwrite</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_EnableRxFifoOverflowOverwrite</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="group___x_f1__module.html#ga5d74787dedbc4e11c1ab15bf487e61f8">State</a>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    SPI_MCR_REG(PeripheralBase) = \</div><div class="line">     (uint32_t)(( \</div><div class="line">      (uint32_t)(SPI_MCR_REG(PeripheralBase) &amp; (uint32_t)(~(uint32_t)SPI_MCR_ROOE_MASK))) | ( \</div><div class="line">      (uint32_t)((uint32_t)(<a class="code" href="group___x_f1__module.html#ga5d74787dedbc4e11c1ab15bf487e61f8">State</a>) &lt;&lt; SPI_MCR_ROOE_SHIFT))) \</div><div class="line">  )</div><div class="ttc" id="group___x_f1__module_html_ga5d74787dedbc4e11c1ab15bf487e61f8"><div class="ttname"><a href="group___x_f1__module.html#ga5d74787dedbc4e11c1ab15bf487e61f8">State</a></div><div class="ttdeci">State</div><div class="ttdef"><b>Definition:</b> XF1.c:129</div></div>
</div><!-- fragment -->
<p>Configures SPI module to ignore the incoming serial data or overwrite existing data if the receive FIFO is full and new data is received. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
    <tr><td class="paramname">State</td><td>State Requested state of receive FIFO. This parameter is of "Global enumeration used for specifying general enable/disable states
       (PDD_DISABLE and PDD_ENABLE defined in PDD_Types.h)" type. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a value of void type. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_MCR, SPI1_MCR, SPI2_MCR (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#aa4f121ee94623b2f9b81dc5e6b7e138d">SPI_PDD_EnableRxFifoOverflowOverwrite</a>(&lt;peripheral&gt;_BASE_PTR,</div><div class="line"><a class="code" href="_p_d_d___types_8h.html#ab3f067bf9b5f1a0bee256df53023a37f">PDD_DISABLE</a>);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="ab01cf9f325057272a56461d719b77ec1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab01cf9f325057272a56461d719b77ec1">&#9670;&nbsp;</a></span>SPI_PDD_EnableTransfersInDebugMode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_EnableTransfersInDebugMode</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="group___x_f1__module.html#ga5d74787dedbc4e11c1ab15bf487e61f8">State</a>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    ((<a class="code" href="group___x_f1__module.html#ga5d74787dedbc4e11c1ab15bf487e61f8">State</a>) == <a class="code" href="_p_d_d___types_8h.html#ab3f067bf9b5f1a0bee256df53023a37f">PDD_DISABLE</a>) ? ( \</div><div class="line">      SPI_MCR_REG(PeripheralBase) |= \</div><div class="line">       SPI_MCR_FRZ_MASK) : ( \</div><div class="line">      SPI_MCR_REG(PeripheralBase) &amp;= \</div><div class="line">       (uint32_t)(~(uint32_t)SPI_MCR_FRZ_MASK)) \</div><div class="line">  )</div><div class="ttc" id="_p_d_d___types_8h_html_ab3f067bf9b5f1a0bee256df53023a37f"><div class="ttname"><a href="_p_d_d___types_8h.html#ab3f067bf9b5f1a0bee256df53023a37f">PDD_DISABLE</a></div><div class="ttdeci">#define PDD_DISABLE</div><div class="ttdef"><b>Definition:</b> PDD_Types.h:37</div></div>
<div class="ttc" id="group___x_f1__module_html_ga5d74787dedbc4e11c1ab15bf487e61f8"><div class="ttname"><a href="group___x_f1__module.html#ga5d74787dedbc4e11c1ab15bf487e61f8">State</a></div><div class="ttdeci">State</div><div class="ttdef"><b>Definition:</b> XF1.c:129</div></div>
</div><!-- fragment -->
<p>Enables or disables serial transfers in debug mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
    <tr><td class="paramname">State</td><td>State Requested state in debug mode. This parameter is of "Global enumeration used for specifying general enable/disable states
       (PDD_DISABLE and PDD_ENABLE defined in PDD_Types.h)" type. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a value of void type. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_MCR, SPI1_MCR, SPI2_MCR (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#ab01cf9f325057272a56461d719b77ec1">SPI_PDD_EnableTransfersInDebugMode</a>(&lt;peripheral&gt;_BASE_PTR, <a class="code" href="_p_d_d___types_8h.html#ab3f067bf9b5f1a0bee256df53023a37f">PDD_DISABLE</a>);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="adb47985e005bfcf8950308c9e1209fe5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb47985e005bfcf8950308c9e1209fe5">&#9670;&nbsp;</a></span>SPI_PDD_EnableTransmitDma</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_EnableTransmitDma</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="group___x_f1__module.html#ga5d74787dedbc4e11c1ab15bf487e61f8">State</a>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    SPI_C2_REG(PeripheralBase) = \</div><div class="line">     (uint8_t)(( \</div><div class="line">      (uint8_t)(<a class="code" href="group___s_p_i___register___accessor___macros.html#ga74470421e50ddfa892f20557aac775a0">SPI_C2_REG</a>(PeripheralBase) &amp; (uint8_t)(~(uint8_t)<a class="code" href="group___s_p_i___register___masks.html#ga847c4ae3f2f0aed59df609ca39afb483">SPI_C2_TXDMAE_MASK</a>))) | ( \</div><div class="line">      (uint8_t)((uint8_t)(<a class="code" href="group___x_f1__module.html#ga5d74787dedbc4e11c1ab15bf487e61f8">State</a>) &lt;&lt; <a class="code" href="group___s_p_i___register___masks.html#gaf1162ea05678ca446ca23d5e7ae0bc1f">SPI_C2_TXDMAE_SHIFT</a>))) \</div><div class="line">  )</div><div class="ttc" id="group___s_p_i___register___masks_html_gaf1162ea05678ca446ca23d5e7ae0bc1f"><div class="ttname"><a href="group___s_p_i___register___masks.html#gaf1162ea05678ca446ca23d5e7ae0bc1f">SPI_C2_TXDMAE_SHIFT</a></div><div class="ttdeci">#define SPI_C2_TXDMAE_SHIFT</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5708</div></div>
<div class="ttc" id="group___s_p_i___register___accessor___macros_html_ga74470421e50ddfa892f20557aac775a0"><div class="ttname"><a href="group___s_p_i___register___accessor___macros.html#ga74470421e50ddfa892f20557aac775a0">SPI_C2_REG</a></div><div class="ttdeci">#define SPI_C2_REG(base)</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5659</div></div>
<div class="ttc" id="group___s_p_i___register___masks_html_ga847c4ae3f2f0aed59df609ca39afb483"><div class="ttname"><a href="group___s_p_i___register___masks.html#ga847c4ae3f2f0aed59df609ca39afb483">SPI_C2_TXDMAE_MASK</a></div><div class="ttdeci">#define SPI_C2_TXDMAE_MASK</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5707</div></div>
<div class="ttc" id="group___x_f1__module_html_ga5d74787dedbc4e11c1ab15bf487e61f8"><div class="ttname"><a href="group___x_f1__module.html#ga5d74787dedbc4e11c1ab15bf487e61f8">State</a></div><div class="ttdeci">State</div><div class="ttdef"><b>Definition:</b> XF1.c:129</div></div>
</div><!-- fragment -->
<p>Enables/disables a transmit DMA request. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
    <tr><td class="paramname">State</td><td>Requested state of transmit DMA request. This parameter is of "Global enumeration used for specifying general enable/disable states
       (PDD_DISABLE and PDD_ENABLE defined in PDD_Types.h)" type. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a value of void type. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_C2, SPI1_C2 (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#adb47985e005bfcf8950308c9e1209fe5">SPI_PDD_EnableTransmitDma</a>(&lt;peripheral&gt;_BASE_PTR, <a class="code" href="_p_d_d___types_8h.html#ab3f067bf9b5f1a0bee256df53023a37f">PDD_DISABLE</a>);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="a9296ea119a2f3d1cf203fac60e5568f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9296ea119a2f3d1cf203fac60e5568f1">&#9670;&nbsp;</a></span>SPI_PDD_EnableTxFIFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_EnableTxFIFO</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="group___x_f1__module.html#ga5d74787dedbc4e11c1ab15bf487e61f8">State</a>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    ((<a class="code" href="group___x_f1__module.html#ga5d74787dedbc4e11c1ab15bf487e61f8">State</a>) == <a class="code" href="_p_d_d___types_8h.html#ab3f067bf9b5f1a0bee256df53023a37f">PDD_DISABLE</a>) ? ( \</div><div class="line">      SPI_MCR_REG(PeripheralBase) |= \</div><div class="line">       SPI_MCR_DIS_TXF_MASK) : ( \</div><div class="line">      SPI_MCR_REG(PeripheralBase) &amp;= \</div><div class="line">       (uint32_t)(~(uint32_t)SPI_MCR_DIS_TXF_MASK)) \</div><div class="line">  )</div><div class="ttc" id="_p_d_d___types_8h_html_ab3f067bf9b5f1a0bee256df53023a37f"><div class="ttname"><a href="_p_d_d___types_8h.html#ab3f067bf9b5f1a0bee256df53023a37f">PDD_DISABLE</a></div><div class="ttdeci">#define PDD_DISABLE</div><div class="ttdef"><b>Definition:</b> PDD_Types.h:37</div></div>
<div class="ttc" id="group___x_f1__module_html_ga5d74787dedbc4e11c1ab15bf487e61f8"><div class="ttname"><a href="group___x_f1__module.html#ga5d74787dedbc4e11c1ab15bf487e61f8">State</a></div><div class="ttdeci">State</div><div class="ttdef"><b>Definition:</b> XF1.c:129</div></div>
</div><!-- fragment -->
<p>Enables or disables transmit FIFO. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
    <tr><td class="paramname">State</td><td>Requested state of transmit FIFO. This parameter is of "Global enumeration used for specifying general enable/disable states (PDD_DISABLE and PDD_ENABLE defined in <a class="el" href="_p_d_d___types_8h.html">PDD_Types.h</a>)" type. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a value of void type. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_MCR, SPI1_MCR, SPI2_MCR (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#a9296ea119a2f3d1cf203fac60e5568f1">SPI_PDD_EnableTxFIFO</a>(&lt;peripheral&gt;_BASE_PTR, <a class="code" href="_p_d_d___types_8h.html#ab3f067bf9b5f1a0bee256df53023a37f">PDD_DISABLE</a>);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="a3f12568a6f54b49f11da272ebf7bba8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f12568a6f54b49f11da272ebf7bba8c">&#9670;&nbsp;</a></span>SPI_PDD_FIRST_EDGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_FIRST_EDGE&#160;&#160;&#160;0U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>First edge on SCK occurs at the middle of the first cycle of a data transfer </p>

</div>
</div>
<a id="a37864918c4cb95a006f0f0dc124b3f20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37864918c4cb95a006f0f0dc124b3f20">&#9670;&nbsp;</a></span>SPI_PDD_GetCommandFIFOCounter</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_GetCommandFIFOCounter</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    (uint8_t)(( \</div><div class="line">     (uint32_t)(SPI_SREX_REG(PeripheralBase) &amp; SPI_SREX_CMDCTR_MASK)) &gt;&gt; ( \</div><div class="line">     SPI_SREX_CMDCTR_SHIFT)) \</div><div class="line">  )</div></div><!-- fragment -->
<p>Returns the number of entries in the CMD FIFO. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a 5-bit value. The value is cast to "uint8_t". </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_SREX. </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line">uint8_t result = <a class="code" href="_s_p_i___p_d_d_8h.html#a37864918c4cb95a006f0f0dc124b3f20">SPI_PDD_GetCommandFIFOCounter</a>(&lt;peripheral&gt;_BASE_PTR);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="a248f08d646cd1fc1b8942cc322ac9086"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a248f08d646cd1fc1b8942cc322ac9086">&#9670;&nbsp;</a></span>SPI_PDD_GetCommandNextPointer</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_GetCommandNextPointer</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    (uint8_t)(SPI_SREX_REG(PeripheralBase) &amp; SPI_SREX_CMDNXTPTR_MASK) \</div><div class="line">  )</div></div><!-- fragment -->
<p>Returns the command next pointer - indicates which CMD FIFO Entry is used during the next transfer. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a 4-bit value. The value is cast to "uint8_t". </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_SREX. </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line">uint8_t result = <a class="code" href="_s_p_i___p_d_d_8h.html#a248f08d646cd1fc1b8942cc322ac9086">SPI_PDD_GetCommandNextPointer</a>(&lt;peripheral&gt;_BASE_PTR);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="a0d24ec4a6692c1f1f9ea2b720e97808f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d24ec4a6692c1f1f9ea2b720e97808f">&#9670;&nbsp;</a></span>SPI_PDD_GetInterruptFlags</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_GetInterruptFlags</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    (uint32_t)(( \</div><div class="line">     SPI_SR_REG(PeripheralBase)) &amp; ( \</div><div class="line">     (uint32_t)(( \</div><div class="line">      SPI_SR_TCF_MASK) | (( \</div><div class="line">      SPI_SR_EOQF_MASK) | (( \</div><div class="line">      SPI_SR_TFUF_MASK) | (( \</div><div class="line">      SPI_SR_TFFF_MASK) | (( \</div><div class="line">      SPI_SR_RFOF_MASK) | ( \</div><div class="line">      SPI_SR_RFDF_MASK)))))))) \</div><div class="line">  )</div></div><!-- fragment -->
<p>Returns interrupt flags. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Use constants from group "Interrupt/DMA masks" for processing return value. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_SR, SPI1_SR, SPI2_SR (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line">uint32_t result = <a class="code" href="_s_p_i___p_d_d_8h.html#a0d24ec4a6692c1f1f9ea2b720e97808f">SPI_PDD_GetInterruptFlags</a>(&lt;peripheral&gt;_BASE_PTR);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="a8e191674167c3e347853ed3149db350f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e191674167c3e347853ed3149db350f">&#9670;&nbsp;</a></span>SPI_PDD_GetRxFIFOCounter</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_GetRxFIFOCounter</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">      (uint8_t)(( \</div><div class="line">       (uint32_t)(SPI_SR_REG(PeripheralBase) &amp; SPI_SR_RXCTR_MASK)) &gt;&gt; ( \</div><div class="line">       SPI_SR_RXCTR_SHIFT)) \</div><div class="line">    )</div></div><!-- fragment -->
<p>Returns receive FIFO counter. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a 4-bit value. The value is cast to "uint8_t". </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_SR, SPI1_SR, SPI2_SR, SPI0_SREX (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line">uint8_t result = <a class="code" href="_s_p_i___p_d_d_8h.html#a8e191674167c3e347853ed3149db350f">SPI_PDD_GetRxFIFOCounter</a>(&lt;peripheral&gt;_BASE_PTR);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="a8ac90deb8f444b661116369cc76b6744"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ac90deb8f444b661116369cc76b6744">&#9670;&nbsp;</a></span>SPI_PDD_GetRxFIFOData</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_GetRxFIFOData</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    (uint32_t)(((uint32_t *)&amp;SPI_RXFR0_REG(PeripheralBase))[Index]) \</div><div class="line">  )</div></div><!-- fragment -->
<p>Returns the content of the receive FIFO register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
    <tr><td class="paramname">Index</td><td>Receive FIFO register index. This parameter is of index type. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a 32-bit value. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_RXFR0, SPI1_RXFR0, SPI2_RXFR0 (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line">uint32_t result = <a class="code" href="_s_p_i___p_d_d_8h.html#a8ac90deb8f444b661116369cc76b6744">SPI_PDD_GetRxFIFOData</a>(&lt;peripheral&gt;_BASE_PTR,</div><div class="line">periphID);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="a95db47daa23f48839eda74e8f75243b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95db47daa23f48839eda74e8f75243b9">&#9670;&nbsp;</a></span>SPI_PDD_GetRxNextPointer</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_GetRxNextPointer</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    (uint8_t)(SPI_SR_REG(PeripheralBase) &amp; SPI_SR_POPNXTPTR_MASK) \</div><div class="line">  )</div></div><!-- fragment -->
<p>Returns pointer to RX FIFO entry which is transmitted during the next transfer. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a 4-bit value. The value is cast to "uint8_t". </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_SR, SPI1_SR, SPI2_SR (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line">uint8_t result = <a class="code" href="_s_p_i___p_d_d_8h.html#a95db47daa23f48839eda74e8f75243b9">SPI_PDD_GetRxNextPointer</a>(&lt;peripheral&gt;_BASE_PTR);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="a4a4bfed8c1c3a822a69bb1ef32b218d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a4bfed8c1c3a822a69bb1ef32b218d1">&#9670;&nbsp;</a></span>SPI_PDD_GetTransferCounter</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_GetTransferCounter</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    (uint16_t)(( \</div><div class="line">     (uint32_t)(SPI_TCR_REG(PeripheralBase) &amp; SPI_TCR_SPI_TCNT_MASK)) &gt;&gt; ( \</div><div class="line">     SPI_TCR_SPI_TCNT_SHIFT)) \</div><div class="line">  )</div></div><!-- fragment -->
<p>Returns transfer counter. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a 16-bit value. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_TCR, SPI1_TCR, SPI2_TCR (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line">uint16_t result = <a class="code" href="_s_p_i___p_d_d_8h.html#a4a4bfed8c1c3a822a69bb1ef32b218d1">SPI_PDD_GetTransferCounter</a>(&lt;peripheral&gt;_BASE_PTR);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="abf338b8369689fbeaf3056b32ad63387"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf338b8369689fbeaf3056b32ad63387">&#9670;&nbsp;</a></span>SPI_PDD_GetTxFIFOCommand</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_GetTxFIFOCommand</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    (uint16_t)(((uint32_t *)&amp;SPI_TXFR0_REG(PeripheralBase))[Index] &gt;&gt; 16) \</div><div class="line">  )</div></div><!-- fragment -->
<p>Returns the transfer attributes for the SPI data (intended for master mode). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
    <tr><td class="paramname">Index</td><td>Transmit FIFO register index. This parameter is of index type. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a 16-bit value. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_TXFR0, SPI1_TXFR0, SPI2_TXFR0 (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line">uint16_t result = <a class="code" href="_s_p_i___p_d_d_8h.html#abf338b8369689fbeaf3056b32ad63387">SPI_PDD_GetTxFIFOCommand</a>(&lt;peripheral&gt;_BASE_PTR,</div><div class="line">periphID);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="aeca6063121e15f38e7d85990e452100f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeca6063121e15f38e7d85990e452100f">&#9670;&nbsp;</a></span>SPI_PDD_GetTxFIFOCounter</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_GetTxFIFOCounter</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">      (uint8_t)(( \</div><div class="line">       (uint32_t)(SPI_SR_REG(PeripheralBase) &amp; SPI_SR_TXCTR_MASK)) &gt;&gt; ( \</div><div class="line">       SPI_SR_TXCTR_SHIFT)) \</div><div class="line">    )</div></div><!-- fragment -->
<p>Returns transmit FIFO counter. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a 4-bit value. The value is cast to "uint8_t". </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_SR, SPI1_SR, SPI2_SR, SPI0_SREX (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line">uint8_t result = <a class="code" href="_s_p_i___p_d_d_8h.html#aeca6063121e15f38e7d85990e452100f">SPI_PDD_GetTxFIFOCounter</a>(&lt;peripheral&gt;_BASE_PTR);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="a7b6fe9c9190c588271d2adae9910329f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b6fe9c9190c588271d2adae9910329f">&#9670;&nbsp;</a></span>SPI_PDD_GetTxFIFOData</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_GetTxFIFOData</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    (uint16_t)(((uint32_t *)&amp;SPI_TXFR0_REG(PeripheralBase))[Index]) \</div><div class="line">  )</div></div><!-- fragment -->
<p>Returns he SPI data to be shifted out. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
    <tr><td class="paramname">Index</td><td>Transmit FIFO register index. This parameter is of index type. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a 16-bit value. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_TXFR0, SPI1_TXFR0, SPI2_TXFR0 (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line">uint16_t result = <a class="code" href="_s_p_i___p_d_d_8h.html#a7b6fe9c9190c588271d2adae9910329f">SPI_PDD_GetTxFIFOData</a>(&lt;peripheral&gt;_BASE_PTR,</div><div class="line">periphID);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="ae1809281da7f58a9e1a0332c316fa1d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1809281da7f58a9e1a0332c316fa1d6">&#9670;&nbsp;</a></span>SPI_PDD_GetTxNextPointer</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_GetTxNextPointer</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    (uint8_t)(( \</div><div class="line">     (uint32_t)(SPI_SR_REG(PeripheralBase) &amp; SPI_SR_TXNXTPTR_MASK)) &gt;&gt; ( \</div><div class="line">     SPI_SR_TXNXTPTR_SHIFT)) \</div><div class="line">  )</div></div><!-- fragment -->
<p>Returns pointer to TX FIFO entry which is transmitted during the next transfer. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a 4-bit value. The value is cast to "uint8_t". </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_SR, SPI1_SR, SPI2_SR (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line">uint8_t result = <a class="code" href="_s_p_i___p_d_d_8h.html#ae1809281da7f58a9e1a0332c316fa1d6">SPI_PDD_GetTxNextPointer</a>(&lt;peripheral&gt;_BASE_PTR);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="a7486f42c98431db7a0c4b67f7e17dd56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7486f42c98431db7a0c4b67f7e17dd56">&#9670;&nbsp;</a></span>SPI_PDD_GetTxRxActiveFlag</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_GetTxRxActiveFlag</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    (uint32_t)(SPI_SR_REG(PeripheralBase) &amp; SPI_SR_TXRXS_MASK) \</div><div class="line">  )</div></div><!-- fragment -->
<p>Returns Tx/Rx active flag. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a 32-bit value. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_SR, SPI1_SR, SPI2_SR (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line">uint32_t result = <a class="code" href="_s_p_i___p_d_d_8h.html#a7486f42c98431db7a0c4b67f7e17dd56">SPI_PDD_GetTxRxActiveFlag</a>(&lt;peripheral&gt;_BASE_PTR);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="ab5059234a56837c9d4cf3a141be81a60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5059234a56837c9d4cf3a141be81a60">&#9670;&nbsp;</a></span>SPI_PDD_GetWordLength</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_GetWordLength</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    (uint8_t)(<a class="code" href="group___s_p_i___register___accessor___macros.html#ga74470421e50ddfa892f20557aac775a0">SPI_C2_REG</a>(PeripheralBase) &amp; SPI_C2_SPIMODE_MASK) \</div><div class="line">  )</div><div class="ttc" id="group___s_p_i___register___accessor___macros_html_ga74470421e50ddfa892f20557aac775a0"><div class="ttname"><a href="group___s_p_i___register___accessor___macros.html#ga74470421e50ddfa892f20557aac775a0">SPI_C2_REG</a></div><div class="ttdeci">#define SPI_C2_REG(base)</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5659</div></div>
</div><!-- fragment -->
<p>Returns the current data word length. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a value of "SPI data length constants (for SetWordLength,
        GetWordLength macro)." type. The value is cast to "uint8_t". </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_C2, SPI1_C2 (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line">uint8_t result = <a class="code" href="_s_p_i___p_d_d_8h.html#ab5059234a56837c9d4cf3a141be81a60">SPI_PDD_GetWordLength</a>(&lt;peripheral&gt;_BASE_PTR);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="ad1f16f0184f2b4b4c199e0a5dfb8773f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1f16f0184f2b4b4c199e0a5dfb8773f">&#9670;&nbsp;</a></span>SPI_PDD_LSB_FIRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_LSB_FIRST&#160;&#160;&#160;0x1000000U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data transfers start with least significant bit </p>

</div>
</div>
<a id="a72bc92e8a5f9a5ba7254c3dc9bb1c4a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72bc92e8a5f9a5ba7254c3dc9bb1c4a4">&#9670;&nbsp;</a></span>SPI_PDD_MASTER_FAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_MASTER_FAULT&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___masks.html#gae3b092b4e35b25cabf209f60637cb1f8">SPI_S_MODF_MASK</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Master mode fault flag. </p>

</div>
</div>
<a id="a5166831518a607b0fa641b09c3cfe85e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5166831518a607b0fa641b09c3cfe85e">&#9670;&nbsp;</a></span>SPI_PDD_MASTER_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_MASTER_MODE&#160;&#160;&#160;0x1U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Master mode. </p>

</div>
</div>
<a id="a81c17103ec7a96d49cf4ce7572db50de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81c17103ec7a96d49cf4ce7572db50de">&#9670;&nbsp;</a></span>SPI_PDD_MATCH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_MATCH&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___masks.html#gac6198d0ae23c413b2635a31550272d63">SPI_S_SPMF_MASK</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI match flag. </p>

</div>
</div>
<a id="a1b108b5b5e6e8ffaf51b823321fb168c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b108b5b5e6e8ffaf51b823321fb168c">&#9670;&nbsp;</a></span>SPI_PDD_MSB_FIRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_MSB_FIRST&#160;&#160;&#160;0U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data transfers start with most significant bit </p>

</div>
</div>
<a id="a223fc06486c578eb0f1782f2a482ac66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a223fc06486c578eb0f1782f2a482ac66">&#9670;&nbsp;</a></span>SPI_PDD_NO_DMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_NO_DMA&#160;&#160;&#160;0U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>None DMA or interrupt request selection. </p>

</div>
</div>
<a id="a9bbea4726c349006c31c56aa4e331c29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bbea4726c349006c31c56aa4e331c29">&#9670;&nbsp;</a></span>SPI_PDD_PCS_TO_SCK_DELAY_SCALER_1024</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_PCS_TO_SCK_DELAY_SCALER_1024&#160;&#160;&#160;0x9U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCS to SCK delay scaler value is 1024. </p>

</div>
</div>
<a id="ab84dc9cb40818e9f29eef87222edf2eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab84dc9cb40818e9f29eef87222edf2eb">&#9670;&nbsp;</a></span>SPI_PDD_PCS_TO_SCK_DELAY_SCALER_128</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_PCS_TO_SCK_DELAY_SCALER_128&#160;&#160;&#160;0x6U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCS to SCK delay scaler value is 128. </p>

</div>
</div>
<a id="a06b8a7518a4386f24be6d2ab9328f2ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06b8a7518a4386f24be6d2ab9328f2ee">&#9670;&nbsp;</a></span>SPI_PDD_PCS_TO_SCK_DELAY_SCALER_16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_PCS_TO_SCK_DELAY_SCALER_16&#160;&#160;&#160;0x3U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCS to SCK delay scaler value is 16. </p>

</div>
</div>
<a id="a1e5b8575a448e9d9be869408776f3844"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e5b8575a448e9d9be869408776f3844">&#9670;&nbsp;</a></span>SPI_PDD_PCS_TO_SCK_DELAY_SCALER_16384</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_PCS_TO_SCK_DELAY_SCALER_16384&#160;&#160;&#160;0xDU</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCS to SCK delay scaler value is 16384. </p>

</div>
</div>
<a id="a8cc078caf0b59195c3622bf3e4ee3bee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cc078caf0b59195c3622bf3e4ee3bee">&#9670;&nbsp;</a></span>SPI_PDD_PCS_TO_SCK_DELAY_SCALER_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_PCS_TO_SCK_DELAY_SCALER_2&#160;&#160;&#160;0U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCS to SCK delay scaler value is 2. </p>

</div>
</div>
<a id="a782a7ad07717c48bdb05fe118d3c5a88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a782a7ad07717c48bdb05fe118d3c5a88">&#9670;&nbsp;</a></span>SPI_PDD_PCS_TO_SCK_DELAY_SCALER_2048</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_PCS_TO_SCK_DELAY_SCALER_2048&#160;&#160;&#160;0xAU</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCS to SCK delay scaler value is 2048. </p>

</div>
</div>
<a id="ad1cae9d1a8afa5fe10407aecada34405"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1cae9d1a8afa5fe10407aecada34405">&#9670;&nbsp;</a></span>SPI_PDD_PCS_TO_SCK_DELAY_SCALER_256</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_PCS_TO_SCK_DELAY_SCALER_256&#160;&#160;&#160;0x7U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCS to SCK delay scaler value is 256. </p>

</div>
</div>
<a id="a1ecc8be22c48bf0ddf9a20cd3649fbbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ecc8be22c48bf0ddf9a20cd3649fbbf">&#9670;&nbsp;</a></span>SPI_PDD_PCS_TO_SCK_DELAY_SCALER_32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_PCS_TO_SCK_DELAY_SCALER_32&#160;&#160;&#160;0x4U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCS to SCK delay scaler value is 32. </p>

</div>
</div>
<a id="a9733233ef1e99a0fbd4af706352b8237"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9733233ef1e99a0fbd4af706352b8237">&#9670;&nbsp;</a></span>SPI_PDD_PCS_TO_SCK_DELAY_SCALER_32768</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_PCS_TO_SCK_DELAY_SCALER_32768&#160;&#160;&#160;0xEU</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCS to SCK delay scaler value is 32768. </p>

</div>
</div>
<a id="a8ac4a37137477000c601402a5cbfc895"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ac4a37137477000c601402a5cbfc895">&#9670;&nbsp;</a></span>SPI_PDD_PCS_TO_SCK_DELAY_SCALER_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_PCS_TO_SCK_DELAY_SCALER_4&#160;&#160;&#160;0x1U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCS to SCK delay scaler value is 4. </p>

</div>
</div>
<a id="a86c5de9bd97d32c3cdbbaa5a1ea756a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86c5de9bd97d32c3cdbbaa5a1ea756a4">&#9670;&nbsp;</a></span>SPI_PDD_PCS_TO_SCK_DELAY_SCALER_4096</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_PCS_TO_SCK_DELAY_SCALER_4096&#160;&#160;&#160;0xBU</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCS to SCK delay scaler value is 4096. </p>

</div>
</div>
<a id="a1419c44a35b2bea782e2114609c34786"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1419c44a35b2bea782e2114609c34786">&#9670;&nbsp;</a></span>SPI_PDD_PCS_TO_SCK_DELAY_SCALER_512</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_PCS_TO_SCK_DELAY_SCALER_512&#160;&#160;&#160;0x8U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCS to SCK delay scaler value is 512. </p>

</div>
</div>
<a id="ad5375fb5628522507d9b4a376f008f82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5375fb5628522507d9b4a376f008f82">&#9670;&nbsp;</a></span>SPI_PDD_PCS_TO_SCK_DELAY_SCALER_64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_PCS_TO_SCK_DELAY_SCALER_64&#160;&#160;&#160;0x5U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCS to SCK delay scaler value is 64. </p>

</div>
</div>
<a id="aa2cc1dda90fe037c58eaff3a026e442e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2cc1dda90fe037c58eaff3a026e442e">&#9670;&nbsp;</a></span>SPI_PDD_PCS_TO_SCK_DELAY_SCALER_65535</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_PCS_TO_SCK_DELAY_SCALER_65535&#160;&#160;&#160;0xFU</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCS to SCK delay scaler value is 65535. </p>

</div>
</div>
<a id="a3fef411b94f0b0b1cf29e869e1a01296"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fef411b94f0b0b1cf29e869e1a01296">&#9670;&nbsp;</a></span>SPI_PDD_PCS_TO_SCK_DELAY_SCALER_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_PCS_TO_SCK_DELAY_SCALER_8&#160;&#160;&#160;0x2U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCS to SCK delay scaler value is 8. </p>

</div>
</div>
<a id="aa4cf6824431874a8dfe9149941da65e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4cf6824431874a8dfe9149941da65e2">&#9670;&nbsp;</a></span>SPI_PDD_PCS_TO_SCK_DELAY_SCALER_8192</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_PCS_TO_SCK_DELAY_SCALER_8192&#160;&#160;&#160;0xCU</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCS to SCK delay scaler value is 8192. </p>

</div>
</div>
<a id="a6dfd4ff80e67c94749ba083c96fcba7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6dfd4ff80e67c94749ba083c96fcba7d">&#9670;&nbsp;</a></span>SPI_PDD_PCS_TO_SCK_PRESCALER_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_PCS_TO_SCK_PRESCALER_1&#160;&#160;&#160;0U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCS to SCK Prescaler value is 1. </p>

</div>
</div>
<a id="aecb00aedb787174d573444df9cd1ee53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecb00aedb787174d573444df9cd1ee53">&#9670;&nbsp;</a></span>SPI_PDD_PCS_TO_SCK_PRESCALER_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_PCS_TO_SCK_PRESCALER_3&#160;&#160;&#160;0x1U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCS to SCK Prescaler value is 3. </p>

</div>
</div>
<a id="a2e049b362112cad0f7e1b2e9dc1c63ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e049b362112cad0f7e1b2e9dc1c63ab">&#9670;&nbsp;</a></span>SPI_PDD_PCS_TO_SCK_PRESCALER_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_PCS_TO_SCK_PRESCALER_5&#160;&#160;&#160;0x2U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCS to SCK Prescaler value is 5. </p>

</div>
</div>
<a id="a43a45d2327ffa2e11089041f2c5a6593"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43a45d2327ffa2e11089041f2c5a6593">&#9670;&nbsp;</a></span>SPI_PDD_PCS_TO_SCK_PRESCALER_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_PCS_TO_SCK_PRESCALER_7&#160;&#160;&#160;0x3U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCS to SCK Prescaler value is 7. </p>

</div>
</div>
<a id="a1d394259875dcfc1504bd03aefd85d84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d394259875dcfc1504bd03aefd85d84">&#9670;&nbsp;</a></span>SPI_PDD_QUEUE_FINISHED_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_QUEUE_FINISHED_INT&#160;&#160;&#160;SPI_SR_EOQF_MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Queue finished interrupt mask. </p>

</div>
</div>
<a id="ad58c09ce6d0fdba7fa3a46750d386ca7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad58c09ce6d0fdba7fa3a46750d386ca7">&#9670;&nbsp;</a></span>SPI_PDD_READ_FIFO_EMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_READ_FIFO_EMPTY&#160;&#160;&#160;SPI_S_RFIFOEF_MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI read FIFO empty flag. </p>

</div>
</div>
<a id="ab1c622e0a2fa5bc30646e167146ba59f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1c622e0a2fa5bc30646e167146ba59f">&#9670;&nbsp;</a></span>SPI_PDD_ReadBaudRateReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_ReadBaudRateReg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    SPI_BR_REG(PeripheralBase) \</div><div class="line">  )</div></div><!-- fragment -->
<p>Reads baud rate register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a 8-bit value. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_BR, SPI1_BR (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line">uint8_t result = <a class="code" href="_s_p_i___p_d_d_8h.html#ab1c622e0a2fa5bc30646e167146ba59f">SPI_PDD_ReadBaudRateReg</a>(&lt;peripheral&gt;_BASE_PTR);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="a660b9cc4173977d9f733672761cd02eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a660b9cc4173977d9f733672761cd02eb">&#9670;&nbsp;</a></span>SPI_PDD_ReadClearInterruptReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_ReadClearInterruptReg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    SPI_CI_REG(PeripheralBase) \</div><div class="line">  )</div></div><!-- fragment -->
<p>Reads clear interrupt register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a 8-bit value. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI1_CI. </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line">uint8_t result = <a class="code" href="_s_p_i___p_d_d_8h.html#a660b9cc4173977d9f733672761cd02eb">SPI_PDD_ReadClearInterruptReg</a>(&lt;peripheral&gt;_BASE_PTR);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="a5d201e4d7c8eae973fd923f9eb8cb871"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d201e4d7c8eae973fd923f9eb8cb871">&#9670;&nbsp;</a></span>SPI_PDD_ReadControl1Reg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_ReadControl1Reg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    SPI_C1_REG(PeripheralBase) \</div><div class="line">  )</div></div><!-- fragment -->
<p>Reads control 1 register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a 8-bit value. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_C1, SPI1_C1 (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line">uint8_t result = <a class="code" href="_s_p_i___p_d_d_8h.html#a5d201e4d7c8eae973fd923f9eb8cb871">SPI_PDD_ReadControl1Reg</a>(&lt;peripheral&gt;_BASE_PTR);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="a8255b5bc968ddc04c359196285c74213"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8255b5bc968ddc04c359196285c74213">&#9670;&nbsp;</a></span>SPI_PDD_ReadControl2Reg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_ReadControl2Reg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    SPI_C2_REG(PeripheralBase) \</div><div class="line">  )</div></div><!-- fragment -->
<p>Reads control 2 register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a 8-bit value. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_C2, SPI1_C2 (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line">uint8_t result = <a class="code" href="_s_p_i___p_d_d_8h.html#a8255b5bc968ddc04c359196285c74213">SPI_PDD_ReadControl2Reg</a>(&lt;peripheral&gt;_BASE_PTR);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="a949e7a08c1cd7193da1b8c9dc3905f93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a949e7a08c1cd7193da1b8c9dc3905f93">&#9670;&nbsp;</a></span>SPI_PDD_ReadControl3Reg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_ReadControl3Reg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    SPI_C3_REG(PeripheralBase) \</div><div class="line">  )</div></div><!-- fragment -->
<p>Reads control 3 register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a 8-bit value. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI1_C3. </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line">uint8_t result = <a class="code" href="_s_p_i___p_d_d_8h.html#a949e7a08c1cd7193da1b8c9dc3905f93">SPI_PDD_ReadControl3Reg</a>(&lt;peripheral&gt;_BASE_PTR);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="a9be274e99335327b73401521e3c8ce38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9be274e99335327b73401521e3c8ce38">&#9670;&nbsp;</a></span>SPI_PDD_ReadData16bit</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_ReadData16bit</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    (uint16_t)(( \</div><div class="line">     SPI_DL_REG(PeripheralBase)) | ( \</div><div class="line">     (uint16_t)((uint16_t)SPI_DH_REG(PeripheralBase) &lt;&lt; 8U))) \</div><div class="line">  )</div></div><!-- fragment -->
<p>Returns the 16 bit value of the data registers. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a 16-bit value. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_DL, SPI0_DH, SPI1_DL, SPI1_DH (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line">uint16_t result = <a class="code" href="_s_p_i___p_d_d_8h.html#a9be274e99335327b73401521e3c8ce38">SPI_PDD_ReadData16bit</a>(&lt;peripheral&gt;_BASE_PTR);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="a0fe43b9cb1475484988178a03e453cee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fe43b9cb1475484988178a03e453cee">&#9670;&nbsp;</a></span>SPI_PDD_ReadData16bits</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_ReadData16bits</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    (uint16_t)SPI_POPR_REG(PeripheralBase) \</div><div class="line">  )</div></div><!-- fragment -->
<p>Returns the 16 bits value of the data registers. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a 16-bit value. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_POPR, SPI1_POPR, SPI2_POPR (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line">uint16_t result = <a class="code" href="_s_p_i___p_d_d_8h.html#a0fe43b9cb1475484988178a03e453cee">SPI_PDD_ReadData16bits</a>(&lt;peripheral&gt;_BASE_PTR);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="a373fe437bfffb4861b3ea186f8780c4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a373fe437bfffb4861b3ea186f8780c4d">&#9670;&nbsp;</a></span>SPI_PDD_ReadData8bit</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_ReadData8bit</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">      SPI_D_REG(PeripheralBase) \</div><div class="line">    )</div></div><!-- fragment -->
<p>Returns the content of the 8 bit data register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a 8-bit value. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_D, SPI1_D, SPI0_DL, SPI1_DL (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line">uint8_t result = <a class="code" href="_s_p_i___p_d_d_8h.html#a373fe437bfffb4861b3ea186f8780c4d">SPI_PDD_ReadData8bit</a>(&lt;peripheral&gt;_BASE_PTR);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="a27490320687b42d67bb9c7e4376e4599"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27490320687b42d67bb9c7e4376e4599">&#9670;&nbsp;</a></span>SPI_PDD_ReadData8bits</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_ReadData8bits</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    (uint8_t)SPI_POPR_REG(PeripheralBase) \</div><div class="line">  )</div></div><!-- fragment -->
<p>Returns the 8 bits value of the data registers. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a 8-bit value. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_POPR, SPI1_POPR, SPI2_POPR (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line">uint8_t result = <a class="code" href="_s_p_i___p_d_d_8h.html#a27490320687b42d67bb9c7e4376e4599">SPI_PDD_ReadData8bits</a>(&lt;peripheral&gt;_BASE_PTR);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="a95a7752fcf0cd2882d1a276a73e48e59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95a7752fcf0cd2882d1a276a73e48e59">&#9670;&nbsp;</a></span>SPI_PDD_ReadDataHighReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_ReadDataHighReg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    SPI_DH_REG(PeripheralBase) \</div><div class="line">  )</div></div><!-- fragment -->
<p>Reads data high register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a 8-bit value. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_DH, SPI1_DH (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line">uint8_t result = <a class="code" href="_s_p_i___p_d_d_8h.html#a95a7752fcf0cd2882d1a276a73e48e59">SPI_PDD_ReadDataHighReg</a>(&lt;peripheral&gt;_BASE_PTR);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="a8438477bad6c310dfdfd88f5faaf5d04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8438477bad6c310dfdfd88f5faaf5d04">&#9670;&nbsp;</a></span>SPI_PDD_ReadDataLowReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_ReadDataLowReg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">      SPI_D_REG(PeripheralBase) \</div><div class="line">    )</div></div><!-- fragment -->
<p>Reads data low register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a 8-bit value. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_D, SPI1_D, SPI0_DL, SPI1_DL (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line">uint8_t result = <a class="code" href="_s_p_i___p_d_d_8h.html#a8438477bad6c310dfdfd88f5faaf5d04">SPI_PDD_ReadDataLowReg</a>(&lt;peripheral&gt;_BASE_PTR);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="a412359139fbd956b7149243f3657aa38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a412359139fbd956b7149243f3657aa38">&#9670;&nbsp;</a></span>SPI_PDD_ReadDmaInterruptEnableReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_ReadDmaInterruptEnableReg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    SPI_RSER_REG(PeripheralBase) \</div><div class="line">  )</div></div><!-- fragment -->
<p>Returns the content of the DMA interrupt enable register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a 32-bit value. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_RSER, SPI1_RSER, SPI2_RSER (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line">uint32_t result =</div><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#a412359139fbd956b7149243f3657aa38">SPI_PDD_ReadDmaInterruptEnableReg</a>(&lt;peripheral&gt;_BASE_PTR);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="a6e334cc949fd470ee1154efc9cd3f015"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e334cc949fd470ee1154efc9cd3f015">&#9670;&nbsp;</a></span>SPI_PDD_ReadExtendedStatusReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_ReadExtendedStatusReg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    SPI_SREX_REG(PeripheralBase) \</div><div class="line">  )</div></div><!-- fragment -->
<p>Reads extended status register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a 32-bit value. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_SREX. </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line">uint32_t result = <a class="code" href="_s_p_i___p_d_d_8h.html#a6e334cc949fd470ee1154efc9cd3f015">SPI_PDD_ReadExtendedStatusReg</a>(&lt;peripheral&gt;_BASE_PTR);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="ab094d8c4dc681a46d4d7b8c064cc2df5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab094d8c4dc681a46d4d7b8c064cc2df5">&#9670;&nbsp;</a></span>SPI_PDD_ReadFifoStatusReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_ReadFifoStatusReg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    SPI_CI_REG(PeripheralBase) \</div><div class="line">  )</div></div><!-- fragment -->
<p>Returns the value of the FIFO status register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Use constants from group "Status flags constants (for ReadStatusReg,
        GetInterruptFlags, ClearInterruptFlags macros)." for processing return value. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI1_CI. </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line">uint8_t result = <a class="code" href="_s_p_i___p_d_d_8h.html#ab094d8c4dc681a46d4d7b8c064cc2df5">SPI_PDD_ReadFifoStatusReg</a>(&lt;peripheral&gt;_BASE_PTR);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="abc679f5e832391dd45498ee35cdbd987"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc679f5e832391dd45498ee35cdbd987">&#9670;&nbsp;</a></span>SPI_PDD_ReadMasterClockTransferAttributeReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_ReadMasterClockTransferAttributeReg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    SPI_CTAR_REG(PeripheralBase,(Index)) \</div><div class="line">  )</div></div><!-- fragment -->
<p>Returns the content of the Clock transfer attribute register for master mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
    <tr><td class="paramname">Index</td><td>Attribute index. This parameter is of index type. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a 32-bit value. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: CTAR[Index]. </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line">uint32_t result =</div><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#abc679f5e832391dd45498ee35cdbd987">SPI_PDD_ReadMasterClockTransferAttributeReg</a>(&lt;peripheral&gt;_BASE_PTR, periphID);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="af34d34d858ab29c8327dfaefdf515ebf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af34d34d858ab29c8327dfaefdf515ebf">&#9670;&nbsp;</a></span>SPI_PDD_ReadMatchHighReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_ReadMatchHighReg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    SPI_MH_REG(PeripheralBase) \</div><div class="line">  )</div></div><!-- fragment -->
<p>Reads match high register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a 8-bit value. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_MH, SPI1_MH (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line">uint8_t result = <a class="code" href="_s_p_i___p_d_d_8h.html#af34d34d858ab29c8327dfaefdf515ebf">SPI_PDD_ReadMatchHighReg</a>(&lt;peripheral&gt;_BASE_PTR);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="a0e30e9a460cd416f481577c24a13fc14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e30e9a460cd416f481577c24a13fc14">&#9670;&nbsp;</a></span>SPI_PDD_ReadMatchLowReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_ReadMatchLowReg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">      SPI_M_REG(PeripheralBase) \</div><div class="line">    )</div></div><!-- fragment -->
<p>Reads match low register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a 8-bit value. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_M, SPI1_M, SPI0_ML, SPI1_ML (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line">uint8_t result = <a class="code" href="_s_p_i___p_d_d_8h.html#a0e30e9a460cd416f481577c24a13fc14">SPI_PDD_ReadMatchLowReg</a>(&lt;peripheral&gt;_BASE_PTR);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="a989eb103ae7ee3ebf992a6ca46e480c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a989eb103ae7ee3ebf992a6ca46e480c1">&#9670;&nbsp;</a></span>SPI_PDD_ReadModuleConfigurationReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_ReadModuleConfigurationReg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    SPI_MCR_REG(PeripheralBase) \</div><div class="line">  )</div></div><!-- fragment -->
<p>Returns the content of the Module configuration register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a 32-bit value. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_MCR, SPI1_MCR, SPI2_MCR (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line">uint32_t result =</div><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#a989eb103ae7ee3ebf992a6ca46e480c1">SPI_PDD_ReadModuleConfigurationReg</a>(&lt;peripheral&gt;_BASE_PTR);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="ab9726469de41febb70db0c026314f8d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9726469de41febb70db0c026314f8d6">&#9670;&nbsp;</a></span>SPI_PDD_ReadPopRxFIFOReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_ReadPopRxFIFOReg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    SPI_POPR_REG(PeripheralBase) \</div><div class="line">  )</div></div><!-- fragment -->
<p>Returns the content of the Pop Rx FIFO register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a 32-bit value. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_POPR, SPI1_POPR, SPI2_POPR (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line">uint32_t result = <a class="code" href="_s_p_i___p_d_d_8h.html#ab9726469de41febb70db0c026314f8d6">SPI_PDD_ReadPopRxFIFOReg</a>(&lt;peripheral&gt;_BASE_PTR);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="abd217259ea703ee150ef90ca0c964af0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd217259ea703ee150ef90ca0c964af0">&#9670;&nbsp;</a></span>SPI_PDD_ReadRxFIFOReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_ReadRxFIFOReg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    (uint32_t)(((uint32_t *)&amp;SPI_RXFR0_REG(PeripheralBase))[Index]) \</div><div class="line">  )</div></div><!-- fragment -->
<p>Returns the content of the receive FIFO register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
    <tr><td class="paramname">Index</td><td>Receive FIFO register index. This parameter is of index type. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a 32-bit value. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_RXFR0, SPI1_RXFR0, SPI2_RXFR0 (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line">uint32_t result = <a class="code" href="_s_p_i___p_d_d_8h.html#abd217259ea703ee150ef90ca0c964af0">SPI_PDD_ReadRxFIFOReg</a>(&lt;peripheral&gt;_BASE_PTR,</div><div class="line">periphID);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="a0e77f78eaa5f033cc99d0cdd8c464088"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e77f78eaa5f033cc99d0cdd8c464088">&#9670;&nbsp;</a></span>SPI_PDD_ReadSlaveClockTransferAttributeReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_ReadSlaveClockTransferAttributeReg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    SPI_CTAR_SLAVE_REG(PeripheralBase,(Index)) \</div><div class="line">  )</div></div><!-- fragment -->
<p>Returns the content of the Clock transfer attribute register for slave mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
    <tr><td class="paramname">Index</td><td>Attribute index. This parameter is of index type. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a 32-bit value. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: CTAR_SLAVE[Index]. </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line">uint32_t result =</div><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#a0e77f78eaa5f033cc99d0cdd8c464088">SPI_PDD_ReadSlaveClockTransferAttributeReg</a>(&lt;peripheral&gt;_BASE_PTR, periphID);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="a97ad9d054481b322a0ab7822db70ef94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97ad9d054481b322a0ab7822db70ef94">&#9670;&nbsp;</a></span>SPI_PDD_ReadStatusReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_ReadStatusReg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">      SPI_SR_REG(PeripheralBase) \</div><div class="line">    )</div></div><!-- fragment -->
<p>Returns the content of the Status register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a 32-bit value. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_SR, SPI1_SR, SPI2_SR, SPI0_S, SPI1_S (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line">uint32_t result = <a class="code" href="_s_p_i___p_d_d_8h.html#a97ad9d054481b322a0ab7822db70ef94">SPI_PDD_ReadStatusReg</a>(&lt;peripheral&gt;_BASE_PTR);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="aeb2fb4954a93797b386909764197ae58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb2fb4954a93797b386909764197ae58">&#9670;&nbsp;</a></span>SPI_PDD_ReadTransferCountReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_ReadTransferCountReg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    SPI_TCR_REG(PeripheralBase) \</div><div class="line">  )</div></div><!-- fragment -->
<p>Returns the content of the Transfer count register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a 32-bit value. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_TCR, SPI1_TCR, SPI2_TCR (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line">uint32_t result = <a class="code" href="_s_p_i___p_d_d_8h.html#aeb2fb4954a93797b386909764197ae58">SPI_PDD_ReadTransferCountReg</a>(&lt;peripheral&gt;_BASE_PTR);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="a9f898ef194abf5543db8879a306fed11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f898ef194abf5543db8879a306fed11">&#9670;&nbsp;</a></span>SPI_PDD_ReadTxFIFOReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_ReadTxFIFOReg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Index&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    (uint32_t)(((uint32_t *)&amp;SPI_TXFR0_REG(PeripheralBase))[Index]) \</div><div class="line">  )</div></div><!-- fragment -->
<p>Returns the content of the transmit FIFO register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
    <tr><td class="paramname">Index</td><td>Transmit FIFO register index. This parameter is of index type. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a 32-bit value. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_TXFR0, SPI1_TXFR0, SPI2_TXFR0 (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line">uint32_t result = <a class="code" href="_s_p_i___p_d_d_8h.html#a9f898ef194abf5543db8879a306fed11">SPI_PDD_ReadTxFIFOReg</a>(&lt;peripheral&gt;_BASE_PTR,</div><div class="line">periphID);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="a22b1fc0125710c14e65bbabe08e7e885"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22b1fc0125710c14e65bbabe08e7e885">&#9670;&nbsp;</a></span>SPI_PDD_RECEIVE_FIFO_FULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_RECEIVE_FIFO_FULL&#160;&#160;&#160;SPI_C3_RNFULLIEN_MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive FIFO nearly full mask. </p>

</div>
</div>
<a id="a5d3335a680230813f2497a05ac55d028"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d3335a680230813f2497a05ac55d028">&#9670;&nbsp;</a></span>SPI_PDD_RX_BUFFER_FULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_RX_BUFFER_FULL&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___masks.html#ga1cada84cbeaeb0de6e2c496da39da693">SPI_S_SPRF_MASK</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Read buffer or FIFO full flag. </p>

</div>
</div>
<a id="a0ec785b49d7edc8b0aab4af81f483add"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ec785b49d7edc8b0aab4af81f483add">&#9670;&nbsp;</a></span>SPI_PDD_RX_BUFFER_FULL_OR_FAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_RX_BUFFER_FULL_OR_FAULT&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___masks.html#gaaa0dbb3306041f89299298e64d7b7a58">SPI_C1_SPIE_MASK</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receiver buffer full and mode fault mask. </p>

</div>
</div>
<a id="aab48f69314feb0a3942fc696f02afa47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab48f69314feb0a3942fc696f02afa47">&#9670;&nbsp;</a></span>SPI_PDD_RX_FIFO_DRAIN_DMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_RX_FIFO_DRAIN_DMA&#160;&#160;&#160;SPI_RSER_RFDF_DIRS_MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive FIFO drain DMA or interrupt request select. </p>

</div>
</div>
<a id="a9d6c48be0193937b3c85af3b85bfc089"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d6c48be0193937b3c85af3b85bfc089">&#9670;&nbsp;</a></span>SPI_PDD_RX_FIFO_DRAIN_INT_DMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_RX_FIFO_DRAIN_INT_DMA&#160;&#160;&#160;SPI_SR_RFDF_MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive FIFO drain interrupt mask. </p>

</div>
</div>
<a id="aeb7fd91454ff8c7bb01c5c3a339da5a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb7fd91454ff8c7bb01c5c3a339da5a5">&#9670;&nbsp;</a></span>SPI_PDD_RX_FIFO_ERROR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_RX_FIFO_ERROR&#160;&#160;&#160;SPI_CI_RXFERR_MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive FIFO error flag. </p>

</div>
</div>
<a id="a0671fcdff27977704a6c4d878f942841"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0671fcdff27977704a6c4d878f942841">&#9670;&nbsp;</a></span>SPI_PDD_RX_FIFO_FULL_FLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_RX_FIFO_FULL_FLAG&#160;&#160;&#160;SPI_CI_SPRFCI_MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive FIFO full flag mask. </p>

</div>
</div>
<a id="a3daf90ffc94f21c2075b3dab2e47dd4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3daf90ffc94f21c2075b3dab2e47dd4d">&#9670;&nbsp;</a></span>SPI_PDD_RX_FIFO_NEARLY_FULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_RX_FIFO_NEARLY_FULL&#160;&#160;&#160;SPI_S_RNFULLF_MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive FIFO nearly full flag. </p>

</div>
</div>
<a id="a98e6e3291e05e683d4151f5235b50111"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98e6e3291e05e683d4151f5235b50111">&#9670;&nbsp;</a></span>SPI_PDD_RX_FIFO_NEARLY_FULL_FLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_RX_FIFO_NEARLY_FULL_FLAG&#160;&#160;&#160;SPI_CI_RNFULLFCI_MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive FIFO nearly full flag mask. </p>

</div>
</div>
<a id="af95cb25c2789067d4e2a9709d452cc44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af95cb25c2789067d4e2a9709d452cc44">&#9670;&nbsp;</a></span>SPI_PDD_RX_FIFO_OVERFLOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_RX_FIFO_OVERFLOW&#160;&#160;&#160;SPI_CI_RXFOF_MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive FIFO overflow flag. </p>

</div>
</div>
<a id="ab93de670642e71f6bd7edf47c64dc337"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab93de670642e71f6bd7edf47c64dc337">&#9670;&nbsp;</a></span>SPI_PDD_RX_FIFO_OVERFLOW_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_RX_FIFO_OVERFLOW_INT&#160;&#160;&#160;SPI_SR_RFOF_MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive FIFO overflow interrupt mask. </p>

</div>
</div>
<a id="a9c88906fe4d8b0d003abdffcd6154761"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c88906fe4d8b0d003abdffcd6154761">&#9670;&nbsp;</a></span>SPI_PDD_SECOND_EDGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_SECOND_EDGE&#160;&#160;&#160;0x2000000U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>First edge on SCK occurs at the start of the first cycle of a data transfer </p>

</div>
</div>
<a id="a74f84f969b72b67a25b06c1fd54726ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74f84f969b72b67a25b06c1fd54726ed">&#9670;&nbsp;</a></span>SPI_PDD_SelectDmasInterrupts</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_SelectDmasInterrupts</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Mask&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    SPI_RSER_REG(PeripheralBase) = \</div><div class="line">     (uint32_t)(( \</div><div class="line">      (uint32_t)(( \</div><div class="line">       SPI_RSER_REG(PeripheralBase)) &amp; ( \</div><div class="line">       (uint32_t)(~(uint32_t)(SPI_RSER_TFFF_DIRS_MASK | SPI_RSER_RFDF_DIRS_MASK))))) | ( \</div><div class="line">      (uint32_t)(Mask))) \</div><div class="line">  )</div></div><!-- fragment -->
<p>Selects DMA or interrupt for request defined by mask parameter. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
    <tr><td class="paramname">Mask</td><td>Mask of DMA/interrupt requests. Use constants from group "Request
       mask for DMA or interrupt selection". This parameter is 32 bits wide. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a value of void type. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_RSER, SPI1_RSER, SPI2_RSER (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#a74f84f969b72b67a25b06c1fd54726ed">SPI_PDD_SelectDmasInterrupts</a>(&lt;peripheral&gt;_BASE_PTR, <a class="code" href="_s_p_i___p_d_d_8h.html#a223fc06486c578eb0f1782f2a482ac66">SPI_PDD_NO_DMA</a>);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="a72a6456e7a414d8a171fd705fc909610"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72a6456e7a414d8a171fd705fc909610">&#9670;&nbsp;</a></span>SPI_PDD_SelectModuleConfiguration</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_SelectModuleConfiguration</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Configuration&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    SPI_MCR_REG(PeripheralBase) = \</div><div class="line">     (uint32_t)(( \</div><div class="line">      (uint32_t)(SPI_MCR_REG(PeripheralBase) &amp; (uint32_t)(~(uint32_t)SPI_MCR_DCONF_MASK))) | ( \</div><div class="line">      (uint32_t)((uint32_t)(Configuration) &lt;&lt; SPI_MCR_DCONF_SHIFT))) \</div><div class="line">  )</div></div><!-- fragment -->
<p>Selects among the different configurations of the module. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
    <tr><td class="paramname">Configuration</td><td>SPI polarity value. The user should use one from the enumerated values. This parameter is of "SPI clock polarity constants." type. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a value of void type. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_MCR, SPI1_MCR, SPI2_MCR (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#a72a6456e7a414d8a171fd705fc909610">SPI_PDD_SelectModuleConfiguration</a>(&lt;peripheral&gt;_BASE_PTR,</div><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#afbe77c62613cca67d2a0630f0be14534">SPI_PDD_SPI_MODE</a>);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="ac8cb23f828ac0b926b4c3ab483e1362d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8cb23f828ac0b926b4c3ab483e1362d">&#9670;&nbsp;</a></span>SPI_PDD_SelectSamplePoint</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_SelectSamplePoint</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Configuration&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    SPI_MCR_REG(PeripheralBase) = \</div><div class="line">     (uint32_t)(( \</div><div class="line">      (uint32_t)(SPI_MCR_REG(PeripheralBase) &amp; (uint32_t)(~(uint32_t)SPI_MCR_SMPL_PT_MASK))) | ( \</div><div class="line">      (uint32_t)(Configuration))) \</div><div class="line">  )</div></div><!-- fragment -->
<p>Sets the sample point. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
    <tr><td class="paramname">Configuration</td><td>SPI polarity value. The user should use one from the enumerated values. This parameter is of "SPI clock polarity constants." type. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a value of void type. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_MCR, SPI1_MCR, SPI2_MCR (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#ac8cb23f828ac0b926b4c3ab483e1362d">SPI_PDD_SelectSamplePoint</a>(&lt;peripheral&gt;_BASE_PTR,</div><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#a187cfd9616665c31691c9a394b7b7630">SPI_PDD_SPI_PDD_0_SYSTEM_CLK_BETWEEN_SCK_AND_SIN_SAMPLE</a>);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="a2c9d84d9f5fa06be8171e1147cd74cfb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c9d84d9f5fa06be8171e1147cd74cfb">&#9670;&nbsp;</a></span>SPI_PDD_SetAfterSckDelayPrescaler</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_SetAfterSckDelayPrescaler</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Index, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Value&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    SPI_CTAR_REG(PeripheralBase,(Index)) = \</div><div class="line">     (uint32_t)(( \</div><div class="line">      (uint32_t)(( \</div><div class="line">       SPI_CTAR_REG(PeripheralBase,(Index))) &amp; ( \</div><div class="line">       (uint32_t)(~(uint32_t)SPI_CTAR_PASC_MASK)))) | ( \</div><div class="line">      (uint32_t)((uint32_t)(Value) &lt;&lt; SPI_CTAR_PASC_SHIFT))) \</div><div class="line">  )</div></div><!-- fragment -->
<p>Sets the prescaler value for the delay between the last edge of SCK and the negation of PCS. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
    <tr><td class="paramname">Index</td><td>Attribute index. This parameter is of index type. </td></tr>
    <tr><td class="paramname">Value</td><td>PCS to SCK Delay prescaler value[0..3]. This parameter is a 2-bit value. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a value of void type. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: CTAR[Index]. </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#a2c9d84d9f5fa06be8171e1147cd74cfb">SPI_PDD_SetAfterSckDelayPrescaler</a>(&lt;peripheral&gt;_BASE_PTR, periphID, 1);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="a79ea2f7539e9e41c884c2f664bba46f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79ea2f7539e9e41c884c2f664bba46f9">&#9670;&nbsp;</a></span>SPI_PDD_SetAfterSckDelayScaler</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_SetAfterSckDelayScaler</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Index, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Value&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    SPI_CTAR_REG(PeripheralBase,(Index)) = \</div><div class="line">     (uint32_t)(( \</div><div class="line">      (uint32_t)(( \</div><div class="line">       SPI_CTAR_REG(PeripheralBase,(Index))) &amp; ( \</div><div class="line">       (uint32_t)(~(uint32_t)SPI_CTAR_ASC_MASK)))) | ( \</div><div class="line">      (uint32_t)((uint32_t)(Value) &lt;&lt; SPI_CTAR_ASC_SHIFT))) \</div><div class="line">  )</div></div><!-- fragment -->
<p>Selects the scaler value for the after SCK delay. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
    <tr><td class="paramname">Index</td><td>Attribute index. This parameter is of index type. </td></tr>
    <tr><td class="paramname">Value</td><td>Scaler value for the after SCK delay value[0..15]. This parameter is a 4-bit value. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a value of void type. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: CTAR[Index]. </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#a79ea2f7539e9e41c884c2f664bba46f9">SPI_PDD_SetAfterSckDelayScaler</a>(&lt;peripheral&gt;_BASE_PTR, periphID, 1);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="a18864cb50e2a55c74fb51bb40fdaad27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18864cb50e2a55c74fb51bb40fdaad27">&#9670;&nbsp;</a></span>SPI_PDD_SetBaudRateDivisor</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_SetBaudRateDivisor</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Divisor&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    SPI_BR_REG(PeripheralBase) = \</div><div class="line">     (uint8_t)(( \</div><div class="line">      (uint8_t)(<a class="code" href="group___s_p_i___register___accessor___macros.html#ga6cf6551cb2fa5b60d6dfbe7544ef7ec7">SPI_BR_REG</a>(PeripheralBase) &amp; (uint8_t)(~(uint8_t)<a class="code" href="group___s_p_i___register___masks.html#gaac7263560f1cc81f8f3fb6a7089d5c26">SPI_BR_SPR_MASK</a>))) | ( \</div><div class="line">      (uint8_t)(Divisor))) \</div><div class="line">  )</div><div class="ttc" id="group___s_p_i___register___masks_html_gaac7263560f1cc81f8f3fb6a7089d5c26"><div class="ttname"><a href="group___s_p_i___register___masks.html#gaac7263560f1cc81f8f3fb6a7089d5c26">SPI_BR_SPR_MASK</a></div><div class="ttdeci">#define SPI_BR_SPR_MASK</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5712</div></div>
<div class="ttc" id="group___s_p_i___register___accessor___macros_html_ga6cf6551cb2fa5b60d6dfbe7544ef7ec7"><div class="ttname"><a href="group___s_p_i___register___accessor___macros.html#ga6cf6551cb2fa5b60d6dfbe7544ef7ec7">SPI_BR_REG</a></div><div class="ttdeci">#define SPI_BR_REG(base)</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5660</div></div>
</div><!-- fragment -->
<p>Sets the SPI baud rate divisor. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
    <tr><td class="paramname">Divisor</td><td>Baud rate divisor value[0..15]. This parameter is a 4-bit value. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a value of void type. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_BR, SPI1_BR (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#a18864cb50e2a55c74fb51bb40fdaad27">SPI_PDD_SetBaudRateDivisor</a>(&lt;peripheral&gt;_BASE_PTR, 1);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="a36e1d6b834d122129e77247514ed5e97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36e1d6b834d122129e77247514ed5e97">&#9670;&nbsp;</a></span>SPI_PDD_SetBaudRatePrescaler</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_SetBaudRatePrescaler</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Index, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Value&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">      SPI_CTAR_REG(PeripheralBase,(Index)) = \</div><div class="line">       (uint32_t)(( \</div><div class="line">        (uint32_t)(( \</div><div class="line">         SPI_CTAR_REG(PeripheralBase,(Index))) &amp; ( \</div><div class="line">         (uint32_t)(~(uint32_t)SPI_CTAR_PBR_MASK)))) | ( \</div><div class="line">        (uint32_t)((uint32_t)(Value) &lt;&lt; SPI_CTAR_PBR_SHIFT))) \</div><div class="line">    )</div></div><!-- fragment -->
<p>Sets the prescaler value for the baud rate. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
    <tr><td class="paramname">Index</td><td>Attribute index. This parameter is of index type. </td></tr>
    <tr><td class="paramname">Value</td><td>Baud rate prescaler value[0..3]. This parameter is a 2-bit value. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a value of void type. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: CTAR[Index], SPI0_BR, SPI1_BR (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#a36e1d6b834d122129e77247514ed5e97">SPI_PDD_SetBaudRatePrescaler</a>(&lt;peripheral&gt;_BASE_PTR, periphID, 1);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="a9a0843007de3caac6cdacc962cc3629a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a0843007de3caac6cdacc962cc3629a">&#9670;&nbsp;</a></span>SPI_PDD_SetBaudRateScaler</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_SetBaudRateScaler</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Index, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Value&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    SPI_CTAR_REG(PeripheralBase,(Index)) = \</div><div class="line">     (uint32_t)(( \</div><div class="line">      (uint32_t)(( \</div><div class="line">       SPI_CTAR_REG(PeripheralBase,(Index))) &amp; ( \</div><div class="line">       (uint32_t)(~(uint32_t)SPI_CTAR_PBR_MASK)))) | ( \</div><div class="line">      (uint32_t)((uint32_t)(Value) &lt;&lt; SPI_CTAR_PBR_SHIFT))) \</div><div class="line">  )</div></div><!-- fragment -->
<p>Sets the scaler value for the baud rate. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
    <tr><td class="paramname">Index</td><td>Attribute index. This parameter is of index type. </td></tr>
    <tr><td class="paramname">Value</td><td>Baud rate prescaler value[0..3]. This parameter is a 2-bit value. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a value of void type. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: CTAR[Index]. </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#a9a0843007de3caac6cdacc962cc3629a">SPI_PDD_SetBaudRateScaler</a>(&lt;peripheral&gt;_BASE_PTR, periphID, 1);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="a5770fbee3601611d8066387d7238a7b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5770fbee3601611d8066387d7238a7b5">&#9670;&nbsp;</a></span>SPI_PDD_SetChipSelectInactiveStateMask</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_SetChipSelectInactiveStateMask</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">HighMask, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">LowMask&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">      SPI_MCR_REG(PeripheralBase) = \</div><div class="line">       (uint32_t)(( \</div><div class="line">        (uint32_t)(( \</div><div class="line">         SPI_MCR_REG(PeripheralBase)) &amp; ( \</div><div class="line">         (uint32_t)(~(uint32_t)((uint32_t)(LowMask) &lt;&lt; SPI_MCR_PCSIS_SHIFT))))) | ( \</div><div class="line">        (uint32_t)((uint32_t)(HighMask) &lt;&lt; SPI_MCR_PCSIS_SHIFT))) \</div><div class="line">    )</div></div><!-- fragment -->
<p>Determines the inactive state of PCSx specified by mask parameters. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
    <tr><td class="paramname">HighMask</td><td>Chip selects mask defining which inactive state of PCSx is high. Use constants from group "Chip select masks.". This parameter is 6 bits wide. </td></tr>
    <tr><td class="paramname">LowMask</td><td>Chip selects mask defining which inactive state of PCSx is low. Use constants from group "Chip select masks.". This parameter is 6 bits wide. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a value of void type. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_MCR, SPI1_MCR, SPI2_MCR (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#a5770fbee3601611d8066387d7238a7b5">SPI_PDD_SetChipSelectInactiveStateMask</a>(&lt;peripheral&gt;_BASE_PTR,</div><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#a483b43fb5f67a36826d5b71918a4b7de">SPI_PDD_CHIP_SELECT_0</a>, <a class="code" href="_s_p_i___p_d_d_8h.html#a483b43fb5f67a36826d5b71918a4b7de">SPI_PDD_CHIP_SELECT_0</a>);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="a00b5934eaf4cb5efc5818ed1da332243"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00b5934eaf4cb5efc5818ed1da332243">&#9670;&nbsp;</a></span>SPI_PDD_SetClockPhase</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_SetClockPhase</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Index, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Phase&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">      SPI_CTAR_REG(PeripheralBase,(Index)) = \</div><div class="line">       (uint32_t)(( \</div><div class="line">        (uint32_t)(( \</div><div class="line">         SPI_CTAR_REG(PeripheralBase,(Index))) &amp; ( \</div><div class="line">         (uint32_t)(~(uint32_t)SPI_CTAR_CPHA_MASK)))) | ( \</div><div class="line">        (uint32_t)(Phase))) \</div><div class="line">    )</div></div><!-- fragment -->
<p>Sets the SPI clock phase (intended for slave mode). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
    <tr><td class="paramname">Index</td><td>Attribute index. This parameter is of index type. </td></tr>
    <tr><td class="paramname">Phase</td><td>SPI phase value. The user should use one from the enumerated values. This parameter is of "SPI clock phase constants." type. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a value of void type. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: CTAR[Index], SPI0_C1, SPI1_C1 (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#a00b5934eaf4cb5efc5818ed1da332243">SPI_PDD_SetClockPhase</a>(&lt;peripheral&gt;_BASE_PTR, periphID,</div><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#a3f12568a6f54b49f11da272ebf7bba8c">SPI_PDD_FIRST_EDGE</a>);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="a73d4a163496d801095356b60bdecd9a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73d4a163496d801095356b60bdecd9a6">&#9670;&nbsp;</a></span>SPI_PDD_SetClockPolarity</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_SetClockPolarity</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Index, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Polarity&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">      SPI_CTAR_REG(PeripheralBase,(Index)) = \</div><div class="line">       (uint32_t)(( \</div><div class="line">        (uint32_t)(( \</div><div class="line">         SPI_CTAR_REG(PeripheralBase,(Index))) &amp; ( \</div><div class="line">         (uint32_t)(~(uint32_t)SPI_CTAR_CPOL_MASK)))) | ( \</div><div class="line">        (uint32_t)(Polarity))) \</div><div class="line">    )</div></div><!-- fragment -->
<p>Sets the SPI clock polarity (intended for slave mode). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
    <tr><td class="paramname">Index</td><td>Attribute index. This parameter is of index type. </td></tr>
    <tr><td class="paramname">Polarity</td><td>SPI polarity value. The user should use one from the enumerated values. This parameter is of "SPI clock polarity constants." type. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a value of void type. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: CTAR[Index], SPI0_C1, SPI1_C1 (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#a73d4a163496d801095356b60bdecd9a6">SPI_PDD_SetClockPolarity</a>(&lt;peripheral&gt;_BASE_PTR, periphID,</div><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#aed56284e9e24ccd66bea9122caeb01ff">SPI_PDD_ACTIVE_HIGH</a>);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="af09d717e3c3ee23581eb51bf75788a8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af09d717e3c3ee23581eb51bf75788a8a">&#9670;&nbsp;</a></span>SPI_PDD_SetDataFeatures</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_SetDataFeatures</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Mask&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    SPI_C1_REG(PeripheralBase) = \</div><div class="line">     (uint8_t)(( \</div><div class="line">      (uint8_t)(( \</div><div class="line">       <a class="code" href="group___s_p_i___register___accessor___macros.html#gaab10c0d68bf4bf1d9906c39b1ed053b1">SPI_C1_REG</a>(PeripheralBase)) &amp; ( \</div><div class="line">       (uint8_t)(~(uint8_t)(<a class="code" href="group___s_p_i___register___masks.html#ga45f4cb42020607c9ed927bf57cc0ee31">SPI_C1_LSBFE_MASK</a> | (<a class="code" href="group___s_p_i___register___masks.html#ga8f4bd038e37f3581231f26aafc33c7b1">SPI_C1_CPOL_MASK</a> | <a class="code" href="group___s_p_i___register___masks.html#gaaf85a831465f0f4f302657b32171f2e6">SPI_C1_CPHA_MASK</a>)))))) | ( \</div><div class="line">      (uint8_t)(Mask))) \</div><div class="line">  )</div><div class="ttc" id="group___s_p_i___register___accessor___macros_html_gaab10c0d68bf4bf1d9906c39b1ed053b1"><div class="ttname"><a href="group___s_p_i___register___accessor___macros.html#gaab10c0d68bf4bf1d9906c39b1ed053b1">SPI_C1_REG</a></div><div class="ttdeci">#define SPI_C1_REG(base)</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5658</div></div>
<div class="ttc" id="group___s_p_i___register___masks_html_gaaf85a831465f0f4f302657b32171f2e6"><div class="ttname"><a href="group___s_p_i___register___masks.html#gaaf85a831465f0f4f302657b32171f2e6">SPI_C1_CPHA_MASK</a></div><div class="ttdeci">#define SPI_C1_CPHA_MASK</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5684</div></div>
<div class="ttc" id="group___s_p_i___register___masks_html_ga45f4cb42020607c9ed927bf57cc0ee31"><div class="ttname"><a href="group___s_p_i___register___masks.html#ga45f4cb42020607c9ed927bf57cc0ee31">SPI_C1_LSBFE_MASK</a></div><div class="ttdeci">#define SPI_C1_LSBFE_MASK</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5680</div></div>
<div class="ttc" id="group___s_p_i___register___masks_html_ga8f4bd038e37f3581231f26aafc33c7b1"><div class="ttname"><a href="group___s_p_i___register___masks.html#ga8f4bd038e37f3581231f26aafc33c7b1">SPI_C1_CPOL_MASK</a></div><div class="ttdeci">#define SPI_C1_CPOL_MASK</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5686</div></div>
</div><!-- fragment -->
<p>Sets data transmission features(shift order, clock polarity and phase) defined by mask parameter. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
    <tr><td class="paramname">Mask</td><td>Mask of data features requests. This parameter is a 8-bit value. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a value of void type. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_C1, SPI1_C1 (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#af09d717e3c3ee23581eb51bf75788a8a">SPI_PDD_SetDataFeatures</a>(&lt;peripheral&gt;_BASE_PTR, 1);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="a0ca1e9b6d1f7de9304920de43f0dba11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ca1e9b6d1f7de9304920de43f0dba11">&#9670;&nbsp;</a></span>SPI_PDD_SetDataShiftOrder</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_SetDataShiftOrder</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Index, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Order&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">      SPI_CTAR_REG(PeripheralBase,(Index)) = \</div><div class="line">       (uint32_t)(( \</div><div class="line">        (uint32_t)(( \</div><div class="line">         SPI_CTAR_REG(PeripheralBase,(Index))) &amp; ( \</div><div class="line">         (uint32_t)(~(uint32_t)SPI_CTAR_LSBFE_MASK)))) | ( \</div><div class="line">        (uint32_t)(Order))) \</div><div class="line">    )</div></div><!-- fragment -->
<p>Sets the SPI data shift order. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
    <tr><td class="paramname">Index</td><td>Attribute index. This parameter is of index type. </td></tr>
    <tr><td class="paramname">Order</td><td>SPI data shift order value. The user should use one from the enumerated values. This parameter is of "SPI data shift order constants" type. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a value of void type. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: CTAR[Index], SPI0_C1, SPI1_C1 (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#a0ca1e9b6d1f7de9304920de43f0dba11">SPI_PDD_SetDataShiftOrder</a>(&lt;peripheral&gt;_BASE_PTR, periphID,</div><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#ad1f16f0184f2b4b4c199e0a5dfb8773f">SPI_PDD_LSB_FIRST</a>);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="a09ea181746b49dda5c84734c2cd0d9ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09ea181746b49dda5c84734c2cd0d9ff">&#9670;&nbsp;</a></span>SPI_PDD_SetDelayAfterTransferPrescaler</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_SetDelayAfterTransferPrescaler</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Index, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Value&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    SPI_CTAR_REG(PeripheralBase,(Index)) = \</div><div class="line">     (uint32_t)(( \</div><div class="line">      (uint32_t)(( \</div><div class="line">       SPI_CTAR_REG(PeripheralBase,(Index))) &amp; ( \</div><div class="line">       (uint32_t)(~(uint32_t)SPI_CTAR_PDT_MASK)))) | ( \</div><div class="line">      (uint32_t)((uint32_t)(Value) &lt;&lt; SPI_CTAR_PDT_SHIFT))) \</div><div class="line">  )</div></div><!-- fragment -->
<p>Sets the prescaler value for the delay between the negation of the PCS signal at the end of a frame and the assertion of PCS at the beginning of the next frame. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
    <tr><td class="paramname">Index</td><td>Attribute index. This parameter is of index type. </td></tr>
    <tr><td class="paramname">Value</td><td>Delay after Transfer prescaler value[0..3]. This parameter is a 2-bit value. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a value of void type. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: CTAR[Index]. </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#a09ea181746b49dda5c84734c2cd0d9ff">SPI_PDD_SetDelayAfterTransferPrescaler</a>(&lt;peripheral&gt;_BASE_PTR, periphID,</div><div class="line">1);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="a130e5fac94db2319b3e1a3846079efc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a130e5fac94db2319b3e1a3846079efc6">&#9670;&nbsp;</a></span>SPI_PDD_SetDelayAfterTransferScaler</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_SetDelayAfterTransferScaler</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Index, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Value&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    SPI_CTAR_REG(PeripheralBase,(Index)) = \</div><div class="line">     (uint32_t)(( \</div><div class="line">      (uint32_t)(SPI_CTAR_REG(PeripheralBase,(Index)) &amp; (uint32_t)(~(uint32_t)SPI_CTAR_DT_MASK))) | ( \</div><div class="line">      (uint32_t)((uint32_t)(Value) &lt;&lt; SPI_CTAR_DT_SHIFT))) \</div><div class="line">  )</div></div><!-- fragment -->
<p>Selects the delay after transfer scaler. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
    <tr><td class="paramname">Index</td><td>Attribute index. This parameter is of index type. </td></tr>
    <tr><td class="paramname">Value</td><td>Delay after transfer scaler value[0..15]. This parameter is a 4-bit value. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a value of void type. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: CTAR[Index]. </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#a130e5fac94db2319b3e1a3846079efc6">SPI_PDD_SetDelayAfterTransferScaler</a>(&lt;peripheral&gt;_BASE_PTR, periphID, 1);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="ad1222e26f8dcef9e5f8f311c30e1a428"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1222e26f8dcef9e5f8f311c30e1a428">&#9670;&nbsp;</a></span>SPI_PDD_SetMasterSlaveMode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_SetMasterSlaveMode</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Mode&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">      SPI_MCR_REG(PeripheralBase) = \</div><div class="line">       (uint32_t)(( \</div><div class="line">        (uint32_t)(SPI_MCR_REG(PeripheralBase) &amp; (uint32_t)(~(uint32_t)SPI_MCR_MSTR_MASK))) | ( \</div><div class="line">        (uint32_t)((uint32_t)(Mode) &lt;&lt; SPI_MCR_MSTR_SHIFT))) \</div><div class="line">    )</div></div><!-- fragment -->
<p>Select master or slave mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
    <tr><td class="paramname">Mode</td><td>Device mode. This parameter is of "SPI mode constants (for
       SetMasterSlaveMode)." type. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a value of void type. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_MCR, SPI1_MCR, SPI2_MCR, SPI0_C1, SPI1_C1 (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#ad1222e26f8dcef9e5f8f311c30e1a428">SPI_PDD_SetMasterSlaveMode</a>(&lt;peripheral&gt;_BASE_PTR, <a class="code" href="_s_p_i___p_d_d_8h.html#a5166831518a607b0fa641b09c3cfe85e">SPI_PDD_MASTER_MODE</a>);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="a0a8cf2da2bb08102596407bd4282cf04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a8cf2da2bb08102596407bd4282cf04">&#9670;&nbsp;</a></span>SPI_PDD_SetMatch16BitValue</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_SetMatch16BitValue</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Value&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    (SPI_ML_REG(PeripheralBase) = \</div><div class="line">     (uint8_t)(Value)), \</div><div class="line">    (SPI_MH_REG(PeripheralBase) = \</div><div class="line">     (uint8_t)((uint16_t)(Value) &gt;&gt; 8U)) \</div><div class="line">  )</div></div><!-- fragment -->
<p>Writes 16 bit match value to the match registers. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
    <tr><td class="paramname">Value</td><td>16 bit match value. This parameter is a 16-bit value. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a value of void type. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_ML, SPI0_MH, SPI1_ML, SPI1_MH (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#a0a8cf2da2bb08102596407bd4282cf04">SPI_PDD_SetMatch16BitValue</a>(&lt;peripheral&gt;_BASE_PTR, 1);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="a92a8ab0d4108373cbaf9ee3f7a0bceb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92a8ab0d4108373cbaf9ee3f7a0bceb9">&#9670;&nbsp;</a></span>SPI_PDD_SetMatch8BitValue</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_SetMatch8BitValue</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Value&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">      SPI_M_REG(PeripheralBase) = \</div><div class="line">       (uint8_t)(Value) \</div><div class="line">    )</div></div><!-- fragment -->
<p>Writes 8 bit match value to the match register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
    <tr><td class="paramname">Value</td><td>8 bit match value. This parameter is a 8-bit value. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a value of void type. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_M, SPI1_M, SPI0_ML, SPI1_ML (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#a92a8ab0d4108373cbaf9ee3f7a0bceb9">SPI_PDD_SetMatch8BitValue</a>(&lt;peripheral&gt;_BASE_PTR, 1);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="a84b6cec39ee5fdec07398a8d4549d90c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84b6cec39ee5fdec07398a8d4549d90c">&#9670;&nbsp;</a></span>SPI_PDD_SetPcsToSckDelayPrescaler</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_SetPcsToSckDelayPrescaler</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Index, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Value&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    SPI_CTAR_REG(PeripheralBase,(Index)) = \</div><div class="line">     (uint32_t)(( \</div><div class="line">      (uint32_t)(( \</div><div class="line">       SPI_CTAR_REG(PeripheralBase,(Index))) &amp; ( \</div><div class="line">       (uint32_t)(~(uint32_t)SPI_CTAR_PCSSCK_MASK)))) | ( \</div><div class="line">      (uint32_t)((uint32_t)(Value) &lt;&lt; SPI_CTAR_PCSSCK_SHIFT))) \</div><div class="line">  )</div></div><!-- fragment -->
<p>Sets PCS to SCK delay prescaler value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
    <tr><td class="paramname">Index</td><td>Attribute index. This parameter is of index type. </td></tr>
    <tr><td class="paramname">Value</td><td>PCS to SCK Delay Ppescaler value[0..3]. This parameter is a 2-bit value. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a value of void type. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: CTAR[Index]. </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#a84b6cec39ee5fdec07398a8d4549d90c">SPI_PDD_SetPcsToSckDelayPrescaler</a>(&lt;peripheral&gt;_BASE_PTR, periphID, 1);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="a0d0c1eafbdbaf984cf99743f026052cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d0c1eafbdbaf984cf99743f026052cf">&#9670;&nbsp;</a></span>SPI_PDD_SetPcsToSckDelayScaler</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_SetPcsToSckDelayScaler</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Index, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Value&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    SPI_CTAR_REG(PeripheralBase,(Index)) = \</div><div class="line">     (uint32_t)(( \</div><div class="line">      (uint32_t)(( \</div><div class="line">       SPI_CTAR_REG(PeripheralBase,(Index))) &amp; ( \</div><div class="line">       (uint32_t)(~(uint32_t)SPI_CTAR_CSSCK_MASK)))) | ( \</div><div class="line">      (uint32_t)((uint32_t)(Value) &lt;&lt; SPI_CTAR_CSSCK_SHIFT))) \</div><div class="line">  )</div></div><!-- fragment -->
<p>Sets the PCS to SCK delay scaler value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
    <tr><td class="paramname">Index</td><td>Attribute index. This parameter is of index type. </td></tr>
    <tr><td class="paramname">Value</td><td>PCS to SCK delay scaler value[0..15]. This parameter is a 4-bit value. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a value of void type. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: CTAR[Index]. </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#a0d0c1eafbdbaf984cf99743f026052cf">SPI_PDD_SetPcsToSckDelayScaler</a>(&lt;peripheral&gt;_BASE_PTR, periphID, 1);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="ad6a6da8d6d4a22c375fe7c5392c4aa7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6a6da8d6d4a22c375fe7c5392c4aa7d">&#9670;&nbsp;</a></span>SPI_PDD_SetRxFifoFullWatermark</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_SetRxFifoFullWatermark</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Value&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    SPI_C3_REG(PeripheralBase) = \</div><div class="line">     (uint8_t)(( \</div><div class="line">      (uint8_t)(SPI_C3_REG(PeripheralBase) &amp; (uint8_t)(~(uint8_t)SPI_C3_RNFULLF_MARK_MASK))) | ( \</div><div class="line">      (uint8_t)(Value))) \</div><div class="line">  )</div></div><!-- fragment -->
<p>Sets the value of receive FIFO nearly full watermark. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
    <tr><td class="paramname">Value</td><td>Receive FIFO nearly full watermark value. The user should use one from the enumerated values. This parameter is of "Receive FIFO nearly
       full watermark constants (for SetRxFifoFullWatermark macro)." type. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a value of void type. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI1_C3. </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#ad6a6da8d6d4a22c375fe7c5392c4aa7d">SPI_PDD_SetRxFifoFullWatermark</a>(&lt;peripheral&gt;_BASE_PTR,</div><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#a50c98560068ed0290846d33fb6e73652">SPI_PDD_32_BITS_OR_MORE</a>);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="aafa5d25125d215439781a956dd61baeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafa5d25125d215439781a956dd61baeb">&#9670;&nbsp;</a></span>SPI_PDD_SetSlaveSelectPinFunction</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_SetSlaveSelectPinFunction</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Function&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    ((Function) == <a class="code" href="_s_p_i___p_d_d_8h.html#ad2eb74857719236fb689bc14c047847d">SPI_PDD_SS_AS_GPIO</a>) ? ( \</div><div class="line">      (<a class="code" href="group___s_p_i___register___accessor___macros.html#gaab10c0d68bf4bf1d9906c39b1ed053b1">SPI_C1_REG</a>(PeripheralBase) &amp;= \</div><div class="line">       (uint8_t)(~(uint8_t)<a class="code" href="group___s_p_i___register___masks.html#ga18d4e12a34e268e98cf29ef47ff46e21">SPI_C1_SSOE_MASK</a>)), \</div><div class="line">      (<a class="code" href="group___s_p_i___register___accessor___macros.html#ga74470421e50ddfa892f20557aac775a0">SPI_C2_REG</a>(PeripheralBase) &amp;= \</div><div class="line">       (uint8_t)(~(uint8_t)<a class="code" href="group___s_p_i___register___masks.html#ga447f4723c0ee7499e14bea6cd0c8d3ac">SPI_C2_MODFEN_MASK</a>))) : ( \</div><div class="line">      ((Function) == <a class="code" href="_s_p_i___p_d_d_8h.html#a5c3d3248deb653b942cdb143008105ce">SPI_PDD_SS_FOR_FAULT_DETECT</a>) ? ( \</div><div class="line">       (<a class="code" href="group___s_p_i___register___accessor___macros.html#gaab10c0d68bf4bf1d9906c39b1ed053b1">SPI_C1_REG</a>(PeripheralBase) &amp;= \</div><div class="line">        (uint8_t)(~(uint8_t)<a class="code" href="group___s_p_i___register___masks.html#ga18d4e12a34e268e98cf29ef47ff46e21">SPI_C1_SSOE_MASK</a>)), \</div><div class="line">       (<a class="code" href="group___s_p_i___register___accessor___macros.html#ga74470421e50ddfa892f20557aac775a0">SPI_C2_REG</a>(PeripheralBase) |= \</div><div class="line">        SPI_C2_MODFEN_MASK)) : ( \</div><div class="line">       (<a class="code" href="group___s_p_i___register___accessor___macros.html#gaab10c0d68bf4bf1d9906c39b1ed053b1">SPI_C1_REG</a>(PeripheralBase) |= \</div><div class="line">        SPI_C1_SSOE_MASK), \</div><div class="line">       (<a class="code" href="group___s_p_i___register___accessor___macros.html#ga74470421e50ddfa892f20557aac775a0">SPI_C2_REG</a>(PeripheralBase) |= \</div><div class="line">        SPI_C2_MODFEN_MASK)) \</div><div class="line">     ) \</div><div class="line">  )</div><div class="ttc" id="_s_p_i___p_d_d_8h_html_ad2eb74857719236fb689bc14c047847d"><div class="ttname"><a href="_s_p_i___p_d_d_8h.html#ad2eb74857719236fb689bc14c047847d">SPI_PDD_SS_AS_GPIO</a></div><div class="ttdeci">#define SPI_PDD_SS_AS_GPIO</div><div class="ttdef"><b>Definition:</b> SPI_PDD.h:298</div></div>
<div class="ttc" id="group___s_p_i___register___accessor___macros_html_gaab10c0d68bf4bf1d9906c39b1ed053b1"><div class="ttname"><a href="group___s_p_i___register___accessor___macros.html#gaab10c0d68bf4bf1d9906c39b1ed053b1">SPI_C1_REG</a></div><div class="ttdeci">#define SPI_C1_REG(base)</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5658</div></div>
<div class="ttc" id="_s_p_i___p_d_d_8h_html_a5c3d3248deb653b942cdb143008105ce"><div class="ttname"><a href="_s_p_i___p_d_d_8h.html#a5c3d3248deb653b942cdb143008105ce">SPI_PDD_SS_FOR_FAULT_DETECT</a></div><div class="ttdeci">#define SPI_PDD_SS_FOR_FAULT_DETECT</div><div class="ttdef"><b>Definition:</b> SPI_PDD.h:299</div></div>
<div class="ttc" id="group___s_p_i___register___accessor___macros_html_ga74470421e50ddfa892f20557aac775a0"><div class="ttname"><a href="group___s_p_i___register___accessor___macros.html#ga74470421e50ddfa892f20557aac775a0">SPI_C2_REG</a></div><div class="ttdeci">#define SPI_C2_REG(base)</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5659</div></div>
<div class="ttc" id="group___s_p_i___register___masks_html_ga447f4723c0ee7499e14bea6cd0c8d3ac"><div class="ttname"><a href="group___s_p_i___register___masks.html#ga447f4723c0ee7499e14bea6cd0c8d3ac">SPI_C2_MODFEN_MASK</a></div><div class="ttdeci">#define SPI_C2_MODFEN_MASK</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5705</div></div>
<div class="ttc" id="group___s_p_i___register___masks_html_ga18d4e12a34e268e98cf29ef47ff46e21"><div class="ttname"><a href="group___s_p_i___register___masks.html#ga18d4e12a34e268e98cf29ef47ff46e21">SPI_C1_SSOE_MASK</a></div><div class="ttdeci">#define SPI_C1_SSOE_MASK</div><div class="ttdef"><b>Definition:</b> MKL25Z4.h:5682</div></div>
</div><!-- fragment -->
<p>Sets the SPI slave select pin function. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
    <tr><td class="paramname">Function</td><td>Slave select pin function. The user should use one from the enumerated values. This parameter is of "SPI slave select pin function
       constants (for SetSlaveSelectPinFunction macro)." type. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a value of void type. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_C1, SPI0_C2, SPI1_C1, SPI1_C2 (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#aafa5d25125d215439781a956dd61baeb">SPI_PDD_SetSlaveSelectPinFunction</a>(&lt;peripheral&gt;_BASE_PTR,</div><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#ad2eb74857719236fb689bc14c047847d">SPI_PDD_SS_AS_GPIO</a>);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="acb59f6da7f3ea5460b33279052c5960d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb59f6da7f3ea5460b33279052c5960d">&#9670;&nbsp;</a></span>SPI_PDD_SetTransferCounter</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_SetTransferCounter</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Value&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    SPI_TCR_REG(PeripheralBase) = \</div><div class="line">     (uint32_t)(( \</div><div class="line">      (uint32_t)(SPI_TCR_REG(PeripheralBase) &amp; (uint32_t)(~(uint32_t)SPI_TCR_SPI_TCNT_MASK))) | ( \</div><div class="line">      (uint32_t)((uint32_t)(Value) &lt;&lt; SPI_TCR_SPI_TCNT_SHIFT))) \</div><div class="line">  )</div></div><!-- fragment -->
<p>Sets transfer counter. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
    <tr><td class="paramname">Value</td><td>Parameter specifying new value. This parameter is a 16-bit value. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a value of void type. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_TCR, SPI1_TCR, SPI2_TCR (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#acb59f6da7f3ea5460b33279052c5960d">SPI_PDD_SetTransferCounter</a>(&lt;peripheral&gt;_BASE_PTR, 1);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="ada898d0c5454731294eb8995251d6bbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada898d0c5454731294eb8995251d6bbd">&#9670;&nbsp;</a></span>SPI_PDD_SetTxFifoEmptyWatermark</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_SetTxFifoEmptyWatermark</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Value&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    SPI_C3_REG(PeripheralBase) = \</div><div class="line">     (uint8_t)(( \</div><div class="line">      (uint8_t)(SPI_C3_REG(PeripheralBase) &amp; (uint8_t)(~(uint8_t)SPI_C3_TNEAREF_MARK_MASK))) | ( \</div><div class="line">      (uint8_t)(Value))) \</div><div class="line">  )</div></div><!-- fragment -->
<p>Sets the value of transmit FIFO nearly empty watermark. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
    <tr><td class="paramname">Value</td><td>Transmit FIFO nearly empty watermark value. The user should use one from the enumerated values. This parameter is of "Transmit FIFO
       nearly empty watermark constants (for SetTxFifoEmptyWatermark macro)." type. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a value of void type. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI1_C3. </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#ada898d0c5454731294eb8995251d6bbd">SPI_PDD_SetTxFifoEmptyWatermark</a>(&lt;peripheral&gt;_BASE_PTR,</div><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#a6c66713970660523d2b2a24038c6cf4a">SPI_PDD_16_BITS_OR_LESS</a>);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="a9b5bfaada5303d67b5be3dfbefbf707f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b5bfaada5303d67b5be3dfbefbf707f">&#9670;&nbsp;</a></span>SPI_PDD_SetWordLength</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_SetWordLength</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Index, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Size&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">      SPI_CTAR_REG(PeripheralBase,(Index)) = \</div><div class="line">       (uint32_t)(( \</div><div class="line">        (uint32_t)(( \</div><div class="line">         SPI_CTAR_REG(PeripheralBase,(Index))) &amp; ( \</div><div class="line">         (uint32_t)(~(uint32_t)SPI_CTAR_FMSZ_MASK)))) | ( \</div><div class="line">        (uint32_t)(Size))) \</div><div class="line">    )</div></div><!-- fragment -->
<p>Sets the number of bits transfered per frame. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
    <tr><td class="paramname">Index</td><td>Attribute index. This parameter is of index type. </td></tr>
    <tr><td class="paramname">Size</td><td>SPI frame size value. The user should use one from the enumerated values. This parameter is of "SPI transaction data size constants." type. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a value of void type. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: CTAR[Index], SPI0_C2, SPI1_C2 (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#a9b5bfaada5303d67b5be3dfbefbf707f">SPI_PDD_SetWordLength</a>(&lt;peripheral&gt;_BASE_PTR, periphID, <a class="code" href="_s_p_i___p_d_d_8h.html#ac960df5ef15e91c4741ad8579c27852b">SPI_PDD_4_BITS</a>);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="a418154492989c7689e228d6e9c7bdc3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a418154492989c7689e228d6e9c7bdc3e">&#9670;&nbsp;</a></span>SPI_PDD_SLAVE_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_SLAVE_MODE&#160;&#160;&#160;0U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Slave mode. </p>

</div>
</div>
<a id="afbe77c62613cca67d2a0630f0be14534"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbe77c62613cca67d2a0630f0be14534">&#9670;&nbsp;</a></span>SPI_PDD_SPI_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_SPI_MODE&#160;&#160;&#160;0U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI mode. </p>

</div>
</div>
<a id="a187cfd9616665c31691c9a394b7b7630"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a187cfd9616665c31691c9a394b7b7630">&#9670;&nbsp;</a></span>SPI_PDD_SPI_PDD_0_SYSTEM_CLK_BETWEEN_SCK_AND_SIN_SAMPLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_SPI_PDD_0_SYSTEM_CLK_BETWEEN_SCK_AND_SIN_SAMPLE&#160;&#160;&#160;0U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0 system clock between SCK edge and SIN sample. </p>

</div>
</div>
<a id="af75df99431923f5ec4f65d2167abdf71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af75df99431923f5ec4f65d2167abdf71">&#9670;&nbsp;</a></span>SPI_PDD_SPI_PDD_1_SYSTEM_CLK_BETWEEN_SCK_AND_SIN_SAMPLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_SPI_PDD_1_SYSTEM_CLK_BETWEEN_SCK_AND_SIN_SAMPLE&#160;&#160;&#160;0x100U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>1 system clock between SCK edge and SIN sample. </p>

</div>
</div>
<a id="a97e7860dcaade10a4e242d8df1d11c6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97e7860dcaade10a4e242d8df1d11c6d">&#9670;&nbsp;</a></span>SPI_PDD_SPI_PDD_2_SYSTEM_CLK_BETWEEN_SCK_AND_SIN_SAMPLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_SPI_PDD_2_SYSTEM_CLK_BETWEEN_SCK_AND_SIN_SAMPLE&#160;&#160;&#160;0x200U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>2 system clocks between SCK edge and SIN sample. </p>

</div>
</div>
<a id="ad2eb74857719236fb689bc14c047847d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2eb74857719236fb689bc14c047847d">&#9670;&nbsp;</a></span>SPI_PDD_SS_AS_GPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_SS_AS_GPIO&#160;&#160;&#160;0U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Slave select pin configured as GPIO. </p>

</div>
</div>
<a id="aa8802a97724cb181d6e3c5a01b212c93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8802a97724cb181d6e3c5a01b212c93">&#9670;&nbsp;</a></span>SPI_PDD_SS_AUTOMATIC_OUTPUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_SS_AUTOMATIC_OUTPUT&#160;&#160;&#160;0x2U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Slave select pin configured for automatic SPI output. </p>

</div>
</div>
<a id="a5c3d3248deb653b942cdb143008105ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c3d3248deb653b942cdb143008105ce">&#9670;&nbsp;</a></span>SPI_PDD_SS_FOR_FAULT_DETECT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_SS_FOR_FAULT_DETECT&#160;&#160;&#160;0x1U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Slave select pin configured for fault detection. </p>

</div>
</div>
<a id="ac6b2e3c73a3c78b9c53cc5f2f18d2d47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6b2e3c73a3c78b9c53cc5f2f18d2d47">&#9670;&nbsp;</a></span>SPI_PDD_TRANSFER_COMPLETE_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_TRANSFER_COMPLETE_INT&#160;&#160;&#160;SPI_SR_TCF_MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transfer complete interrupt mask. </p>

</div>
</div>
<a id="a063703a644b2478d32da258477ca0bd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a063703a644b2478d32da258477ca0bd0">&#9670;&nbsp;</a></span>SPI_PDD_TRANSMIT_FIFO_EMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_TRANSMIT_FIFO_EMPTY&#160;&#160;&#160;SPI_C3_TNEARIEN_MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit FIFO nearly empty mask. </p>

</div>
</div>
<a id="a9427156d284f7e286e66e27e5cbc5ced"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9427156d284f7e286e66e27e5cbc5ced">&#9670;&nbsp;</a></span>SPI_PDD_TRANSMIT_RECEIVE_FIFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_TRANSMIT_RECEIVE_FIFO&#160;&#160;&#160;0x6U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive FIFO nearly full 'or' transmit FIFO nearly empty masks. </p>

</div>
</div>
<a id="a2e786dd8e6f92e631cc3db8a6411610f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e786dd8e6f92e631cc3db8a6411610f">&#9670;&nbsp;</a></span>SPI_PDD_TX_BUFFER_EMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_TX_BUFFER_EMPTY&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___masks.html#ga9a819839ef92c4a16fcbe0403dada66a">SPI_C1_SPTIE_MASK</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmitter buffer empty mask. </p>

</div>
</div>
<a id="aaaded75bc7609b082cba235bf881db21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaaded75bc7609b082cba235bf881db21">&#9670;&nbsp;</a></span>SPI_PDD_TX_BUFFER_EMPTYG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_TX_BUFFER_EMPTYG&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___masks.html#ga3f05ea8ee4b9eda3b55af33b0bbfe829">SPI_S_SPTEF_MASK</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit buffer or FIFO empty flag. </p>

</div>
</div>
<a id="a7e29a22d32d5ee512f1ae1e72f2d076e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e29a22d32d5ee512f1ae1e72f2d076e">&#9670;&nbsp;</a></span>SPI_PDD_TX_BUFFER_FULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_TX_BUFFER_FULL&#160;&#160;&#160;SPI_S_TXFULLF_MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit FIFO full flag. </p>

</div>
</div>
<a id="a788174da46b6bc0e6b74b00794c5a2ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a788174da46b6bc0e6b74b00794c5a2ff">&#9670;&nbsp;</a></span>SPI_PDD_TX_FIFO_EMPTY_FLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_TX_FIFO_EMPTY_FLAG&#160;&#160;&#160;SPI_CI_SPTEFCI_MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit FIFO empty flag mask. </p>

</div>
</div>
<a id="a68702f6a193bb5ae012978c3a1b06354"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68702f6a193bb5ae012978c3a1b06354">&#9670;&nbsp;</a></span>SPI_PDD_TX_FIFO_ERROR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_TX_FIFO_ERROR&#160;&#160;&#160;SPI_CI_TXFERR_MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit FIFO error flag. </p>

</div>
</div>
<a id="a66ee435c99463279b8c5d1df2a2f4000"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66ee435c99463279b8c5d1df2a2f4000">&#9670;&nbsp;</a></span>SPI_PDD_TX_FIFO_FILL_DMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_TX_FIFO_FILL_DMA&#160;&#160;&#160;SPI_RSER_TFFF_DIRS_MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit FIFO fill DMA or interrupt request select. </p>

</div>
</div>
<a id="aa38f0daeaa796fa9a6e8c56fe7de90c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa38f0daeaa796fa9a6e8c56fe7de90c6">&#9670;&nbsp;</a></span>SPI_PDD_TX_FIFO_FILL_INT_DMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_TX_FIFO_FILL_INT_DMA&#160;&#160;&#160;SPI_SR_TFFF_MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit FIFO fill interrupt mask. </p>

</div>
</div>
<a id="af4858e124053b0c5819e7e1b0a5ccafe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4858e124053b0c5819e7e1b0a5ccafe">&#9670;&nbsp;</a></span>SPI_PDD_TX_FIFO_NEARLY_EMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_TX_FIFO_NEARLY_EMPTY&#160;&#160;&#160;SPI_S_TNEAREF_MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit FIFO nearly empty flag. </p>

</div>
</div>
<a id="a2620f342c66aec89f5222557cb43ec28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2620f342c66aec89f5222557cb43ec28">&#9670;&nbsp;</a></span>SPI_PDD_TX_FIFO_NEARLY_EMPTY_FLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_TX_FIFO_NEARLY_EMPTY_FLAG&#160;&#160;&#160;SPI_CI_TNEAREFCI_MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit FIFO nearly empty flag mask. </p>

</div>
</div>
<a id="aaf71b530c392cc308c4882d1ec53194c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf71b530c392cc308c4882d1ec53194c">&#9670;&nbsp;</a></span>SPI_PDD_TX_FIFO_OVERFLOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_TX_FIFO_OVERFLOW&#160;&#160;&#160;SPI_CI_TXFOF_MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit FIFO overflow flag. </p>

</div>
</div>
<a id="a1813d522b30c669c6ee02cbe65549adc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1813d522b30c669c6ee02cbe65549adc">&#9670;&nbsp;</a></span>SPI_PDD_TX_FIFO_UNDERFLOW_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_TX_FIFO_UNDERFLOW_INT&#160;&#160;&#160;SPI_SR_TFUF_MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit FIFO underflow interrupt mask. </p>

</div>
</div>
<a id="a8d28c43006e49cf47f97aa6a3c52420c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d28c43006e49cf47f97aa6a3c52420c">&#9670;&nbsp;</a></span>SPI_PDD_WriteBaudRateReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_WriteBaudRateReg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Value&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    SPI_BR_REG(PeripheralBase) = \</div><div class="line">     (uint8_t)(Value) \</div><div class="line">  )</div></div><!-- fragment -->
<p>Writes value to the baud rate register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
    <tr><td class="paramname">Value</td><td>Value stored to the baud rate register. This parameter is a 8-bit value. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a value of void type. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_BR, SPI1_BR (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#a8d28c43006e49cf47f97aa6a3c52420c">SPI_PDD_WriteBaudRateReg</a>(&lt;peripheral&gt;_BASE_PTR, 1);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="a359fbc90071f736d6759e4f1181b2bca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a359fbc90071f736d6759e4f1181b2bca">&#9670;&nbsp;</a></span>SPI_PDD_WriteClearInterruptReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_WriteClearInterruptReg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Value&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    SPI_CI_REG(PeripheralBase) = \</div><div class="line">     (uint8_t)(Value) \</div><div class="line">  )</div></div><!-- fragment -->
<p>Writes new value specified by the Value parameter into clear interrupt register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
    <tr><td class="paramname">Value</td><td>Value to be written to the clear interrupt register. This parameter is a 8-bit value. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a value of void type. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI1_CI. </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#a359fbc90071f736d6759e4f1181b2bca">SPI_PDD_WriteClearInterruptReg</a>(&lt;peripheral&gt;_BASE_PTR, 1);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="a26e1c913890f44be4987f34aa8db3e56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26e1c913890f44be4987f34aa8db3e56">&#9670;&nbsp;</a></span>SPI_PDD_WriteControl1Reg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_WriteControl1Reg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Value&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    SPI_C1_REG(PeripheralBase) = \</div><div class="line">     (uint8_t)(Value) \</div><div class="line">  )</div></div><!-- fragment -->
<p>Writes new value specified by the Value parameter into control 1 register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
    <tr><td class="paramname">Value</td><td>Value to be written to the control 1 register. This parameter is a 8-bit value. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a value of void type. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_C1, SPI1_C1 (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#a26e1c913890f44be4987f34aa8db3e56">SPI_PDD_WriteControl1Reg</a>(&lt;peripheral&gt;_BASE_PTR, 1);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="a3568d13bcb0e108bacd5b4a081129b51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3568d13bcb0e108bacd5b4a081129b51">&#9670;&nbsp;</a></span>SPI_PDD_WriteControl2Reg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_WriteControl2Reg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Value&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    SPI_C2_REG(PeripheralBase) = \</div><div class="line">     (uint8_t)(Value) \</div><div class="line">  )</div></div><!-- fragment -->
<p>Writes new value specified by the Value parameter into control 2 register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
    <tr><td class="paramname">Value</td><td>Value to be written to the control 2 register. This parameter is a 8-bit value. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a value of void type. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_C2, SPI1_C2 (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#a3568d13bcb0e108bacd5b4a081129b51">SPI_PDD_WriteControl2Reg</a>(&lt;peripheral&gt;_BASE_PTR, 1);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="a6a9e8ea322073fc4f4db2a7b7c93b007"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a9e8ea322073fc4f4db2a7b7c93b007">&#9670;&nbsp;</a></span>SPI_PDD_WriteControl3Reg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_WriteControl3Reg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Value&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    SPI_C3_REG(PeripheralBase) = \</div><div class="line">     (uint8_t)(Value) \</div><div class="line">  )</div></div><!-- fragment -->
<p>Writes new value specified by the Value parameter into control 3 register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
    <tr><td class="paramname">Value</td><td>Value to be written to the control 3 register. This parameter is a 8-bit value. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a value of void type. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI1_C3. </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#a6a9e8ea322073fc4f4db2a7b7c93b007">SPI_PDD_WriteControl3Reg</a>(&lt;peripheral&gt;_BASE_PTR, 1);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="ad8965cab69e9496c1bbbb9d618f0c8b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8965cab69e9496c1bbbb9d618f0c8b9">&#9670;&nbsp;</a></span>SPI_PDD_WriteData16Bit</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_WriteData16Bit</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Data&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    (SPI_DL_REG(PeripheralBase) = \</div><div class="line">     (uint8_t)(Data)), \</div><div class="line">    (SPI_DH_REG(PeripheralBase) = \</div><div class="line">     (uint8_t)((uint16_t)(Data) &gt;&gt; 8U)) \</div><div class="line">  )</div></div><!-- fragment -->
<p>Writes 16 bit data value to the data registers. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
    <tr><td class="paramname">Data</td><td>16 bit data value. This parameter is a 16-bit value. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a value of void type. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_DL, SPI0_DH, SPI1_DL, SPI1_DH (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#ad8965cab69e9496c1bbbb9d618f0c8b9">SPI_PDD_WriteData16Bit</a>(&lt;peripheral&gt;_BASE_PTR, 1);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="aef27aba8d7621272e66575f34987056a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef27aba8d7621272e66575f34987056a">&#9670;&nbsp;</a></span>SPI_PDD_WriteData16Bits</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_WriteData16Bits</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Data&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    *((uint16_t *)&amp;SPI_PUSHR_REG(PeripheralBase)) = (uint16_t)Data \</div><div class="line">  )</div></div><!-- fragment -->
<p>Writes 16 bits data value to the data registers (intended for master mode). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
    <tr><td class="paramname">Data</td><td>16 bits data value. This parameter is a 16-bit value. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a value of void type. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_PUSHR, SPI1_PUSHR, SPI2_PUSHR (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#aef27aba8d7621272e66575f34987056a">SPI_PDD_WriteData16Bits</a>(&lt;peripheral&gt;_BASE_PTR, 1);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="aa5a8258bb59b5ec61c16c8463f7efb13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5a8258bb59b5ec61c16c8463f7efb13">&#9670;&nbsp;</a></span>SPI_PDD_WriteData8Bit</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_WriteData8Bit</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Data&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">      SPI_D_REG(PeripheralBase) = \</div><div class="line">       (uint8_t)(Data) \</div><div class="line">    )</div></div><!-- fragment -->
<p>Writes 8 bit data value to the data register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
    <tr><td class="paramname">Data</td><td>8 bit data value. This parameter is a 8-bit value. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a value of void type. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_D, SPI1_D, SPI0_DL, SPI1_DL (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#aa5a8258bb59b5ec61c16c8463f7efb13">SPI_PDD_WriteData8Bit</a>(&lt;peripheral&gt;_BASE_PTR, 1);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="a6092ce244130068d0109d94b7fc3498e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6092ce244130068d0109d94b7fc3498e">&#9670;&nbsp;</a></span>SPI_PDD_WriteData8Bits</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_WriteData8Bits</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Data&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    *((uint16_t *)&amp;SPI_PUSHR_REG(PeripheralBase)) = (uint16_t)Data \</div><div class="line">  )</div></div><!-- fragment -->
<p>Writes 8 bits data value to the data registers (intended for master mode). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
    <tr><td class="paramname">Data</td><td>8 bits data value. This parameter is a 8-bit value. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a value of void type. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_PUSHR, SPI1_PUSHR, SPI2_PUSHR (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#a6092ce244130068d0109d94b7fc3498e">SPI_PDD_WriteData8Bits</a>(&lt;peripheral&gt;_BASE_PTR, 1);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="aefc49e462d02af1db790ccf7eb3aabab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefc49e462d02af1db790ccf7eb3aabab">&#9670;&nbsp;</a></span>SPI_PDD_WriteDataHighReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_WriteDataHighReg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Value&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    SPI_DH_REG(PeripheralBase) = \</div><div class="line">     (uint8_t)(Value) \</div><div class="line">  )</div></div><!-- fragment -->
<p>Writes new value specified by the Value parameter into data high register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
    <tr><td class="paramname">Value</td><td>Value to be written to the data high register. This parameter is a 8-bit value. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a value of void type. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_DH, SPI1_DH (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#aefc49e462d02af1db790ccf7eb3aabab">SPI_PDD_WriteDataHighReg</a>(&lt;peripheral&gt;_BASE_PTR, 1);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="a81a42cf4671b1327fb2b5d66dca90e42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81a42cf4671b1327fb2b5d66dca90e42">&#9670;&nbsp;</a></span>SPI_PDD_WriteDataLowReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_WriteDataLowReg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Value&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">      SPI_D_REG(PeripheralBase) = \</div><div class="line">       (uint8_t)(Value) \</div><div class="line">    )</div></div><!-- fragment -->
<p>Writes new value specified by the Value parameter into data low register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
    <tr><td class="paramname">Value</td><td>Value to be written to the data low register. This parameter is a 8-bit value. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a value of void type. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_D, SPI1_D, SPI0_DL, SPI1_DL (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#a81a42cf4671b1327fb2b5d66dca90e42">SPI_PDD_WriteDataLowReg</a>(&lt;peripheral&gt;_BASE_PTR, 1);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="ae70e11844bfc342fd7a52141bcf597e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae70e11844bfc342fd7a52141bcf597e9">&#9670;&nbsp;</a></span>SPI_PDD_WriteDmaInterruptEnableReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_WriteDmaInterruptEnableReg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Value&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    SPI_RSER_REG(PeripheralBase) = \</div><div class="line">     (uint32_t)(Value) \</div><div class="line">  )</div></div><!-- fragment -->
<p>Writes value to the DMA interrupt enable register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
    <tr><td class="paramname">Value</td><td>Value stored to the DMA interrupt enable register. This parameter is a 32-bit value. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a value of void type. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_RSER, SPI1_RSER, SPI2_RSER (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#ae70e11844bfc342fd7a52141bcf597e9">SPI_PDD_WriteDmaInterruptEnableReg</a>(&lt;peripheral&gt;_BASE_PTR, 1);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="a6044a03ac0d87840eb4210952700ded9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6044a03ac0d87840eb4210952700ded9">&#9670;&nbsp;</a></span>SPI_PDD_WriteMasterClockTransferAttributeReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_WriteMasterClockTransferAttributeReg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Index, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Value&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    SPI_CTAR_REG(PeripheralBase,(Index)) = \</div><div class="line">     (uint32_t)(Value) \</div><div class="line">  )</div></div><!-- fragment -->
<p>Writes value intended for master mode to the Clock transfer attribute register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
    <tr><td class="paramname">Index</td><td>Attribute index. This parameter is of index type. </td></tr>
    <tr><td class="paramname">Value</td><td>Value stored to the master clock transfer attribute register. This parameter is a 32-bit value. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a value of void type. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: CTAR[Index]. </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#a6044a03ac0d87840eb4210952700ded9">SPI_PDD_WriteMasterClockTransferAttributeReg</a>(&lt;peripheral&gt;_BASE_PTR,</div><div class="line">periphID, 1);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="a1333c3f00aae35be387b64aff125fb29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1333c3f00aae35be387b64aff125fb29">&#9670;&nbsp;</a></span>SPI_PDD_WriteMasterPushTxFIFOReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_WriteMasterPushTxFIFOReg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Value&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    SPI_PUSHR_REG(PeripheralBase) = \</div><div class="line">     (uint32_t)(Value) \</div><div class="line">  )</div></div><!-- fragment -->
<p>Writes value intended for master mode to the Push TX FIFO register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
    <tr><td class="paramname">Value</td><td>Value stored to the master push Tx FIFO register. This parameter is a 32-bit value. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a value of void type. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_PUSHR, SPI1_PUSHR, SPI2_PUSHR (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#a1333c3f00aae35be387b64aff125fb29">SPI_PDD_WriteMasterPushTxFIFOReg</a>(&lt;peripheral&gt;_BASE_PTR, 1);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="acd490c5603d7c5c4eb1cdcf0543fda29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd490c5603d7c5c4eb1cdcf0543fda29">&#9670;&nbsp;</a></span>SPI_PDD_WriteMatchHighReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_WriteMatchHighReg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Value&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    SPI_MH_REG(PeripheralBase) = \</div><div class="line">     (uint8_t)(Value) \</div><div class="line">  )</div></div><!-- fragment -->
<p>Writes new value specified by the Value parameter into match high register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
    <tr><td class="paramname">Value</td><td>Value to be written to the match high register. This parameter is a 8-bit value. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a value of void type. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_MH, SPI1_MH (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#acd490c5603d7c5c4eb1cdcf0543fda29">SPI_PDD_WriteMatchHighReg</a>(&lt;peripheral&gt;_BASE_PTR, 1);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="a9801a3344c573879eef1825ee9ce0aab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9801a3344c573879eef1825ee9ce0aab">&#9670;&nbsp;</a></span>SPI_PDD_WriteMatchLowReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_WriteMatchLowReg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Value&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">      SPI_M_REG(PeripheralBase) = \</div><div class="line">       (uint8_t)(Value) \</div><div class="line">    )</div></div><!-- fragment -->
<p>Writes new value specified by the Value parameter into match low register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
    <tr><td class="paramname">Value</td><td>Value to be written to the match low register. This parameter is a 8-bit value. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a value of void type. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_M, SPI1_M, SPI0_ML, SPI1_ML (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#a9801a3344c573879eef1825ee9ce0aab">SPI_PDD_WriteMatchLowReg</a>(&lt;peripheral&gt;_BASE_PTR, 1);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="a2363301198387f3f69ae4f4214f8a7fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2363301198387f3f69ae4f4214f8a7fc">&#9670;&nbsp;</a></span>SPI_PDD_WriteModuleConfigurationReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_WriteModuleConfigurationReg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Value&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    SPI_MCR_REG(PeripheralBase) = \</div><div class="line">     (uint32_t)(Value) \</div><div class="line">  )</div></div><!-- fragment -->
<p>Writes value to the Module configuration register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
    <tr><td class="paramname">Value</td><td>Value stored to the module configuration register. This parameter is a 32-bit value. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a value of void type. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_MCR, SPI1_MCR, SPI2_MCR (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#a2363301198387f3f69ae4f4214f8a7fc">SPI_PDD_WriteModuleConfigurationReg</a>(&lt;peripheral&gt;_BASE_PTR, 1);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="add7f36f972866b039862887f7d125125"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add7f36f972866b039862887f7d125125">&#9670;&nbsp;</a></span>SPI_PDD_WriteSlaveClockTransferAttributeReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_WriteSlaveClockTransferAttributeReg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Index, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Value&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    SPI_CTAR_SLAVE_REG(PeripheralBase,(Index)) = \</div><div class="line">     (uint32_t)(Value) \</div><div class="line">  )</div></div><!-- fragment -->
<p>Writes value intended for slave mode to the Clock transfer attribute register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
    <tr><td class="paramname">Index</td><td>Attribute index. This parameter is of index type. </td></tr>
    <tr><td class="paramname">Value</td><td>Value stored to the slave clock transfer attribute register. This parameter is a 32-bit value. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a value of void type. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: CTAR_SLAVE[Index]. </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#add7f36f972866b039862887f7d125125">SPI_PDD_WriteSlaveClockTransferAttributeReg</a>(&lt;peripheral&gt;_BASE_PTR,</div><div class="line">periphID, 1);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="a80683e911eb8d390f7ed06e7a7bfbb27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80683e911eb8d390f7ed06e7a7bfbb27">&#9670;&nbsp;</a></span>SPI_PDD_WriteSlaveData16Bits</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_WriteSlaveData16Bits</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Data&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    SPI_PUSHR_SLAVE_REG(PeripheralBase) = \</div><div class="line">     (uint32_t)(Data) \</div><div class="line">  )</div></div><!-- fragment -->
<p>Writes 16 bits data value intended for slave mode to the data registers. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
    <tr><td class="paramname">Data</td><td>16 bits data value. This parameter is a 16-bit value. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a value of void type. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_PUSHR_SLAVE, SPI1_PUSHR_SLAVE, SPI2_PUSHR_SLAVE (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#a80683e911eb8d390f7ed06e7a7bfbb27">SPI_PDD_WriteSlaveData16Bits</a>(&lt;peripheral&gt;_BASE_PTR, 1);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="a60080ccc0436a23bb7a157fa67931555"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60080ccc0436a23bb7a157fa67931555">&#9670;&nbsp;</a></span>SPI_PDD_WriteSlaveData8Bits</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_WriteSlaveData8Bits</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Data&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    SPI_PUSHR_SLAVE_REG(PeripheralBase) = \</div><div class="line">     (uint32_t)(Data) \</div><div class="line">  )</div></div><!-- fragment -->
<p>Writes 8 bits data value intended for slave mode to the data registers. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
    <tr><td class="paramname">Data</td><td>8 bits data value. This parameter is a 8-bit value. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a value of void type. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_PUSHR_SLAVE, SPI1_PUSHR_SLAVE, SPI2_PUSHR_SLAVE (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#a60080ccc0436a23bb7a157fa67931555">SPI_PDD_WriteSlaveData8Bits</a>(&lt;peripheral&gt;_BASE_PTR, 1);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="aec57031af08374d9d6143af87f8ffa3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec57031af08374d9d6143af87f8ffa3f">&#9670;&nbsp;</a></span>SPI_PDD_WriteSlavePushTxFIFOReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_WriteSlavePushTxFIFOReg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Value&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    SPI_PUSHR_SLAVE_REG(PeripheralBase) = \</div><div class="line">     (uint32_t)(Value) \</div><div class="line">  )</div></div><!-- fragment -->
<p>Writes value intended for slave mode to the Push TX FIFO register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
    <tr><td class="paramname">Value</td><td>Value stored to the slave push Tx FIFO register. This parameter is a 32-bit value. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a value of void type. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_PUSHR_SLAVE, SPI1_PUSHR_SLAVE, SPI2_PUSHR_SLAVE (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#aec57031af08374d9d6143af87f8ffa3f">SPI_PDD_WriteSlavePushTxFIFOReg</a>(&lt;peripheral&gt;_BASE_PTR, 1);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="a7e2dca3736bfbe603032c27c387bec1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e2dca3736bfbe603032c27c387bec1e">&#9670;&nbsp;</a></span>SPI_PDD_WriteStatusReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_WriteStatusReg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Value&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    SPI_SR_REG(PeripheralBase) = \</div><div class="line">     (uint32_t)(Value) \</div><div class="line">  )</div></div><!-- fragment -->
<p>Writes value to the Status register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
    <tr><td class="paramname">Value</td><td>Value stored to the status register. This parameter is a 32-bit value. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a value of void type. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_SR, SPI1_SR, SPI2_SR (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#a7e2dca3736bfbe603032c27c387bec1e">SPI_PDD_WriteStatusReg</a>(&lt;peripheral&gt;_BASE_PTR, 1);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
<a id="a8d76de28560e1865f31f07d32074fbc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d76de28560e1865f31f07d32074fbc8">&#9670;&nbsp;</a></span>SPI_PDD_WriteTransferCountReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PDD_WriteTransferCountReg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">PeripheralBase, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Value&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">( \</div><div class="line">    SPI_TCR_REG(PeripheralBase) = \</div><div class="line">     (uint32_t)(Value) \</div><div class="line">  )</div></div><!-- fragment -->
<p>Writes value to the Transfer count register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">PeripheralBase</td><td>Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file (&lt;peripheral&gt;_BASE_PTR) or the constant defined in the peripheral initialization component header file (&lt;component_name&gt;_DEVICE). </td></tr>
    <tr><td class="paramname">Value</td><td>Value stored to the transfer count register. This parameter is a 32-bit value. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns a value of void type. </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd>The macro accesses the following registers: SPI0_TCR, SPI1_TCR, SPI2_TCR (depending on the peripheral). </dd></dl>
<dl class="section user"><dt>Example:</dt><dd><div class="fragment"><div class="line"><a class="code" href="_s_p_i___p_d_d_8h.html#a8d76de28560e1865f31f07d32074fbc8">SPI_PDD_WriteTransferCountReg</a>(&lt;peripheral&gt;_BASE_PTR, 1);</div></div><!-- fragment --> </dd></dl>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
