module four_bit_counter( input clk , reset n , enable , output reg [ WIDTH -1:0 ] result );

	parameter WIDTH =4;

	always@ ( posedge clk , negedge reset n ) begin
		if (! reset n ) begin
			result <= 30'b0;
		end else if ( enable ) begin
			result <= result + 1'b1;
		end
	end
endmodule 