var structmxc__i2c__regs__t =
[
    [ "ctrl", "structmxc__i2c__regs__t.html#a06f6109ba36c4c2ea4b547fb46330336", null ],
    [ "status", "structmxc__i2c__regs__t.html#a31b564f60aa4f8cb182b03d8ec41219a", null ],
    [ "int_fl0", "structmxc__i2c__regs__t.html#af13dc99ae18e590fc47bcc731c2e84c7", null ],
    [ "int_en0", "structmxc__i2c__regs__t.html#a8aae0d638a74fc50445c4f1a53fad3b5", null ],
    [ "int_fl1", "structmxc__i2c__regs__t.html#aeb189ee5f981b3b161e35366399af137", null ],
    [ "int_en1", "structmxc__i2c__regs__t.html#af205f42e7782cd8463dd1119e007cc9d", null ],
    [ "fifo_len", "structmxc__i2c__regs__t.html#a827118813d9aed638e476cdeeb524f51", null ],
    [ "rx_ctrl0", "structmxc__i2c__regs__t.html#a3b650ab9cc6f2e84372ef669bbc6c2c1", null ],
    [ "rx_ctrl1", "structmxc__i2c__regs__t.html#a3d8432b9a97f59a7b419c47ad9fa9cf1", null ],
    [ "tx_ctrl0", "structmxc__i2c__regs__t.html#a4bc3525c663c7a2122d09490fb0e8418", null ],
    [ "tx_ctrl1", "structmxc__i2c__regs__t.html#a9ef1babe18d3ca68c0eafc205ae6217d", null ],
    [ "fifo", "structmxc__i2c__regs__t.html#aa3e1e016bbb6bac0a26fd95b67c4f727", null ],
    [ "master_ctrl", "structmxc__i2c__regs__t.html#a53c06f1a9cfb978f4d424590ff3f165f", null ],
    [ "clk_lo", "structmxc__i2c__regs__t.html#acc9d89e70ce369d82b08718bdd7dab97", null ],
    [ "clk_hi", "structmxc__i2c__regs__t.html#ac8bb15394d9e430ec5040f16fabc20df", null ],
    [ "hs_clk", "structmxc__i2c__regs__t.html#aabae162e6b74c4cec4ba5b565737e09d", null ],
    [ "timeout", "structmxc__i2c__regs__t.html#a2916a29aa03d9a04749b66d21295e698", null ],
    [ "rsv_0x44", "structmxc__i2c__regs__t.html#a9d58db1c93e39006d6dc529f38a0ce53", null ],
    [ "dma", "structmxc__i2c__regs__t.html#abfadfe9d39e2c853972587ee91fd522e", null ],
    [ "slave_addr", "structmxc__i2c__regs__t.html#a4f6baf11b0d25f8330bf78fe0fa990d0", null ]
];