./build/obj_dir/VFSM_bin.cpp ./build/obj_dir/VFSM_bin.h ./build/obj_dir/VFSM_bin.mk ./build/obj_dir/VFSM_bin__Syms.cpp ./build/obj_dir/VFSM_bin__Syms.h ./build/obj_dir/VFSM_bin__Trace__0.cpp ./build/obj_dir/VFSM_bin__Trace__0__Slow.cpp ./build/obj_dir/VFSM_bin___024root.h ./build/obj_dir/VFSM_bin___024root__DepSet_h0c19d428__0.cpp ./build/obj_dir/VFSM_bin___024root__DepSet_h0c19d428__0__Slow.cpp ./build/obj_dir/VFSM_bin___024root__DepSet_h595e5e1d__0.cpp ./build/obj_dir/VFSM_bin___024root__DepSet_h595e5e1d__0__Slow.cpp ./build/obj_dir/VFSM_bin___024root__Slow.cpp ./build/obj_dir/VFSM_bin__ver.d ./build/obj_dir/VFSM_bin_classes.mk  : /usr/local/bin/verilator_bin /home/xiaolu/文档/大学/ysyx/预学习/verilog/7、状态机/vsrc/FSM_bin.v /usr/local/bin/verilator_bin /usr/local/share/verilator/include/verilated_std.sv 
