module OneBitRegister (
 input in,
 input enable,
 input clear,
 input CLK,
 output reg Q
);

always @(posedge CLK or posedge clear) begin
if (clear) begin
Q <= 1'b0;
end
else if (enable) begin
Q <= in;
end
end

endmodule


