
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000742                       # Number of seconds simulated
sim_ticks                                   742266000                       # Number of ticks simulated
final_tick                               2261993170000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               39468809                       # Simulator instruction rate (inst/s)
host_op_rate                                 39468714                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              248528213                       # Simulator tick rate (ticks/s)
host_mem_usage                                 756592                       # Number of bytes of host memory used
host_seconds                                     2.99                       # Real time elapsed on the host
sim_insts                                   117878863                       # Number of instructions simulated
sim_ops                                     117878863                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst        72896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data        61824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        15488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data        49664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst         1472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data         1280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        54528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       450752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             707904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst        72896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        15488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst         1472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        54528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        144384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       407872                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          407872                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         1139                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data          966                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst          242                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data          776                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          852                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         7043                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               11061                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          6373                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               6373                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst     98207381                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     83290896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     20865835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     66908628                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      1983117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data      1724449                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst     73461535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data    607264781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             953706623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst     98207381                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     20865835                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      1983117                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst     73461535                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        194517868                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       549495733                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            549495733                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       549495733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst     98207381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     83290896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     20865835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     66908628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      1983117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data      1724449                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst     73461535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data    607264781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1503202356                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       11061                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6373                       # Number of write requests accepted
system.mem_ctrls.readBursts                     11061                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6373                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 707136                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     768                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  405824                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  707904                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               407872                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     12                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           80                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               779                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              723                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               332                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              340                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     739741500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 11061                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6373                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5006                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2881                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1811                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4110                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    270.777616                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   165.449825                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   295.585143                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1609     39.15%     39.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1028     25.01%     64.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          512     12.46%     76.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          221      5.38%     82.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          159      3.87%     85.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          102      2.48%     88.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           79      1.92%     90.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           44      1.07%     91.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          356      8.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4110                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          388                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.432990                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.521837                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     15.562598                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11              7      1.80%      1.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15            16      4.12%      5.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19            71     18.30%     24.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23            73     18.81%     43.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27            70     18.04%     61.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            53     13.66%     74.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            21      5.41%     80.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            18      4.64%     84.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43            11      2.84%     87.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47            12      3.09%     90.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             5      1.29%     92.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             5      1.29%     93.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             6      1.55%     94.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             1      0.26%     95.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             5      1.29%     96.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::68-71             1      0.26%     96.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75             6      1.55%     98.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             1      0.26%     98.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::84-87             1      0.26%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::92-95             1      0.26%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-99             1      0.26%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::108-111            2      0.52%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-115            1      0.26%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           388                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          388                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.342784                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.320411                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.894152                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              333     85.82%     85.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.77%     86.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               32      8.25%     94.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               15      3.87%     98.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      1.03%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.26%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           388                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    229894750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               437063500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   55245000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     20806.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39556.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       952.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       546.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    953.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    549.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.71                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.44                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.84                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.67                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     9024                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    4255                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.67                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                66.77                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      42430.97                       # Average gap between requests
system.mem_ctrls.pageHitRate                    76.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 15029280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  8200500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                37783200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               20781360                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             48313200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            460341405                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             40164000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              630612945                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            852.232920                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     63508750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      24700000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     651758750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 16042320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  8753250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                48391200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               20308320                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             48313200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            459535140                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             40871250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              642214680                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            867.911920                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     64232250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      24700000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     651035250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       597                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     168     46.28%     46.28% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      1      0.28%     46.56% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.28%     46.83% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    193     53.17%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 363                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      168     49.85%     49.85% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       1      0.30%     50.15% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.30%     50.45% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     167     49.55%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  337                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               439373500     91.63%     91.63% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                 416000      0.09%     91.71% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                1355000      0.28%     92.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               38384500      8.00%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           479529000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.865285                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.928375                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.26%      0.26% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   12      3.08%      3.34% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.51%      3.86% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  342     87.92%     91.77% # number of callpals executed
system.cpu0.kern.callpal::rdps                      2      0.51%     92.29% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.26%     92.54% # number of callpals executed
system.cpu0.kern.callpal::rti                      19      4.88%     97.43% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      2.31%     99.74% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.26%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   389                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               32                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 18                      
system.cpu0.kern.mode_good::user                   17                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.562500                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.714286                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel         118981500     69.49%     69.49% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            52248000     30.51%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements             4864                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          502.064227                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              55267                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             4864                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.362459                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data    22.343939                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   479.720288                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.043641                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.936954                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.980594                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          500                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          500                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.976562                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           288605                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          288605                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        31993                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          31993                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        14086                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         14086                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          552                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          552                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          599                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          599                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        46079                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           46079                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        46079                       # number of overall hits
system.cpu0.dcache.overall_hits::total          46079                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         9504                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         9504                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data        14013                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        14013                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          154                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          154                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           21                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           21                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        23517                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         23517                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        23517                       # number of overall misses
system.cpu0.dcache.overall_misses::total        23517                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    290539672                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    290539672                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    312844278                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    312844278                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data      3105497                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      3105497                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data       179503                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       179503                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::switch_cpus0.data        16000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        16000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    603383950                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    603383950                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    603383950                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    603383950                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        41497                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        41497                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        28099                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        28099                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          706                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          706                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          620                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          620                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        69596                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        69596                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        69596                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        69596                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.229029                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.229029                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.498701                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.498701                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.218130                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.218130                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.033871                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.033871                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.337907                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.337907                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.337907                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.337907                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 30570.251684                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30570.251684                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 22325.289231                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 22325.289231                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 20165.564935                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 20165.564935                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data  8547.761905                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8547.761905                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 25657.352128                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25657.352128                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 25657.352128                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25657.352128                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        21627                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          244                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             1311                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    16.496568                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    40.666667                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3492                       # number of writebacks
system.cpu0.dcache.writebacks::total             3492                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         6709                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         6709                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data        11925                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        11925                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data           55                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           55                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        18634                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        18634                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        18634                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        18634                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         2795                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         2795                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data         2088                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         2088                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data           99                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           99                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data           21                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           21                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         4883                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4883                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         4883                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4883                       # number of overall MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data            3                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total            3                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data            3                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total            3                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     80092521                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     80092521                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data     46562178                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     46562178                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data      2126003                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      2126003                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data       149497                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       149497                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus0.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    126654699                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    126654699                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    126654699                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    126654699                       # number of overall MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data       673000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total       673000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data       673000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total       673000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.067354                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.067354                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.074309                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.074309                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.140227                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.140227                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.033871                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.033871                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.070162                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.070162                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.070162                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.070162                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 28655.642576                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 28655.642576                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 22299.893678                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 22299.893678                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 21474.777778                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 21474.777778                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  7118.904762                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7118.904762                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 25937.886340                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 25937.886340                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 25937.886340                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 25937.886340                       # average overall mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 224333.333333                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 224333.333333                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 224333.333333                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 224333.333333                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             3468                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.975151                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             260133                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             3468                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            75.009516                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst    18.488989                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   493.486162                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.036111                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.963840                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999951                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            84552                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           84552                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst        36383                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          36383                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst        36383                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           36383                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst        36383                       # number of overall hits
system.cpu0.icache.overall_hits::total          36383                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         4158                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         4158                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         4158                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          4158                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         4158                       # number of overall misses
system.cpu0.icache.overall_misses::total         4158                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst    159799604                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    159799604                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst    159799604                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    159799604                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst    159799604                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    159799604                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst        40541                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        40541                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst        40541                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        40541                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst        40541                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        40541                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.102563                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.102563                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.102563                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.102563                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.102563                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.102563                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 38431.843194                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 38431.843194                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 38431.843194                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 38431.843194                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 38431.843194                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 38431.843194                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          731                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               34                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    21.500000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst          688                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          688                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst          688                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          688                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst          688                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          688                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst         3470                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         3470                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst         3470                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         3470                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst         3470                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         3470                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst    126725113                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    126725113                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst    126725113                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    126725113                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst    126725113                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    126725113                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.085592                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.085592                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.085592                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.085592                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.085592                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.085592                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 36520.205476                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 36520.205476                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 36520.205476                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 36520.205476                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 36520.205476                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 36520.205476                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       813                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     102     45.33%     45.33% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      1      0.44%     45.78% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      3      1.33%     47.11% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    119     52.89%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 225                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      102     49.28%     49.28% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       1      0.48%     49.76% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       3      1.45%     51.21% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     101     48.79%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  207                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               657983000     96.57%     96.57% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                 369500      0.05%     96.62% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                2128000      0.31%     96.93% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               20906500      3.07%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           681387000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.848739                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.920000                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.33%      0.33% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58     19.33%     19.67% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      1.67%     21.33% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  152     50.67%     72.00% # number of callpals executed
system.cpu1.kern.callpal::rdps                      3      1.00%     73.00% # number of callpals executed
system.cpu1.kern.callpal::rti                      70     23.33%     96.33% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      3.00%     99.33% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.67%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   300                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              123                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  5                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.552846                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.200000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.697436                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          85204500      7.02%      7.02% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            37031000      3.05%     10.07% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1092000000     89.93%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements             1986                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          460.792878                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              36311                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             1986                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            18.283484                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    91.970337                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   368.822541                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.179630                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.720357                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.899986                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          462                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          455                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.902344                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           179242                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          179242                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        25549                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          25549                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data         9229                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          9229                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          474                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          474                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          457                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          457                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        34778                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           34778                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        34778                       # number of overall hits
system.cpu1.dcache.overall_hits::total          34778                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         4069                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         4069                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         4402                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         4402                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           73                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           73                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           25                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           25                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         8471                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          8471                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         8471                       # number of overall misses
system.cpu1.dcache.overall_misses::total         8471                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    111025715                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    111025715                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    320297156                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    320297156                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data      1347249                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      1347249                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data       155501                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       155501                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::switch_cpus1.data        14500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        14500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    431322871                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    431322871                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    431322871                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    431322871                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        29618                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        29618                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        13631                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        13631                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          547                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          547                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          482                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          482                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        43249                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        43249                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        43249                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        43249                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.137383                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.137383                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.322940                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.322940                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.133455                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.133455                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.051867                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.051867                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.195866                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.195866                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.195866                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.195866                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 27285.749570                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 27285.749570                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 72761.734666                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 72761.734666                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 18455.465753                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 18455.465753                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  6220.040000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6220.040000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 50917.585999                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 50917.585999                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 50917.585999                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 50917.585999                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        26339                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets           46                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              826                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    31.887409                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets           46                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1108                       # number of writebacks
system.cpu1.dcache.writebacks::total             1108                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         2570                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         2570                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         3765                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3765                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data           35                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           35                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6335                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6335                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6335                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6335                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         1499                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         1499                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          637                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          637                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data           38                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           38                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data           25                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           25                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         2136                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         2136                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         2136                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         2136                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data            4                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total            4                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data            4                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total            4                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     33976769                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     33976769                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     49129854                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     49129854                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data       826751                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       826751                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data       119499                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       119499                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus1.data        13000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        13000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     83106623                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     83106623                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     83106623                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     83106623                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data       895500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total       895500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data       895500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total       895500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.050611                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.050611                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.046732                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.046732                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.069470                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.069470                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.051867                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.051867                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.049388                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.049388                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.049388                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.049388                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 22666.290193                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 22666.290193                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 77126.929356                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 77126.929356                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 21756.605263                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 21756.605263                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  4779.960000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4779.960000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 38907.595037                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 38907.595037                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 38907.595037                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 38907.595037                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data       223875                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223875                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data       223875                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total       223875                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             2211                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.812875                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              38323                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2211                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            17.332881                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   148.398534                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   363.414341                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.289841                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.709794                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999635                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          477                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           35                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            67712                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           67712                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst        30268                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          30268                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst        30268                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           30268                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst        30268                       # number of overall hits
system.cpu1.icache.overall_hits::total          30268                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         2482                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2482                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         2482                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2482                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         2482                       # number of overall misses
system.cpu1.icache.overall_misses::total         2482                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     57437381                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     57437381                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     57437381                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     57437381                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     57437381                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     57437381                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst        32750                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        32750                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst        32750                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        32750                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst        32750                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        32750                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.075786                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.075786                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.075786                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.075786                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.075786                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.075786                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 23141.571716                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 23141.571716                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 23141.571716                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 23141.571716                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 23141.571716                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 23141.571716                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          463                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               18                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    25.722222                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst          270                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          270                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst          270                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          270                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst          270                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          270                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst         2212                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2212                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst         2212                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2212                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst         2212                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2212                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     48045351                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     48045351                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     48045351                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     48045351                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     48045351                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     48045351                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.067542                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.067542                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.067542                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.067542                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.067542                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.067542                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 21720.321429                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 21720.321429                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 21720.321429                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 21720.321429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 21720.321429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 21720.321429                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                        21                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                       5     26.32%     26.32% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      1      5.26%     31.58% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      5.26%     36.84% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                     12     63.16%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                  19                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                       4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                   11                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               675849500     99.11%     99.11% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                 419000      0.06%     99.17% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 626500      0.09%     99.26% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31                5041000      0.74%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           681936000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::swpipl                   15     78.95%     78.95% # number of callpals executed
system.cpu2.kern.callpal::rdps                      2     10.53%     89.47% # number of callpals executed
system.cpu2.kern.callpal::rti                       2     10.53%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                    19                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel                2                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements                7                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          328.365747                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                 37                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                7                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             5.285714                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   304.266939                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data    24.098808                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.594271                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.047068                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.641339                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          353                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           70                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          283                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.689453                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses             5593                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses            5593                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data          978                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total            978                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data          232                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total           232                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data           29                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           29                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data            4                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data         1210                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total            1210                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data         1210                       # number of overall hits
system.cpu2.dcache.overall_hits::total           1210                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data          112                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          112                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data            8                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data            9                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data            7                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data          120                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           120                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data          120                       # number of overall misses
system.cpu2.dcache.overall_misses::total          120                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data      5242461                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      5242461                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data       422254                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total       422254                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data       210246                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total       210246                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data        84002                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        84002                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::switch_cpus2.data        17500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        17500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data      5664715                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total      5664715                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data      5664715                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total      5664715                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data         1090                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total         1090                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data          240                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total          240                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data         1330                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total         1330                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data         1330                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total         1330                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.102752                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.102752                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.033333                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.033333                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.236842                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.236842                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.636364                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.636364                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.090226                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.090226                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.090226                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.090226                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 46807.687500                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 46807.687500                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 52781.750000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 52781.750000                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 23360.666667                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 23360.666667                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data 12000.285714                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 12000.285714                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 47205.958333                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 47205.958333                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 47205.958333                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 47205.958333                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs           29                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets           47                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    14.500000                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets           47                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks            6                       # number of writebacks
system.cpu2.dcache.writebacks::total                6                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data           43                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total           43                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data            4                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data           44                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total           44                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data           44                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total           44                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data           69                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total           69                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            7                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data            5                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data            7                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            7                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data           76                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total           76                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data           76                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total           76                       # number of overall MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data            2                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total            2                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data            2                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total            2                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data      3601018                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      3601018                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       324746                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       324746                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data       126253                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       126253                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data        74998                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        74998                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus2.data        16000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        16000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data      3925764                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      3925764                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data      3925764                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      3925764                       # number of overall MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data       447000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total       447000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data       447000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total       447000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.063303                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.063303                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.029167                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.029167                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.131579                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.131579                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.636364                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.636364                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.057143                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.057143                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.057143                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.057143                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 52188.666667                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 52188.666667                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 46392.285714                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 46392.285714                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 25250.600000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25250.600000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data        10714                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total        10714                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 51654.789474                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 51654.789474                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 51654.789474                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 51654.789474                       # average overall mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data       223500                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223500                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data       223500                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total       223500                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements              169                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs              11940                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              169                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            70.650888                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   450.309343                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst    61.690657                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.879510                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.120490                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          182                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          330                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses             2537                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses            2537                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst          970                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            970                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst          970                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             970                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst          970                       # number of overall hits
system.cpu2.icache.overall_hits::total            970                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst          214                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          214                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst          214                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           214                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst          214                       # number of overall misses
system.cpu2.icache.overall_misses::total          214                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     10156095                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     10156095                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     10156095                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     10156095                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     10156095                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     10156095                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst         1184                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total         1184                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst         1184                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total         1184                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst         1184                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total         1184                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.180743                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.180743                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.180743                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.180743                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.180743                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.180743                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 47458.387850                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 47458.387850                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 47458.387850                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 47458.387850                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 47458.387850                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 47458.387850                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           45                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           45                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           45                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           45                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           45                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           45                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst          169                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          169                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst          169                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          169                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst          169                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          169                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      7993621                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      7993621                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      7993621                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      7993621                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      7993621                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      7993621                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.142736                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.142736                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.142736                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.142736                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.142736                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.142736                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 47299.532544                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 47299.532544                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 47299.532544                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 47299.532544                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 47299.532544                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 47299.532544                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1224                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     252     49.22%     49.22% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      1      0.20%     49.41% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.20%     49.61% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    258     50.39%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 512                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      250     49.90%     49.90% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       1      0.20%     50.10% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      0.20%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     249     49.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  501                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               918814000     96.96%     96.96% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                 401000      0.04%     97.01% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 428000      0.05%     97.05% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               27940000      2.95%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           947583000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.992063                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.965116                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.978516                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu3.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu3.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu3.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu3.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    12                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    3      0.51%      0.51% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   53      9.03%      9.54% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  409     69.68%     79.22% # number of callpals executed
system.cpu3.kern.callpal::rdps                      3      0.51%     79.73% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.17%     79.90% # number of callpals executed
system.cpu3.kern.callpal::rti                     101     17.21%     97.10% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.56%     99.66% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.34%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   587                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              153                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 98                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 97                      
system.cpu3.kern.mode_good::user                   98                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.633987                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.776892                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel         817184000     84.02%     84.02% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user           155370500     15.98%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements            12285                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          491.704127                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             129811                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            12285                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.566626                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   164.736220                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   326.967907                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.321750                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.638609                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.960360                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          265                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          190                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           57                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           768659                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          768659                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        84283                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          84283                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        35768                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         35768                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1226                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1226                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1263                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1263                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       120051                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          120051                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       120051                       # number of overall hits
system.cpu3.dcache.overall_hits::total         120051                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        15000                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        15000                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data        51299                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        51299                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          204                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          204                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           26                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           26                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        66299                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         66299                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        66299                       # number of overall misses
system.cpu3.dcache.overall_misses::total        66299                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    527470484                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    527470484                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data   3608125996                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   3608125996                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data      4581000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      4581000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data       160501                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       160501                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   4135596480                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   4135596480                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   4135596480                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   4135596480                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        99283                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        99283                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        87067                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        87067                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1430                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1430                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1289                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1289                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       186350                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       186350                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       186350                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       186350                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.151083                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.151083                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.589190                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.589190                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.142657                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.142657                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.020171                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.020171                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.355777                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.355777                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.355777                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.355777                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 35164.698933                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 35164.698933                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 70335.211135                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 70335.211135                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 22455.882353                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 22455.882353                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  6173.115385                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6173.115385                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 62377.961659                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 62377.961659                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 62377.961659                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 62377.961659                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       236149                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             4348                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    54.312098                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8098                       # number of writebacks
system.cpu3.dcache.writebacks::total             8098                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         9459                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         9459                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data        44516                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        44516                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data           99                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           99                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        53975                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        53975                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        53975                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        53975                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5541                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5541                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data         6783                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         6783                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data          105                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          105                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data           26                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           26                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        12324                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        12324                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        12324                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        12324                       # number of overall MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data            5                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total            5                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data            5                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total            5                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    181854519                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    181854519                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data    541469723                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    541469723                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data      1969250                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      1969250                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data       121499                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       121499                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    723324242                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    723324242                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    723324242                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    723324242                       # number of overall MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      1118000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      1118000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data      1118000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      1118000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.055810                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.055810                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.077906                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.077906                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.073427                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.073427                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.020171                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.020171                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.066134                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.066134                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.066134                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.066134                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 32819.801299                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 32819.801299                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 79827.469114                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 79827.469114                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 18754.761905                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18754.761905                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  4673.038462                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  4673.038462                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 58692.327329                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 58692.327329                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 58692.327329                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 58692.327329                       # average overall mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data       223600                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223600                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data       223600                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total       223600                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             6055                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.817180                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             108690                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             6055                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            17.950454                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   194.287508                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   317.529672                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.379468                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.620175                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999643                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          428                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           202317                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          202317                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        91068                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          91068                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        91068                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           91068                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        91068                       # number of overall hits
system.cpu3.icache.overall_hits::total          91068                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         7061                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         7061                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         7061                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          7061                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         7061                       # number of overall misses
system.cpu3.icache.overall_misses::total         7061                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst    171810404                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    171810404                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst    171810404                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    171810404                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst    171810404                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    171810404                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        98129                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        98129                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        98129                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        98129                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        98129                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        98129                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.071956                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.071956                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.071956                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.071956                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.071956                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.071956                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 24332.304773                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 24332.304773                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 24332.304773                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 24332.304773                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 24332.304773                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 24332.304773                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          494                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               23                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    21.478261                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst         1002                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1002                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst         1002                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1002                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst         1002                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1002                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst         6059                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         6059                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst         6059                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         6059                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst         6059                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         6059                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst    132808078                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    132808078                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst    132808078                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    132808078                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst    132808078                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    132808078                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.061745                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.061745                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.061745                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.061745                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.061745                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.061745                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 21919.141442                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 21919.141442                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 21919.141442                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 21919.141442                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 21919.141442                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 21919.141442                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  14                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 14                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                28000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy               14000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     11200                       # number of replacements
system.l2.tags.tagsinuse                 16178.292804                       # Cycle average of tags in use
system.l2.tags.total_refs                       49913                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     11200                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.456518                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     8345.010525                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       772.540884                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data      1483.472342                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst       201.321730                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data       428.272299                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst      1004.030937                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data       482.728592                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst       525.085943                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data       217.697634                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   911.797798                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   494.789085                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   157.270765                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   160.567978                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst     8.841486                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data     6.773868                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   404.918683                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   573.172255                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.509339                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.047152                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.090544                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.012288                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.026140                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.061281                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.029463                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.032049                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.013287                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.055652                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.030200                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.009599                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.009800                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.000540                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.000413                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.024714                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.034984                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987445                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16050                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          281                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2825                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         9969                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2196                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          779                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.979614                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    712908                       # Number of tag accesses
system.l2.tags.data_accesses                   712908                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst         2264                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         1799                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst         1916                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          986                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst           87                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data           38                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst         5172                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         3981                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   16243                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            12704                       # number of Writeback hits
system.l2.Writeback_hits::total                 12704                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   11                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data         1681                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           54                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data         1189                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2924                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst         2264                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         3480                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         1916                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         1040                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst           87                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data           38                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         5172                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         5170                       # number of demand (read+write) hits
system.l2.demand_hits::total                    19167                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         2264                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         3480                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         1916                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         1040                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst           87                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data           38                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         5172                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         5170                       # number of overall hits
system.l2.overall_hits::total                   19167                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst         1205                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          663                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst          295                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          249                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           82                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data           27                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst          883                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1550                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  4954                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data            7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data            9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 32                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                8                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data          317                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          535                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data         5538                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6392                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst         1205                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          980                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst          295                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          784                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           82                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data           29                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          883                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         7088                       # number of demand (read+write) misses
system.l2.demand_misses::total                  11346                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         1205                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          980                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst          295                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          784                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           82                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data           29                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          883                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         7088                       # number of overall misses
system.l2.overall_misses::total                 11346                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst     99340000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     58992000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst     25577500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     22136250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      6865000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data      3122750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst     72302750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    135126000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       423462250                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data       124496                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data       156995                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data       223494                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       504985                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data        62498                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        62498                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data     25938248                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data     47260750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data       179750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data    521026218                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     594404966                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst     99340000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     84930248                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst     25577500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     69397000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      6865000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data      3302500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst     72302750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    656152218                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1017867216                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst     99340000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     84930248                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst     25577500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     69397000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      6865000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data      3302500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst     72302750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    656152218                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1017867216                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst         3469                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         2462                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst         2211                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         1235                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst          169                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data           65                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst         6055                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5531                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               21197                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        12704                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             12704                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           17                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               43                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         1998                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          589                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data         6727                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9316                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         3469                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         4460                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         2211                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         1824                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst          169                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data           67                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         6055                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        12258                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                30513                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         3469                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         4460                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         2211                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         1824                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst          169                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data           67                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         6055                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        12258                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               30513                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.347362                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.269293                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.133424                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.201619                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.485207                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.415385                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.145830                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.280239                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.233712                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.700000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.705882                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.800000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.818182                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.744186                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.250000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.158659                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.908319                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.823250                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.686131                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.347362                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.219731                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.133424                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.429825                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.485207                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.432836                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.145830                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.578235                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.371842                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.347362                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.219731                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.133424                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.429825                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.485207                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.432836                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.145830                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.578235                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.371842                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 82439.834025                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 88977.375566                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 86703.389831                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 88900.602410                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 83719.512195                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 115657.407407                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 81883.069083                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 87178.064516                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 85478.855470                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data 17785.142857                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data 13082.916667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data 24832.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 15780.781250                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data 20832.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  7812.250000                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 81824.126183                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 88337.850467                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data        89875                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 94082.018418                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92992.015957                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 82439.834025                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 86663.518367                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 86703.389831                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 88516.581633                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 83719.512195                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 113879.310345                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 81883.069083                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 92572.265519                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89711.547329                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 82439.834025                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 86663.518367                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 86703.389831                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 88516.581633                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 83719.512195                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 113879.310345                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 81883.069083                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 92572.265519                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89711.547329                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 6373                       # number of writebacks
system.l2.writebacks::total                      6373                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst           66                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data           12                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst           53                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data            8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst           59                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data            9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst           31                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data            7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                245                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst           66                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data           12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst           53                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data            8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst           59                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data            9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst           31                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 245                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst           66                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data           12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst           53                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data            8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst           59                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data            9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst           31                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                245                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst         1139                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          651                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst          242                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          241                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           23                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data           18                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst          852                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1543                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             4709                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data           12                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data            9                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            32                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            8                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data          317                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data          535                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data         5538                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6392                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst         1139                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          968                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst          242                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          776                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           23                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data           20                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst          852                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         7081                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             11101                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst         1139                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          968                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst          242                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          776                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           23                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data           20                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst          852                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         7081                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            11101                       # number of overall MSHR misses
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data            3                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data            4                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data            2                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data            5                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total           14                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data            3                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data            4                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data            2                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data            5                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total           14                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst     79369750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     49682250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst     18301250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     18441500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1572250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data      2148750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst     59244250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    115403750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    344163750                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data       124007                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data       217012                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data        72004                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data       165508                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       578531                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data        53003                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data        36501                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data        36002                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data        17501                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       143007                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data     22003752                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data     40613750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data       154250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data    452691282                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    515463034                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst     79369750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     71686002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst     18301250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     59055250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1572250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data      2303000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst     59244250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    568095032                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    859626784                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst     79369750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     71686002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst     18301250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     59055250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1572250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data      2303000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst     59244250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    568095032                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    859626784                       # number of overall MSHR miss cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data       633000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data       843500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data       421000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      1053000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total      2950500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data       633000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data       843500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data       421000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data      1053000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total      2950500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.328337                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.264419                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.109453                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.195142                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.136095                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.276923                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.140710                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.278973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.222154                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.700000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.705882                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.800000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.818182                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.744186                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.250000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.158659                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.908319                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.823250                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.686131                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.328337                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.217040                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.109453                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.425439                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.136095                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.298507                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.140710                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.577664                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.363812                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.328337                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.217040                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.109453                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.425439                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.136095                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.298507                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.140710                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.577664                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.363812                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 69683.713784                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 76316.820276                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst        75625                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 76520.746888                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 68358.695652                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data       119375                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 69535.504695                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 74791.801685                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 73086.377150                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 17715.285714                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18084.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data        18001                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18389.777778                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18079.093750                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 17667.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18250.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data        18001                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data        17501                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 17875.875000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 69412.466877                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 75913.551402                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data        77125                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 81742.737811                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80641.901439                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 69683.713784                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 74055.787190                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst        75625                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 76102.126289                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 68358.695652                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data       115150                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 69535.504695                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 80228.079650                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77436.878119                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 69683.713784                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 74055.787190                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst        75625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 76102.126289                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 68358.695652                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data       115150                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 69535.504695                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 80228.079650                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77436.878119                       # average overall mshr miss latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data       211000                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data       210875                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data       210500                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data       210600                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total       210750                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data       211000                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data       210875                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data       210500                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data       210600                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total       210750                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                4709                       # Transaction distribution
system.membus.trans_dist::ReadResp               4709                       # Transaction distribution
system.membus.trans_dist::WriteReq                 14                       # Transaction distribution
system.membus.trans_dist::WriteResp                14                       # Transaction distribution
system.membus.trans_dist::Writeback              6373                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              191                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             72                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              80                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6359                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6352                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           28                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        28845                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        28873                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  28873                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1115776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1115888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1115888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              190                       # Total snoops (count)
system.membus.snoop_fanout::samples             17718                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   17718    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               17718                       # Request fanout histogram
system.membus.reqLayer0.occupancy               29500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            46238500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy           58459178                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              7.9                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups          62686                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted        51114                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect         3835                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups        49892                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits          17233                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    34.540608                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS           3957                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect          154                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               49707                       # DTB read hits
system.switch_cpus0.dtb.read_misses               419                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           11157                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              31374                       # DTB write hits
system.switch_cpus0.dtb.write_misses               50                       # DTB write misses
system.switch_cpus0.dtb.write_acv                  24                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses           5448                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               81081                       # DTB hits
system.switch_cpus0.dtb.data_misses               469                       # DTB misses
system.switch_cpus0.dtb.data_acv                   24                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           16605                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              12775                       # ITB hits
system.switch_cpus0.itb.fetch_misses              199                       # ITB misses
system.switch_cpus0.itb.fetch_acv                  13                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          12974                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                  374431                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles       106309                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts                309162                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches              62686                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        21190                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               161481                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles           9776                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.MiscStallCycles          171                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles         3845                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles           43                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           27                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines            40542                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes         2641                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples       276764                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.117060                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.490485                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0          220303     79.60%     79.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1            4207      1.52%     81.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2            6436      2.33%     83.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3            3841      1.39%     84.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4            9712      3.51%     88.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5            2777      1.00%     89.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            3283      1.19%     90.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7            1511      0.55%     91.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8           24694      8.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total       276764                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.167417                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.825685                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles           85611                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       140866                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles            40223                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         5806                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles          4257                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved         3211                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          647                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts        262128                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2052                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles          4257                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles           89492                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          35081                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        73811                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles            41865                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        32257                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts        248275                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          160                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          3341                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents          3770                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents         20489                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands       168561                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups       312375                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups       312161                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups          192                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps       113433                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps           55128                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         5797                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          971                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            38504                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads        50224                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        34359                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         8370                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         3797                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded            224201                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         7110                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued           210721                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued          357                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined        65201                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined        34010                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4799                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples       276764                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.761374                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.466740                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0       193051     69.75%     69.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1        31917     11.53%     81.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2        17117      6.18%     87.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        12707      4.59%     92.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        11321      4.09%     96.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5         5395      1.95%     98.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6         3286      1.19%     99.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         1286      0.46%     99.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8          684      0.25%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total       276764                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            466      6.40%      6.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      6.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      6.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      6.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      6.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      6.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      6.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      6.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      6.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      6.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      6.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%      6.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      6.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      6.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      6.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      6.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      6.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      6.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      6.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      6.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%      6.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%      6.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%      6.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%      6.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%      6.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%      6.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%      6.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%      6.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          4307     59.19%     65.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         2504     34.41%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu       122600     58.18%     58.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult          187      0.09%     58.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     58.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd           48      0.02%     58.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     58.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     58.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     58.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     58.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     58.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     58.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     58.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     58.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     58.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     58.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     58.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     58.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     58.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     58.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     58.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     58.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     58.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     58.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     58.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead        52367     24.85%     83.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        32198     15.28%     98.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess         3321      1.58%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total        210721                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.562777                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               7277                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.034534                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads       705190                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes       296435                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses       197409                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads          650                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes          402                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses          289                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses        217651                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses            347                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         2123                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        15254                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           54                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          341                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         5617                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked         6340                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles          4257                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          15587                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         8099                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts       235818                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1298                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts        50224                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        34359                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         5546                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           275                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         7758                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          341                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect          876                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         3276                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts         4152                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts       206853                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts        50287                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts         3868                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                 4507                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs               81777                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches           28393                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             31490                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.552446                       # Inst execution rate
system.switch_cpus0.iew.wb_sent                199139                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count               197698                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers            95011                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers           122608                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.527996                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.774917                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts        65887                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2311                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts         3801                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples       265127                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.637347                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.663367                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0       206477     77.88%     77.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1        26966     10.17%     88.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        10061      3.79%     91.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3         4454      1.68%     93.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4         4288      1.62%     95.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5         1955      0.74%     95.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         2154      0.81%     96.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         1499      0.57%     97.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8         7273      2.74%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total       265127                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts       168978                       # Number of instructions committed
system.switch_cpus0.commit.committedOps        168978                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                 63712                       # Number of memory references committed
system.switch_cpus0.commit.loads                34970                       # Number of loads committed
system.switch_cpus0.commit.membars                977                       # Number of memory barriers committed
system.switch_cpus0.commit.branches             23297                       # Number of branches committed
system.switch_cpus0.commit.fp_insts               246                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts           162967                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls         2106                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass         2869      1.70%      1.70% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu        97621     57.77%     59.47% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult          164      0.10%     59.57% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     59.57% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd           31      0.02%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead        35947     21.27%     80.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite        29025     17.18%     98.03% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess         3321      1.97%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total       168978                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events         7273                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads              490013                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes             481473                       # The number of ROB writes
system.switch_cpus0.timesIdled                   1990                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  97667                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles              583936                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts             166109                       # Number of Instructions Simulated
system.switch_cpus0.committedOps               166109                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      2.254128                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.254128                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.443630                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.443630                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads          270019                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes         138698                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads              145                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes             102                       # number of floating regfile writes
system.switch_cpus0.misc_regfile_reads          12105                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2914                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups          52651                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted        44254                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect         2434                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups        36764                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits          15734                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    42.797302                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS           3050                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect          150                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               36258                       # DTB read hits
system.switch_cpus1.dtb.read_misses              1016                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   18                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            3482                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              15550                       # DTB write hits
system.switch_cpus1.dtb.write_misses              188                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  18                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses           1249                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               51808                       # DTB hits
system.switch_cpus1.dtb.data_misses              1204                       # DTB misses
system.switch_cpus1.dtb.data_acv                   36                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            4731                       # DTB accesses
system.switch_cpus1.itb.fetch_hits               8232                       # ITB hits
system.switch_cpus1.itb.fetch_misses              341                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses           8573                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                  265559                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles        73860                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts                256015                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches              52651                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        18784                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               155596                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles           7866                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.MiscStallCycles          186                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles         5985                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles           43                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           33                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines            32751                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes         1478                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples       239636                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.068349                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.425487                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0          192529     80.34%     80.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1            2332      0.97%     81.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2            7190      3.00%     84.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3            2540      1.06%     85.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4            7972      3.33%     88.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5            1775      0.74%     89.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            5146      2.15%     91.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7            1172      0.49%     92.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8           18980      7.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total       239636                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.198265                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.964061                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles           58767                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       139157                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles            33798                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         4324                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles          3589                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved         2108                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          354                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts        206708                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1133                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles          3589                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles           62017                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          22909                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        92010                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles            34986                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        24124                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts        192077                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents           285                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents           384                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents         13827                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands       132684                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups       228088                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups       227813                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups          199                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps        97395                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps           35289                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        10084                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          826                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            34096                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads        35949                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        17359                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         5907                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores         2378                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded            171250                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         6715                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued           165808                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued          444                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined        43370                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined        22478                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4720                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples       239636                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.691916                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.355919                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0       173221     72.29%     72.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1        22469      9.38%     81.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2        14016      5.85%     87.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        13423      5.60%     93.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        11226      4.68%     97.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5         2832      1.18%     98.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6         1538      0.64%     99.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7          542      0.23%     99.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8          369      0.15%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total       239636                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu             96      1.61%      1.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      1.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          4098     68.90%     70.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1754     29.49%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            6      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu       102868     62.04%     62.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult          108      0.07%     62.11% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     62.11% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd           26      0.02%     62.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     62.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     62.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     62.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            3      0.00%     62.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     62.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     62.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     62.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     62.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     62.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     62.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     62.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     62.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     62.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     62.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     62.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     62.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     62.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     62.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     62.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     62.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead        40102     24.19%     86.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        16208      9.78%     96.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess         6487      3.91%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total        165808                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.624373                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               5948                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.035873                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads       576902                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes       221155                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses       153139                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads          742                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes          406                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses          322                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses        171356                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses            394                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads          668                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        11167                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           20                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          233                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         3172                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked         6560                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles          3589                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles           5980                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        15360                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts       182214                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1565                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts        35949                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        17359                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         5418                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           128                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        15243                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          233                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect          717                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect         2520                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts         3237                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts       162744                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts        37853                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts         3064                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                 4249                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs               53789                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches           23716                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             15936                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.612836                       # Inst execution rate
system.switch_cpus1.iew.wb_sent                155426                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count               153461                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers            69408                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers            86478                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.577879                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.802609                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts        42971                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         1995                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts         2903                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples       231614                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.593276                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.602113                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0       180572     77.96%     77.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1        24795     10.71%     88.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        11392      4.92%     93.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3         2752      1.19%     94.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4         2048      0.88%     95.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5         1405      0.61%     96.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6         1005      0.43%     96.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7          831      0.36%     97.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8         6814      2.94%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total       231614                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       137411                       # Number of instructions committed
system.switch_cpus1.commit.committedOps        137411                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                 38969                       # Number of memory references committed
system.switch_cpus1.commit.loads                24782                       # Number of loads committed
system.switch_cpus1.commit.membars               1060                       # Number of memory barriers committed
system.switch_cpus1.commit.branches             20126                       # Number of branches committed
system.switch_cpus1.commit.fp_insts               296                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           131640                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls         1385                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass         2823      2.05%      2.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu        87942     64.00%     66.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult           92      0.07%     66.12% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     66.12% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd           25      0.02%     66.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     66.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     66.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     66.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            3      0.00%     66.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     66.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     66.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     66.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     66.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     66.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     66.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     66.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     66.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     66.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     66.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     66.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     66.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead        25842     18.81%     84.95% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite        14197     10.33%     95.28% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess         6487      4.72%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total       137411                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events         6814                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads              398510                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes             368913                       # The number of ROB writes
system.switch_cpus1.timesIdled                    906                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  25923                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles              684468                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts             134594                       # Number of Instructions Simulated
system.switch_cpus1.committedOps               134594                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      1.973037                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.973037                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.506833                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.506833                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads          203155                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes         111986                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads              172                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes             162                       # number of floating regfile writes
system.switch_cpus1.misc_regfile_reads          15658                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          4400                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups           2087                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted         1559                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect          221                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups         1624                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits            294                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    18.103448                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS            173                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect           14                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits                1197                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 6                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses               6                       # DTB read accesses
system.switch_cpus2.dtb.write_hits                365                       # DTB write hits
system.switch_cpus2.dtb.write_misses                2                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses              2                       # DTB write accesses
system.switch_cpus2.dtb.data_hits                1562                       # DTB hits
system.switch_cpus2.dtb.data_misses                 8                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses               8                       # DTB accesses
system.switch_cpus2.itb.fetch_hits                151                       # ITB hits
system.switch_cpus2.itb.fetch_misses                2                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses            153                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                   16941                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles         5007                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts                  8868                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches               2087                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches          467                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles                 4539                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles            502                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.MiscStallCycles           22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles           27                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.CacheLines             1184                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes          155                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples         9864                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.899027                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.318444                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0            8326     84.41%     84.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1              77      0.78%     85.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2             187      1.90%     87.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3             113      1.15%     88.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4             194      1.97%     90.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5              87      0.88%     91.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6              71      0.72%     91.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7              31      0.31%     92.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8             778      7.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total         9864                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.123192                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.523464                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles            3261                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles         5208                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles             1064                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          117                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles           213                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved          124                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred           39                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts          6613                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts           94                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles           213                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles            3345                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles            757                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles         3405                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles             1100                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles         1043                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts          6029                       # Number of instructions processed by rename
system.switch_cpus2.rename.LQFullEvents           904                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents             4                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands         4390                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups         6841                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups         6839                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps         1537                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps            2853                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          189                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts           46                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts              762                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads         1554                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores          506                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          283                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores           47                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded              5103                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          299                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued             4180                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued           36                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined         3229                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined         1582                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          237                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples         9864                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.423763                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.085266                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0         7979     80.89%     80.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1          844      8.56%     89.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2          427      4.33%     93.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3          245      2.48%     96.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4          202      2.05%     98.31% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5           98      0.99%     99.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6           39      0.40%     99.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7           25      0.25%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8            5      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total         9864                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu              5      3.79%      3.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      3.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      3.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      3.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      3.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      3.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      3.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      3.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      3.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      3.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      3.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%      3.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      3.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      3.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      3.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      3.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      3.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      3.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      3.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      3.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%      3.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%      3.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%      3.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%      3.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%      3.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%      3.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%      3.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%      3.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%      3.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead            94     71.21%     75.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite           33     25.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu         2391     57.20%     57.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult            6      0.14%     57.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     57.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     57.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     57.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     57.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     57.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     57.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     57.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     57.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     57.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     57.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     57.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     57.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     57.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     57.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     57.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     57.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     57.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     57.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead         1303     31.17%     88.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite          386      9.23%     97.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess           94      2.25%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total          4180                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.246739                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt                132                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.031579                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads        18392                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes         8643                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses         3716                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses          4312                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads           45                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads         1030                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores          250                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked           24                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles           213                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles            449                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles          291                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts         5453                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts           59                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts         1554                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts          506                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          244                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents             0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          296                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           14                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect           33                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect          195                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts          228                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts         3972                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts         1203                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts          208                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   51                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs                1573                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches             591                       # Number of branches executed
system.switch_cpus2.iew.exec_stores               370                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.234461                       # Inst execution rate
system.switch_cpus2.iew.wb_sent                  3811                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count                 3716                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers             1663                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers             2147                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.219350                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.774569                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts         3283                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls           62                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts          204                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples         9240                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.236472                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     0.912583                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0         8267     89.47%     89.47% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1          489      5.29%     94.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2          217      2.35%     97.11% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3          101      1.09%     98.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4           50      0.54%     98.74% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5           35      0.38%     99.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6           23      0.25%     99.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7           18      0.19%     99.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8           40      0.43%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total         9240                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts         2185                       # Number of instructions committed
system.switch_cpus2.commit.committedOps          2185                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                   780                       # Number of memory references committed
system.switch_cpus2.commit.loads                  524                       # Number of loads committed
system.switch_cpus2.commit.membars                 25                       # Number of memory barriers committed
system.switch_cpus2.commit.branches               357                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts             2083                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls           42                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass           13      0.59%      0.59% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu         1268     58.03%     58.63% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult            5      0.23%     58.86% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     58.86% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd            0      0.00%     58.86% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     58.86% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt            0      0.00%     58.86% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            0      0.00%     58.86% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv            0      0.00%     58.86% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     58.86% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     58.86% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     58.86% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     58.86% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     58.86% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     58.86% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     58.86% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     58.86% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     58.86% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     58.86% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     58.86% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     58.86% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     58.86% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     58.86% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     58.86% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     58.86% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     58.86% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     58.86% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     58.86% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.86% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.86% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead          549     25.13%     83.98% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite          256     11.72%     95.70% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess           94      4.30%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total         2185                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events           40                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads               14640                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes              11560                       # The number of ROB writes
system.switch_cpus2.timesIdled                     95                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                   7077                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles              934269                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts               2172                       # Number of Instructions Simulated
system.switch_cpus2.committedOps                 2172                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      7.799724                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                7.799724                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.128210                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.128210                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads            4676                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes           2850                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads           9722                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes            80                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups         132711                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted       108303                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect         7133                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups        91414                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits          51024                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    55.816396                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS           8364                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect          216                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits              116278                       # DTB read hits
system.switch_cpus3.dtb.read_misses              1808                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    2                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses           46461                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              93745                       # DTB write hits
system.switch_cpus3.dtb.write_misses              952                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses          18777                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              210023                       # DTB hits
system.switch_cpus3.dtb.data_misses              2760                       # DTB misses
system.switch_cpus3.dtb.data_acv                   11                       # DTB access violations
system.switch_cpus3.dtb.data_accesses           65238                       # DTB accesses
system.switch_cpus3.itb.fetch_hits              38327                       # ITB hits
system.switch_cpus3.itb.fetch_misses              514                       # ITB misses
system.switch_cpus3.itb.fetch_acv                  11                       # ITB acv
system.switch_cpus3.itb.fetch_accesses          38841                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                  972217                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles       210743                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts                767221                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             132711                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        59388                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               659036                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          18816                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles                16                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles          504                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles        15082                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           30                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines            98129                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes         4378                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.ItlbSquashes              2                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus3.fetch.rateDist::samples       894819                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.857404                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.192338                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0          750029     83.82%     83.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1            9969      1.11%     84.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           16157      1.81%     86.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           11890      1.33%     88.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           29792      3.33%     91.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5            6628      0.74%     92.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           10033      1.12%     93.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            5806      0.65%     93.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8           54515      6.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total       894819                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.136503                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.789146                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles          157779                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       616355                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles            87500                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        24563                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles          8621                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved         7194                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          812                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts        667521                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2517                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles          8621                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles          169847                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         293917                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       178198                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles            99419                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       144816                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts        636593                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          560                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         19056                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents          5767                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents        101249                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands       422436                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups       841347                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups       838425                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups         2593                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps       293674                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          128754                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        15602                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1960                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           152240                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       119245                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       100858                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        23515                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        13755                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded            584962                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        12755                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued           544246                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1158                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       154549                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined        95885                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         8281                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples       894819                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.608219                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.340661                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0       678131     75.78%     75.78% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1        83110      9.29%     85.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2        42164      4.71%     89.78% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        36300      4.06%     93.84% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        26181      2.93%     96.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        16341      1.83%     98.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6         8211      0.92%     99.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         2835      0.32%     99.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         1546      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total       894819                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            770      4.02%      4.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      4.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      4.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      4.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      4.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      4.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      4.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      4.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      4.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      4.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      4.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      4.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      4.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      4.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      4.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      4.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      4.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      4.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      4.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      4.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%      4.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      4.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%      4.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%      4.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      4.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      4.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%      4.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%      4.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          9865     51.55%     55.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         8503     44.43%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass          454      0.08%      0.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu       313349     57.57%     57.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult          544      0.10%     57.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     57.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd         1193      0.22%     57.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     57.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     57.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     57.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv          227      0.04%     58.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     58.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     58.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     58.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     58.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     58.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     58.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     58.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     58.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     58.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     58.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     58.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     58.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     58.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     58.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     58.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       123611     22.71%     80.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        95796     17.60%     98.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess         9072      1.67%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total        544246                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.559799                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              19138                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.035164                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      1995645                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes       748745                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses       511318                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads         7961                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes         4070                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses         3805                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses        558784                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses           4146                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         4916                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        35676                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           59                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          572                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        12396                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked        13684                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles          8621                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          84870                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       190794                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts       609442                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         2347                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       119245                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       100858                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         9843                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           980                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents       189477                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          572                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect         2203                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         6200                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts         8403                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts       536123                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       118593                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts         8122                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                11725                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              213475                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches           71789                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             94882                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.551444                       # Inst execution rate
system.switch_cpus3.iew.wb_sent                520039                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count               515123                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           253132                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers           346587                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.529844                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.730356                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts       149704                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         4474                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts         7570                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples       869658                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.520236                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.467956                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0       705947     81.18%     81.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1        73911      8.50%     89.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        29192      3.36%     93.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        13574      1.56%     94.59% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        16472      1.89%     96.49% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5         4917      0.57%     97.05% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6         6065      0.70%     97.75% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         4093      0.47%     98.22% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        15487      1.78%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total       869658                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       452427                       # Number of instructions committed
system.switch_cpus3.commit.committedOps        452427                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                172031                       # Number of memory references committed
system.switch_cpus3.commit.loads                83569                       # Number of loads committed
system.switch_cpus3.commit.membars               2328                       # Number of memory barriers committed
system.switch_cpus3.commit.branches             58561                       # Number of branches committed
system.switch_cpus3.commit.fp_insts              3618                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts           434872                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls         4290                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass         9718      2.15%      2.15% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu       257293     56.87%     59.02% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult          519      0.11%     59.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     59.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd         1172      0.26%     59.39% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     59.39% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     59.39% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     59.39% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv          227      0.05%     59.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead        85897     18.99%     78.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite        88529     19.57%     97.99% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess         9072      2.01%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total       452427                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events        15487                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads             1448019                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            1229707                       # The number of ROB writes
system.switch_cpus3.timesIdled                   2792                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  77398                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles              512315                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts             443163                       # Number of Instructions Simulated
system.switch_cpus3.committedOps               443163                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      2.193814                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.193814                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.455827                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.455827                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads          727541                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes         347777                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads             2532                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes            2353                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads          17538                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          7529                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              22057                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             22057                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                14                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               14                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            12704                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             162                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            76                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            238                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9357                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9357                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         6939                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        12975                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         4423                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         5158                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          338                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side          172                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        12114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        32836                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 74955                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       222016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       508952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       141504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       187680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side        10816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side         4688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       387520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1302824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2766000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1087                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            44373                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   7                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  44373    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              44373                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           34897500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5447386                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           7574737                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3383649                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           3366740                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            276379                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            128985                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           9270921                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy          19517772                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             2.6                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.059603                       # Number of seconds simulated
sim_ticks                                 59602604000                       # Number of ticks simulated
final_tick                               2322336469000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1549661                       # Simulator instruction rate (inst/s)
host_op_rate                                  1549661                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              613915736                       # Simulator tick rate (ticks/s)
host_mem_usage                                 769904                       # Number of bytes of host memory used
host_seconds                                    97.09                       # Real time elapsed on the host
sim_insts                                   150450341                       # Number of instructions simulated
sim_ops                                     150450341                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst         9408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data        10496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        70080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data        67712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       574528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data     10672256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst         9664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        22784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11436928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst         9408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        70080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       574528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst         9664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        663680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     14323840                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        14323840                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst          147                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data          164                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         1095                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         1058                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         8977                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data       166754                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          151                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data          356                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              178702                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        223810                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             223810                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst       157845                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data       176100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      1175788                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data      1136058                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      9639310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    179056875                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst       162141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data       382265                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             191886381                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst       157845                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      1175788                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      9639310                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst       162141                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         11135084                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       240322386                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            240322386                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       240322386                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst       157845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data       176100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      1175788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data      1136058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      9639310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    179056875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst       162141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data       382265                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            432208767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      178702                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     354626                       # Number of write requests accepted
system.mem_ctrls.readBursts                    178702                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   354626                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               11434368                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2560                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16943104                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11436928                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             22696064                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     40                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 89879                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          991                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             11329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11058                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             10888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11007                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             11503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            10944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10839                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16014                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16377                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16991                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16319                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       533                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   59603566500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                178702                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               354626                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   58051                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   64680                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   29959                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   25854                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      77                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  10185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   5828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   6780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   7793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   7449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   6500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   6040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   3870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   3480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1668                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        51208                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    554.150914                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   347.744416                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   412.396619                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        10571     20.64%     20.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7669     14.98%     35.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4836      9.44%     45.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2245      4.38%     49.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2444      4.77%     54.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1415      2.76%     56.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1829      3.57%     60.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1129      2.20%     62.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        19070     37.24%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        51208                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        10218                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.482873                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     19.851838                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           5158     50.48%     50.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          3142     30.75%     81.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47          1425     13.95%     95.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63           285      2.79%     97.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            81      0.79%     98.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            31      0.30%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           13      0.13%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           11      0.11%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           20      0.20%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           40      0.39%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           10      0.10%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         10218                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        10218                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      25.908788                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.301621                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     54.948351                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31          9718     95.11%     95.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47            66      0.65%     95.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63            43      0.42%     96.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79            22      0.22%     96.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95            20      0.20%     96.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111            9      0.09%     96.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127           11      0.11%     96.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143           27      0.26%     97.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159           46      0.45%     97.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175           40      0.39%     97.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191           22      0.22%     98.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207           16      0.16%     98.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-223            9      0.09%     98.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-239            8      0.08%     98.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::240-255            2      0.02%     98.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-271            2      0.02%     98.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-287            7      0.07%     98.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-303           11      0.11%     98.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319            7      0.07%     98.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335           25      0.24%     98.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351           10      0.10%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-367            7      0.07%     99.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383           26      0.25%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-399            6      0.06%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::400-415            6      0.06%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-431            3      0.03%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::432-447            1      0.01%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-463            2      0.02%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::464-479            1      0.01%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-495            2      0.02%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::496-511            5      0.05%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-527            7      0.07%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::528-543            1      0.01%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559            9      0.09%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::560-575            9      0.09%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::656-671            1      0.01%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-687            6      0.06%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::688-703            1      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-719            4      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         10218                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   4551033972                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              7900946472                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  893310000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     25472.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                44222.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       191.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       284.27                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    191.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    380.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.72                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.50                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.22                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.36                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.25                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   159116                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  233071                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.06                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.04                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     111757.80                       # Average gap between requests
system.mem_ctrls.pageHitRate                    88.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                223912080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                122174250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               779656800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              894952800                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy           3989653200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           9027770580                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          28730937750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy            43769057460                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            716.545964                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  47587556366                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1990300000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   10025469634                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                225295560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                122929125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               786013800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              903396240                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy           3989653200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           8861480775                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          28876806000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy            43765574700                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            716.488947                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  47842012303                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    1990300000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    9771719447                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      64                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      1565                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     410     28.45%     28.45% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                      3      0.21%     28.66% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     61      4.23%     32.89% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.07%     32.96% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    966     67.04%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                1441                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      410     46.33%     46.33% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                       3      0.34%     46.67% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      61      6.89%     53.56% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.11%     53.67% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     410     46.33%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  885                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             59465726500     99.72%     99.72% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                1881000      0.00%     99.73% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               19539500      0.03%     99.76% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 568500      0.00%     99.76% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              142742500      0.24%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         59630458000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.424431                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.614157                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::swpipl                 1312     87.47%     87.47% # number of callpals executed
system.cpu0.kern.callpal::rdps                    124      8.27%     95.73% # number of callpals executed
system.cpu0.kern.callpal::rti                      64      4.27%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  1500                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               65                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements              414                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          488.850902                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs               6397                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              414                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.451691                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   488.850902                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.954787                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.954787                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          490                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          474                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.957031                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           249208                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          249208                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        39948                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          39948                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        19214                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         19214                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          575                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          575                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          370                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          370                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        59162                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           59162                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        59162                       # number of overall hits
system.cpu0.dcache.overall_hits::total          59162                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         1236                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         1236                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          604                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          604                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           69                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           69                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data          130                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          130                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         1840                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          1840                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         1840                       # number of overall misses
system.cpu0.dcache.overall_misses::total         1840                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data     42209675                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     42209675                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     23708458                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     23708458                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data      2629744                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      2629744                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data      3699601                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      3699601                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data     65918133                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     65918133                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data     65918133                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     65918133                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        41184                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        41184                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        19818                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        19818                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          644                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          644                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          500                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          500                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        61002                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        61002                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        61002                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        61002                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.030012                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.030012                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.030477                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.030477                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.107143                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.107143                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.260000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.260000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.030163                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.030163                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.030163                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.030163                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 34150.222492                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 34150.222492                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 39252.413907                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 39252.413907                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 38112.231884                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 38112.231884                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data 28458.469231                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 28458.469231                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 35825.072283                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 35825.072283                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 35825.072283                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 35825.072283                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         1416                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          918                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               23                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             16                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    61.565217                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    57.375000                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          171                       # number of writebacks
system.cpu0.dcache.writebacks::total              171                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data          709                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          709                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          240                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          240                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data           23                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           23                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data          949                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          949                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data          949                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          949                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          527                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          527                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          364                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          364                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data           46                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           46                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data          129                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          129                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          891                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          891                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          891                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          891                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data          233                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          233                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data          147                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          147                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data          380                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total          380                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     16295011                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     16295011                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data     13001308                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     13001308                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data      1447001                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1447001                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data      3503899                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      3503899                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     29296319                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     29296319                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     29296319                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     29296319                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     52400000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     52400000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     32667001                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total     32667001                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data     85067001                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total     85067001                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.012796                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.012796                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.018367                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018367                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.258000                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.258000                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.014606                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.014606                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.014606                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.014606                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 30920.324478                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 30920.324478                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 35717.879121                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 35717.879121                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 31456.543478                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31456.543478                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data 27162.007752                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 27162.007752                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 32880.268238                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 32880.268238                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 32880.268238                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 32880.268238                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 224892.703863                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 224892.703863                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 222224.496599                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 222224.496599                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 223860.528947                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 223860.528947                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             1736                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs              10607                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             1736                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.110023                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          463                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            88732                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           88732                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst        41575                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          41575                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst        41575                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           41575                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst        41575                       # number of overall hits
system.cpu0.icache.overall_hits::total          41575                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         1923                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         1923                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         1923                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          1923                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         1923                       # number of overall misses
system.cpu0.icache.overall_misses::total         1923                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     41101420                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     41101420                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     41101420                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     41101420                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     41101420                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     41101420                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst        43498                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        43498                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst        43498                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        43498                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst        43498                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        43498                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.044209                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.044209                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.044209                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.044209                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.044209                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.044209                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 21373.593344                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 21373.593344                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 21373.593344                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 21373.593344                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 21373.593344                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 21373.593344                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst          187                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          187                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst          187                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          187                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst          187                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          187                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst         1736                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         1736                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst         1736                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         1736                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst         1736                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         1736                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     34315312                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     34315312                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     34315312                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     34315312                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     34315312                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     34315312                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.039910                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.039910                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.039910                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.039910                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.039910                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.039910                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 19766.884793                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 19766.884793                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 19766.884793                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 19766.884793                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 19766.884793                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 19766.884793                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      63                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      1817                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     443     31.89%     31.89% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     61      4.39%     36.29% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.07%     36.36% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    884     63.64%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                1389                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      443     46.78%     46.78% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      61      6.44%     53.22% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.11%     53.33% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     442     46.67%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  947                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             59432542500     99.83%     99.83% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               19379500      0.03%     99.86% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                1191000      0.00%     99.86% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               80669500      0.14%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         59533782500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.500000                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.681785                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.07%      0.07% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   14      0.95%      1.02% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.14%      1.15% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 1245     84.29%     85.44% # number of callpals executed
system.cpu1.kern.callpal::rdps                    122      8.26%     93.70% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.07%     93.77% # number of callpals executed
system.cpu1.kern.callpal::rti                      82      5.55%     99.32% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      0.61%     99.93% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.07%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  1477                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel               34                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 20                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 63                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 21                      
system.cpu1.kern.mode_good::user                   20                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.617647                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.015873                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.358974                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         119680500     55.01%     55.01% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            97883000     44.99%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      14                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements             5298                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          495.055652                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              96452                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             5298                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            18.205361                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   495.055652                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.966906                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.966906                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          493                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          485                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.962891                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           612935                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          612935                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        82322                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          82322                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        43067                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         43067                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          768                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          768                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          749                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          749                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       125389                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          125389                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       125389                       # number of overall hits
system.cpu1.dcache.overall_hits::total         125389                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        10073                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        10073                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data        14589                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        14589                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          176                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          176                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           91                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           91                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        24662                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         24662                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        24662                       # number of overall misses
system.cpu1.dcache.overall_misses::total        24662                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    305675943                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    305675943                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    306108330                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    306108330                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data      3657997                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      3657997                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data      2095054                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      2095054                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::switch_cpus1.data        16000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        16000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    611784273                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    611784273                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    611784273                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    611784273                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        92395                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        92395                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        57656                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        57656                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          944                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          944                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          840                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          840                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       150051                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       150051                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       150051                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       150051                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.109021                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.109021                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.253035                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.253035                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.186441                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.186441                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.108333                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.108333                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.164357                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.164357                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.164357                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.164357                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 30346.068004                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 30346.068004                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 20982.132429                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 20982.132429                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 20784.073864                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 20784.073864                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data 23022.571429                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 23022.571429                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 24806.758292                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 24806.758292                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 24806.758292                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 24806.758292                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        18764                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          435                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             1313                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             11                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    14.290937                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    39.545455                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         3674                       # number of writebacks
system.cpu1.dcache.writebacks::total             3674                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6694                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6694                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data        12297                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        12297                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data           59                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           59                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        18991                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        18991                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        18991                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        18991                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3379                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3379                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data         2292                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         2292                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data          117                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          117                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data           91                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           91                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5671                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5671                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5671                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5671                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data           63                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total           63                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data           63                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total           63                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     91908262                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     91908262                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     49535887                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     49535887                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data      2213250                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2213250                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data      1959946                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1959946                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus1.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    141444149                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    141444149                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    141444149                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    141444149                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data     14301000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total     14301000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data     14301000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     14301000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.036571                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.036571                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.039753                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.039753                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.123941                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.123941                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.108333                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.108333                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.037794                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.037794                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.037794                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.037794                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 27199.840781                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 27199.840781                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 21612.516143                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 21612.516143                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 18916.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18916.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data 21537.868132                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 21537.868132                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 24941.659143                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 24941.659143                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 24941.659143                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 24941.659143                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data       227000                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total       227000                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data       227000                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total       227000                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             4670                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.999642                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              88556                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4670                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            18.962741                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.999642                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999999                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          490                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           167915                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          167915                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst        76228                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          76228                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst        76228                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           76228                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst        76228                       # number of overall hits
system.cpu1.icache.overall_hits::total          76228                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         5393                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5393                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         5393                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5393                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         5393                       # number of overall misses
system.cpu1.icache.overall_misses::total         5393                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst    166931437                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    166931437                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst    166931437                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    166931437                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst    166931437                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    166931437                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst        81621                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        81621                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst        81621                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        81621                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst        81621                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        81621                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.066074                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.066074                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.066074                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.066074                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.066074                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.066074                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 30953.353792                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 30953.353792                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 30953.353792                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 30953.353792                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 30953.353792                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 30953.353792                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          171                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           19                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst          720                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          720                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst          720                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          720                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst          720                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          720                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst         4673                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4673                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst         4673                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4673                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst         4673                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4673                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst    134285054                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    134285054                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst    134285054                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    134285054                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst    134285054                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    134285054                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.057252                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.057252                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.057252                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.057252                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.057252                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.057252                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 28736.369356                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 28736.369356                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 28736.369356                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 28736.369356                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 28736.369356                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 28736.369356                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     438                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                     62387                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    6651     39.68%     39.68% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                    119      0.71%     40.39% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                     61      0.36%     40.76% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.01%     40.76% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   9929     59.24%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               16761                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     6280     49.29%     49.29% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                     119      0.93%     50.23% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                      61      0.48%     50.71% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.01%     50.71% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    6279     49.29%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                12740                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             57365795000     96.21%     96.21% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               55859500      0.09%     96.30% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               21641500      0.04%     96.34% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 420000      0.00%     96.34% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             2184251500      3.66%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total         59627967500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.944219                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.632390                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.760098                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::3                       397     88.03%     88.03% # number of syscalls executed
system.cpu2.kern.syscall::4                         3      0.67%     88.69% # number of syscalls executed
system.cpu2.kern.syscall::6                         6      1.33%     90.02% # number of syscalls executed
system.cpu2.kern.syscall::17                       17      3.77%     93.79% # number of syscalls executed
system.cpu2.kern.syscall::45                        6      1.33%     95.12% # number of syscalls executed
system.cpu2.kern.syscall::48                        1      0.22%     95.34% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      0.22%     95.57% # number of syscalls executed
system.cpu2.kern.syscall::59                        1      0.22%     95.79% # number of syscalls executed
system.cpu2.kern.syscall::71                       10      2.22%     98.00% # number of syscalls executed
system.cpu2.kern.syscall::73                        5      1.11%     99.11% # number of syscalls executed
system.cpu2.kern.syscall::144                       2      0.44%     99.56% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      0.22%     99.78% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      0.22%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                   451                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    4      0.01%      0.01% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  341      0.61%      0.62% # number of callpals executed
system.cpu2.kern.callpal::tbi                       9      0.02%      0.64% # number of callpals executed
system.cpu2.kern.callpal::swpipl                15012     27.05%     27.69% # number of callpals executed
system.cpu2.kern.callpal::rdps                    716      1.29%     28.98% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.00%     28.98% # number of callpals executed
system.cpu2.kern.callpal::rti                    1568      2.83%     31.81% # number of callpals executed
system.cpu2.kern.callpal::callsys                 475      0.86%     32.66% # number of callpals executed
system.cpu2.kern.callpal::imb                       3      0.01%     32.67% # number of callpals executed
system.cpu2.kern.callpal::rdunique              37367     67.33%    100.00% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 55497                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel             1908                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               1037                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel               1036                      
system.cpu2.kern.mode_good::user                 1037                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.542977                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.703905                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       47835689500     77.96%     77.96% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         13524114000     22.04%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     341                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements           309711                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          511.344201                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            7707188                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           309711                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            24.885096                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     1.493621                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   509.850580                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.002917                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.995802                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.998719                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          336                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           63                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           39                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         37632273                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        37632273                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      4338721                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4338721                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      3197293                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3197293                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data       104828                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       104828                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data       107016                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       107016                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      7536014                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         7536014                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      7536014                       # number of overall hits
system.cpu2.dcache.overall_hits::total        7536014                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       731679                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       731679                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data       845889                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       845889                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         4975                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         4975                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           92                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           92                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data      1577568                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1577568                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data      1577568                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1577568                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  47944137300                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  47944137300                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data  60218131256                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  60218131256                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data     76690000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     76690000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data       869011                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       869011                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data 108162268556                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 108162268556                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data 108162268556                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 108162268556                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      5070400                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      5070400                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      4043182                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4043182                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data       109803                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       109803                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data       107108                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       107108                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      9113582                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      9113582                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      9113582                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      9113582                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.144304                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.144304                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.209214                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.209214                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.045308                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.045308                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.000859                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.000859                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.173101                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.173101                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.173101                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.173101                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 65526.190174                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 65526.190174                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 71189.164602                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 71189.164602                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 15415.075377                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 15415.075377                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data  9445.771739                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  9445.771739                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 68562.666431                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 68562.666431                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 68562.666431                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 68562.666431                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      6279861                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets           93                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           123519                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    50.841255                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets           93                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       188246                       # number of writebacks
system.cpu2.dcache.writebacks::total           188246                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       551805                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       551805                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data       718502                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       718502                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data         1674                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total         1674                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data      1270307                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1270307                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data      1270307                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1270307                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data       179874                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       179874                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data       127387                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       127387                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data         3301                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         3301                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data           92                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           92                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data       307261                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       307261                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data       307261                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       307261                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::switch_cpus2.data         1224                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total         1224                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data         2117                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total         2117                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data         3341                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total         3341                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   8431621639                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   8431621639                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data   9372944932                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   9372944932                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data     46298750                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     46298750                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data       730989                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       730989                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data  17804566571                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  17804566571                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data  17804566571                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  17804566571                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus2.data    200485000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total    200485000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data    349748000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total    349748000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data    550233000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    550233000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.035475                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.035475                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.031507                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.031507                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.030063                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.030063                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.000859                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.000859                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.033715                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.033715                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.033715                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.033715                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 46875.155047                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 46875.155047                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 73578.504337                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 73578.504337                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 14025.674038                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14025.674038                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  7945.532609                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7945.532609                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 57946.067256                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 57946.067256                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 57946.067256                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 57946.067256                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 163794.934641                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 163794.934641                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 165209.258385                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total 165209.258385                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 164691.110446                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 164691.110446                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements           254462                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.820334                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            5459508                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           254462                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            21.455101                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     1.141328                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   510.679005                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.002229                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.997420                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999649                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          151                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          303                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           37                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         11666756                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        11666756                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      5438892                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        5438892                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      5438892                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         5438892                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      5438892                       # number of overall hits
system.cpu2.icache.overall_hits::total        5438892                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst       267206                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       267206                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst       267206                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        267206                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst       267206                       # number of overall misses
system.cpu2.icache.overall_misses::total       267206                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst   4179758537                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   4179758537                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst   4179758537                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   4179758537                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst   4179758537                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   4179758537                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      5706098                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      5706098                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      5706098                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      5706098                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      5706098                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      5706098                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.046828                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.046828                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.046828                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.046828                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.046828                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.046828                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 15642.457643                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 15642.457643                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 15642.457643                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 15642.457643                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 15642.457643                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 15642.457643                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1807                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               71                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    25.450704                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst        12646                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total        12646                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst        12646                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total        12646                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst        12646                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total        12646                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst       254560                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       254560                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst       254560                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       254560                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst       254560                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       254560                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst   3589701119                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   3589701119                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst   3589701119                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   3589701119                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst   3589701119                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   3589701119                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.044612                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.044612                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.044612                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.044612                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.044612                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.044612                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 14101.591448                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 14101.591448                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 14101.591448                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 14101.591448                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 14101.591448                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 14101.591448                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      66                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1257                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     316     28.04%     28.04% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                     61      5.41%     33.45% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      0.27%     33.72% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    747     66.28%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                1127                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      316     45.47%     45.47% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                      61      8.78%     54.24% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      0.43%     54.68% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     315     45.32%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  695                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             59475762000     99.85%     99.85% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               19283500      0.03%     99.88% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                1757000      0.00%     99.89% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               67907000      0.11%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total         59564709500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.421687                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.616681                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::swpctx                    3      0.25%      0.25% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 1001     83.98%     84.23% # number of callpals executed
system.cpu3.kern.callpal::rdps                    125     10.49%     94.71% # number of callpals executed
system.cpu3.kern.callpal::rti                      63      5.29%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  1192                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel               66                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements              699                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          460.374866                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               5049                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              699                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             7.223176                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   460.374866                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.899170                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.899170                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          459                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          453                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.896484                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           185324                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          185324                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        28485                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          28485                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        13783                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         13783                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          280                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          280                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          183                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          183                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data        42268                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           42268                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data        42268                       # number of overall hits
system.cpu3.dcache.overall_hits::total          42268                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1525                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1525                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         1643                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         1643                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           62                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           62                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           83                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           83                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         3168                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          3168                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         3168                       # number of overall misses
system.cpu3.dcache.overall_misses::total         3168                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data     44096691                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     44096691                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    113068543                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    113068543                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data      1145250                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      1145250                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data      1805544                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1805544                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::switch_cpus3.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    157165234                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    157165234                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    157165234                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    157165234                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        30010                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        30010                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        15426                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        15426                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          342                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          342                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          266                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          266                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data        45436                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        45436                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data        45436                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        45436                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.050816                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.050816                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.106508                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.106508                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.181287                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.181287                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.312030                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.312030                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.069724                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.069724                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.069724                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.069724                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 28915.862951                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 28915.862951                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 68818.346318                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 68818.346318                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 18471.774194                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 18471.774194                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data 21753.542169                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 21753.542169                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 49610.238005                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 49610.238005                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 49610.238005                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 49610.238005                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         7049                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          640                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               92                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             13                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    76.619565                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    49.230769                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          376                       # number of writebacks
system.cpu3.dcache.writebacks::total              376                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data          657                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          657                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         1242                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         1242                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data           21                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           21                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1899                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1899                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1899                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1899                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          868                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          868                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          401                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          401                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data           41                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           41                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data           81                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           81                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         1269                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         1269                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         1269                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         1269                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data           76                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total           76                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data           80                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total           80                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     22100760                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     22100760                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     22570179                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     22570179                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data       680750                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       680750                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data      1684456                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1684456                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus3.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     44670939                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     44670939                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     44670939                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     44670939                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus3.data       619000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       619000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data     16208000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total     16208000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data     16827000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total     16827000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.028924                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.028924                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.025995                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.025995                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.119883                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.119883                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.304511                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.304511                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.027929                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.027929                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.027929                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.027929                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 25461.705069                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 25461.705069                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 56284.735661                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 56284.735661                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 16603.658537                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16603.658537                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data 20795.753086                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 20795.753086                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 35201.685579                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 35201.685579                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 35201.685579                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 35201.685579                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data       154750                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total       154750                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 213263.157895                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total 213263.157895                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 210337.500000                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 210337.500000                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             2290                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              12339                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2290                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs             5.388210                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          491                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            53938                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           53938                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        23270                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          23270                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        23270                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           23270                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        23270                       # number of overall hits
system.cpu3.icache.overall_hits::total          23270                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         2554                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2554                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         2554                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2554                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         2554                       # number of overall misses
system.cpu3.icache.overall_misses::total         2554                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     48898687                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     48898687                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     48898687                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     48898687                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     48898687                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     48898687                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        25824                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        25824                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        25824                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        25824                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        25824                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        25824                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.098900                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.098900                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.098900                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.098900                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.098900                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.098900                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 19145.922866                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 19145.922866                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 19145.922866                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 19145.922866                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 19145.922866                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 19145.922866                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          115                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           23                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst          264                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          264                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst          264                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          264                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst          264                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          264                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst         2290                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2290                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst         2290                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2290                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst         2290                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2290                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     40169799                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     40169799                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     40169799                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     40169799                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     40169799                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     40169799                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.088677                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.088677                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.088677                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.088677                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.088677                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.088677                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 17541.396943                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 17541.396943                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 17541.396943                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 17541.396943                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 17541.396943                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 17541.396943                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                1014                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  8372224                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                       1030                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1759                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1759                       # Transaction distribution
system.iobus.trans_dist::WriteReq              133219                       # Transaction distribution
system.iobus.trans_dist::WriteResp               2402                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp       130816                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1228                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          152                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          613                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5712                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7727                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       262228                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       262228                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  269955                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4912                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          608                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          307                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3213                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         9072                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      8374608                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      8374608                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  8383680                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1106000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               114000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               19000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              387000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             4641000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           764299011                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               1.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5324000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           131413995                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.iocache.tags.replacements               131114                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               131114                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1180026                       # Number of tag accesses
system.iocache.tags.data_accesses             1180026                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          298                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              298                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide       130816                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total       130816                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide          298                       # number of demand (read+write) misses
system.iocache.demand_misses::total               298                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          298                       # number of overall misses
system.iocache.overall_misses::total              298                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     36859764                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     36859764                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide  29063863252                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total  29063863252                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide     36859764                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     36859764                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide     36859764                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     36859764                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide          298                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            298                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide       130816                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total       130816                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          298                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             298                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          298                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            298                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 123690.483221                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 123690.483221                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 222173.612188                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 222173.612188                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 123690.483221                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 123690.483221                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 123690.483221                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 123690.483221                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs        281782                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                41404                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.805671                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks          130816                       # number of writebacks
system.iocache.writebacks::total               130816                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide          298                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          298                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide       130816                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total       130816                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide          298                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          298                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide          298                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          298                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     21122000                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     21122000                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide  22259679006                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total  22259679006                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide     21122000                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     21122000                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide     21122000                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     21122000                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 70879.194631                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 70879.194631                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 170160.217450                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 170160.217450                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 70879.194631                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 70879.194631                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 70879.194631                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 70879.194631                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    178271                       # number of replacements
system.l2.tags.tagsinuse                 16235.133217                       # Cycle average of tags in use
system.l2.tags.total_refs                      488174                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    178271                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.738381                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     7810.021922                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       165.801155                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data       146.775797                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        20.514450                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data        41.757247                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst       145.197318                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data        53.571201                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst       140.743118                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data        25.067292                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   131.791783                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data    72.796056                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   332.532145                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   304.101945                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst  2255.299316                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  4310.481489                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   159.449096                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   119.231886                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.476686                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.010120                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.008958                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.001252                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.002549                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.008862                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.003270                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.008590                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.001530                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.008044                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.004443                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.020296                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.018561                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.137653                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.263091                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.009732                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.007277                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990914                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16286                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          143                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          347                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          165                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1637                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        13994                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.994019                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12646686                       # Number of tag accesses
system.l2.tags.data_accesses                 12646686                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst         1558                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data          224                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst         3544                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         2144                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst       245438                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data       103987                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst         2106                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          406                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  359407                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           192467                       # number of Writeback hits
system.l2.Writeback_hits::total                192467                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data           49                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   61                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data           19                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 29                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data           12                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data         1775                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data        37531                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           20                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 39338                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst         1558                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          236                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         3544                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3919                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst       245438                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data       141518                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         2106                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          426                       # number of demand (read+write) hits
system.l2.demand_hits::total                   398745                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         1558                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          236                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         3544                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3919                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst       245438                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data       141518                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         2106                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          426                       # number of overall hits
system.l2.overall_hits::total                  398745                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst          178                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          140                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst         1125                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          769                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst         8990                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        77312                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst          184                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          181                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 88879                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data          297                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data          118                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data          107                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data          122                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                644                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data          106                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           55                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data           48                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              220                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data           26                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          294                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data        89569                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          183                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               90072                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst          178                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          166                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         1125                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1063                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         8990                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data       166881                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          184                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          364                       # number of demand (read+write) misses
system.l2.demand_misses::total                 178951                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst          178                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          166                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         1125                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1063                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         8990                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data       166881                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          184                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          364                       # number of overall misses
system.l2.overall_misses::total                178951                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst     16107500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     13732000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst     92112250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     66039250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst    753660441                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   7179517597                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst     15689750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     16530000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      8153388788                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data       530494                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data       186496                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data       555987                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data       226497                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1499474                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data       349990                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data        78999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data       280491                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       709480                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data      3097499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data     24138499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data   8835647363                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data     17952749                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8880836110                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst     16107500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     16829499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst     92112250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     90177749                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst    753660441                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data  16015164960                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst     15689750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     34482749                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17034224898                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst     16107500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     16829499                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst     92112250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     90177749                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst    753660441                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data  16015164960                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst     15689750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     34482749                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17034224898                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst         1736                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data          364                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst         4669                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         2913                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst       254428                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data       181299                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst         2290                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data          587                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              448286                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       192467                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            192467                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data          301                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data          124                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data          156                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data          124                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              705                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data          107                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data           59                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           30                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data           53                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            249                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           38                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         2069                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data       127100                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          203                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            129410                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         1736                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          402                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         4669                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4982                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst       254428                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data       308399                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         2290                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          790                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               577696                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         1736                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          402                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         4669                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4982                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst       254428                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data       308399                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         2290                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          790                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              577696                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.102535                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.384615                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.240951                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.263989                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.035334                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.426434                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.080349                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.308348                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.198264                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.986711                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.951613                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.685897                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.983871                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.913475                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.990654                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.932203                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.366667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.905660                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.883534                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.684211                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.142098                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.704713                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.901478                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.696020                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.102535                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.412935                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.240951                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.213368                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.035334                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.541120                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.080349                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.460759                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.309767                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.102535                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.412935                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.240951                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.213368                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.035334                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.541120                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.080349                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.460759                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.309767                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 90491.573034                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 98085.714286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 81877.555556                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 85876.788036                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 83833.196997                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 92864.207329                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 85270.380435                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 91325.966851                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 91735.829476                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  1786.175084                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  1580.474576                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data  5196.140187                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  1856.532787                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2328.375776                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  3301.792453                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data  1436.345455                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data 25499.181818                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3224.909091                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 119134.576923                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 82103.738095                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 98646.265594                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 98102.453552                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98597.079114                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 90491.573034                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 101382.524096                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 81877.555556                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 84833.253998                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 83833.196997                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 95967.575458                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 85270.380435                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 94732.826923                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95189.325000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 90491.573034                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 101382.524096                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 81877.555556                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 84833.253998                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 83833.196997                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 95967.575458                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 85270.380435                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 94732.826923                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95189.325000                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                92994                       # number of writebacks
system.l2.writebacks::total                     92994                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst           31                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst           30                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data            3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst           33                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data            6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                105                       # number of ReadReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::switch_cpus1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst           31                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst           30                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst           33                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data            6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 105                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst           31                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst           30                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst           33                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data            6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                105                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst          147                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          139                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst         1095                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          766                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst         8989                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        77312                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst          151                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          175                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            88774                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data          297                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data          118                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data          107                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data          122                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           644                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data          106                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data           54                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data           48                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          219                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data           26                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data          294                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data        89569                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data          183                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          90072                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst          147                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          165                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst         1095                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1060                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst         8989                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data       166881                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst          151                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          358                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            178846                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst          147                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          165                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst         1095                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1060                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst         8989                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data       166881                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst          151                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          358                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           178846                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data          233                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus2.data         1224                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         1461                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data          147                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data           63                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data         2117                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data           76                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         2403                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data          380                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data           63                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data         3341                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data           80                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         3864                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst     11606000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     11918000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst     75565750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     56352000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst    640928059                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   6219106403                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst     10924250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     13838000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   7040238462                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data      5450194                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data      2162061                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data      2001080                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data      2244072                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     11857407                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data      1899605                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data      1035054                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data       195011                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data       862545                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      3992215                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data      2771001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data     20490501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data   7733062637                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data     15692751                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7772016890                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst     11606000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     14689001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst     75565750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     76842501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst    640928059                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data  13952169040                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst     10924250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     29530751                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  14812255352                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst     11606000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     14689001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst     75565750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     76842501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst    640928059                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data  13952169040                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst     10924250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     29530751                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  14812255352                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     49133000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus2.data    183349000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus3.data       563000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    233045000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     30762500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data     13363000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data    322208000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data     15136500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    381470000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data     79895500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data     13363000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data    505557000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data     15699500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    614515000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.084677                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.381868                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.234526                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.262959                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.035330                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.426434                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.065939                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.298126                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.198030                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.986711                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.951613                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.685897                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.983871                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.913475                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.990654                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.915254                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.366667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.905660                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.879518                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.684211                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.142098                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.704713                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.901478                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.696020                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.084677                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.410448                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.234526                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.212766                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.035330                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.541120                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.065939                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.453165                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.309585                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.084677                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.410448                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.234526                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.212766                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.035330                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.541120                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.065939                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.453165                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.309585                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 78952.380952                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 85741.007194                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 69009.817352                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 73566.579634                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 71301.374903                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 80441.670155                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 72346.026490                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 79074.285714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 79305.184649                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18350.821549                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18322.550847                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 18701.682243                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18394.032787                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18412.122671                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 17920.801887                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 19167.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 17728.272727                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 17969.687500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 18229.292237                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 106576.961538                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 69695.581633                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 86336.373489                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 85752.737705                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86286.713851                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 78952.380952                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 89024.248485                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 69009.817352                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 72492.925472                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 71301.374903                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 83605.497570                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 72346.026490                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 82488.131285                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82821.283965                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 78952.380952                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 89024.248485                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 69009.817352                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 72492.925472                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 71301.374903                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 83605.497570                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 72346.026490                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 82488.131285                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82821.283965                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210871.244635                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 149794.934641                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data       140750                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 159510.609172                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 209268.707483                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 212111.111111                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 152200.283420                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 199164.473684                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 158747.399084                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 210251.315789                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 212111.111111                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 151319.066148                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 196243.750000                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 159035.973085                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               90533                       # Transaction distribution
system.membus.trans_dist::ReadResp              90531                       # Transaction distribution
system.membus.trans_dist::WriteReq               2403                       # Transaction distribution
system.membus.trans_dist::WriteResp              2402                       # Transaction distribution
system.membus.trans_dist::Writeback            223810                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq       130816                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp       130816                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              997                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            362                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             991                       # Transaction distribution
system.membus.trans_dist::ReadExReq             89959                       # Transaction distribution
system.membus.trans_dist::ReadExResp            89945                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       392746                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       392746                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         7727                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       452777                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       460508                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 853254                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     16744448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     16744448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         9072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     17388544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     17397616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                34142064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              695                       # Total snoops (count)
system.membus.snoop_fanout::samples            539413                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  539413    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              539413                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7350000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          1998834597                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.4                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                2500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          133303005                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy          941734025                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.6                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups         105484                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted        89973                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect         1421                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups        70944                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits          18851                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    26.571662                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS           6153                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect          134                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               44323                       # DTB read hits
system.switch_cpus0.dtb.read_misses               277                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses             277                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              22855                       # DTB write hits
system.switch_cpus0.dtb.write_misses              104                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses            104                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               67178                       # DTB hits
system.switch_cpus0.dtb.data_misses               381                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses             381                       # DTB accesses
system.switch_cpus0.itb.fetch_hits               9377                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses           9377                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                  448289                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles        81671                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts                331603                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             105484                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        25004                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               340604                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles           6788                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.MiscStallCycles          845                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingQuiesceStallCycles         1483                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.CacheLines            43498                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes         1113                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples       427997                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.774779                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.142313                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0          367649     85.90%     85.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1            4374      1.02%     86.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2            7048      1.65%     88.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3            5371      1.25%     89.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4            8063      1.88%     91.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5            3356      0.78%     92.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            3596      0.84%     93.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7            1908      0.45%     93.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8           26632      6.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total       427997                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.235304                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.739708                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles           62231                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       316812                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles            40983                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         4700                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles          3271                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved         3689                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          124                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts        250131                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts          542                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles          3271                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles           65519                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          79161                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       224912                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles            42455                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        12679                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts        232471                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents          2776                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents           915                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents            21                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands       160128                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups       275347                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups       275283                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps       130972                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps           29109                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        10494                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          640                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            44902                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads        48417                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        25940                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        14565                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         8226                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded            209729                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        15591                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued           200828                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1017                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined        47807                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined        22030                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        11792                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples       427997                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.469228                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.183174                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0       340874     79.64%     79.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1        39614      9.26%     88.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2        17784      4.16%     93.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        10582      2.47%     95.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        10076      2.35%     97.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5         4132      0.97%     98.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6         2601      0.61%     99.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         1342      0.31%     99.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8          992      0.23%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total       427997                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            642     10.49%     10.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          3314     54.16%     64.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         2163     35.35%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu       123308     61.40%     61.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult          624      0.31%     61.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     61.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     61.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     61.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     61.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     61.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     61.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     61.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     61.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     61.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     61.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     61.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     61.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     61.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     61.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     61.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     61.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     61.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     61.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     61.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     61.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     61.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead        46629     23.22%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        23919     11.91%     96.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess         6348      3.16%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total        200828                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.447988                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               6119                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.030469                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads       836789                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes       273579                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses       195240                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses        206947                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         1855                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads         9758                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          454                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         5404                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          234                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked          199                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles          3271                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          77016                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles          960                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts       227717                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          968                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts        48417                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        25940                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        13533                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           274                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          596                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          454                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect          725                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         2333                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts         3058                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts       197347                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts        44612                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts         3481                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                 2397                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs               67633                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches           29536                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             23021                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.440223                       # Inst execution rate
system.switch_cpus0.iew.wb_sent                196416                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count               195240                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers            98659                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers           133227                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.435523                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.740533                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts        49184                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3794                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts         2863                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples       419511                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.424966                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.323003                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0       351707     83.84%     83.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1        32331      7.71%     91.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        11737      2.80%     94.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3         7731      1.84%     96.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4         3974      0.95%     97.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5         2964      0.71%     97.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         1398      0.33%     98.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         1176      0.28%     98.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8         6493      1.55%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total       419511                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts       178278                       # Number of instructions committed
system.switch_cpus0.commit.committedOps        178278                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                 59170                       # Number of memory references committed
system.switch_cpus0.commit.loads                38638                       # Number of loads committed
system.switch_cpus0.commit.membars               1476                       # Number of memory barriers committed
system.switch_cpus0.commit.branches             26757                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts           171099                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls         5298                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass          829      0.47%      0.47% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu       109826     61.60%     62.07% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult          506      0.28%     62.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     62.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd            0      0.00%     62.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     62.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     62.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     62.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     62.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     62.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     62.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     62.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     62.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     62.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     62.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     62.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     62.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     62.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     62.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     62.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     62.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     62.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     62.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     62.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     62.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     62.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     62.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     62.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.35% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead        40114     22.50%     84.85% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite        20655     11.59%     96.44% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess         6348      3.56%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total       178278                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events         6493                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads              639570                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes             463414                       # The number of ROB writes
system.switch_cpus0.timesIdled                    923                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  20292                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles           118813900                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts             177449                       # Number of Instructions Simulated
system.switch_cpus0.committedOps               177449                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      2.526298                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.526298                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.395836                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.395836                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads          245340                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes         144558                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads         271765                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          4574                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups         100896                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted        77282                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect         5110                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups        72437                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits          43717                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    60.351754                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS           8618                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect          264                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits              105263                       # DTB read hits
system.switch_cpus1.dtb.read_misses               859                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    1                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           43689                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              62951                       # DTB write hits
system.switch_cpus1.dtb.write_misses              189                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  28                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          23986                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              168214                       # DTB hits
system.switch_cpus1.dtb.data_misses              1048                       # DTB misses
system.switch_cpus1.dtb.data_acv                   29                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           67675                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              36738                       # ITB hits
system.switch_cpus1.itb.fetch_misses             1855                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   9                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          38593                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                  632616                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles       172523                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts                591451                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             100896                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        52335                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               249683                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          15302                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.MiscStallCycles          934                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles        93267                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles         1441                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines            81621                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes         3159                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples       525518                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.125463                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.443066                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0          411629     78.33%     78.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1            9811      1.87%     80.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           13464      2.56%     82.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           10411      1.98%     84.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           18473      3.52%     88.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5            7758      1.48%     89.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            7918      1.51%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7            5143      0.98%     92.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8           40911      7.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total       525518                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.159490                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.934929                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles          153191                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       264236                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles            93284                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         7795                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles          7012                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved         6606                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          648                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts        546082                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2247                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles          7012                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles          159311                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          37848                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       184807                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles            94597                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        41943                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts        526872                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          242                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          3852                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents          4250                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents         21319                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands       362039                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups       661940                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups       661566                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups          286                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps       284186                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps           77861                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        12804                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1245                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            62369                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       108995                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        68246                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        17298                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        10895                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded            483308                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        16645                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued           461725                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued          648                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       100095                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined        50985                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved        12366                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples       525518                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.878609                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.554698                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0       345270     65.70%     65.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1        64627     12.30%     78.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2        39490      7.51%     85.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        29307      5.58%     91.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        22749      4.33%     95.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        11890      2.26%     97.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6         7203      1.37%     99.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         3323      0.63%     99.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         1659      0.32%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total       525518                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            989      8.31%      8.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      8.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      8.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      8.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      8.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      8.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      8.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      8.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      8.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      8.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      8.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      8.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      8.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      8.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      8.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      8.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      8.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      8.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      8.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      8.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%      8.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      8.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%      8.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      8.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      8.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      8.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%      8.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      8.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          6916     58.09%     66.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         4000     33.60%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            6      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu       278604     60.34%     60.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult          617      0.13%     60.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     60.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd           58      0.01%     60.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     60.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     60.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     60.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            3      0.00%     60.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     60.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     60.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     60.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     60.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     60.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     60.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     60.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     60.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     60.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     60.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     60.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     60.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     60.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     60.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     60.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     60.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     60.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       109298     23.67%     84.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        64561     13.98%     98.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess         8578      1.86%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total        461725                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.729866                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              11905                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.025784                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      1460518                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes       599995                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses       445775                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads         1004                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes          607                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses          429                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses        473094                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses            530                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         7506                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        21475                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           90                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          571                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         9602                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked         5363                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles          7012                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          17746                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         6851                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts       509164                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1898                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       108995                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        68246                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        14511                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           216                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents         6561                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          571                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect         2090                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect         4736                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts         6826                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts       455877                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       106304                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts         5849                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                 9211                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              169584                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches           64743                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             63280                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.720622                       # Inst execution rate
system.switch_cpus1.iew.wb_sent                448493                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count               446204                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           225359                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers           295803                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.705332                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.761855                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts       101837                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         4279                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts         6288                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples       508388                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.798473                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.838718                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0       369076     72.60%     72.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1        64877     12.76%     85.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        20743      4.08%     89.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        12587      2.48%     91.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4         9620      1.89%     93.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5         5267      1.04%     94.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6         4740      0.93%     95.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         3269      0.64%     96.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        18209      3.58%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total       508388                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       405934                       # Number of instructions committed
system.switch_cpus1.commit.committedOps        405934                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                146164                       # Number of memory references committed
system.switch_cpus1.commit.loads                87520                       # Number of loads committed
system.switch_cpus1.commit.membars               1450                       # Number of memory barriers committed
system.switch_cpus1.commit.branches             57273                       # Number of branches committed
system.switch_cpus1.commit.fp_insts               373                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           391917                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls         6066                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass         6078      1.50%      1.50% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu       242792     59.81%     61.31% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult          541      0.13%     61.44% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     61.44% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd           46      0.01%     61.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            3      0.00%     61.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead        88970     21.92%     83.37% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite        58926     14.52%     97.89% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess         8578      2.11%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total       405934                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events        18209                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads              993468                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            1032704                       # The number of ROB writes
system.switch_cpus1.timesIdled                   2671                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 107098                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles           118433272                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts             399862                       # Number of Instructions Simulated
system.switch_cpus1.committedOps               399862                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      1.582086                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.582086                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.632077                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.632077                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads          595435                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes         320697                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads              240                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes             168                       # number of floating regfile writes
system.switch_cpus1.misc_regfile_reads         271133                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          6183                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups        7756867                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted      6292911                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       137728                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups      4089242                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits        2760647                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    67.509993                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS         605489                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect         5197                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits             5565982                       # DTB read hits
system.switch_cpus2.dtb.read_misses             11444                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   66                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses         3444018                       # DTB read accesses
system.switch_cpus2.dtb.write_hits            4286850                       # DTB write hits
system.switch_cpus2.dtb.write_misses             4946                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  21                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses        2866246                       # DTB write accesses
system.switch_cpus2.dtb.data_hits             9852832                       # DTB hits
system.switch_cpus2.dtb.data_misses             16390                       # DTB misses
system.switch_cpus2.dtb.data_acv                   87                       # DTB access violations
system.switch_cpus2.dtb.data_accesses         6310264                       # DTB accesses
system.switch_cpus2.itb.fetch_hits            3385961                       # ITB hits
system.switch_cpus2.itb.fetch_misses             3912                       # ITB misses
system.switch_cpus2.itb.fetch_acv                 368                       # ITB acv
system.switch_cpus2.itb.fetch_accesses        3389873                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                45465827                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles     10960326                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              41509552                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            7756867                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      3366136                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             32789633                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         431284                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.TlbCycles                25                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus2.fetch.MiscStallCycles        20441                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles        83972                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles        74346                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           76                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines          5706099                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        98347                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     44144461                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.940312                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.243286                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        35991878     81.53%     81.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          749133      1.70%     83.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          650840      1.47%     84.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         1059921      2.40%     87.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1638115      3.71%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          323515      0.73%     91.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          648599      1.47%     93.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          442333      1.00%     94.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         2640127      5.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     44144461                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.170609                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.912984                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         6971793                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles     30776779                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          4847537                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles      1343170                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        205182                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       618257                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        10657                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      37946766                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        32540                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        205182                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         7783163                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        6400791                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles     20796942                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          5369933                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3588450                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      36796459                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents       138303                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         87708                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents         22262                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents       1521469                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands     24784072                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     43686650                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     40843704                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups      2585421                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps     22635598                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         2148466                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts      1509420                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts       115483                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8385723                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      5497000                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      4410058                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       570726                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       641691                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          33111645                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded       921781                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         33044215                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        19501                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      2914637                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      1125131                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved       624653                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     44144461                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.748547                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.517231                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     31433979     71.21%     71.21% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      5118535     11.59%     82.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      2240242      5.07%     87.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      1865308      4.23%     92.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      1311643      2.97%     95.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       895636      2.03%     97.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       936828      2.12%     99.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       234768      0.53%     99.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       107522      0.24%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     44144461                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          36509      5.51%      5.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      5.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      5.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            6      0.00%      5.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      5.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      5.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      5.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      5.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      5.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      5.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      5.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%      5.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      5.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      5.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      5.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      5.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      5.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      5.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      5.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      5.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%      5.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%      5.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%      5.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%      5.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%      5.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%      5.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%      5.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%      5.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        312777     47.19%     52.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       313531     47.30%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass       511703      1.55%      1.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     19392651     58.69%     60.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       534838      1.62%     61.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     61.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd      1282463      3.88%     65.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp           67      0.00%     65.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt       767577      2.32%     68.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult           66      0.00%     68.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv       255853      0.77%     68.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     68.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     68.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     68.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     68.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     68.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     68.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     68.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     68.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     68.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     68.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     68.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     68.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     68.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     68.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     68.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     68.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     68.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     68.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     68.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      5796182     17.54%     86.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      4324266     13.09%     99.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess       178549      0.54%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      33044215                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.726792                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             662823                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.020059                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    103171504                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     33064071                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     28565688                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads      7743711                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes      3894159                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses      3869189                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      29322449                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses        3872886                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       150212                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       469028                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1134                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation        10233                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       256080                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads        20676                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked       301148                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        205182                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         963965                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles      3166794                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     36054677                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        59087                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      5497000                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      4410058                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts       783688                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          7105                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents      3158994                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents        10233                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        73397                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       136054                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       209451                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     32831734                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      5619052                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       212481                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop              2021251                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             9912076                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         4394840                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           4293024                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.722119                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              32482576                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             32434877                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         14681351                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         18192089                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.713390                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.807018                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts      3056893                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls       297128                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       189655                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     43628217                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.754778                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.771332                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     32834284     75.26%     75.26% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      3876963      8.89%     84.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      2360586      5.41%     89.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      1003417      2.30%     91.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      1381080      3.17%     95.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       271683      0.62%     95.64% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       168940      0.39%     96.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       425267      0.97%     97.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      1305997      2.99%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     43628217                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     32929606                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      32929606                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               9181948                       # Number of memory references committed
system.switch_cpus2.commit.loads              5027970                       # Number of loads committed
system.switch_cpus2.commit.membars             127483                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           4182936                       # Number of branches committed
system.switch_cpus2.commit.fp_insts           3851285                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         28702600                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       524228                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass      2322526      7.05%      7.05% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu     18276676     55.50%     62.56% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult       533622      1.62%     64.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     64.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd      1282180      3.89%     68.07% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp           48      0.00%     68.07% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt       767567      2.33%     70.40% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult           51      0.00%     70.40% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv       255850      0.78%     71.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     71.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     71.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     71.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     71.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     71.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     71.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     71.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     71.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     71.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     71.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     71.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     71.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     71.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     71.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     71.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     71.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     71.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     71.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     71.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.18% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead      5155453     15.66%     86.83% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite      4157086     12.62%     99.46% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess       178547      0.54%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total     32929606                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events      1305997                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads            78218627                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           72491074                       # The number of ROB writes
system.switch_cpus2.timesIdled                 120163                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1321366                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles            73790612                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts           31118779                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             31118779                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      1.461041                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.461041                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.684443                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.684443                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        39230802                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20857493                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads          2582546                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes         2564215                       # number of floating regfile writes
system.switch_cpus2.misc_regfile_reads        5738004                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes        581570                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups          35004                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted        25737                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect         1933                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups        26808                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits          13972                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    52.118771                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS           3438                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect          189                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               31844                       # DTB read hits
system.switch_cpus3.dtb.read_misses               282                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses             305                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              17157                       # DTB write hits
system.switch_cpus3.dtb.write_misses              112                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses            112                       # DTB write accesses
system.switch_cpus3.dtb.data_hits               49001                       # DTB hits
system.switch_cpus3.dtb.data_misses               394                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses             417                       # DTB accesses
system.switch_cpus3.itb.fetch_hits               2445                       # ITB hits
system.switch_cpus3.itb.fetch_misses             1315                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses           3760                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                  275718                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles        70347                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts                189333                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches              35004                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        17410                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles                94677                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles           6872                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.MiscStallCycles          845                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles        81876                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles         1542                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines            25824                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes         1232                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples       252738                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.749128                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.064884                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0          216543     85.68%     85.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1            2778      1.10%     86.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2            4711      1.86%     88.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3            2845      1.13%     89.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4            6047      2.39%     92.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5            2384      0.94%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            2296      0.91%     94.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            2358      0.93%     94.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8           12776      5.06%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total       252738                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.126956                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.686691                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles           64812                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       152093                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles            30903                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         1787                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles          3143                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved         2213                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          297                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts        175891                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1273                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles          3143                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles           67256                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          18075                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       122126                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles            30222                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        11916                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts        168614                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents           246                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents           182                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents          4307                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands       115397                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups       202192                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups       202058                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups           69                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps        91339                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps           24058                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         7238                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          389                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            25766                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads        34601                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        19303                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         6303                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores         3693                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded            150947                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        10396                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued           143879                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued          374                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined        35768                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined        16371                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         8191                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples       252738                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.569281                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.268925                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0       190795     75.49%     75.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1        26900     10.64%     86.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2        13155      5.20%     91.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3         8412      3.33%     94.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4         6839      2.71%     97.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5         3504      1.39%     98.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6         1849      0.73%     99.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7          809      0.32%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8          475      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total       252738                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            194      5.58%      5.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      5.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      5.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      5.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      5.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      5.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      5.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      5.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      5.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      5.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      5.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      5.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      5.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      5.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      5.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      5.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      5.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      5.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      5.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      5.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%      5.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      5.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%      5.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%      5.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      5.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      5.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%      5.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%      5.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          1975     56.83%     62.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1306     37.58%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu        87193     60.60%     60.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult          486      0.34%     60.94% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     60.94% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd           14      0.01%     60.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     60.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     60.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     60.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     60.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     60.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     60.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     60.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     60.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     60.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     60.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     60.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     60.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     60.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     60.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     60.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     60.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     60.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     60.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     60.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     60.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     60.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead        33273     23.13%     84.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        17788     12.36%     96.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess         5125      3.56%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total        143879                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.521834                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               3475                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.024152                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads       544033                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes       197268                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses       139549                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads          312                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes          149                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses          144                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses        147186                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses            168                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         1323                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads         7506                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          317                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         3471                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          225                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles          3143                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          13946                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         3930                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts       163580                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          761                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts        34601                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        19303                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         9630                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents            53                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents         3858                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          317                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect          770                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         2322                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts         3092                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts       141664                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts        32146                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts         2215                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                 2237                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs               49488                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches           20092                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             17342                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.513800                       # Inst execution rate
system.switch_cpus3.iew.wb_sent                140464                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count               139693                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers            66833                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers            88914                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.506652                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.751659                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts        37036                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         2205                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts         2897                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples       246450                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.512733                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.396518                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0       196445     79.71%     79.71% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1        24432      9.91%     89.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2         8377      3.40%     93.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3         5965      2.42%     95.44% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4         3141      1.27%     96.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5         2234      0.91%     97.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6         1208      0.49%     98.11% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7          884      0.36%     98.47% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8         3764      1.53%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total       246450                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       126363                       # Number of instructions committed
system.switch_cpus3.commit.committedOps        126363                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                 42927                       # Number of memory references committed
system.switch_cpus3.commit.loads                27095                       # Number of loads committed
system.switch_cpus3.commit.membars                546                       # Number of memory barriers committed
system.switch_cpus3.commit.branches             17857                       # Number of branches committed
system.switch_cpus3.commit.fp_insts               141                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts           121314                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls         2578                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass          788      0.62%      0.62% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu        76542     60.57%     61.20% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult          419      0.33%     61.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd           11      0.01%     61.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead        27641     21.87%     83.41% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite        15837     12.53%     95.94% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess         5125      4.06%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total       126363                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events         3764                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads              405177                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes             333059                       # The number of ROB writes
system.switch_cpus3.timesIdled                   1261                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  22980                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles           118853701                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts             125575                       # Number of Instructions Simulated
system.switch_cpus3.committedOps               125575                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      2.195644                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.195644                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.455447                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.455447                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads          179370                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes         102383                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads               66                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes              68                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads         268909                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3347                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq             453157                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            452857                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              2403                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             2402                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           192467                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq       131107                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             931                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           391                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1322                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           129529                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          129529                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            2                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         3472                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         2806                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         9342                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        14844                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       508988                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       814169                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         4580                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         2894                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1361095                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       111104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        37528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       298816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       554424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     16283392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     31792404                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       146560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side        75148                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               49299376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          135006                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           909987                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            7.144403                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.351498                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                 778582     85.56%     85.56% # Request fanout histogram
system.tol2bus.snoop_fanout::8                 131405     14.44%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             909987                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          582960997                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2645188                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1494780                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7237446                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           8724603                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         383764128                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         490934589                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           3475201                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           1936855                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.327690                       # Number of seconds simulated
sim_ticks                                327689512000                       # Number of ticks simulated
final_tick                               2650025981000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 439054                       # Simulator instruction rate (inst/s)
host_op_rate                                   439054                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               55291331                       # Simulator tick rate (ticks/s)
host_mem_usage                                 786288                       # Number of bytes of host memory used
host_seconds                                  5926.60                       # Real time elapsed on the host
sim_insts                                  2602097330                       # Number of instructions simulated
sim_ops                                    2602097330                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       293184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data      9529344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       753280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data     11047616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst      7213376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data     58423872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst      1985024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data     26579840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          115825536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       293184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       753280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst      7213376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst      1985024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      10244864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     72981760                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        72981760                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         4581                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data       148896                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst        11770                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data       172619                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst       112709                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data       912873                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst        31016                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data       415310                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1809774                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1140340                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1140340                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst       894701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     29080406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      2298761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     33713670                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     22012838                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    178290332                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst      6057637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     81112880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             353461224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst       894701                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      2298761                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     22012838                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst      6057637                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         31263936                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       222716191                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            222716191                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       222716191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst       894701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     29080406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      2298761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     33713670                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     22012838                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    178290332                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst      6057637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     81112880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            576177415                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     1809776                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1153908                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1809776                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1153908                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              114592832                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1232832                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                73284800                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               115825664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             73850112                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  19263                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  8830                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs         6180                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             99547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            100546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            103533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            105725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            114203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            128729                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            114425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            126705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             97962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             94816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           108325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           120746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           117708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           121622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           125679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           110242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             62070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             61424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             63790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             62223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             67138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             78205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             71942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             78175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             66331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             64959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            75294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            82153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            77422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            80852                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            79211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            73886                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       162                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  327689508000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1809776                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1153908                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  814680                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  443879                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  274202                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  209481                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   30516                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   10847                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4040                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    2290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     387                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  17020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  19238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  35532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  47898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  56994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  63451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  66502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  68801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  69878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  71569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  73034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  81180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  77407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  79207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  84218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  71826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  69599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  67913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    664                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1045653                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    179.674810                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   117.510282                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   223.312297                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       561287     53.68%     53.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       274905     26.29%     79.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        83947      8.03%     88.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        33336      3.19%     91.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        23888      2.28%     93.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        11405      1.09%     94.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11879      1.14%     95.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4856      0.46%     96.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        40150      3.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1045653                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        66446                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.946995                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     25.105105                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          49174     74.01%     74.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         14077     21.19%     95.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          2050      3.09%     98.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          577      0.87%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          270      0.41%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           96      0.14%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223           60      0.09%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255           39      0.06%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           25      0.04%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           23      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351           13      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            9      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            7      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            6      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            6      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         66446                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        66446                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.233167                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.914149                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      8.891658                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31         66002     99.33%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47           301      0.45%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63            47      0.07%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79            25      0.04%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95             6      0.01%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111            4      0.01%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127            2      0.00%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143            6      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159            8      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175            8      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191            5      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207            4      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-239            2      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-303            1      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319            3      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335            4      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351            3      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-367            2      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383            5      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-399            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::400-415            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-463            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::496-511            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-527            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::560-575            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::688-703            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         66446                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  41831861876                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             75403980626                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 8952565000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     23363.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42113.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       349.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       223.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    353.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    225.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.48                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.75                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.54                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.95                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1293853                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  596081                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                52.06                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     110568.30                       # Average gap between requests
system.mem_ctrls.pageHitRate                    64.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               4104664200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               2239648125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              7747903800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             4425956640                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          25392400800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         122969150640                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         125392957500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           292272681705                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            751.792561                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 160085651250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   10942100000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  156656580000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               4248878760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               2318336625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              7782255000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             4791856320                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          25392400800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         121183046235                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         126959715750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           292676489490                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            752.831247                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 162461956500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   10942100000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  154280739500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     545                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     43078                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    3209     32.46%     32.46% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     16      0.16%     32.63% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    335      3.39%     36.01% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                    275      2.78%     38.80% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   6050     61.20%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                9885                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     3206     47.32%     47.32% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      16      0.24%     47.56% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     335      4.94%     52.50% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                     275      4.06%     56.56% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    2943     43.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 6775                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            326401509000     99.62%     99.62% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               10220500      0.00%     99.63% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              125385500      0.04%     99.67% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30              157939500      0.05%     99.71% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              936092500      0.29%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        327631147000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.999065                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.486446                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.685382                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::17                        3     13.64%     13.64% # number of syscalls executed
system.cpu0.kern.syscall::71                        5     22.73%     36.36% # number of syscalls executed
system.cpu0.kern.syscall::73                        5     22.73%     59.09% # number of syscalls executed
system.cpu0.kern.syscall::74                        9     40.91%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    22                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                   70      0.65%      0.65% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  313      2.92%      3.58% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.02%      3.59% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 8115     75.76%     79.35% # number of callpals executed
system.cpu0.kern.callpal::rdps                    710      6.63%     85.98% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     3      0.03%     86.01% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     3      0.03%     86.03% # number of callpals executed
system.cpu0.kern.callpal::rti                    1146     10.70%     96.73% # number of callpals executed
system.cpu0.kern.callpal::callsys                  48      0.45%     97.18% # number of callpals executed
system.cpu0.kern.callpal::imb                       2      0.02%     97.20% # number of callpals executed
system.cpu0.kern.callpal::rdunique                300      2.80%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 10712                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             1458                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                594                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                594                      
system.cpu0.kern.mode_good::user                  594                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.407407                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.578947                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      327150519500     84.38%     84.38% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user         60577336500     15.62%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     313                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements          1031392                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          459.229227                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           60250324                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1031392                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            58.416513                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   459.229227                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.896932                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.896932                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          483                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          120                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          363                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.943359                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        260395667                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       260395667                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     53580800                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       53580800                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6592612                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6592612                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         7517                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         7517                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         7241                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         7241                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     60173412                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        60173412                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     60173412                       # number of overall hits
system.cpu0.dcache.overall_hits::total       60173412                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data      1576629                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1576629                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data      3072103                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3072103                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         1920                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1920                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         1482                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1482                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data      4648732                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4648732                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data      4648732                       # number of overall misses
system.cpu0.dcache.overall_misses::total      4648732                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  34447458988                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  34447458988                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data  75364327186                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  75364327186                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data     33930484                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     33930484                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data     16666301                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     16666301                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::switch_cpus0.data        26001                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        26001                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data 109811786174                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 109811786174                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data 109811786174                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 109811786174                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     55157429                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     55157429                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      9664715                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      9664715                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9437                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9437                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         8723                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         8723                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     64822144                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     64822144                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     64822144                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     64822144                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.028584                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.028584                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.317868                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.317868                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.203454                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.203454                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.169896                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.169896                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.071715                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.071715                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.071715                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.071715                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 21848.804626                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 21848.804626                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 24531.836070                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 24531.836070                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 17672.127083                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 17672.127083                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data 11245.817139                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 11245.817139                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 23621.879294                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 23621.879294                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 23621.879294                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 23621.879294                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3939014                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         4865                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           143604                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             94                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    27.429696                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    51.755319                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       910268                       # number of writebacks
system.cpu0.dcache.writebacks::total           910268                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       985413                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       985413                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data      2628426                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2628426                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data          486                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          486                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data      3613839                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      3613839                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data      3613839                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      3613839                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data       591216                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       591216                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data       443677                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       443677                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data         1434                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         1434                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data         1477                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1477                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data      1034893                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1034893                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data      1034893                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1034893                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data          502                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          502                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data          895                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          895                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data         1397                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total         1397                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  13397229371                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  13397229371                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data  11377499903                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  11377499903                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data     19233506                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     19233506                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data     14445699                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     14445699                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus0.data        21499                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        21499                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  24774729274                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  24774729274                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  24774729274                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  24774729274                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data    112905500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    112905500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data    200594500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    200594500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data    313500000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    313500000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.010719                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.010719                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.045907                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.045907                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.151955                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.151955                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.169322                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.169322                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.015965                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.015965                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.015965                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.015965                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 22660.464823                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 22660.464823                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 25643.654963                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25643.654963                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 13412.486750                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13412.486750                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  9780.432634                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9780.432634                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 23939.411392                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 23939.411392                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 23939.411392                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 23939.411392                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 224911.354582                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 224911.354582                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 224127.932961                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 224127.932961                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 224409.448819                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 224409.448819                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements            39449                       # number of replacements
system.cpu0.icache.tags.tagsinuse          508.034894                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           35181210                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            39449                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           891.815002                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   508.034894                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.992256                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.992256                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          135                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          322                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           48                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         70819333                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        70819333                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     35346872                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       35346872                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     35346872                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        35346872                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     35346872                       # number of overall hits
system.cpu0.icache.overall_hits::total       35346872                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst        43059                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        43059                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst        43059                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         43059                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst        43059                       # number of overall misses
system.cpu0.icache.overall_misses::total        43059                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst   1007729054                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1007729054                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst   1007729054                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1007729054                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst   1007729054                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1007729054                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     35389931                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     35389931                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     35389931                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     35389931                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     35389931                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     35389931                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.001217                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001217                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.001217                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001217                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.001217                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001217                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 23403.447688                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 23403.447688                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 23403.447688                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 23403.447688                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 23403.447688                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 23403.447688                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          796                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               24                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    33.166667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst         3588                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         3588                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst         3588                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         3588                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst         3588                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         3588                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst        39471                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        39471                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst        39471                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        39471                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst        39471                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        39471                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst    853581888                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    853581888                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst    853581888                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    853581888                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst    853581888                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    853581888                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.001115                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.001115                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.001115                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.001115                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.001115                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.001115                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 21625.545033                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 21625.545033                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 21625.545033                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 21625.545033                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 21625.545033                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 21625.545033                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     437                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                    118623                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    2951     33.63%     33.63% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    335      3.82%     37.45% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                    262      2.99%     40.43% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   5227     59.57%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                8775                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     2947     47.24%     47.24% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     335      5.37%     52.60% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                     262      4.20%     56.80% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    2695     43.20%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 6239                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            326326796500     99.65%     99.65% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              138798500      0.04%     99.69% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30              131335000      0.04%     99.73% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              872180000      0.27%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        327469110000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.998645                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.515592                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.710997                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::4                        16     76.19%     76.19% # number of syscalls executed
system.cpu1.kern.syscall::17                        3     14.29%     90.48% # number of syscalls executed
system.cpu1.kern.syscall::71                        2      9.52%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    21                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                   51      0.44%      0.44% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   64      0.56%      1.00% # number of callpals executed
system.cpu1.kern.callpal::tbi                       1      0.01%      1.01% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 7240     62.90%     63.91% # number of callpals executed
system.cpu1.kern.callpal::rdps                    713      6.19%     70.10% # number of callpals executed
system.cpu1.kern.callpal::wrusp                     4      0.03%     70.14% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     4      0.03%     70.17% # number of callpals executed
system.cpu1.kern.callpal::rti                     939      8.16%     78.33% # number of callpals executed
system.cpu1.kern.callpal::callsys                  65      0.56%     78.90% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.01%     78.91% # number of callpals executed
system.cpu1.kern.callpal::rdunique               2428     21.09%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 11510                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              554                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                503                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                448                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                512                      
system.cpu1.kern.mode_good::user                  503                      
system.cpu1.kern.mode_good::idle                    9                      
system.cpu1.kern.mode_switch_good::kernel     0.924188                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.020089                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.680399                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        2199146500      0.57%      0.57% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        149464574000     38.64%     39.21% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        235121608500     60.79%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      64                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements          2210586                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          485.813082                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          145713519                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2210586                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            65.916241                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   485.813082                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.948854                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.948854                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          211                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          299                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        634341902                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       634341902                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data    133540920                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      133540920                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     12209683                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      12209683                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         6778                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         6778                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         6733                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         6733                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data    145750603                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       145750603                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data    145750603                       # number of overall hits
system.cpu1.dcache.overall_hits::total      145750603                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data      3021565                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3021565                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data      9243971                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      9243971                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data         1648                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1648                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data          853                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          853                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data     12265536                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      12265536                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data     12265536                       # number of overall misses
system.cpu1.dcache.overall_misses::total     12265536                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  58307308163                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  58307308163                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data 145462551056                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 145462551056                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data     43157478                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     43157478                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data      5971574                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      5971574                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::switch_cpus1.data        26500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        26500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data 203769859219                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 203769859219                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data 203769859219                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 203769859219                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data    136562485                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    136562485                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     21453654                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     21453654                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         8426                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8426                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         7586                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7586                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data    158016139                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    158016139                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data    158016139                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    158016139                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.022126                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.022126                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.430881                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.430881                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.195585                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.195585                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.112444                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.112444                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.077622                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.077622                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.077622                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.077622                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 19297.055719                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 19297.055719                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 15735.937624                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 15735.937624                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 26187.790049                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 26187.790049                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  7000.672919                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7000.672919                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 16613.204610                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 16613.204610                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 16613.204610                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 16613.204610                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      3343054                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         7852                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           272286                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             96                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    12.277730                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    81.791667                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks      2013296                       # number of writebacks
system.cpu1.dcache.writebacks::total          2013296                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data      2092837                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2092837                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data      7959941                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      7959941                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data          588                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          588                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data     10052778                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     10052778                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data     10052778                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     10052778                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data       928728                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       928728                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data      1284030                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1284030                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data         1060                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1060                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data          851                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          851                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data      2212758                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2212758                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data      2212758                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2212758                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_uncacheable::switch_cpus1.data            8                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_uncacheable::total            8                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data          688                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total          688                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data          696                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total          696                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  17978645830                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  17978645830                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data  21846681404                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  21846681404                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data     26323760                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     26323760                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data      4698426                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      4698426                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus1.data        22000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        22000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  39825327234                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  39825327234                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  39825327234                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  39825327234                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus1.data      1242500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      1242500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data    152407501                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total    152407501                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data    153650001                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total    153650001                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006801                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006801                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.059851                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.059851                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.125801                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.125801                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.112180                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.112180                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.014003                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.014003                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.014003                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.014003                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 19358.354470                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 19358.354470                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 17014.151853                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 17014.151853                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 24833.735849                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24833.735849                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  5521.064630                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5521.064630                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 17998.049147                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17998.049147                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 17998.049147                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17998.049147                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus1.data 155312.500000                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 155312.500000                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 221522.530523                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total 221522.530523                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 220761.495690                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 220761.495690                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements            66152                       # number of replacements
system.cpu1.icache.tags.tagsinuse          510.671356                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           88184676                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            66152                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1333.061374                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   510.671356                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.997405                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.997405                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          492                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        176966571                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       176966571                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     88376898                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       88376898                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     88376898                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        88376898                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     88376898                       # number of overall hits
system.cpu1.icache.overall_hits::total       88376898                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst        73302                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        73302                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst        73302                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         73302                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst        73302                       # number of overall misses
system.cpu1.icache.overall_misses::total        73302                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst   2081331211                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2081331211                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst   2081331211                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2081331211                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst   2081331211                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2081331211                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     88450200                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     88450200                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     88450200                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     88450200                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     88450200                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     88450200                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000829                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000829                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000829                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000829                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000829                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000829                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 28393.921189                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 28393.921189                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 28393.921189                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 28393.921189                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 28393.921189                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 28393.921189                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         4099                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               79                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    51.886076                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst         7130                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         7130                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst         7130                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         7130                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst         7130                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         7130                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst        66172                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        66172                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst        66172                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        66172                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst        66172                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        66172                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst   1745445862                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1745445862                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst   1745445862                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1745445862                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst   1745445862                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1745445862                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000748                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000748                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000748                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000748                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000748                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000748                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 26377.408300                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 26377.408300                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 26377.408300                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 26377.408300                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 26377.408300                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 26377.408300                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     231                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                    341519                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                   12220     41.55%     41.55% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     28      0.10%     41.64% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    335      1.14%     42.78% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                    165      0.56%     43.34% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  16665     56.66%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               29413                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    12191     48.97%     48.97% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      28      0.11%     49.08% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     335      1.35%     50.43% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                     165      0.66%     51.09% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   12176     48.91%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                24895                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            323067660500     98.59%     98.59% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               24766500      0.01%     98.60% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22              154941500      0.05%     98.64% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30               90023000      0.03%     98.67% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             4351990500      1.33%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        327689382000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.997627                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.730633                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.846394                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                         1      0.17%      0.17% # number of syscalls executed
system.cpu2.kern.syscall::3                       110     18.55%     18.72% # number of syscalls executed
system.cpu2.kern.syscall::6                        32      5.40%     24.11% # number of syscalls executed
system.cpu2.kern.syscall::17                       58      9.78%     33.90% # number of syscalls executed
system.cpu2.kern.syscall::19                       30      5.06%     38.95% # number of syscalls executed
system.cpu2.kern.syscall::45                       30      5.06%     44.01% # number of syscalls executed
system.cpu2.kern.syscall::71                      163     27.49%     71.50% # number of syscalls executed
system.cpu2.kern.syscall::73                       34      5.73%     77.23% # number of syscalls executed
system.cpu2.kern.syscall::74                      135     22.77%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                   593                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                  831      0.52%      0.52% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  553      0.34%      0.86% # number of callpals executed
system.cpu2.kern.callpal::tbi                       3      0.00%      0.86% # number of callpals executed
system.cpu2.kern.callpal::swpipl                24911     15.46%     16.33% # number of callpals executed
system.cpu2.kern.callpal::rdps                    974      0.60%     16.93% # number of callpals executed
system.cpu2.kern.callpal::wrusp                    27      0.02%     16.95% # number of callpals executed
system.cpu2.kern.callpal::rdusp                    27      0.02%     16.96% # number of callpals executed
system.cpu2.kern.callpal::rti                    4033      2.50%     19.47% # number of callpals executed
system.cpu2.kern.callpal::callsys                1370      0.85%     20.32% # number of callpals executed
system.cpu2.kern.callpal::imb                       2      0.00%     20.32% # number of callpals executed
system.cpu2.kern.callpal::rdunique             128352     79.68%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                161083                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel             4586                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               3814                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel               3814                      
system.cpu2.kern.mode_good::user                 3814                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.831662                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.908095                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      111789745500     34.11%     34.11% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        215899636500     65.89%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     553                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements          4977695                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          507.109574                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          203967256                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          4977695                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            40.976246                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   507.109574                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.990448                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.990448                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          494                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          106                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          298                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           78                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.964844                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        905365287                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       905365287                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data    148402652                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      148402652                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     55312601                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      55312601                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data       118227                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       118227                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data       120826                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       120826                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data    203715253                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       203715253                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data    203715253                       # number of overall hits
system.cpu2.dcache.overall_hits::total      203715253                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data      7129923                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      7129923                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data     13990641                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total     13990641                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data        15794                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        15794                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         3103                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         3103                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data     21120564                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      21120564                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data     21120564                       # number of overall misses
system.cpu2.dcache.overall_misses::total     21120564                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data 168420475567                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 168420475567                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data 439193138059                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 439193138059                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data    426192181                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    426192181                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data     22462308                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     22462308                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::switch_cpus2.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data 607613613626                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 607613613626                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data 607613613626                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 607613613626                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data    155532575                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    155532575                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     69303242                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     69303242                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data       134021                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       134021                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data       123929                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       123929                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data    224835817                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    224835817                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data    224835817                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    224835817                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.045842                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.045842                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.201876                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.201876                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.117847                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.117847                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.025039                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.025039                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.093938                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.093938                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.093938                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.093938                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 23621.640173                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 23621.640173                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 31391.923934                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 31391.923934                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 26984.435925                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 26984.435925                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data  7238.900419                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7238.900419                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 28768.815720                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 28768.815720                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 28768.815720                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 28768.815720                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     24573595                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        29114                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           789689                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            336                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    31.118067                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    86.648810                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks      4300527                       # number of writebacks
system.cpu2.dcache.writebacks::total          4300527                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data      4368413                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      4368413                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data     11766161                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total     11766161                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data         7086                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total         7086                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data     16134574                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     16134574                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data     16134574                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     16134574                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data      2761510                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2761510                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data      2224480                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      2224480                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data         8708                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         8708                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data         3098                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         3098                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data      4985990                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      4985990                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data      4985990                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      4985990                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::switch_cpus2.data          275                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total          275                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data         1689                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total         1689                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data         1964                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total         1964                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data  61534017569                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  61534017569                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data  72081388209                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  72081388209                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data    171348759                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    171348759                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data     17813192                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     17813192                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus2.data         4000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total         4000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data 133615405778                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 133615405778                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data 133615405778                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 133615405778                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     45899500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total     45899500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data    354400002                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total    354400002                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data    400299502                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    400299502                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.017755                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.017755                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.032098                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.032098                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.064975                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.064975                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.024998                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.024998                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.022176                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.022176                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.022176                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.022176                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 22282.742981                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 22282.742981                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 32403.702532                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 32403.702532                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 19677.165710                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19677.165710                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  5749.900581                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5749.900581                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 26798.169627                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 26798.169627                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 26798.169627                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 26798.169627                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 166907.272727                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 166907.272727                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 209828.301954                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total 209828.301954                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 203818.483707                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 203818.483707                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements           601321                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.636840                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          111881362                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           601321                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           186.059296                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.636840                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999291                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999291                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          102                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          309                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           47                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        225743356                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       225743356                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    111918611                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      111918611                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    111918611                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       111918611                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    111918611                       # number of overall hits
system.cpu2.icache.overall_hits::total      111918611                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst       652374                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       652374                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst       652374                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        652374                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst       652374                       # number of overall misses
system.cpu2.icache.overall_misses::total       652374                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst  18367753517                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  18367753517                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst  18367753517                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  18367753517                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst  18367753517                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  18367753517                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    112570985                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    112570985                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    112570985                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    112570985                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    112570985                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    112570985                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.005795                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.005795                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.005795                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.005795                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.005795                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.005795                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 28155.250695                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 28155.250695                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 28155.250695                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 28155.250695                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 28155.250695                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 28155.250695                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs        26624                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs              594                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    44.821549                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst        50987                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total        50987                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst        50987                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total        50987                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst        50987                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total        50987                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst       601387                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       601387                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst       601387                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       601387                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst       601387                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       601387                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst  15514241815                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  15514241815                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst  15514241815                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  15514241815                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst  15514241815                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  15514241815                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.005342                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.005342                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.005342                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.005342                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.005342                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.005342                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 25797.434622                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 25797.434622                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 25797.434622                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 25797.434622                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 25797.434622                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 25797.434622                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     499                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                    335480                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                    7408     39.89%     39.89% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    335      1.80%     41.69% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                    689      3.71%     45.40% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                  10140     54.60%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total               18572                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                     7362     47.44%     47.44% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     335      2.16%     49.60% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                     689      4.44%     54.04% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                    7131     45.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                15517                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            325194833000     99.22%     99.22% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22              157833500      0.05%     99.27% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30              307120500      0.09%     99.36% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31             2098825000      0.64%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        327758612000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.993790                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.703254                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.835505                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::3                         4     11.11%     11.11% # number of syscalls executed
system.cpu3.kern.syscall::4                         1      2.78%     13.89% # number of syscalls executed
system.cpu3.kern.syscall::6                         1      2.78%     16.67% # number of syscalls executed
system.cpu3.kern.syscall::17                        4     11.11%     27.78% # number of syscalls executed
system.cpu3.kern.syscall::19                        2      5.56%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::45                        3      8.33%     41.67% # number of syscalls executed
system.cpu3.kern.syscall::71                       16     44.44%     86.11% # number of syscalls executed
system.cpu3.kern.syscall::73                        1      2.78%     88.89% # number of syscalls executed
system.cpu3.kern.syscall::75                        3      8.33%     97.22% # number of syscalls executed
system.cpu3.kern.syscall::92                        1      2.78%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    36                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                  169      0.37%      0.37% # number of callpals executed
system.cpu3.kern.callpal::swpctx                  912      2.01%      2.39% # number of callpals executed
system.cpu3.kern.callpal::tbi                       2      0.00%      2.39% # number of callpals executed
system.cpu3.kern.callpal::swpipl                15252     33.68%     36.07% # number of callpals executed
system.cpu3.kern.callpal::rdps                    751      1.66%     37.73% # number of callpals executed
system.cpu3.kern.callpal::wrusp                    46      0.10%     37.83% # number of callpals executed
system.cpu3.kern.callpal::rdusp                    46      0.10%     37.93% # number of callpals executed
system.cpu3.kern.callpal::rti                    2504      5.53%     43.46% # number of callpals executed
system.cpu3.kern.callpal::callsys                 512      1.13%     44.59% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.00%     44.59% # number of callpals executed
system.cpu3.kern.callpal::rdunique              25094     55.41%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                 45290                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel             3416                       # number of protection mode switches
system.cpu3.kern.mode_switch::user               1990                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel               1990                      
system.cpu3.kern.mode_good::user                 1990                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.582553                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.736219                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      132928897500     34.27%     34.27% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        254931796500     65.73%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                     912                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements          5060317                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          505.660060                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          236008765                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          5060317                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            46.639127                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   505.660060                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.987617                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.987617                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          222                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          236                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           41                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses       1071816545                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses      1071816545                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data    212728443                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      212728443                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data     23159588                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      23159588                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        36505                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        36505                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        35923                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        35923                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data    235888031                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       235888031                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data    235888031                       # number of overall hits
system.cpu3.dcache.overall_hits::total      235888031                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data      6012598                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      6012598                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data     24705613                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total     24705613                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data         5047                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         5047                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data         3291                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         3291                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data     30718211                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      30718211                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data     30718211                       # number of overall misses
system.cpu3.dcache.overall_misses::total     30718211                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data 137154782349                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 137154782349                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data 401476468243                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 401476468243                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data    118619960                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    118619960                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data     24995367                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     24995367                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::switch_cpus3.data        19500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        19500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data 538631250592                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 538631250592                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data 538631250592                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 538631250592                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data    218741041                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    218741041                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data     47865201                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     47865201                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        41552                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        41552                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        39214                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        39214                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data    266606242                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    266606242                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data    266606242                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    266606242                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.027487                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.027487                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.516150                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.516150                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.121462                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.121462                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.083924                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.083924                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.115219                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.115219                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.115219                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.115219                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 22811.234403                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 22811.234403                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 16250.415169                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 16250.415169                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 23503.063206                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 23503.063206                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  7595.067457                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7595.067457                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 17534.590494                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 17534.590494                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 17534.590494                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 17534.590494                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      9653079                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        16770                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs           703189                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            226                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    13.727574                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    74.203540                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks      4625763                       # number of writebacks
system.cpu3.dcache.writebacks::total          4625763                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data      4343534                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      4343534                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data     21303210                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total     21303210                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data         1409                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total         1409                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data     25646744                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total     25646744                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data     25646744                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total     25646744                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data      1669064                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      1669064                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data      3402403                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total      3402403                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data         3638                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         3638                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data         3286                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         3286                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data      5071467                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      5071467                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data      5071467                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      5071467                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::switch_cpus3.data           16                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total           16                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data         1038                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total         1038                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data         1054                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total         1054                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data  34108187581                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  34108187581                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data  57981936213                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  57981936213                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data     64604516                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     64604516                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data     20068633                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     20068633                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus3.data        16500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        16500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data  92090123794                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  92090123794                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data  92090123794                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  92090123794                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus3.data      2477500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total      2477500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data    228966503                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total    228966503                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data    231444003                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total    231444003                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.007630                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.007630                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.071083                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.071083                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.087553                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.087553                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.083797                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.083797                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.019022                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.019022                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.019022                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.019022                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 20435.518099                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 20435.518099                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 17041.466344                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 17041.466344                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 17758.250687                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17758.250687                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  6107.313755                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6107.313755                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 18158.478364                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 18158.478364                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 18158.478364                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 18158.478364                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data 154843.750000                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total 154843.750000                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 220584.299615                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total 220584.299615                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 219586.340607                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 219586.340607                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements           213707                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.358874                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          136741517                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           213707                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           639.855115                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   511.358874                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.998748                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.998748                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          247                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          145                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        292949401                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       292949401                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst    146132749                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      146132749                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst    146132749                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       146132749                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst    146132749                       # number of overall hits
system.cpu3.icache.overall_hits::total      146132749                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst       235056                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       235056                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst       235056                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        235056                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst       235056                       # number of overall misses
system.cpu3.icache.overall_misses::total       235056                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst   5923258681                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   5923258681                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst   5923258681                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   5923258681                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst   5923258681                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   5923258681                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst    146367805                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    146367805                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst    146367805                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    146367805                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst    146367805                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    146367805                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.001606                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001606                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.001606                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001606                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.001606                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001606                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 25199.351138                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 25199.351138                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 25199.351138                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 25199.351138                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 25199.351138                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 25199.351138                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         3647                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs              145                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    25.151724                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst        21265                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total        21265                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst        21265                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total        21265                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst        21265                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total        21265                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst       213791                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total       213791                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst       213791                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total       213791                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst       213791                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total       213791                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst   4988391655                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   4988391655                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst   4988391655                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   4988391655                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst   4988391655                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   4988391655                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.001461                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001461                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.001461                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001461                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.001461                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001461                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 23333.029244                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 23333.029244                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 23333.029244                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 23333.029244                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 23333.029244                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 23333.029244                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 100                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   868352                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        112                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  846                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 846                       # Transaction distribution
system.iobus.trans_dist::WriteReq               17878                       # Transaction distribution
system.iobus.trans_dist::WriteResp               4311                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        13568                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         7364                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           76                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          130                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1309                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1344                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        10223                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        27226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        27226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   37449                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        29456                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          304                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          177                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          654                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          756                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        31347                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       868712                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       868712                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   900059                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              7320000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                57000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              114000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              838000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1092000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy            79205682                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5913000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            13658041                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                13613                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                13613                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               122517                       # Number of tag accesses
system.iocache.tags.data_accesses              122517                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           45                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               45                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide        13568                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total        13568                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           45                       # number of demand (read+write) misses
system.iocache.demand_misses::total                45                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           45                       # number of overall misses
system.iocache.overall_misses::total               45                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      5599945                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      5599945                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide   2934344696                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total   2934344696                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      5599945                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      5599945                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      5599945                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      5599945                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           45                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             45                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        13568                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        13568                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           45                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              45                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           45                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             45                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 124443.222222                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 124443.222222                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 216269.508844                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 216269.508844                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 124443.222222                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 124443.222222                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 124443.222222                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 124443.222222                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs         25557                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                 3583                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     7.132850                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           13568                       # number of writebacks
system.iocache.writebacks::total                13568                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide           45                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        13568                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        13568                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           45                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           45                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      3205999                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      3205999                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   2228780724                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   2228780724                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      3205999                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      3205999                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      3205999                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      3205999                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 71244.422222                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 71244.422222                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 164267.447229                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 164267.447229                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 71244.422222                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 71244.422222                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 71244.422222                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 71244.422222                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   1813307                       # number of replacements
system.l2.tags.tagsinuse                 15878.403115                       # Cycle average of tags in use
system.l2.tags.total_refs                    17030316                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1813307                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.391855                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     8046.435373                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst         3.350591                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         2.257561                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         0.188089                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         1.224071                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         0.499458                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         2.390479                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         0.065246                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    66.147741                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   629.218953                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   368.579566                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   819.635664                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   850.676094                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  3205.058179                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   340.437137                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data  1542.238916                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.491115                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.000205                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000138                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000075                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000030                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000146                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.004037                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.038404                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.022496                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.050027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.051921                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.195621                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.020779                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.094131                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.969141                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16082                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          273                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2532                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        11813                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           85                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1379                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.981567                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 425935499                       # Number of tag accesses
system.l2.tags.data_accesses                425935499                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst        34669                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data       508527                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst        53666                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data       838281                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst       487680                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data      2383084                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst       181577                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data      1474979                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 5962463                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks         11849854                       # number of Writeback hits
system.l2.Writeback_hits::total              11849854                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data          115                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data           51                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data          343                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data          276                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  785                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data           35                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data           20                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data           66                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data           94                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                215                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data       372845                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data      1199095                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data      1681040                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data      3162144                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               6415124                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst        34669                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data       881372                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst        53666                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data      2037376                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst       487680                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data      4064124                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst       181577                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data      4637123                       # number of demand (read+write) hits
system.l2.demand_hits::total                 12377587                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst        34669                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data       881372                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst        53666                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data      2037376                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst       487680                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data      4064124                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst       181577                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data      4637123                       # number of overall hits
system.l2.overall_hits::total                12377587                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst         4772                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        80382                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst        12487                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        88575                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst       113456                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data       374945                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst        32125                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data       183815                       # number of ReadReq misses
system.l2.ReadReq_misses::total                890557                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data         1050                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data          207                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data         1502                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data         1941                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               4700                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data          346                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           80                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data          318                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data          368                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             1112                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data        68609                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data        84557                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data       538639                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data       232249                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              924054                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst         4772                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data       148991                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst        12487                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data       173132                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst       113456                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data       913584                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst        32125                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data       416064                       # number of demand (read+write) misses
system.l2.demand_misses::total                1814611                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         4772                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data       148991                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst        12487                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data       173132                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst       113456                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data       913584                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst        32125                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data       416064                       # number of overall misses
system.l2.overall_misses::total               1814611                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst    447433500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   7375165257                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst   1109244000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   8141224513                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst   9764839444                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data  33224046444                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst   2854166750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data  16816645500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     79732765408                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data      1863454                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data       413989                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data      2582922                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data      6402805                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     11263170                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data       469988                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data        30999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data       250992                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data       374989                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1126968                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data   6955155964                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data   7763059983                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data  51832249803                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data  20824786703                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   87375252453                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst    447433500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data  14330321221                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst   1109244000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data  15904284496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst   9764839444                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data  85056296247                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst   2854166750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data  37641432203                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     167108017861                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst    447433500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data  14330321221                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst   1109244000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data  15904284496                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst   9764839444                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data  85056296247                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst   2854166750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data  37641432203                       # number of overall miss cycles
system.l2.overall_miss_latency::total    167108017861                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst        39441                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data       588909                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst        66153                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data       926856                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst       601136                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data      2758029                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst       213702                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data      1658794                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             6853020                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks     11849854                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total          11849854                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data         1165                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data          258                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data         1845                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data         2217                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             5485                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data          381                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data          100                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data          384                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data          462                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1327                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data       441454                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data      1283652                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data      2219679                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data      3394393                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7339178                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst        39441                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data      1030363                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst        66153                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data      2210508                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst       601136                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data      4977708                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst       213702                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data      5053187                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             14192198                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst        39441                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data      1030363                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst        66153                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data      2210508                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst       601136                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data      4977708                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst       213702                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data      5053187                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            14192198                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.120991                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.136493                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.188759                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.095565                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.188736                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.135947                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.150326                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.110812                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.129951                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.901288                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.802326                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.814092                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.875507                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.856882                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.908136                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.828125                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.796537                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.837980                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.155416                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.065872                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.242665                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.068421                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.125907                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.120991                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.144600                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.188759                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.078322                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.188736                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.183535                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.150326                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.082337                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.127860                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.120991                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.144600                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.188759                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.078322                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.188736                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.183535                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.150326                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.082337                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.127860                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 93762.259011                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 91751.452527                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 88831.905181                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 91913.344770                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 86067.192956                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 88610.453384                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 88845.657588                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 91486.796507                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 89531.344325                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  1774.718095                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  1999.946860                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data  1719.655126                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  3298.714580                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2396.419149                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  1358.346821                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data   387.487500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data   789.283019                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data  1018.991848                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1013.460432                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 101373.813406                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 91808.602280                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 96228.178433                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 89665.775538                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94556.435504                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 93762.259011                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 96182.462169                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 88831.905181                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 91862.188943                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 86067.192956                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 93101.779636                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 88845.657588                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 90470.293520                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92090.270510                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 93762.259011                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 96182.462169                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 88831.905181                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 91862.188943                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 86067.192956                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 93101.779636                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 88845.657588                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 90470.293520                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92090.270510                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1126772                       # number of writebacks
system.l2.writebacks::total                   1126772                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst          191                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data           54                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst          717                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data          481                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst          746                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data          424                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst         1085                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data          699                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total               4397                       # number of ReadReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus1.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst          191                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data           54                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst          717                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data          482                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst          746                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data          424                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst         1085                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data          699                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                4398                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst          191                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data           54                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst          717                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data          482                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst          746                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data          424                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst         1085                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data          699                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               4398                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst         4581                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        80328                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst        11770                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        88094                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst       112710                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data       374521                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst        31040                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data       183116                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           886160                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data         1050                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data          207                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data         1502                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data         1941                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          4700                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data          346                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data           80                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data          318                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data          368                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         1112                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data        68609                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data        84556                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data       538639                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data       232249                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         924053                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst         4581                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data       148937                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst        11770                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data       172650                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst       112710                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data       913160                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst        31040                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data       415365                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1810213                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst         4581                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data       148937                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst        11770                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data       172650                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst       112710                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data       913160                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst        31040                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data       415365                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1810213                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data          502                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus1.data            8                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus2.data          275                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus3.data           16                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          801                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data          895                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data          688                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data         1689                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data         1038                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         4310                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data         1397                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data          696                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data         1964                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data         1054                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         5111                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst    373680750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   6365657243                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst    904659750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   6998957985                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst   8298185306                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data  28513428806                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst   2379254000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data  14483441500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  68317265340                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data     19472733                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data      3796656                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data     26888883                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data     34708857                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     84867129                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data      6253821                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data      1436075                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data      5644314                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data      6542367                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     19876577                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data   6108622036                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data   6710207255                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data  45181007133                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data  17947057297                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  75946893721                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst    373680750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data  12474279279                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst    904659750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data  13709165240                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst   8298185306                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data  73694435939                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst   2379254000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data  32430498797                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 144264159061                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst    373680750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data  12474279279                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst    904659750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data  13709165240                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst   8298185306                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data  73694435939                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst   2379254000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data  32430498797                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 144264159061                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data    105866000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus1.data      1130500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     42045500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus3.data      2253500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    151295500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data    188894500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data    143300500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data    332274500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data    215334000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    879803500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data    294760500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data    144431000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data    374320000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data    217587500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total   1031099000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.116148                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.136401                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.177921                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.095046                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.187495                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.135793                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.145249                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.110391                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.129309                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.901288                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.802326                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.814092                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.875507                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.856882                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.908136                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.828125                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.796537                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.837980                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.155416                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.065871                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.242665                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.068421                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.125907                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.116148                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.144548                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.177921                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.078104                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.187495                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.183450                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.145249                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.082199                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.127550                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.116148                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.144548                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.177921                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.078104                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.187495                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.183450                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.145249                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.082199                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.127550                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 81571.872954                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 79245.807726                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 76861.491079                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 79448.747758                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 73624.215296                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 76133.057441                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 76651.224227                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 79094.352760                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 77093.600862                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18545.460000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18341.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 17902.052597                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 17881.945904                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18056.835957                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18074.627168                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 17950.937500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 17749.415094                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 17778.171196                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 17874.619604                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 89035.287440                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 79358.144366                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 83879.940244                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 77275.068125                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82188.893625                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 81571.872954                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 83755.408522                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 76861.491079                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 79404.374399                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 73624.215296                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 80702.654452                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 76651.224227                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 78077.110004                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79694.576860                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 81571.872954                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 83755.408522                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 76861.491079                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 79404.374399                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 73624.215296                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 80702.654452                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 76651.224227                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 78077.110004                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79694.576860                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210888.446215                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus1.data 141312.500000                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 152892.727273                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data 140843.750000                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 188883.270911                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 211055.307263                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 208285.610465                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 196728.537596                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 207450.867052                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 204130.742459                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 210995.347173                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 207515.804598                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 190590.631365                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 206439.753321                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 201741.146547                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq              887005                       # Transaction distribution
system.membus.trans_dist::ReadResp             886984                       # Transaction distribution
system.membus.trans_dist::WriteReq               4310                       # Transaction distribution
system.membus.trans_dist::WriteResp              4311                       # Transaction distribution
system.membus.trans_dist::Writeback           1140340                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        13568                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        13568                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            13086                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           8488                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            6180                       # Transaction distribution
system.membus.trans_dist::ReadExReq            924000                       # Transaction distribution
system.membus.trans_dist::ReadExResp           923685                       # Transaction distribution
system.membus.trans_dist::BadAddressError           19                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        40749                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        40749                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        10223                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      4774439                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio           38                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      4784700                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4825449                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1736704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1736704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        31347                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    187938880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    187970227                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               189706931                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            15803                       # Total snoops (count)
system.membus.snoop_fanout::samples           2990959                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 2990959    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2990959                       # Request fanout histogram
system.membus.reqLayer0.occupancy            10788985                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          8128917490                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.5                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               22000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           13833959                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         9590184340                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.9                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       43633510                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     40291851                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      2045090                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     26863254                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       25547647                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    95.102578                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS         722022                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect         1390                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits            57643161                       # DTB read hits
system.switch_cpus0.dtb.read_misses            649736                       # DTB read misses
system.switch_cpus0.dtb.read_acv                   41                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses        57858712                       # DTB read accesses
system.switch_cpus0.dtb.write_hits           11103871                       # DTB write hits
system.switch_cpus0.dtb.write_misses           480404                       # DTB write misses
system.switch_cpus0.dtb.write_acv                  13                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses       10861898                       # DTB write accesses
system.switch_cpus0.dtb.data_hits            68747032                       # DTB hits
system.switch_cpus0.dtb.data_misses           1130140                       # DTB misses
system.switch_cpus0.dtb.data_acv                   54                       # DTB access violations
system.switch_cpus0.dtb.data_accesses        68720610                       # DTB accesses
system.switch_cpus0.itb.fetch_hits           34974626                       # ITB hits
system.switch_cpus0.itb.fetch_misses             4381                       # ITB misses
system.switch_cpus0.itb.fetch_acv                  35                       # ITB acv
system.switch_cpus0.itb.fetch_accesses       34979007                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles               128153350                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles     37455928                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             349453237                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           43633510                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     26269669                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             87915361                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        4255882                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.TlbCycles               696                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.MiscStallCycles        15120                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles        36198                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles        12301                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           53                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines         35389931                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       562631                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.ItlbSquashes              2                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    127563598                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.739443                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.158322                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        62929103     49.33%     49.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1735513      1.36%     50.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         7272777      5.70%     56.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3870064      3.03%     59.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4        17037982     13.36%     72.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3778724      2.96%     75.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         5941221      4.66%     80.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1116608      0.88%     81.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        23881606     18.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    127563598                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.340479                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.726837                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        31464621                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     38071638                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         49867159                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles      6033834                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       2126346                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2322475                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         1625                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     328699352                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6001                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       2126346                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        34406514                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles       18358653                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      4433334                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         52410340                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles     15828411                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     320279316                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       309567                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       5776776                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       4705731                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents       3888036                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.FullRegisterEvents            1                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    252123199                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    432930048                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    358885153                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups     74043690                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps    180264282                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        71858964                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts       485153                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        11360                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         26621531                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     65021571                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     12663088                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads      2013004                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       833535                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         291444592                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded       391074                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        255292484                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        87020                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     74970696                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     60228859                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved       351275                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    127563598                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     2.001296                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.975139                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     42432541     33.26%     33.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     20848655     16.34%     49.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     17101304     13.41%     63.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     15651965     12.27%     75.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     14833830     11.63%     86.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      9651450      7.57%     94.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      4439354      3.48%     97.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1779360      1.39%     99.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       825139      0.65%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    127563598                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         307531     14.40%     14.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     14.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     14.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd       175739      8.23%     22.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp        33258      1.56%     24.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt         3513      0.16%     24.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult       218273     10.22%     34.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv       614731     28.77%     63.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     63.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     63.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     63.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     63.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     63.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     63.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     63.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     63.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     63.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     63.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     63.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     63.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     63.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     63.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     63.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     63.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     63.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     63.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     63.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     63.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     63.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        382707     17.91%     81.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       400609     18.75%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass           24      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    148405149     58.13%     58.13% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        11004      0.00%     58.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     58.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd     23338018      9.14%     67.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp      7156939      2.80%     70.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt      1044390      0.41%     70.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult      3273097      1.28%     71.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv       278643      0.11%     71.88% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt       153126      0.06%     71.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     71.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     71.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     71.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     71.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     71.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     71.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     71.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     71.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     71.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     71.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     71.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     71.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     71.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     71.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     71.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     71.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     71.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     59493119     23.30%     95.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     11768992      4.61%     99.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess       369983      0.14%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     255292484                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.992086                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            2136361                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008368                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    523276626                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    292077103                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    192448359                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads    117095321                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes     74737947                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses     56726667                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     198324833                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses       59103988                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads      2233298                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads     17010609                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         9081                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         9031                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2987605                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          519                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked       299616                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       2126346                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles       12729051                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles      3317182                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    307249337                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       282031                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     65021571                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     12663088                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts       370495                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        103643                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents      3182762                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         9031                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1158632                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1069112                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2227744                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    252898508                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     58299317                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2393976                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop             15413671                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            69885259                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        30527740                       # Number of branches executed
system.switch_cpus0.iew.exec_stores          11585942                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.973405                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             251005328                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            249175026                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers        178770400                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        228437543                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.944350                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.782579                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts     77721612                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        39804                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2086573                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    116313936                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.968389                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.892677                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     55480644     47.70%     47.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24785246     21.31%     69.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8309777      7.14%     76.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      3538393      3.04%     79.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      1943515      1.67%     80.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1653414      1.42%     82.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1022467      0.88%     83.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1888691      1.62%     84.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8     17691789     15.21%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    116313936                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    228951060                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     228951060                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              57686470                       # Number of memory references committed
system.switch_cpus0.commit.loads             48010983                       # Number of loads committed
system.switch_cpus0.commit.membars              16263                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          26817564                       # Number of branches committed
system.switch_cpus0.commit.fp_insts          53191463                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        183292557                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       659350                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass     12086050      5.28%      5.28% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu    125265664     54.71%     59.99% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult         8723      0.00%     60.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     60.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd     22258889      9.72%     69.72% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp      6843595      2.99%     72.71% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt       901644      0.39%     73.10% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult      3102838      1.36%     74.46% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv       256556      0.11%     74.57% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt       153124      0.07%     74.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead     48027246     20.98%     95.61% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite      9676748      4.23%     99.84% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess       369983      0.16%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total    228951060                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events     17691789                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads           404873366                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          624663384                       # The number of ROB writes
system.switch_cpus0.timesIdled                  16931                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 589752                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles           527107725                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts          216865034                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            216865034                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.590936                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.590936                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.692231                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.692231                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       295098509                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      159964662                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads         63035982                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes        48207939                       # number of floating regfile writes
system.switch_cpus0.misc_regfile_reads       89193521                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes        178024                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups      113393092                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted    107042821                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      5565356                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     67030524                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       64674826                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    96.485634                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS        1301519                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect         1842                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits           140872021                       # DTB read hits
system.switch_cpus1.dtb.read_misses           2219222                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   16                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses       142749044                       # DTB read accesses
system.switch_cpus1.dtb.write_hits           23640917                       # DTB write hits
system.switch_cpus1.dtb.write_misses          1775227                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses       24963736                       # DTB write accesses
system.switch_cpus1.dtb.data_hits           164512938                       # DTB hits
system.switch_cpus1.dtb.data_misses           3994449                       # DTB misses
system.switch_cpus1.dtb.data_acv                   28                       # DTB access violations
system.switch_cpus1.dtb.data_accesses       167712780                       # DTB accesses
system.switch_cpus1.itb.fetch_hits           88138496                       # ITB hits
system.switch_cpus1.itb.fetch_misses            37290                       # ITB misses
system.switch_cpus1.itb.fetch_acv                  67                       # ITB acv
system.switch_cpus1.itb.fetch_accesses       88175786                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles               304843796                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles     93167495                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             872696947                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches          113393092                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     65976345                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles            203592415                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11608402                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.TlbCycles               122                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.MiscStallCycles        11748                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles       848245                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles        10251                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles          199                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines         88450201                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1539340                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    303434676                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.876062                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.161005                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       141940488     46.78%     46.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3892272      1.28%     48.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2        17963873      5.92%     53.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         8254440      2.72%     56.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4        44535550     14.68%     71.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5        10083455      3.32%     74.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6        16324483      5.38%     80.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1913684      0.63%     80.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        58526431     19.29%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    303434676                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.371971                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.862768                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        82029265                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     73882248                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles        128136890                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles     13585971                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       5800302                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4445659                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4034                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     822355812                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        14099                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       5800302                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        88879522                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles       32938230                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles     10680096                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles        133655025                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles     31481501                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     800089662                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       253482                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      11497003                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents       5520984                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents      10883543                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands    627221536                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups   1071284030                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    909238095                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups    162044656                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps    448047785                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       179173751                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts      1398401                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10559                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         56490151                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads    160990557                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     27660554                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads      3811597                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1718220                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         723413792                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded      1045980                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        632407320                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       149970                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined    183847338                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    151519754                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved      1009979                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    303434676                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     2.084163                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.964988                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     93674035     30.87%     30.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     50166598     16.53%     47.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     40747563     13.43%     60.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     39450714     13.00%     73.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     38888376     12.82%     86.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     23983379      7.90%     94.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     10571236      3.48%     98.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      4126561      1.36%     99.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      1826214      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    303434676                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         414652     17.48%     17.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult          1326      0.06%     17.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     17.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd       164095      6.92%     24.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp        65127      2.75%     27.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt         2057      0.09%     27.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult       242224     10.21%     37.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv       324191     13.66%     51.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     51.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     51.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     51.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     51.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     51.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     51.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     51.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     51.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     51.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     51.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     51.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     51.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     51.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     51.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     51.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     51.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     51.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     51.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     51.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     51.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     51.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        633111     26.69%     77.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       525730     22.16%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass          609      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    383699319     60.67%     60.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        90828      0.01%     60.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     60.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd     51690204      8.17%     68.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp     16934725      2.68%     71.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt       557981      0.09%     71.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult      5891039      0.93%     72.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv       184767      0.03%     72.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt       347293      0.05%     72.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     72.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     72.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     72.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     72.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     72.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     72.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     72.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     72.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     72.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     72.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     72.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     72.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     72.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     72.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     72.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     72.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     72.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead    146085488     23.10%     95.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     25813747      4.08%     99.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess      1111320      0.18%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     632407320                       # Type of FU issued
system.switch_cpus1.iq.rate                  2.074529                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            2372513                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003752                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads   1302472823                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    736822980                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    485691023                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads    268298976                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes    171499670                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses    129980540                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     500132310                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses      134646914                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads      4055807                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads     40992504                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses        17311                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation        16246                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      6197683                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          712                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked       389253                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       5800302                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles       26396659                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles      3693923                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    764219967                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       926030                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts    160990557                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts     27660554                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts      1028426                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         89329                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents      3595061                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents        16246                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      3080736                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      3026407                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      6107143                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    626026809                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts    143104388                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      6380511                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop             39760195                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs           168521433                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        79496928                       # Number of branches executed
system.switch_cpus1.iew.exec_stores          25417045                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            2.053599                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             621519403                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            615671563                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers        438829850                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        552254242                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              2.019630                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.794616                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts    190156426                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        36001                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      5680080                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    275676999                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     2.075492                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.925549                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    122510752     44.44%     44.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     63154477     22.91%     67.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     21175457      7.68%     75.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      8028794      2.91%     77.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5288636      1.92%     79.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      4298429      1.56%     81.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      2122762      0.77%     82.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      5591048      2.03%     84.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8     43506644     15.78%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    275676999                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    572165522                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     572165522                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs             141460924                       # Number of memory references committed
system.switch_cpus1.commit.loads            119998053                       # Number of loads committed
system.switch_cpus1.commit.membars              14181                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          70225649                       # Number of branches committed
system.switch_cpus1.commit.fp_insts         122806890                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        466038971                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1226218                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass     31553696      5.51%      5.51% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu    325035751     56.81%     62.32% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult        79067      0.01%     62.34% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     62.34% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd     49990382      8.74%     71.07% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp     16211699      2.83%     73.91% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt       478108      0.08%     73.99% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult      5712274      1.00%     74.99% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv       170638      0.03%     75.02% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt       347083      0.06%     75.08% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     75.08% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     75.08% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     75.08% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     75.08% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     75.08% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     75.08% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     75.08% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     75.08% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     75.08% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.08% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     75.08% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.08% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.08% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.08% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.08% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.08% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.08% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     75.08% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.08% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.08% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead    120012234     20.98%     96.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite     21463270      3.75%     99.81% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess      1111320      0.19%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total    572165522                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events     43506644                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads           993099223                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes         1552574041                       # The number of ROB writes
system.switch_cpus1.timesIdled                  32990                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1409120                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles           350674512                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts          540612435                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            540612435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.563886                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.563886                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.773408                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.773408                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       744111432                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      403228032                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads        136323065                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes       110313495                       # number of floating regfile writes
system.switch_cpus1.misc_regfile_reads      193264214                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes        474477                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups      131516496                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted    115082873                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      4349894                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     83355368                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       64692884                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    77.610939                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS        4937400                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect         9008                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits           188122554                       # DTB read hits
system.switch_cpus2.dtb.read_misses           1549832                       # DTB read misses
system.switch_cpus2.dtb.read_acv                  104                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses       187617068                       # DTB read accesses
system.switch_cpus2.dtb.write_hits           74903529                       # DTB write hits
system.switch_cpus2.dtb.write_misses          1729880                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  21                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses       73226574                       # DTB write accesses
system.switch_cpus2.dtb.data_hits           263026083                       # DTB hits
system.switch_cpus2.dtb.data_misses           3279712                       # DTB misses
system.switch_cpus2.dtb.data_acv                  125                       # DTB access violations
system.switch_cpus2.dtb.data_accesses       260843642                       # DTB accesses
system.switch_cpus2.itb.fetch_hits          110413529                       # ITB hits
system.switch_cpus2.itb.fetch_misses            24273                       # ITB misses
system.switch_cpus2.itb.fetch_acv                1030                       # ITB acv
system.switch_cpus2.itb.fetch_accesses      110437802                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles               468134004                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles    127702499                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts            1150438477                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches          131516496                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     69630284                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles            322279220                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        9831256                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.TlbCycles               266                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus2.fetch.MiscStallCycles        25204                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles       455202                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles         8776                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles         1633                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines        112571001                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1649818                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.ItlbSquashes             23                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    455388428                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.526280                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.281770                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       257293247     56.50%     56.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         7603592      1.67%     58.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2        18029111      3.96%     62.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3        14041151      3.08%     65.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4        35959291      7.90%     73.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         8504783      1.87%     74.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6        12016677      2.64%     77.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         9332539      2.05%     79.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        92608037     20.34%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    455388428                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.280938                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.457498                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        97661683                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles    180897135                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles        147602409                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles     24354627                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4872574                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved     10083192                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        43904                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts    1096105563                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts       125477                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4872574                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       108243728                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles       68513472                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles     29402961                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles        160185265                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles     84170428                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts    1075664832                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents      1316368                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      25939063                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents      25773468                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents      25977686                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.FullRegisterEvents            3                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    806359781                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups   1434339992                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups   1161501616                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups    272831006                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps    642008545                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       164351239                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts      3107772                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts       140060                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts        120018839                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads    201506408                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     80768983                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads     29284070                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores     14809474                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         973868558                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded      3817477                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        902021866                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       384054                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined    180483346                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    127245086                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved      3346021                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    455388428                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.980775                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.174509                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    176221027     38.70%     38.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     63024403     13.84%     52.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     57861600     12.71%     65.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     48233198     10.59%     75.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     40016327      8.79%     84.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     28740083      6.31%     90.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     21437306      4.71%     95.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     12650762      2.78%     98.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      7203722      1.58%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    455388428                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        2858677     16.66%     16.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult         38079      0.22%     16.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     16.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd      1933096     11.27%     28.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp       897085      5.23%     33.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt        15887      0.09%     33.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult      1503006      8.76%     42.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv      2454480     14.31%     56.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     56.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     56.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     56.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     56.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     56.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     56.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     56.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     56.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     56.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     56.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     56.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     56.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     56.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     56.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     56.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     56.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     56.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     56.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     56.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     56.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     56.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       4801489     27.99%     84.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite      2653938     15.47%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass         7971      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    489187242     54.23%     54.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      3471589      0.38%     54.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     54.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd     89982503      9.98%     64.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp     20238916      2.24%     66.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt      4077541      0.45%     67.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult     20477975      2.27%     69.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv      2027959      0.22%     69.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt       414237      0.05%     69.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     69.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     69.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     69.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     69.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     69.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     69.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     69.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     69.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     69.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     69.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     69.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     69.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     69.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     69.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     69.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     69.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     69.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead    192702987     21.36%     91.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     77381732      8.58%     99.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess      2051214      0.23%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     902021866                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.926845                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt           17155737                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.019019                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads   1854497284                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    903843971                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    681759451                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads    422474667                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes    254378113                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    204536000                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     704077658                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses      215091974                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads     31120809                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads     38846346                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses        38513                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation        55324                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores     11336086                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads         5331                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked      1867580                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4872574                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles       39497870                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles     17264507                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts   1046874549                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       704484                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts    201506408                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts     80768983                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts      3622722                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        853753                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents     16093877                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents        55324                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      2527749                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      2564349                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      5092098                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    895716376                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts    189826307                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      6305490                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop             69188514                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs           266463036                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        95330112                       # Number of branches executed
system.switch_cpus2.iew.exec_stores          76636729                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.913376                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             891074689                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            886295451                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers        605929210                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        789281961                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.893252                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.767697                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts    185607258                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls       471456                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      4648359                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    428377043                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     2.001020                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.911548                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    221446682     51.69%     51.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     63520743     14.83%     66.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     28886677      6.74%     73.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3     15164258      3.54%     76.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4     13405530      3.13%     79.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5     10871245      2.54%     82.47% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      6521556      1.52%     84.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      5186481      1.21%     85.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8     63373871     14.79%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    428377043                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    857190887                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     857190887                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs             232092961                       # Number of memory references committed
system.switch_cpus2.commit.loads            162660064                       # Number of loads committed
system.switch_cpus2.commit.membars             173393                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          84945957                       # Number of branches committed
system.switch_cpus2.commit.fp_insts         193562121                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        666842286                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      4493510                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass     59996165      7.00%      7.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu    428390765     49.98%     56.98% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult      3445008      0.40%     57.38% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     57.38% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd     86156376     10.05%     67.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp     19293709      2.25%     69.68% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt      3520720      0.41%     70.09% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult     19741329      2.30%     72.39% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv      1910720      0.22%     72.62% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt       413845      0.05%     72.66% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     72.66% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     72.66% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     72.66% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     72.66% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     72.66% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     72.66% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     72.66% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     72.66% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     72.66% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     72.66% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     72.66% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     72.66% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     72.66% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     72.66% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     72.66% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     72.66% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     72.66% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     72.66% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.66% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.66% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead    162833457     19.00%     91.66% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite     69437580      8.10%     99.76% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess      2051213      0.24%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total    857190887                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events     63373871                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads          1405455054                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes         2112785317                       # The number of ROB writes
system.switch_cpus2.timesIdled                 329554                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               12745576                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles           187245022                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts          797202693                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            797202693                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.587221                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.587221                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.702937                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.702937                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads      1035015834                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      541760049                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads        242524578                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       175198306                       # number of floating regfile writes
system.switch_cpus2.misc_regfile_reads      289418777                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes       1196324                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups      192714871                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted    182153780                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      9036055                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups    109992897                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits      103600747                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    94.188579                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS        2301010                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect         4010                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits           226722009                       # DTB read hits
system.switch_cpus3.dtb.read_misses           4250402                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    7                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses       229869783                       # DTB read accesses
system.switch_cpus3.dtb.write_hits           51233892                       # DTB write hits
system.switch_cpus3.dtb.write_misses          4574475                       # DTB write misses
system.switch_cpus3.dtb.write_acv                  16                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses       54069151                       # DTB write accesses
system.switch_cpus3.dtb.data_hits           277955901                       # DTB hits
system.switch_cpus3.dtb.data_misses           8824877                       # DTB misses
system.switch_cpus3.dtb.data_acv                   23                       # DTB access violations
system.switch_cpus3.dtb.data_accesses       283938934                       # DTB accesses
system.switch_cpus3.itb.fetch_hits          145355848                       # ITB hits
system.switch_cpus3.itb.fetch_misses            47053                       # ITB misses
system.switch_cpus3.itb.fetch_acv                 221                       # ITB acv
system.switch_cpus3.itb.fetch_accesses      145402901                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles               526286194                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles    156237537                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts            1456986958                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches          192714871                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches    105901757                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles            355396731                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       19395280                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles               570                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles        26547                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles      1358821                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles        11657                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles          275                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines        146367808                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      2743393                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    522729778                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.787266                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.181729                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       256975687     49.16%     49.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         6450112      1.23%     50.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2        27211422      5.21%     55.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3        13242143      2.53%     58.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4        73338953     14.03%     72.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5        16695831      3.19%     75.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6        23951627      4.58%     79.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         3069180      0.59%     80.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8       101794823     19.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    522729778                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.366179                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.768431                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       135474442                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles    144613016                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles        209111295                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles     23843915                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       9687110                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      7066917                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred        10894                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts    1370547292                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        34242                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       9687110                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       147257470                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles       58184845                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles     29624756                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles        219385783                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles     58589814                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts    1332257027                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       323475                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      16259614                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents      10250182                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents      24447508                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands   1019913474                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups   1769394499                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups   1511654843                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups    257733634                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps    730046811                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       289866663                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts      3876010                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        46913                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts        102047026                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads    259078938                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     60003374                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads      7460834                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3887218                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded        1196421699                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded      3081154                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued       1055626685                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       303042                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined    302536027                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    240372494                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved      2935533                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    522729778                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     2.019450                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.010490                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    178439421     34.14%     34.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     81618184     15.61%     49.75% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     66290954     12.68%     62.43% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     61349924     11.74%     74.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     63674398     12.18%     86.35% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     40855955      7.82%     94.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     18817666      3.60%     97.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      7972750      1.53%     99.29% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      3710526      0.71%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    522729778                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         865515     19.84%     19.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult          5506      0.13%     19.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     19.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd       238348      5.46%     25.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp       141933      3.25%     28.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt           43      0.00%     28.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult       417598      9.57%     38.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv         6119      0.14%     38.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     38.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     38.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     38.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     38.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     38.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     38.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     38.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     38.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     38.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     38.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     38.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     38.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     38.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     38.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     38.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     38.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     38.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     38.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     38.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     38.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       1536330     35.21%     73.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite      1152033     26.40%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass         5662      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    641167555     60.74%     60.74% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       291682      0.03%     60.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     60.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd     81218162      7.69%     68.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp     26338472      2.50%     70.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt        12438      0.00%     70.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult     10241618      0.97%     71.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv       139591      0.01%     71.94% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt       632442      0.06%     72.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     72.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     72.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     72.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     72.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     72.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     72.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     72.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     72.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     72.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     72.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     72.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     72.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     72.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     72.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     72.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     72.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     72.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead    235936159     22.35%     94.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     56624463      5.36%     99.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess      3018441      0.29%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total    1055626685                       # Type of FU issued
system.switch_cpus3.iq.rate                  2.005803                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            4363425                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.004133                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads   2208505699                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes   1223695376                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    817494863                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads    430143916                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes    278385256                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    207804759                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     844267679                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses      215716769                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads      7431937                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads     65734732                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses        31068                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation        43103                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores     12095398                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads          886                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked       881224                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       9687110                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles       46313375                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles      8507232                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts   1272416180                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1495842                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts    259078938                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts     60003374                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts      3019031                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        115736                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents      8380548                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents        43103                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      4986013                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      5201881                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts     10187894                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts   1044545565                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts    231031692                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts     11081120                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop             72913327                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs           286844006                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches       133191355                       # Number of branches executed
system.switch_cpus3.iew.exec_stores          55812314                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.984748                       # Inst execution rate
system.switch_cpus3.iew.wb_sent            1037139425                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count           1025299622                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers        709483568                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        894069988                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.948179                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.793544                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts    310395455                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls       145621                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      9361005                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    477101865                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     2.003284                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.903482                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    226335036     47.44%     47.44% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     98040812     20.55%     67.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2     35980369      7.54%     75.53% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3     13506846      2.83%     78.36% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4     10204857      2.14%     80.50% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      7611493      1.60%     82.10% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      3872281      0.81%     82.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      9263629      1.94%     84.85% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8     72286542     15.15%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    477101865                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    955770406                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     955770406                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs             241252182                       # Number of memory references committed
system.switch_cpus3.commit.loads            193344206                       # Number of loads committed
system.switch_cpus3.commit.membars              53811                       # Number of memory barriers committed
system.switch_cpus3.commit.branches         115871879                       # Number of branches committed
system.switch_cpus3.commit.fp_insts         195861408                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        779003419                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2150636                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass     58809241      6.15%      6.15% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu    537961166     56.29%     62.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult       261808      0.03%     62.47% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     62.47% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd     78533522      8.22%     70.68% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp     25052659      2.62%     73.30% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt        12232      0.00%     73.31% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult     10042626      1.05%     74.36% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv       139261      0.01%     74.37% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt       631690      0.07%     74.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     74.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     74.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     74.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     74.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     74.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     74.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     74.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     74.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     74.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     74.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     74.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     74.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     74.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     74.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     74.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     74.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     74.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     74.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead    193398017     20.23%     94.67% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite     47909744      5.01%     99.68% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess      3018440      0.32%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total    955770406                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events     72286542                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads          1667207419                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes         2578236737                       # The number of ROB writes
system.switch_cpus3.timesIdled                  95382                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                3556416                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles           129232154                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts          896966827                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            896966827                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.586740                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.586740                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.704333                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.704333                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads      1252872601                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      664396243                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads        215430825                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes       176370046                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads      302641962                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes       1342413                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq            6886347                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           6886281                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              4310                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             4311                       # Transaction distribution
system.tol2bus.trans_dist::Writeback         11849854                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq        13592                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           13503                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          8703                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          22206                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            9                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            9                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7341812                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7341811                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError           19                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        78912                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      2982777                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       132324                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      6440226                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      1202522                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     14282201                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       427493                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     14762157                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              40308612                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      2524224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    124206751                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4233728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    270328623                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     38472640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    593817740                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side     13676928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    619460633                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1666721267                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           64155                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         26118840                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            7.000522                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.022844                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7               26105203     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::8                  13637      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           26118840                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        24904989727                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          60257611                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1575730232                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         101998637                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3346802875                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         925089156                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        7615519984                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy         327583840                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        7663279421                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             2.3                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010573                       # Number of seconds simulated
sim_ticks                                 10573288000                       # Number of ticks simulated
final_tick                               2660599269000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               45405914                       # Simulator instruction rate (inst/s)
host_op_rate                                 45405908                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              183067341                       # Simulator tick rate (ticks/s)
host_mem_usage                                 787312                       # Number of bytes of host memory used
host_seconds                                    57.76                       # Real time elapsed on the host
sim_insts                                  2622475896                       # Number of instructions simulated
sim_ops                                    2622475896                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       205120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data      1550784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        77056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       538688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       308992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data      1850688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        16896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       628032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5176256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       205120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        77056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       308992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        16896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        608064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      3192000                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3192000                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         3205                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data        24231                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         1204                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         8417                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         4828                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data        28917                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          264                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         9813                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               80879                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         49875                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              49875                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst     19399831                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    146669986                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      7287799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     50948012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     29223833                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    175034294                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst      1597989                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     59397985                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             489559728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst     19399831                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      7287799                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     29223833                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst      1597989                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         57509452                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       301892845                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            301892845                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       301892845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst     19399831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    146669986                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      7287799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     50948012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     29223833                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    175034294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst      1597989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     59397985                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            791452574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       80877                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      51795                       # Number of write requests accepted
system.mem_ctrls.readBursts                     80877                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    51795                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                5173120                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3008                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3232384                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5176128                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3314880                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     47                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1292                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs         1256                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5077                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4934                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2261                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3852                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3250                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2661                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3671                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         3                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   10572962500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 80877                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                51795                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   42705                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   18653                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   11972                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    4967                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1368                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     615                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     305                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      3                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        46130                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    182.218946                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   116.646022                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   232.102295                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        25668     55.64%     55.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        11411     24.74%     80.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3336      7.23%     87.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1471      3.19%     90.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          956      2.07%     92.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          528      1.14%     94.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          469      1.02%     95.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          377      0.82%     95.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1914      4.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        46130                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2971                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.211713                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     52.161372                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           2872     96.67%     96.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           70      2.36%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           10      0.34%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            8      0.27%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            1      0.03%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            3      0.10%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            1      0.03%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            1      0.03%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            1      0.03%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            1      0.03%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            1      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            2      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2971                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2971                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.999663                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.417746                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     17.673841                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31          2966     99.83%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47             1      0.03%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335            1      0.03%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-399            1      0.03%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559            1      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-655            1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2971                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   1804095500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              3319658000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  404150000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     22319.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41069.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       489.26                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       305.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    489.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    313.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.21                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.82                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.46                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.33                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    62789                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   22419                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.68                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                44.39                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      79692.49                       # Average gap between requests
system.mem_ctrls.pageHitRate                    64.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               4266682560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               2328051000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              8055450000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             4572210240                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          26083025280                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         126989174250                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         128210857500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           300505450830                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            752.502528                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   4659919000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     353080000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    5561941750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               4436185320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               2420537625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              8106251400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             4973088960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          26083025280                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         125363110455                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         129637229250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           301019428290                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            753.789591                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   4423911750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     353080000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    5797115750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      24                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      7204                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    3179     48.18%     48.18% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                      5      0.08%     48.26% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     11      0.17%     48.42% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     13      0.20%     48.62% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   3390     51.38%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                6598                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     3179     49.87%     49.87% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                       5      0.08%     49.95% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      11      0.17%     50.13% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      13      0.20%     50.33% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    3166     49.67%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 6374                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0              9617792000     94.32%     94.32% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                4401000      0.04%     94.37% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                4395000      0.04%     94.41% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                8637500      0.08%     94.49% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              561335500      5.51%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         10196561000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.933923                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.966050                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         1     14.29%     14.29% # number of syscalls executed
system.cpu0.kern.syscall::2                         1     14.29%     28.57% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     14.29%     42.86% # number of syscalls executed
system.cpu0.kern.syscall::4                         1     14.29%     57.14% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     14.29%     71.43% # number of syscalls executed
system.cpu0.kern.syscall::54                        1     14.29%     85.71% # number of syscalls executed
system.cpu0.kern.syscall::71                        1     14.29%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     7                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    4      0.06%      0.06% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   38      0.57%      0.62% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.03%      0.65% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 6485     96.45%     97.10% # number of callpals executed
system.cpu0.kern.callpal::rdps                     27      0.40%     97.50% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.01%     97.52% # number of callpals executed
system.cpu0.kern.callpal::rti                      84      1.25%     98.77% # number of callpals executed
system.cpu0.kern.callpal::callsys                  41      0.61%     99.38% # number of callpals executed
system.cpu0.kern.callpal::imb                       5      0.07%     99.45% # number of callpals executed
system.cpu0.kern.callpal::rdunique                 37      0.55%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  6724                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              122                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 55                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 55                      
system.cpu0.kern.mode_good::user                   55                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.450820                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.621469                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel        9854331000     98.30%     98.30% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user           170836500      1.70%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      38                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements            33374                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          473.279970                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             586987                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            33798                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            17.367507                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   473.279970                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.924375                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.924375                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          424                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          424                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.828125                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          3036020                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         3036020                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       381754                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         381754                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       174080                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        174080                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         7148                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         7148                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         7733                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         7733                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       555834                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          555834                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       555834                       # number of overall hits
system.cpu0.dcache.overall_hits::total         555834                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       159783                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       159783                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data        18565                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        18565                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         1201                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1201                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data          223                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          223                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       178348                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        178348                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       178348                       # number of overall misses
system.cpu0.dcache.overall_misses::total       178348                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  13685312859                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  13685312859                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    798289556                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    798289556                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data     73054492                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     73054492                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data      1687024                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1687024                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::switch_cpus0.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  14483602415                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  14483602415                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  14483602415                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  14483602415                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       541537                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       541537                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       192645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       192645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         8349                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         8349                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         7956                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         7956                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       734182                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       734182                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       734182                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       734182                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.295055                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.295055                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.096369                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.096369                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.143850                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.143850                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.028029                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.028029                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.242921                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.242921                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.242921                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.242921                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 85649.367323                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 85649.367323                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 42999.706760                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 42999.706760                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 60828.053289                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 60828.053289                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data  7565.130045                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7565.130045                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 81209.783205                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 81209.783205                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 81209.783205                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 81209.783205                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        76125                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         4715                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             3122                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             60                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    24.383408                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    78.583333                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        11748                       # number of writebacks
system.cpu0.dcache.writebacks::total            11748                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       130835                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       130835                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data        13968                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        13968                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data          230                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          230                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       144803                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       144803                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       144803                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       144803                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        28948                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        28948                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data         4597                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         4597                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data          971                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          971                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data          222                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          222                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        33545                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        33545                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        33545                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        33545                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data          372                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          372                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data          169                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          169                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data          541                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total          541                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2110947283                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2110947283                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data    173382863                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    173382863                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data     54029253                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     54029253                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data      1355476                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1355476                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus0.data         4000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         4000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2284330146                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2284330146                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2284330146                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2284330146                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     83712000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     83712000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     37836500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total     37836500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data    121548500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    121548500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.053455                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.053455                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.023863                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.023863                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.116301                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.116301                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.027903                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.027903                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.045690                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.045690                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.045690                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.045690                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 72922.042386                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 72922.042386                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 37716.524472                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 37716.524472                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 55642.897013                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 55642.897013                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  6105.747748                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6105.747748                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 68097.485348                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 68097.485348                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 68097.485348                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 68097.485348                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 225032.258065                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 225032.258065                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 223884.615385                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223884.615385                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 224673.752311                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 224673.752311                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             8808                       # number of replacements
system.cpu0.icache.tags.tagsinuse          509.251899                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             562881                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             9320                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            60.394957                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   509.251899                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.994633                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.994633                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           751506                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          751506                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       361247                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         361247                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       361247                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          361247                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       361247                       # number of overall hits
system.cpu0.icache.overall_hits::total         361247                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst        10098                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        10098                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst        10098                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         10098                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst        10098                       # number of overall misses
system.cpu0.icache.overall_misses::total        10098                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst    404290359                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    404290359                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst    404290359                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    404290359                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst    404290359                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    404290359                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       371345                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       371345                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       371345                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       371345                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       371345                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       371345                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.027193                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.027193                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.027193                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.027193                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.027193                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.027193                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 40036.676471                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 40036.676471                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 40036.676471                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 40036.676471                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 40036.676471                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 40036.676471                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          345                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    49.285714                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst         1282                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1282                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst         1282                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1282                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst         1282                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1282                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst         8816                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         8816                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst         8816                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         8816                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst         8816                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         8816                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst    335094362                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    335094362                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst    335094362                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    335094362                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst    335094362                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    335094362                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.023741                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.023741                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.023741                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.023741                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.023741                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.023741                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 38009.796053                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 38009.796053                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 38009.796053                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 38009.796053                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 38009.796053                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 38009.796053                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      22                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      4975                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    1176     39.41%     39.41% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     11      0.37%     39.78% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     27      0.90%     40.68% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   1770     59.32%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                2984                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     1162     49.59%     49.59% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      11      0.47%     50.06% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      27      1.15%     51.22% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    1143     48.78%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 2343                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0              9872054500     94.69%     94.69% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                3875500      0.04%     94.73% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               15362000      0.15%     94.88% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              533859000      5.12%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         10425151000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.988095                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.645763                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.785188                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         3     50.00%     50.00% # number of syscalls executed
system.cpu1.kern.syscall::6                         1     16.67%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     16.67%     83.33% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     16.67%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     6                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    5      0.12%      0.12% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  240      5.78%      5.90% # number of callpals executed
system.cpu1.kern.callpal::tbi                       4      0.10%      6.00% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 2502     60.27%     66.27% # number of callpals executed
system.cpu1.kern.callpal::rdps                     28      0.67%     66.95% # number of callpals executed
system.cpu1.kern.callpal::wrusp                    14      0.34%     67.28% # number of callpals executed
system.cpu1.kern.callpal::rdusp                    14      0.34%     67.62% # number of callpals executed
system.cpu1.kern.callpal::rti                     445     10.72%     78.34% # number of callpals executed
system.cpu1.kern.callpal::callsys                 342      8.24%     86.58% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.02%     86.61% # number of callpals executed
system.cpu1.kern.callpal::rdunique                556     13.39%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  4151                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              653                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                414                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 33                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                418                      
system.cpu1.kern.mode_good::user                  414                      
system.cpu1.kern.mode_good::idle                    4                      
system.cpu1.kern.mode_switch_good::kernel     0.640123                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.121212                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.760000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         978813500      9.46%      9.46% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           781243500      7.55%     17.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          8590742500     83.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     240                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements            17902                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          492.898848                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             945554                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            18366                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            51.483938                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   492.898848                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.962693                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.962693                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          464                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          457                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          3762130                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         3762130                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       652243                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         652243                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       196562                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        196562                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         3923                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         3923                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         2896                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         2896                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       848805                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          848805                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       848805                       # number of overall hits
system.cpu1.dcache.overall_hits::total         848805                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        39926                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        39926                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data        35726                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        35726                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data         1855                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1855                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data         1955                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1955                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        75652                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         75652                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        75652                       # number of overall misses
system.cpu1.dcache.overall_misses::total        75652                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1591808503                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1591808503                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data   2381523162                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   2381523162                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data     19060489                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     19060489                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data      9854054                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      9854054                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::switch_cpus1.data        29000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        29000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   3973331665                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   3973331665                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   3973331665                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   3973331665                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       692169                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       692169                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       232288                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       232288                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         5778                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         5778                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         4851                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         4851                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       924457                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       924457                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       924457                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       924457                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.057682                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.057682                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.153800                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.153800                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.321045                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.321045                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.403010                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.403010                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.081834                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.081834                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.081834                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.081834                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 39868.970170                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 39868.970170                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 66660.783799                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 66660.783799                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 10275.196226                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 10275.196226                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  5040.436829                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5040.436829                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 52521.171483                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 52521.171483                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 52521.171483                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 52521.171483                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       195854                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         6866                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             3532                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            170                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    55.451302                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    40.388235                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        11528                       # number of writebacks
system.cpu1.dcache.writebacks::total            11528                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        25567                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        25567                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data        28000                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        28000                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data          156                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          156                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        53567                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        53567                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        53567                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        53567                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        14359                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        14359                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data         7726                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         7726                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data         1699                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1699                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data         1939                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1939                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        22085                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        22085                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        22085                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        22085                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data           42                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total           42                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data           42                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total           42                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    538548329                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    538548329                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data    449592130                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    449592130                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data     10707760                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     10707760                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data      6946446                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      6946446                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus1.data        26000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        26000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    988140459                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    988140459                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    988140459                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    988140459                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data      9418000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total      9418000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data      9418000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      9418000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.020745                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.020745                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.033260                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.033260                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.294046                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.294046                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.399711                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.399711                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.023890                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.023890                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.023890                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.023890                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 37505.977366                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 37505.977366                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 58192.095522                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 58192.095522                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data  6302.389641                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6302.389641                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  3582.488912                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3582.488912                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 44742.606249                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 44742.606249                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 44742.606249                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 44742.606249                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 224238.095238                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total 224238.095238                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 224238.095238                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 224238.095238                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements            26970                       # number of replacements
system.cpu1.icache.tags.tagsinuse          508.873037                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             587299                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            27482                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            21.370315                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   508.873037                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.993893                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.993893                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          484                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           827539                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          827539                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       371580                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         371580                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       371580                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          371580                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       371580                       # number of overall hits
system.cpu1.icache.overall_hits::total         371580                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst        28698                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        28698                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst        28698                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         28698                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst        28698                       # number of overall misses
system.cpu1.icache.overall_misses::total        28698                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst    496301118                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    496301118                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst    496301118                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    496301118                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst    496301118                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    496301118                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       400278                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       400278                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       400278                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       400278                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       400278                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       400278                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.071695                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.071695                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.071695                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.071695                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.071695                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.071695                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 17293.927033                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 17293.927033                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 17293.927033                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 17293.927033                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 17293.927033                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 17293.927033                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          159                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    19.875000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst         1716                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1716                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst         1716                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1716                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst         1716                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1716                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst        26982                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        26982                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst        26982                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        26982                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst        26982                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        26982                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst    421411093                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    421411093                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst    421411093                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    421411093                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst    421411093                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    421411093                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.067408                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.067408                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.067408                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.067408                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.067408                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.067408                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 15618.230413                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 15618.230413                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 15618.230413                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 15618.230413                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 15618.230413                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 15618.230413                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       8                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                     87591                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    1613     39.40%     39.40% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                      1      0.02%     39.42% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                     11      0.27%     39.69% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      6      0.15%     39.84% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   2463     60.16%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                4094                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     1611     49.81%     49.81% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                       1      0.03%     49.85% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                      11      0.34%     50.19% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       6      0.19%     50.37% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    1605     49.63%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 3234                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0              9955859500     94.16%     94.16% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                1130500      0.01%     94.18% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                4604500      0.04%     94.22% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                4321500      0.04%     94.26% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              606865500      5.74%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total         10572781500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.998760                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.651644                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.789936                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                         1      4.35%      4.35% # number of syscalls executed
system.cpu2.kern.syscall::3                         1      4.35%      8.70% # number of syscalls executed
system.cpu2.kern.syscall::4                         5     21.74%     30.43% # number of syscalls executed
system.cpu2.kern.syscall::6                         2      8.70%     39.13% # number of syscalls executed
system.cpu2.kern.syscall::17                        1      4.35%     43.48% # number of syscalls executed
system.cpu2.kern.syscall::33                        1      4.35%     47.83% # number of syscalls executed
system.cpu2.kern.syscall::45                        3     13.04%     60.87% # number of syscalls executed
system.cpu2.kern.syscall::71                        4     17.39%     78.26% # number of syscalls executed
system.cpu2.kern.syscall::73                        4     17.39%     95.65% # number of syscalls executed
system.cpu2.kern.syscall::74                        1      4.35%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    23                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                   45      0.05%      0.05% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  178      0.21%      0.26% # number of callpals executed
system.cpu2.kern.callpal::tbi                       1      0.00%      0.26% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 3673      4.31%      4.57% # number of callpals executed
system.cpu2.kern.callpal::rdps                     38      0.04%      4.61% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.00%      4.62% # number of callpals executed
system.cpu2.kern.callpal::rti                     403      0.47%      5.09% # number of callpals executed
system.cpu2.kern.callpal::callsys                 298      0.35%      5.44% # number of callpals executed
system.cpu2.kern.callpal::imb                       3      0.00%      5.44% # number of callpals executed
system.cpu2.kern.callpal::rdunique              80644     94.56%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 85284                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              581                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                390                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                390                      
system.cpu2.kern.mode_good::user                  390                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.671256                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.803296                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        4523198000     42.78%     42.78% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user          6049583500     57.22%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     178                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements            56963                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          501.841863                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            4380257                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            57475                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            76.211518                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   501.841863                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.980160                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.980160                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          253                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          190                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           69                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         18052173                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        18052173                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      2861614                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        2861614                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      1361780                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1361780                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        50237                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        50237                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        49408                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        49408                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      4223394                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4223394                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      4223394                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4223394                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        90741                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        90741                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data        80152                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        80152                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         2116                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         2116                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         1797                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1797                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       170893                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        170893                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       170893                       # number of overall misses
system.cpu2.dcache.overall_misses::total       170893                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   3933737703                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   3933737703                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data   5016744908                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   5016744908                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data     42785736                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     42785736                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data      9223555                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      9223555                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::switch_cpus2.data        87002                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        87002                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   8950482611                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   8950482611                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   8950482611                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   8950482611                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      2952355                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      2952355                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      1441932                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1441932                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        52353                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        52353                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        51205                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        51205                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      4394287                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      4394287                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      4394287                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      4394287                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.030735                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.030735                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.055587                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.055587                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.040418                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.040418                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.035094                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.035094                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.038890                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.038890                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.038890                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.038890                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 43351.271234                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 43351.271234                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 62590.389610                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 62590.389610                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 20220.102079                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 20220.102079                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data  5132.751809                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5132.751809                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 52374.776094                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 52374.776094                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 52374.776094                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 52374.776094                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs       367663                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        12104                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             6836                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            225                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    53.783353                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    53.795556                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        42251                       # number of writebacks
system.cpu2.dcache.writebacks::total            42251                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        44652                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        44652                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data        65762                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        65762                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data          286                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          286                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       110414                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       110414                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       110414                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       110414                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        46089                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        46089                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data        14390                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        14390                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data         1830                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1830                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data         1779                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1779                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        60479                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        60479                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        60479                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        60479                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::switch_cpus2.data           10                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total           10                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data           82                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total           82                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data           92                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total           92                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2005982564                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2005982564                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data    875274172                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    875274172                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data     28971009                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     28971009                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data      6563945                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      6563945                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus2.data        77998                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        77998                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2881256736                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2881256736                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2881256736                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2881256736                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus2.data      1618000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total      1618000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data     17304500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total     17304500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data     18922500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total     18922500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.015611                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.015611                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.009980                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.009980                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.034955                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.034955                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.034743                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.034743                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.013763                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.013763                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.013763                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.013763                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 43524.106924                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 43524.106924                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 60825.168311                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 60825.168311                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 15831.152459                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15831.152459                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  3689.682406                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  3689.682406                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 47640.614693                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 47640.614693                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 47640.614693                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 47640.614693                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data       161800                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total       161800                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 211030.487805                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total 211030.487805                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 205679.347826                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 205679.347826                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            33939                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.971654                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2871891                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            34450                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            83.364035                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.971654                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999945                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999945                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          425                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          5756912                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         5756912                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      2824468                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2824468                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      2824468                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2824468                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      2824468                       # number of overall hits
system.cpu2.icache.overall_hits::total        2824468                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        37014                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        37014                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        37014                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         37014                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        37014                       # number of overall misses
system.cpu2.icache.overall_misses::total        37014                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst    929240722                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    929240722                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst    929240722                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    929240722                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst    929240722                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    929240722                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      2861482                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2861482                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      2861482                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2861482                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      2861482                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2861482                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.012935                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.012935                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.012935                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.012935                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.012935                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.012935                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 25105.114875                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 25105.114875                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 25105.114875                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 25105.114875                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 25105.114875                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 25105.114875                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          545                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               25                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    21.800000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst         3067                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         3067                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst         3067                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         3067                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst         3067                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         3067                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst        33947                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        33947                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst        33947                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        33947                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst        33947                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        33947                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst    771495508                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    771495508                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst    771495508                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    771495508                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst    771495508                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    771495508                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.011863                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.011863                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.011863                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.011863                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.011863                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.011863                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 22726.470911                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 22726.470911                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 22726.470911                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 22726.470911                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 22726.470911                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 22726.470911                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      21                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      3989                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     956     38.32%     38.32% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                     11      0.44%     38.76% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                     25      1.00%     39.76% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   1503     60.24%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                2495                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      921     49.23%     49.23% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                      11      0.59%     49.81% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                      25      1.34%     51.15% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     914     48.85%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 1871                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0              9630985500     95.05%     95.05% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                4151500      0.04%     95.09% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30               11765500      0.12%     95.21% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31              485704000      4.79%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total         10132606500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.963389                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.608117                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.749900                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::wripir                    8      0.22%      0.22% # number of callpals executed
system.cpu3.kern.callpal::swpctx                  143      3.99%      4.21% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 2134     59.48%     63.68% # number of callpals executed
system.cpu3.kern.callpal::rdps                     24      0.67%     64.35% # number of callpals executed
system.cpu3.kern.callpal::wrusp                    35      0.98%     65.33% # number of callpals executed
system.cpu3.kern.callpal::rdusp                    35      0.98%     66.30% # number of callpals executed
system.cpu3.kern.callpal::rti                     333      9.28%     75.59% # number of callpals executed
system.cpu3.kern.callpal::callsys                 272      7.58%     83.17% # number of callpals executed
system.cpu3.kern.callpal::rdunique                604     16.83%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  3588                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              476                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                308                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                308                      
system.cpu3.kern.mode_good::user                  308                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.647059                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.785714                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel         529168500     54.54%     54.54% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user           441156500     45.46%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                     143                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements            16886                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          495.521146                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             797206                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            17363                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            45.914070                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   495.521146                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.967815                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.967815                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          477                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          466                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.931641                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          3472970                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         3472970                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       596970                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         596970                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       180227                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        180227                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         2987                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         2987                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         2158                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         2158                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       777197                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          777197                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       777197                       # number of overall hits
system.cpu3.dcache.overall_hits::total         777197                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        31570                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        31570                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data        45754                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        45754                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data         1653                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1653                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data         1764                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1764                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        77324                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         77324                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        77324                       # number of overall misses
system.cpu3.dcache.overall_misses::total        77324                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1479249626                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1479249626                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data   3648840549                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   3648840549                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data     14908489                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     14908489                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data      8783049                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      8783049                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::switch_cpus3.data       104002                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       104002                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   5128090175                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   5128090175                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   5128090175                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   5128090175                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       628540                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       628540                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       225981                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       225981                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         4640                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         4640                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         3922                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         3922                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       854521                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       854521                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       854521                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       854521                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.050228                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.050228                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.202468                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.202468                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.356250                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.356250                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.449771                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.449771                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.090488                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.090488                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.090488                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.090488                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 46856.180741                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 46856.180741                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 79749.104974                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 79749.104974                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data  9019.049607                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total  9019.049607                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  4979.052721                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  4979.052721                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 66319.514963                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 66319.514963                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 66319.514963                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 66319.514963                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       251653                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets         6575                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             3099                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            145                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    81.204582                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    45.344828                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        11720                       # number of writebacks
system.cpu3.dcache.writebacks::total            11720                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        19571                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        19571                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data        37214                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        37214                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data          128                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          128                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        56785                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        56785                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        56785                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        56785                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        11999                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        11999                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data         8540                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         8540                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data         1525                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1525                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data         1756                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         1756                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        20539                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        20539                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        20539                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        20539                       # number of overall MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data           36                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total           36                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data           36                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total           36                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    483667568                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    483667568                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data    637865696                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    637865696                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data      8945759                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      8945759                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data      6157951                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      6157951                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus3.data        94998                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        94998                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   1121533264                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1121533264                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   1121533264                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1121533264                       # number of overall MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      8079500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      8079500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data      8079500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      8079500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.019090                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.019090                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.037791                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.037791                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.328664                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.328664                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.447731                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.447731                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.024036                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.024036                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.024036                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.024036                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 40308.989749                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 40308.989749                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 74691.533489                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 74691.533489                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data  5866.071475                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5866.071475                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  3506.805809                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  3506.805809                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 54605.056916                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 54605.056916                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 54605.056916                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 54605.056916                       # average overall mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 224430.555556                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total 224430.555556                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 224430.555556                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 224430.555556                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements            24095                       # number of replacements
system.cpu3.icache.tags.tagsinuse          509.815033                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            9736609                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            24607                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           395.684521                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   509.815033                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.995732                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.995732                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          409                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           78                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           728168                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          728168                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       326868                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         326868                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       326868                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          326868                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       326868                       # number of overall hits
system.cpu3.icache.overall_hits::total         326868                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst        25167                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        25167                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst        25167                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         25167                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst        25167                       # number of overall misses
system.cpu3.icache.overall_misses::total        25167                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst    360016922                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    360016922                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst    360016922                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    360016922                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst    360016922                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    360016922                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       352035                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       352035                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       352035                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       352035                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       352035                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       352035                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.071490                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.071490                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.071490                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.071490                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.071490                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.071490                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 14305.118687                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 14305.118687                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 14305.118687                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 14305.118687                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 14305.118687                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 14305.118687                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          117                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    16.714286                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst         1069                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1069                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst         1069                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1069                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst         1069                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1069                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst        24098                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        24098                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst        24098                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        24098                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst        24098                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        24098                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst    309525026                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    309525026                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst    309525026                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    309525026                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst    309525026                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    309525026                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.068453                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.068453                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.068453                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.068453                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.068453                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.068453                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 12844.428002                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 12844.428002                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 12844.428002                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 12844.428002                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 12844.428002                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 12844.428002                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  15                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   122880                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         15                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  385                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 385                       # Transaction distribution
system.iobus.trans_dist::WriteReq                2249                       # Transaction distribution
system.iobus.trans_dist::WriteResp                329                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp         1920                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          352                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           40                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          982                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1422                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         3846                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         3846                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    5268                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1408                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           55                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          491                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           27                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1981                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       122904                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       122904                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   124885                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               346000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               35000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              620000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy               39000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy            11215705                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1093000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy             1926001                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                 1923                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 1939                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                17307                       # Number of tag accesses
system.iocache.tags.data_accesses               17307                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide         1920                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total         1920                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide            3                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 3                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            3                       # number of overall misses
system.iocache.overall_misses::total                3                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide       369998                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       369998                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide    413540706                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total    413540706                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide       369998                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total       369998                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide       369998                       # number of overall miss cycles
system.iocache.overall_miss_latency::total       369998                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide         1920                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total         1920                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            3                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               3                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            3                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              3                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 123332.666667                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 123332.666667                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 215385.784375                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 215385.784375                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 123332.666667                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 123332.666667                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 123332.666667                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 123332.666667                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          3650                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                  511                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     7.142857                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks            1920                       # number of writebacks
system.iocache.writebacks::total                 1920                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide         1920                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total         1920                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide            3                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total            3                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide            3                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total            3                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide       212000                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       212000                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    313700706                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    313700706                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide       212000                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total       212000                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide       212000                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total       212000                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 70666.666667                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 70666.666667                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 163385.784375                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 163385.784375                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 70666.666667                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 70666.666667                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 70666.666667                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 70666.666667                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     81426                       # number of replacements
system.l2.tags.tagsinuse                 16289.826785                       # Cycle average of tags in use
system.l2.tags.total_refs                      483703                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     97656                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.953131                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     3504.696568                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   339.775760                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  2202.962992                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   276.187790                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   619.539930                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst  1339.789636                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  7418.936293                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   137.839363                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   450.098453                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.213910                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.020738                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.134458                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.016857                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.037814                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.081774                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.452816                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.008413                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.027472                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.994252                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16230                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          258                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3093                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        12057                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          784                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           38                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.990601                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4868309                       # Number of tag accesses
system.l2.tags.data_accesses                  4868309                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst         5544                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         6804                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst        25644                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         7457                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst        29043                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        23891                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst        23720                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         6011                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  128114                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            77247                       # number of Writeback hits
system.l2.Writeback_hits::total                 77247                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data          157                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data          311                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data          115                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data          132                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  715                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data           20                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data           17                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data           16                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 62                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data         2346                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data         1376                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data         3770                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data         1086                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8578                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst         5544                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         9150                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst        25644                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         8833                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst        29043                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        27661                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst        23720                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         7097                       # number of demand (read+write) hits
system.l2.demand_hits::total                   136692                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         5544                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         9150                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst        25644                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         8833                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst        29043                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        27661                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst        23720                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         7097                       # number of overall hits
system.l2.overall_hits::total                  136692                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst         3270                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        22507                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst         1324                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         4416                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst         4896                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        20041                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst          378                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         3963                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 60795                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data          109                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data          359                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data          242                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data          325                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1035                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data           24                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           62                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           64                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data           53                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              203                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         1748                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         4030                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data         8896                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data         5870                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               20544                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst         3270                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        24255                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         1324                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         8446                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         4896                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        28937                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          378                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         9833                       # number of demand (read+write) misses
system.l2.demand_misses::total                  81339                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         3270                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        24255                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         1324                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         8446                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         4896                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        28937                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          378                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         9833                       # number of overall misses
system.l2.overall_misses::total                 81339                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst    267777750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   2058925250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst    123951750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    440834750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst    431354000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   1716720250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst     35215000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    403646250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      5478425000                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data       656480                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data      1269464                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data       908973                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data      1226962                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      4061879                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data        30999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data       124996                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data       191496                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data       219994                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       567485                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data    138034749                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data    409417243                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data    809222243                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data    604016498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1960690733                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst    267777750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   2196959999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst    123951750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    850251993                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst    431354000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   2525942493                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst     35215000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   1007662748                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7439115733                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst    267777750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   2196959999                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst    123951750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    850251993                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst    431354000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   2525942493                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst     35215000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   1007662748                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7439115733                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst         8814                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        29311                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst        26968                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        11873                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst        33939                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        43932                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst        24098                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         9974                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              188909                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        77247                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             77247                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data          266                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data          670                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data          357                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data          457                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1750                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data           33                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data           82                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           81                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data           69                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            265                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         4094                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         5406                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data        12666                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data         6956                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             29122                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         8814                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        33405                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst        26968                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        17279                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst        33939                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        56598                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst        24098                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        16930                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               218031                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         8814                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        33405                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst        26968                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        17279                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst        33939                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        56598                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst        24098                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        16930                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              218031                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.371001                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.767869                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.049095                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.371936                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.144259                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.456182                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.015686                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.397333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.321822                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.409774                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.535821                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.677871                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.711160                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.591429                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.727273                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.756098                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.790123                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.768116                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.766038                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.426966                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.745468                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.702353                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.843876                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.705446                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.371001                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.726089                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.049095                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.488801                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.144259                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.511272                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.015686                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.580803                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.373062                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.371001                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.726089                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.049095                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.488801                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.144259                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.511272                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.015686                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.580803                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.373062                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 81889.220183                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 91479.328653                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 93619.146526                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 99826.709692                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 88103.349673                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 85660.408662                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 93161.375661                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 101853.709311                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 90113.084958                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  6022.752294                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  3536.111421                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data  3756.086777                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  3775.267692                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3924.520773                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  1291.625000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data  2016.064516                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data  2992.125000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data  4150.830189                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2795.492611                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 78967.247712                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 101592.367990                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 90964.730553                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 102898.892334                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95438.606552                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 81889.220183                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 90577.612822                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 93619.146526                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 100669.191688                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 88103.349673                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 87291.097660                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 93161.375661                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 102477.651581                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91458.165616                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 81889.220183                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 90577.612822                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 93619.146526                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 100669.191688                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 88103.349673                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 87291.097660                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 93161.375661                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 102477.651581                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91458.165616                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                47955                       # number of writebacks
system.l2.writebacks::total                     47955                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst           65                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data           23                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst          120                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data           21                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst           69                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data           12                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst          114                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data           19                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                443                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst           65                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data           23                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst          120                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data           21                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst           69                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data           12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst          114                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data           19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 443                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst           65                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data           23                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst          120                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data           21                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst           69                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data           12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst          114                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data           19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                443                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst         3205                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        22484                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst         1204                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         4395                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst         4827                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        20029                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst          264                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         3944                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            60352                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data          109                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data          359                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data          242                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data          325                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1035                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data           24                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data           62                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data           64                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data           53                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          203                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data         1748                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data         4030                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data         8896                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data         5870                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          20544                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst         3205                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        24232                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst         1204                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         8425                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst         4827                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        28925                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst          264                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         9814                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             80896                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst         3205                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        24232                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst         1204                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         8425                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst         4827                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        28925                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst          264                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         9814                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            80896                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data          372                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus2.data           10                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          382                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data          169                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data           42                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data           82                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data           36                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          329                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data          541                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data           42                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data           92                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data           36                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          711                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst    222882500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1777284000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst     98174750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    384411500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst    366075250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1465911000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst     22213500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    353058250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   4690010750                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data      1962096                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data      6476834                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data      4387718                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data      5885302                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     18711950                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data       425524                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data      1141555                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data      1168055                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data       961046                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      3696180                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data    116315251                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data    359507757                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data    699141257                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data    531528502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1706492767                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst    222882500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1893599251                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst     98174750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    743919257                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst    366075250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   2165052257                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst     22213500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    884586752                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6396503517                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst    222882500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1893599251                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst     98174750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    743919257                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst    366075250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   2165052257                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst     22213500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    884586752                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6396503517                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     78498500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus2.data      1478000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     79976500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     35628000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data      8862500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data     16237000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      7603500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     68331000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data    114126500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data      8862500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data     17715000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data      7603500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    148307500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.363626                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.767084                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.044646                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.370168                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.142226                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.455909                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.010955                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.395428                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.319477                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.409774                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.535821                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.677871                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.711160                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.591429                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.727273                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.756098                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.790123                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.768116                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.766038                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.426966                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.745468                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.702353                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.843876                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.705446                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.363626                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.725400                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.044646                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.487586                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.142226                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.511060                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.010955                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.579681                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.371030                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.363626                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.725400                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.044646                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.487586                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.142226                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.511060                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.010955                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.579681                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.371030                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 69542.121685                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 79046.610923                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 81540.490033                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 87465.642776                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 75839.082246                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 73189.425333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 84142.045455                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 89517.811866                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 77710.941642                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18000.880734                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18041.320334                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 18131.066116                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18108.621538                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18079.178744                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 17730.166667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18412.177419                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 18250.859375                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18132.943396                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 18207.783251                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 66541.905606                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 89207.880149                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 78590.518997                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 90550.000341                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83065.263191                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 69542.121685                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 78144.571269                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 81540.490033                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 88299.021602                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 75839.082246                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 74850.553397                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 84142.045455                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 90135.189729                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79070.702099                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 69542.121685                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 78144.571269                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 81540.490033                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 88299.021602                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 75839.082246                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 74850.553397                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 84142.045455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 90135.189729                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79070.702099                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 211017.473118                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data       147800                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 209362.565445                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210816.568047                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 211011.904762                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 198012.195122                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 211208.333333                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 207693.009119                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 210954.713494                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 211011.904762                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 192554.347826                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 211208.333333                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 208590.014065                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               60737                       # Transaction distribution
system.membus.trans_dist::ReadResp              60738                       # Transaction distribution
system.membus.trans_dist::WriteReq                329                       # Transaction distribution
system.membus.trans_dist::WriteResp               329                       # Transaction distribution
system.membus.trans_dist::Writeback             49875                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq         1920                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp         1920                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             4715                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           5619                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            1256                       # Transaction distribution
system.membus.trans_dist::ReadExReq             20560                       # Transaction distribution
system.membus.trans_dist::ReadExResp            20527                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         5763                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         5763                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1422                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       221336                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       222760                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 228523                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       245760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         1981                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      8245440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      8247421                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8493181                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             9115                       # Total snoops (count)
system.membus.snoop_fanout::samples            143758                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  143758    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              143758                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1202999                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           364678004                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.4                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1935999                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          430441835                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.1                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups        1075641                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted       978737                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect        11859                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups       586848                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits         299354                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    51.010483                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS          37709                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect          287                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits              581871                       # DTB read hits
system.switch_cpus0.dtb.read_misses               971                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    1                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           39600                       # DTB read accesses
system.switch_cpus0.dtb.write_hits             220041                       # DTB write hits
system.switch_cpus0.dtb.write_misses               84                       # DTB write misses
system.switch_cpus0.dtb.write_acv                  31                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses          19606                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              801912                       # DTB hits
system.switch_cpus0.dtb.data_misses              1055                       # DTB misses
system.switch_cpus0.dtb.data_acv                   32                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           59206                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              77332                       # ITB hits
system.switch_cpus0.itb.fetch_misses              421                       # ITB misses
system.switch_cpus0.itb.fetch_acv                  37                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          77753                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 4133271                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles       568740                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               4276783                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            1075641                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       337063                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3187847                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          46292                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.MiscStallCycles          877                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles        10944                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles          550                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.CacheLines           371345                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes         8707                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      3792104                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.127813                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.594088                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         3087096     81.41%     81.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           43014      1.13%     82.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           66394      1.75%     84.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           36753      0.97%     85.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           71141      1.88%     87.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           36200      0.95%     88.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           32962      0.87%     88.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           20966      0.55%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          397578     10.48%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      3792104                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.260240                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.034721                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles          453012                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      2715467                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           522734                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        78632                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         22259                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        32641                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          904                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       3848796                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2746                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         22259                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles          503029                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1186845                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1337809                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           546996                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       195166                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       3751901                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        42577                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         28540                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents         11921                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents         36970                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands      2698497                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      4732575                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      4731561                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups          900                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps      2318687                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          379810                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        56285                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9729                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           534272                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       598339                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       241912                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        96980                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        37684                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           3579623                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        83524                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          3463650                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         3812                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       478246                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       262198                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        53429                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      3792104                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.913385                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.803561                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2712121     71.52%     71.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       297908      7.86%     79.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       186100      4.91%     84.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       165991      4.38%     88.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       161669      4.26%     92.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        80681      2.13%     95.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        91975      2.43%     97.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        71634      1.89%     99.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        24025      0.63%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      3792104                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          38768     51.94%     51.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     51.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     51.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     51.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     51.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     51.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     51.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     51.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     51.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     51.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     51.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     51.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     51.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     51.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     51.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     51.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     51.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     51.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     51.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     51.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     51.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     51.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     51.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     51.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     51.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     51.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     51.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     51.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     51.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         23376     31.32%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        12498     16.74%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass           31      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      2594731     74.91%     74.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult         7411      0.21%     75.13% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     75.13% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd          133      0.00%     75.13% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     75.13% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     75.13% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     75.13% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv           15      0.00%     75.13% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     75.13% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     75.13% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     75.13% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     75.13% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     75.13% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     75.13% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     75.13% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     75.13% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     75.13% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     75.13% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     75.13% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     75.13% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     75.13% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     75.13% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     75.13% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     75.13% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     75.13% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.13% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     75.13% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.13% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.13% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       605445     17.48%     92.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       224771      6.49%     99.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess        31113      0.90%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       3463650                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.837992                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              74642                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.021550                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     10794472                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      4144094                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      3400506                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads         3386                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes         1695                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses         1541                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       3536450                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses           1811                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        14231                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        85671                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          115                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         4534                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        41051                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         1611                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked        17555                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         22259                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         244933                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        36153                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      3683733                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         4814                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       598339                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       241912                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        66744                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          1614                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        34201                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         4534                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect         5572                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        14011                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        19583                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      3434225                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       583208                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        29425                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                20586                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              803507                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          702136                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            220299                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.830873                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               3408005                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              3402047                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          2084125                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          2709146                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.823088                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.769292                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts       484901                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        30095                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        18176                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      3714314                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.860558                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.150698                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2890623     77.82%     77.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       323029      8.70%     86.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       101118      2.72%     89.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        40478      1.09%     90.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        43391      1.17%     91.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        24776      0.67%     92.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        16256      0.44%     92.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        42439      1.14%     93.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       232204      6.25%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      3714314                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      3196384                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       3196384                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                713529                       # Number of memory references committed
system.switch_cpus0.commit.loads               512668                       # Number of loads committed
system.switch_cpus0.commit.membars              14842                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            670987                       # Number of branches committed
system.switch_cpus0.commit.fp_insts              1475                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          3144226                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        29482                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass        11514      0.36%      0.36% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu      2417708     75.64%     76.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult         7162      0.22%     76.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     76.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd          127      0.00%     76.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv           15      0.00%     76.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead       527510     16.50%     92.73% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite       201235      6.30%     99.03% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess        31113      0.97%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total      3196384                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events       232204                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads             7157087                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            7440620                       # The number of ROB writes
system.switch_cpus0.timesIdled                   5773                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 341167                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles            16259797                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts            3184901                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              3184901                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      1.297771                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.297771                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.770552                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.770552                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         4384494                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        2493623                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads              854                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes             732                       # number of floating regfile writes
system.switch_cpus0.misc_regfile_reads          97161                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32055                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups         827436                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted       687128                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect        18700                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups       646018                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits         562605                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    87.088131                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS          36644                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect         1120                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits              733189                       # DTB read hits
system.switch_cpus1.dtb.read_misses              2619                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   19                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses          209246                       # DTB read accesses
system.switch_cpus1.dtb.write_hits             247611                       # DTB write hits
system.switch_cpus1.dtb.write_misses             1158                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  20                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses         122300                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              980800                       # DTB hits
system.switch_cpus1.dtb.data_misses              3777                       # DTB misses
system.switch_cpus1.dtb.data_acv                   39                       # DTB access violations
system.switch_cpus1.dtb.data_accesses          331546                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             254737                       # ITB hits
system.switch_cpus1.itb.fetch_misses             2644                       # ITB misses
system.switch_cpus1.itb.fetch_acv                 255                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         257381                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                 3050723                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles       949294                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               3341487                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             827436                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       599249                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              1654657                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          52228                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.TlbCycles               143                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.MiscStallCycles         2304                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles       194405                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles          517                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           28                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines           400280                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        11181                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.ItlbSquashes              1                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2827462                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.181797                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.235692                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         1952937     69.07%     69.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           58682      2.08%     71.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          405239     14.33%     85.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           53849      1.90%     87.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           73358      2.59%     89.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           42056      1.49%     91.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           50592      1.79%     93.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           22476      0.79%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          168273      5.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2827462                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.271226                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.095310                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles          793415                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      1196721                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           785270                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        27356                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         24700                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        68979                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1441                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       3119977                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         3620                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         24700                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles          816386                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         191950                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       832079                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           790024                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       172323                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       3027122                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         1167                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          5619                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents         15112                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents        107393                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands      1954220                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      3571907                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      3561995                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups         9229                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps      1684988                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          269232                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        45909                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         6707                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           197367                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       737544                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       262140                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        39295                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        17239                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           2835359                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        44589                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          2789481                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         3351                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       324860                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       151805                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved        27081                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2827462                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.986567                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.508398                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1692120     59.85%     59.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       264730      9.36%     69.21% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       510250     18.05%     87.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       146955      5.20%     92.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        93764      3.32%     95.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        60408      2.14%     97.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        34645      1.23%     99.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        18300      0.65%     99.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         6290      0.22%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2827462                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           2602      6.15%      6.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      6.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      6.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      6.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      6.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      6.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      6.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      6.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      6.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      6.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      6.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      6.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      6.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      6.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      6.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      6.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      6.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      6.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      6.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      6.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%      6.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      6.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%      6.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      6.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      6.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      6.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%      6.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      6.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         25284     59.73%     65.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        14441     34.12%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            6      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      1750023     62.74%     62.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult         7018      0.25%     62.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     62.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd          445      0.02%     63.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     63.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     63.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     63.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            3      0.00%     63.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     63.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     63.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     63.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     63.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     63.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     63.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     63.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     63.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     63.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     63.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     63.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     63.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     63.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       752385     26.97%     89.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       252912      9.07%     99.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess        26689      0.96%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       2789481                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.914367                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              42327                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.015174                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      8416882                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      3187299                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      2700977                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads        35220                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes        18223                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses        15603                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       2812973                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses          18829                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        17569                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        77461                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          178                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          795                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        24477                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads           45                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked        21749                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         24700                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          57527                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       111012                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      2954335                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         9984                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       737544                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       262140                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        35974                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           565                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents       110156                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          795                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        11319                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        13438                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        24757                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      2761369                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       738043                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        28112                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                74387                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              987598                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          665773                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            249555                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.905152                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               2727030                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              2716580                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          1324043                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          1575231                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.890471                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.840539                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts       330348                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        17508                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        22261                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2772041                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.944871                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.791556                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1797982     64.86%     64.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       286896     10.35%     75.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       413779     14.93%     90.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        64924      2.34%     92.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        54050      1.95%     94.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        32199      1.16%     95.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        13949      0.50%     96.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        16991      0.61%     96.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        91271      3.29%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2772041                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      2619220                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       2619220                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                897746                       # Number of memory references committed
system.switch_cpus1.commit.loads               660083                       # Number of loads committed
system.switch_cpus1.commit.membars               7313                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            634884                       # Number of branches committed
system.switch_cpus1.commit.fp_insts             14531                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          2499946                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        26939                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass        64139      2.45%      2.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu      1615988     61.70%     64.15% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult         6654      0.25%     64.40% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     64.40% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd          444      0.02%     64.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     64.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     64.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     64.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            3      0.00%     64.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     64.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     64.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     64.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     64.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     64.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     64.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     64.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     64.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     64.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     64.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     64.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     64.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead       667396     25.48%     89.90% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite       237907      9.08%     98.98% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess        26689      1.02%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total      2619220                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events        91271                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads             5618544                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            5954711                       # The number of ROB writes
system.switch_cpus1.timesIdled                  14572                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 223261                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles            17219491                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts            2555087                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              2555087                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      1.193980                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.193980                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.837535                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.837535                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         3350140                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1806907                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads             8616                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes            7226                       # number of floating regfile writes
system.switch_cpus1.misc_regfile_reads         102049                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         27398                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups        8127640                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted      6776494                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect        92284                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups      6315992                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits        1774667                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    28.097993                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS         423863                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect         4079                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits             3022992                       # DTB read hits
system.switch_cpus2.dtb.read_misses             12158                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   83                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses         2582026                       # DTB read accesses
system.switch_cpus2.dtb.write_hits            1598628                       # DTB write hits
system.switch_cpus2.dtb.write_misses             2966                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  51                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses        1387401                       # DTB write accesses
system.switch_cpus2.dtb.data_hits             4621620                       # DTB hits
system.switch_cpus2.dtb.data_misses             15124                       # DTB misses
system.switch_cpus2.dtb.data_acv                  134                       # DTB access violations
system.switch_cpus2.dtb.data_accesses         3969427                       # DTB accesses
system.switch_cpus2.itb.fetch_hits            2628241                       # ITB hits
system.switch_cpus2.itb.fetch_misses             2482                       # ITB misses
system.switch_cpus2.itb.fetch_acv                 133                       # ITB acv
system.switch_cpus2.itb.fetch_accesses        2630723                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                15010071                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles      3601986                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              21535098                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            8127640                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      2198530                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             10617915                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         367476                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.TlbCycles               109                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus2.fetch.MiscStallCycles         1141                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles        36659                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles          241                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines          2861482                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       114525                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     14441798                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.491165                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.706699                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        10222720     70.79%     70.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          391703      2.71%     73.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          597248      4.14%     77.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          498706      3.45%     81.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          363328      2.52%     83.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          233665      1.62%     85.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          526527      3.65%     88.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          191226      1.32%     90.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1416675      9.81%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     14441798                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.541479                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.434710                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         2790876                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      8068560                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3155695                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       246029                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        180638                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       627475                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         3143                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      17663685                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         8112                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        180638                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         2994876                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         846315                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      6500521                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3191702                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       727746                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      16688667                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         3337                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         59916                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents         41756                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents        182171                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands      9875197                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     18447226                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     18438337                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups         8102                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps      8310115                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         1565079                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts       442206                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        54919                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2377913                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      3268487                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      1696731                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       309583                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       183461                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          13988848                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded      1257595                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         13620939                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        17687                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      2954930                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      1037563                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved      1063563                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     14441798                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.943161                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.645461                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      9329637     64.60%     64.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1693375     11.73%     76.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1341396      9.29%     85.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       645787      4.47%     90.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       534350      3.70%     93.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       459875      3.18%     96.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       232312      1.61%     98.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       163764      1.13%     99.71% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        41302      0.29%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     14441798                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          96245     22.04%     22.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     22.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     22.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     22.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     22.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     22.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     22.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     22.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     22.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     22.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     22.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     22.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     22.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     22.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     22.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     22.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     22.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     22.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     22.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     22.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     22.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     22.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     22.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     22.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     22.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     22.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     22.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     22.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        201792     46.22%     68.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       138589     31.74%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass          457      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      8627206     63.34%     63.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult         8901      0.07%     63.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     63.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd         1531      0.01%     63.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            3      0.00%     63.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            5      0.00%     63.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            2      0.00%     63.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv          227      0.00%     63.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     63.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     63.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     63.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     63.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     63.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     63.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     63.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     63.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     63.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     63.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     63.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     63.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     63.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      3226869     23.69%     87.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      1631726     11.98%     99.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess       124012      0.91%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      13620939                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.907453                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             436626                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.032055                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     42108984                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     18188911                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13317912                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads        29004                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes        14246                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses        13460                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14041656                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses          15452                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        78258                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       476255                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          732                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         1853                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       203081                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          109                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked        25585                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        180638                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         505846                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       247205                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     16155809                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        63146                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      3268487                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      1696731                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts      1198783                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          4722                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents       240968                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         1853                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        56778                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       133231                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       190009                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     13465931                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      3118296                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       155007                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop               909366                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             4720850                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2933607                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           1602554                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.897126                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13370648                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13331372                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          5794921                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          7949619                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.888162                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.728956                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts      3038991                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls       194032                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       176775                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     13969281                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.937060                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.992357                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      9708517     69.50%     69.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      1893367     13.55%     83.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       615761      4.41%     87.46% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       325273      2.33%     89.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       285667      2.04%     91.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       294858      2.11%     93.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       136101      0.97%     94.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       122118      0.87%     95.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       587619      4.21%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     13969281                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     13090050                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      13090050                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               4285882                       # Number of memory references committed
system.switch_cpus2.commit.loads              2792232                       # Number of loads committed
system.switch_cpus2.commit.membars              56187                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           2704663                       # Number of branches committed
system.switch_cpus2.commit.fp_insts             12968                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11814001                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       333151                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass       798991      6.10%      6.10% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu      7814187     59.70%     65.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult         8541      0.07%     65.86% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd         1505      0.01%     65.88% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            2      0.00%     65.88% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt            4      0.00%     65.88% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            2      0.00%     65.88% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv          227      0.00%     65.88% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     65.88% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     65.88% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     65.88% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     65.88% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     65.88% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     65.88% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     65.88% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     65.88% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     65.88% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     65.88% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     65.88% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     65.88% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     65.88% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     65.88% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     65.88% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     65.88% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     65.88% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     65.88% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     65.88% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.88% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.88% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead      2848419     21.76%     87.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite      1494160     11.41%     99.05% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess       124012      0.95%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total     13090050                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events       587619                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads            29480641                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           32731491                       # The number of ROB writes
system.switch_cpus2.timesIdled                  18473                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 568273                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles             6136505                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts           12291515                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12291515                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      1.221173                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.221173                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.818885                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.818885                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        16942687                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        9058800                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads             7922                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes            6671                       # number of floating regfile writes
system.switch_cpus2.misc_regfile_reads         358279                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes        207110                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups         770525                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted       646302                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect        14531                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups       608163                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits         524173                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    86.189558                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS          29748                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect          731                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits              653059                       # DTB read hits
system.switch_cpus3.dtb.read_misses              1292                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses          203969                       # DTB read accesses
system.switch_cpus3.dtb.write_hits             236806                       # DTB write hits
system.switch_cpus3.dtb.write_misses             2341                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses         129314                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              889865                       # DTB hits
system.switch_cpus3.dtb.data_misses              3633                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses          333283                       # DTB accesses
system.switch_cpus3.itb.fetch_hits             249416                       # ITB hits
system.switch_cpus3.itb.fetch_misses             1390                       # ITB misses
system.switch_cpus3.itb.fetch_acv                  66                       # ITB acv
system.switch_cpus3.itb.fetch_accesses         250806                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                 2710071                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles       838793                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               2995074                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             770525                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       553921                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              1603761                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          38622                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles               231                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles          577                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles       138658                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles          519                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines           352035                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes         9273                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2601864                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.151126                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.200014                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         1804346     69.35%     69.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           53449      2.05%     71.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          383294     14.73%     86.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           46654      1.79%     87.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           67309      2.59%     90.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           34032      1.31%     91.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           43565      1.67%     93.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           19431      0.75%     94.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          149784      5.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2601864                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.284319                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.105164                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles          689383                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      1148362                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           721703                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        24132                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         18284                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        63908                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred         1039                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       2810248                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2533                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         18284                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles          708873                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         212317                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       724165                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           726574                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       211651                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       2737254                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents         1648                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          3732                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents         15328                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents        157642                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands      1733950                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      3210050                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      3201653                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups         7855                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps      1525201                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          208749                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        34305                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         5169                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           177567                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       664566                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       249604                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        31513                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        14703                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           2566074                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        41135                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          2522025                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         2393                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       260145                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       117328                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved        27237                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2601864                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.969315                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.503090                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1576719     60.60%     60.60% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       229595      8.82%     69.42% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       479318     18.42%     87.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       128702      4.95%     92.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        75251      2.89%     95.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        55826      2.15%     97.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        33091      1.27%     99.10% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        17888      0.69%     99.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         5474      0.21%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2601864                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           2398      7.48%      7.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      7.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      7.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      7.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      7.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      7.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      7.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      7.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      7.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      7.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      7.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      7.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      7.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      7.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      7.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      7.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      7.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      7.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      7.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      7.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%      7.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      7.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%      7.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%      7.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      7.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      7.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%      7.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%      7.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%      7.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         16992     52.97%     60.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        12687     39.55%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      1587016     62.93%     62.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult         6508      0.26%     63.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     63.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd          379      0.02%     63.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     63.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     63.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     63.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     63.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     63.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     63.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     63.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     63.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     63.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     63.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     63.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     63.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     63.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     63.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     63.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     63.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     63.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       666463     26.43%     89.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       242337      9.61%     99.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess        19322      0.77%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       2522025                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.930612                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              32077                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.012719                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      7650406                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      2852966                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      2462264                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads        29978                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes        14851                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses        13346                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       2537983                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses          16119                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        15796                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        58636                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          112                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          511                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        19303                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads           39                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked         7099                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         18284                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          45645                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       148859                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      2682756                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         7331                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       664566                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       249604                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        34737                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           363                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents       148329                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          511                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect         8902                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        10559                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        19461                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      2500108                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       655856                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        21917                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                75547                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              895470                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          618867                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            239614                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.922525                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               2483994                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              2475610                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          1204353                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          1413995                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.913485                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.851738                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts       264779                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        13898                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        17493                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2558813                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.943412                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.786946                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1664987     65.07%     65.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       252806      9.88%     74.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       389154     15.21%     90.16% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        57764      2.26%     92.41% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        53789      2.10%     94.52% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        29201      1.14%     95.66% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        11878      0.46%     96.12% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        16692      0.65%     96.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        82542      3.23%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2558813                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      2414015                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       2414015                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                836231                       # Number of memory references committed
system.switch_cpus3.commit.loads               605930                       # Number of loads committed
system.switch_cpus3.commit.membars               5489                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            595200                       # Number of branches committed
system.switch_cpus3.commit.fp_insts             12933                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          2296986                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        23477                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass        66952      2.77%      2.77% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu      1479234     61.28%     64.05% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult         6225      0.26%     64.31% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     64.31% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd          379      0.02%     64.32% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     64.32% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     64.32% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     64.32% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv            0      0.00%     64.32% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     64.32% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     64.32% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     64.32% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     64.32% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     64.32% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     64.32% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     64.32% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     64.32% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     64.32% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     64.32% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     64.32% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     64.32% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     64.32% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     64.32% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     64.32% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     64.32% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     64.32% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     64.32% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     64.32% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.32% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.32% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead       611419     25.33%     89.65% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite       230484      9.55%     99.20% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess        19322      0.80%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total      2414015                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events        82542                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads             5149785                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            5400667                       # The number of ROB writes
system.switch_cpus3.timesIdled                  13033                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 108207                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles            17554019                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts            2347063                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              2347063                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      1.154665                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.154665                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.866052                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.866052                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         3031839                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1623651                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads             7720                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes            6068                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads          88297                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         21177                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq             201613                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            201611                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               329                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              329                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            77247                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq         1923                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            5412                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          5681                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          11093                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           15                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           15                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            29889                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           29890                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        17630                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        81274                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        53951                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        55372                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        67887                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       163562                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        48196                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        53071                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                540943                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       564096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      2890599                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1726016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      1843984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2172160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      6326822                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      1542272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1833952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               18899901                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           24105                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           322109                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            7.005979                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.077095                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                 320183     99.40%     99.40% # Request fanout histogram
system.tol2bus.snoop_fanout::8                   1926      0.60%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             322109                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          237517471                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          13891138                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          56505582                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          40822907                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy          35826289                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          51909991                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          97857452                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          36294474                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy          33750758                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.3                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------
