

================================================================
== Vitis HLS Report for 'forward_layer_2_1_s'
================================================================
* Date:           Sun Nov  9 15:33:01 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        eclair
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.535 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       10|       10|  50.000 ns|  50.000 ns|   10|   10|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.53>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %x_0_val" [./components.h:8->./components.h:48]   --->   Operation 12 'read' 'x_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln12 = sext i16 %x_0_val_read" [./components.h:12->./components.h:48]   --->   Operation 13 'sext' 'sext_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.78ns)   --->   "%add_ln12 = add i17 %sext_ln12, i17 2048" [./components.h:12->./components.h:48]   --->   Operation 14 'add' 'add_ln12' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i17.i10, i17 %add_ln12, i10 0" [./components.h:12->./components.h:48]   --->   Operation 15 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln12_1 = sext i27 %tmp" [./components.h:12->./components.h:48]   --->   Operation 16 'sext' 'sext_ln12_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i17.i8, i17 %add_ln12, i8 0" [./components.h:12->./components.h:48]   --->   Operation 17 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln12_3 = sext i25 %tmp_1" [./components.h:12->./components.h:48]   --->   Operation 18 'sext' 'sext_ln12_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.85ns)   --->   "%add_ln12_1 = add i29 %sext_ln12_1, i29 %sext_ln12_3" [./components.h:12->./components.h:48]   --->   Operation 19 'add' 'add_ln12_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln12_1, i32 28" [./components.h:12->./components.h:48]   --->   Operation 20 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node t_1)   --->   "%t = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln12_1, i32 10, i32 25" [./components.h:12->./components.h:48]   --->   Operation 21 'partselect' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node t_1)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln12_1, i32 9" [./components.h:12->./components.h:48]   --->   Operation 22 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln12 = trunc i29 %add_ln12_1" [./components.h:12->./components.h:48]   --->   Operation 23 'trunc' 'trunc_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.71ns)   --->   "%icmp_ln12 = icmp_ne  i9 %trunc_ln12, i9 0" [./components.h:12->./components.h:48]   --->   Operation 24 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node and_ln12_1)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln12_1, i32 25" [./components.h:12->./components.h:48]   --->   Operation 25 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node t_1)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln12_1, i32 10" [./components.h:12->./components.h:48]   --->   Operation 26 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node t_1)   --->   "%or_ln12 = or i1 %tmp_5, i1 %icmp_ln12" [./components.h:12->./components.h:48]   --->   Operation 27 'or' 'or_ln12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node t_1)   --->   "%and_ln12 = and i1 %or_ln12, i1 %tmp_3" [./components.h:12->./components.h:48]   --->   Operation 28 'and' 'and_ln12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node t_1)   --->   "%zext_ln12 = zext i1 %and_ln12" [./components.h:12->./components.h:48]   --->   Operation 29 'zext' 'zext_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.78ns) (out node of the LUT)   --->   "%t_1 = add i16 %t, i16 %zext_ln12" [./components.h:12->./components.h:48]   --->   Operation 30 'add' 't_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %t_1, i32 15" [./components.h:12->./components.h:48]   --->   Operation 31 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node and_ln12_1)   --->   "%xor_ln12 = xor i1 %tmp_6, i1 1" [./components.h:12->./components.h:48]   --->   Operation 32 'xor' 'xor_ln12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln12_1 = and i1 %tmp_4, i1 %xor_ln12" [./components.h:12->./components.h:48]   --->   Operation 33 'and' 'and_ln12_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node xor_ln12_5)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln12_1, i32 26" [./components.h:12->./components.h:48]   --->   Operation 34 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln12_1, i32 27, i32 28" [./components.h:12->./components.h:48]   --->   Operation 35 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.43ns)   --->   "%icmp_ln12_1 = icmp_eq  i2 %tmp_7, i2 3" [./components.h:12->./components.h:48]   --->   Operation 36 'icmp' 'icmp_ln12_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i3 @_ssdm_op_PartSelect.i3.i29.i32.i32, i29 %add_ln12_1, i32 26, i32 28" [./components.h:12->./components.h:48]   --->   Operation 37 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.57ns)   --->   "%icmp_ln12_2 = icmp_eq  i3 %tmp_8, i3 7" [./components.h:12->./components.h:48]   --->   Operation 38 'icmp' 'icmp_ln12_2' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.57ns)   --->   "%icmp_ln12_3 = icmp_eq  i3 %tmp_8, i3 0" [./components.h:12->./components.h:48]   --->   Operation 39 'icmp' 'icmp_ln12_3' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node and_ln12_4)   --->   "%select_ln12 = select i1 %and_ln12_1, i1 %icmp_ln12_2, i1 %icmp_ln12_3" [./components.h:12->./components.h:48]   --->   Operation 40 'select' 'select_ln12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node xor_ln12_5)   --->   "%xor_ln12_1 = xor i1 %tmp_9, i1 1" [./components.h:12->./components.h:48]   --->   Operation 41 'xor' 'xor_ln12_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node xor_ln12_5)   --->   "%and_ln12_2 = and i1 %icmp_ln12_1, i1 %xor_ln12_1" [./components.h:12->./components.h:48]   --->   Operation 42 'and' 'and_ln12_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node xor_ln12_5)   --->   "%select_ln12_1 = select i1 %and_ln12_1, i1 %and_ln12_2, i1 %icmp_ln12_2" [./components.h:12->./components.h:48]   --->   Operation 43 'select' 'select_ln12_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node and_ln12_4)   --->   "%xor_ln12_3 = xor i1 %select_ln12, i1 1" [./components.h:12->./components.h:48]   --->   Operation 44 'xor' 'xor_ln12_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node and_ln12_4)   --->   "%or_ln12_1 = or i1 %tmp_6, i1 %xor_ln12_3" [./components.h:12->./components.h:48]   --->   Operation 45 'or' 'or_ln12_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node and_ln12_4)   --->   "%xor_ln12_4 = xor i1 %tmp_2, i1 1" [./components.h:12->./components.h:48]   --->   Operation 46 'xor' 'xor_ln12_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln12_4 = and i1 %or_ln12_1, i1 %xor_ln12_4" [./components.h:12->./components.h:48]   --->   Operation 47 'and' 'and_ln12_4' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node xor_ln12_5)   --->   "%and_ln12_5 = and i1 %tmp_6, i1 %select_ln12_1" [./components.h:12->./components.h:48]   --->   Operation 48 'and' 'and_ln12_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln12_5 = xor i1 %and_ln12_5, i1 1" [./components.h:12->./components.h:48]   --->   Operation 49 'xor' 'xor_ln12_5' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.53>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%x_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %x_1_val" [./components.h:8->./components.h:48]   --->   Operation 50 'read' 'x_1_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node or_ln12_2)   --->   "%and_ln12_3 = and i1 %and_ln12_1, i1 %icmp_ln12_2" [./components.h:12->./components.h:48]   --->   Operation 51 'and' 'and_ln12_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node or_ln12_2)   --->   "%xor_ln12_2 = xor i1 %and_ln12_3, i1 1" [./components.h:12->./components.h:48]   --->   Operation 52 'xor' 'xor_ln12_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node or_ln12_2)   --->   "%empty = and i1 %tmp_2, i1 %xor_ln12_2" [./components.h:12->./components.h:48]   --->   Operation 53 'and' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node or_ln12_2)   --->   "%and_ln12_6 = and i1 %empty, i1 %xor_ln12_5" [./components.h:12->./components.h:48]   --->   Operation 54 'and' 'and_ln12_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node t_2)   --->   "%select_ln12_2 = select i1 %and_ln12_4, i16 32767, i16 32768" [./components.h:12->./components.h:48]   --->   Operation 55 'select' 'select_ln12_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln12_2 = or i1 %and_ln12_4, i1 %and_ln12_6" [./components.h:12->./components.h:48]   --->   Operation 56 'or' 'or_ln12_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.24ns) (out node of the LUT)   --->   "%t_2 = select i1 %or_ln12_2, i16 %select_ln12_2, i16 %t_1" [./components.h:12->./components.h:48]   --->   Operation 57 'select' 't_2' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %t_2, i32 15" [./components.h:15->./components.h:48]   --->   Operation 58 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.78ns)   --->   "%icmp_ln19 = icmp_sgt  i16 %t_2, i16 5119" [./components.h:19->./components.h:48]   --->   Operation 59 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_s = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %t_2, i32 10, i32 15" [./components.h:24->./components.h:48]   --->   Operation 60 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i16 %t_2" [./components.h:24->./components.h:48]   --->   Operation 61 'trunc' 'trunc_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.72ns)   --->   "%icmp_ln24 = icmp_ne  i10 %trunc_ln24, i10 0" [./components.h:24->./components.h:48]   --->   Operation 62 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.70ns)   --->   "%add_ln24 = add i6 %tmp_s, i6 1" [./components.h:24->./components.h:48]   --->   Operation 63 'add' 'add_ln24' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node ref_tmp_i_i_i_0)   --->   "%select_ln24 = select i1 %icmp_ln24, i6 %add_ln24, i6 %tmp_s" [./components.h:24->./components.h:48]   --->   Operation 64 'select' 'select_ln24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.29ns) (out node of the LUT)   --->   "%ref_tmp_i_i_i_0 = select i1 %tmp_10, i6 %select_ln24, i6 %tmp_s" [./components.h:15->./components.h:48]   --->   Operation 65 'select' 'ref_tmp_i_i_i_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln25 = trunc i6 %ref_tmp_i_i_i_0" [./components.h:25->./components.h:48]   --->   Operation 66 'trunc' 'trunc_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node sub_ln25)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %ref_tmp_i_i_i_0, i32 5" [./components.h:25->./components.h:48]   --->   Operation 67 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node sub_ln25)   --->   "%shl_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i6.i10, i6 %ref_tmp_i_i_i_0, i10 0" [./components.h:25->./components.h:48]   --->   Operation 68 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node sub_ln25)   --->   "%select_ln25 = select i1 %tmp_11, i16 32768, i16 %shl_ln" [./components.h:25->./components.h:48]   --->   Operation 69 'select' 'select_ln25' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node sub_ln25)   --->   "%zext_ln25 = zext i16 %t_2" [./components.h:25->./components.h:48]   --->   Operation 70 'zext' 'zext_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node sub_ln25)   --->   "%zext_ln25_1 = zext i16 %select_ln25" [./components.h:25->./components.h:48]   --->   Operation 71 'zext' 'zext_ln25_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.78ns) (out node of the LUT)   --->   "%sub_ln25 = sub i17 %zext_ln25, i17 %zext_ln25_1" [./components.h:25->./components.h:48]   --->   Operation 72 'sub' 'sub_ln25' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln25, i32 16" [./components.h:25->./components.h:48]   --->   Operation 73 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%trunc_ln25_1 = trunc i17 %sub_ln25" [./components.h:25->./components.h:48]   --->   Operation 74 'trunc' 'trunc_ln25_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln25, i32 15" [./components.h:25->./components.h:48]   --->   Operation 75 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln25_1)   --->   "%xor_ln25 = xor i1 %tmp_12, i1 1" [./components.h:25->./components.h:48]   --->   Operation 76 'xor' 'xor_ln25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln25_1)   --->   "%and_ln25 = and i1 %tmp_13, i1 %xor_ln25" [./components.h:25->./components.h:48]   --->   Operation 77 'and' 'and_ln25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%xor_ln25_1 = xor i1 %tmp_12, i1 %tmp_13" [./components.h:25->./components.h:48]   --->   Operation 78 'xor' 'xor_ln25_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln25_1 = select i1 %and_ln25, i16 32767, i16 32768" [./components.h:25->./components.h:48]   --->   Operation 79 'select' 'select_ln25_1' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node and_ln19)   --->   "%xor_ln15 = xor i1 %tmp_10, i1 1" [./components.h:15->./components.h:48]   --->   Operation 80 'xor' 'xor_ln15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln19 = and i1 %icmp_ln19, i1 %xor_ln15" [./components.h:19->./components.h:48]   --->   Operation 81 'and' 'and_ln19' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%or_ln19 = or i1 %tmp_10, i1 %icmp_ln19" [./components.h:19->./components.h:48]   --->   Operation 82 'or' 'or_ln19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%xor_ln19 = xor i1 %or_ln19, i1 1" [./components.h:19->./components.h:48]   --->   Operation 83 'xor' 'xor_ln19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%and_ln25_2 = and i1 %xor_ln25_1, i1 %xor_ln19" [./components.h:25->./components.h:48]   --->   Operation 84 'and' 'and_ln25_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%sel_tmp = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %tmp_10, i1 %and_ln19, i1 %and_ln25_2" [./components.h:15->./components.h:48]   --->   Operation 85 'bitconcatenate' 'sel_tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.41ns) (out node of the LUT)   --->   "%u = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i3, i3 4, i16 0, i3 2, i16 1024, i3 1, i16 %select_ln25_1, i3 0, i16 %trunc_ln25_1, i16 0, i3 %sel_tmp" [./components.h:25->./components.h:48]   --->   Operation 86 'sparsemux' 'u' <Predicate = true> <Delay = 0.41> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln12_2 = sext i16 %x_1_val_read" [./components.h:12->./components.h:48]   --->   Operation 87 'sext' 'sext_ln12_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.78ns)   --->   "%add_ln12_2 = add i17 %sext_ln12_2, i17 2048" [./components.h:12->./components.h:48]   --->   Operation 88 'add' 'add_ln12_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_17 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i17.i10, i17 %add_ln12_2, i10 0" [./components.h:12->./components.h:48]   --->   Operation 89 'bitconcatenate' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln12_4 = sext i27 %tmp_17" [./components.h:12->./components.h:48]   --->   Operation 90 'sext' 'sext_ln12_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i17.i8, i17 %add_ln12_2, i8 0" [./components.h:12->./components.h:48]   --->   Operation 91 'bitconcatenate' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln12_5 = sext i25 %tmp_18" [./components.h:12->./components.h:48]   --->   Operation 92 'sext' 'sext_ln12_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.85ns)   --->   "%add_ln12_4 = add i29 %sext_ln12_4, i29 %sext_ln12_5" [./components.h:12->./components.h:48]   --->   Operation 93 'add' 'add_ln12_4' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln12_4, i32 28" [./components.h:12->./components.h:48]   --->   Operation 94 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node t_4)   --->   "%t_3 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln12_4, i32 10, i32 25" [./components.h:12->./components.h:48]   --->   Operation 95 'partselect' 't_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node t_4)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln12_4, i32 9" [./components.h:12->./components.h:48]   --->   Operation 96 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln12_1 = trunc i29 %add_ln12_4" [./components.h:12->./components.h:48]   --->   Operation 97 'trunc' 'trunc_ln12_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.71ns)   --->   "%icmp_ln12_4 = icmp_ne  i9 %trunc_ln12_1, i9 0" [./components.h:12->./components.h:48]   --->   Operation 98 'icmp' 'icmp_ln12_4' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node and_ln12_8)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln12_4, i32 25" [./components.h:12->./components.h:48]   --->   Operation 99 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node t_4)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln12_4, i32 10" [./components.h:12->./components.h:48]   --->   Operation 100 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node t_4)   --->   "%or_ln12_3 = or i1 %tmp_22, i1 %icmp_ln12_4" [./components.h:12->./components.h:48]   --->   Operation 101 'or' 'or_ln12_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node t_4)   --->   "%and_ln12_7 = and i1 %or_ln12_3, i1 %tmp_20" [./components.h:12->./components.h:48]   --->   Operation 102 'and' 'and_ln12_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node t_4)   --->   "%zext_ln12_1 = zext i1 %and_ln12_7" [./components.h:12->./components.h:48]   --->   Operation 103 'zext' 'zext_ln12_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.78ns) (out node of the LUT)   --->   "%t_4 = add i16 %t_3, i16 %zext_ln12_1" [./components.h:12->./components.h:48]   --->   Operation 104 'add' 't_4' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %t_4, i32 15" [./components.h:12->./components.h:48]   --->   Operation 105 'bitselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node and_ln12_8)   --->   "%xor_ln12_6 = xor i1 %tmp_25, i1 1" [./components.h:12->./components.h:48]   --->   Operation 106 'xor' 'xor_ln12_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln12_8 = and i1 %tmp_21, i1 %xor_ln12_6" [./components.h:12->./components.h:48]   --->   Operation 107 'and' 'and_ln12_8' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node xor_ln12_11)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln12_4, i32 26" [./components.h:12->./components.h:48]   --->   Operation 108 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln12_4, i32 27, i32 28" [./components.h:12->./components.h:48]   --->   Operation 109 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.43ns)   --->   "%icmp_ln12_5 = icmp_eq  i2 %tmp_23, i2 3" [./components.h:12->./components.h:48]   --->   Operation 110 'icmp' 'icmp_ln12_5' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i3 @_ssdm_op_PartSelect.i3.i29.i32.i32, i29 %add_ln12_4, i32 26, i32 28" [./components.h:12->./components.h:48]   --->   Operation 111 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.57ns)   --->   "%icmp_ln12_6 = icmp_eq  i3 %tmp_24, i3 7" [./components.h:12->./components.h:48]   --->   Operation 112 'icmp' 'icmp_ln12_6' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.57ns)   --->   "%icmp_ln12_7 = icmp_eq  i3 %tmp_24, i3 0" [./components.h:12->./components.h:48]   --->   Operation 113 'icmp' 'icmp_ln12_7' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node and_ln12_11)   --->   "%select_ln12_4 = select i1 %and_ln12_8, i1 %icmp_ln12_6, i1 %icmp_ln12_7" [./components.h:12->./components.h:48]   --->   Operation 114 'select' 'select_ln12_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node xor_ln12_11)   --->   "%xor_ln12_7 = xor i1 %tmp_26, i1 1" [./components.h:12->./components.h:48]   --->   Operation 115 'xor' 'xor_ln12_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node xor_ln12_11)   --->   "%and_ln12_9 = and i1 %icmp_ln12_5, i1 %xor_ln12_7" [./components.h:12->./components.h:48]   --->   Operation 116 'and' 'and_ln12_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node xor_ln12_11)   --->   "%select_ln12_5 = select i1 %and_ln12_8, i1 %and_ln12_9, i1 %icmp_ln12_6" [./components.h:12->./components.h:48]   --->   Operation 117 'select' 'select_ln12_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node and_ln12_11)   --->   "%xor_ln12_9 = xor i1 %select_ln12_4, i1 1" [./components.h:12->./components.h:48]   --->   Operation 118 'xor' 'xor_ln12_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node and_ln12_11)   --->   "%or_ln12_4 = or i1 %tmp_25, i1 %xor_ln12_9" [./components.h:12->./components.h:48]   --->   Operation 119 'or' 'or_ln12_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node and_ln12_11)   --->   "%xor_ln12_10 = xor i1 %tmp_19, i1 1" [./components.h:12->./components.h:48]   --->   Operation 120 'xor' 'xor_ln12_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln12_11 = and i1 %or_ln12_4, i1 %xor_ln12_10" [./components.h:12->./components.h:48]   --->   Operation 121 'and' 'and_ln12_11' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node xor_ln12_11)   --->   "%and_ln12_12 = and i1 %tmp_25, i1 %select_ln12_5" [./components.h:12->./components.h:48]   --->   Operation 122 'and' 'and_ln12_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln12_11 = xor i1 %and_ln12_12, i1 1" [./components.h:12->./components.h:48]   --->   Operation 123 'xor' 'xor_ln12_11' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.83>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%sel_tmp2 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %tmp_10, i1 %and_ln19" [./components.h:15->./components.h:48]   --->   Operation 124 'bitconcatenate' 'sel_tmp2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.38ns)   --->   "%k = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.3i3.i3.i2, i2 2, i3 0, i2 1, i3 4, i2 0, i3 %trunc_ln25, i3 0, i2 %sel_tmp2" [./components.h:25->./components.h:48]   --->   Operation 125 'sparsemux' 'k' <Predicate = true> <Delay = 0.38> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln19 = trunc i3 %k" [./components.h:19->./components.h:48]   --->   Operation 126 'trunc' 'trunc_ln19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %k, i32 2" [./components.h:47]   --->   Operation 127 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i1 %tmp_14" [./components.h:47]   --->   Operation 128 'zext' 'zext_ln47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln49 = sext i16 %u" [./components.h:49]   --->   Operation 129 'sext' 'sext_ln49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_15 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %u, i15 0" [./components.h:49]   --->   Operation 130 'bitconcatenate' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln49_2 = sext i31 %tmp_15" [./components.h:49]   --->   Operation 131 'sext' 'sext_ln49_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln49 = sub i32 %sext_ln49_2, i32 %sext_ln49" [./components.h:49]   --->   Operation 132 'sub' 'sub_ln49' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 133 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49 = add i32 %sub_ln49, i32 524288" [./components.h:49]   --->   Operation 133 'add' 'add_ln49' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_14_cast1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %add_ln49, i32 20, i32 27" [./components.h:49]   --->   Operation 134 'partselect' 'tmp_14_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node ui)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln49, i32 31" [./components.h:49]   --->   Operation 135 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i32 %add_ln49" [./components.h:49]   --->   Operation 136 'trunc' 'trunc_ln49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.80ns)   --->   "%icmp_ln49 = icmp_ne  i20 %trunc_ln49, i20 0" [./components.h:49]   --->   Operation 137 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 138 [1/1] (0.70ns)   --->   "%add_ln49_1 = add i8 %tmp_14_cast1, i8 1" [./components.h:49]   --->   Operation 138 'add' 'add_ln49_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node ui)   --->   "%select_ln49 = select i1 %icmp_ln49, i8 %add_ln49_1, i8 %tmp_14_cast1" [./components.h:49]   --->   Operation 139 'select' 'select_ln49' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 140 [1/1] (0.30ns) (out node of the LUT)   --->   "%ui = select i1 %tmp_16, i8 %select_ln49, i8 %tmp_14_cast1" [./components.h:49]   --->   Operation 140 'select' 'ui' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node or_ln12_5)   --->   "%and_ln12_10 = and i1 %and_ln12_8, i1 %icmp_ln12_6" [./components.h:12->./components.h:48]   --->   Operation 141 'and' 'and_ln12_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node or_ln12_5)   --->   "%xor_ln12_8 = xor i1 %and_ln12_10, i1 1" [./components.h:12->./components.h:48]   --->   Operation 142 'xor' 'xor_ln12_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node or_ln12_5)   --->   "%empty_14 = and i1 %tmp_19, i1 %xor_ln12_8" [./components.h:12->./components.h:48]   --->   Operation 143 'and' 'empty_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node or_ln12_5)   --->   "%and_ln12_13 = and i1 %empty_14, i1 %xor_ln12_11" [./components.h:12->./components.h:48]   --->   Operation 144 'and' 'and_ln12_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node t_5)   --->   "%select_ln12_6 = select i1 %and_ln12_11, i16 32767, i16 32768" [./components.h:12->./components.h:48]   --->   Operation 145 'select' 'select_ln12_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 146 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln12_5 = or i1 %and_ln12_11, i1 %and_ln12_13" [./components.h:12->./components.h:48]   --->   Operation 146 'or' 'or_ln12_5' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 147 [1/1] (0.24ns) (out node of the LUT)   --->   "%t_5 = select i1 %or_ln12_5, i16 %select_ln12_6, i16 %t_4" [./components.h:12->./components.h:48]   --->   Operation 147 'select' 't_5' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %t_5, i32 15" [./components.h:15->./components.h:48]   --->   Operation 148 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.78ns)   --->   "%icmp_ln19_1 = icmp_sgt  i16 %t_5, i16 5119" [./components.h:19->./components.h:48]   --->   Operation 149 'icmp' 'icmp_ln19_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %t_5, i32 10, i32 15" [./components.h:24->./components.h:48]   --->   Operation 150 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln24_1 = trunc i16 %t_5" [./components.h:24->./components.h:48]   --->   Operation 151 'trunc' 'trunc_ln24_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.72ns)   --->   "%icmp_ln24_1 = icmp_ne  i10 %trunc_ln24_1, i10 0" [./components.h:24->./components.h:48]   --->   Operation 152 'icmp' 'icmp_ln24_1' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 153 [1/1] (0.70ns)   --->   "%add_ln24_1 = add i6 %tmp_28, i6 1" [./components.h:24->./components.h:48]   --->   Operation 153 'add' 'add_ln24_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node ref_tmp_i_i_i_0_1)   --->   "%select_ln24_1 = select i1 %icmp_ln24_1, i6 %add_ln24_1, i6 %tmp_28" [./components.h:24->./components.h:48]   --->   Operation 154 'select' 'select_ln24_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 155 [1/1] (0.29ns) (out node of the LUT)   --->   "%ref_tmp_i_i_i_0_1 = select i1 %tmp_27, i6 %select_ln24_1, i6 %tmp_28" [./components.h:15->./components.h:48]   --->   Operation 155 'select' 'ref_tmp_i_i_i_0_1' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln25_2 = trunc i6 %ref_tmp_i_i_i_0_1" [./components.h:25->./components.h:48]   --->   Operation 156 'trunc' 'trunc_ln25_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node sub_ln25_1)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %ref_tmp_i_i_i_0_1, i32 5" [./components.h:25->./components.h:48]   --->   Operation 157 'bitselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node sub_ln25_1)   --->   "%shl_ln25_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i6.i10, i6 %ref_tmp_i_i_i_0_1, i10 0" [./components.h:25->./components.h:48]   --->   Operation 158 'bitconcatenate' 'shl_ln25_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node sub_ln25_1)   --->   "%select_ln25_2 = select i1 %tmp_29, i16 32768, i16 %shl_ln25_1" [./components.h:25->./components.h:48]   --->   Operation 159 'select' 'select_ln25_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node sub_ln25_1)   --->   "%zext_ln25_2 = zext i16 %t_5" [./components.h:25->./components.h:48]   --->   Operation 160 'zext' 'zext_ln25_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node sub_ln25_1)   --->   "%zext_ln25_3 = zext i16 %select_ln25_2" [./components.h:25->./components.h:48]   --->   Operation 161 'zext' 'zext_ln25_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.78ns) (out node of the LUT)   --->   "%sub_ln25_1 = sub i17 %zext_ln25_2, i17 %zext_ln25_3" [./components.h:25->./components.h:48]   --->   Operation 162 'sub' 'sub_ln25_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln25_1, i32 16" [./components.h:25->./components.h:48]   --->   Operation 163 'bitselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node u_1)   --->   "%trunc_ln25_3 = trunc i17 %sub_ln25_1" [./components.h:25->./components.h:48]   --->   Operation 164 'trunc' 'trunc_ln25_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln25_1, i32 15" [./components.h:25->./components.h:48]   --->   Operation 165 'bitselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node select_ln25_3)   --->   "%xor_ln25_2 = xor i1 %tmp_30, i1 1" [./components.h:25->./components.h:48]   --->   Operation 166 'xor' 'xor_ln25_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node select_ln25_3)   --->   "%and_ln25_1 = and i1 %tmp_31, i1 %xor_ln25_2" [./components.h:25->./components.h:48]   --->   Operation 167 'and' 'and_ln25_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node u_1)   --->   "%xor_ln25_3 = xor i1 %tmp_30, i1 %tmp_31" [./components.h:25->./components.h:48]   --->   Operation 168 'xor' 'xor_ln25_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 169 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln25_3 = select i1 %and_ln25_1, i16 32767, i16 32768" [./components.h:25->./components.h:48]   --->   Operation 169 'select' 'select_ln25_3' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node and_ln19_1)   --->   "%xor_ln15_1 = xor i1 %tmp_27, i1 1" [./components.h:15->./components.h:48]   --->   Operation 170 'xor' 'xor_ln15_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln19_1 = and i1 %icmp_ln19_1, i1 %xor_ln15_1" [./components.h:19->./components.h:48]   --->   Operation 171 'and' 'and_ln19_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node u_1)   --->   "%or_ln19_1 = or i1 %tmp_27, i1 %icmp_ln19_1" [./components.h:19->./components.h:48]   --->   Operation 172 'or' 'or_ln19_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node u_1)   --->   "%xor_ln19_1 = xor i1 %or_ln19_1, i1 1" [./components.h:19->./components.h:48]   --->   Operation 173 'xor' 'xor_ln19_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node u_1)   --->   "%and_ln25_3 = and i1 %xor_ln25_3, i1 %xor_ln19_1" [./components.h:25->./components.h:48]   --->   Operation 174 'and' 'and_ln25_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node u_1)   --->   "%sel_tmp3 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %tmp_27, i1 %and_ln19_1, i1 %and_ln25_3" [./components.h:15->./components.h:48]   --->   Operation 175 'bitconcatenate' 'sel_tmp3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.41ns) (out node of the LUT)   --->   "%u_1 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i3, i3 4, i16 0, i3 2, i16 1024, i3 1, i16 %select_ln25_3, i3 0, i16 %trunc_ln25_3, i16 0, i3 %sel_tmp3" [./components.h:25->./components.h:48]   --->   Operation 176 'sparsemux' 'u_1' <Predicate = true> <Delay = 0.41> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%store_ln66 = store i3 %k, i3 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_0" [./components.h:66]   --->   Operation 177 'store' 'store_ln66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%store_ln67 = store i8 %ui, i8 %eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_0" [./components.h:67]   --->   Operation 178 'store' 'store_ln67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i8 %ui" [./components.h:70]   --->   Operation 179 'zext' 'zext_ln70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%LUT_B0_addr = getelementptr i8 %LUT_B0, i64 0, i64 %zext_ln70" [./components.h:70]   --->   Operation 180 'getelementptr' 'LUT_B0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 181 [2/2] (0.62ns)   --->   "%b0 = load i8 %LUT_B0_addr" [./components.h:70]   --->   Operation 181 'load' 'b0' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%LUT_B1_addr = getelementptr i10 %LUT_B1, i64 0, i64 %zext_ln70" [./components.h:71]   --->   Operation 182 'getelementptr' 'LUT_B1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 183 [2/2] (0.64ns)   --->   "%b1 = load i8 %LUT_B1_addr" [./components.h:71]   --->   Operation 183 'load' 'b1' <Predicate = true> <Delay = 0.64> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 10> <Depth = 256> <ROM>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%LUT_B2_addr = getelementptr i10 %LUT_B2, i64 0, i64 %zext_ln70" [./components.h:72]   --->   Operation 184 'getelementptr' 'LUT_B2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 185 [2/2] (0.64ns)   --->   "%b2 = load i8 %LUT_B2_addr" [./components.h:72]   --->   Operation 185 'load' 'b2' <Predicate = true> <Delay = 0.64> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 10> <Depth = 256> <ROM>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%LUT_B3_addr = getelementptr i8 %LUT_B3, i64 0, i64 %zext_ln70" [./components.h:73]   --->   Operation 186 'getelementptr' 'LUT_B3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 187 [2/2] (0.62ns)   --->   "%b3 = load i8 %LUT_B3_addr" [./components.h:73]   --->   Operation 187 'load' 'b3' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0, i64 0, i64 %zext_ln47" [./components.h:76]   --->   Operation 188 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1, i64 0, i64 %zext_ln47" [./components.h:76]   --->   Operation 189 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2, i64 0, i64 %zext_ln47" [./components.h:76]   --->   Operation 190 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3, i64 0, i64 %zext_ln47" [./components.h:76]   --->   Operation 191 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 192 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add" [./components.h:76]   --->   Operation 192 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 193 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add" [./components.h:76]   --->   Operation 193 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 194 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add" [./components.h:76]   --->   Operation 194 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 195 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add" [./components.h:76]   --->   Operation 195 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>

State 4 <SV = 3> <Delay = 2.48>
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "%sel_tmp1 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %tmp_27, i1 %and_ln19_1" [./components.h:15->./components.h:48]   --->   Operation 196 'bitconcatenate' 'sel_tmp1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (0.38ns)   --->   "%k_1 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.3i3.i3.i2, i2 2, i3 0, i2 1, i3 4, i2 0, i3 %trunc_ln25_2, i3 0, i2 %sel_tmp1" [./components.h:25->./components.h:48]   --->   Operation 197 'sparsemux' 'k_1' <Predicate = true> <Delay = 0.38> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln19_1 = trunc i3 %k_1" [./components.h:19->./components.h:48]   --->   Operation 198 'trunc' 'trunc_ln19_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %k_1, i32 2" [./components.h:47]   --->   Operation 199 'bitselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln47_1 = zext i1 %tmp_32" [./components.h:47]   --->   Operation 200 'zext' 'zext_ln47_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln49_1 = sext i16 %u_1" [./components.h:49]   --->   Operation 201 'sext' 'sext_ln49_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_37 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %u_1, i15 0" [./components.h:49]   --->   Operation 202 'bitconcatenate' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln49_3 = sext i31 %tmp_37" [./components.h:49]   --->   Operation 203 'sext' 'sext_ln49_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln49_1 = sub i32 %sext_ln49_3, i32 %sext_ln49_1" [./components.h:49]   --->   Operation 204 'sub' 'sub_ln49_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 205 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln49_2 = add i32 %sub_ln49_1, i32 524288" [./components.h:49]   --->   Operation 205 'add' 'add_ln49_2' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_32_cast1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %add_ln49_2, i32 20, i32 27" [./components.h:49]   --->   Operation 206 'partselect' 'tmp_32_cast1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node ui_1)   --->   "%tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln49_2, i32 31" [./components.h:49]   --->   Operation 207 'bitselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln49_1 = trunc i32 %add_ln49_2" [./components.h:49]   --->   Operation 208 'trunc' 'trunc_ln49_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (0.80ns)   --->   "%icmp_ln49_1 = icmp_ne  i20 %trunc_ln49_1, i20 0" [./components.h:49]   --->   Operation 209 'icmp' 'icmp_ln49_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 210 [1/1] (0.70ns)   --->   "%add_ln49_3 = add i8 %tmp_32_cast1, i8 1" [./components.h:49]   --->   Operation 210 'add' 'add_ln49_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node ui_1)   --->   "%select_ln49_1 = select i1 %icmp_ln49_1, i8 %add_ln49_3, i8 %tmp_32_cast1" [./components.h:49]   --->   Operation 211 'select' 'select_ln49_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 212 [1/1] (0.30ns) (out node of the LUT)   --->   "%ui_1 = select i1 %tmp_38, i8 %select_ln49_1, i8 %tmp_32_cast1" [./components.h:49]   --->   Operation 212 'select' 'ui_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 213 [1/2] (0.62ns)   --->   "%b0 = load i8 %LUT_B0_addr" [./components.h:70]   --->   Operation 213 'load' 'b0' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 214 [1/2] (0.64ns)   --->   "%b1 = load i8 %LUT_B1_addr" [./components.h:71]   --->   Operation 214 'load' 'b1' <Predicate = true> <Delay = 0.64> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 10> <Depth = 256> <ROM>
ST_4 : Operation 215 [1/2] (0.64ns)   --->   "%b2 = load i8 %LUT_B2_addr" [./components.h:72]   --->   Operation 215 'load' 'b2' <Predicate = true> <Delay = 0.64> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 10> <Depth = 256> <ROM>
ST_4 : Operation 216 [1/2] (0.62ns)   --->   "%b3 = load i8 %LUT_B3_addr" [./components.h:73]   --->   Operation 216 'load' 'b3' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln76_8 = zext i8 %b0" [./components.h:76]   --->   Operation 217 'zext' 'zext_ln76_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 218 [1/1] (0.57ns)   --->   "%add_ln76 = add i3 %k, i3 1" [./components.h:76]   --->   Operation 218 'add' 'add_ln76' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln76, i32 2" [./components.h:76]   --->   Operation 219 'bitselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i1 %tmp_39" [./components.h:76]   --->   Operation 220 'zext' 'zext_ln76' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 221 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_1 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0, i64 0, i64 %zext_ln76" [./components.h:76]   --->   Operation 221 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_1' <Predicate = (trunc_ln19 == 3)> <Delay = 0.00>
ST_4 : Operation 222 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_1 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1, i64 0, i64 %zext_ln76" [./components.h:76]   --->   Operation 222 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_1' <Predicate = (trunc_ln19 == 0)> <Delay = 0.00>
ST_4 : Operation 223 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_1 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2, i64 0, i64 %zext_ln76" [./components.h:76]   --->   Operation 223 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_1' <Predicate = (trunc_ln19 == 1)> <Delay = 0.00>
ST_4 : Operation 224 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_1 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3, i64 0, i64 %zext_ln76" [./components.h:76]   --->   Operation 224 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_1' <Predicate = (trunc_ln19 == 2)> <Delay = 0.00>
ST_4 : Operation 225 [1/1] (0.57ns)   --->   "%add_ln76_1 = add i3 %k, i3 2" [./components.h:76]   --->   Operation 225 'add' 'add_ln76_1' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln76_1, i32 2" [./components.h:76]   --->   Operation 226 'bitselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln76_1 = zext i1 %tmp_40" [./components.h:76]   --->   Operation 227 'zext' 'zext_ln76_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 228 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_2 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0, i64 0, i64 %zext_ln76_1" [./components.h:76]   --->   Operation 228 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_2' <Predicate = (trunc_ln19 == 2)> <Delay = 0.00>
ST_4 : Operation 229 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_2 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1, i64 0, i64 %zext_ln76_1" [./components.h:76]   --->   Operation 229 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_2' <Predicate = (trunc_ln19 == 3)> <Delay = 0.00>
ST_4 : Operation 230 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_2 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2, i64 0, i64 %zext_ln76_1" [./components.h:76]   --->   Operation 230 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_2' <Predicate = (trunc_ln19 == 0)> <Delay = 0.00>
ST_4 : Operation 231 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_2 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3, i64 0, i64 %zext_ln76_1" [./components.h:76]   --->   Operation 231 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_2' <Predicate = (trunc_ln19 == 1)> <Delay = 0.00>
ST_4 : Operation 232 [1/1] (0.57ns)   --->   "%add_ln76_2 = add i3 %k, i3 3" [./components.h:76]   --->   Operation 232 'add' 'add_ln76_2' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln76_2, i32 2" [./components.h:76]   --->   Operation 233 'bitselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 234 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add" [./components.h:76]   --->   Operation 234 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 235 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_1 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_1" [./components.h:76]   --->   Operation 235 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_1' <Predicate = (trunc_ln19 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 236 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_2 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_2" [./components.h:76]   --->   Operation 236 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_2' <Predicate = (trunc_ln19 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 237 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add" [./components.h:76]   --->   Operation 237 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 238 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_1 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_1" [./components.h:76]   --->   Operation 238 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_1' <Predicate = (trunc_ln19 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 239 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_2 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_2" [./components.h:76]   --->   Operation 239 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_2' <Predicate = (trunc_ln19 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 240 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add" [./components.h:76]   --->   Operation 240 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 241 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_1 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_1" [./components.h:76]   --->   Operation 241 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_1' <Predicate = (trunc_ln19 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 242 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_2 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_2" [./components.h:76]   --->   Operation 242 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_2' <Predicate = (trunc_ln19 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 243 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add" [./components.h:76]   --->   Operation 243 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 244 [1/1] (0.45ns)   --->   "%tmp_33 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa, i2 1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa, i2 2, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa, i2 3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa, i16 0, i2 %trunc_ln19" [./components.h:76]   --->   Operation 244 'sparsemux' 'tmp_33' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln76 = sext i16 %tmp_33" [./components.h:76]   --->   Operation 245 'sext' 'sext_ln76' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 246 [3/3] (0.99ns) (grouped into DSP with root node add_ln76_3)   --->   "%mul_ln76 = mul i24 %sext_ln76, i24 %zext_ln76_8" [./components.h:76]   --->   Operation 246 'mul' 'mul_ln76' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 247 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_1 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_1" [./components.h:76]   --->   Operation 247 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_1' <Predicate = (trunc_ln19 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 248 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_2 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_2" [./components.h:76]   --->   Operation 248 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_2' <Predicate = (trunc_ln19 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 249 [1/1] (0.00ns)   --->   "%store_ln66 = store i3 %k_1, i3 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_1" [./components.h:66]   --->   Operation 249 'store' 'store_ln66' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 250 [1/1] (0.00ns)   --->   "%store_ln67 = store i8 %ui_1, i8 %eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_1" [./components.h:67]   --->   Operation 250 'store' 'store_ln67' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln70_1 = zext i8 %ui_1" [./components.h:70]   --->   Operation 251 'zext' 'zext_ln70_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 252 [1/1] (0.00ns)   --->   "%LUT_B0_addr_1 = getelementptr i8 %LUT_B0, i64 0, i64 %zext_ln70_1" [./components.h:70]   --->   Operation 252 'getelementptr' 'LUT_B0_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 253 [2/2] (0.62ns)   --->   "%b0_1 = load i8 %LUT_B0_addr_1" [./components.h:70]   --->   Operation 253 'load' 'b0_1' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 254 [1/1] (0.00ns)   --->   "%LUT_B1_addr_1 = getelementptr i10 %LUT_B1, i64 0, i64 %zext_ln70_1" [./components.h:71]   --->   Operation 254 'getelementptr' 'LUT_B1_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 255 [2/2] (0.64ns)   --->   "%b1_1 = load i8 %LUT_B1_addr_1" [./components.h:71]   --->   Operation 255 'load' 'b1_1' <Predicate = true> <Delay = 0.64> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 10> <Depth = 256> <ROM>
ST_4 : Operation 256 [1/1] (0.00ns)   --->   "%LUT_B2_addr_1 = getelementptr i10 %LUT_B2, i64 0, i64 %zext_ln70_1" [./components.h:72]   --->   Operation 256 'getelementptr' 'LUT_B2_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 257 [2/2] (0.64ns)   --->   "%b2_1 = load i8 %LUT_B2_addr_1" [./components.h:72]   --->   Operation 257 'load' 'b2_1' <Predicate = true> <Delay = 0.64> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 10> <Depth = 256> <ROM>
ST_4 : Operation 258 [1/1] (0.00ns)   --->   "%LUT_B3_addr_1 = getelementptr i8 %LUT_B3, i64 0, i64 %zext_ln70_1" [./components.h:73]   --->   Operation 258 'getelementptr' 'LUT_B3_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 259 [2/2] (0.62ns)   --->   "%b3_1 = load i8 %LUT_B3_addr_1" [./components.h:73]   --->   Operation 259 'load' 'b3_1' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 260 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0, i64 0, i64 %zext_ln47_1" [./components.h:76]   --->   Operation 260 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 261 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1, i64 0, i64 %zext_ln47_1" [./components.h:76]   --->   Operation 261 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 262 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2, i64 0, i64 %zext_ln47_1" [./components.h:76]   --->   Operation 262 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 263 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3, i64 0, i64 %zext_ln47_1" [./components.h:76]   --->   Operation 263 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 264 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add" [./components.h:76]   --->   Operation 264 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 265 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add" [./components.h:76]   --->   Operation 265 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 266 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add" [./components.h:76]   --->   Operation 266 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 267 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add" [./components.h:76]   --->   Operation 267 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>

State 5 <SV = 4> <Delay = 2.13>
ST_5 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln76_10 = zext i10 %b2" [./components.h:76]   --->   Operation 268 'zext' 'zext_ln76_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln76_2 = zext i1 %tmp_41" [./components.h:76]   --->   Operation 269 'zext' 'zext_ln76_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 270 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_3 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0, i64 0, i64 %zext_ln76_2" [./components.h:76]   --->   Operation 270 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_3' <Predicate = (trunc_ln19 == 1)> <Delay = 0.00>
ST_5 : Operation 271 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_3 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1, i64 0, i64 %zext_ln76_2" [./components.h:76]   --->   Operation 271 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_3' <Predicate = (trunc_ln19 == 2)> <Delay = 0.00>
ST_5 : Operation 272 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_3 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2, i64 0, i64 %zext_ln76_2" [./components.h:76]   --->   Operation 272 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_3' <Predicate = (trunc_ln19 == 3)> <Delay = 0.00>
ST_5 : Operation 273 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_3 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3, i64 0, i64 %zext_ln76_2" [./components.h:76]   --->   Operation 273 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_3' <Predicate = (trunc_ln19 == 0)> <Delay = 0.00>
ST_5 : Operation 274 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_1 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_1" [./components.h:76]   --->   Operation 274 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_1' <Predicate = (trunc_ln19 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 275 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_2 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_2" [./components.h:76]   --->   Operation 275 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_2' <Predicate = (trunc_ln19 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 276 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_3 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_3" [./components.h:76]   --->   Operation 276 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_3' <Predicate = (trunc_ln19 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 277 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_1 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_1" [./components.h:76]   --->   Operation 277 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_1' <Predicate = (trunc_ln19 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 278 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_2 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_2" [./components.h:76]   --->   Operation 278 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_2' <Predicate = (trunc_ln19 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 279 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_3 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_3" [./components.h:76]   --->   Operation 279 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_3' <Predicate = (trunc_ln19 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 280 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_1 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_1" [./components.h:76]   --->   Operation 280 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_1' <Predicate = (trunc_ln19 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 281 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_2 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_2" [./components.h:76]   --->   Operation 281 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_2' <Predicate = (trunc_ln19 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 282 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_3 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_3" [./components.h:76]   --->   Operation 282 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_3' <Predicate = (trunc_ln19 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 283 [2/3] (0.99ns) (grouped into DSP with root node add_ln76_3)   --->   "%mul_ln76 = mul i24 %sext_ln76, i24 %zext_ln76_8" [./components.h:76]   --->   Operation 283 'mul' 'mul_ln76' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 284 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_1 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_1" [./components.h:76]   --->   Operation 284 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_1' <Predicate = (trunc_ln19 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 285 [1/1] (0.45ns)   --->   "%tmp_34 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_1, i2 0, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_1, i2 1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_1, i2 2, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_1, i16 0, i2 %trunc_ln19" [./components.h:76]   --->   Operation 285 'sparsemux' 'tmp_34' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 286 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_2 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_2" [./components.h:76]   --->   Operation 286 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_2' <Predicate = (trunc_ln19 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 287 [1/1] (0.45ns)   --->   "%tmp_35 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_2, i2 3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_2, i2 0, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_2, i2 1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_2, i16 0, i2 %trunc_ln19" [./components.h:76]   --->   Operation 287 'sparsemux' 'tmp_35' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 288 [1/1] (0.00ns)   --->   "%sext_ln76_4 = sext i16 %tmp_35" [./components.h:76]   --->   Operation 288 'sext' 'sext_ln76_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 289 [3/3] (0.99ns) (grouped into DSP with root node add_ln76_4)   --->   "%mul_ln76_2 = mul i26 %sext_ln76_4, i26 %zext_ln76_10" [./components.h:76]   --->   Operation 289 'mul' 'mul_ln76_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 290 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_3 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_3" [./components.h:76]   --->   Operation 290 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_3' <Predicate = (trunc_ln19 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 291 [1/2] (0.62ns)   --->   "%b0_1 = load i8 %LUT_B0_addr_1" [./components.h:70]   --->   Operation 291 'load' 'b0_1' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 292 [1/2] (0.64ns)   --->   "%b1_1 = load i8 %LUT_B1_addr_1" [./components.h:71]   --->   Operation 292 'load' 'b1_1' <Predicate = true> <Delay = 0.64> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 10> <Depth = 256> <ROM>
ST_5 : Operation 293 [1/2] (0.64ns)   --->   "%b2_1 = load i8 %LUT_B2_addr_1" [./components.h:72]   --->   Operation 293 'load' 'b2_1' <Predicate = true> <Delay = 0.64> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 10> <Depth = 256> <ROM>
ST_5 : Operation 294 [1/2] (0.62ns)   --->   "%b3_1 = load i8 %LUT_B3_addr_1" [./components.h:73]   --->   Operation 294 'load' 'b3_1' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln76_12 = zext i8 %b0_1" [./components.h:76]   --->   Operation 295 'zext' 'zext_ln76_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 296 [1/1] (0.57ns)   --->   "%add_ln76_7 = add i3 %k_1, i3 1" [./components.h:76]   --->   Operation 296 'add' 'add_ln76_7' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln76_7, i32 2" [./components.h:76]   --->   Operation 297 'bitselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln76_4 = zext i1 %tmp_51" [./components.h:76]   --->   Operation 298 'zext' 'zext_ln76_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 299 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_1 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0, i64 0, i64 %zext_ln76_4" [./components.h:76]   --->   Operation 299 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_1' <Predicate = (trunc_ln19_1 == 3)> <Delay = 0.00>
ST_5 : Operation 300 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_1 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1, i64 0, i64 %zext_ln76_4" [./components.h:76]   --->   Operation 300 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_1' <Predicate = (trunc_ln19_1 == 0)> <Delay = 0.00>
ST_5 : Operation 301 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_1 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2, i64 0, i64 %zext_ln76_4" [./components.h:76]   --->   Operation 301 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_1' <Predicate = (trunc_ln19_1 == 1)> <Delay = 0.00>
ST_5 : Operation 302 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_1 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3, i64 0, i64 %zext_ln76_4" [./components.h:76]   --->   Operation 302 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_1' <Predicate = (trunc_ln19_1 == 2)> <Delay = 0.00>
ST_5 : Operation 303 [1/1] (0.57ns)   --->   "%add_ln76_8 = add i3 %k_1, i3 2" [./components.h:76]   --->   Operation 303 'add' 'add_ln76_8' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln76_8, i32 2" [./components.h:76]   --->   Operation 304 'bitselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln76_5 = zext i1 %tmp_52" [./components.h:76]   --->   Operation 305 'zext' 'zext_ln76_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 306 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_2 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0, i64 0, i64 %zext_ln76_5" [./components.h:76]   --->   Operation 306 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_2' <Predicate = (trunc_ln19_1 == 2)> <Delay = 0.00>
ST_5 : Operation 307 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_2 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1, i64 0, i64 %zext_ln76_5" [./components.h:76]   --->   Operation 307 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_2' <Predicate = (trunc_ln19_1 == 3)> <Delay = 0.00>
ST_5 : Operation 308 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_2 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2, i64 0, i64 %zext_ln76_5" [./components.h:76]   --->   Operation 308 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_2' <Predicate = (trunc_ln19_1 == 0)> <Delay = 0.00>
ST_5 : Operation 309 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_2 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3, i64 0, i64 %zext_ln76_5" [./components.h:76]   --->   Operation 309 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_2' <Predicate = (trunc_ln19_1 == 1)> <Delay = 0.00>
ST_5 : Operation 310 [1/1] (0.57ns)   --->   "%add_ln76_9 = add i3 %k_1, i3 3" [./components.h:76]   --->   Operation 310 'add' 'add_ln76_9' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln76_9, i32 2" [./components.h:76]   --->   Operation 311 'bitselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 312 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add" [./components.h:76]   --->   Operation 312 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 313 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_1 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_1" [./components.h:76]   --->   Operation 313 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_1' <Predicate = (trunc_ln19_1 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 314 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_2 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_2" [./components.h:76]   --->   Operation 314 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_2' <Predicate = (trunc_ln19_1 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 315 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add" [./components.h:76]   --->   Operation 315 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 316 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_1 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_1" [./components.h:76]   --->   Operation 316 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_1' <Predicate = (trunc_ln19_1 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 317 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_2 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_2" [./components.h:76]   --->   Operation 317 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_2' <Predicate = (trunc_ln19_1 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 318 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add" [./components.h:76]   --->   Operation 318 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 319 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_1 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_1" [./components.h:76]   --->   Operation 319 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_1' <Predicate = (trunc_ln19_1 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 320 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_2 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_2" [./components.h:76]   --->   Operation 320 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_2' <Predicate = (trunc_ln19_1 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 321 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add" [./components.h:76]   --->   Operation 321 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 322 [1/1] (0.45ns)   --->   "%tmp_43 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa, i2 1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa, i2 2, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa, i2 3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa, i16 0, i2 %trunc_ln19_1" [./components.h:76]   --->   Operation 322 'sparsemux' 'tmp_43' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 323 [1/1] (0.00ns)   --->   "%sext_ln76_8 = sext i16 %tmp_43" [./components.h:76]   --->   Operation 323 'sext' 'sext_ln76_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 324 [3/3] (0.99ns) (grouped into DSP with root node add_ln76_10)   --->   "%mul_ln76_4 = mul i24 %sext_ln76_8, i24 %zext_ln76_12" [./components.h:76]   --->   Operation 324 'mul' 'mul_ln76_4' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 325 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_1 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_1" [./components.h:76]   --->   Operation 325 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_1' <Predicate = (trunc_ln19_1 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 326 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_2 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_2" [./components.h:76]   --->   Operation 326 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_2' <Predicate = (trunc_ln19_1 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>

State 6 <SV = 5> <Delay = 2.58>
ST_6 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln76_9 = zext i10 %b1" [./components.h:76]   --->   Operation 327 'zext' 'zext_ln76_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 328 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_3 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_3" [./components.h:76]   --->   Operation 328 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_3' <Predicate = (trunc_ln19 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 329 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_3 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_3" [./components.h:76]   --->   Operation 329 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_3' <Predicate = (trunc_ln19 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 330 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_3 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_3" [./components.h:76]   --->   Operation 330 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_3' <Predicate = (trunc_ln19 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 331 [1/3] (0.00ns) (grouped into DSP with root node add_ln76_3)   --->   "%mul_ln76 = mul i24 %sext_ln76, i24 %zext_ln76_8" [./components.h:76]   --->   Operation 331 'mul' 'mul_ln76' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 332 [1/1] (0.00ns) (grouped into DSP with root node add_ln76_3)   --->   "%sext_ln76_1 = sext i24 %mul_ln76" [./components.h:76]   --->   Operation 332 'sext' 'sext_ln76_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 333 [1/1] (0.00ns)   --->   "%sext_ln76_2 = sext i16 %tmp_34" [./components.h:76]   --->   Operation 333 'sext' 'sext_ln76_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 334 [1/1] (1.94ns)   --->   "%mul_ln76_1 = mul i26 %sext_ln76_2, i26 %zext_ln76_9" [./components.h:76]   --->   Operation 334 'mul' 'mul_ln76_1' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 335 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln76_3 = add i26 %mul_ln76_1, i26 %sext_ln76_1" [./components.h:76]   --->   Operation 335 'add' 'add_ln76_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 336 [2/3] (0.99ns) (grouped into DSP with root node add_ln76_4)   --->   "%mul_ln76_2 = mul i26 %sext_ln76_4, i26 %zext_ln76_10" [./components.h:76]   --->   Operation 336 'mul' 'mul_ln76_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 337 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_3 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_3" [./components.h:76]   --->   Operation 337 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_3' <Predicate = (trunc_ln19 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 338 [1/1] (0.45ns)   --->   "%tmp_36 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_3, i2 2, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_3, i2 3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_3, i2 0, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_3, i16 0, i2 %trunc_ln19" [./components.h:76]   --->   Operation 338 'sparsemux' 'tmp_36' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 339 [1/1] (0.00ns)   --->   "%sext_ln76_6 = sext i16 %tmp_36" [./components.h:76]   --->   Operation 339 'sext' 'sext_ln76_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln76_11 = zext i8 %b3" [./components.h:76]   --->   Operation 340 'zext' 'zext_ln76_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 341 [3/3] (0.99ns) (grouped into DSP with root node add_ln76_5)   --->   "%mul_ln76_3 = mul i24 %sext_ln76_6, i24 %zext_ln76_11" [./components.h:76]   --->   Operation 341 'mul' 'mul_ln76_3' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln76_14 = zext i10 %b2_1" [./components.h:76]   --->   Operation 342 'zext' 'zext_ln76_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 343 [1/1] (0.00ns)   --->   "%zext_ln76_6 = zext i1 %tmp_53" [./components.h:76]   --->   Operation 343 'zext' 'zext_ln76_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 344 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_3 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0, i64 0, i64 %zext_ln76_6" [./components.h:76]   --->   Operation 344 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_3' <Predicate = (trunc_ln19_1 == 1)> <Delay = 0.00>
ST_6 : Operation 345 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_3 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1, i64 0, i64 %zext_ln76_6" [./components.h:76]   --->   Operation 345 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_3' <Predicate = (trunc_ln19_1 == 2)> <Delay = 0.00>
ST_6 : Operation 346 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_3 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2, i64 0, i64 %zext_ln76_6" [./components.h:76]   --->   Operation 346 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_3' <Predicate = (trunc_ln19_1 == 3)> <Delay = 0.00>
ST_6 : Operation 347 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_3 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3, i64 0, i64 %zext_ln76_6" [./components.h:76]   --->   Operation 347 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_3' <Predicate = (trunc_ln19_1 == 0)> <Delay = 0.00>
ST_6 : Operation 348 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_1 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_1" [./components.h:76]   --->   Operation 348 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_1' <Predicate = (trunc_ln19_1 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 349 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_2 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_2" [./components.h:76]   --->   Operation 349 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_2' <Predicate = (trunc_ln19_1 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 350 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_3 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_3" [./components.h:76]   --->   Operation 350 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_3' <Predicate = (trunc_ln19_1 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 351 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_1 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_1" [./components.h:76]   --->   Operation 351 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_1' <Predicate = (trunc_ln19_1 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 352 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_2 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_2" [./components.h:76]   --->   Operation 352 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_2' <Predicate = (trunc_ln19_1 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 353 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_3 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_3" [./components.h:76]   --->   Operation 353 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_3' <Predicate = (trunc_ln19_1 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 354 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_1 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_1" [./components.h:76]   --->   Operation 354 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_1' <Predicate = (trunc_ln19_1 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 355 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_2 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_2" [./components.h:76]   --->   Operation 355 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_2' <Predicate = (trunc_ln19_1 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 356 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_3 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_3" [./components.h:76]   --->   Operation 356 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_3' <Predicate = (trunc_ln19_1 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 357 [2/3] (0.99ns) (grouped into DSP with root node add_ln76_10)   --->   "%mul_ln76_4 = mul i24 %sext_ln76_8, i24 %zext_ln76_12" [./components.h:76]   --->   Operation 357 'mul' 'mul_ln76_4' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 358 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_1 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_1" [./components.h:76]   --->   Operation 358 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_1' <Predicate = (trunc_ln19_1 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 359 [1/1] (0.45ns)   --->   "%tmp_44 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_1, i2 0, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_1, i2 1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_1, i2 2, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_1, i16 0, i2 %trunc_ln19_1" [./components.h:76]   --->   Operation 359 'sparsemux' 'tmp_44' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 360 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_2 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_2" [./components.h:76]   --->   Operation 360 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_2' <Predicate = (trunc_ln19_1 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 361 [1/1] (0.45ns)   --->   "%tmp_45 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_2, i2 3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_2, i2 0, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_2, i2 1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_2, i16 0, i2 %trunc_ln19_1" [./components.h:76]   --->   Operation 361 'sparsemux' 'tmp_45' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 362 [1/1] (0.00ns)   --->   "%sext_ln76_12 = sext i16 %tmp_45" [./components.h:76]   --->   Operation 362 'sext' 'sext_ln76_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 363 [3/3] (0.99ns) (grouped into DSP with root node add_ln76_11)   --->   "%mul_ln76_6 = mul i26 %sext_ln76_12, i26 %zext_ln76_14" [./components.h:76]   --->   Operation 363 'mul' 'mul_ln76_6' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 364 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_3 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_3" [./components.h:76]   --->   Operation 364 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_3' <Predicate = (trunc_ln19_1 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>

State 7 <SV = 6> <Delay = 2.58>
ST_7 : Operation 365 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln76_3 = add i26 %mul_ln76_1, i26 %sext_ln76_1" [./components.h:76]   --->   Operation 365 'add' 'add_ln76_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 366 [1/1] (0.00ns)   --->   "%sext_ln76_3 = sext i26 %add_ln76_3" [./components.h:76]   --->   Operation 366 'sext' 'sext_ln76_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 367 [1/3] (0.00ns) (grouped into DSP with root node add_ln76_4)   --->   "%mul_ln76_2 = mul i26 %sext_ln76_4, i26 %zext_ln76_10" [./components.h:76]   --->   Operation 367 'mul' 'mul_ln76_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 368 [1/1] (0.00ns) (grouped into DSP with root node add_ln76_4)   --->   "%sext_ln76_5 = sext i26 %mul_ln76_2" [./components.h:76]   --->   Operation 368 'sext' 'sext_ln76_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 369 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln76_4 = add i27 %sext_ln76_3, i27 %sext_ln76_5" [./components.h:76]   --->   Operation 369 'add' 'add_ln76_4' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 370 [2/3] (0.99ns) (grouped into DSP with root node add_ln76_5)   --->   "%mul_ln76_3 = mul i24 %sext_ln76_6, i24 %zext_ln76_11" [./components.h:76]   --->   Operation 370 'mul' 'mul_ln76_3' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln76_13 = zext i10 %b1_1" [./components.h:76]   --->   Operation 371 'zext' 'zext_ln76_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 372 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_3 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_3" [./components.h:76]   --->   Operation 372 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_3' <Predicate = (trunc_ln19_1 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_7 : Operation 373 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_3 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_3" [./components.h:76]   --->   Operation 373 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_3' <Predicate = (trunc_ln19_1 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_7 : Operation 374 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_3 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_3" [./components.h:76]   --->   Operation 374 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_3' <Predicate = (trunc_ln19_1 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_7 : Operation 375 [1/3] (0.00ns) (grouped into DSP with root node add_ln76_10)   --->   "%mul_ln76_4 = mul i24 %sext_ln76_8, i24 %zext_ln76_12" [./components.h:76]   --->   Operation 375 'mul' 'mul_ln76_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 376 [1/1] (0.00ns) (grouped into DSP with root node add_ln76_10)   --->   "%sext_ln76_9 = sext i24 %mul_ln76_4" [./components.h:76]   --->   Operation 376 'sext' 'sext_ln76_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 377 [1/1] (0.00ns)   --->   "%sext_ln76_10 = sext i16 %tmp_44" [./components.h:76]   --->   Operation 377 'sext' 'sext_ln76_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 378 [1/1] (1.94ns)   --->   "%mul_ln76_5 = mul i26 %sext_ln76_10, i26 %zext_ln76_13" [./components.h:76]   --->   Operation 378 'mul' 'mul_ln76_5' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 379 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln76_10 = add i26 %mul_ln76_5, i26 %sext_ln76_9" [./components.h:76]   --->   Operation 379 'add' 'add_ln76_10' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 380 [2/3] (0.99ns) (grouped into DSP with root node add_ln76_11)   --->   "%mul_ln76_6 = mul i26 %sext_ln76_12, i26 %zext_ln76_14" [./components.h:76]   --->   Operation 380 'mul' 'mul_ln76_6' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 381 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_3 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_3" [./components.h:76]   --->   Operation 381 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_3' <Predicate = (trunc_ln19_1 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_7 : Operation 382 [1/1] (0.45ns)   --->   "%tmp_46 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_3, i2 2, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_3, i2 3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_3, i2 0, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_3, i16 0, i2 %trunc_ln19_1" [./components.h:76]   --->   Operation 382 'sparsemux' 'tmp_46' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 383 [1/1] (0.00ns)   --->   "%sext_ln76_14 = sext i16 %tmp_46" [./components.h:76]   --->   Operation 383 'sext' 'sext_ln76_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 384 [1/1] (0.00ns)   --->   "%zext_ln76_15 = zext i8 %b3_1" [./components.h:76]   --->   Operation 384 'zext' 'zext_ln76_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 385 [3/3] (0.99ns) (grouped into DSP with root node add_ln76_12)   --->   "%mul_ln76_7 = mul i24 %sext_ln76_14, i24 %zext_ln76_15" [./components.h:76]   --->   Operation 385 'mul' 'mul_ln76_7' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 1.29>
ST_8 : Operation 386 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln76_4 = add i27 %sext_ln76_3, i27 %sext_ln76_5" [./components.h:76]   --->   Operation 386 'add' 'add_ln76_4' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 387 [1/3] (0.00ns) (grouped into DSP with root node add_ln76_5)   --->   "%mul_ln76_3 = mul i24 %sext_ln76_6, i24 %zext_ln76_11" [./components.h:76]   --->   Operation 387 'mul' 'mul_ln76_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 388 [1/1] (0.00ns) (grouped into DSP with root node add_ln76_5)   --->   "%sext_ln76_7 = sext i24 %mul_ln76_3" [./components.h:76]   --->   Operation 388 'sext' 'sext_ln76_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 389 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln76_5 = add i27 %add_ln76_4, i27 %sext_ln76_7" [./components.h:76]   --->   Operation 389 'add' 'add_ln76_5' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 390 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln76_10 = add i26 %mul_ln76_5, i26 %sext_ln76_9" [./components.h:76]   --->   Operation 390 'add' 'add_ln76_10' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 391 [1/1] (0.00ns)   --->   "%sext_ln76_11 = sext i26 %add_ln76_10" [./components.h:76]   --->   Operation 391 'sext' 'sext_ln76_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 392 [1/3] (0.00ns) (grouped into DSP with root node add_ln76_11)   --->   "%mul_ln76_6 = mul i26 %sext_ln76_12, i26 %zext_ln76_14" [./components.h:76]   --->   Operation 392 'mul' 'mul_ln76_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 393 [1/1] (0.00ns) (grouped into DSP with root node add_ln76_11)   --->   "%sext_ln76_13 = sext i26 %mul_ln76_6" [./components.h:76]   --->   Operation 393 'sext' 'sext_ln76_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 394 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln76_11 = add i27 %sext_ln76_11, i27 %sext_ln76_13" [./components.h:76]   --->   Operation 394 'add' 'add_ln76_11' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 395 [2/3] (0.99ns) (grouped into DSP with root node add_ln76_12)   --->   "%mul_ln76_7 = mul i24 %sext_ln76_14, i24 %zext_ln76_15" [./components.h:76]   --->   Operation 395 'mul' 'mul_ln76_7' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 2.51>
ST_9 : Operation 396 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln76_5 = add i27 %add_ln76_4, i27 %sext_ln76_7" [./components.h:76]   --->   Operation 396 'add' 'add_ln76_5' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 397 [1/1] (0.00ns)   --->   "%tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %add_ln76_5, i32 26" [./components.h:76]   --->   Operation 397 'bitselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node add_ln76_6)   --->   "%trunc_ln2 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %add_ln76_5, i32 10, i32 25" [./components.h:76]   --->   Operation 398 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node add_ln76_6)   --->   "%tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %add_ln76_5, i32 9" [./components.h:76]   --->   Operation 399 'bitselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 400 [1/1] (0.00ns)   --->   "%trunc_ln76 = trunc i27 %add_ln76_5" [./components.h:76]   --->   Operation 400 'trunc' 'trunc_ln76' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 401 [1/1] (0.71ns)   --->   "%icmp_ln76 = icmp_ne  i9 %trunc_ln76, i9 0" [./components.h:76]   --->   Operation 401 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 402 [1/1] (0.00ns)   --->   "%tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %add_ln76_5, i32 25" [./components.h:76]   --->   Operation 402 'bitselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node add_ln76_6)   --->   "%tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %add_ln76_5, i32 10" [./components.h:76]   --->   Operation 403 'bitselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node add_ln76_6)   --->   "%or_ln76 = or i1 %tmp_49, i1 %icmp_ln76" [./components.h:76]   --->   Operation 404 'or' 'or_ln76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node add_ln76_6)   --->   "%and_ln76 = and i1 %or_ln76, i1 %tmp_47" [./components.h:76]   --->   Operation 405 'and' 'and_ln76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node add_ln76_6)   --->   "%zext_ln76_3 = zext i1 %and_ln76" [./components.h:76]   --->   Operation 406 'zext' 'zext_ln76_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 407 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln76_6 = add i16 %trunc_ln2, i16 %zext_ln76_3" [./components.h:76]   --->   Operation 407 'add' 'add_ln76_6' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 408 [1/1] (0.00ns)   --->   "%tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln76_6, i32 15" [./components.h:76]   --->   Operation 408 'bitselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node and_ln76_1)   --->   "%xor_ln76 = xor i1 %tmp_48, i1 1" [./components.h:76]   --->   Operation 409 'xor' 'xor_ln76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node and_ln76_1)   --->   "%or_ln76_6 = or i1 %tmp_50, i1 %xor_ln76" [./components.h:76]   --->   Operation 410 'or' 'or_ln76_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node and_ln76_1)   --->   "%xor_ln76_2 = xor i1 %tmp_42, i1 %or_ln76_6" [./components.h:76]   --->   Operation 411 'xor' 'xor_ln76_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node and_ln76_1)   --->   "%xor_ln76_1 = xor i1 %tmp_42, i1 1" [./components.h:76]   --->   Operation 412 'xor' 'xor_ln76_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node and_ln76_1)   --->   "%xor_ln76_3 = xor i1 %xor_ln76_2, i1 1" [./components.h:76]   --->   Operation 413 'xor' 'xor_ln76_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node and_ln76_1)   --->   "%or_ln76_1 = or i1 %tmp_50, i1 %xor_ln76_3" [./components.h:76]   --->   Operation 414 'or' 'or_ln76_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 415 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln76_1 = and i1 %or_ln76_1, i1 %xor_ln76_1" [./components.h:76]   --->   Operation 415 'and' 'and_ln76_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node o_sum)   --->   "%or_ln76_8 = or i1 %tmp_48, i1 %tmp_50" [./components.h:76]   --->   Operation 416 'or' 'or_ln76_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node o_sum)   --->   "%xor_ln76_4 = xor i1 %or_ln76_8, i1 1" [./components.h:76]   --->   Operation 417 'xor' 'xor_ln76_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node o_sum)   --->   "%and_ln76_2 = and i1 %tmp_42, i1 %xor_ln76_4" [./components.h:76]   --->   Operation 418 'and' 'and_ln76_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node o_sum)   --->   "%select_ln76 = select i1 %and_ln76_1, i16 32767, i16 32768" [./components.h:76]   --->   Operation 419 'select' 'select_ln76' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node o_sum)   --->   "%or_ln76_2 = or i1 %and_ln76_1, i1 %and_ln76_2" [./components.h:76]   --->   Operation 420 'or' 'or_ln76_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 421 [1/1] (0.24ns) (out node of the LUT)   --->   "%o_sum = select i1 %or_ln76_2, i16 %select_ln76, i16 %add_ln76_6" [./components.h:76]   --->   Operation 421 'select' 'o_sum' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 422 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln76_11 = add i27 %sext_ln76_11, i27 %sext_ln76_13" [./components.h:76]   --->   Operation 422 'add' 'add_ln76_11' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 423 [1/3] (0.00ns) (grouped into DSP with root node add_ln76_12)   --->   "%mul_ln76_7 = mul i24 %sext_ln76_14, i24 %zext_ln76_15" [./components.h:76]   --->   Operation 423 'mul' 'mul_ln76_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 424 [1/1] (0.00ns) (grouped into DSP with root node add_ln76_12)   --->   "%sext_ln76_15 = sext i24 %mul_ln76_7" [./components.h:76]   --->   Operation 424 'sext' 'sext_ln76_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 425 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln76_12 = add i27 %add_ln76_11, i27 %sext_ln76_15" [./components.h:76]   --->   Operation 425 'add' 'add_ln76_12' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 3.29>
ST_10 : Operation 426 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln76_12 = add i27 %add_ln76_11, i27 %sext_ln76_15" [./components.h:76]   --->   Operation 426 'add' 'add_ln76_12' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 427 [1/1] (0.00ns)   --->   "%tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %add_ln76_12, i32 26" [./components.h:76]   --->   Operation 427 'bitselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node add_ln76_13)   --->   "%trunc_ln76_1 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %add_ln76_12, i32 10, i32 25" [./components.h:76]   --->   Operation 428 'partselect' 'trunc_ln76_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node add_ln76_13)   --->   "%tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %add_ln76_12, i32 9" [./components.h:76]   --->   Operation 429 'bitselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 430 [1/1] (0.00ns)   --->   "%trunc_ln76_2 = trunc i27 %add_ln76_12" [./components.h:76]   --->   Operation 430 'trunc' 'trunc_ln76_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 431 [1/1] (0.71ns)   --->   "%icmp_ln76_1 = icmp_ne  i9 %trunc_ln76_2, i9 0" [./components.h:76]   --->   Operation 431 'icmp' 'icmp_ln76_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 432 [1/1] (0.00ns)   --->   "%tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %add_ln76_12, i32 25" [./components.h:76]   --->   Operation 432 'bitselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node add_ln76_13)   --->   "%tmp_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %add_ln76_12, i32 10" [./components.h:76]   --->   Operation 433 'bitselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node add_ln76_13)   --->   "%or_ln76_3 = or i1 %tmp_57, i1 %icmp_ln76_1" [./components.h:76]   --->   Operation 434 'or' 'or_ln76_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node add_ln76_13)   --->   "%and_ln76_3 = and i1 %or_ln76_3, i1 %tmp_55" [./components.h:76]   --->   Operation 435 'and' 'and_ln76_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node add_ln76_13)   --->   "%zext_ln76_7 = zext i1 %and_ln76_3" [./components.h:76]   --->   Operation 436 'zext' 'zext_ln76_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 437 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln76_13 = add i16 %trunc_ln76_1, i16 %zext_ln76_7" [./components.h:76]   --->   Operation 437 'add' 'add_ln76_13' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 438 [1/1] (0.00ns)   --->   "%tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln76_13, i32 15" [./components.h:76]   --->   Operation 438 'bitselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node and_ln76_4)   --->   "%xor_ln76_5 = xor i1 %tmp_56, i1 1" [./components.h:76]   --->   Operation 439 'xor' 'xor_ln76_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node and_ln76_4)   --->   "%or_ln76_7 = or i1 %tmp_58, i1 %xor_ln76_5" [./components.h:76]   --->   Operation 440 'or' 'or_ln76_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node and_ln76_4)   --->   "%xor_ln76_6 = xor i1 %tmp_54, i1 %or_ln76_7" [./components.h:76]   --->   Operation 441 'xor' 'xor_ln76_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node and_ln76_4)   --->   "%xor_ln76_7 = xor i1 %tmp_54, i1 1" [./components.h:76]   --->   Operation 442 'xor' 'xor_ln76_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node and_ln76_4)   --->   "%xor_ln76_8 = xor i1 %xor_ln76_6, i1 1" [./components.h:76]   --->   Operation 443 'xor' 'xor_ln76_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node and_ln76_4)   --->   "%or_ln76_4 = or i1 %tmp_58, i1 %xor_ln76_8" [./components.h:76]   --->   Operation 444 'or' 'or_ln76_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 445 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln76_4 = and i1 %or_ln76_4, i1 %xor_ln76_7" [./components.h:76]   --->   Operation 445 'and' 'and_ln76_4' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node select_ln76_3)   --->   "%or_ln76_9 = or i1 %tmp_56, i1 %tmp_58" [./components.h:76]   --->   Operation 446 'or' 'or_ln76_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node select_ln76_3)   --->   "%xor_ln76_9 = xor i1 %or_ln76_9, i1 1" [./components.h:76]   --->   Operation 447 'xor' 'xor_ln76_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node select_ln76_3)   --->   "%and_ln76_5 = and i1 %tmp_54, i1 %xor_ln76_9" [./components.h:76]   --->   Operation 448 'and' 'and_ln76_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node select_ln76_3)   --->   "%select_ln76_2 = select i1 %and_ln76_4, i16 32767, i16 32768" [./components.h:76]   --->   Operation 449 'select' 'select_ln76_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node select_ln76_3)   --->   "%or_ln76_5 = or i1 %and_ln76_4, i1 %and_ln76_5" [./components.h:76]   --->   Operation 450 'or' 'or_ln76_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 451 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln76_3 = select i1 %or_ln76_5, i16 %select_ln76_2, i16 %add_ln76_13" [./components.h:76]   --->   Operation 451 'select' 'select_ln76_3' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 452 [1/1] (0.00ns)   --->   "%sext_ln82 = sext i16 %o_sum" [./components.h:82]   --->   Operation 452 'sext' 'sext_ln82' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 453 [1/1] (0.00ns)   --->   "%sext_ln82_1 = sext i16 %select_ln76_3" [./components.h:82]   --->   Operation 453 'sext' 'sext_ln82_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 454 [1/1] (0.78ns)   --->   "%o_sum_1 = add i16 %o_sum, i16 %select_ln76_3" [./components.h:82]   --->   Operation 454 'add' 'o_sum_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 455 [1/1] (0.78ns)   --->   "%add_ln82_1 = add i17 %sext_ln82, i17 %sext_ln82_1" [./components.h:82]   --->   Operation 455 'add' 'add_ln82_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 456 [1/1] (0.00ns)   --->   "%tmp_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln82_1, i32 16" [./components.h:82]   --->   Operation 456 'bitselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 457 [1/1] (0.00ns)   --->   "%tmp_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %o_sum_1, i32 15" [./components.h:82]   --->   Operation 457 'bitselect' 'tmp_60' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 0.24>
ST_11 : Operation 458 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 458 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 459 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 459 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 460 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 460 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 461 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 461 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 462 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 462 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 463 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 463 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 464 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 464 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 465 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 465 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 466 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %LUT_B3, i64 666, i64 34, i64 18446744073709551615"   --->   Operation 466 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 467 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i10 %LUT_B2, i64 666, i64 34, i64 18446744073709551615"   --->   Operation 467 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 468 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i10 %LUT_B1, i64 666, i64 34, i64 18446744073709551615"   --->   Operation 468 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 469 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %LUT_B0, i64 666, i64 34, i64 18446744073709551615"   --->   Operation 469 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node o_sum_2)   --->   "%xor_ln82 = xor i1 %tmp_59, i1 1" [./components.h:82]   --->   Operation 470 'xor' 'xor_ln82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node o_sum_2)   --->   "%and_ln82 = and i1 %tmp_60, i1 %xor_ln82" [./components.h:82]   --->   Operation 471 'and' 'and_ln82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node o_sum_2)   --->   "%xor_ln82_1 = xor i1 %tmp_59, i1 %tmp_60" [./components.h:82]   --->   Operation 472 'xor' 'xor_ln82_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node o_sum_2)   --->   "%select_ln82 = select i1 %and_ln82, i16 32767, i16 32768" [./components.h:82]   --->   Operation 473 'select' 'select_ln82' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 474 [1/1] (0.24ns) (out node of the LUT)   --->   "%o_sum_2 = select i1 %xor_ln82_1, i16 %select_ln82, i16 %o_sum_1" [./components.h:82]   --->   Operation 474 'select' 'o_sum_2' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 475 [1/1] (0.00ns)   --->   "%ret_ln88 = ret i16 %o_sum_2" [./components.h:88]   --->   Operation 475 'ret' 'ret_ln88' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_1_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_0]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_0]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ LUT_B0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ LUT_B1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ LUT_B2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ LUT_B3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_0_val_read                                                                        (read          ) [ 000000000000]
sext_ln12                                                                           (sext          ) [ 000000000000]
add_ln12                                                                            (add           ) [ 000000000000]
tmp                                                                                 (bitconcatenate) [ 000000000000]
sext_ln12_1                                                                         (sext          ) [ 000000000000]
tmp_1                                                                               (bitconcatenate) [ 000000000000]
sext_ln12_3                                                                         (sext          ) [ 000000000000]
add_ln12_1                                                                          (add           ) [ 000000000000]
tmp_2                                                                               (bitselect     ) [ 001000000000]
t                                                                                   (partselect    ) [ 000000000000]
tmp_3                                                                               (bitselect     ) [ 000000000000]
trunc_ln12                                                                          (trunc         ) [ 000000000000]
icmp_ln12                                                                           (icmp          ) [ 000000000000]
tmp_4                                                                               (bitselect     ) [ 000000000000]
tmp_5                                                                               (bitselect     ) [ 000000000000]
or_ln12                                                                             (or            ) [ 000000000000]
and_ln12                                                                            (and           ) [ 000000000000]
zext_ln12                                                                           (zext          ) [ 000000000000]
t_1                                                                                 (add           ) [ 001000000000]
tmp_6                                                                               (bitselect     ) [ 000000000000]
xor_ln12                                                                            (xor           ) [ 000000000000]
and_ln12_1                                                                          (and           ) [ 001000000000]
tmp_9                                                                               (bitselect     ) [ 000000000000]
tmp_7                                                                               (partselect    ) [ 000000000000]
icmp_ln12_1                                                                         (icmp          ) [ 000000000000]
tmp_8                                                                               (partselect    ) [ 000000000000]
icmp_ln12_2                                                                         (icmp          ) [ 001000000000]
icmp_ln12_3                                                                         (icmp          ) [ 000000000000]
select_ln12                                                                         (select        ) [ 000000000000]
xor_ln12_1                                                                          (xor           ) [ 000000000000]
and_ln12_2                                                                          (and           ) [ 000000000000]
select_ln12_1                                                                       (select        ) [ 000000000000]
xor_ln12_3                                                                          (xor           ) [ 000000000000]
or_ln12_1                                                                           (or            ) [ 000000000000]
xor_ln12_4                                                                          (xor           ) [ 000000000000]
and_ln12_4                                                                          (and           ) [ 001000000000]
and_ln12_5                                                                          (and           ) [ 000000000000]
xor_ln12_5                                                                          (xor           ) [ 001000000000]
x_1_val_read                                                                        (read          ) [ 000000000000]
and_ln12_3                                                                          (and           ) [ 000000000000]
xor_ln12_2                                                                          (xor           ) [ 000000000000]
empty                                                                               (and           ) [ 000000000000]
and_ln12_6                                                                          (and           ) [ 000000000000]
select_ln12_2                                                                       (select        ) [ 000000000000]
or_ln12_2                                                                           (or            ) [ 000000000000]
t_2                                                                                 (select        ) [ 000000000000]
tmp_10                                                                              (bitselect     ) [ 000100000000]
icmp_ln19                                                                           (icmp          ) [ 000000000000]
tmp_s                                                                               (partselect    ) [ 000000000000]
trunc_ln24                                                                          (trunc         ) [ 000000000000]
icmp_ln24                                                                           (icmp          ) [ 000000000000]
add_ln24                                                                            (add           ) [ 000000000000]
select_ln24                                                                         (select        ) [ 000000000000]
ref_tmp_i_i_i_0                                                                     (select        ) [ 000000000000]
trunc_ln25                                                                          (trunc         ) [ 000100000000]
tmp_11                                                                              (bitselect     ) [ 000000000000]
shl_ln                                                                              (bitconcatenate) [ 000000000000]
select_ln25                                                                         (select        ) [ 000000000000]
zext_ln25                                                                           (zext          ) [ 000000000000]
zext_ln25_1                                                                         (zext          ) [ 000000000000]
sub_ln25                                                                            (sub           ) [ 000000000000]
tmp_12                                                                              (bitselect     ) [ 000000000000]
trunc_ln25_1                                                                        (trunc         ) [ 000000000000]
tmp_13                                                                              (bitselect     ) [ 000000000000]
xor_ln25                                                                            (xor           ) [ 000000000000]
and_ln25                                                                            (and           ) [ 000000000000]
xor_ln25_1                                                                          (xor           ) [ 000000000000]
select_ln25_1                                                                       (select        ) [ 000000000000]
xor_ln15                                                                            (xor           ) [ 000000000000]
and_ln19                                                                            (and           ) [ 000100000000]
or_ln19                                                                             (or            ) [ 000000000000]
xor_ln19                                                                            (xor           ) [ 000000000000]
and_ln25_2                                                                          (and           ) [ 000000000000]
sel_tmp                                                                             (bitconcatenate) [ 000000000000]
u                                                                                   (sparsemux     ) [ 000100000000]
sext_ln12_2                                                                         (sext          ) [ 000000000000]
add_ln12_2                                                                          (add           ) [ 000000000000]
tmp_17                                                                              (bitconcatenate) [ 000000000000]
sext_ln12_4                                                                         (sext          ) [ 000000000000]
tmp_18                                                                              (bitconcatenate) [ 000000000000]
sext_ln12_5                                                                         (sext          ) [ 000000000000]
add_ln12_4                                                                          (add           ) [ 000000000000]
tmp_19                                                                              (bitselect     ) [ 000100000000]
t_3                                                                                 (partselect    ) [ 000000000000]
tmp_20                                                                              (bitselect     ) [ 000000000000]
trunc_ln12_1                                                                        (trunc         ) [ 000000000000]
icmp_ln12_4                                                                         (icmp          ) [ 000000000000]
tmp_21                                                                              (bitselect     ) [ 000000000000]
tmp_22                                                                              (bitselect     ) [ 000000000000]
or_ln12_3                                                                           (or            ) [ 000000000000]
and_ln12_7                                                                          (and           ) [ 000000000000]
zext_ln12_1                                                                         (zext          ) [ 000000000000]
t_4                                                                                 (add           ) [ 000100000000]
tmp_25                                                                              (bitselect     ) [ 000000000000]
xor_ln12_6                                                                          (xor           ) [ 000000000000]
and_ln12_8                                                                          (and           ) [ 000100000000]
tmp_26                                                                              (bitselect     ) [ 000000000000]
tmp_23                                                                              (partselect    ) [ 000000000000]
icmp_ln12_5                                                                         (icmp          ) [ 000000000000]
tmp_24                                                                              (partselect    ) [ 000000000000]
icmp_ln12_6                                                                         (icmp          ) [ 000100000000]
icmp_ln12_7                                                                         (icmp          ) [ 000000000000]
select_ln12_4                                                                       (select        ) [ 000000000000]
xor_ln12_7                                                                          (xor           ) [ 000000000000]
and_ln12_9                                                                          (and           ) [ 000000000000]
select_ln12_5                                                                       (select        ) [ 000000000000]
xor_ln12_9                                                                          (xor           ) [ 000000000000]
or_ln12_4                                                                           (or            ) [ 000000000000]
xor_ln12_10                                                                         (xor           ) [ 000000000000]
and_ln12_11                                                                         (and           ) [ 000100000000]
and_ln12_12                                                                         (and           ) [ 000000000000]
xor_ln12_11                                                                         (xor           ) [ 000100000000]
sel_tmp2                                                                            (bitconcatenate) [ 000000000000]
k                                                                                   (sparsemux     ) [ 000010000000]
trunc_ln19                                                                          (trunc         ) [ 000011100000]
tmp_14                                                                              (bitselect     ) [ 000000000000]
zext_ln47                                                                           (zext          ) [ 000000000000]
sext_ln49                                                                           (sext          ) [ 000000000000]
tmp_15                                                                              (bitconcatenate) [ 000000000000]
sext_ln49_2                                                                         (sext          ) [ 000000000000]
sub_ln49                                                                            (sub           ) [ 000000000000]
add_ln49                                                                            (add           ) [ 000000000000]
tmp_14_cast1                                                                        (partselect    ) [ 000000000000]
tmp_16                                                                              (bitselect     ) [ 000000000000]
trunc_ln49                                                                          (trunc         ) [ 000000000000]
icmp_ln49                                                                           (icmp          ) [ 000000000000]
add_ln49_1                                                                          (add           ) [ 000000000000]
select_ln49                                                                         (select        ) [ 000000000000]
ui                                                                                  (select        ) [ 000000000000]
and_ln12_10                                                                         (and           ) [ 000000000000]
xor_ln12_8                                                                          (xor           ) [ 000000000000]
empty_14                                                                            (and           ) [ 000000000000]
and_ln12_13                                                                         (and           ) [ 000000000000]
select_ln12_6                                                                       (select        ) [ 000000000000]
or_ln12_5                                                                           (or            ) [ 000000000000]
t_5                                                                                 (select        ) [ 000000000000]
tmp_27                                                                              (bitselect     ) [ 000010000000]
icmp_ln19_1                                                                         (icmp          ) [ 000000000000]
tmp_28                                                                              (partselect    ) [ 000000000000]
trunc_ln24_1                                                                        (trunc         ) [ 000000000000]
icmp_ln24_1                                                                         (icmp          ) [ 000000000000]
add_ln24_1                                                                          (add           ) [ 000000000000]
select_ln24_1                                                                       (select        ) [ 000000000000]
ref_tmp_i_i_i_0_1                                                                   (select        ) [ 000000000000]
trunc_ln25_2                                                                        (trunc         ) [ 000010000000]
tmp_29                                                                              (bitselect     ) [ 000000000000]
shl_ln25_1                                                                          (bitconcatenate) [ 000000000000]
select_ln25_2                                                                       (select        ) [ 000000000000]
zext_ln25_2                                                                         (zext          ) [ 000000000000]
zext_ln25_3                                                                         (zext          ) [ 000000000000]
sub_ln25_1                                                                          (sub           ) [ 000000000000]
tmp_30                                                                              (bitselect     ) [ 000000000000]
trunc_ln25_3                                                                        (trunc         ) [ 000000000000]
tmp_31                                                                              (bitselect     ) [ 000000000000]
xor_ln25_2                                                                          (xor           ) [ 000000000000]
and_ln25_1                                                                          (and           ) [ 000000000000]
xor_ln25_3                                                                          (xor           ) [ 000000000000]
select_ln25_3                                                                       (select        ) [ 000000000000]
xor_ln15_1                                                                          (xor           ) [ 000000000000]
and_ln19_1                                                                          (and           ) [ 000010000000]
or_ln19_1                                                                           (or            ) [ 000000000000]
xor_ln19_1                                                                          (xor           ) [ 000000000000]
and_ln25_3                                                                          (and           ) [ 000000000000]
sel_tmp3                                                                            (bitconcatenate) [ 000000000000]
u_1                                                                                 (sparsemux     ) [ 000010000000]
store_ln66                                                                          (store         ) [ 000000000000]
store_ln67                                                                          (store         ) [ 000000000000]
zext_ln70                                                                           (zext          ) [ 000000000000]
LUT_B0_addr                                                                         (getelementptr ) [ 000010000000]
LUT_B1_addr                                                                         (getelementptr ) [ 000010000000]
LUT_B2_addr                                                                         (getelementptr ) [ 000010000000]
LUT_B3_addr                                                                         (getelementptr ) [ 000010000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add   (getelementptr ) [ 000010000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add   (getelementptr ) [ 000010000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add   (getelementptr ) [ 000010000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add   (getelementptr ) [ 000010000000]
sel_tmp1                                                                            (bitconcatenate) [ 000000000000]
k_1                                                                                 (sparsemux     ) [ 000001000000]
trunc_ln19_1                                                                        (trunc         ) [ 000001110000]
tmp_32                                                                              (bitselect     ) [ 000000000000]
zext_ln47_1                                                                         (zext          ) [ 000000000000]
sext_ln49_1                                                                         (sext          ) [ 000000000000]
tmp_37                                                                              (bitconcatenate) [ 000000000000]
sext_ln49_3                                                                         (sext          ) [ 000000000000]
sub_ln49_1                                                                          (sub           ) [ 000000000000]
add_ln49_2                                                                          (add           ) [ 000000000000]
tmp_32_cast1                                                                        (partselect    ) [ 000000000000]
tmp_38                                                                              (bitselect     ) [ 000000000000]
trunc_ln49_1                                                                        (trunc         ) [ 000000000000]
icmp_ln49_1                                                                         (icmp          ) [ 000000000000]
add_ln49_3                                                                          (add           ) [ 000000000000]
select_ln49_1                                                                       (select        ) [ 000000000000]
ui_1                                                                                (select        ) [ 000000000000]
b0                                                                                  (load          ) [ 000000000000]
b1                                                                                  (load          ) [ 000001100000]
b2                                                                                  (load          ) [ 000001000000]
b3                                                                                  (load          ) [ 000001100000]
zext_ln76_8                                                                         (zext          ) [ 000001100000]
add_ln76                                                                            (add           ) [ 000000000000]
tmp_39                                                                              (bitselect     ) [ 000000000000]
zext_ln76                                                                           (zext          ) [ 000000000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_1 (getelementptr ) [ 000001000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_1 (getelementptr ) [ 000001000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_1 (getelementptr ) [ 000001000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_1 (getelementptr ) [ 000001000000]
add_ln76_1                                                                          (add           ) [ 000000000000]
tmp_40                                                                              (bitselect     ) [ 000000000000]
zext_ln76_1                                                                         (zext          ) [ 000000000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_2 (getelementptr ) [ 000001000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_2 (getelementptr ) [ 000001000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_2 (getelementptr ) [ 000001000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_2 (getelementptr ) [ 000001000000]
add_ln76_2                                                                          (add           ) [ 000000000000]
tmp_41                                                                              (bitselect     ) [ 000001000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa   (load          ) [ 000000000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa   (load          ) [ 000000000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa   (load          ) [ 000000000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa   (load          ) [ 000000000000]
tmp_33                                                                              (sparsemux     ) [ 000000000000]
sext_ln76                                                                           (sext          ) [ 000001100000]
store_ln66                                                                          (store         ) [ 000000000000]
store_ln67                                                                          (store         ) [ 000000000000]
zext_ln70_1                                                                         (zext          ) [ 000000000000]
LUT_B0_addr_1                                                                       (getelementptr ) [ 000001000000]
LUT_B1_addr_1                                                                       (getelementptr ) [ 000001000000]
LUT_B2_addr_1                                                                       (getelementptr ) [ 000001000000]
LUT_B3_addr_1                                                                       (getelementptr ) [ 000001000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add   (getelementptr ) [ 000001000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add   (getelementptr ) [ 000001000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add   (getelementptr ) [ 000001000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add   (getelementptr ) [ 000001000000]
zext_ln76_10                                                                        (zext          ) [ 000000110000]
zext_ln76_2                                                                         (zext          ) [ 000000000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_3 (getelementptr ) [ 000000100000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_3 (getelementptr ) [ 000000100000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_3 (getelementptr ) [ 000000100000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_3 (getelementptr ) [ 000000100000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_1 (load          ) [ 000000000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_2 (load          ) [ 000000000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_1 (load          ) [ 000000000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_2 (load          ) [ 000000000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_1 (load          ) [ 000000000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_2 (load          ) [ 000000000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_1 (load          ) [ 000000000000]
tmp_34                                                                              (sparsemux     ) [ 000000100000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_2 (load          ) [ 000000000000]
tmp_35                                                                              (sparsemux     ) [ 000000000000]
sext_ln76_4                                                                         (sext          ) [ 000000110000]
b0_1                                                                                (load          ) [ 000000000000]
b1_1                                                                                (load          ) [ 000000110000]
b2_1                                                                                (load          ) [ 000000100000]
b3_1                                                                                (load          ) [ 000000110000]
zext_ln76_12                                                                        (zext          ) [ 000000110000]
add_ln76_7                                                                          (add           ) [ 000000000000]
tmp_51                                                                              (bitselect     ) [ 000000000000]
zext_ln76_4                                                                         (zext          ) [ 000000000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_1 (getelementptr ) [ 000000100000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_1 (getelementptr ) [ 000000100000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_1 (getelementptr ) [ 000000100000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_1 (getelementptr ) [ 000000100000]
add_ln76_8                                                                          (add           ) [ 000000000000]
tmp_52                                                                              (bitselect     ) [ 000000000000]
zext_ln76_5                                                                         (zext          ) [ 000000000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_2 (getelementptr ) [ 000000100000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_2 (getelementptr ) [ 000000100000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_2 (getelementptr ) [ 000000100000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_2 (getelementptr ) [ 000000100000]
add_ln76_9                                                                          (add           ) [ 000000000000]
tmp_53                                                                              (bitselect     ) [ 000000100000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa   (load          ) [ 000000000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa   (load          ) [ 000000000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa   (load          ) [ 000000000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa   (load          ) [ 000000000000]
tmp_43                                                                              (sparsemux     ) [ 000000000000]
sext_ln76_8                                                                         (sext          ) [ 000000110000]
zext_ln76_9                                                                         (zext          ) [ 000000000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_3 (load          ) [ 000000000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_3 (load          ) [ 000000000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_3 (load          ) [ 000000000000]
mul_ln76                                                                            (mul           ) [ 000000000000]
sext_ln76_1                                                                         (sext          ) [ 000000010000]
sext_ln76_2                                                                         (sext          ) [ 000000000000]
mul_ln76_1                                                                          (mul           ) [ 000000010000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_3 (load          ) [ 000000000000]
tmp_36                                                                              (sparsemux     ) [ 000000000000]
sext_ln76_6                                                                         (sext          ) [ 000000011000]
zext_ln76_11                                                                        (zext          ) [ 000000011000]
zext_ln76_14                                                                        (zext          ) [ 000000011000]
zext_ln76_6                                                                         (zext          ) [ 000000000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_3 (getelementptr ) [ 000000010000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_3 (getelementptr ) [ 000000010000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_3 (getelementptr ) [ 000000010000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_3 (getelementptr ) [ 000000010000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_1 (load          ) [ 000000000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_2 (load          ) [ 000000000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_1 (load          ) [ 000000000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_2 (load          ) [ 000000000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_1 (load          ) [ 000000000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_2 (load          ) [ 000000000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_1 (load          ) [ 000000000000]
tmp_44                                                                              (sparsemux     ) [ 000000010000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_2 (load          ) [ 000000000000]
tmp_45                                                                              (sparsemux     ) [ 000000000000]
sext_ln76_12                                                                        (sext          ) [ 000000011000]
add_ln76_3                                                                          (add           ) [ 000000000000]
sext_ln76_3                                                                         (sext          ) [ 000000001000]
mul_ln76_2                                                                          (mul           ) [ 000000000000]
sext_ln76_5                                                                         (sext          ) [ 000000001000]
zext_ln76_13                                                                        (zext          ) [ 000000000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_3 (load          ) [ 000000000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_3 (load          ) [ 000000000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_3 (load          ) [ 000000000000]
mul_ln76_4                                                                          (mul           ) [ 000000000000]
sext_ln76_9                                                                         (sext          ) [ 000000001000]
sext_ln76_10                                                                        (sext          ) [ 000000000000]
mul_ln76_5                                                                          (mul           ) [ 000000001000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_3 (load          ) [ 000000000000]
tmp_46                                                                              (sparsemux     ) [ 000000000000]
sext_ln76_14                                                                        (sext          ) [ 000000001100]
zext_ln76_15                                                                        (zext          ) [ 000000001100]
add_ln76_4                                                                          (add           ) [ 000000000100]
mul_ln76_3                                                                          (mul           ) [ 000000000000]
sext_ln76_7                                                                         (sext          ) [ 000000000100]
add_ln76_10                                                                         (add           ) [ 000000000000]
sext_ln76_11                                                                        (sext          ) [ 000000000100]
mul_ln76_6                                                                          (mul           ) [ 000000000000]
sext_ln76_13                                                                        (sext          ) [ 000000000100]
add_ln76_5                                                                          (add           ) [ 000000000000]
tmp_42                                                                              (bitselect     ) [ 000000000000]
trunc_ln2                                                                           (partselect    ) [ 000000000000]
tmp_47                                                                              (bitselect     ) [ 000000000000]
trunc_ln76                                                                          (trunc         ) [ 000000000000]
icmp_ln76                                                                           (icmp          ) [ 000000000000]
tmp_48                                                                              (bitselect     ) [ 000000000000]
tmp_49                                                                              (bitselect     ) [ 000000000000]
or_ln76                                                                             (or            ) [ 000000000000]
and_ln76                                                                            (and           ) [ 000000000000]
zext_ln76_3                                                                         (zext          ) [ 000000000000]
add_ln76_6                                                                          (add           ) [ 000000000000]
tmp_50                                                                              (bitselect     ) [ 000000000000]
xor_ln76                                                                            (xor           ) [ 000000000000]
or_ln76_6                                                                           (or            ) [ 000000000000]
xor_ln76_2                                                                          (xor           ) [ 000000000000]
xor_ln76_1                                                                          (xor           ) [ 000000000000]
xor_ln76_3                                                                          (xor           ) [ 000000000000]
or_ln76_1                                                                           (or            ) [ 000000000000]
and_ln76_1                                                                          (and           ) [ 000000000000]
or_ln76_8                                                                           (or            ) [ 000000000000]
xor_ln76_4                                                                          (xor           ) [ 000000000000]
and_ln76_2                                                                          (and           ) [ 000000000000]
select_ln76                                                                         (select        ) [ 000000000000]
or_ln76_2                                                                           (or            ) [ 000000000000]
o_sum                                                                               (select        ) [ 000000000010]
add_ln76_11                                                                         (add           ) [ 000000000010]
mul_ln76_7                                                                          (mul           ) [ 000000000000]
sext_ln76_15                                                                        (sext          ) [ 000000000010]
add_ln76_12                                                                         (add           ) [ 000000000000]
tmp_54                                                                              (bitselect     ) [ 000000000000]
trunc_ln76_1                                                                        (partselect    ) [ 000000000000]
tmp_55                                                                              (bitselect     ) [ 000000000000]
trunc_ln76_2                                                                        (trunc         ) [ 000000000000]
icmp_ln76_1                                                                         (icmp          ) [ 000000000000]
tmp_56                                                                              (bitselect     ) [ 000000000000]
tmp_57                                                                              (bitselect     ) [ 000000000000]
or_ln76_3                                                                           (or            ) [ 000000000000]
and_ln76_3                                                                          (and           ) [ 000000000000]
zext_ln76_7                                                                         (zext          ) [ 000000000000]
add_ln76_13                                                                         (add           ) [ 000000000000]
tmp_58                                                                              (bitselect     ) [ 000000000000]
xor_ln76_5                                                                          (xor           ) [ 000000000000]
or_ln76_7                                                                           (or            ) [ 000000000000]
xor_ln76_6                                                                          (xor           ) [ 000000000000]
xor_ln76_7                                                                          (xor           ) [ 000000000000]
xor_ln76_8                                                                          (xor           ) [ 000000000000]
or_ln76_4                                                                           (or            ) [ 000000000000]
and_ln76_4                                                                          (and           ) [ 000000000000]
or_ln76_9                                                                           (or            ) [ 000000000000]
xor_ln76_9                                                                          (xor           ) [ 000000000000]
and_ln76_5                                                                          (and           ) [ 000000000000]
select_ln76_2                                                                       (select        ) [ 000000000000]
or_ln76_5                                                                           (or            ) [ 000000000000]
select_ln76_3                                                                       (select        ) [ 000000000000]
sext_ln82                                                                           (sext          ) [ 000000000000]
sext_ln82_1                                                                         (sext          ) [ 000000000000]
o_sum_1                                                                             (add           ) [ 000000000001]
add_ln82_1                                                                          (add           ) [ 000000000000]
tmp_59                                                                              (bitselect     ) [ 000000000001]
tmp_60                                                                              (bitselect     ) [ 000000000001]
specmemcore_ln0                                                                     (specmemcore   ) [ 000000000000]
specmemcore_ln0                                                                     (specmemcore   ) [ 000000000000]
specmemcore_ln0                                                                     (specmemcore   ) [ 000000000000]
specmemcore_ln0                                                                     (specmemcore   ) [ 000000000000]
specmemcore_ln0                                                                     (specmemcore   ) [ 000000000000]
specmemcore_ln0                                                                     (specmemcore   ) [ 000000000000]
specmemcore_ln0                                                                     (specmemcore   ) [ 000000000000]
specmemcore_ln0                                                                     (specmemcore   ) [ 000000000000]
specmemcore_ln0                                                                     (specmemcore   ) [ 000000000000]
specmemcore_ln0                                                                     (specmemcore   ) [ 000000000000]
specmemcore_ln0                                                                     (specmemcore   ) [ 000000000000]
specmemcore_ln0                                                                     (specmemcore   ) [ 000000000000]
xor_ln82                                                                            (xor           ) [ 000000000000]
and_ln82                                                                            (and           ) [ 000000000000]
xor_ln82_1                                                                          (xor           ) [ 000000000000]
select_ln82                                                                         (select        ) [ 000000000000]
o_sum_2                                                                             (select        ) [ 000000000000]
ret_ln88                                                                            (ret           ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_0_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_0_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_1_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_1_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="LUT_B0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LUT_B0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="LUT_B1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LUT_B1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="LUT_B2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LUT_B2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="LUT_B3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LUT_B3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i27.i17.i10"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i17.i8"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i29.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i6.i10"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i1.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.4i16.i16.i3"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.3i3.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i3.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i31.i16.i15"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.4i16.i16.i2"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i27.i32"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i27.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1004" name="x_0_val_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="16" slack="0"/>
<pin id="174" dir="0" index="1" bw="16" slack="0"/>
<pin id="175" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_0_val_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="x_1_val_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="16" slack="0"/>
<pin id="180" dir="0" index="1" bw="16" slack="0"/>
<pin id="181" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_1_val_read/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="LUT_B0_addr_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="8" slack="0"/>
<pin id="188" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="LUT_B0_addr/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_access_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="0"/>
<pin id="193" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b0/3 b0_1/4 "/>
</bind>
</comp>

<comp id="197" class="1004" name="LUT_B1_addr_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="10" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="8" slack="0"/>
<pin id="201" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="LUT_B1_addr/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_access_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="0"/>
<pin id="206" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="3" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b1/3 b1_1/4 "/>
</bind>
</comp>

<comp id="210" class="1004" name="LUT_B2_addr_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="10" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="8" slack="0"/>
<pin id="214" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="LUT_B2_addr/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_access_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="0"/>
<pin id="219" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b2/3 b2_1/4 "/>
</bind>
</comp>

<comp id="223" class="1004" name="LUT_B3_addr_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="8" slack="0"/>
<pin id="227" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="LUT_B3_addr/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_access_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="8" slack="0"/>
<pin id="232" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="233" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b3/3 b3_1/4 "/>
</bind>
</comp>

<comp id="236" class="1004" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="16" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="1" slack="0"/>
<pin id="240" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_gep_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="16" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="1" slack="0"/>
<pin id="247" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_gep_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="16" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="1" slack="0"/>
<pin id="254" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_gep_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="16" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="1" slack="0"/>
<pin id="261" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_access_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="0" slack="0"/>
<pin id="344" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="345" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="346" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="3" bw="16" slack="0"/>
<pin id="347" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa/3 p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_1/4 p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_2/4 p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_3/5 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_access_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="0" slack="0"/>
<pin id="350" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="351" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="352" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="3" bw="16" slack="0"/>
<pin id="353" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa/3 p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_1/4 p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_2/4 p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_3/5 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_access_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="279" dir="0" index="2" bw="0" slack="0"/>
<pin id="356" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="357" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="358" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="3" bw="16" slack="0"/>
<pin id="359" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa/3 p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_1/4 p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_2/4 p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_3/5 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_access_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="285" dir="0" index="2" bw="0" slack="0"/>
<pin id="362" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="363" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="364" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="3" bw="16" slack="0"/>
<pin id="365" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa/3 p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_1/4 p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_2/4 p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_3/5 "/>
</bind>
</comp>

<comp id="288" class="1004" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_1_gep_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="16" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="0" index="2" bw="1" slack="0"/>
<pin id="292" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_1/4 "/>
</bind>
</comp>

<comp id="295" class="1004" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_1_gep_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="16" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="0" index="2" bw="1" slack="0"/>
<pin id="299" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_1/4 "/>
</bind>
</comp>

<comp id="302" class="1004" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_1_gep_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="16" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="0" index="2" bw="1" slack="0"/>
<pin id="306" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_1/4 "/>
</bind>
</comp>

<comp id="309" class="1004" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_1_gep_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="16" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="0" index="2" bw="1" slack="0"/>
<pin id="313" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_1/4 "/>
</bind>
</comp>

<comp id="316" class="1004" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_2_gep_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="16" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="0" index="2" bw="1" slack="0"/>
<pin id="320" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_2/4 "/>
</bind>
</comp>

<comp id="323" class="1004" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_2_gep_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="16" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="0" index="2" bw="1" slack="0"/>
<pin id="327" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_2/4 "/>
</bind>
</comp>

<comp id="330" class="1004" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_2_gep_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="16" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="0" index="2" bw="1" slack="0"/>
<pin id="334" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_2/4 "/>
</bind>
</comp>

<comp id="337" class="1004" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_2_gep_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="16" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="0" index="2" bw="1" slack="0"/>
<pin id="341" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_2/4 "/>
</bind>
</comp>

<comp id="368" class="1004" name="LUT_B0_addr_1_gep_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="0" index="2" bw="8" slack="0"/>
<pin id="372" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="LUT_B0_addr_1/4 "/>
</bind>
</comp>

<comp id="376" class="1004" name="LUT_B1_addr_1_gep_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="10" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="0" index="2" bw="8" slack="0"/>
<pin id="380" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="LUT_B1_addr_1/4 "/>
</bind>
</comp>

<comp id="384" class="1004" name="LUT_B2_addr_1_gep_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="10" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="0" index="2" bw="8" slack="0"/>
<pin id="388" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="LUT_B2_addr_1/4 "/>
</bind>
</comp>

<comp id="392" class="1004" name="LUT_B3_addr_1_gep_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="8" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="0" index="2" bw="8" slack="0"/>
<pin id="396" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="LUT_B3_addr_1/4 "/>
</bind>
</comp>

<comp id="400" class="1004" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_gep_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="16" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="0" index="2" bw="1" slack="0"/>
<pin id="404" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add/4 "/>
</bind>
</comp>

<comp id="407" class="1004" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_gep_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="16" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="0" index="2" bw="1" slack="0"/>
<pin id="411" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add/4 "/>
</bind>
</comp>

<comp id="414" class="1004" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_gep_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="16" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="0" index="2" bw="1" slack="0"/>
<pin id="418" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add/4 "/>
</bind>
</comp>

<comp id="421" class="1004" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_gep_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="16" slack="0"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="0" index="2" bw="1" slack="0"/>
<pin id="425" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add/4 "/>
</bind>
</comp>

<comp id="428" class="1004" name="grp_access_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="431" dir="0" index="2" bw="0" slack="0"/>
<pin id="540" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="541" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="542" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="432" dir="1" index="3" bw="16" slack="0"/>
<pin id="543" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa/4 p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_1/5 p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_2/5 p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_3/6 "/>
</bind>
</comp>

<comp id="434" class="1004" name="grp_access_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="437" dir="0" index="2" bw="0" slack="0"/>
<pin id="546" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="547" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="548" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="438" dir="1" index="3" bw="16" slack="0"/>
<pin id="549" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa/4 p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_1/5 p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_2/5 p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_3/6 "/>
</bind>
</comp>

<comp id="440" class="1004" name="grp_access_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="443" dir="0" index="2" bw="0" slack="0"/>
<pin id="552" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="553" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="554" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="444" dir="1" index="3" bw="16" slack="0"/>
<pin id="555" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa/4 p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_1/5 p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_2/5 p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_3/6 "/>
</bind>
</comp>

<comp id="446" class="1004" name="grp_access_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="449" dir="0" index="2" bw="0" slack="0"/>
<pin id="558" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="559" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="560" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="450" dir="1" index="3" bw="16" slack="0"/>
<pin id="561" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa/4 p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_1/5 p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_2/5 p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_3/6 "/>
</bind>
</comp>

<comp id="452" class="1004" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_3_gep_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="16" slack="0"/>
<pin id="454" dir="0" index="1" bw="1" slack="0"/>
<pin id="455" dir="0" index="2" bw="1" slack="0"/>
<pin id="456" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_3/5 "/>
</bind>
</comp>

<comp id="459" class="1004" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_3_gep_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="16" slack="0"/>
<pin id="461" dir="0" index="1" bw="1" slack="0"/>
<pin id="462" dir="0" index="2" bw="1" slack="0"/>
<pin id="463" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_3/5 "/>
</bind>
</comp>

<comp id="466" class="1004" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_3_gep_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="16" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="0" index="2" bw="1" slack="0"/>
<pin id="470" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_3/5 "/>
</bind>
</comp>

<comp id="473" class="1004" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_3_gep_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="16" slack="0"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="0" index="2" bw="1" slack="0"/>
<pin id="477" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_3/5 "/>
</bind>
</comp>

<comp id="484" class="1004" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_1_gep_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="16" slack="0"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="0" index="2" bw="1" slack="0"/>
<pin id="488" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_1/5 "/>
</bind>
</comp>

<comp id="491" class="1004" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_1_gep_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="16" slack="0"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="0" index="2" bw="1" slack="0"/>
<pin id="495" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_1/5 "/>
</bind>
</comp>

<comp id="498" class="1004" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_1_gep_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="16" slack="0"/>
<pin id="500" dir="0" index="1" bw="1" slack="0"/>
<pin id="501" dir="0" index="2" bw="1" slack="0"/>
<pin id="502" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_1/5 "/>
</bind>
</comp>

<comp id="505" class="1004" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_1_gep_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="16" slack="0"/>
<pin id="507" dir="0" index="1" bw="1" slack="0"/>
<pin id="508" dir="0" index="2" bw="1" slack="0"/>
<pin id="509" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_1/5 "/>
</bind>
</comp>

<comp id="512" class="1004" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_2_gep_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="16" slack="0"/>
<pin id="514" dir="0" index="1" bw="1" slack="0"/>
<pin id="515" dir="0" index="2" bw="1" slack="0"/>
<pin id="516" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_2/5 "/>
</bind>
</comp>

<comp id="519" class="1004" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_2_gep_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="16" slack="0"/>
<pin id="521" dir="0" index="1" bw="1" slack="0"/>
<pin id="522" dir="0" index="2" bw="1" slack="0"/>
<pin id="523" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_2/5 "/>
</bind>
</comp>

<comp id="526" class="1004" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_2_gep_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="16" slack="0"/>
<pin id="528" dir="0" index="1" bw="1" slack="0"/>
<pin id="529" dir="0" index="2" bw="1" slack="0"/>
<pin id="530" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_2/5 "/>
</bind>
</comp>

<comp id="533" class="1004" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_2_gep_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="16" slack="0"/>
<pin id="535" dir="0" index="1" bw="1" slack="0"/>
<pin id="536" dir="0" index="2" bw="1" slack="0"/>
<pin id="537" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_2/5 "/>
</bind>
</comp>

<comp id="564" class="1004" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_3_gep_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="16" slack="0"/>
<pin id="566" dir="0" index="1" bw="1" slack="0"/>
<pin id="567" dir="0" index="2" bw="1" slack="0"/>
<pin id="568" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_3/6 "/>
</bind>
</comp>

<comp id="571" class="1004" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_3_gep_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="16" slack="0"/>
<pin id="573" dir="0" index="1" bw="1" slack="0"/>
<pin id="574" dir="0" index="2" bw="1" slack="0"/>
<pin id="575" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_3/6 "/>
</bind>
</comp>

<comp id="578" class="1004" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_3_gep_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="16" slack="0"/>
<pin id="580" dir="0" index="1" bw="1" slack="0"/>
<pin id="581" dir="0" index="2" bw="1" slack="0"/>
<pin id="582" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_3/6 "/>
</bind>
</comp>

<comp id="585" class="1004" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_3_gep_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="16" slack="0"/>
<pin id="587" dir="0" index="1" bw="1" slack="0"/>
<pin id="588" dir="0" index="2" bw="1" slack="0"/>
<pin id="589" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_3/6 "/>
</bind>
</comp>

<comp id="596" class="1005" name="reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="10" slack="1"/>
<pin id="598" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="b2 b2_1 "/>
</bind>
</comp>

<comp id="600" class="1004" name="sext_ln12_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="16" slack="0"/>
<pin id="602" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12/1 "/>
</bind>
</comp>

<comp id="604" class="1004" name="add_ln12_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="16" slack="0"/>
<pin id="606" dir="0" index="1" bw="13" slack="0"/>
<pin id="607" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12/1 "/>
</bind>
</comp>

<comp id="610" class="1004" name="tmp_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="27" slack="0"/>
<pin id="612" dir="0" index="1" bw="17" slack="0"/>
<pin id="613" dir="0" index="2" bw="1" slack="0"/>
<pin id="614" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="618" class="1004" name="sext_ln12_1_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="27" slack="0"/>
<pin id="620" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12_1/1 "/>
</bind>
</comp>

<comp id="622" class="1004" name="tmp_1_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="25" slack="0"/>
<pin id="624" dir="0" index="1" bw="17" slack="0"/>
<pin id="625" dir="0" index="2" bw="1" slack="0"/>
<pin id="626" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="630" class="1004" name="sext_ln12_3_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="25" slack="0"/>
<pin id="632" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12_3/1 "/>
</bind>
</comp>

<comp id="634" class="1004" name="add_ln12_1_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="27" slack="0"/>
<pin id="636" dir="0" index="1" bw="25" slack="0"/>
<pin id="637" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12_1/1 "/>
</bind>
</comp>

<comp id="640" class="1004" name="tmp_2_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="0"/>
<pin id="642" dir="0" index="1" bw="28" slack="0"/>
<pin id="643" dir="0" index="2" bw="6" slack="0"/>
<pin id="644" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="648" class="1004" name="t_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="16" slack="0"/>
<pin id="650" dir="0" index="1" bw="28" slack="0"/>
<pin id="651" dir="0" index="2" bw="5" slack="0"/>
<pin id="652" dir="0" index="3" bw="6" slack="0"/>
<pin id="653" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="658" class="1004" name="tmp_3_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="0"/>
<pin id="660" dir="0" index="1" bw="28" slack="0"/>
<pin id="661" dir="0" index="2" bw="5" slack="0"/>
<pin id="662" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="666" class="1004" name="trunc_ln12_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="28" slack="0"/>
<pin id="668" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln12/1 "/>
</bind>
</comp>

<comp id="670" class="1004" name="icmp_ln12_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="9" slack="0"/>
<pin id="672" dir="0" index="1" bw="1" slack="0"/>
<pin id="673" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/1 "/>
</bind>
</comp>

<comp id="676" class="1004" name="tmp_4_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="0"/>
<pin id="678" dir="0" index="1" bw="28" slack="0"/>
<pin id="679" dir="0" index="2" bw="6" slack="0"/>
<pin id="680" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="684" class="1004" name="tmp_5_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="1" slack="0"/>
<pin id="686" dir="0" index="1" bw="28" slack="0"/>
<pin id="687" dir="0" index="2" bw="5" slack="0"/>
<pin id="688" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="692" class="1004" name="or_ln12_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="1" slack="0"/>
<pin id="694" dir="0" index="1" bw="1" slack="0"/>
<pin id="695" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln12/1 "/>
</bind>
</comp>

<comp id="698" class="1004" name="and_ln12_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="1" slack="0"/>
<pin id="700" dir="0" index="1" bw="1" slack="0"/>
<pin id="701" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln12/1 "/>
</bind>
</comp>

<comp id="704" class="1004" name="zext_ln12_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="1" slack="0"/>
<pin id="706" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/1 "/>
</bind>
</comp>

<comp id="708" class="1004" name="t_1_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="16" slack="0"/>
<pin id="710" dir="0" index="1" bw="1" slack="0"/>
<pin id="711" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t_1/1 "/>
</bind>
</comp>

<comp id="714" class="1004" name="tmp_6_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="1" slack="0"/>
<pin id="716" dir="0" index="1" bw="16" slack="0"/>
<pin id="717" dir="0" index="2" bw="5" slack="0"/>
<pin id="718" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="722" class="1004" name="xor_ln12_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="1" slack="0"/>
<pin id="724" dir="0" index="1" bw="1" slack="0"/>
<pin id="725" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln12/1 "/>
</bind>
</comp>

<comp id="728" class="1004" name="and_ln12_1_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="1" slack="0"/>
<pin id="730" dir="0" index="1" bw="1" slack="0"/>
<pin id="731" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln12_1/1 "/>
</bind>
</comp>

<comp id="734" class="1004" name="tmp_9_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="0"/>
<pin id="736" dir="0" index="1" bw="28" slack="0"/>
<pin id="737" dir="0" index="2" bw="6" slack="0"/>
<pin id="738" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="742" class="1004" name="tmp_7_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="2" slack="0"/>
<pin id="744" dir="0" index="1" bw="28" slack="0"/>
<pin id="745" dir="0" index="2" bw="6" slack="0"/>
<pin id="746" dir="0" index="3" bw="6" slack="0"/>
<pin id="747" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="752" class="1004" name="icmp_ln12_1_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="2" slack="0"/>
<pin id="754" dir="0" index="1" bw="1" slack="0"/>
<pin id="755" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12_1/1 "/>
</bind>
</comp>

<comp id="758" class="1004" name="tmp_8_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="3" slack="0"/>
<pin id="760" dir="0" index="1" bw="28" slack="0"/>
<pin id="761" dir="0" index="2" bw="6" slack="0"/>
<pin id="762" dir="0" index="3" bw="6" slack="0"/>
<pin id="763" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="768" class="1004" name="icmp_ln12_2_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="3" slack="0"/>
<pin id="770" dir="0" index="1" bw="1" slack="0"/>
<pin id="771" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12_2/1 "/>
</bind>
</comp>

<comp id="774" class="1004" name="icmp_ln12_3_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="3" slack="0"/>
<pin id="776" dir="0" index="1" bw="1" slack="0"/>
<pin id="777" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12_3/1 "/>
</bind>
</comp>

<comp id="780" class="1004" name="select_ln12_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="1" slack="0"/>
<pin id="782" dir="0" index="1" bw="1" slack="0"/>
<pin id="783" dir="0" index="2" bw="1" slack="0"/>
<pin id="784" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln12/1 "/>
</bind>
</comp>

<comp id="788" class="1004" name="xor_ln12_1_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="1" slack="0"/>
<pin id="790" dir="0" index="1" bw="1" slack="0"/>
<pin id="791" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln12_1/1 "/>
</bind>
</comp>

<comp id="794" class="1004" name="and_ln12_2_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="1" slack="0"/>
<pin id="796" dir="0" index="1" bw="1" slack="0"/>
<pin id="797" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln12_2/1 "/>
</bind>
</comp>

<comp id="800" class="1004" name="select_ln12_1_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="1" slack="0"/>
<pin id="802" dir="0" index="1" bw="1" slack="0"/>
<pin id="803" dir="0" index="2" bw="1" slack="0"/>
<pin id="804" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln12_1/1 "/>
</bind>
</comp>

<comp id="808" class="1004" name="xor_ln12_3_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="1" slack="0"/>
<pin id="810" dir="0" index="1" bw="1" slack="0"/>
<pin id="811" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln12_3/1 "/>
</bind>
</comp>

<comp id="814" class="1004" name="or_ln12_1_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="1" slack="0"/>
<pin id="816" dir="0" index="1" bw="1" slack="0"/>
<pin id="817" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln12_1/1 "/>
</bind>
</comp>

<comp id="820" class="1004" name="xor_ln12_4_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="1" slack="0"/>
<pin id="822" dir="0" index="1" bw="1" slack="0"/>
<pin id="823" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln12_4/1 "/>
</bind>
</comp>

<comp id="826" class="1004" name="and_ln12_4_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="1" slack="0"/>
<pin id="828" dir="0" index="1" bw="1" slack="0"/>
<pin id="829" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln12_4/1 "/>
</bind>
</comp>

<comp id="832" class="1004" name="and_ln12_5_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="1" slack="0"/>
<pin id="834" dir="0" index="1" bw="1" slack="0"/>
<pin id="835" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln12_5/1 "/>
</bind>
</comp>

<comp id="838" class="1004" name="xor_ln12_5_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="1" slack="0"/>
<pin id="840" dir="0" index="1" bw="1" slack="0"/>
<pin id="841" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln12_5/1 "/>
</bind>
</comp>

<comp id="844" class="1004" name="and_ln12_3_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="1" slack="1"/>
<pin id="846" dir="0" index="1" bw="1" slack="1"/>
<pin id="847" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln12_3/2 "/>
</bind>
</comp>

<comp id="848" class="1004" name="xor_ln12_2_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="1" slack="0"/>
<pin id="850" dir="0" index="1" bw="1" slack="0"/>
<pin id="851" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln12_2/2 "/>
</bind>
</comp>

<comp id="854" class="1004" name="empty_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="1" slack="1"/>
<pin id="856" dir="0" index="1" bw="1" slack="0"/>
<pin id="857" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="859" class="1004" name="and_ln12_6_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="1" slack="0"/>
<pin id="861" dir="0" index="1" bw="1" slack="1"/>
<pin id="862" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln12_6/2 "/>
</bind>
</comp>

<comp id="864" class="1004" name="select_ln12_2_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="1" slack="1"/>
<pin id="866" dir="0" index="1" bw="16" slack="0"/>
<pin id="867" dir="0" index="2" bw="16" slack="0"/>
<pin id="868" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln12_2/2 "/>
</bind>
</comp>

<comp id="871" class="1004" name="or_ln12_2_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="1" slack="1"/>
<pin id="873" dir="0" index="1" bw="1" slack="0"/>
<pin id="874" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln12_2/2 "/>
</bind>
</comp>

<comp id="876" class="1004" name="t_2_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="1" slack="0"/>
<pin id="878" dir="0" index="1" bw="16" slack="0"/>
<pin id="879" dir="0" index="2" bw="16" slack="1"/>
<pin id="880" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="t_2/2 "/>
</bind>
</comp>

<comp id="883" class="1004" name="tmp_10_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="1" slack="0"/>
<pin id="885" dir="0" index="1" bw="16" slack="0"/>
<pin id="886" dir="0" index="2" bw="5" slack="0"/>
<pin id="887" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="891" class="1004" name="icmp_ln19_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="16" slack="0"/>
<pin id="893" dir="0" index="1" bw="14" slack="0"/>
<pin id="894" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/2 "/>
</bind>
</comp>

<comp id="897" class="1004" name="tmp_s_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="6" slack="0"/>
<pin id="899" dir="0" index="1" bw="16" slack="0"/>
<pin id="900" dir="0" index="2" bw="5" slack="0"/>
<pin id="901" dir="0" index="3" bw="5" slack="0"/>
<pin id="902" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="907" class="1004" name="trunc_ln24_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="16" slack="0"/>
<pin id="909" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24/2 "/>
</bind>
</comp>

<comp id="911" class="1004" name="icmp_ln24_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="10" slack="0"/>
<pin id="913" dir="0" index="1" bw="1" slack="0"/>
<pin id="914" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/2 "/>
</bind>
</comp>

<comp id="917" class="1004" name="add_ln24_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="6" slack="0"/>
<pin id="919" dir="0" index="1" bw="1" slack="0"/>
<pin id="920" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/2 "/>
</bind>
</comp>

<comp id="923" class="1004" name="select_ln24_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="1" slack="0"/>
<pin id="925" dir="0" index="1" bw="6" slack="0"/>
<pin id="926" dir="0" index="2" bw="6" slack="0"/>
<pin id="927" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24/2 "/>
</bind>
</comp>

<comp id="931" class="1004" name="ref_tmp_i_i_i_0_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="1" slack="0"/>
<pin id="933" dir="0" index="1" bw="6" slack="0"/>
<pin id="934" dir="0" index="2" bw="6" slack="0"/>
<pin id="935" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ref_tmp_i_i_i_0/2 "/>
</bind>
</comp>

<comp id="939" class="1004" name="trunc_ln25_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="6" slack="0"/>
<pin id="941" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln25/2 "/>
</bind>
</comp>

<comp id="943" class="1004" name="tmp_11_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="1" slack="0"/>
<pin id="945" dir="0" index="1" bw="6" slack="0"/>
<pin id="946" dir="0" index="2" bw="4" slack="0"/>
<pin id="947" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="951" class="1004" name="shl_ln_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="16" slack="0"/>
<pin id="953" dir="0" index="1" bw="6" slack="0"/>
<pin id="954" dir="0" index="2" bw="1" slack="0"/>
<pin id="955" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="959" class="1004" name="select_ln25_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="1" slack="0"/>
<pin id="961" dir="0" index="1" bw="16" slack="0"/>
<pin id="962" dir="0" index="2" bw="16" slack="0"/>
<pin id="963" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25/2 "/>
</bind>
</comp>

<comp id="967" class="1004" name="zext_ln25_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="16" slack="0"/>
<pin id="969" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/2 "/>
</bind>
</comp>

<comp id="971" class="1004" name="zext_ln25_1_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="16" slack="0"/>
<pin id="973" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_1/2 "/>
</bind>
</comp>

<comp id="975" class="1004" name="sub_ln25_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="16" slack="0"/>
<pin id="977" dir="0" index="1" bw="16" slack="0"/>
<pin id="978" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln25/2 "/>
</bind>
</comp>

<comp id="981" class="1004" name="tmp_12_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="1" slack="0"/>
<pin id="983" dir="0" index="1" bw="17" slack="0"/>
<pin id="984" dir="0" index="2" bw="6" slack="0"/>
<pin id="985" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="989" class="1004" name="trunc_ln25_1_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="17" slack="0"/>
<pin id="991" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln25_1/2 "/>
</bind>
</comp>

<comp id="993" class="1004" name="tmp_13_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="1" slack="0"/>
<pin id="995" dir="0" index="1" bw="17" slack="0"/>
<pin id="996" dir="0" index="2" bw="5" slack="0"/>
<pin id="997" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="xor_ln25_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="1" slack="0"/>
<pin id="1003" dir="0" index="1" bw="1" slack="0"/>
<pin id="1004" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25/2 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="and_ln25_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="1" slack="0"/>
<pin id="1009" dir="0" index="1" bw="1" slack="0"/>
<pin id="1010" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln25/2 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="xor_ln25_1_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="1" slack="0"/>
<pin id="1015" dir="0" index="1" bw="1" slack="0"/>
<pin id="1016" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25_1/2 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="select_ln25_1_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="1" slack="0"/>
<pin id="1021" dir="0" index="1" bw="16" slack="0"/>
<pin id="1022" dir="0" index="2" bw="16" slack="0"/>
<pin id="1023" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25_1/2 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="xor_ln15_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="1" slack="0"/>
<pin id="1029" dir="0" index="1" bw="1" slack="0"/>
<pin id="1030" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln15/2 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="and_ln19_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="1" slack="0"/>
<pin id="1035" dir="0" index="1" bw="1" slack="0"/>
<pin id="1036" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln19/2 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="or_ln19_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="1" slack="0"/>
<pin id="1041" dir="0" index="1" bw="1" slack="0"/>
<pin id="1042" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln19/2 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="xor_ln19_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="1" slack="0"/>
<pin id="1047" dir="0" index="1" bw="1" slack="0"/>
<pin id="1048" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln19/2 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="and_ln25_2_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="1" slack="0"/>
<pin id="1053" dir="0" index="1" bw="1" slack="0"/>
<pin id="1054" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln25_2/2 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="sel_tmp_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="3" slack="0"/>
<pin id="1059" dir="0" index="1" bw="1" slack="0"/>
<pin id="1060" dir="0" index="2" bw="1" slack="0"/>
<pin id="1061" dir="0" index="3" bw="1" slack="0"/>
<pin id="1062" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sel_tmp/2 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="u_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="16" slack="0"/>
<pin id="1069" dir="0" index="1" bw="3" slack="0"/>
<pin id="1070" dir="0" index="2" bw="16" slack="0"/>
<pin id="1071" dir="0" index="3" bw="3" slack="0"/>
<pin id="1072" dir="0" index="4" bw="16" slack="0"/>
<pin id="1073" dir="0" index="5" bw="3" slack="0"/>
<pin id="1074" dir="0" index="6" bw="16" slack="0"/>
<pin id="1075" dir="0" index="7" bw="3" slack="0"/>
<pin id="1076" dir="0" index="8" bw="16" slack="0"/>
<pin id="1077" dir="0" index="9" bw="16" slack="0"/>
<pin id="1078" dir="0" index="10" bw="3" slack="0"/>
<pin id="1079" dir="1" index="11" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="u/2 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="sext_ln12_2_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="16" slack="0"/>
<pin id="1093" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12_2/2 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="add_ln12_2_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="16" slack="0"/>
<pin id="1097" dir="0" index="1" bw="13" slack="0"/>
<pin id="1098" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12_2/2 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="tmp_17_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="27" slack="0"/>
<pin id="1103" dir="0" index="1" bw="17" slack="0"/>
<pin id="1104" dir="0" index="2" bw="1" slack="0"/>
<pin id="1105" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_17/2 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="sext_ln12_4_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="27" slack="0"/>
<pin id="1111" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12_4/2 "/>
</bind>
</comp>

<comp id="1113" class="1004" name="tmp_18_fu_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="25" slack="0"/>
<pin id="1115" dir="0" index="1" bw="17" slack="0"/>
<pin id="1116" dir="0" index="2" bw="1" slack="0"/>
<pin id="1117" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_18/2 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="sext_ln12_5_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="25" slack="0"/>
<pin id="1123" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12_5/2 "/>
</bind>
</comp>

<comp id="1125" class="1004" name="add_ln12_4_fu_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="27" slack="0"/>
<pin id="1127" dir="0" index="1" bw="25" slack="0"/>
<pin id="1128" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12_4/2 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="tmp_19_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="1" slack="0"/>
<pin id="1133" dir="0" index="1" bw="28" slack="0"/>
<pin id="1134" dir="0" index="2" bw="6" slack="0"/>
<pin id="1135" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_19/2 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="t_3_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="16" slack="0"/>
<pin id="1141" dir="0" index="1" bw="28" slack="0"/>
<pin id="1142" dir="0" index="2" bw="5" slack="0"/>
<pin id="1143" dir="0" index="3" bw="6" slack="0"/>
<pin id="1144" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="t_3/2 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="tmp_20_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="1" slack="0"/>
<pin id="1151" dir="0" index="1" bw="28" slack="0"/>
<pin id="1152" dir="0" index="2" bw="5" slack="0"/>
<pin id="1153" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_20/2 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="trunc_ln12_1_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="28" slack="0"/>
<pin id="1159" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln12_1/2 "/>
</bind>
</comp>

<comp id="1161" class="1004" name="icmp_ln12_4_fu_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="9" slack="0"/>
<pin id="1163" dir="0" index="1" bw="1" slack="0"/>
<pin id="1164" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12_4/2 "/>
</bind>
</comp>

<comp id="1167" class="1004" name="tmp_21_fu_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="1" slack="0"/>
<pin id="1169" dir="0" index="1" bw="28" slack="0"/>
<pin id="1170" dir="0" index="2" bw="6" slack="0"/>
<pin id="1171" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_21/2 "/>
</bind>
</comp>

<comp id="1175" class="1004" name="tmp_22_fu_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="1" slack="0"/>
<pin id="1177" dir="0" index="1" bw="28" slack="0"/>
<pin id="1178" dir="0" index="2" bw="5" slack="0"/>
<pin id="1179" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_22/2 "/>
</bind>
</comp>

<comp id="1183" class="1004" name="or_ln12_3_fu_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="1" slack="0"/>
<pin id="1185" dir="0" index="1" bw="1" slack="0"/>
<pin id="1186" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln12_3/2 "/>
</bind>
</comp>

<comp id="1189" class="1004" name="and_ln12_7_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="1" slack="0"/>
<pin id="1191" dir="0" index="1" bw="1" slack="0"/>
<pin id="1192" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln12_7/2 "/>
</bind>
</comp>

<comp id="1195" class="1004" name="zext_ln12_1_fu_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="1" slack="0"/>
<pin id="1197" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_1/2 "/>
</bind>
</comp>

<comp id="1199" class="1004" name="t_4_fu_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="16" slack="0"/>
<pin id="1201" dir="0" index="1" bw="1" slack="0"/>
<pin id="1202" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t_4/2 "/>
</bind>
</comp>

<comp id="1205" class="1004" name="tmp_25_fu_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="1" slack="0"/>
<pin id="1207" dir="0" index="1" bw="16" slack="0"/>
<pin id="1208" dir="0" index="2" bw="5" slack="0"/>
<pin id="1209" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_25/2 "/>
</bind>
</comp>

<comp id="1213" class="1004" name="xor_ln12_6_fu_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="1" slack="0"/>
<pin id="1215" dir="0" index="1" bw="1" slack="0"/>
<pin id="1216" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln12_6/2 "/>
</bind>
</comp>

<comp id="1219" class="1004" name="and_ln12_8_fu_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="1" slack="0"/>
<pin id="1221" dir="0" index="1" bw="1" slack="0"/>
<pin id="1222" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln12_8/2 "/>
</bind>
</comp>

<comp id="1225" class="1004" name="tmp_26_fu_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="1" slack="0"/>
<pin id="1227" dir="0" index="1" bw="28" slack="0"/>
<pin id="1228" dir="0" index="2" bw="6" slack="0"/>
<pin id="1229" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_26/2 "/>
</bind>
</comp>

<comp id="1233" class="1004" name="tmp_23_fu_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="2" slack="0"/>
<pin id="1235" dir="0" index="1" bw="28" slack="0"/>
<pin id="1236" dir="0" index="2" bw="6" slack="0"/>
<pin id="1237" dir="0" index="3" bw="6" slack="0"/>
<pin id="1238" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_23/2 "/>
</bind>
</comp>

<comp id="1243" class="1004" name="icmp_ln12_5_fu_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="2" slack="0"/>
<pin id="1245" dir="0" index="1" bw="1" slack="0"/>
<pin id="1246" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12_5/2 "/>
</bind>
</comp>

<comp id="1249" class="1004" name="tmp_24_fu_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="3" slack="0"/>
<pin id="1251" dir="0" index="1" bw="28" slack="0"/>
<pin id="1252" dir="0" index="2" bw="6" slack="0"/>
<pin id="1253" dir="0" index="3" bw="6" slack="0"/>
<pin id="1254" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_24/2 "/>
</bind>
</comp>

<comp id="1259" class="1004" name="icmp_ln12_6_fu_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="3" slack="0"/>
<pin id="1261" dir="0" index="1" bw="1" slack="0"/>
<pin id="1262" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12_6/2 "/>
</bind>
</comp>

<comp id="1265" class="1004" name="icmp_ln12_7_fu_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="3" slack="0"/>
<pin id="1267" dir="0" index="1" bw="1" slack="0"/>
<pin id="1268" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12_7/2 "/>
</bind>
</comp>

<comp id="1271" class="1004" name="select_ln12_4_fu_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="1" slack="0"/>
<pin id="1273" dir="0" index="1" bw="1" slack="0"/>
<pin id="1274" dir="0" index="2" bw="1" slack="0"/>
<pin id="1275" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln12_4/2 "/>
</bind>
</comp>

<comp id="1279" class="1004" name="xor_ln12_7_fu_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="1" slack="0"/>
<pin id="1281" dir="0" index="1" bw="1" slack="0"/>
<pin id="1282" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln12_7/2 "/>
</bind>
</comp>

<comp id="1285" class="1004" name="and_ln12_9_fu_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="1" slack="0"/>
<pin id="1287" dir="0" index="1" bw="1" slack="0"/>
<pin id="1288" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln12_9/2 "/>
</bind>
</comp>

<comp id="1291" class="1004" name="select_ln12_5_fu_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="1" slack="0"/>
<pin id="1293" dir="0" index="1" bw="1" slack="0"/>
<pin id="1294" dir="0" index="2" bw="1" slack="0"/>
<pin id="1295" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln12_5/2 "/>
</bind>
</comp>

<comp id="1299" class="1004" name="xor_ln12_9_fu_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="1" slack="0"/>
<pin id="1301" dir="0" index="1" bw="1" slack="0"/>
<pin id="1302" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln12_9/2 "/>
</bind>
</comp>

<comp id="1305" class="1004" name="or_ln12_4_fu_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="1" slack="0"/>
<pin id="1307" dir="0" index="1" bw="1" slack="0"/>
<pin id="1308" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln12_4/2 "/>
</bind>
</comp>

<comp id="1311" class="1004" name="xor_ln12_10_fu_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="1" slack="0"/>
<pin id="1313" dir="0" index="1" bw="1" slack="0"/>
<pin id="1314" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln12_10/2 "/>
</bind>
</comp>

<comp id="1317" class="1004" name="and_ln12_11_fu_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="1" slack="0"/>
<pin id="1319" dir="0" index="1" bw="1" slack="0"/>
<pin id="1320" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln12_11/2 "/>
</bind>
</comp>

<comp id="1323" class="1004" name="and_ln12_12_fu_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="1" slack="0"/>
<pin id="1325" dir="0" index="1" bw="1" slack="0"/>
<pin id="1326" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln12_12/2 "/>
</bind>
</comp>

<comp id="1329" class="1004" name="xor_ln12_11_fu_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="1" slack="0"/>
<pin id="1331" dir="0" index="1" bw="1" slack="0"/>
<pin id="1332" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln12_11/2 "/>
</bind>
</comp>

<comp id="1335" class="1004" name="sel_tmp2_fu_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="2" slack="0"/>
<pin id="1337" dir="0" index="1" bw="1" slack="1"/>
<pin id="1338" dir="0" index="2" bw="1" slack="1"/>
<pin id="1339" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sel_tmp2/3 "/>
</bind>
</comp>

<comp id="1341" class="1004" name="k_fu_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="3" slack="0"/>
<pin id="1343" dir="0" index="1" bw="2" slack="0"/>
<pin id="1344" dir="0" index="2" bw="3" slack="0"/>
<pin id="1345" dir="0" index="3" bw="2" slack="0"/>
<pin id="1346" dir="0" index="4" bw="3" slack="0"/>
<pin id="1347" dir="0" index="5" bw="2" slack="0"/>
<pin id="1348" dir="0" index="6" bw="3" slack="1"/>
<pin id="1349" dir="0" index="7" bw="3" slack="0"/>
<pin id="1350" dir="0" index="8" bw="2" slack="0"/>
<pin id="1351" dir="1" index="9" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="k/3 "/>
</bind>
</comp>

<comp id="1360" class="1004" name="trunc_ln19_fu_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="3" slack="0"/>
<pin id="1362" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln19/3 "/>
</bind>
</comp>

<comp id="1364" class="1004" name="tmp_14_fu_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="1" slack="0"/>
<pin id="1366" dir="0" index="1" bw="3" slack="0"/>
<pin id="1367" dir="0" index="2" bw="3" slack="0"/>
<pin id="1368" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/3 "/>
</bind>
</comp>

<comp id="1372" class="1004" name="zext_ln47_fu_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="1" slack="0"/>
<pin id="1374" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47/3 "/>
</bind>
</comp>

<comp id="1380" class="1004" name="sext_ln49_fu_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="16" slack="1"/>
<pin id="1382" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln49/3 "/>
</bind>
</comp>

<comp id="1383" class="1004" name="tmp_15_fu_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="31" slack="0"/>
<pin id="1385" dir="0" index="1" bw="16" slack="1"/>
<pin id="1386" dir="0" index="2" bw="1" slack="0"/>
<pin id="1387" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15/3 "/>
</bind>
</comp>

<comp id="1390" class="1004" name="sext_ln49_2_fu_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="31" slack="0"/>
<pin id="1392" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln49_2/3 "/>
</bind>
</comp>

<comp id="1394" class="1004" name="sub_ln49_fu_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="31" slack="0"/>
<pin id="1396" dir="0" index="1" bw="16" slack="0"/>
<pin id="1397" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln49/3 "/>
</bind>
</comp>

<comp id="1400" class="1004" name="add_ln49_fu_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="32" slack="0"/>
<pin id="1402" dir="0" index="1" bw="21" slack="0"/>
<pin id="1403" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49/3 "/>
</bind>
</comp>

<comp id="1406" class="1004" name="tmp_14_cast1_fu_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="8" slack="0"/>
<pin id="1408" dir="0" index="1" bw="32" slack="0"/>
<pin id="1409" dir="0" index="2" bw="6" slack="0"/>
<pin id="1410" dir="0" index="3" bw="6" slack="0"/>
<pin id="1411" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14_cast1/3 "/>
</bind>
</comp>

<comp id="1416" class="1004" name="tmp_16_fu_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="1" slack="0"/>
<pin id="1418" dir="0" index="1" bw="32" slack="0"/>
<pin id="1419" dir="0" index="2" bw="6" slack="0"/>
<pin id="1420" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_16/3 "/>
</bind>
</comp>

<comp id="1424" class="1004" name="trunc_ln49_fu_1424">
<pin_list>
<pin id="1425" dir="0" index="0" bw="32" slack="0"/>
<pin id="1426" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln49/3 "/>
</bind>
</comp>

<comp id="1428" class="1004" name="icmp_ln49_fu_1428">
<pin_list>
<pin id="1429" dir="0" index="0" bw="20" slack="0"/>
<pin id="1430" dir="0" index="1" bw="1" slack="0"/>
<pin id="1431" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49/3 "/>
</bind>
</comp>

<comp id="1434" class="1004" name="add_ln49_1_fu_1434">
<pin_list>
<pin id="1435" dir="0" index="0" bw="8" slack="0"/>
<pin id="1436" dir="0" index="1" bw="1" slack="0"/>
<pin id="1437" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_1/3 "/>
</bind>
</comp>

<comp id="1440" class="1004" name="select_ln49_fu_1440">
<pin_list>
<pin id="1441" dir="0" index="0" bw="1" slack="0"/>
<pin id="1442" dir="0" index="1" bw="8" slack="0"/>
<pin id="1443" dir="0" index="2" bw="8" slack="0"/>
<pin id="1444" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln49/3 "/>
</bind>
</comp>

<comp id="1448" class="1004" name="ui_fu_1448">
<pin_list>
<pin id="1449" dir="0" index="0" bw="1" slack="0"/>
<pin id="1450" dir="0" index="1" bw="8" slack="0"/>
<pin id="1451" dir="0" index="2" bw="8" slack="0"/>
<pin id="1452" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ui/3 "/>
</bind>
</comp>

<comp id="1456" class="1004" name="and_ln12_10_fu_1456">
<pin_list>
<pin id="1457" dir="0" index="0" bw="1" slack="1"/>
<pin id="1458" dir="0" index="1" bw="1" slack="1"/>
<pin id="1459" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln12_10/3 "/>
</bind>
</comp>

<comp id="1460" class="1004" name="xor_ln12_8_fu_1460">
<pin_list>
<pin id="1461" dir="0" index="0" bw="1" slack="0"/>
<pin id="1462" dir="0" index="1" bw="1" slack="0"/>
<pin id="1463" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln12_8/3 "/>
</bind>
</comp>

<comp id="1466" class="1004" name="empty_14_fu_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="1" slack="1"/>
<pin id="1468" dir="0" index="1" bw="1" slack="0"/>
<pin id="1469" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="empty_14/3 "/>
</bind>
</comp>

<comp id="1471" class="1004" name="and_ln12_13_fu_1471">
<pin_list>
<pin id="1472" dir="0" index="0" bw="1" slack="0"/>
<pin id="1473" dir="0" index="1" bw="1" slack="1"/>
<pin id="1474" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln12_13/3 "/>
</bind>
</comp>

<comp id="1476" class="1004" name="select_ln12_6_fu_1476">
<pin_list>
<pin id="1477" dir="0" index="0" bw="1" slack="1"/>
<pin id="1478" dir="0" index="1" bw="16" slack="0"/>
<pin id="1479" dir="0" index="2" bw="16" slack="0"/>
<pin id="1480" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln12_6/3 "/>
</bind>
</comp>

<comp id="1483" class="1004" name="or_ln12_5_fu_1483">
<pin_list>
<pin id="1484" dir="0" index="0" bw="1" slack="1"/>
<pin id="1485" dir="0" index="1" bw="1" slack="0"/>
<pin id="1486" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln12_5/3 "/>
</bind>
</comp>

<comp id="1488" class="1004" name="t_5_fu_1488">
<pin_list>
<pin id="1489" dir="0" index="0" bw="1" slack="0"/>
<pin id="1490" dir="0" index="1" bw="16" slack="0"/>
<pin id="1491" dir="0" index="2" bw="16" slack="1"/>
<pin id="1492" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="t_5/3 "/>
</bind>
</comp>

<comp id="1495" class="1004" name="tmp_27_fu_1495">
<pin_list>
<pin id="1496" dir="0" index="0" bw="1" slack="0"/>
<pin id="1497" dir="0" index="1" bw="16" slack="0"/>
<pin id="1498" dir="0" index="2" bw="5" slack="0"/>
<pin id="1499" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_27/3 "/>
</bind>
</comp>

<comp id="1503" class="1004" name="icmp_ln19_1_fu_1503">
<pin_list>
<pin id="1504" dir="0" index="0" bw="16" slack="0"/>
<pin id="1505" dir="0" index="1" bw="14" slack="0"/>
<pin id="1506" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19_1/3 "/>
</bind>
</comp>

<comp id="1509" class="1004" name="tmp_28_fu_1509">
<pin_list>
<pin id="1510" dir="0" index="0" bw="6" slack="0"/>
<pin id="1511" dir="0" index="1" bw="16" slack="0"/>
<pin id="1512" dir="0" index="2" bw="5" slack="0"/>
<pin id="1513" dir="0" index="3" bw="5" slack="0"/>
<pin id="1514" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_28/3 "/>
</bind>
</comp>

<comp id="1519" class="1004" name="trunc_ln24_1_fu_1519">
<pin_list>
<pin id="1520" dir="0" index="0" bw="16" slack="0"/>
<pin id="1521" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24_1/3 "/>
</bind>
</comp>

<comp id="1523" class="1004" name="icmp_ln24_1_fu_1523">
<pin_list>
<pin id="1524" dir="0" index="0" bw="10" slack="0"/>
<pin id="1525" dir="0" index="1" bw="1" slack="0"/>
<pin id="1526" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24_1/3 "/>
</bind>
</comp>

<comp id="1529" class="1004" name="add_ln24_1_fu_1529">
<pin_list>
<pin id="1530" dir="0" index="0" bw="6" slack="0"/>
<pin id="1531" dir="0" index="1" bw="1" slack="0"/>
<pin id="1532" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_1/3 "/>
</bind>
</comp>

<comp id="1535" class="1004" name="select_ln24_1_fu_1535">
<pin_list>
<pin id="1536" dir="0" index="0" bw="1" slack="0"/>
<pin id="1537" dir="0" index="1" bw="6" slack="0"/>
<pin id="1538" dir="0" index="2" bw="6" slack="0"/>
<pin id="1539" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_1/3 "/>
</bind>
</comp>

<comp id="1543" class="1004" name="ref_tmp_i_i_i_0_1_fu_1543">
<pin_list>
<pin id="1544" dir="0" index="0" bw="1" slack="0"/>
<pin id="1545" dir="0" index="1" bw="6" slack="0"/>
<pin id="1546" dir="0" index="2" bw="6" slack="0"/>
<pin id="1547" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ref_tmp_i_i_i_0_1/3 "/>
</bind>
</comp>

<comp id="1551" class="1004" name="trunc_ln25_2_fu_1551">
<pin_list>
<pin id="1552" dir="0" index="0" bw="6" slack="0"/>
<pin id="1553" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln25_2/3 "/>
</bind>
</comp>

<comp id="1555" class="1004" name="tmp_29_fu_1555">
<pin_list>
<pin id="1556" dir="0" index="0" bw="1" slack="0"/>
<pin id="1557" dir="0" index="1" bw="6" slack="0"/>
<pin id="1558" dir="0" index="2" bw="4" slack="0"/>
<pin id="1559" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_29/3 "/>
</bind>
</comp>

<comp id="1563" class="1004" name="shl_ln25_1_fu_1563">
<pin_list>
<pin id="1564" dir="0" index="0" bw="16" slack="0"/>
<pin id="1565" dir="0" index="1" bw="6" slack="0"/>
<pin id="1566" dir="0" index="2" bw="1" slack="0"/>
<pin id="1567" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln25_1/3 "/>
</bind>
</comp>

<comp id="1571" class="1004" name="select_ln25_2_fu_1571">
<pin_list>
<pin id="1572" dir="0" index="0" bw="1" slack="0"/>
<pin id="1573" dir="0" index="1" bw="16" slack="0"/>
<pin id="1574" dir="0" index="2" bw="16" slack="0"/>
<pin id="1575" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25_2/3 "/>
</bind>
</comp>

<comp id="1579" class="1004" name="zext_ln25_2_fu_1579">
<pin_list>
<pin id="1580" dir="0" index="0" bw="16" slack="0"/>
<pin id="1581" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_2/3 "/>
</bind>
</comp>

<comp id="1583" class="1004" name="zext_ln25_3_fu_1583">
<pin_list>
<pin id="1584" dir="0" index="0" bw="16" slack="0"/>
<pin id="1585" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_3/3 "/>
</bind>
</comp>

<comp id="1587" class="1004" name="sub_ln25_1_fu_1587">
<pin_list>
<pin id="1588" dir="0" index="0" bw="16" slack="0"/>
<pin id="1589" dir="0" index="1" bw="16" slack="0"/>
<pin id="1590" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln25_1/3 "/>
</bind>
</comp>

<comp id="1593" class="1004" name="tmp_30_fu_1593">
<pin_list>
<pin id="1594" dir="0" index="0" bw="1" slack="0"/>
<pin id="1595" dir="0" index="1" bw="17" slack="0"/>
<pin id="1596" dir="0" index="2" bw="6" slack="0"/>
<pin id="1597" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_30/3 "/>
</bind>
</comp>

<comp id="1601" class="1004" name="trunc_ln25_3_fu_1601">
<pin_list>
<pin id="1602" dir="0" index="0" bw="17" slack="0"/>
<pin id="1603" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln25_3/3 "/>
</bind>
</comp>

<comp id="1605" class="1004" name="tmp_31_fu_1605">
<pin_list>
<pin id="1606" dir="0" index="0" bw="1" slack="0"/>
<pin id="1607" dir="0" index="1" bw="17" slack="0"/>
<pin id="1608" dir="0" index="2" bw="5" slack="0"/>
<pin id="1609" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_31/3 "/>
</bind>
</comp>

<comp id="1613" class="1004" name="xor_ln25_2_fu_1613">
<pin_list>
<pin id="1614" dir="0" index="0" bw="1" slack="0"/>
<pin id="1615" dir="0" index="1" bw="1" slack="0"/>
<pin id="1616" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25_2/3 "/>
</bind>
</comp>

<comp id="1619" class="1004" name="and_ln25_1_fu_1619">
<pin_list>
<pin id="1620" dir="0" index="0" bw="1" slack="0"/>
<pin id="1621" dir="0" index="1" bw="1" slack="0"/>
<pin id="1622" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln25_1/3 "/>
</bind>
</comp>

<comp id="1625" class="1004" name="xor_ln25_3_fu_1625">
<pin_list>
<pin id="1626" dir="0" index="0" bw="1" slack="0"/>
<pin id="1627" dir="0" index="1" bw="1" slack="0"/>
<pin id="1628" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25_3/3 "/>
</bind>
</comp>

<comp id="1631" class="1004" name="select_ln25_3_fu_1631">
<pin_list>
<pin id="1632" dir="0" index="0" bw="1" slack="0"/>
<pin id="1633" dir="0" index="1" bw="16" slack="0"/>
<pin id="1634" dir="0" index="2" bw="16" slack="0"/>
<pin id="1635" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25_3/3 "/>
</bind>
</comp>

<comp id="1639" class="1004" name="xor_ln15_1_fu_1639">
<pin_list>
<pin id="1640" dir="0" index="0" bw="1" slack="0"/>
<pin id="1641" dir="0" index="1" bw="1" slack="0"/>
<pin id="1642" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln15_1/3 "/>
</bind>
</comp>

<comp id="1645" class="1004" name="and_ln19_1_fu_1645">
<pin_list>
<pin id="1646" dir="0" index="0" bw="1" slack="0"/>
<pin id="1647" dir="0" index="1" bw="1" slack="0"/>
<pin id="1648" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln19_1/3 "/>
</bind>
</comp>

<comp id="1651" class="1004" name="or_ln19_1_fu_1651">
<pin_list>
<pin id="1652" dir="0" index="0" bw="1" slack="0"/>
<pin id="1653" dir="0" index="1" bw="1" slack="0"/>
<pin id="1654" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln19_1/3 "/>
</bind>
</comp>

<comp id="1657" class="1004" name="xor_ln19_1_fu_1657">
<pin_list>
<pin id="1658" dir="0" index="0" bw="1" slack="0"/>
<pin id="1659" dir="0" index="1" bw="1" slack="0"/>
<pin id="1660" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln19_1/3 "/>
</bind>
</comp>

<comp id="1663" class="1004" name="and_ln25_3_fu_1663">
<pin_list>
<pin id="1664" dir="0" index="0" bw="1" slack="0"/>
<pin id="1665" dir="0" index="1" bw="1" slack="0"/>
<pin id="1666" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln25_3/3 "/>
</bind>
</comp>

<comp id="1669" class="1004" name="sel_tmp3_fu_1669">
<pin_list>
<pin id="1670" dir="0" index="0" bw="3" slack="0"/>
<pin id="1671" dir="0" index="1" bw="1" slack="0"/>
<pin id="1672" dir="0" index="2" bw="1" slack="0"/>
<pin id="1673" dir="0" index="3" bw="1" slack="0"/>
<pin id="1674" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sel_tmp3/3 "/>
</bind>
</comp>

<comp id="1679" class="1004" name="u_1_fu_1679">
<pin_list>
<pin id="1680" dir="0" index="0" bw="16" slack="0"/>
<pin id="1681" dir="0" index="1" bw="3" slack="0"/>
<pin id="1682" dir="0" index="2" bw="16" slack="0"/>
<pin id="1683" dir="0" index="3" bw="3" slack="0"/>
<pin id="1684" dir="0" index="4" bw="16" slack="0"/>
<pin id="1685" dir="0" index="5" bw="3" slack="0"/>
<pin id="1686" dir="0" index="6" bw="16" slack="0"/>
<pin id="1687" dir="0" index="7" bw="3" slack="0"/>
<pin id="1688" dir="0" index="8" bw="16" slack="0"/>
<pin id="1689" dir="0" index="9" bw="16" slack="0"/>
<pin id="1690" dir="0" index="10" bw="3" slack="0"/>
<pin id="1691" dir="1" index="11" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="u_1/3 "/>
</bind>
</comp>

<comp id="1703" class="1004" name="store_ln66_store_fu_1703">
<pin_list>
<pin id="1704" dir="0" index="0" bw="3" slack="0"/>
<pin id="1705" dir="0" index="1" bw="3" slack="0"/>
<pin id="1706" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/3 "/>
</bind>
</comp>

<comp id="1709" class="1004" name="store_ln67_store_fu_1709">
<pin_list>
<pin id="1710" dir="0" index="0" bw="8" slack="0"/>
<pin id="1711" dir="0" index="1" bw="8" slack="0"/>
<pin id="1712" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/3 "/>
</bind>
</comp>

<comp id="1715" class="1004" name="zext_ln70_fu_1715">
<pin_list>
<pin id="1716" dir="0" index="0" bw="8" slack="0"/>
<pin id="1717" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70/3 "/>
</bind>
</comp>

<comp id="1723" class="1004" name="sel_tmp1_fu_1723">
<pin_list>
<pin id="1724" dir="0" index="0" bw="2" slack="0"/>
<pin id="1725" dir="0" index="1" bw="1" slack="1"/>
<pin id="1726" dir="0" index="2" bw="1" slack="1"/>
<pin id="1727" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sel_tmp1/4 "/>
</bind>
</comp>

<comp id="1729" class="1004" name="k_1_fu_1729">
<pin_list>
<pin id="1730" dir="0" index="0" bw="3" slack="0"/>
<pin id="1731" dir="0" index="1" bw="2" slack="0"/>
<pin id="1732" dir="0" index="2" bw="3" slack="0"/>
<pin id="1733" dir="0" index="3" bw="2" slack="0"/>
<pin id="1734" dir="0" index="4" bw="3" slack="0"/>
<pin id="1735" dir="0" index="5" bw="2" slack="0"/>
<pin id="1736" dir="0" index="6" bw="3" slack="1"/>
<pin id="1737" dir="0" index="7" bw="3" slack="0"/>
<pin id="1738" dir="0" index="8" bw="2" slack="0"/>
<pin id="1739" dir="1" index="9" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="k_1/4 "/>
</bind>
</comp>

<comp id="1748" class="1004" name="trunc_ln19_1_fu_1748">
<pin_list>
<pin id="1749" dir="0" index="0" bw="3" slack="0"/>
<pin id="1750" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln19_1/4 "/>
</bind>
</comp>

<comp id="1752" class="1004" name="tmp_32_fu_1752">
<pin_list>
<pin id="1753" dir="0" index="0" bw="1" slack="0"/>
<pin id="1754" dir="0" index="1" bw="3" slack="0"/>
<pin id="1755" dir="0" index="2" bw="3" slack="0"/>
<pin id="1756" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_32/4 "/>
</bind>
</comp>

<comp id="1760" class="1004" name="zext_ln47_1_fu_1760">
<pin_list>
<pin id="1761" dir="0" index="0" bw="1" slack="0"/>
<pin id="1762" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47_1/4 "/>
</bind>
</comp>

<comp id="1768" class="1004" name="sext_ln49_1_fu_1768">
<pin_list>
<pin id="1769" dir="0" index="0" bw="16" slack="1"/>
<pin id="1770" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln49_1/4 "/>
</bind>
</comp>

<comp id="1771" class="1004" name="tmp_37_fu_1771">
<pin_list>
<pin id="1772" dir="0" index="0" bw="31" slack="0"/>
<pin id="1773" dir="0" index="1" bw="16" slack="1"/>
<pin id="1774" dir="0" index="2" bw="1" slack="0"/>
<pin id="1775" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_37/4 "/>
</bind>
</comp>

<comp id="1778" class="1004" name="sext_ln49_3_fu_1778">
<pin_list>
<pin id="1779" dir="0" index="0" bw="31" slack="0"/>
<pin id="1780" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln49_3/4 "/>
</bind>
</comp>

<comp id="1782" class="1004" name="sub_ln49_1_fu_1782">
<pin_list>
<pin id="1783" dir="0" index="0" bw="31" slack="0"/>
<pin id="1784" dir="0" index="1" bw="16" slack="0"/>
<pin id="1785" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln49_1/4 "/>
</bind>
</comp>

<comp id="1788" class="1004" name="add_ln49_2_fu_1788">
<pin_list>
<pin id="1789" dir="0" index="0" bw="32" slack="0"/>
<pin id="1790" dir="0" index="1" bw="21" slack="0"/>
<pin id="1791" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_2/4 "/>
</bind>
</comp>

<comp id="1794" class="1004" name="tmp_32_cast1_fu_1794">
<pin_list>
<pin id="1795" dir="0" index="0" bw="8" slack="0"/>
<pin id="1796" dir="0" index="1" bw="32" slack="0"/>
<pin id="1797" dir="0" index="2" bw="6" slack="0"/>
<pin id="1798" dir="0" index="3" bw="6" slack="0"/>
<pin id="1799" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_32_cast1/4 "/>
</bind>
</comp>

<comp id="1804" class="1004" name="tmp_38_fu_1804">
<pin_list>
<pin id="1805" dir="0" index="0" bw="1" slack="0"/>
<pin id="1806" dir="0" index="1" bw="32" slack="0"/>
<pin id="1807" dir="0" index="2" bw="6" slack="0"/>
<pin id="1808" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_38/4 "/>
</bind>
</comp>

<comp id="1812" class="1004" name="trunc_ln49_1_fu_1812">
<pin_list>
<pin id="1813" dir="0" index="0" bw="32" slack="0"/>
<pin id="1814" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln49_1/4 "/>
</bind>
</comp>

<comp id="1816" class="1004" name="icmp_ln49_1_fu_1816">
<pin_list>
<pin id="1817" dir="0" index="0" bw="20" slack="0"/>
<pin id="1818" dir="0" index="1" bw="1" slack="0"/>
<pin id="1819" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49_1/4 "/>
</bind>
</comp>

<comp id="1822" class="1004" name="add_ln49_3_fu_1822">
<pin_list>
<pin id="1823" dir="0" index="0" bw="8" slack="0"/>
<pin id="1824" dir="0" index="1" bw="1" slack="0"/>
<pin id="1825" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_3/4 "/>
</bind>
</comp>

<comp id="1828" class="1004" name="select_ln49_1_fu_1828">
<pin_list>
<pin id="1829" dir="0" index="0" bw="1" slack="0"/>
<pin id="1830" dir="0" index="1" bw="8" slack="0"/>
<pin id="1831" dir="0" index="2" bw="8" slack="0"/>
<pin id="1832" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln49_1/4 "/>
</bind>
</comp>

<comp id="1836" class="1004" name="ui_1_fu_1836">
<pin_list>
<pin id="1837" dir="0" index="0" bw="1" slack="0"/>
<pin id="1838" dir="0" index="1" bw="8" slack="0"/>
<pin id="1839" dir="0" index="2" bw="8" slack="0"/>
<pin id="1840" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ui_1/4 "/>
</bind>
</comp>

<comp id="1844" class="1004" name="zext_ln76_8_fu_1844">
<pin_list>
<pin id="1845" dir="0" index="0" bw="8" slack="0"/>
<pin id="1846" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76_8/4 "/>
</bind>
</comp>

<comp id="1848" class="1004" name="add_ln76_fu_1848">
<pin_list>
<pin id="1849" dir="0" index="0" bw="3" slack="1"/>
<pin id="1850" dir="0" index="1" bw="1" slack="0"/>
<pin id="1851" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76/4 "/>
</bind>
</comp>

<comp id="1853" class="1004" name="tmp_39_fu_1853">
<pin_list>
<pin id="1854" dir="0" index="0" bw="1" slack="0"/>
<pin id="1855" dir="0" index="1" bw="3" slack="0"/>
<pin id="1856" dir="0" index="2" bw="3" slack="0"/>
<pin id="1857" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_39/4 "/>
</bind>
</comp>

<comp id="1861" class="1004" name="zext_ln76_fu_1861">
<pin_list>
<pin id="1862" dir="0" index="0" bw="1" slack="0"/>
<pin id="1863" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76/4 "/>
</bind>
</comp>

<comp id="1869" class="1004" name="add_ln76_1_fu_1869">
<pin_list>
<pin id="1870" dir="0" index="0" bw="3" slack="1"/>
<pin id="1871" dir="0" index="1" bw="3" slack="0"/>
<pin id="1872" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76_1/4 "/>
</bind>
</comp>

<comp id="1874" class="1004" name="tmp_40_fu_1874">
<pin_list>
<pin id="1875" dir="0" index="0" bw="1" slack="0"/>
<pin id="1876" dir="0" index="1" bw="3" slack="0"/>
<pin id="1877" dir="0" index="2" bw="3" slack="0"/>
<pin id="1878" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_40/4 "/>
</bind>
</comp>

<comp id="1882" class="1004" name="zext_ln76_1_fu_1882">
<pin_list>
<pin id="1883" dir="0" index="0" bw="1" slack="0"/>
<pin id="1884" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76_1/4 "/>
</bind>
</comp>

<comp id="1890" class="1004" name="add_ln76_2_fu_1890">
<pin_list>
<pin id="1891" dir="0" index="0" bw="3" slack="1"/>
<pin id="1892" dir="0" index="1" bw="3" slack="0"/>
<pin id="1893" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76_2/4 "/>
</bind>
</comp>

<comp id="1895" class="1004" name="tmp_41_fu_1895">
<pin_list>
<pin id="1896" dir="0" index="0" bw="1" slack="0"/>
<pin id="1897" dir="0" index="1" bw="3" slack="0"/>
<pin id="1898" dir="0" index="2" bw="3" slack="0"/>
<pin id="1899" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_41/4 "/>
</bind>
</comp>

<comp id="1903" class="1004" name="tmp_33_fu_1903">
<pin_list>
<pin id="1904" dir="0" index="0" bw="16" slack="0"/>
<pin id="1905" dir="0" index="1" bw="2" slack="0"/>
<pin id="1906" dir="0" index="2" bw="16" slack="0"/>
<pin id="1907" dir="0" index="3" bw="2" slack="0"/>
<pin id="1908" dir="0" index="4" bw="16" slack="0"/>
<pin id="1909" dir="0" index="5" bw="2" slack="0"/>
<pin id="1910" dir="0" index="6" bw="16" slack="0"/>
<pin id="1911" dir="0" index="7" bw="2" slack="0"/>
<pin id="1912" dir="0" index="8" bw="16" slack="0"/>
<pin id="1913" dir="0" index="9" bw="16" slack="0"/>
<pin id="1914" dir="0" index="10" bw="2" slack="1"/>
<pin id="1915" dir="1" index="11" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_33/4 "/>
</bind>
</comp>

<comp id="1926" class="1004" name="sext_ln76_fu_1926">
<pin_list>
<pin id="1927" dir="0" index="0" bw="16" slack="0"/>
<pin id="1928" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln76/4 "/>
</bind>
</comp>

<comp id="1930" class="1004" name="store_ln66_store_fu_1930">
<pin_list>
<pin id="1931" dir="0" index="0" bw="3" slack="0"/>
<pin id="1932" dir="0" index="1" bw="3" slack="0"/>
<pin id="1933" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/4 "/>
</bind>
</comp>

<comp id="1936" class="1004" name="store_ln67_store_fu_1936">
<pin_list>
<pin id="1937" dir="0" index="0" bw="8" slack="0"/>
<pin id="1938" dir="0" index="1" bw="8" slack="0"/>
<pin id="1939" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/4 "/>
</bind>
</comp>

<comp id="1942" class="1004" name="zext_ln70_1_fu_1942">
<pin_list>
<pin id="1943" dir="0" index="0" bw="8" slack="0"/>
<pin id="1944" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70_1/4 "/>
</bind>
</comp>

<comp id="1950" class="1004" name="zext_ln76_10_fu_1950">
<pin_list>
<pin id="1951" dir="0" index="0" bw="10" slack="1"/>
<pin id="1952" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76_10/5 "/>
</bind>
</comp>

<comp id="1954" class="1004" name="zext_ln76_2_fu_1954">
<pin_list>
<pin id="1955" dir="0" index="0" bw="1" slack="1"/>
<pin id="1956" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76_2/5 "/>
</bind>
</comp>

<comp id="1961" class="1004" name="tmp_34_fu_1961">
<pin_list>
<pin id="1962" dir="0" index="0" bw="16" slack="0"/>
<pin id="1963" dir="0" index="1" bw="2" slack="0"/>
<pin id="1964" dir="0" index="2" bw="16" slack="0"/>
<pin id="1965" dir="0" index="3" bw="2" slack="0"/>
<pin id="1966" dir="0" index="4" bw="16" slack="0"/>
<pin id="1967" dir="0" index="5" bw="2" slack="0"/>
<pin id="1968" dir="0" index="6" bw="16" slack="0"/>
<pin id="1969" dir="0" index="7" bw="2" slack="0"/>
<pin id="1970" dir="0" index="8" bw="16" slack="0"/>
<pin id="1971" dir="0" index="9" bw="16" slack="0"/>
<pin id="1972" dir="0" index="10" bw="2" slack="2"/>
<pin id="1973" dir="1" index="11" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_34/5 "/>
</bind>
</comp>

<comp id="1984" class="1004" name="tmp_35_fu_1984">
<pin_list>
<pin id="1985" dir="0" index="0" bw="16" slack="0"/>
<pin id="1986" dir="0" index="1" bw="2" slack="0"/>
<pin id="1987" dir="0" index="2" bw="16" slack="0"/>
<pin id="1988" dir="0" index="3" bw="2" slack="0"/>
<pin id="1989" dir="0" index="4" bw="16" slack="0"/>
<pin id="1990" dir="0" index="5" bw="2" slack="0"/>
<pin id="1991" dir="0" index="6" bw="16" slack="0"/>
<pin id="1992" dir="0" index="7" bw="2" slack="0"/>
<pin id="1993" dir="0" index="8" bw="16" slack="0"/>
<pin id="1994" dir="0" index="9" bw="16" slack="0"/>
<pin id="1995" dir="0" index="10" bw="2" slack="2"/>
<pin id="1996" dir="1" index="11" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_35/5 "/>
</bind>
</comp>

<comp id="2007" class="1004" name="sext_ln76_4_fu_2007">
<pin_list>
<pin id="2008" dir="0" index="0" bw="16" slack="0"/>
<pin id="2009" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln76_4/5 "/>
</bind>
</comp>

<comp id="2011" class="1004" name="zext_ln76_12_fu_2011">
<pin_list>
<pin id="2012" dir="0" index="0" bw="8" slack="0"/>
<pin id="2013" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76_12/5 "/>
</bind>
</comp>

<comp id="2015" class="1004" name="add_ln76_7_fu_2015">
<pin_list>
<pin id="2016" dir="0" index="0" bw="3" slack="1"/>
<pin id="2017" dir="0" index="1" bw="1" slack="0"/>
<pin id="2018" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76_7/5 "/>
</bind>
</comp>

<comp id="2020" class="1004" name="tmp_51_fu_2020">
<pin_list>
<pin id="2021" dir="0" index="0" bw="1" slack="0"/>
<pin id="2022" dir="0" index="1" bw="3" slack="0"/>
<pin id="2023" dir="0" index="2" bw="3" slack="0"/>
<pin id="2024" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_51/5 "/>
</bind>
</comp>

<comp id="2028" class="1004" name="zext_ln76_4_fu_2028">
<pin_list>
<pin id="2029" dir="0" index="0" bw="1" slack="0"/>
<pin id="2030" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76_4/5 "/>
</bind>
</comp>

<comp id="2036" class="1004" name="add_ln76_8_fu_2036">
<pin_list>
<pin id="2037" dir="0" index="0" bw="3" slack="1"/>
<pin id="2038" dir="0" index="1" bw="3" slack="0"/>
<pin id="2039" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76_8/5 "/>
</bind>
</comp>

<comp id="2041" class="1004" name="tmp_52_fu_2041">
<pin_list>
<pin id="2042" dir="0" index="0" bw="1" slack="0"/>
<pin id="2043" dir="0" index="1" bw="3" slack="0"/>
<pin id="2044" dir="0" index="2" bw="3" slack="0"/>
<pin id="2045" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_52/5 "/>
</bind>
</comp>

<comp id="2049" class="1004" name="zext_ln76_5_fu_2049">
<pin_list>
<pin id="2050" dir="0" index="0" bw="1" slack="0"/>
<pin id="2051" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76_5/5 "/>
</bind>
</comp>

<comp id="2057" class="1004" name="add_ln76_9_fu_2057">
<pin_list>
<pin id="2058" dir="0" index="0" bw="3" slack="1"/>
<pin id="2059" dir="0" index="1" bw="3" slack="0"/>
<pin id="2060" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76_9/5 "/>
</bind>
</comp>

<comp id="2062" class="1004" name="tmp_53_fu_2062">
<pin_list>
<pin id="2063" dir="0" index="0" bw="1" slack="0"/>
<pin id="2064" dir="0" index="1" bw="3" slack="0"/>
<pin id="2065" dir="0" index="2" bw="3" slack="0"/>
<pin id="2066" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_53/5 "/>
</bind>
</comp>

<comp id="2070" class="1004" name="tmp_43_fu_2070">
<pin_list>
<pin id="2071" dir="0" index="0" bw="16" slack="0"/>
<pin id="2072" dir="0" index="1" bw="2" slack="0"/>
<pin id="2073" dir="0" index="2" bw="16" slack="0"/>
<pin id="2074" dir="0" index="3" bw="2" slack="0"/>
<pin id="2075" dir="0" index="4" bw="16" slack="0"/>
<pin id="2076" dir="0" index="5" bw="2" slack="0"/>
<pin id="2077" dir="0" index="6" bw="16" slack="0"/>
<pin id="2078" dir="0" index="7" bw="2" slack="0"/>
<pin id="2079" dir="0" index="8" bw="16" slack="0"/>
<pin id="2080" dir="0" index="9" bw="16" slack="0"/>
<pin id="2081" dir="0" index="10" bw="2" slack="1"/>
<pin id="2082" dir="1" index="11" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_43/5 "/>
</bind>
</comp>

<comp id="2093" class="1004" name="sext_ln76_8_fu_2093">
<pin_list>
<pin id="2094" dir="0" index="0" bw="16" slack="0"/>
<pin id="2095" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln76_8/5 "/>
</bind>
</comp>

<comp id="2097" class="1004" name="zext_ln76_9_fu_2097">
<pin_list>
<pin id="2098" dir="0" index="0" bw="10" slack="2"/>
<pin id="2099" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76_9/6 "/>
</bind>
</comp>

<comp id="2100" class="1004" name="sext_ln76_2_fu_2100">
<pin_list>
<pin id="2101" dir="0" index="0" bw="16" slack="1"/>
<pin id="2102" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln76_2/6 "/>
</bind>
</comp>

<comp id="2103" class="1004" name="mul_ln76_1_fu_2103">
<pin_list>
<pin id="2104" dir="0" index="0" bw="16" slack="0"/>
<pin id="2105" dir="0" index="1" bw="10" slack="0"/>
<pin id="2106" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln76_1/6 "/>
</bind>
</comp>

<comp id="2109" class="1004" name="tmp_36_fu_2109">
<pin_list>
<pin id="2110" dir="0" index="0" bw="16" slack="0"/>
<pin id="2111" dir="0" index="1" bw="2" slack="0"/>
<pin id="2112" dir="0" index="2" bw="16" slack="0"/>
<pin id="2113" dir="0" index="3" bw="2" slack="0"/>
<pin id="2114" dir="0" index="4" bw="16" slack="0"/>
<pin id="2115" dir="0" index="5" bw="2" slack="0"/>
<pin id="2116" dir="0" index="6" bw="16" slack="0"/>
<pin id="2117" dir="0" index="7" bw="2" slack="0"/>
<pin id="2118" dir="0" index="8" bw="16" slack="0"/>
<pin id="2119" dir="0" index="9" bw="16" slack="0"/>
<pin id="2120" dir="0" index="10" bw="2" slack="3"/>
<pin id="2121" dir="1" index="11" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_36/6 "/>
</bind>
</comp>

<comp id="2132" class="1004" name="sext_ln76_6_fu_2132">
<pin_list>
<pin id="2133" dir="0" index="0" bw="16" slack="0"/>
<pin id="2134" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln76_6/6 "/>
</bind>
</comp>

<comp id="2136" class="1004" name="zext_ln76_11_fu_2136">
<pin_list>
<pin id="2137" dir="0" index="0" bw="8" slack="2"/>
<pin id="2138" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76_11/6 "/>
</bind>
</comp>

<comp id="2139" class="1004" name="zext_ln76_14_fu_2139">
<pin_list>
<pin id="2140" dir="0" index="0" bw="10" slack="1"/>
<pin id="2141" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76_14/6 "/>
</bind>
</comp>

<comp id="2143" class="1004" name="zext_ln76_6_fu_2143">
<pin_list>
<pin id="2144" dir="0" index="0" bw="1" slack="1"/>
<pin id="2145" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76_6/6 "/>
</bind>
</comp>

<comp id="2150" class="1004" name="tmp_44_fu_2150">
<pin_list>
<pin id="2151" dir="0" index="0" bw="16" slack="0"/>
<pin id="2152" dir="0" index="1" bw="2" slack="0"/>
<pin id="2153" dir="0" index="2" bw="16" slack="0"/>
<pin id="2154" dir="0" index="3" bw="2" slack="0"/>
<pin id="2155" dir="0" index="4" bw="16" slack="0"/>
<pin id="2156" dir="0" index="5" bw="2" slack="0"/>
<pin id="2157" dir="0" index="6" bw="16" slack="0"/>
<pin id="2158" dir="0" index="7" bw="2" slack="0"/>
<pin id="2159" dir="0" index="8" bw="16" slack="0"/>
<pin id="2160" dir="0" index="9" bw="16" slack="0"/>
<pin id="2161" dir="0" index="10" bw="2" slack="2"/>
<pin id="2162" dir="1" index="11" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_44/6 "/>
</bind>
</comp>

<comp id="2173" class="1004" name="tmp_45_fu_2173">
<pin_list>
<pin id="2174" dir="0" index="0" bw="16" slack="0"/>
<pin id="2175" dir="0" index="1" bw="2" slack="0"/>
<pin id="2176" dir="0" index="2" bw="16" slack="0"/>
<pin id="2177" dir="0" index="3" bw="2" slack="0"/>
<pin id="2178" dir="0" index="4" bw="16" slack="0"/>
<pin id="2179" dir="0" index="5" bw="2" slack="0"/>
<pin id="2180" dir="0" index="6" bw="16" slack="0"/>
<pin id="2181" dir="0" index="7" bw="2" slack="0"/>
<pin id="2182" dir="0" index="8" bw="16" slack="0"/>
<pin id="2183" dir="0" index="9" bw="16" slack="0"/>
<pin id="2184" dir="0" index="10" bw="2" slack="2"/>
<pin id="2185" dir="1" index="11" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_45/6 "/>
</bind>
</comp>

<comp id="2196" class="1004" name="sext_ln76_12_fu_2196">
<pin_list>
<pin id="2197" dir="0" index="0" bw="16" slack="0"/>
<pin id="2198" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln76_12/6 "/>
</bind>
</comp>

<comp id="2200" class="1004" name="sext_ln76_3_fu_2200">
<pin_list>
<pin id="2201" dir="0" index="0" bw="26" slack="0"/>
<pin id="2202" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln76_3/7 "/>
</bind>
</comp>

<comp id="2203" class="1004" name="zext_ln76_13_fu_2203">
<pin_list>
<pin id="2204" dir="0" index="0" bw="10" slack="2"/>
<pin id="2205" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76_13/7 "/>
</bind>
</comp>

<comp id="2206" class="1004" name="sext_ln76_10_fu_2206">
<pin_list>
<pin id="2207" dir="0" index="0" bw="16" slack="1"/>
<pin id="2208" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln76_10/7 "/>
</bind>
</comp>

<comp id="2209" class="1004" name="mul_ln76_5_fu_2209">
<pin_list>
<pin id="2210" dir="0" index="0" bw="16" slack="0"/>
<pin id="2211" dir="0" index="1" bw="10" slack="0"/>
<pin id="2212" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln76_5/7 "/>
</bind>
</comp>

<comp id="2215" class="1004" name="tmp_46_fu_2215">
<pin_list>
<pin id="2216" dir="0" index="0" bw="16" slack="0"/>
<pin id="2217" dir="0" index="1" bw="2" slack="0"/>
<pin id="2218" dir="0" index="2" bw="16" slack="0"/>
<pin id="2219" dir="0" index="3" bw="2" slack="0"/>
<pin id="2220" dir="0" index="4" bw="16" slack="0"/>
<pin id="2221" dir="0" index="5" bw="2" slack="0"/>
<pin id="2222" dir="0" index="6" bw="16" slack="0"/>
<pin id="2223" dir="0" index="7" bw="2" slack="0"/>
<pin id="2224" dir="0" index="8" bw="16" slack="0"/>
<pin id="2225" dir="0" index="9" bw="16" slack="0"/>
<pin id="2226" dir="0" index="10" bw="2" slack="3"/>
<pin id="2227" dir="1" index="11" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_46/7 "/>
</bind>
</comp>

<comp id="2238" class="1004" name="sext_ln76_14_fu_2238">
<pin_list>
<pin id="2239" dir="0" index="0" bw="16" slack="0"/>
<pin id="2240" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln76_14/7 "/>
</bind>
</comp>

<comp id="2242" class="1004" name="zext_ln76_15_fu_2242">
<pin_list>
<pin id="2243" dir="0" index="0" bw="8" slack="2"/>
<pin id="2244" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76_15/7 "/>
</bind>
</comp>

<comp id="2245" class="1004" name="sext_ln76_11_fu_2245">
<pin_list>
<pin id="2246" dir="0" index="0" bw="26" slack="0"/>
<pin id="2247" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln76_11/8 "/>
</bind>
</comp>

<comp id="2248" class="1004" name="tmp_42_fu_2248">
<pin_list>
<pin id="2249" dir="0" index="0" bw="1" slack="0"/>
<pin id="2250" dir="0" index="1" bw="27" slack="0"/>
<pin id="2251" dir="0" index="2" bw="6" slack="0"/>
<pin id="2252" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_42/9 "/>
</bind>
</comp>

<comp id="2255" class="1004" name="trunc_ln2_fu_2255">
<pin_list>
<pin id="2256" dir="0" index="0" bw="16" slack="0"/>
<pin id="2257" dir="0" index="1" bw="27" slack="0"/>
<pin id="2258" dir="0" index="2" bw="5" slack="0"/>
<pin id="2259" dir="0" index="3" bw="6" slack="0"/>
<pin id="2260" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/9 "/>
</bind>
</comp>

<comp id="2264" class="1004" name="tmp_47_fu_2264">
<pin_list>
<pin id="2265" dir="0" index="0" bw="1" slack="0"/>
<pin id="2266" dir="0" index="1" bw="27" slack="0"/>
<pin id="2267" dir="0" index="2" bw="5" slack="0"/>
<pin id="2268" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_47/9 "/>
</bind>
</comp>

<comp id="2271" class="1004" name="trunc_ln76_fu_2271">
<pin_list>
<pin id="2272" dir="0" index="0" bw="27" slack="0"/>
<pin id="2273" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln76/9 "/>
</bind>
</comp>

<comp id="2274" class="1004" name="icmp_ln76_fu_2274">
<pin_list>
<pin id="2275" dir="0" index="0" bw="9" slack="0"/>
<pin id="2276" dir="0" index="1" bw="1" slack="0"/>
<pin id="2277" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76/9 "/>
</bind>
</comp>

<comp id="2280" class="1004" name="tmp_48_fu_2280">
<pin_list>
<pin id="2281" dir="0" index="0" bw="1" slack="0"/>
<pin id="2282" dir="0" index="1" bw="27" slack="0"/>
<pin id="2283" dir="0" index="2" bw="6" slack="0"/>
<pin id="2284" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_48/9 "/>
</bind>
</comp>

<comp id="2287" class="1004" name="tmp_49_fu_2287">
<pin_list>
<pin id="2288" dir="0" index="0" bw="1" slack="0"/>
<pin id="2289" dir="0" index="1" bw="27" slack="0"/>
<pin id="2290" dir="0" index="2" bw="5" slack="0"/>
<pin id="2291" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_49/9 "/>
</bind>
</comp>

<comp id="2294" class="1004" name="or_ln76_fu_2294">
<pin_list>
<pin id="2295" dir="0" index="0" bw="1" slack="0"/>
<pin id="2296" dir="0" index="1" bw="1" slack="0"/>
<pin id="2297" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln76/9 "/>
</bind>
</comp>

<comp id="2300" class="1004" name="and_ln76_fu_2300">
<pin_list>
<pin id="2301" dir="0" index="0" bw="1" slack="0"/>
<pin id="2302" dir="0" index="1" bw="1" slack="0"/>
<pin id="2303" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln76/9 "/>
</bind>
</comp>

<comp id="2306" class="1004" name="zext_ln76_3_fu_2306">
<pin_list>
<pin id="2307" dir="0" index="0" bw="1" slack="0"/>
<pin id="2308" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76_3/9 "/>
</bind>
</comp>

<comp id="2310" class="1004" name="add_ln76_6_fu_2310">
<pin_list>
<pin id="2311" dir="0" index="0" bw="16" slack="0"/>
<pin id="2312" dir="0" index="1" bw="1" slack="0"/>
<pin id="2313" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76_6/9 "/>
</bind>
</comp>

<comp id="2316" class="1004" name="tmp_50_fu_2316">
<pin_list>
<pin id="2317" dir="0" index="0" bw="1" slack="0"/>
<pin id="2318" dir="0" index="1" bw="16" slack="0"/>
<pin id="2319" dir="0" index="2" bw="5" slack="0"/>
<pin id="2320" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_50/9 "/>
</bind>
</comp>

<comp id="2324" class="1004" name="xor_ln76_fu_2324">
<pin_list>
<pin id="2325" dir="0" index="0" bw="1" slack="0"/>
<pin id="2326" dir="0" index="1" bw="1" slack="0"/>
<pin id="2327" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln76/9 "/>
</bind>
</comp>

<comp id="2330" class="1004" name="or_ln76_6_fu_2330">
<pin_list>
<pin id="2331" dir="0" index="0" bw="1" slack="0"/>
<pin id="2332" dir="0" index="1" bw="1" slack="0"/>
<pin id="2333" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln76_6/9 "/>
</bind>
</comp>

<comp id="2336" class="1004" name="xor_ln76_2_fu_2336">
<pin_list>
<pin id="2337" dir="0" index="0" bw="1" slack="0"/>
<pin id="2338" dir="0" index="1" bw="1" slack="0"/>
<pin id="2339" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln76_2/9 "/>
</bind>
</comp>

<comp id="2342" class="1004" name="xor_ln76_1_fu_2342">
<pin_list>
<pin id="2343" dir="0" index="0" bw="1" slack="0"/>
<pin id="2344" dir="0" index="1" bw="1" slack="0"/>
<pin id="2345" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln76_1/9 "/>
</bind>
</comp>

<comp id="2348" class="1004" name="xor_ln76_3_fu_2348">
<pin_list>
<pin id="2349" dir="0" index="0" bw="1" slack="0"/>
<pin id="2350" dir="0" index="1" bw="1" slack="0"/>
<pin id="2351" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln76_3/9 "/>
</bind>
</comp>

<comp id="2354" class="1004" name="or_ln76_1_fu_2354">
<pin_list>
<pin id="2355" dir="0" index="0" bw="1" slack="0"/>
<pin id="2356" dir="0" index="1" bw="1" slack="0"/>
<pin id="2357" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln76_1/9 "/>
</bind>
</comp>

<comp id="2360" class="1004" name="and_ln76_1_fu_2360">
<pin_list>
<pin id="2361" dir="0" index="0" bw="1" slack="0"/>
<pin id="2362" dir="0" index="1" bw="1" slack="0"/>
<pin id="2363" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln76_1/9 "/>
</bind>
</comp>

<comp id="2366" class="1004" name="or_ln76_8_fu_2366">
<pin_list>
<pin id="2367" dir="0" index="0" bw="1" slack="0"/>
<pin id="2368" dir="0" index="1" bw="1" slack="0"/>
<pin id="2369" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln76_8/9 "/>
</bind>
</comp>

<comp id="2372" class="1004" name="xor_ln76_4_fu_2372">
<pin_list>
<pin id="2373" dir="0" index="0" bw="1" slack="0"/>
<pin id="2374" dir="0" index="1" bw="1" slack="0"/>
<pin id="2375" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln76_4/9 "/>
</bind>
</comp>

<comp id="2378" class="1004" name="and_ln76_2_fu_2378">
<pin_list>
<pin id="2379" dir="0" index="0" bw="1" slack="0"/>
<pin id="2380" dir="0" index="1" bw="1" slack="0"/>
<pin id="2381" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln76_2/9 "/>
</bind>
</comp>

<comp id="2384" class="1004" name="select_ln76_fu_2384">
<pin_list>
<pin id="2385" dir="0" index="0" bw="1" slack="0"/>
<pin id="2386" dir="0" index="1" bw="16" slack="0"/>
<pin id="2387" dir="0" index="2" bw="16" slack="0"/>
<pin id="2388" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76/9 "/>
</bind>
</comp>

<comp id="2392" class="1004" name="or_ln76_2_fu_2392">
<pin_list>
<pin id="2393" dir="0" index="0" bw="1" slack="0"/>
<pin id="2394" dir="0" index="1" bw="1" slack="0"/>
<pin id="2395" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln76_2/9 "/>
</bind>
</comp>

<comp id="2398" class="1004" name="o_sum_fu_2398">
<pin_list>
<pin id="2399" dir="0" index="0" bw="1" slack="0"/>
<pin id="2400" dir="0" index="1" bw="16" slack="0"/>
<pin id="2401" dir="0" index="2" bw="16" slack="0"/>
<pin id="2402" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="o_sum/9 "/>
</bind>
</comp>

<comp id="2406" class="1004" name="tmp_54_fu_2406">
<pin_list>
<pin id="2407" dir="0" index="0" bw="1" slack="0"/>
<pin id="2408" dir="0" index="1" bw="27" slack="0"/>
<pin id="2409" dir="0" index="2" bw="6" slack="0"/>
<pin id="2410" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_54/10 "/>
</bind>
</comp>

<comp id="2413" class="1004" name="trunc_ln76_1_fu_2413">
<pin_list>
<pin id="2414" dir="0" index="0" bw="16" slack="0"/>
<pin id="2415" dir="0" index="1" bw="27" slack="0"/>
<pin id="2416" dir="0" index="2" bw="5" slack="0"/>
<pin id="2417" dir="0" index="3" bw="6" slack="0"/>
<pin id="2418" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln76_1/10 "/>
</bind>
</comp>

<comp id="2422" class="1004" name="tmp_55_fu_2422">
<pin_list>
<pin id="2423" dir="0" index="0" bw="1" slack="0"/>
<pin id="2424" dir="0" index="1" bw="27" slack="0"/>
<pin id="2425" dir="0" index="2" bw="5" slack="0"/>
<pin id="2426" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_55/10 "/>
</bind>
</comp>

<comp id="2429" class="1004" name="trunc_ln76_2_fu_2429">
<pin_list>
<pin id="2430" dir="0" index="0" bw="27" slack="0"/>
<pin id="2431" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln76_2/10 "/>
</bind>
</comp>

<comp id="2432" class="1004" name="icmp_ln76_1_fu_2432">
<pin_list>
<pin id="2433" dir="0" index="0" bw="9" slack="0"/>
<pin id="2434" dir="0" index="1" bw="1" slack="0"/>
<pin id="2435" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76_1/10 "/>
</bind>
</comp>

<comp id="2438" class="1004" name="tmp_56_fu_2438">
<pin_list>
<pin id="2439" dir="0" index="0" bw="1" slack="0"/>
<pin id="2440" dir="0" index="1" bw="27" slack="0"/>
<pin id="2441" dir="0" index="2" bw="6" slack="0"/>
<pin id="2442" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_56/10 "/>
</bind>
</comp>

<comp id="2445" class="1004" name="tmp_57_fu_2445">
<pin_list>
<pin id="2446" dir="0" index="0" bw="1" slack="0"/>
<pin id="2447" dir="0" index="1" bw="27" slack="0"/>
<pin id="2448" dir="0" index="2" bw="5" slack="0"/>
<pin id="2449" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_57/10 "/>
</bind>
</comp>

<comp id="2452" class="1004" name="or_ln76_3_fu_2452">
<pin_list>
<pin id="2453" dir="0" index="0" bw="1" slack="0"/>
<pin id="2454" dir="0" index="1" bw="1" slack="0"/>
<pin id="2455" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln76_3/10 "/>
</bind>
</comp>

<comp id="2458" class="1004" name="and_ln76_3_fu_2458">
<pin_list>
<pin id="2459" dir="0" index="0" bw="1" slack="0"/>
<pin id="2460" dir="0" index="1" bw="1" slack="0"/>
<pin id="2461" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln76_3/10 "/>
</bind>
</comp>

<comp id="2464" class="1004" name="zext_ln76_7_fu_2464">
<pin_list>
<pin id="2465" dir="0" index="0" bw="1" slack="0"/>
<pin id="2466" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76_7/10 "/>
</bind>
</comp>

<comp id="2468" class="1004" name="add_ln76_13_fu_2468">
<pin_list>
<pin id="2469" dir="0" index="0" bw="16" slack="0"/>
<pin id="2470" dir="0" index="1" bw="1" slack="0"/>
<pin id="2471" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76_13/10 "/>
</bind>
</comp>

<comp id="2474" class="1004" name="tmp_58_fu_2474">
<pin_list>
<pin id="2475" dir="0" index="0" bw="1" slack="0"/>
<pin id="2476" dir="0" index="1" bw="16" slack="0"/>
<pin id="2477" dir="0" index="2" bw="5" slack="0"/>
<pin id="2478" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_58/10 "/>
</bind>
</comp>

<comp id="2482" class="1004" name="xor_ln76_5_fu_2482">
<pin_list>
<pin id="2483" dir="0" index="0" bw="1" slack="0"/>
<pin id="2484" dir="0" index="1" bw="1" slack="0"/>
<pin id="2485" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln76_5/10 "/>
</bind>
</comp>

<comp id="2488" class="1004" name="or_ln76_7_fu_2488">
<pin_list>
<pin id="2489" dir="0" index="0" bw="1" slack="0"/>
<pin id="2490" dir="0" index="1" bw="1" slack="0"/>
<pin id="2491" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln76_7/10 "/>
</bind>
</comp>

<comp id="2494" class="1004" name="xor_ln76_6_fu_2494">
<pin_list>
<pin id="2495" dir="0" index="0" bw="1" slack="0"/>
<pin id="2496" dir="0" index="1" bw="1" slack="0"/>
<pin id="2497" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln76_6/10 "/>
</bind>
</comp>

<comp id="2500" class="1004" name="xor_ln76_7_fu_2500">
<pin_list>
<pin id="2501" dir="0" index="0" bw="1" slack="0"/>
<pin id="2502" dir="0" index="1" bw="1" slack="0"/>
<pin id="2503" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln76_7/10 "/>
</bind>
</comp>

<comp id="2506" class="1004" name="xor_ln76_8_fu_2506">
<pin_list>
<pin id="2507" dir="0" index="0" bw="1" slack="0"/>
<pin id="2508" dir="0" index="1" bw="1" slack="0"/>
<pin id="2509" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln76_8/10 "/>
</bind>
</comp>

<comp id="2512" class="1004" name="or_ln76_4_fu_2512">
<pin_list>
<pin id="2513" dir="0" index="0" bw="1" slack="0"/>
<pin id="2514" dir="0" index="1" bw="1" slack="0"/>
<pin id="2515" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln76_4/10 "/>
</bind>
</comp>

<comp id="2518" class="1004" name="and_ln76_4_fu_2518">
<pin_list>
<pin id="2519" dir="0" index="0" bw="1" slack="0"/>
<pin id="2520" dir="0" index="1" bw="1" slack="0"/>
<pin id="2521" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln76_4/10 "/>
</bind>
</comp>

<comp id="2524" class="1004" name="or_ln76_9_fu_2524">
<pin_list>
<pin id="2525" dir="0" index="0" bw="1" slack="0"/>
<pin id="2526" dir="0" index="1" bw="1" slack="0"/>
<pin id="2527" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln76_9/10 "/>
</bind>
</comp>

<comp id="2530" class="1004" name="xor_ln76_9_fu_2530">
<pin_list>
<pin id="2531" dir="0" index="0" bw="1" slack="0"/>
<pin id="2532" dir="0" index="1" bw="1" slack="0"/>
<pin id="2533" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln76_9/10 "/>
</bind>
</comp>

<comp id="2536" class="1004" name="and_ln76_5_fu_2536">
<pin_list>
<pin id="2537" dir="0" index="0" bw="1" slack="0"/>
<pin id="2538" dir="0" index="1" bw="1" slack="0"/>
<pin id="2539" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln76_5/10 "/>
</bind>
</comp>

<comp id="2542" class="1004" name="select_ln76_2_fu_2542">
<pin_list>
<pin id="2543" dir="0" index="0" bw="1" slack="0"/>
<pin id="2544" dir="0" index="1" bw="16" slack="0"/>
<pin id="2545" dir="0" index="2" bw="16" slack="0"/>
<pin id="2546" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76_2/10 "/>
</bind>
</comp>

<comp id="2550" class="1004" name="or_ln76_5_fu_2550">
<pin_list>
<pin id="2551" dir="0" index="0" bw="1" slack="0"/>
<pin id="2552" dir="0" index="1" bw="1" slack="0"/>
<pin id="2553" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln76_5/10 "/>
</bind>
</comp>

<comp id="2556" class="1004" name="select_ln76_3_fu_2556">
<pin_list>
<pin id="2557" dir="0" index="0" bw="1" slack="0"/>
<pin id="2558" dir="0" index="1" bw="16" slack="0"/>
<pin id="2559" dir="0" index="2" bw="16" slack="0"/>
<pin id="2560" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76_3/10 "/>
</bind>
</comp>

<comp id="2564" class="1004" name="sext_ln82_fu_2564">
<pin_list>
<pin id="2565" dir="0" index="0" bw="16" slack="1"/>
<pin id="2566" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln82/10 "/>
</bind>
</comp>

<comp id="2567" class="1004" name="sext_ln82_1_fu_2567">
<pin_list>
<pin id="2568" dir="0" index="0" bw="16" slack="0"/>
<pin id="2569" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln82_1/10 "/>
</bind>
</comp>

<comp id="2571" class="1004" name="o_sum_1_fu_2571">
<pin_list>
<pin id="2572" dir="0" index="0" bw="16" slack="1"/>
<pin id="2573" dir="0" index="1" bw="16" slack="0"/>
<pin id="2574" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o_sum_1/10 "/>
</bind>
</comp>

<comp id="2576" class="1004" name="add_ln82_1_fu_2576">
<pin_list>
<pin id="2577" dir="0" index="0" bw="16" slack="0"/>
<pin id="2578" dir="0" index="1" bw="16" slack="0"/>
<pin id="2579" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln82_1/10 "/>
</bind>
</comp>

<comp id="2582" class="1004" name="tmp_59_fu_2582">
<pin_list>
<pin id="2583" dir="0" index="0" bw="1" slack="0"/>
<pin id="2584" dir="0" index="1" bw="17" slack="0"/>
<pin id="2585" dir="0" index="2" bw="6" slack="0"/>
<pin id="2586" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_59/10 "/>
</bind>
</comp>

<comp id="2590" class="1004" name="tmp_60_fu_2590">
<pin_list>
<pin id="2591" dir="0" index="0" bw="1" slack="0"/>
<pin id="2592" dir="0" index="1" bw="16" slack="0"/>
<pin id="2593" dir="0" index="2" bw="5" slack="0"/>
<pin id="2594" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_60/10 "/>
</bind>
</comp>

<comp id="2598" class="1004" name="xor_ln82_fu_2598">
<pin_list>
<pin id="2599" dir="0" index="0" bw="1" slack="1"/>
<pin id="2600" dir="0" index="1" bw="1" slack="0"/>
<pin id="2601" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln82/11 "/>
</bind>
</comp>

<comp id="2603" class="1004" name="and_ln82_fu_2603">
<pin_list>
<pin id="2604" dir="0" index="0" bw="1" slack="1"/>
<pin id="2605" dir="0" index="1" bw="1" slack="0"/>
<pin id="2606" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln82/11 "/>
</bind>
</comp>

<comp id="2608" class="1004" name="xor_ln82_1_fu_2608">
<pin_list>
<pin id="2609" dir="0" index="0" bw="1" slack="1"/>
<pin id="2610" dir="0" index="1" bw="1" slack="1"/>
<pin id="2611" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln82_1/11 "/>
</bind>
</comp>

<comp id="2612" class="1004" name="select_ln82_fu_2612">
<pin_list>
<pin id="2613" dir="0" index="0" bw="1" slack="0"/>
<pin id="2614" dir="0" index="1" bw="16" slack="0"/>
<pin id="2615" dir="0" index="2" bw="16" slack="0"/>
<pin id="2616" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln82/11 "/>
</bind>
</comp>

<comp id="2620" class="1004" name="o_sum_2_fu_2620">
<pin_list>
<pin id="2621" dir="0" index="0" bw="1" slack="0"/>
<pin id="2622" dir="0" index="1" bw="16" slack="0"/>
<pin id="2623" dir="0" index="2" bw="16" slack="1"/>
<pin id="2624" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="o_sum_2/11 "/>
</bind>
</comp>

<comp id="2627" class="1007" name="grp_fu_2627">
<pin_list>
<pin id="2628" dir="0" index="0" bw="16" slack="0"/>
<pin id="2629" dir="0" index="1" bw="8" slack="0"/>
<pin id="2630" dir="0" index="2" bw="26" slack="0"/>
<pin id="2631" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln76/4 sext_ln76_1/6 add_ln76_3/6 "/>
</bind>
</comp>

<comp id="2636" class="1007" name="grp_fu_2636">
<pin_list>
<pin id="2637" dir="0" index="0" bw="16" slack="0"/>
<pin id="2638" dir="0" index="1" bw="10" slack="0"/>
<pin id="2639" dir="0" index="2" bw="26" slack="0"/>
<pin id="2640" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln76_2/5 sext_ln76_5/7 add_ln76_4/7 "/>
</bind>
</comp>

<comp id="2644" class="1007" name="grp_fu_2644">
<pin_list>
<pin id="2645" dir="0" index="0" bw="16" slack="0"/>
<pin id="2646" dir="0" index="1" bw="8" slack="0"/>
<pin id="2647" dir="0" index="2" bw="26" slack="0"/>
<pin id="2648" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln76_4/5 sext_ln76_9/7 add_ln76_10/7 "/>
</bind>
</comp>

<comp id="2653" class="1007" name="grp_fu_2653">
<pin_list>
<pin id="2654" dir="0" index="0" bw="16" slack="0"/>
<pin id="2655" dir="0" index="1" bw="8" slack="0"/>
<pin id="2656" dir="0" index="2" bw="27" slack="0"/>
<pin id="2657" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln76_3/6 sext_ln76_7/8 add_ln76_5/8 "/>
</bind>
</comp>

<comp id="2667" class="1007" name="grp_fu_2667">
<pin_list>
<pin id="2668" dir="0" index="0" bw="16" slack="0"/>
<pin id="2669" dir="0" index="1" bw="10" slack="0"/>
<pin id="2670" dir="0" index="2" bw="26" slack="0"/>
<pin id="2671" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln76_6/6 sext_ln76_13/8 add_ln76_11/8 "/>
</bind>
</comp>

<comp id="2675" class="1007" name="grp_fu_2675">
<pin_list>
<pin id="2676" dir="0" index="0" bw="16" slack="0"/>
<pin id="2677" dir="0" index="1" bw="8" slack="0"/>
<pin id="2678" dir="0" index="2" bw="27" slack="0"/>
<pin id="2679" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln76_7/7 sext_ln76_15/9 add_ln76_12/9 "/>
</bind>
</comp>

<comp id="2689" class="1005" name="tmp_2_reg_2689">
<pin_list>
<pin id="2690" dir="0" index="0" bw="1" slack="1"/>
<pin id="2691" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="2694" class="1005" name="t_1_reg_2694">
<pin_list>
<pin id="2695" dir="0" index="0" bw="16" slack="1"/>
<pin id="2696" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="t_1 "/>
</bind>
</comp>

<comp id="2699" class="1005" name="and_ln12_1_reg_2699">
<pin_list>
<pin id="2700" dir="0" index="0" bw="1" slack="1"/>
<pin id="2701" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln12_1 "/>
</bind>
</comp>

<comp id="2704" class="1005" name="icmp_ln12_2_reg_2704">
<pin_list>
<pin id="2705" dir="0" index="0" bw="1" slack="1"/>
<pin id="2706" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln12_2 "/>
</bind>
</comp>

<comp id="2709" class="1005" name="and_ln12_4_reg_2709">
<pin_list>
<pin id="2710" dir="0" index="0" bw="1" slack="1"/>
<pin id="2711" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln12_4 "/>
</bind>
</comp>

<comp id="2715" class="1005" name="xor_ln12_5_reg_2715">
<pin_list>
<pin id="2716" dir="0" index="0" bw="1" slack="1"/>
<pin id="2717" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln12_5 "/>
</bind>
</comp>

<comp id="2720" class="1005" name="tmp_10_reg_2720">
<pin_list>
<pin id="2721" dir="0" index="0" bw="1" slack="1"/>
<pin id="2722" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="2725" class="1005" name="trunc_ln25_reg_2725">
<pin_list>
<pin id="2726" dir="0" index="0" bw="3" slack="1"/>
<pin id="2727" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln25 "/>
</bind>
</comp>

<comp id="2730" class="1005" name="and_ln19_reg_2730">
<pin_list>
<pin id="2731" dir="0" index="0" bw="1" slack="1"/>
<pin id="2732" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln19 "/>
</bind>
</comp>

<comp id="2735" class="1005" name="u_reg_2735">
<pin_list>
<pin id="2736" dir="0" index="0" bw="16" slack="1"/>
<pin id="2737" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="u "/>
</bind>
</comp>

<comp id="2741" class="1005" name="tmp_19_reg_2741">
<pin_list>
<pin id="2742" dir="0" index="0" bw="1" slack="1"/>
<pin id="2743" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="2746" class="1005" name="t_4_reg_2746">
<pin_list>
<pin id="2747" dir="0" index="0" bw="16" slack="1"/>
<pin id="2748" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="t_4 "/>
</bind>
</comp>

<comp id="2751" class="1005" name="and_ln12_8_reg_2751">
<pin_list>
<pin id="2752" dir="0" index="0" bw="1" slack="1"/>
<pin id="2753" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln12_8 "/>
</bind>
</comp>

<comp id="2756" class="1005" name="icmp_ln12_6_reg_2756">
<pin_list>
<pin id="2757" dir="0" index="0" bw="1" slack="1"/>
<pin id="2758" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln12_6 "/>
</bind>
</comp>

<comp id="2761" class="1005" name="and_ln12_11_reg_2761">
<pin_list>
<pin id="2762" dir="0" index="0" bw="1" slack="1"/>
<pin id="2763" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln12_11 "/>
</bind>
</comp>

<comp id="2767" class="1005" name="xor_ln12_11_reg_2767">
<pin_list>
<pin id="2768" dir="0" index="0" bw="1" slack="1"/>
<pin id="2769" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln12_11 "/>
</bind>
</comp>

<comp id="2772" class="1005" name="k_reg_2772">
<pin_list>
<pin id="2773" dir="0" index="0" bw="3" slack="1"/>
<pin id="2774" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="2779" class="1005" name="trunc_ln19_reg_2779">
<pin_list>
<pin id="2780" dir="0" index="0" bw="2" slack="1"/>
<pin id="2781" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln19 "/>
</bind>
</comp>

<comp id="2787" class="1005" name="tmp_27_reg_2787">
<pin_list>
<pin id="2788" dir="0" index="0" bw="1" slack="1"/>
<pin id="2789" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="2792" class="1005" name="trunc_ln25_2_reg_2792">
<pin_list>
<pin id="2793" dir="0" index="0" bw="3" slack="1"/>
<pin id="2794" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln25_2 "/>
</bind>
</comp>

<comp id="2797" class="1005" name="and_ln19_1_reg_2797">
<pin_list>
<pin id="2798" dir="0" index="0" bw="1" slack="1"/>
<pin id="2799" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln19_1 "/>
</bind>
</comp>

<comp id="2802" class="1005" name="u_1_reg_2802">
<pin_list>
<pin id="2803" dir="0" index="0" bw="16" slack="1"/>
<pin id="2804" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="u_1 "/>
</bind>
</comp>

<comp id="2808" class="1005" name="LUT_B0_addr_reg_2808">
<pin_list>
<pin id="2809" dir="0" index="0" bw="8" slack="1"/>
<pin id="2810" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="LUT_B0_addr "/>
</bind>
</comp>

<comp id="2813" class="1005" name="LUT_B1_addr_reg_2813">
<pin_list>
<pin id="2814" dir="0" index="0" bw="8" slack="1"/>
<pin id="2815" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="LUT_B1_addr "/>
</bind>
</comp>

<comp id="2818" class="1005" name="LUT_B2_addr_reg_2818">
<pin_list>
<pin id="2819" dir="0" index="0" bw="8" slack="1"/>
<pin id="2820" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="LUT_B2_addr "/>
</bind>
</comp>

<comp id="2823" class="1005" name="LUT_B3_addr_reg_2823">
<pin_list>
<pin id="2824" dir="0" index="0" bw="8" slack="1"/>
<pin id="2825" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="LUT_B3_addr "/>
</bind>
</comp>

<comp id="2828" class="1005" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_reg_2828">
<pin_list>
<pin id="2829" dir="0" index="0" bw="1" slack="1"/>
<pin id="2830" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add "/>
</bind>
</comp>

<comp id="2833" class="1005" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_reg_2833">
<pin_list>
<pin id="2834" dir="0" index="0" bw="1" slack="1"/>
<pin id="2835" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add "/>
</bind>
</comp>

<comp id="2838" class="1005" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_reg_2838">
<pin_list>
<pin id="2839" dir="0" index="0" bw="1" slack="1"/>
<pin id="2840" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add "/>
</bind>
</comp>

<comp id="2843" class="1005" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_reg_2843">
<pin_list>
<pin id="2844" dir="0" index="0" bw="1" slack="1"/>
<pin id="2845" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add "/>
</bind>
</comp>

<comp id="2848" class="1005" name="k_1_reg_2848">
<pin_list>
<pin id="2849" dir="0" index="0" bw="3" slack="1"/>
<pin id="2850" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="2855" class="1005" name="trunc_ln19_1_reg_2855">
<pin_list>
<pin id="2856" dir="0" index="0" bw="2" slack="1"/>
<pin id="2857" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln19_1 "/>
</bind>
</comp>

<comp id="2863" class="1005" name="b1_reg_2863">
<pin_list>
<pin id="2864" dir="0" index="0" bw="10" slack="2"/>
<pin id="2865" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="b1 "/>
</bind>
</comp>

<comp id="2868" class="1005" name="b3_reg_2868">
<pin_list>
<pin id="2869" dir="0" index="0" bw="8" slack="2"/>
<pin id="2870" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="b3 "/>
</bind>
</comp>

<comp id="2873" class="1005" name="zext_ln76_8_reg_2873">
<pin_list>
<pin id="2874" dir="0" index="0" bw="24" slack="1"/>
<pin id="2875" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln76_8 "/>
</bind>
</comp>

<comp id="2878" class="1005" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_1_reg_2878">
<pin_list>
<pin id="2879" dir="0" index="0" bw="1" slack="1"/>
<pin id="2880" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_1 "/>
</bind>
</comp>

<comp id="2883" class="1005" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_1_reg_2883">
<pin_list>
<pin id="2884" dir="0" index="0" bw="1" slack="1"/>
<pin id="2885" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_1 "/>
</bind>
</comp>

<comp id="2888" class="1005" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_1_reg_2888">
<pin_list>
<pin id="2889" dir="0" index="0" bw="1" slack="1"/>
<pin id="2890" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_1 "/>
</bind>
</comp>

<comp id="2893" class="1005" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_1_reg_2893">
<pin_list>
<pin id="2894" dir="0" index="0" bw="1" slack="1"/>
<pin id="2895" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_1 "/>
</bind>
</comp>

<comp id="2898" class="1005" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_2_reg_2898">
<pin_list>
<pin id="2899" dir="0" index="0" bw="1" slack="1"/>
<pin id="2900" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_2 "/>
</bind>
</comp>

<comp id="2903" class="1005" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_2_reg_2903">
<pin_list>
<pin id="2904" dir="0" index="0" bw="1" slack="1"/>
<pin id="2905" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_2 "/>
</bind>
</comp>

<comp id="2908" class="1005" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_2_reg_2908">
<pin_list>
<pin id="2909" dir="0" index="0" bw="1" slack="1"/>
<pin id="2910" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_2 "/>
</bind>
</comp>

<comp id="2913" class="1005" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_2_reg_2913">
<pin_list>
<pin id="2914" dir="0" index="0" bw="1" slack="1"/>
<pin id="2915" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_2 "/>
</bind>
</comp>

<comp id="2918" class="1005" name="tmp_41_reg_2918">
<pin_list>
<pin id="2919" dir="0" index="0" bw="1" slack="1"/>
<pin id="2920" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_41 "/>
</bind>
</comp>

<comp id="2923" class="1005" name="sext_ln76_reg_2923">
<pin_list>
<pin id="2924" dir="0" index="0" bw="24" slack="1"/>
<pin id="2925" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln76 "/>
</bind>
</comp>

<comp id="2928" class="1005" name="LUT_B0_addr_1_reg_2928">
<pin_list>
<pin id="2929" dir="0" index="0" bw="8" slack="1"/>
<pin id="2930" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="LUT_B0_addr_1 "/>
</bind>
</comp>

<comp id="2933" class="1005" name="LUT_B1_addr_1_reg_2933">
<pin_list>
<pin id="2934" dir="0" index="0" bw="8" slack="1"/>
<pin id="2935" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="LUT_B1_addr_1 "/>
</bind>
</comp>

<comp id="2938" class="1005" name="LUT_B2_addr_1_reg_2938">
<pin_list>
<pin id="2939" dir="0" index="0" bw="8" slack="1"/>
<pin id="2940" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="LUT_B2_addr_1 "/>
</bind>
</comp>

<comp id="2943" class="1005" name="LUT_B3_addr_1_reg_2943">
<pin_list>
<pin id="2944" dir="0" index="0" bw="8" slack="1"/>
<pin id="2945" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="LUT_B3_addr_1 "/>
</bind>
</comp>

<comp id="2948" class="1005" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_reg_2948">
<pin_list>
<pin id="2949" dir="0" index="0" bw="1" slack="1"/>
<pin id="2950" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add "/>
</bind>
</comp>

<comp id="2953" class="1005" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_reg_2953">
<pin_list>
<pin id="2954" dir="0" index="0" bw="1" slack="1"/>
<pin id="2955" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add "/>
</bind>
</comp>

<comp id="2958" class="1005" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_reg_2958">
<pin_list>
<pin id="2959" dir="0" index="0" bw="1" slack="1"/>
<pin id="2960" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add "/>
</bind>
</comp>

<comp id="2963" class="1005" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_reg_2963">
<pin_list>
<pin id="2964" dir="0" index="0" bw="1" slack="1"/>
<pin id="2965" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add "/>
</bind>
</comp>

<comp id="2968" class="1005" name="zext_ln76_10_reg_2968">
<pin_list>
<pin id="2969" dir="0" index="0" bw="26" slack="1"/>
<pin id="2970" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln76_10 "/>
</bind>
</comp>

<comp id="2973" class="1005" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_3_reg_2973">
<pin_list>
<pin id="2974" dir="0" index="0" bw="1" slack="1"/>
<pin id="2975" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_3 "/>
</bind>
</comp>

<comp id="2978" class="1005" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_3_reg_2978">
<pin_list>
<pin id="2979" dir="0" index="0" bw="1" slack="1"/>
<pin id="2980" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_3 "/>
</bind>
</comp>

<comp id="2983" class="1005" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_3_reg_2983">
<pin_list>
<pin id="2984" dir="0" index="0" bw="1" slack="1"/>
<pin id="2985" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_3 "/>
</bind>
</comp>

<comp id="2988" class="1005" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_3_reg_2988">
<pin_list>
<pin id="2989" dir="0" index="0" bw="1" slack="1"/>
<pin id="2990" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_3 "/>
</bind>
</comp>

<comp id="2993" class="1005" name="tmp_34_reg_2993">
<pin_list>
<pin id="2994" dir="0" index="0" bw="16" slack="1"/>
<pin id="2995" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_34 "/>
</bind>
</comp>

<comp id="2998" class="1005" name="sext_ln76_4_reg_2998">
<pin_list>
<pin id="2999" dir="0" index="0" bw="26" slack="1"/>
<pin id="3000" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln76_4 "/>
</bind>
</comp>

<comp id="3003" class="1005" name="b1_1_reg_3003">
<pin_list>
<pin id="3004" dir="0" index="0" bw="10" slack="2"/>
<pin id="3005" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="b1_1 "/>
</bind>
</comp>

<comp id="3008" class="1005" name="b3_1_reg_3008">
<pin_list>
<pin id="3009" dir="0" index="0" bw="8" slack="2"/>
<pin id="3010" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="b3_1 "/>
</bind>
</comp>

<comp id="3013" class="1005" name="zext_ln76_12_reg_3013">
<pin_list>
<pin id="3014" dir="0" index="0" bw="24" slack="1"/>
<pin id="3015" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln76_12 "/>
</bind>
</comp>

<comp id="3018" class="1005" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_1_reg_3018">
<pin_list>
<pin id="3019" dir="0" index="0" bw="1" slack="1"/>
<pin id="3020" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_1 "/>
</bind>
</comp>

<comp id="3023" class="1005" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_1_reg_3023">
<pin_list>
<pin id="3024" dir="0" index="0" bw="1" slack="1"/>
<pin id="3025" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_1 "/>
</bind>
</comp>

<comp id="3028" class="1005" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_1_reg_3028">
<pin_list>
<pin id="3029" dir="0" index="0" bw="1" slack="1"/>
<pin id="3030" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_1 "/>
</bind>
</comp>

<comp id="3033" class="1005" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_1_reg_3033">
<pin_list>
<pin id="3034" dir="0" index="0" bw="1" slack="1"/>
<pin id="3035" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_1 "/>
</bind>
</comp>

<comp id="3038" class="1005" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_2_reg_3038">
<pin_list>
<pin id="3039" dir="0" index="0" bw="1" slack="1"/>
<pin id="3040" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_2 "/>
</bind>
</comp>

<comp id="3043" class="1005" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_2_reg_3043">
<pin_list>
<pin id="3044" dir="0" index="0" bw="1" slack="1"/>
<pin id="3045" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_2 "/>
</bind>
</comp>

<comp id="3048" class="1005" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_2_reg_3048">
<pin_list>
<pin id="3049" dir="0" index="0" bw="1" slack="1"/>
<pin id="3050" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_2 "/>
</bind>
</comp>

<comp id="3053" class="1005" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_2_reg_3053">
<pin_list>
<pin id="3054" dir="0" index="0" bw="1" slack="1"/>
<pin id="3055" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_2 "/>
</bind>
</comp>

<comp id="3058" class="1005" name="tmp_53_reg_3058">
<pin_list>
<pin id="3059" dir="0" index="0" bw="1" slack="1"/>
<pin id="3060" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_53 "/>
</bind>
</comp>

<comp id="3063" class="1005" name="sext_ln76_8_reg_3063">
<pin_list>
<pin id="3064" dir="0" index="0" bw="24" slack="1"/>
<pin id="3065" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln76_8 "/>
</bind>
</comp>

<comp id="3068" class="1005" name="mul_ln76_1_reg_3068">
<pin_list>
<pin id="3069" dir="0" index="0" bw="26" slack="1"/>
<pin id="3070" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln76_1 "/>
</bind>
</comp>

<comp id="3073" class="1005" name="sext_ln76_6_reg_3073">
<pin_list>
<pin id="3074" dir="0" index="0" bw="24" slack="1"/>
<pin id="3075" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln76_6 "/>
</bind>
</comp>

<comp id="3078" class="1005" name="zext_ln76_11_reg_3078">
<pin_list>
<pin id="3079" dir="0" index="0" bw="24" slack="1"/>
<pin id="3080" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln76_11 "/>
</bind>
</comp>

<comp id="3083" class="1005" name="zext_ln76_14_reg_3083">
<pin_list>
<pin id="3084" dir="0" index="0" bw="26" slack="1"/>
<pin id="3085" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln76_14 "/>
</bind>
</comp>

<comp id="3088" class="1005" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_3_reg_3088">
<pin_list>
<pin id="3089" dir="0" index="0" bw="1" slack="1"/>
<pin id="3090" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_3 "/>
</bind>
</comp>

<comp id="3093" class="1005" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_3_reg_3093">
<pin_list>
<pin id="3094" dir="0" index="0" bw="1" slack="1"/>
<pin id="3095" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_3 "/>
</bind>
</comp>

<comp id="3098" class="1005" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_3_reg_3098">
<pin_list>
<pin id="3099" dir="0" index="0" bw="1" slack="1"/>
<pin id="3100" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_3 "/>
</bind>
</comp>

<comp id="3103" class="1005" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_3_reg_3103">
<pin_list>
<pin id="3104" dir="0" index="0" bw="1" slack="1"/>
<pin id="3105" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_3 "/>
</bind>
</comp>

<comp id="3108" class="1005" name="tmp_44_reg_3108">
<pin_list>
<pin id="3109" dir="0" index="0" bw="16" slack="1"/>
<pin id="3110" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_44 "/>
</bind>
</comp>

<comp id="3113" class="1005" name="sext_ln76_12_reg_3113">
<pin_list>
<pin id="3114" dir="0" index="0" bw="26" slack="1"/>
<pin id="3115" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln76_12 "/>
</bind>
</comp>

<comp id="3118" class="1005" name="sext_ln76_3_reg_3118">
<pin_list>
<pin id="3119" dir="0" index="0" bw="27" slack="1"/>
<pin id="3120" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln76_3 "/>
</bind>
</comp>

<comp id="3123" class="1005" name="mul_ln76_5_reg_3123">
<pin_list>
<pin id="3124" dir="0" index="0" bw="26" slack="1"/>
<pin id="3125" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln76_5 "/>
</bind>
</comp>

<comp id="3128" class="1005" name="sext_ln76_14_reg_3128">
<pin_list>
<pin id="3129" dir="0" index="0" bw="24" slack="1"/>
<pin id="3130" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln76_14 "/>
</bind>
</comp>

<comp id="3133" class="1005" name="zext_ln76_15_reg_3133">
<pin_list>
<pin id="3134" dir="0" index="0" bw="24" slack="1"/>
<pin id="3135" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln76_15 "/>
</bind>
</comp>

<comp id="3138" class="1005" name="add_ln76_4_reg_3138">
<pin_list>
<pin id="3139" dir="0" index="0" bw="27" slack="1"/>
<pin id="3140" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="add_ln76_4 "/>
</bind>
</comp>

<comp id="3143" class="1005" name="sext_ln76_11_reg_3143">
<pin_list>
<pin id="3144" dir="0" index="0" bw="27" slack="1"/>
<pin id="3145" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln76_11 "/>
</bind>
</comp>

<comp id="3148" class="1005" name="o_sum_reg_3148">
<pin_list>
<pin id="3149" dir="0" index="0" bw="16" slack="1"/>
<pin id="3150" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="o_sum "/>
</bind>
</comp>

<comp id="3154" class="1005" name="add_ln76_11_reg_3154">
<pin_list>
<pin id="3155" dir="0" index="0" bw="27" slack="1"/>
<pin id="3156" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="add_ln76_11 "/>
</bind>
</comp>

<comp id="3159" class="1005" name="o_sum_1_reg_3159">
<pin_list>
<pin id="3160" dir="0" index="0" bw="16" slack="1"/>
<pin id="3161" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="o_sum_1 "/>
</bind>
</comp>

<comp id="3164" class="1005" name="tmp_59_reg_3164">
<pin_list>
<pin id="3165" dir="0" index="0" bw="1" slack="1"/>
<pin id="3166" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_59 "/>
</bind>
</comp>

<comp id="3170" class="1005" name="tmp_60_reg_3170">
<pin_list>
<pin id="3171" dir="0" index="0" bw="1" slack="1"/>
<pin id="3172" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_60 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="176"><net_src comp="36" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="0" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="36" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="2" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="189"><net_src comp="8" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="152" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="196"><net_src comp="184" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="202"><net_src comp="10" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="152" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="209"><net_src comp="197" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="215"><net_src comp="12" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="152" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="222"><net_src comp="210" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="228"><net_src comp="14" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="152" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="235"><net_src comp="223" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="241"><net_src comp="16" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="152" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="248"><net_src comp="18" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="152" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="255"><net_src comp="20" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="152" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="262"><net_src comp="22" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="152" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="269"><net_src comp="236" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="275"><net_src comp="243" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="281"><net_src comp="250" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="287"><net_src comp="257" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="293"><net_src comp="16" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="152" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="300"><net_src comp="18" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="152" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="307"><net_src comp="20" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="152" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="314"><net_src comp="22" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="152" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="321"><net_src comp="16" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="152" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="328"><net_src comp="18" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="152" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="335"><net_src comp="20" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="152" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="342"><net_src comp="22" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="152" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="348"><net_src comp="288" pin="3"/><net_sink comp="264" pin=2"/></net>

<net id="349"><net_src comp="316" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="354"><net_src comp="295" pin="3"/><net_sink comp="270" pin=2"/></net>

<net id="355"><net_src comp="323" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="360"><net_src comp="302" pin="3"/><net_sink comp="276" pin=2"/></net>

<net id="361"><net_src comp="330" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="366"><net_src comp="309" pin="3"/><net_sink comp="282" pin=2"/></net>

<net id="367"><net_src comp="337" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="373"><net_src comp="8" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="152" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="375"><net_src comp="368" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="381"><net_src comp="10" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="152" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="383"><net_src comp="376" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="389"><net_src comp="12" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="152" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="391"><net_src comp="384" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="397"><net_src comp="14" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="152" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="399"><net_src comp="392" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="405"><net_src comp="28" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="152" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="412"><net_src comp="30" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="152" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="419"><net_src comp="32" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="152" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="426"><net_src comp="34" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="427"><net_src comp="152" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="433"><net_src comp="400" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="439"><net_src comp="407" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="445"><net_src comp="414" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="451"><net_src comp="421" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="457"><net_src comp="16" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="458"><net_src comp="152" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="464"><net_src comp="18" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="465"><net_src comp="152" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="471"><net_src comp="20" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="152" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="478"><net_src comp="22" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="479"><net_src comp="152" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="480"><net_src comp="452" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="481"><net_src comp="459" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="482"><net_src comp="466" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="483"><net_src comp="473" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="489"><net_src comp="28" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="490"><net_src comp="152" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="496"><net_src comp="30" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="497"><net_src comp="152" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="503"><net_src comp="32" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="504"><net_src comp="152" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="510"><net_src comp="34" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="511"><net_src comp="152" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="517"><net_src comp="28" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="518"><net_src comp="152" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="524"><net_src comp="30" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="525"><net_src comp="152" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="531"><net_src comp="32" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="532"><net_src comp="152" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="538"><net_src comp="34" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="539"><net_src comp="152" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="544"><net_src comp="484" pin="3"/><net_sink comp="428" pin=2"/></net>

<net id="545"><net_src comp="512" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="550"><net_src comp="491" pin="3"/><net_sink comp="434" pin=2"/></net>

<net id="551"><net_src comp="519" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="556"><net_src comp="498" pin="3"/><net_sink comp="440" pin=2"/></net>

<net id="557"><net_src comp="526" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="562"><net_src comp="505" pin="3"/><net_sink comp="446" pin=2"/></net>

<net id="563"><net_src comp="533" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="569"><net_src comp="28" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="570"><net_src comp="152" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="576"><net_src comp="30" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="577"><net_src comp="152" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="583"><net_src comp="32" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="584"><net_src comp="152" pin="0"/><net_sink comp="578" pin=1"/></net>

<net id="590"><net_src comp="34" pin="0"/><net_sink comp="585" pin=0"/></net>

<net id="591"><net_src comp="152" pin="0"/><net_sink comp="585" pin=1"/></net>

<net id="592"><net_src comp="564" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="593"><net_src comp="571" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="594"><net_src comp="578" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="595"><net_src comp="585" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="599"><net_src comp="217" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="603"><net_src comp="172" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="608"><net_src comp="600" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="38" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="615"><net_src comp="40" pin="0"/><net_sink comp="610" pin=0"/></net>

<net id="616"><net_src comp="604" pin="2"/><net_sink comp="610" pin=1"/></net>

<net id="617"><net_src comp="42" pin="0"/><net_sink comp="610" pin=2"/></net>

<net id="621"><net_src comp="610" pin="3"/><net_sink comp="618" pin=0"/></net>

<net id="627"><net_src comp="44" pin="0"/><net_sink comp="622" pin=0"/></net>

<net id="628"><net_src comp="604" pin="2"/><net_sink comp="622" pin=1"/></net>

<net id="629"><net_src comp="46" pin="0"/><net_sink comp="622" pin=2"/></net>

<net id="633"><net_src comp="622" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="638"><net_src comp="618" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="630" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="645"><net_src comp="48" pin="0"/><net_sink comp="640" pin=0"/></net>

<net id="646"><net_src comp="634" pin="2"/><net_sink comp="640" pin=1"/></net>

<net id="647"><net_src comp="50" pin="0"/><net_sink comp="640" pin=2"/></net>

<net id="654"><net_src comp="52" pin="0"/><net_sink comp="648" pin=0"/></net>

<net id="655"><net_src comp="634" pin="2"/><net_sink comp="648" pin=1"/></net>

<net id="656"><net_src comp="54" pin="0"/><net_sink comp="648" pin=2"/></net>

<net id="657"><net_src comp="56" pin="0"/><net_sink comp="648" pin=3"/></net>

<net id="663"><net_src comp="48" pin="0"/><net_sink comp="658" pin=0"/></net>

<net id="664"><net_src comp="634" pin="2"/><net_sink comp="658" pin=1"/></net>

<net id="665"><net_src comp="58" pin="0"/><net_sink comp="658" pin=2"/></net>

<net id="669"><net_src comp="634" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="674"><net_src comp="666" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="60" pin="0"/><net_sink comp="670" pin=1"/></net>

<net id="681"><net_src comp="48" pin="0"/><net_sink comp="676" pin=0"/></net>

<net id="682"><net_src comp="634" pin="2"/><net_sink comp="676" pin=1"/></net>

<net id="683"><net_src comp="56" pin="0"/><net_sink comp="676" pin=2"/></net>

<net id="689"><net_src comp="48" pin="0"/><net_sink comp="684" pin=0"/></net>

<net id="690"><net_src comp="634" pin="2"/><net_sink comp="684" pin=1"/></net>

<net id="691"><net_src comp="54" pin="0"/><net_sink comp="684" pin=2"/></net>

<net id="696"><net_src comp="684" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="670" pin="2"/><net_sink comp="692" pin=1"/></net>

<net id="702"><net_src comp="692" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="658" pin="3"/><net_sink comp="698" pin=1"/></net>

<net id="707"><net_src comp="698" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="712"><net_src comp="648" pin="4"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="704" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="719"><net_src comp="62" pin="0"/><net_sink comp="714" pin=0"/></net>

<net id="720"><net_src comp="708" pin="2"/><net_sink comp="714" pin=1"/></net>

<net id="721"><net_src comp="64" pin="0"/><net_sink comp="714" pin=2"/></net>

<net id="726"><net_src comp="714" pin="3"/><net_sink comp="722" pin=0"/></net>

<net id="727"><net_src comp="66" pin="0"/><net_sink comp="722" pin=1"/></net>

<net id="732"><net_src comp="676" pin="3"/><net_sink comp="728" pin=0"/></net>

<net id="733"><net_src comp="722" pin="2"/><net_sink comp="728" pin=1"/></net>

<net id="739"><net_src comp="48" pin="0"/><net_sink comp="734" pin=0"/></net>

<net id="740"><net_src comp="634" pin="2"/><net_sink comp="734" pin=1"/></net>

<net id="741"><net_src comp="68" pin="0"/><net_sink comp="734" pin=2"/></net>

<net id="748"><net_src comp="70" pin="0"/><net_sink comp="742" pin=0"/></net>

<net id="749"><net_src comp="634" pin="2"/><net_sink comp="742" pin=1"/></net>

<net id="750"><net_src comp="72" pin="0"/><net_sink comp="742" pin=2"/></net>

<net id="751"><net_src comp="50" pin="0"/><net_sink comp="742" pin=3"/></net>

<net id="756"><net_src comp="742" pin="4"/><net_sink comp="752" pin=0"/></net>

<net id="757"><net_src comp="74" pin="0"/><net_sink comp="752" pin=1"/></net>

<net id="764"><net_src comp="76" pin="0"/><net_sink comp="758" pin=0"/></net>

<net id="765"><net_src comp="634" pin="2"/><net_sink comp="758" pin=1"/></net>

<net id="766"><net_src comp="68" pin="0"/><net_sink comp="758" pin=2"/></net>

<net id="767"><net_src comp="50" pin="0"/><net_sink comp="758" pin=3"/></net>

<net id="772"><net_src comp="758" pin="4"/><net_sink comp="768" pin=0"/></net>

<net id="773"><net_src comp="78" pin="0"/><net_sink comp="768" pin=1"/></net>

<net id="778"><net_src comp="758" pin="4"/><net_sink comp="774" pin=0"/></net>

<net id="779"><net_src comp="80" pin="0"/><net_sink comp="774" pin=1"/></net>

<net id="785"><net_src comp="728" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="786"><net_src comp="768" pin="2"/><net_sink comp="780" pin=1"/></net>

<net id="787"><net_src comp="774" pin="2"/><net_sink comp="780" pin=2"/></net>

<net id="792"><net_src comp="734" pin="3"/><net_sink comp="788" pin=0"/></net>

<net id="793"><net_src comp="66" pin="0"/><net_sink comp="788" pin=1"/></net>

<net id="798"><net_src comp="752" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="799"><net_src comp="788" pin="2"/><net_sink comp="794" pin=1"/></net>

<net id="805"><net_src comp="728" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="806"><net_src comp="794" pin="2"/><net_sink comp="800" pin=1"/></net>

<net id="807"><net_src comp="768" pin="2"/><net_sink comp="800" pin=2"/></net>

<net id="812"><net_src comp="780" pin="3"/><net_sink comp="808" pin=0"/></net>

<net id="813"><net_src comp="66" pin="0"/><net_sink comp="808" pin=1"/></net>

<net id="818"><net_src comp="714" pin="3"/><net_sink comp="814" pin=0"/></net>

<net id="819"><net_src comp="808" pin="2"/><net_sink comp="814" pin=1"/></net>

<net id="824"><net_src comp="640" pin="3"/><net_sink comp="820" pin=0"/></net>

<net id="825"><net_src comp="66" pin="0"/><net_sink comp="820" pin=1"/></net>

<net id="830"><net_src comp="814" pin="2"/><net_sink comp="826" pin=0"/></net>

<net id="831"><net_src comp="820" pin="2"/><net_sink comp="826" pin=1"/></net>

<net id="836"><net_src comp="714" pin="3"/><net_sink comp="832" pin=0"/></net>

<net id="837"><net_src comp="800" pin="3"/><net_sink comp="832" pin=1"/></net>

<net id="842"><net_src comp="832" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="843"><net_src comp="66" pin="0"/><net_sink comp="838" pin=1"/></net>

<net id="852"><net_src comp="844" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="853"><net_src comp="66" pin="0"/><net_sink comp="848" pin=1"/></net>

<net id="858"><net_src comp="848" pin="2"/><net_sink comp="854" pin=1"/></net>

<net id="863"><net_src comp="854" pin="2"/><net_sink comp="859" pin=0"/></net>

<net id="869"><net_src comp="82" pin="0"/><net_sink comp="864" pin=1"/></net>

<net id="870"><net_src comp="84" pin="0"/><net_sink comp="864" pin=2"/></net>

<net id="875"><net_src comp="859" pin="2"/><net_sink comp="871" pin=1"/></net>

<net id="881"><net_src comp="871" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="882"><net_src comp="864" pin="3"/><net_sink comp="876" pin=1"/></net>

<net id="888"><net_src comp="62" pin="0"/><net_sink comp="883" pin=0"/></net>

<net id="889"><net_src comp="876" pin="3"/><net_sink comp="883" pin=1"/></net>

<net id="890"><net_src comp="64" pin="0"/><net_sink comp="883" pin=2"/></net>

<net id="895"><net_src comp="876" pin="3"/><net_sink comp="891" pin=0"/></net>

<net id="896"><net_src comp="86" pin="0"/><net_sink comp="891" pin=1"/></net>

<net id="903"><net_src comp="88" pin="0"/><net_sink comp="897" pin=0"/></net>

<net id="904"><net_src comp="876" pin="3"/><net_sink comp="897" pin=1"/></net>

<net id="905"><net_src comp="54" pin="0"/><net_sink comp="897" pin=2"/></net>

<net id="906"><net_src comp="64" pin="0"/><net_sink comp="897" pin=3"/></net>

<net id="910"><net_src comp="876" pin="3"/><net_sink comp="907" pin=0"/></net>

<net id="915"><net_src comp="907" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="916"><net_src comp="42" pin="0"/><net_sink comp="911" pin=1"/></net>

<net id="921"><net_src comp="897" pin="4"/><net_sink comp="917" pin=0"/></net>

<net id="922"><net_src comp="90" pin="0"/><net_sink comp="917" pin=1"/></net>

<net id="928"><net_src comp="911" pin="2"/><net_sink comp="923" pin=0"/></net>

<net id="929"><net_src comp="917" pin="2"/><net_sink comp="923" pin=1"/></net>

<net id="930"><net_src comp="897" pin="4"/><net_sink comp="923" pin=2"/></net>

<net id="936"><net_src comp="883" pin="3"/><net_sink comp="931" pin=0"/></net>

<net id="937"><net_src comp="923" pin="3"/><net_sink comp="931" pin=1"/></net>

<net id="938"><net_src comp="897" pin="4"/><net_sink comp="931" pin=2"/></net>

<net id="942"><net_src comp="931" pin="3"/><net_sink comp="939" pin=0"/></net>

<net id="948"><net_src comp="92" pin="0"/><net_sink comp="943" pin=0"/></net>

<net id="949"><net_src comp="931" pin="3"/><net_sink comp="943" pin=1"/></net>

<net id="950"><net_src comp="94" pin="0"/><net_sink comp="943" pin=2"/></net>

<net id="956"><net_src comp="96" pin="0"/><net_sink comp="951" pin=0"/></net>

<net id="957"><net_src comp="931" pin="3"/><net_sink comp="951" pin=1"/></net>

<net id="958"><net_src comp="42" pin="0"/><net_sink comp="951" pin=2"/></net>

<net id="964"><net_src comp="943" pin="3"/><net_sink comp="959" pin=0"/></net>

<net id="965"><net_src comp="84" pin="0"/><net_sink comp="959" pin=1"/></net>

<net id="966"><net_src comp="951" pin="3"/><net_sink comp="959" pin=2"/></net>

<net id="970"><net_src comp="876" pin="3"/><net_sink comp="967" pin=0"/></net>

<net id="974"><net_src comp="959" pin="3"/><net_sink comp="971" pin=0"/></net>

<net id="979"><net_src comp="967" pin="1"/><net_sink comp="975" pin=0"/></net>

<net id="980"><net_src comp="971" pin="1"/><net_sink comp="975" pin=1"/></net>

<net id="986"><net_src comp="98" pin="0"/><net_sink comp="981" pin=0"/></net>

<net id="987"><net_src comp="975" pin="2"/><net_sink comp="981" pin=1"/></net>

<net id="988"><net_src comp="100" pin="0"/><net_sink comp="981" pin=2"/></net>

<net id="992"><net_src comp="975" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="998"><net_src comp="98" pin="0"/><net_sink comp="993" pin=0"/></net>

<net id="999"><net_src comp="975" pin="2"/><net_sink comp="993" pin=1"/></net>

<net id="1000"><net_src comp="64" pin="0"/><net_sink comp="993" pin=2"/></net>

<net id="1005"><net_src comp="981" pin="3"/><net_sink comp="1001" pin=0"/></net>

<net id="1006"><net_src comp="66" pin="0"/><net_sink comp="1001" pin=1"/></net>

<net id="1011"><net_src comp="993" pin="3"/><net_sink comp="1007" pin=0"/></net>

<net id="1012"><net_src comp="1001" pin="2"/><net_sink comp="1007" pin=1"/></net>

<net id="1017"><net_src comp="981" pin="3"/><net_sink comp="1013" pin=0"/></net>

<net id="1018"><net_src comp="993" pin="3"/><net_sink comp="1013" pin=1"/></net>

<net id="1024"><net_src comp="1007" pin="2"/><net_sink comp="1019" pin=0"/></net>

<net id="1025"><net_src comp="82" pin="0"/><net_sink comp="1019" pin=1"/></net>

<net id="1026"><net_src comp="84" pin="0"/><net_sink comp="1019" pin=2"/></net>

<net id="1031"><net_src comp="883" pin="3"/><net_sink comp="1027" pin=0"/></net>

<net id="1032"><net_src comp="66" pin="0"/><net_sink comp="1027" pin=1"/></net>

<net id="1037"><net_src comp="891" pin="2"/><net_sink comp="1033" pin=0"/></net>

<net id="1038"><net_src comp="1027" pin="2"/><net_sink comp="1033" pin=1"/></net>

<net id="1043"><net_src comp="883" pin="3"/><net_sink comp="1039" pin=0"/></net>

<net id="1044"><net_src comp="891" pin="2"/><net_sink comp="1039" pin=1"/></net>

<net id="1049"><net_src comp="1039" pin="2"/><net_sink comp="1045" pin=0"/></net>

<net id="1050"><net_src comp="66" pin="0"/><net_sink comp="1045" pin=1"/></net>

<net id="1055"><net_src comp="1013" pin="2"/><net_sink comp="1051" pin=0"/></net>

<net id="1056"><net_src comp="1045" pin="2"/><net_sink comp="1051" pin=1"/></net>

<net id="1063"><net_src comp="102" pin="0"/><net_sink comp="1057" pin=0"/></net>

<net id="1064"><net_src comp="883" pin="3"/><net_sink comp="1057" pin=1"/></net>

<net id="1065"><net_src comp="1033" pin="2"/><net_sink comp="1057" pin=2"/></net>

<net id="1066"><net_src comp="1051" pin="2"/><net_sink comp="1057" pin=3"/></net>

<net id="1080"><net_src comp="104" pin="0"/><net_sink comp="1067" pin=0"/></net>

<net id="1081"><net_src comp="106" pin="0"/><net_sink comp="1067" pin=1"/></net>

<net id="1082"><net_src comp="108" pin="0"/><net_sink comp="1067" pin=2"/></net>

<net id="1083"><net_src comp="110" pin="0"/><net_sink comp="1067" pin=3"/></net>

<net id="1084"><net_src comp="112" pin="0"/><net_sink comp="1067" pin=4"/></net>

<net id="1085"><net_src comp="114" pin="0"/><net_sink comp="1067" pin=5"/></net>

<net id="1086"><net_src comp="1019" pin="3"/><net_sink comp="1067" pin=6"/></net>

<net id="1087"><net_src comp="80" pin="0"/><net_sink comp="1067" pin=7"/></net>

<net id="1088"><net_src comp="989" pin="1"/><net_sink comp="1067" pin=8"/></net>

<net id="1089"><net_src comp="116" pin="0"/><net_sink comp="1067" pin=9"/></net>

<net id="1090"><net_src comp="1057" pin="4"/><net_sink comp="1067" pin=10"/></net>

<net id="1094"><net_src comp="178" pin="2"/><net_sink comp="1091" pin=0"/></net>

<net id="1099"><net_src comp="1091" pin="1"/><net_sink comp="1095" pin=0"/></net>

<net id="1100"><net_src comp="38" pin="0"/><net_sink comp="1095" pin=1"/></net>

<net id="1106"><net_src comp="40" pin="0"/><net_sink comp="1101" pin=0"/></net>

<net id="1107"><net_src comp="1095" pin="2"/><net_sink comp="1101" pin=1"/></net>

<net id="1108"><net_src comp="42" pin="0"/><net_sink comp="1101" pin=2"/></net>

<net id="1112"><net_src comp="1101" pin="3"/><net_sink comp="1109" pin=0"/></net>

<net id="1118"><net_src comp="44" pin="0"/><net_sink comp="1113" pin=0"/></net>

<net id="1119"><net_src comp="1095" pin="2"/><net_sink comp="1113" pin=1"/></net>

<net id="1120"><net_src comp="46" pin="0"/><net_sink comp="1113" pin=2"/></net>

<net id="1124"><net_src comp="1113" pin="3"/><net_sink comp="1121" pin=0"/></net>

<net id="1129"><net_src comp="1109" pin="1"/><net_sink comp="1125" pin=0"/></net>

<net id="1130"><net_src comp="1121" pin="1"/><net_sink comp="1125" pin=1"/></net>

<net id="1136"><net_src comp="48" pin="0"/><net_sink comp="1131" pin=0"/></net>

<net id="1137"><net_src comp="1125" pin="2"/><net_sink comp="1131" pin=1"/></net>

<net id="1138"><net_src comp="50" pin="0"/><net_sink comp="1131" pin=2"/></net>

<net id="1145"><net_src comp="52" pin="0"/><net_sink comp="1139" pin=0"/></net>

<net id="1146"><net_src comp="1125" pin="2"/><net_sink comp="1139" pin=1"/></net>

<net id="1147"><net_src comp="54" pin="0"/><net_sink comp="1139" pin=2"/></net>

<net id="1148"><net_src comp="56" pin="0"/><net_sink comp="1139" pin=3"/></net>

<net id="1154"><net_src comp="48" pin="0"/><net_sink comp="1149" pin=0"/></net>

<net id="1155"><net_src comp="1125" pin="2"/><net_sink comp="1149" pin=1"/></net>

<net id="1156"><net_src comp="58" pin="0"/><net_sink comp="1149" pin=2"/></net>

<net id="1160"><net_src comp="1125" pin="2"/><net_sink comp="1157" pin=0"/></net>

<net id="1165"><net_src comp="1157" pin="1"/><net_sink comp="1161" pin=0"/></net>

<net id="1166"><net_src comp="60" pin="0"/><net_sink comp="1161" pin=1"/></net>

<net id="1172"><net_src comp="48" pin="0"/><net_sink comp="1167" pin=0"/></net>

<net id="1173"><net_src comp="1125" pin="2"/><net_sink comp="1167" pin=1"/></net>

<net id="1174"><net_src comp="56" pin="0"/><net_sink comp="1167" pin=2"/></net>

<net id="1180"><net_src comp="48" pin="0"/><net_sink comp="1175" pin=0"/></net>

<net id="1181"><net_src comp="1125" pin="2"/><net_sink comp="1175" pin=1"/></net>

<net id="1182"><net_src comp="54" pin="0"/><net_sink comp="1175" pin=2"/></net>

<net id="1187"><net_src comp="1175" pin="3"/><net_sink comp="1183" pin=0"/></net>

<net id="1188"><net_src comp="1161" pin="2"/><net_sink comp="1183" pin=1"/></net>

<net id="1193"><net_src comp="1183" pin="2"/><net_sink comp="1189" pin=0"/></net>

<net id="1194"><net_src comp="1149" pin="3"/><net_sink comp="1189" pin=1"/></net>

<net id="1198"><net_src comp="1189" pin="2"/><net_sink comp="1195" pin=0"/></net>

<net id="1203"><net_src comp="1139" pin="4"/><net_sink comp="1199" pin=0"/></net>

<net id="1204"><net_src comp="1195" pin="1"/><net_sink comp="1199" pin=1"/></net>

<net id="1210"><net_src comp="62" pin="0"/><net_sink comp="1205" pin=0"/></net>

<net id="1211"><net_src comp="1199" pin="2"/><net_sink comp="1205" pin=1"/></net>

<net id="1212"><net_src comp="64" pin="0"/><net_sink comp="1205" pin=2"/></net>

<net id="1217"><net_src comp="1205" pin="3"/><net_sink comp="1213" pin=0"/></net>

<net id="1218"><net_src comp="66" pin="0"/><net_sink comp="1213" pin=1"/></net>

<net id="1223"><net_src comp="1167" pin="3"/><net_sink comp="1219" pin=0"/></net>

<net id="1224"><net_src comp="1213" pin="2"/><net_sink comp="1219" pin=1"/></net>

<net id="1230"><net_src comp="48" pin="0"/><net_sink comp="1225" pin=0"/></net>

<net id="1231"><net_src comp="1125" pin="2"/><net_sink comp="1225" pin=1"/></net>

<net id="1232"><net_src comp="68" pin="0"/><net_sink comp="1225" pin=2"/></net>

<net id="1239"><net_src comp="70" pin="0"/><net_sink comp="1233" pin=0"/></net>

<net id="1240"><net_src comp="1125" pin="2"/><net_sink comp="1233" pin=1"/></net>

<net id="1241"><net_src comp="72" pin="0"/><net_sink comp="1233" pin=2"/></net>

<net id="1242"><net_src comp="50" pin="0"/><net_sink comp="1233" pin=3"/></net>

<net id="1247"><net_src comp="1233" pin="4"/><net_sink comp="1243" pin=0"/></net>

<net id="1248"><net_src comp="74" pin="0"/><net_sink comp="1243" pin=1"/></net>

<net id="1255"><net_src comp="76" pin="0"/><net_sink comp="1249" pin=0"/></net>

<net id="1256"><net_src comp="1125" pin="2"/><net_sink comp="1249" pin=1"/></net>

<net id="1257"><net_src comp="68" pin="0"/><net_sink comp="1249" pin=2"/></net>

<net id="1258"><net_src comp="50" pin="0"/><net_sink comp="1249" pin=3"/></net>

<net id="1263"><net_src comp="1249" pin="4"/><net_sink comp="1259" pin=0"/></net>

<net id="1264"><net_src comp="78" pin="0"/><net_sink comp="1259" pin=1"/></net>

<net id="1269"><net_src comp="1249" pin="4"/><net_sink comp="1265" pin=0"/></net>

<net id="1270"><net_src comp="80" pin="0"/><net_sink comp="1265" pin=1"/></net>

<net id="1276"><net_src comp="1219" pin="2"/><net_sink comp="1271" pin=0"/></net>

<net id="1277"><net_src comp="1259" pin="2"/><net_sink comp="1271" pin=1"/></net>

<net id="1278"><net_src comp="1265" pin="2"/><net_sink comp="1271" pin=2"/></net>

<net id="1283"><net_src comp="1225" pin="3"/><net_sink comp="1279" pin=0"/></net>

<net id="1284"><net_src comp="66" pin="0"/><net_sink comp="1279" pin=1"/></net>

<net id="1289"><net_src comp="1243" pin="2"/><net_sink comp="1285" pin=0"/></net>

<net id="1290"><net_src comp="1279" pin="2"/><net_sink comp="1285" pin=1"/></net>

<net id="1296"><net_src comp="1219" pin="2"/><net_sink comp="1291" pin=0"/></net>

<net id="1297"><net_src comp="1285" pin="2"/><net_sink comp="1291" pin=1"/></net>

<net id="1298"><net_src comp="1259" pin="2"/><net_sink comp="1291" pin=2"/></net>

<net id="1303"><net_src comp="1271" pin="3"/><net_sink comp="1299" pin=0"/></net>

<net id="1304"><net_src comp="66" pin="0"/><net_sink comp="1299" pin=1"/></net>

<net id="1309"><net_src comp="1205" pin="3"/><net_sink comp="1305" pin=0"/></net>

<net id="1310"><net_src comp="1299" pin="2"/><net_sink comp="1305" pin=1"/></net>

<net id="1315"><net_src comp="1131" pin="3"/><net_sink comp="1311" pin=0"/></net>

<net id="1316"><net_src comp="66" pin="0"/><net_sink comp="1311" pin=1"/></net>

<net id="1321"><net_src comp="1305" pin="2"/><net_sink comp="1317" pin=0"/></net>

<net id="1322"><net_src comp="1311" pin="2"/><net_sink comp="1317" pin=1"/></net>

<net id="1327"><net_src comp="1205" pin="3"/><net_sink comp="1323" pin=0"/></net>

<net id="1328"><net_src comp="1291" pin="3"/><net_sink comp="1323" pin=1"/></net>

<net id="1333"><net_src comp="1323" pin="2"/><net_sink comp="1329" pin=0"/></net>

<net id="1334"><net_src comp="66" pin="0"/><net_sink comp="1329" pin=1"/></net>

<net id="1340"><net_src comp="118" pin="0"/><net_sink comp="1335" pin=0"/></net>

<net id="1352"><net_src comp="120" pin="0"/><net_sink comp="1341" pin=0"/></net>

<net id="1353"><net_src comp="122" pin="0"/><net_sink comp="1341" pin=1"/></net>

<net id="1354"><net_src comp="80" pin="0"/><net_sink comp="1341" pin=2"/></net>

<net id="1355"><net_src comp="124" pin="0"/><net_sink comp="1341" pin=3"/></net>

<net id="1356"><net_src comp="106" pin="0"/><net_sink comp="1341" pin=4"/></net>

<net id="1357"><net_src comp="126" pin="0"/><net_sink comp="1341" pin=5"/></net>

<net id="1358"><net_src comp="128" pin="0"/><net_sink comp="1341" pin=7"/></net>

<net id="1359"><net_src comp="1335" pin="3"/><net_sink comp="1341" pin=8"/></net>

<net id="1363"><net_src comp="1341" pin="9"/><net_sink comp="1360" pin=0"/></net>

<net id="1369"><net_src comp="130" pin="0"/><net_sink comp="1364" pin=0"/></net>

<net id="1370"><net_src comp="1341" pin="9"/><net_sink comp="1364" pin=1"/></net>

<net id="1371"><net_src comp="132" pin="0"/><net_sink comp="1364" pin=2"/></net>

<net id="1375"><net_src comp="1364" pin="3"/><net_sink comp="1372" pin=0"/></net>

<net id="1376"><net_src comp="1372" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="1377"><net_src comp="1372" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="1378"><net_src comp="1372" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="1379"><net_src comp="1372" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="1388"><net_src comp="134" pin="0"/><net_sink comp="1383" pin=0"/></net>

<net id="1389"><net_src comp="136" pin="0"/><net_sink comp="1383" pin=2"/></net>

<net id="1393"><net_src comp="1383" pin="3"/><net_sink comp="1390" pin=0"/></net>

<net id="1398"><net_src comp="1390" pin="1"/><net_sink comp="1394" pin=0"/></net>

<net id="1399"><net_src comp="1380" pin="1"/><net_sink comp="1394" pin=1"/></net>

<net id="1404"><net_src comp="1394" pin="2"/><net_sink comp="1400" pin=0"/></net>

<net id="1405"><net_src comp="138" pin="0"/><net_sink comp="1400" pin=1"/></net>

<net id="1412"><net_src comp="140" pin="0"/><net_sink comp="1406" pin=0"/></net>

<net id="1413"><net_src comp="1400" pin="2"/><net_sink comp="1406" pin=1"/></net>

<net id="1414"><net_src comp="142" pin="0"/><net_sink comp="1406" pin=2"/></net>

<net id="1415"><net_src comp="72" pin="0"/><net_sink comp="1406" pin=3"/></net>

<net id="1421"><net_src comp="144" pin="0"/><net_sink comp="1416" pin=0"/></net>

<net id="1422"><net_src comp="1400" pin="2"/><net_sink comp="1416" pin=1"/></net>

<net id="1423"><net_src comp="146" pin="0"/><net_sink comp="1416" pin=2"/></net>

<net id="1427"><net_src comp="1400" pin="2"/><net_sink comp="1424" pin=0"/></net>

<net id="1432"><net_src comp="1424" pin="1"/><net_sink comp="1428" pin=0"/></net>

<net id="1433"><net_src comp="148" pin="0"/><net_sink comp="1428" pin=1"/></net>

<net id="1438"><net_src comp="1406" pin="4"/><net_sink comp="1434" pin=0"/></net>

<net id="1439"><net_src comp="150" pin="0"/><net_sink comp="1434" pin=1"/></net>

<net id="1445"><net_src comp="1428" pin="2"/><net_sink comp="1440" pin=0"/></net>

<net id="1446"><net_src comp="1434" pin="2"/><net_sink comp="1440" pin=1"/></net>

<net id="1447"><net_src comp="1406" pin="4"/><net_sink comp="1440" pin=2"/></net>

<net id="1453"><net_src comp="1416" pin="3"/><net_sink comp="1448" pin=0"/></net>

<net id="1454"><net_src comp="1440" pin="3"/><net_sink comp="1448" pin=1"/></net>

<net id="1455"><net_src comp="1406" pin="4"/><net_sink comp="1448" pin=2"/></net>

<net id="1464"><net_src comp="1456" pin="2"/><net_sink comp="1460" pin=0"/></net>

<net id="1465"><net_src comp="66" pin="0"/><net_sink comp="1460" pin=1"/></net>

<net id="1470"><net_src comp="1460" pin="2"/><net_sink comp="1466" pin=1"/></net>

<net id="1475"><net_src comp="1466" pin="2"/><net_sink comp="1471" pin=0"/></net>

<net id="1481"><net_src comp="82" pin="0"/><net_sink comp="1476" pin=1"/></net>

<net id="1482"><net_src comp="84" pin="0"/><net_sink comp="1476" pin=2"/></net>

<net id="1487"><net_src comp="1471" pin="2"/><net_sink comp="1483" pin=1"/></net>

<net id="1493"><net_src comp="1483" pin="2"/><net_sink comp="1488" pin=0"/></net>

<net id="1494"><net_src comp="1476" pin="3"/><net_sink comp="1488" pin=1"/></net>

<net id="1500"><net_src comp="62" pin="0"/><net_sink comp="1495" pin=0"/></net>

<net id="1501"><net_src comp="1488" pin="3"/><net_sink comp="1495" pin=1"/></net>

<net id="1502"><net_src comp="64" pin="0"/><net_sink comp="1495" pin=2"/></net>

<net id="1507"><net_src comp="1488" pin="3"/><net_sink comp="1503" pin=0"/></net>

<net id="1508"><net_src comp="86" pin="0"/><net_sink comp="1503" pin=1"/></net>

<net id="1515"><net_src comp="88" pin="0"/><net_sink comp="1509" pin=0"/></net>

<net id="1516"><net_src comp="1488" pin="3"/><net_sink comp="1509" pin=1"/></net>

<net id="1517"><net_src comp="54" pin="0"/><net_sink comp="1509" pin=2"/></net>

<net id="1518"><net_src comp="64" pin="0"/><net_sink comp="1509" pin=3"/></net>

<net id="1522"><net_src comp="1488" pin="3"/><net_sink comp="1519" pin=0"/></net>

<net id="1527"><net_src comp="1519" pin="1"/><net_sink comp="1523" pin=0"/></net>

<net id="1528"><net_src comp="42" pin="0"/><net_sink comp="1523" pin=1"/></net>

<net id="1533"><net_src comp="1509" pin="4"/><net_sink comp="1529" pin=0"/></net>

<net id="1534"><net_src comp="90" pin="0"/><net_sink comp="1529" pin=1"/></net>

<net id="1540"><net_src comp="1523" pin="2"/><net_sink comp="1535" pin=0"/></net>

<net id="1541"><net_src comp="1529" pin="2"/><net_sink comp="1535" pin=1"/></net>

<net id="1542"><net_src comp="1509" pin="4"/><net_sink comp="1535" pin=2"/></net>

<net id="1548"><net_src comp="1495" pin="3"/><net_sink comp="1543" pin=0"/></net>

<net id="1549"><net_src comp="1535" pin="3"/><net_sink comp="1543" pin=1"/></net>

<net id="1550"><net_src comp="1509" pin="4"/><net_sink comp="1543" pin=2"/></net>

<net id="1554"><net_src comp="1543" pin="3"/><net_sink comp="1551" pin=0"/></net>

<net id="1560"><net_src comp="92" pin="0"/><net_sink comp="1555" pin=0"/></net>

<net id="1561"><net_src comp="1543" pin="3"/><net_sink comp="1555" pin=1"/></net>

<net id="1562"><net_src comp="94" pin="0"/><net_sink comp="1555" pin=2"/></net>

<net id="1568"><net_src comp="96" pin="0"/><net_sink comp="1563" pin=0"/></net>

<net id="1569"><net_src comp="1543" pin="3"/><net_sink comp="1563" pin=1"/></net>

<net id="1570"><net_src comp="42" pin="0"/><net_sink comp="1563" pin=2"/></net>

<net id="1576"><net_src comp="1555" pin="3"/><net_sink comp="1571" pin=0"/></net>

<net id="1577"><net_src comp="84" pin="0"/><net_sink comp="1571" pin=1"/></net>

<net id="1578"><net_src comp="1563" pin="3"/><net_sink comp="1571" pin=2"/></net>

<net id="1582"><net_src comp="1488" pin="3"/><net_sink comp="1579" pin=0"/></net>

<net id="1586"><net_src comp="1571" pin="3"/><net_sink comp="1583" pin=0"/></net>

<net id="1591"><net_src comp="1579" pin="1"/><net_sink comp="1587" pin=0"/></net>

<net id="1592"><net_src comp="1583" pin="1"/><net_sink comp="1587" pin=1"/></net>

<net id="1598"><net_src comp="98" pin="0"/><net_sink comp="1593" pin=0"/></net>

<net id="1599"><net_src comp="1587" pin="2"/><net_sink comp="1593" pin=1"/></net>

<net id="1600"><net_src comp="100" pin="0"/><net_sink comp="1593" pin=2"/></net>

<net id="1604"><net_src comp="1587" pin="2"/><net_sink comp="1601" pin=0"/></net>

<net id="1610"><net_src comp="98" pin="0"/><net_sink comp="1605" pin=0"/></net>

<net id="1611"><net_src comp="1587" pin="2"/><net_sink comp="1605" pin=1"/></net>

<net id="1612"><net_src comp="64" pin="0"/><net_sink comp="1605" pin=2"/></net>

<net id="1617"><net_src comp="1593" pin="3"/><net_sink comp="1613" pin=0"/></net>

<net id="1618"><net_src comp="66" pin="0"/><net_sink comp="1613" pin=1"/></net>

<net id="1623"><net_src comp="1605" pin="3"/><net_sink comp="1619" pin=0"/></net>

<net id="1624"><net_src comp="1613" pin="2"/><net_sink comp="1619" pin=1"/></net>

<net id="1629"><net_src comp="1593" pin="3"/><net_sink comp="1625" pin=0"/></net>

<net id="1630"><net_src comp="1605" pin="3"/><net_sink comp="1625" pin=1"/></net>

<net id="1636"><net_src comp="1619" pin="2"/><net_sink comp="1631" pin=0"/></net>

<net id="1637"><net_src comp="82" pin="0"/><net_sink comp="1631" pin=1"/></net>

<net id="1638"><net_src comp="84" pin="0"/><net_sink comp="1631" pin=2"/></net>

<net id="1643"><net_src comp="1495" pin="3"/><net_sink comp="1639" pin=0"/></net>

<net id="1644"><net_src comp="66" pin="0"/><net_sink comp="1639" pin=1"/></net>

<net id="1649"><net_src comp="1503" pin="2"/><net_sink comp="1645" pin=0"/></net>

<net id="1650"><net_src comp="1639" pin="2"/><net_sink comp="1645" pin=1"/></net>

<net id="1655"><net_src comp="1495" pin="3"/><net_sink comp="1651" pin=0"/></net>

<net id="1656"><net_src comp="1503" pin="2"/><net_sink comp="1651" pin=1"/></net>

<net id="1661"><net_src comp="1651" pin="2"/><net_sink comp="1657" pin=0"/></net>

<net id="1662"><net_src comp="66" pin="0"/><net_sink comp="1657" pin=1"/></net>

<net id="1667"><net_src comp="1625" pin="2"/><net_sink comp="1663" pin=0"/></net>

<net id="1668"><net_src comp="1657" pin="2"/><net_sink comp="1663" pin=1"/></net>

<net id="1675"><net_src comp="102" pin="0"/><net_sink comp="1669" pin=0"/></net>

<net id="1676"><net_src comp="1495" pin="3"/><net_sink comp="1669" pin=1"/></net>

<net id="1677"><net_src comp="1645" pin="2"/><net_sink comp="1669" pin=2"/></net>

<net id="1678"><net_src comp="1663" pin="2"/><net_sink comp="1669" pin=3"/></net>

<net id="1692"><net_src comp="104" pin="0"/><net_sink comp="1679" pin=0"/></net>

<net id="1693"><net_src comp="106" pin="0"/><net_sink comp="1679" pin=1"/></net>

<net id="1694"><net_src comp="108" pin="0"/><net_sink comp="1679" pin=2"/></net>

<net id="1695"><net_src comp="110" pin="0"/><net_sink comp="1679" pin=3"/></net>

<net id="1696"><net_src comp="112" pin="0"/><net_sink comp="1679" pin=4"/></net>

<net id="1697"><net_src comp="114" pin="0"/><net_sink comp="1679" pin=5"/></net>

<net id="1698"><net_src comp="1631" pin="3"/><net_sink comp="1679" pin=6"/></net>

<net id="1699"><net_src comp="80" pin="0"/><net_sink comp="1679" pin=7"/></net>

<net id="1700"><net_src comp="1601" pin="1"/><net_sink comp="1679" pin=8"/></net>

<net id="1701"><net_src comp="116" pin="0"/><net_sink comp="1679" pin=9"/></net>

<net id="1702"><net_src comp="1669" pin="4"/><net_sink comp="1679" pin=10"/></net>

<net id="1707"><net_src comp="1341" pin="9"/><net_sink comp="1703" pin=0"/></net>

<net id="1708"><net_src comp="4" pin="0"/><net_sink comp="1703" pin=1"/></net>

<net id="1713"><net_src comp="1448" pin="3"/><net_sink comp="1709" pin=0"/></net>

<net id="1714"><net_src comp="6" pin="0"/><net_sink comp="1709" pin=1"/></net>

<net id="1718"><net_src comp="1448" pin="3"/><net_sink comp="1715" pin=0"/></net>

<net id="1719"><net_src comp="1715" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="1720"><net_src comp="1715" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="1721"><net_src comp="1715" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="1722"><net_src comp="1715" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="1728"><net_src comp="118" pin="0"/><net_sink comp="1723" pin=0"/></net>

<net id="1740"><net_src comp="120" pin="0"/><net_sink comp="1729" pin=0"/></net>

<net id="1741"><net_src comp="122" pin="0"/><net_sink comp="1729" pin=1"/></net>

<net id="1742"><net_src comp="80" pin="0"/><net_sink comp="1729" pin=2"/></net>

<net id="1743"><net_src comp="124" pin="0"/><net_sink comp="1729" pin=3"/></net>

<net id="1744"><net_src comp="106" pin="0"/><net_sink comp="1729" pin=4"/></net>

<net id="1745"><net_src comp="126" pin="0"/><net_sink comp="1729" pin=5"/></net>

<net id="1746"><net_src comp="128" pin="0"/><net_sink comp="1729" pin=7"/></net>

<net id="1747"><net_src comp="1723" pin="3"/><net_sink comp="1729" pin=8"/></net>

<net id="1751"><net_src comp="1729" pin="9"/><net_sink comp="1748" pin=0"/></net>

<net id="1757"><net_src comp="130" pin="0"/><net_sink comp="1752" pin=0"/></net>

<net id="1758"><net_src comp="1729" pin="9"/><net_sink comp="1752" pin=1"/></net>

<net id="1759"><net_src comp="132" pin="0"/><net_sink comp="1752" pin=2"/></net>

<net id="1763"><net_src comp="1752" pin="3"/><net_sink comp="1760" pin=0"/></net>

<net id="1764"><net_src comp="1760" pin="1"/><net_sink comp="400" pin=2"/></net>

<net id="1765"><net_src comp="1760" pin="1"/><net_sink comp="407" pin=2"/></net>

<net id="1766"><net_src comp="1760" pin="1"/><net_sink comp="414" pin=2"/></net>

<net id="1767"><net_src comp="1760" pin="1"/><net_sink comp="421" pin=2"/></net>

<net id="1776"><net_src comp="134" pin="0"/><net_sink comp="1771" pin=0"/></net>

<net id="1777"><net_src comp="136" pin="0"/><net_sink comp="1771" pin=2"/></net>

<net id="1781"><net_src comp="1771" pin="3"/><net_sink comp="1778" pin=0"/></net>

<net id="1786"><net_src comp="1778" pin="1"/><net_sink comp="1782" pin=0"/></net>

<net id="1787"><net_src comp="1768" pin="1"/><net_sink comp="1782" pin=1"/></net>

<net id="1792"><net_src comp="1782" pin="2"/><net_sink comp="1788" pin=0"/></net>

<net id="1793"><net_src comp="138" pin="0"/><net_sink comp="1788" pin=1"/></net>

<net id="1800"><net_src comp="140" pin="0"/><net_sink comp="1794" pin=0"/></net>

<net id="1801"><net_src comp="1788" pin="2"/><net_sink comp="1794" pin=1"/></net>

<net id="1802"><net_src comp="142" pin="0"/><net_sink comp="1794" pin=2"/></net>

<net id="1803"><net_src comp="72" pin="0"/><net_sink comp="1794" pin=3"/></net>

<net id="1809"><net_src comp="144" pin="0"/><net_sink comp="1804" pin=0"/></net>

<net id="1810"><net_src comp="1788" pin="2"/><net_sink comp="1804" pin=1"/></net>

<net id="1811"><net_src comp="146" pin="0"/><net_sink comp="1804" pin=2"/></net>

<net id="1815"><net_src comp="1788" pin="2"/><net_sink comp="1812" pin=0"/></net>

<net id="1820"><net_src comp="1812" pin="1"/><net_sink comp="1816" pin=0"/></net>

<net id="1821"><net_src comp="148" pin="0"/><net_sink comp="1816" pin=1"/></net>

<net id="1826"><net_src comp="1794" pin="4"/><net_sink comp="1822" pin=0"/></net>

<net id="1827"><net_src comp="150" pin="0"/><net_sink comp="1822" pin=1"/></net>

<net id="1833"><net_src comp="1816" pin="2"/><net_sink comp="1828" pin=0"/></net>

<net id="1834"><net_src comp="1822" pin="2"/><net_sink comp="1828" pin=1"/></net>

<net id="1835"><net_src comp="1794" pin="4"/><net_sink comp="1828" pin=2"/></net>

<net id="1841"><net_src comp="1804" pin="3"/><net_sink comp="1836" pin=0"/></net>

<net id="1842"><net_src comp="1828" pin="3"/><net_sink comp="1836" pin=1"/></net>

<net id="1843"><net_src comp="1794" pin="4"/><net_sink comp="1836" pin=2"/></net>

<net id="1847"><net_src comp="191" pin="3"/><net_sink comp="1844" pin=0"/></net>

<net id="1852"><net_src comp="114" pin="0"/><net_sink comp="1848" pin=1"/></net>

<net id="1858"><net_src comp="130" pin="0"/><net_sink comp="1853" pin=0"/></net>

<net id="1859"><net_src comp="1848" pin="2"/><net_sink comp="1853" pin=1"/></net>

<net id="1860"><net_src comp="132" pin="0"/><net_sink comp="1853" pin=2"/></net>

<net id="1864"><net_src comp="1853" pin="3"/><net_sink comp="1861" pin=0"/></net>

<net id="1865"><net_src comp="1861" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="1866"><net_src comp="1861" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="1867"><net_src comp="1861" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="1868"><net_src comp="1861" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="1873"><net_src comp="110" pin="0"/><net_sink comp="1869" pin=1"/></net>

<net id="1879"><net_src comp="130" pin="0"/><net_sink comp="1874" pin=0"/></net>

<net id="1880"><net_src comp="1869" pin="2"/><net_sink comp="1874" pin=1"/></net>

<net id="1881"><net_src comp="132" pin="0"/><net_sink comp="1874" pin=2"/></net>

<net id="1885"><net_src comp="1874" pin="3"/><net_sink comp="1882" pin=0"/></net>

<net id="1886"><net_src comp="1882" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="1887"><net_src comp="1882" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="1888"><net_src comp="1882" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="1889"><net_src comp="1882" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="1894"><net_src comp="154" pin="0"/><net_sink comp="1890" pin=1"/></net>

<net id="1900"><net_src comp="130" pin="0"/><net_sink comp="1895" pin=0"/></net>

<net id="1901"><net_src comp="1890" pin="2"/><net_sink comp="1895" pin=1"/></net>

<net id="1902"><net_src comp="132" pin="0"/><net_sink comp="1895" pin=2"/></net>

<net id="1916"><net_src comp="156" pin="0"/><net_sink comp="1903" pin=0"/></net>

<net id="1917"><net_src comp="126" pin="0"/><net_sink comp="1903" pin=1"/></net>

<net id="1918"><net_src comp="264" pin="3"/><net_sink comp="1903" pin=2"/></net>

<net id="1919"><net_src comp="124" pin="0"/><net_sink comp="1903" pin=3"/></net>

<net id="1920"><net_src comp="270" pin="3"/><net_sink comp="1903" pin=4"/></net>

<net id="1921"><net_src comp="122" pin="0"/><net_sink comp="1903" pin=5"/></net>

<net id="1922"><net_src comp="276" pin="3"/><net_sink comp="1903" pin=6"/></net>

<net id="1923"><net_src comp="74" pin="0"/><net_sink comp="1903" pin=7"/></net>

<net id="1924"><net_src comp="282" pin="3"/><net_sink comp="1903" pin=8"/></net>

<net id="1925"><net_src comp="116" pin="0"/><net_sink comp="1903" pin=9"/></net>

<net id="1929"><net_src comp="1903" pin="11"/><net_sink comp="1926" pin=0"/></net>

<net id="1934"><net_src comp="1729" pin="9"/><net_sink comp="1930" pin=0"/></net>

<net id="1935"><net_src comp="24" pin="0"/><net_sink comp="1930" pin=1"/></net>

<net id="1940"><net_src comp="1836" pin="3"/><net_sink comp="1936" pin=0"/></net>

<net id="1941"><net_src comp="26" pin="0"/><net_sink comp="1936" pin=1"/></net>

<net id="1945"><net_src comp="1836" pin="3"/><net_sink comp="1942" pin=0"/></net>

<net id="1946"><net_src comp="1942" pin="1"/><net_sink comp="368" pin=2"/></net>

<net id="1947"><net_src comp="1942" pin="1"/><net_sink comp="376" pin=2"/></net>

<net id="1948"><net_src comp="1942" pin="1"/><net_sink comp="384" pin=2"/></net>

<net id="1949"><net_src comp="1942" pin="1"/><net_sink comp="392" pin=2"/></net>

<net id="1953"><net_src comp="596" pin="1"/><net_sink comp="1950" pin=0"/></net>

<net id="1957"><net_src comp="1954" pin="1"/><net_sink comp="452" pin=2"/></net>

<net id="1958"><net_src comp="1954" pin="1"/><net_sink comp="459" pin=2"/></net>

<net id="1959"><net_src comp="1954" pin="1"/><net_sink comp="466" pin=2"/></net>

<net id="1960"><net_src comp="1954" pin="1"/><net_sink comp="473" pin=2"/></net>

<net id="1974"><net_src comp="156" pin="0"/><net_sink comp="1961" pin=0"/></net>

<net id="1975"><net_src comp="74" pin="0"/><net_sink comp="1961" pin=1"/></net>

<net id="1976"><net_src comp="264" pin="7"/><net_sink comp="1961" pin=2"/></net>

<net id="1977"><net_src comp="126" pin="0"/><net_sink comp="1961" pin=3"/></net>

<net id="1978"><net_src comp="270" pin="7"/><net_sink comp="1961" pin=4"/></net>

<net id="1979"><net_src comp="124" pin="0"/><net_sink comp="1961" pin=5"/></net>

<net id="1980"><net_src comp="276" pin="7"/><net_sink comp="1961" pin=6"/></net>

<net id="1981"><net_src comp="122" pin="0"/><net_sink comp="1961" pin=7"/></net>

<net id="1982"><net_src comp="282" pin="7"/><net_sink comp="1961" pin=8"/></net>

<net id="1983"><net_src comp="116" pin="0"/><net_sink comp="1961" pin=9"/></net>

<net id="1997"><net_src comp="156" pin="0"/><net_sink comp="1984" pin=0"/></net>

<net id="1998"><net_src comp="122" pin="0"/><net_sink comp="1984" pin=1"/></net>

<net id="1999"><net_src comp="264" pin="3"/><net_sink comp="1984" pin=2"/></net>

<net id="2000"><net_src comp="74" pin="0"/><net_sink comp="1984" pin=3"/></net>

<net id="2001"><net_src comp="270" pin="3"/><net_sink comp="1984" pin=4"/></net>

<net id="2002"><net_src comp="126" pin="0"/><net_sink comp="1984" pin=5"/></net>

<net id="2003"><net_src comp="276" pin="3"/><net_sink comp="1984" pin=6"/></net>

<net id="2004"><net_src comp="124" pin="0"/><net_sink comp="1984" pin=7"/></net>

<net id="2005"><net_src comp="282" pin="3"/><net_sink comp="1984" pin=8"/></net>

<net id="2006"><net_src comp="116" pin="0"/><net_sink comp="1984" pin=9"/></net>

<net id="2010"><net_src comp="1984" pin="11"/><net_sink comp="2007" pin=0"/></net>

<net id="2014"><net_src comp="191" pin="3"/><net_sink comp="2011" pin=0"/></net>

<net id="2019"><net_src comp="114" pin="0"/><net_sink comp="2015" pin=1"/></net>

<net id="2025"><net_src comp="130" pin="0"/><net_sink comp="2020" pin=0"/></net>

<net id="2026"><net_src comp="2015" pin="2"/><net_sink comp="2020" pin=1"/></net>

<net id="2027"><net_src comp="132" pin="0"/><net_sink comp="2020" pin=2"/></net>

<net id="2031"><net_src comp="2020" pin="3"/><net_sink comp="2028" pin=0"/></net>

<net id="2032"><net_src comp="2028" pin="1"/><net_sink comp="484" pin=2"/></net>

<net id="2033"><net_src comp="2028" pin="1"/><net_sink comp="491" pin=2"/></net>

<net id="2034"><net_src comp="2028" pin="1"/><net_sink comp="498" pin=2"/></net>

<net id="2035"><net_src comp="2028" pin="1"/><net_sink comp="505" pin=2"/></net>

<net id="2040"><net_src comp="110" pin="0"/><net_sink comp="2036" pin=1"/></net>

<net id="2046"><net_src comp="130" pin="0"/><net_sink comp="2041" pin=0"/></net>

<net id="2047"><net_src comp="2036" pin="2"/><net_sink comp="2041" pin=1"/></net>

<net id="2048"><net_src comp="132" pin="0"/><net_sink comp="2041" pin=2"/></net>

<net id="2052"><net_src comp="2041" pin="3"/><net_sink comp="2049" pin=0"/></net>

<net id="2053"><net_src comp="2049" pin="1"/><net_sink comp="512" pin=2"/></net>

<net id="2054"><net_src comp="2049" pin="1"/><net_sink comp="519" pin=2"/></net>

<net id="2055"><net_src comp="2049" pin="1"/><net_sink comp="526" pin=2"/></net>

<net id="2056"><net_src comp="2049" pin="1"/><net_sink comp="533" pin=2"/></net>

<net id="2061"><net_src comp="154" pin="0"/><net_sink comp="2057" pin=1"/></net>

<net id="2067"><net_src comp="130" pin="0"/><net_sink comp="2062" pin=0"/></net>

<net id="2068"><net_src comp="2057" pin="2"/><net_sink comp="2062" pin=1"/></net>

<net id="2069"><net_src comp="132" pin="0"/><net_sink comp="2062" pin=2"/></net>

<net id="2083"><net_src comp="156" pin="0"/><net_sink comp="2070" pin=0"/></net>

<net id="2084"><net_src comp="126" pin="0"/><net_sink comp="2070" pin=1"/></net>

<net id="2085"><net_src comp="428" pin="3"/><net_sink comp="2070" pin=2"/></net>

<net id="2086"><net_src comp="124" pin="0"/><net_sink comp="2070" pin=3"/></net>

<net id="2087"><net_src comp="434" pin="3"/><net_sink comp="2070" pin=4"/></net>

<net id="2088"><net_src comp="122" pin="0"/><net_sink comp="2070" pin=5"/></net>

<net id="2089"><net_src comp="440" pin="3"/><net_sink comp="2070" pin=6"/></net>

<net id="2090"><net_src comp="74" pin="0"/><net_sink comp="2070" pin=7"/></net>

<net id="2091"><net_src comp="446" pin="3"/><net_sink comp="2070" pin=8"/></net>

<net id="2092"><net_src comp="116" pin="0"/><net_sink comp="2070" pin=9"/></net>

<net id="2096"><net_src comp="2070" pin="11"/><net_sink comp="2093" pin=0"/></net>

<net id="2107"><net_src comp="2100" pin="1"/><net_sink comp="2103" pin=0"/></net>

<net id="2108"><net_src comp="2097" pin="1"/><net_sink comp="2103" pin=1"/></net>

<net id="2122"><net_src comp="156" pin="0"/><net_sink comp="2109" pin=0"/></net>

<net id="2123"><net_src comp="124" pin="0"/><net_sink comp="2109" pin=1"/></net>

<net id="2124"><net_src comp="264" pin="3"/><net_sink comp="2109" pin=2"/></net>

<net id="2125"><net_src comp="122" pin="0"/><net_sink comp="2109" pin=3"/></net>

<net id="2126"><net_src comp="270" pin="3"/><net_sink comp="2109" pin=4"/></net>

<net id="2127"><net_src comp="74" pin="0"/><net_sink comp="2109" pin=5"/></net>

<net id="2128"><net_src comp="276" pin="3"/><net_sink comp="2109" pin=6"/></net>

<net id="2129"><net_src comp="126" pin="0"/><net_sink comp="2109" pin=7"/></net>

<net id="2130"><net_src comp="282" pin="3"/><net_sink comp="2109" pin=8"/></net>

<net id="2131"><net_src comp="116" pin="0"/><net_sink comp="2109" pin=9"/></net>

<net id="2135"><net_src comp="2109" pin="11"/><net_sink comp="2132" pin=0"/></net>

<net id="2142"><net_src comp="596" pin="1"/><net_sink comp="2139" pin=0"/></net>

<net id="2146"><net_src comp="2143" pin="1"/><net_sink comp="564" pin=2"/></net>

<net id="2147"><net_src comp="2143" pin="1"/><net_sink comp="571" pin=2"/></net>

<net id="2148"><net_src comp="2143" pin="1"/><net_sink comp="578" pin=2"/></net>

<net id="2149"><net_src comp="2143" pin="1"/><net_sink comp="585" pin=2"/></net>

<net id="2163"><net_src comp="156" pin="0"/><net_sink comp="2150" pin=0"/></net>

<net id="2164"><net_src comp="74" pin="0"/><net_sink comp="2150" pin=1"/></net>

<net id="2165"><net_src comp="428" pin="7"/><net_sink comp="2150" pin=2"/></net>

<net id="2166"><net_src comp="126" pin="0"/><net_sink comp="2150" pin=3"/></net>

<net id="2167"><net_src comp="434" pin="7"/><net_sink comp="2150" pin=4"/></net>

<net id="2168"><net_src comp="124" pin="0"/><net_sink comp="2150" pin=5"/></net>

<net id="2169"><net_src comp="440" pin="7"/><net_sink comp="2150" pin=6"/></net>

<net id="2170"><net_src comp="122" pin="0"/><net_sink comp="2150" pin=7"/></net>

<net id="2171"><net_src comp="446" pin="7"/><net_sink comp="2150" pin=8"/></net>

<net id="2172"><net_src comp="116" pin="0"/><net_sink comp="2150" pin=9"/></net>

<net id="2186"><net_src comp="156" pin="0"/><net_sink comp="2173" pin=0"/></net>

<net id="2187"><net_src comp="122" pin="0"/><net_sink comp="2173" pin=1"/></net>

<net id="2188"><net_src comp="428" pin="3"/><net_sink comp="2173" pin=2"/></net>

<net id="2189"><net_src comp="74" pin="0"/><net_sink comp="2173" pin=3"/></net>

<net id="2190"><net_src comp="434" pin="3"/><net_sink comp="2173" pin=4"/></net>

<net id="2191"><net_src comp="126" pin="0"/><net_sink comp="2173" pin=5"/></net>

<net id="2192"><net_src comp="440" pin="3"/><net_sink comp="2173" pin=6"/></net>

<net id="2193"><net_src comp="124" pin="0"/><net_sink comp="2173" pin=7"/></net>

<net id="2194"><net_src comp="446" pin="3"/><net_sink comp="2173" pin=8"/></net>

<net id="2195"><net_src comp="116" pin="0"/><net_sink comp="2173" pin=9"/></net>

<net id="2199"><net_src comp="2173" pin="11"/><net_sink comp="2196" pin=0"/></net>

<net id="2213"><net_src comp="2206" pin="1"/><net_sink comp="2209" pin=0"/></net>

<net id="2214"><net_src comp="2203" pin="1"/><net_sink comp="2209" pin=1"/></net>

<net id="2228"><net_src comp="156" pin="0"/><net_sink comp="2215" pin=0"/></net>

<net id="2229"><net_src comp="124" pin="0"/><net_sink comp="2215" pin=1"/></net>

<net id="2230"><net_src comp="428" pin="3"/><net_sink comp="2215" pin=2"/></net>

<net id="2231"><net_src comp="122" pin="0"/><net_sink comp="2215" pin=3"/></net>

<net id="2232"><net_src comp="434" pin="3"/><net_sink comp="2215" pin=4"/></net>

<net id="2233"><net_src comp="74" pin="0"/><net_sink comp="2215" pin=5"/></net>

<net id="2234"><net_src comp="440" pin="3"/><net_sink comp="2215" pin=6"/></net>

<net id="2235"><net_src comp="126" pin="0"/><net_sink comp="2215" pin=7"/></net>

<net id="2236"><net_src comp="446" pin="3"/><net_sink comp="2215" pin=8"/></net>

<net id="2237"><net_src comp="116" pin="0"/><net_sink comp="2215" pin=9"/></net>

<net id="2241"><net_src comp="2215" pin="11"/><net_sink comp="2238" pin=0"/></net>

<net id="2253"><net_src comp="158" pin="0"/><net_sink comp="2248" pin=0"/></net>

<net id="2254"><net_src comp="68" pin="0"/><net_sink comp="2248" pin=2"/></net>

<net id="2261"><net_src comp="160" pin="0"/><net_sink comp="2255" pin=0"/></net>

<net id="2262"><net_src comp="54" pin="0"/><net_sink comp="2255" pin=2"/></net>

<net id="2263"><net_src comp="56" pin="0"/><net_sink comp="2255" pin=3"/></net>

<net id="2269"><net_src comp="158" pin="0"/><net_sink comp="2264" pin=0"/></net>

<net id="2270"><net_src comp="58" pin="0"/><net_sink comp="2264" pin=2"/></net>

<net id="2278"><net_src comp="2271" pin="1"/><net_sink comp="2274" pin=0"/></net>

<net id="2279"><net_src comp="60" pin="0"/><net_sink comp="2274" pin=1"/></net>

<net id="2285"><net_src comp="158" pin="0"/><net_sink comp="2280" pin=0"/></net>

<net id="2286"><net_src comp="56" pin="0"/><net_sink comp="2280" pin=2"/></net>

<net id="2292"><net_src comp="158" pin="0"/><net_sink comp="2287" pin=0"/></net>

<net id="2293"><net_src comp="54" pin="0"/><net_sink comp="2287" pin=2"/></net>

<net id="2298"><net_src comp="2287" pin="3"/><net_sink comp="2294" pin=0"/></net>

<net id="2299"><net_src comp="2274" pin="2"/><net_sink comp="2294" pin=1"/></net>

<net id="2304"><net_src comp="2294" pin="2"/><net_sink comp="2300" pin=0"/></net>

<net id="2305"><net_src comp="2264" pin="3"/><net_sink comp="2300" pin=1"/></net>

<net id="2309"><net_src comp="2300" pin="2"/><net_sink comp="2306" pin=0"/></net>

<net id="2314"><net_src comp="2255" pin="4"/><net_sink comp="2310" pin=0"/></net>

<net id="2315"><net_src comp="2306" pin="1"/><net_sink comp="2310" pin=1"/></net>

<net id="2321"><net_src comp="62" pin="0"/><net_sink comp="2316" pin=0"/></net>

<net id="2322"><net_src comp="2310" pin="2"/><net_sink comp="2316" pin=1"/></net>

<net id="2323"><net_src comp="64" pin="0"/><net_sink comp="2316" pin=2"/></net>

<net id="2328"><net_src comp="2280" pin="3"/><net_sink comp="2324" pin=0"/></net>

<net id="2329"><net_src comp="66" pin="0"/><net_sink comp="2324" pin=1"/></net>

<net id="2334"><net_src comp="2316" pin="3"/><net_sink comp="2330" pin=0"/></net>

<net id="2335"><net_src comp="2324" pin="2"/><net_sink comp="2330" pin=1"/></net>

<net id="2340"><net_src comp="2248" pin="3"/><net_sink comp="2336" pin=0"/></net>

<net id="2341"><net_src comp="2330" pin="2"/><net_sink comp="2336" pin=1"/></net>

<net id="2346"><net_src comp="2248" pin="3"/><net_sink comp="2342" pin=0"/></net>

<net id="2347"><net_src comp="66" pin="0"/><net_sink comp="2342" pin=1"/></net>

<net id="2352"><net_src comp="2336" pin="2"/><net_sink comp="2348" pin=0"/></net>

<net id="2353"><net_src comp="66" pin="0"/><net_sink comp="2348" pin=1"/></net>

<net id="2358"><net_src comp="2316" pin="3"/><net_sink comp="2354" pin=0"/></net>

<net id="2359"><net_src comp="2348" pin="2"/><net_sink comp="2354" pin=1"/></net>

<net id="2364"><net_src comp="2354" pin="2"/><net_sink comp="2360" pin=0"/></net>

<net id="2365"><net_src comp="2342" pin="2"/><net_sink comp="2360" pin=1"/></net>

<net id="2370"><net_src comp="2280" pin="3"/><net_sink comp="2366" pin=0"/></net>

<net id="2371"><net_src comp="2316" pin="3"/><net_sink comp="2366" pin=1"/></net>

<net id="2376"><net_src comp="2366" pin="2"/><net_sink comp="2372" pin=0"/></net>

<net id="2377"><net_src comp="66" pin="0"/><net_sink comp="2372" pin=1"/></net>

<net id="2382"><net_src comp="2248" pin="3"/><net_sink comp="2378" pin=0"/></net>

<net id="2383"><net_src comp="2372" pin="2"/><net_sink comp="2378" pin=1"/></net>

<net id="2389"><net_src comp="2360" pin="2"/><net_sink comp="2384" pin=0"/></net>

<net id="2390"><net_src comp="82" pin="0"/><net_sink comp="2384" pin=1"/></net>

<net id="2391"><net_src comp="84" pin="0"/><net_sink comp="2384" pin=2"/></net>

<net id="2396"><net_src comp="2360" pin="2"/><net_sink comp="2392" pin=0"/></net>

<net id="2397"><net_src comp="2378" pin="2"/><net_sink comp="2392" pin=1"/></net>

<net id="2403"><net_src comp="2392" pin="2"/><net_sink comp="2398" pin=0"/></net>

<net id="2404"><net_src comp="2384" pin="3"/><net_sink comp="2398" pin=1"/></net>

<net id="2405"><net_src comp="2310" pin="2"/><net_sink comp="2398" pin=2"/></net>

<net id="2411"><net_src comp="158" pin="0"/><net_sink comp="2406" pin=0"/></net>

<net id="2412"><net_src comp="68" pin="0"/><net_sink comp="2406" pin=2"/></net>

<net id="2419"><net_src comp="160" pin="0"/><net_sink comp="2413" pin=0"/></net>

<net id="2420"><net_src comp="54" pin="0"/><net_sink comp="2413" pin=2"/></net>

<net id="2421"><net_src comp="56" pin="0"/><net_sink comp="2413" pin=3"/></net>

<net id="2427"><net_src comp="158" pin="0"/><net_sink comp="2422" pin=0"/></net>

<net id="2428"><net_src comp="58" pin="0"/><net_sink comp="2422" pin=2"/></net>

<net id="2436"><net_src comp="2429" pin="1"/><net_sink comp="2432" pin=0"/></net>

<net id="2437"><net_src comp="60" pin="0"/><net_sink comp="2432" pin=1"/></net>

<net id="2443"><net_src comp="158" pin="0"/><net_sink comp="2438" pin=0"/></net>

<net id="2444"><net_src comp="56" pin="0"/><net_sink comp="2438" pin=2"/></net>

<net id="2450"><net_src comp="158" pin="0"/><net_sink comp="2445" pin=0"/></net>

<net id="2451"><net_src comp="54" pin="0"/><net_sink comp="2445" pin=2"/></net>

<net id="2456"><net_src comp="2445" pin="3"/><net_sink comp="2452" pin=0"/></net>

<net id="2457"><net_src comp="2432" pin="2"/><net_sink comp="2452" pin=1"/></net>

<net id="2462"><net_src comp="2452" pin="2"/><net_sink comp="2458" pin=0"/></net>

<net id="2463"><net_src comp="2422" pin="3"/><net_sink comp="2458" pin=1"/></net>

<net id="2467"><net_src comp="2458" pin="2"/><net_sink comp="2464" pin=0"/></net>

<net id="2472"><net_src comp="2413" pin="4"/><net_sink comp="2468" pin=0"/></net>

<net id="2473"><net_src comp="2464" pin="1"/><net_sink comp="2468" pin=1"/></net>

<net id="2479"><net_src comp="62" pin="0"/><net_sink comp="2474" pin=0"/></net>

<net id="2480"><net_src comp="2468" pin="2"/><net_sink comp="2474" pin=1"/></net>

<net id="2481"><net_src comp="64" pin="0"/><net_sink comp="2474" pin=2"/></net>

<net id="2486"><net_src comp="2438" pin="3"/><net_sink comp="2482" pin=0"/></net>

<net id="2487"><net_src comp="66" pin="0"/><net_sink comp="2482" pin=1"/></net>

<net id="2492"><net_src comp="2474" pin="3"/><net_sink comp="2488" pin=0"/></net>

<net id="2493"><net_src comp="2482" pin="2"/><net_sink comp="2488" pin=1"/></net>

<net id="2498"><net_src comp="2406" pin="3"/><net_sink comp="2494" pin=0"/></net>

<net id="2499"><net_src comp="2488" pin="2"/><net_sink comp="2494" pin=1"/></net>

<net id="2504"><net_src comp="2406" pin="3"/><net_sink comp="2500" pin=0"/></net>

<net id="2505"><net_src comp="66" pin="0"/><net_sink comp="2500" pin=1"/></net>

<net id="2510"><net_src comp="2494" pin="2"/><net_sink comp="2506" pin=0"/></net>

<net id="2511"><net_src comp="66" pin="0"/><net_sink comp="2506" pin=1"/></net>

<net id="2516"><net_src comp="2474" pin="3"/><net_sink comp="2512" pin=0"/></net>

<net id="2517"><net_src comp="2506" pin="2"/><net_sink comp="2512" pin=1"/></net>

<net id="2522"><net_src comp="2512" pin="2"/><net_sink comp="2518" pin=0"/></net>

<net id="2523"><net_src comp="2500" pin="2"/><net_sink comp="2518" pin=1"/></net>

<net id="2528"><net_src comp="2438" pin="3"/><net_sink comp="2524" pin=0"/></net>

<net id="2529"><net_src comp="2474" pin="3"/><net_sink comp="2524" pin=1"/></net>

<net id="2534"><net_src comp="2524" pin="2"/><net_sink comp="2530" pin=0"/></net>

<net id="2535"><net_src comp="66" pin="0"/><net_sink comp="2530" pin=1"/></net>

<net id="2540"><net_src comp="2406" pin="3"/><net_sink comp="2536" pin=0"/></net>

<net id="2541"><net_src comp="2530" pin="2"/><net_sink comp="2536" pin=1"/></net>

<net id="2547"><net_src comp="2518" pin="2"/><net_sink comp="2542" pin=0"/></net>

<net id="2548"><net_src comp="82" pin="0"/><net_sink comp="2542" pin=1"/></net>

<net id="2549"><net_src comp="84" pin="0"/><net_sink comp="2542" pin=2"/></net>

<net id="2554"><net_src comp="2518" pin="2"/><net_sink comp="2550" pin=0"/></net>

<net id="2555"><net_src comp="2536" pin="2"/><net_sink comp="2550" pin=1"/></net>

<net id="2561"><net_src comp="2550" pin="2"/><net_sink comp="2556" pin=0"/></net>

<net id="2562"><net_src comp="2542" pin="3"/><net_sink comp="2556" pin=1"/></net>

<net id="2563"><net_src comp="2468" pin="2"/><net_sink comp="2556" pin=2"/></net>

<net id="2570"><net_src comp="2556" pin="3"/><net_sink comp="2567" pin=0"/></net>

<net id="2575"><net_src comp="2556" pin="3"/><net_sink comp="2571" pin=1"/></net>

<net id="2580"><net_src comp="2564" pin="1"/><net_sink comp="2576" pin=0"/></net>

<net id="2581"><net_src comp="2567" pin="1"/><net_sink comp="2576" pin=1"/></net>

<net id="2587"><net_src comp="98" pin="0"/><net_sink comp="2582" pin=0"/></net>

<net id="2588"><net_src comp="2576" pin="2"/><net_sink comp="2582" pin=1"/></net>

<net id="2589"><net_src comp="100" pin="0"/><net_sink comp="2582" pin=2"/></net>

<net id="2595"><net_src comp="62" pin="0"/><net_sink comp="2590" pin=0"/></net>

<net id="2596"><net_src comp="2571" pin="2"/><net_sink comp="2590" pin=1"/></net>

<net id="2597"><net_src comp="64" pin="0"/><net_sink comp="2590" pin=2"/></net>

<net id="2602"><net_src comp="66" pin="0"/><net_sink comp="2598" pin=1"/></net>

<net id="2607"><net_src comp="2598" pin="2"/><net_sink comp="2603" pin=1"/></net>

<net id="2617"><net_src comp="2603" pin="2"/><net_sink comp="2612" pin=0"/></net>

<net id="2618"><net_src comp="82" pin="0"/><net_sink comp="2612" pin=1"/></net>

<net id="2619"><net_src comp="84" pin="0"/><net_sink comp="2612" pin=2"/></net>

<net id="2625"><net_src comp="2608" pin="2"/><net_sink comp="2620" pin=0"/></net>

<net id="2626"><net_src comp="2612" pin="3"/><net_sink comp="2620" pin=1"/></net>

<net id="2632"><net_src comp="1926" pin="1"/><net_sink comp="2627" pin=0"/></net>

<net id="2633"><net_src comp="1844" pin="1"/><net_sink comp="2627" pin=1"/></net>

<net id="2634"><net_src comp="2103" pin="2"/><net_sink comp="2627" pin=2"/></net>

<net id="2635"><net_src comp="2627" pin="3"/><net_sink comp="2200" pin=0"/></net>

<net id="2641"><net_src comp="2007" pin="1"/><net_sink comp="2636" pin=0"/></net>

<net id="2642"><net_src comp="1950" pin="1"/><net_sink comp="2636" pin=1"/></net>

<net id="2643"><net_src comp="2200" pin="1"/><net_sink comp="2636" pin=2"/></net>

<net id="2649"><net_src comp="2093" pin="1"/><net_sink comp="2644" pin=0"/></net>

<net id="2650"><net_src comp="2011" pin="1"/><net_sink comp="2644" pin=1"/></net>

<net id="2651"><net_src comp="2209" pin="2"/><net_sink comp="2644" pin=2"/></net>

<net id="2652"><net_src comp="2644" pin="3"/><net_sink comp="2245" pin=0"/></net>

<net id="2658"><net_src comp="2132" pin="1"/><net_sink comp="2653" pin=0"/></net>

<net id="2659"><net_src comp="2136" pin="1"/><net_sink comp="2653" pin=1"/></net>

<net id="2660"><net_src comp="2636" pin="3"/><net_sink comp="2653" pin=2"/></net>

<net id="2661"><net_src comp="2653" pin="3"/><net_sink comp="2248" pin=1"/></net>

<net id="2662"><net_src comp="2653" pin="3"/><net_sink comp="2255" pin=1"/></net>

<net id="2663"><net_src comp="2653" pin="3"/><net_sink comp="2264" pin=1"/></net>

<net id="2664"><net_src comp="2653" pin="3"/><net_sink comp="2271" pin=0"/></net>

<net id="2665"><net_src comp="2653" pin="3"/><net_sink comp="2280" pin=1"/></net>

<net id="2666"><net_src comp="2653" pin="3"/><net_sink comp="2287" pin=1"/></net>

<net id="2672"><net_src comp="2196" pin="1"/><net_sink comp="2667" pin=0"/></net>

<net id="2673"><net_src comp="2139" pin="1"/><net_sink comp="2667" pin=1"/></net>

<net id="2674"><net_src comp="2245" pin="1"/><net_sink comp="2667" pin=2"/></net>

<net id="2680"><net_src comp="2238" pin="1"/><net_sink comp="2675" pin=0"/></net>

<net id="2681"><net_src comp="2242" pin="1"/><net_sink comp="2675" pin=1"/></net>

<net id="2682"><net_src comp="2667" pin="3"/><net_sink comp="2675" pin=2"/></net>

<net id="2683"><net_src comp="2675" pin="3"/><net_sink comp="2406" pin=1"/></net>

<net id="2684"><net_src comp="2675" pin="3"/><net_sink comp="2413" pin=1"/></net>

<net id="2685"><net_src comp="2675" pin="3"/><net_sink comp="2422" pin=1"/></net>

<net id="2686"><net_src comp="2675" pin="3"/><net_sink comp="2429" pin=0"/></net>

<net id="2687"><net_src comp="2675" pin="3"/><net_sink comp="2438" pin=1"/></net>

<net id="2688"><net_src comp="2675" pin="3"/><net_sink comp="2445" pin=1"/></net>

<net id="2692"><net_src comp="640" pin="3"/><net_sink comp="2689" pin=0"/></net>

<net id="2693"><net_src comp="2689" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="2697"><net_src comp="708" pin="2"/><net_sink comp="2694" pin=0"/></net>

<net id="2698"><net_src comp="2694" pin="1"/><net_sink comp="876" pin=2"/></net>

<net id="2702"><net_src comp="728" pin="2"/><net_sink comp="2699" pin=0"/></net>

<net id="2703"><net_src comp="2699" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="2707"><net_src comp="768" pin="2"/><net_sink comp="2704" pin=0"/></net>

<net id="2708"><net_src comp="2704" pin="1"/><net_sink comp="844" pin=1"/></net>

<net id="2712"><net_src comp="826" pin="2"/><net_sink comp="2709" pin=0"/></net>

<net id="2713"><net_src comp="2709" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="2714"><net_src comp="2709" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="2718"><net_src comp="838" pin="2"/><net_sink comp="2715" pin=0"/></net>

<net id="2719"><net_src comp="2715" pin="1"/><net_sink comp="859" pin=1"/></net>

<net id="2723"><net_src comp="883" pin="3"/><net_sink comp="2720" pin=0"/></net>

<net id="2724"><net_src comp="2720" pin="1"/><net_sink comp="1335" pin=1"/></net>

<net id="2728"><net_src comp="939" pin="1"/><net_sink comp="2725" pin=0"/></net>

<net id="2729"><net_src comp="2725" pin="1"/><net_sink comp="1341" pin=6"/></net>

<net id="2733"><net_src comp="1033" pin="2"/><net_sink comp="2730" pin=0"/></net>

<net id="2734"><net_src comp="2730" pin="1"/><net_sink comp="1335" pin=2"/></net>

<net id="2738"><net_src comp="1067" pin="11"/><net_sink comp="2735" pin=0"/></net>

<net id="2739"><net_src comp="2735" pin="1"/><net_sink comp="1380" pin=0"/></net>

<net id="2740"><net_src comp="2735" pin="1"/><net_sink comp="1383" pin=1"/></net>

<net id="2744"><net_src comp="1131" pin="3"/><net_sink comp="2741" pin=0"/></net>

<net id="2745"><net_src comp="2741" pin="1"/><net_sink comp="1466" pin=0"/></net>

<net id="2749"><net_src comp="1199" pin="2"/><net_sink comp="2746" pin=0"/></net>

<net id="2750"><net_src comp="2746" pin="1"/><net_sink comp="1488" pin=2"/></net>

<net id="2754"><net_src comp="1219" pin="2"/><net_sink comp="2751" pin=0"/></net>

<net id="2755"><net_src comp="2751" pin="1"/><net_sink comp="1456" pin=0"/></net>

<net id="2759"><net_src comp="1259" pin="2"/><net_sink comp="2756" pin=0"/></net>

<net id="2760"><net_src comp="2756" pin="1"/><net_sink comp="1456" pin=1"/></net>

<net id="2764"><net_src comp="1317" pin="2"/><net_sink comp="2761" pin=0"/></net>

<net id="2765"><net_src comp="2761" pin="1"/><net_sink comp="1476" pin=0"/></net>

<net id="2766"><net_src comp="2761" pin="1"/><net_sink comp="1483" pin=0"/></net>

<net id="2770"><net_src comp="1329" pin="2"/><net_sink comp="2767" pin=0"/></net>

<net id="2771"><net_src comp="2767" pin="1"/><net_sink comp="1471" pin=1"/></net>

<net id="2775"><net_src comp="1341" pin="9"/><net_sink comp="2772" pin=0"/></net>

<net id="2776"><net_src comp="2772" pin="1"/><net_sink comp="1848" pin=0"/></net>

<net id="2777"><net_src comp="2772" pin="1"/><net_sink comp="1869" pin=0"/></net>

<net id="2778"><net_src comp="2772" pin="1"/><net_sink comp="1890" pin=0"/></net>

<net id="2782"><net_src comp="1360" pin="1"/><net_sink comp="2779" pin=0"/></net>

<net id="2783"><net_src comp="2779" pin="1"/><net_sink comp="1903" pin=10"/></net>

<net id="2784"><net_src comp="2779" pin="1"/><net_sink comp="1961" pin=10"/></net>

<net id="2785"><net_src comp="2779" pin="1"/><net_sink comp="1984" pin=10"/></net>

<net id="2786"><net_src comp="2779" pin="1"/><net_sink comp="2109" pin=10"/></net>

<net id="2790"><net_src comp="1495" pin="3"/><net_sink comp="2787" pin=0"/></net>

<net id="2791"><net_src comp="2787" pin="1"/><net_sink comp="1723" pin=1"/></net>

<net id="2795"><net_src comp="1551" pin="1"/><net_sink comp="2792" pin=0"/></net>

<net id="2796"><net_src comp="2792" pin="1"/><net_sink comp="1729" pin=6"/></net>

<net id="2800"><net_src comp="1645" pin="2"/><net_sink comp="2797" pin=0"/></net>

<net id="2801"><net_src comp="2797" pin="1"/><net_sink comp="1723" pin=2"/></net>

<net id="2805"><net_src comp="1679" pin="11"/><net_sink comp="2802" pin=0"/></net>

<net id="2806"><net_src comp="2802" pin="1"/><net_sink comp="1768" pin=0"/></net>

<net id="2807"><net_src comp="2802" pin="1"/><net_sink comp="1771" pin=1"/></net>

<net id="2811"><net_src comp="184" pin="3"/><net_sink comp="2808" pin=0"/></net>

<net id="2812"><net_src comp="2808" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="2816"><net_src comp="197" pin="3"/><net_sink comp="2813" pin=0"/></net>

<net id="2817"><net_src comp="2813" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="2821"><net_src comp="210" pin="3"/><net_sink comp="2818" pin=0"/></net>

<net id="2822"><net_src comp="2818" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="2826"><net_src comp="223" pin="3"/><net_sink comp="2823" pin=0"/></net>

<net id="2827"><net_src comp="2823" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="2831"><net_src comp="236" pin="3"/><net_sink comp="2828" pin=0"/></net>

<net id="2832"><net_src comp="2828" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="2836"><net_src comp="243" pin="3"/><net_sink comp="2833" pin=0"/></net>

<net id="2837"><net_src comp="2833" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="2841"><net_src comp="250" pin="3"/><net_sink comp="2838" pin=0"/></net>

<net id="2842"><net_src comp="2838" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="2846"><net_src comp="257" pin="3"/><net_sink comp="2843" pin=0"/></net>

<net id="2847"><net_src comp="2843" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="2851"><net_src comp="1729" pin="9"/><net_sink comp="2848" pin=0"/></net>

<net id="2852"><net_src comp="2848" pin="1"/><net_sink comp="2015" pin=0"/></net>

<net id="2853"><net_src comp="2848" pin="1"/><net_sink comp="2036" pin=0"/></net>

<net id="2854"><net_src comp="2848" pin="1"/><net_sink comp="2057" pin=0"/></net>

<net id="2858"><net_src comp="1748" pin="1"/><net_sink comp="2855" pin=0"/></net>

<net id="2859"><net_src comp="2855" pin="1"/><net_sink comp="2070" pin=10"/></net>

<net id="2860"><net_src comp="2855" pin="1"/><net_sink comp="2150" pin=10"/></net>

<net id="2861"><net_src comp="2855" pin="1"/><net_sink comp="2173" pin=10"/></net>

<net id="2862"><net_src comp="2855" pin="1"/><net_sink comp="2215" pin=10"/></net>

<net id="2866"><net_src comp="204" pin="3"/><net_sink comp="2863" pin=0"/></net>

<net id="2867"><net_src comp="2863" pin="1"/><net_sink comp="2097" pin=0"/></net>

<net id="2871"><net_src comp="230" pin="3"/><net_sink comp="2868" pin=0"/></net>

<net id="2872"><net_src comp="2868" pin="1"/><net_sink comp="2136" pin=0"/></net>

<net id="2876"><net_src comp="1844" pin="1"/><net_sink comp="2873" pin=0"/></net>

<net id="2877"><net_src comp="2873" pin="1"/><net_sink comp="2627" pin=1"/></net>

<net id="2881"><net_src comp="288" pin="3"/><net_sink comp="2878" pin=0"/></net>

<net id="2882"><net_src comp="2878" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="2886"><net_src comp="295" pin="3"/><net_sink comp="2883" pin=0"/></net>

<net id="2887"><net_src comp="2883" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="2891"><net_src comp="302" pin="3"/><net_sink comp="2888" pin=0"/></net>

<net id="2892"><net_src comp="2888" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="2896"><net_src comp="309" pin="3"/><net_sink comp="2893" pin=0"/></net>

<net id="2897"><net_src comp="2893" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="2901"><net_src comp="316" pin="3"/><net_sink comp="2898" pin=0"/></net>

<net id="2902"><net_src comp="2898" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="2906"><net_src comp="323" pin="3"/><net_sink comp="2903" pin=0"/></net>

<net id="2907"><net_src comp="2903" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="2911"><net_src comp="330" pin="3"/><net_sink comp="2908" pin=0"/></net>

<net id="2912"><net_src comp="2908" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="2916"><net_src comp="337" pin="3"/><net_sink comp="2913" pin=0"/></net>

<net id="2917"><net_src comp="2913" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="2921"><net_src comp="1895" pin="3"/><net_sink comp="2918" pin=0"/></net>

<net id="2922"><net_src comp="2918" pin="1"/><net_sink comp="1954" pin=0"/></net>

<net id="2926"><net_src comp="1926" pin="1"/><net_sink comp="2923" pin=0"/></net>

<net id="2927"><net_src comp="2923" pin="1"/><net_sink comp="2627" pin=0"/></net>

<net id="2931"><net_src comp="368" pin="3"/><net_sink comp="2928" pin=0"/></net>

<net id="2932"><net_src comp="2928" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="2936"><net_src comp="376" pin="3"/><net_sink comp="2933" pin=0"/></net>

<net id="2937"><net_src comp="2933" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="2941"><net_src comp="384" pin="3"/><net_sink comp="2938" pin=0"/></net>

<net id="2942"><net_src comp="2938" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="2946"><net_src comp="392" pin="3"/><net_sink comp="2943" pin=0"/></net>

<net id="2947"><net_src comp="2943" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="2951"><net_src comp="400" pin="3"/><net_sink comp="2948" pin=0"/></net>

<net id="2952"><net_src comp="2948" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="2956"><net_src comp="407" pin="3"/><net_sink comp="2953" pin=0"/></net>

<net id="2957"><net_src comp="2953" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="2961"><net_src comp="414" pin="3"/><net_sink comp="2958" pin=0"/></net>

<net id="2962"><net_src comp="2958" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="2966"><net_src comp="421" pin="3"/><net_sink comp="2963" pin=0"/></net>

<net id="2967"><net_src comp="2963" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="2971"><net_src comp="1950" pin="1"/><net_sink comp="2968" pin=0"/></net>

<net id="2972"><net_src comp="2968" pin="1"/><net_sink comp="2636" pin=1"/></net>

<net id="2976"><net_src comp="452" pin="3"/><net_sink comp="2973" pin=0"/></net>

<net id="2977"><net_src comp="2973" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="2981"><net_src comp="459" pin="3"/><net_sink comp="2978" pin=0"/></net>

<net id="2982"><net_src comp="2978" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="2986"><net_src comp="466" pin="3"/><net_sink comp="2983" pin=0"/></net>

<net id="2987"><net_src comp="2983" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="2991"><net_src comp="473" pin="3"/><net_sink comp="2988" pin=0"/></net>

<net id="2992"><net_src comp="2988" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="2996"><net_src comp="1961" pin="11"/><net_sink comp="2993" pin=0"/></net>

<net id="2997"><net_src comp="2993" pin="1"/><net_sink comp="2100" pin=0"/></net>

<net id="3001"><net_src comp="2007" pin="1"/><net_sink comp="2998" pin=0"/></net>

<net id="3002"><net_src comp="2998" pin="1"/><net_sink comp="2636" pin=0"/></net>

<net id="3006"><net_src comp="204" pin="3"/><net_sink comp="3003" pin=0"/></net>

<net id="3007"><net_src comp="3003" pin="1"/><net_sink comp="2203" pin=0"/></net>

<net id="3011"><net_src comp="230" pin="3"/><net_sink comp="3008" pin=0"/></net>

<net id="3012"><net_src comp="3008" pin="1"/><net_sink comp="2242" pin=0"/></net>

<net id="3016"><net_src comp="2011" pin="1"/><net_sink comp="3013" pin=0"/></net>

<net id="3017"><net_src comp="3013" pin="1"/><net_sink comp="2644" pin=1"/></net>

<net id="3021"><net_src comp="484" pin="3"/><net_sink comp="3018" pin=0"/></net>

<net id="3022"><net_src comp="3018" pin="1"/><net_sink comp="428" pin=2"/></net>

<net id="3026"><net_src comp="491" pin="3"/><net_sink comp="3023" pin=0"/></net>

<net id="3027"><net_src comp="3023" pin="1"/><net_sink comp="434" pin=2"/></net>

<net id="3031"><net_src comp="498" pin="3"/><net_sink comp="3028" pin=0"/></net>

<net id="3032"><net_src comp="3028" pin="1"/><net_sink comp="440" pin=2"/></net>

<net id="3036"><net_src comp="505" pin="3"/><net_sink comp="3033" pin=0"/></net>

<net id="3037"><net_src comp="3033" pin="1"/><net_sink comp="446" pin=2"/></net>

<net id="3041"><net_src comp="512" pin="3"/><net_sink comp="3038" pin=0"/></net>

<net id="3042"><net_src comp="3038" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="3046"><net_src comp="519" pin="3"/><net_sink comp="3043" pin=0"/></net>

<net id="3047"><net_src comp="3043" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="3051"><net_src comp="526" pin="3"/><net_sink comp="3048" pin=0"/></net>

<net id="3052"><net_src comp="3048" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="3056"><net_src comp="533" pin="3"/><net_sink comp="3053" pin=0"/></net>

<net id="3057"><net_src comp="3053" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="3061"><net_src comp="2062" pin="3"/><net_sink comp="3058" pin=0"/></net>

<net id="3062"><net_src comp="3058" pin="1"/><net_sink comp="2143" pin=0"/></net>

<net id="3066"><net_src comp="2093" pin="1"/><net_sink comp="3063" pin=0"/></net>

<net id="3067"><net_src comp="3063" pin="1"/><net_sink comp="2644" pin=0"/></net>

<net id="3071"><net_src comp="2103" pin="2"/><net_sink comp="3068" pin=0"/></net>

<net id="3072"><net_src comp="3068" pin="1"/><net_sink comp="2627" pin=0"/></net>

<net id="3076"><net_src comp="2132" pin="1"/><net_sink comp="3073" pin=0"/></net>

<net id="3077"><net_src comp="3073" pin="1"/><net_sink comp="2653" pin=0"/></net>

<net id="3081"><net_src comp="2136" pin="1"/><net_sink comp="3078" pin=0"/></net>

<net id="3082"><net_src comp="3078" pin="1"/><net_sink comp="2653" pin=1"/></net>

<net id="3086"><net_src comp="2139" pin="1"/><net_sink comp="3083" pin=0"/></net>

<net id="3087"><net_src comp="3083" pin="1"/><net_sink comp="2667" pin=1"/></net>

<net id="3091"><net_src comp="564" pin="3"/><net_sink comp="3088" pin=0"/></net>

<net id="3092"><net_src comp="3088" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="3096"><net_src comp="571" pin="3"/><net_sink comp="3093" pin=0"/></net>

<net id="3097"><net_src comp="3093" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="3101"><net_src comp="578" pin="3"/><net_sink comp="3098" pin=0"/></net>

<net id="3102"><net_src comp="3098" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="3106"><net_src comp="585" pin="3"/><net_sink comp="3103" pin=0"/></net>

<net id="3107"><net_src comp="3103" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="3111"><net_src comp="2150" pin="11"/><net_sink comp="3108" pin=0"/></net>

<net id="3112"><net_src comp="3108" pin="1"/><net_sink comp="2206" pin=0"/></net>

<net id="3116"><net_src comp="2196" pin="1"/><net_sink comp="3113" pin=0"/></net>

<net id="3117"><net_src comp="3113" pin="1"/><net_sink comp="2667" pin=0"/></net>

<net id="3121"><net_src comp="2200" pin="1"/><net_sink comp="3118" pin=0"/></net>

<net id="3122"><net_src comp="3118" pin="1"/><net_sink comp="2636" pin=0"/></net>

<net id="3126"><net_src comp="2209" pin="2"/><net_sink comp="3123" pin=0"/></net>

<net id="3127"><net_src comp="3123" pin="1"/><net_sink comp="2644" pin=0"/></net>

<net id="3131"><net_src comp="2238" pin="1"/><net_sink comp="3128" pin=0"/></net>

<net id="3132"><net_src comp="3128" pin="1"/><net_sink comp="2675" pin=0"/></net>

<net id="3136"><net_src comp="2242" pin="1"/><net_sink comp="3133" pin=0"/></net>

<net id="3137"><net_src comp="3133" pin="1"/><net_sink comp="2675" pin=1"/></net>

<net id="3141"><net_src comp="2636" pin="3"/><net_sink comp="3138" pin=0"/></net>

<net id="3142"><net_src comp="3138" pin="1"/><net_sink comp="2653" pin=0"/></net>

<net id="3146"><net_src comp="2245" pin="1"/><net_sink comp="3143" pin=0"/></net>

<net id="3147"><net_src comp="3143" pin="1"/><net_sink comp="2667" pin=0"/></net>

<net id="3151"><net_src comp="2398" pin="3"/><net_sink comp="3148" pin=0"/></net>

<net id="3152"><net_src comp="3148" pin="1"/><net_sink comp="2564" pin=0"/></net>

<net id="3153"><net_src comp="3148" pin="1"/><net_sink comp="2571" pin=0"/></net>

<net id="3157"><net_src comp="2667" pin="3"/><net_sink comp="3154" pin=0"/></net>

<net id="3158"><net_src comp="3154" pin="1"/><net_sink comp="2675" pin=0"/></net>

<net id="3162"><net_src comp="2571" pin="2"/><net_sink comp="3159" pin=0"/></net>

<net id="3163"><net_src comp="3159" pin="1"/><net_sink comp="2620" pin=2"/></net>

<net id="3167"><net_src comp="2582" pin="3"/><net_sink comp="3164" pin=0"/></net>

<net id="3168"><net_src comp="3164" pin="1"/><net_sink comp="2598" pin=0"/></net>

<net id="3169"><net_src comp="3164" pin="1"/><net_sink comp="2608" pin=0"/></net>

<net id="3173"><net_src comp="2590" pin="3"/><net_sink comp="3170" pin=0"/></net>

<net id="3174"><net_src comp="3170" pin="1"/><net_sink comp="2603" pin=0"/></net>

<net id="3175"><net_src comp="3170" pin="1"/><net_sink comp="2608" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_0 | {3 }
	Port: eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_0 | {3 }
	Port: eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_1 | {4 }
	Port: eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_1 | {4 }
 - Input state : 
	Port: forward_layer<2, 1> : x_0_val | {1 }
	Port: forward_layer<2, 1> : x_1_val | {2 }
	Port: forward_layer<2, 1> : LUT_B0 | {3 4 5 }
	Port: forward_layer<2, 1> : LUT_B1 | {3 4 5 }
	Port: forward_layer<2, 1> : LUT_B2 | {3 4 5 }
	Port: forward_layer<2, 1> : LUT_B3 | {3 4 5 }
	Port: forward_layer<2, 1> : p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0 | {3 4 5 6 }
	Port: forward_layer<2, 1> : p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1 | {3 4 5 6 }
	Port: forward_layer<2, 1> : p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2 | {3 4 5 6 }
	Port: forward_layer<2, 1> : p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3 | {3 4 5 6 }
	Port: forward_layer<2, 1> : p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0 | {4 5 6 7 }
	Port: forward_layer<2, 1> : p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1 | {4 5 6 7 }
	Port: forward_layer<2, 1> : p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2 | {4 5 6 7 }
	Port: forward_layer<2, 1> : p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3 | {4 5 6 7 }
  - Chain level:
	State 1
		add_ln12 : 1
		tmp : 2
		sext_ln12_1 : 3
		tmp_1 : 2
		sext_ln12_3 : 3
		add_ln12_1 : 4
		tmp_2 : 5
		t : 5
		tmp_3 : 5
		trunc_ln12 : 5
		icmp_ln12 : 6
		tmp_4 : 5
		tmp_5 : 5
		or_ln12 : 7
		and_ln12 : 7
		zext_ln12 : 7
		t_1 : 8
		tmp_6 : 9
		xor_ln12 : 10
		and_ln12_1 : 10
		tmp_9 : 5
		tmp_7 : 5
		icmp_ln12_1 : 6
		tmp_8 : 5
		icmp_ln12_2 : 6
		icmp_ln12_3 : 6
		select_ln12 : 10
		xor_ln12_1 : 6
		and_ln12_2 : 7
		select_ln12_1 : 10
		xor_ln12_3 : 11
		or_ln12_1 : 11
		xor_ln12_4 : 6
		and_ln12_4 : 11
		and_ln12_5 : 11
		xor_ln12_5 : 11
	State 2
		tmp_10 : 1
		icmp_ln19 : 1
		tmp_s : 1
		trunc_ln24 : 1
		icmp_ln24 : 2
		add_ln24 : 2
		select_ln24 : 3
		ref_tmp_i_i_i_0 : 4
		trunc_ln25 : 5
		tmp_11 : 5
		shl_ln : 5
		select_ln25 : 6
		zext_ln25 : 1
		zext_ln25_1 : 7
		sub_ln25 : 8
		tmp_12 : 9
		trunc_ln25_1 : 9
		tmp_13 : 9
		xor_ln25 : 10
		and_ln25 : 10
		xor_ln25_1 : 10
		select_ln25_1 : 10
		xor_ln15 : 2
		and_ln19 : 2
		or_ln19 : 2
		xor_ln19 : 2
		and_ln25_2 : 10
		sel_tmp : 10
		u : 11
		add_ln12_2 : 1
		tmp_17 : 2
		sext_ln12_4 : 3
		tmp_18 : 2
		sext_ln12_5 : 3
		add_ln12_4 : 4
		tmp_19 : 5
		t_3 : 5
		tmp_20 : 5
		trunc_ln12_1 : 5
		icmp_ln12_4 : 6
		tmp_21 : 5
		tmp_22 : 5
		or_ln12_3 : 7
		and_ln12_7 : 7
		zext_ln12_1 : 7
		t_4 : 8
		tmp_25 : 9
		xor_ln12_6 : 10
		and_ln12_8 : 10
		tmp_26 : 5
		tmp_23 : 5
		icmp_ln12_5 : 6
		tmp_24 : 5
		icmp_ln12_6 : 6
		icmp_ln12_7 : 6
		select_ln12_4 : 10
		xor_ln12_7 : 6
		and_ln12_9 : 7
		select_ln12_5 : 10
		xor_ln12_9 : 11
		or_ln12_4 : 11
		xor_ln12_10 : 6
		and_ln12_11 : 11
		and_ln12_12 : 11
		xor_ln12_11 : 11
	State 3
		k : 1
		trunc_ln19 : 2
		tmp_14 : 2
		zext_ln47 : 3
		sext_ln49_2 : 1
		sub_ln49 : 2
		add_ln49 : 3
		tmp_14_cast1 : 4
		tmp_16 : 4
		trunc_ln49 : 4
		icmp_ln49 : 5
		add_ln49_1 : 5
		select_ln49 : 6
		ui : 7
		tmp_27 : 1
		icmp_ln19_1 : 1
		tmp_28 : 1
		trunc_ln24_1 : 1
		icmp_ln24_1 : 2
		add_ln24_1 : 2
		select_ln24_1 : 3
		ref_tmp_i_i_i_0_1 : 4
		trunc_ln25_2 : 5
		tmp_29 : 5
		shl_ln25_1 : 5
		select_ln25_2 : 6
		zext_ln25_2 : 1
		zext_ln25_3 : 7
		sub_ln25_1 : 8
		tmp_30 : 9
		trunc_ln25_3 : 9
		tmp_31 : 9
		xor_ln25_2 : 10
		and_ln25_1 : 10
		xor_ln25_3 : 10
		select_ln25_3 : 10
		xor_ln15_1 : 2
		and_ln19_1 : 2
		or_ln19_1 : 2
		xor_ln19_1 : 2
		and_ln25_3 : 10
		sel_tmp3 : 10
		u_1 : 11
		store_ln66 : 2
		store_ln67 : 8
		zext_ln70 : 8
		LUT_B0_addr : 9
		b0 : 10
		LUT_B1_addr : 9
		b1 : 10
		LUT_B2_addr : 9
		b2 : 10
		LUT_B3_addr : 9
		b3 : 10
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add : 4
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add : 4
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add : 4
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add : 4
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa : 5
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa : 5
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa : 5
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa : 5
	State 4
		k_1 : 1
		trunc_ln19_1 : 2
		tmp_32 : 2
		zext_ln47_1 : 3
		sext_ln49_3 : 1
		sub_ln49_1 : 2
		add_ln49_2 : 3
		tmp_32_cast1 : 4
		tmp_38 : 4
		trunc_ln49_1 : 4
		icmp_ln49_1 : 5
		add_ln49_3 : 5
		select_ln49_1 : 6
		ui_1 : 7
		zext_ln76_8 : 1
		tmp_39 : 1
		zext_ln76 : 2
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_1 : 3
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_1 : 3
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_1 : 3
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_1 : 3
		tmp_40 : 1
		zext_ln76_1 : 2
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_2 : 3
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_2 : 3
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_2 : 3
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_2 : 3
		tmp_41 : 1
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_1 : 4
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_2 : 4
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_1 : 4
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_2 : 4
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_1 : 4
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_2 : 4
		tmp_33 : 1
		sext_ln76 : 2
		mul_ln76 : 3
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_1 : 4
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_2 : 4
		store_ln66 : 2
		store_ln67 : 8
		zext_ln70_1 : 8
		LUT_B0_addr_1 : 9
		b0_1 : 10
		LUT_B1_addr_1 : 9
		b1_1 : 10
		LUT_B2_addr_1 : 9
		b2_1 : 10
		LUT_B3_addr_1 : 9
		b3_1 : 10
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add : 4
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add : 4
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add : 4
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add : 4
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa : 5
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa : 5
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa : 5
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa : 5
	State 5
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_3 : 1
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_3 : 1
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_3 : 1
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_3 : 1
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_3 : 2
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_3 : 2
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_3 : 2
		tmp_34 : 1
		tmp_35 : 1
		sext_ln76_4 : 2
		mul_ln76_2 : 3
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_3 : 2
		zext_ln76_12 : 1
		tmp_51 : 1
		zext_ln76_4 : 2
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_1 : 3
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_1 : 3
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_1 : 3
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_1 : 3
		tmp_52 : 1
		zext_ln76_5 : 2
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_2 : 3
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_2 : 3
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_2 : 3
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_2 : 3
		tmp_53 : 1
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_1 : 4
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_2 : 4
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_1 : 4
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_2 : 4
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_1 : 4
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_2 : 4
		tmp_43 : 1
		sext_ln76_8 : 2
		mul_ln76_4 : 3
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_1 : 4
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_2 : 4
	State 6
		sext_ln76_1 : 1
		mul_ln76_1 : 1
		add_ln76_3 : 2
		tmp_36 : 1
		sext_ln76_6 : 2
		mul_ln76_3 : 3
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_3 : 1
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_3 : 1
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_3 : 1
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_3 : 1
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_3 : 2
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_3 : 2
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_3 : 2
		tmp_44 : 1
		tmp_45 : 1
		sext_ln76_12 : 2
		mul_ln76_6 : 3
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_3 : 2
	State 7
		sext_ln76_3 : 1
		sext_ln76_5 : 1
		add_ln76_4 : 2
		sext_ln76_9 : 1
		mul_ln76_5 : 1
		add_ln76_10 : 2
		tmp_46 : 1
		sext_ln76_14 : 2
		mul_ln76_7 : 3
	State 8
		sext_ln76_7 : 1
		add_ln76_5 : 2
		sext_ln76_11 : 1
		sext_ln76_13 : 1
		add_ln76_11 : 2
	State 9
		tmp_42 : 1
		trunc_ln2 : 1
		tmp_47 : 1
		trunc_ln76 : 1
		icmp_ln76 : 2
		tmp_48 : 1
		tmp_49 : 1
		or_ln76 : 3
		and_ln76 : 3
		zext_ln76_3 : 3
		add_ln76_6 : 4
		tmp_50 : 5
		xor_ln76 : 2
		or_ln76_6 : 6
		xor_ln76_2 : 6
		xor_ln76_1 : 2
		xor_ln76_3 : 6
		or_ln76_1 : 6
		and_ln76_1 : 6
		or_ln76_8 : 6
		xor_ln76_4 : 6
		and_ln76_2 : 6
		select_ln76 : 6
		or_ln76_2 : 6
		o_sum : 6
		sext_ln76_15 : 1
		add_ln76_12 : 2
	State 10
		tmp_54 : 1
		trunc_ln76_1 : 1
		tmp_55 : 1
		trunc_ln76_2 : 1
		icmp_ln76_1 : 2
		tmp_56 : 1
		tmp_57 : 1
		or_ln76_3 : 3
		and_ln76_3 : 3
		zext_ln76_7 : 3
		add_ln76_13 : 4
		tmp_58 : 5
		xor_ln76_5 : 2
		or_ln76_7 : 6
		xor_ln76_6 : 6
		xor_ln76_7 : 2
		xor_ln76_8 : 6
		or_ln76_4 : 6
		and_ln76_4 : 6
		or_ln76_9 : 6
		xor_ln76_9 : 6
		and_ln76_5 : 6
		select_ln76_2 : 6
		or_ln76_5 : 6
		select_ln76_3 : 6
		sext_ln82_1 : 7
		o_sum_1 : 7
		add_ln82_1 : 8
		tmp_59 : 9
		tmp_60 : 8
	State 11
		o_sum_2 : 1
		ret_ln88 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |      add_ln12_fu_604      |    0    |    0    |    23   |
|          |     add_ln12_1_fu_634     |    0    |    0    |    34   |
|          |         t_1_fu_708        |    0    |    0    |    23   |
|          |      add_ln24_fu_917      |    0    |    0    |    13   |
|          |     add_ln12_2_fu_1095    |    0    |    0    |    23   |
|          |     add_ln12_4_fu_1125    |    0    |    0    |    34   |
|          |        t_4_fu_1199        |    0    |    0    |    23   |
|          |      add_ln49_fu_1400     |    0    |    0    |    32   |
|          |     add_ln49_1_fu_1434    |    0    |    0    |    15   |
|          |     add_ln24_1_fu_1529    |    0    |    0    |    13   |
|    add   |     add_ln49_2_fu_1788    |    0    |    0    |    32   |
|          |     add_ln49_3_fu_1822    |    0    |    0    |    15   |
|          |      add_ln76_fu_1848     |    0    |    0    |    10   |
|          |     add_ln76_1_fu_1869    |    0    |    0    |    10   |
|          |     add_ln76_2_fu_1890    |    0    |    0    |    10   |
|          |     add_ln76_7_fu_2015    |    0    |    0    |    10   |
|          |     add_ln76_8_fu_2036    |    0    |    0    |    10   |
|          |     add_ln76_9_fu_2057    |    0    |    0    |    10   |
|          |     add_ln76_6_fu_2310    |    0    |    0    |    23   |
|          |    add_ln76_13_fu_2468    |    0    |    0    |    23   |
|          |      o_sum_1_fu_2571      |    0    |    0    |    23   |
|          |     add_ln82_1_fu_2576    |    0    |    0    |    23   |
|----------|---------------------------|---------|---------|---------|
|          |     select_ln12_fu_780    |    0    |    0    |    2    |
|          |    select_ln12_1_fu_800   |    0    |    0    |    2    |
|          |    select_ln12_2_fu_864   |    0    |    0    |    16   |
|          |         t_2_fu_876        |    0    |    0    |    16   |
|          |     select_ln24_fu_923    |    0    |    0    |    6    |
|          |   ref_tmp_i_i_i_0_fu_931  |    0    |    0    |    6    |
|          |     select_ln25_fu_959    |    0    |    0    |    16   |
|          |   select_ln25_1_fu_1019   |    0    |    0    |    16   |
|          |   select_ln12_4_fu_1271   |    0    |    0    |    2    |
|          |   select_ln12_5_fu_1291   |    0    |    0    |    2    |
|          |    select_ln49_fu_1440    |    0    |    0    |    8    |
|          |         ui_fu_1448        |    0    |    0    |    8    |
|  select  |   select_ln12_6_fu_1476   |    0    |    0    |    16   |
|          |        t_5_fu_1488        |    0    |    0    |    16   |
|          |   select_ln24_1_fu_1535   |    0    |    0    |    6    |
|          | ref_tmp_i_i_i_0_1_fu_1543 |    0    |    0    |    6    |
|          |   select_ln25_2_fu_1571   |    0    |    0    |    16   |
|          |   select_ln25_3_fu_1631   |    0    |    0    |    16   |
|          |   select_ln49_1_fu_1828   |    0    |    0    |    8    |
|          |        ui_1_fu_1836       |    0    |    0    |    8    |
|          |    select_ln76_fu_2384    |    0    |    0    |    16   |
|          |       o_sum_fu_2398       |    0    |    0    |    16   |
|          |   select_ln76_2_fu_2542   |    0    |    0    |    16   |
|          |   select_ln76_3_fu_2556   |    0    |    0    |    16   |
|          |    select_ln82_fu_2612    |    0    |    0    |    16   |
|          |      o_sum_2_fu_2620      |    0    |    0    |    16   |
|----------|---------------------------|---------|---------|---------|
|          |      icmp_ln12_fu_670     |    0    |    0    |    16   |
|          |     icmp_ln12_1_fu_752    |    0    |    0    |    9    |
|          |     icmp_ln12_2_fu_768    |    0    |    0    |    10   |
|          |     icmp_ln12_3_fu_774    |    0    |    0    |    10   |
|          |      icmp_ln19_fu_891     |    0    |    0    |    23   |
|          |      icmp_ln24_fu_911     |    0    |    0    |    17   |
|          |    icmp_ln12_4_fu_1161    |    0    |    0    |    16   |
|   icmp   |    icmp_ln12_5_fu_1243    |    0    |    0    |    9    |
|          |    icmp_ln12_6_fu_1259    |    0    |    0    |    10   |
|          |    icmp_ln12_7_fu_1265    |    0    |    0    |    10   |
|          |     icmp_ln49_fu_1428     |    0    |    0    |    27   |
|          |    icmp_ln19_1_fu_1503    |    0    |    0    |    23   |
|          |    icmp_ln24_1_fu_1523    |    0    |    0    |    17   |
|          |    icmp_ln49_1_fu_1816    |    0    |    0    |    27   |
|          |     icmp_ln76_fu_2274     |    0    |    0    |    16   |
|          |    icmp_ln76_1_fu_2432    |    0    |    0    |    16   |
|----------|---------------------------|---------|---------|---------|
|          |         u_fu_1067         |    0    |    0    |    14   |
|          |         k_fu_1341         |    0    |    0    |    9    |
|          |        u_1_fu_1679        |    0    |    0    |    14   |
|          |        k_1_fu_1729        |    0    |    0    |    9    |
|          |       tmp_33_fu_1903      |    0    |    0    |    20   |
| sparsemux|       tmp_34_fu_1961      |    0    |    0    |    20   |
|          |       tmp_35_fu_1984      |    0    |    0    |    20   |
|          |       tmp_43_fu_2070      |    0    |    0    |    20   |
|          |       tmp_36_fu_2109      |    0    |    0    |    20   |
|          |       tmp_44_fu_2150      |    0    |    0    |    20   |
|          |       tmp_45_fu_2173      |    0    |    0    |    20   |
|          |       tmp_46_fu_2215      |    0    |    0    |    20   |
|----------|---------------------------|---------|---------|---------|
|          |      sub_ln25_fu_975      |    0    |    0    |    23   |
|    sub   |      sub_ln49_fu_1394     |    0    |    0    |    31   |
|          |     sub_ln25_1_fu_1587    |    0    |    0    |    23   |
|          |     sub_ln49_1_fu_1782    |    0    |    0    |    31   |
|----------|---------------------------|---------|---------|---------|
|          |      xor_ln12_fu_722      |    0    |    0    |    2    |
|          |     xor_ln12_1_fu_788     |    0    |    0    |    2    |
|          |     xor_ln12_3_fu_808     |    0    |    0    |    2    |
|          |     xor_ln12_4_fu_820     |    0    |    0    |    2    |
|          |     xor_ln12_5_fu_838     |    0    |    0    |    2    |
|          |     xor_ln12_2_fu_848     |    0    |    0    |    2    |
|          |      xor_ln25_fu_1001     |    0    |    0    |    2    |
|          |     xor_ln25_1_fu_1013    |    0    |    0    |    2    |
|          |      xor_ln15_fu_1027     |    0    |    0    |    2    |
|          |      xor_ln19_fu_1045     |    0    |    0    |    2    |
|          |     xor_ln12_6_fu_1213    |    0    |    0    |    2    |
|          |     xor_ln12_7_fu_1279    |    0    |    0    |    2    |
|          |     xor_ln12_9_fu_1299    |    0    |    0    |    2    |
|          |    xor_ln12_10_fu_1311    |    0    |    0    |    2    |
|          |    xor_ln12_11_fu_1329    |    0    |    0    |    2    |
|    xor   |     xor_ln12_8_fu_1460    |    0    |    0    |    2    |
|          |     xor_ln25_2_fu_1613    |    0    |    0    |    2    |
|          |     xor_ln25_3_fu_1625    |    0    |    0    |    2    |
|          |     xor_ln15_1_fu_1639    |    0    |    0    |    2    |
|          |     xor_ln19_1_fu_1657    |    0    |    0    |    2    |
|          |      xor_ln76_fu_2324     |    0    |    0    |    2    |
|          |     xor_ln76_2_fu_2336    |    0    |    0    |    2    |
|          |     xor_ln76_1_fu_2342    |    0    |    0    |    2    |
|          |     xor_ln76_3_fu_2348    |    0    |    0    |    2    |
|          |     xor_ln76_4_fu_2372    |    0    |    0    |    2    |
|          |     xor_ln76_5_fu_2482    |    0    |    0    |    2    |
|          |     xor_ln76_6_fu_2494    |    0    |    0    |    2    |
|          |     xor_ln76_7_fu_2500    |    0    |    0    |    2    |
|          |     xor_ln76_8_fu_2506    |    0    |    0    |    2    |
|          |     xor_ln76_9_fu_2530    |    0    |    0    |    2    |
|          |      xor_ln82_fu_2598     |    0    |    0    |    2    |
|          |     xor_ln82_1_fu_2608    |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|          |      and_ln12_fu_698      |    0    |    0    |    2    |
|          |     and_ln12_1_fu_728     |    0    |    0    |    2    |
|          |     and_ln12_2_fu_794     |    0    |    0    |    2    |
|          |     and_ln12_4_fu_826     |    0    |    0    |    2    |
|          |     and_ln12_5_fu_832     |    0    |    0    |    2    |
|          |     and_ln12_3_fu_844     |    0    |    0    |    2    |
|          |        empty_fu_854       |    0    |    0    |    2    |
|          |     and_ln12_6_fu_859     |    0    |    0    |    2    |
|          |      and_ln25_fu_1007     |    0    |    0    |    2    |
|          |      and_ln19_fu_1033     |    0    |    0    |    2    |
|          |     and_ln25_2_fu_1051    |    0    |    0    |    2    |
|          |     and_ln12_7_fu_1189    |    0    |    0    |    2    |
|          |     and_ln12_8_fu_1219    |    0    |    0    |    2    |
|          |     and_ln12_9_fu_1285    |    0    |    0    |    2    |
|    and   |    and_ln12_11_fu_1317    |    0    |    0    |    2    |
|          |    and_ln12_12_fu_1323    |    0    |    0    |    2    |
|          |    and_ln12_10_fu_1456    |    0    |    0    |    2    |
|          |      empty_14_fu_1466     |    0    |    0    |    2    |
|          |    and_ln12_13_fu_1471    |    0    |    0    |    2    |
|          |     and_ln25_1_fu_1619    |    0    |    0    |    2    |
|          |     and_ln19_1_fu_1645    |    0    |    0    |    2    |
|          |     and_ln25_3_fu_1663    |    0    |    0    |    2    |
|          |      and_ln76_fu_2300     |    0    |    0    |    2    |
|          |     and_ln76_1_fu_2360    |    0    |    0    |    2    |
|          |     and_ln76_2_fu_2378    |    0    |    0    |    2    |
|          |     and_ln76_3_fu_2458    |    0    |    0    |    2    |
|          |     and_ln76_4_fu_2518    |    0    |    0    |    2    |
|          |     and_ln76_5_fu_2536    |    0    |    0    |    2    |
|          |      and_ln82_fu_2603     |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|          |       or_ln12_fu_692      |    0    |    0    |    2    |
|          |      or_ln12_1_fu_814     |    0    |    0    |    2    |
|          |      or_ln12_2_fu_871     |    0    |    0    |    2    |
|          |      or_ln19_fu_1039      |    0    |    0    |    2    |
|          |     or_ln12_3_fu_1183     |    0    |    0    |    2    |
|          |     or_ln12_4_fu_1305     |    0    |    0    |    2    |
|          |     or_ln12_5_fu_1483     |    0    |    0    |    2    |
|          |     or_ln19_1_fu_1651     |    0    |    0    |    2    |
|    or    |      or_ln76_fu_2294      |    0    |    0    |    2    |
|          |     or_ln76_6_fu_2330     |    0    |    0    |    2    |
|          |     or_ln76_1_fu_2354     |    0    |    0    |    2    |
|          |     or_ln76_8_fu_2366     |    0    |    0    |    2    |
|          |     or_ln76_2_fu_2392     |    0    |    0    |    2    |
|          |     or_ln76_3_fu_2452     |    0    |    0    |    2    |
|          |     or_ln76_7_fu_2488     |    0    |    0    |    2    |
|          |     or_ln76_4_fu_2512     |    0    |    0    |    2    |
|          |     or_ln76_9_fu_2524     |    0    |    0    |    2    |
|          |     or_ln76_5_fu_2550     |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|    mul   |     mul_ln76_1_fu_2103    |    1    |    0    |    5    |
|          |     mul_ln76_5_fu_2209    |    1    |    0    |    5    |
|----------|---------------------------|---------|---------|---------|
|          |        grp_fu_2627        |    1    |    0    |    0    |
|          |        grp_fu_2636        |    1    |    0    |    0    |
|  muladd  |        grp_fu_2644        |    1    |    0    |    0    |
|          |        grp_fu_2653        |    1    |    0    |    0    |
|          |        grp_fu_2667        |    1    |    0    |    0    |
|          |        grp_fu_2675        |    1    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   read   |  x_0_val_read_read_fu_172 |    0    |    0    |    0    |
|          |  x_1_val_read_read_fu_178 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |      sext_ln12_fu_600     |    0    |    0    |    0    |
|          |     sext_ln12_1_fu_618    |    0    |    0    |    0    |
|          |     sext_ln12_3_fu_630    |    0    |    0    |    0    |
|          |    sext_ln12_2_fu_1091    |    0    |    0    |    0    |
|          |    sext_ln12_4_fu_1109    |    0    |    0    |    0    |
|          |    sext_ln12_5_fu_1121    |    0    |    0    |    0    |
|          |     sext_ln49_fu_1380     |    0    |    0    |    0    |
|          |    sext_ln49_2_fu_1390    |    0    |    0    |    0    |
|          |    sext_ln49_1_fu_1768    |    0    |    0    |    0    |
|          |    sext_ln49_3_fu_1778    |    0    |    0    |    0    |
|   sext   |     sext_ln76_fu_1926     |    0    |    0    |    0    |
|          |    sext_ln76_4_fu_2007    |    0    |    0    |    0    |
|          |    sext_ln76_8_fu_2093    |    0    |    0    |    0    |
|          |    sext_ln76_2_fu_2100    |    0    |    0    |    0    |
|          |    sext_ln76_6_fu_2132    |    0    |    0    |    0    |
|          |    sext_ln76_12_fu_2196   |    0    |    0    |    0    |
|          |    sext_ln76_3_fu_2200    |    0    |    0    |    0    |
|          |    sext_ln76_10_fu_2206   |    0    |    0    |    0    |
|          |    sext_ln76_14_fu_2238   |    0    |    0    |    0    |
|          |    sext_ln76_11_fu_2245   |    0    |    0    |    0    |
|          |     sext_ln82_fu_2564     |    0    |    0    |    0    |
|          |    sext_ln82_1_fu_2567    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |         tmp_fu_610        |    0    |    0    |    0    |
|          |        tmp_1_fu_622       |    0    |    0    |    0    |
|          |       shl_ln_fu_951       |    0    |    0    |    0    |
|          |      sel_tmp_fu_1057      |    0    |    0    |    0    |
|          |       tmp_17_fu_1101      |    0    |    0    |    0    |
|bitconcatenate|       tmp_18_fu_1113      |    0    |    0    |    0    |
|          |      sel_tmp2_fu_1335     |    0    |    0    |    0    |
|          |       tmp_15_fu_1383      |    0    |    0    |    0    |
|          |     shl_ln25_1_fu_1563    |    0    |    0    |    0    |
|          |      sel_tmp3_fu_1669     |    0    |    0    |    0    |
|          |      sel_tmp1_fu_1723     |    0    |    0    |    0    |
|          |       tmp_37_fu_1771      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |        tmp_2_fu_640       |    0    |    0    |    0    |
|          |        tmp_3_fu_658       |    0    |    0    |    0    |
|          |        tmp_4_fu_676       |    0    |    0    |    0    |
|          |        tmp_5_fu_684       |    0    |    0    |    0    |
|          |        tmp_6_fu_714       |    0    |    0    |    0    |
|          |        tmp_9_fu_734       |    0    |    0    |    0    |
|          |       tmp_10_fu_883       |    0    |    0    |    0    |
|          |       tmp_11_fu_943       |    0    |    0    |    0    |
|          |       tmp_12_fu_981       |    0    |    0    |    0    |
|          |       tmp_13_fu_993       |    0    |    0    |    0    |
|          |       tmp_19_fu_1131      |    0    |    0    |    0    |
|          |       tmp_20_fu_1149      |    0    |    0    |    0    |
|          |       tmp_21_fu_1167      |    0    |    0    |    0    |
|          |       tmp_22_fu_1175      |    0    |    0    |    0    |
|          |       tmp_25_fu_1205      |    0    |    0    |    0    |
|          |       tmp_26_fu_1225      |    0    |    0    |    0    |
|          |       tmp_14_fu_1364      |    0    |    0    |    0    |
|          |       tmp_16_fu_1416      |    0    |    0    |    0    |
|          |       tmp_27_fu_1495      |    0    |    0    |    0    |
|          |       tmp_29_fu_1555      |    0    |    0    |    0    |
| bitselect|       tmp_30_fu_1593      |    0    |    0    |    0    |
|          |       tmp_31_fu_1605      |    0    |    0    |    0    |
|          |       tmp_32_fu_1752      |    0    |    0    |    0    |
|          |       tmp_38_fu_1804      |    0    |    0    |    0    |
|          |       tmp_39_fu_1853      |    0    |    0    |    0    |
|          |       tmp_40_fu_1874      |    0    |    0    |    0    |
|          |       tmp_41_fu_1895      |    0    |    0    |    0    |
|          |       tmp_51_fu_2020      |    0    |    0    |    0    |
|          |       tmp_52_fu_2041      |    0    |    0    |    0    |
|          |       tmp_53_fu_2062      |    0    |    0    |    0    |
|          |       tmp_42_fu_2248      |    0    |    0    |    0    |
|          |       tmp_47_fu_2264      |    0    |    0    |    0    |
|          |       tmp_48_fu_2280      |    0    |    0    |    0    |
|          |       tmp_49_fu_2287      |    0    |    0    |    0    |
|          |       tmp_50_fu_2316      |    0    |    0    |    0    |
|          |       tmp_54_fu_2406      |    0    |    0    |    0    |
|          |       tmp_55_fu_2422      |    0    |    0    |    0    |
|          |       tmp_56_fu_2438      |    0    |    0    |    0    |
|          |       tmp_57_fu_2445      |    0    |    0    |    0    |
|          |       tmp_58_fu_2474      |    0    |    0    |    0    |
|          |       tmp_59_fu_2582      |    0    |    0    |    0    |
|          |       tmp_60_fu_2590      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |          t_fu_648         |    0    |    0    |    0    |
|          |        tmp_7_fu_742       |    0    |    0    |    0    |
|          |        tmp_8_fu_758       |    0    |    0    |    0    |
|          |        tmp_s_fu_897       |    0    |    0    |    0    |
|          |        t_3_fu_1139        |    0    |    0    |    0    |
|partselect|       tmp_23_fu_1233      |    0    |    0    |    0    |
|          |       tmp_24_fu_1249      |    0    |    0    |    0    |
|          |    tmp_14_cast1_fu_1406   |    0    |    0    |    0    |
|          |       tmp_28_fu_1509      |    0    |    0    |    0    |
|          |    tmp_32_cast1_fu_1794   |    0    |    0    |    0    |
|          |     trunc_ln2_fu_2255     |    0    |    0    |    0    |
|          |    trunc_ln76_1_fu_2413   |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     trunc_ln12_fu_666     |    0    |    0    |    0    |
|          |     trunc_ln24_fu_907     |    0    |    0    |    0    |
|          |     trunc_ln25_fu_939     |    0    |    0    |    0    |
|          |    trunc_ln25_1_fu_989    |    0    |    0    |    0    |
|          |    trunc_ln12_1_fu_1157   |    0    |    0    |    0    |
|          |     trunc_ln19_fu_1360    |    0    |    0    |    0    |
|   trunc  |     trunc_ln49_fu_1424    |    0    |    0    |    0    |
|          |    trunc_ln24_1_fu_1519   |    0    |    0    |    0    |
|          |    trunc_ln25_2_fu_1551   |    0    |    0    |    0    |
|          |    trunc_ln25_3_fu_1601   |    0    |    0    |    0    |
|          |    trunc_ln19_1_fu_1748   |    0    |    0    |    0    |
|          |    trunc_ln49_1_fu_1812   |    0    |    0    |    0    |
|          |     trunc_ln76_fu_2271    |    0    |    0    |    0    |
|          |    trunc_ln76_2_fu_2429   |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |      zext_ln12_fu_704     |    0    |    0    |    0    |
|          |      zext_ln25_fu_967     |    0    |    0    |    0    |
|          |     zext_ln25_1_fu_971    |    0    |    0    |    0    |
|          |    zext_ln12_1_fu_1195    |    0    |    0    |    0    |
|          |     zext_ln47_fu_1372     |    0    |    0    |    0    |
|          |    zext_ln25_2_fu_1579    |    0    |    0    |    0    |
|          |    zext_ln25_3_fu_1583    |    0    |    0    |    0    |
|          |     zext_ln70_fu_1715     |    0    |    0    |    0    |
|          |    zext_ln47_1_fu_1760    |    0    |    0    |    0    |
|          |    zext_ln76_8_fu_1844    |    0    |    0    |    0    |
|          |     zext_ln76_fu_1861     |    0    |    0    |    0    |
|          |    zext_ln76_1_fu_1882    |    0    |    0    |    0    |
|   zext   |    zext_ln70_1_fu_1942    |    0    |    0    |    0    |
|          |    zext_ln76_10_fu_1950   |    0    |    0    |    0    |
|          |    zext_ln76_2_fu_1954    |    0    |    0    |    0    |
|          |    zext_ln76_12_fu_2011   |    0    |    0    |    0    |
|          |    zext_ln76_4_fu_2028    |    0    |    0    |    0    |
|          |    zext_ln76_5_fu_2049    |    0    |    0    |    0    |
|          |    zext_ln76_9_fu_2097    |    0    |    0    |    0    |
|          |    zext_ln76_11_fu_2136   |    0    |    0    |    0    |
|          |    zext_ln76_14_fu_2139   |    0    |    0    |    0    |
|          |    zext_ln76_6_fu_2143    |    0    |    0    |    0    |
|          |    zext_ln76_13_fu_2203   |    0    |    0    |    0    |
|          |    zext_ln76_15_fu_2242   |    0    |    0    |    0    |
|          |    zext_ln76_3_fu_2306    |    0    |    0    |    0    |
|          |    zext_ln76_7_fu_2464    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    8    |    0    |   1458  |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------------------------------------------------------------------+--------+
|                                                                                            |   FF   |
+--------------------------------------------------------------------------------------------+--------+
|                                   LUT_B0_addr_1_reg_2928                                   |    8   |
|                                    LUT_B0_addr_reg_2808                                    |    8   |
|                                   LUT_B1_addr_1_reg_2933                                   |    8   |
|                                    LUT_B1_addr_reg_2813                                    |    8   |
|                                   LUT_B2_addr_1_reg_2938                                   |    8   |
|                                    LUT_B2_addr_reg_2818                                    |    8   |
|                                   LUT_B3_addr_1_reg_2943                                   |    8   |
|                                    LUT_B3_addr_reg_2823                                    |    8   |
|                                    add_ln76_11_reg_3154                                    |   27   |
|                                     add_ln76_4_reg_3138                                    |   27   |
|                                    and_ln12_11_reg_2761                                    |    1   |
|                                     and_ln12_1_reg_2699                                    |    1   |
|                                     and_ln12_4_reg_2709                                    |    1   |
|                                     and_ln12_8_reg_2751                                    |    1   |
|                                     and_ln19_1_reg_2797                                    |    1   |
|                                      and_ln19_reg_2730                                     |    1   |
|                                        b1_1_reg_3003                                       |   10   |
|                                         b1_reg_2863                                        |   10   |
|                                        b3_1_reg_3008                                       |    8   |
|                                         b3_reg_2868                                        |    8   |
|                                    icmp_ln12_2_reg_2704                                    |    1   |
|                                    icmp_ln12_6_reg_2756                                    |    1   |
|                                        k_1_reg_2848                                        |    3   |
|                                         k_reg_2772                                         |    3   |
|                                     mul_ln76_1_reg_3068                                    |   26   |
|                                     mul_ln76_5_reg_3123                                    |   26   |
|                                      o_sum_1_reg_3159                                      |   16   |
|                                       o_sum_reg_3148                                       |   16   |
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_1_reg_2878|    1   |
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_2_reg_2898|    1   |
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_3_reg_2973|    1   |
| p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_reg_2828 |    1   |
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_1_reg_2883|    1   |
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_2_reg_2903|    1   |
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_3_reg_2978|    1   |
| p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_reg_2833 |    1   |
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_1_reg_2888|    1   |
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_2_reg_2908|    1   |
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_3_reg_2983|    1   |
| p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_reg_2838 |    1   |
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_1_reg_2893|    1   |
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_2_reg_2913|    1   |
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_3_reg_2988|    1   |
| p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_reg_2843 |    1   |
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_1_reg_3018|    1   |
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_2_reg_3038|    1   |
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_3_reg_3088|    1   |
| p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_reg_2948 |    1   |
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_1_reg_3023|    1   |
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_2_reg_3043|    1   |
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_3_reg_3093|    1   |
| p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_reg_2953 |    1   |
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_1_reg_3028|    1   |
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_2_reg_3048|    1   |
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_3_reg_3098|    1   |
| p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_reg_2958 |    1   |
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_1_reg_3033|    1   |
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_2_reg_3053|    1   |
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_3_reg_3103|    1   |
| p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_reg_2963 |    1   |
|                                           reg_596                                          |   10   |
|                                    sext_ln76_11_reg_3143                                   |   27   |
|                                    sext_ln76_12_reg_3113                                   |   26   |
|                                    sext_ln76_14_reg_3128                                   |   24   |
|                                    sext_ln76_3_reg_3118                                    |   27   |
|                                    sext_ln76_4_reg_2998                                    |   26   |
|                                    sext_ln76_6_reg_3073                                    |   24   |
|                                    sext_ln76_8_reg_3063                                    |   24   |
|                                     sext_ln76_reg_2923                                     |   24   |
|                                        t_1_reg_2694                                        |   16   |
|                                        t_4_reg_2746                                        |   16   |
|                                       tmp_10_reg_2720                                      |    1   |
|                                       tmp_19_reg_2741                                      |    1   |
|                                       tmp_27_reg_2787                                      |    1   |
|                                       tmp_2_reg_2689                                       |    1   |
|                                       tmp_34_reg_2993                                      |   16   |
|                                       tmp_41_reg_2918                                      |    1   |
|                                       tmp_44_reg_3108                                      |   16   |
|                                       tmp_53_reg_3058                                      |    1   |
|                                       tmp_59_reg_3164                                      |    1   |
|                                       tmp_60_reg_3170                                      |    1   |
|                                    trunc_ln19_1_reg_2855                                   |    2   |
|                                     trunc_ln19_reg_2779                                    |    2   |
|                                    trunc_ln25_2_reg_2792                                   |    3   |
|                                     trunc_ln25_reg_2725                                    |    3   |
|                                        u_1_reg_2802                                        |   16   |
|                                         u_reg_2735                                         |   16   |
|                                    xor_ln12_11_reg_2767                                    |    1   |
|                                     xor_ln12_5_reg_2715                                    |    1   |
|                                    zext_ln76_10_reg_2968                                   |   26   |
|                                    zext_ln76_11_reg_3078                                   |   24   |
|                                    zext_ln76_12_reg_3013                                   |   24   |
|                                    zext_ln76_14_reg_3083                                   |   26   |
|                                    zext_ln76_15_reg_3133                                   |   24   |
|                                    zext_ln76_8_reg_2873                                    |   24   |
+--------------------------------------------------------------------------------------------+--------+
|                                            Total                                           |   760  |
+--------------------------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_191 |  p0  |   4  |   8  |   32   ||    0    ||    20   |
| grp_access_fu_204 |  p0  |   4  |   8  |   32   ||    0    ||    20   |
| grp_access_fu_217 |  p0  |   4  |   8  |   32   ||    0    ||    20   |
| grp_access_fu_230 |  p0  |   4  |   8  |   32   ||    0    ||    20   |
| grp_access_fu_264 |  p0  |   6  |   1  |    6   ||    0    ||    31   |
| grp_access_fu_264 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_270 |  p0  |   6  |   1  |    6   ||    0    ||    31   |
| grp_access_fu_270 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_276 |  p0  |   6  |   1  |    6   ||    0    ||    31   |
| grp_access_fu_276 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_282 |  p0  |   6  |   1  |    6   ||    0    ||    31   |
| grp_access_fu_282 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_428 |  p0  |   6  |   1  |    6   ||    0    ||    31   |
| grp_access_fu_428 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_434 |  p0  |   6  |   1  |    6   ||    0    ||    31   |
| grp_access_fu_434 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_440 |  p0  |   6  |   1  |    6   ||    0    ||    31   |
| grp_access_fu_440 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_446 |  p0  |   6  |   1  |    6   ||    0    ||    31   |
| grp_access_fu_446 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|    grp_fu_2627    |  p0  |   3  |  16  |   48   ||    0    ||    14   |
|    grp_fu_2627    |  p1  |   2  |   8  |   16   ||    0    ||    9    |
|    grp_fu_2636    |  p0  |   3  |  16  |   48   ||    0    ||    14   |
|    grp_fu_2636    |  p1  |   2  |  10  |   20   ||    0    ||    9    |
|    grp_fu_2644    |  p0  |   3  |  16  |   48   ||    0    ||    14   |
|    grp_fu_2644    |  p1  |   2  |   8  |   16   ||    0    ||    9    |
|    grp_fu_2653    |  p0  |   3  |  16  |   48   ||    0    ||    14   |
|    grp_fu_2653    |  p1  |   2  |   8  |   16   ||    0    ||    9    |
|    grp_fu_2667    |  p0  |   3  |  16  |   48   ||    0    ||    14   |
|    grp_fu_2667    |  p1  |   2  |  10  |   20   ||    0    ||    9    |
|    grp_fu_2675    |  p0  |   3  |  16  |   48   ||    0    ||    14   |
|    grp_fu_2675    |  p1  |   2  |   8  |   16   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   568  || 13.8954 ||    0    ||   538   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |    0   |  1458  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   13   |    0   |   538  |
|  Register |    -   |    -   |   760  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |   13   |   760  |  1996  |
+-----------+--------+--------+--------+--------+
