{
	"cts__timing__setup__tns__pre_repair": 0,
	"cts__timing__setup__ws__pre_repair": 0.29996,
	"cts__clock__skew__setup__pre_repair": 0.120769,
	"cts__clock__skew__hold__pre_repair": 0.120769,
	"cts__timing__drv__max_slew_limit__pre_repair": 0.0726661,
	"cts__timing__drv__max_slew__pre_repair": 0,
	"cts__timing__drv__max_cap_limit__pre_repair": 0.814338,
	"cts__timing__drv__max_cap__pre_repair": 0,
	"cts__timing__drv__max_fanout_limit__pre_repair": 0,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 0,
	"cts__timing__drv__hold_violation_count__pre_repair": 0,
	"cts__power__internal__total__pre_repair": 0.677994,
	"cts__power__switching__total__pre_repair": 0.287293,
	"cts__power__leakage__total__pre_repair": 7.47017e-06,
	"cts__power__total__pre_repair": 0.965294,
	"cts__design__io__pre_repair": 47,
	"cts__design__die__area__pre_repair": 1.24939e+06,
	"cts__design__core__area__pre_repair": 1.23803e+06,
	"cts__design__instance__count__pre_repair": 62235,
	"cts__design__instance__area__pre_repair": 698904,
	"cts__design__instance__count__stdcell__pre_repair": 62235,
	"cts__design__instance__area__stdcell__pre_repair": 698904,
	"cts__design__instance__count__macros__pre_repair": 0,
	"cts__design__instance__area__macros__pre_repair": 0,
	"cts__design__instance__utilization__pre_repair": 0.564527,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.564527,
	"cts__timing__setup__tns__post_repair": 0,
	"cts__timing__setup__ws__post_repair": 0.29996,
	"cts__clock__skew__setup__post_repair": 0.120769,
	"cts__clock__skew__hold__post_repair": 0.120769,
	"cts__timing__drv__max_slew_limit__post_repair": 0.0726661,
	"cts__timing__drv__max_slew__post_repair": 0,
	"cts__timing__drv__max_cap_limit__post_repair": 0.814338,
	"cts__timing__drv__max_cap__post_repair": 0,
	"cts__timing__drv__max_fanout_limit__post_repair": 0,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 0,
	"cts__timing__drv__hold_violation_count__post_repair": 0,
	"cts__power__internal__total__post_repair": 0.677994,
	"cts__power__switching__total__post_repair": 0.287293,
	"cts__power__leakage__total__post_repair": 7.47017e-06,
	"cts__power__total__post_repair": 0.965294,
	"cts__design__io__post_repair": 47,
	"cts__design__die__area__post_repair": 1.24939e+06,
	"cts__design__core__area__post_repair": 1.23803e+06,
	"cts__design__instance__count__post_repair": 62235,
	"cts__design__instance__area__post_repair": 698904,
	"cts__design__instance__count__stdcell__post_repair": 62235,
	"cts__design__instance__area__stdcell__post_repair": 698904,
	"cts__design__instance__count__macros__post_repair": 0,
	"cts__design__instance__area__macros__post_repair": 0,
	"cts__design__instance__utilization__post_repair": 0.564527,
	"cts__design__instance__utilization__stdcell__post_repair": 0.564527,
	"cts__design__instance__displacement__total": 8801.84,
	"cts__design__instance__displacement__mean": 0.141,
	"cts__design__instance__displacement__max": 17.76,
	"cts__route__wirelength__estimated": 1.25476e+06,
	"cts__design__instance__count__setup_buffer": 0,
	"cts__design__instance__count__hold_buffer": 0,
	"cts__design__instance__displacement__total": 0,
	"cts__design__instance__displacement__mean": 0,
	"cts__design__instance__displacement__max": 0,
	"cts__route__wirelength__estimated": 1.25476e+06,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": 0,
	"cts__timing__setup__ws": 0.300096,
	"cts__clock__skew__setup": 0.120089,
	"cts__clock__skew__hold": 0.120089,
	"cts__timing__drv__max_slew_limit": 0.0711192,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": 0.829455,
	"cts__timing__drv__max_cap": 0,
	"cts__timing__drv__max_fanout_limit": 0,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 0,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 0.678635,
	"cts__power__switching__total": 0.29014,
	"cts__power__leakage__total": 7.47017e-06,
	"cts__power__total": 0.968783,
	"cts__design__io": 47,
	"cts__design__die__area": 1.24939e+06,
	"cts__design__core__area": 1.23803e+06,
	"cts__design__instance__count": 62235,
	"cts__design__instance__area": 698904,
	"cts__design__instance__count__stdcell": 62235,
	"cts__design__instance__area__stdcell": 698904,
	"cts__design__instance__count__macros": 0,
	"cts__design__instance__area__macros": 0,
	"cts__design__instance__utilization": 0.564527,
	"cts__design__instance__utilization__stdcell": 0.564527
}