# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../uart_testing.ip_user_files/bd/CRP_FPGA/ip/CRP_FPGA_fifo_generator_0_0/sim/CRP_FPGA_fifo_generator_0_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
