static inline unsigned short F_1 ( struct V_1 * V_2 )\r\n{\r\nreturn F_2 ( V_2 -> V_3 + 0xc008 ) ;\r\n}\r\nstatic inline unsigned short F_3 ( struct V_1 * V_2 )\r\n{\r\nreturn F_2 ( V_2 -> V_3 + 0xc00a ) ;\r\n}\r\nstatic inline void F_4 ( struct V_1 * V_2 , unsigned short V_4 )\r\n{\r\nF_5 ( V_4 , V_2 -> V_3 + 0xc00a ) ;\r\n}\r\nstatic inline void F_6 ( struct V_1 * V_2 , unsigned short V_5 )\r\n{\r\nF_5 ( V_5 , V_2 -> V_3 + 0xc00c ) ;\r\n}\r\nstatic inline void F_7 ( struct V_1 * V_2 , unsigned short V_5 )\r\n{\r\nF_5 ( V_5 , V_2 -> V_3 + 0xc00e ) ;\r\n}\r\nstatic inline void F_8 ( struct V_1 * V_2 )\r\n{\r\nF_9 ( F_10 ( V_2 -> V_3 + V_6 ) | 2 , V_2 -> V_3 + V_6 ) ;\r\n}\r\nstatic inline void F_11 ( struct V_1 * V_2 )\r\n{\r\nF_9 ( F_10 ( V_2 -> V_3 + V_6 ) & ~ 2 , V_2 -> V_3 + V_6 ) ;\r\n}\r\nstatic inline unsigned short int F_12 ( short int V_7 )\r\n{\r\nV_7 &= 0x1f ;\r\nif ( V_7 > 0xf ) V_7 += 0x3ff0 ;\r\nreturn V_7 + 0x4000 ;\r\n}\r\nstatic int T_1 F_13 ( struct V_1 * V_2 )\r\n{\r\nunsigned short * V_8 ;\r\nstatic unsigned short V_9 [] = { 0x240 , 0x300 , 0x310 , 0x270 , 0x320 , 0x340 , 0 } ;\r\nunsigned short V_10 = V_2 -> V_3 ;\r\nint V_11 = V_2 -> V_12 ;\r\nint V_13 ;\r\nV_2 -> V_14 = 0xff ;\r\n#ifdef F_14\r\nif ( V_15 ) {\r\nint V_16 = 0 ;\r\nwhile ( V_16 != V_17 ) {\r\nint V_18 , V_19 ;\r\nV_16 = F_15 ( 0x628B , V_16 ) ;\r\nif ( V_16 == V_17 )\r\nbreak;\r\nV_18 = F_16 ( V_16 , 2 ) ;\r\nV_19 = F_16 ( V_16 , 3 ) ;\r\nV_10 = V_20 [ V_19 & 0xf ] ;\r\nV_2 -> V_12 = V_21 [ ( V_19 >> 4 ) & 0x7 ] ;\r\nif ( ( V_18 & 0x7 ) == 0x1 )\r\nV_2 -> V_14 = V_22 ;\r\nelse if ( ( V_18 & 0x7 ) == 0x5 ) {\r\nif ( V_19 & 0x80 )\r\nV_2 -> V_14 = V_23 ;\r\nelse\r\nV_2 -> V_14 = V_24 ;\r\n}\r\nF_17 ( V_16 , L_1 ) ;\r\nF_18 ( V_16 , NULL , V_2 ) ;\r\nF_19 ( V_16 ) ;\r\nbreak;\r\n}\r\n}\r\n#endif\r\nif ( V_10 & 0xfe00 ) {\r\nif ( ! F_20 ( V_10 , V_25 , L_2 ) )\r\nreturn - V_26 ;\r\nV_13 = F_21 ( V_2 , V_10 ) ;\r\nF_22 ( V_10 , V_25 ) ;\r\nreturn V_13 ;\r\n} else if ( V_10 )\r\nreturn - V_27 ;\r\nfor ( V_8 = & V_9 [ 0 ] ; * V_8 ; V_8 ++ )\r\n{\r\nunsigned short V_28 = 0 ;\r\nint V_29 ;\r\nif ( ! F_20 ( * V_8 , V_25 , L_2 ) )\r\ncontinue;\r\nfor ( V_29 = 0 ; V_29 < 4 ; V_29 ++ )\r\n{\r\nunsigned short V_30 ;\r\nV_30 = F_10 ( * V_8 + V_31 ) ;\r\nV_28 |= ( V_30 >> 4 ) << ( ( V_30 & 0x03 ) << 2 ) ;\r\n}\r\nif ( V_28 == 0xbaba && ! F_21 ( V_2 , * V_8 ) ) {\r\nF_22 ( * V_8 , V_25 ) ;\r\nreturn 0 ;\r\n}\r\nF_22 ( * V_8 , V_25 ) ;\r\nV_2 -> V_12 = V_11 ;\r\n}\r\nreturn - V_32 ;\r\n}\r\nstruct V_1 * T_1 F_23 ( int V_33 )\r\n{\r\nstruct V_1 * V_2 = F_24 ( sizeof( struct V_34 ) ) ;\r\nint V_13 ;\r\nif ( ! V_2 )\r\nreturn F_25 ( - V_35 ) ;\r\nsprintf ( V_2 -> V_36 , L_3 , V_33 ) ;\r\nF_26 ( V_2 ) ;\r\nV_13 = F_13 ( V_2 ) ;\r\nif ( ! V_13 )\r\nreturn V_2 ;\r\nF_27 ( V_2 ) ;\r\nreturn F_25 ( V_13 ) ;\r\n}\r\nstatic int F_28 ( struct V_1 * V_2 )\r\n{\r\nint V_37 ;\r\nunsigned short V_10 = V_2 -> V_3 ;\r\nstruct V_34 * V_38 = F_29 ( V_2 ) ;\r\n#if V_39 > 6\r\nF_30 ( V_40 L_4 , V_2 -> V_36 ) ;\r\n#endif\r\nif ( ! V_2 -> V_12 || ! V_41 [ V_2 -> V_12 ] )\r\nreturn - V_27 ;\r\nV_37 = F_31 ( V_2 -> V_12 , V_42 , 0 , V_2 -> V_36 , V_2 ) ;\r\nif ( V_37 )\r\nreturn V_37 ;\r\nif ( ! F_20 ( V_10 , V_25 , L_2 ) ) {\r\nF_30 ( V_43 L_5\r\n, V_10 ) ;\r\ngoto V_44;\r\n}\r\nif ( ! F_20 ( V_10 + 0x4000 , V_25 , L_6 ) ) {\r\nF_30 ( V_43 L_5\r\n, V_10 + 0x4000 ) ;\r\ngoto V_45;\r\n}\r\nif ( ! F_20 ( V_10 + 0x8000 , V_25 , L_6 ) ) {\r\nF_30 ( V_43 L_5\r\n, V_10 + 0x8000 ) ;\r\ngoto V_46;\r\n}\r\nif ( ! F_20 ( V_10 + 0xc000 , V_25 , L_6 ) ) {\r\nF_30 ( V_43 L_5\r\n, V_10 + 0xc000 ) ;\r\ngoto V_47;\r\n}\r\nif ( V_38 -> V_48 ) {\r\nF_30 ( L_7 , V_2 -> V_36 ) ;\r\nF_9 ( F_10 ( V_2 -> V_3 + V_6 ) & ~ 4 , V_2 -> V_3 + V_6 ) ;\r\n}\r\nF_32 ( V_2 ) ;\r\nF_33 ( V_2 ) ;\r\n#if V_39 > 6\r\nF_30 ( V_40 L_8 , V_2 -> V_36 ) ;\r\n#endif\r\nreturn 0 ;\r\nV_47:\r\nF_22 ( V_10 + 0x8000 , V_25 ) ;\r\nV_46:\r\nF_22 ( V_10 + 0x4000 , V_25 ) ;\r\nV_45:\r\nF_22 ( V_10 , V_25 ) ;\r\nV_44:\r\nF_34 ( V_2 -> V_12 , V_2 ) ;\r\nreturn - V_26 ;\r\n}\r\nstatic int F_35 ( struct V_1 * V_2 )\r\n{\r\nunsigned short V_10 = V_2 -> V_3 ;\r\nstruct V_34 * V_38 = F_29 ( V_2 ) ;\r\nint V_12 = V_2 -> V_12 ;\r\nF_36 ( V_2 ) ;\r\nF_9 ( V_49 | V_41 [ V_12 ] , V_10 + V_50 ) ;\r\nV_38 -> V_51 = 0 ;\r\nF_4 ( V_2 , V_52 | V_53 ) ;\r\nF_9 ( 0 , V_10 + V_54 ) ;\r\nF_34 ( V_12 , V_2 ) ;\r\nF_9 ( V_55 , V_10 + V_56 ) ;\r\nF_22 ( V_10 , V_25 ) ;\r\nF_22 ( V_10 + 0x4000 , 16 ) ;\r\nF_22 ( V_10 + 0x8000 , 16 ) ;\r\nF_22 ( V_10 + 0xc000 , 16 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_37 ( struct V_1 * V_2 )\r\n{\r\nstruct V_34 * V_38 = F_29 ( V_2 ) ;\r\nunsigned short V_10 = V_2 -> V_3 ;\r\nif ( V_38 -> V_51 )\r\n{\r\nif ( F_38 ( V_57 , F_39 ( V_2 ) + V_58 / 2 ) )\r\n{\r\nif ( V_38 -> V_59 == V_38 -> V_60 )\r\n{\r\nunsigned short V_61 = 200 , V_62 ;\r\nF_30 ( V_43 L_9 ,\r\nV_2 -> V_36 , F_1 ( V_2 ) ) ;\r\nF_40 ( V_2 ) ;\r\nV_38 -> V_60 = 0 ;\r\nF_6 ( V_2 , V_38 -> V_59 ) ;\r\nF_4 ( V_2 , V_63 ) ;\r\nF_9 ( 0 , V_10 + V_54 ) ;\r\nwhile ( ! F_41 ( V_62 = F_1 ( V_2 ) ) )\r\n{\r\nif ( ! -- V_61 )\r\n{\r\nV_61 = 200 ;\r\nF_30 ( V_43 L_10 ,\r\nV_2 -> V_36 , V_62 ) ;\r\nF_6 ( V_2 , V_38 -> V_59 ) ;\r\nF_4 ( V_2 , V_63 ) ;\r\nF_9 ( 0 , V_10 + V_54 ) ;\r\n}\r\n}\r\nF_42 ( V_2 ) ;\r\n}\r\nelse\r\n{\r\nunsigned short V_64 = F_1 ( V_2 ) ;\r\nif ( F_43 ( V_64 ) )\r\n{\r\nunsigned short V_65 = F_44 ( V_2 ) ;\r\nF_30 ( V_43 L_11 ,\r\nV_2 -> V_36 , V_64 , V_65 ) ;\r\nF_45 ( V_2 ) ;\r\n}\r\nelse\r\n{\r\nunsigned short V_65 = F_44 ( V_2 ) ;\r\nif ( F_46 ( V_2 ) && ! V_65 )\r\n{\r\nF_30 ( V_43 L_12 ,\r\nV_2 -> V_36 , V_64 , V_65 ) ;\r\nF_32 ( V_2 ) ;\r\nF_42 ( V_2 ) ;\r\n}\r\nelse\r\n{\r\nF_30 ( V_43 L_13 , V_2 -> V_36 ) ;\r\n}\r\n}\r\n}\r\n}\r\n}\r\nelse\r\n{\r\nif ( F_38 ( V_57 , V_38 -> V_66 + 10 ) )\r\n{\r\nunsigned short V_64 = F_1 ( V_2 ) ;\r\nF_30 ( V_43 L_14 ,\r\nV_2 -> V_36 , V_64 ) ;\r\nF_32 ( V_2 ) ;\r\nF_42 ( V_2 ) ;\r\n}\r\n}\r\n}\r\nstatic void F_47 ( struct V_1 * V_2 )\r\n{\r\nstruct V_34 * V_38 = F_29 ( V_2 ) ;\r\n#ifdef F_48\r\nunsigned long V_67 ;\r\n#endif\r\nint V_64 ;\r\nF_49 ( V_2 -> V_12 ) ;\r\n#ifdef F_48\r\nF_50 ( & V_38 -> V_68 , V_67 ) ;\r\n#endif\r\nV_64 = F_1 ( V_2 ) ;\r\nF_37 ( V_2 ) ;\r\nF_30 ( V_69 L_15 , V_2 -> V_36 ,\r\n( F_41 ( V_64 ) ? L_16 :\r\nL_17 ) ) ;\r\nV_2 -> V_70 . V_71 ++ ;\r\nV_38 -> V_72 = V_57 ;\r\nif ( ! F_41 ( V_64 ) ) {\r\nF_4 ( V_2 , V_73 ) ;\r\nF_9 ( 0 , V_2 -> V_3 + V_54 ) ;\r\n}\r\nF_42 ( V_2 ) ;\r\n#ifdef F_48\r\nF_51 ( & V_38 -> V_68 , V_67 ) ;\r\n#endif\r\n}\r\nstatic T_2 F_52 ( struct V_74 * V_75 , struct V_1 * V_2 )\r\n{\r\nshort V_76 = V_75 -> V_77 ;\r\n#ifdef F_48\r\nstruct V_34 * V_38 = F_29 ( V_2 ) ;\r\nunsigned long V_67 ;\r\n#endif\r\n#if V_39 > 6\r\nF_30 ( V_40 L_18 , V_2 -> V_36 ) ;\r\n#endif\r\nif ( V_75 -> V_77 < V_78 ) {\r\nif ( F_53 ( V_75 , V_78 ) )\r\nreturn V_79 ;\r\nV_76 = V_78 ;\r\n}\r\nF_49 ( V_2 -> V_12 ) ;\r\n#ifdef F_48\r\nF_50 ( & V_38 -> V_68 , V_67 ) ;\r\n#endif\r\n{\r\nunsigned short * V_80 = ( unsigned short * ) V_75 -> V_80 ;\r\nV_2 -> V_70 . V_81 += V_76 ;\r\nF_54 ( V_2 , V_80 , V_76 ) ;\r\n}\r\nF_55 ( V_75 ) ;\r\n#ifdef F_48\r\nF_51 ( & V_38 -> V_68 , V_67 ) ;\r\n#endif\r\nF_56 ( V_2 -> V_12 ) ;\r\nreturn V_79 ;\r\n}\r\nstatic unsigned short F_57 ( struct V_1 * V_2 ,\r\nunsigned short V_64 )\r\n{\r\nunsigned short V_82 = F_58 ( V_64 ) ;\r\nstruct V_34 * V_38 = F_29 ( V_2 ) ;\r\nunsigned short V_10 = V_2 -> V_3 ;\r\nif ( ( V_2 -> V_67 & V_83 ) && ! ( V_38 -> V_51 & V_84 ) ) {\r\nshort V_85 , V_86 ;\r\nwhile ( F_59 ( V_64 ) == 2 )\r\nV_64 = F_1 ( V_2 ) ;\r\n#if V_39 > 4\r\nF_30 ( L_19 ,\r\nV_2 -> V_36 , V_64 ) ;\r\n#endif\r\nF_5 ( V_87 & ~ 31 , V_10 + V_88 ) ;\r\nV_85 = F_2 ( V_10 + F_12 ( V_87 ) ) ;\r\nif ( V_85 & 1 << 11 ) {\r\nF_30 ( V_43 L_20 ,\r\nV_2 -> V_36 ) ;\r\n} else if ( ! ( V_85 & 1 << 13 ) ) {\r\nF_30 ( V_43 L_21 , V_2 -> V_36 ) ;\r\n}\r\nF_5 ( V_89 & ~ 31 , V_10 + V_88 ) ;\r\nV_86 = F_2 ( V_10 + F_12 ( V_89 ) ) ;\r\nif ( V_86 & ( V_90 | V_91 ) ) {\r\nF_30 ( V_43 L_22 , V_2 -> V_36 , ( V_86 & V_90 ) ? L_23 : L_24 , V_86 & V_92 , ( ( V_86 & V_92 ) != 1 ) ? L_25 : L_26 ) ;\r\n}\r\nelse if ( V_86 & V_93 ) {\r\nF_30 ( V_43 L_27 , V_2 -> V_36 ) ;\r\n}\r\nelse if ( V_86 & V_94 ) {\r\n#if V_39 > 4\r\nF_30 ( V_40 L_28 , V_2 -> V_36 ) ;\r\n#endif\r\n} else {\r\nF_30 ( L_29 , V_2 -> V_36 ,\r\nV_86 ) ;\r\n}\r\nV_38 -> V_51 |= V_84 ;\r\nF_6 ( V_2 , V_38 -> V_59 ) ;\r\nif ( ! ( V_38 -> V_51 & V_95 ) ) {\r\nV_82 |= V_96 ;\r\nF_7 ( V_2 , V_38 -> V_97 ) ;\r\nV_38 -> V_98 = V_38 -> V_97 ;\r\nV_38 -> V_51 |= V_95 ;\r\n}\r\nV_82 |= V_63 | 0x2000 ;\r\n}\r\nif ( ( V_2 -> V_67 & V_83 ) && ! ( V_38 -> V_51 & V_95 ) && F_60 ( V_64 ) == 4 )\r\nV_38 -> V_51 |= V_95 ;\r\nreturn V_82 ;\r\n}\r\nstatic void F_61 ( struct V_1 * V_2 )\r\n{\r\nunsigned long int V_99 = V_57 ;\r\nwhile ( F_3 ( V_2 ) && ( F_62 ( V_57 , V_99 + 10 ) ) ) ;\r\nif ( F_3 ( V_2 ) ) {\r\nF_30 ( L_30 , V_2 -> V_36 ) ;\r\n}\r\n}\r\nstatic T_3 V_42 ( int V_100 , void * V_101 )\r\n{\r\nstruct V_1 * V_2 = V_101 ;\r\nstruct V_34 * V_38 ;\r\nunsigned short V_10 , V_64 , V_82 ;\r\nunsigned short V_102 , V_103 ;\r\nV_38 = F_29 ( V_2 ) ;\r\nV_10 = V_2 -> V_3 ;\r\nF_63 ( & V_38 -> V_68 ) ;\r\nV_102 = F_2 ( V_10 + V_104 ) ;\r\nV_103 = F_2 ( V_10 + V_105 ) ;\r\nF_9 ( V_49 | V_41 [ V_2 -> V_12 ] , V_10 + V_50 ) ;\r\nV_64 = F_1 ( V_2 ) ;\r\n#if V_39 > 4\r\nF_30 ( V_40 L_31 , V_2 -> V_36 , V_64 ) ;\r\n#endif\r\nif ( V_38 -> V_51 == ( V_84 | V_95 ) ) {\r\ndo {\r\nF_61 ( V_2 ) ;\r\nV_82 = F_58 ( V_64 ) ;\r\nF_4 ( V_2 , V_82 ) ;\r\nF_9 ( 0 , V_10 + V_54 ) ;\r\nF_61 ( V_2 ) ;\r\nif ( F_41 ( V_64 ) ) {\r\nif ( ! F_44 ( V_2 ) ) {\r\nF_30 ( L_32 , V_2 -> V_36 ) ;\r\n}\r\n}\r\nif ( F_64 ( V_64 ) )\r\nF_65 ( V_2 ) ;\r\nV_64 = F_1 ( V_2 ) ;\r\n} while ( V_64 & 0xc000 );\r\nif ( F_66 ( V_64 ) )\r\n{\r\nF_30 ( V_43 L_33 ,\r\nV_2 -> V_36 , V_64 ) ;\r\n#if 0\r\nprintk(KERN_WARNING "%s: cur_rfd=%04x, cur_rbd=%04x\n", dev->name, lp->cur_rfd, lp->cur_rbd);\r\noutw(lp->cur_rfd, ioaddr+READ_PTR);\r\nprintk(KERN_WARNING "%s: [%04x]\n", dev->name, inw(ioaddr+DATAPORT));\r\noutw(lp->cur_rfd+6, ioaddr+READ_PTR);\r\nprintk(KERN_WARNING "%s: rbd is %04x\n", dev->name, rbd= inw(ioaddr+DATAPORT));\r\noutw(rbd, ioaddr+READ_PTR);\r\nprintk(KERN_WARNING "%s: [%04x %04x] ", dev->name, inw(ioaddr+DATAPORT), inw(ioaddr+DATAPORT));\r\noutw(rbd+8, ioaddr+READ_PTR);\r\nprintk("[%04x]\n", inw(ioaddr+DATAPORT));\r\n#endif\r\nV_2 -> V_70 . V_106 ++ ;\r\n#if 1\r\nF_67 ( V_2 ) ;\r\n#else\r\nV_38 -> V_107 = V_38 -> V_108 ;\r\n#endif\r\nF_7 ( V_2 , V_38 -> V_97 ) ;\r\nF_4 ( V_2 , V_96 ) ;\r\nF_9 ( 0 , V_10 + V_54 ) ;\r\n}\r\n} else {\r\nif ( V_64 & 0x8000 )\r\nV_82 = F_57 ( V_2 , V_64 ) ;\r\nelse\r\nV_82 = F_58 ( V_64 ) ;\r\nF_4 ( V_2 , V_82 ) ;\r\nF_9 ( 0 , V_10 + V_54 ) ;\r\n}\r\nF_61 ( V_2 ) ;\r\nF_9 ( V_109 | V_41 [ V_2 -> V_12 ] , V_10 + V_50 ) ;\r\n#if V_39 > 6\r\nF_30 ( L_34 , V_2 -> V_36 ) ;\r\n#endif\r\nF_5 ( V_102 , V_10 + V_104 ) ;\r\nF_5 ( V_103 , V_10 + V_105 ) ;\r\nF_68 ( & V_38 -> V_68 ) ;\r\nreturn V_110 ;\r\n}\r\nstatic void F_69 ( struct V_1 * V_2 )\r\n{\r\nunsigned char V_111 = F_10 ( V_2 -> V_3 + 0x300e ) ;\r\nV_111 &= ~ 0x82 ;\r\nswitch ( V_2 -> V_14 ) {\r\ncase V_24 :\r\nV_111 |= 0x2 ;\r\ncase V_23 :\r\nV_111 |= 0x80 ;\r\nbreak;\r\n}\r\nF_9 ( V_111 , V_2 -> V_3 + 0x300e ) ;\r\nF_70 ( 20 ) ;\r\n}\r\nstatic void F_65 ( struct V_1 * V_2 )\r\n{\r\nstruct V_34 * V_38 = F_29 ( V_2 ) ;\r\nunsigned short V_112 = V_38 -> V_98 ;\r\nunsigned short V_61 = V_38 -> V_113 ;\r\nunsigned short V_10 = V_2 -> V_3 ;\r\nunsigned short V_64 ;\r\n#if V_39 > 6\r\nF_30 ( V_40 L_35 , V_2 -> V_36 ) ;\r\n#endif\r\ndo {\r\nunsigned short V_114 , V_115 , V_116 , V_117 ;\r\nF_5 ( V_112 , V_10 + V_104 ) ;\r\nV_64 = F_2 ( V_10 + V_118 ) ;\r\nif ( F_71 ( V_64 ) )\r\n{\r\nV_114 = F_2 ( V_10 + V_118 ) ;\r\nV_115 = F_2 ( V_10 + V_118 ) ;\r\nV_116 = F_2 ( V_10 + V_118 ) ;\r\nF_5 ( V_116 , V_10 + V_104 ) ;\r\nV_117 = F_2 ( V_10 + V_118 ) ;\r\nif ( V_114 != 0x0000 )\r\n{\r\nF_30 ( V_43 L_36 ,\r\nV_2 -> V_36 , V_114 ) ;\r\ncontinue;\r\n}\r\nelse if ( V_116 != V_112 + 0x16 )\r\n{\r\nF_30 ( V_43 L_37 ,\r\nV_2 -> V_36 , V_112 + 0x16 , V_116 ) ;\r\ncontinue;\r\n}\r\nelse if ( ( V_117 & 0xc000 ) != 0xc000 )\r\n{\r\nF_30 ( V_43 L_38 ,\r\nV_2 -> V_36 , V_117 & 0xc000 ) ;\r\ncontinue;\r\n}\r\nelse if ( ! F_72 ( V_64 ) )\r\n{\r\nV_2 -> V_70 . V_106 ++ ;\r\nif ( F_73 ( V_64 ) )\r\nV_2 -> V_70 . V_119 ++ ;\r\nif ( F_74 ( V_64 ) )\r\nV_2 -> V_70 . V_120 ++ ;\r\nif ( F_75 ( V_64 ) )\r\nV_2 -> V_70 . V_121 ++ ;\r\nif ( F_76 ( V_64 ) )\r\nV_2 -> V_70 . V_122 ++ ;\r\nif ( F_77 ( V_64 ) )\r\nV_2 -> V_70 . V_123 ++ ;\r\n}\r\nelse\r\n{\r\nstruct V_74 * V_124 ;\r\nV_117 &= 0x3fff ;\r\nV_124 = F_78 ( V_117 + 16 ) ;\r\nif ( V_124 == NULL )\r\n{\r\nF_30 ( V_43 L_39 , V_2 -> V_36 ) ;\r\nV_2 -> V_70 . V_125 ++ ;\r\nbreak;\r\n}\r\nF_79 ( V_124 , 2 ) ;\r\nF_5 ( V_116 + 10 , V_10 + V_104 ) ;\r\nF_80 ( V_10 + V_118 , F_81 ( V_124 , V_117 ) , ( V_117 + 1 ) >> 1 ) ;\r\nV_124 -> V_126 = F_82 ( V_124 , V_2 ) ;\r\nF_83 ( V_124 ) ;\r\nV_2 -> V_70 . V_127 ++ ;\r\nV_2 -> V_70 . V_128 += V_117 ;\r\n}\r\nF_5 ( V_112 , V_10 + V_105 ) ;\r\nF_5 ( 0 , V_10 + V_118 ) ;\r\nF_5 ( 0 , V_10 + V_118 ) ;\r\nV_112 = V_115 ;\r\n}\r\n} while ( F_71 ( V_64 ) && V_61 -- );\r\nV_38 -> V_98 = V_112 ;\r\n}\r\nstatic void F_54 ( struct V_1 * V_2 , unsigned short * V_75 ,\r\nunsigned short V_77 )\r\n{\r\nstruct V_34 * V_38 = F_29 ( V_2 ) ;\r\nunsigned short V_10 = V_2 -> V_3 ;\r\nif ( V_129 || V_38 -> V_48 ) {\r\nF_4 ( V_2 , V_52 ) ;\r\nF_5 ( 0xFFFF , V_10 + V_54 ) ;\r\n}\r\nF_5 ( V_38 -> V_130 , V_10 + V_105 ) ;\r\nF_5 ( 0x0000 , V_10 + V_118 ) ;\r\nF_5 ( V_131 | V_132 , V_10 + V_118 ) ;\r\nF_5 ( V_38 -> V_130 + 0x08 , V_10 + V_118 ) ;\r\nF_5 ( V_38 -> V_130 + 0x0e , V_10 + V_118 ) ;\r\nF_5 ( 0x0000 , V_10 + V_118 ) ;\r\nF_5 ( 0x0000 , V_10 + V_118 ) ;\r\nF_5 ( V_38 -> V_130 + 0x08 , V_10 + V_118 ) ;\r\nF_5 ( 0x8000 | V_77 , V_10 + V_118 ) ;\r\nF_5 ( - 1 , V_10 + V_118 ) ;\r\nF_5 ( V_38 -> V_130 + 0x16 , V_10 + V_118 ) ;\r\nF_5 ( 0 , V_10 + V_118 ) ;\r\nF_84 ( V_10 + V_118 , V_75 , ( V_77 + 1 ) >> 1 ) ;\r\nF_5 ( V_38 -> V_133 + 0xc , V_10 + V_105 ) ;\r\nF_5 ( V_38 -> V_130 , V_10 + V_118 ) ;\r\nV_2 -> V_134 = V_57 ;\r\nV_38 -> V_133 = V_38 -> V_130 ;\r\nif ( V_38 -> V_130 == V_135 + ( ( V_38 -> V_136 - 1 ) * V_137 ) )\r\nV_38 -> V_130 = V_135 ;\r\nelse\r\nV_38 -> V_130 += V_137 ;\r\nif ( V_38 -> V_130 != V_38 -> V_138 )\r\nF_42 ( V_2 ) ;\r\nif ( V_129 || V_38 -> V_48 ) {\r\nF_4 ( V_2 , V_139 ) ;\r\nF_5 ( 0xFFFF , V_10 + V_54 ) ;\r\n}\r\nV_2 -> V_70 . V_140 ++ ;\r\nV_38 -> V_72 = V_57 ;\r\n}\r\nstatic int T_1 F_21 ( struct V_1 * V_2 , unsigned short V_10 )\r\n{\r\nunsigned short V_141 [ 3 ] ;\r\nunsigned char V_142 ;\r\nunsigned int V_143 ;\r\nint V_29 ;\r\nunsigned short V_144 = 0 ;\r\nstruct V_34 * V_38 = F_29 ( V_2 ) ;\r\nF_30 ( L_40 , V_2 -> V_36 , V_10 ) ;\r\nF_9 ( V_145 , V_10 + V_56 ) ;\r\nF_9 ( 0 , V_10 + V_56 ) ;\r\nF_85 ( 500 ) ;\r\nF_9 ( V_55 , V_10 + V_56 ) ;\r\nV_141 [ 0 ] = F_86 ( V_10 , 2 ) ;\r\nV_141 [ 1 ] = F_86 ( V_10 , 3 ) ;\r\nV_141 [ 2 ] = F_86 ( V_10 , 4 ) ;\r\nif ( ! ( ( V_141 [ 2 ] == 0x00aa && ( ( V_141 [ 1 ] & 0xff00 ) == 0x0000 ) ) ||\r\n( V_141 [ 2 ] == 0x0080 && ( ( V_141 [ 1 ] & 0xff00 ) == 0x5F00 ) ) ) )\r\n{\r\nF_30 ( L_41 ,\r\nV_141 [ 2 ] , V_141 [ 1 ] , V_141 [ 0 ] ) ;\r\nreturn - V_32 ;\r\n}\r\nfor ( V_29 = 0 ; V_29 < 64 ; V_29 ++ )\r\nV_144 += F_86 ( V_10 , V_29 ) ;\r\nif ( V_144 != 0xbaba )\r\nF_30 ( L_42 , V_144 ) ;\r\nV_2 -> V_3 = V_10 ;\r\nfor ( V_29 = 0 ; V_29 < 6 ; V_29 ++ )\r\nV_2 -> V_146 [ V_29 ] = ( ( unsigned char * ) V_141 ) [ 5 - V_29 ] ;\r\n{\r\nstatic const char V_147 [] = { 0 , 9 , 3 , 4 , 5 , 10 , 11 , 0 } ;\r\nunsigned short V_148 = F_86 ( V_10 , 0 ) ;\r\nif ( ! V_2 -> V_12 )\r\nV_2 -> V_12 = V_147 [ V_148 >> 13 ] ;\r\nif ( V_2 -> V_14 == 0xff ) {\r\nV_2 -> V_14 = ! ( V_148 & 0x1000 ) ? V_22 :\r\nF_86 ( V_10 , 5 ) & 0x1 ? V_24 : V_23 ;\r\n}\r\nV_142 = ! ( ( V_148 & 0x400 ) >> 10 ) ;\r\n}\r\nmemset ( V_38 , 0 , sizeof( struct V_34 ) ) ;\r\nF_87 ( & V_38 -> V_68 ) ;\r\nF_30 ( L_43 , V_2 -> V_12 ,\r\nV_149 [ V_2 -> V_14 ] , V_142 ? 8 : 16 ) ;\r\nif ( ! F_20 ( V_2 -> V_3 + 0x300e , 1 , L_2 ) )\r\nreturn - V_26 ;\r\nF_69 ( V_2 ) ;\r\nF_22 ( V_2 -> V_3 + 0x300e , 1 ) ;\r\nF_5 ( 0 , V_2 -> V_3 + V_105 ) ;\r\nfor ( V_29 = 0 ; V_29 < 32768 ; V_29 ++ )\r\nF_5 ( 0 , V_2 -> V_3 + V_118 ) ;\r\nfor ( V_143 = 0 ; V_143 < 64 ; V_143 ++ )\r\n{\r\nF_5 ( V_143 << 10 , V_2 -> V_3 + V_104 ) ;\r\nif ( F_2 ( V_2 -> V_3 + V_118 ) )\r\nbreak;\r\nF_5 ( V_143 << 10 , V_2 -> V_3 + V_105 ) ;\r\nF_5 ( V_143 | 0x5000 , V_2 -> V_3 + V_118 ) ;\r\nF_5 ( V_143 << 10 , V_2 -> V_3 + V_104 ) ;\r\nif ( F_2 ( V_2 -> V_3 + V_118 ) != ( V_143 | 0x5000 ) )\r\nbreak;\r\n}\r\nV_38 -> V_136 = 4 ;\r\nV_38 -> V_150 = 0x3ff6 ;\r\nswitch ( V_143 )\r\n{\r\ncase 64 :\r\nV_38 -> V_150 += 0x4000 ;\r\ncase 48 :\r\nV_38 -> V_136 += 4 ;\r\nV_38 -> V_150 += 0x4000 ;\r\ncase 32 :\r\nV_38 -> V_150 += 0x4000 ;\r\ncase 16 :\r\nF_30 ( L_44 , V_143 ) ;\r\nbreak;\r\ndefault:\r\nF_30 ( L_45 , V_143 ) ;\r\nreturn - V_32 ;\r\nbreak;\r\n}\r\nV_38 -> V_97 = V_135 + ( V_38 -> V_136 * V_137 ) ;\r\nV_38 -> V_48 = V_142 ;\r\nV_2 -> V_151 = & V_152 ;\r\nV_2 -> V_153 = 2 * V_58 ;\r\nreturn F_88 ( V_2 ) ;\r\n}\r\nstatic unsigned short T_1 F_86 ( unsigned short V_10 ,\r\nunsigned char V_154 )\r\n{\r\nunsigned short V_4 = 0x180 | ( V_154 & 0x7f ) ;\r\nunsigned short V_155 = 0 , V_156 = V_157 | V_55 ;\r\nint V_29 ;\r\nF_9 ( V_157 | V_55 , V_10 + V_56 ) ;\r\nfor ( V_29 = 0x100 ; V_29 ; V_29 >>= 1 )\r\n{\r\nif ( V_4 & V_29 )\r\nV_156 |= V_158 ;\r\nelse\r\nV_156 &= ~ V_158 ;\r\nF_9 ( V_156 , V_10 + V_56 ) ;\r\nF_9 ( V_156 | V_159 , V_10 + V_56 ) ;\r\nF_89 () ;\r\nF_9 ( V_156 , V_10 + V_56 ) ;\r\nF_89 () ;\r\n}\r\nV_156 &= ~ V_158 ;\r\nF_9 ( V_156 , V_10 + V_56 ) ;\r\nfor ( V_29 = 0x8000 ; V_29 ; V_29 >>= 1 )\r\n{\r\nF_9 ( V_156 | V_159 , V_10 + V_56 ) ;\r\nF_89 () ;\r\nif ( F_10 ( V_10 + V_56 ) & V_160 )\r\nV_155 |= V_29 ;\r\nF_9 ( V_156 , V_10 + V_56 ) ;\r\nF_89 () ;\r\n}\r\nV_156 &= ~ V_157 ;\r\nF_9 ( V_156 | V_159 , V_10 + V_56 ) ;\r\nF_89 () ;\r\nF_9 ( V_156 , V_10 + V_56 ) ;\r\nF_89 () ;\r\nreturn V_155 ;\r\n}\r\nstatic unsigned short F_44 ( struct V_1 * V_2 )\r\n{\r\nstruct V_34 * V_38 = F_29 ( V_2 ) ;\r\nunsigned short V_161 = V_38 -> V_138 ;\r\nunsigned short V_64 ;\r\nif ( ! F_46 ( V_2 ) && V_38 -> V_130 == V_38 -> V_138 )\r\nreturn 0x0000 ;\r\ndo\r\n{\r\nF_5 ( V_161 & ~ 31 , V_2 -> V_3 + V_88 ) ;\r\nV_64 = F_2 ( V_2 -> V_3 + F_12 ( V_161 ) ) ;\r\nif ( ! F_90 ( V_64 ) )\r\n{\r\nV_38 -> V_59 = V_161 ;\r\nreturn V_64 ;\r\n}\r\nelse\r\n{\r\nV_38 -> V_60 = 0 ;\r\nV_2 -> V_70 . V_162 += F_91 ( V_64 ) ;\r\nif ( ! F_92 ( V_64 ) )\r\n{\r\nchar * V_163 = NULL ;\r\nV_2 -> V_70 . V_71 ++ ;\r\nif ( F_93 ( V_64 ) )\r\nV_2 -> V_70 . V_164 ++ ;\r\nif ( F_94 ( V_64 ) ) {\r\nV_163 = L_46 ;\r\nV_2 -> V_70 . V_165 ++ ;\r\n}\r\nif ( F_95 ( V_64 ) ) {\r\nV_163 = L_47 ;\r\nV_2 -> V_70 . V_165 ++ ;\r\n}\r\nif ( F_96 ( V_64 ) ) {\r\nV_163 = L_48 ;\r\nV_2 -> V_70 . V_166 ++ ;\r\n}\r\nif ( F_97 ( V_64 ) ) {\r\nV_163 = L_49 ;\r\nV_2 -> V_70 . V_164 ++ ;\r\n}\r\nif ( V_163 )\r\nF_30 ( V_69 L_50 ,\r\nV_2 -> V_36 , V_163 ) ;\r\n}\r\nelse\r\nV_2 -> V_70 . V_140 ++ ;\r\n}\r\nif ( V_161 == V_135 + ( ( V_38 -> V_136 - 1 ) * V_137 ) )\r\nV_38 -> V_138 = V_161 = V_135 ;\r\nelse\r\nV_38 -> V_138 = V_161 += V_137 ;\r\nF_42 ( V_2 ) ;\r\n}\r\nwhile ( V_38 -> V_138 != V_38 -> V_130 );\r\nV_38 -> V_59 = V_38 -> V_133 + 0x08 ;\r\nreturn V_64 ;\r\n}\r\nstatic void F_45 ( struct V_1 * V_2 )\r\n{\r\nstruct V_34 * V_38 = F_29 ( V_2 ) ;\r\nunsigned short V_10 = V_2 -> V_3 ;\r\nV_38 -> V_60 = V_38 -> V_59 ;\r\nF_6 ( V_2 , V_38 -> V_59 ) ;\r\nF_4 ( V_2 , V_63 ) ;\r\nF_9 ( 0 , V_10 + V_54 ) ;\r\n{\r\nunsigned short V_61 = 50 , V_167 = 5 ;\r\nwhile ( ! F_1 ( V_2 ) )\r\n{\r\nif ( ! -- V_61 )\r\n{\r\nif ( -- V_167 )\r\n{\r\nF_30 ( V_43 L_51 , V_2 -> V_36 , F_1 ( V_2 ) , F_3 ( V_2 ) ) ;\r\nF_6 ( V_2 , V_38 -> V_59 ) ;\r\nF_4 ( V_2 , V_63 ) ;\r\nF_9 ( 0 , V_10 + V_54 ) ;\r\nV_61 = 100 ;\r\n}\r\nelse\r\n{\r\nF_30 ( V_43 L_52 , V_2 -> V_36 ) ;\r\nF_32 ( V_2 ) ;\r\nF_42 ( V_2 ) ;\r\nreturn;\r\n}\r\n}\r\n}\r\n}\r\n}\r\nstatic void F_40 ( struct V_1 * V_2 )\r\n{\r\nstruct V_34 * V_38 = F_29 ( V_2 ) ;\r\nunsigned short V_161 = V_135 ;\r\nunsigned short V_168 ;\r\nunsigned short V_10 = V_2 -> V_3 ;\r\nfor ( V_168 = 0 ; V_168 < V_38 -> V_136 ; V_168 ++ )\r\n{\r\nF_5 ( V_161 , V_10 + V_105 ) ;\r\nF_5 ( 0x0000 , V_10 + V_118 ) ;\r\nF_5 ( V_131 | V_132 , V_10 + V_118 ) ;\r\nF_5 ( V_161 + 0x08 , V_10 + V_118 ) ;\r\nF_5 ( V_161 + 0x0e , V_10 + V_118 ) ;\r\nF_5 ( 0x0000 , V_10 + V_118 ) ;\r\nF_5 ( 0x0000 , V_10 + V_118 ) ;\r\nF_5 ( V_161 + 0x08 , V_10 + V_118 ) ;\r\nF_5 ( 0x8000 , V_10 + V_118 ) ;\r\nF_5 ( - 1 , V_10 + V_118 ) ;\r\nF_5 ( V_161 + 0x16 , V_10 + V_118 ) ;\r\nF_5 ( 0x0000 , V_10 + V_118 ) ;\r\nV_161 += V_137 ;\r\n}\r\nV_38 -> V_130 = V_135 ;\r\nV_38 -> V_138 = V_135 ;\r\nV_38 -> V_133 = V_161 - V_137 ;\r\nV_38 -> V_59 = V_38 -> V_133 + 0x08 ;\r\nV_38 -> V_97 = V_161 ;\r\n}\r\nstatic void F_67 ( struct V_1 * V_2 )\r\n{\r\nstruct V_34 * V_38 = F_29 ( V_2 ) ;\r\nunsigned short V_112 = V_38 -> V_97 ;\r\nunsigned short V_10 = V_2 -> V_3 ;\r\nV_38 -> V_113 = 0 ;\r\nV_38 -> V_169 = V_38 -> V_98 = V_112 ;\r\ndo\r\n{\r\nV_38 -> V_113 ++ ;\r\nF_5 ( V_112 , V_10 + V_105 ) ;\r\nF_5 ( 0 , V_10 + V_118 ) ; F_5 ( 0 , V_10 + V_118 ) ;\r\nF_5 ( V_112 + V_170 , V_10 + V_118 ) ;\r\nF_5 ( 0xffff , V_10 + V_118 ) ;\r\nF_5 ( 0x0000 , V_10 + V_118 ) ;\r\nF_5 ( 0xdead , V_10 + V_118 ) ;\r\nF_5 ( 0xdead , V_10 + V_118 ) ;\r\nF_5 ( 0xdead , V_10 + V_118 ) ;\r\nF_5 ( 0xdead , V_10 + V_118 ) ;\r\nF_5 ( 0xdead , V_10 + V_118 ) ;\r\nF_5 ( 0xdead , V_10 + V_118 ) ;\r\nF_5 ( 0x0000 , V_10 + V_118 ) ;\r\nF_5 ( V_112 + V_170 + 0x16 , V_10 + V_118 ) ;\r\nF_5 ( V_112 + 0x20 , V_10 + V_118 ) ;\r\nF_5 ( 0 , V_10 + V_118 ) ;\r\nF_5 ( V_170 - 0x20 , V_10 + V_118 ) ;\r\nV_38 -> V_171 = V_112 ;\r\nV_112 += V_170 ;\r\n} while ( V_112 <= V_38 -> V_150 - V_170 );\r\nF_5 ( V_38 -> V_169 + 6 , V_10 + V_105 ) ;\r\nF_5 ( V_38 -> V_169 + 0x16 , V_10 + V_118 ) ;\r\nF_5 ( V_38 -> V_171 + 4 , V_10 + V_105 ) ;\r\nF_5 ( V_38 -> V_169 , V_10 + V_118 ) ;\r\nF_5 ( V_38 -> V_171 + 0x16 + 2 , V_10 + V_105 ) ;\r\nF_5 ( V_38 -> V_169 + 0x16 , V_10 + V_118 ) ;\r\n}\r\nstatic void F_32 ( struct V_1 * V_2 )\r\n{\r\nstruct V_34 * V_38 = F_29 ( V_2 ) ;\r\nunsigned short V_10 = V_2 -> V_3 ;\r\nint V_29 ;\r\n#if V_39 > 6\r\nF_30 ( L_53 , V_2 -> V_36 ) ;\r\n#endif\r\nV_38 -> V_51 = 0 ;\r\nF_8 ( V_2 ) ;\r\nF_9 ( V_49 | V_41 [ V_2 -> V_12 ] , V_10 + V_50 ) ;\r\nF_5 ( V_38 -> V_150 & ~ 31 , V_10 + V_88 ) ;\r\nF_5 ( V_38 -> V_48 ? 0x0001 : 0x0000 , V_10 + 0x8006 ) ;\r\nF_5 ( 0x0000 , V_10 + 0x8008 ) ;\r\nF_5 ( 0x0000 , V_10 + 0x800a ) ;\r\nF_5 ( 0x0000 , V_10 + 0x800c ) ;\r\nF_5 ( 0x0000 , V_10 + 0x800e ) ;\r\nfor ( V_29 = 0 ; V_29 < F_98 ( V_172 ) * 2 ; V_29 += 32 ) {\r\nint V_173 ;\r\nF_5 ( V_29 , V_10 + V_88 ) ;\r\nfor ( V_173 = 0 ; V_173 < 16 && ( V_29 + V_173 ) / 2 < F_98 ( V_172 ) ; V_173 += 2 )\r\nF_5 ( V_172 [ ( V_29 + V_173 ) / 2 ] ,\r\nV_10 + 0x4000 + V_173 ) ;\r\nfor ( V_173 = 0 ; V_173 < 16 && ( V_29 + V_173 + 16 ) / 2 < F_98 ( V_172 ) ; V_173 += 2 )\r\nF_5 ( V_172 [ ( V_29 + V_173 + 16 ) / 2 ] ,\r\nV_10 + 0x8000 + V_173 ) ;\r\n}\r\nF_5 ( V_174 & ~ 31 , V_10 + V_88 ) ;\r\nV_29 = F_2 ( V_10 + F_12 ( V_174 ) ) ;\r\nF_5 ( ( V_2 -> V_67 & V_175 ) ? ( V_29 | 1 ) : ( V_29 & ~ 1 ) ,\r\nV_10 + F_12 ( V_174 ) ) ;\r\nV_38 -> V_176 = V_2 -> V_67 & V_175 ;\r\n#if 0\r\neexp_setup_filter(dev);\r\n#endif\r\nF_5 ( V_177 & ~ 31 , V_10 + V_88 ) ;\r\nF_5 ( ( ( unsigned short * ) V_2 -> V_146 ) [ 0 ] , V_10 + F_12 ( V_177 ) ) ;\r\nF_5 ( ( ( unsigned short * ) V_2 -> V_146 ) [ 1 ] ,\r\nV_10 + F_12 ( V_177 + 2 ) ) ;\r\nF_5 ( ( ( unsigned short * ) V_2 -> V_146 ) [ 2 ] ,\r\nV_10 + F_12 ( V_177 + 4 ) ) ;\r\nF_40 ( V_2 ) ;\r\nF_67 ( V_2 ) ;\r\nF_9 ( 0 , V_10 + V_56 ) ;\r\nF_70 ( 5 ) ;\r\nF_4 ( V_2 , 0xf000 ) ;\r\nF_9 ( 0 , V_10 + V_54 ) ;\r\nF_5 ( 0 , V_10 + V_88 ) ;\r\n{\r\nunsigned short V_178 = 50 , V_179 = 5 ;\r\nwhile ( F_2 ( V_10 + 0x4000 ) )\r\n{\r\nif ( ! -- V_178 )\r\n{\r\nF_30 ( V_43 L_54 ,\r\nV_2 -> V_36 ) ;\r\nF_4 ( V_2 , 0 ) ;\r\nF_9 ( 0 , V_10 + V_54 ) ;\r\nV_178 = 100 ;\r\nif ( ! -- V_179 )\r\n{\r\nF_30 ( V_43 L_55 ,\r\nV_2 -> V_36 ) ;\r\nreturn;\r\n}\r\n}\r\n}\r\n}\r\nF_6 ( V_2 , V_180 ) ;\r\nF_4 ( V_2 , 0xf000 | V_63 ) ;\r\nF_9 ( 0 , V_10 + V_54 ) ;\r\n{\r\nunsigned short V_181 = 50 , V_182 = 5 ;\r\nwhile ( ! F_1 ( V_2 ) )\r\n{\r\nif ( ! -- V_181 )\r\n{\r\nif ( -- V_182 )\r\n{\r\nF_30 ( V_43 L_56 ,\r\nV_2 -> V_36 , F_1 ( V_2 ) , F_3 ( V_2 ) ) ;\r\nF_6 ( V_2 , V_180 ) ;\r\nF_4 ( V_2 , 0xf000 | V_63 ) ;\r\nF_9 ( 0 , V_10 + V_54 ) ;\r\nV_181 = 100 ;\r\n}\r\nelse\r\n{\r\nF_30 ( V_43 L_57 , V_2 -> V_36 ) ;\r\nreturn;\r\n}\r\n}\r\n}\r\n}\r\nF_11 ( V_2 ) ;\r\nF_9 ( V_109 | V_41 [ V_2 -> V_12 ] , V_10 + V_50 ) ;\r\nV_38 -> V_66 = V_57 ;\r\n#if V_39 > 6\r\nF_30 ( L_58 , V_2 -> V_36 ) ;\r\n#endif\r\n}\r\nstatic void F_99 ( struct V_1 * V_2 )\r\n{\r\nstruct V_183 * V_184 ;\r\nunsigned short V_10 = V_2 -> V_3 ;\r\nint V_185 = F_100 ( V_2 ) ;\r\nint V_29 ;\r\nif ( V_185 > 8 ) {\r\nF_30 ( V_69 L_59 ,\r\nV_2 -> V_36 , V_185 ) ;\r\nV_185 = 8 ;\r\n}\r\nF_5 ( V_186 & ~ 31 , V_10 + V_88 ) ;\r\nF_5 ( 6 * V_185 , V_10 + F_12 ( V_186 ) ) ;\r\nV_29 = 0 ;\r\nF_101 (ha, dev) {\r\nunsigned short * V_80 = ( unsigned short * ) V_184 -> V_7 ;\r\nif ( V_29 == V_185 )\r\nbreak;\r\nF_5 ( ( V_187 + ( 6 * V_29 ) ) & ~ 31 , V_10 + V_88 ) ;\r\nF_5 ( V_80 [ 0 ] , V_10 + F_12 ( V_187 + ( 6 * V_29 ) ) ) ;\r\nF_5 ( ( V_187 + ( 6 * V_29 ) + 2 ) & ~ 31 , V_10 + V_88 ) ;\r\nF_5 ( V_80 [ 1 ] , V_10 + F_12 ( V_187 + ( 6 * V_29 ) + 2 ) ) ;\r\nF_5 ( ( V_187 + ( 6 * V_29 ) + 4 ) & ~ 31 , V_10 + V_88 ) ;\r\nF_5 ( V_80 [ 2 ] , V_10 + F_12 ( V_187 + ( 6 * V_29 ) + 4 ) ) ;\r\nV_29 ++ ;\r\n}\r\n}\r\nstatic void\r\nF_102 ( struct V_1 * V_2 )\r\n{\r\nunsigned short V_10 = V_2 -> V_3 ;\r\nstruct V_34 * V_38 = F_29 ( V_2 ) ;\r\nint V_188 = 0 , V_29 ;\r\nif ( ( V_2 -> V_67 & V_175 ) != V_38 -> V_176 ) {\r\nF_5 ( V_174 & ~ 31 , V_10 + V_88 ) ;\r\nV_29 = F_2 ( V_10 + F_12 ( V_174 ) ) ;\r\nF_5 ( ( V_2 -> V_67 & V_175 ) ? ( V_29 | 1 ) : ( V_29 & ~ 1 ) ,\r\nV_10 + F_12 ( V_174 ) ) ;\r\nV_38 -> V_176 = V_2 -> V_67 & V_175 ;\r\nV_188 = 1 ;\r\n}\r\nif ( ! ( V_2 -> V_67 & V_175 ) ) {\r\nF_99 ( V_2 ) ;\r\nif ( V_38 -> V_189 != F_100 ( V_2 ) ) {\r\nV_188 = 1 ;\r\nV_38 -> V_189 = F_100 ( V_2 ) ;\r\n}\r\n}\r\nif ( V_188 ) {\r\nunsigned long V_190 ;\r\nF_4 ( V_2 , V_52 ) ;\r\nF_9 ( 0 , V_10 + V_54 ) ;\r\nF_9 ( 0 , V_10 + V_54 ) ;\r\n#if 0\r\nprintk("%s: waiting for CU to go suspended\n", dev->name);\r\n#endif\r\nV_190 = V_57 ;\r\nwhile ( ( F_59 ( F_1 ( V_2 ) ) == 2 ) &&\r\n( F_62 ( V_57 , V_190 + 2000 ) ) ) ;\r\nif ( F_59 ( F_1 ( V_2 ) ) == 2 )\r\nF_30 ( L_60 , V_2 -> V_36 ) ;\r\nV_38 -> V_51 &= ~ ( V_84 ) ;\r\nF_6 ( V_2 , V_180 ) ;\r\nF_4 ( V_2 , V_63 ) ;\r\nF_9 ( 0 , V_10 + V_54 ) ;\r\n}\r\n}\r\nint T_1 F_103 ( void )\r\n{\r\nstruct V_1 * V_2 ;\r\nint V_191 , V_192 = 0 ;\r\nfor ( V_191 = 0 ; V_191 < V_193 ; V_191 ++ ) {\r\nV_2 = F_24 ( sizeof( struct V_34 ) ) ;\r\nV_2 -> V_12 = V_12 [ V_191 ] ;\r\nV_2 -> V_3 = V_194 [ V_191 ] ;\r\nif ( V_194 [ V_191 ] == 0 ) {\r\nif ( V_191 )\r\nbreak;\r\nF_30 ( V_195 L_61 ) ;\r\n}\r\nif ( F_13 ( V_2 ) == 0 ) {\r\nV_196 [ V_191 ] = V_2 ;\r\nV_192 ++ ;\r\ncontinue;\r\n}\r\nF_30 ( V_43 L_62 , V_194 [ V_191 ] ) ;\r\nF_27 ( V_2 ) ;\r\nbreak;\r\n}\r\nif ( V_192 )\r\nreturn 0 ;\r\nreturn - V_27 ;\r\n}\r\nvoid T_4 F_104 ( void )\r\n{\r\nint V_191 ;\r\nfor ( V_191 = 0 ; V_191 < V_193 ; V_191 ++ ) {\r\nstruct V_1 * V_2 = V_196 [ V_191 ] ;\r\nif ( V_2 ) {\r\nF_105 ( V_2 ) ;\r\nF_27 ( V_2 ) ;\r\n}\r\n}\r\n}
