# ğŸ—ï¸ DAY 4: GLS, Blocking vs Non-Blocking, and Synthesisâ€“Simulation Mismatch

## ğŸ”¹ 1. Gate Level Simulation (GLS)

### ğŸ’¡ What is GLS?

* **Gate Level Simulation (GLS):** Running the testbench on the **netlist** ğŸ—‚ï¸ (post-synthesis design) instead of RTL.
* The **netlist** is logically the same as RTL, so the same testbench ğŸ§ª can be reused.

---

### ğŸ¯ Why GLS?

* âœ… To verify the **logical correctness** of the design after synthesis.
* â±ï¸ To ensure that the **timing requirements** are met.
* ğŸ“ GLS can be run with **delay annotation** (SDF â€“ Standard Delay Format), which helps in validating **timing behavior**.

---

### ğŸ› ï¸ GLS using Icarus Verilog (iverilog):

![gls using iverilog](https://github.com/user-attachments/assets/af80407d-ffc1-42a5-bbfb-8e6327bee030)

* ğŸ“Œ In the above figure, the design is represented as a **netlist**.
* ğŸ•’ If gate-level models are **delay-annotated**, GLS helps validate timing.
* ğŸ”„ Ensures that simulation matches the synthesized hardware implementation.

---

### ğŸ”¹ Process Flow for GLS

#### 1ï¸âƒ£ RTL Simulation (Behavioral Simulation)

Compile and run RTL design with testbench:

```bash
# Compile RTL design + testbench
iverilog design.v tb_design.v  

# Run the compiled simulation
./a.out  

# Open waveform in GTKWave
gtkwave tb_design.vcd
```

---

#### 2ï¸âƒ£ Synthesis of Design using Yosys

Convert RTL â†’ Netlist with **Sky130 library support**:

```bash
# Start yosys shell
yosys  

# Load standard cell library
read_liberty -lib ../lib/sky130_fd_sc_hd_tt_025C_1v80.lib  

# Load RTL design
read_verilog design.v  

# Perform synthesis, set top module as 'design'
synth -top design  

# Technology mapping using the liberty file
abc -liberty ../lib/sky130_fd_sc_hd_tt_025C_1v80.lib  

# Write synthesized netlist to 'design_net.v' (without attributes)
write_verilog -noattr design_net.v  

# Show synthesized schematic
show
```

---

#### 3ï¸âƒ£ Gate-Level Simulation (GLS)

Run simulation using **synthesized netlist** and **cell libraries**:

```bash
# Compile primitives, standard cells, synthesized netlist, and testbench
iverilog ../my_lib/verilog_model/primitives.v \
        ../my_lib/verilog_model/sky130_fd_sc_hd.v \
        design_net.v tb_design.v  

# Run the compiled simulation (now with gate-level netlist)
./a.out  

# Open waveform in GTKWave
gtkwave tb_design.vcd
```
---

Perfect ğŸ‘ Iâ€™ll keep your content exactly the same and just sprinkle **emojis** for clarity and attractiveness.

---

## ğŸ”¹ Synthesisâ€“Simulation Mismatch

**Lecture:** SKY130RTL D4SK1 L2 â€“ *Synthesisâ€“Simulation Mismatch*

Sometimes, the results of **RTL simulation** ğŸ–¥ï¸ and **post-synthesis GLS** âš™ï¸ may differ. Common reasons:

1. âš ï¸ **Missing Sensitivity List:**

   * In RTL simulation, the simulator updates outputs only when signals in the sensitivity list change.
   * If sensitivity list is incomplete, RTL simulation may miss changes âŒ, but synthesis assumes complete logic âœ… â†’ mismatch.

2. ğŸ”„ **Blocking vs Non-Blocking Assignments:**

   * Incorrect usage may lead to unexpected behavior when synthesized.

3. ğŸš« **Non-Standard Verilog Coding:**

   * Using constructs not synthesizable or behaving differently in synthesis.

---

## ğŸ”¹  Blocking vs Non-Blocking Assignments

**Lecture:** SKY130RTL D4SK1 L3 â€“ *Blocking and Non-Blocking Statements in Verilog*

Inside an `always` block:

* ğŸŸ¢ **Blocking (`=`):**

  * Statements execute sequentially, like in C programming.
  * First statement must finish before the next one starts.
  * Example:

    ```verilog
    a = b;
    c = a;
    ```

    â†’ `c` gets the **updated** value of `a`. âœ…

* ğŸ”µ **Non-Blocking (`<=`):**

  * All RHS values are evaluated in parallel when the block is entered.
  * Assignments to LHS happen at the end of the time step â³.
  * Order of statements does not matter.
  * Example:

    ```verilog
    a <= b;
    c <= a;
    ```

    â†’ `c` gets the **old** value of `a` (before this block). â®ï¸

---

### ğŸ“Œ Usage Guidelines

* ğŸŸ¢ **Blocking (`=`):** Best suited for **combinational logic** inside `always @(*)`.
* ğŸ”µ **Non-Blocking (`<=`):** Always use in **sequential logic** (`always @(posedge clk)`).

---

## ğŸ”¹ Caveats with Blocking Statements

**Lecture:** SKY130RTL D4SK1 L4 â€“ *Caveats with Blocking Statements*

* âš ï¸ Using blocking assignments in sequential logic may cause **simulationâ€“synthesis mismatches**.
* âš¡ Since hardware executes in parallel, sequential blocking statements may **not reflect real hardware behavior**.
* âœ… **Best Practice:**

  * Use **non-blocking (`<=`)** for **sequential circuits**.
  * Use **blocking (`=`)** for **combinational logic only**.

---

