[INF:CM0023] Creating log file ../../build/regression/Wand/slpp_all/surelog.log.

[WRN:PA0205] dut.sv:1:2: No timescale set for "test_wand_wor".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:2: Compile module "work@test_wand_wor".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1:2: Top level module "work@test_wand_wor".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/Wand/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/Wand/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/Wand/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@test_wand_wor), id:13
|vpiElaborated:1
|vpiName:work@test_wand_wor
|uhdmallModules:
\_module: work@test_wand_wor (work@test_wand_wor), id:14 dut.sv:1:2: , endln:10:11, parent:work@test_wand_wor, parID:13
  |vpiFullName:work@test_wand_wor
  |vpiDefName:work@test_wand_wor
  |vpiNet:
  \_logic_net: (work@test_wand_wor.a), id:15, line:3:9, endln:3:10, parent:work@test_wand_wor, parID:14
    |vpiName:a
    |vpiFullName:work@test_wand_wor.a
    |vpiNetType:2
    |vpiParent:
    \_module: work@test_wand_wor (work@test_wand_wor), id:14 dut.sv:1:2: , endln:10:11, parent:work@test_wand_wor, parID:13
  |vpiNet:
  \_logic_net: (work@test_wand_wor.b), id:16, line:4:9, endln:4:10, parent:work@test_wand_wor, parID:14
    |vpiName:b
    |vpiFullName:work@test_wand_wor.b
    |vpiNetType:3
    |vpiParent:
    \_module: work@test_wand_wor (work@test_wand_wor), id:14 dut.sv:1:2: , endln:10:11, parent:work@test_wand_wor, parID:13
  |vpiNet:
  \_logic_net: (work@test_wand_wor.c), id:17, line:5:8, endln:5:9, parent:work@test_wand_wor, parID:14
    |vpiName:c
    |vpiFullName:work@test_wand_wor.c
    |vpiNetType:48
    |vpiParent:
    \_module: work@test_wand_wor (work@test_wand_wor), id:14 dut.sv:1:2: , endln:10:11, parent:work@test_wand_wor, parID:13
  |vpiNet:
  \_logic_net: (work@test_wand_wor.d), id:18, line:5:11, endln:5:12, parent:work@test_wand_wor, parID:14
    |vpiName:d
    |vpiFullName:work@test_wand_wor.d
    |vpiNetType:48
    |vpiParent:
    \_module: work@test_wand_wor (work@test_wand_wor), id:14 dut.sv:1:2: , endln:10:11, parent:work@test_wand_wor, parID:13
  |vpiParent:
  \_design: (work@test_wand_wor), id:13
  |vpiContAssign:
  \_cont_assign: , id:2, line:7:11, endln:7:16, parent:work@test_wand_wor, parID:14
    |vpiParent:
    \_module: work@test_wand_wor (work@test_wand_wor), id:14 dut.sv:1:2: , endln:10:11, parent:work@test_wand_wor, parID:13
    |vpiRhs:
    \_ref_obj: (work@test_wand_wor.c), id:1, line:7:15, endln:7:16, parID:2
      |vpiParent:
      \_cont_assign: , id:2, line:7:11, endln:7:16, parent:work@test_wand_wor, parID:14
      |vpiName:c
      |vpiFullName:work@test_wand_wor.c
      |vpiActual:
      \_logic_net: (work@test_wand_wor.c), id:11, line:5:8, endln:5:9, parent:work@test_wand_wor, parID:19
        |vpiTypespec:
        \_logic_typespec: , id:10, line:5:4, endln:5:7
        |vpiName:c
        |vpiFullName:work@test_wand_wor.c
        |vpiNetType:48
        |vpiParent:
        \_module: work@test_wand_wor (work@test_wand_wor), id:19 dut.sv:1:2: , endln:10:11
    |vpiLhs:
    \_ref_obj: (work@test_wand_wor.a), id:0, line:7:11, endln:7:12, parID:2
      |vpiParent:
      \_cont_assign: , id:2, line:7:11, endln:7:16, parent:work@test_wand_wor, parID:14
      |vpiName:a
      |vpiFullName:work@test_wand_wor.a
      |vpiActual:
      \_logic_net: (work@test_wand_wor.a), id:7, line:3:9, endln:3:10, parent:work@test_wand_wor, parID:19
        |vpiTypespec:
        \_logic_typespec: , id:6, line:3:4, endln:3:8
        |vpiName:a
        |vpiFullName:work@test_wand_wor.a
        |vpiNetType:2
        |vpiParent:
        \_module: work@test_wand_wor (work@test_wand_wor), id:19 dut.sv:1:2: , endln:10:11
  |vpiContAssign:
  \_cont_assign: , id:5, line:8:11, endln:8:16, parent:work@test_wand_wor, parID:14
    |vpiParent:
    \_module: work@test_wand_wor (work@test_wand_wor), id:14 dut.sv:1:2: , endln:10:11, parent:work@test_wand_wor, parID:13
    |vpiRhs:
    \_ref_obj: (work@test_wand_wor.d), id:4, line:8:15, endln:8:16, parID:5
      |vpiParent:
      \_cont_assign: , id:5, line:8:11, endln:8:16, parent:work@test_wand_wor, parID:14
      |vpiName:d
      |vpiFullName:work@test_wand_wor.d
      |vpiActual:
      \_logic_net: (work@test_wand_wor.d), id:12, line:5:11, endln:5:12, parent:work@test_wand_wor, parID:19
        |vpiTypespec:
        \_logic_typespec: , id:10, line:5:4, endln:5:7
        |vpiName:d
        |vpiFullName:work@test_wand_wor.d
        |vpiNetType:48
        |vpiParent:
        \_module: work@test_wand_wor (work@test_wand_wor), id:19 dut.sv:1:2: , endln:10:11
    |vpiLhs:
    \_ref_obj: (work@test_wand_wor.b), id:3, line:8:11, endln:8:12, parID:5
      |vpiParent:
      \_cont_assign: , id:5, line:8:11, endln:8:16, parent:work@test_wand_wor, parID:14
      |vpiName:b
      |vpiFullName:work@test_wand_wor.b
      |vpiActual:
      \_logic_net: (work@test_wand_wor.b), id:9, line:4:9, endln:4:10, parent:work@test_wand_wor, parID:19
        |vpiTypespec:
        \_logic_typespec: , id:8, line:4:4, endln:4:7
        |vpiName:b
        |vpiFullName:work@test_wand_wor.b
        |vpiNetType:3
        |vpiParent:
        \_module: work@test_wand_wor (work@test_wand_wor), id:19 dut.sv:1:2: , endln:10:11
|uhdmtopModules:
\_module: work@test_wand_wor (work@test_wand_wor), id:19 dut.sv:1:2: , endln:10:11
  |vpiName:work@test_wand_wor
  |vpiDefName:work@test_wand_wor
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@test_wand_wor.a), id:7, line:3:9, endln:3:10, parent:work@test_wand_wor, parID:19
  |vpiNet:
  \_logic_net: (work@test_wand_wor.b), id:9, line:4:9, endln:4:10, parent:work@test_wand_wor, parID:19
  |vpiNet:
  \_logic_net: (work@test_wand_wor.c), id:11, line:5:8, endln:5:9, parent:work@test_wand_wor, parID:19
  |vpiNet:
  \_logic_net: (work@test_wand_wor.d), id:12, line:5:11, endln:5:12, parent:work@test_wand_wor, parID:19
  |vpiTopModule:1
  |vpiContAssign:
  \_cont_assign: , id:20, line:7:11, endln:7:16, parent:work@test_wand_wor, parID:19
    |vpiParent:
    \_module: work@test_wand_wor (work@test_wand_wor), id:19 dut.sv:1:2: , endln:10:11
    |vpiRhs:
    \_ref_obj: (work@test_wand_wor.c), id:22, line:7:15, endln:7:16, parID:20
      |vpiParent:
      \_cont_assign: , id:20, line:7:11, endln:7:16, parent:work@test_wand_wor, parID:19
      |vpiName:c
      |vpiFullName:work@test_wand_wor.c
      |vpiActual:
      \_logic_net: (work@test_wand_wor.c), id:11, line:5:8, endln:5:9, parent:work@test_wand_wor, parID:19
    |vpiLhs:
    \_ref_obj: (work@test_wand_wor.a), id:21, line:7:11, endln:7:12, parID:20
      |vpiParent:
      \_cont_assign: , id:20, line:7:11, endln:7:16, parent:work@test_wand_wor, parID:19
      |vpiName:a
      |vpiFullName:work@test_wand_wor.a
      |vpiActual:
      \_logic_net: (work@test_wand_wor.a), id:7, line:3:9, endln:3:10, parent:work@test_wand_wor, parID:19
  |vpiContAssign:
  \_cont_assign: , id:23, line:8:11, endln:8:16, parent:work@test_wand_wor, parID:19
    |vpiParent:
    \_module: work@test_wand_wor (work@test_wand_wor), id:19 dut.sv:1:2: , endln:10:11
    |vpiRhs:
    \_ref_obj: (work@test_wand_wor.d), id:25, line:8:15, endln:8:16, parID:23
      |vpiParent:
      \_cont_assign: , id:23, line:8:11, endln:8:16, parent:work@test_wand_wor, parID:19
      |vpiName:d
      |vpiFullName:work@test_wand_wor.d
      |vpiActual:
      \_logic_net: (work@test_wand_wor.d), id:12, line:5:11, endln:5:12, parent:work@test_wand_wor, parID:19
    |vpiLhs:
    \_ref_obj: (work@test_wand_wor.b), id:24, line:8:11, endln:8:12, parID:23
      |vpiParent:
      \_cont_assign: , id:23, line:8:11, endln:8:16, parent:work@test_wand_wor, parID:19
      |vpiName:b
      |vpiFullName:work@test_wand_wor.b
      |vpiActual:
      \_logic_net: (work@test_wand_wor.b), id:9, line:4:9, endln:4:10, parent:work@test_wand_wor, parID:19
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/Wand/dut.sv | ${SURELOG_DIR}/build/regression/Wand/roundtrip/dut_000.sv | 3 | 10 | 

