## top
placePdnPort -pin_name VDD -io_cell_name vdd_top -offset_x 2500 -offset_y 63000 -width 62000 -height 60000 -layer ALPA
placePdnPort -pin_name VDD -io_cell_name vdd_top_1 -offset_x 2500 -offset_y 63000 -width 62000 -height 60000 -layer ALPA
placePdnPort -pin_name VDD -io_cell_name vdd_top_2 -offset_x 2500 -offset_y 63000 -width 62000 -height 60000 -layer ALPA
placePdnPort -pin_name VDD -io_cell_name vdd_top_3 -offset_x 2500 -offset_y 63000 -width 62000 -height 60000 -layer ALPA
placePdnPort -pin_name VDD -io_cell_name vdd_top_4 -offset_x 2500 -offset_y 63000 -width 62000 -height 60000 -layer ALPA
placePdnPort -pin_name VSS -io_cell_name vss_top -offset_x 2500 -offset_y 63000 -width 62000 -height 60000 -layer ALPA
placePdnPort -pin_name VSS -io_cell_name vss_top_1 -offset_x 2500 -offset_y 63000 -width 62000 -height 60000 -layer ALPA
placePdnPort -pin_name VSS -io_cell_name vss_top_2 -offset_x 2500 -offset_y 63000 -width 62000 -height 60000 -layer ALPA
placePdnPort -pin_name VSS -io_cell_name vss_top_3 -offset_x 2500 -offset_y 63000 -width 62000 -height 60000 -layer ALPA
placePdnPort -pin_name VSS -io_cell_name vss_top_4 -offset_x 2500 -offset_y 63000 -width 62000 -height 60000 -layer ALPA
placePdnPort -pin_name VDDIO -io_cell_name vddio_top -offset_x 2500 -offset_y 63000 -width 62000 -height 60000 -layer ALPA
placePdnPort -pin_name VDDIO -io_cell_name vddio_top_1 -offset_x 2500 -offset_y 63000 -width 62000 -height 60000 -layer ALPA
placePdnPort -pin_name VDDIO -io_cell_name vddio_top_2 -offset_x 2500 -offset_y 63000 -width 62000 -height 60000 -layer ALPA
placePdnPort -pin_name VDDIO -io_cell_name vddio_top_3 -offset_x 2500 -offset_y 63000 -width 62000 -height 60000 -layer ALPA
placePdnPort -pin_name VDDIO -io_cell_name vddio_top_4 -offset_x 2500 -offset_y 63000 -width 62000 -height 60000 -layer ALPA
placePdnPort -pin_name VSS_PLL -io_cell_name pll_avss33 -offset_x 2500 -offset_y 63000 -width 62000 -height 60000 -layer ALPA
placePdnPort -pin_name VSS_PLL -io_cell_name pll_avss33_1 -offset_x 2500 -offset_y 63000 -width 62000 -height 60000 -layer ALPA
placePdnPort -pin_name SAVSS -io_cell_name pll_io_avss33 -offset_x 2500 -offset_y 63000 -width 62000 -height 60000 -layer ALPA
placePdnPort -pin_name SAVDD -io_cell_name pll_io_avdd33 -offset_x 2500 -offset_y 63000 -width 62000 -height 60000 -layer ALPA
placePdnPort -pin_name SAVDD -io_cell_name pll_io_avdd33_1 -offset_x 2500 -offset_y 63000 -width 62000 -height 60000 -layer ALPA

#left
placePdnPort -pin_name VDD -io_cell_name vdd_left -offset_x 8000 -offset_y 2500 -width 60000 -height 62000 -layer ALPA
placePdnPort -pin_name VDD -io_cell_name vdd_left_1 -offset_x 8000 -offset_y 2500 -width 60000 -height 62000 -layer ALPA
placePdnPort -pin_name VDD -io_cell_name vdd_left_2 -offset_x 8000 -offset_y 2500 -width 60000 -height 62000 -layer ALPA
placePdnPort -pin_name VDD -io_cell_name vdd_left_3 -offset_x 8000 -offset_y 2500 -width 60000 -height 62000 -layer ALPA
placePdnPort -pin_name VDD -io_cell_name vdd_left_4 -offset_x 8000 -offset_y 2500 -width 60000 -height 62000 -layer ALPA
placePdnPort -pin_name VSS -io_cell_name vss_left -offset_x 8000 -offset_y 2500 -width 60000 -height 62000 -layer ALPA
placePdnPort -pin_name VSS -io_cell_name vss_left_1 -offset_x 8000 -offset_y 2500 -width 60000 -height 62000 -layer ALPA
placePdnPort -pin_name VSS -io_cell_name vss_left_2 -offset_x 8000 -offset_y 2500 -width 60000 -height 62000 -layer ALPA
placePdnPort -pin_name VSS -io_cell_name vss_left_3 -offset_x 8000 -offset_y 2500 -width 60000 -height 62000 -layer ALPA
placePdnPort -pin_name VSS -io_cell_name vss_left_4 -offset_x 8000 -offset_y 2500 -width 60000 -height 62000 -layer ALPA
placePdnPort -pin_name VDDIO -io_cell_name vddio_left -offset_x 8000 -offset_y 2500 -width 60000 -height 62000 -layer ALPA
placePdnPort -pin_name VDDIO -io_cell_name vddio_left_1 -offset_x 8000 -offset_y 2500 -width 60000 -height 62000 -layer ALPA
placePdnPort -pin_name VDDIO -io_cell_name vddio_left_2 -offset_x 8000 -offset_y 2500 -width 60000 -height 62000 -layer ALPA
placePdnPort -pin_name VDDIO -io_cell_name vddio_left_3 -offset_x 8000 -offset_y 2500 -width 60000 -height 62000 -layer ALPA
placePdnPort -pin_name VDDIO -io_cell_name vddio_left_4 -offset_x 8000 -offset_y 2500 -width 60000 -height 62000 -layer ALPA
placePdnPort -pin_name VDD_PLL -io_cell_name pll_avdd33_1 -offset_x 8000 -offset_y 2500 -width 60000 -height 62000 -layer ALPA
placePdnPort -pin_name VDD_PLL -io_cell_name pll_avdd33 -offset_x 8000 -offset_y 2500 -width 60000 -height 62000 -layer ALPA
placePdnPort -pin_name VDD -io_cell_name pll_dvdd12_1 -offset_x 8000 -offset_y 2500 -width 60000 -height 62000 -layer ALPA
placePdnPort -pin_name VDD -io_cell_name pll_dvdd12 -offset_x 8000 -offset_y 2500 -width 60000 -height 62000 -layer ALPA
placePdnPort -pin_name VSS -io_cell_name pll_dvss12_1 -offset_x 8000 -offset_y 2500 -width 60000 -height 62000 -layer ALPA
placePdnPort -pin_name VSS -io_cell_name pll_dvss12 -offset_x 8000 -offset_y 2500 -width 60000 -height 62000 -layer ALPA


#bottom
placePdnPort -pin_name VDD -io_cell_name vdd_bottom -offset_x 2500 -offset_y 8000 -width 62000 -height 60000 -layer ALPA
placePdnPort -pin_name VDD -io_cell_name vdd_bottom_1 -offset_x 2500 -offset_y 8000 -width 62000 -height 60000 -layer ALPA
placePdnPort -pin_name VDD -io_cell_name vdd_bottom_2 -offset_x 2500 -offset_y 8000 -width 62000 -height 60000 -layer ALPA
placePdnPort -pin_name VDD -io_cell_name vdd_bottom_3 -offset_x 2500 -offset_y 8000 -width 62000 -height 60000 -layer ALPA
placePdnPort -pin_name VDD -io_cell_name vdd_bottom_4 -offset_x 2500 -offset_y 8000 -width 62000 -height 60000 -layer ALPA
placePdnPort -pin_name VSS -io_cell_name vss_bottom -offset_x 2500 -offset_y 8000 -width 62000 -height 60000 -layer ALPA
placePdnPort -pin_name VSS -io_cell_name vss_bottom_1 -offset_x 2500 -offset_y 8000 -width 62000 -height 60000 -layer ALPA
placePdnPort -pin_name VSS -io_cell_name vss_bottom_2 -offset_x 2500 -offset_y 8000 -width 62000 -height 60000 -layer ALPA
placePdnPort -pin_name VSS -io_cell_name vss_bottom_3 -offset_x 2500 -offset_y 8000 -width 62000 -height 60000 -layer ALPA
placePdnPort -pin_name VSS -io_cell_name vss_bottom_4 -offset_x 2500 -offset_y 8000 -width 62000 -height 60000 -layer ALPA
placePdnPort -pin_name VDDIO -io_cell_name vddio_bottom -offset_x 2500 -offset_y 8000 -width 62000 -height 60000 -layer ALPA
placePdnPort -pin_name VDDIO -io_cell_name vddio_bottom_1 -offset_x 2500 -offset_y 8000 -width 62000 -height 60000 -layer ALPA
placePdnPort -pin_name VDDIO -io_cell_name vddio_bottom_2 -offset_x 2500 -offset_y 8000 -width 62000 -height 60000 -layer ALPA
placePdnPort -pin_name VDDIO -io_cell_name vddio_bottom_3 -offset_x 2500 -offset_y 8000 -width 62000 -height 60000 -layer ALPA
placePdnPort -pin_name VDDIO -io_cell_name vddio_bottom_4 -offset_x 2500 -offset_y 8000 -width 62000 -height 60000 -layer ALPA

#right
placePdnPort -pin_name VDD -io_cell_name vdd_right -offset_x 63000 -offset_y 2500 -width 60000 -height 62000 -layer ALPA
placePdnPort -pin_name VDD -io_cell_name vdd_right_1 -offset_x 63000 -offset_y 2500 -width 60000 -height 62000 -layer ALPA
placePdnPort -pin_name VDD -io_cell_name vdd_right_2 -offset_x 63000 -offset_y 2500 -width 60000 -height 62000 -layer ALPA
placePdnPort -pin_name VDD -io_cell_name vdd_right_3 -offset_x 63000 -offset_y 2500 -width 60000 -height 62000 -layer ALPA
placePdnPort -pin_name VDD -io_cell_name vdd_right_4 -offset_x 63000 -offset_y 2500 -width 60000 -height 62000 -layer ALPA
placePdnPort -pin_name VSS -io_cell_name vss_right -offset_x 63000 -offset_y 2500 -width 60000 -height 62000 -layer ALPA
placePdnPort -pin_name VSS -io_cell_name vss_right_1 -offset_x 63000 -offset_y 2500 -width 60000 -height 62000 -layer ALPA
placePdnPort -pin_name VSS -io_cell_name vss_right_2 -offset_x 63000 -offset_y 2500 -width 60000 -height 62000 -layer ALPA
placePdnPort -pin_name VSS -io_cell_name vss_right_3 -offset_x 63000 -offset_y 2500 -width 60000 -height 62000 -layer ALPA
placePdnPort -pin_name VSS -io_cell_name vss_right_4 -offset_x 63000 -offset_y 2500 -width 60000 -height 62000 -layer ALPA
placePdnPort -pin_name VDDIO -io_cell_name vddio_right -offset_x 63000 -offset_y 2500 -width 60000 -height 62000 -layer ALPA
placePdnPort -pin_name VDDIO -io_cell_name vddio_right_1 -offset_x 63000 -offset_y 2500 -width 60000 -height 62000 -layer ALPA
placePdnPort -pin_name VDDIO -io_cell_name vddio_right_2 -offset_x 63000 -offset_y 2500 -width 60000 -height 62000 -layer ALPA
placePdnPort -pin_name VDDIO -io_cell_name vddio_right_3 -offset_x 63000 -offset_y 2500 -width 60000 -height 62000 -layer ALPA
placePdnPort -pin_name VDDIO -io_cell_name vddio_right_4 -offset_x 63000 -offset_y 2500 -width 60000 -height 62000 -layer ALPA
#placePdnPort -pin_name VDDIO -io_cell_name temp_right_2 -offset_x 63000 -offset_y 2500 -width 60000 -height 62000 -layer ALPA
#placePdnPort -pin_name VDDIO -io_cell_name temp_right_1 -offset_x 63000 -offset_y 2500 -width 60000 -height 62000 -layer ALPA
#placePdnPort -pin_name VDDIO -io_cell_name temp_right -offset_x 63000 -offset_y 2500 -width 60000 -height 62000 -layer ALPA
