# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../progetto_reti.srcs/sources_1/new/main.vhd" \
"../../../../progetto_reti.srcs/sim_1/imports/Dynamis/Test Bench 2 - Prj 2019-20.vhd" \

# Do not sort compile order
nosort
