$date
	Sat Mar 18 12:31:20 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 32 ! data_out [31:0] $end
$var reg 5 " address [4:0] $end
$var reg 1 # clk $end
$var reg 32 $ data_in [31:0] $end
$var reg 1 % mode $end
$var reg 1 & reset $end
$var reg 1 ' write_enable $end
$scope module uut $end
$var wire 5 ( address [4:0] $end
$var wire 1 # clk $end
$var wire 32 ) data_in [31:0] $end
$var wire 1 % mode $end
$var wire 1 & reset $end
$var wire 1 ' write_enable $end
$var reg 32 * data_out [31:0] $end
$var reg 32 + intermediate_reg [31:0] $end
$var integer 32 , i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx ,
bx +
bx *
b10010001101000101011001111000 )
b101 (
1'
0&
0%
b10010001101000101011001111000 $
0#
b101 "
bx !
$end
#5
b10010001101000101011001111000 +
1#
#10
0#
b10010001000111000100010010111 $
b10010001000111000100010010111 )
b111 "
b111 (
1%
#15
b10010001101000101011001111000 !
b10010001101000101011001111000 *
1#
#20
0#
0'
#25
b10010001000111000100010010111 +
1#
#30
0#
#35
b10010001000111000100010010111 !
b10010001000111000100010010111 *
1#
#40
0#
#45
1#
#50
0#
#55
1#
#60
0#
#65
1#
#70
0#
#75
1#
#80
0#
#85
1#
#90
0#
#95
1#
#100
0#
#105
1#
#110
0#
#115
1#
#120
0#
