<stg><name>conv2d.1</name>


<trans_list>

<trans id="93" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2793" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="5" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="3" op_0_bw="32">
<![CDATA[
entry:0 %och = alloca i32 1

]]></Node>
<StgValue><ssdm name="och"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_4, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:2 %store_ln2793 = store i3 0, i3 %och

]]></Node>
<StgValue><ssdm name="store_ln2793"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
entry:3 %br_ln2793 = br void %VITIS_LOOP_2795_2

]]></Node>
<StgValue><ssdm name="br_ln2793"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
VITIS_LOOP_2795_2:0 %och_1 = load i3 %och

]]></Node>
<StgValue><ssdm name="och_1"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_2795_2:1 %icmp_ln2793 = icmp_eq  i3 %och_1, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln2793"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_2795_2:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_2795_2:3 %add_ln2793 = add i3 %och_1, i3 1

]]></Node>
<StgValue><ssdm name="add_ln2793"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_2795_2:4 %br_ln2793 = br i1 %icmp_ln2793, void %VITIS_LOOP_2795_2.split, void %for.end72

]]></Node>
<StgValue><ssdm name="br_ln2793"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2793" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="5" op_0_bw="3">
<![CDATA[
VITIS_LOOP_2795_2.split:0 %zext_ln2793 = zext i3 %och_1

]]></Node>
<StgValue><ssdm name="zext_ln2793"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2793" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="2" op_0_bw="3">
<![CDATA[
VITIS_LOOP_2795_2.split:2 %empty_71 = trunc i3 %och_1

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2793" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_2795_2.split:5 %p_shl3 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %empty_71, i2 0

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2793" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="4">
<![CDATA[
VITIS_LOOP_2795_2.split:6 %p_shl3_cast2 = zext i4 %p_shl3

]]></Node>
<StgValue><ssdm name="p_shl3_cast2"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2793" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_2795_2.split:16 %empty_74 = sub i5 %p_shl3_cast2, i5 %zext_ln2793

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2793" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="5">
<![CDATA[
VITIS_LOOP_2795_2.split:17 %p_cast = sext i5 %empty_74

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2793" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="5">
<![CDATA[
VITIS_LOOP_2795_2.split:18 %empty_75 = trunc i5 %empty_74

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2793" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
VITIS_LOOP_2795_2.split:19 %p_shl9 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %empty_75, i2 0

]]></Node>
<StgValue><ssdm name="p_shl9"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2793" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_2795_2.split:20 %empty_76 = sub i6 %p_shl9, i6 %p_cast

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2793" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_2795_2.split:23 %empty_77 = add i5 %empty_74, i5 1

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2793" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="5">
<![CDATA[
VITIS_LOOP_2795_2.split:24 %p_cast4 = sext i5 %empty_77

]]></Node>
<StgValue><ssdm name="p_cast4"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2793" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="5">
<![CDATA[
VITIS_LOOP_2795_2.split:25 %empty_78 = trunc i5 %empty_77

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2793" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
VITIS_LOOP_2795_2.split:26 %p_shl9_0_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %empty_78, i2 0

]]></Node>
<StgValue><ssdm name="p_shl9_0_1"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2793" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_2795_2.split:27 %empty_79 = sub i6 %p_shl9_0_1, i6 %p_cast4

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2793" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_2795_2.split:34 %empty_80 = add i5 %empty_74, i5 2

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2793" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="5">
<![CDATA[
VITIS_LOOP_2795_2.split:35 %p_cast5 = sext i5 %empty_80

]]></Node>
<StgValue><ssdm name="p_cast5"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2793" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="5">
<![CDATA[
VITIS_LOOP_2795_2.split:36 %empty_81 = trunc i5 %empty_80

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2793" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
VITIS_LOOP_2795_2.split:37 %p_shl9_0_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %empty_81, i2 0

]]></Node>
<StgValue><ssdm name="p_shl9_0_2"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2793" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_2795_2.split:38 %empty_82 = sub i6 %p_shl9_0_2, i6 %p_cast5

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2793" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_2795_2.split:65 %store_ln2793 = store i3 %add_ln2793, i3 %och

]]></Node>
<StgValue><ssdm name="store_ln2793"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2793" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0">
<![CDATA[
for.end72:0 %ret_ln2831 = ret

]]></Node>
<StgValue><ssdm name="ret_ln2831"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_2795_2.split:21 %p_cast21 = zext i6 %empty_76

]]></Node>
<StgValue><ssdm name="p_cast21"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_2795_2.split:22 %weight0_0_addr = getelementptr i32 %weight0_0, i64 0, i64 %p_cast21

]]></Node>
<StgValue><ssdm name="weight0_0_addr"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_2795_2.split:28 %zext_ln2817 = zext i6 %empty_79

]]></Node>
<StgValue><ssdm name="zext_ln2817"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_2795_2.split:29 %weight0_0_addr_3 = getelementptr i32 %weight0_0, i64 0, i64 %zext_ln2817

]]></Node>
<StgValue><ssdm name="weight0_0_addr_3"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_2795_2.split:30 %add_ln2817_2 = add i6 %empty_79, i6 1

]]></Node>
<StgValue><ssdm name="add_ln2817_2"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_2795_2.split:31 %zext_ln2819 = zext i6 %add_ln2817_2

]]></Node>
<StgValue><ssdm name="zext_ln2819"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_2795_2.split:32 %weight0_0_addr_4 = getelementptr i32 %weight0_0, i64 0, i64 %zext_ln2819

]]></Node>
<StgValue><ssdm name="weight0_0_addr_4"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_2795_2.split:33 %weight0_0_load_4 = load i6 %weight0_0_addr_4

]]></Node>
<StgValue><ssdm name="weight0_0_load_4"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_2795_2.split:39 %zext_ln2817_1 = zext i6 %empty_82

]]></Node>
<StgValue><ssdm name="zext_ln2817_1"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_2795_2.split:40 %weight0_0_addr_6 = getelementptr i32 %weight0_0, i64 0, i64 %zext_ln2817_1

]]></Node>
<StgValue><ssdm name="weight0_0_addr_6"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_2795_2.split:41 %add_ln2817_5 = add i6 %empty_82, i6 2

]]></Node>
<StgValue><ssdm name="add_ln2817_5"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_2795_2.split:42 %zext_ln2819_1 = zext i6 %add_ln2817_5

]]></Node>
<StgValue><ssdm name="zext_ln2819_1"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_2795_2.split:43 %weight0_0_addr_8 = getelementptr i32 %weight0_0, i64 0, i64 %zext_ln2819_1

]]></Node>
<StgValue><ssdm name="weight0_0_addr_8"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_2795_2.split:44 %weight0_0_load_8 = load i6 %weight0_0_addr_8

]]></Node>
<StgValue><ssdm name="weight0_0_load_8"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_2795_2.split:45 %add_ln2817_4 = add i6 %empty_82, i6 1

]]></Node>
<StgValue><ssdm name="add_ln2817_4"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_2795_2.split:46 %zext_ln2819_2 = zext i6 %add_ln2817_4

]]></Node>
<StgValue><ssdm name="zext_ln2819_2"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_2795_2.split:47 %weight0_0_addr_7 = getelementptr i32 %weight0_0, i64 0, i64 %zext_ln2819_2

]]></Node>
<StgValue><ssdm name="weight0_0_addr_7"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_2795_2.split:48 %weight0_0_load_7 = load i6 %weight0_0_addr_7

]]></Node>
<StgValue><ssdm name="weight0_0_load_7"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_2795_2.split:49 %weight0_0_load_6 = load i6 %weight0_0_addr_6

]]></Node>
<StgValue><ssdm name="weight0_0_load_6"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_2795_2.split:50 %add_ln2817_3 = add i6 %empty_79, i6 2

]]></Node>
<StgValue><ssdm name="add_ln2817_3"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_2795_2.split:51 %zext_ln2819_3 = zext i6 %add_ln2817_3

]]></Node>
<StgValue><ssdm name="zext_ln2819_3"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_2795_2.split:52 %weight0_0_addr_5 = getelementptr i32 %weight0_0, i64 0, i64 %zext_ln2819_3

]]></Node>
<StgValue><ssdm name="weight0_0_addr_5"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_2795_2.split:53 %weight0_0_load_5 = load i6 %weight0_0_addr_5

]]></Node>
<StgValue><ssdm name="weight0_0_load_5"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_2795_2.split:54 %weight0_0_load_3 = load i6 %weight0_0_addr_3

]]></Node>
<StgValue><ssdm name="weight0_0_load_3"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_2795_2.split:55 %add_ln2817_1 = add i6 %empty_76, i6 2

]]></Node>
<StgValue><ssdm name="add_ln2817_1"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_2795_2.split:56 %zext_ln2819_4 = zext i6 %add_ln2817_1

]]></Node>
<StgValue><ssdm name="zext_ln2819_4"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_2795_2.split:57 %weight0_0_addr_2 = getelementptr i32 %weight0_0, i64 0, i64 %zext_ln2819_4

]]></Node>
<StgValue><ssdm name="weight0_0_addr_2"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_2795_2.split:58 %weight0_0_load_2 = load i6 %weight0_0_addr_2

]]></Node>
<StgValue><ssdm name="weight0_0_load_2"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_2795_2.split:59 %add_ln2817 = add i6 %empty_76, i6 1

]]></Node>
<StgValue><ssdm name="add_ln2817"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_2795_2.split:60 %zext_ln2819_5 = zext i6 %add_ln2817

]]></Node>
<StgValue><ssdm name="zext_ln2819_5"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_2795_2.split:61 %weight0_0_addr_1 = getelementptr i32 %weight0_0, i64 0, i64 %zext_ln2819_5

]]></Node>
<StgValue><ssdm name="weight0_0_addr_1"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_2795_2.split:62 %weight0_0_load_1 = load i6 %weight0_0_addr_1

]]></Node>
<StgValue><ssdm name="weight0_0_load_1"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_2795_2.split:63 %weight0_0_load = load i6 %weight0_0_addr

]]></Node>
<StgValue><ssdm name="weight0_0_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
VITIS_LOOP_2795_2.split:3 %p_shl = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i5, i2 %empty_71, i5 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_2795_2.split:4 %p_shl_cast = zext i7 %p_shl

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="4">
<![CDATA[
VITIS_LOOP_2795_2.split:7 %p_shl3_cast = zext i4 %p_shl3

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_2795_2.split:8 %empty_72 = sub i8 %p_shl_cast, i8 %p_shl3_cast

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_2795_2.split:9 %icmp_ln9 = icmp_eq  i2 %empty_71, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln9"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_2795_2.split:10 %select_ln9 = select i1 %icmp_ln9, i32 0.1222, i32 0.0463

]]></Node>
<StgValue><ssdm name="select_ln9"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_2795_2.split:11 %icmp_ln9_1 = icmp_eq  i2 %empty_71, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln9_1"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_2795_2.split:12 %icmp_ln9_2 = icmp_eq  i2 %empty_71, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln9_2"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_2795_2.split:13 %select_ln9_1_i = select i1 %icmp_ln9_2, i32 0.21, i32 0.0261

]]></Node>
<StgValue><ssdm name="select_ln9_1_i"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_2795_2.split:14 %empty_73 = or i1 %icmp_ln9_2, i1 %icmp_ln9_1

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_2795_2.split:15 %merge_i = select i1 %empty_73, i32 %select_ln9_1_i, i32 %select_ln9

]]></Node>
<StgValue><ssdm name="merge_i"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_2795_2.split:33 %weight0_0_load_4 = load i6 %weight0_0_addr_4

]]></Node>
<StgValue><ssdm name="weight0_0_load_4"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_2795_2.split:44 %weight0_0_load_8 = load i6 %weight0_0_addr_8

]]></Node>
<StgValue><ssdm name="weight0_0_load_8"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_2795_2.split:48 %weight0_0_load_7 = load i6 %weight0_0_addr_7

]]></Node>
<StgValue><ssdm name="weight0_0_load_7"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_2795_2.split:49 %weight0_0_load_6 = load i6 %weight0_0_addr_6

]]></Node>
<StgValue><ssdm name="weight0_0_load_6"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_2795_2.split:53 %weight0_0_load_5 = load i6 %weight0_0_addr_5

]]></Node>
<StgValue><ssdm name="weight0_0_load_5"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_2795_2.split:54 %weight0_0_load_3 = load i6 %weight0_0_addr_3

]]></Node>
<StgValue><ssdm name="weight0_0_load_3"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_2795_2.split:58 %weight0_0_load_2 = load i6 %weight0_0_addr_2

]]></Node>
<StgValue><ssdm name="weight0_0_load_2"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_2795_2.split:62 %weight0_0_load_1 = load i6 %weight0_0_addr_1

]]></Node>
<StgValue><ssdm name="weight0_0_load_1"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_2795_2.split:63 %weight0_0_load = load i6 %weight0_0_addr

]]></Node>
<StgValue><ssdm name="weight0_0_load"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32">
<![CDATA[
VITIS_LOOP_2795_2.split:64 %call_ln2819 = call void @conv2d.1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3, i8 %empty_72, i32 %x, i32 %weight0_0_load, i32 %weight0_0_load_1, i32 %weight0_0_load_2, i32 %weight0_0_load_3, i32 %weight0_0_load_4, i32 %weight0_0_load_5, i32 %weight0_0_load_6, i32 %weight0_0_load_7, i32 %weight0_0_load_8, i32 %merge_i, i32 %y

]]></Node>
<StgValue><ssdm name="call_ln2819"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_2795_2.split:1 %specloopname_ln2793 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln2793"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32">
<![CDATA[
VITIS_LOOP_2795_2.split:64 %call_ln2819 = call void @conv2d.1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3, i8 %empty_72, i32 %x, i32 %weight0_0_load, i32 %weight0_0_load_1, i32 %weight0_0_load_2, i32 %weight0_0_load_3, i32 %weight0_0_load_4, i32 %weight0_0_load_5, i32 %weight0_0_load_6, i32 %weight0_0_load_7, i32 %weight0_0_load_8, i32 %merge_i, i32 %y

]]></Node>
<StgValue><ssdm name="call_ln2819"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_2795_2.split:66 %br_ln2793 = br void %VITIS_LOOP_2795_2

]]></Node>
<StgValue><ssdm name="br_ln2793"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
