{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1365986717359 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1365986717359 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 14 20:45:17 2013 " "Processing started: Sun Apr 14 20:45:17 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1365986717359 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1365986717359 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lg_highlevel -c lg_highlevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off lg_highlevel -c lg_highlevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1365986717360 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1365986717606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu.v 1 1 " "Found 1 design units, including 1 entities, in source file gpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Gpu " "Found entity 1: Gpu" {  } { { "gpu.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/gpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365986717653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365986717653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VgaController " "Found entity 1: VgaController" {  } { { "vga_controller.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/vga_controller.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365986717655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365986717655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixel_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file pixel_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 PixelGen " "Found entity 1: PixelGen" {  } { { "pixel_gen.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/pixel_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365986717657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365986717657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file multi_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 MultiSram " "Found entity 1: MultiSram" {  } { { "multi_sram.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/multi_sram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365986717659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365986717659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSeg " "Found entity 1: SevenSeg" {  } { { "seven_segment.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/seven_segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365986717661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365986717661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writeback.v 1 1 " "Found 1 design units, including 1 entities, in source file writeback.v" { { "Info" "ISGN_ENTITY_NAME" "1 Writeback " "Found entity 1: Writeback" {  } { { "writeback.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/writeback.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365986717663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365986717663 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "memory.v(89) " "Verilog HDL information at memory.v(89): always construct contains both blocking and non-blocking assignments" {  } { { "memory.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/memory.v" 89 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1365986717665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "memory.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/memory.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365986717666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365986717666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute.v 1 1 " "Found 1 design units, including 1 entities, in source file execute.v" { { "Info" "ISGN_ENTITY_NAME" "1 Execute " "Found entity 1: Execute" {  } { { "execute.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/execute.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365986717668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365986717668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extension.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extension.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtension " "Found entity 1: SignExtension" {  } { { "sign_extension.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/sign_extension.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365986717669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365986717669 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "decode.v(184) " "Verilog HDL information at decode.v(184): always construct contains both blocking and non-blocking assignments" {  } { { "decode.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/decode.v" 184 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1365986717672 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \"<=\", or \"=\" decode.v(416) " "Verilog HDL syntax error at decode.v(416) near text \";\";  expecting \"<=\", or \"=\"" {  } { { "decode.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/decode.v" 416 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1365986717672 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \"<=\", or \"=\" decode.v(423) " "Verilog HDL syntax error at decode.v(423) near text \";\";  expecting \"<=\", or \"=\"" {  } { { "decode.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/decode.v" 423 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1365986717672 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \"<=\", or \"=\" decode.v(429) " "Verilog HDL syntax error at decode.v(429) near text \";\";  expecting \"<=\", or \"=\"" {  } { { "decode.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/decode.v" 429 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1365986717672 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \"<=\", or \"=\" decode.v(435) " "Verilog HDL syntax error at decode.v(435) near text \";\";  expecting \"<=\", or \"=\"" {  } { { "decode.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/decode.v" 435 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1365986717673 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \"<=\", or \"=\" decode.v(442) " "Verilog HDL syntax error at decode.v(442) near text \";\";  expecting \"<=\", or \"=\"" {  } { { "decode.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/decode.v" 442 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1365986717673 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "decode.v(383) " "Verilog HDL information at decode.v(383): always construct contains both blocking and non-blocking assignments" {  } { { "decode.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/decode.v" 383 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1365986717673 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\";  expecting \"endmodule\" decode.v(456) " "Verilog HDL syntax error at decode.v(456) near text \"if\";  expecting \"endmodule\"" {  } { { "decode.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/decode.v" 456 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1365986717673 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\"; \"end\" without \"begin\"  decode.v(464) " "Verilog HDL syntax error at decode.v(464) near text \"end\"; \"end\" without \"begin\" " {  } { { "decode.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/decode.v" 464 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1365986717673 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Decode decode.v(3) " "Ignored design unit \"Decode\" at decode.v(3) due to previous errors" {  } { { "decode.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/decode.v" 3 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1 1365986717673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.v 0 0 " "Found 0 design units, including 0 entities, in source file decode.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365986717673 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "lg_highlevel lg_highlevel.v(35) " "Verilog Module Declaration warning at lg_highlevel.v(35): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"lg_highlevel\"" {  } { { "lg_highlevel.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/lg_highlevel.v" 35 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1 1365986717676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lg_highlevel.v 1 1 " "Found 1 design units, including 1 entities, in source file lg_highlevel.v" { { "Info" "ISGN_ENTITY_NAME" "1 lg_highlevel " "Found entity 1: lg_highlevel" {  } { { "lg_highlevel.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/lg_highlevel.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365986717676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365986717676 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fetch.v(78) " "Verilog HDL information at fetch.v(78): always construct contains both blocking and non-blocking assignments" {  } { { "fetch.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/fetch.v" 78 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1365986717678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fetch " "Found entity 1: Fetch" {  } { { "fetch.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/fetch.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365986717678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365986717678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365986717681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365986717681 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting an operand vertex.v(73) " "Verilog HDL syntax error at vertex.v(73) near text \";\";  expecting an operand" {  } { { "vertex.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/vertex.v" 73 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1365986717682 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting an operand vertex.v(74) " "Verilog HDL syntax error at vertex.v(74) near text \";\";  expecting an operand" {  } { { "vertex.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/vertex.v" 74 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1365986717682 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting an operand vertex.v(75) " "Verilog HDL syntax error at vertex.v(75) near text \";\";  expecting an operand" {  } { { "vertex.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/vertex.v" 75 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1365986717683 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "OP_COLOR vertex.v(78) " "Verilog HDL Compiler Directive warning at vertex.v(78): text macro \"OP_COLOR\" is undefined" {  } { { "vertex.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/vertex.v" 78 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "" 0 -1 1365986717683 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting an operand vertex.v(78) " "Verilog HDL syntax error at vertex.v(78) near text \")\";  expecting an operand" {  } { { "vertex.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/vertex.v" 78 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1365986717683 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"j\";  expecting \"=\" vertex.v(85) " "Verilog HDL syntax error at vertex.v(85) near text \"j\";  expecting \"=\"" {  } { { "vertex.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/vertex.v" 85 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1365986717683 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<\";  expecting \"<=\", or \"=\" vertex.v(85) " "Verilog HDL syntax error at vertex.v(85) near text \"<\";  expecting \"<=\", or \"=\"" {  } { { "vertex.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/vertex.v" 85 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1365986717683 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \";\" vertex.v(85) " "Verilog HDL syntax error at vertex.v(85) near text \")\";  expecting \";\"" {  } { { "vertex.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/vertex.v" 85 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1365986717683 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"k\";  expecting \"=\" vertex.v(86) " "Verilog HDL syntax error at vertex.v(86) near text \"k\";  expecting \"=\"" {  } { { "vertex.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/vertex.v" 86 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1365986717683 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<\";  expecting \"<=\", or \"=\" vertex.v(86) " "Verilog HDL syntax error at vertex.v(86) near text \"<\";  expecting \"<=\", or \"=\"" {  } { { "vertex.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/vertex.v" 86 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1365986717683 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \";\" vertex.v(86) " "Verilog HDL syntax error at vertex.v(86) near text \")\";  expecting \";\"" {  } { { "vertex.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/vertex.v" 86 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1365986717683 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"j\";  expecting \"=\" vertex.v(91) " "Verilog HDL syntax error at vertex.v(91) near text \"j\";  expecting \"=\"" {  } { { "vertex.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/vertex.v" 91 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1365986717683 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<\";  expecting \"<=\", or \"=\" vertex.v(91) " "Verilog HDL syntax error at vertex.v(91) near text \"<\";  expecting \"<=\", or \"=\"" {  } { { "vertex.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/vertex.v" 91 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1365986717683 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \";\" vertex.v(91) " "Verilog HDL syntax error at vertex.v(91) near text \")\";  expecting \";\"" {  } { { "vertex.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/vertex.v" 91 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1365986717684 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"k\";  expecting \"=\" vertex.v(92) " "Verilog HDL syntax error at vertex.v(92) near text \"k\";  expecting \"=\"" {  } { { "vertex.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/vertex.v" 92 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1365986717684 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<\";  expecting \"<=\", or \"=\" vertex.v(92) " "Verilog HDL syntax error at vertex.v(92) near text \"<\";  expecting \"<=\", or \"=\"" {  } { { "vertex.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/vertex.v" 92 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1365986717684 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \";\" vertex.v(92) " "Verilog HDL syntax error at vertex.v(92) near text \")\";  expecting \";\"" {  } { { "vertex.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/vertex.v" 92 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1365986717684 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\" vertex.v(101) " "Verilog HDL syntax error at vertex.v(101) near text \"=\"" {  } { { "vertex.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/vertex.v" 101 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1365986717684 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"i\";  expecting \"=\" vertex.v(110) " "Verilog HDL syntax error at vertex.v(110) near text \"i\";  expecting \"=\"" {  } { { "vertex.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/vertex.v" 110 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1365986717684 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<\";  expecting \"<=\", or \"=\" vertex.v(110) " "Verilog HDL syntax error at vertex.v(110) near text \"<\";  expecting \"<=\", or \"=\"" {  } { { "vertex.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/vertex.v" 110 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1365986717684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vertex.v 0 0 " "Found 0 design units, including 0 entities, in source file vertex.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365986717685 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "rasterizer.v(69) " "Verilog HDL information at rasterizer.v(69): always construct contains both blocking and non-blocking assignments" {  } { { "rasterizer.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/rasterizer.v" 69 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1365986717687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rasterizer.v 1 1 " "Found 1 design units, including 1 entities, in source file rasterizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rasterizer " "Found entity 1: Rasterizer" {  } { { "rasterizer.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/rasterizer.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365986717687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365986717687 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/output_files/lg_highlevel.map.smsg " "Generated suppressed messages file C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/output_files/lg_highlevel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1365986717712 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 27 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 27 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "427 " "Peak virtual memory: 427 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1365986717771 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Apr 14 20:45:17 2013 " "Processing ended: Sun Apr 14 20:45:17 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1365986717771 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1365986717771 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1365986717771 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1365986717771 ""}
