import "primitives/std.lib";

component main() -> (out: 1) {
  cells {
    const0 = std_const(32, 9);
    const1 = std_const(32, 400);
    add0 = std_add(32);
    reg0 = std_reg(32);
    @external(1) mem = std_mem_d1(32, 1, 1);
  }
  wires {

    group op {
      reg0.write_en = 1'd1;
      add0.left = const0.out;
      add0.right = const1.out;
      reg0.in = add0.out;
      op[done] = reg0.done;
    }

    mem.addr0 = 1'b0;
    mem.write_en = 1'b1;
    mem.write_data = 32'd42;
    done = mem.done ? 1'b1;
    out = mem.done;
  }

  control {
    op;
  }
}