;redcode
;assert 1
	SPL 0, <22
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -207, <-126
	SUB 1, 0
	ADD -207, <-126
	CMP @121, 106
	SUB 20, @80
	SUB -207, <-126
	SUB -207, <-126
	SLT 0, 997
	SLT 0, 997
	ADD #270, <1
	JMP <221, 707
	SUB -0, 1
	SUB 10, <0
	SUB @221, 707
	SUB -0, 1
	MOV @-127, 100
	SLT 0, 900
	SLT 600, 20
	MOV -1, <20
	SUB @221, 707
	SUB 1, 0
	SUB 1, 0
	SUB @0, 1
	SUB 20, @12
	SUB @0, 1
	SLT 0, 900
	DAT #-1, #20
	MOV -1, <-20
	DAT #-1, #20
	MOV -1, <-20
	SLT 20, @12
	ADD 9, 31
	CMP @121, 106
	CMP <99, 2
	ADD 9, 31
	CMP @121, 106
	CMP @121, 106
	CMP @121, 106
	SUB 9, 31
	CMP @121, 106
	SUB 9, 31
	MOV -1, <-20
	DAT <270, #1
	SPL 0, <22
	CMP -207, <-126
	DAT <270, #1
