
*** Running vivado
    with args -log cpu.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cpu.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source cpu.tcl -notrace
Command: synth_design -top cpu -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16912 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 467.715 ; gain = 100.898
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'cpu' [C:/Users/nccas/VivadoWorkspace/gba/src/cpu.vhd:43]
INFO: [Synth 8-3491] module 'control' declared at 'C:/Users/nccas/VivadoWorkspace/gba/src/control.vhd:30' bound to instance 'CONTROL1' of component 'control' [C:/Users/nccas/VivadoWorkspace/gba/src/cpu.vhd:106]
INFO: [Synth 8-638] synthesizing module 'control' [C:/Users/nccas/VivadoWorkspace/gba/src/control.vhd:45]
WARNING: [Synth 8-6014] Unused sequential element inst_reg_reg[orig_8b] was removed.  [C:/Users/nccas/VivadoWorkspace/gba/src/control.vhd:67]
WARNING: [Synth 8-6014] Unused sequential element inst_reg_reg[dest_8b] was removed.  [C:/Users/nccas/VivadoWorkspace/gba/src/control.vhd:67]
WARNING: [Synth 8-6014] Unused sequential element inst_reg_reg[cond] was removed.  [C:/Users/nccas/VivadoWorkspace/gba/src/control.vhd:67]
WARNING: [Synth 8-3848] Net sys_ctrl[n_m1] in module/entity control does not have driver. [C:/Users/nccas/VivadoWorkspace/gba/src/control.vhd:38]
WARNING: [Synth 8-3848] Net sys_ctrl[n_mreq] in module/entity control does not have driver. [C:/Users/nccas/VivadoWorkspace/gba/src/control.vhd:38]
WARNING: [Synth 8-3848] Net sys_ctrl[n_iorq] in module/entity control does not have driver. [C:/Users/nccas/VivadoWorkspace/gba/src/control.vhd:38]
WARNING: [Synth 8-3848] Net sys_ctrl[n_rd] in module/entity control does not have driver. [C:/Users/nccas/VivadoWorkspace/gba/src/control.vhd:38]
WARNING: [Synth 8-3848] Net sys_ctrl[n_wr] in module/entity control does not have driver. [C:/Users/nccas/VivadoWorkspace/gba/src/control.vhd:38]
WARNING: [Synth 8-3848] Net sys_ctrl[n_rfsh] in module/entity control does not have driver. [C:/Users/nccas/VivadoWorkspace/gba/src/control.vhd:38]
WARNING: [Synth 8-3848] Net n_halt in module/entity control does not have driver. [C:/Users/nccas/VivadoWorkspace/gba/src/control.vhd:40]
WARNING: [Synth 8-3848] Net n_busack in module/entity control does not have driver. [C:/Users/nccas/VivadoWorkspace/gba/src/control.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'control' (1#1) [C:/Users/nccas/VivadoWorkspace/gba/src/control.vhd:45]
INFO: [Synth 8-3491] module 'regfile' declared at 'C:/Users/nccas/VivadoWorkspace/gba/src/regfile.vhd:34' bound to instance 'REGFILE1' of component 'regfile' [C:/Users/nccas/VivadoWorkspace/gba/src/cpu.vhd:121]
INFO: [Synth 8-638] synthesizing module 'regfile' [C:/Users/nccas/VivadoWorkspace/gba/src/regfile.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'regfile' (2#1) [C:/Users/nccas/VivadoWorkspace/gba/src/regfile.vhd:43]
INFO: [Synth 8-3491] module 'ALU_block' declared at 'C:/Users/nccas/VivadoWorkspace/gba/src/ALU_block.vhd:33' bound to instance 'ALUblock' of component 'ALU_block' [C:/Users/nccas/VivadoWorkspace/gba/src/cpu.vhd:130]
INFO: [Synth 8-638] synthesizing module 'ALU_block' [C:/Users/nccas/VivadoWorkspace/gba/src/ALU_block.vhd:41]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/nccas/VivadoWorkspace/gba/src/ALU.vhd:29' bound to instance 'ALU1' of component 'ALU' [C:/Users/nccas/VivadoWorkspace/gba/src/ALU_block.vhd:71]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/nccas/VivadoWorkspace/gba/src/ALU.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'ALU' (3#1) [C:/Users/nccas/VivadoWorkspace/gba/src/ALU.vhd:41]
WARNING: [Synth 8-6014] Unused sequential element A2_reg_reg was removed.  [C:/Users/nccas/VivadoWorkspace/gba/src/ALU_block.vhd:91]
WARNING: [Synth 8-6014] Unused sequential element F2_reg_reg was removed.  [C:/Users/nccas/VivadoWorkspace/gba/src/ALU_block.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'ALU_block' (4#1) [C:/Users/nccas/VivadoWorkspace/gba/src/ALU_block.vhd:41]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'C:/Users/nccas/VivadoWorkspace/gba/vivado/control/control.runs/synth_1/.Xil/Vivado-3724-DESKTOP-NPP0168/realtime/blk_mem_gen_0_stub.v:6' bound to instance 'MEM' of component 'blk_mem_gen_0' [C:/Users/nccas/VivadoWorkspace/gba/src/cpu.vhd:138]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [C:/Users/nccas/VivadoWorkspace/gba/vivado/control/control.runs/synth_1/.Xil/Vivado-3724-DESKTOP-NPP0168/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (5#1) [C:/Users/nccas/VivadoWorkspace/gba/vivado/control/control.runs/synth_1/.Xil/Vivado-3724-DESKTOP-NPP0168/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-3491] module 'databus_mux' declared at 'C:/Users/nccas/VivadoWorkspace/gba/src/databus_mux.vhd:37' bound to instance 'DATA_MUX' of component 'databus_mux' [C:/Users/nccas/VivadoWorkspace/gba/src/cpu.vhd:148]
INFO: [Synth 8-638] synthesizing module 'databus_mux' [C:/Users/nccas/VivadoWorkspace/gba/src/databus_mux.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'databus_mux' (6#1) [C:/Users/nccas/VivadoWorkspace/gba/src/databus_mux.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'cpu' (7#1) [C:/Users/nccas/VivadoWorkspace/gba/src/cpu.vhd:43]
WARNING: [Synth 8-3331] design ALU has unconnected port control[reg_enable]
WARNING: [Synth 8-3331] design ALU has unconnected port control[din_alu][2]
WARNING: [Synth 8-3331] design ALU has unconnected port control[din_alu][1]
WARNING: [Synth 8-3331] design ALU has unconnected port control[din_alu][0]
WARNING: [Synth 8-3331] design ALU has unconnected port control[dout_alu][2]
WARNING: [Synth 8-3331] design ALU has unconnected port control[dout_alu][1]
WARNING: [Synth 8-3331] design ALU has unconnected port control[dout_alu][0]
WARNING: [Synth 8-3331] design ALU has unconnected port flags_in[7]
WARNING: [Synth 8-3331] design ALU has unconnected port flags_in[6]
WARNING: [Synth 8-3331] design ALU has unconnected port flags_in[5]
WARNING: [Synth 8-3331] design ALU has unconnected port flags_in[4]
WARNING: [Synth 8-3331] design control has unconnected port sys_ctrl[n_m1]
WARNING: [Synth 8-3331] design control has unconnected port sys_ctrl[n_mreq]
WARNING: [Synth 8-3331] design control has unconnected port sys_ctrl[n_iorq]
WARNING: [Synth 8-3331] design control has unconnected port sys_ctrl[n_rd]
WARNING: [Synth 8-3331] design control has unconnected port sys_ctrl[n_wr]
WARNING: [Synth 8-3331] design control has unconnected port sys_ctrl[n_rfsh]
WARNING: [Synth 8-3331] design control has unconnected port n_halt
WARNING: [Synth 8-3331] design control has unconnected port n_busack
WARNING: [Synth 8-3331] design control has unconnected port cpu_ctrl[n_wait]
WARNING: [Synth 8-3331] design control has unconnected port cpu_ctrl[n_int]
WARNING: [Synth 8-3331] design control has unconnected port cpu_ctrl[n_nmi]
WARNING: [Synth 8-3331] design control has unconnected port n_busrq
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1987.117 ; gain = 1620.301
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1987.117 ; gain = 1620.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1987.117 ; gain = 1620.301
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/nccas/VivadoWorkspace/gba/vivado/control/control.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'MEM'
Finished Parsing XDC File [c:/Users/nccas/VivadoWorkspace/gba/vivado/control/control.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'MEM'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1987.117 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1987.117 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1987.117 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1987.117 ; gain = 1620.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1987.117 ; gain = 1620.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for MEM. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1987.117 ; gain = 1620.301
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'control'
INFO: [Synth 8-5544] ROM "inst[inst_type]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst[orig_dir]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst_next[inst_type]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "microcode_state_lut[0,8,0][2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "IX_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IY_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SP_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/nccas/VivadoWorkspace/gba/src/ALU.vhd:82]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/nccas/VivadoWorkspace/gba/src/ALU.vhd:82]
INFO: [Synth 8-5546] ROM "Z" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Z" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "A_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE5 |                               00 |                             0000
                 iSTATE4 |                               01 |                             0001
                 iSTATE1 |                               10 |                             0010
                 iSTATE8 |                               11 |                             0110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1987.117 ; gain = 1620.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 2     
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 10    
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 4     
+---Muxes : 
	  28 Input     17 Bit        Muxes := 2     
	  11 Input     16 Bit        Muxes := 3     
	   8 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 5     
	  15 Input      4 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 6     
	   8 Input      3 Bit        Muxes := 5     
	  21 Input      3 Bit        Muxes := 1     
	  72 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 8     
	   5 Input      3 Bit        Muxes := 1     
	  15 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 3     
	  72 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 7     
	   6 Input      2 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	  28 Input      2 Bit        Muxes := 2     
	  21 Input      1 Bit        Muxes := 1     
	  72 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 9     
	  11 Input      1 Bit        Muxes := 6     
	  28 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module control 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 4     
+---Muxes : 
	   8 Input      7 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 5     
	  15 Input      4 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 6     
	   8 Input      3 Bit        Muxes := 4     
	  21 Input      3 Bit        Muxes := 1     
	  72 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 8     
	   5 Input      3 Bit        Muxes := 1     
	  15 Input      3 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 3     
	  72 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 7     
	   6 Input      2 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	  21 Input      1 Bit        Muxes := 1     
	  72 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module regfile 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 6     
+---Muxes : 
	  11 Input     16 Bit        Muxes := 3     
	   8 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 6     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 2     
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	  28 Input     17 Bit        Muxes := 2     
	  28 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  28 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module ALU_block 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module databus_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "ALUblock/ALU1/Z" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUblock/ALU1/Z" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design cpu has unconnected port sys_ctrl[n_m1]
WARNING: [Synth 8-3331] design cpu has unconnected port sys_ctrl[n_mreq]
WARNING: [Synth 8-3331] design cpu has unconnected port sys_ctrl[n_iorq]
WARNING: [Synth 8-3331] design cpu has unconnected port sys_ctrl[n_rd]
WARNING: [Synth 8-3331] design cpu has unconnected port sys_ctrl[n_wr]
WARNING: [Synth 8-3331] design cpu has unconnected port sys_ctrl[n_rfsh]
WARNING: [Synth 8-3331] design cpu has unconnected port n_halt
WARNING: [Synth 8-3331] design cpu has unconnected port n_busack
WARNING: [Synth 8-3331] design cpu has unconnected port cpu_ctrl[n_wait]
WARNING: [Synth 8-3331] design cpu has unconnected port cpu_ctrl[n_int]
WARNING: [Synth 8-3331] design cpu has unconnected port cpu_ctrl[n_nmi]
WARNING: [Synth 8-3331] design cpu has unconnected port n_busrq
INFO: [Synth 8-3886] merging instance 'REGFILE1/IX_reg_reg[0]' (FDCE) to 'ALUblock/A_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'REGFILE1/IX_reg_reg[8]' (FDCE) to 'ALUblock/A_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'REGFILE1/SP_reg_reg[8]' (FDCE) to 'ALUblock/A_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'REGFILE1/SP_reg_reg[0]' (FDCE) to 'ALUblock/A_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'REGFILE1/IY_reg_reg[8]' (FDCE) to 'ALUblock/A_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'REGFILE1/IY_reg_reg[0]' (FDCE) to 'ALUblock/A_reg_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ALUblock/A_reg_reg[0] )
INFO: [Synth 8-3886] merging instance 'REGFILE1/IX_reg_reg[1]' (FDCE) to 'ALUblock/A_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'REGFILE1/IX_reg_reg[9]' (FDCE) to 'ALUblock/A_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'REGFILE1/SP_reg_reg[9]' (FDCE) to 'ALUblock/A_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'REGFILE1/SP_reg_reg[1]' (FDCE) to 'ALUblock/A_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'REGFILE1/IY_reg_reg[9]' (FDCE) to 'ALUblock/A_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'REGFILE1/IY_reg_reg[1]' (FDCE) to 'ALUblock/A_reg_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ALUblock/A_reg_reg[1] )
INFO: [Synth 8-3886] merging instance 'REGFILE1/IX_reg_reg[2]' (FDCE) to 'ALUblock/A_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'REGFILE1/IX_reg_reg[10]' (FDCE) to 'ALUblock/A_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'REGFILE1/SP_reg_reg[10]' (FDCE) to 'ALUblock/A_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'REGFILE1/SP_reg_reg[2]' (FDCE) to 'ALUblock/A_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'REGFILE1/IY_reg_reg[10]' (FDCE) to 'ALUblock/A_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'REGFILE1/IY_reg_reg[2]' (FDCE) to 'ALUblock/A_reg_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ALUblock/A_reg_reg[2] )
INFO: [Synth 8-3886] merging instance 'REGFILE1/IY_reg_reg[3]' (FDCE) to 'ALUblock/A_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'REGFILE1/IY_reg_reg[11]' (FDCE) to 'ALUblock/A_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'REGFILE1/SP_reg_reg[3]' (FDCE) to 'ALUblock/A_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'REGFILE1/SP_reg_reg[11]' (FDCE) to 'ALUblock/A_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'REGFILE1/IX_reg_reg[11]' (FDCE) to 'ALUblock/A_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'REGFILE1/IX_reg_reg[3]' (FDCE) to 'ALUblock/A_reg_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ALUblock/A_reg_reg[3] )
INFO: [Synth 8-3886] merging instance 'ALUblock/F_reg_reg[4]' (FDCE) to 'ALUblock/F_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'REGFILE1/IX_reg_reg[4]' (FDCE) to 'ALUblock/A_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'REGFILE1/IX_reg_reg[12]' (FDCE) to 'ALUblock/A_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'REGFILE1/SP_reg_reg[12]' (FDCE) to 'ALUblock/A_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'REGFILE1/SP_reg_reg[4]' (FDCE) to 'ALUblock/A_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'REGFILE1/IY_reg_reg[12]' (FDCE) to 'ALUblock/A_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'REGFILE1/IY_reg_reg[4]' (FDCE) to 'ALUblock/A_reg_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ALUblock/A_reg_reg[4] )
INFO: [Synth 8-3886] merging instance 'ALUblock/F_reg_reg[5]' (FDCE) to 'ALUblock/F_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'REGFILE1/IY_reg_reg[5]' (FDCE) to 'ALUblock/A_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'REGFILE1/IY_reg_reg[13]' (FDCE) to 'ALUblock/A_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'REGFILE1/SP_reg_reg[5]' (FDCE) to 'ALUblock/A_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'REGFILE1/SP_reg_reg[13]' (FDCE) to 'ALUblock/A_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'REGFILE1/IX_reg_reg[13]' (FDCE) to 'ALUblock/A_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'REGFILE1/IX_reg_reg[5]' (FDCE) to 'ALUblock/A_reg_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ALUblock/A_reg_reg[5] )
INFO: [Synth 8-3886] merging instance 'ALUblock/F_reg_reg[6]' (FDCE) to 'ALUblock/F_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'REGFILE1/IX_reg_reg[6]' (FDCE) to 'ALUblock/A_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'REGFILE1/IX_reg_reg[14]' (FDCE) to 'ALUblock/A_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'REGFILE1/SP_reg_reg[14]' (FDCE) to 'ALUblock/A_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'REGFILE1/SP_reg_reg[6]' (FDCE) to 'ALUblock/A_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'REGFILE1/IY_reg_reg[14]' (FDCE) to 'ALUblock/A_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'REGFILE1/IY_reg_reg[6]' (FDCE) to 'ALUblock/A_reg_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ALUblock/A_reg_reg[6] )
INFO: [Synth 8-3886] merging instance 'ALUblock/F_reg_reg[7]' (FDCE) to 'ALUblock/tempA_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'REGFILE1/IX_reg_reg[7]' (FDCE) to 'ALUblock/A_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'REGFILE1/IX_reg_reg[15]' (FDCE) to 'ALUblock/A_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'REGFILE1/SP_reg_reg[15]' (FDCE) to 'ALUblock/A_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'REGFILE1/SP_reg_reg[7]' (FDCE) to 'ALUblock/A_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'REGFILE1/IY_reg_reg[15]' (FDCE) to 'ALUblock/A_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'REGFILE1/IY_reg_reg[7]' (FDCE) to 'ALUblock/A_reg_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ALUblock/A_reg_reg[7] )
INFO: [Synth 8-3886] merging instance 'ALUblock/tempA_reg_reg[0]' (FDCE) to 'ALUblock/tempA_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'ALUblock/tempA_reg_reg[1]' (FDCE) to 'ALUblock/tempA_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'ALUblock/tempA_reg_reg[2]' (FDCE) to 'ALUblock/tempA_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'ALUblock/tempA_reg_reg[3]' (FDCE) to 'ALUblock/tempA_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'ALUblock/tempA_reg_reg[4]' (FDCE) to 'ALUblock/tempA_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'ALUblock/tempA_reg_reg[5]' (FDCE) to 'ALUblock/tempA_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'ALUblock/tempA_reg_reg[6]' (FDCE) to 'ALUblock/tempA_reg_reg[7]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1987.117 ; gain = 1620.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1987.117 ; gain = 1620.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1987.117 ; gain = 1620.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1987.117 ; gain = 1620.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1987.117 ; gain = 1620.301
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1987.117 ; gain = 1620.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1987.117 ; gain = 1620.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1987.117 ; gain = 1620.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1987.117 ; gain = 1620.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1987.117 ; gain = 1620.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |blk_mem_gen_0 |     1|
|2     |BUFG          |     1|
|3     |CARRY4        |     4|
|4     |LUT1          |     2|
|5     |LUT2          |     8|
|6     |LUT3          |    11|
|7     |LUT4          |    36|
|8     |LUT5          |    11|
|9     |LUT6          |    49|
|10    |FDCE          |    36|
|11    |FDPE          |     5|
|12    |IBUF          |    10|
|13    |OBUF          |    24|
|14    |OBUFT         |     8|
+------+--------------+------+

Report Instance Areas: 
+------+-----------+----------+------+
|      |Instance   |Module    |Cells |
+------+-----------+----------+------+
|1     |top        |          |   213|
|2     |  ALUblock |ALU_block |     8|
|3     |  CONTROL1 |control   |   133|
|4     |  REGFILE1 |regfile   |    21|
+------+-----------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1987.117 ; gain = 1620.301
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:37 . Memory (MB): peak = 1987.117 ; gain = 1620.301
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1987.117 ; gain = 1620.301
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1987.117 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
115 Infos, 48 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1987.117 ; gain = 1631.812
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1987.117 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/nccas/VivadoWorkspace/gba/vivado/control/control.runs/synth_1/cpu.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cpu_utilization_synth.rpt -pb cpu_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jan 10 23:01:35 2022...
