<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="uC_led.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="basic_cpu.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="basic_cpu.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="basic_cpu.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="basic_cpu.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="basic_cpu.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="basic_cpu.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="basic_cpu.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="basic_cpu.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="basic_cpu_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="basic_cpu_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="basic_cpu_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="led.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="led.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="led.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="led.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="led.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="led.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="led.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="led.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="led_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="led_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="led_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1579964469" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1579964469">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1579964469" xil_pn:in_ck="-1343753372429354290" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1579964469">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="BINTO7SEG.vhd"/>
      <outfile xil_pn:name="basic_cpu.vhd"/>
      <outfile xil_pn:name="led.vhd"/>
      <outfile xil_pn:name="licznik.vhd"/>
      <outfile xil_pn:name="mux1.vhd"/>
      <outfile xil_pn:name="mux2.vhd"/>
      <outfile xil_pn:name="sterownik.vhd"/>
      <outfile xil_pn:name="test.vhd"/>
      <outfile xil_pn:name="transkoder.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1579964469" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="5156339051392389750" xil_pn:start_ts="1579964469">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1579964469" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-8982225348472646924" xil_pn:start_ts="1579964469">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1579964469" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6924767615183085205" xil_pn:start_ts="1579964469">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1579964469" xil_pn:in_ck="-1343753372429354290" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1579964469">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="BINTO7SEG.vhd"/>
      <outfile xil_pn:name="basic_cpu.vhd"/>
      <outfile xil_pn:name="led.vhd"/>
      <outfile xil_pn:name="licznik.vhd"/>
      <outfile xil_pn:name="mux1.vhd"/>
      <outfile xil_pn:name="mux2.vhd"/>
      <outfile xil_pn:name="sterownik.vhd"/>
      <outfile xil_pn:name="test.vhd"/>
      <outfile xil_pn:name="transkoder.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1579964472" xil_pn:in_ck="-1343753372429354290" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-512683965028670388" xil_pn:start_ts="1579964469">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1578783317" xil_pn:in_ck="4140465173363612911" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-706728514309537191" xil_pn:start_ts="1578783317">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForced"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1579964187" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1579964187">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1579964187" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="5011738289232519722" xil_pn:start_ts="1579964187">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1579964187" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6924767615183085205" xil_pn:start_ts="1579964187">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1579964187" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1579964187">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1579964187" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-9181936436114321428" xil_pn:start_ts="1579964187">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1579964187" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-5609353907947751920" xil_pn:start_ts="1579964187">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1579964187" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-3025343173009799905" xil_pn:start_ts="1579964187">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1579964204" xil_pn:in_ck="8083986510718654398" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="6908593277988868526" xil_pn:start_ts="1579964187">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="basic_cpu.lso"/>
      <outfile xil_pn:name="basic_cpu.ngc"/>
      <outfile xil_pn:name="basic_cpu.ngr"/>
      <outfile xil_pn:name="basic_cpu.prj"/>
      <outfile xil_pn:name="basic_cpu.stx"/>
      <outfile xil_pn:name="basic_cpu.syr"/>
      <outfile xil_pn:name="basic_cpu.xst"/>
      <outfile xil_pn:name="basic_cpu_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
