<?xml version='1.0' encoding='utf-8'?>
<!--This is an ISE project configuration file.-->
<!--It holds project specific layout data for the projectmgr plugin.-->
<!--Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.-->
<Project version="2" owner="projectmgr" name="Project-part1" >
   <!--This is an ISE project configuration file.-->
   <ItemView engineview="SynthesisOnly" guiview="Source" compilemode="AutoCompile" >
      <ClosedNodes>
         <ClosedNodesVersion>2</ClosedNodesVersion>
         <ClosedNode>/Full_adder - Behavioral C:|Users|ASUS|Desktop|CPU-DESIGN-VHDL-PART1-master|Project-part1|full_adder.vhd</ClosedNode>
         <ClosedNode>/Full_adder - Behavioral D:|Study|AUT|Term6|Computer Architecture|Project 1|Code|Project-part1|full_adder.vhd</ClosedNode>
         <ClosedNode>/MLP - Behavioral C:|Users|ASUS|Desktop|CPU-DESIGN-VHDL-PART1-master|Project-part1|MLP.vhd</ClosedNode>
         <ClosedNode>/SQR - Behavioral C:|Users|ASUS|Desktop|CPU-DESIGN-VHDL-PART1-master|Project-part1|SQR.vhd</ClosedNode>
         <ClosedNode>/SQR - Behavioral C:|Users|ASUS|Desktop|CPU-DESIGN-VHDL-PART1-master|Project-part1|SQR.vhd/X1 - BlockX - Behavioral</ClosedNode>
         <ClosedNode>/six_bit_adder - Behavioral D:|Study|AUT|Term6|Computer Architecture|Project - with test|project_files|binary_adder.vhd</ClosedNode>
         <ClosedNode>/six_by_six_multiplier - Behavioral D:|Study|AUT|Term6|Computer Architecture|Project - with test|project_files|Multipeler.vhd</ClosedNode>
         <ClosedNode>/state_machine - Behavioral C:|Users|ASUS|Desktop|CPU-DESIGN-VHDL-PART1-master|Project-part1|state_machine.vhd</ClosedNode>
         <ClosedNode>/state_machine - Behavioral C:|Users|ASUS|Desktop|CPU-DESIGN-VHDL-PART1-master|Project-part1|state_machine.vhd/ALU_module - ALU - Behavioral/MLP - MLP - Behavioral</ClosedNode>
         <ClosedNode>/state_machine - Behavioral C:|Users|ASUS|Desktop|CPU-DESIGN-VHDL-PART1-master|Project-part1|state_machine.vhd/ALU_module - ALU - Behavioral/SQR - SQR - Behavioral</ClosedNode>
         <ClosedNode>/state_machine - Behavioral D:|Study|AUT|Term6|Computer Architecture|Project - with test|project_files|state_machine.vhd/ALU_module - ALU - Behavioral</ClosedNode>
         <ClosedNode>/state_machine - Behavioral D:|Study|AUT|Term6|Computer Architecture|Project - with test|project_files|state_machine.vhd/ALU_module - ALU - Behavioral/MLP1 - MLP - Behavioral</ClosedNode>
         <ClosedNode>/state_machine - Behavioral D:|Study|AUT|Term6|Computer Architecture|Project - with test|project_files|state_machine.vhd/ALU_module - ALU - Behavioral/SQR1 - SQR - Behavioral</ClosedNode>
         <ClosedNode>/state_machine - Behavioral D:|Study|AUT|Term6|Computer Architecture|Project - with test|project_files|state_machine.vhd/Multiplier_module - MLP - Behavioral</ClosedNode>
         <ClosedNode>/state_machine - Behavioral D:|Study|AUT|Term6|Computer Architecture|Project - with test|project_files|state_machine.vhd/Multiplier_module - six_by_six_multiplier - Behavioral</ClosedNode>
         <ClosedNode>/state_machine - Behavioral D:|Study|AUT|Term6|Computer Architecture|Project - with test|project_files|state_machine.vhd/SQR_module - SQR - Behavioral</ClosedNode>
         <ClosedNode>/state_machine - Behavioral D:|Study|AUT|Term6|Computer Architecture|Project 1|ATENA|CPU-DESIGN-VHDL-PART1-master|Project-part1|state_machine.vhd/ALU_module - ALU - Behavioral</ClosedNode>
         <ClosedNode>/state_machine - Behavioral D:|Study|AUT|Term6|Computer Architecture|Project 1|Code - Copy|Project-part1|state_machine.vhd/ALU_module - ALU - Behavioral</ClosedNode>
         <ClosedNode>/state_machine - Behavioral D:|Study|AUT|Term6|Computer Architecture|Project 1|Code2|Project-part1|state_machine.vhd/ALU_module - ALU - Behavioral</ClosedNode>
         <ClosedNode>/state_machine - Behavioral D:|Study|AUT|Term6|Computer Architecture|Project 1|Code3|Project-part1|state_machine.vhd/ALU_module - ALU - Behavioral</ClosedNode>
         <ClosedNode>/state_machine - Behavioral D:|Study|AUT|Term6|Computer Architecture|Project 1|Code|Project-part1|state_machine.vhd/ALU_module - ALU - Behavioral</ClosedNode>
         <ClosedNode>/state_machine - Behavioral D:|Study|AUT|Term6|Computer Architecture|Project|project_files|state_machine.vhd/ALU_module - ALU - Behavioral</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>ALU_module - ALU - Behavioral (D:/Study/AUT/Term6/Computer Architecture/Project/project_files/ALU.vhd)</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000100000000000000000000000000000000020200000001000000010000006400000150000000020000000000000000000000000200000064ffffffff000000810000000300000002000001500000000100000003000000000000000100000003</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >true</UserChangedColumnWidths>
      <CurrentItem>ALU_module - ALU - Behavioral (D:/Study/AUT/Term6/Computer Architecture/Project/project_files/ALU.vhd)</CurrentItem>
   </ItemView>
   <ItemView engineview="SynthesisOnly" sourcetype="" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>Design Utilities/Compile HDL Simulation Libraries</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem></SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000100000000000000000000000000000000000000000000000135000000010000000100000000000000000000000064ffffffff000000810000000000000001000001350000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem></CurrentItem>
   </ItemView>
   <ItemView guiview="File" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
      </ClosedNodes>
      <SelectedItems/>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff0000000000000001000000000000000001000000000000000000000000000000000000028e000000040101000100000000000000000000000064ffffffff000000810000000000000004000000420000000100000000000000240000000100000000000000660000000100000000000001c20000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>ALU.vhd</CurrentItem>
   </ItemView>
   <ItemView guiview="Library" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
      </ClosedNodes>
      <SelectedItems/>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff000000000000000100000000000000000100000000000000000000000000000000000000f8000000010001000100000000000000000000000064ffffffff000000810000000000000001000000f80000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>work</CurrentItem>
   </ItemView>
   <ItemView engineview="SynthesisOnly" sourcetype="DESUT_VHDL_ARCHITECTURE" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>Configure Target Device</ClosedNode>
         <ClosedNode>Design Utilities/Compile HDL Simulation Libraries</ClosedNode>
         <ClosedNode>Implement Design</ClosedNode>
         <ClosedNode>User Constraints</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem></SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000100000000000000000000000000000000000000000000000135000000010000000100000000000000000000000064ffffffff000000810000000000000001000001350000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem></CurrentItem>
   </ItemView>
   <ItemView engineview="BehavioralSim" guiview="Source" compilemode="AutoCompile" >
      <ClosedNodes>
         <ClosedNodesVersion>2</ClosedNodesVersion>
         <ClosedNode>/Full_adder - Behavioral D:|Study|AUT|Term6|Computer Architecture|Project 1|Code|Project-part1|full_adder.vhd</ClosedNode>
         <ClosedNode>/TB_ALU - behavior D:|Study|AUT|Term6|Computer Architecture|Project - with test|project_files|TB_ALU.vhd</ClosedNode>
         <ClosedNode>/TB_ALU - behavior D:|Study|AUT|Term6|Computer Architecture|Project 1|ATENA|CPU-DESIGN-VHDL-PART1-master|Project-part1|TB_ALU.vhd</ClosedNode>
         <ClosedNode>/TB_ALU - behavior D:|Study|AUT|Term6|Computer Architecture|Project 1|Code2|Project-part1|TB_ALU.vhd</ClosedNode>
         <ClosedNode>/TB_ALU - behavior D:|Study|AUT|Term6|Computer Architecture|Project 1|Code3|Project-part1|TB_ALU.vhd</ClosedNode>
         <ClosedNode>/TB_ALU - behavior D:|Study|AUT|Term6|Computer Architecture|Project 1|Code|Project-part1|TB_ALU.vhd</ClosedNode>
         <ClosedNode>/TB_ALU - behavior D:|Study|AUT|Term6|Computer Architecture|Project 1|project_files|TB_ALU.vhd</ClosedNode>
         <ClosedNode>/TB_ALU - behavior D:|Study|AUT|Term6|Computer Architecture|Project|project_files|TB_ALU.vhd</ClosedNode>
         <ClosedNode>/TB_FSM - behavior D:|Study|AUT|Term6|Computer Architecture|Project - with test|project_files|TB_FSM.vhd</ClosedNode>
         <ClosedNode>/TB_FSM - behavior D:|Study|AUT|Term6|Computer Architecture|Project 1|Code2|Project-part1|TB_FSM.vhd</ClosedNode>
         <ClosedNode>/TB_FSM - behavior D:|Study|AUT|Term6|Computer Architecture|Project 1|Code3|Project-part1|TB_FSM.vhd</ClosedNode>
         <ClosedNode>/TB_FSM - behavior D:|Study|AUT|Term6|Computer Architecture|Project 1|Code|Project-part1|TB_FSM.vhd</ClosedNode>
         <ClosedNode>/TB_FSM - behavior D:|Study|AUT|Term6|Computer Architecture|Project 1|Code|Project-part1|TB_FSM.vhd/uut - state_machine - Behavioral/ALU_module - ALU - Behavioral</ClosedNode>
         <ClosedNode>/TB_FSM - behavior D:|Study|AUT|Term6|Computer Architecture|Project|project_files|TB_FSM.vhd</ClosedNode>
         <ClosedNode>/TB_RAM - behavior C:|Users|ASUS|Desktop|CPU-DESIGN-VHDL-PART1-master|Project-part1|TB_RAM.vhd</ClosedNode>
         <ClosedNode>/TB_RAM - behavior D:|Study|AUT|Term6|Computer Architecture|Project - with test|project_files|TB_RAM.vhd</ClosedNode>
         <ClosedNode>/TB_RAM - behavior D:|Study|AUT|Term6|Computer Architecture|Project 1|ATENA|CPU-DESIGN-VHDL-PART1-master|Project-part1|TB_RAM.vhd</ClosedNode>
         <ClosedNode>/TB_RAM - behavior D:|Study|AUT|Term6|Computer Architecture|Project 1|Code2|Project-part1|TB_RAM.vhd</ClosedNode>
         <ClosedNode>/TB_RAM - behavior D:|Study|AUT|Term6|Computer Architecture|Project 1|Code3|Project-part1|TB_RAM.vhd</ClosedNode>
         <ClosedNode>/TB_RAM - behavior D:|Study|AUT|Term6|Computer Architecture|Project 1|Code|Project-part1|TB_RAM.vhd</ClosedNode>
         <ClosedNode>/TB_RAM - behavior D:|Study|AUT|Term6|Computer Architecture|Project|project_files|TB_RAM.vhd</ClosedNode>
         <ClosedNode>/TB_ROM - behavior C:|Users|ASUS|Desktop|CPU-DESIGN-VHDL-PART1-master|Project-part1|TB_ROM.vhd</ClosedNode>
         <ClosedNode>/TB_ROM - behavior D:|Study|AUT|Term6|Computer Architecture|Project - with test|project_files|TB_ROM.vhd</ClosedNode>
         <ClosedNode>/TB_ROM - behavior D:|Study|AUT|Term6|Computer Architecture|Project 1|ATENA|CPU-DESIGN-VHDL-PART1-master|Project-part1|TB_ROM.vhd</ClosedNode>
         <ClosedNode>/TB_ROM - behavior D:|Study|AUT|Term6|Computer Architecture|Project 1|Code2|Project-part1|TB_ROM.vhd</ClosedNode>
         <ClosedNode>/TB_ROM - behavior D:|Study|AUT|Term6|Computer Architecture|Project 1|Code3|Project-part1|TB_ROM.vhd</ClosedNode>
         <ClosedNode>/TB_ROM - behavior D:|Study|AUT|Term6|Computer Architecture|Project 1|Code|Project-part1|TB_ROM.vhd</ClosedNode>
         <ClosedNode>/TB_ROM - behavior D:|Study|AUT|Term6|Computer Architecture|Project|project_files|TB_ROM.vhd</ClosedNode>
         <ClosedNode>/TB_full_adder - behavior C:|Users|ASUS|Desktop|CPU-DESIGN-VHDL-PART1-master|Project-part1|TB_full_adder.vhd</ClosedNode>
         <ClosedNode>/TB_full_adder - behavior D:|Study|AUT|Term6|Computer Architecture|Project 1|Code|Project-part1|TB_full_adder.vhd</ClosedNode>
         <ClosedNode>/TB_state_machine - behavior C:|Users|ASUS|Desktop|CPU-DESIGN-VHDL-PART1-master|Project-part1|TB_state_machine.vhd</ClosedNode>
         <ClosedNode>/TB_state_machine - behavior D:|Study|AUT|Term6|Computer Architecture|Project 1|ATENA|CPU-DESIGN-VHDL-PART1-master|Project-part1|TB_state_machine.vhd</ClosedNode>
         <ClosedNode>/TB_state_machine - behavior D:|Study|AUT|Term6|Computer Architecture|Project 1|Code|Project-part1|TB_state_machine.vhd</ClosedNode>
         <ClosedNode>/TB_state_machine - behavior D:|Study|AUT|Term6|Computer Architecture|Project 1|Code|Project-part1|TB_state_machine.vhd/uut - state_machine - Behavioral/ALU_module - ALU - Behavioral</ClosedNode>
         <ClosedNode>/state_machine - Behavioral D:|Study|AUT|Term6|Computer Architecture|Project 1|Code2|Project-part1|state_machine.vhd</ClosedNode>
         <ClosedNode>/state_machine - Behavioral D:|Study|AUT|Term6|Computer Architecture|Project 1|Code|Project-part1|state_machine.vhd</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>TB_ALU - behavior (D:/Study/AUT/Term6/Computer Architecture/Project/project_files/TB_ALU.vhd)</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff000000000000000100000001000000000000000000000000000000000202000000010000000100000064000000f9000000020000000000000000000000000200000064ffffffff000000810000000300000002000000f90000000100000003000000000000000100000003</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >true</UserChangedColumnWidths>
      <CurrentItem>TB_ALU - behavior (D:/Study/AUT/Term6/Computer Architecture/Project/project_files/TB_ALU.vhd)</CurrentItem>
   </ItemView>
   <ItemView engineview="BehavioralSim" sourcetype="" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>Design Utilities</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem/>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff000000000000000100000001000000000000000000000000000000000000000000000000d9000000010000000100000000000000000000000064ffffffff000000810000000000000001000000d90000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem/>
   </ItemView>
   <ItemView engineview="BehavioralSim" sourcetype="DESUT_VHDL_ARCHITECTURE" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>Simulate Behavioral Model</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff000000000000000100000001000000000000000000000000000000000000000000000000c9000000010000000100000000000000000000000064ffffffff000000810000000000000001000000c90000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>Simulate Behavioral Model</CurrentItem>
   </ItemView>
   <SourceProcessView>000000ff00000000000000020000011b0000011b01000000050100000002</SourceProcessView>
   <CurrentView>Implementation</CurrentView>
   <ItemView engineview="SynthesisOnly" sourcetype="DESUT_VERILOG" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
      </ClosedNodes>
      <SelectedItems/>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" />
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem/>
   </ItemView>
</Project>
