\hypertarget{group___r_c_c___a_p_b2___clock___enable___disable___status}{}\section{A\+P\+B2 Peripheral Clock Enable Disable Status}
\label{group___r_c_c___a_p_b2___clock___enable___disable___status}\index{APB2 Peripheral Clock Enable Disable Status@{APB2 Peripheral Clock Enable Disable Status}}


E\+Get the enable or disable status of the A\+P\+B2 peripheral clock.  


\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___clock___enable___disable___status_gad1ea95d1d5f3a2ecf2b903c4ed22e7c6}\label{group___r_c_c___a_p_b2___clock___enable___disable___status_gad1ea95d1d5f3a2ecf2b903c4ed22e7c6}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+Y\+S\+C\+F\+G\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED}()~((R\+CC-\/$>$A\+P\+B2\+E\+NR \& (R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+S\+Y\+S\+C\+F\+G\+EN)) != R\+E\+S\+ET)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___clock___enable___disable___status_ga9f32ce5d57fe1d7a4871552d2e9a5b0e}\label{group___r_c_c___a_p_b2___clock___enable___disable___status_ga9f32ce5d57fe1d7a4871552d2e9a5b0e}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+Y\+S\+C\+F\+G\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED}()~((R\+CC-\/$>$A\+P\+B2\+E\+NR \& (R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+S\+Y\+S\+C\+F\+G\+EN)) == R\+E\+S\+ET)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
E\+Get the enable or disable status of the A\+P\+B2 peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}
