{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1695392241858 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1695392241858 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "PBLSD EP4CE30F23C7 " "Selected device EP4CE30F23C7 for design \"PBLSD\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1695392241867 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1695392241938 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1695392241938 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1695392242104 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1695392242107 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23A7 " "Device EP4CE15F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695392242159 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C7 " "Device EP4CE15F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695392242159 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23I7 " "Device EP4CE15F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695392242159 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23A7 " "Device EP4CE40F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695392242159 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C7 " "Device EP4CE40F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695392242159 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23I7 " "Device EP4CE40F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695392242159 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23A7 " "Device EP4CE30F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695392242159 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23I7 " "Device EP4CE30F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695392242159 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C7 " "Device EP4CE55F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695392242159 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23A7 " "Device EP4CE55F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695392242159 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23I7 " "Device EP4CE55F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695392242159 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C7 " "Device EP4CE75F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695392242159 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23I7 " "Device EP4CE75F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695392242159 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C7 " "Device EP4CE115F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695392242159 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23I7 " "Device EP4CE115F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695392242159 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1695392242159 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 4623 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695392242164 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 4625 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695392242164 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 4627 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695392242164 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 4629 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695392242164 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 4631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695392242164 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1695392242164 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1695392242165 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PBLSD.sdc " "Synopsys Design Constraints File file not found: 'PBLSD.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1695392243078 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1695392243079 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1695392243103 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1695392243104 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1695392243104 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN T2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN T2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695392243398 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "baudRateGenerator:gerador\|baudRateReg\[1\] " "Destination node baudRateGenerator:gerador\|baudRateReg\[1\]" {  } { { "baudRateGenerator.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/baudRateGenerator.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695392243398 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "baudRateGenerator:gerador\|baudRateReg\[2\] " "Destination node baudRateGenerator:gerador\|baudRateReg\[2\]" {  } { { "baudRateGenerator.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/baudRateGenerator.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 449 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695392243398 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "baudRateGenerator:gerador\|baudRateReg\[3\] " "Destination node baudRateGenerator:gerador\|baudRateReg\[3\]" {  } { { "baudRateGenerator.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/baudRateGenerator.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 448 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695392243398 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "baudRateGenerator:gerador\|baudRateReg\[4\] " "Destination node baudRateGenerator:gerador\|baudRateReg\[4\]" {  } { { "baudRateGenerator.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/baudRateGenerator.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695392243398 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "baudRateGenerator:gerador\|baudRateReg\[5\] " "Destination node baudRateGenerator:gerador\|baudRateReg\[5\]" {  } { { "baudRateGenerator.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/baudRateGenerator.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695392243398 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "baudRateGenerator:gerador\|baudRateReg\[6\] " "Destination node baudRateGenerator:gerador\|baudRateReg\[6\]" {  } { { "baudRateGenerator.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/baudRateGenerator.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695392243398 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "baudRateGenerator:gerador\|baudRateReg\[7\] " "Destination node baudRateGenerator:gerador\|baudRateReg\[7\]" {  } { { "baudRateGenerator.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/baudRateGenerator.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 444 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695392243398 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "baudRateGenerator:gerador\|baudRateReg\[8\] " "Destination node baudRateGenerator:gerador\|baudRateReg\[8\]" {  } { { "baudRateGenerator.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/baudRateGenerator.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 443 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695392243398 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "baudRateGenerator:gerador\|baudRateReg\[9\] " "Destination node baudRateGenerator:gerador\|baudRateReg\[9\]" {  } { { "baudRateGenerator.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/baudRateGenerator.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695392243398 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "baudRateGenerator:gerador\|baudRateReg\[10\] " "Destination node baudRateGenerator:gerador\|baudRateReg\[10\]" {  } { { "baudRateGenerator.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/baudRateGenerator.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 441 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695392243398 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1695392243398 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1695392243398 ""}  } { { "main.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/main.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 4619 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695392243398 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "baudRateGenerator:gerador\|Equal0  " "Automatically promoted node baudRateGenerator:gerador\|Equal0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695392243399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "baudRateGenerator:gerador\|baudRateReg\[0\] " "Destination node baudRateGenerator:gerador\|baudRateReg\[0\]" {  } { { "baudRateGenerator.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/baudRateGenerator.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695392243399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "baudRateGenerator:gerador\|baudRateReg\[1\] " "Destination node baudRateGenerator:gerador\|baudRateReg\[1\]" {  } { { "baudRateGenerator.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/baudRateGenerator.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695392243399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "baudRateGenerator:gerador\|baudRateReg\[2\] " "Destination node baudRateGenerator:gerador\|baudRateReg\[2\]" {  } { { "baudRateGenerator.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/baudRateGenerator.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 449 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695392243399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "baudRateGenerator:gerador\|baudRateReg\[3\] " "Destination node baudRateGenerator:gerador\|baudRateReg\[3\]" {  } { { "baudRateGenerator.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/baudRateGenerator.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 448 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695392243399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "baudRateGenerator:gerador\|baudRateReg\[4\] " "Destination node baudRateGenerator:gerador\|baudRateReg\[4\]" {  } { { "baudRateGenerator.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/baudRateGenerator.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695392243399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "baudRateGenerator:gerador\|baudRateReg\[5\] " "Destination node baudRateGenerator:gerador\|baudRateReg\[5\]" {  } { { "baudRateGenerator.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/baudRateGenerator.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695392243399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "baudRateGenerator:gerador\|baudRateReg\[6\] " "Destination node baudRateGenerator:gerador\|baudRateReg\[6\]" {  } { { "baudRateGenerator.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/baudRateGenerator.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695392243399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "baudRateGenerator:gerador\|baudRateReg\[7\] " "Destination node baudRateGenerator:gerador\|baudRateReg\[7\]" {  } { { "baudRateGenerator.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/baudRateGenerator.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 444 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695392243399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "baudRateGenerator:gerador\|baudRateReg\[8\] " "Destination node baudRateGenerator:gerador\|baudRateReg\[8\]" {  } { { "baudRateGenerator.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/baudRateGenerator.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 443 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695392243399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "baudRateGenerator:gerador\|baudRateReg\[9\] " "Destination node baudRateGenerator:gerador\|baudRateReg\[9\]" {  } { { "baudRateGenerator.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/baudRateGenerator.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695392243399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1695392243399 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1695392243399 ""}  } { { "baudRateGenerator.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/baudRateGenerator.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 452 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695392243399 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controlDHT11:cntDHT0\|geradorMicrossegundo:gerador\|invertedSignal  " "Automatically promoted node controlDHT11:cntDHT0\|geradorMicrossegundo:gerador\|invertedSignal " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695392243399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlDHT11:cntDHT0\|geradorMicrossegundo:gerador\|invertedSignal~0 " "Destination node controlDHT11:cntDHT0\|geradorMicrossegundo:gerador\|invertedSignal~0" {  } { { "geradorMicrossegundo.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/geradorMicrossegundo.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 4591 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695392243399 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1695392243399 ""}  } { { "geradorMicrossegundo.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/geradorMicrossegundo.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695392243399 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controlDHT11:cntDHT1\|geradorMicrossegundo:gerador\|invertedSignal  " "Automatically promoted node controlDHT11:cntDHT1\|geradorMicrossegundo:gerador\|invertedSignal " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695392243399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlDHT11:cntDHT1\|geradorMicrossegundo:gerador\|invertedSignal~0 " "Destination node controlDHT11:cntDHT1\|geradorMicrossegundo:gerador\|invertedSignal~0" {  } { { "geradorMicrossegundo.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/geradorMicrossegundo.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 4592 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695392243399 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1695392243399 ""}  } { { "geradorMicrossegundo.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/geradorMicrossegundo.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 1492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695392243399 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controlDHT11:cntDHT2\|geradorMicrossegundo:gerador\|invertedSignal  " "Automatically promoted node controlDHT11:cntDHT2\|geradorMicrossegundo:gerador\|invertedSignal " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695392243399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlDHT11:cntDHT2\|geradorMicrossegundo:gerador\|invertedSignal~0 " "Destination node controlDHT11:cntDHT2\|geradorMicrossegundo:gerador\|invertedSignal~0" {  } { { "geradorMicrossegundo.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/geradorMicrossegundo.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 4593 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695392243399 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1695392243399 ""}  } { { "geradorMicrossegundo.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/geradorMicrossegundo.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 1334 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695392243399 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controlDHT11:cntDHT3\|geradorMicrossegundo:gerador\|invertedSignal  " "Automatically promoted node controlDHT11:cntDHT3\|geradorMicrossegundo:gerador\|invertedSignal " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695392243399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlDHT11:cntDHT3\|geradorMicrossegundo:gerador\|invertedSignal~0 " "Destination node controlDHT11:cntDHT3\|geradorMicrossegundo:gerador\|invertedSignal~0" {  } { { "geradorMicrossegundo.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/geradorMicrossegundo.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 4594 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695392243399 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1695392243399 ""}  } { { "geradorMicrossegundo.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/geradorMicrossegundo.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 1176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695392243399 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controlDHT11:cntDHT4\|geradorMicrossegundo:gerador\|invertedSignal  " "Automatically promoted node controlDHT11:cntDHT4\|geradorMicrossegundo:gerador\|invertedSignal " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695392243399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlDHT11:cntDHT4\|geradorMicrossegundo:gerador\|invertedSignal~0 " "Destination node controlDHT11:cntDHT4\|geradorMicrossegundo:gerador\|invertedSignal~0" {  } { { "geradorMicrossegundo.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/geradorMicrossegundo.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 4595 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695392243399 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1695392243399 ""}  } { { "geradorMicrossegundo.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/geradorMicrossegundo.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 1018 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695392243399 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controlDHT11:cntDHT5\|geradorMicrossegundo:gerador\|invertedSignal  " "Automatically promoted node controlDHT11:cntDHT5\|geradorMicrossegundo:gerador\|invertedSignal " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695392243399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlDHT11:cntDHT5\|geradorMicrossegundo:gerador\|invertedSignal~0 " "Destination node controlDHT11:cntDHT5\|geradorMicrossegundo:gerador\|invertedSignal~0" {  } { { "geradorMicrossegundo.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/geradorMicrossegundo.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 4596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695392243399 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1695392243399 ""}  } { { "geradorMicrossegundo.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/geradorMicrossegundo.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 860 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695392243399 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controlDHT11:cntDHT6\|geradorMicrossegundo:gerador\|invertedSignal  " "Automatically promoted node controlDHT11:cntDHT6\|geradorMicrossegundo:gerador\|invertedSignal " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695392243399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlDHT11:cntDHT6\|geradorMicrossegundo:gerador\|invertedSignal~0 " "Destination node controlDHT11:cntDHT6\|geradorMicrossegundo:gerador\|invertedSignal~0" {  } { { "geradorMicrossegundo.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/geradorMicrossegundo.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 4597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695392243399 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1695392243399 ""}  } { { "geradorMicrossegundo.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/geradorMicrossegundo.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695392243399 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controlDHT11:cntDHT7\|geradorMicrossegundo:gerador\|invertedSignal  " "Automatically promoted node controlDHT11:cntDHT7\|geradorMicrossegundo:gerador\|invertedSignal " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695392243399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controlDHT11:cntDHT7\|geradorMicrossegundo:gerador\|invertedSignal~0 " "Destination node controlDHT11:cntDHT7\|geradorMicrossegundo:gerador\|invertedSignal~0" {  } { { "geradorMicrossegundo.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/geradorMicrossegundo.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 4598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695392243399 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1695392243399 ""}  } { { "geradorMicrossegundo.v" "" { Text "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/geradorMicrossegundo.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 0 { 0 ""} 0 543 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695392243399 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1695392243690 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1695392243693 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1695392243693 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1695392243697 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1695392243702 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1695392243707 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1695392243707 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1695392243710 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1695392243712 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1695392243715 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1695392243715 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695392243909 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1695392243914 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1695392244661 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695392245074 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1695392245103 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1695392248061 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695392248061 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1695392248484 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X34_Y22 X44_Y32 " "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/" { { 1 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32"} { { 12 { 0 ""} 34 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1695392250372 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1695392250372 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1695392252379 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1695392252379 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695392252381 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.61 " "Total time spent on timing analysis during the Fitter is 1.61 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1695392252500 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1695392252516 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1695392252794 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1695392252795 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1695392253142 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695392253718 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/output_files/PBLSD.fit.smsg " "Generated suppressed messages file /home/aluno/Documentos/SDProblema01/ProjetoSD01-main/aluno2/output_files/PBLSD.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1695392254307 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1161 " "Peak virtual memory: 1161 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695392254704 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 22 11:17:34 2023 " "Processing ended: Fri Sep 22 11:17:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695392254704 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695392254704 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695392254704 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1695392254704 ""}
