<?xml version="1.0"?>
<configuration platform="PCH_C620">
<!--
XML configuration file for

* Intel(R) C620 Series Chipset Family Platform Controller Hub
  https://www.intel.com/content/dam/www/public/us/en/documents/datasheets/c620-series-chipset-datasheet.pdf
-->

  <!-- #################################### -->
  <!--                                      -->
  <!-- Information                          -->
  <!--                                      -->
  <!-- #################################### -->
  <info>
    <sku did="0xA1C1" name="C621" code="PCH_C620" longname="Intel C621 (C620 series) PCH" />
    <sku did="0xA1C2" name="C622" code="PCH_C620" longname="Intel C622 (C620 series) PCH" />
    <sku did="0xA1C3" name="C624" code="PCH_C620" longname="Intel C624 (C620 series) PCH" />
    <sku did="0xA1C4" name="C625" code="PCH_C620" longname="Intel C625 (C620 series) PCH" />
    <sku did="0xA1C5" name="C626" code="PCH_C620" longname="Intel C626 (C620 series) PCH" />
    <sku did="0xA1C6" name="C627" code="PCH_C620" longname="Intel C627 (C620 series) PCH" />
    <sku did="0xA1C7" name="C628" code="PCH_C620" longname="Intel C628 (C620 series) PCH" />
    <sku did="0xA1CA" name="C629" code="PCH_C620" longname="Intel C629 (C620 series) PCH" />
    <sku did="0xA242" name="C624" code="PCH_C620" longname="Intel C624 (C620 series) PCH" />
    <sku did="0xA243" name="C627" code="PCH_C620" longname="Intel C627 (C620 series) PCH" />
    <sku did="0xA244" name="C621" code="PCH_C620" longname="Intel C621 (C620 series) PCH" />
    <sku did="0xA245" name="C627" code="PCH_C620" longname="Intel C627 (C620 series) PCH" />
    <sku did="0xA246" name="C628" code="PCH_C620" longname="Intel C628 (C620 series) PCH" />
  </info>

  <!-- #################################### -->
  <!--                                      -->
  <!-- Integrated devices                   -->
  <!--                                      -->
  <!-- #################################### -->
  <pci>
    <device name="SATA"  bus="0" dev="0x17" fun="0" vid="0x8086" did="0xA182,0xA186,0xA202,0xA206,0x2822,0x2826" />
    <device name="P2SBC" bus="0" dev="0x1F" fun="1" vid="0x8086" did="0xA220,0xA1A0" />
    <device name="PMC"   bus="0" dev="0x1F" fun="2" vid="0x8086" did="0xA221,0xA1A1" />
    <device name="SMBUS" bus="0" dev="0x1F" fun="4" vid="0x8086" did="0xA223,0xA1A3" />
    <device name="SPI"   bus="0" dev="0x1F" fun="5" vid="0x8086" did="0xA224,0xA1A4" />
  </pci>


  <!-- #################################### -->
  <!--                                      -->
  <!-- Memory Mapped I/O spaces (MMIO BARs) -->
  <!--                                      -->
  <!-- #################################### -->
  <mmio>
    <bar name="HDABAR"   bus="0" dev="0x1F" fun="3" reg="0x10" width="8" mask="0xFFFFFFFFFFFFC000" size="0x1000" desc="HD Audio Base"/>
    <bar name="TCO_BAR"  bus="0" dev="0x1F" fun="4" reg="0x50" width="4" mask="0xFFE0"             size="0x1000" desc="TCO Base Register Register Range"/>
    <bar name="SPIBAR"   bus="0" dev="0x1F" fun="5" reg="0x10" width="4" mask="0xFFFFF000"         size="0x1000" desc="SPI Controller Register Range" offset="0x0"/>
    <bar name="PWRMBASE" register="PWRMBASE" base_field="BA" size="0x1000" desc="Power Management Register Range"/>
    <bar name="SBREGBAR" register="SBREG_BAR" base_field="RBA" size="0x1000000" desc="Sideband Register Access BAR" fixed_address="0xFD000000"/>
  </mmio>

  <!-- #################################### -->
  <!--                                      -->
  <!-- I/O spaces (I/O BARs)                -->
  <!--                                      -->
  <!-- #################################### -->
  <io>
    <bar name="ABASE"      register="ABASE"    base_field="Base"  size="0x100" desc="ACPI Base Address"/>
    <bar name="PMBASE"     register="ABASE"    base_field="Base"  size="0x100" desc="ACPI Base Address"/>
    <bar name="TCOBASE"    register="TCOBASE"  base_field="TCOBA" size="0x20"  desc="TCO Base Address"/>

    <!-- old definition -->
    <bar name="SMBUS_BASE" bus="0" dev="0x1F" fun="4" reg="0x20" mask="0xFFE0"     size="0x80"  desc="SMBus Base Address"/>
  </io>

  <!-- #################################### -->
  <!--                                      -->
  <!-- Configuration registers              -->
  <!--                                      -->
  <!-- #################################### -->
  <registers>

    <!-- ~~~~~~~~~~~~~~~~~~~~~~~~~~~~ -->
    <!-- PCIe Configuration registers -->
    <!-- ~~~~~~~~~~~~~~~~~~~~~~~~~~~~ -->

      <!-- SATA Registers -->
    <register name="ABAR"   type="pcicfg" device="SATA" offset="0x24" size="4" desc="AHCI Base Address">
      <field name="BA" bit="19" size="13" desc="Base Address"/>
    </register>
    <register name="SATAGC" type="pcicfg" device="SATA" offset="0x9C" size="4" desc="SATA General Configuration">
      <field name="ASSEL" bit="0" size="3" desc="ABAR Size Select"/>
    </register>

    <!-- Sideband Register Access Registers -->
    <register name="SBREG_BAR"  type="pcicfg" device="P2SBC" offset="0x10" size="4" desc="Sideband Register Access BAR">
      <field name="RBA" bit="24" size="8" desc="Register Base Address"/>
    </register>
    <register name="SBREG_BARH" type="pcicfg" device="P2SBC" offset="0x14" size="4" desc="Sideband Register Access BAR High DWORD">
      <field name="RBAH" bit="0" size="32" desc="Register Base Address"/>
    </register>
    <register name="P2SBC"      type="pcicfg" device="P2SBC" offset="0xE0" size="4" desc="P2SB Configuration Register">
      <field name="HIDE" bit="8" size="1" desc="Hide SBREG_BAR"/>
    </register>
    <register name="P2SB_HIDE"  type="pcicfg" device="P2SBC" offset="0xE1" size="1" desc="P2SB Configuration Register hide-unhide">
      <field name="HIDE" bit="0" size="1" desc="Hide SBREG_BAR"/>
    </register>

    <!-- Power Management Controller -->
    <register name="ABASE"       type="pcicfg" device="PMC" offset="0x40" size="4" desc="ACPI Base Address">
      <field  name="Base" bit="8" size="24" desc="Base Address"/>
      <field name="STYPE" bit="0" size="1" desc="Space Type (always 1 - I/O space)"/>
    </register>
    <register name="ACTL"        type="pcicfg" device="PMC" offset="0x44" size="4" desc="ACPI Control">
      <field name="SCIS"    bit="0" size="3" desc="SCI IRQ Select"/>
      <field name="EN"      bit="7" size="1" desc="ACPI Enable"/>
      <field name="PWRM_EN" bit="8" size="1" desc="PWRM Enable"/>
    </register>
    <register name="PWRMBASE"    type="pcicfg" device="PMC" offset="0x48" size="4" desc="PM Base Address">
      <field name="STYPE" bit="0"  size="1"  desc="Space Type (always 0 - memory space)"/>
      <field name="BA"    bit="12" size="20" desc="Base Address"/>
    </register>
    <register name="GEN_PMCON_1" type="pcicfg" device="PMC" offset="0xA0" size="2" desc="General PM Configuration A">
      <field name="SMI_LOCK"    bit="4"     size="1"/>
    </register>
    <register name="GEN_PMCON_B" type="pcicfg" device="PMC" offset="0xA4" size="4" desc="General Power Management Configuration Lock">
      <field name="ACPI_BASE_LOCK" bit="17" size="1" desc="Lock down ACPI Base Address (ABASE)"/>
    </register>

    <!-- SMBus Host Controller -->
    <register name="SMBUS_VID"  type="pcicfg" device="SMBUS" offset="0x00" size="2" desc="VID" />
    <register name="SMBUS_DID"  type="pcicfg" device="SMBUS" offset="0x02" size="2" desc="DID" />
    <register name="SMBUS_CMD"  type="pcicfg" device="SMBUS" offset="0x04" size="2" desc="CMD" />
    <register name="SMBUS_HCFG" type="pcicfg" device="SMBUS" offset="0x40" size="1" desc="Host Configuration">
      <field name="HST_EN"     bit="0" size="1"/>
      <field name="SMB_SMI_EN" bit="1" size="1"/>
      <field name="I2C_EN"     bit="2" size="1"/>
      <field name="SSRESET"    bit="3" size="1"/>
      <field name="SPD_WD"     bit="4" size="1"/>
    </register>
    <register name="TCOBASE"    type="pcicfg" device="SMBUS" offset="0x50" size="4" desc="TCO Base Address">
      <field name="IOS"   bit="0" size="1"  desc="I/O space"/>
      <field name="TCOBA" bit="5" size="11" desc="TCO Base Address"/>
    </register>
    <register name="TCOCTL"     type="pcicfg" device="SMBUS" offset="0x54" size="4" desc="TCO Control">
      <field name="TCO_BASE_LOCK" bit="0" size="1" desc="TCO Base Lock"/>
      <field name="TCO_BASE_EN"   bit="8" size="1" desc="TCO Base Enable"/>
    </register>

    <!-- SPI Interface Controller -->
    <register name="BC" type="pcicfg" device="SPI" offset="0xDC" size="4" desc="BIOS Control (BIOS_SPI_BC)">
      <field name="WPD"          bit="0"  size="1" desc="Write Protect Disable" />
      <field name="LE"           bit="1"  size="1" desc="Lock Enable" />
      <field name="SRC"          bit="2"  size="2" desc="SPI Read Configuration" />
      <field name="TSS"          bit="4"  size="1" desc="Top Swap Status" />
      <field name="EISS"         bit="5"  size="1" desc="Enable InSMM.STS" />
      <field name="BBS"          bit="6"  size="1" desc="Boot BIOS Strap" />
      <field name="BILD"         bit="7"  size="1" desc="BIOS Interface Lock-Down"/>
      <field name="SPI_SYNC_SS"  bit="8"  size="1" desc="Synchronous SMI Status"/>
      <field name="SPI_ASYNC_SS" bit="10" size="1" desc="Asynchronous SMI Status"/>
      <field name="ASE_BWP"      bit="11" size="1" desc="Async SMI Enable for BIOS Write Protection"/>
    </register>

    <!-- ~~~~~~~~~~~~~~~~~~~~~~~~~~~~ -->
    <!-- MMIO registers               -->
    <!-- ~~~~~~~~~~~~~~~~~~~~~~~~~~~~ -->

    <!-- PCH SPIBAR registers -->
    <register name="HSFS" type="mmio" bar="SPIBAR" offset="0x04" size="4" desc="Hardware Sequencing Flash Status Register">
      <field name="FDONE"   bit="0"  size="1" desc="Flash Cycle Done"/>
      <field name="FCERR"   bit="1"  size="1" desc="Flash Cycle Error"/>
      <field name="AEL"     bit="2"  size="1" desc="Access Error Log"/>
      <field name="SCIP"    bit="5"  size="1" desc="SPI cycle in progress"/>
      <field name="WRSDIS"  bit="11" size="1" desc="Write status disable"/>
      <field name="PR34LKD" bit="12" size="1" desc="PRR3 PRR4 Lock-Down"/>
      <field name="FDOPSS"  bit="13" size="1" desc="Flash Descriptor Override Pin-Strap Status"/>
      <field name="FDV"     bit="14" size="1" desc="Flash Descriptor Valid"/>
      <field name="FLOCKDN" bit="15" size="1" desc="Flash Configuration Lock-Down"/>
      <field name="FGO"     bit="16" size="1" desc="Flash cycle go"/>
      <field name="FCYCLE"  bit="17" size="4" desc="Flash Cycle Type"/>
      <field name="WET"     bit="21" size="1" desc="Write Enable Type"/>
      <field name="FDBC"    bit="24" size="6" desc="Flash Data Byte Count"/>
      <field name="FSMIE"   bit="31" size="1" desc="Flash SPI SMI# Enable"/>
    </register>
    <register name="HSFC" type="mmio" bar="SPIBAR" offset="0x06" size="2" desc="Hardware Sequencing Flash Control Register">
      <field name="FGO"    bit="0"  size="1" desc="Flash Cycle GO"/>
      <field name="FCYCLE" bit="1"  size="4" desc="Flash Cycle"/>
      <field name="WET"    bit="5"  size="1" desc="Write Enable Type"/>
      <field name="FDBC"   bit="8"  size="6" desc="Flash Data Byte Count, Count = FDBC + 1"/>
      <field name="FSMIE"  bit="15" size="1" desc="Flash SPI SMI Enable"/>
    </register>
    <register name="FREG0_FLASHD" type="mmio" bar="SPIBAR" offset="0x54" size="4" desc="Flash Region 0 (Flash Descriptor)">
      <field name="RB" bit="0"  size="15" desc="Region Base"/>
      <field name="RL" bit="16" size="15" desc="Region Limit"/>
    </register>
    <register name="FREG1_BIOS" type="mmio" bar="SPIBAR" offset="0x58" size="4" desc="Flash Region 1 (BIOS)">
      <field name="RB" bit="0"  size="15" desc="Region Base"/>
      <field name="RL" bit="16" size="15" desc="Region Limit"/>
    </register>
    <register name="FREG2_ME" type="mmio" bar="SPIBAR" offset="0x5C" size="4" desc="Flash Region 2 (ME)">
      <field name="RB" bit="0"  size="15" desc="Region Base"/>
      <field name="RL" bit="16" size="15" desc="Region Limit"/>
    </register>
    <register name="FREG3_GBE" type="mmio" bar="SPIBAR" offset="0x60" size="4" desc="Flash Region 3 (GBe)">
      <field name="RB" bit="0"  size="15" desc="Region Base"/>
      <field name="RL" bit="16" size="15" desc="Region Limit"/>
    </register>
    <register name="FREG4_PD" type="mmio" bar="SPIBAR" offset="0x64" size="4" desc="Flash Region 4 (Platform Data)">
      <field name="RB" bit="0"  size="15" desc="Region Base"/>
      <field name="RL" bit="16" size="15" desc="Region Limit"/>
    </register>
    <register name="FREG5" type="mmio" bar="SPIBAR" offset="0x68" size="4" desc="Flash Region 5">
      <field name="RB" bit="0"  size="15" desc="Region Base"/>
      <field name="RL" bit="16" size="15" desc="Region Limit"/>
    </register>
    <register name="FREG6" type="mmio" bar="SPIBAR" offset="0x6C" size="4" desc="Flash Region 6">
      <field name="RB" bit="0"  size="15" desc="Region Base"/>
      <field name="RL" bit="16" size="15" desc="Region Limit"/>
    </register>
    <register name="FREG7" type="mmio" bar="SPIBAR" offset="0x70" size="4" desc="Flash Region 7">
      <field name="RB" bit="0"  size="15" desc="Region Base"/>
      <field name="RL" bit="16" size="15" desc="Region Limit"/>
    </register>
    <register name="FREG8_EC" type="mmio" bar="SPIBAR" offset="0x74" size="4" desc="Flash Region 8 (Embedded Controller)">
      <field name="RB" bit="0"  size="15" desc="Region Base"/>
      <field name="RL" bit="16" size="15" desc="Region Limit"/>
    </register>
    <register name="FREG9" type="mmio" bar="SPIBAR" offset="0x78" size="4" desc="Flash Region 9">
      <field name="RB" bit="0"  size="15" desc="Region Base"/>
      <field name="RL" bit="16" size="15" desc="Region Limit"/>
    </register>
    <register name="FREG10" type="mmio" bar="SPIBAR" offset="0x7C" size="4" desc="Flash Region 10">
      <field name="RB" bit="0"  size="15" desc="Region Base"/>
      <field name="RL" bit="16" size="15" desc="Region Limit"/>
    </register>
    <register name="FREG11" type="mmio" bar="SPIBAR" offset="0x80" size="4" desc="Flash Region 11">
      <field name="RB" bit="0"  size="15" desc="Region Base"/>
      <field name="RL" bit="16" size="15" desc="Region Limit"/>
    </register>
    <register name="PR0" type="mmio" bar="SPIBAR" offset="0x84" size="4" desc="Protected Range 0">
      <field name="PRB" bit="0"  size="15" desc="Protected Range Base"/>
      <field name="RPE" bit="15" size="1"  desc="Read Protection Enabled"/>
      <field name="PRL" bit="16" size="15" desc="Protected Range Limit"/>
      <field name="WPE" bit="31" size="1"  desc="Write Protection Enabled"/>
    </register>
    <register name="PR1" type="mmio" bar="SPIBAR" offset="0x88" size="4" desc="Protected Range 1">
      <field name="PRB" bit="0"  size="15" desc="Protected Range Base"/>
      <field name="RPE" bit="15" size="1"  desc="Read Protection Enabled"/>
      <field name="PRL" bit="16" size="15" desc="Protected Range Limit"/>
      <field name="WPE" bit="31" size="1"  desc="Write Protection Enabled"/>
    </register>
    <register name="PR2" type="mmio" bar="SPIBAR" offset="0x8C" size="4" desc="Protected Range 2">
      <field name="PRB" bit="0"  size="15" desc="Protected Range Base"/>
      <field name="RPE" bit="15" size="1"  desc="Read Protection Enabled"/>
      <field name="PRL" bit="16" size="15" desc="Protected Range Limit"/>
      <field name="WPE" bit="31" size="1"  desc="Write Protection Enabled"/>
    </register>
    <register name="PR3" type="mmio" bar="SPIBAR" offset="0x90" size="4" desc="Protected Range 3">
      <field name="PRB" bit="0"  size="15" desc="Protected Range Base"/>
      <field name="RPE" bit="15" size="1"  desc="Read Protection Enabled"/>
      <field name="PRL" bit="16" size="15" desc="Protected Range Limit"/>
      <field name="WPE" bit="31" size="1"  desc="Write Protection Enabled"/>
    </register>
    <register name="PR4" type="mmio" bar="SPIBAR" offset="0x94" size="4" desc="Protected Range 4">
      <field name="PRB" bit="0"  size="15" desc="Protected Range Base"/>
      <field name="RPE" bit="15" size="1"  desc="Read Protection Enabled"/>
      <field name="PRL" bit="16" size="15" desc="Protected Range Limit"/>
      <field name="WPE" bit="31" size="1"  desc="Write Protection Enabled"/>
    </register>
    <register name="FDOC" type="mmio" bar="SPIBAR" offset="0xB4" size="4" desc="Flash Descriptor Observability Control Register">
      <field name="FDSI" bit="2"  size="10" desc="Flash Descriptor Section Index"/>
      <field name="FDSS" bit="12" size="3"  desc="Flash Descriptor Section Select"/>
    </register>
    <register name="FDOD" type="mmio" bar="SPIBAR" offset="0xB8" size="4" desc="Flash Descriptor Observability Data Register">
      <field name="FDSD" bit="0"  size="32" desc="Flash Descriptor Section Data"/>
    </register>
    <register name="LVSCC" type="mmio" bar="SPIBAR" offset="0xC4" size="4" desc="Vendor Specific Component Capabilities">
      <field name="WG"                 bit="2"  size="1" desc="Write Granularity"/>
      <field name="WSR"                bit="3"  size="1" desc="Write Status Required"/>
      <field name="WEWS"               bit="4"  size="1" desc="Write Enable on Write Status"/>
      <field name="QER"                bit="5"  size="3" desc="Quad Enable Requirements"/>
      <field name="EO_4k"              bit="8"  size="8" desc="4k Erase Opcode"/>
      <field name="EO_64k"             bit="16" size="8" desc="64k Erase Opcode"/>
      <field name="SOFT_RST_SUP"       bit="24" size="1" desc="Soft Reset Supported"/>
      <field name="SUSPEND_RESUME_SUP" bit="25" size="1" desc="Suspend/Resume Supported"/>
      <field name="DEEP_PWRDN_SUP"     bit="26" size="1" desc="Deep Powerdown Supported"/>
      <field name="RPMC_SUP"           bit="27" size="1" desc="RPMC Supported"/>
      <field name="EO_4k_VALID"        bit="28" size="1" desc="4k Erase Valid"/>
      <field name="EO_64k_VALID"       bit="29" size="1" desc="64k Erase Valid"/>
      <field name="VCL"                bit="30" size="1" desc="Vendor Component Lock"/>
      <field name="CPPTV"              bit="31" size="1" desc="Component Property Parameter Table Valid"/>
    </register>
    <register name="UVSCC" type="mmio" bar="SPIBAR" offset="0xC8" size="4" desc="Vendor Specific Component Capabilities">
      <field name="WG"                 bit="2"  size="1" desc="Write Granularity"/>
      <field name="WSR"                bit="3"  size="1" desc="Write Status Required"/>
      <field name="WEWS"               bit="4"  size="1" desc="Write Enable on Write Status"/>
      <field name="QER"                bit="5"  size="3" desc="Quad Enable Requirements"/>
      <field name="EO_4k"              bit="8"  size="8" desc="4k Erase Opcode"/>
      <field name="EO_64k"             bit="16" size="8" desc="64k Erase Opcode"/>
      <field name="SOFT_RST_SUP"       bit="24" size="1" desc="Soft Reset Supported"/>
      <field name="SUSPEND_RESUME_SUP" bit="25" size="1" desc="Suspend/Resume Supported"/>
      <field name="DEEP_PWRDN_SUP"     bit="26" size="1" desc="Deep Powerdown Supported"/>
      <field name="RPMC_SUP"           bit="27" size="1" desc="RPMC Supported"/>
      <field name="EO_4k_VALID"        bit="28" size="1" desc="4k Erase Valid"/>
      <field name="EO_64k_VALID"       bit="29" size="1" desc="64k Erase Valid"/>
      <field name="CPPTV"              bit="31" size="1" desc="Component Property Parameter Table Valid"/>
    </register>

    <!-- PCH RTC registers -->
    <register name="RC" type="mm_msgbus" port="0xC3" offset="0x3400" size="4" desc="RTC Configuration">
      <field name="UE"   bit="2"  size="1" desc="Upper 128 Byte Enable"/>
      <field name="LL"   bit="3"  size="1" desc="Lower 128 Byte Lock"/>
      <field name="UL"   bit="4"  size="1" desc="Upper 128 Byte Lock"/>
      <field name="BILD" bit="31" size="1" desc="BIOS Interface Lock-Down"/>
    </register>
    <register name="BUC" type="mm_msgbus" port="0xC3" offset="0x3414" size="4" desc="Backed Up Control">
      <field name="TS" bit="0" size="1" desc="Top Swap"/>
    </register>

    <!-- PMC MMIO registers (7th/8th Generation Intel(R) Processor Families I/O for U/Y-Platforms, Vol. 2, section 4.3) -->
    <register name="PM_CFG" type="mmio" bar="PWRMBASE" offset="0x18" size="4" desc="Power Management Configuration Reg 1"/>

    <!-- SPI Flash Descriptor registers -->
    <register name="FLMAP0" type="mmio" bar="FDBAR" offset="0x14" size="4" desc="Flash Map 0 Register">
      <field name="FCBA"    bit="0"  size="8" desc="Flash Component Base Address"/>
      <field name="NC"      bit="8"  size="2" desc="Number of Components"/>
      <field name="FRBA"    bit="16" size="8" desc="Flash Region Base Address"/>
    </register>
    <register name="FLMAP1" type="mmio" bar="FDBAR" offset="0x18" size="4" desc="Flash Map 1 Register">
      <field name="FMBA"    bit="0"  size="8" desc="Flash Master Base Address"/>
      <field name="NM"      bit="8"  size="3" desc="Number of Masters"/>
      <field name="FPSBA"   bit="16" size="8" desc="Flash PCH Strap Base Address"/>
      <field name="PSL"     bit="24" size="8" desc="PCH Strap Length"/>
    </register>
    <register name="FLMAP2" type="mmio" bar="FDBAR" offset="0x1C" size="4" desc="Flash Map 2 Register">
      <field name="FCPUSBA" bit="0"  size="8" desc="Flash CPU Strap Base Address"/>
      <field name="CPUSL"   bit="8"  size="8" desc="CPU Strap Length"/>
    </register>
    <register name="FLREG0" type="mmio" bar="FRBA" offset="0x0" size="4" desc="Flash Region 0 (Flash Descriptor) Register">
      <field name="RB"      bit="0"  size="15" desc="Region Base"/>
      <field name="RL"      bit="16" size="15" desc="Region Limit"/>
    </register>
    <register name="FLREG1" type="mmio" bar="FRBA" offset="0x4" size="4" desc="Flash Region 1 (BIOS) Register">
      <field name="RB"      bit="0"  size="15" desc="Region Base"/>
      <field name="RL"      bit="16" size="15" desc="Region Limit"/>
    </register>
    <register name="FLREG2" type="mmio" bar="FRBA" offset="0x8" size="4" desc="Flash Region 2 (Intel ME) Register">
      <field name="RB"      bit="0"  size="15" desc="Region Base"/>
      <field name="RL"      bit="16" size="15" desc="Region Limit"/>
    </register>
    <register name="FLREG3" type="mmio" bar="FRBA" offset="0xC" size="4" desc="Flash Region 3 (GBe) Register">
      <field name="RB"      bit="0"  size="15" desc="Region Base"/>
      <field name="RL"      bit="16" size="15" desc="Region Limit"/>
    </register>
    <register name="FLREG4" type="mmio" bar="FRBA" offset="0x10" size="4" desc="Flash Region 4 (Platform Data) Register">
      <field name="RB"      bit="0"  size="15" desc="Region Base"/>
      <field name="RL"      bit="16" size="15" desc="Region Limit"/>
    </register>
    <register name="FLREG5" type="mmio" bar="FRBA" offset="0x14" size="4" desc="Flash Region 5 Register">
      <field name="RB"      bit="0"  size="15" desc="Region Base"/>
      <field name="RL"      bit="16" size="15" desc="Region Limit"/>
    </register>
    <register name="FLREG6" type="mmio" bar="FRBA" offset="0x18" size="4" desc="Flash Region 6 Register">
      <field name="RB"      bit="0"  size="15" desc="Region Base"/>
      <field name="RL"      bit="16" size="15" desc="Region Limit"/>
    </register>
    <register name="FLREG7" type="mmio" bar="FRBA" offset="0x1C" size="4" desc="Flash Region 7 Register">
      <field name="RB"      bit="0"  size="15" desc="Region Base"/>
      <field name="RL"      bit="16" size="15" desc="Region Limit"/>
    </register>
    <register name="FLREG8" type="mmio" bar="FRBA" offset="0x20" size="4" desc="Flash Region 8 (Embedded Controller) Register">
      <field name="RB"      bit="0"  size="15" desc="Region Base"/>
      <field name="RL"      bit="16" size="15" desc="Region Limit"/>
    </register>
    <register name="FLREG9" type="mmio" bar="FRBA" offset="0x24" size="4" desc="Flash Region 9 Register">
      <field name="RB"      bit="0"  size="15" desc="Region Base"/>
      <field name="RL"      bit="16" size="15" desc="Region Limit"/>
    </register>
    <register name="FLREG10" type="mmio" bar="FRBA" offset="0x28" size="4" desc="Flash Region 10 Register">
      <field name="RB"      bit="0"  size="15" desc="Region Base"/>
      <field name="RL"      bit="16" size="15" desc="Region Limit"/>
    </register>
    <register name="FLREG11" type="mmio" bar="FRBA" offset="0x2C" size="4" desc="Flash Region 11 Register">
      <field name="RB"      bit="0"  size="15" desc="Region Base"/>
      <field name="RL"      bit="16" size="15" desc="Region Limit"/>
    </register>
    <register name="FLMSTR1" type="mmio" bar="FMBA" offset="0x0" size="4" desc="Flash Master 1">
      <field name="MRRA"    bit="8"  size="12" desc="Master Region Read Access"/>
      <field name="MRWA"    bit="20" size="12" desc="Master Region Write Access"/>
    </register>

    <!-- ~~~~~~~~~~~~~~~~~~~~~~~~~~~~ -->
    <!-- I/O registers (I/O ports)    -->
    <!-- ~~~~~~~~~~~~~~~~~~~~~~~~~~~~ -->

    <!-- PCH TCOBASE (SMBus TCO) I/O registers -->
    <register name="TCO1_CNT" type="iobar" bar="TCOBASE" offset="0x8" size="2" desc="TCO1 Control">
      <field name="TCO_LOCK" bit="12" size="1" desc="TCO Lock"/>
    </register>

    <register name="ECTRL" type="mm_msgbus" port="0xB8" offset="0x0004" size="4" desc="DCI Control Register">
      <field name="ENABLE" bit="4" size="1"/>
    </register>

  </registers>

  <!-- #################################### -->
  <!--                                      -->
  <!-- 'Controls'                           -->
  <!--                                      -->
  <!-- #################################### -->
  <controls>
    <control name="BiosInterfaceLockDown"  register="BC" field="BILD"  desc="BIOS Interface Lock-Down"/>
    <control name="SmmBiosWriteProtection" register="BC" field="EISS"  desc="Enable InSMM.STS"/>
    <control name="BiosLockEnable"         register="BC" field="LE"    desc="Lock Enable"/>
    <control name="BiosWriteEnable"        register="BC" field="WPD"   desc="Write Protect Disable"/>
    <control name="SpiWriteStatusDis"      register="HSFS"  field="WRSDIS"  desc="Write Status Disable"/>
    <control name="ACPIBaseLock" register="GEN_PMCON_B" field="ACPI_BASE_LOCK" desc="Lock Down ACPI Base Address" />
    <control name="TcoCtlLock"      register="TCOCTL"  field="TCO_BASE_LOCK"  desc="TCO Base Lock"/>
  </controls>

</configuration>
