// Seed: 3683039424
module module_0 ();
  assign id_1 = id_1;
  reg id_2, id_3;
  id_4 :
  assert property (@(1) {id_1 && id_3{id_1}}) id_2 <= 1;
  for (id_5 = id_3; 1; id_1 = id_4) assign id_3 = id_3;
endmodule
module module_1 (
    input  tri0  id_0,
    output tri   id_1,
    input  tri   id_2,
    output tri1  id_3,
    input  wire  id_4,
    input  wire  id_5,
    output tri   id_6,
    input  logic id_7,
    output logic id_8
);
  assign id_6 = 1'b0;
  module_0();
  initial
    if (id_0 ^ 1)
      if (1'h0) id_8 <= id_7;
      else $display(1'h0);
  assign id_1 = 1;
endmodule
