import os

import pytest

import netlist_carpentry.utils.gate_factory as factory
import netlist_carpentry.utils.gate_lib as lib
from netlist_carpentry import LOG, Direction, Module
from netlist_carpentry.core.exceptions import MultipleDriverError, WidthMismatchError


@pytest.fixture()
def module() -> Module:
    from utils import empty_module

    m = empty_module()
    m.create_port('P1', direction=Direction.IN, width=4)
    m.create_port('P2', direction=Direction.IN, width=4)
    m.create_port('P3', direction=Direction.OUT, width=4)
    m.create_port('P1bit', direction=Direction.OUT, width=1)
    return m


@pytest.fixture()
def scan_module() -> Module:
    from utils import empty_module

    m = empty_module()
    m.create_port('P1', direction=Direction.IN, width=4)
    m.create_port('P2', direction=Direction.IN, width=4)
    m.create_port('P3', direction=Direction.OUT, width=4)
    m.create_port('SE', direction=Direction.IN)
    m.create_port('SI', direction=Direction.IN, width=4)
    m.create_port('SO', direction=Direction.OUT, width=4)

    return m


def test_update_params(module: Module) -> None:
    test_params = {'Y_WIDTH': 1}
    ports = [module.ports['P1']]
    with pytest.raises(WidthMismatchError):
        factory._update_params(test_params, ports)

    update_params = {}
    factory._update_params(update_params, ports)
    assert update_params == {'Y_WIDTH': 4}

    update_params = {}
    factory._update_params(update_params, [])
    assert update_params == {'Y_WIDTH': 1}

    update_params = {'Y_WIDTH': 4}
    factory._update_params(update_params, [])
    assert update_params == {'Y_WIDTH': 4}


def test_common_width(module: Module) -> None:
    assert factory._common_width([]) is None
    assert factory._common_width([None]) is None
    assert factory._common_width([*module.ports.values()]) is None
    module.ports.pop('P1bit')
    assert factory._common_width([*module.ports.values()]) == 4
    assert factory._common_width([None, *module.ports.values(), None, None]) == 4
    module.create_port('1bitport')
    assert factory._common_width([None, *module.ports.values(), None, None]) is None


def test_un_gate(module: Module) -> None:
    module.create_port('P4', direction=Direction.OUT)
    module.create_port('P5', direction=Direction.IN, width=4)
    with pytest.raises(MultipleDriverError):
        factory._un_gate(lib.NotGate, module, A=module.ports['P1'], Y=module.ports['P5'])

    module.instances.clear()
    g = factory._un_gate(lib.NotGate, module)
    assert isinstance(g, lib.NotGate)
    assert g.name == '_NotGate_0_'
    assert g.y_width == 1
    assert g.ports['A'].is_unconnected
    assert g.ports['Y'].is_unconnected

    g = factory._un_gate(lib.NotGate, module, A=module.ports['P1'], Y=module.ports['P3'], params={})
    assert g.name == '_NotGate_1_'
    assert g.y_width == 4
    assert g.ports['A'].is_connected
    assert next(iter(g.ports['A'].connected_wires)).raw == 'test_module1.P1'
    assert g.ports['A'].connected_wires == module.ports['P1'].connected_wires
    assert g.ports['Y'].is_connected
    assert next(iter(g.ports['Y'].connected_wires)).raw == 'test_module1.P3'
    assert g.ports['Y'].connected_wires == module.ports['P3'].connected_wires

    g = factory._un_gate(lib.NotGate, module, A=module.ports['P1'], Y=module.ports['P4'])
    assert g.ports['A'].width == 4
    assert g.ports['Y'].width == 1

    with pytest.raises(WidthMismatchError):
        factory._un_gate(lib.NotGate, module, A=module.ports['P1'], params={'A_WIDTH': 32})


def test_buffer(module: Module) -> None:
    g = factory.buffer(module)
    assert isinstance(g, lib.Buffer)
    assert g.name == '_Buffer_0_'
    assert g.ports['A'].width == 1
    assert g.ports['Y'].width == 1

    g = factory.buffer(module, A=module.ports['P1'])  # A.width=4, Y not given => automatically assumed Y.width=4
    assert g.ports['A'].width == 4
    assert g.ports['Y'].width == 4
    g = factory.buffer(module, A=module.ports['P1'], Y=module.ports['P1bit'])  # A.width=4, Y.width=1
    assert g.ports['A'].width == 4
    assert g.ports['Y'].width == 1


def test_not_gate(module: Module) -> None:
    g = factory.not_gate(module)
    assert isinstance(g, lib.NotGate)
    assert g.name == '_NotGate_0_'
    assert g.ports['A'].width == 1
    assert g.ports['Y'].width == 1

    g = factory.not_gate(module, A=module.ports['P1'])  # A.width=4, Y not given => automatically assumed Y.width=4
    assert g.ports['A'].width == 4
    assert g.ports['Y'].width == 4
    g = factory.not_gate(module, A=module.ports['P1'], Y=module.ports['P1bit'])  # A.width=4, Y.width=1
    assert g.ports['A'].width == 4
    assert g.ports['Y'].width == 1


def test_neg_gate(module: Module) -> None:
    g = factory.neg_gate(module)
    assert isinstance(g, lib.NegGate)
    assert g.name == '_NegGate_0_'
    assert g.ports['A'].width == 1
    assert g.ports['Y'].width == 1

    g = factory.neg_gate(module, A=module.ports['P1'])  # A.width=4, Y not given => automatically assumed Y.width=4
    assert g.ports['A'].width == 4
    assert g.ports['Y'].width == 4
    g = factory.neg_gate(module, A=module.ports['P1'], Y=module.ports['P1bit'])  # A.width=4, Y.width=1
    assert g.ports['A'].width == 4
    assert g.ports['Y'].width == 1


def test_reduce_gate(module: Module) -> None:
    with pytest.raises(WidthMismatchError):
        factory._reduce_gate(lib.ReduceOr, module, A=module.ports['P1'], Y=module.ports['P3'])
    module.create_port('P4', direction=Direction.IN)
    with pytest.raises(MultipleDriverError):
        factory._reduce_gate(lib.ReduceOr, module, A=module.ports['P1'], Y=module.ports['P4'])
    module._inst_gen_i = 0  # Counter gets incremented in fail cases, since they get only detected after instance creation
    module.instances.clear()

    g = factory._reduce_gate(lib.ReduceOr, module)
    assert isinstance(g, lib.ReduceOr)
    assert g.name == '_ReduceOr_0_'
    assert g.a_width == 1
    assert g.ports['A'].is_unconnected
    assert g.ports['Y'].is_unconnected

    module.create_port('P5', direction=Direction.OUT)
    g = factory._reduce_gate(lib.ReduceOr, module, A=module.ports['P1'], Y=module.ports['P5'], params={})
    assert g.name == '_ReduceOr_1_'
    assert g.a_width == 4
    assert g.ports['A'].is_connected
    assert g.ports['A'].width == 4
    assert next(iter(g.ports['A'].connected_wires)).raw == 'test_module1.P1'
    assert g.ports['A'].connected_wires == module.ports['P1'].connected_wires
    assert g.ports['Y'].is_connected
    assert g.ports['Y'].width == 1
    assert next(iter(g.ports['Y'].connected_wires)).raw == 'test_module1.P5'
    assert g.ports['Y'].connected_wires == module.ports['P5'].connected_wires

    g = factory._reduce_gate(lib.ReduceOr, module, params={'A_WIDTH': 4, 'Y_WIDTH': 4})
    assert g.ports['A'].width == 4
    assert g.ports['Y'].width == 1
    with pytest.raises(WidthMismatchError):
        factory._reduce_gate(lib.ReduceOr, module, A=module.ports['P1'], Y=module.ports['P1bit'], params={'Y_WIDTH': 2})


def test_reduce_and(module: Module) -> None:
    g = factory.reduce_and(module)
    assert isinstance(g, lib.ReduceAnd)
    assert g.name == '_ReduceAnd_0_'


def test_reduce_or(module: Module) -> None:
    g = factory.reduce_or(module)
    assert isinstance(g, lib.ReduceOr)
    assert g.name == '_ReduceOr_0_'


def test_reduce_bool(module: Module) -> None:
    g = factory.reduce_bool(module)
    assert isinstance(g, lib.ReduceBool)
    assert g.name == '_ReduceBool_0_'


def test_reduce_xor(module: Module) -> None:
    g = factory.reduce_xor(module)
    assert isinstance(g, lib.ReduceXor)
    assert g.name == '_ReduceXor_0_'


def test_reduce_xnor(module: Module) -> None:
    g = factory.reduce_xnor(module)
    assert isinstance(g, lib.ReduceXnor)
    assert g.name == '_ReduceXnor_0_'


def test_logic_not(module: Module) -> None:
    g = factory.logic_not(module)
    assert isinstance(g, lib.LogicNot)
    assert g.name == '_LogicNot_0_'


def test_bin_gate(module: Module) -> None:
    module.create_port('P4', direction=Direction.IN)
    module.create_port('P5', direction=Direction.IN, width=4)
    with pytest.raises(MultipleDriverError):
        factory._bin_gate(lib.XorGate, module, A=module.ports['P1'], Y=module.ports['P5'])

    module.instances.clear()
    g = factory._bin_gate(lib.XorGate, module)
    assert isinstance(g, lib.XorGate)
    assert g.name == '_XorGate_0_'
    assert g.y_width == 1
    assert g.ports['A'].is_unconnected
    assert g.ports['B'].is_unconnected
    assert g.ports['Y'].is_unconnected

    g = factory._bin_gate(lib.XorGate, module, A=module.ports['P1'], B=module.ports['P2'], Y=module.ports['P3'], params={})
    assert g.name == '_XorGate_1_'
    assert g.y_width == 4
    assert g.ports['A'].is_connected
    assert next(iter(g.ports['A'].connected_wires)).raw == 'test_module1.P1'
    assert g.ports['A'].connected_wires == module.ports['P1'].connected_wires
    assert g.ports['B'].is_connected
    assert next(iter(g.ports['B'].connected_wires)).raw == 'test_module1.P2'
    assert g.ports['B'].connected_wires == module.ports['P2'].connected_wires
    assert g.ports['Y'].is_connected
    assert next(iter(g.ports['Y'].connected_wires)).raw == 'test_module1.P3'
    assert g.ports['Y'].connected_wires == module.ports['P3'].connected_wires


def test_and_gate(module: Module) -> None:
    g = factory.and_gate(module)
    assert isinstance(g, lib.AndGate)
    assert g.name == '_AndGate_0_'
    assert g.ports['A'].width == 1
    assert g.ports['B'].width == 1
    assert g.ports['Y'].width == 1

    g = factory.and_gate(module, A=module.ports['P1'])  # A.width=4, B+Y not given => automatically assumed Y.width=4
    assert g.ports['A'].width == 4
    assert g.ports['B'].width == 4
    assert g.ports['Y'].width == 4
    g = factory.and_gate(module, A=module.ports['P1'], Y=module.ports['P1bit'])  # A.width=4, Y.width=1, B cannot be determined, 1 by default
    assert g.ports['A'].width == 4
    assert g.ports['B'].width == 1
    assert g.ports['Y'].width == 1


def test_or_gate(module: Module) -> None:
    g = factory.or_gate(module)
    assert isinstance(g, lib.OrGate)
    assert g.name == '_OrGate_0_'
    assert g.ports['A'].width == 1
    assert g.ports['B'].width == 1
    assert g.ports['Y'].width == 1

    g = factory.or_gate(module, A=module.ports['P1'])  # A.width=4, B+Y not given => automatically assumed Y.width=4
    assert g.ports['A'].width == 4
    assert g.ports['B'].width == 4
    assert g.ports['Y'].width == 4
    g = factory.or_gate(module, A=module.ports['P1'], Y=module.ports['P1bit'])  # A.width=4, Y.width=1, B cannot be determined, 1 by default
    assert g.ports['A'].width == 4
    assert g.ports['B'].width == 1
    assert g.ports['Y'].width == 1


def test_xor_gate(module: Module) -> None:
    g = factory.xor_gate(module)
    assert isinstance(g, lib.XorGate)
    assert g.name == '_XorGate_0_'
    assert g.ports['A'].width == 1
    assert g.ports['B'].width == 1
    assert g.ports['Y'].width == 1

    g = factory.xor_gate(module, A=module.ports['P1'])  # A.width=4, B+Y not given => automatically assumed Y.width=4
    assert g.ports['A'].width == 4
    assert g.ports['B'].width == 4
    assert g.ports['Y'].width == 4
    g = factory.xor_gate(module, A=module.ports['P1'], Y=module.ports['P1bit'])  # A.width=4, Y.width=1, B cannot be determined, 1 by default
    assert g.ports['A'].width == 4
    assert g.ports['B'].width == 1
    assert g.ports['Y'].width == 1


def test_xnor_gate(module: Module) -> None:
    g = factory.xnor_gate(module)
    assert isinstance(g, lib.XnorGate)
    assert g.name == '_XnorGate_0_'
    assert g.ports['A'].width == 1
    assert g.ports['B'].width == 1
    assert g.ports['Y'].width == 1

    g = factory.xnor_gate(module, A=module.ports['P1'])  # A.width=4, B+Y not given => automatically assumed Y.width=4
    assert g.ports['A'].width == 4
    assert g.ports['B'].width == 4
    assert g.ports['Y'].width == 4
    g = factory.xnor_gate(module, A=module.ports['P1'], Y=module.ports['P1bit'])  # A.width=4, Y.width=1, B cannot be determined, 1 by default
    assert g.ports['A'].width == 4
    assert g.ports['B'].width == 1
    assert g.ports['Y'].width == 1


def test_nor_gate(module: Module) -> None:
    g = factory.nor_gate(module)
    assert isinstance(g, lib.NorGate)
    assert g.name == '_NorGate_0_'
    assert g.ports['A'].width == 1
    assert g.ports['B'].width == 1
    assert g.ports['Y'].width == 1

    g = factory.nor_gate(module, A=module.ports['P1'])  # A.width=4, B+Y not given => automatically assumed Y.width=4
    assert g.ports['A'].width == 4
    assert g.ports['B'].width == 4
    assert g.ports['Y'].width == 4
    g = factory.nor_gate(module, A=module.ports['P1'], Y=module.ports['P1bit'])  # A.width=4, Y.width=1, B cannot be determined, 1 by default
    assert g.ports['A'].width == 4
    assert g.ports['B'].width == 1
    assert g.ports['Y'].width == 1


def test_nand_gate(module: Module) -> None:
    g = factory.nand_gate(module)
    assert isinstance(g, lib.NandGate)
    assert g.name == '_NandGate_0_'
    assert g.ports['A'].width == 1
    assert g.ports['B'].width == 1
    assert g.ports['Y'].width == 1

    g = factory.nand_gate(module, A=module.ports['P1'])  # A.width=4, B+Y not given => automatically assumed Y.width=4
    assert g.ports['A'].width == 4
    assert g.ports['B'].width == 4
    assert g.ports['Y'].width == 4
    g = factory.nand_gate(module, A=module.ports['P1'], Y=module.ports['P1bit'])  # A.width=4, Y.width=1, B cannot be determined, 1 by default
    assert g.ports['A'].width == 4
    assert g.ports['B'].width == 1
    assert g.ports['Y'].width == 1


def test_bweqx_gate(module: Module) -> None:
    g = factory.bitwise_case_equality_gate(module)
    assert isinstance(g, lib.BitwiseCaseEquality)
    assert g.name == '_BitwiseCaseEquality_0_'
    assert g.ports['A'].width == 1
    assert g.ports['B'].width == 1
    assert g.ports['Y'].width == 1

    g = factory.bitwise_case_equality_gate(module, A=module.ports['P1'])
    assert g.ports['A'].width == 4
    assert g.ports['B'].width == 4
    assert g.ports['Y'].width == 4
    g = factory.bitwise_case_equality_gate(module, A=module.ports['P1'], Y=module.ports['P1bit'])
    assert g.ports['A'].width == 4
    assert g.ports['B'].width == 1
    assert g.ports['Y'].width == 1


def test_shift_gate(module: Module) -> None:
    module.create_port('P4', direction=Direction.OUT)
    module.create_port('P5', direction=Direction.IN, width=4)
    with pytest.raises(MultipleDriverError):
        factory._shift_gate(lib.ShiftLeft, module, A=module.ports['P1'], Y=module.ports['P5'])

    module.instances.clear()
    module._inst_gen_i = 0
    g = factory._shift_gate(lib.ShiftLeft, module)
    assert isinstance(g, lib.ShiftLeft)
    assert g.name == '_ShiftLeft_0_'
    assert g.y_width == 1
    assert g.ports['A'].is_unconnected
    assert g.ports['B'].is_unconnected
    assert g.ports['Y'].is_unconnected

    warns = LOG.warns_quantity
    g2 = factory._shift_gate(lib.ShiftLeft, module, A=module.ports['P1'], B=module.ports['P2'], Y=module.ports['P3'], params={})
    assert LOG.warns_quantity == warns + 1  # Additional warning because B is wider than necessary
    assert g2.name == '_ShiftLeft_1_'

    module.disconnect(module.ports['P3'])
    module.create_port('P6', direction=Direction.IN, width=2)

    warns = LOG.warns_quantity
    g3 = factory._shift_gate(lib.ShiftLeft, module, A=module.ports['P1'], B=module.ports['P6'], Y=module.ports['P3'], params={})
    assert LOG.warns_quantity == warns  # No additional warning in this case
    assert g3.name == '_ShiftLeft_2_'
    assert g3.y_width == 4
    assert g3.ports['A'].is_connected
    assert next(iter(g3.ports['A'].connected_wires)).raw == 'test_module1.P1'
    assert g3.ports['A'].connected_wires == module.ports['P1'].connected_wires
    assert g3.ports['B'].is_connected
    assert g3.ports['B'].width == 2
    assert g3.ports['B'].width == module.ports['P6'].width
    assert next(iter(g3.ports['B'].connected_wires)).raw == 'test_module1.P6'  # 1 and 2 are the wires connected to g2
    assert g3.ports['B'].connected_wires == module.ports['P6'].connected_wires
    assert g3.ports['Y'].is_connected
    assert next(iter(g3.ports['Y'].connected_wires)).raw == 'test_module1.P3'
    assert g3.ports['Y'].connected_wires == module.ports['P3'].connected_wires

    g4 = factory._shift_gate(lib.ShiftLeft, module, A=module.ports['P1'])
    assert g4.ports['A'].width == 4
    assert g4.ports['B'].width == 4
    assert g4.ports['Y'].width == 4
    g5 = factory._shift_gate(lib.ShiftLeft, module, A=module.ports['P1'], Y=module.ports['P4'])
    assert g5.ports['A'].width == 4
    assert g5.ports['B'].width == 1
    assert g5.ports['Y'].width == 1


def test_shift_signed(module: Module) -> None:
    g = factory.shift_signed(module)
    assert isinstance(g, lib.ShiftSigned)
    assert g.name == '_ShiftSigned_0_'
    assert g.ports['A'].width == 1
    assert g.ports['B'].width == 1
    assert g.ports['Y'].width == 1

    g = factory.shift_signed(module, A=module.ports['P1'])
    assert g.ports['A'].width == 4
    assert g.ports['B'].width == 4
    assert g.ports['Y'].width == 4
    g = factory.shift_signed(module, A=module.ports['P1'], Y=module.ports['P1bit'])
    assert g.ports['A'].width == 4
    assert g.ports['B'].width == 1
    assert g.ports['Y'].width == 1


def test_shift_left(module: Module) -> None:
    g = factory.shift_left(module)
    assert isinstance(g, lib.ShiftLeft)
    assert g.name == '_ShiftLeft_0_'
    assert g.ports['A'].width == 1
    assert g.ports['B'].width == 1
    assert g.ports['Y'].width == 1

    g = factory.shift_left(module, A=module.ports['P1'])
    assert g.ports['A'].width == 4
    assert g.ports['B'].width == 4
    assert g.ports['Y'].width == 4
    g = factory.shift_left(module, A=module.ports['P1'], Y=module.ports['P1bit'])
    assert g.ports['A'].width == 4
    assert g.ports['B'].width == 1
    assert g.ports['Y'].width == 1


def test_shift_right(module: Module) -> None:
    g = factory.shift_right(module)
    assert isinstance(g, lib.ShiftRight)
    assert g.name == '_ShiftRight_0_'
    assert g.ports['A'].width == 1
    assert g.ports['B'].width == 1
    assert g.ports['Y'].width == 1

    g = factory.shift_right(module, A=module.ports['P1'])
    assert g.ports['A'].width == 4
    assert g.ports['B'].width == 4
    assert g.ports['Y'].width == 4
    g = factory.shift_right(module, A=module.ports['P1'], Y=module.ports['P1bit'])
    assert g.ports['A'].width == 4
    assert g.ports['B'].width == 1
    assert g.ports['Y'].width == 1


def test_arithmetic_shift_left(module: Module) -> None:
    g = factory.arithmetic_shift_left(module)
    assert isinstance(g, lib.ArithmeticShiftLeft)
    assert g.name == '_ArithmeticShiftLeft_0_'
    assert g.ports['A'].width == 1
    assert g.ports['B'].width == 1
    assert g.ports['Y'].width == 1

    g = factory.arithmetic_shift_left(module, A=module.ports['P1'])
    assert g.ports['A'].width == 4
    assert g.ports['B'].width == 4
    assert g.ports['Y'].width == 4
    g = factory.arithmetic_shift_left(module, A=module.ports['P1'], Y=module.ports['P1bit'])
    assert g.ports['A'].width == 4
    assert g.ports['B'].width == 1
    assert g.ports['Y'].width == 1


def test_arithmetic_shift_right(module: Module) -> None:
    g = factory.arithmetic_shift_right(module)
    assert isinstance(g, lib.ArithmeticShiftRight)
    assert g.name == '_ArithmeticShiftRight_0_'
    assert g.ports['A'].width == 1
    assert g.ports['B'].width == 1
    assert g.ports['Y'].width == 1

    g = factory.arithmetic_shift_right(module, A=module.ports['P1'])
    assert g.ports['A'].width == 4
    assert g.ports['B'].width == 4
    assert g.ports['Y'].width == 4
    g = factory.arithmetic_shift_right(module, A=module.ports['P1'], Y=module.ports['P1bit'])
    assert g.ports['A'].width == 4
    assert g.ports['B'].width == 1
    assert g.ports['Y'].width == 1


def test_binNto1_gate(module: Module) -> None:
    with pytest.raises(WidthMismatchError):
        factory._binNto1_gate(lib.LogicAnd, module, A=module.ports['P1'], Y=module.ports['P3'])
    module.create_port('P4', direction=Direction.IN)
    with pytest.raises(MultipleDriverError):
        factory._binNto1_gate(lib.LogicAnd, module, A=module.ports['P1'], Y=module.ports['P4'])
    module._inst_gen_i = 0  # Counter gets incremented in fail cases, since they get only detected after instance creation
    module.instances.clear()

    g = factory._binNto1_gate(lib.LogicAnd, module)
    assert isinstance(g, lib.LogicAnd)
    assert g.name == '_LogicAnd_0_'
    assert g.a_width == 1
    assert g.b_width == 1
    assert g.ports['A'].is_unconnected
    assert g.ports['B'].is_unconnected
    assert g.ports['Y'].is_unconnected

    module.create_port('P5', direction=Direction.OUT)
    g = factory._binNto1_gate(lib.LogicAnd, module, A=module.ports['P1'], B=module.ports['P2'], Y=module.ports['P5'], params={})
    assert g.name == '_LogicAnd_1_'
    assert g.a_width == 4
    assert g.b_width == 4
    assert g.ports['A'].is_connected
    assert g.ports['A'].width == 4
    assert next(iter(g.ports['A'].connected_wires)).raw == 'test_module1.P1'
    assert g.ports['A'].connected_wires == module.ports['P1'].connected_wires
    assert g.ports['B'].is_connected
    assert g.ports['B'].width == 4
    assert next(iter(g.ports['B'].connected_wires)).raw == 'test_module1.P2'
    assert g.ports['B'].connected_wires == module.ports['P2'].connected_wires
    assert g.ports['Y'].is_connected
    assert g.ports['Y'].width == 1
    assert next(iter(g.ports['Y'].connected_wires)).raw == 'test_module1.P5'
    assert g.ports['Y'].connected_wires == module.ports['P5'].connected_wires

    g = factory._binNto1_gate(lib.LogicAnd, module, A=module.ports['P1'])
    assert g.ports['A'].width == 4
    assert g.ports['B'].width == 4
    assert g.ports['Y'].width == 1
    g = factory._binNto1_gate(lib.LogicAnd, module, A=module.ports['P1'], B=module.ports['P4'])
    assert g.ports['A'].width == 4
    assert g.ports['B'].width == 1
    assert g.ports['Y'].width == 1
    with pytest.raises(WidthMismatchError):
        factory._binNto1_gate(lib.LogicAnd, module, A=module.ports['P1'], B=module.ports['P4'], params={'B_WIDTH': 2})


def test_logic_and(module: Module) -> None:
    g = factory.logic_and(module)
    assert isinstance(g, lib.LogicAnd)
    assert g.name == '_LogicAnd_0_'
    assert g.ports['A'].width == 1
    assert g.ports['B'].width == 1
    assert g.ports['Y'].width == 1

    g = factory.logic_and(module, A=module.ports['P1'])
    assert g.ports['A'].width == 4
    assert g.ports['B'].width == 4
    assert g.ports['Y'].width == 1
    g = factory.logic_and(module, A=module.ports['P1'], params={'B_WIDTH': 2})
    assert g.ports['A'].width == 4
    assert g.ports['B'].width == 2
    assert g.ports['Y'].width == 1


def test_logic_or(module: Module) -> None:
    g = factory.logic_or(module)
    assert isinstance(g, lib.LogicOr)
    assert g.name == '_LogicOr_0_'
    assert g.ports['A'].width == 1
    assert g.ports['B'].width == 1
    assert g.ports['Y'].width == 1

    g = factory.logic_or(module, A=module.ports['P1'])
    assert g.ports['A'].width == 4
    assert g.ports['B'].width == 4
    assert g.ports['Y'].width == 1
    g = factory.logic_or(module, A=module.ports['P1'], params={'B_WIDTH': 2})
    assert g.ports['A'].width == 4
    assert g.ports['B'].width == 2
    assert g.ports['Y'].width == 1


def test_less_than(module: Module) -> None:
    g = factory.less_than(module)
    assert isinstance(g, lib.LessThan)
    assert g.name == '_LessThan_0_'
    assert g.ports['A'].width == 1
    assert g.ports['B'].width == 1
    assert g.ports['Y'].width == 1

    g = factory.less_than(module, A=module.ports['P1'])
    assert g.ports['A'].width == 4
    assert g.ports['B'].width == 4
    assert g.ports['Y'].width == 1
    g = factory.less_than(module, A=module.ports['P1'], params={'B_WIDTH': 2})
    assert g.ports['A'].width == 4
    assert g.ports['B'].width == 2
    assert g.ports['Y'].width == 1


def test_less_equal(module: Module) -> None:
    g = factory.less_equal(module)
    assert isinstance(g, lib.LessEqual)
    assert g.name == '_LessEqual_0_'
    assert g.ports['A'].width == 1
    assert g.ports['B'].width == 1
    assert g.ports['Y'].width == 1

    g = factory.less_equal(module, A=module.ports['P1'])
    assert g.ports['A'].width == 4
    assert g.ports['B'].width == 4
    assert g.ports['Y'].width == 1
    g = factory.less_equal(module, A=module.ports['P1'], params={'B_WIDTH': 2})
    assert g.ports['A'].width == 4
    assert g.ports['B'].width == 2
    assert g.ports['Y'].width == 1


def test_equal(module: Module) -> None:
    g = factory.equal(module)
    assert isinstance(g, lib.Equal)
    assert g.name == '_Equal_0_'
    assert g.ports['A'].width == 1
    assert g.ports['B'].width == 1
    assert g.ports['Y'].width == 1

    g = factory.equal(module, A=module.ports['P1'])
    assert g.ports['A'].width == 4
    assert g.ports['B'].width == 4
    assert g.ports['Y'].width == 1
    g = factory.equal(module, A=module.ports['P1'], params={'B_WIDTH': 2})
    assert g.ports['A'].width == 4
    assert g.ports['B'].width == 2
    assert g.ports['Y'].width == 1


def test_case_equal(module: Module) -> None:
    g = factory.case_equal(module)
    assert isinstance(g, lib.CaseEqual)
    assert g.name == '_CaseEqual_0_'
    assert g.ports['A'].width == 1
    assert g.ports['B'].width == 1
    assert g.ports['Y'].width == 1

    g = factory.case_equal(module, A=module.ports['P1'])
    assert g.ports['A'].width == 4
    assert g.ports['B'].width == 4
    assert g.ports['Y'].width == 1
    g = factory.case_equal(module, A=module.ports['P1'], params={'B_WIDTH': 2})
    assert g.ports['A'].width == 4
    assert g.ports['B'].width == 2
    assert g.ports['Y'].width == 1


def test_not_equal(module: Module) -> None:
    g = factory.not_equal(module)
    assert isinstance(g, lib.NotEqual)
    assert g.name == '_NotEqual_0_'
    assert g.ports['A'].width == 1
    assert g.ports['B'].width == 1
    assert g.ports['Y'].width == 1

    g = factory.not_equal(module, A=module.ports['P1'])
    assert g.ports['A'].width == 4
    assert g.ports['B'].width == 4
    assert g.ports['Y'].width == 1
    g = factory.not_equal(module, A=module.ports['P1'], params={'B_WIDTH': 2})
    assert g.ports['A'].width == 4
    assert g.ports['B'].width == 2
    assert g.ports['Y'].width == 1


def test_case_not_equal(module: Module) -> None:
    g = factory.case_not_equal(module)
    assert isinstance(g, lib.CaseNotEqual)
    assert g.name == '_CaseNotEqual_0_'


def test_greater_than(module: Module) -> None:
    g = factory.greater_than(module)
    assert isinstance(g, lib.GreaterThan)
    assert g.name == '_GreaterThan_0_'
    assert g.ports['A'].width == 1
    assert g.ports['B'].width == 1
    assert g.ports['Y'].width == 1

    g = factory.greater_than(module, A=module.ports['P1'])
    assert g.ports['A'].width == 4
    assert g.ports['B'].width == 4
    assert g.ports['Y'].width == 1
    g = factory.greater_than(module, A=module.ports['P1'], params={'B_WIDTH': 2})
    assert g.ports['A'].width == 4
    assert g.ports['B'].width == 2
    assert g.ports['Y'].width == 1


def test_greater_equal(module: Module) -> None:
    g = factory.greater_equal(module)
    assert isinstance(g, lib.GreaterEqual)
    assert g.name == '_GreaterEqual_0_'
    assert g.ports['A'].width == 1
    assert g.ports['B'].width == 1
    assert g.ports['Y'].width == 1

    g = factory.greater_equal(module, A=module.ports['P1'])
    assert g.ports['A'].width == 4
    assert g.ports['B'].width == 4
    assert g.ports['Y'].width == 1
    g = factory.greater_equal(module, A=module.ports['P1'], params={'B_WIDTH': 2})
    assert g.ports['A'].width == 4
    assert g.ports['B'].width == 2
    assert g.ports['Y'].width == 1


def test_multiplexer(module: Module) -> None:
    module.create_port('P4', direction=Direction.OUT)
    D0 = module.create_port('D0', direction=Direction.IN, width=4)
    D1 = module.create_port('D1', direction=Direction.IN, width=4)
    D2 = module.create_port('D2', direction=Direction.IN, width=4)
    D3 = module.create_port('D3', direction=Direction.IN, width=4)
    Ds = [D0, D1, D2, D3]
    with pytest.raises(WidthMismatchError):
        factory.multiplexer(module, D_ports=Ds, Y=module.ports['P4'])
    with pytest.raises(WidthMismatchError):
        # S.width == 1 != log2(4) == 2 !!!
        factory.multiplexer(module, D_ports=Ds, S=module.ports['P2'], Y=module.ports['P3'])
    module.create_port('P5', direction=Direction.IN, width=4)
    with pytest.raises(MultipleDriverError):
        factory.multiplexer(module, D_ports=Ds, Y=module.ports['P5'])

    module.instances.clear()
    g = factory.multiplexer(module)
    assert isinstance(g, lib.Multiplexer)
    assert g.name == '_Multiplexer_0_'
    assert g.y_width == 1
    assert len(g.ports) == 4
    assert g.ports['D0'].is_unconnected
    assert g.ports['D1'].is_unconnected
    assert g.ports['S'].is_unconnected
    assert g.ports['Y'].is_unconnected

    module.create_port('P6', direction=Direction.IN, width=2)
    g = factory.multiplexer(module, D_ports=Ds, S=module.ports['P6'], Y=module.ports['P3'], params={})
    assert g.name == '_Multiplexer_1_'
    assert g.y_width == 4
    assert g.bit_width == 2
    assert g.ports['D0'].is_connected
    assert g.ports['D0'].width == 4
    assert next(iter(g.ports['D0'].connected_wires)).raw == 'test_module1.D0'
    assert g.ports['D0'].connected_wires == module.ports['D0'].connected_wires
    assert g.ports['D1'].is_connected
    assert g.ports['D1'].width == 4
    assert next(iter(g.ports['D1'].connected_wires)).raw == 'test_module1.D1'
    assert g.ports['D1'].connected_wires == module.ports['D1'].connected_wires
    assert g.ports['D2'].is_connected
    assert g.ports['D2'].width == 4
    assert next(iter(g.ports['D2'].connected_wires)).raw == 'test_module1.D2'
    assert g.ports['D2'].connected_wires == module.ports['D2'].connected_wires
    assert g.ports['D3'].is_connected
    assert g.ports['D3'].width == 4
    assert next(iter(g.ports['D3'].connected_wires)).raw == 'test_module1.D3'
    assert g.ports['D3'].connected_wires == module.ports['D3'].connected_wires
    assert g.ports['S'].is_connected
    assert g.ports['S'].width == 2
    assert next(iter(g.ports['S'].connected_wires)).raw == 'test_module1.P6'
    assert g.ports['S'].connected_wires == module.ports['P6'].connected_wires
    assert g.ports['Y'].is_connected
    assert g.ports['Y'].width == 4
    assert next(iter(g.ports['Y'].connected_wires)).raw == 'test_module1.P3'
    assert g.ports['Y'].connected_wires == module.ports['P3'].connected_wires


def test_demultiplexer(module: Module) -> None:
    module.create_port('P4', direction=Direction.OUT)
    Y0 = module.create_port('Y0', direction=Direction.OUT, width=4)
    Y1 = module.create_port('Y1', direction=Direction.OUT, width=4)
    Y2 = module.create_port('Y2', direction=Direction.OUT, width=4)
    Y3 = module.create_port('Y3', direction=Direction.OUT, width=4)
    Ys = [Y0, Y1, Y2, Y3]
    with pytest.raises(WidthMismatchError):
        factory.demultiplexer(module, D=module.ports['P4'], Y_ports=Ys)
    with pytest.raises(WidthMismatchError):
        # S.width == 1 != log2(4) == 2 !!!
        factory.demultiplexer(module, D=module.ports['P1'], S=module.ports['P2'], Y_ports=Ys)
    module.create_port('P6', direction=Direction.IN, width=2)
    with pytest.raises(MultipleDriverError):
        # Correct S.width ( == 2), but one of the outputs would cause driver conflicts
        Y3.direction = Direction.IN
        factory.demultiplexer(module, D=module.ports['P1'], S=module.ports['P6'], Y_ports=Ys)
    Y3.direction = Direction.OUT
    for p in [module.ports['P6'], *Ys]:
        module.disconnect(p)

    module.instances.clear()
    module.wires.clear()
    module._wire_gen_i = 0
    g = factory.demultiplexer(module)
    assert isinstance(g, lib.Demultiplexer)
    assert g.name == '_Demultiplexer_0_'
    assert g.y_width == 1
    assert len(g.ports) == 4
    assert g.ports['D'].is_unconnected
    assert g.ports['S'].is_unconnected
    assert g.ports['Y0'].is_unconnected
    assert g.ports['Y1'].is_unconnected

    g = factory.demultiplexer(module, D=module.ports['P3'], S=module.ports['P6'], Y_ports=Ys, params={})
    assert g.name == '_Demultiplexer_1_'
    assert g.y_width == 4
    assert g.bit_width == 2
    assert g.ports['D'].is_connected
    assert g.ports['D'].width == 4
    assert next(iter(g.ports['D'].connected_wires)).raw == 'test_module1.P3'
    assert g.ports['D'].connected_wires == module.ports['P3'].connected_wires
    assert g.ports['S'].is_connected
    assert g.ports['S'].width == 2
    assert next(iter(g.ports['S'].connected_wires)).raw == 'test_module1.P6'
    assert g.ports['S'].connected_wires == module.ports['P6'].connected_wires
    assert g.ports['Y0'].is_connected
    assert g.ports['Y0'].width == 4
    assert next(iter(g.ports['Y0'].connected_wires)).raw == 'test_module1.Y0'
    assert g.ports['Y0'].connected_wires == module.ports['Y0'].connected_wires
    assert g.ports['Y1'].is_connected
    assert g.ports['Y1'].width == 4
    assert next(iter(g.ports['Y1'].connected_wires)).raw == 'test_module1.Y1'
    assert g.ports['Y1'].connected_wires == module.ports['Y1'].connected_wires
    assert g.ports['Y2'].is_connected
    assert g.ports['Y2'].width == 4
    assert next(iter(g.ports['Y2'].connected_wires)).raw == 'test_module1.Y2'
    assert g.ports['Y2'].connected_wires == module.ports['Y2'].connected_wires
    assert g.ports['Y3'].is_connected
    assert g.ports['Y3'].width == 4
    assert next(iter(g.ports['Y3'].connected_wires)).raw == 'test_module1.Y3'
    assert g.ports['Y3'].connected_wires == module.ports['Y3'].connected_wires


def test_adder(module: Module) -> None:
    A = module.create_port('A', Direction.IN, width=4)
    B = module.create_port('B', Direction.IN, width=4)
    B2 = module.create_port('B2', Direction.IN, width=8)
    Y = module.create_port('Y', Direction.OUT, width=4)
    g = factory.adder(module, A=A, B=B, Y=Y)
    assert isinstance(g, lib.Adder)
    assert g.name == '_Adder_0_'
    assert g.ports['A'].is_connected
    assert g.ports['A'].width == 4
    assert g.ports['B'].is_connected
    assert g.ports['B'].width == 4
    assert g.ports['Y'].is_connected
    assert g.ports['Y'].width == 4

    g = factory.adder(module, A=A)
    assert g.ports['A'].width == 4
    assert g.ports['B'].width == 4
    assert g.ports['Y'].width == 4
    g = factory.adder(module, A=A, B=B2)
    assert g.ports['A'].width == 4
    assert g.ports['B'].width == 8
    assert g.ports['Y'].width == 1
    with pytest.raises(WidthMismatchError):
        factory.adder(module, A=A, B=B2, params={'B_WIDTH': 16})


def test_adder_different_widths(module: Module) -> None:
    A = module.create_port('A', Direction.IN, width=4)
    B = module.create_port('B', Direction.IN, width=1)
    Y = module.create_port('Y', Direction.OUT, width=5)
    Y2 = module.create_port('Y2', Direction.OUT, width=6)
    g = factory.adder(module, A=A, B=B, Y=Y)
    assert isinstance(g, lib.Adder)
    assert g.name == '_Adder_0_'
    assert g.ports['A'].is_connected
    assert g.ports['A'].width == 4
    assert g.ports['B'].is_connected
    assert g.ports['B'].width == 1
    assert g.ports['Y'].is_connected
    assert g.ports['Y'].width == 5

    with pytest.raises(WidthMismatchError):
        factory.adder(module, A=A, B=B, Y=Y2)


def test_subtractor(module: Module) -> None:
    A = module.create_port('A', Direction.IN, width=4)
    B = module.create_port('B', Direction.IN, width=8)
    g = factory.subtractor(module)
    assert isinstance(g, lib.Subtractor)
    assert g.name == '_Subtractor_0_'

    g = factory.subtractor(module, A=A)
    assert g.ports['A'].width == 4
    assert g.ports['B'].width == 4
    assert g.ports['Y'].width == 4
    g = factory.subtractor(module, A=A, B=B)
    assert g.ports['A'].width == 4
    assert g.ports['B'].width == 8
    assert g.ports['Y'].width == 1
    with pytest.raises(WidthMismatchError):
        factory.subtractor(module, A=A, B=B, params={'B_WIDTH': 16})


def test_multiplier(module: Module) -> None:
    A = module.create_port('A', Direction.IN, width=4)
    B = module.create_port('B', Direction.IN, width=8)
    g = factory.multiplier(module)
    assert isinstance(g, lib.Multiplier)
    assert g.name == '_Multiplier_0_'

    g = factory.multiplier(module, A=A)
    assert g.ports['A'].width == 4
    assert g.ports['B'].width == 4
    assert g.ports['Y'].width == 4
    g = factory.multiplier(module, A=A, B=B)
    assert g.ports['A'].width == 4
    assert g.ports['B'].width == 8
    assert g.ports['Y'].width == 1
    with pytest.raises(WidthMismatchError):
        factory.multiplier(module, A=A, B=B, params={'B_WIDTH': 16})


def test_divider(module: Module) -> None:
    A = module.create_port('A', Direction.IN, width=4)
    B = module.create_port('B', Direction.IN, width=8)
    g = factory.divider(module)
    assert isinstance(g, lib.Divider)
    assert g.name == '_Divider_0_'

    g = factory.divider(module, A=A)
    assert g.ports['A'].width == 4
    assert g.ports['B'].width == 4
    assert g.ports['Y'].width == 4
    g = factory.divider(module, A=A, B=B)
    assert g.ports['A'].width == 4
    assert g.ports['B'].width == 8
    assert g.ports['Y'].width == 1
    with pytest.raises(WidthMismatchError):
        factory.divider(module, A=A, B=B, params={'B_WIDTH': 16})


def test_modulo(module: Module) -> None:
    A = module.create_port('A', Direction.IN, width=4)
    B = module.create_port('B', Direction.IN, width=8)
    g = factory.modulo(module)
    assert isinstance(g, lib.Modulo)
    assert g.name == '_Modulo_0_'

    g = factory.divider(module, A=A)
    assert g.ports['A'].width == 4
    assert g.ports['B'].width == 4
    assert g.ports['Y'].width == 4
    g = factory.divider(module, A=A, B=B)
    assert g.ports['A'].width == 4
    assert g.ports['B'].width == 8
    assert g.ports['Y'].width == 1
    with pytest.raises(WidthMismatchError):
        factory.divider(module, A=A, B=B, params={'B_WIDTH': 16})


def test_exponentiator(module: Module) -> None:
    A = module.create_port('A', Direction.IN, width=4)
    B = module.create_port('B', Direction.IN, width=8)
    g = factory.exponentiator(module)
    assert isinstance(g, lib.Exponentiator)
    assert g.name == '_Exponentiator_0_'

    g = factory.divider(module, A=A)
    assert g.ports['A'].width == 4
    assert g.ports['B'].width == 4
    assert g.ports['Y'].width == 4
    g = factory.divider(module, A=A, B=B)
    assert g.ports['A'].width == 4
    assert g.ports['B'].width == 8
    assert g.ports['Y'].width == 1
    with pytest.raises(WidthMismatchError):
        factory.divider(module, A=A, B=B, params={'B_WIDTH': 16})


def test_dff_gate(module: Module) -> None:
    module.create_port('P4', direction=Direction.OUT)
    with pytest.raises(WidthMismatchError):
        factory.dff(module, D=module.ports['P1'], Q=module.ports['P4'])
    module.create_port('P5', direction=Direction.IN, width=4)
    with pytest.raises(MultipleDriverError):
        factory.dff(module, D=module.ports['P1'], Q=module.ports['P5'], params={})

    module.instances.clear()
    module._inst_gen_i = 0
    g = factory.dff(module)
    assert isinstance(g, lib.DFF)
    assert g.name == '_DFF_0_'
    with pytest.warns(DeprecationWarning, match='width is deprecated and will be removed in v1.0.0'):
        assert g.y_width == 1
    assert g.width == 1
    assert len(g.ports) == 3
    assert g.ports['D'].is_unconnected
    assert g.ports['CLK'].is_unconnected
    assert g.ports['Q'].is_unconnected

    module.create_port('P6', direction=Direction.IN)
    g = factory.dff(module, D=module.ports['P1'], CLK=module.ports['P6'], Q=module.ports['P3'], params={})
    assert g.name == '_DFF_1_'
    assert g.width == 4
    assert g.ports['D'].is_connected
    assert g.ports['D'].width == 4
    assert next(iter(g.ports['D'].connected_wires)).raw == 'test_module1.P1'
    assert g.ports['D'].connected_wires == module.ports['P1'].connected_wires
    assert g.ports['CLK'].is_connected
    assert g.ports['CLK'].width == 1
    assert next(iter(g.ports['CLK'].connected_wires)).raw == 'test_module1.P6'
    assert g.ports['CLK'].connected_wires == module.ports['P6'].connected_wires
    assert g.ports['Q'].is_connected
    assert g.ports['Q'].width == 4
    assert next(iter(g.ports['Q'].connected_wires)).raw == 'test_module1.P3'
    assert g.ports['Q'].connected_wires == module.ports['P3'].connected_wires


def test_adff_gate(module: Module) -> None:
    module.create_port('P4', direction=Direction.OUT)
    with pytest.raises(WidthMismatchError):
        factory.adff(module, D=module.ports['P1'], Q=module.ports['P4'])
    with pytest.raises(WidthMismatchError):
        factory.adff(module, RST=module.ports['P1'])
    module.create_port('P5', direction=Direction.IN, width=4)
    with pytest.raises(MultipleDriverError):
        factory.adff(module, D=module.ports['P1'], Q=module.ports['P5'], params={})

    module.instances.clear()
    module._inst_gen_i = 0
    g = factory.adff(module)
    assert isinstance(g, lib.DFF)
    assert g.name == '_ADFF_0_'
    assert g.width == 1
    assert len(g.ports) == 4
    assert g.ports['D'].is_unconnected
    assert g.ports['CLK'].is_unconnected
    assert g.ports['RST'].is_unconnected
    assert g.ports['Q'].is_unconnected

    module.create_port('P6', direction=Direction.IN)
    module.create_port('P7', direction=Direction.IN)
    g = factory.adff(module, D=module.ports['P1'], CLK=module.ports['P6'], RST=module.ports['P7'], Q=module.ports['P3'], params={})
    assert g.name == '_ADFF_1_'
    assert g.width == 4
    assert g.ports['D'].is_connected
    assert g.ports['D'].width == 4
    assert next(iter(g.ports['D'].connected_wires)).raw == 'test_module1.P1'
    assert g.ports['D'].connected_wires == module.ports['P1'].connected_wires
    assert g.ports['CLK'].is_connected
    assert g.ports['CLK'].width == 1
    assert next(iter(g.ports['CLK'].connected_wires)).raw == 'test_module1.P6'
    assert g.ports['CLK'].connected_wires == module.ports['P6'].connected_wires
    assert g.ports['RST'].is_connected
    assert g.ports['RST'].width == 1
    assert next(iter(g.ports['RST'].connected_wires)).raw == 'test_module1.P7'
    assert g.ports['RST'].connected_wires == module.ports['P7'].connected_wires
    assert g.ports['Q'].is_connected
    assert g.ports['Q'].width == 4
    assert next(iter(g.ports['Q'].connected_wires)).raw == 'test_module1.P3'
    assert g.ports['Q'].connected_wires == module.ports['P3'].connected_wires


def test_dffe_gate(module: Module) -> None:
    module.create_port('P4', direction=Direction.OUT)
    with pytest.raises(WidthMismatchError):
        factory.dffe(module, D=module.ports['P1'], Q=module.ports['P4'])
    module.create_port('P5', direction=Direction.IN, width=4)
    with pytest.raises(MultipleDriverError):
        factory.dffe(module, D=module.ports['P1'], Q=module.ports['P5'], params={})

    module.instances.clear()
    module._inst_gen_i = 0
    g = factory.dffe(module)
    assert isinstance(g, lib.DFF)
    assert g.name == '_DFFE_0_'
    assert g.width == 1
    assert len(g.ports) == 4
    assert g.ports['D'].is_unconnected
    assert g.ports['CLK'].is_unconnected
    assert g.ports['EN'].is_unconnected
    assert g.ports['Q'].is_unconnected

    module.create_port('P6', direction=Direction.IN)

    g = factory.dffe(module, D=module.ports['P1'], CLK=module.ports['P6'], EN=module.ports['P6'], Q=module.ports['P3'], params={})
    assert g.name == '_DFFE_1_'
    assert g.width == 4
    assert g.ports['D'].is_connected
    assert g.ports['D'].width == 4
    assert next(iter(g.ports['D'].connected_wires)).raw == 'test_module1.P1'
    assert g.ports['D'].connected_wires == module.ports['P1'].connected_wires
    assert g.ports['CLK'].is_connected
    assert g.ports['CLK'].width == 1
    assert next(iter(g.ports['CLK'].connected_wires)).raw == 'test_module1.P6'
    assert g.ports['CLK'].connected_wires == module.ports['P6'].connected_wires
    assert g.ports['EN'].is_connected
    assert g.ports['EN'].width == 1
    assert next(iter(g.ports['EN'].connected_wires)).raw == 'test_module1.P6'
    assert g.ports['EN'].connected_wires == module.ports['P6'].connected_wires
    assert g.ports['Q'].is_connected
    assert g.ports['Q'].width == 4
    assert next(iter(g.ports['Q'].connected_wires)).raw == 'test_module1.P3'
    assert g.ports['Q'].connected_wires == module.ports['P3'].connected_wires


def test_adffe_gate(module: Module) -> None:
    module.create_port('P4', direction=Direction.OUT)
    with pytest.raises(WidthMismatchError):
        factory.adffe(module, D=module.ports['P1'], Q=module.ports['P4'])
    with pytest.raises(WidthMismatchError):
        factory.adffe(module, RST=module.ports['P1'])
    module.create_port('P5', direction=Direction.IN, width=4)
    with pytest.raises(MultipleDriverError):
        factory.adffe(module, D=module.ports['P1'], Q=module.ports['P5'], params={})

    module.instances.clear()
    module._inst_gen_i = 0
    g = factory.adffe(module)
    assert isinstance(g, lib.DFF)
    assert g.name == '_ADFFE_0_'
    assert g.width == 1
    assert len(g.ports) == 5
    assert g.ports['D'].is_unconnected
    assert g.ports['CLK'].is_unconnected
    assert g.ports['RST'].is_unconnected
    assert g.ports['EN'].is_unconnected
    assert g.ports['Q'].is_unconnected

    module.create_port('P6', direction=Direction.IN)
    module.create_port('P7', direction=Direction.IN)
    g = factory.adffe(
        module, D=module.ports['P1'], CLK=module.ports['P6'], RST=module.ports['P7'], EN=module.ports['P6'], Q=module.ports['P3'], params={}
    )
    assert g.name == '_ADFFE_1_'
    assert g.width == 4
    assert g.ports['D'].is_connected
    assert g.ports['D'].width == 4
    assert next(iter(g.ports['D'].connected_wires)).raw == 'test_module1.P1'
    assert g.ports['D'].connected_wires == module.ports['P1'].connected_wires
    assert g.ports['CLK'].is_connected
    assert g.ports['CLK'].width == 1
    assert next(iter(g.ports['CLK'].connected_wires)).raw == 'test_module1.P6'
    assert g.ports['CLK'].connected_wires == module.ports['P6'].connected_wires
    assert g.ports['RST'].is_connected
    assert g.ports['RST'].width == 1
    assert next(iter(g.ports['RST'].connected_wires)).raw == 'test_module1.P7'
    assert g.ports['RST'].connected_wires == module.ports['P7'].connected_wires
    assert g.ports['EN'].is_connected
    assert g.ports['EN'].width == 1
    assert next(iter(g.ports['EN'].connected_wires)).raw == 'test_module1.P6'
    assert g.ports['EN'].connected_wires == module.ports['P6'].connected_wires
    assert g.ports['Q'].is_connected
    assert g.ports['Q'].width == 4
    assert next(iter(g.ports['Q'].connected_wires)).raw == 'test_module1.P3'
    assert g.ports['Q'].connected_wires == module.ports['P3'].connected_wires


def test_sdff_gate(module: Module) -> None:
    module.create_port('P4', direction=Direction.OUT)
    with pytest.raises(WidthMismatchError):
        factory.sdff(module, D=module.ports['P1'], Q=module.ports['P4'])
    with pytest.raises(WidthMismatchError):
        factory.sdff(module, RST=module.ports['P1'])
    module.create_port('P5', direction=Direction.IN, width=4)
    with pytest.raises(MultipleDriverError):
        factory.sdff(module, D=module.ports['P1'], Q=module.ports['P5'], params={})

    module.instances.clear()
    module._inst_gen_i = 0
    g = factory.sdff(module)
    assert isinstance(g, lib.DFF)
    assert g.name == '_SDFF_0_'
    assert g.width == 1
    assert len(g.ports) == 4
    assert g.ports['D'].is_unconnected
    assert g.ports['CLK'].is_unconnected
    assert g.ports['RST'].is_unconnected
    assert g.ports['Q'].is_unconnected

    module.create_port('P6', direction=Direction.IN)
    module.create_port('P7', direction=Direction.IN)
    g = factory.sdff(module, D=module.ports['P1'], CLK=module.ports['P6'], RST=module.ports['P7'], Q=module.ports['P3'], params={})
    assert g.name == '_SDFF_1_'
    assert g.width == 4
    assert g.ports['D'].is_connected
    assert g.ports['D'].width == 4
    assert next(iter(g.ports['D'].connected_wires)).raw == 'test_module1.P1'
    assert g.ports['D'].connected_wires == module.ports['P1'].connected_wires
    assert g.ports['CLK'].is_connected
    assert g.ports['CLK'].width == 1
    assert next(iter(g.ports['CLK'].connected_wires)).raw == 'test_module1.P6'
    assert g.ports['CLK'].connected_wires == module.ports['P6'].connected_wires
    assert g.ports['RST'].is_connected
    assert g.ports['RST'].width == 1
    assert next(iter(g.ports['RST'].connected_wires)).raw == 'test_module1.P7'
    assert g.ports['RST'].connected_wires == module.ports['P7'].connected_wires
    assert g.ports['Q'].is_connected
    assert g.ports['Q'].width == 4
    assert next(iter(g.ports['Q'].connected_wires)).raw == 'test_module1.P3'
    assert g.ports['Q'].connected_wires == module.ports['P3'].connected_wires


def test_sdffce_gate(module: Module) -> None:
    module.create_port('P4', direction=Direction.OUT)
    with pytest.raises(WidthMismatchError):
        factory.sdffce(module, D=module.ports['P1'], Q=module.ports['P4'])
    with pytest.raises(WidthMismatchError):
        factory.sdffce(module, RST=module.ports['P1'])
    module.create_port('P5', direction=Direction.IN, width=4)
    with pytest.raises(MultipleDriverError):
        factory.sdffce(module, D=module.ports['P1'], Q=module.ports['P5'], params={})

    module.instances.clear()
    module._inst_gen_i = 0
    g = factory.sdffce(module)
    assert isinstance(g, lib.DFF)
    assert g.name == '_SDFFCE_0_'
    assert g.width == 1
    assert len(g.ports) == 5
    assert g.ports['D'].is_unconnected
    assert g.ports['CLK'].is_unconnected
    assert g.ports['RST'].is_unconnected
    assert g.ports['EN'].is_unconnected
    assert g.ports['Q'].is_unconnected

    module.create_port('P6', direction=Direction.IN)
    module.create_port('P7', direction=Direction.IN)
    g = factory.sdffce(
        module, D=module.ports['P1'], CLK=module.ports['P6'], RST=module.ports['P7'], EN=module.ports['P6'], Q=module.ports['P3'], params={}
    )
    assert g.name == '_SDFFCE_1_'
    assert g.width == 4
    assert g.ports['D'].is_connected
    assert g.ports['D'].width == 4
    assert next(iter(g.ports['D'].connected_wires)).raw == 'test_module1.P1'
    assert g.ports['D'].connected_wires == module.ports['P1'].connected_wires
    assert g.ports['CLK'].is_connected
    assert g.ports['CLK'].width == 1
    assert next(iter(g.ports['CLK'].connected_wires)).raw == 'test_module1.P6'
    assert g.ports['CLK'].connected_wires == module.ports['P6'].connected_wires
    assert g.ports['RST'].is_connected
    assert g.ports['RST'].width == 1
    assert next(iter(g.ports['RST'].connected_wires)).raw == 'test_module1.P7'
    assert g.ports['RST'].connected_wires == module.ports['P7'].connected_wires
    assert g.ports['EN'].is_connected
    assert g.ports['EN'].width == 1
    assert next(iter(g.ports['EN'].connected_wires)).raw == 'test_module1.P6'
    assert g.ports['EN'].connected_wires == module.ports['P6'].connected_wires
    assert g.ports['Q'].is_connected
    assert g.ports['Q'].width == 4
    assert next(iter(g.ports['Q'].connected_wires)).raw == 'test_module1.P3'
    assert g.ports['Q'].connected_wires == module.ports['P3'].connected_wires


def test_sdffe_gate(module: Module) -> None:
    module.create_port('P4', direction=Direction.OUT)
    with pytest.raises(WidthMismatchError):
        factory.sdffe(module, D=module.ports['P1'], Q=module.ports['P4'])
    with pytest.raises(WidthMismatchError):
        factory.sdffe(module, RST=module.ports['P1'])
    module.create_port('P5', direction=Direction.IN, width=4)
    with pytest.raises(MultipleDriverError):
        factory.sdffe(module, D=module.ports['P1'], Q=module.ports['P5'], params={})

    module.instances.clear()
    module._inst_gen_i = 0
    g = factory.sdffe(module)
    assert isinstance(g, lib.DFF)
    assert g.name == '_SDFFE_0_'
    assert g.width == 1
    assert len(g.ports) == 5
    assert g.ports['D'].is_unconnected
    assert g.ports['CLK'].is_unconnected
    assert g.ports['RST'].is_unconnected
    assert g.ports['EN'].is_unconnected
    assert g.ports['Q'].is_unconnected

    module.create_port('P6', direction=Direction.IN)
    module.create_port('P7', direction=Direction.IN)
    g = factory.sdffe(
        module, D=module.ports['P1'], CLK=module.ports['P6'], RST=module.ports['P7'], EN=module.ports['P6'], Q=module.ports['P3'], params={}
    )
    assert g.name == '_SDFFE_1_'
    assert g.width == 4
    assert g.ports['D'].is_connected
    assert g.ports['D'].width == 4
    assert next(iter(g.ports['D'].connected_wires)).raw == 'test_module1.P1'
    assert g.ports['D'].connected_wires == module.ports['P1'].connected_wires
    assert g.ports['CLK'].is_connected
    assert g.ports['CLK'].width == 1
    assert next(iter(g.ports['CLK'].connected_wires)).raw == 'test_module1.P6'
    assert g.ports['CLK'].connected_wires == module.ports['P6'].connected_wires
    assert g.ports['RST'].is_connected
    assert g.ports['RST'].width == 1
    assert next(iter(g.ports['RST'].connected_wires)).raw == 'test_module1.P7'
    assert g.ports['RST'].connected_wires == module.ports['P7'].connected_wires
    assert g.ports['EN'].is_connected
    assert g.ports['EN'].width == 1
    assert next(iter(g.ports['EN'].connected_wires)).raw == 'test_module1.P6'
    assert g.ports['EN'].connected_wires == module.ports['P6'].connected_wires
    assert g.ports['Q'].is_connected
    assert g.ports['Q'].width == 4
    assert next(iter(g.ports['Q'].connected_wires)).raw == 'test_module1.P3'
    assert g.ports['Q'].connected_wires == module.ports['P3'].connected_wires


def test_aldff_gate(module: Module) -> None:
    module.create_port('P4', direction=Direction.OUT)
    with pytest.raises(WidthMismatchError):
        factory.aldff(module, D=module.ports['P1'], Q=module.ports['P4'])
    with pytest.raises(WidthMismatchError):
        factory.aldff(module, AL=module.ports['P1'])
    module.create_port('P5', direction=Direction.IN, width=4)
    with pytest.raises(MultipleDriverError):
        factory.aldff(module, D=module.ports['P1'], Q=module.ports['P5'], params={})

    module.instances.clear()
    module._inst_gen_i = 0
    g = factory.aldff(module)
    assert isinstance(g, lib.DFF)
    assert g.name == '_ALDFF_0_'
    assert g.width == 1
    assert len(g.ports) == 5
    assert g.ports['D'].is_unconnected
    assert g.ports['CLK'].is_unconnected
    assert g.ports['AL'].is_unconnected
    assert g.ports['AD'].is_unconnected
    assert g.ports['Q'].is_unconnected

    module.create_port('P6', direction=Direction.IN)
    module.create_port('P7', direction=Direction.IN, width=4)
    g = factory.aldff(
        module, D=module.ports['P1'], CLK=module.ports['P6'], AD=module.ports['P7'], AL=module.ports['P6'], Q=module.ports['P3'], params={}
    )
    assert g.name == '_ALDFF_1_'
    assert g.width == 4
    assert g.ports['D'].is_connected
    assert g.ports['D'].width == 4
    assert next(iter(g.ports['D'].connected_wires)).raw == 'test_module1.P1'
    assert g.ports['D'].connected_wires == module.ports['P1'].connected_wires
    assert g.ports['CLK'].is_connected
    assert g.ports['CLK'].width == 1
    assert next(iter(g.ports['CLK'].connected_wires)).raw == 'test_module1.P6'
    assert g.ports['CLK'].connected_wires == module.ports['P6'].connected_wires
    assert g.ports['AD'].is_connected
    assert g.ports['AD'].width == 4
    assert next(iter(g.ports['AD'].connected_wires)).raw == 'test_module1.P7'
    assert g.ports['AD'].connected_wires == module.ports['P7'].connected_wires
    assert g.ports['AL'].is_connected
    assert g.ports['AL'].width == 1
    assert next(iter(g.ports['AL'].connected_wires)).raw == 'test_module1.P6'
    assert g.ports['AL'].connected_wires == module.ports['P6'].connected_wires
    assert g.ports['Q'].is_connected
    assert g.ports['Q'].width == 4
    assert next(iter(g.ports['Q'].connected_wires)).raw == 'test_module1.P3'
    assert g.ports['Q'].connected_wires == module.ports['P3'].connected_wires


def test_aldffe_gate(module: Module) -> None:
    module.create_port('P4', direction=Direction.OUT)
    with pytest.raises(WidthMismatchError):
        factory.aldffe(module, D=module.ports['P1'], Q=module.ports['P4'])
    with pytest.raises(WidthMismatchError):
        factory.aldffe(module, AL=module.ports['P1'])
    module.create_port('P5', direction=Direction.IN, width=4)
    with pytest.raises(MultipleDriverError):
        factory.aldffe(module, D=module.ports['P1'], Q=module.ports['P5'], params={})

    module.instances.clear()
    module._inst_gen_i = 0
    g = factory.aldffe(module)
    assert isinstance(g, lib.DFF)
    assert g.name == '_ALDFFE_0_'
    assert g.width == 1
    assert len(g.ports) == 6
    assert g.ports['D'].is_unconnected
    assert g.ports['CLK'].is_unconnected
    assert g.ports['AL'].is_unconnected
    assert g.ports['AD'].is_unconnected
    assert g.ports['EN'].is_unconnected
    assert g.ports['Q'].is_unconnected

    module.create_port('P6', direction=Direction.IN)
    module.create_port('P7', direction=Direction.IN, width=4)
    module.create_port('P8', direction=Direction.IN)
    g = factory.aldffe(
        module,
        D=module.ports['P1'],
        CLK=module.ports['P6'],
        AD=module.ports['P7'],
        AL=module.ports['P6'],
        EN=module.ports['P8'],
        Q=module.ports['P3'],
        params={},
    )
    assert g.name == '_ALDFFE_1_'
    assert g.width == 4
    assert g.ports['D'].is_connected
    assert g.ports['D'].width == 4
    assert next(iter(g.ports['D'].connected_wires)).raw == 'test_module1.P1'
    assert g.ports['D'].connected_wires == module.ports['P1'].connected_wires
    assert g.ports['CLK'].is_connected
    assert g.ports['CLK'].width == 1
    assert next(iter(g.ports['CLK'].connected_wires)).raw == 'test_module1.P6'
    assert g.ports['CLK'].connected_wires == module.ports['P6'].connected_wires
    assert g.ports['AD'].is_connected
    assert g.ports['AD'].width == 4
    assert next(iter(g.ports['AD'].connected_wires)).raw == 'test_module1.P7'
    assert g.ports['AD'].connected_wires == module.ports['P7'].connected_wires
    assert g.ports['AL'].is_connected
    assert g.ports['AL'].width == 1
    assert next(iter(g.ports['AL'].connected_wires)).raw == 'test_module1.P6'
    assert g.ports['AL'].connected_wires == module.ports['P6'].connected_wires
    assert g.ports['EN'].is_connected
    assert g.ports['EN'].width == 1
    assert next(iter(g.ports['EN'].connected_wires)).raw == 'test_module1.P8'
    assert g.ports['EN'].connected_wires == module.ports['P8'].connected_wires
    assert g.ports['Q'].is_connected
    assert g.ports['Q'].width == 4
    assert next(iter(g.ports['Q'].connected_wires)).raw == 'test_module1.P3'
    assert g.ports['Q'].connected_wires == module.ports['P3'].connected_wires


def test_scan_dff_gate(scan_module: Module) -> None:
    scan_module.create_port('P4', direction=Direction.OUT)
    with pytest.raises(WidthMismatchError):
        factory.scan_dff(scan_module, D=scan_module.ports['P1'], Q=scan_module.ports['P4'])
    scan_module.create_port('P5', direction=Direction.IN, width=4)
    with pytest.raises(MultipleDriverError):
        factory.scan_dff(scan_module, D=scan_module.ports['P1'], Q=scan_module.ports['P5'], params={})

    scan_module.instances.clear()
    scan_module._inst_gen_i = 0
    g = factory.scan_dff(scan_module)
    assert isinstance(g, lib.DFF)
    assert g.name == '_ScanDFF_0_'
    assert g.width == 1
    assert len(g.ports) == 6
    assert g.ports['D'].is_unconnected
    assert g.ports['CLK'].is_unconnected
    assert g.ports['Q'].is_unconnected
    assert g.ports['SE'].is_unconnected
    assert g.ports['SI'].is_unconnected
    assert g.ports['SO'].is_unconnected

    scan_module.create_port('P6', direction=Direction.IN)
    g = factory.scan_dff(
        scan_module,
        D=scan_module.ports['P1'],
        CLK=scan_module.ports['P6'],
        Q=scan_module.ports['P3'],
        SE=scan_module.ports['SE'],
        SI=scan_module.ports['SI'],
        SO=scan_module.ports['SO'],
        params={},
    )
    assert g.name == '_ScanDFF_1_'
    assert g.width == 4
    assert g.ports['D'].is_connected
    assert g.ports['D'].width == 4
    assert next(iter(g.ports['D'].connected_wires)).raw == 'test_module1.P1'
    assert g.ports['D'].connected_wires == scan_module.ports['P1'].connected_wires
    assert g.ports['CLK'].is_connected
    assert g.ports['CLK'].width == 1
    assert next(iter(g.ports['CLK'].connected_wires)).raw == 'test_module1.P6'
    assert g.ports['CLK'].connected_wires == scan_module.ports['P6'].connected_wires
    assert g.ports['Q'].is_connected
    assert g.ports['Q'].width == 4
    assert next(iter(g.ports['Q'].connected_wires)).raw == 'test_module1.P3'
    assert g.ports['Q'].connected_wires == scan_module.ports['P3'].connected_wires
    assert g.ports['SE'].is_connected
    assert g.ports['SE'].width == 1
    assert next(iter(g.ports['SE'].connected_wires)).raw == 'test_module1.SE'
    assert g.ports['SE'].connected_wires == scan_module.ports['SE'].connected_wires
    assert g.ports['SI'].is_connected
    assert g.ports['SI'].width == 4
    assert next(iter(g.ports['SI'].connected_wires)).raw == 'test_module1.SI'
    assert g.ports['SI'].connected_wires == scan_module.ports['SI'].connected_wires
    assert g.ports['SO'].is_connected
    assert g.ports['SO'].width == 4
    assert next(iter(g.ports['SO'].connected_wires)).raw == 'test_module1.SO'
    assert g.ports['SO'].connected_wires == scan_module.ports['SO'].connected_wires


def test_scan_adff_gate(scan_module: Module) -> None:
    scan_module.create_port('P4', direction=Direction.OUT)
    with pytest.raises(WidthMismatchError):
        factory.scan_adff(scan_module, D=scan_module.ports['P1'], Q=scan_module.ports['P4'])
    with pytest.raises(WidthMismatchError):
        factory.scan_adff(scan_module, RST=scan_module.ports['P1'])
    scan_module.create_port('P5', direction=Direction.IN, width=4)
    with pytest.raises(MultipleDriverError):
        factory.scan_adff(scan_module, D=scan_module.ports['P1'], Q=scan_module.ports['P5'], params={})

    scan_module.instances.clear()
    scan_module._inst_gen_i = 0
    g = factory.scan_adff(scan_module)
    assert isinstance(g, lib.DFF)
    assert g.name == '_ScanADFF_0_'
    assert g.width == 1
    assert len(g.ports) == 7
    assert g.ports['D'].is_unconnected
    assert g.ports['CLK'].is_unconnected
    assert g.ports['RST'].is_unconnected
    assert g.ports['Q'].is_unconnected
    assert g.ports['SE'].is_unconnected
    assert g.ports['SI'].is_unconnected
    assert g.ports['SO'].is_unconnected

    scan_module.create_port('P6', direction=Direction.IN)
    scan_module.create_port('P7', direction=Direction.IN)
    g = factory.scan_adff(
        scan_module,
        D=scan_module.ports['P1'],
        CLK=scan_module.ports['P6'],
        RST=scan_module.ports['P7'],
        Q=scan_module.ports['P3'],
        SE=scan_module.ports['SE'],
        SI=scan_module.ports['SI'],
        SO=scan_module.ports['SO'],
        params={},
    )
    assert g.name == '_ScanADFF_1_'
    assert g.width == 4
    assert g.ports['D'].is_connected
    assert g.ports['D'].width == 4
    assert next(iter(g.ports['D'].connected_wires)).raw == 'test_module1.P1'
    assert g.ports['D'].connected_wires == scan_module.ports['P1'].connected_wires
    assert g.ports['CLK'].is_connected
    assert g.ports['CLK'].width == 1
    assert next(iter(g.ports['CLK'].connected_wires)).raw == 'test_module1.P6'
    assert g.ports['CLK'].connected_wires == scan_module.ports['P6'].connected_wires
    assert g.ports['RST'].is_connected
    assert g.ports['RST'].width == 1
    assert next(iter(g.ports['RST'].connected_wires)).raw == 'test_module1.P7'
    assert g.ports['RST'].connected_wires == scan_module.ports['P7'].connected_wires
    assert g.ports['Q'].is_connected
    assert g.ports['Q'].width == 4
    assert next(iter(g.ports['Q'].connected_wires)).raw == 'test_module1.P3'
    assert g.ports['Q'].connected_wires == scan_module.ports['P3'].connected_wires
    assert g.ports['SE'].is_connected
    assert g.ports['SE'].width == 1
    assert next(iter(g.ports['SE'].connected_wires)).raw == 'test_module1.SE'
    assert g.ports['SE'].connected_wires == scan_module.ports['SE'].connected_wires
    assert g.ports['SI'].is_connected
    assert g.ports['SI'].width == 4
    assert next(iter(g.ports['SI'].connected_wires)).raw == 'test_module1.SI'
    assert g.ports['SI'].connected_wires == scan_module.ports['SI'].connected_wires
    assert g.ports['SO'].is_connected
    assert g.ports['SO'].width == 4
    assert next(iter(g.ports['SO'].connected_wires)).raw == 'test_module1.SO'
    assert g.ports['SO'].connected_wires == scan_module.ports['SO'].connected_wires


def test_scan_dffe_gate(scan_module: Module) -> None:
    scan_module.create_port('P4', direction=Direction.OUT)
    with pytest.raises(WidthMismatchError):
        factory.scan_dffe(scan_module, D=scan_module.ports['P1'], Q=scan_module.ports['P4'])
    scan_module.create_port('P5', direction=Direction.IN, width=4)
    with pytest.raises(MultipleDriverError):
        factory.scan_dffe(scan_module, D=scan_module.ports['P1'], Q=scan_module.ports['P5'], params={})

    scan_module.instances.clear()
    scan_module._inst_gen_i = 0
    g = factory.scan_dffe(scan_module)
    assert isinstance(g, lib.DFF)
    assert g.name == '_ScanDFFE_0_'
    assert g.width == 1
    assert len(g.ports) == 7
    assert g.ports['D'].is_unconnected
    assert g.ports['CLK'].is_unconnected
    assert g.ports['EN'].is_unconnected
    assert g.ports['Q'].is_unconnected
    assert g.ports['SE'].is_unconnected
    assert g.ports['SI'].is_unconnected
    assert g.ports['SO'].is_unconnected

    scan_module.create_port('P6', direction=Direction.IN)

    g = factory.scan_dffe(
        scan_module,
        D=scan_module.ports['P1'],
        CLK=scan_module.ports['P6'],
        EN=scan_module.ports['P6'],
        Q=scan_module.ports['P3'],
        SE=scan_module.ports['SE'],
        SI=scan_module.ports['SI'],
        SO=scan_module.ports['SO'],
        params={},
    )
    assert g.name == '_ScanDFFE_1_'
    assert g.width == 4
    assert g.ports['D'].is_connected
    assert g.ports['D'].width == 4
    assert next(iter(g.ports['D'].connected_wires)).raw == 'test_module1.P1'
    assert g.ports['D'].connected_wires == scan_module.ports['P1'].connected_wires
    assert g.ports['CLK'].is_connected
    assert g.ports['CLK'].width == 1
    assert next(iter(g.ports['CLK'].connected_wires)).raw == 'test_module1.P6'
    assert g.ports['CLK'].connected_wires == scan_module.ports['P6'].connected_wires
    assert g.ports['EN'].is_connected
    assert g.ports['EN'].width == 1
    assert next(iter(g.ports['EN'].connected_wires)).raw == 'test_module1.P6'
    assert g.ports['EN'].connected_wires == scan_module.ports['P6'].connected_wires
    assert g.ports['Q'].is_connected
    assert g.ports['Q'].width == 4
    assert next(iter(g.ports['Q'].connected_wires)).raw == 'test_module1.P3'
    assert g.ports['Q'].connected_wires == scan_module.ports['P3'].connected_wires
    assert g.ports['SE'].is_connected
    assert g.ports['SE'].width == 1
    assert next(iter(g.ports['SE'].connected_wires)).raw == 'test_module1.SE'
    assert g.ports['SE'].connected_wires == scan_module.ports['SE'].connected_wires
    assert g.ports['SI'].is_connected
    assert g.ports['SI'].width == 4
    assert next(iter(g.ports['SI'].connected_wires)).raw == 'test_module1.SI'
    assert g.ports['SI'].connected_wires == scan_module.ports['SI'].connected_wires
    assert g.ports['SO'].is_connected
    assert g.ports['SO'].width == 4
    assert next(iter(g.ports['SO'].connected_wires)).raw == 'test_module1.SO'
    assert g.ports['SO'].connected_wires == scan_module.ports['SO'].connected_wires


def test_scan_adffe_gate(scan_module: Module) -> None:
    scan_module.create_port('P4', direction=Direction.OUT)
    with pytest.raises(WidthMismatchError):
        factory.scan_adffe(scan_module, D=scan_module.ports['P1'], Q=scan_module.ports['P4'])
    with pytest.raises(WidthMismatchError):
        factory.scan_adffe(scan_module, RST=scan_module.ports['P1'])
    scan_module.create_port('P5', direction=Direction.IN, width=4)
    with pytest.raises(MultipleDriverError):
        factory.scan_adffe(scan_module, D=scan_module.ports['P1'], Q=scan_module.ports['P5'], params={})

    scan_module.instances.clear()
    scan_module._inst_gen_i = 0
    g = factory.scan_adffe(scan_module)
    assert isinstance(g, lib.DFF)
    assert g.name == '_ScanADFFE_0_'
    assert g.width == 1
    assert len(g.ports) == 8
    assert g.ports['D'].is_unconnected
    assert g.ports['CLK'].is_unconnected
    assert g.ports['RST'].is_unconnected
    assert g.ports['EN'].is_unconnected
    assert g.ports['Q'].is_unconnected
    assert g.ports['SE'].is_unconnected
    assert g.ports['SI'].is_unconnected
    assert g.ports['SO'].is_unconnected

    scan_module.create_port('P6', direction=Direction.IN)
    scan_module.create_port('P7', direction=Direction.IN)
    g = factory.scan_adffe(
        scan_module,
        D=scan_module.ports['P1'],
        CLK=scan_module.ports['P6'],
        RST=scan_module.ports['P7'],
        EN=scan_module.ports['P6'],
        Q=scan_module.ports['P3'],
        SE=scan_module.ports['SE'],
        SI=scan_module.ports['SI'],
        SO=scan_module.ports['SO'],
        params={},
    )
    assert g.name == '_ScanADFFE_1_'
    assert g.width == 4
    assert g.ports['D'].is_connected
    assert g.ports['D'].width == 4
    assert next(iter(g.ports['D'].connected_wires)).raw == 'test_module1.P1'
    assert g.ports['D'].connected_wires == scan_module.ports['P1'].connected_wires
    assert g.ports['CLK'].is_connected
    assert g.ports['CLK'].width == 1
    assert next(iter(g.ports['CLK'].connected_wires)).raw == 'test_module1.P6'
    assert g.ports['CLK'].connected_wires == scan_module.ports['P6'].connected_wires
    assert g.ports['RST'].is_connected
    assert g.ports['RST'].width == 1
    assert next(iter(g.ports['RST'].connected_wires)).raw == 'test_module1.P7'
    assert g.ports['RST'].connected_wires == scan_module.ports['P7'].connected_wires
    assert g.ports['EN'].is_connected
    assert g.ports['EN'].width == 1
    assert next(iter(g.ports['EN'].connected_wires)).raw == 'test_module1.P6'
    assert g.ports['EN'].connected_wires == scan_module.ports['P6'].connected_wires
    assert g.ports['Q'].is_connected
    assert g.ports['Q'].width == 4
    assert next(iter(g.ports['Q'].connected_wires)).raw == 'test_module1.P3'
    assert g.ports['Q'].connected_wires == scan_module.ports['P3'].connected_wires
    assert g.ports['SE'].is_connected
    assert g.ports['SE'].width == 1
    assert next(iter(g.ports['SE'].connected_wires)).raw == 'test_module1.SE'
    assert g.ports['SE'].connected_wires == scan_module.ports['SE'].connected_wires
    assert g.ports['SI'].is_connected
    assert g.ports['SI'].width == 4
    assert next(iter(g.ports['SI'].connected_wires)).raw == 'test_module1.SI'
    assert g.ports['SI'].connected_wires == scan_module.ports['SI'].connected_wires
    assert g.ports['SO'].is_connected
    assert g.ports['SO'].width == 4
    assert next(iter(g.ports['SO'].connected_wires)).raw == 'test_module1.SO'
    assert g.ports['SO'].connected_wires == scan_module.ports['SO'].connected_wires


def test_dlatch_gate(module: Module) -> None:
    module.create_port('P4', direction=Direction.OUT)
    with pytest.raises(WidthMismatchError):
        factory.dlatch(module, D=module.ports['P1'], Q=module.ports['P4'])
    with pytest.raises(WidthMismatchError):
        factory.dlatch(module, EN=module.ports['P1'])
    module.create_port('P5', direction=Direction.IN, width=4)
    with pytest.raises(MultipleDriverError):
        factory.dlatch(module, D=module.ports['P1'], Q=module.ports['P5'], params={})

    module.instances.clear()
    module._inst_gen_i = 0
    g = factory.dlatch(module)
    assert isinstance(g, lib.DLatch)
    assert g.name == '_DLatch_0_'
    assert g.width == 1
    assert g.ports['D'].is_unconnected
    assert g.ports['EN'].is_unconnected
    assert g.ports['Q'].is_unconnected

    module.create_port('P6', direction=Direction.IN)
    g = factory.dlatch(module, D=module.ports['P1'], EN=module.ports['P6'], Q=module.ports['P3'], params={})
    assert g.name == '_DLatch_1_'
    assert g.width == 4
    assert g.ports['D'].is_connected
    assert g.ports['D'].width == 4
    assert next(iter(g.ports['D'].connected_wires)).raw == 'test_module1.P1'
    assert g.ports['D'].connected_wires == module.ports['P1'].connected_wires
    assert g.ports['EN'].is_connected
    assert g.ports['EN'].width == 1
    assert next(iter(g.ports['EN'].connected_wires)).raw == 'test_module1.P6'
    assert g.ports['EN'].connected_wires == module.ports['P6'].connected_wires
    assert g.ports['Q'].is_connected
    assert g.ports['Q'].width == 4
    assert next(iter(g.ports['Q'].connected_wires)).raw == 'test_module1.P3'
    assert g.ports['Q'].connected_wires == module.ports['P3'].connected_wires


if __name__ == '__main__':
    file_name = os.path.basename(__file__)
    pytest.main(args=['-k', file_name])
