// Seed: 1407371372
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  id_10(
      .id_0(1), .id_1((id_4 == id_7)), .id_2(1), .id_3(1 & 1'b0 == id_5), .id_4(id_1), .id_5(id_6)
  );
  assign id_5 = 1'd0;
  wire id_11;
  wire id_12;
  id_13(
      .id_0(id_5), .id_1(id_6), .id_2(), .id_3()
  );
  wire id_14;
  wire id_15;
  wire id_16;
  wire id_17;
  wire id_18;
  wire id_19;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_9;
  always @* begin
    if (id_2) id_1 <= id_4;
  end
  module_0(
      id_8, id_2, id_2, id_9, id_5, id_6, id_7, id_2, id_7
  );
endmodule
