
*** Running vivado
    with args -log design_1_lmb_bram_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_lmb_bram_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_lmb_bram_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 318.992 ; gain = 82.375
INFO: [Synth 8-638] synthesizing module 'design_1_lmb_bram_0' [c:/Project/GameOfLife/bd/design_1/ip/design_1_lmb_bram_0/synth/design_1_lmb_bram_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'design_1_lmb_bram_0' (11#1) [c:/Project/GameOfLife/bd/design_1/ip/design_1_lmb_bram_0/synth/design_1_lmb_bram_0.vhd:78]
Finished RTL Elaboration : Time (s): cpu = 00:01:14 ; elapsed = 00:01:27 . Memory (MB): peak = 524.773 ; gain = 288.156
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:14 ; elapsed = 00:01:27 . Memory (MB): peak = 524.773 ; gain = 288.156
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 627.035 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:26 ; elapsed = 00:01:40 . Memory (MB): peak = 627.035 ; gain = 390.418
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:26 ; elapsed = 00:01:40 . Memory (MB): peak = 627.035 ; gain = 390.418
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:26 ; elapsed = 00:01:40 . Memory (MB): peak = 627.035 ; gain = 390.418
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:26 ; elapsed = 00:01:41 . Memory (MB): peak = 627.035 ; gain = 390.418
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:26 ; elapsed = 00:01:41 . Memory (MB): peak = 627.035 ; gain = 390.418
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:38 ; elapsed = 00:01:54 . Memory (MB): peak = 645.387 ; gain = 408.770
Finished Timing Optimization : Time (s): cpu = 00:01:38 ; elapsed = 00:01:54 . Memory (MB): peak = 645.387 ; gain = 408.770
Finished Technology Mapping : Time (s): cpu = 00:01:39 ; elapsed = 00:01:54 . Memory (MB): peak = 656.531 ; gain = 419.914
Finished IO Insertion : Time (s): cpu = 00:01:39 ; elapsed = 00:01:54 . Memory (MB): peak = 656.531 ; gain = 419.914
Finished Renaming Generated Instances : Time (s): cpu = 00:01:39 ; elapsed = 00:01:54 . Memory (MB): peak = 656.531 ; gain = 419.914
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:39 ; elapsed = 00:01:54 . Memory (MB): peak = 656.531 ; gain = 419.914
Finished Renaming Generated Ports : Time (s): cpu = 00:01:39 ; elapsed = 00:01:54 . Memory (MB): peak = 656.531 ; gain = 419.914
Finished Handling Custom Attributes : Time (s): cpu = 00:01:39 ; elapsed = 00:01:54 . Memory (MB): peak = 656.531 ; gain = 419.914
Finished Renaming Generated Nets : Time (s): cpu = 00:01:39 ; elapsed = 00:01:54 . Memory (MB): peak = 656.531 ; gain = 419.914

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB36E1 |     4|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:39 ; elapsed = 00:01:54 . Memory (MB): peak = 656.531 ; gain = 419.914
synth_design: Time (s): cpu = 00:01:41 ; elapsed = 00:01:57 . Memory (MB): peak = 670.062 ; gain = 434.074
