verilog xil_defaultlib --include "../../../../debug_prog.srcs/sources_1/bd/design_2/ipshared/ec67/hdl" --include "../../../../debug_prog.srcs/sources_1/bd/design_2/ipshared/02c8/hdl/verilog" --include "../../../../debug_prog.srcs/sources_1/bd/design_2/ipshared/1313/hdl" \
"../../../bd/design_2/ip/design_2_cam_reg_config_0_0/sim/design_2_cam_reg_config_0_0.v" \
"../../../bd/design_2/ip/design_2_camera_reg_0_0/sim/design_2_camera_reg_0_0.v" \
"../../../bd/design_2/ip/design_2_sccb_interface_0_0/sim/design_2_sccb_interface_0_0.v" \
"../../../bd/design_2/sim/design_2.v" \
"../../../bd/design_2/ip/design_2_processing_system7_0_0/sim/design_2_processing_system7_0_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
