(set-info :smt-lib-version 2.6)
(set-logic QF_AUFLIA)
(set-info :source |
Translated from old SVC processor verification benchmarks.  Contact Clark
Barrett at barrett@cs.nyu.edu for more information.

This benchmark was automatically translated into SMT-LIB format from
CVC format using CVC Lite
|)
(set-info :category "industrial")
(set-info :status unsat)
(declare-fun CLOCK_INIT () Bool)
(declare-fun INSTRISLOAD_S2E_INIT () Bool)
(declare-fun INSTRISSTORE_S2E_INIT () Bool)
(declare-fun STALL_S2R_INIT () Bool)
(declare-fun BDEST_S2E_INIT () Int)
(declare-fun PCDRVRESULT_S2E_INIT () Bool)
(declare-fun ADEST_S2E_INIT () Int)
(declare-fun BOPCODE_S2E_INIT () Int)
(declare-fun INSTRISLOAD_S2M_INIT () Bool)
(declare-fun DMEM_INIT () (Array Int Int))
(declare-fun STOREADDR_S2M_INIT () Int)
(declare-fun CACHEDOUT_S2_INIT () Int)
(declare-fun plus (Int Int) Int)
(declare-fun PC_S2I_INIT () Int)
(declare-fun PC_PLUS_S2I_INIT () Int)
(declare-fun ABUBBLE_S2R_INIT () Bool)
(declare-fun BBUBBLE_S2R_INIT () Bool)
(declare-fun NON_DET_STALL_INIT () Bool)
(declare-fun NONDET_MEMSTALL_S1_INIT () Bool)
(declare-fun INSTRISLOAD_S1E_INIT () Bool)
(declare-fun OPCODE_OF (Int) Int)
(declare-fun BINST_S2R_INIT () Int)
(declare-fun INSTRISSTORE_S1E_INIT () Bool)
(declare-fun STALL_S1R_INIT () Bool)
(declare-fun BBUBBLE_S1E_INIT () Bool)
(declare-fun BDEST_S1E_INIT () Int)
(declare-fun DEST_OF (Int) Int)
(declare-fun PCDRVRESULT_S1E_INIT () Bool)
(declare-fun AINST_S2R_INIT () Int)
(declare-fun ADEST_S1E_INIT () Int)
(declare-fun TAKENBRANCH_S2E_INIT () Bool)
(declare-fun BOPCODE_S1E_INIT () Int)
(declare-fun INSTRISLOAD_S1M_INIT () Bool)
(declare-fun INSTRISSTORE_S1M_INIT () Bool)
(declare-fun STOREADDR_S1M_INIT () Int)
(declare-fun STOREDATA_S1M_INIT () Int)
(declare-fun BSBUS_S2E_INIT () Int)
(declare-fun BSRC2BUS_S2E_INIT () Int)
(declare-fun ALU (Int Int Int) Int)
(declare-fun ALU_OP_OF (Int) Int)
(declare-fun STOREDATA_S2E_INIT () Int)
(declare-fun MEMADDR_S1M_INIT () Int)
(declare-fun MISSADDR_S1W_INIT () Int)
(declare-fun TAKENBRANCH_S1M_INIT () Bool)
(declare-fun STALL_S1E_INIT () Bool)
(declare-fun AOPCODE_S1E_INIT () Int)
(declare-fun BRANCH_CONDITION (Int Int) Bool)
(declare-fun ASBYPASSSEL_S1E_INIT () Int)
(declare-fun BDATA_S1M_INIT () Int)
(declare-fun ADATA_S1M_INIT () Int)
(declare-fun BWASLOAD_S1W_INIT () Bool)
(declare-fun BLOADDATA_S1W_INIT () Int)
(declare-fun BDATA_S1W_INIT () Int)
(declare-fun ADATA_S1W_INIT () Int)
(declare-fun ASDATA_S1E_INIT () Int)
(declare-fun ATBYPASSSEL_S1E_INIT () Int)
(declare-fun ATDATA_S1E_INIT () Int)
(declare-fun ATARGET_S1E_INIT () Int)
(declare-fun SRC1_OF (Int) Int)
(declare-fun BDEST_S2M_INIT () Int)
(declare-fun ADEST_S2M_INIT () Int)
(declare-fun PCPLUS_S2R_INIT () Int)
(declare-fun AOPCODE_S2E_INIT () Int)
(declare-fun ASBUS_S2E_INIT () Int)
(declare-fun ASRC2BUS_S2E_INIT () Int)
(declare-fun NO_VALUE0 () Int)
(declare-fun BDATA_S2M_INIT () Int)
(declare-fun ADATA_S2M_INIT () Int)
(declare-fun REGFILE_INIT () (Array Int Int))
(declare-fun SRC2_OF (Int) Int)
(declare-fun OFFSET_OF (Int) Int)
(declare-fun PC_CHAIN_S2R_INIT () Int)
(declare-fun ABUBBLE_S1R_INIT () Bool)
(declare-fun BBUBBLE_S1R_INIT () Bool)
(assert (let ((?v_0 (= BOPCODE_S2E_INIT 10)) (?v_1 (= BOPCODE_S2E_INIT 11)) (?v_4 (ite BBUBBLE_S2R_INIT false true)) (?v_3 (ite CLOCK_INIT false true))) (let ((?v_2 (ite ?v_3 false true)) (?v_8 (ite (ite CLOCK_INIT NON_DET_STALL_INIT NONDET_MEMSTALL_S1_INIT) false true))) (let ((?v_22 (ite ?v_2 ?v_8 false))) (let ((?v_5 (ite ?v_22 false true)) (?v_9 (ite NONDET_MEMSTALL_S1_INIT false true))) (let ((?v_23 (ite ?v_3 ?v_9 false))) (let ((?v_6 (ite ?v_23 false true)) (?v_7 (OPCODE_OF BINST_S2R_INIT))) (let ((?v_11 (= ?v_7 10))) (let ((?v_18 (ite ?v_5 (ite ?v_6 INSTRISLOAD_S2E_INIT INSTRISLOAD_S1E_INIT) (ite CLOCK_INIT (ite ?v_11 ?v_4 false) INSTRISLOAD_S1E_INIT))) (?v_10 (ite ?v_5 (ite ?v_6 INSTRISSTORE_S2E_INIT INSTRISSTORE_S1E_INIT) (ite CLOCK_INIT (ite (= ?v_7 11) ?v_4 false) INSTRISSTORE_S1E_INIT))) (?v_57 (ite ?v_8 ?v_2 false)) (?v_29 (ite CLOCK_INIT false STALL_S1R_INIT)) (?v_58 (ite ?v_9 ?v_3 false)) (?v_12 (= ?v_7 12)) (?v_13 (OPCODE_OF AINST_S2R_INIT))) (let ((?v_14 (= ?v_13 14)) (?v_15 (= ?v_13 12)) (?v_16 (= ?v_13 13))) (let ((?v_17 (ite ?v_5 (ite ?v_6 ADEST_S2E_INIT ADEST_S1E_INIT) (ite CLOCK_INIT (ite ABUBBLE_S2R_INIT 0 (ite (ite ?v_15 false (ite ?v_16 false (ite ?v_14 (ite TAKENBRANCH_S2E_INIT false true) false))) 31 (ite (ite (ite ?v_15 false ?v_16) true ?v_15) (DEST_OF AINST_S2R_INIT) 0))) ADEST_S1E_INIT))) (?v_20 (ite ?v_5 (ite ?v_6 BOPCODE_S2E_INIT BOPCODE_S1E_INIT) (ite CLOCK_INIT ?v_7 BOPCODE_S1E_INIT)))) (let ((?v_19 (= ?v_20 10)) (?v_21 (= ?v_20 11)) (?v_27 (ite CLOCK_INIT INSTRISLOAD_S2E_INIT INSTRISLOAD_S1M_INIT)) (?v_24 (ite (ite ?v_3 (ite INSTRISSTORE_S1M_INIT ?v_9 false) false) (store DMEM_INIT STOREADDR_S1M_INIT STOREDATA_S1M_INIT) DMEM_INIT)) (?v_25 (ite (ite INSTRISLOAD_S2E_INIT true INSTRISSTORE_S2E_INIT) (plus BSBUS_S2E_INIT BSRC2BUS_S2E_INIT) (ALU (ALU_OP_OF BOPCODE_S2E_INIT) BSBUS_S2E_INIT BSRC2BUS_S2E_INIT)))) (let ((?v_26 (ite (ite ?v_2 (ite (ite CLOCK_INIT INSTRISSTORE_S2E_INIT INSTRISSTORE_S1M_INIT) ?v_8 false) false) (store ?v_24 (ite CLOCK_INIT ?v_25 STOREADDR_S1M_INIT) (ite CLOCK_INIT STOREDATA_S2E_INIT STOREDATA_S1M_INIT)) ?v_24)) (?v_28 (ite CLOCK_INIT ?v_25 MEMADDR_S1M_INIT)) (?v_34 (ite CLOCK_INIT ?v_13 AOPCODE_S1E_INIT))) (let ((?v_47 (= 16 ?v_34)) (?v_35 (SRC1_OF AINST_S2R_INIT))) (let ((?v_36 (ite CLOCK_INIT (ite (= ?v_35 0) 0 (ite (= ?v_35 BDEST_S2E_INIT) 2 (ite (= ?v_35 ADEST_S2E_INIT) 1 (ite (= ?v_35 BDEST_S2M_INIT) 4 (ite (= ?v_35 ADEST_S2M_INIT) 3 5))))) ASBYPASSSEL_S1E_INIT)) (?v_40 (ite CLOCK_INIT ?v_25 BDATA_S1M_INIT)) (?v_41 (ite CLOCK_INIT (ite PCDRVRESULT_S2E_INIT PCPLUS_S2R_INIT (ALU (ALU_OP_OF AOPCODE_S2E_INIT) ASBUS_S2E_INIT ASRC2BUS_S2E_INIT)) ADATA_S1M_INIT))) (let ((?v_37 (= ?v_36 4)) (?v_42 (ite CLOCK_INIT INSTRISLOAD_S2M_INIT BWASLOAD_S1W_INIT)) (?v_43 (ite (ite INSTRISLOAD_S2M_INIT CLOCK_INIT false) (ite INSTRISLOAD_S2M_INIT CACHEDOUT_S2_INIT NO_VALUE0) BLOADDATA_S1W_INIT)) (?v_45 (ite CLOCK_INIT BDATA_S2M_INIT BDATA_S1W_INIT)) (?v_46 (ite CLOCK_INIT ADATA_S2M_INIT ADATA_S1W_INIT))) (let ((?v_48 (ite (= ?v_36 0) 0 (ite (= ?v_36 2) ?v_40 (ite (= ?v_36 1) ?v_41 (ite (ite ?v_37 ?v_42 false) ?v_43 (ite ?v_37 ?v_45 (ite (= ?v_36 3) ?v_46 (ite CLOCK_INIT (select REGFILE_INIT ?v_35) ASDATA_S1E_INIT)))))))) (?v_38 (SRC2_OF AINST_S2R_INIT))) (let ((?v_39 (ite CLOCK_INIT (ite (= ?v_38 0) 0 (ite (= ?v_38 BDEST_S2E_INIT) 2 (ite (= ?v_38 ADEST_S2E_INIT) 1 (ite (= ?v_38 BDEST_S2M_INIT) 4 (ite (= ?v_38 ADEST_S2M_INIT) 3 5))))) ATBYPASSSEL_S1E_INIT))) (let ((?v_44 (= ?v_39 4))) (let ((?v_54 (ite (ite (ite CLOCK_INIT TAKENBRANCH_S2E_INIT TAKENBRANCH_S1M_INIT) false true) (ite (ite (ite CLOCK_INIT STALL_S2R_INIT STALL_S1E_INIT) false true) (ite (= ?v_34 15) true (ite (= ?v_34 14) true (ite ?v_47 true (ite (= 17 ?v_34) (BRANCH_CONDITION ?v_48 (ite (= ?v_39 0) 0 (ite (= ?v_39 2) ?v_40 (ite (= ?v_39 1) ?v_41 (ite (ite ?v_44 ?v_42 false) ?v_43 (ite ?v_44 ?v_45 (ite (= ?v_39 3) ?v_46 (ite CLOCK_INIT (select REGFILE_INIT ?v_38) ATDATA_S1E_INIT)))))))) false)))) false) false)) (?v_55 (ite ?v_47 ?v_48 (plus (OFFSET_OF AINST_S2R_INIT) (plus 4 PC_CHAIN_S2R_INIT)))) (?v_32 (= AOPCODE_S1E_INIT 16)) (?v_30 (= ASBYPASSSEL_S1E_INIT 4))) (let ((?v_33 (ite (= ASBYPASSSEL_S1E_INIT 0) 0 (ite (= ASBYPASSSEL_S1E_INIT 2) BDATA_S1M_INIT (ite (= ASBYPASSSEL_S1E_INIT 1) ADATA_S1M_INIT (ite (ite ?v_30 BWASLOAD_S1W_INIT false) BLOADDATA_S1W_INIT (ite ?v_30 BDATA_S1W_INIT (ite (= ASBYPASSSEL_S1E_INIT 3) ADATA_S1W_INIT ASDATA_S1E_INIT))))))) (?v_31 (= ATBYPASSSEL_S1E_INIT 4))) (let ((?v_50 (ite (ite TAKENBRANCH_S1M_INIT false true) (ite (ite STALL_S1E_INIT false true) (ite (= AOPCODE_S1E_INIT 15) true (ite (= AOPCODE_S1E_INIT 14) true (ite ?v_32 true (ite (= AOPCODE_S1E_INIT 17) (BRANCH_CONDITION ?v_33 (ite (= ATBYPASSSEL_S1E_INIT 0) 0 (ite (= ATBYPASSSEL_S1E_INIT 2) BDATA_S1M_INIT (ite (= ATBYPASSSEL_S1E_INIT 1) ADATA_S1M_INIT (ite (ite ?v_31 BWASLOAD_S1W_INIT false) BLOADDATA_S1W_INIT (ite ?v_31 BDATA_S1W_INIT (ite (= ATBYPASSSEL_S1E_INIT 3) ADATA_S1W_INIT ATDATA_S1E_INIT))))))) false)))) false) false)) (?v_51 (ite ?v_32 ?v_33 ATARGET_S1E_INIT))) (let ((?v_49 (ite ?v_50 ?v_51 PC_PLUS_S2I_INIT))) (let ((?v_56 (ite ?v_23 (ite STALL_S1R_INIT ?v_49 (ite ?v_50 (plus 4 (plus 4 ?v_51)) (plus 4 (plus 4 PC_PLUS_S2I_INIT)))) PC_PLUS_S2I_INIT))) (let ((?v_53 (ite ?v_54 ?v_55 ?v_56)) (?v_52 (ite ?v_23 (ite STALL_S1R_INIT PC_S2I_INIT ?v_49) PC_S2I_INIT))) (not (ite (ite CLOCK_INIT (ite (ite (ite INSTRISLOAD_S2E_INIT false true) true (ite INSTRISSTORE_S2E_INIT false true)) (ite (ite STALL_S2R_INIT false true) (ite (ite INSTRISSTORE_S2E_INIT (= BDEST_S2E_INIT 0) true) (ite (ite PCDRVRESULT_S2E_INIT (ite (= ADEST_S2E_INIT 31) true (= ADEST_S2E_INIT 0)) true) (ite (ite INSTRISLOAD_S2E_INIT ?v_0 (ite ?v_0 false true)) (ite (ite INSTRISSTORE_S2E_INIT ?v_1 (ite ?v_1 false true)) (ite (ite INSTRISLOAD_S2M_INIT (= (select DMEM_INIT STOREADDR_S2M_INIT) CACHEDOUT_S2_INIT) true) (ite (= (plus 4 (plus 4 PC_S2I_INIT)) PC_PLUS_S2I_INIT) (ite (ite ABUBBLE_S2R_INIT false true) ?v_4 false) false) false) false) false) false) false) false) false) false) (ite ?v_2 (ite (ite (ite ?v_18 false true) true (ite ?v_10 false true)) (ite (ite (ite ?v_57 ?v_29 (ite ?v_58 STALL_S1R_INIT STALL_S2R_INIT)) false true) (ite (ite ?v_10 (= (ite ?v_5 (ite ?v_6 BDEST_S2E_INIT (ite BBUBBLE_S1E_INIT 0 BDEST_S1E_INIT)) (ite (ite CLOCK_INIT BBUBBLE_S2R_INIT BBUBBLE_S1E_INIT) 0 (ite CLOCK_INIT (ite BBUBBLE_S2R_INIT 0 (ite (ite (ite ?v_12 false (ite ?v_11 true (= ?v_7 13))) true ?v_12) (DEST_OF BINST_S2R_INIT) 0)) BDEST_S1E_INIT))) 0) true) (ite (ite (ite ?v_5 (ite ?v_6 PCDRVRESULT_S2E_INIT PCDRVRESULT_S1E_INIT) (ite CLOCK_INIT ?v_14 PCDRVRESULT_S1E_INIT)) (ite (= ?v_17 31) true (= ?v_17 0)) true) (ite (ite ?v_18 ?v_19 (ite ?v_19 false true)) (ite (ite ?v_10 ?v_21 (ite ?v_21 false true)) (ite (ite (ite ?v_22 ?v_27 (ite ?v_23 INSTRISLOAD_S1M_INIT INSTRISLOAD_S2M_INIT)) (= (select ?v_26 (ite ?v_22 ?v_28 (ite ?v_23 MEMADDR_S1M_INIT STOREADDR_S2M_INIT))) (ite ?v_2 (select ?v_26 (ite (ite ?v_27 ?v_8 false) ?v_28 (ite CLOCK_INIT STOREADDR_S2M_INIT MISSADDR_S1W_INIT))) (ite ?v_3 (select ?v_24 (ite (ite INSTRISLOAD_S1M_INIT ?v_9 false) MEMADDR_S1M_INIT MISSADDR_S1W_INIT)) CACHEDOUT_S2_INIT))) true) (ite (= (plus 4 (plus 4 (ite ?v_22 (ite ?v_29 ?v_52 ?v_53) ?v_52))) (ite ?v_22 (ite ?v_29 ?v_53 (ite ?v_54 (plus 4 (plus 4 ?v_55)) (plus 4 (plus 4 ?v_56)))) ?v_56)) (ite (ite (ite ?v_57 (ite CLOCK_INIT false ABUBBLE_S1R_INIT) (ite ?v_58 ABUBBLE_S1R_INIT ABUBBLE_S2R_INIT)) false true) (ite (ite ?v_57 (ite CLOCK_INIT false BBUBBLE_S1R_INIT) (ite ?v_58 BBUBBLE_S1R_INIT BBUBBLE_S2R_INIT)) false true) false) false) false) false) false) false) false) false) false) false) true)))))))))))))))))))))))))))
(check-sat)
(exit)
