//design 
module logic_g(x,y,a,b,c,d,e,f,g);
input x,y;
output a,b,c,d,e,f,g;
  assign a=x&y;
  assign b=x|y;
  assign c=~x;
  assign d=~(x&y);
  assign e=~(x|y);
  assign f=x^y;
  assign g=~(x^y);
endmodule

//tb
module logic_g(x,y,a,b,c,d,e,f,g);
input x,y;
output a,b,c,d,e,f,g;
assign a=x&y;
assign b=x|y;
assign c=~x;
assign d=~(x&y);
assign e=~(x|y);
assign f=x^y;
assign g=~(x^y);
endmodule
