// Seed: 1044546653
module module_0 (
    output uwire id_0,
    input tri1 id_1,
    input supply1 id_2,
    input tri1 id_3,
    input wor id_4,
    output uwire id_5,
    input supply1 id_6,
    input tri id_7,
    output wand id_8,
    input wand id_9,
    input wor id_10,
    input supply0 id_11,
    output wand id_12,
    input wor id_13,
    output tri id_14,
    input uwire id_15,
    input supply0 id_16
);
endmodule
module module_1 (
    input uwire id_0,
    output supply1 id_1,
    output tri1 id_2,
    input wor id_3,
    output wor void id_4
);
  wire id_6, id_7;
  module_0(
      id_4,
      id_0,
      id_0,
      id_0,
      id_3,
      id_2,
      id_0,
      id_0,
      id_2,
      id_3,
      id_3,
      id_0,
      id_4,
      id_0,
      id_1,
      id_3,
      id_3
  );
endmodule
