/*
 * Copyright Amazon.com, Inc. or its affiliates. All Rights Reserved.
 *
 * Licensed under the Apache License, Version 2.0 (the "License").
 * You may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *    http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */
#ifndef KTF_APIC_H
#define KTF_APIC_H

#include <ktf.h>
#include <lib.h>
#include <processor.h>

#define DEFAULT_APIC_BASE _U32(0xfee00000)

#define APIC_BASE_BSP     (_U64(1) << 8)
#define APIC_BASE_EXTD    (_U64(1) << 10)
#define APIC_BASE_ENABLE  (_U64(1) << 11)

/* Local APIC definitions */
#define APIC_ID                0x020
#define APIC_LVR               0x030
#define APIC_SPIV              0x0f0
#define APIC_SPIV_APIC_ENABLED 0x00100

#define APIC_ICR               0x300
#define APIC_ICR2              0x310
#define APIC_LVT_TIMER         0x320
#define APIC_LVT_LINT0         0x350
#define APIC_LVT_LINT1         0x360
#define APIC_DM_NMI            0x00400
#define APIC_DM_INIT           0x00500
#define APIC_DM_STARTUP        0x00600
#define APIC_ICR_BUSY          0x01000
#define APIC_DISABLE           0x10000
#define APIC_DEST_SELF         0x40000

#define GET_APIC_DEST_FIELD(x) (((x) >> 24) & 0xFF)
#define SET_APIC_DEST_FIELD(x) ((x) << 24)

#ifndef __ASSEMBLY__

enum apic_mode {
    APIC_MODE_UNKNOWN,
    APIC_MODE_NONE,
    APIC_MODE_DISABLED,
    APIC_MODE_XAPIC,
    APIC_MODE_X2APIC,
};
typedef enum apic_mode apic_mode_t;

/* External declarations */

extern apic_mode_t apic_mode;

extern int init_apic(enum apic_mode mode);

/* Static declarations */

/* XAPIC Mode */
static inline uint32_t apic_mmio_read(uint32_t reg) {
    return *(volatile uint32_t *) (_ptr(DEFAULT_APIC_BASE) + reg);
}

static inline void apic_mmio_write(uint32_t reg, uint32_t val) {
    *(volatile uint32_t *) (_ptr(DEFAULT_APIC_BASE) + reg) = val;
}

static inline void apic_mmio_icr_write(uint64_t val) {
    apic_mmio_write(APIC_ICR2, (uint32_t) (val >> 32));
    apic_mmio_write(APIC_ICR, (uint32_t) val);
}

/* X2APIC Mode */
static inline uint32_t apic_msr_read(uint32_t reg) {
    return (uint32_t) rdmsr(MSR_X2APIC_REGS + (reg >> 4));
}

static inline void apic_msr_write(uint32_t reg, uint32_t val) {
    wrmsr(MSR_X2APIC_REGS + (reg >> 4), _ul(val));
}

static inline void apic_write(uint32_t reg, uint32_t val) {
    if (apic_mode == APIC_MODE_XAPIC)
        apic_mmio_write(reg, val);
    else
        apic_msr_write(reg, val);
}

static inline uint32_t apic_read(uint32_t reg) {
    if (apic_mode == APIC_MODE_XAPIC)
        return apic_mmio_read(reg);

    return apic_msr_read(reg);
}

static inline void apic_icr_write(uint64_t val) {
    if (apic_mode == APIC_MODE_XAPIC) {
        apic_mmio_write(APIC_ICR2, (uint32_t) (val >> 32));
        apic_mmio_write(APIC_ICR, (uint32_t) val);
    }
    else
        apic_msr_write(MSR_X2APIC_REGS + (APIC_ICR >> 4), val);
}

static inline void apic_wait_ready(void) {
    while (apic_read(APIC_ICR) & APIC_ICR_BUSY)
        cpu_relax();
}

#endif /* __ASSEMBLY__ */

#endif /* KTF_APIC_H */
