INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Lab3_Task1/Lab3_Task1.srcs/sources_1/new/7-segment.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Lab3_Task1/Lab3_Task1.srcs/sim_1/new/7-segment_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module svn_seg_tb
