#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Jan  3 00:28:23 2020
# Process ID: 17652
# Current directory: /home/adeswand/Gitrepo/ameyarepo/workspace/fpga/proj/hello_world_arty/hello_world_arty.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/adeswand/Gitrepo/ameyarepo/workspace/fpga/proj/hello_world_arty/hello_world_arty.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/adeswand/Gitrepo/ameyarepo/workspace/fpga/proj/hello_world_arty/hello_world_arty.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/adeswand/xilinx/vivado/Vivado/2019.1/data/ip'.
add_files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1443.371 ; gain = 0.000 ; free physical = 1314 ; free virtual = 3142
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/adeswand/Gitrepo/ameyarepo/workspace/fpga/proj/hello_world_arty/hello_world_arty.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/adeswand/Gitrepo/ameyarepo/workspace/fpga/proj/hello_world_arty/hello_world_arty.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/adeswand/Gitrepo/ameyarepo/workspace/fpga/proj/hello_world_arty/hello_world_arty.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1/design_1_rst_ps7_0_100M_1.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/adeswand/Gitrepo/ameyarepo/workspace/fpga/proj/hello_world_arty/hello_world_arty.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/adeswand/Gitrepo/ameyarepo/workspace/fpga/proj/hello_world_arty/hello_world_arty.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/adeswand/Gitrepo/ameyarepo/workspace/fpga/proj/hello_world_arty/hello_world_arty.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/adeswand/Gitrepo/ameyarepo/workspace/fpga/proj/hello_world_arty/hello_world_arty.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/adeswand/Gitrepo/ameyarepo/workspace/fpga/proj/hello_world_arty/hello_world_arty.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/adeswand/Gitrepo/ameyarepo/workspace/fpga/proj/hello_world_arty/hello_world_arty.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/adeswand/Gitrepo/ameyarepo/workspace/fpga/proj/hello_world_arty/hello_world_arty.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/adeswand/Gitrepo/ameyarepo/workspace/fpga/proj/hello_world_arty/hello_world_arty.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1/design_1_rst_ps7_0_100M_1_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/adeswand/Gitrepo/ameyarepo/workspace/fpga/proj/hello_world_arty/hello_world_arty.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1/design_1_rst_ps7_0_100M_1_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/adeswand/Gitrepo/ameyarepo/workspace/fpga/proj/hello_world_arty/hello_world_arty.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1/design_1_rst_ps7_0_100M_1.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/adeswand/Gitrepo/ameyarepo/workspace/fpga/proj/hello_world_arty/hello_world_arty.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1/design_1_rst_ps7_0_100M_1.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1732.715 ; gain = 0.000 ; free physical = 975 ; free virtual = 2811
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 1732.715 ; gain = 289.344 ; free physical = 975 ; free virtual = 2811
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1789.344 ; gain = 56.629 ; free physical = 968 ; free virtual = 2805

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: cd08a681

Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 2206.203 ; gain = 416.859 ; free physical = 580 ; free virtual = 2431

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 18e81ff57

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2324.141 ; gain = 0.000 ; free physical = 461 ; free virtual = 2313
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 47 cells
INFO: [Opt 31-1021] In phase Retarget, 4 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 18fccf593

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2324.141 ; gain = 0.000 ; free physical = 461 ; free virtual = 2313
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 8 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 19daa2f0f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2324.141 ; gain = 0.000 ; free physical = 462 ; free virtual = 2314
INFO: [Opt 31-389] Phase Sweep created 4 cells and removed 265 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 19daa2f0f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2324.141 ; gain = 0.000 ; free physical = 462 ; free virtual = 2314
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 19daa2f0f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2324.141 ; gain = 0.000 ; free physical = 462 ; free virtual = 2314
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1cd3233f3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2324.141 ; gain = 0.000 ; free physical = 462 ; free virtual = 2314
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              47  |                                              4  |
|  Constant propagation         |               0  |               8  |                                              0  |
|  Sweep                        |               4  |             265  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2324.141 ; gain = 0.000 ; free physical = 462 ; free virtual = 2314
Ending Logic Optimization Task | Checksum: 1cab231a4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2324.141 ; gain = 0.000 ; free physical = 462 ; free virtual = 2314

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1cab231a4

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2324.141 ; gain = 0.000 ; free physical = 461 ; free virtual = 2313

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1cab231a4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2324.141 ; gain = 0.000 ; free physical = 461 ; free virtual = 2313

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2324.141 ; gain = 0.000 ; free physical = 461 ; free virtual = 2313
Ending Netlist Obfuscation Task | Checksum: 1cab231a4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2324.141 ; gain = 0.000 ; free physical = 461 ; free virtual = 2313
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:06 ; elapsed = 00:01:07 . Memory (MB): peak = 2324.141 ; gain = 591.426 ; free physical = 461 ; free virtual = 2313
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2324.141 ; gain = 0.000 ; free physical = 461 ; free virtual = 2313
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2356.156 ; gain = 0.000 ; free physical = 452 ; free virtual = 2306
INFO: [Common 17-1381] The checkpoint '/home/adeswand/Gitrepo/ameyarepo/workspace/fpga/proj/hello_world_arty/hello_world_arty.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/adeswand/Gitrepo/ameyarepo/workspace/fpga/proj/hello_world_arty/hello_world_arty.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2412.184 ; gain = 56.027 ; free physical = 447 ; free virtual = 2302
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2412.184 ; gain = 0.000 ; free physical = 445 ; free virtual = 2300
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 14118c801

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2412.184 ; gain = 0.000 ; free physical = 445 ; free virtual = 2300
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2412.184 ; gain = 0.000 ; free physical = 445 ; free virtual = 2300

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 113e25bee

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2412.184 ; gain = 0.000 ; free physical = 426 ; free virtual = 2286

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: e37807c2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2412.184 ; gain = 0.000 ; free physical = 436 ; free virtual = 2297

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: e37807c2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2412.184 ; gain = 0.000 ; free physical = 436 ; free virtual = 2297
Phase 1 Placer Initialization | Checksum: e37807c2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2412.184 ; gain = 0.000 ; free physical = 436 ; free virtual = 2297

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14cc5de42

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2412.184 ; gain = 0.000 ; free physical = 433 ; free virtual = 2296

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2412.184 ; gain = 0.000 ; free physical = 419 ; free virtual = 2284

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 106f3e006

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2412.184 ; gain = 0.000 ; free physical = 419 ; free virtual = 2284
Phase 2.2 Global Placement Core | Checksum: 1da72f77e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 2412.184 ; gain = 0.000 ; free physical = 418 ; free virtual = 2284
Phase 2 Global Placement | Checksum: 1da72f77e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2412.184 ; gain = 0.000 ; free physical = 418 ; free virtual = 2284

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 116332d4d

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2412.184 ; gain = 0.000 ; free physical = 418 ; free virtual = 2284

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: eac5b9ed

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2412.184 ; gain = 0.000 ; free physical = 418 ; free virtual = 2284

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: f6bd1274

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 2412.184 ; gain = 0.000 ; free physical = 418 ; free virtual = 2284

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: ac98b113

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 2412.184 ; gain = 0.000 ; free physical = 418 ; free virtual = 2284

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 122ce7994

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2412.184 ; gain = 0.000 ; free physical = 415 ; free virtual = 2282

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: c6f5aeeb

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2412.184 ; gain = 0.000 ; free physical = 416 ; free virtual = 2282

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 7b918dca

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2412.184 ; gain = 0.000 ; free physical = 416 ; free virtual = 2282
Phase 3 Detail Placement | Checksum: 7b918dca

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2412.184 ; gain = 0.000 ; free physical = 416 ; free virtual = 2282

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 71db5568

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 71db5568

Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 2412.184 ; gain = 0.000 ; free physical = 416 ; free virtual = 2282
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.657. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: ae8c51f0

Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 2412.184 ; gain = 0.000 ; free physical = 416 ; free virtual = 2282
Phase 4.1 Post Commit Optimization | Checksum: ae8c51f0

Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 2412.184 ; gain = 0.000 ; free physical = 416 ; free virtual = 2282

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: ae8c51f0

Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 2412.184 ; gain = 0.000 ; free physical = 416 ; free virtual = 2283

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: ae8c51f0

Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 2412.184 ; gain = 0.000 ; free physical = 416 ; free virtual = 2283

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2412.184 ; gain = 0.000 ; free physical = 416 ; free virtual = 2283
Phase 4.4 Final Placement Cleanup | Checksum: 13a94bec1

Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 2412.184 ; gain = 0.000 ; free physical = 416 ; free virtual = 2283
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 13a94bec1

Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 2412.184 ; gain = 0.000 ; free physical = 416 ; free virtual = 2283
Ending Placer Task | Checksum: c60bc3a1

Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 2412.184 ; gain = 0.000 ; free physical = 416 ; free virtual = 2283
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:29 . Memory (MB): peak = 2412.184 ; gain = 0.000 ; free physical = 427 ; free virtual = 2294
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2412.184 ; gain = 0.000 ; free physical = 427 ; free virtual = 2294
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2412.184 ; gain = 0.000 ; free physical = 419 ; free virtual = 2290
INFO: [Common 17-1381] The checkpoint '/home/adeswand/Gitrepo/ameyarepo/workspace/fpga/proj/hello_world_arty/hello_world_arty.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2412.184 ; gain = 0.000 ; free physical = 413 ; free virtual = 2281
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2412.184 ; gain = 0.000 ; free physical = 422 ; free virtual = 2291
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 2879067d ConstDB: 0 ShapeSum: 9d92bd24 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 78e8b78f

Time (s): cpu = 00:01:58 ; elapsed = 00:01:50 . Memory (MB): peak = 2474.730 ; gain = 62.547 ; free physical = 286 ; free virtual = 2156
Post Restoration Checksum: NetGraph: 49925fc1 NumContArr: 2f5657ce Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 78e8b78f

Time (s): cpu = 00:01:58 ; elapsed = 00:01:50 . Memory (MB): peak = 2494.727 ; gain = 82.543 ; free physical = 260 ; free virtual = 2131

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 78e8b78f

Time (s): cpu = 00:01:58 ; elapsed = 00:01:50 . Memory (MB): peak = 2510.727 ; gain = 98.543 ; free physical = 244 ; free virtual = 2116

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 78e8b78f

Time (s): cpu = 00:01:58 ; elapsed = 00:01:50 . Memory (MB): peak = 2510.727 ; gain = 98.543 ; free physical = 244 ; free virtual = 2116
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 279070d54

Time (s): cpu = 00:02:02 ; elapsed = 00:01:54 . Memory (MB): peak = 2534.781 ; gain = 122.598 ; free physical = 234 ; free virtual = 2106
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.649  | TNS=0.000  | WHS=-0.192 | THS=-14.728|

Phase 2 Router Initialization | Checksum: 1dc6f258c

Time (s): cpu = 00:02:03 ; elapsed = 00:01:55 . Memory (MB): peak = 2534.781 ; gain = 122.598 ; free physical = 233 ; free virtual = 2105

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1083
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1083
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 156a21bb2

Time (s): cpu = 00:02:06 ; elapsed = 00:01:56 . Memory (MB): peak = 2534.781 ; gain = 122.598 ; free physical = 233 ; free virtual = 2106

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.390  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1ac4fb30e

Time (s): cpu = 00:02:08 ; elapsed = 00:01:58 . Memory (MB): peak = 2534.781 ; gain = 122.598 ; free physical = 234 ; free virtual = 2106

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.390  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 20cc94c4b

Time (s): cpu = 00:02:09 ; elapsed = 00:01:59 . Memory (MB): peak = 2534.781 ; gain = 122.598 ; free physical = 234 ; free virtual = 2106
Phase 4 Rip-up And Reroute | Checksum: 20cc94c4b

Time (s): cpu = 00:02:09 ; elapsed = 00:01:59 . Memory (MB): peak = 2534.781 ; gain = 122.598 ; free physical = 234 ; free virtual = 2106

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 20cc94c4b

Time (s): cpu = 00:02:09 ; elapsed = 00:01:59 . Memory (MB): peak = 2534.781 ; gain = 122.598 ; free physical = 234 ; free virtual = 2106

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 20cc94c4b

Time (s): cpu = 00:02:09 ; elapsed = 00:01:59 . Memory (MB): peak = 2534.781 ; gain = 122.598 ; free physical = 234 ; free virtual = 2106
Phase 5 Delay and Skew Optimization | Checksum: 20cc94c4b

Time (s): cpu = 00:02:09 ; elapsed = 00:01:59 . Memory (MB): peak = 2534.781 ; gain = 122.598 ; free physical = 234 ; free virtual = 2106

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1c564b2fb

Time (s): cpu = 00:02:09 ; elapsed = 00:01:59 . Memory (MB): peak = 2534.781 ; gain = 122.598 ; free physical = 234 ; free virtual = 2106
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.540  | TNS=0.000  | WHS=0.052  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 202365413

Time (s): cpu = 00:02:09 ; elapsed = 00:01:59 . Memory (MB): peak = 2534.781 ; gain = 122.598 ; free physical = 234 ; free virtual = 2106
Phase 6 Post Hold Fix | Checksum: 202365413

Time (s): cpu = 00:02:09 ; elapsed = 00:01:59 . Memory (MB): peak = 2534.781 ; gain = 122.598 ; free physical = 234 ; free virtual = 2106

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.167392 %
  Global Horizontal Routing Utilization  = 0.176978 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1d0d67068

Time (s): cpu = 00:02:10 ; elapsed = 00:01:59 . Memory (MB): peak = 2534.781 ; gain = 122.598 ; free physical = 234 ; free virtual = 2106

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1d0d67068

Time (s): cpu = 00:02:10 ; elapsed = 00:01:59 . Memory (MB): peak = 2534.781 ; gain = 122.598 ; free physical = 233 ; free virtual = 2106

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1b24a7d9a

Time (s): cpu = 00:02:11 ; elapsed = 00:02:00 . Memory (MB): peak = 2534.781 ; gain = 122.598 ; free physical = 233 ; free virtual = 2106

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.540  | TNS=0.000  | WHS=0.052  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1b24a7d9a

Time (s): cpu = 00:02:11 ; elapsed = 00:02:00 . Memory (MB): peak = 2534.781 ; gain = 122.598 ; free physical = 233 ; free virtual = 2106
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:11 ; elapsed = 00:02:00 . Memory (MB): peak = 2534.781 ; gain = 122.598 ; free physical = 253 ; free virtual = 2125

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:23 ; elapsed = 00:02:07 . Memory (MB): peak = 2534.781 ; gain = 122.598 ; free physical = 253 ; free virtual = 2125
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2534.781 ; gain = 0.000 ; free physical = 253 ; free virtual = 2125
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2534.781 ; gain = 0.000 ; free physical = 240 ; free virtual = 2117
INFO: [Common 17-1381] The checkpoint '/home/adeswand/Gitrepo/ameyarepo/workspace/fpga/proj/hello_world_arty/hello_world_arty.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/adeswand/Gitrepo/ameyarepo/workspace/fpga/proj/hello_world_arty/hello_world_arty.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2593.480 ; gain = 58.699 ; free physical = 247 ; free virtual = 2121
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/adeswand/Gitrepo/ameyarepo/workspace/fpga/proj/hello_world_arty/hello_world_arty.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2593.480 ; gain = 0.000 ; free physical = 247 ; free virtual = 2121
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
90 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/adeswand/Gitrepo/ameyarepo/workspace/fpga/proj/hello_world_arty/hello_world_arty.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Jan  3 00:35:30 2020. For additional details about this file, please refer to the WebTalk help file at /home/adeswand/xilinx/vivado/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
110 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:23 ; elapsed = 00:01:19 . Memory (MB): peak = 2895.148 ; gain = 301.668 ; free physical = 438 ; free virtual = 2095
INFO: [Common 17-206] Exiting Vivado at Fri Jan  3 00:35:30 2020...
