{"vcs1":{"timestamp_begin":1735304964.232177601, "rt":1.60, "ut":0.47, "st":0.26}}
{"vcselab":{"timestamp_begin":1735304965.903821371, "rt":0.85, "ut":0.24, "st":0.17}}
{"link":{"timestamp_begin":1735304966.827077377, "rt":0.35, "ut":0.14, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1735304963.673072233}
{"VCS_COMP_START_TIME": 1735304963.673072233}
{"VCS_COMP_END_TIME": 1735304969.556880773}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 331628}}
{"stitch_vcselab": {"peak_mem": 223368}}
