|Multiplier_4bit
a[0] => shiftedProduct0[0].IN0
a[0] => partialProduct1[0].IN0
a[0] => partialProduct2[0].IN0
a[0] => partialProduct3[0].IN0
a[0] => partialProduct4[0].IN0
a[0] => partialProduct5[0].IN0
a[0] => partialProduct6[0].IN0
a[0] => partialProduct7[0].IN0
a[1] => shiftedProduct0[1].IN0
a[1] => partialProduct1[1].IN0
a[1] => partialProduct2[1].IN0
a[1] => partialProduct3[1].IN0
a[1] => partialProduct4[1].IN0
a[1] => partialProduct5[1].IN0
a[1] => partialProduct6[1].IN0
a[1] => partialProduct7[1].IN0
a[2] => shiftedProduct0[2].IN0
a[2] => partialProduct1[2].IN0
a[2] => partialProduct2[2].IN0
a[2] => partialProduct3[2].IN0
a[2] => partialProduct4[2].IN0
a[2] => partialProduct5[2].IN0
a[2] => partialProduct6[2].IN0
a[2] => partialProduct7[2].IN0
a[3] => shiftedProduct0[7].IN0
a[3] => partialProduct1[7].IN0
a[3] => partialProduct2[7].IN0
a[3] => partialProduct3[7].IN0
a[3] => partialProduct4[7].IN0
a[3] => partialProduct5[7].IN0
a[3] => partialProduct6[7].IN0
a[3] => partialProduct7[7].IN0
a[3] => shiftedProduct0[6].IN0
a[3] => partialProduct1[6].IN0
a[3] => partialProduct2[6].IN0
a[3] => partialProduct3[6].IN0
a[3] => partialProduct4[6].IN0
a[3] => partialProduct5[6].IN0
a[3] => partialProduct6[6].IN0
a[3] => partialProduct7[6].IN0
a[3] => shiftedProduct0[5].IN0
a[3] => partialProduct1[5].IN0
a[3] => partialProduct2[5].IN0
a[3] => partialProduct3[5].IN0
a[3] => partialProduct4[5].IN0
a[3] => partialProduct5[5].IN0
a[3] => partialProduct6[5].IN0
a[3] => partialProduct7[5].IN0
a[3] => shiftedProduct0[4].IN0
a[3] => partialProduct1[4].IN0
a[3] => partialProduct2[4].IN0
a[3] => partialProduct3[4].IN0
a[3] => partialProduct4[4].IN0
a[3] => partialProduct5[4].IN0
a[3] => partialProduct6[4].IN0
a[3] => partialProduct7[4].IN0
a[3] => shiftedProduct0[3].IN0
a[3] => partialProduct1[3].IN0
a[3] => partialProduct2[3].IN0
a[3] => partialProduct3[3].IN0
a[3] => partialProduct4[3].IN0
a[3] => partialProduct5[3].IN0
a[3] => partialProduct6[3].IN0
a[3] => partialProduct7[3].IN0
b[0] => shiftedProduct0[7].IN1
b[0] => shiftedProduct0[6].IN1
b[0] => shiftedProduct0[5].IN1
b[0] => shiftedProduct0[4].IN1
b[0] => shiftedProduct0[3].IN1
b[0] => shiftedProduct0[2].IN1
b[0] => shiftedProduct0[1].IN1
b[0] => shiftedProduct0[0].IN1
b[1] => partialProduct1[7].IN1
b[1] => partialProduct1[6].IN1
b[1] => partialProduct1[5].IN1
b[1] => partialProduct1[4].IN1
b[1] => partialProduct1[3].IN1
b[1] => partialProduct1[2].IN1
b[1] => partialProduct1[1].IN1
b[1] => partialProduct1[0].IN1
b[2] => partialProduct2[7].IN1
b[2] => partialProduct2[6].IN1
b[2] => partialProduct2[5].IN1
b[2] => partialProduct2[4].IN1
b[2] => partialProduct2[3].IN1
b[2] => partialProduct2[2].IN1
b[2] => partialProduct2[1].IN1
b[2] => partialProduct2[0].IN1
b[3] => partialProduct7[7].IN1
b[3] => partialProduct7[6].IN1
b[3] => partialProduct7[5].IN1
b[3] => partialProduct7[4].IN1
b[3] => partialProduct7[3].IN1
b[3] => partialProduct7[2].IN1
b[3] => partialProduct7[1].IN1
b[3] => partialProduct7[0].IN1
b[3] => partialProduct6[7].IN1
b[3] => partialProduct6[6].IN1
b[3] => partialProduct6[5].IN1
b[3] => partialProduct6[4].IN1
b[3] => partialProduct6[3].IN1
b[3] => partialProduct6[2].IN1
b[3] => partialProduct6[1].IN1
b[3] => partialProduct6[0].IN1
b[3] => partialProduct5[7].IN1
b[3] => partialProduct5[6].IN1
b[3] => partialProduct5[5].IN1
b[3] => partialProduct5[4].IN1
b[3] => partialProduct5[3].IN1
b[3] => partialProduct5[2].IN1
b[3] => partialProduct5[1].IN1
b[3] => partialProduct5[0].IN1
b[3] => partialProduct4[7].IN1
b[3] => partialProduct4[6].IN1
b[3] => partialProduct4[5].IN1
b[3] => partialProduct4[4].IN1
b[3] => partialProduct4[3].IN1
b[3] => partialProduct4[2].IN1
b[3] => partialProduct4[1].IN1
b[3] => partialProduct4[0].IN1
b[3] => partialProduct3[7].IN1
b[3] => partialProduct3[6].IN1
b[3] => partialProduct3[5].IN1
b[3] => partialProduct3[4].IN1
b[3] => partialProduct3[3].IN1
b[3] => partialProduct3[2].IN1
b[3] => partialProduct3[1].IN1
b[3] => partialProduct3[0].IN1
GClock => lshift_8bit:lshift_8bit1.i_clock
GClock => lshift_8bit:lshift_8bit2.i_clock
GClock => lshift_8bit:lshift_8bit3.i_clock
GClock => lshift_8bit:lshift_8bit4.i_clock
GClock => lshift_8bit:lshift_8bit5.i_clock
GClock => lshift_8bit:lshift_8bit6.i_clock
GClock => lshift_8bit:lshift_8bit7.i_clock
GClock => CLA_8bit:CLA_8bit_inst1.GClock
GClock => CLA_8bit:CLA_8bit_inst2.GClock
GClock => CLA_8bit:CLA_8bit_inst3.GClock
GClock => CLA_8bit:CLA_8bit_inst4.GClock
GClock => CLA_8bit:CLA_8bit_inst5.GClock
GClock => CLA_8bit:CLA_8bit_inst6.GClock
GClock => CLA_8bit:CLA_8bit_inst7.GClock
GReset => CLA_8bit:CLA_8bit_inst1.GReset
GReset => CLA_8bit:CLA_8bit_inst2.GReset
GReset => CLA_8bit:CLA_8bit_inst3.GReset
GReset => CLA_8bit:CLA_8bit_inst4.GReset
GReset => CLA_8bit:CLA_8bit_inst5.GReset
GReset => CLA_8bit:CLA_8bit_inst6.GReset
GReset => CLA_8bit:CLA_8bit_inst7.GReset
Sum[0] <= CLA_8bit:CLA_8bit_inst7.Sum[0]
Sum[1] <= CLA_8bit:CLA_8bit_inst7.Sum[1]
Sum[2] <= CLA_8bit:CLA_8bit_inst7.Sum[2]
Sum[3] <= CLA_8bit:CLA_8bit_inst7.Sum[3]
Sum[4] <= CLA_8bit:CLA_8bit_inst7.Sum[4]
Sum[5] <= CLA_8bit:CLA_8bit_inst7.Sum[5]
Sum[6] <= CLA_8bit:CLA_8bit_inst7.Sum[6]
Sum[7] <= CLA_8bit:CLA_8bit_inst7.Sum[7]
CarryOut <= CLA_8bit:CLA_8bit_inst7.CarryOut
zeroOut <= zeroOut.DB_MAX_OUTPUT_PORT_TYPE
OverFlowOut <= <GND>


|Multiplier_4bit|lshift_8bit:lshift_8bit1
data_in[0] => ShiftLeft0.IN8
data_in[1] => ShiftLeft0.IN7
data_in[2] => ShiftLeft0.IN6
data_in[3] => ShiftLeft0.IN5
data_in[4] => ShiftLeft0.IN4
data_in[5] => ShiftLeft0.IN3
data_in[6] => ShiftLeft0.IN2
data_in[7] => ShiftLeft0.IN1
i_clock => dff_8bit:dff_inst.i_clock
n[0] => ShiftLeft0.IN11
n[1] => ShiftLeft0.IN10
n[2] => ShiftLeft0.IN9
data_out[0] <= dff_8bit:dff_inst.o_q[0]
data_out[1] <= dff_8bit:dff_inst.o_q[1]
data_out[2] <= dff_8bit:dff_inst.o_q[2]
data_out[3] <= dff_8bit:dff_inst.o_q[3]
data_out[4] <= dff_8bit:dff_inst.o_q[4]
data_out[5] <= dff_8bit:dff_inst.o_q[5]
data_out[6] <= dff_8bit:dff_inst.o_q[6]
data_out[7] <= dff_8bit:dff_inst.o_q[7]


|Multiplier_4bit|lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst
i_d[0] => d_FF:dff_inst0.i_d
i_d[1] => d_FF:dff_inst1.i_d
i_d[2] => d_FF:dff_inst2.i_d
i_d[3] => d_FF:dff_inst3.i_d
i_d[4] => d_FF:dff_inst4.i_d
i_d[5] => d_FF:dff_inst5.i_d
i_d[6] => d_FF:dff_inst6.i_d
i_d[7] => d_FF:dff_inst7.i_d
i_clock => d_FF:dff_inst0.i_clock
i_clock => d_FF:dff_inst1.i_clock
i_clock => d_FF:dff_inst2.i_clock
i_clock => d_FF:dff_inst3.i_clock
i_clock => d_FF:dff_inst4.i_clock
i_clock => d_FF:dff_inst5.i_clock
i_clock => d_FF:dff_inst6.i_clock
i_clock => d_FF:dff_inst7.i_clock
o_q[0] <= d_FF:dff_inst0.o_q
o_q[1] <= d_FF:dff_inst1.o_q
o_q[2] <= d_FF:dff_inst2.o_q
o_q[3] <= d_FF:dff_inst3.o_q
o_q[4] <= d_FF:dff_inst4.o_q
o_q[5] <= d_FF:dff_inst5.o_q
o_q[6] <= d_FF:dff_inst6.o_q
o_q[7] <= d_FF:dff_inst7.o_q
o_qBar[0] <= d_FF:dff_inst0.o_qBar
o_qBar[1] <= d_FF:dff_inst1.o_qBar
o_qBar[2] <= d_FF:dff_inst2.o_qBar
o_qBar[3] <= d_FF:dff_inst3.o_qBar
o_qBar[4] <= d_FF:dff_inst4.o_qBar
o_qBar[5] <= d_FF:dff_inst5.o_qBar
o_qBar[6] <= d_FF:dff_inst6.o_qBar
o_qBar[7] <= d_FF:dff_inst7.o_qBar


|Multiplier_4bit|lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst0
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst1
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst2
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst3
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst4
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst5
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst6
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst7
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit1|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit2
data_in[0] => ShiftLeft0.IN8
data_in[1] => ShiftLeft0.IN7
data_in[2] => ShiftLeft0.IN6
data_in[3] => ShiftLeft0.IN5
data_in[4] => ShiftLeft0.IN4
data_in[5] => ShiftLeft0.IN3
data_in[6] => ShiftLeft0.IN2
data_in[7] => ShiftLeft0.IN1
i_clock => dff_8bit:dff_inst.i_clock
n[0] => ShiftLeft0.IN11
n[1] => ShiftLeft0.IN10
n[2] => ShiftLeft0.IN9
data_out[0] <= dff_8bit:dff_inst.o_q[0]
data_out[1] <= dff_8bit:dff_inst.o_q[1]
data_out[2] <= dff_8bit:dff_inst.o_q[2]
data_out[3] <= dff_8bit:dff_inst.o_q[3]
data_out[4] <= dff_8bit:dff_inst.o_q[4]
data_out[5] <= dff_8bit:dff_inst.o_q[5]
data_out[6] <= dff_8bit:dff_inst.o_q[6]
data_out[7] <= dff_8bit:dff_inst.o_q[7]


|Multiplier_4bit|lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst
i_d[0] => d_FF:dff_inst0.i_d
i_d[1] => d_FF:dff_inst1.i_d
i_d[2] => d_FF:dff_inst2.i_d
i_d[3] => d_FF:dff_inst3.i_d
i_d[4] => d_FF:dff_inst4.i_d
i_d[5] => d_FF:dff_inst5.i_d
i_d[6] => d_FF:dff_inst6.i_d
i_d[7] => d_FF:dff_inst7.i_d
i_clock => d_FF:dff_inst0.i_clock
i_clock => d_FF:dff_inst1.i_clock
i_clock => d_FF:dff_inst2.i_clock
i_clock => d_FF:dff_inst3.i_clock
i_clock => d_FF:dff_inst4.i_clock
i_clock => d_FF:dff_inst5.i_clock
i_clock => d_FF:dff_inst6.i_clock
i_clock => d_FF:dff_inst7.i_clock
o_q[0] <= d_FF:dff_inst0.o_q
o_q[1] <= d_FF:dff_inst1.o_q
o_q[2] <= d_FF:dff_inst2.o_q
o_q[3] <= d_FF:dff_inst3.o_q
o_q[4] <= d_FF:dff_inst4.o_q
o_q[5] <= d_FF:dff_inst5.o_q
o_q[6] <= d_FF:dff_inst6.o_q
o_q[7] <= d_FF:dff_inst7.o_q
o_qBar[0] <= d_FF:dff_inst0.o_qBar
o_qBar[1] <= d_FF:dff_inst1.o_qBar
o_qBar[2] <= d_FF:dff_inst2.o_qBar
o_qBar[3] <= d_FF:dff_inst3.o_qBar
o_qBar[4] <= d_FF:dff_inst4.o_qBar
o_qBar[5] <= d_FF:dff_inst5.o_qBar
o_qBar[6] <= d_FF:dff_inst6.o_qBar
o_qBar[7] <= d_FF:dff_inst7.o_qBar


|Multiplier_4bit|lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst0
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst1
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst2
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst3
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst4
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst5
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst6
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst7
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit2|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit3
data_in[0] => ShiftLeft0.IN8
data_in[1] => ShiftLeft0.IN7
data_in[2] => ShiftLeft0.IN6
data_in[3] => ShiftLeft0.IN5
data_in[4] => ShiftLeft0.IN4
data_in[5] => ShiftLeft0.IN3
data_in[6] => ShiftLeft0.IN2
data_in[7] => ShiftLeft0.IN1
i_clock => dff_8bit:dff_inst.i_clock
n[0] => ShiftLeft0.IN11
n[1] => ShiftLeft0.IN10
n[2] => ShiftLeft0.IN9
data_out[0] <= dff_8bit:dff_inst.o_q[0]
data_out[1] <= dff_8bit:dff_inst.o_q[1]
data_out[2] <= dff_8bit:dff_inst.o_q[2]
data_out[3] <= dff_8bit:dff_inst.o_q[3]
data_out[4] <= dff_8bit:dff_inst.o_q[4]
data_out[5] <= dff_8bit:dff_inst.o_q[5]
data_out[6] <= dff_8bit:dff_inst.o_q[6]
data_out[7] <= dff_8bit:dff_inst.o_q[7]


|Multiplier_4bit|lshift_8bit:lshift_8bit3|dFF_8bit:dff_inst
i_d[0] => d_FF:dff_inst0.i_d
i_d[1] => d_FF:dff_inst1.i_d
i_d[2] => d_FF:dff_inst2.i_d
i_d[3] => d_FF:dff_inst3.i_d
i_d[4] => d_FF:dff_inst4.i_d
i_d[5] => d_FF:dff_inst5.i_d
i_d[6] => d_FF:dff_inst6.i_d
i_d[7] => d_FF:dff_inst7.i_d
i_clock => d_FF:dff_inst0.i_clock
i_clock => d_FF:dff_inst1.i_clock
i_clock => d_FF:dff_inst2.i_clock
i_clock => d_FF:dff_inst3.i_clock
i_clock => d_FF:dff_inst4.i_clock
i_clock => d_FF:dff_inst5.i_clock
i_clock => d_FF:dff_inst6.i_clock
i_clock => d_FF:dff_inst7.i_clock
o_q[0] <= d_FF:dff_inst0.o_q
o_q[1] <= d_FF:dff_inst1.o_q
o_q[2] <= d_FF:dff_inst2.o_q
o_q[3] <= d_FF:dff_inst3.o_q
o_q[4] <= d_FF:dff_inst4.o_q
o_q[5] <= d_FF:dff_inst5.o_q
o_q[6] <= d_FF:dff_inst6.o_q
o_q[7] <= d_FF:dff_inst7.o_q
o_qBar[0] <= d_FF:dff_inst0.o_qBar
o_qBar[1] <= d_FF:dff_inst1.o_qBar
o_qBar[2] <= d_FF:dff_inst2.o_qBar
o_qBar[3] <= d_FF:dff_inst3.o_qBar
o_qBar[4] <= d_FF:dff_inst4.o_qBar
o_qBar[5] <= d_FF:dff_inst5.o_qBar
o_qBar[6] <= d_FF:dff_inst6.o_qBar
o_qBar[7] <= d_FF:dff_inst7.o_qBar


|Multiplier_4bit|lshift_8bit:lshift_8bit3|dFF_8bit:dff_inst|d_FF:dff_inst0
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|lshift_8bit:lshift_8bit3|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit3|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit3|dFF_8bit:dff_inst|d_FF:dff_inst1
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|lshift_8bit:lshift_8bit3|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit3|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit3|dFF_8bit:dff_inst|d_FF:dff_inst2
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|lshift_8bit:lshift_8bit3|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit3|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit3|dFF_8bit:dff_inst|d_FF:dff_inst3
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|lshift_8bit:lshift_8bit3|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit3|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit3|dFF_8bit:dff_inst|d_FF:dff_inst4
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|lshift_8bit:lshift_8bit3|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit3|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit3|dFF_8bit:dff_inst|d_FF:dff_inst5
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|lshift_8bit:lshift_8bit3|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit3|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit3|dFF_8bit:dff_inst|d_FF:dff_inst6
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|lshift_8bit:lshift_8bit3|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit3|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit3|dFF_8bit:dff_inst|d_FF:dff_inst7
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|lshift_8bit:lshift_8bit3|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit3|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit4
data_in[0] => ShiftLeft0.IN8
data_in[1] => ShiftLeft0.IN7
data_in[2] => ShiftLeft0.IN6
data_in[3] => ShiftLeft0.IN5
data_in[4] => ShiftLeft0.IN4
data_in[5] => ShiftLeft0.IN3
data_in[6] => ShiftLeft0.IN2
data_in[7] => ShiftLeft0.IN1
i_clock => dff_8bit:dff_inst.i_clock
n[0] => ShiftLeft0.IN11
n[1] => ShiftLeft0.IN10
n[2] => ShiftLeft0.IN9
data_out[0] <= dff_8bit:dff_inst.o_q[0]
data_out[1] <= dff_8bit:dff_inst.o_q[1]
data_out[2] <= dff_8bit:dff_inst.o_q[2]
data_out[3] <= dff_8bit:dff_inst.o_q[3]
data_out[4] <= dff_8bit:dff_inst.o_q[4]
data_out[5] <= dff_8bit:dff_inst.o_q[5]
data_out[6] <= dff_8bit:dff_inst.o_q[6]
data_out[7] <= dff_8bit:dff_inst.o_q[7]


|Multiplier_4bit|lshift_8bit:lshift_8bit4|dFF_8bit:dff_inst
i_d[0] => d_FF:dff_inst0.i_d
i_d[1] => d_FF:dff_inst1.i_d
i_d[2] => d_FF:dff_inst2.i_d
i_d[3] => d_FF:dff_inst3.i_d
i_d[4] => d_FF:dff_inst4.i_d
i_d[5] => d_FF:dff_inst5.i_d
i_d[6] => d_FF:dff_inst6.i_d
i_d[7] => d_FF:dff_inst7.i_d
i_clock => d_FF:dff_inst0.i_clock
i_clock => d_FF:dff_inst1.i_clock
i_clock => d_FF:dff_inst2.i_clock
i_clock => d_FF:dff_inst3.i_clock
i_clock => d_FF:dff_inst4.i_clock
i_clock => d_FF:dff_inst5.i_clock
i_clock => d_FF:dff_inst6.i_clock
i_clock => d_FF:dff_inst7.i_clock
o_q[0] <= d_FF:dff_inst0.o_q
o_q[1] <= d_FF:dff_inst1.o_q
o_q[2] <= d_FF:dff_inst2.o_q
o_q[3] <= d_FF:dff_inst3.o_q
o_q[4] <= d_FF:dff_inst4.o_q
o_q[5] <= d_FF:dff_inst5.o_q
o_q[6] <= d_FF:dff_inst6.o_q
o_q[7] <= d_FF:dff_inst7.o_q
o_qBar[0] <= d_FF:dff_inst0.o_qBar
o_qBar[1] <= d_FF:dff_inst1.o_qBar
o_qBar[2] <= d_FF:dff_inst2.o_qBar
o_qBar[3] <= d_FF:dff_inst3.o_qBar
o_qBar[4] <= d_FF:dff_inst4.o_qBar
o_qBar[5] <= d_FF:dff_inst5.o_qBar
o_qBar[6] <= d_FF:dff_inst6.o_qBar
o_qBar[7] <= d_FF:dff_inst7.o_qBar


|Multiplier_4bit|lshift_8bit:lshift_8bit4|dFF_8bit:dff_inst|d_FF:dff_inst0
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|lshift_8bit:lshift_8bit4|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit4|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit4|dFF_8bit:dff_inst|d_FF:dff_inst1
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|lshift_8bit:lshift_8bit4|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit4|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit4|dFF_8bit:dff_inst|d_FF:dff_inst2
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|lshift_8bit:lshift_8bit4|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit4|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit4|dFF_8bit:dff_inst|d_FF:dff_inst3
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|lshift_8bit:lshift_8bit4|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit4|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit4|dFF_8bit:dff_inst|d_FF:dff_inst4
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|lshift_8bit:lshift_8bit4|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit4|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit4|dFF_8bit:dff_inst|d_FF:dff_inst5
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|lshift_8bit:lshift_8bit4|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit4|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit4|dFF_8bit:dff_inst|d_FF:dff_inst6
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|lshift_8bit:lshift_8bit4|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit4|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit4|dFF_8bit:dff_inst|d_FF:dff_inst7
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|lshift_8bit:lshift_8bit4|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit4|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit5
data_in[0] => ShiftLeft0.IN8
data_in[1] => ShiftLeft0.IN7
data_in[2] => ShiftLeft0.IN6
data_in[3] => ShiftLeft0.IN5
data_in[4] => ShiftLeft0.IN4
data_in[5] => ShiftLeft0.IN3
data_in[6] => ShiftLeft0.IN2
data_in[7] => ShiftLeft0.IN1
i_clock => dff_8bit:dff_inst.i_clock
n[0] => ShiftLeft0.IN11
n[1] => ShiftLeft0.IN10
n[2] => ShiftLeft0.IN9
data_out[0] <= dff_8bit:dff_inst.o_q[0]
data_out[1] <= dff_8bit:dff_inst.o_q[1]
data_out[2] <= dff_8bit:dff_inst.o_q[2]
data_out[3] <= dff_8bit:dff_inst.o_q[3]
data_out[4] <= dff_8bit:dff_inst.o_q[4]
data_out[5] <= dff_8bit:dff_inst.o_q[5]
data_out[6] <= dff_8bit:dff_inst.o_q[6]
data_out[7] <= dff_8bit:dff_inst.o_q[7]


|Multiplier_4bit|lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst
i_d[0] => d_FF:dff_inst0.i_d
i_d[1] => d_FF:dff_inst1.i_d
i_d[2] => d_FF:dff_inst2.i_d
i_d[3] => d_FF:dff_inst3.i_d
i_d[4] => d_FF:dff_inst4.i_d
i_d[5] => d_FF:dff_inst5.i_d
i_d[6] => d_FF:dff_inst6.i_d
i_d[7] => d_FF:dff_inst7.i_d
i_clock => d_FF:dff_inst0.i_clock
i_clock => d_FF:dff_inst1.i_clock
i_clock => d_FF:dff_inst2.i_clock
i_clock => d_FF:dff_inst3.i_clock
i_clock => d_FF:dff_inst4.i_clock
i_clock => d_FF:dff_inst5.i_clock
i_clock => d_FF:dff_inst6.i_clock
i_clock => d_FF:dff_inst7.i_clock
o_q[0] <= d_FF:dff_inst0.o_q
o_q[1] <= d_FF:dff_inst1.o_q
o_q[2] <= d_FF:dff_inst2.o_q
o_q[3] <= d_FF:dff_inst3.o_q
o_q[4] <= d_FF:dff_inst4.o_q
o_q[5] <= d_FF:dff_inst5.o_q
o_q[6] <= d_FF:dff_inst6.o_q
o_q[7] <= d_FF:dff_inst7.o_q
o_qBar[0] <= d_FF:dff_inst0.o_qBar
o_qBar[1] <= d_FF:dff_inst1.o_qBar
o_qBar[2] <= d_FF:dff_inst2.o_qBar
o_qBar[3] <= d_FF:dff_inst3.o_qBar
o_qBar[4] <= d_FF:dff_inst4.o_qBar
o_qBar[5] <= d_FF:dff_inst5.o_qBar
o_qBar[6] <= d_FF:dff_inst6.o_qBar
o_qBar[7] <= d_FF:dff_inst7.o_qBar


|Multiplier_4bit|lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst0
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst1
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst2
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst3
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst4
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst5
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst6
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst7
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit5|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit6
data_in[0] => ShiftLeft0.IN8
data_in[1] => ShiftLeft0.IN7
data_in[2] => ShiftLeft0.IN6
data_in[3] => ShiftLeft0.IN5
data_in[4] => ShiftLeft0.IN4
data_in[5] => ShiftLeft0.IN3
data_in[6] => ShiftLeft0.IN2
data_in[7] => ShiftLeft0.IN1
i_clock => dff_8bit:dff_inst.i_clock
n[0] => ShiftLeft0.IN11
n[1] => ShiftLeft0.IN10
n[2] => ShiftLeft0.IN9
data_out[0] <= dff_8bit:dff_inst.o_q[0]
data_out[1] <= dff_8bit:dff_inst.o_q[1]
data_out[2] <= dff_8bit:dff_inst.o_q[2]
data_out[3] <= dff_8bit:dff_inst.o_q[3]
data_out[4] <= dff_8bit:dff_inst.o_q[4]
data_out[5] <= dff_8bit:dff_inst.o_q[5]
data_out[6] <= dff_8bit:dff_inst.o_q[6]
data_out[7] <= dff_8bit:dff_inst.o_q[7]


|Multiplier_4bit|lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst
i_d[0] => d_FF:dff_inst0.i_d
i_d[1] => d_FF:dff_inst1.i_d
i_d[2] => d_FF:dff_inst2.i_d
i_d[3] => d_FF:dff_inst3.i_d
i_d[4] => d_FF:dff_inst4.i_d
i_d[5] => d_FF:dff_inst5.i_d
i_d[6] => d_FF:dff_inst6.i_d
i_d[7] => d_FF:dff_inst7.i_d
i_clock => d_FF:dff_inst0.i_clock
i_clock => d_FF:dff_inst1.i_clock
i_clock => d_FF:dff_inst2.i_clock
i_clock => d_FF:dff_inst3.i_clock
i_clock => d_FF:dff_inst4.i_clock
i_clock => d_FF:dff_inst5.i_clock
i_clock => d_FF:dff_inst6.i_clock
i_clock => d_FF:dff_inst7.i_clock
o_q[0] <= d_FF:dff_inst0.o_q
o_q[1] <= d_FF:dff_inst1.o_q
o_q[2] <= d_FF:dff_inst2.o_q
o_q[3] <= d_FF:dff_inst3.o_q
o_q[4] <= d_FF:dff_inst4.o_q
o_q[5] <= d_FF:dff_inst5.o_q
o_q[6] <= d_FF:dff_inst6.o_q
o_q[7] <= d_FF:dff_inst7.o_q
o_qBar[0] <= d_FF:dff_inst0.o_qBar
o_qBar[1] <= d_FF:dff_inst1.o_qBar
o_qBar[2] <= d_FF:dff_inst2.o_qBar
o_qBar[3] <= d_FF:dff_inst3.o_qBar
o_qBar[4] <= d_FF:dff_inst4.o_qBar
o_qBar[5] <= d_FF:dff_inst5.o_qBar
o_qBar[6] <= d_FF:dff_inst6.o_qBar
o_qBar[7] <= d_FF:dff_inst7.o_qBar


|Multiplier_4bit|lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst0
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst1
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst2
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst3
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst4
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst5
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst6
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst7
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit7
data_in[0] => ShiftLeft0.IN8
data_in[1] => ShiftLeft0.IN7
data_in[2] => ShiftLeft0.IN6
data_in[3] => ShiftLeft0.IN5
data_in[4] => ShiftLeft0.IN4
data_in[5] => ShiftLeft0.IN3
data_in[6] => ShiftLeft0.IN2
data_in[7] => ShiftLeft0.IN1
i_clock => dff_8bit:dff_inst.i_clock
n[0] => ShiftLeft0.IN11
n[1] => ShiftLeft0.IN10
n[2] => ShiftLeft0.IN9
data_out[0] <= dff_8bit:dff_inst.o_q[0]
data_out[1] <= dff_8bit:dff_inst.o_q[1]
data_out[2] <= dff_8bit:dff_inst.o_q[2]
data_out[3] <= dff_8bit:dff_inst.o_q[3]
data_out[4] <= dff_8bit:dff_inst.o_q[4]
data_out[5] <= dff_8bit:dff_inst.o_q[5]
data_out[6] <= dff_8bit:dff_inst.o_q[6]
data_out[7] <= dff_8bit:dff_inst.o_q[7]


|Multiplier_4bit|lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst
i_d[0] => d_FF:dff_inst0.i_d
i_d[1] => d_FF:dff_inst1.i_d
i_d[2] => d_FF:dff_inst2.i_d
i_d[3] => d_FF:dff_inst3.i_d
i_d[4] => d_FF:dff_inst4.i_d
i_d[5] => d_FF:dff_inst5.i_d
i_d[6] => d_FF:dff_inst6.i_d
i_d[7] => d_FF:dff_inst7.i_d
i_clock => d_FF:dff_inst0.i_clock
i_clock => d_FF:dff_inst1.i_clock
i_clock => d_FF:dff_inst2.i_clock
i_clock => d_FF:dff_inst3.i_clock
i_clock => d_FF:dff_inst4.i_clock
i_clock => d_FF:dff_inst5.i_clock
i_clock => d_FF:dff_inst6.i_clock
i_clock => d_FF:dff_inst7.i_clock
o_q[0] <= d_FF:dff_inst0.o_q
o_q[1] <= d_FF:dff_inst1.o_q
o_q[2] <= d_FF:dff_inst2.o_q
o_q[3] <= d_FF:dff_inst3.o_q
o_q[4] <= d_FF:dff_inst4.o_q
o_q[5] <= d_FF:dff_inst5.o_q
o_q[6] <= d_FF:dff_inst6.o_q
o_q[7] <= d_FF:dff_inst7.o_q
o_qBar[0] <= d_FF:dff_inst0.o_qBar
o_qBar[1] <= d_FF:dff_inst1.o_qBar
o_qBar[2] <= d_FF:dff_inst2.o_qBar
o_qBar[3] <= d_FF:dff_inst3.o_qBar
o_qBar[4] <= d_FF:dff_inst4.o_qBar
o_qBar[5] <= d_FF:dff_inst5.o_qBar
o_qBar[6] <= d_FF:dff_inst6.o_qBar
o_qBar[7] <= d_FF:dff_inst7.o_qBar


|Multiplier_4bit|lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst0
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst1
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst2
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst3
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst4
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst5
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst6
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst7
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|lshift_8bit:lshift_8bit7|dFF_8bit:dff_inst|d_FF:dff_inst7|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst1
a[0] => CLA_4bit:CLA_4bit_lower.a[0]
a[1] => CLA_4bit:CLA_4bit_lower.a[1]
a[2] => CLA_4bit:CLA_4bit_lower.a[2]
a[3] => CLA_4bit:CLA_4bit_lower.a[3]
a[4] => CLA_4bit:CLA_4bit_upper.a[0]
a[5] => CLA_4bit:CLA_4bit_upper.a[1]
a[6] => CLA_4bit:CLA_4bit_upper.a[2]
a[7] => CLA_4bit:CLA_4bit_upper.a[3]
b[0] => CLA_4bit:CLA_4bit_lower.b[0]
b[1] => CLA_4bit:CLA_4bit_lower.b[1]
b[2] => CLA_4bit:CLA_4bit_lower.b[2]
b[3] => CLA_4bit:CLA_4bit_lower.b[3]
b[4] => CLA_4bit:CLA_4bit_upper.b[0]
b[5] => CLA_4bit:CLA_4bit_upper.b[1]
b[6] => CLA_4bit:CLA_4bit_upper.b[2]
b[7] => CLA_4bit:CLA_4bit_upper.b[3]
cin => CLA_4bit:CLA_4bit_lower.cin
GClock => CLA_4bit:CLA_4bit_lower.GClock
GClock => CLA_4bit:CLA_4bit_upper.GClock
GReset => CLA_4bit:CLA_4bit_lower.GReset
GReset => CLA_4bit:CLA_4bit_upper.GReset
Sum[0] <= CLA_4bit:CLA_4bit_lower.Sum[0]
Sum[1] <= CLA_4bit:CLA_4bit_lower.Sum[1]
Sum[2] <= CLA_4bit:CLA_4bit_lower.Sum[2]
Sum[3] <= CLA_4bit:CLA_4bit_lower.Sum[3]
Sum[4] <= CLA_4bit:CLA_4bit_upper.Sum[0]
Sum[5] <= CLA_4bit:CLA_4bit_upper.Sum[1]
Sum[6] <= CLA_4bit:CLA_4bit_upper.Sum[2]
Sum[7] <= CLA_4bit:CLA_4bit_upper.Sum[3]
CarryOut <= CLA_4bit:CLA_4bit_upper.CarryOut
zeroOut <= comb.DB_MAX_OUTPUT_PORT_TYPE
OverFlowOut <= CLA_4bit:CLA_4bit_upper.OverFlowOut


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower
a[0] => transitoryG[0].IN0
a[0] => transitoryP[0].IN0
a[0] => transitorySignal.IN0
a[1] => transitoryG[1].IN0
a[1] => transitoryP[1].IN0
a[1] => transitorySignal.IN0
a[2] => transitoryG[2].IN0
a[2] => transitoryP[2].IN0
a[2] => transitorySignal.IN0
a[3] => transitorySignal.IN0
a[3] => OverFlowOut.IN0
b[0] => transitoryG[0].IN1
b[0] => transitoryP[0].IN1
b[0] => transitorySignal.IN1
b[1] => transitoryG[1].IN1
b[1] => transitoryP[1].IN1
b[1] => transitorySignal.IN1
b[2] => transitoryG[2].IN1
b[2] => transitoryP[2].IN1
b[2] => transitorySignal.IN1
b[3] => transitorySignal.IN1
b[3] => OverFlowOut.IN1
cin => transitoryC.IN1
cin => transitorySignal[0].IN1
GClock => dff_8bit:dff_8bit_inst.i_clock
GReset => ~NO_FANOUT~
Sum[0] <= dff_8bit:dff_8bit_inst.o_q[0]
Sum[1] <= dff_8bit:dff_8bit_inst.o_q[1]
Sum[2] <= dff_8bit:dff_8bit_inst.o_q[2]
Sum[3] <= dff_8bit:dff_8bit_inst.o_q[3]
Sum[4] <= dff_8bit:dff_8bit_inst.o_q[4]
Sum[5] <= dff_8bit:dff_8bit_inst.o_q[5]
Sum[6] <= dff_8bit:dff_8bit_inst.o_q[6]
Sum[7] <= dff_8bit:dff_8bit_inst.o_q[7]
CarryOut <= transitoryC.DB_MAX_OUTPUT_PORT_TYPE
zeroOut <= comb.DB_MAX_OUTPUT_PORT_TYPE
OverFlowOut <= OverFlowOut.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst
i_d[0] => d_FF:dff_inst0.i_d
i_d[1] => d_FF:dff_inst1.i_d
i_d[2] => d_FF:dff_inst2.i_d
i_d[3] => d_FF:dff_inst3.i_d
i_d[4] => d_FF:dff_inst4.i_d
i_d[5] => d_FF:dff_inst5.i_d
i_d[6] => d_FF:dff_inst6.i_d
i_d[7] => d_FF:dff_inst7.i_d
i_clock => d_FF:dff_inst0.i_clock
i_clock => d_FF:dff_inst1.i_clock
i_clock => d_FF:dff_inst2.i_clock
i_clock => d_FF:dff_inst3.i_clock
i_clock => d_FF:dff_inst4.i_clock
i_clock => d_FF:dff_inst5.i_clock
i_clock => d_FF:dff_inst6.i_clock
i_clock => d_FF:dff_inst7.i_clock
o_q[0] <= d_FF:dff_inst0.o_q
o_q[1] <= d_FF:dff_inst1.o_q
o_q[2] <= d_FF:dff_inst2.o_q
o_q[3] <= d_FF:dff_inst3.o_q
o_q[4] <= d_FF:dff_inst4.o_q
o_q[5] <= d_FF:dff_inst5.o_q
o_q[6] <= d_FF:dff_inst6.o_q
o_q[7] <= d_FF:dff_inst7.o_q
o_qBar[0] <= d_FF:dff_inst0.o_qBar
o_qBar[1] <= d_FF:dff_inst1.o_qBar
o_qBar[2] <= d_FF:dff_inst2.o_qBar
o_qBar[3] <= d_FF:dff_inst3.o_qBar
o_qBar[4] <= d_FF:dff_inst4.o_qBar
o_qBar[5] <= d_FF:dff_inst5.o_qBar
o_qBar[6] <= d_FF:dff_inst6.o_qBar
o_qBar[7] <= d_FF:dff_inst7.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst4
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst4|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst5
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst5|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst6
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst6|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst7
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst7|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst7|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_upper
a[0] => transitoryG[0].IN0
a[0] => transitoryP[0].IN0
a[0] => transitorySignal.IN0
a[1] => transitoryG[1].IN0
a[1] => transitoryP[1].IN0
a[1] => transitorySignal.IN0
a[2] => transitoryG[2].IN0
a[2] => transitoryP[2].IN0
a[2] => transitorySignal.IN0
a[3] => transitorySignal.IN0
a[3] => OverFlowOut.IN0
b[0] => transitoryG[0].IN1
b[0] => transitoryP[0].IN1
b[0] => transitorySignal.IN1
b[1] => transitoryG[1].IN1
b[1] => transitoryP[1].IN1
b[1] => transitorySignal.IN1
b[2] => transitoryG[2].IN1
b[2] => transitoryP[2].IN1
b[2] => transitorySignal.IN1
b[3] => transitorySignal.IN1
b[3] => OverFlowOut.IN1
cin => transitoryC.IN1
cin => transitorySignal[0].IN1
GClock => dff_8bit:dff_8bit_inst.i_clock
GReset => ~NO_FANOUT~
Sum[0] <= dff_8bit:dff_8bit_inst.o_q[0]
Sum[1] <= dff_8bit:dff_8bit_inst.o_q[1]
Sum[2] <= dff_8bit:dff_8bit_inst.o_q[2]
Sum[3] <= dff_8bit:dff_8bit_inst.o_q[3]
Sum[4] <= dff_8bit:dff_8bit_inst.o_q[4]
Sum[5] <= dff_8bit:dff_8bit_inst.o_q[5]
Sum[6] <= dff_8bit:dff_8bit_inst.o_q[6]
Sum[7] <= dff_8bit:dff_8bit_inst.o_q[7]
CarryOut <= transitoryC.DB_MAX_OUTPUT_PORT_TYPE
zeroOut <= comb.DB_MAX_OUTPUT_PORT_TYPE
OverFlowOut <= OverFlowOut.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst
i_d[0] => d_FF:dff_inst0.i_d
i_d[1] => d_FF:dff_inst1.i_d
i_d[2] => d_FF:dff_inst2.i_d
i_d[3] => d_FF:dff_inst3.i_d
i_d[4] => d_FF:dff_inst4.i_d
i_d[5] => d_FF:dff_inst5.i_d
i_d[6] => d_FF:dff_inst6.i_d
i_d[7] => d_FF:dff_inst7.i_d
i_clock => d_FF:dff_inst0.i_clock
i_clock => d_FF:dff_inst1.i_clock
i_clock => d_FF:dff_inst2.i_clock
i_clock => d_FF:dff_inst3.i_clock
i_clock => d_FF:dff_inst4.i_clock
i_clock => d_FF:dff_inst5.i_clock
i_clock => d_FF:dff_inst6.i_clock
i_clock => d_FF:dff_inst7.i_clock
o_q[0] <= d_FF:dff_inst0.o_q
o_q[1] <= d_FF:dff_inst1.o_q
o_q[2] <= d_FF:dff_inst2.o_q
o_q[3] <= d_FF:dff_inst3.o_q
o_q[4] <= d_FF:dff_inst4.o_q
o_q[5] <= d_FF:dff_inst5.o_q
o_q[6] <= d_FF:dff_inst6.o_q
o_q[7] <= d_FF:dff_inst7.o_q
o_qBar[0] <= d_FF:dff_inst0.o_qBar
o_qBar[1] <= d_FF:dff_inst1.o_qBar
o_qBar[2] <= d_FF:dff_inst2.o_qBar
o_qBar[3] <= d_FF:dff_inst3.o_qBar
o_qBar[4] <= d_FF:dff_inst4.o_qBar
o_qBar[5] <= d_FF:dff_inst5.o_qBar
o_qBar[6] <= d_FF:dff_inst6.o_qBar
o_qBar[7] <= d_FF:dff_inst7.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst4
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst4|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst5
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst5|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst6
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst6|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst7
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst7|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst1|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst7|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst2
a[0] => CLA_4bit:CLA_4bit_lower.a[0]
a[1] => CLA_4bit:CLA_4bit_lower.a[1]
a[2] => CLA_4bit:CLA_4bit_lower.a[2]
a[3] => CLA_4bit:CLA_4bit_lower.a[3]
a[4] => CLA_4bit:CLA_4bit_upper.a[0]
a[5] => CLA_4bit:CLA_4bit_upper.a[1]
a[6] => CLA_4bit:CLA_4bit_upper.a[2]
a[7] => CLA_4bit:CLA_4bit_upper.a[3]
b[0] => CLA_4bit:CLA_4bit_lower.b[0]
b[1] => CLA_4bit:CLA_4bit_lower.b[1]
b[2] => CLA_4bit:CLA_4bit_lower.b[2]
b[3] => CLA_4bit:CLA_4bit_lower.b[3]
b[4] => CLA_4bit:CLA_4bit_upper.b[0]
b[5] => CLA_4bit:CLA_4bit_upper.b[1]
b[6] => CLA_4bit:CLA_4bit_upper.b[2]
b[7] => CLA_4bit:CLA_4bit_upper.b[3]
cin => CLA_4bit:CLA_4bit_lower.cin
GClock => CLA_4bit:CLA_4bit_lower.GClock
GClock => CLA_4bit:CLA_4bit_upper.GClock
GReset => CLA_4bit:CLA_4bit_lower.GReset
GReset => CLA_4bit:CLA_4bit_upper.GReset
Sum[0] <= CLA_4bit:CLA_4bit_lower.Sum[0]
Sum[1] <= CLA_4bit:CLA_4bit_lower.Sum[1]
Sum[2] <= CLA_4bit:CLA_4bit_lower.Sum[2]
Sum[3] <= CLA_4bit:CLA_4bit_lower.Sum[3]
Sum[4] <= CLA_4bit:CLA_4bit_upper.Sum[0]
Sum[5] <= CLA_4bit:CLA_4bit_upper.Sum[1]
Sum[6] <= CLA_4bit:CLA_4bit_upper.Sum[2]
Sum[7] <= CLA_4bit:CLA_4bit_upper.Sum[3]
CarryOut <= CLA_4bit:CLA_4bit_upper.CarryOut
zeroOut <= comb.DB_MAX_OUTPUT_PORT_TYPE
OverFlowOut <= CLA_4bit:CLA_4bit_upper.OverFlowOut


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_lower
a[0] => transitoryG[0].IN0
a[0] => transitoryP[0].IN0
a[0] => transitorySignal.IN0
a[1] => transitoryG[1].IN0
a[1] => transitoryP[1].IN0
a[1] => transitorySignal.IN0
a[2] => transitoryG[2].IN0
a[2] => transitoryP[2].IN0
a[2] => transitorySignal.IN0
a[3] => transitorySignal.IN0
a[3] => OverFlowOut.IN0
b[0] => transitoryG[0].IN1
b[0] => transitoryP[0].IN1
b[0] => transitorySignal.IN1
b[1] => transitoryG[1].IN1
b[1] => transitoryP[1].IN1
b[1] => transitorySignal.IN1
b[2] => transitoryG[2].IN1
b[2] => transitoryP[2].IN1
b[2] => transitorySignal.IN1
b[3] => transitorySignal.IN1
b[3] => OverFlowOut.IN1
cin => transitoryC.IN1
cin => transitorySignal[0].IN1
GClock => dff_8bit:dff_8bit_inst.i_clock
GReset => ~NO_FANOUT~
Sum[0] <= dff_8bit:dff_8bit_inst.o_q[0]
Sum[1] <= dff_8bit:dff_8bit_inst.o_q[1]
Sum[2] <= dff_8bit:dff_8bit_inst.o_q[2]
Sum[3] <= dff_8bit:dff_8bit_inst.o_q[3]
Sum[4] <= dff_8bit:dff_8bit_inst.o_q[4]
Sum[5] <= dff_8bit:dff_8bit_inst.o_q[5]
Sum[6] <= dff_8bit:dff_8bit_inst.o_q[6]
Sum[7] <= dff_8bit:dff_8bit_inst.o_q[7]
CarryOut <= transitoryC.DB_MAX_OUTPUT_PORT_TYPE
zeroOut <= comb.DB_MAX_OUTPUT_PORT_TYPE
OverFlowOut <= OverFlowOut.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst
i_d[0] => d_FF:dff_inst0.i_d
i_d[1] => d_FF:dff_inst1.i_d
i_d[2] => d_FF:dff_inst2.i_d
i_d[3] => d_FF:dff_inst3.i_d
i_d[4] => d_FF:dff_inst4.i_d
i_d[5] => d_FF:dff_inst5.i_d
i_d[6] => d_FF:dff_inst6.i_d
i_d[7] => d_FF:dff_inst7.i_d
i_clock => d_FF:dff_inst0.i_clock
i_clock => d_FF:dff_inst1.i_clock
i_clock => d_FF:dff_inst2.i_clock
i_clock => d_FF:dff_inst3.i_clock
i_clock => d_FF:dff_inst4.i_clock
i_clock => d_FF:dff_inst5.i_clock
i_clock => d_FF:dff_inst6.i_clock
i_clock => d_FF:dff_inst7.i_clock
o_q[0] <= d_FF:dff_inst0.o_q
o_q[1] <= d_FF:dff_inst1.o_q
o_q[2] <= d_FF:dff_inst2.o_q
o_q[3] <= d_FF:dff_inst3.o_q
o_q[4] <= d_FF:dff_inst4.o_q
o_q[5] <= d_FF:dff_inst5.o_q
o_q[6] <= d_FF:dff_inst6.o_q
o_q[7] <= d_FF:dff_inst7.o_q
o_qBar[0] <= d_FF:dff_inst0.o_qBar
o_qBar[1] <= d_FF:dff_inst1.o_qBar
o_qBar[2] <= d_FF:dff_inst2.o_qBar
o_qBar[3] <= d_FF:dff_inst3.o_qBar
o_qBar[4] <= d_FF:dff_inst4.o_qBar
o_qBar[5] <= d_FF:dff_inst5.o_qBar
o_qBar[6] <= d_FF:dff_inst6.o_qBar
o_qBar[7] <= d_FF:dff_inst7.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst4
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst4|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst5
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst5|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst6
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst6|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst7
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst7|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst7|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_upper
a[0] => transitoryG[0].IN0
a[0] => transitoryP[0].IN0
a[0] => transitorySignal.IN0
a[1] => transitoryG[1].IN0
a[1] => transitoryP[1].IN0
a[1] => transitorySignal.IN0
a[2] => transitoryG[2].IN0
a[2] => transitoryP[2].IN0
a[2] => transitorySignal.IN0
a[3] => transitorySignal.IN0
a[3] => OverFlowOut.IN0
b[0] => transitoryG[0].IN1
b[0] => transitoryP[0].IN1
b[0] => transitorySignal.IN1
b[1] => transitoryG[1].IN1
b[1] => transitoryP[1].IN1
b[1] => transitorySignal.IN1
b[2] => transitoryG[2].IN1
b[2] => transitoryP[2].IN1
b[2] => transitorySignal.IN1
b[3] => transitorySignal.IN1
b[3] => OverFlowOut.IN1
cin => transitoryC.IN1
cin => transitorySignal[0].IN1
GClock => dff_8bit:dff_8bit_inst.i_clock
GReset => ~NO_FANOUT~
Sum[0] <= dff_8bit:dff_8bit_inst.o_q[0]
Sum[1] <= dff_8bit:dff_8bit_inst.o_q[1]
Sum[2] <= dff_8bit:dff_8bit_inst.o_q[2]
Sum[3] <= dff_8bit:dff_8bit_inst.o_q[3]
Sum[4] <= dff_8bit:dff_8bit_inst.o_q[4]
Sum[5] <= dff_8bit:dff_8bit_inst.o_q[5]
Sum[6] <= dff_8bit:dff_8bit_inst.o_q[6]
Sum[7] <= dff_8bit:dff_8bit_inst.o_q[7]
CarryOut <= transitoryC.DB_MAX_OUTPUT_PORT_TYPE
zeroOut <= comb.DB_MAX_OUTPUT_PORT_TYPE
OverFlowOut <= OverFlowOut.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst
i_d[0] => d_FF:dff_inst0.i_d
i_d[1] => d_FF:dff_inst1.i_d
i_d[2] => d_FF:dff_inst2.i_d
i_d[3] => d_FF:dff_inst3.i_d
i_d[4] => d_FF:dff_inst4.i_d
i_d[5] => d_FF:dff_inst5.i_d
i_d[6] => d_FF:dff_inst6.i_d
i_d[7] => d_FF:dff_inst7.i_d
i_clock => d_FF:dff_inst0.i_clock
i_clock => d_FF:dff_inst1.i_clock
i_clock => d_FF:dff_inst2.i_clock
i_clock => d_FF:dff_inst3.i_clock
i_clock => d_FF:dff_inst4.i_clock
i_clock => d_FF:dff_inst5.i_clock
i_clock => d_FF:dff_inst6.i_clock
i_clock => d_FF:dff_inst7.i_clock
o_q[0] <= d_FF:dff_inst0.o_q
o_q[1] <= d_FF:dff_inst1.o_q
o_q[2] <= d_FF:dff_inst2.o_q
o_q[3] <= d_FF:dff_inst3.o_q
o_q[4] <= d_FF:dff_inst4.o_q
o_q[5] <= d_FF:dff_inst5.o_q
o_q[6] <= d_FF:dff_inst6.o_q
o_q[7] <= d_FF:dff_inst7.o_q
o_qBar[0] <= d_FF:dff_inst0.o_qBar
o_qBar[1] <= d_FF:dff_inst1.o_qBar
o_qBar[2] <= d_FF:dff_inst2.o_qBar
o_qBar[3] <= d_FF:dff_inst3.o_qBar
o_qBar[4] <= d_FF:dff_inst4.o_qBar
o_qBar[5] <= d_FF:dff_inst5.o_qBar
o_qBar[6] <= d_FF:dff_inst6.o_qBar
o_qBar[7] <= d_FF:dff_inst7.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst4
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst4|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst5
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst5|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst6
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst6|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst7
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst7|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst7|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst3
a[0] => CLA_4bit:CLA_4bit_lower.a[0]
a[1] => CLA_4bit:CLA_4bit_lower.a[1]
a[2] => CLA_4bit:CLA_4bit_lower.a[2]
a[3] => CLA_4bit:CLA_4bit_lower.a[3]
a[4] => CLA_4bit:CLA_4bit_upper.a[0]
a[5] => CLA_4bit:CLA_4bit_upper.a[1]
a[6] => CLA_4bit:CLA_4bit_upper.a[2]
a[7] => CLA_4bit:CLA_4bit_upper.a[3]
b[0] => CLA_4bit:CLA_4bit_lower.b[0]
b[1] => CLA_4bit:CLA_4bit_lower.b[1]
b[2] => CLA_4bit:CLA_4bit_lower.b[2]
b[3] => CLA_4bit:CLA_4bit_lower.b[3]
b[4] => CLA_4bit:CLA_4bit_upper.b[0]
b[5] => CLA_4bit:CLA_4bit_upper.b[1]
b[6] => CLA_4bit:CLA_4bit_upper.b[2]
b[7] => CLA_4bit:CLA_4bit_upper.b[3]
cin => CLA_4bit:CLA_4bit_lower.cin
GClock => CLA_4bit:CLA_4bit_lower.GClock
GClock => CLA_4bit:CLA_4bit_upper.GClock
GReset => CLA_4bit:CLA_4bit_lower.GReset
GReset => CLA_4bit:CLA_4bit_upper.GReset
Sum[0] <= CLA_4bit:CLA_4bit_lower.Sum[0]
Sum[1] <= CLA_4bit:CLA_4bit_lower.Sum[1]
Sum[2] <= CLA_4bit:CLA_4bit_lower.Sum[2]
Sum[3] <= CLA_4bit:CLA_4bit_lower.Sum[3]
Sum[4] <= CLA_4bit:CLA_4bit_upper.Sum[0]
Sum[5] <= CLA_4bit:CLA_4bit_upper.Sum[1]
Sum[6] <= CLA_4bit:CLA_4bit_upper.Sum[2]
Sum[7] <= CLA_4bit:CLA_4bit_upper.Sum[3]
CarryOut <= CLA_4bit:CLA_4bit_upper.CarryOut
zeroOut <= comb.DB_MAX_OUTPUT_PORT_TYPE
OverFlowOut <= CLA_4bit:CLA_4bit_upper.OverFlowOut


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_lower
a[0] => transitoryG[0].IN0
a[0] => transitoryP[0].IN0
a[0] => transitorySignal.IN0
a[1] => transitoryG[1].IN0
a[1] => transitoryP[1].IN0
a[1] => transitorySignal.IN0
a[2] => transitoryG[2].IN0
a[2] => transitoryP[2].IN0
a[2] => transitorySignal.IN0
a[3] => transitorySignal.IN0
a[3] => OverFlowOut.IN0
b[0] => transitoryG[0].IN1
b[0] => transitoryP[0].IN1
b[0] => transitorySignal.IN1
b[1] => transitoryG[1].IN1
b[1] => transitoryP[1].IN1
b[1] => transitorySignal.IN1
b[2] => transitoryG[2].IN1
b[2] => transitoryP[2].IN1
b[2] => transitorySignal.IN1
b[3] => transitorySignal.IN1
b[3] => OverFlowOut.IN1
cin => transitoryC.IN1
cin => transitorySignal[0].IN1
GClock => dff_8bit:dff_8bit_inst.i_clock
GReset => ~NO_FANOUT~
Sum[0] <= dff_8bit:dff_8bit_inst.o_q[0]
Sum[1] <= dff_8bit:dff_8bit_inst.o_q[1]
Sum[2] <= dff_8bit:dff_8bit_inst.o_q[2]
Sum[3] <= dff_8bit:dff_8bit_inst.o_q[3]
Sum[4] <= dff_8bit:dff_8bit_inst.o_q[4]
Sum[5] <= dff_8bit:dff_8bit_inst.o_q[5]
Sum[6] <= dff_8bit:dff_8bit_inst.o_q[6]
Sum[7] <= dff_8bit:dff_8bit_inst.o_q[7]
CarryOut <= transitoryC.DB_MAX_OUTPUT_PORT_TYPE
zeroOut <= comb.DB_MAX_OUTPUT_PORT_TYPE
OverFlowOut <= OverFlowOut.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst
i_d[0] => d_FF:dff_inst0.i_d
i_d[1] => d_FF:dff_inst1.i_d
i_d[2] => d_FF:dff_inst2.i_d
i_d[3] => d_FF:dff_inst3.i_d
i_d[4] => d_FF:dff_inst4.i_d
i_d[5] => d_FF:dff_inst5.i_d
i_d[6] => d_FF:dff_inst6.i_d
i_d[7] => d_FF:dff_inst7.i_d
i_clock => d_FF:dff_inst0.i_clock
i_clock => d_FF:dff_inst1.i_clock
i_clock => d_FF:dff_inst2.i_clock
i_clock => d_FF:dff_inst3.i_clock
i_clock => d_FF:dff_inst4.i_clock
i_clock => d_FF:dff_inst5.i_clock
i_clock => d_FF:dff_inst6.i_clock
i_clock => d_FF:dff_inst7.i_clock
o_q[0] <= d_FF:dff_inst0.o_q
o_q[1] <= d_FF:dff_inst1.o_q
o_q[2] <= d_FF:dff_inst2.o_q
o_q[3] <= d_FF:dff_inst3.o_q
o_q[4] <= d_FF:dff_inst4.o_q
o_q[5] <= d_FF:dff_inst5.o_q
o_q[6] <= d_FF:dff_inst6.o_q
o_q[7] <= d_FF:dff_inst7.o_q
o_qBar[0] <= d_FF:dff_inst0.o_qBar
o_qBar[1] <= d_FF:dff_inst1.o_qBar
o_qBar[2] <= d_FF:dff_inst2.o_qBar
o_qBar[3] <= d_FF:dff_inst3.o_qBar
o_qBar[4] <= d_FF:dff_inst4.o_qBar
o_qBar[5] <= d_FF:dff_inst5.o_qBar
o_qBar[6] <= d_FF:dff_inst6.o_qBar
o_qBar[7] <= d_FF:dff_inst7.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst4
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst4|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst5
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst5|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst6
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst6|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst7
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst7|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst7|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_upper
a[0] => transitoryG[0].IN0
a[0] => transitoryP[0].IN0
a[0] => transitorySignal.IN0
a[1] => transitoryG[1].IN0
a[1] => transitoryP[1].IN0
a[1] => transitorySignal.IN0
a[2] => transitoryG[2].IN0
a[2] => transitoryP[2].IN0
a[2] => transitorySignal.IN0
a[3] => transitorySignal.IN0
a[3] => OverFlowOut.IN0
b[0] => transitoryG[0].IN1
b[0] => transitoryP[0].IN1
b[0] => transitorySignal.IN1
b[1] => transitoryG[1].IN1
b[1] => transitoryP[1].IN1
b[1] => transitorySignal.IN1
b[2] => transitoryG[2].IN1
b[2] => transitoryP[2].IN1
b[2] => transitorySignal.IN1
b[3] => transitorySignal.IN1
b[3] => OverFlowOut.IN1
cin => transitoryC.IN1
cin => transitorySignal[0].IN1
GClock => dff_8bit:dff_8bit_inst.i_clock
GReset => ~NO_FANOUT~
Sum[0] <= dff_8bit:dff_8bit_inst.o_q[0]
Sum[1] <= dff_8bit:dff_8bit_inst.o_q[1]
Sum[2] <= dff_8bit:dff_8bit_inst.o_q[2]
Sum[3] <= dff_8bit:dff_8bit_inst.o_q[3]
Sum[4] <= dff_8bit:dff_8bit_inst.o_q[4]
Sum[5] <= dff_8bit:dff_8bit_inst.o_q[5]
Sum[6] <= dff_8bit:dff_8bit_inst.o_q[6]
Sum[7] <= dff_8bit:dff_8bit_inst.o_q[7]
CarryOut <= transitoryC.DB_MAX_OUTPUT_PORT_TYPE
zeroOut <= comb.DB_MAX_OUTPUT_PORT_TYPE
OverFlowOut <= OverFlowOut.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst
i_d[0] => d_FF:dff_inst0.i_d
i_d[1] => d_FF:dff_inst1.i_d
i_d[2] => d_FF:dff_inst2.i_d
i_d[3] => d_FF:dff_inst3.i_d
i_d[4] => d_FF:dff_inst4.i_d
i_d[5] => d_FF:dff_inst5.i_d
i_d[6] => d_FF:dff_inst6.i_d
i_d[7] => d_FF:dff_inst7.i_d
i_clock => d_FF:dff_inst0.i_clock
i_clock => d_FF:dff_inst1.i_clock
i_clock => d_FF:dff_inst2.i_clock
i_clock => d_FF:dff_inst3.i_clock
i_clock => d_FF:dff_inst4.i_clock
i_clock => d_FF:dff_inst5.i_clock
i_clock => d_FF:dff_inst6.i_clock
i_clock => d_FF:dff_inst7.i_clock
o_q[0] <= d_FF:dff_inst0.o_q
o_q[1] <= d_FF:dff_inst1.o_q
o_q[2] <= d_FF:dff_inst2.o_q
o_q[3] <= d_FF:dff_inst3.o_q
o_q[4] <= d_FF:dff_inst4.o_q
o_q[5] <= d_FF:dff_inst5.o_q
o_q[6] <= d_FF:dff_inst6.o_q
o_q[7] <= d_FF:dff_inst7.o_q
o_qBar[0] <= d_FF:dff_inst0.o_qBar
o_qBar[1] <= d_FF:dff_inst1.o_qBar
o_qBar[2] <= d_FF:dff_inst2.o_qBar
o_qBar[3] <= d_FF:dff_inst3.o_qBar
o_qBar[4] <= d_FF:dff_inst4.o_qBar
o_qBar[5] <= d_FF:dff_inst5.o_qBar
o_qBar[6] <= d_FF:dff_inst6.o_qBar
o_qBar[7] <= d_FF:dff_inst7.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst4
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst4|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst5
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst5|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst6
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst6|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst7
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst7|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst7|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst4
a[0] => CLA_4bit:CLA_4bit_lower.a[0]
a[1] => CLA_4bit:CLA_4bit_lower.a[1]
a[2] => CLA_4bit:CLA_4bit_lower.a[2]
a[3] => CLA_4bit:CLA_4bit_lower.a[3]
a[4] => CLA_4bit:CLA_4bit_upper.a[0]
a[5] => CLA_4bit:CLA_4bit_upper.a[1]
a[6] => CLA_4bit:CLA_4bit_upper.a[2]
a[7] => CLA_4bit:CLA_4bit_upper.a[3]
b[0] => CLA_4bit:CLA_4bit_lower.b[0]
b[1] => CLA_4bit:CLA_4bit_lower.b[1]
b[2] => CLA_4bit:CLA_4bit_lower.b[2]
b[3] => CLA_4bit:CLA_4bit_lower.b[3]
b[4] => CLA_4bit:CLA_4bit_upper.b[0]
b[5] => CLA_4bit:CLA_4bit_upper.b[1]
b[6] => CLA_4bit:CLA_4bit_upper.b[2]
b[7] => CLA_4bit:CLA_4bit_upper.b[3]
cin => CLA_4bit:CLA_4bit_lower.cin
GClock => CLA_4bit:CLA_4bit_lower.GClock
GClock => CLA_4bit:CLA_4bit_upper.GClock
GReset => CLA_4bit:CLA_4bit_lower.GReset
GReset => CLA_4bit:CLA_4bit_upper.GReset
Sum[0] <= CLA_4bit:CLA_4bit_lower.Sum[0]
Sum[1] <= CLA_4bit:CLA_4bit_lower.Sum[1]
Sum[2] <= CLA_4bit:CLA_4bit_lower.Sum[2]
Sum[3] <= CLA_4bit:CLA_4bit_lower.Sum[3]
Sum[4] <= CLA_4bit:CLA_4bit_upper.Sum[0]
Sum[5] <= CLA_4bit:CLA_4bit_upper.Sum[1]
Sum[6] <= CLA_4bit:CLA_4bit_upper.Sum[2]
Sum[7] <= CLA_4bit:CLA_4bit_upper.Sum[3]
CarryOut <= CLA_4bit:CLA_4bit_upper.CarryOut
zeroOut <= comb.DB_MAX_OUTPUT_PORT_TYPE
OverFlowOut <= CLA_4bit:CLA_4bit_upper.OverFlowOut


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_lower
a[0] => transitoryG[0].IN0
a[0] => transitoryP[0].IN0
a[0] => transitorySignal.IN0
a[1] => transitoryG[1].IN0
a[1] => transitoryP[1].IN0
a[1] => transitorySignal.IN0
a[2] => transitoryG[2].IN0
a[2] => transitoryP[2].IN0
a[2] => transitorySignal.IN0
a[3] => transitorySignal.IN0
a[3] => OverFlowOut.IN0
b[0] => transitoryG[0].IN1
b[0] => transitoryP[0].IN1
b[0] => transitorySignal.IN1
b[1] => transitoryG[1].IN1
b[1] => transitoryP[1].IN1
b[1] => transitorySignal.IN1
b[2] => transitoryG[2].IN1
b[2] => transitoryP[2].IN1
b[2] => transitorySignal.IN1
b[3] => transitorySignal.IN1
b[3] => OverFlowOut.IN1
cin => transitoryC.IN1
cin => transitorySignal[0].IN1
GClock => dff_8bit:dff_8bit_inst.i_clock
GReset => ~NO_FANOUT~
Sum[0] <= dff_8bit:dff_8bit_inst.o_q[0]
Sum[1] <= dff_8bit:dff_8bit_inst.o_q[1]
Sum[2] <= dff_8bit:dff_8bit_inst.o_q[2]
Sum[3] <= dff_8bit:dff_8bit_inst.o_q[3]
Sum[4] <= dff_8bit:dff_8bit_inst.o_q[4]
Sum[5] <= dff_8bit:dff_8bit_inst.o_q[5]
Sum[6] <= dff_8bit:dff_8bit_inst.o_q[6]
Sum[7] <= dff_8bit:dff_8bit_inst.o_q[7]
CarryOut <= transitoryC.DB_MAX_OUTPUT_PORT_TYPE
zeroOut <= comb.DB_MAX_OUTPUT_PORT_TYPE
OverFlowOut <= OverFlowOut.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst
i_d[0] => d_FF:dff_inst0.i_d
i_d[1] => d_FF:dff_inst1.i_d
i_d[2] => d_FF:dff_inst2.i_d
i_d[3] => d_FF:dff_inst3.i_d
i_d[4] => d_FF:dff_inst4.i_d
i_d[5] => d_FF:dff_inst5.i_d
i_d[6] => d_FF:dff_inst6.i_d
i_d[7] => d_FF:dff_inst7.i_d
i_clock => d_FF:dff_inst0.i_clock
i_clock => d_FF:dff_inst1.i_clock
i_clock => d_FF:dff_inst2.i_clock
i_clock => d_FF:dff_inst3.i_clock
i_clock => d_FF:dff_inst4.i_clock
i_clock => d_FF:dff_inst5.i_clock
i_clock => d_FF:dff_inst6.i_clock
i_clock => d_FF:dff_inst7.i_clock
o_q[0] <= d_FF:dff_inst0.o_q
o_q[1] <= d_FF:dff_inst1.o_q
o_q[2] <= d_FF:dff_inst2.o_q
o_q[3] <= d_FF:dff_inst3.o_q
o_q[4] <= d_FF:dff_inst4.o_q
o_q[5] <= d_FF:dff_inst5.o_q
o_q[6] <= d_FF:dff_inst6.o_q
o_q[7] <= d_FF:dff_inst7.o_q
o_qBar[0] <= d_FF:dff_inst0.o_qBar
o_qBar[1] <= d_FF:dff_inst1.o_qBar
o_qBar[2] <= d_FF:dff_inst2.o_qBar
o_qBar[3] <= d_FF:dff_inst3.o_qBar
o_qBar[4] <= d_FF:dff_inst4.o_qBar
o_qBar[5] <= d_FF:dff_inst5.o_qBar
o_qBar[6] <= d_FF:dff_inst6.o_qBar
o_qBar[7] <= d_FF:dff_inst7.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst4
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst4|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst5
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst5|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst6
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst6|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst7
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst7|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst7|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_upper
a[0] => transitoryG[0].IN0
a[0] => transitoryP[0].IN0
a[0] => transitorySignal.IN0
a[1] => transitoryG[1].IN0
a[1] => transitoryP[1].IN0
a[1] => transitorySignal.IN0
a[2] => transitoryG[2].IN0
a[2] => transitoryP[2].IN0
a[2] => transitorySignal.IN0
a[3] => transitorySignal.IN0
a[3] => OverFlowOut.IN0
b[0] => transitoryG[0].IN1
b[0] => transitoryP[0].IN1
b[0] => transitorySignal.IN1
b[1] => transitoryG[1].IN1
b[1] => transitoryP[1].IN1
b[1] => transitorySignal.IN1
b[2] => transitoryG[2].IN1
b[2] => transitoryP[2].IN1
b[2] => transitorySignal.IN1
b[3] => transitorySignal.IN1
b[3] => OverFlowOut.IN1
cin => transitoryC.IN1
cin => transitorySignal[0].IN1
GClock => dff_8bit:dff_8bit_inst.i_clock
GReset => ~NO_FANOUT~
Sum[0] <= dff_8bit:dff_8bit_inst.o_q[0]
Sum[1] <= dff_8bit:dff_8bit_inst.o_q[1]
Sum[2] <= dff_8bit:dff_8bit_inst.o_q[2]
Sum[3] <= dff_8bit:dff_8bit_inst.o_q[3]
Sum[4] <= dff_8bit:dff_8bit_inst.o_q[4]
Sum[5] <= dff_8bit:dff_8bit_inst.o_q[5]
Sum[6] <= dff_8bit:dff_8bit_inst.o_q[6]
Sum[7] <= dff_8bit:dff_8bit_inst.o_q[7]
CarryOut <= transitoryC.DB_MAX_OUTPUT_PORT_TYPE
zeroOut <= comb.DB_MAX_OUTPUT_PORT_TYPE
OverFlowOut <= OverFlowOut.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst
i_d[0] => d_FF:dff_inst0.i_d
i_d[1] => d_FF:dff_inst1.i_d
i_d[2] => d_FF:dff_inst2.i_d
i_d[3] => d_FF:dff_inst3.i_d
i_d[4] => d_FF:dff_inst4.i_d
i_d[5] => d_FF:dff_inst5.i_d
i_d[6] => d_FF:dff_inst6.i_d
i_d[7] => d_FF:dff_inst7.i_d
i_clock => d_FF:dff_inst0.i_clock
i_clock => d_FF:dff_inst1.i_clock
i_clock => d_FF:dff_inst2.i_clock
i_clock => d_FF:dff_inst3.i_clock
i_clock => d_FF:dff_inst4.i_clock
i_clock => d_FF:dff_inst5.i_clock
i_clock => d_FF:dff_inst6.i_clock
i_clock => d_FF:dff_inst7.i_clock
o_q[0] <= d_FF:dff_inst0.o_q
o_q[1] <= d_FF:dff_inst1.o_q
o_q[2] <= d_FF:dff_inst2.o_q
o_q[3] <= d_FF:dff_inst3.o_q
o_q[4] <= d_FF:dff_inst4.o_q
o_q[5] <= d_FF:dff_inst5.o_q
o_q[6] <= d_FF:dff_inst6.o_q
o_q[7] <= d_FF:dff_inst7.o_q
o_qBar[0] <= d_FF:dff_inst0.o_qBar
o_qBar[1] <= d_FF:dff_inst1.o_qBar
o_qBar[2] <= d_FF:dff_inst2.o_qBar
o_qBar[3] <= d_FF:dff_inst3.o_qBar
o_qBar[4] <= d_FF:dff_inst4.o_qBar
o_qBar[5] <= d_FF:dff_inst5.o_qBar
o_qBar[6] <= d_FF:dff_inst6.o_qBar
o_qBar[7] <= d_FF:dff_inst7.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst4
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst4|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst5
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst5|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst6
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst6|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst7
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst7|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst7|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst5
a[0] => CLA_4bit:CLA_4bit_lower.a[0]
a[1] => CLA_4bit:CLA_4bit_lower.a[1]
a[2] => CLA_4bit:CLA_4bit_lower.a[2]
a[3] => CLA_4bit:CLA_4bit_lower.a[3]
a[4] => CLA_4bit:CLA_4bit_upper.a[0]
a[5] => CLA_4bit:CLA_4bit_upper.a[1]
a[6] => CLA_4bit:CLA_4bit_upper.a[2]
a[7] => CLA_4bit:CLA_4bit_upper.a[3]
b[0] => CLA_4bit:CLA_4bit_lower.b[0]
b[1] => CLA_4bit:CLA_4bit_lower.b[1]
b[2] => CLA_4bit:CLA_4bit_lower.b[2]
b[3] => CLA_4bit:CLA_4bit_lower.b[3]
b[4] => CLA_4bit:CLA_4bit_upper.b[0]
b[5] => CLA_4bit:CLA_4bit_upper.b[1]
b[6] => CLA_4bit:CLA_4bit_upper.b[2]
b[7] => CLA_4bit:CLA_4bit_upper.b[3]
cin => CLA_4bit:CLA_4bit_lower.cin
GClock => CLA_4bit:CLA_4bit_lower.GClock
GClock => CLA_4bit:CLA_4bit_upper.GClock
GReset => CLA_4bit:CLA_4bit_lower.GReset
GReset => CLA_4bit:CLA_4bit_upper.GReset
Sum[0] <= CLA_4bit:CLA_4bit_lower.Sum[0]
Sum[1] <= CLA_4bit:CLA_4bit_lower.Sum[1]
Sum[2] <= CLA_4bit:CLA_4bit_lower.Sum[2]
Sum[3] <= CLA_4bit:CLA_4bit_lower.Sum[3]
Sum[4] <= CLA_4bit:CLA_4bit_upper.Sum[0]
Sum[5] <= CLA_4bit:CLA_4bit_upper.Sum[1]
Sum[6] <= CLA_4bit:CLA_4bit_upper.Sum[2]
Sum[7] <= CLA_4bit:CLA_4bit_upper.Sum[3]
CarryOut <= CLA_4bit:CLA_4bit_upper.CarryOut
zeroOut <= comb.DB_MAX_OUTPUT_PORT_TYPE
OverFlowOut <= CLA_4bit:CLA_4bit_upper.OverFlowOut


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_lower
a[0] => transitoryG[0].IN0
a[0] => transitoryP[0].IN0
a[0] => transitorySignal.IN0
a[1] => transitoryG[1].IN0
a[1] => transitoryP[1].IN0
a[1] => transitorySignal.IN0
a[2] => transitoryG[2].IN0
a[2] => transitoryP[2].IN0
a[2] => transitorySignal.IN0
a[3] => transitorySignal.IN0
a[3] => OverFlowOut.IN0
b[0] => transitoryG[0].IN1
b[0] => transitoryP[0].IN1
b[0] => transitorySignal.IN1
b[1] => transitoryG[1].IN1
b[1] => transitoryP[1].IN1
b[1] => transitorySignal.IN1
b[2] => transitoryG[2].IN1
b[2] => transitoryP[2].IN1
b[2] => transitorySignal.IN1
b[3] => transitorySignal.IN1
b[3] => OverFlowOut.IN1
cin => transitoryC.IN1
cin => transitorySignal[0].IN1
GClock => dff_8bit:dff_8bit_inst.i_clock
GReset => ~NO_FANOUT~
Sum[0] <= dff_8bit:dff_8bit_inst.o_q[0]
Sum[1] <= dff_8bit:dff_8bit_inst.o_q[1]
Sum[2] <= dff_8bit:dff_8bit_inst.o_q[2]
Sum[3] <= dff_8bit:dff_8bit_inst.o_q[3]
Sum[4] <= dff_8bit:dff_8bit_inst.o_q[4]
Sum[5] <= dff_8bit:dff_8bit_inst.o_q[5]
Sum[6] <= dff_8bit:dff_8bit_inst.o_q[6]
Sum[7] <= dff_8bit:dff_8bit_inst.o_q[7]
CarryOut <= transitoryC.DB_MAX_OUTPUT_PORT_TYPE
zeroOut <= comb.DB_MAX_OUTPUT_PORT_TYPE
OverFlowOut <= OverFlowOut.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst
i_d[0] => d_FF:dff_inst0.i_d
i_d[1] => d_FF:dff_inst1.i_d
i_d[2] => d_FF:dff_inst2.i_d
i_d[3] => d_FF:dff_inst3.i_d
i_d[4] => d_FF:dff_inst4.i_d
i_d[5] => d_FF:dff_inst5.i_d
i_d[6] => d_FF:dff_inst6.i_d
i_d[7] => d_FF:dff_inst7.i_d
i_clock => d_FF:dff_inst0.i_clock
i_clock => d_FF:dff_inst1.i_clock
i_clock => d_FF:dff_inst2.i_clock
i_clock => d_FF:dff_inst3.i_clock
i_clock => d_FF:dff_inst4.i_clock
i_clock => d_FF:dff_inst5.i_clock
i_clock => d_FF:dff_inst6.i_clock
i_clock => d_FF:dff_inst7.i_clock
o_q[0] <= d_FF:dff_inst0.o_q
o_q[1] <= d_FF:dff_inst1.o_q
o_q[2] <= d_FF:dff_inst2.o_q
o_q[3] <= d_FF:dff_inst3.o_q
o_q[4] <= d_FF:dff_inst4.o_q
o_q[5] <= d_FF:dff_inst5.o_q
o_q[6] <= d_FF:dff_inst6.o_q
o_q[7] <= d_FF:dff_inst7.o_q
o_qBar[0] <= d_FF:dff_inst0.o_qBar
o_qBar[1] <= d_FF:dff_inst1.o_qBar
o_qBar[2] <= d_FF:dff_inst2.o_qBar
o_qBar[3] <= d_FF:dff_inst3.o_qBar
o_qBar[4] <= d_FF:dff_inst4.o_qBar
o_qBar[5] <= d_FF:dff_inst5.o_qBar
o_qBar[6] <= d_FF:dff_inst6.o_qBar
o_qBar[7] <= d_FF:dff_inst7.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst4
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst4|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst5
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst5|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst6
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst6|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst7
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst7|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst7|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_upper
a[0] => transitoryG[0].IN0
a[0] => transitoryP[0].IN0
a[0] => transitorySignal.IN0
a[1] => transitoryG[1].IN0
a[1] => transitoryP[1].IN0
a[1] => transitorySignal.IN0
a[2] => transitoryG[2].IN0
a[2] => transitoryP[2].IN0
a[2] => transitorySignal.IN0
a[3] => transitorySignal.IN0
a[3] => OverFlowOut.IN0
b[0] => transitoryG[0].IN1
b[0] => transitoryP[0].IN1
b[0] => transitorySignal.IN1
b[1] => transitoryG[1].IN1
b[1] => transitoryP[1].IN1
b[1] => transitorySignal.IN1
b[2] => transitoryG[2].IN1
b[2] => transitoryP[2].IN1
b[2] => transitorySignal.IN1
b[3] => transitorySignal.IN1
b[3] => OverFlowOut.IN1
cin => transitoryC.IN1
cin => transitorySignal[0].IN1
GClock => dff_8bit:dff_8bit_inst.i_clock
GReset => ~NO_FANOUT~
Sum[0] <= dff_8bit:dff_8bit_inst.o_q[0]
Sum[1] <= dff_8bit:dff_8bit_inst.o_q[1]
Sum[2] <= dff_8bit:dff_8bit_inst.o_q[2]
Sum[3] <= dff_8bit:dff_8bit_inst.o_q[3]
Sum[4] <= dff_8bit:dff_8bit_inst.o_q[4]
Sum[5] <= dff_8bit:dff_8bit_inst.o_q[5]
Sum[6] <= dff_8bit:dff_8bit_inst.o_q[6]
Sum[7] <= dff_8bit:dff_8bit_inst.o_q[7]
CarryOut <= transitoryC.DB_MAX_OUTPUT_PORT_TYPE
zeroOut <= comb.DB_MAX_OUTPUT_PORT_TYPE
OverFlowOut <= OverFlowOut.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst
i_d[0] => d_FF:dff_inst0.i_d
i_d[1] => d_FF:dff_inst1.i_d
i_d[2] => d_FF:dff_inst2.i_d
i_d[3] => d_FF:dff_inst3.i_d
i_d[4] => d_FF:dff_inst4.i_d
i_d[5] => d_FF:dff_inst5.i_d
i_d[6] => d_FF:dff_inst6.i_d
i_d[7] => d_FF:dff_inst7.i_d
i_clock => d_FF:dff_inst0.i_clock
i_clock => d_FF:dff_inst1.i_clock
i_clock => d_FF:dff_inst2.i_clock
i_clock => d_FF:dff_inst3.i_clock
i_clock => d_FF:dff_inst4.i_clock
i_clock => d_FF:dff_inst5.i_clock
i_clock => d_FF:dff_inst6.i_clock
i_clock => d_FF:dff_inst7.i_clock
o_q[0] <= d_FF:dff_inst0.o_q
o_q[1] <= d_FF:dff_inst1.o_q
o_q[2] <= d_FF:dff_inst2.o_q
o_q[3] <= d_FF:dff_inst3.o_q
o_q[4] <= d_FF:dff_inst4.o_q
o_q[5] <= d_FF:dff_inst5.o_q
o_q[6] <= d_FF:dff_inst6.o_q
o_q[7] <= d_FF:dff_inst7.o_q
o_qBar[0] <= d_FF:dff_inst0.o_qBar
o_qBar[1] <= d_FF:dff_inst1.o_qBar
o_qBar[2] <= d_FF:dff_inst2.o_qBar
o_qBar[3] <= d_FF:dff_inst3.o_qBar
o_qBar[4] <= d_FF:dff_inst4.o_qBar
o_qBar[5] <= d_FF:dff_inst5.o_qBar
o_qBar[6] <= d_FF:dff_inst6.o_qBar
o_qBar[7] <= d_FF:dff_inst7.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst4
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst4|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst5
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst5|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst6
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst6|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst7
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst7|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst5|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst7|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst6
a[0] => CLA_4bit:CLA_4bit_lower.a[0]
a[1] => CLA_4bit:CLA_4bit_lower.a[1]
a[2] => CLA_4bit:CLA_4bit_lower.a[2]
a[3] => CLA_4bit:CLA_4bit_lower.a[3]
a[4] => CLA_4bit:CLA_4bit_upper.a[0]
a[5] => CLA_4bit:CLA_4bit_upper.a[1]
a[6] => CLA_4bit:CLA_4bit_upper.a[2]
a[7] => CLA_4bit:CLA_4bit_upper.a[3]
b[0] => CLA_4bit:CLA_4bit_lower.b[0]
b[1] => CLA_4bit:CLA_4bit_lower.b[1]
b[2] => CLA_4bit:CLA_4bit_lower.b[2]
b[3] => CLA_4bit:CLA_4bit_lower.b[3]
b[4] => CLA_4bit:CLA_4bit_upper.b[0]
b[5] => CLA_4bit:CLA_4bit_upper.b[1]
b[6] => CLA_4bit:CLA_4bit_upper.b[2]
b[7] => CLA_4bit:CLA_4bit_upper.b[3]
cin => CLA_4bit:CLA_4bit_lower.cin
GClock => CLA_4bit:CLA_4bit_lower.GClock
GClock => CLA_4bit:CLA_4bit_upper.GClock
GReset => CLA_4bit:CLA_4bit_lower.GReset
GReset => CLA_4bit:CLA_4bit_upper.GReset
Sum[0] <= CLA_4bit:CLA_4bit_lower.Sum[0]
Sum[1] <= CLA_4bit:CLA_4bit_lower.Sum[1]
Sum[2] <= CLA_4bit:CLA_4bit_lower.Sum[2]
Sum[3] <= CLA_4bit:CLA_4bit_lower.Sum[3]
Sum[4] <= CLA_4bit:CLA_4bit_upper.Sum[0]
Sum[5] <= CLA_4bit:CLA_4bit_upper.Sum[1]
Sum[6] <= CLA_4bit:CLA_4bit_upper.Sum[2]
Sum[7] <= CLA_4bit:CLA_4bit_upper.Sum[3]
CarryOut <= CLA_4bit:CLA_4bit_upper.CarryOut
zeroOut <= comb.DB_MAX_OUTPUT_PORT_TYPE
OverFlowOut <= CLA_4bit:CLA_4bit_upper.OverFlowOut


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_lower
a[0] => transitoryG[0].IN0
a[0] => transitoryP[0].IN0
a[0] => transitorySignal.IN0
a[1] => transitoryG[1].IN0
a[1] => transitoryP[1].IN0
a[1] => transitorySignal.IN0
a[2] => transitoryG[2].IN0
a[2] => transitoryP[2].IN0
a[2] => transitorySignal.IN0
a[3] => transitorySignal.IN0
a[3] => OverFlowOut.IN0
b[0] => transitoryG[0].IN1
b[0] => transitoryP[0].IN1
b[0] => transitorySignal.IN1
b[1] => transitoryG[1].IN1
b[1] => transitoryP[1].IN1
b[1] => transitorySignal.IN1
b[2] => transitoryG[2].IN1
b[2] => transitoryP[2].IN1
b[2] => transitorySignal.IN1
b[3] => transitorySignal.IN1
b[3] => OverFlowOut.IN1
cin => transitoryC.IN1
cin => transitorySignal[0].IN1
GClock => dff_8bit:dff_8bit_inst.i_clock
GReset => ~NO_FANOUT~
Sum[0] <= dff_8bit:dff_8bit_inst.o_q[0]
Sum[1] <= dff_8bit:dff_8bit_inst.o_q[1]
Sum[2] <= dff_8bit:dff_8bit_inst.o_q[2]
Sum[3] <= dff_8bit:dff_8bit_inst.o_q[3]
Sum[4] <= dff_8bit:dff_8bit_inst.o_q[4]
Sum[5] <= dff_8bit:dff_8bit_inst.o_q[5]
Sum[6] <= dff_8bit:dff_8bit_inst.o_q[6]
Sum[7] <= dff_8bit:dff_8bit_inst.o_q[7]
CarryOut <= transitoryC.DB_MAX_OUTPUT_PORT_TYPE
zeroOut <= comb.DB_MAX_OUTPUT_PORT_TYPE
OverFlowOut <= OverFlowOut.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst
i_d[0] => d_FF:dff_inst0.i_d
i_d[1] => d_FF:dff_inst1.i_d
i_d[2] => d_FF:dff_inst2.i_d
i_d[3] => d_FF:dff_inst3.i_d
i_d[4] => d_FF:dff_inst4.i_d
i_d[5] => d_FF:dff_inst5.i_d
i_d[6] => d_FF:dff_inst6.i_d
i_d[7] => d_FF:dff_inst7.i_d
i_clock => d_FF:dff_inst0.i_clock
i_clock => d_FF:dff_inst1.i_clock
i_clock => d_FF:dff_inst2.i_clock
i_clock => d_FF:dff_inst3.i_clock
i_clock => d_FF:dff_inst4.i_clock
i_clock => d_FF:dff_inst5.i_clock
i_clock => d_FF:dff_inst6.i_clock
i_clock => d_FF:dff_inst7.i_clock
o_q[0] <= d_FF:dff_inst0.o_q
o_q[1] <= d_FF:dff_inst1.o_q
o_q[2] <= d_FF:dff_inst2.o_q
o_q[3] <= d_FF:dff_inst3.o_q
o_q[4] <= d_FF:dff_inst4.o_q
o_q[5] <= d_FF:dff_inst5.o_q
o_q[6] <= d_FF:dff_inst6.o_q
o_q[7] <= d_FF:dff_inst7.o_q
o_qBar[0] <= d_FF:dff_inst0.o_qBar
o_qBar[1] <= d_FF:dff_inst1.o_qBar
o_qBar[2] <= d_FF:dff_inst2.o_qBar
o_qBar[3] <= d_FF:dff_inst3.o_qBar
o_qBar[4] <= d_FF:dff_inst4.o_qBar
o_qBar[5] <= d_FF:dff_inst5.o_qBar
o_qBar[6] <= d_FF:dff_inst6.o_qBar
o_qBar[7] <= d_FF:dff_inst7.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst4
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst4|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst5
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst5|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst6
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst6|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst7
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst7|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst7|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper
a[0] => transitoryG[0].IN0
a[0] => transitoryP[0].IN0
a[0] => transitorySignal.IN0
a[1] => transitoryG[1].IN0
a[1] => transitoryP[1].IN0
a[1] => transitorySignal.IN0
a[2] => transitoryG[2].IN0
a[2] => transitoryP[2].IN0
a[2] => transitorySignal.IN0
a[3] => transitorySignal.IN0
a[3] => OverFlowOut.IN0
b[0] => transitoryG[0].IN1
b[0] => transitoryP[0].IN1
b[0] => transitorySignal.IN1
b[1] => transitoryG[1].IN1
b[1] => transitoryP[1].IN1
b[1] => transitorySignal.IN1
b[2] => transitoryG[2].IN1
b[2] => transitoryP[2].IN1
b[2] => transitorySignal.IN1
b[3] => transitorySignal.IN1
b[3] => OverFlowOut.IN1
cin => transitoryC.IN1
cin => transitorySignal[0].IN1
GClock => dff_8bit:dff_8bit_inst.i_clock
GReset => ~NO_FANOUT~
Sum[0] <= dff_8bit:dff_8bit_inst.o_q[0]
Sum[1] <= dff_8bit:dff_8bit_inst.o_q[1]
Sum[2] <= dff_8bit:dff_8bit_inst.o_q[2]
Sum[3] <= dff_8bit:dff_8bit_inst.o_q[3]
Sum[4] <= dff_8bit:dff_8bit_inst.o_q[4]
Sum[5] <= dff_8bit:dff_8bit_inst.o_q[5]
Sum[6] <= dff_8bit:dff_8bit_inst.o_q[6]
Sum[7] <= dff_8bit:dff_8bit_inst.o_q[7]
CarryOut <= transitoryC.DB_MAX_OUTPUT_PORT_TYPE
zeroOut <= comb.DB_MAX_OUTPUT_PORT_TYPE
OverFlowOut <= OverFlowOut.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst
i_d[0] => d_FF:dff_inst0.i_d
i_d[1] => d_FF:dff_inst1.i_d
i_d[2] => d_FF:dff_inst2.i_d
i_d[3] => d_FF:dff_inst3.i_d
i_d[4] => d_FF:dff_inst4.i_d
i_d[5] => d_FF:dff_inst5.i_d
i_d[6] => d_FF:dff_inst6.i_d
i_d[7] => d_FF:dff_inst7.i_d
i_clock => d_FF:dff_inst0.i_clock
i_clock => d_FF:dff_inst1.i_clock
i_clock => d_FF:dff_inst2.i_clock
i_clock => d_FF:dff_inst3.i_clock
i_clock => d_FF:dff_inst4.i_clock
i_clock => d_FF:dff_inst5.i_clock
i_clock => d_FF:dff_inst6.i_clock
i_clock => d_FF:dff_inst7.i_clock
o_q[0] <= d_FF:dff_inst0.o_q
o_q[1] <= d_FF:dff_inst1.o_q
o_q[2] <= d_FF:dff_inst2.o_q
o_q[3] <= d_FF:dff_inst3.o_q
o_q[4] <= d_FF:dff_inst4.o_q
o_q[5] <= d_FF:dff_inst5.o_q
o_q[6] <= d_FF:dff_inst6.o_q
o_q[7] <= d_FF:dff_inst7.o_q
o_qBar[0] <= d_FF:dff_inst0.o_qBar
o_qBar[1] <= d_FF:dff_inst1.o_qBar
o_qBar[2] <= d_FF:dff_inst2.o_qBar
o_qBar[3] <= d_FF:dff_inst3.o_qBar
o_qBar[4] <= d_FF:dff_inst4.o_qBar
o_qBar[5] <= d_FF:dff_inst5.o_qBar
o_qBar[6] <= d_FF:dff_inst6.o_qBar
o_qBar[7] <= d_FF:dff_inst7.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst4
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst4|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst5
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst5|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst6
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst6|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst7
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst7|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst7|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst7
a[0] => CLA_4bit:CLA_4bit_lower.a[0]
a[1] => CLA_4bit:CLA_4bit_lower.a[1]
a[2] => CLA_4bit:CLA_4bit_lower.a[2]
a[3] => CLA_4bit:CLA_4bit_lower.a[3]
a[4] => CLA_4bit:CLA_4bit_upper.a[0]
a[5] => CLA_4bit:CLA_4bit_upper.a[1]
a[6] => CLA_4bit:CLA_4bit_upper.a[2]
a[7] => CLA_4bit:CLA_4bit_upper.a[3]
b[0] => CLA_4bit:CLA_4bit_lower.b[0]
b[1] => CLA_4bit:CLA_4bit_lower.b[1]
b[2] => CLA_4bit:CLA_4bit_lower.b[2]
b[3] => CLA_4bit:CLA_4bit_lower.b[3]
b[4] => CLA_4bit:CLA_4bit_upper.b[0]
b[5] => CLA_4bit:CLA_4bit_upper.b[1]
b[6] => CLA_4bit:CLA_4bit_upper.b[2]
b[7] => CLA_4bit:CLA_4bit_upper.b[3]
cin => CLA_4bit:CLA_4bit_lower.cin
GClock => CLA_4bit:CLA_4bit_lower.GClock
GClock => CLA_4bit:CLA_4bit_upper.GClock
GReset => CLA_4bit:CLA_4bit_lower.GReset
GReset => CLA_4bit:CLA_4bit_upper.GReset
Sum[0] <= CLA_4bit:CLA_4bit_lower.Sum[0]
Sum[1] <= CLA_4bit:CLA_4bit_lower.Sum[1]
Sum[2] <= CLA_4bit:CLA_4bit_lower.Sum[2]
Sum[3] <= CLA_4bit:CLA_4bit_lower.Sum[3]
Sum[4] <= CLA_4bit:CLA_4bit_upper.Sum[0]
Sum[5] <= CLA_4bit:CLA_4bit_upper.Sum[1]
Sum[6] <= CLA_4bit:CLA_4bit_upper.Sum[2]
Sum[7] <= CLA_4bit:CLA_4bit_upper.Sum[3]
CarryOut <= CLA_4bit:CLA_4bit_upper.CarryOut
zeroOut <= comb.DB_MAX_OUTPUT_PORT_TYPE
OverFlowOut <= CLA_4bit:CLA_4bit_upper.OverFlowOut


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower
a[0] => transitoryG[0].IN0
a[0] => transitoryP[0].IN0
a[0] => transitorySignal.IN0
a[1] => transitoryG[1].IN0
a[1] => transitoryP[1].IN0
a[1] => transitorySignal.IN0
a[2] => transitoryG[2].IN0
a[2] => transitoryP[2].IN0
a[2] => transitorySignal.IN0
a[3] => transitorySignal.IN0
a[3] => OverFlowOut.IN0
b[0] => transitoryG[0].IN1
b[0] => transitoryP[0].IN1
b[0] => transitorySignal.IN1
b[1] => transitoryG[1].IN1
b[1] => transitoryP[1].IN1
b[1] => transitorySignal.IN1
b[2] => transitoryG[2].IN1
b[2] => transitoryP[2].IN1
b[2] => transitorySignal.IN1
b[3] => transitorySignal.IN1
b[3] => OverFlowOut.IN1
cin => transitoryC.IN1
cin => transitorySignal[0].IN1
GClock => dff_8bit:dff_8bit_inst.i_clock
GReset => ~NO_FANOUT~
Sum[0] <= dff_8bit:dff_8bit_inst.o_q[0]
Sum[1] <= dff_8bit:dff_8bit_inst.o_q[1]
Sum[2] <= dff_8bit:dff_8bit_inst.o_q[2]
Sum[3] <= dff_8bit:dff_8bit_inst.o_q[3]
Sum[4] <= dff_8bit:dff_8bit_inst.o_q[4]
Sum[5] <= dff_8bit:dff_8bit_inst.o_q[5]
Sum[6] <= dff_8bit:dff_8bit_inst.o_q[6]
Sum[7] <= dff_8bit:dff_8bit_inst.o_q[7]
CarryOut <= transitoryC.DB_MAX_OUTPUT_PORT_TYPE
zeroOut <= comb.DB_MAX_OUTPUT_PORT_TYPE
OverFlowOut <= OverFlowOut.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst
i_d[0] => d_FF:dff_inst0.i_d
i_d[1] => d_FF:dff_inst1.i_d
i_d[2] => d_FF:dff_inst2.i_d
i_d[3] => d_FF:dff_inst3.i_d
i_d[4] => d_FF:dff_inst4.i_d
i_d[5] => d_FF:dff_inst5.i_d
i_d[6] => d_FF:dff_inst6.i_d
i_d[7] => d_FF:dff_inst7.i_d
i_clock => d_FF:dff_inst0.i_clock
i_clock => d_FF:dff_inst1.i_clock
i_clock => d_FF:dff_inst2.i_clock
i_clock => d_FF:dff_inst3.i_clock
i_clock => d_FF:dff_inst4.i_clock
i_clock => d_FF:dff_inst5.i_clock
i_clock => d_FF:dff_inst6.i_clock
i_clock => d_FF:dff_inst7.i_clock
o_q[0] <= d_FF:dff_inst0.o_q
o_q[1] <= d_FF:dff_inst1.o_q
o_q[2] <= d_FF:dff_inst2.o_q
o_q[3] <= d_FF:dff_inst3.o_q
o_q[4] <= d_FF:dff_inst4.o_q
o_q[5] <= d_FF:dff_inst5.o_q
o_q[6] <= d_FF:dff_inst6.o_q
o_q[7] <= d_FF:dff_inst7.o_q
o_qBar[0] <= d_FF:dff_inst0.o_qBar
o_qBar[1] <= d_FF:dff_inst1.o_qBar
o_qBar[2] <= d_FF:dff_inst2.o_qBar
o_qBar[3] <= d_FF:dff_inst3.o_qBar
o_qBar[4] <= d_FF:dff_inst4.o_qBar
o_qBar[5] <= d_FF:dff_inst5.o_qBar
o_qBar[6] <= d_FF:dff_inst6.o_qBar
o_qBar[7] <= d_FF:dff_inst7.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst4
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst4|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst5
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst5|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst6
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst6|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst7
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst7|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_lower|dFF_8bit:dff_8bit_inst|d_FF:dff_inst7|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper
a[0] => transitoryG[0].IN0
a[0] => transitoryP[0].IN0
a[0] => transitorySignal.IN0
a[1] => transitoryG[1].IN0
a[1] => transitoryP[1].IN0
a[1] => transitorySignal.IN0
a[2] => transitoryG[2].IN0
a[2] => transitoryP[2].IN0
a[2] => transitorySignal.IN0
a[3] => transitorySignal.IN0
a[3] => OverFlowOut.IN0
b[0] => transitoryG[0].IN1
b[0] => transitoryP[0].IN1
b[0] => transitorySignal.IN1
b[1] => transitoryG[1].IN1
b[1] => transitoryP[1].IN1
b[1] => transitorySignal.IN1
b[2] => transitoryG[2].IN1
b[2] => transitoryP[2].IN1
b[2] => transitorySignal.IN1
b[3] => transitorySignal.IN1
b[3] => OverFlowOut.IN1
cin => transitoryC.IN1
cin => transitorySignal[0].IN1
GClock => dff_8bit:dff_8bit_inst.i_clock
GReset => ~NO_FANOUT~
Sum[0] <= dff_8bit:dff_8bit_inst.o_q[0]
Sum[1] <= dff_8bit:dff_8bit_inst.o_q[1]
Sum[2] <= dff_8bit:dff_8bit_inst.o_q[2]
Sum[3] <= dff_8bit:dff_8bit_inst.o_q[3]
Sum[4] <= dff_8bit:dff_8bit_inst.o_q[4]
Sum[5] <= dff_8bit:dff_8bit_inst.o_q[5]
Sum[6] <= dff_8bit:dff_8bit_inst.o_q[6]
Sum[7] <= dff_8bit:dff_8bit_inst.o_q[7]
CarryOut <= transitoryC.DB_MAX_OUTPUT_PORT_TYPE
zeroOut <= comb.DB_MAX_OUTPUT_PORT_TYPE
OverFlowOut <= OverFlowOut.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst
i_d[0] => d_FF:dff_inst0.i_d
i_d[1] => d_FF:dff_inst1.i_d
i_d[2] => d_FF:dff_inst2.i_d
i_d[3] => d_FF:dff_inst3.i_d
i_d[4] => d_FF:dff_inst4.i_d
i_d[5] => d_FF:dff_inst5.i_d
i_d[6] => d_FF:dff_inst6.i_d
i_d[7] => d_FF:dff_inst7.i_d
i_clock => d_FF:dff_inst0.i_clock
i_clock => d_FF:dff_inst1.i_clock
i_clock => d_FF:dff_inst2.i_clock
i_clock => d_FF:dff_inst3.i_clock
i_clock => d_FF:dff_inst4.i_clock
i_clock => d_FF:dff_inst5.i_clock
i_clock => d_FF:dff_inst6.i_clock
i_clock => d_FF:dff_inst7.i_clock
o_q[0] <= d_FF:dff_inst0.o_q
o_q[1] <= d_FF:dff_inst1.o_q
o_q[2] <= d_FF:dff_inst2.o_q
o_q[3] <= d_FF:dff_inst3.o_q
o_q[4] <= d_FF:dff_inst4.o_q
o_q[5] <= d_FF:dff_inst5.o_q
o_q[6] <= d_FF:dff_inst6.o_q
o_q[7] <= d_FF:dff_inst7.o_q
o_qBar[0] <= d_FF:dff_inst0.o_qBar
o_qBar[1] <= d_FF:dff_inst1.o_qBar
o_qBar[2] <= d_FF:dff_inst2.o_qBar
o_qBar[3] <= d_FF:dff_inst3.o_qBar
o_qBar[4] <= d_FF:dff_inst4.o_qBar
o_qBar[5] <= d_FF:dff_inst5.o_qBar
o_qBar[6] <= d_FF:dff_inst6.o_qBar
o_qBar[7] <= d_FF:dff_inst7.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst0|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst1|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst2|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst3|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst4
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst4|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst5
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst5|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst6
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst6|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst7
i_d => enabledSRLatch:masterLatch.i_set
i_d => enabledSRLatch:masterLatch.i_reset
i_clock => enabledSRLatch:slaveLatch.i_enable
i_clock => enabledSRLatch:masterLatch.i_enable
o_q <= enabledSRLatch:slaveLatch.o_q
o_qBar <= enabledSRLatch:slaveLatch.o_qBar


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst7|enabledSRLatch:masterLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


|Multiplier_4bit|CLA_8bit:CLA_8bit_inst7|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst7|enabledSRLatch:slaveLatch
i_set => int_sSignal.IN0
i_reset => int_rSignal.IN0
i_enable => int_sSignal.IN1
i_enable => int_rSignal.IN1
o_q <= o_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_qBar.DB_MAX_OUTPUT_PORT_TYPE


