\hypertarget{group___c_l_k_p_w_r___public___functions}{}\section{C\+L\+K\+P\+WR Public Functions}
\label{group___c_l_k_p_w_r___public___functions}\index{C\+L\+K\+P\+W\+R Public Functions@{C\+L\+K\+P\+W\+R Public Functions}}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{usb__devapi_8h_afabf60e7f57651d6d595a02c75f07cd0}{void} \hyperlink{group___c_l_k_p_w_r___public___functions_ga4e68fb4cf5c06c32b6ee6aea8dbaf78c}{C\+L\+K\+P\+W\+R\+\_\+\+Set\+P\+C\+L\+K\+Div} (\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} Clk\+Type, \hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} Div\+Val)
\begin{DoxyCompactList}\small\item\em Set value of each Peripheral Clock Selection. \end{DoxyCompactList}\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{group___c_l_k_p_w_r___public___functions_ga2afcbf9f69a8c416a154969a1e7b2935}{C\+L\+K\+P\+W\+R\+\_\+\+Get\+P\+C\+L\+K\+S\+EL} (\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} Clk\+Type)
\begin{DoxyCompactList}\small\item\em Get current value of each Peripheral Clock Selection. \end{DoxyCompactList}\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{group___c_l_k_p_w_r___public___functions_ga1eea2e1c8aac99147b88d5c18928ffa8}{C\+L\+K\+P\+W\+R\+\_\+\+Get\+P\+C\+LK} (\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} Clk\+Type)
\begin{DoxyCompactList}\small\item\em Get current value of each Peripheral Clock. \end{DoxyCompactList}\item 
\hyperlink{usb__devapi_8h_afabf60e7f57651d6d595a02c75f07cd0}{void} \hyperlink{group___c_l_k_p_w_r___public___functions_gac29f7879a37c604a1040499001ba0121}{C\+L\+K\+P\+W\+R\+\_\+\+Config\+P\+P\+WR} (\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} P\+P\+Type, \hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_ac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Configure power supply for each peripheral according to New\+State. \end{DoxyCompactList}\item 
\hyperlink{usb__devapi_8h_afabf60e7f57651d6d595a02c75f07cd0}{void} \hyperlink{group___c_l_k_p_w_r___public___functions_ga1d96df8d020a333949591ee17e45d43c}{C\+L\+K\+P\+W\+R\+\_\+\+Sleep} (\hyperlink{usb__devapi_8h_afabf60e7f57651d6d595a02c75f07cd0}{void})
\begin{DoxyCompactList}\small\item\em Enter Sleep mode with co-\/operated instruction by the Cortex-\/\+M3. \end{DoxyCompactList}\item 
\hyperlink{usb__devapi_8h_afabf60e7f57651d6d595a02c75f07cd0}{void} \hyperlink{group___c_l_k_p_w_r___public___functions_gae38c519f185eb9a6d75b88ca78a319ab}{C\+L\+K\+P\+W\+R\+\_\+\+Deep\+Sleep} (\hyperlink{usb__devapi_8h_afabf60e7f57651d6d595a02c75f07cd0}{void})
\begin{DoxyCompactList}\small\item\em Enter Deep Sleep mode with co-\/operated instruction by the Cortex-\/\+M3. \end{DoxyCompactList}\item 
\hyperlink{usb__devapi_8h_afabf60e7f57651d6d595a02c75f07cd0}{void} \hyperlink{group___c_l_k_p_w_r___public___functions_gad5722e77c3a1cbe4b036c18f16f3c50d}{C\+L\+K\+P\+W\+R\+\_\+\+Power\+Down} (\hyperlink{usb__devapi_8h_afabf60e7f57651d6d595a02c75f07cd0}{void})
\begin{DoxyCompactList}\small\item\em Enter Power Down mode with co-\/operated instruction by the Cortex-\/\+M3. \end{DoxyCompactList}\item 
\hyperlink{usb__devapi_8h_afabf60e7f57651d6d595a02c75f07cd0}{void} \hyperlink{group___c_l_k_p_w_r___public___functions_gad13f54b3d33ce0be1930d4e1d98fe58e}{C\+L\+K\+P\+W\+R\+\_\+\+Deep\+Power\+Down} (\hyperlink{usb__devapi_8h_afabf60e7f57651d6d595a02c75f07cd0}{void})
\begin{DoxyCompactList}\small\item\em Enter Deep Power Down mode with co-\/operated instruction by the Cortex-\/\+M3. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Function Documentation}
\index{C\+L\+K\+P\+W\+R Public Functions@{C\+L\+K\+P\+W\+R Public Functions}!C\+L\+K\+P\+W\+R\+\_\+\+Config\+P\+P\+WR@{C\+L\+K\+P\+W\+R\+\_\+\+Config\+P\+P\+WR}}
\index{C\+L\+K\+P\+W\+R\+\_\+\+Config\+P\+P\+WR@{C\+L\+K\+P\+W\+R\+\_\+\+Config\+P\+P\+WR}!C\+L\+K\+P\+W\+R Public Functions@{C\+L\+K\+P\+W\+R Public Functions}}
\subsubsection[{\texorpdfstring{C\+L\+K\+P\+W\+R\+\_\+\+Config\+P\+P\+W\+R(uint32\+\_\+t P\+P\+Type, Functional\+State New\+State)}{CLKPWR_ConfigPPWR(uint32_t PPType, FunctionalState NewState)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf void} C\+L\+K\+P\+W\+R\+\_\+\+Config\+P\+P\+WR (
\begin{DoxyParamCaption}
\item[{{\bf uint32\+\_\+t}}]{P\+P\+Type, }
\item[{{\bf Functional\+State}}]{New\+State}
\end{DoxyParamCaption}
)}\hypertarget{group___c_l_k_p_w_r___public___functions_gac29f7879a37c604a1040499001ba0121}{}\label{group___c_l_k_p_w_r___public___functions_gac29f7879a37c604a1040499001ba0121}


Configure power supply for each peripheral according to New\+State. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em P\+P\+Type} & Type of peripheral used to enable power, should be one of the following\+:
\begin{DoxyItemize}
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+T\+I\+M0 \+: Timer 0
\end{DoxyItemize}\\
\hline
\end{DoxyParams}

\begin{DoxyItemize}
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+T\+I\+M1 \+: Timer 1
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+U\+A\+R\+T0 \+: U\+A\+RT 0
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+U\+A\+R\+T1 \+: U\+A\+RT 1
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+P\+W\+M1 \+: P\+WM 1
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+I2\+C0 \+: I2C 0
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+S\+PI \+: S\+PI
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+R\+TC \+: R\+TC
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+S\+S\+P1 \+: S\+SP 1
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+AD \+: A\+DC
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+A\+N1 \+: C\+AN 1
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+A\+N2 \+: C\+AN 2
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+G\+P\+IO \+: G\+P\+IO
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+R\+IT \+: R\+IT
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+MC \+: MC
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+Q\+EI \+: Q\+EI
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+I2\+C1 \+: I2C 1
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+S\+S\+P0 \+: S\+SP 0
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+T\+I\+M2 \+: Timer 2
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+T\+I\+M3 \+: Timer 3
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+U\+A\+R\+T2 \+: U\+A\+RT 2
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+U\+A\+R\+T3 \+: U\+A\+RT 3
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+I2\+C2 \+: I2C 2
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+I2S \+: I2S
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+G\+P\+D\+MA \+: G\+P\+D\+MA
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+E\+N\+ET \+: Ethernet
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+O\+N\+P\+\_\+\+P\+C\+U\+SB \+: U\+SB
\end{DoxyItemize}


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em New\+State} & New state of Peripheral Power, should be\+:
\begin{DoxyItemize}
\item E\+N\+A\+B\+LE \+: Enable power for this peripheral
\item D\+I\+S\+A\+B\+LE \+: Disable power for this peripheral
\end{DoxyItemize}\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
none 
\end{DoxyReturn}


Definition at line 260 of file clkpwr.\+c.

\index{C\+L\+K\+P\+W\+R Public Functions@{C\+L\+K\+P\+W\+R Public Functions}!C\+L\+K\+P\+W\+R\+\_\+\+Deep\+Power\+Down@{C\+L\+K\+P\+W\+R\+\_\+\+Deep\+Power\+Down}}
\index{C\+L\+K\+P\+W\+R\+\_\+\+Deep\+Power\+Down@{C\+L\+K\+P\+W\+R\+\_\+\+Deep\+Power\+Down}!C\+L\+K\+P\+W\+R Public Functions@{C\+L\+K\+P\+W\+R Public Functions}}
\subsubsection[{\texorpdfstring{C\+L\+K\+P\+W\+R\+\_\+\+Deep\+Power\+Down(void)}{CLKPWR_DeepPowerDown(void)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf void} C\+L\+K\+P\+W\+R\+\_\+\+Deep\+Power\+Down (
\begin{DoxyParamCaption}
\item[{{\bf void}}]{}
\end{DoxyParamCaption}
)}\hypertarget{group___c_l_k_p_w_r___public___functions_gad13f54b3d33ce0be1930d4e1d98fe58e}{}\label{group___c_l_k_p_w_r___public___functions_gad13f54b3d33ce0be1930d4e1d98fe58e}


Enter Deep Power Down mode with co-\/operated instruction by the Cortex-\/\+M3. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em None} & \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
None 
\end{DoxyReturn}


Definition at line 346 of file clkpwr.\+c.

\index{C\+L\+K\+P\+W\+R Public Functions@{C\+L\+K\+P\+W\+R Public Functions}!C\+L\+K\+P\+W\+R\+\_\+\+Deep\+Sleep@{C\+L\+K\+P\+W\+R\+\_\+\+Deep\+Sleep}}
\index{C\+L\+K\+P\+W\+R\+\_\+\+Deep\+Sleep@{C\+L\+K\+P\+W\+R\+\_\+\+Deep\+Sleep}!C\+L\+K\+P\+W\+R Public Functions@{C\+L\+K\+P\+W\+R Public Functions}}
\subsubsection[{\texorpdfstring{C\+L\+K\+P\+W\+R\+\_\+\+Deep\+Sleep(void)}{CLKPWR_DeepSleep(void)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf void} C\+L\+K\+P\+W\+R\+\_\+\+Deep\+Sleep (
\begin{DoxyParamCaption}
\item[{{\bf void}}]{}
\end{DoxyParamCaption}
)}\hypertarget{group___c_l_k_p_w_r___public___functions_gae38c519f185eb9a6d75b88ca78a319ab}{}\label{group___c_l_k_p_w_r___public___functions_gae38c519f185eb9a6d75b88ca78a319ab}


Enter Deep Sleep mode with co-\/operated instruction by the Cortex-\/\+M3. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em None} & \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
None 
\end{DoxyReturn}


Definition at line 291 of file clkpwr.\+c.

\index{C\+L\+K\+P\+W\+R Public Functions@{C\+L\+K\+P\+W\+R Public Functions}!C\+L\+K\+P\+W\+R\+\_\+\+Get\+P\+C\+LK@{C\+L\+K\+P\+W\+R\+\_\+\+Get\+P\+C\+LK}}
\index{C\+L\+K\+P\+W\+R\+\_\+\+Get\+P\+C\+LK@{C\+L\+K\+P\+W\+R\+\_\+\+Get\+P\+C\+LK}!C\+L\+K\+P\+W\+R Public Functions@{C\+L\+K\+P\+W\+R Public Functions}}
\subsubsection[{\texorpdfstring{C\+L\+K\+P\+W\+R\+\_\+\+Get\+P\+C\+L\+K(uint32\+\_\+t Clk\+Type)}{CLKPWR_GetPCLK(uint32_t ClkType)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} C\+L\+K\+P\+W\+R\+\_\+\+Get\+P\+C\+LK (
\begin{DoxyParamCaption}
\item[{{\bf uint32\+\_\+t}}]{Clk\+Type}
\end{DoxyParamCaption}
)}\hypertarget{group___c_l_k_p_w_r___public___functions_ga1eea2e1c8aac99147b88d5c18928ffa8}{}\label{group___c_l_k_p_w_r___public___functions_ga1eea2e1c8aac99147b88d5c18928ffa8}


Get current value of each Peripheral Clock. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em Clk\+Type} & Peripheral Clock Selection of each type, should be one of the following\+:
\begin{DoxyItemize}
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+W\+DT \+: W\+DT
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+T\+I\+M\+E\+R0 \+: Timer 0
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+T\+I\+M\+E\+R1 \+: Timer 1
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+U\+A\+R\+T0 \+: U\+A\+RT 0
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+U\+A\+R\+T1 \+: U\+A\+RT 1
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+P\+W\+M1 \+: P\+WM 1
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+I2\+C0 \+: I2C 0
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+S\+PI \+: S\+PI
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+S\+S\+P1 \+: S\+SP 1
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+D\+AC \+: D\+AC
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+A\+DC \+: A\+DC
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+C\+A\+N1 \+: C\+AN 1
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+C\+A\+N2 \+: C\+AN 2
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+A\+CF \+: A\+CF
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+Q\+EI \+: Q\+EI
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+P\+CB \+: P\+CB
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+I2\+C1 \+: I2C 1
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+S\+S\+P0 \+: S\+SP 0
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+T\+I\+M\+E\+R2 \+: Timer 2
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+T\+I\+M\+E\+R3 \+: Timer 3
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+U\+A\+R\+T2 \+: U\+A\+RT 2
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+U\+A\+R\+T3 \+: U\+A\+RT 3
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+I2\+C2 \+: I2C 2
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+I2S \+: I2S
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+R\+IT \+: R\+IT
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+S\+Y\+S\+C\+ON \+: S\+Y\+S\+C\+ON
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+MC \+: MC
\end{DoxyItemize}\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Value of Selected Peripheral Clock 
\end{DoxyReturn}


Definition at line 190 of file clkpwr.\+c.

\index{C\+L\+K\+P\+W\+R Public Functions@{C\+L\+K\+P\+W\+R Public Functions}!C\+L\+K\+P\+W\+R\+\_\+\+Get\+P\+C\+L\+K\+S\+EL@{C\+L\+K\+P\+W\+R\+\_\+\+Get\+P\+C\+L\+K\+S\+EL}}
\index{C\+L\+K\+P\+W\+R\+\_\+\+Get\+P\+C\+L\+K\+S\+EL@{C\+L\+K\+P\+W\+R\+\_\+\+Get\+P\+C\+L\+K\+S\+EL}!C\+L\+K\+P\+W\+R Public Functions@{C\+L\+K\+P\+W\+R Public Functions}}
\subsubsection[{\texorpdfstring{C\+L\+K\+P\+W\+R\+\_\+\+Get\+P\+C\+L\+K\+S\+E\+L(uint32\+\_\+t Clk\+Type)}{CLKPWR_GetPCLKSEL(uint32_t ClkType)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} C\+L\+K\+P\+W\+R\+\_\+\+Get\+P\+C\+L\+K\+S\+EL (
\begin{DoxyParamCaption}
\item[{{\bf uint32\+\_\+t}}]{Clk\+Type}
\end{DoxyParamCaption}
)}\hypertarget{group___c_l_k_p_w_r___public___functions_ga2afcbf9f69a8c416a154969a1e7b2935}{}\label{group___c_l_k_p_w_r___public___functions_ga2afcbf9f69a8c416a154969a1e7b2935}


Get current value of each Peripheral Clock Selection. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em Clk\+Type} & Peripheral Clock Selection of each type, should be one of the following\+:
\begin{DoxyItemize}
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+W\+DT \+: W\+DT
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+T\+I\+M\+E\+R0 \+: Timer 0
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+T\+I\+M\+E\+R1 \+: Timer 1
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+U\+A\+R\+T0 \+: U\+A\+RT 0
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+U\+A\+R\+T1 \+: U\+A\+RT 1
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+P\+W\+M1 \+: P\+WM 1
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+I2\+C0 \+: I2C 0
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+S\+PI \+: S\+PI
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+S\+S\+P1 \+: S\+SP 1
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+D\+AC \+: D\+AC
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+A\+DC \+: A\+DC
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+C\+A\+N1 \+: C\+AN 1
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+C\+A\+N2 \+: C\+AN 2
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+A\+CF \+: A\+CF
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+Q\+EI \+: Q\+EI
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+P\+CB \+: P\+CB
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+I2\+C1 \+: I2C 1
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+S\+S\+P0 \+: S\+SP 0
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+T\+I\+M\+E\+R2 \+: Timer 2
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+T\+I\+M\+E\+R3 \+: Timer 3
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+U\+A\+R\+T2 \+: U\+A\+RT 2
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+U\+A\+R\+T3 \+: U\+A\+RT 3
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+I2\+C2 \+: I2C 2
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+I2S \+: I2S
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+R\+IT \+: R\+IT
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+S\+Y\+S\+C\+ON \+: S\+Y\+S\+C\+ON
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+MC \+: MC
\end{DoxyItemize}\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Value of Selected Peripheral Clock Selection 
\end{DoxyReturn}


Definition at line 135 of file clkpwr.\+c.

\index{C\+L\+K\+P\+W\+R Public Functions@{C\+L\+K\+P\+W\+R Public Functions}!C\+L\+K\+P\+W\+R\+\_\+\+Power\+Down@{C\+L\+K\+P\+W\+R\+\_\+\+Power\+Down}}
\index{C\+L\+K\+P\+W\+R\+\_\+\+Power\+Down@{C\+L\+K\+P\+W\+R\+\_\+\+Power\+Down}!C\+L\+K\+P\+W\+R Public Functions@{C\+L\+K\+P\+W\+R Public Functions}}
\subsubsection[{\texorpdfstring{C\+L\+K\+P\+W\+R\+\_\+\+Power\+Down(void)}{CLKPWR_PowerDown(void)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf void} C\+L\+K\+P\+W\+R\+\_\+\+Power\+Down (
\begin{DoxyParamCaption}
\item[{{\bf void}}]{}
\end{DoxyParamCaption}
)}\hypertarget{group___c_l_k_p_w_r___public___functions_gad5722e77c3a1cbe4b036c18f16f3c50d}{}\label{group___c_l_k_p_w_r___public___functions_gad5722e77c3a1cbe4b036c18f16f3c50d}


Enter Power Down mode with co-\/operated instruction by the Cortex-\/\+M3. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em None} & \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
None 
\end{DoxyReturn}


Definition at line 331 of file clkpwr.\+c.

\index{C\+L\+K\+P\+W\+R Public Functions@{C\+L\+K\+P\+W\+R Public Functions}!C\+L\+K\+P\+W\+R\+\_\+\+Set\+P\+C\+L\+K\+Div@{C\+L\+K\+P\+W\+R\+\_\+\+Set\+P\+C\+L\+K\+Div}}
\index{C\+L\+K\+P\+W\+R\+\_\+\+Set\+P\+C\+L\+K\+Div@{C\+L\+K\+P\+W\+R\+\_\+\+Set\+P\+C\+L\+K\+Div}!C\+L\+K\+P\+W\+R Public Functions@{C\+L\+K\+P\+W\+R Public Functions}}
\subsubsection[{\texorpdfstring{C\+L\+K\+P\+W\+R\+\_\+\+Set\+P\+C\+L\+K\+Div(uint32\+\_\+t Clk\+Type, uint32\+\_\+t Div\+Val)}{CLKPWR_SetPCLKDiv(uint32_t ClkType, uint32_t DivVal)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf void} C\+L\+K\+P\+W\+R\+\_\+\+Set\+P\+C\+L\+K\+Div (
\begin{DoxyParamCaption}
\item[{{\bf uint32\+\_\+t}}]{Clk\+Type, }
\item[{{\bf uint32\+\_\+t}}]{Div\+Val}
\end{DoxyParamCaption}
)}\hypertarget{group___c_l_k_p_w_r___public___functions_ga4e68fb4cf5c06c32b6ee6aea8dbaf78c}{}\label{group___c_l_k_p_w_r___public___functions_ga4e68fb4cf5c06c32b6ee6aea8dbaf78c}


Set value of each Peripheral Clock Selection. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em Clk\+Type} & Peripheral Clock Selection of each type, should be one of the following\+:
\begin{DoxyItemize}
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+W\+DT \+: W\+DT
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+T\+I\+M\+E\+R0 \+: Timer 0
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+T\+I\+M\+E\+R1 \+: Timer 1
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+U\+A\+R\+T0 \+: U\+A\+RT 0
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+U\+A\+R\+T1 \+: U\+A\+RT 1
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+P\+W\+M1 \+: P\+WM 1
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+I2\+C0 \+: I2C 0
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+S\+PI \+: S\+PI
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+S\+S\+P1 \+: S\+SP 1
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+D\+AC \+: D\+AC
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+A\+DC \+: A\+DC
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+C\+A\+N1 \+: C\+AN 1
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+C\+A\+N2 \+: C\+AN 2
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+A\+CF \+: A\+CF
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+Q\+EI \+: Q\+EI
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+P\+CB \+: P\+CB
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+I2\+C1 \+: I2C 1
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+S\+S\+P0 \+: S\+SP 0
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+T\+I\+M\+E\+R2 \+: Timer 2
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+T\+I\+M\+E\+R3 \+: Timer 3
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+U\+A\+R\+T2 \+: U\+A\+RT 2
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+U\+A\+R\+T3 \+: U\+A\+RT 3
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+I2\+C2 \+: I2C 2
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+I2S \+: I2S
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+R\+IT \+: R\+IT
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+S\+Y\+S\+C\+ON \+: S\+Y\+S\+C\+ON
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+MC \+: MC
\end{DoxyItemize}\\
\hline
\mbox{\tt in}  & {\em Div\+Val} & Value of divider, should be\+:
\begin{DoxyItemize}
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+C\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+4 \+: P\+C\+L\+K\+\_\+peripheral = C\+C\+L\+K/4
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+C\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+1 \+: P\+C\+L\+K\+\_\+peripheral = C\+C\+L\+K/1
\end{DoxyItemize}\\
\hline
\end{DoxyParams}

\begin{DoxyItemize}
\item C\+L\+K\+P\+W\+R\+\_\+\+P\+C\+L\+K\+S\+E\+L\+\_\+\+C\+C\+L\+K\+\_\+\+D\+I\+V\+\_\+2 \+: P\+C\+L\+K\+\_\+peripheral = C\+C\+L\+K/2
\end{DoxyItemize}

\begin{DoxyReturn}{Returns}
none 
\end{DoxyReturn}


Definition at line 74 of file clkpwr.\+c.

\index{C\+L\+K\+P\+W\+R Public Functions@{C\+L\+K\+P\+W\+R Public Functions}!C\+L\+K\+P\+W\+R\+\_\+\+Sleep@{C\+L\+K\+P\+W\+R\+\_\+\+Sleep}}
\index{C\+L\+K\+P\+W\+R\+\_\+\+Sleep@{C\+L\+K\+P\+W\+R\+\_\+\+Sleep}!C\+L\+K\+P\+W\+R Public Functions@{C\+L\+K\+P\+W\+R Public Functions}}
\subsubsection[{\texorpdfstring{C\+L\+K\+P\+W\+R\+\_\+\+Sleep(void)}{CLKPWR_Sleep(void)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf void} C\+L\+K\+P\+W\+R\+\_\+\+Sleep (
\begin{DoxyParamCaption}
\item[{{\bf void}}]{}
\end{DoxyParamCaption}
)}\hypertarget{group___c_l_k_p_w_r___public___functions_ga1d96df8d020a333949591ee17e45d43c}{}\label{group___c_l_k_p_w_r___public___functions_ga1d96df8d020a333949591ee17e45d43c}


Enter Sleep mode with co-\/operated instruction by the Cortex-\/\+M3. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em None} & \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
None 
\end{DoxyReturn}


Definition at line 278 of file clkpwr.\+c.

