{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1529608781154 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529608781155 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 21 19:19:41 2018 " "Processing started: Thu Jun 21 19:19:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1529608781155 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529608781155 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LVDS_echo_FPGA12_simulation -c LVDS_echo_FPGA12_simulation " "Command: quartus_map --read_settings_files=on --write_settings_files=off LVDS_echo_FPGA12_simulation -c LVDS_echo_FPGA12_simulation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529608781155 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1529608781361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "src_files/testbench.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529608792685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529608792685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/FIFO10.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/FIFO10.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO10 " "Found entity 1: FIFO10" {  } { { "src_files/FIFO10.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/FIFO10.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529608792686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529608792686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/FIFO2.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/FIFO2.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO2 " "Found entity 1: FIFO2" {  } { { "src_files/FIFO2.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/FIFO2.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529608792687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529608792687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/FIFO1.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/FIFO1.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO1 " "Found entity 1: FIFO1" {  } { { "src_files/FIFO1.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/FIFO1.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529608792688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529608792688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/connect_parameters.v 0 0 " "Found 0 design units, including 0 entities, in source file src_files/connect_parameters.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529608792688 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE src_files/BRAM2Load.v(65) " "Unrecognized synthesis attribute \"RAM_STYLE\" at src_files/BRAM2Load.v(65)" {  } { { "src_files/BRAM2Load.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/BRAM2Load.v" 65 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529608792689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/BRAM2Load.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/BRAM2Load.v" { { "Info" "ISGN_ENTITY_NAME" "1 BRAM2Load " "Found entity 1: BRAM2Load" {  } { { "src_files/BRAM2Load.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/BRAM2Load.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529608792689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529608792689 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE src_files/BRAM2BELoad.v(67) " "Unrecognized synthesis attribute \"RAM_STYLE\" at src_files/BRAM2BELoad.v(67)" {  } { { "src_files/BRAM2BELoad.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/BRAM2BELoad.v" 67 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529608792690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/BRAM2BELoad.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/BRAM2BELoad.v" { { "Info" "ISGN_ENTITY_NAME" "1 BRAM2BELoad " "Found entity 1: BRAM2BELoad" {  } { { "src_files/BRAM2BELoad.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/BRAM2BELoad.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529608792690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529608792690 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE src_files/BRAM2BE.v(65) " "Unrecognized synthesis attribute \"RAM_STYLE\" at src_files/BRAM2BE.v(65)" {  } { { "src_files/BRAM2BE.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/BRAM2BE.v" 65 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529608792691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/BRAM2BE.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/BRAM2BE.v" { { "Info" "ISGN_ENTITY_NAME" "1 BRAM2BE " "Found entity 1: BRAM2BE" {  } { { "src_files/BRAM2BE.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/BRAM2BE.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529608792691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529608792691 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE src_files/BRAM2.v(63) " "Unrecognized synthesis attribute \"RAM_STYLE\" at src_files/BRAM2.v(63)" {  } { { "src_files/BRAM2.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/BRAM2.v" 63 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529608792692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/BRAM2.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/BRAM2.v" { { "Info" "ISGN_ENTITY_NAME" "1 BRAM2 " "Found entity 1: BRAM2" {  } { { "src_files/BRAM2.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/BRAM2.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529608792692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529608792692 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE src_files/BRAM1Load.v(52) " "Unrecognized synthesis attribute \"RAM_STYLE\" at src_files/BRAM1Load.v(52)" {  } { { "src_files/BRAM1Load.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/BRAM1Load.v" 52 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529608792692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/BRAM1Load.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/BRAM1Load.v" { { "Info" "ISGN_ENTITY_NAME" "1 BRAM1Load " "Found entity 1: BRAM1Load" {  } { { "src_files/BRAM1Load.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/BRAM1Load.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529608792693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529608792693 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE src_files/BRAM1BELoad.v(54) " "Unrecognized synthesis attribute \"RAM_STYLE\" at src_files/BRAM1BELoad.v(54)" {  } { { "src_files/BRAM1BELoad.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/BRAM1BELoad.v" 54 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529608792693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/BRAM1BELoad.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/BRAM1BELoad.v" { { "Info" "ISGN_ENTITY_NAME" "1 BRAM1BELoad " "Found entity 1: BRAM1BELoad" {  } { { "src_files/BRAM1BELoad.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/BRAM1BELoad.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529608792694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529608792694 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE src_files/BRAM1BE.v(52) " "Unrecognized synthesis attribute \"RAM_STYLE\" at src_files/BRAM1BE.v(52)" {  } { { "src_files/BRAM1BE.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/BRAM1BE.v" 52 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529608792694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/BRAM1BE.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/BRAM1BE.v" { { "Info" "ISGN_ENTITY_NAME" "1 BRAM1BE " "Found entity 1: BRAM1BE" {  } { { "src_files/BRAM1BE.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/BRAM1BE.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529608792694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529608792694 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE src_files/BRAM1.v(50) " "Unrecognized synthesis attribute \"RAM_STYLE\" at src_files/BRAM1.v(50)" {  } { { "src_files/BRAM1.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/BRAM1.v" 50 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529608792695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/BRAM1.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/BRAM1.v" { { "Info" "ISGN_ENTITY_NAME" "1 BRAM1 " "Found entity 1: BRAM1" {  } { { "src_files/BRAM1.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/BRAM1.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529608792695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529608792695 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style src_files/Bram.v(9) " "Unrecognized synthesis attribute \"ram_style\" at src_files/Bram.v(9)" {  } { { "src_files/Bram.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/Bram.v" 9 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529608792696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/Bram.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/Bram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bram " "Found entity 1: Bram" {  } { { "src_files/Bram.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/Bram.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529608792696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529608792696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/SyncFIFO1.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/SyncFIFO1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SyncFIFO1 " "Found entity 1: SyncFIFO1" {  } { { "src_files/SyncFIFO1.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/SyncFIFO1.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529608792697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529608792697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/SyncFIFO.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/SyncFIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 SyncFIFO " "Found entity 1: SyncFIFO" {  } { { "src_files/SyncFIFO.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/SyncFIFO.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529608792698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529608792698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/SizedFIFO.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/SizedFIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 SizedFIFO " "Found entity 1: SizedFIFO" {  } { { "src_files/SizedFIFO.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/SizedFIFO.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529608792699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529608792699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/rx.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx " "Found entity 1: rx" {  } { { "src_files/rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/rx.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529608792700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529608792700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/RevertReg.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/RevertReg.v" { { "Info" "ISGN_ENTITY_NAME" "1 RevertReg " "Found entity 1: RevertReg" {  } { { "src_files/RevertReg.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/RevertReg.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529608792701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529608792701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/RegFileLoadSyn.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/RegFileLoadSyn.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegFileLoadSyn " "Found entity 1: RegFileLoadSyn" {  } { { "src_files/RegFileLoadSyn.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/RegFileLoadSyn.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529608792701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529608792701 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "template src_files/RegFile_1port.v(50) " "Unrecognized synthesis attribute \"template\" at src_files/RegFile_1port.v(50)" {  } { { "src_files/RegFile_1port.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/RegFile_1port.v" 50 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529608792702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/RegFile_1port.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/RegFile_1port.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile_1port " "Found entity 1: RegFile_1port" {  } { { "src_files/RegFile_1port.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/RegFile_1port.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529608792702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529608792702 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE src_files/RegFile.v(71) " "Unrecognized synthesis attribute \"RAM_STYLE\" at src_files/RegFile.v(71)" {  } { { "src_files/RegFile.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/RegFile.v" 71 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529608792703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/RegFile.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/RegFile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "src_files/RegFile.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/RegFile.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529608792704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529608792704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/module_outport_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/module_outport_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 module_outport_encoder " "Found entity 1: module_outport_encoder" {  } { { "src_files/module_outport_encoder.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/module_outport_encoder.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529608792705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529608792705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/module_gen_grant_carry.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/module_gen_grant_carry.v" { { "Info" "ISGN_ENTITY_NAME" "1 module_gen_grant_carry " "Found entity 1: module_gen_grant_carry" {  } { { "src_files/module_gen_grant_carry.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/module_gen_grant_carry.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529608792706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529608792706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkTop_fpga2.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkTop_fpga2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkTop_fpga2 " "Found entity 1: mkTop_fpga2" {  } { { "src_files/mkTop_fpga2.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkTop_fpga2.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529608792708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529608792708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkTop_fpga1.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkTop_fpga1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkTop_fpga1 " "Found entity 1: mkTop_fpga1" {  } { { "src_files/mkTop_fpga1.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkTop_fpga1.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529608792710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529608792710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkSepRouterAllocator.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkSepRouterAllocator.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkSepRouterAllocator " "Found entity 1: mkSepRouterAllocator" {  } { { "src_files/mkSepRouterAllocator.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkSepRouterAllocator.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529608792713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529608792713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkRouterOutputArbitersStatic.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkRouterOutputArbitersStatic.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkRouterOutputArbitersStatic " "Found entity 1: mkRouterOutputArbitersStatic" {  } { { "src_files/mkRouterOutputArbitersStatic.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkRouterOutputArbitersStatic.v" 374 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529608792715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529608792715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkRouterOutputArbitersRoundRobin.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkRouterOutputArbitersRoundRobin.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkRouterOutputArbitersRoundRobin " "Found entity 1: mkRouterOutputArbitersRoundRobin" {  } { { "src_files/mkRouterOutputArbitersRoundRobin.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkRouterOutputArbitersRoundRobin.v" 374 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529608792720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529608792720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkRouterInputArbitersStatic.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkRouterInputArbitersStatic.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkRouterInputArbitersStatic " "Found entity 1: mkRouterInputArbitersStatic" {  } { { "src_files/mkRouterInputArbitersStatic.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkRouterInputArbitersStatic.v" 374 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529608792722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529608792722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkRouterInputArbitersRoundRobin.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkRouterInputArbitersRoundRobin.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkRouterInputArbitersRoundRobin " "Found entity 1: mkRouterInputArbitersRoundRobin" {  } { { "src_files/mkRouterInputArbitersRoundRobin.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkRouterInputArbitersRoundRobin.v" 374 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529608792726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529608792726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkOutputArbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkOutputArbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkOutputArbiter " "Found entity 1: mkOutputArbiter" {  } { { "src_files/mkOutputArbiter.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkOutputArbiter.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529608792727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529608792727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkOutPortFIFO.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkOutPortFIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkOutPortFIFO " "Found entity 1: mkOutPortFIFO" {  } { { "src_files/mkOutPortFIFO.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkOutPortFIFO.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529608792728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529608792728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkNodeTask_host.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkNodeTask_host.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkNodeTask_host " "Found entity 1: mkNodeTask_host" {  } { { "src_files/mkNodeTask_host.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkNodeTask_host.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529608792729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529608792729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkNodeTask_fpga2_5.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkNodeTask_fpga2_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkNodeTask_fpga2_5 " "Found entity 1: mkNodeTask_fpga2_5" {  } { { "src_files/mkNodeTask_fpga2_5.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkNodeTask_fpga2_5.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529608792730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529608792730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkNodeTask_fpga1_4.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkNodeTask_fpga1_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkNodeTask_fpga1_4 " "Found entity 1: mkNodeTask_fpga1_4" {  } { { "src_files/mkNodeTask_fpga1_4.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkNodeTask_fpga1_4.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529608792731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529608792731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkNodeTask_echo2.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkNodeTask_echo2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkNodeTask_echo2 " "Found entity 1: mkNodeTask_echo2" {  } { { "src_files/mkNodeTask_echo2.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkNodeTask_echo2.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529608792736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529608792736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkNodeTask_echo1.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkNodeTask_echo1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkNodeTask_echo1 " "Found entity 1: mkNodeTask_echo1" {  } { { "src_files/mkNodeTask_echo1.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkNodeTask_echo1.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529608792739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529608792739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkNetworkSimple2.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkNetworkSimple2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkNetworkSimple2 " "Found entity 1: mkNetworkSimple2" {  } { { "src_files/mkNetworkSimple2.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkNetworkSimple2.v" 2328 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529608792745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529608792745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkNetworkSimple1.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkNetworkSimple1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkNetworkSimple1 " "Found entity 1: mkNetworkSimple1" {  } { { "src_files/mkNetworkSimple1.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkNetworkSimple1.v" 2328 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529608792750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529608792750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkMFpgaTop.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkMFpgaTop.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkMFpgaTop " "Found entity 1: mkMFpgaTop" {  } { { "src_files/mkMFpgaTop.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkMFpgaTop.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529608792751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529608792751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkIQRouterCoreSimple.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkIQRouterCoreSimple.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkIQRouterCoreSimple " "Found entity 1: mkIQRouterCoreSimple" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1334 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529608792758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529608792758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkInterFPGA_LVDS.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkInterFPGA_LVDS.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkInterFPGA_LVDS " "Found entity 1: mkInterFPGA_LVDS" {  } { { "src_files/mkInterFPGA_LVDS.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkInterFPGA_LVDS.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529608792759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529608792759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkInputQueue.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkInputQueue.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkInputQueue " "Found entity 1: mkInputQueue" {  } { { "src_files/mkInputQueue.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkInputQueue.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529608792761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529608792761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkInputArbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkInputArbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkInputArbiter " "Found entity 1: mkInputArbiter" {  } { { "src_files/mkInputArbiter.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkInputArbiter.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529608792762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529608792762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/mkCnctBridge.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/mkCnctBridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkCnctBridge " "Found entity 1: mkCnctBridge" {  } { { "src_files/mkCnctBridge.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkCnctBridge.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529608792763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529608792763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/LVDS_fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/LVDS_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 LVDS_fpga " "Found entity 1: LVDS_fpga" {  } { { "src_files/LVDS_fpga.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/LVDS_fpga.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529608792765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529608792765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_files/tx.v 1 1 " "Found 1 design units, including 1 entities, in source file src_files/tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx " "Found entity 1: tx" {  } { { "src_files/tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/tx.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529608792766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529608792766 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rx_outclock_fpga1 mkMFpgaTop.v(99) " "Verilog HDL Implicit Net warning at mkMFpgaTop.v(99): created implicit net for \"rx_outclock_fpga1\"" {  } { { "src_files/mkMFpgaTop.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkMFpgaTop.v" 99 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529608792766 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rx_outclock_fpga2 mkMFpgaTop.v(117) " "Verilog HDL Implicit Net warning at mkMFpgaTop.v(117): created implicit net for \"rx_outclock_fpga2\"" {  } { { "src_files/mkMFpgaTop.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkMFpgaTop.v" 117 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529608792766 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mkMFpgaTop " "Elaborating entity \"mkMFpgaTop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1529608792906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkTop_fpga1 mkTop_fpga1:xfpga1 " "Elaborating entity \"mkTop_fpga1\" for hierarchy \"mkTop_fpga1:xfpga1\"" {  } { { "src_files/mkMFpgaTop.v" "xfpga1" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkMFpgaTop.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529608792909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SizedFIFO mkTop_fpga1:xfpga1\|SizedFIFO:flitsr_port_in_0_f " "Elaborating entity \"SizedFIFO\" for hierarchy \"mkTop_fpga1:xfpga1\|SizedFIFO:flitsr_port_in_0_f\"" {  } { { "src_files/mkTop_fpga1.v" "flitsr_port_in_0_f" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkTop_fpga1.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529608792912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkNetworkSimple1 mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc " "Elaborating entity \"mkNetworkSimple1\" for hierarchy \"mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\"" {  } { { "src_files/mkTop_fpga1.v" "noc" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkTop_fpga1.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529608792915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFileLoadSyn mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf " "Elaborating entity \"RegFileLoadSyn\" for hierarchy \"mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf\"" {  } { { "src_files/mkNetworkSimple1.v" "net_routers_routeTable_1_rt_ifc_banks_banks_rf" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkNetworkSimple1.v" 3212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529608792922 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(1) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(1): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608792925 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(2) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(2): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608792925 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(3) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(3): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608792925 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(4) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(4): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608792925 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(5) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(5): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608792925 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(6) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(6): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608792925 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(7) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(7): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608792925 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(8) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(8): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608792925 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(9) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(9): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608792925 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(10) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(10): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608792926 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(11) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(11): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608792926 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(12) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(12): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608792926 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(13) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(13): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608792926 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(14) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(14): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608792926 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(15) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(15): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608792926 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(16) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex(16): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_11.hex" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608792926 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFileLoadSyn mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf " "Elaborating entity \"RegFileLoadSyn\" for hierarchy \"mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf\"" {  } { { "src_files/mkNetworkSimple1.v" "net_routers_routeTable_2_rt_ifc_banks_banks_rf" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkNetworkSimple1.v" 3324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529608792935 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(1) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(1): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608792936 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(2) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(2): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608792936 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(3) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(3): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608792936 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(4) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(4): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608792937 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(5) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(5): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608792937 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(6) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(6): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608792937 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(7) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(7): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608792937 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(8) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(8): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608792937 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(9) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(9): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608792937 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(10) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(10): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608792937 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(11) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(11): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608792937 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(12) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(12): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608792937 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(13) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(13): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608792937 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(14) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(14): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608792937 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(15) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(15): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608792937 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(16) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex(16): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_12.hex" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608792937 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFileLoadSyn mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf " "Elaborating entity \"RegFileLoadSyn\" for hierarchy \"mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf\"" {  } { { "src_files/mkNetworkSimple1.v" "net_routers_routeTable_3_rt_ifc_banks_banks_rf" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkNetworkSimple1.v" 3436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529608792944 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(1) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(1): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608792945 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(2) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(2): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608792945 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(3) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(3): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608792945 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(4) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(4): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608792945 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(5) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(5): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608792945 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(6) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(6): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608792945 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(7) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(7): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608792945 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(8) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(8): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608792945 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(9) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(9): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608792945 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(10) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(10): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608792945 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(11) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(11): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608792946 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(12) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(12): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608792946 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(13) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(13): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608792946 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(14) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(14): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608792946 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(15) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(15): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608792946 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(16) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex(16): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_13.hex" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608792946 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFileLoadSyn mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf " "Elaborating entity \"RegFileLoadSyn\" for hierarchy \"mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf\"" {  } { { "src_files/mkNetworkSimple1.v" "net_routers_routeTable_rt_ifc_banks_banks_rf" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkNetworkSimple1.v" 3548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529608792952 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(1) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(1): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608792953 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(2) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(2): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608792953 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(3) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(3): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608792954 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(4) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(4): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608792954 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(5) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(5): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608792954 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(6) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(6): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608792954 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(7) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(7): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608792954 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(8) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(8): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608792954 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(9) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(9): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608792954 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(10) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(10): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608792954 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(11) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(11): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608792954 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(12) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(12): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608792954 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(13) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(13): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608792954 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(14) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(14): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608792954 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(15) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(15): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608792954 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(16) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex(16): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_10.hex" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608792954 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkIQRouterCoreSimple mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core " "Elaborating entity \"mkIQRouterCoreSimple\" for hierarchy \"mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\"" {  } { { "src_files/mkNetworkSimple1.v" "net_routers_router_core" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkNetworkSimple1.v" 3714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529608792963 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inPortVL mkIQRouterCoreSimple.v(1592) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1592): object \"inPortVL\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1592 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792969 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inPortVL_1 mkIQRouterCoreSimple.v(1597) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1597): object \"inPortVL_1\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1597 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792969 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inPortVL_2 mkIQRouterCoreSimple.v(1602) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1602): object \"inPortVL_2\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1602 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792969 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inPortVL_3 mkIQRouterCoreSimple.v(1607) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1607): object \"inPortVL_3\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1607 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792969 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inPortVL_4 mkIQRouterCoreSimple.v(1612) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1612): object \"inPortVL_4\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1612 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792969 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inPortVL_5 mkIQRouterCoreSimple.v(1617) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1617): object \"inPortVL_5\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1617 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792969 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inPortVL_6 mkIQRouterCoreSimple.v(1622) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1622): object \"inPortVL_6\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1622 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792969 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inPortVL_7 mkIQRouterCoreSimple.v(1627) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1627): object \"inPortVL_7\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1627 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792969 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lockedVL mkIQRouterCoreSimple.v(1632) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1632): object \"lockedVL\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1632 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792969 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lockedVL_1 mkIQRouterCoreSimple.v(1636) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1636): object \"lockedVL_1\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1636 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792969 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lockedVL_2 mkIQRouterCoreSimple.v(1640) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1640): object \"lockedVL_2\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1640 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792969 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lockedVL_3 mkIQRouterCoreSimple.v(1644) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1644): object \"lockedVL_3\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1644 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792969 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lockedVL_4 mkIQRouterCoreSimple.v(1648) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1648): object \"lockedVL_4\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1648 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792969 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lockedVL_5 mkIQRouterCoreSimple.v(1652) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1652): object \"lockedVL_5\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1652 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792969 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lockedVL_6 mkIQRouterCoreSimple.v(1656) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1656): object \"lockedVL_6\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1656 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792969 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lockedVL_7 mkIQRouterCoreSimple.v(1660) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1660): object \"lockedVL_7\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1660 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792969 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_0 mkIQRouterCoreSimple.v(1664) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1664): object \"selectedIO_reg_0\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1664 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792969 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_0_1 mkIQRouterCoreSimple.v(1668) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1668): object \"selectedIO_reg_0_1\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1668 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792970 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_0_2 mkIQRouterCoreSimple.v(1672) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1672): object \"selectedIO_reg_0_2\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1672 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792970 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_0_3 mkIQRouterCoreSimple.v(1676) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1676): object \"selectedIO_reg_0_3\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1676 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792970 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_0_4 mkIQRouterCoreSimple.v(1680) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1680): object \"selectedIO_reg_0_4\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1680 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792970 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_0_5 mkIQRouterCoreSimple.v(1684) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1684): object \"selectedIO_reg_0_5\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1684 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792970 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_0_6 mkIQRouterCoreSimple.v(1688) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1688): object \"selectedIO_reg_0_6\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1688 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792970 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_0_7 mkIQRouterCoreSimple.v(1692) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1692): object \"selectedIO_reg_0_7\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1692 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792970 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_1 mkIQRouterCoreSimple.v(1696) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1696): object \"selectedIO_reg_1\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1696 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792970 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_1_1 mkIQRouterCoreSimple.v(1700) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1700): object \"selectedIO_reg_1_1\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1700 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792970 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_1_2 mkIQRouterCoreSimple.v(1704) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1704): object \"selectedIO_reg_1_2\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1704 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792970 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_1_3 mkIQRouterCoreSimple.v(1708) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1708): object \"selectedIO_reg_1_3\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1708 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792970 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_1_4 mkIQRouterCoreSimple.v(1712) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1712): object \"selectedIO_reg_1_4\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1712 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792970 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_1_5 mkIQRouterCoreSimple.v(1716) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1716): object \"selectedIO_reg_1_5\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1716 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792970 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_1_6 mkIQRouterCoreSimple.v(1720) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1720): object \"selectedIO_reg_1_6\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1720 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792970 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_1_7 mkIQRouterCoreSimple.v(1724) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1724): object \"selectedIO_reg_1_7\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1724 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792970 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_2 mkIQRouterCoreSimple.v(1728) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1728): object \"selectedIO_reg_2\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1728 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792970 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_2_1 mkIQRouterCoreSimple.v(1732) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1732): object \"selectedIO_reg_2_1\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1732 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792970 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_2_2 mkIQRouterCoreSimple.v(1736) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1736): object \"selectedIO_reg_2_2\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1736 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792970 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_2_3 mkIQRouterCoreSimple.v(1740) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1740): object \"selectedIO_reg_2_3\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1740 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792970 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_2_4 mkIQRouterCoreSimple.v(1744) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1744): object \"selectedIO_reg_2_4\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1744 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792970 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_2_5 mkIQRouterCoreSimple.v(1748) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1748): object \"selectedIO_reg_2_5\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1748 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792970 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_2_6 mkIQRouterCoreSimple.v(1752) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1752): object \"selectedIO_reg_2_6\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1752 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792970 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_2_7 mkIQRouterCoreSimple.v(1756) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1756): object \"selectedIO_reg_2_7\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1756 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792970 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_3 mkIQRouterCoreSimple.v(1760) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1760): object \"selectedIO_reg_3\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1760 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792970 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_3_1 mkIQRouterCoreSimple.v(1764) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1764): object \"selectedIO_reg_3_1\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1764 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792970 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_3_2 mkIQRouterCoreSimple.v(1768) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1768): object \"selectedIO_reg_3_2\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1768 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792970 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_3_3 mkIQRouterCoreSimple.v(1772) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1772): object \"selectedIO_reg_3_3\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1772 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792970 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_3_4 mkIQRouterCoreSimple.v(1776) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1776): object \"selectedIO_reg_3_4\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1776 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792970 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_3_5 mkIQRouterCoreSimple.v(1780) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1780): object \"selectedIO_reg_3_5\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1780 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792970 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_3_6 mkIQRouterCoreSimple.v(1784) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1784): object \"selectedIO_reg_3_6\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1784 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792970 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_3_7 mkIQRouterCoreSimple.v(1788) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1788): object \"selectedIO_reg_3_7\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1788 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792970 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_4 mkIQRouterCoreSimple.v(1792) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1792): object \"selectedIO_reg_4\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1792 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792971 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_4_1 mkIQRouterCoreSimple.v(1796) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1796): object \"selectedIO_reg_4_1\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1796 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792971 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_4_2 mkIQRouterCoreSimple.v(1800) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1800): object \"selectedIO_reg_4_2\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1800 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792971 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_4_3 mkIQRouterCoreSimple.v(1804) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1804): object \"selectedIO_reg_4_3\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1804 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792971 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_4_4 mkIQRouterCoreSimple.v(1808) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1808): object \"selectedIO_reg_4_4\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1808 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792971 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_4_5 mkIQRouterCoreSimple.v(1812) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1812): object \"selectedIO_reg_4_5\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1812 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792971 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_4_6 mkIQRouterCoreSimple.v(1816) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1816): object \"selectedIO_reg_4_6\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1816 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792971 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_4_7 mkIQRouterCoreSimple.v(1820) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1820): object \"selectedIO_reg_4_7\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1820 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792971 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_5 mkIQRouterCoreSimple.v(1824) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1824): object \"selectedIO_reg_5\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1824 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792971 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_5_1 mkIQRouterCoreSimple.v(1828) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1828): object \"selectedIO_reg_5_1\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1828 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792971 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_5_2 mkIQRouterCoreSimple.v(1832) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1832): object \"selectedIO_reg_5_2\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1832 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792971 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_5_3 mkIQRouterCoreSimple.v(1836) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1836): object \"selectedIO_reg_5_3\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1836 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792971 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_5_4 mkIQRouterCoreSimple.v(1840) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1840): object \"selectedIO_reg_5_4\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1840 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792971 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_5_5 mkIQRouterCoreSimple.v(1844) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1844): object \"selectedIO_reg_5_5\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1844 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792971 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_5_6 mkIQRouterCoreSimple.v(1848) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1848): object \"selectedIO_reg_5_6\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1848 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792971 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_5_7 mkIQRouterCoreSimple.v(1852) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1852): object \"selectedIO_reg_5_7\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1852 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792971 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_6 mkIQRouterCoreSimple.v(1856) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1856): object \"selectedIO_reg_6\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1856 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792971 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_6_1 mkIQRouterCoreSimple.v(1860) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1860): object \"selectedIO_reg_6_1\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1860 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792971 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_6_2 mkIQRouterCoreSimple.v(1864) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1864): object \"selectedIO_reg_6_2\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1864 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792971 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_6_3 mkIQRouterCoreSimple.v(1868) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1868): object \"selectedIO_reg_6_3\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1868 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792971 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_6_4 mkIQRouterCoreSimple.v(1872) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1872): object \"selectedIO_reg_6_4\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1872 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792971 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_6_5 mkIQRouterCoreSimple.v(1876) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1876): object \"selectedIO_reg_6_5\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1876 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792971 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_6_6 mkIQRouterCoreSimple.v(1880) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1880): object \"selectedIO_reg_6_6\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1880 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792971 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_6_7 mkIQRouterCoreSimple.v(1884) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1884): object \"selectedIO_reg_6_7\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1884 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792971 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_7 mkIQRouterCoreSimple.v(1888) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1888): object \"selectedIO_reg_7\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1888 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792971 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_7_1 mkIQRouterCoreSimple.v(1892) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1892): object \"selectedIO_reg_7_1\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1892 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792971 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_7_2 mkIQRouterCoreSimple.v(1896) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1896): object \"selectedIO_reg_7_2\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1896 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792971 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_7_3 mkIQRouterCoreSimple.v(1900) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1900): object \"selectedIO_reg_7_3\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1900 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792971 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_7_4 mkIQRouterCoreSimple.v(1904) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1904): object \"selectedIO_reg_7_4\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1904 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792971 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_7_5 mkIQRouterCoreSimple.v(1908) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1908): object \"selectedIO_reg_7_5\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1908 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792971 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_7_6 mkIQRouterCoreSimple.v(1912) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1912): object \"selectedIO_reg_7_6\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1912 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792971 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_7_7 mkIQRouterCoreSimple.v(1916) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(1916): object \"selectedIO_reg_7_7\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 1916 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792972 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2021 mkIQRouterCoreSimple.v(2025) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(2025): object \"IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2021\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 2025 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792972 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2022 mkIQRouterCoreSimple.v(2026) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(2026): object \"IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2022\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 2026 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792972 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2023 mkIQRouterCoreSimple.v(2027) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(2027): object \"IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2023\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 2027 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792972 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2024 mkIQRouterCoreSimple.v(2028) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(2028): object \"IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2024\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 2028 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792972 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2025 mkIQRouterCoreSimple.v(2029) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(2029): object \"IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2025\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 2029 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792972 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2026 mkIQRouterCoreSimple.v(2030) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(2030): object \"IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2026\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 2030 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792972 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2027 mkIQRouterCoreSimple.v(2031) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(2031): object \"IF_IF_outport_encoder_89_BIT_3_90_THEN_IF_outp_ETC___d2027\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 2031 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792972 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IF_IF_outport_encoder_89_BIT_3_90_THEN_NOT_out_ETC___d2020 mkIQRouterCoreSimple.v(2101) " "Verilog HDL or VHDL warning at mkIQRouterCoreSimple.v(2101): object \"IF_IF_outport_encoder_89_BIT_3_90_THEN_NOT_out_ETC___d2020\" assigned a value but never read" {  } { { "src_files/mkIQRouterCoreSimple.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 2101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792972 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkInputQueue mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkInputQueue:flitBuffers " "Elaborating entity \"mkInputQueue\" for hierarchy \"mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkInputQueue:flitBuffers\"" {  } { { "src_files/mkIQRouterCoreSimple.v" "flitBuffers" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 2281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529608792973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile_1port mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkInputQueue:flitBuffers\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem " "Elaborating entity \"RegFile_1port\" for hierarchy \"mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkInputQueue:flitBuffers\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\"" {  } { { "src_files/mkInputQueue.v" "inputQueue_ifc_mf_ifc_fifoMem" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkInputQueue.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529608792974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkOutPortFIFO mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkOutPortFIFO:outPortFIFOs " "Elaborating entity \"mkOutPortFIFO\" for hierarchy \"mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkOutPortFIFO:outPortFIFOs\"" {  } { { "src_files/mkIQRouterCoreSimple.v" "outPortFIFOs" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 2370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529608792984 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WILL_FIRE_RL_outPortFIFO_ifc_fifo_continuousAssert mkOutPortFIFO.v(241) " "Verilog HDL or VHDL warning at mkOutPortFIFO.v(241): object \"WILL_FIRE_RL_outPortFIFO_ifc_fifo_continuousAssert\" assigned a value but never read" {  } { { "src_files/mkOutPortFIFO.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkOutPortFIFO.v" 241 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792985 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "outPortFIFO_ifc_fifo_empty_6_EQ_outPortFIFO_if_ETC___d82 mkOutPortFIFO.v(256) " "Verilog HDL or VHDL warning at mkOutPortFIFO.v(256): object \"outPortFIFO_ifc_fifo_empty_6_EQ_outPortFIFO_if_ETC___d82\" assigned a value but never read" {  } { { "src_files/mkOutPortFIFO.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkOutPortFIFO.v" 256 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608792985 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNetworkSimple1:noc|mkIQRouterCoreSimple:net_routers_router_core|mkOutPortFIFO:outPortFIFOs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkSepRouterAllocator mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkSepRouterAllocator:routerAlloc " "Elaborating entity \"mkSepRouterAllocator\" for hierarchy \"mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkSepRouterAllocator:routerAlloc\"" {  } { { "src_files/mkIQRouterCoreSimple.v" "routerAlloc" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 2512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529608792990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkRouterInputArbitersRoundRobin mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkSepRouterAllocator:routerAlloc\|mkRouterInputArbitersRoundRobin:inputArbs " "Elaborating entity \"mkRouterInputArbitersRoundRobin\" for hierarchy \"mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkSepRouterAllocator:routerAlloc\|mkRouterInputArbitersRoundRobin:inputArbs\"" {  } { { "src_files/mkSepRouterAllocator.v" "inputArbs" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkSepRouterAllocator.v" 493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529608792993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "module_gen_grant_carry mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkSepRouterAllocator:routerAlloc\|mkRouterInputArbitersRoundRobin:inputArbs\|module_gen_grant_carry:instance_gen_grant_carry_120 " "Elaborating entity \"module_gen_grant_carry\" for hierarchy \"mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkSepRouterAllocator:routerAlloc\|mkRouterInputArbitersRoundRobin:inputArbs\|module_gen_grant_carry:instance_gen_grant_carry_120\"" {  } { { "src_files/mkRouterInputArbitersRoundRobin.v" "instance_gen_grant_carry_120" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkRouterInputArbitersRoundRobin.v" 1091 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529608792997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkRouterOutputArbitersRoundRobin mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkSepRouterAllocator:routerAlloc\|mkRouterOutputArbitersRoundRobin:outputArbs " "Elaborating entity \"mkRouterOutputArbitersRoundRobin\" for hierarchy \"mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkSepRouterAllocator:routerAlloc\|mkRouterOutputArbitersRoundRobin:outputArbs\"" {  } { { "src_files/mkSepRouterAllocator.v" "outputArbs" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkSepRouterAllocator.v" 521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529608793089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "module_outport_encoder mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|module_outport_encoder:instance_outport_encoder_0 " "Elaborating entity \"module_outport_encoder\" for hierarchy \"mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|module_outport_encoder:instance_outport_encoder_0\"" {  } { { "src_files/mkIQRouterCoreSimple.v" "instance_outport_encoder_0" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkIQRouterCoreSimple.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529608793189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkNodeTask_host mkTop_fpga1:xfpga1\|mkNodeTask_host:nodes_0 " "Elaborating entity \"mkNodeTask_host\" for hierarchy \"mkTop_fpga1:xfpga1\|mkNodeTask_host:nodes_0\"" {  } { { "src_files/mkTop_fpga1.v" "nodes_0" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkTop_fpga1.v" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529608793796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkCnctBridge mkTop_fpga1:xfpga1\|mkNodeTask_host:nodes_0\|mkCnctBridge:bridge " "Elaborating entity \"mkCnctBridge\" for hierarchy \"mkTop_fpga1:xfpga1\|mkNodeTask_host:nodes_0\|mkCnctBridge:bridge\"" {  } { { "src_files/mkNodeTask_host.v" "bridge" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkNodeTask_host.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529608793797 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_id_unused mkCnctBridge.v(185) " "Verilog HDL or VHDL warning at mkCnctBridge.v(185): object \"port_id_unused\" assigned a value but never read" {  } { { "src_files/mkCnctBridge.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkCnctBridge.v" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608793799 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNodeTask_host:nodes_0|mkCnctBridge:bridge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO2 mkTop_fpga1:xfpga1\|mkNodeTask_host:nodes_0\|mkCnctBridge:bridge\|FIFO2:flitsFromNw_0 " "Elaborating entity \"FIFO2\" for hierarchy \"mkTop_fpga1:xfpga1\|mkNodeTask_host:nodes_0\|mkCnctBridge:bridge\|FIFO2:flitsFromNw_0\"" {  } { { "src_files/mkCnctBridge.v" "flitsFromNw_0" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkCnctBridge.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529608793799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkNodeTask_echo1 mkTop_fpga1:xfpga1\|mkNodeTask_echo1:nodes_1 " "Elaborating entity \"mkNodeTask_echo1\" for hierarchy \"mkTop_fpga1:xfpga1\|mkNodeTask_echo1:nodes_1\"" {  } { { "src_files/mkTop_fpga1.v" "nodes_1" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkTop_fpga1.v" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529608793804 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "core_dtlogger_dlog mkNodeTask_echo1.v(142) " "Verilog HDL or VHDL warning at mkNodeTask_echo1.v(142): object \"core_dtlogger_dlog\" assigned a value but never read" {  } { { "src_files/mkNodeTask_echo1.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkNodeTask_echo1.v" 142 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608793813 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "core_dtlogger_tlog mkNodeTask_echo1.v(151) " "Verilog HDL or VHDL warning at mkNodeTask_echo1.v(151): object \"core_dtlogger_tlog\" assigned a value but never read" {  } { { "src_files/mkNodeTask_echo1.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkNodeTask_echo1.v" 151 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608793813 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "core_mergeF_m_notDeqPort mkNodeTask_echo1.v(156) " "Verilog HDL or VHDL warning at mkNodeTask_echo1.v(156): object \"core_mergeF_m_notDeqPort\" assigned a value but never read" {  } { { "src_files/mkNodeTask_echo1.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkNodeTask_echo1.v" 156 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608793813 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "core_saved_source_address mkNodeTask_echo1.v(164) " "Verilog HDL or VHDL warning at mkNodeTask_echo1.v(164): object \"core_saved_source_address\" assigned a value but never read" {  } { { "src_files/mkNodeTask_echo1.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkNodeTask_echo1.v" 164 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608793813 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "core_task_info mkNodeTask_echo1.v(190) " "Verilog HDL or VHDL warning at mkNodeTask_echo1.v(190): object \"core_task_info\" assigned a value but never read" {  } { { "src_files/mkNodeTask_echo1.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkNodeTask_echo1.v" 190 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608793813 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fromCore_dtlogger_dlog mkNodeTask_echo1.v(210) " "Verilog HDL or VHDL warning at mkNodeTask_echo1.v(210): object \"fromCore_dtlogger_dlog\" assigned a value but never read" {  } { { "src_files/mkNodeTask_echo1.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkNodeTask_echo1.v" 210 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608793813 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fromCore_dtlogger_tlog mkNodeTask_echo1.v(219) " "Verilog HDL or VHDL warning at mkNodeTask_echo1.v(219): object \"fromCore_dtlogger_tlog\" assigned a value but never read" {  } { { "src_files/mkNodeTask_echo1.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkNodeTask_echo1.v" 219 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608793814 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "toCore_dtlogger_dlog mkNodeTask_echo1.v(348) " "Verilog HDL or VHDL warning at mkNodeTask_echo1.v(348): object \"toCore_dtlogger_dlog\" assigned a value but never read" {  } { { "src_files/mkNodeTask_echo1.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkNodeTask_echo1.v" 348 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608793814 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "toCore_dtlogger_tlog mkNodeTask_echo1.v(357) " "Verilog HDL or VHDL warning at mkNodeTask_echo1.v(357): object \"toCore_dtlogger_tlog\" assigned a value but never read" {  } { { "src_files/mkNodeTask_echo1.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkNodeTask_echo1.v" 357 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608793814 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "TASK_fopen___d171 mkNodeTask_echo1.v(533) " "Verilog HDL warning at mkNodeTask_echo1.v(533): object TASK_fopen___d171 used but never assigned" {  } { { "src_files/mkNodeTask_echo1.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkNodeTask_echo1.v" 533 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1529608793814 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "TASK_fopen___d172 mkNodeTask_echo1.v(534) " "Verilog HDL warning at mkNodeTask_echo1.v(534): object TASK_fopen___d172 used but never assigned" {  } { { "src_files/mkNodeTask_echo1.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkNodeTask_echo1.v" 534 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1529608793814 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "TASK_fopen___d263 mkNodeTask_echo1.v(535) " "Verilog HDL warning at mkNodeTask_echo1.v(535): object TASK_fopen___d263 used but never assigned" {  } { { "src_files/mkNodeTask_echo1.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkNodeTask_echo1.v" 535 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1529608793814 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "TASK_fopen___d264 mkNodeTask_echo1.v(536) " "Verilog HDL warning at mkNodeTask_echo1.v(536): object TASK_fopen___d264 used but never assigned" {  } { { "src_files/mkNodeTask_echo1.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkNodeTask_echo1.v" 536 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1529608793814 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "TASK_fopen___d342 mkNodeTask_echo1.v(537) " "Verilog HDL warning at mkNodeTask_echo1.v(537): object TASK_fopen___d342 used but never assigned" {  } { { "src_files/mkNodeTask_echo1.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkNodeTask_echo1.v" 537 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1529608793814 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "TASK_fopen___d343 mkNodeTask_echo1.v(538) " "Verilog HDL warning at mkNodeTask_echo1.v(538): object TASK_fopen___d343 used but never assigned" {  } { { "src_files/mkNodeTask_echo1.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkNodeTask_echo1.v" 538 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1529608793814 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "mkNodeTask_echo1.v(1503) " "Verilog HDL Case Statement warning at mkNodeTask_echo1.v(1503): can't check case statement for completeness because the case expression has too many possible states" {  } { { "src_files/mkNodeTask_echo1.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkNodeTask_echo1.v" 1503 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1529608793814 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkCnctBridge mkTop_fpga1:xfpga1\|mkNodeTask_echo1:nodes_1\|mkCnctBridge:bridge " "Elaborating entity \"mkCnctBridge\" for hierarchy \"mkTop_fpga1:xfpga1\|mkNodeTask_echo1:nodes_1\|mkCnctBridge:bridge\"" {  } { { "src_files/mkNodeTask_echo1.v" "bridge" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkNodeTask_echo1.v" 615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529608793815 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_id_unused mkCnctBridge.v(185) " "Verilog HDL or VHDL warning at mkCnctBridge.v(185): object \"port_id_unused\" assigned a value but never read" {  } { { "src_files/mkCnctBridge.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkCnctBridge.v" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608793817 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNodeTask_echo1:nodes_1|mkCnctBridge:bridge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO2 mkTop_fpga1:xfpga1\|mkNodeTask_echo1:nodes_1\|FIFO2:core_mergeF_dataQ " "Elaborating entity \"FIFO2\" for hierarchy \"mkTop_fpga1:xfpga1\|mkNodeTask_echo1:nodes_1\|FIFO2:core_mergeF_dataQ\"" {  } { { "src_files/mkNodeTask_echo1.v" "core_mergeF_dataQ" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkNodeTask_echo1.v" 626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529608793821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO2 mkTop_fpga1:xfpga1\|mkNodeTask_echo1:nodes_1\|FIFO2:pkt_nw2c_0 " "Elaborating entity \"FIFO2\" for hierarchy \"mkTop_fpga1:xfpga1\|mkNodeTask_echo1:nodes_1\|FIFO2:pkt_nw2c_0\"" {  } { { "src_files/mkNodeTask_echo1.v" "pkt_nw2c_0" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkNodeTask_echo1.v" 670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529608793824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO2 mkTop_fpga1:xfpga1\|mkNodeTask_echo1:nodes_1\|FIFO2:splf_c2nw_dataQ " "Elaborating entity \"FIFO2\" for hierarchy \"mkTop_fpga1:xfpga1\|mkNodeTask_echo1:nodes_1\|FIFO2:splf_c2nw_dataQ\"" {  } { { "src_files/mkNodeTask_echo1.v" "splf_c2nw_dataQ" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkNodeTask_echo1.v" 681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529608793825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkNodeTask_fpga1_4 mkTop_fpga1:xfpga1\|mkNodeTask_fpga1_4:nodes_4 " "Elaborating entity \"mkNodeTask_fpga1_4\" for hierarchy \"mkTop_fpga1:xfpga1\|mkNodeTask_fpga1_4:nodes_4\"" {  } { { "src_files/mkTop_fpga1.v" "nodes_4" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkTop_fpga1.v" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529608793834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkCnctBridge mkTop_fpga1:xfpga1\|mkNodeTask_fpga1_4:nodes_4\|mkCnctBridge:bridge " "Elaborating entity \"mkCnctBridge\" for hierarchy \"mkTop_fpga1:xfpga1\|mkNodeTask_fpga1_4:nodes_4\|mkCnctBridge:bridge\"" {  } { { "src_files/mkNodeTask_fpga1_4.v" "bridge" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkNodeTask_fpga1_4.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529608793835 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_id_unused mkCnctBridge.v(185) " "Verilog HDL or VHDL warning at mkCnctBridge.v(185): object \"port_id_unused\" assigned a value but never read" {  } { { "src_files/mkCnctBridge.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkCnctBridge.v" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608793837 "|mkMFpgaTop|mkTop_fpga1:xfpga1|mkNodeTask_fpga1_4:nodes_4|mkCnctBridge:bridge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkInterFPGA_LVDS mkTop_fpga1:xfpga1\|mkInterFPGA_LVDS:xfpga4 " "Elaborating entity \"mkInterFPGA_LVDS\" for hierarchy \"mkTop_fpga1:xfpga1\|mkInterFPGA_LVDS:xfpga4\"" {  } { { "src_files/mkTop_fpga1.v" "xfpga4" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkTop_fpga1.v" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529608793841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyncFIFO mkTop_fpga1:xfpga1\|mkInterFPGA_LVDS:xfpga4\|SyncFIFO:outin_ " "Elaborating entity \"SyncFIFO\" for hierarchy \"mkTop_fpga1:xfpga1\|mkInterFPGA_LVDS:xfpga4\|SyncFIFO:outin_\"" {  } { { "src_files/mkInterFPGA_LVDS.v" "outin_" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkInterFPGA_LVDS.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529608793842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkTop_fpga2 mkTop_fpga2:xfpga2 " "Elaborating entity \"mkTop_fpga2\" for hierarchy \"mkTop_fpga2:xfpga2\"" {  } { { "src_files/mkMFpgaTop.v" "xfpga2" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkMFpgaTop.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529608793844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkNetworkSimple2 mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc " "Elaborating entity \"mkNetworkSimple2\" for hierarchy \"mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\"" {  } { { "src_files/mkTop_fpga2.v" "noc" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkTop_fpga2.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529608793846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFileLoadSyn mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf " "Elaborating entity \"RegFileLoadSyn\" for hierarchy \"mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf\"" {  } { { "src_files/mkNetworkSimple2.v" "net_routers_routeTable_1_rt_ifc_banks_banks_rf" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkNetworkSimple2.v" 3212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529608793852 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(1) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(1): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608793853 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(2) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(2): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608793853 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(3) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(3): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608793853 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(4) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(4): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608793853 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(5) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(5): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608793854 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(6) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(6): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608793854 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(7) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(7): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608793854 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(8) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(8): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608793854 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(9) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(9): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608793854 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(10) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(10): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608793854 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(11) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(11): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608793854 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(12) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(12): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608793854 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(13) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(13): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608793854 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(14) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(14): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608793854 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(15) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(15): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608793854 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(16) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex(16): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_21.hex" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608793854 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFileLoadSyn mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf " "Elaborating entity \"RegFileLoadSyn\" for hierarchy \"mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf\"" {  } { { "src_files/mkNetworkSimple2.v" "net_routers_routeTable_2_rt_ifc_banks_banks_rf" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkNetworkSimple2.v" 3324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529608793863 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(1) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(1): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608793864 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(2) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(2): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608793864 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(3) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(3): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608793864 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(4) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(4): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608793864 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(5) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(5): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608793864 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(6) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(6): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608793864 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(7) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(7): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608793864 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(8) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(8): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608793864 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(9) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(9): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608793864 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(10) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(10): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608793864 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(11) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(11): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608793864 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(12) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(12): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608793864 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(13) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(13): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608793864 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(14) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(14): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608793864 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(15) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(15): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608793865 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(16) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex(16): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_22.hex" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608793865 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFileLoadSyn mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf " "Elaborating entity \"RegFileLoadSyn\" for hierarchy \"mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf\"" {  } { { "src_files/mkNetworkSimple2.v" "net_routers_routeTable_3_rt_ifc_banks_banks_rf" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkNetworkSimple2.v" 3436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529608793871 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(1) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(1): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608793872 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(2) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(2): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608793872 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(3) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(3): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608793872 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(4) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(4): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608793872 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(5) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(5): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608793872 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(6) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(6): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608793872 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(7) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(7): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608793872 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(8) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(8): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608793873 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(9) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(9): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608793873 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(10) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(10): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608793873 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(11) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(11): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608793873 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(12) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(12): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608793873 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(13) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(13): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608793873 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(14) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(14): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608793873 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(15) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(15): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608793873 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(16) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex(16): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_23.hex" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608793873 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFileLoadSyn mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf " "Elaborating entity \"RegFileLoadSyn\" for hierarchy \"mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf\"" {  } { { "src_files/mkNetworkSimple2.v" "net_routers_routeTable_rt_ifc_banks_banks_rf" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkNetworkSimple2.v" 3548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529608793880 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(1) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(1): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608793881 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(2) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(2): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608793881 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(3) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(3): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608793881 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(4) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(4): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608793881 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(5) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(5): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608793881 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(6) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(6): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608793881 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(7) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(7): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608793881 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(8) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(8): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608793881 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(9) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(9): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608793881 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(10) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(10): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608793881 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(11) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(11): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608793881 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(12) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(12): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608793881 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(13) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(13): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608793881 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(14) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(14): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608793882 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(15) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(15): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608793882 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(16) " "Verilog HDL assignment warning at customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex(16): truncated value with size 4 to match size of target (3)" {  } { { "src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/customdb72c8b4c5f5588943c5ff029a85054c_8RTs_2VCs_8BD_25DW_SepIFRoundRobinAlloc_routing_20.hex" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529608793882 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNetworkSimple2:noc|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkNodeTask_fpga2_5 mkTop_fpga2:xfpga2\|mkNodeTask_fpga2_5:nodes_5 " "Elaborating entity \"mkNodeTask_fpga2_5\" for hierarchy \"mkTop_fpga2:xfpga2\|mkNodeTask_fpga2_5:nodes_5\"" {  } { { "src_files/mkTop_fpga2.v" "nodes_5" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkTop_fpga2.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529608794694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkCnctBridge mkTop_fpga2:xfpga2\|mkNodeTask_fpga2_5:nodes_5\|mkCnctBridge:bridge " "Elaborating entity \"mkCnctBridge\" for hierarchy \"mkTop_fpga2:xfpga2\|mkNodeTask_fpga2_5:nodes_5\|mkCnctBridge:bridge\"" {  } { { "src_files/mkNodeTask_fpga2_5.v" "bridge" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkNodeTask_fpga2_5.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529608794696 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_id_unused mkCnctBridge.v(185) " "Verilog HDL or VHDL warning at mkCnctBridge.v(185): object \"port_id_unused\" assigned a value but never read" {  } { { "src_files/mkCnctBridge.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkCnctBridge.v" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608794697 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkNodeTask_echo2 mkTop_fpga2:xfpga2\|mkNodeTask_echo2:nodes_6 " "Elaborating entity \"mkNodeTask_echo2\" for hierarchy \"mkTop_fpga2:xfpga2\|mkNodeTask_echo2:nodes_6\"" {  } { { "src_files/mkTop_fpga2.v" "nodes_6" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkTop_fpga2.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529608794701 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "core_dtlogger_dlog mkNodeTask_echo2.v(142) " "Verilog HDL or VHDL warning at mkNodeTask_echo2.v(142): object \"core_dtlogger_dlog\" assigned a value but never read" {  } { { "src_files/mkNodeTask_echo2.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkNodeTask_echo2.v" 142 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608794710 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "core_dtlogger_tlog mkNodeTask_echo2.v(151) " "Verilog HDL or VHDL warning at mkNodeTask_echo2.v(151): object \"core_dtlogger_tlog\" assigned a value but never read" {  } { { "src_files/mkNodeTask_echo2.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkNodeTask_echo2.v" 151 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608794710 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "core_mergeF_m_notDeqPort mkNodeTask_echo2.v(156) " "Verilog HDL or VHDL warning at mkNodeTask_echo2.v(156): object \"core_mergeF_m_notDeqPort\" assigned a value but never read" {  } { { "src_files/mkNodeTask_echo2.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkNodeTask_echo2.v" 156 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608794710 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "core_saved_source_address mkNodeTask_echo2.v(164) " "Verilog HDL or VHDL warning at mkNodeTask_echo2.v(164): object \"core_saved_source_address\" assigned a value but never read" {  } { { "src_files/mkNodeTask_echo2.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkNodeTask_echo2.v" 164 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608794710 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "core_task_info mkNodeTask_echo2.v(190) " "Verilog HDL or VHDL warning at mkNodeTask_echo2.v(190): object \"core_task_info\" assigned a value but never read" {  } { { "src_files/mkNodeTask_echo2.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkNodeTask_echo2.v" 190 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608794710 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fromCore_dtlogger_dlog mkNodeTask_echo2.v(210) " "Verilog HDL or VHDL warning at mkNodeTask_echo2.v(210): object \"fromCore_dtlogger_dlog\" assigned a value but never read" {  } { { "src_files/mkNodeTask_echo2.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkNodeTask_echo2.v" 210 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608794710 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fromCore_dtlogger_tlog mkNodeTask_echo2.v(219) " "Verilog HDL or VHDL warning at mkNodeTask_echo2.v(219): object \"fromCore_dtlogger_tlog\" assigned a value but never read" {  } { { "src_files/mkNodeTask_echo2.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkNodeTask_echo2.v" 219 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608794710 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "toCore_dtlogger_dlog mkNodeTask_echo2.v(348) " "Verilog HDL or VHDL warning at mkNodeTask_echo2.v(348): object \"toCore_dtlogger_dlog\" assigned a value but never read" {  } { { "src_files/mkNodeTask_echo2.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkNodeTask_echo2.v" 348 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608794710 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "toCore_dtlogger_tlog mkNodeTask_echo2.v(357) " "Verilog HDL or VHDL warning at mkNodeTask_echo2.v(357): object \"toCore_dtlogger_tlog\" assigned a value but never read" {  } { { "src_files/mkNodeTask_echo2.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkNodeTask_echo2.v" 357 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608794710 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "TASK_fopen___d171 mkNodeTask_echo2.v(533) " "Verilog HDL warning at mkNodeTask_echo2.v(533): object TASK_fopen___d171 used but never assigned" {  } { { "src_files/mkNodeTask_echo2.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkNodeTask_echo2.v" 533 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1529608794711 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "TASK_fopen___d172 mkNodeTask_echo2.v(534) " "Verilog HDL warning at mkNodeTask_echo2.v(534): object TASK_fopen___d172 used but never assigned" {  } { { "src_files/mkNodeTask_echo2.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkNodeTask_echo2.v" 534 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1529608794711 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "TASK_fopen___d263 mkNodeTask_echo2.v(535) " "Verilog HDL warning at mkNodeTask_echo2.v(535): object TASK_fopen___d263 used but never assigned" {  } { { "src_files/mkNodeTask_echo2.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkNodeTask_echo2.v" 535 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1529608794711 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "TASK_fopen___d264 mkNodeTask_echo2.v(536) " "Verilog HDL warning at mkNodeTask_echo2.v(536): object TASK_fopen___d264 used but never assigned" {  } { { "src_files/mkNodeTask_echo2.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkNodeTask_echo2.v" 536 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1529608794711 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "TASK_fopen___d342 mkNodeTask_echo2.v(537) " "Verilog HDL warning at mkNodeTask_echo2.v(537): object TASK_fopen___d342 used but never assigned" {  } { { "src_files/mkNodeTask_echo2.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkNodeTask_echo2.v" 537 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1529608794711 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "TASK_fopen___d343 mkNodeTask_echo2.v(538) " "Verilog HDL warning at mkNodeTask_echo2.v(538): object TASK_fopen___d343 used but never assigned" {  } { { "src_files/mkNodeTask_echo2.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkNodeTask_echo2.v" 538 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1529608794711 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "mkNodeTask_echo2.v(1512) " "Verilog HDL Case Statement warning at mkNodeTask_echo2.v(1512): can't check case statement for completeness because the case expression has too many possible states" {  } { { "src_files/mkNodeTask_echo2.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkNodeTask_echo2.v" 1512 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1529608794711 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkCnctBridge mkTop_fpga2:xfpga2\|mkNodeTask_echo2:nodes_6\|mkCnctBridge:bridge " "Elaborating entity \"mkCnctBridge\" for hierarchy \"mkTop_fpga2:xfpga2\|mkNodeTask_echo2:nodes_6\|mkCnctBridge:bridge\"" {  } { { "src_files/mkNodeTask_echo2.v" "bridge" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkNodeTask_echo2.v" 615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529608794711 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_id_unused mkCnctBridge.v(185) " "Verilog HDL or VHDL warning at mkCnctBridge.v(185): object \"port_id_unused\" assigned a value but never read" {  } { { "src_files/mkCnctBridge.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkCnctBridge.v" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608794713 "|mkMFpgaTop|mkTop_fpga2:xfpga2|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LVDS_fpga LVDS_fpga:fpga1 " "Elaborating entity \"LVDS_fpga\" for hierarchy \"LVDS_fpga:fpga1\"" {  } { { "src_files/mkMFpgaTop.v" "fpga1" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkMFpgaTop.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529608794728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx LVDS_fpga:fpga1\|tx:tx1 " "Elaborating entity \"tx\" for hierarchy \"LVDS_fpga:fpga1\|tx:tx1\"" {  } { { "src_files/LVDS_fpga.v" "tx1" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/LVDS_fpga.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529608794730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altlvds_tx LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component " "Elaborating entity \"altlvds_tx\" for hierarchy \"LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\"" {  } { { "src_files/tx.v" "ALTLVDS_TX_component" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/tx.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529608794785 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component " "Elaborated megafunction instantiation \"LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\"" {  } { { "src_files/tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/tx.v" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529608794785 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component " "Instantiated megafunction \"LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "center_align_msb UNUSED " "Parameter \"center_align_msb\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "common_rx_tx_pll OFF " "Parameter \"common_rx_tx_pll\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coreclock_divide_by 2 " "Parameter \"coreclock_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "data_rate 200.0 Mbps " "Parameter \"data_rate\" = \"200.0 Mbps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "deserialization_factor 4 " "Parameter \"deserialization_factor\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "differential_drive 0 " "Parameter \"differential_drive\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_clock_pin_mode UNUSED " "Parameter \"enable_clock_pin_mode\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les ON " "Parameter \"implement_in_les\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_boost 0 " "Parameter \"inclock_boost\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_data_alignment EDGE_ALIGNED " "Parameter \"inclock_data_alignment\" = \"EDGE_ALIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_period 20000 " "Parameter \"inclock_period\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_phase_shift 0 " "Parameter \"inclock_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=tx " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=tx\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altlvds_tx " "Parameter \"lpm_type\" = \"altlvds_tx\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multi_clock OFF " "Parameter \"multi_clock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_channels 2 " "Parameter \"number_of_channels\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_alignment EDGE_ALIGNED " "Parameter \"outclock_alignment\" = \"EDGE_ALIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_divide_by 2 " "Parameter \"outclock_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_duty_cycle 50 " "Parameter \"outclock_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_multiply_by 1 " "Parameter \"outclock_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_phase_shift 0 " "Parameter \"outclock_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_resource AUTO " "Parameter \"outclock_resource\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_data_rate 200 " "Parameter \"output_data_rate\" = \"200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_compensation_mode AUTO " "Parameter \"pll_compensation_mode\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_self_reset_on_loss_lock ON " "Parameter \"pll_self_reset_on_loss_lock\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preemphasis_setting 0 " "Parameter \"preemphasis_setting\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "refclk_frequency UNUSED " "Parameter \"refclk_frequency\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "registered_input TX_CORECLK " "Parameter \"registered_input\" = \"TX_CORECLK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_external_pll OFF " "Parameter \"use_external_pll\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_no_phase_shift ON " "Parameter \"use_no_phase_shift\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "vod_setting 0 " "Parameter \"vod_setting\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk_src_is_pll off " "Parameter \"clk_src_is_pll\" = \"off\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794786 ""}  } { { "src_files/tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/tx.v" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529608794786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/tx_lvds_tx.v 7 7 " "Found 7 design units, including 7 entities, in source file db/tx_lvds_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_ddio_out " "Found entity 1: tx_ddio_out" {  } { { "db/tx_lvds_tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/db/tx_lvds_tx.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529608794829 ""} { "Info" "ISGN_ENTITY_NAME" "2 tx_ddio_out1 " "Found entity 2: tx_ddio_out1" {  } { { "db/tx_lvds_tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/db/tx_lvds_tx.v" 141 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529608794829 ""} { "Info" "ISGN_ENTITY_NAME" "3 tx_cmpr " "Found entity 3: tx_cmpr" {  } { { "db/tx_lvds_tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/db/tx_lvds_tx.v" 208 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529608794829 ""} { "Info" "ISGN_ENTITY_NAME" "4 tx_cntr " "Found entity 4: tx_cntr" {  } { { "db/tx_lvds_tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/db/tx_lvds_tx.v" 250 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529608794829 ""} { "Info" "ISGN_ENTITY_NAME" "5 tx_shift_reg " "Found entity 5: tx_shift_reg" {  } { { "db/tx_lvds_tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/db/tx_lvds_tx.v" 334 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529608794829 ""} { "Info" "ISGN_ENTITY_NAME" "6 tx_shift_reg1 " "Found entity 6: tx_shift_reg1" {  } { { "db/tx_lvds_tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/db/tx_lvds_tx.v" 384 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529608794829 ""} { "Info" "ISGN_ENTITY_NAME" "7 tx_lvds_tx " "Found entity 7: tx_lvds_tx" {  } { { "db/tx_lvds_tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/db/tx_lvds_tx.v" 431 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529608794829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529608794829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_lvds_tx LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated " "Elaborating entity \"tx_lvds_tx\" for hierarchy \"LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\"" {  } { { "altlvds_tx.tdf" "auto_generated" { Text "/home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/altlvds_tx.tdf" 263 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529608794831 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dffe19a tx_lvds_tx.v(461) " "Verilog HDL or VHDL warning at tx_lvds_tx.v(461): object \"dffe19a\" assigned a value but never read" {  } { { "db/tx_lvds_tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/db/tx_lvds_tx.v" 461 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529608794832 "|mkMFpgaTop|LVDS_fpga:fpga1|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_ddio_out LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|tx_ddio_out:ddio_out " "Elaborating entity \"tx_ddio_out\" for hierarchy \"LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|tx_ddio_out:ddio_out\"" {  } { { "db/tx_lvds_tx.v" "ddio_out" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/db/tx_lvds_tx.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529608794833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_ddio_out1 LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|tx_ddio_out1:outclock_ddio " "Elaborating entity \"tx_ddio_out1\" for hierarchy \"LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|tx_ddio_out1:outclock_ddio\"" {  } { { "db/tx_lvds_tx.v" "outclock_ddio" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/db/tx_lvds_tx.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529608794834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_cmpr LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|tx_cmpr:cmpr10 " "Elaborating entity \"tx_cmpr\" for hierarchy \"LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|tx_cmpr:cmpr10\"" {  } { { "db/tx_lvds_tx.v" "cmpr10" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/db/tx_lvds_tx.v" 627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529608794836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_cntr LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|tx_cntr:cntr13 " "Elaborating entity \"tx_cntr\" for hierarchy \"LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|tx_cntr:cntr13\"" {  } { { "db/tx_lvds_tx.v" "cntr13" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/db/tx_lvds_tx.v" 643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529608794838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_shift_reg LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|tx_shift_reg:outclk_shift " "Elaborating entity \"tx_shift_reg\" for hierarchy \"LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|tx_shift_reg:outclk_shift\"" {  } { { "db/tx_lvds_tx.v" "outclk_shift" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/db/tx_lvds_tx.v" 657 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529608794841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_shift_reg1 LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|tx_shift_reg1:shift_reg23 " "Elaborating entity \"tx_shift_reg1\" for hierarchy \"LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|tx_shift_reg1:shift_reg23\"" {  } { { "db/tx_lvds_tx.v" "shift_reg23" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/db/tx_lvds_tx.v" 665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529608794843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx LVDS_fpga:fpga1\|rx:rx1 " "Elaborating entity \"rx\" for hierarchy \"LVDS_fpga:fpga1\|rx:rx1\"" {  } { { "src_files/LVDS_fpga.v" "rx1" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/LVDS_fpga.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529608794848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altlvds_rx LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component " "Elaborating entity \"altlvds_rx\" for hierarchy \"LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\"" {  } { { "src_files/rx.v" "ALTLVDS_RX_component" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/rx.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529608794874 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component " "Elaborated megafunction instantiation \"LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\"" {  } { { "src_files/rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/rx.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529608794891 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component " "Instantiated megafunction \"LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "buffer_implementation RAM " "Parameter \"buffer_implementation\" = \"RAM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "cds_mode UNUSED " "Parameter \"cds_mode\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "common_rx_tx_pll OFF " "Parameter \"common_rx_tx_pll\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "data_align_rollover 4 " "Parameter \"data_align_rollover\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "data_rate 200.0 Mbps " "Parameter \"data_rate\" = \"200.0 Mbps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "deserialization_factor 4 " "Parameter \"deserialization_factor\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpa_initial_phase_value 0 " "Parameter \"dpa_initial_phase_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpll_lock_count 0 " "Parameter \"dpll_lock_count\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpll_lock_window 0 " "Parameter \"dpll_lock_window\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_clock_pin_mode UNUSED " "Parameter \"enable_clock_pin_mode\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_align_to_rising_edge_only OFF " "Parameter \"enable_dpa_align_to_rising_edge_only\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_calibration ON " "Parameter \"enable_dpa_calibration\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_fifo UNUSED " "Parameter \"enable_dpa_fifo\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_initial_phase_selection OFF " "Parameter \"enable_dpa_initial_phase_selection\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_mode OFF " "Parameter \"enable_dpa_mode\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_pll_calibration OFF " "Parameter \"enable_dpa_pll_calibration\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_soft_cdr_mode OFF " "Parameter \"enable_soft_cdr_mode\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les ON " "Parameter \"implement_in_les\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_boost 0 " "Parameter \"inclock_boost\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_data_alignment EDGE_ALIGNED " "Parameter \"inclock_data_alignment\" = \"EDGE_ALIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_period 20000 " "Parameter \"inclock_period\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_phase_shift 0 " "Parameter \"inclock_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_data_rate 200 " "Parameter \"input_data_rate\" = \"200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lose_lock_on_one_change UNUSED " "Parameter \"lose_lock_on_one_change\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=rx " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=rx\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altlvds_rx " "Parameter \"lpm_type\" = \"altlvds_rx\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_channels 2 " "Parameter \"number_of_channels\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_resource AUTO " "Parameter \"outclock_resource\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_operation_mode UNUSED " "Parameter \"pll_operation_mode\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_self_reset_on_loss_lock ON " "Parameter \"pll_self_reset_on_loss_lock\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_rx_channel_data_align PORT_UNUSED " "Parameter \"port_rx_channel_data_align\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_rx_data_align PORT_USED " "Parameter \"port_rx_data_align\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "refclk_frequency UNUSED " "Parameter \"refclk_frequency\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "registered_data_align_input UNUSED " "Parameter \"registered_data_align_input\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "registered_output ON " "Parameter \"registered_output\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reset_fifo_at_first_lock UNUSED " "Parameter \"reset_fifo_at_first_lock\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rx_align_data_reg UNUSED " "Parameter \"rx_align_data_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_dpa_is_negative_ppm_drift OFF " "Parameter \"sim_dpa_is_negative_ppm_drift\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_dpa_net_ppm_variation 0 " "Parameter \"sim_dpa_net_ppm_variation\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_dpa_output_clock_phase_shift 0 " "Parameter \"sim_dpa_output_clock_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_coreclock_input OFF " "Parameter \"use_coreclock_input\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_dpll_rawperror OFF " "Parameter \"use_dpll_rawperror\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_external_pll OFF " "Parameter \"use_external_pll\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_no_phase_shift ON " "Parameter \"use_no_phase_shift\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "x_on_bitslip ON " "Parameter \"x_on_bitslip\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk_src_is_pll off " "Parameter \"clk_src_is_pll\" = \"off\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608794891 ""}  } { { "src_files/rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/rx.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529608794891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/rx_lvds_rx.v 5 5 " "Found 5 design units, including 5 entities, in source file db/rx_lvds_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_lvds_ddio_in " "Found entity 1: rx_lvds_ddio_in" {  } { { "db/rx_lvds_rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/db/rx_lvds_rx.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529608794931 ""} { "Info" "ISGN_ENTITY_NAME" "2 rx_dffpipe " "Found entity 2: rx_dffpipe" {  } { { "db/rx_lvds_rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/db/rx_lvds_rx.v" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529608794931 ""} { "Info" "ISGN_ENTITY_NAME" "3 rx_cntr " "Found entity 3: rx_cntr" {  } { { "db/rx_lvds_rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/db/rx_lvds_rx.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529608794931 ""} { "Info" "ISGN_ENTITY_NAME" "4 rx_mux " "Found entity 4: rx_mux" {  } { { "db/rx_lvds_rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/db/rx_lvds_rx.v" 268 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529608794931 ""} { "Info" "ISGN_ENTITY_NAME" "5 rx_lvds_rx " "Found entity 5: rx_lvds_rx" {  } { { "db/rx_lvds_rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/db/rx_lvds_rx.v" 301 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529608794931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529608794931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_lvds_rx LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated " "Elaborating entity \"rx_lvds_rx\" for hierarchy \"LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\"" {  } { { "altlvds_rx.tdf" "auto_generated" { Text "/home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529608794933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_lvds_ddio_in LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|rx_lvds_ddio_in:ddio_in " "Elaborating entity \"rx_lvds_ddio_in\" for hierarchy \"LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|rx_lvds_ddio_in:ddio_in\"" {  } { { "db/rx_lvds_rx.v" "ddio_in" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/db/rx_lvds_rx.v" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529608794935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_dffpipe LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|rx_dffpipe:h_dffpipe " "Elaborating entity \"rx_dffpipe\" for hierarchy \"LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|rx_dffpipe:h_dffpipe\"" {  } { { "db/rx_lvds_rx.v" "h_dffpipe" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/db/rx_lvds_rx.v" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529608794936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_cntr LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|rx_cntr:bitslip_cntr " "Elaborating entity \"rx_cntr\" for hierarchy \"LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|rx_cntr:bitslip_cntr\"" {  } { { "db/rx_lvds_rx.v" "bitslip_cntr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/db/rx_lvds_rx.v" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529608794939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_mux LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|rx_mux:h_mux11a " "Elaborating entity \"rx_mux\" for hierarchy \"LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|rx_mux:h_mux11a\"" {  } { { "db/rx_lvds_rx.v" "h_mux11a" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/db/rx_lvds_rx.v" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529608794941 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mkTop_fpga1:xfpga1\|SizedFIFO:flitsr_port_out_0_f\|arr_rtl_0 " "Inferred RAM node \"mkTop_fpga1:xfpga1\|SizedFIFO:flitsr_port_out_0_f\|arr_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1529608804972 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mkTop_fpga1:xfpga1\|SizedFIFO:flitsr_port_in_0_f\|arr_rtl_0 " "Inferred RAM node \"mkTop_fpga1:xfpga1\|SizedFIFO:flitsr_port_in_0_f\|arr_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1529608804973 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "44 " "Found 44 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkInputQueue:flitBuffers_2\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkInputQueue:flitBuffers_2\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFile_1port.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529608804974 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkInputQueue:flitBuffers_1\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkInputQueue:flitBuffers_1\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFile_1port.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529608804974 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkInputQueue:flitBuffers\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkInputQueue:flitBuffers\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFile_1port.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529608804974 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf\|arr " "RAM logic \"mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFileLoadSyn.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529608804974 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_1\|arr " "RAM logic \"mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_1\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFileLoadSyn.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529608804974 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_2\|arr " "RAM logic \"mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_2\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFileLoadSyn.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529608804974 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core_2\|mkInputQueue:flitBuffers_1\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core_2\|mkInputQueue:flitBuffers_1\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFile_1port.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529608804974 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core_2\|mkInputQueue:flitBuffers_2\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core_2\|mkInputQueue:flitBuffers_2\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFile_1port.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529608804974 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core_1\|mkInputQueue:flitBuffers\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core_1\|mkInputQueue:flitBuffers\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFile_1port.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529608804974 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core_1\|mkInputQueue:flitBuffers_1\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core_1\|mkInputQueue:flitBuffers_1\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFile_1port.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529608804974 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core_1\|mkInputQueue:flitBuffers_2\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core_1\|mkInputQueue:flitBuffers_2\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFile_1port.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529608804974 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core_3\|mkInputQueue:flitBuffers_1\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core_3\|mkInputQueue:flitBuffers_1\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFile_1port.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529608804974 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core_3\|mkInputQueue:flitBuffers_2\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core_3\|mkInputQueue:flitBuffers_2\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFile_1port.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529608804974 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core_3\|mkInputQueue:flitBuffers_4\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core_3\|mkInputQueue:flitBuffers_4\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFile_1port.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529608804974 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core_3\|mkInputQueue:flitBuffers_5\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core_3\|mkInputQueue:flitBuffers_5\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFile_1port.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529608804974 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_1\|arr " "RAM logic \"mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_1\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFileLoadSyn.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529608804974 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf\|arr " "RAM logic \"mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFileLoadSyn.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529608804974 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_2\|arr " "RAM logic \"mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_2\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFileLoadSyn.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529608804974 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_1\|arr " "RAM logic \"mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_1\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFileLoadSyn.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529608804974 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_2\|arr " "RAM logic \"mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_2\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFileLoadSyn.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529608804974 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core_3\|mkInputQueue:flitBuffers_1\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core_3\|mkInputQueue:flitBuffers_1\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFile_1port.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529608804974 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core_3\|mkInputQueue:flitBuffers_2\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core_3\|mkInputQueue:flitBuffers_2\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFile_1port.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529608804974 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core_3\|mkInputQueue:flitBuffers_3\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|mkIQRouterCoreSimple:net_routers_router_core_3\|mkInputQueue:flitBuffers_3\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFile_1port.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529608804974 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_5\|arr " "RAM logic \"mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_5\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFileLoadSyn.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529608804974 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_4\|arr " "RAM logic \"mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_4\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFileLoadSyn.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529608804974 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_2\|arr " "RAM logic \"mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_2\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFileLoadSyn.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529608804974 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_1\|arr " "RAM logic \"mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_1\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFileLoadSyn.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529608804974 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core_2\|mkInputQueue:flitBuffers_1\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core_2\|mkInputQueue:flitBuffers_1\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFile_1port.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529608804974 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core_2\|mkInputQueue:flitBuffers_2\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core_2\|mkInputQueue:flitBuffers_2\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFile_1port.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529608804974 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core_1\|mkInputQueue:flitBuffers_1\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core_1\|mkInputQueue:flitBuffers_1\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFile_1port.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529608804974 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core_1\|mkInputQueue:flitBuffers_2\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core_1\|mkInputQueue:flitBuffers_2\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFile_1port.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529608804974 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_1\|arr " "RAM logic \"mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_1\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFileLoadSyn.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529608804974 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_2\|arr " "RAM logic \"mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_2\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFileLoadSyn.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529608804974 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_3\|arr " "RAM logic \"mkTop_fpga1:xfpga1\|mkNetworkSimple1:noc\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_3\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFileLoadSyn.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529608804974 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_1\|arr " "RAM logic \"mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_1\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFileLoadSyn.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529608804974 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_2\|arr " "RAM logic \"mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_2\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFileLoadSyn.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529608804974 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_1\|arr " "RAM logic \"mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_1\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFileLoadSyn.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529608804974 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_2\|arr " "RAM logic \"mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_2\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFileLoadSyn.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529608804974 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkInputQueue:flitBuffers_1\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkInputQueue:flitBuffers_1\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFile_1port.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529608804974 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkInputQueue:flitBuffers_2\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|mkIQRouterCoreSimple:net_routers_router_core\|mkInputQueue:flitBuffers_2\|RegFile_1port:inputQueue_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFile_1port.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/RegFile_1port.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529608804974 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_1\|arr " "RAM logic \"mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_1\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFileLoadSyn.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529608804974 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_2\|arr " "RAM logic \"mkTop_fpga2:xfpga2\|mkNetworkSimple2:noc\|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_2\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src_files/RegFileLoadSyn.v" "arr" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529608804974 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkTop_fpga2:xfpga2\|mkInterFPGA_LVDS:xfpga5\|SyncFIFO:outin_\|fifoMem " "RAM logic \"mkTop_fpga2:xfpga2\|mkInterFPGA_LVDS:xfpga5\|SyncFIFO:outin_\|fifoMem\" is uninferred due to inappropriate RAM size" {  } { { "src_files/SyncFIFO.v" "fifoMem" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/SyncFIFO.v" 89 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529608804974 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkTop_fpga1:xfpga1\|mkInterFPGA_LVDS:xfpga4\|SyncFIFO:outin_\|fifoMem " "RAM logic \"mkTop_fpga1:xfpga1\|mkInterFPGA_LVDS:xfpga4\|SyncFIFO:outin_\|fifoMem\" is uninferred due to inappropriate RAM size" {  } { { "src_files/SyncFIFO.v" "fifoMem" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/SyncFIFO.v" 89 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529608804974 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1529608804974 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mkTop_fpga1:xfpga1\|SizedFIFO:flitsr_port_out_0_f\|arr_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mkTop_fpga1:xfpga1\|SizedFIFO:flitsr_port_out_0_f\|arr_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529608811771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529608811771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529608811771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 63 " "Parameter NUMWORDS_A set to 63" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529608811771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529608811771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529608811771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 63 " "Parameter NUMWORDS_B set to 63" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529608811771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529608811771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529608811771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529608811771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529608811771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529608811771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529608811771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529608811771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529608811771 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1529608811771 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mkTop_fpga1:xfpga1\|SizedFIFO:flitsr_port_in_0_f\|arr_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mkTop_fpga1:xfpga1\|SizedFIFO:flitsr_port_in_0_f\|arr_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529608811771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529608811771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529608811771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 63 " "Parameter NUMWORDS_A set to 63" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529608811771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529608811771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529608811771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 63 " "Parameter NUMWORDS_B set to 63" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529608811771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529608811771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529608811771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529608811771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529608811771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529608811771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529608811771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529608811771 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1529608811771 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1529608811771 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1529608811771 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mkTop_fpga1:xfpga1\|SizedFIFO:flitsr_port_out_0_f\|altsyncram:arr_rtl_0 " "Elaborated megafunction instantiation \"mkTop_fpga1:xfpga1\|SizedFIFO:flitsr_port_out_0_f\|altsyncram:arr_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529608811813 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mkTop_fpga1:xfpga1\|SizedFIFO:flitsr_port_out_0_f\|altsyncram:arr_rtl_0 " "Instantiated megafunction \"mkTop_fpga1:xfpga1\|SizedFIFO:flitsr_port_out_0_f\|altsyncram:arr_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608811814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608811814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608811814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 63 " "Parameter \"NUMWORDS_A\" = \"63\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608811814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608811814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608811814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 63 " "Parameter \"NUMWORDS_B\" = \"63\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608811814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608811814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608811814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608811814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608811814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608811814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608811814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608811814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529608811814 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529608811814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_osg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_osg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_osg1 " "Found entity 1: altsyncram_osg1" {  } { { "db/altsyncram_osg1.tdf" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/db/altsyncram_osg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529608811858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529608811858 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src_files/SyncFIFO.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/SyncFIFO.v" 190 -1 0 } } { "src_files/SyncFIFO.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/SyncFIFO.v" 145 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1529608813732 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1529608813732 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1529608820649 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "843 " "843 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1529608833149 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "10 6 4 0 0 " "Adding 10 node(s), including 6 DDIO, 4 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1529608835129 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529608835129 ""}
{ "Error" "ECUT_CUT_ATOM_BAD_DDIO_OUT_DST_NOT_DRIVING_OBUF" "LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|tx_ddio_out:ddio_out\|ddio_outa_0 DATAOUT I LVDS_fpga:fpga2\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|rx_lvds_ddio_in:ddio_in\|ddio_l_reg\[0\] " "Output port DATAOUT of DDIO_OUT primitive \"LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|tx_ddio_out:ddio_out\|ddio_outa_0\" must drive input port I of an I/O OBUF primitive. It currently drives \"LVDS_fpga:fpga2\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|rx_lvds_ddio_in:ddio_in\|ddio_l_reg\[0\]\"" {  } { { "db/tx_lvds_tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/db/tx_lvds_tx.v" 57 -1 0 } } { "db/tx_lvds_tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/db/tx_lvds_tx.v" 503 0 0 } } { "altlvds_tx.tdf" "" { Text "/home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/altlvds_tx.tdf" 263 0 0 } } { "src_files/tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/tx.v" 74 0 0 } } { "src_files/LVDS_fpga.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/LVDS_fpga.v" 96 0 0 } } { "src_files/mkMFpgaTop.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkMFpgaTop.v" 146 0 0 } }  } 0 15873 "Output port %2!s! of DDIO_OUT primitive \"%1!s!\" must drive input port %3!s! of an I/O OBUF primitive. It currently drives \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529608835770 ""}
{ "Error" "ECUT_ARM_PLL_BAD_INCLK_SOURCE" "0 LVDS_fpga:fpga2\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll " "Clock input port inclk\[0\] of PLL \"LVDS_fpga:fpga2\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll\" must be driven by a non-inverted input pin or another PLL, optionally through a Clock Control block" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] LVDS_fpga:fpga2\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll driven by LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|tx_ddio_out1:outclock_ddio\|wire_ddio_outa_dataout\[0\] which is DATAOUT output port of Double Data Rate I/O Output Circuitry type node LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|tx_ddio_out1:outclock_ddio\|ddio_outa_0 " "Input port INCLK\[0\] of node \"LVDS_fpga:fpga2\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll\" is driven by LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|tx_ddio_out1:outclock_ddio\|wire_ddio_outa_dataout\[0\] which is DATAOUT output port of Double Data Rate I/O Output Circuitry type node LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|tx_ddio_out1:outclock_ddio\|ddio_outa_0" {  } { { "db/rx_lvds_rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/db/rx_lvds_rx.v" 357 -1 0 } } { "altlvds_rx.tdf" "" { Text "/home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "src_files/rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/rx.v" 98 0 0 } } { "src_files/LVDS_fpga.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/LVDS_fpga.v" 108 0 0 } } { "src_files/mkMFpgaTop.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkMFpgaTop.v" 166 0 0 } } { "db/tx_lvds_tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/db/tx_lvds_tx.v" 161 -1 0 } } { "db/tx_lvds_tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/db/tx_lvds_tx.v" 510 0 0 } } { "altlvds_tx.tdf" "" { Text "/home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/altlvds_tx.tdf" 263 0 0 } } { "src_files/tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/tx.v" 74 0 0 } } { "src_files/LVDS_fpga.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/LVDS_fpga.v" 96 0 0 } } { "src_files/mkMFpgaTop.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkMFpgaTop.v" 146 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1529608835771 ""}  } { { "db/rx_lvds_rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/db/rx_lvds_rx.v" 357 -1 0 } } { "altlvds_rx.tdf" "" { Text "/home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "src_files/rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/rx.v" 98 0 0 } } { "src_files/LVDS_fpga.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/LVDS_fpga.v" 108 0 0 } } { "src_files/mkMFpgaTop.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkMFpgaTop.v" 166 0 0 } }  } 0 15065 "Clock input port inclk\[%1!d!\] of PLL \"%2!s!\" must be driven by a non-inverted input pin or another PLL, optionally through a Clock Control block" 0 0 "Analysis & Synthesis" 0 -1 1529608835771 ""}
{ "Error" "ECUT_CUT_ATOM_BAD_DDIO_OUT_DST_NOT_DRIVING_OBUF" "LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|tx_ddio_out:ddio_out\|ddio_outa_1 DATAOUT I LVDS_fpga:fpga2\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|rx_lvds_ddio_in:ddio_in\|ddio_h_reg\[1\] " "Output port DATAOUT of DDIO_OUT primitive \"LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|tx_ddio_out:ddio_out\|ddio_outa_1\" must drive input port I of an I/O OBUF primitive. It currently drives \"LVDS_fpga:fpga2\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|rx_lvds_ddio_in:ddio_in\|ddio_h_reg\[1\]\"" {  } { { "db/tx_lvds_tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/db/tx_lvds_tx.v" 57 -1 0 } } { "db/tx_lvds_tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/db/tx_lvds_tx.v" 503 0 0 } } { "altlvds_tx.tdf" "" { Text "/home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/altlvds_tx.tdf" 263 0 0 } } { "src_files/tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/tx.v" 74 0 0 } } { "src_files/LVDS_fpga.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/LVDS_fpga.v" 96 0 0 } } { "src_files/mkMFpgaTop.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkMFpgaTop.v" 146 0 0 } }  } 0 15873 "Output port %2!s! of DDIO_OUT primitive \"%1!s!\" must drive input port %3!s! of an I/O OBUF primitive. It currently drives \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529608835771 ""}
{ "Error" "ECUT_CUT_ATOM_BAD_DDIO_OUT_DST_NOT_DRIVING_OBUF" "LVDS_fpga:fpga2\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|tx_ddio_out:ddio_out\|ddio_outa_0 DATAOUT I LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|rx_lvds_ddio_in:ddio_in\|ddio_l_reg\[0\] " "Output port DATAOUT of DDIO_OUT primitive \"LVDS_fpga:fpga2\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|tx_ddio_out:ddio_out\|ddio_outa_0\" must drive input port I of an I/O OBUF primitive. It currently drives \"LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|rx_lvds_ddio_in:ddio_in\|ddio_l_reg\[0\]\"" {  } { { "db/tx_lvds_tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/db/tx_lvds_tx.v" 57 -1 0 } } { "db/tx_lvds_tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/db/tx_lvds_tx.v" 503 0 0 } } { "altlvds_tx.tdf" "" { Text "/home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/altlvds_tx.tdf" 263 0 0 } } { "src_files/tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/tx.v" 74 0 0 } } { "src_files/LVDS_fpga.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/LVDS_fpga.v" 96 0 0 } } { "src_files/mkMFpgaTop.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkMFpgaTop.v" 166 0 0 } }  } 0 15873 "Output port %2!s! of DDIO_OUT primitive \"%1!s!\" must drive input port %3!s! of an I/O OBUF primitive. It currently drives \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529608835772 ""}
{ "Error" "ECUT_ARM_PLL_BAD_INCLK_SOURCE" "0 LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll " "Clock input port inclk\[0\] of PLL \"LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll\" must be driven by a non-inverted input pin or another PLL, optionally through a Clock Control block" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll driven by LVDS_fpga:fpga2\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|tx_ddio_out1:outclock_ddio\|wire_ddio_outa_dataout\[0\] which is DATAOUT output port of Double Data Rate I/O Output Circuitry type node LVDS_fpga:fpga2\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|tx_ddio_out1:outclock_ddio\|ddio_outa_0 " "Input port INCLK\[0\] of node \"LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll\" is driven by LVDS_fpga:fpga2\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|tx_ddio_out1:outclock_ddio\|wire_ddio_outa_dataout\[0\] which is DATAOUT output port of Double Data Rate I/O Output Circuitry type node LVDS_fpga:fpga2\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|tx_ddio_out1:outclock_ddio\|ddio_outa_0" {  } { { "db/rx_lvds_rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/db/rx_lvds_rx.v" 357 -1 0 } } { "altlvds_rx.tdf" "" { Text "/home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "src_files/rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/rx.v" 98 0 0 } } { "src_files/LVDS_fpga.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/LVDS_fpga.v" 108 0 0 } } { "src_files/mkMFpgaTop.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkMFpgaTop.v" 146 0 0 } } { "db/tx_lvds_tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/db/tx_lvds_tx.v" 161 -1 0 } } { "db/tx_lvds_tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/db/tx_lvds_tx.v" 510 0 0 } } { "altlvds_tx.tdf" "" { Text "/home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/altlvds_tx.tdf" 263 0 0 } } { "src_files/tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/tx.v" 74 0 0 } } { "src_files/LVDS_fpga.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/LVDS_fpga.v" 96 0 0 } } { "src_files/mkMFpgaTop.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkMFpgaTop.v" 166 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1529608835772 ""}  } { { "db/rx_lvds_rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/db/rx_lvds_rx.v" 357 -1 0 } } { "altlvds_rx.tdf" "" { Text "/home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "src_files/rx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/rx.v" 98 0 0 } } { "src_files/LVDS_fpga.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/LVDS_fpga.v" 108 0 0 } } { "src_files/mkMFpgaTop.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkMFpgaTop.v" 146 0 0 } }  } 0 15065 "Clock input port inclk\[%1!d!\] of PLL \"%2!s!\" must be driven by a non-inverted input pin or another PLL, optionally through a Clock Control block" 0 0 "Analysis & Synthesis" 0 -1 1529608835772 ""}
{ "Error" "ECUT_CUT_ATOM_BAD_DDIO_OUT_DST_NOT_DRIVING_OBUF" "LVDS_fpga:fpga2\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|tx_ddio_out:ddio_out\|ddio_outa_1 DATAOUT I LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|rx_lvds_ddio_in:ddio_in\|ddio_h_reg\[1\] " "Output port DATAOUT of DDIO_OUT primitive \"LVDS_fpga:fpga2\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|tx_ddio_out:ddio_out\|ddio_outa_1\" must drive input port I of an I/O OBUF primitive. It currently drives \"LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|rx_lvds_ddio_in:ddio_in\|ddio_h_reg\[1\]\"" {  } { { "db/tx_lvds_tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/db/tx_lvds_tx.v" 57 -1 0 } } { "db/tx_lvds_tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/db/tx_lvds_tx.v" 503 0 0 } } { "altlvds_tx.tdf" "" { Text "/home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/altlvds_tx.tdf" 263 0 0 } } { "src_files/tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/tx.v" 74 0 0 } } { "src_files/LVDS_fpga.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/LVDS_fpga.v" 96 0 0 } } { "src_files/mkMFpgaTop.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkMFpgaTop.v" 166 0 0 } }  } 0 15873 "Output port %2!s! of DDIO_OUT primitive \"%1!s!\" must drive input port %3!s! of an I/O OBUF primitive. It currently drives \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529608835772 ""}
{ "Error" "ECUT_CUT_ATOM_BAD_DDIO_OUT_DST_NOT_DRIVING_OBUF" "LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|tx_ddio_out1:outclock_ddio\|ddio_outa_0 DATAOUT I LVDS_fpga:fpga2\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll " "Output port DATAOUT of DDIO_OUT primitive \"LVDS_fpga:fpga1\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|tx_ddio_out1:outclock_ddio\|ddio_outa_0\" must drive input port I of an I/O OBUF primitive. It currently drives \"LVDS_fpga:fpga2\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll\"" {  } { { "db/tx_lvds_tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/db/tx_lvds_tx.v" 161 -1 0 } } { "db/tx_lvds_tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/db/tx_lvds_tx.v" 510 0 0 } } { "altlvds_tx.tdf" "" { Text "/home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/altlvds_tx.tdf" 263 0 0 } } { "src_files/tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/tx.v" 74 0 0 } } { "src_files/LVDS_fpga.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/LVDS_fpga.v" 96 0 0 } } { "src_files/mkMFpgaTop.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkMFpgaTop.v" 146 0 0 } }  } 0 15873 "Output port %2!s! of DDIO_OUT primitive \"%1!s!\" must drive input port %3!s! of an I/O OBUF primitive. It currently drives \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529608835774 ""}
{ "Error" "ECUT_CUT_ATOM_BAD_DDIO_OUT_DST_NOT_DRIVING_OBUF" "LVDS_fpga:fpga2\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|tx_ddio_out1:outclock_ddio\|ddio_outa_0 DATAOUT I LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll " "Output port DATAOUT of DDIO_OUT primitive \"LVDS_fpga:fpga2\|tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|tx_ddio_out1:outclock_ddio\|ddio_outa_0\" must drive input port I of an I/O OBUF primitive. It currently drives \"LVDS_fpga:fpga1\|rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll\"" {  } { { "db/tx_lvds_tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/db/tx_lvds_tx.v" 161 -1 0 } } { "db/tx_lvds_tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/db/tx_lvds_tx.v" 510 0 0 } } { "altlvds_tx.tdf" "" { Text "/home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/altlvds_tx.tdf" 263 0 0 } } { "src_files/tx.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/tx.v" 74 0 0 } } { "src_files/LVDS_fpga.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/LVDS_fpga.v" 96 0 0 } } { "src_files/mkMFpgaTop.v" "" { Text "/home/mohil/LVDS/LVDS_echo_FPGA12_simulation/src_files/mkMFpgaTop.v" 166 0 0 } }  } 0 15873 "Output port %2!s! of DDIO_OUT primitive \"%1!s!\" must drive input port %3!s! of an I/O OBUF primitive. It currently drives \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529608835775 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 272 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 272 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1429 " "Peak virtual memory: 1429 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1529608835992 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jun 21 19:20:35 2018 " "Processing ended: Thu Jun 21 19:20:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1529608835992 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:54 " "Elapsed time: 00:00:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1529608835992 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:13 " "Total CPU time (on all processors): 00:01:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1529608835992 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1529608835992 ""}
