{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1491496872195 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1491496872200 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 06 12:41:12 2017 " "Processing started: Thu Apr 06 12:41:12 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1491496872200 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491496872200 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Counter -c Counter " "Command: quartus_map --read_settings_files=on --write_settings_files=off Counter -c Counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491496872200 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1491496872854 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1491496872854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-behavioral " "Found design unit 1: register_file-behavioral" {  } { { "register_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/register_file.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491496890819 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/register_file.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491496890819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491496890819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter-Behavioral " "Found design unit 1: Counter-Behavioral" {  } { { "Counter.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/Counter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491496890824 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/Counter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491496890824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491496890824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "file2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file file2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 file2-SYN " "Found design unit 1: file2-SYN" {  } { { "file2.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/file2.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491496890827 ""} { "Info" "ISGN_ENTITY_NAME" "1 file2 " "Found entity 1: file2" {  } { { "file2.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/file2.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491496890827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491496890827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_control-Behavioral " "Found design unit 1: mips_control-Behavioral" {  } { { "mips_control.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_control.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491496890834 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips_control " "Found entity 1: mips_control" {  } { { "mips_control.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491496890834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491496890834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_register_file-arch " "Found design unit 1: mips_register_file-arch" {  } { { "mips_register_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_register_file.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491496890839 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips_register_file " "Found entity 1: mips_register_file" {  } { { "mips_register_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_register_file.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491496890839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491496890839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_alu-arch " "Found design unit 1: mips_alu-arch" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491496890840 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips_alu " "Found entity 1: mips_alu" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491496890840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491496890840 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips_alu " "Elaborating entity \"mips_alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1491496890931 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputA mips_alu.vhd(24) " "VHDL Process Statement warning at mips_alu.vhd(24): signal \"inputA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491496890946 "|mips_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputB mips_alu.vhd(24) " "VHDL Process Statement warning at mips_alu.vhd(24): signal \"inputB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491496890946 "|mips_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputA mips_alu.vhd(26) " "VHDL Process Statement warning at mips_alu.vhd(26): signal \"inputA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491496890947 "|mips_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputB mips_alu.vhd(26) " "VHDL Process Statement warning at mips_alu.vhd(26): signal \"inputB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491496890947 "|mips_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputA mips_alu.vhd(34) " "VHDL Process Statement warning at mips_alu.vhd(34): signal \"inputA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491496890948 "|mips_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputB mips_alu.vhd(34) " "VHDL Process Statement warning at mips_alu.vhd(34): signal \"inputB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491496890948 "|mips_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputA mips_alu.vhd(41) " "VHDL Process Statement warning at mips_alu.vhd(41): signal \"inputA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491496890949 "|mips_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputB mips_alu.vhd(41) " "VHDL Process Statement warning at mips_alu.vhd(41): signal \"inputB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491496890949 "|mips_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputA mips_alu.vhd(46) " "VHDL Process Statement warning at mips_alu.vhd(46): signal \"inputA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491496890949 "|mips_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputB mips_alu.vhd(46) " "VHDL Process Statement warning at mips_alu.vhd(46): signal \"inputB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491496890949 "|mips_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputA mips_alu.vhd(49) " "VHDL Process Statement warning at mips_alu.vhd(49): signal \"inputA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491496890949 "|mips_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputB mips_alu.vhd(49) " "VHDL Process Statement warning at mips_alu.vhd(49): signal \"inputB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491496890949 "|mips_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputA mips_alu.vhd(58) " "VHDL Process Statement warning at mips_alu.vhd(58): signal \"inputA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491496890950 "|mips_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputB mips_alu.vhd(58) " "VHDL Process Statement warning at mips_alu.vhd(58): signal \"inputB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491496890950 "|mips_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputA mips_alu.vhd(60) " "VHDL Process Statement warning at mips_alu.vhd(60): signal \"inputA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491496890950 "|mips_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputB mips_alu.vhd(60) " "VHDL Process Statement warning at mips_alu.vhd(60): signal \"inputB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491496890950 "|mips_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputA mips_alu.vhd(70) " "VHDL Process Statement warning at mips_alu.vhd(70): signal \"inputA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491496890951 "|mips_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputB mips_alu.vhd(70) " "VHDL Process Statement warning at mips_alu.vhd(70): signal \"inputB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491496890951 "|mips_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputB mips_alu.vhd(83) " "VHDL Process Statement warning at mips_alu.vhd(83): signal \"inputB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491496890951 "|mips_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shamt mips_alu.vhd(83) " "VHDL Process Statement warning at mips_alu.vhd(83): signal \"shamt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491496890951 "|mips_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputB mips_alu.vhd(85) " "VHDL Process Statement warning at mips_alu.vhd(85): signal \"inputB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491496890951 "|mips_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shamt mips_alu.vhd(85) " "VHDL Process Statement warning at mips_alu.vhd(85): signal \"shamt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491496890951 "|mips_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputB mips_alu.vhd(94) " "VHDL Process Statement warning at mips_alu.vhd(94): signal \"inputB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491496890951 "|mips_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shamt mips_alu.vhd(94) " "VHDL Process Statement warning at mips_alu.vhd(94): signal \"shamt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491496890952 "|mips_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputB mips_alu.vhd(96) " "VHDL Process Statement warning at mips_alu.vhd(96): signal \"inputB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491496890952 "|mips_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shamt mips_alu.vhd(96) " "VHDL Process Statement warning at mips_alu.vhd(96): signal \"shamt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491496890952 "|mips_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputB mips_alu.vhd(105) " "VHDL Process Statement warning at mips_alu.vhd(105): signal \"inputB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491496890952 "|mips_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shamt mips_alu.vhd(105) " "VHDL Process Statement warning at mips_alu.vhd(105): signal \"shamt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491496890952 "|mips_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputB mips_alu.vhd(107) " "VHDL Process Statement warning at mips_alu.vhd(107): signal \"inputB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491496890952 "|mips_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shamt mips_alu.vhd(107) " "VHDL Process Statement warning at mips_alu.vhd(107): signal \"shamt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491496890952 "|mips_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputB mips_alu.vhd(116) " "VHDL Process Statement warning at mips_alu.vhd(116): signal \"inputB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491496890952 "|mips_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shamt mips_alu.vhd(116) " "VHDL Process Statement warning at mips_alu.vhd(116): signal \"shamt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491496890952 "|mips_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputB mips_alu.vhd(118) " "VHDL Process Statement warning at mips_alu.vhd(118): signal \"inputB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491496890953 "|mips_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shamt mips_alu.vhd(118) " "VHDL Process Statement warning at mips_alu.vhd(118): signal \"shamt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491496890953 "|mips_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputA mips_alu.vhd(127) " "VHDL Process Statement warning at mips_alu.vhd(127): signal \"inputA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491496890953 "|mips_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputB mips_alu.vhd(127) " "VHDL Process Statement warning at mips_alu.vhd(127): signal \"inputB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491496890953 "|mips_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputA mips_alu.vhd(129) " "VHDL Process Statement warning at mips_alu.vhd(129): signal \"inputA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491496890953 "|mips_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputB mips_alu.vhd(129) " "VHDL Process Statement warning at mips_alu.vhd(129): signal \"inputB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491496890953 "|mips_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputB mips_alu.vhd(137) " "VHDL Process Statement warning at mips_alu.vhd(137): signal \"inputB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491496890954 "|mips_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputB mips_alu.vhd(139) " "VHDL Process Statement warning at mips_alu.vhd(139): signal \"inputB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1491496890954 "|mips_alu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_Result mips_alu.vhd(19) " "VHDL Process Statement warning at mips_alu.vhd(19): inferring latch(es) for signal or variable \"ALU_Result\", which holds its previous value in one or more paths through the process" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1491496890954 "|mips_alu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Zero mips_alu.vhd(19) " "VHDL Process Statement warning at mips_alu.vhd(19): inferring latch(es) for signal or variable \"Zero\", which holds its previous value in one or more paths through the process" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1491496890955 "|mips_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zero mips_alu.vhd(19) " "Inferred latch for \"Zero\" at mips_alu.vhd(19)" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491496890957 "|mips_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[0\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[0\]\" at mips_alu.vhd(19)" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491496890957 "|mips_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[1\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[1\]\" at mips_alu.vhd(19)" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491496890957 "|mips_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[2\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[2\]\" at mips_alu.vhd(19)" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491496890957 "|mips_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[3\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[3\]\" at mips_alu.vhd(19)" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491496890957 "|mips_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[4\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[4\]\" at mips_alu.vhd(19)" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491496890958 "|mips_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[5\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[5\]\" at mips_alu.vhd(19)" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491496890958 "|mips_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[6\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[6\]\" at mips_alu.vhd(19)" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491496890958 "|mips_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[7\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[7\]\" at mips_alu.vhd(19)" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491496890958 "|mips_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[8\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[8\]\" at mips_alu.vhd(19)" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491496890958 "|mips_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[9\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[9\]\" at mips_alu.vhd(19)" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491496890958 "|mips_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[10\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[10\]\" at mips_alu.vhd(19)" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491496890958 "|mips_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[11\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[11\]\" at mips_alu.vhd(19)" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491496890958 "|mips_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[12\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[12\]\" at mips_alu.vhd(19)" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491496890958 "|mips_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[13\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[13\]\" at mips_alu.vhd(19)" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491496890959 "|mips_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[14\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[14\]\" at mips_alu.vhd(19)" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491496890959 "|mips_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[15\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[15\]\" at mips_alu.vhd(19)" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491496890959 "|mips_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[16\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[16\]\" at mips_alu.vhd(19)" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491496890959 "|mips_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[17\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[17\]\" at mips_alu.vhd(19)" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491496890959 "|mips_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[18\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[18\]\" at mips_alu.vhd(19)" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491496890959 "|mips_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[19\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[19\]\" at mips_alu.vhd(19)" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491496890959 "|mips_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[20\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[20\]\" at mips_alu.vhd(19)" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491496890959 "|mips_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[21\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[21\]\" at mips_alu.vhd(19)" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491496890959 "|mips_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[22\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[22\]\" at mips_alu.vhd(19)" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491496890960 "|mips_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[23\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[23\]\" at mips_alu.vhd(19)" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491496890960 "|mips_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[24\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[24\]\" at mips_alu.vhd(19)" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491496890960 "|mips_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[25\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[25\]\" at mips_alu.vhd(19)" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491496890960 "|mips_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[26\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[26\]\" at mips_alu.vhd(19)" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491496890960 "|mips_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[27\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[27\]\" at mips_alu.vhd(19)" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491496890960 "|mips_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[28\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[28\]\" at mips_alu.vhd(19)" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491496890960 "|mips_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[29\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[29\]\" at mips_alu.vhd(19)" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491496890960 "|mips_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[30\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[30\]\" at mips_alu.vhd(19)" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491496890960 "|mips_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[31\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[31\]\" at mips_alu.vhd(19)" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1491496890961 "|mips_alu"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Zero\$latch " "Latch Zero\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[3\]" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491496892082 ""}  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491496892082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Result\[0\]\$latch " "Latch ALU_Result\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[0\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[0\]" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491496892082 ""}  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491496892082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Result\[1\]\$latch " "Latch ALU_Result\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[2\]" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491496892082 ""}  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491496892082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Result\[2\]\$latch " "Latch ALU_Result\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[2\]" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491496892082 ""}  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491496892082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Result\[3\]\$latch " "Latch ALU_Result\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[2\]" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491496892082 ""}  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491496892082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Result\[4\]\$latch " "Latch ALU_Result\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[2\]" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491496892082 ""}  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491496892082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Result\[5\]\$latch " "Latch ALU_Result\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[2\]" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491496892082 ""}  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491496892082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Result\[6\]\$latch " "Latch ALU_Result\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[2\]" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491496892082 ""}  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491496892082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Result\[7\]\$latch " "Latch ALU_Result\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[2\]" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491496892083 ""}  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491496892083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Result\[8\]\$latch " "Latch ALU_Result\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[2\]" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491496892083 ""}  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491496892083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Result\[9\]\$latch " "Latch ALU_Result\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[2\]" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491496892083 ""}  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491496892083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Result\[10\]\$latch " "Latch ALU_Result\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[2\]" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491496892083 ""}  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491496892083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Result\[11\]\$latch " "Latch ALU_Result\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[2\]" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491496892083 ""}  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491496892083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Result\[12\]\$latch " "Latch ALU_Result\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[2\]" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491496892083 ""}  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491496892083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Result\[13\]\$latch " "Latch ALU_Result\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[2\]" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491496892083 ""}  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491496892083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Result\[14\]\$latch " "Latch ALU_Result\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[2\]" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491496892083 ""}  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491496892083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Result\[15\]\$latch " "Latch ALU_Result\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[2\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[2\]" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491496892083 ""}  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491496892083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Result\[16\]\$latch " "Latch ALU_Result\[16\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[3\]" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491496892084 ""}  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491496892084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Result\[17\]\$latch " "Latch ALU_Result\[17\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[3\]" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491496892084 ""}  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491496892084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Result\[18\]\$latch " "Latch ALU_Result\[18\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[3\]" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491496892084 ""}  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491496892084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Result\[19\]\$latch " "Latch ALU_Result\[19\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[3\]" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491496892084 ""}  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491496892084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Result\[20\]\$latch " "Latch ALU_Result\[20\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[3\]" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491496892084 ""}  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491496892084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Result\[21\]\$latch " "Latch ALU_Result\[21\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[3\]" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491496892084 ""}  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491496892084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Result\[22\]\$latch " "Latch ALU_Result\[22\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[3\]" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491496892084 ""}  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491496892084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Result\[23\]\$latch " "Latch ALU_Result\[23\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[3\]" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491496892084 ""}  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491496892084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Result\[24\]\$latch " "Latch ALU_Result\[24\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[3\]" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491496892084 ""}  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491496892084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Result\[25\]\$latch " "Latch ALU_Result\[25\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[3\]" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491496892084 ""}  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491496892084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Result\[26\]\$latch " "Latch ALU_Result\[26\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[3\]" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491496892085 ""}  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491496892085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Result\[27\]\$latch " "Latch ALU_Result\[27\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[3\]" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491496892085 ""}  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491496892085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Result\[28\]\$latch " "Latch ALU_Result\[28\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[3\]" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491496892085 ""}  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491496892085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Result\[29\]\$latch " "Latch ALU_Result\[29\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[3\]" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491496892085 ""}  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491496892085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Result\[30\]\$latch " "Latch ALU_Result\[30\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[3\]" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491496892085 ""}  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491496892085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_Result\[31\]\$latch " "Latch ALU_Result\[31\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALUControl\[3\] " "Ports D and ENA on the latch are fed by the same signal ALUControl\[3\]" {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1491496892085 ""}  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Counter_Lab_7/mips_alu.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1491496892085 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1491496893202 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1491496894436 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491496894436 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "627 " "Implemented 627 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "73 " "Implemented 73 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1491496894716 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1491496894716 ""} { "Info" "ICUT_CUT_TM_LCELLS" "521 " "Implemented 521 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1491496894716 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1491496894716 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 109 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 109 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "741 " "Peak virtual memory: 741 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1491496894761 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 06 12:41:34 2017 " "Processing ended: Thu Apr 06 12:41:34 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1491496894761 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1491496894761 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1491496894761 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1491496894761 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1491496896920 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1491496896925 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 06 12:41:36 2017 " "Processing started: Thu Apr 06 12:41:36 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1491496896925 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1491496896925 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Counter -c Counter " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Counter -c Counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1491496896925 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1491496898108 ""}
{ "Info" "0" "" "Project  = Counter" {  } {  } 0 0 "Project  = Counter" 0 0 "Fitter" 0 0 1491496898109 ""}
{ "Info" "0" "" "Revision = Counter" {  } {  } 0 0 "Revision = Counter" 0 0 "Fitter" 0 0 1491496898109 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1491496898356 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1491496898356 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Counter 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"Counter\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1491496898367 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1491496898469 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1491496898469 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1491496899225 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1491496899340 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1491496899637 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "106 106 " "No exact pin location assignment(s) for 106 pins of 106 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1491496900024 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1491496914236 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491496914884 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1491496914926 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1491496914928 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1491496914929 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1491496914930 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1491496914932 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1491496914933 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1491496914933 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1491496914934 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1491496914934 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:16 " "Fitter preparation operations ending: elapsed time is 00:00:16" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491496915028 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "33 " "TimeQuest Timing Analyzer is analyzing 33 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1491496929967 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Counter.sdc " "Synopsys Design Constraints File file not found: 'Counter.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1491496929968 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1491496929970 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1491496929977 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1491496929978 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1491496929983 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1491496930012 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1491496930238 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:12 " "Fitter placement preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491496942267 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1491496959867 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1491496966281 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491496966281 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1491496969636 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "C:/Users/DillonBritt/Documents/Counter_Lab_7/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1491496985748 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1491496985748 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1491497001251 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1491497001251 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:19 " "Fitter routing operations ending: elapsed time is 00:00:19" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491497001256 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.01 " "Total time spent on timing analysis during the Fitter is 1.01 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1491497006698 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1491497006761 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1491497008185 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1491497008185 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1491497010283 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:12 " "Fitter post-fit operations ending: elapsed time is 00:00:12" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491497018289 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DillonBritt/Documents/Counter_Lab_7/output_files/Counter.fit.smsg " "Generated suppressed messages file C:/Users/DillonBritt/Documents/Counter_Lab_7/output_files/Counter.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1491497018926 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2280 " "Peak virtual memory: 2280 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1491497020316 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 06 12:43:40 2017 " "Processing ended: Thu Apr 06 12:43:40 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1491497020316 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:04 " "Elapsed time: 00:02:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1491497020316 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:52 " "Total CPU time (on all processors): 00:02:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1491497020316 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1491497020316 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1491497022079 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1491497022084 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 06 12:43:41 2017 " "Processing started: Thu Apr 06 12:43:41 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1491497022084 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1491497022084 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Counter -c Counter " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Counter -c Counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1491497022084 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1491497023168 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1491497035291 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "718 " "Peak virtual memory: 718 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1491497035976 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 06 12:43:55 2017 " "Processing ended: Thu Apr 06 12:43:55 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1491497035976 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1491497035976 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1491497035976 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1491497035976 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1491497036970 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1491497037858 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1491497037864 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 06 12:43:57 2017 " "Processing started: Thu Apr 06 12:43:57 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1491497037864 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491497037864 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Counter -c Counter " "Command: quartus_sta Counter -c Counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491497037864 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1491497038052 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1491497038991 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491497038991 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491497039080 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491497039080 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "33 " "TimeQuest Timing Analyzer is analyzing 33 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1491497039972 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Counter.sdc " "Synopsys Design Constraints File file not found: 'Counter.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1491497040090 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491497040091 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ALUControl\[0\] ALUControl\[0\] " "create_clock -period 1.000 -name ALUControl\[0\] ALUControl\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1491497040093 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491497040093 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491497040098 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491497040098 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1491497040100 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1491497040121 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1491497040145 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491497040145 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.427 " "Worst-case setup slack is -5.427" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491497040151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491497040151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.427            -153.700 ALUControl\[0\]  " "   -5.427            -153.700 ALUControl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491497040151 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491497040151 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.132 " "Worst-case hold slack is -0.132" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491497040159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491497040159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.132              -0.132 ALUControl\[0\]  " "   -0.132              -0.132 ALUControl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491497040159 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491497040159 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491497040168 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491497040176 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.035 " "Worst-case minimum pulse width slack is 0.035" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491497040184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491497040184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.035               0.000 ALUControl\[0\]  " "    0.035               0.000 ALUControl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491497040184 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491497040184 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1491497040212 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491497040278 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491497043438 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491497043709 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1491497043721 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491497043721 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.393 " "Worst-case setup slack is -5.393" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491497043728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491497043728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.393            -153.851 ALUControl\[0\]  " "   -5.393            -153.851 ALUControl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491497043728 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491497043728 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.138 " "Worst-case hold slack is -0.138" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491497043737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491497043737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.138              -0.138 ALUControl\[0\]  " "   -0.138              -0.138 ALUControl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491497043737 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491497043737 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491497043746 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491497043756 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.100 " "Worst-case minimum pulse width slack is 0.100" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491497043763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491497043763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.100               0.000 ALUControl\[0\]  " "    0.100               0.000 ALUControl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491497043763 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491497043763 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1491497043788 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491497044202 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491497046117 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491497046251 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1491497046253 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491497046253 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.871 " "Worst-case setup slack is -2.871" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491497046262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491497046262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.871             -78.568 ALUControl\[0\]  " "   -2.871             -78.568 ALUControl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491497046262 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491497046262 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.010 " "Worst-case hold slack is -0.010" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491497046270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491497046270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.010              -0.010 ALUControl\[0\]  " "   -0.010              -0.010 ALUControl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491497046270 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491497046270 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491497046276 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491497046284 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.261 " "Worst-case minimum pulse width slack is -0.261" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491497046295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491497046295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.261             -11.732 ALUControl\[0\]  " "   -0.261             -11.732 ALUControl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491497046295 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491497046295 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1491497046336 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491497046617 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1491497046619 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491497046619 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.571 " "Worst-case setup slack is -2.571" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491497046627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491497046627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.571             -70.608 ALUControl\[0\]  " "   -2.571             -70.608 ALUControl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491497046627 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491497046627 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.032 " "Worst-case hold slack is -0.032" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491497046635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491497046635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.032              -0.032 ALUControl\[0\]  " "   -0.032              -0.032 ALUControl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491497046635 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491497046635 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491497046643 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491497046651 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.207 " "Worst-case minimum pulse width slack is -0.207" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491497046657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491497046657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.207              -8.699 ALUControl\[0\]  " "   -0.207              -8.699 ALUControl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1491497046657 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491497046657 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491497049025 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491497049032 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1064 " "Peak virtual memory: 1064 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1491497049162 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 06 12:44:09 2017 " "Processing ended: Thu Apr 06 12:44:09 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1491497049162 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1491497049162 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1491497049162 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491497049162 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1491497050609 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1491497050613 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 06 12:44:10 2017 " "Processing started: Thu Apr 06 12:44:10 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1491497050613 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1491497050613 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Counter -c Counter " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Counter -c Counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1491497050613 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1491497051882 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1491497051940 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Counter.vho C:/Users/DillonBritt/Documents/Counter_Lab_7/simulation/modelsim/ simulation " "Generated file Counter.vho in folder \"C:/Users/DillonBritt/Documents/Counter_Lab_7/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1491497052392 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "639 " "Peak virtual memory: 639 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1491497052512 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 06 12:44:12 2017 " "Processing ended: Thu Apr 06 12:44:12 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1491497052512 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1491497052512 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1491497052512 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1491497052512 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 125 s " "Quartus Prime Full Compilation was successful. 0 errors, 125 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1491497053286 ""}
