
RTOS_HCSR04.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00006fe0  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00406fe0  00406fe0  00016fe0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009c0  20400000  00406fe8  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000330  204009c0  004079a8  000209c0  2**2
                  ALLOC
  4 .stack        00002000  20400cf0  00407cd8  000209c0  2**0
                  ALLOC
  5 .heap         00000200  20402cf0  00409cd8  000209c0  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209c0  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209ee  2**0
                  CONTENTS, READONLY
  8 .debug_info   00022cf2  00000000  00000000  00020a47  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 0000479c  00000000  00000000  00043739  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00009cf4  00000000  00000000  00047ed5  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00001000  00000000  00000000  00051bc9  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000011a0  00000000  00000000  00052bc9  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00022dbd  00000000  00000000  00053d69  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000126a1  00000000  00000000  00076b26  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00094bbf  00000000  00000000  000891c7  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00003414  00000000  00000000  0011dd88  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	f0 2c 40 20 39 0d 40 00 37 0d 40 00 37 0d 40 00     .,@ 9.@.7.@.7.@.
  400010:	37 0d 40 00 37 0d 40 00 37 0d 40 00 00 00 00 00     7.@.7.@.7.@.....
	...
  40002c:	11 11 40 00 37 0d 40 00 00 00 00 00 b1 11 40 00     ..@.7.@.......@.
  40003c:	19 12 40 00 37 0d 40 00 37 0d 40 00 37 0d 40 00     ..@.7.@.7.@.7.@.
  40004c:	37 0d 40 00 37 0d 40 00 37 0d 40 00 37 0d 40 00     7.@.7.@.7.@.7.@.
  40005c:	37 0d 40 00 37 0d 40 00 00 00 00 00 e5 09 40 00     7.@.7.@.......@.
  40006c:	f9 09 40 00 0d 0a 40 00 37 0d 40 00 37 0d 40 00     ..@...@.7.@.7.@.
  40007c:	37 0d 40 00 21 0a 40 00 35 0a 40 00 37 0d 40 00     7.@.!.@.5.@.7.@.
  40008c:	37 0d 40 00 37 0d 40 00 37 0d 40 00 37 0d 40 00     7.@.7.@.7.@.7.@.
  40009c:	e9 30 40 00 37 0d 40 00 37 0d 40 00 37 0d 40 00     .0@.7.@.7.@.7.@.
  4000ac:	37 0d 40 00 37 0d 40 00 b5 06 40 00 37 0d 40 00     7.@.7.@...@.7.@.
  4000bc:	37 0d 40 00 37 0d 40 00 37 0d 40 00 37 0d 40 00     7.@.7.@.7.@.7.@.
  4000cc:	37 0d 40 00 00 00 00 00 37 0d 40 00 00 00 00 00     7.@.....7.@.....
  4000dc:	37 0d 40 00 c9 06 40 00 37 0d 40 00 37 0d 40 00     7.@...@.7.@.7.@.
  4000ec:	37 0d 40 00 37 0d 40 00 37 0d 40 00 37 0d 40 00     7.@.7.@.7.@.7.@.
  4000fc:	37 0d 40 00 37 0d 40 00 37 0d 40 00 37 0d 40 00     7.@.7.@.7.@.7.@.
  40010c:	37 0d 40 00 37 0d 40 00 00 00 00 00 00 00 00 00     7.@.7.@.........
  40011c:	00 00 00 00 37 0d 40 00 37 0d 40 00 37 0d 40 00     ....7.@.7.@.7.@.
  40012c:	37 0d 40 00 37 0d 40 00 00 00 00 00 37 0d 40 00     7.@.7.@.....7.@.
  40013c:	37 0d 40 00                                         7.@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009c0 	.word	0x204009c0
  40015c:	00000000 	.word	0x00000000
  400160:	00406fe8 	.word	0x00406fe8

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	00406fe8 	.word	0x00406fe8
  4001a0:	204009c4 	.word	0x204009c4
  4001a4:	00406fe8 	.word	0x00406fe8
  4001a8:	00000000 	.word	0x00000000

004001ac <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4001ac:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4001ae:	4810      	ldr	r0, [pc, #64]	; (4001f0 <sysclk_init+0x44>)
  4001b0:	4b10      	ldr	r3, [pc, #64]	; (4001f4 <sysclk_init+0x48>)
  4001b2:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4001b4:	213e      	movs	r1, #62	; 0x3e
  4001b6:	2000      	movs	r0, #0
  4001b8:	4b0f      	ldr	r3, [pc, #60]	; (4001f8 <sysclk_init+0x4c>)
  4001ba:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4001bc:	4c0f      	ldr	r4, [pc, #60]	; (4001fc <sysclk_init+0x50>)
  4001be:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  4001c0:	2800      	cmp	r0, #0
  4001c2:	d0fc      	beq.n	4001be <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  4001c4:	4b0e      	ldr	r3, [pc, #56]	; (400200 <sysclk_init+0x54>)
  4001c6:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4001c8:	4a0e      	ldr	r2, [pc, #56]	; (400204 <sysclk_init+0x58>)
  4001ca:	4b0f      	ldr	r3, [pc, #60]	; (400208 <sysclk_init+0x5c>)
  4001cc:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  4001ce:	4c0f      	ldr	r4, [pc, #60]	; (40020c <sysclk_init+0x60>)
  4001d0:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4001d2:	2800      	cmp	r0, #0
  4001d4:	d0fc      	beq.n	4001d0 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4001d6:	2002      	movs	r0, #2
  4001d8:	4b0d      	ldr	r3, [pc, #52]	; (400210 <sysclk_init+0x64>)
  4001da:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4001dc:	2000      	movs	r0, #0
  4001de:	4b0d      	ldr	r3, [pc, #52]	; (400214 <sysclk_init+0x68>)
  4001e0:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4001e2:	4b0d      	ldr	r3, [pc, #52]	; (400218 <sysclk_init+0x6c>)
  4001e4:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4001e6:	4802      	ldr	r0, [pc, #8]	; (4001f0 <sysclk_init+0x44>)
  4001e8:	4b02      	ldr	r3, [pc, #8]	; (4001f4 <sysclk_init+0x48>)
  4001ea:	4798      	blx	r3
  4001ec:	bd10      	pop	{r4, pc}
  4001ee:	bf00      	nop
  4001f0:	11e1a300 	.word	0x11e1a300
  4001f4:	00400f0d 	.word	0x00400f0d
  4001f8:	00400ae5 	.word	0x00400ae5
  4001fc:	00400b39 	.word	0x00400b39
  400200:	00400b49 	.word	0x00400b49
  400204:	20183f01 	.word	0x20183f01
  400208:	400e0600 	.word	0x400e0600
  40020c:	00400b59 	.word	0x00400b59
  400210:	00400a49 	.word	0x00400a49
  400214:	00400a81 	.word	0x00400a81
  400218:	00400e01 	.word	0x00400e01

0040021c <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  40021c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  400220:	b980      	cbnz	r0, 400244 <_read+0x28>
  400222:	460c      	mov	r4, r1
  400224:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  400226:	2a00      	cmp	r2, #0
  400228:	dd0f      	ble.n	40024a <_read+0x2e>
  40022a:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  40022c:	4e08      	ldr	r6, [pc, #32]	; (400250 <_read+0x34>)
  40022e:	4d09      	ldr	r5, [pc, #36]	; (400254 <_read+0x38>)
  400230:	6830      	ldr	r0, [r6, #0]
  400232:	4621      	mov	r1, r4
  400234:	682b      	ldr	r3, [r5, #0]
  400236:	4798      	blx	r3
		ptr++;
  400238:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  40023a:	42bc      	cmp	r4, r7
  40023c:	d1f8      	bne.n	400230 <_read+0x14>
		nChars++;
	}
	return nChars;
}
  40023e:	4640      	mov	r0, r8
  400240:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  400244:	f04f 38ff 	mov.w	r8, #4294967295
  400248:	e7f9      	b.n	40023e <_read+0x22>
	for (; len > 0; --len) {
  40024a:	4680      	mov	r8, r0
  40024c:	e7f7      	b.n	40023e <_read+0x22>
  40024e:	bf00      	nop
  400250:	20400be4 	.word	0x20400be4
  400254:	20400bdc 	.word	0x20400bdc

00400258 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  400258:	3801      	subs	r0, #1
  40025a:	2802      	cmp	r0, #2
  40025c:	d815      	bhi.n	40028a <_write+0x32>
{
  40025e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400262:	460e      	mov	r6, r1
  400264:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  400266:	b19a      	cbz	r2, 400290 <_write+0x38>
  400268:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  40026a:	f8df 8038 	ldr.w	r8, [pc, #56]	; 4002a4 <_write+0x4c>
  40026e:	4f0c      	ldr	r7, [pc, #48]	; (4002a0 <_write+0x48>)
  400270:	f8d8 0000 	ldr.w	r0, [r8]
  400274:	f815 1b01 	ldrb.w	r1, [r5], #1
  400278:	683b      	ldr	r3, [r7, #0]
  40027a:	4798      	blx	r3
  40027c:	2800      	cmp	r0, #0
  40027e:	db0a      	blt.n	400296 <_write+0x3e>
  400280:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  400282:	3c01      	subs	r4, #1
  400284:	d1f4      	bne.n	400270 <_write+0x18>
  400286:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  40028a:	f04f 30ff 	mov.w	r0, #4294967295
  40028e:	4770      	bx	lr
	for (; len != 0; --len) {
  400290:	4610      	mov	r0, r2
  400292:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  400296:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  40029a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40029e:	bf00      	nop
  4002a0:	20400be0 	.word	0x20400be0
  4002a4:	20400be4 	.word	0x20400be4

004002a8 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  4002a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  4002aa:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4002ae:	4b5c      	ldr	r3, [pc, #368]	; (400420 <board_init+0x178>)
  4002b0:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  4002b2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4002b6:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  4002ba:	4b5a      	ldr	r3, [pc, #360]	; (400424 <board_init+0x17c>)
  4002bc:	2200      	movs	r2, #0
  4002be:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  4002c2:	695a      	ldr	r2, [r3, #20]
  4002c4:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  4002c8:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  4002ca:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4002ce:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  4002d2:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  4002d6:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  4002da:	f007 0007 	and.w	r0, r7, #7
  4002de:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  4002e0:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  4002e4:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  4002e8:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  4002ec:	f3bf 8f4f 	dsb	sy
  4002f0:	f04f 34ff 	mov.w	r4, #4294967295
  4002f4:	fa04 fc00 	lsl.w	ip, r4, r0
  4002f8:	fa06 f000 	lsl.w	r0, r6, r0
  4002fc:	fa04 f40e 	lsl.w	r4, r4, lr
  400300:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  400304:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  400306:	463a      	mov	r2, r7
  400308:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  40030a:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  40030e:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  400312:	3a01      	subs	r2, #1
  400314:	4423      	add	r3, r4
  400316:	f1b2 3fff 	cmp.w	r2, #4294967295
  40031a:	d1f6      	bne.n	40030a <board_init+0x62>
        } while(sets--);
  40031c:	3e01      	subs	r6, #1
  40031e:	4460      	add	r0, ip
  400320:	f1b6 3fff 	cmp.w	r6, #4294967295
  400324:	d1ef      	bne.n	400306 <board_init+0x5e>
  400326:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  40032a:	4b3e      	ldr	r3, [pc, #248]	; (400424 <board_init+0x17c>)
  40032c:	695a      	ldr	r2, [r3, #20]
  40032e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  400332:	615a      	str	r2, [r3, #20]
  400334:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400338:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  40033c:	4a3a      	ldr	r2, [pc, #232]	; (400428 <board_init+0x180>)
  40033e:	493b      	ldr	r1, [pc, #236]	; (40042c <board_init+0x184>)
  400340:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400342:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  400346:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  400348:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40034c:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400350:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  400354:	f022 0201 	bic.w	r2, r2, #1
  400358:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  40035c:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  400360:	f022 0201 	bic.w	r2, r2, #1
  400364:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  400368:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40036c:	f3bf 8f6f 	isb	sy
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400370:	200a      	movs	r0, #10
  400372:	4c2f      	ldr	r4, [pc, #188]	; (400430 <board_init+0x188>)
  400374:	47a0      	blx	r4
  400376:	200b      	movs	r0, #11
  400378:	47a0      	blx	r4
  40037a:	200c      	movs	r0, #12
  40037c:	47a0      	blx	r4
  40037e:	2010      	movs	r0, #16
  400380:	47a0      	blx	r4
  400382:	2011      	movs	r0, #17
  400384:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400386:	4b2b      	ldr	r3, [pc, #172]	; (400434 <board_init+0x18c>)
  400388:	f44f 7280 	mov.w	r2, #256	; 0x100
  40038c:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40038e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400392:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400394:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  400398:	f44f 6200 	mov.w	r2, #2048	; 0x800
  40039c:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40039e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  4003a2:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  4003a4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4003a8:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  4003aa:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  4003ac:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  4003b0:	6f19      	ldr	r1, [r3, #112]	; 0x70
  4003b2:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  4003b6:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4003b8:	6f59      	ldr	r1, [r3, #116]	; 0x74
  4003ba:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  4003be:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  4003c0:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  4003c4:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  4003c8:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
		base->PIO_PUDR = mask;
  4003cc:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4003d0:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  4003d2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4003d6:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  4003d8:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4003da:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  4003de:	6f19      	ldr	r1, [r3, #112]	; 0x70
  4003e0:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  4003e4:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4003e6:	6f59      	ldr	r1, [r3, #116]	; 0x74
  4003e8:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  4003ec:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4003ee:	605a      	str	r2, [r3, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  4003f0:	4a11      	ldr	r2, [pc, #68]	; (400438 <board_init+0x190>)
  4003f2:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  4003f6:	f043 0310 	orr.w	r3, r3, #16
  4003fa:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
		base->PIO_PUDR = mask;
  4003fe:	4b0f      	ldr	r3, [pc, #60]	; (40043c <board_init+0x194>)
  400400:	2210      	movs	r2, #16
  400402:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400404:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400408:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  40040a:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  40040c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  400410:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400412:	4311      	orrs	r1, r2
  400414:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  400416:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400418:	4311      	orrs	r1, r2
  40041a:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  40041c:	605a      	str	r2, [r3, #4]
  40041e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400420:	400e1850 	.word	0x400e1850
  400424:	e000ed00 	.word	0xe000ed00
  400428:	400e0c00 	.word	0x400e0c00
  40042c:	5a00080c 	.word	0x5a00080c
  400430:	00400b69 	.word	0x00400b69
  400434:	400e1200 	.word	0x400e1200
  400438:	40088000 	.word	0x40088000
  40043c:	400e1000 	.word	0x400e1000

00400440 <afec_process_callback>:
 * \brief Call the callback function if the corresponding interrupt is asserted
 *
 * \param afec  Base address of the AFEC.
 */
static void afec_process_callback(Afec *const afec)
{
  400440:	b570      	push	{r4, r5, r6, lr}
  400442:	b082      	sub	sp, #8
 *
 * \return The interrupt status value.
 */
static inline uint32_t afec_get_interrupt_status(Afec *const afec)
{
	return afec->AFEC_ISR;
  400444:	6b02      	ldr	r2, [r0, #48]	; 0x30
 *
 * \return The interrupt mask value.
 */
static inline uint32_t afec_get_interrupt_mask(Afec *const afec)
{
	return afec->AFEC_IMR;
  400446:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
	volatile uint32_t status;
	uint32_t cnt, inst_num;

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
  400448:	4013      	ands	r3, r2
  40044a:	9301      	str	r3, [sp, #4]
	inst_num = afec_find_inst_num(afec);

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  40044c:	2400      	movs	r4, #0
	if (afec_callback_pointer[inst_num][source]) {
  40044e:	4e1c      	ldr	r6, [pc, #112]	; (4004c0 <afec_process_callback+0x80>)
  400450:	4d1c      	ldr	r5, [pc, #112]	; (4004c4 <afec_process_callback+0x84>)
  400452:	42a8      	cmp	r0, r5
  400454:	bf14      	ite	ne
  400456:	2000      	movne	r0, #0
  400458:	2001      	moveq	r0, #1
  40045a:	0105      	lsls	r5, r0, #4
  40045c:	e00b      	b.n	400476 <afec_process_callback+0x36>
		#elif defined __SAM4E8E__  || defined __SAM4E16E__ || SAMV71 || SAMV70 || SAMS70 || SAME70
			if (status & (1 << cnt)) {
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		#endif
		} else if (cnt < AFEC_INTERRUPT_TEMP_CHANGE) {
  40045e:	2c0e      	cmp	r4, #14
  400460:	d81e      	bhi.n	4004a0 <afec_process_callback+0x60>
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1))) {
  400462:	9a01      	ldr	r2, [sp, #4]
  400464:	f104 010c 	add.w	r1, r4, #12
  400468:	2301      	movs	r3, #1
  40046a:	408b      	lsls	r3, r1
  40046c:	4213      	tst	r3, r2
  40046e:	d110      	bne.n	400492 <afec_process_callback+0x52>
	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  400470:	3401      	adds	r4, #1
  400472:	2c10      	cmp	r4, #16
  400474:	d022      	beq.n	4004bc <afec_process_callback+0x7c>
		if (cnt < AFEC_INTERRUPT_DATA_READY) {
  400476:	2c0b      	cmp	r4, #11
  400478:	d8f1      	bhi.n	40045e <afec_process_callback+0x1e>
			if (status & (1 << cnt)) {
  40047a:	9a01      	ldr	r2, [sp, #4]
  40047c:	2301      	movs	r3, #1
  40047e:	40a3      	lsls	r3, r4
  400480:	4213      	tst	r3, r2
  400482:	d0f5      	beq.n	400470 <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  400484:	192b      	adds	r3, r5, r4
  400486:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  40048a:	2b00      	cmp	r3, #0
  40048c:	d0f0      	beq.n	400470 <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  40048e:	4798      	blx	r3
  400490:	e7ee      	b.n	400470 <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  400492:	192b      	adds	r3, r5, r4
  400494:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  400498:	2b00      	cmp	r3, #0
  40049a:	d0e9      	beq.n	400470 <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  40049c:	4798      	blx	r3
  40049e:	e7e7      	b.n	400470 <afec_process_callback+0x30>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		} else {
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1 + AFEC_INTERRUPT_GAP2))) {
  4004a0:	9a01      	ldr	r2, [sp, #4]
  4004a2:	f104 010f 	add.w	r1, r4, #15
  4004a6:	2301      	movs	r3, #1
  4004a8:	408b      	lsls	r3, r1
  4004aa:	4213      	tst	r3, r2
  4004ac:	d0e0      	beq.n	400470 <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  4004ae:	192b      	adds	r3, r5, r4
  4004b0:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  4004b4:	2b00      	cmp	r3, #0
  4004b6:	d0db      	beq.n	400470 <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  4004b8:	4798      	blx	r3
  4004ba:	e7d9      	b.n	400470 <afec_process_callback+0x30>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		}
	}
}
  4004bc:	b002      	add	sp, #8
  4004be:	bd70      	pop	{r4, r5, r6, pc}
  4004c0:	20400be8 	.word	0x20400be8
  4004c4:	40064000 	.word	0x40064000

004004c8 <afec_ch_set_config>:
{
  4004c8:	b430      	push	{r4, r5}
	reg = afec->AFEC_DIFFR;
  4004ca:	6e04      	ldr	r4, [r0, #96]	; 0x60
	reg &= ~(0x1u << channel);
  4004cc:	2301      	movs	r3, #1
  4004ce:	408b      	lsls	r3, r1
  4004d0:	ea24 0403 	bic.w	r4, r4, r3
	reg |= (config->diff) ? (0x1u << channel) : 0;
  4004d4:	7815      	ldrb	r5, [r2, #0]
  4004d6:	2d00      	cmp	r5, #0
  4004d8:	bf08      	it	eq
  4004da:	2300      	moveq	r3, #0
  4004dc:	4323      	orrs	r3, r4
	afec->AFEC_DIFFR = reg;
  4004de:	6603      	str	r3, [r0, #96]	; 0x60
	reg = afec->AFEC_CGR;
  4004e0:	6d44      	ldr	r4, [r0, #84]	; 0x54
	reg &= ~(0x03u << (2 * channel));
  4004e2:	004b      	lsls	r3, r1, #1
  4004e4:	2103      	movs	r1, #3
  4004e6:	4099      	lsls	r1, r3
  4004e8:	ea24 0401 	bic.w	r4, r4, r1
	reg |= (config->gain) << (2 * channel);
  4004ec:	7851      	ldrb	r1, [r2, #1]
  4004ee:	4099      	lsls	r1, r3
  4004f0:	4321      	orrs	r1, r4
	afec->AFEC_CGR = reg;
  4004f2:	6541      	str	r1, [r0, #84]	; 0x54
}
  4004f4:	bc30      	pop	{r4, r5}
  4004f6:	4770      	bx	lr

004004f8 <afec_temp_sensor_set_config>:
	reg = ((config->rctc) ? AFEC_TEMPMR_RTCT : 0) | (config->mode);
  4004f8:	784b      	ldrb	r3, [r1, #1]
  4004fa:	780a      	ldrb	r2, [r1, #0]
  4004fc:	4313      	orrs	r3, r2
	afec->AFEC_TEMPMR = reg;
  4004fe:	6703      	str	r3, [r0, #112]	; 0x70
			AFEC_TEMPCWR_THIGHTHRES(config->high_threshold);
  400500:	888a      	ldrh	r2, [r1, #4]
	afec->AFEC_TEMPCWR = AFEC_TEMPCWR_TLOWTHRES(config->low_threshold) |
  400502:	884b      	ldrh	r3, [r1, #2]
  400504:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  400508:	6743      	str	r3, [r0, #116]	; 0x74
  40050a:	4770      	bx	lr

0040050c <afec_get_config_defaults>:
	cfg->resolution = AFEC_12_BITS;
  40050c:	2200      	movs	r2, #0
  40050e:	6002      	str	r2, [r0, #0]
	cfg->mck = sysclk_get_cpu_hz();
  400510:	4b08      	ldr	r3, [pc, #32]	; (400534 <afec_get_config_defaults+0x28>)
  400512:	6043      	str	r3, [r0, #4]
		cfg->afec_clock = 6000000UL;
  400514:	4b08      	ldr	r3, [pc, #32]	; (400538 <afec_get_config_defaults+0x2c>)
  400516:	6083      	str	r3, [r0, #8]
		cfg->startup_time = AFEC_STARTUP_TIME_4;
  400518:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  40051c:	60c3      	str	r3, [r0, #12]
		cfg->tracktim = 2;
  40051e:	2302      	movs	r3, #2
  400520:	7403      	strb	r3, [r0, #16]
		cfg->transfer = 1;
  400522:	2301      	movs	r3, #1
  400524:	7443      	strb	r3, [r0, #17]
		cfg->anach = true;
  400526:	7483      	strb	r3, [r0, #18]
		cfg->useq = false;
  400528:	74c2      	strb	r2, [r0, #19]
		cfg->tag = true;
  40052a:	7503      	strb	r3, [r0, #20]
		cfg->stm = true;
  40052c:	7543      	strb	r3, [r0, #21]
		cfg->ibctl = 1;
  40052e:	7583      	strb	r3, [r0, #22]
  400530:	4770      	bx	lr
  400532:	bf00      	nop
  400534:	11e1a300 	.word	0x11e1a300
  400538:	005b8d80 	.word	0x005b8d80

0040053c <afec_ch_get_config_defaults>:
	cfg->diff = false;
  40053c:	2300      	movs	r3, #0
  40053e:	7003      	strb	r3, [r0, #0]
   	cfg->gain = AFEC_GAINVALUE_1;
  400540:	2301      	movs	r3, #1
  400542:	7043      	strb	r3, [r0, #1]
  400544:	4770      	bx	lr

00400546 <afec_temp_sensor_get_config_defaults>:
	cfg->rctc = false;
  400546:	2300      	movs	r3, #0
  400548:	7003      	strb	r3, [r0, #0]
	cfg->mode= AFEC_TEMP_CMP_MODE_2;
  40054a:	2320      	movs	r3, #32
  40054c:	7043      	strb	r3, [r0, #1]
	cfg->low_threshold= 0xFF;
  40054e:	23ff      	movs	r3, #255	; 0xff
  400550:	8043      	strh	r3, [r0, #2]
	cfg->high_threshold= 0xFFF;
  400552:	f640 73ff 	movw	r3, #4095	; 0xfff
  400556:	8083      	strh	r3, [r0, #4]
  400558:	4770      	bx	lr
	...

0040055c <afec_init>:
	return afec->AFEC_ISR;
  40055c:	6b02      	ldr	r2, [r0, #48]	; 0x30
	if ((afec_get_interrupt_status(afec) & AFEC_ISR_DRDY) == AFEC_ISR_DRDY) {
  40055e:	f012 7280 	ands.w	r2, r2, #16777216	; 0x1000000
  400562:	d001      	beq.n	400568 <afec_init+0xc>
		return STATUS_ERR_BUSY;
  400564:	2019      	movs	r0, #25
  400566:	4770      	bx	lr
{
  400568:	b410      	push	{r4}
	afec->AFEC_CR = AFEC_CR_SWRST;
  40056a:	2301      	movs	r3, #1
  40056c:	6003      	str	r3, [r0, #0]
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  40056e:	7ccb      	ldrb	r3, [r1, #19]
  400570:	2b00      	cmp	r3, #0
  400572:	bf18      	it	ne
  400574:	f04f 4200 	movne.w	r2, #2147483648	; 0x80000000
			AFEC_MR_PRESCAL((config->mck / config->afec_clock )- 1) |
  400578:	684b      	ldr	r3, [r1, #4]
  40057a:	688c      	ldr	r4, [r1, #8]
  40057c:	fbb3 f3f4 	udiv	r3, r3, r4
  400580:	3b01      	subs	r3, #1
  400582:	021b      	lsls	r3, r3, #8
  400584:	b29b      	uxth	r3, r3
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400586:	68cc      	ldr	r4, [r1, #12]
  400588:	f444 0400 	orr.w	r4, r4, #8388608	; 0x800000
  40058c:	4323      	orrs	r3, r4
			AFEC_MR_TRACKTIM(config->tracktim) |
  40058e:	7c0c      	ldrb	r4, [r1, #16]
  400590:	0624      	lsls	r4, r4, #24
  400592:	f004 6470 	and.w	r4, r4, #251658240	; 0xf000000
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400596:	4323      	orrs	r3, r4
			AFEC_MR_TRANSFER(config->transfer) |
  400598:	7c4c      	ldrb	r4, [r1, #17]
  40059a:	0724      	lsls	r4, r4, #28
  40059c:	f004 5440 	and.w	r4, r4, #805306368	; 0x30000000
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  4005a0:	4323      	orrs	r3, r4
  4005a2:	4313      	orrs	r3, r2
	afec->AFEC_MR = reg;
  4005a4:	6043      	str	r3, [r0, #4]
	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  4005a6:	7d0b      	ldrb	r3, [r1, #20]
  4005a8:	2b00      	cmp	r3, #0
  4005aa:	bf14      	ite	ne
  4005ac:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
  4005b0:	2300      	moveq	r3, #0
  4005b2:	680a      	ldr	r2, [r1, #0]
  4005b4:	4313      	orrs	r3, r2
			(config->stm ? AFEC_EMR_STM : 0);
  4005b6:	7d4a      	ldrb	r2, [r1, #21]
  4005b8:	2a00      	cmp	r2, #0
  4005ba:	bf14      	ite	ne
  4005bc:	f04f 7200 	movne.w	r2, #33554432	; 0x2000000
  4005c0:	2200      	moveq	r2, #0
			(config->resolution) |
  4005c2:	4313      	orrs	r3, r2
	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  4005c4:	6083      	str	r3, [r0, #8]
	afec->AFEC_ACR = AFEC_ACR_IBCTL(config->ibctl) | AFEC_ACR_PGA0EN | AFEC_ACR_PGA1EN;
  4005c6:	7d8b      	ldrb	r3, [r1, #22]
  4005c8:	021b      	lsls	r3, r3, #8
  4005ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
  4005ce:	f043 030c 	orr.w	r3, r3, #12
  4005d2:	f8c0 3094 	str.w	r3, [r0, #148]	; 0x94
	if(afec == AFEC0) {
  4005d6:	4b0f      	ldr	r3, [pc, #60]	; (400614 <afec_init+0xb8>)
  4005d8:	4298      	cmp	r0, r3
  4005da:	d006      	beq.n	4005ea <afec_init+0x8e>
	if(afec == AFEC1) {
  4005dc:	4b0e      	ldr	r3, [pc, #56]	; (400618 <afec_init+0xbc>)
  4005de:	4298      	cmp	r0, r3
  4005e0:	d00d      	beq.n	4005fe <afec_init+0xa2>
	return STATUS_OK;
  4005e2:	2000      	movs	r0, #0
}
  4005e4:	f85d 4b04 	ldr.w	r4, [sp], #4
  4005e8:	4770      	bx	lr
  4005ea:	4b0c      	ldr	r3, [pc, #48]	; (40061c <afec_init+0xc0>)
  4005ec:	f103 0140 	add.w	r1, r3, #64	; 0x40
			afec_callback_pointer[0][i] = 0;
  4005f0:	2200      	movs	r2, #0
  4005f2:	f843 2f04 	str.w	r2, [r3, #4]!
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  4005f6:	428b      	cmp	r3, r1
  4005f8:	d1fb      	bne.n	4005f2 <afec_init+0x96>
	return STATUS_OK;
  4005fa:	2000      	movs	r0, #0
  4005fc:	e7f2      	b.n	4005e4 <afec_init+0x88>
  4005fe:	4b08      	ldr	r3, [pc, #32]	; (400620 <afec_init+0xc4>)
  400600:	f103 0140 	add.w	r1, r3, #64	; 0x40
			afec_callback_pointer[1][i] = 0;
  400604:	2200      	movs	r2, #0
  400606:	f843 2b04 	str.w	r2, [r3], #4
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  40060a:	428b      	cmp	r3, r1
  40060c:	d1fb      	bne.n	400606 <afec_init+0xaa>
	return STATUS_OK;
  40060e:	2000      	movs	r0, #0
  400610:	e7e8      	b.n	4005e4 <afec_init+0x88>
  400612:	bf00      	nop
  400614:	4003c000 	.word	0x4003c000
  400618:	40064000 	.word	0x40064000
  40061c:	20400be4 	.word	0x20400be4
  400620:	20400c28 	.word	0x20400c28

00400624 <afec_enable_interrupt>:
	if (interrupt_source == AFEC_INTERRUPT_ALL) {
  400624:	4b0c      	ldr	r3, [pc, #48]	; (400658 <afec_enable_interrupt+0x34>)
  400626:	4299      	cmp	r1, r3
  400628:	d007      	beq.n	40063a <afec_enable_interrupt+0x16>
	if (interrupt_source < AFEC_INTERRUPT_DATA_READY) {
  40062a:	290b      	cmp	r1, #11
  40062c:	d80b      	bhi.n	400646 <afec_enable_interrupt+0x22>
		if (interrupt_source == AFEC_INTERRUPT_EOC_11) {
  40062e:	d006      	beq.n	40063e <afec_enable_interrupt+0x1a>
			afec->AFEC_IER = 1 << interrupt_source;
  400630:	2301      	movs	r3, #1
  400632:	fa03 f101 	lsl.w	r1, r3, r1
  400636:	6241      	str	r1, [r0, #36]	; 0x24
  400638:	4770      	bx	lr
		afec->AFEC_IER = AFEC_INTERRUPT_ALL;
  40063a:	6243      	str	r3, [r0, #36]	; 0x24
		return;
  40063c:	4770      	bx	lr
			afec->AFEC_IER = 1 << AFEC_TEMP_INT_SOURCE_NUM;
  40063e:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400642:	6243      	str	r3, [r0, #36]	; 0x24
  400644:	4770      	bx	lr
	} else if (interrupt_source < AFEC_INTERRUPT_TEMP_CHANGE) {
  400646:	290e      	cmp	r1, #14
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1);
  400648:	bf94      	ite	ls
  40064a:	310c      	addls	r1, #12
				+ AFEC_INTERRUPT_GAP2);
  40064c:	310f      	addhi	r1, #15
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1
  40064e:	2301      	movs	r3, #1
  400650:	fa03 f101 	lsl.w	r1, r3, r1
  400654:	6241      	str	r1, [r0, #36]	; 0x24
  400656:	4770      	bx	lr
  400658:	47000fff 	.word	0x47000fff

0040065c <afec_set_callback>:
{
  40065c:	b538      	push	{r3, r4, r5, lr}
	if (afec == AFEC1) {
  40065e:	4c11      	ldr	r4, [pc, #68]	; (4006a4 <afec_set_callback+0x48>)
  400660:	42a0      	cmp	r0, r4
	afec_callback_pointer[i][source] = callback;
  400662:	bf0c      	ite	eq
  400664:	2410      	moveq	r4, #16
  400666:	2400      	movne	r4, #0
  400668:	440c      	add	r4, r1
  40066a:	4d0f      	ldr	r5, [pc, #60]	; (4006a8 <afec_set_callback+0x4c>)
  40066c:	f845 2024 	str.w	r2, [r5, r4, lsl #2]
	if (!i) {
  400670:	d10a      	bne.n	400688 <afec_set_callback+0x2c>
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400672:	4a0e      	ldr	r2, [pc, #56]	; (4006ac <afec_set_callback+0x50>)
  400674:	f44f 7480 	mov.w	r4, #256	; 0x100
  400678:	f8c2 4184 	str.w	r4, [r2, #388]	; 0x184
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  40067c:	015b      	lsls	r3, r3, #5
  40067e:	b2db      	uxtb	r3, r3
  400680:	f882 3328 	strb.w	r3, [r2, #808]	; 0x328
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400684:	6054      	str	r4, [r2, #4]
  400686:	e009      	b.n	40069c <afec_set_callback+0x40>
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400688:	4a08      	ldr	r2, [pc, #32]	; (4006ac <afec_set_callback+0x50>)
  40068a:	f04f 5400 	mov.w	r4, #536870912	; 0x20000000
  40068e:	f8c2 4180 	str.w	r4, [r2, #384]	; 0x180
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  400692:	015b      	lsls	r3, r3, #5
  400694:	b2db      	uxtb	r3, r3
  400696:	f882 331d 	strb.w	r3, [r2, #797]	; 0x31d
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  40069a:	6014      	str	r4, [r2, #0]
	afec_enable_interrupt(afec, source);
  40069c:	4b04      	ldr	r3, [pc, #16]	; (4006b0 <afec_set_callback+0x54>)
  40069e:	4798      	blx	r3
  4006a0:	bd38      	pop	{r3, r4, r5, pc}
  4006a2:	bf00      	nop
  4006a4:	40064000 	.word	0x40064000
  4006a8:	20400be8 	.word	0x20400be8
  4006ac:	e000e100 	.word	0xe000e100
  4006b0:	00400625 	.word	0x00400625

004006b4 <AFEC0_Handler>:

/**
 * \brief Interrupt handler for AFEC0.
 */
void AFEC0_Handler(void)
{
  4006b4:	b508      	push	{r3, lr}
	afec_process_callback(AFEC0);
  4006b6:	4802      	ldr	r0, [pc, #8]	; (4006c0 <AFEC0_Handler+0xc>)
  4006b8:	4b02      	ldr	r3, [pc, #8]	; (4006c4 <AFEC0_Handler+0x10>)
  4006ba:	4798      	blx	r3
  4006bc:	bd08      	pop	{r3, pc}
  4006be:	bf00      	nop
  4006c0:	4003c000 	.word	0x4003c000
  4006c4:	00400441 	.word	0x00400441

004006c8 <AFEC1_Handler>:

/**
 * \brief Interrupt handler for AFEC1.
 */
void AFEC1_Handler(void)
{
  4006c8:	b508      	push	{r3, lr}
	afec_process_callback(AFEC1);
  4006ca:	4802      	ldr	r0, [pc, #8]	; (4006d4 <AFEC1_Handler+0xc>)
  4006cc:	4b02      	ldr	r3, [pc, #8]	; (4006d8 <AFEC1_Handler+0x10>)
  4006ce:	4798      	blx	r3
  4006d0:	bd08      	pop	{r3, pc}
  4006d2:	bf00      	nop
  4006d4:	40064000 	.word	0x40064000
  4006d8:	00400441 	.word	0x00400441

004006dc <afec_enable>:
 * \brief Enable AFEC Module.
 *
 * \param afec  Base address of the AFEC
 */
void afec_enable(Afec *const afec)
{
  4006dc:	b500      	push	{lr}
  4006de:	b083      	sub	sp, #12
	Assert(afec);
	uint32_t pid;

	pid = afec_find_pid(afec);
	/* Enable peripheral clock. */
	pmc_enable_periph_clk(pid);
  4006e0:	4b13      	ldr	r3, [pc, #76]	; (400730 <afec_enable+0x54>)
  4006e2:	4298      	cmp	r0, r3
  4006e4:	bf0c      	ite	eq
  4006e6:	2028      	moveq	r0, #40	; 0x28
  4006e8:	201d      	movne	r0, #29
  4006ea:	4b12      	ldr	r3, [pc, #72]	; (400734 <afec_enable+0x58>)
  4006ec:	4798      	blx	r3
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
  4006ee:	4b12      	ldr	r3, [pc, #72]	; (400738 <afec_enable+0x5c>)
  4006f0:	789b      	ldrb	r3, [r3, #2]
  4006f2:	2bff      	cmp	r3, #255	; 0xff
  4006f4:	d01a      	beq.n	40072c <afec_enable+0x50>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4006f6:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4006fa:	fab3 f383 	clz	r3, r3
  4006fe:	095b      	lsrs	r3, r3, #5
  400700:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  400702:	b672      	cpsid	i
  __ASM volatile ("dmb");
  400704:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400708:	2200      	movs	r2, #0
  40070a:	4b0c      	ldr	r3, [pc, #48]	; (40073c <afec_enable+0x60>)
  40070c:	701a      	strb	r2, [r3, #0]
	return flags;
  40070e:	9901      	ldr	r1, [sp, #4]
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
  400710:	4a09      	ldr	r2, [pc, #36]	; (400738 <afec_enable+0x5c>)
  400712:	7893      	ldrb	r3, [r2, #2]
  400714:	3301      	adds	r3, #1
  400716:	7093      	strb	r3, [r2, #2]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  400718:	b129      	cbz	r1, 400726 <afec_enable+0x4a>
		cpu_irq_enable();
  40071a:	2201      	movs	r2, #1
  40071c:	4b07      	ldr	r3, [pc, #28]	; (40073c <afec_enable+0x60>)
  40071e:	701a      	strb	r2, [r3, #0]
  400720:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  400724:	b662      	cpsie	i
	sleepmgr_lock_mode(SLEEPMGR_SLEEP_WFI);
}
  400726:	b003      	add	sp, #12
  400728:	f85d fb04 	ldr.w	pc, [sp], #4
  40072c:	e7fe      	b.n	40072c <afec_enable+0x50>
  40072e:	bf00      	nop
  400730:	40064000 	.word	0x40064000
  400734:	00400b69 	.word	0x00400b69
  400738:	20400bd4 	.word	0x20400bd4
  40073c:	2040000a 	.word	0x2040000a

00400740 <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  400740:	6301      	str	r1, [r0, #48]	; 0x30
  400742:	4770      	bx	lr

00400744 <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  400744:	6341      	str	r1, [r0, #52]	; 0x34
  400746:	4770      	bx	lr

00400748 <pio_get>:
uint32_t pio_get(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
	uint32_t ul_reg;

	if ((ul_type == PIO_OUTPUT_0) || (ul_type == PIO_OUTPUT_1)) {
  400748:	f021 6100 	bic.w	r1, r1, #134217728	; 0x8000000
  40074c:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400750:	d105      	bne.n	40075e <pio_get+0x16>
		ul_reg = p_pio->PIO_ODSR;
  400752:	6b83      	ldr	r3, [r0, #56]	; 0x38
	} else {
		ul_reg = p_pio->PIO_PDSR;
	}

	if ((ul_reg & ul_mask) == 0) {
  400754:	4213      	tst	r3, r2
		return 0;
	} else {
		return 1;
	}
}
  400756:	bf14      	ite	ne
  400758:	2001      	movne	r0, #1
  40075a:	2000      	moveq	r0, #0
  40075c:	4770      	bx	lr
		ul_reg = p_pio->PIO_PDSR;
  40075e:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
  400760:	e7f8      	b.n	400754 <pio_get+0xc>

00400762 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400762:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400764:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400768:	d03a      	beq.n	4007e0 <pio_set_peripheral+0x7e>
  40076a:	d813      	bhi.n	400794 <pio_set_peripheral+0x32>
  40076c:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400770:	d025      	beq.n	4007be <pio_set_peripheral+0x5c>
  400772:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400776:	d10a      	bne.n	40078e <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400778:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40077a:	4313      	orrs	r3, r2
  40077c:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  40077e:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400780:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400782:	400b      	ands	r3, r1
  400784:	ea23 0302 	bic.w	r3, r3, r2
  400788:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  40078a:	6042      	str	r2, [r0, #4]
  40078c:	4770      	bx	lr
	switch (ul_type) {
  40078e:	2900      	cmp	r1, #0
  400790:	d1fb      	bne.n	40078a <pio_set_peripheral+0x28>
  400792:	4770      	bx	lr
  400794:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400798:	d021      	beq.n	4007de <pio_set_peripheral+0x7c>
  40079a:	d809      	bhi.n	4007b0 <pio_set_peripheral+0x4e>
  40079c:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  4007a0:	d1f3      	bne.n	40078a <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  4007a2:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4007a4:	4313      	orrs	r3, r2
  4007a6:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  4007a8:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4007aa:	4313      	orrs	r3, r2
  4007ac:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4007ae:	e7ec      	b.n	40078a <pio_set_peripheral+0x28>
	switch (ul_type) {
  4007b0:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  4007b4:	d013      	beq.n	4007de <pio_set_peripheral+0x7c>
  4007b6:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  4007ba:	d010      	beq.n	4007de <pio_set_peripheral+0x7c>
  4007bc:	e7e5      	b.n	40078a <pio_set_peripheral+0x28>
{
  4007be:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  4007c0:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4007c2:	6f04      	ldr	r4, [r0, #112]	; 0x70
  4007c4:	43d3      	mvns	r3, r2
  4007c6:	4021      	ands	r1, r4
  4007c8:	461c      	mov	r4, r3
  4007ca:	4019      	ands	r1, r3
  4007cc:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  4007ce:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4007d0:	6f41      	ldr	r1, [r0, #116]	; 0x74
  4007d2:	400b      	ands	r3, r1
  4007d4:	4023      	ands	r3, r4
  4007d6:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  4007d8:	6042      	str	r2, [r0, #4]
}
  4007da:	f85d 4b04 	ldr.w	r4, [sp], #4
  4007de:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  4007e0:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4007e2:	6f01      	ldr	r1, [r0, #112]	; 0x70
  4007e4:	400b      	ands	r3, r1
  4007e6:	ea23 0302 	bic.w	r3, r3, r2
  4007ea:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  4007ec:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4007ee:	4313      	orrs	r3, r2
  4007f0:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4007f2:	e7ca      	b.n	40078a <pio_set_peripheral+0x28>

004007f4 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  4007f4:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  4007f6:	f012 0f01 	tst.w	r2, #1
  4007fa:	d10d      	bne.n	400818 <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  4007fc:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  4007fe:	f012 0f0a 	tst.w	r2, #10
  400802:	d00b      	beq.n	40081c <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  400804:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  400806:	f012 0f02 	tst.w	r2, #2
  40080a:	d109      	bne.n	400820 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  40080c:	f012 0f08 	tst.w	r2, #8
  400810:	d008      	beq.n	400824 <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  400812:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  400816:	e005      	b.n	400824 <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  400818:	6641      	str	r1, [r0, #100]	; 0x64
  40081a:	e7f0      	b.n	4007fe <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  40081c:	6241      	str	r1, [r0, #36]	; 0x24
  40081e:	e7f2      	b.n	400806 <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  400820:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  400824:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400826:	6001      	str	r1, [r0, #0]
  400828:	4770      	bx	lr

0040082a <pio_set_output>:
{
  40082a:	b410      	push	{r4}
  40082c:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  40082e:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400830:	b94c      	cbnz	r4, 400846 <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  400832:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  400834:	b14b      	cbz	r3, 40084a <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  400836:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  400838:	b94a      	cbnz	r2, 40084e <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  40083a:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  40083c:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  40083e:	6001      	str	r1, [r0, #0]
}
  400840:	f85d 4b04 	ldr.w	r4, [sp], #4
  400844:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  400846:	6641      	str	r1, [r0, #100]	; 0x64
  400848:	e7f4      	b.n	400834 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  40084a:	6541      	str	r1, [r0, #84]	; 0x54
  40084c:	e7f4      	b.n	400838 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  40084e:	6301      	str	r1, [r0, #48]	; 0x30
  400850:	e7f4      	b.n	40083c <pio_set_output+0x12>
	...

00400854 <pio_configure>:
{
  400854:	b570      	push	{r4, r5, r6, lr}
  400856:	b082      	sub	sp, #8
  400858:	4605      	mov	r5, r0
  40085a:	4616      	mov	r6, r2
  40085c:	461c      	mov	r4, r3
	switch (ul_type) {
  40085e:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400862:	d014      	beq.n	40088e <pio_configure+0x3a>
  400864:	d90a      	bls.n	40087c <pio_configure+0x28>
  400866:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  40086a:	d024      	beq.n	4008b6 <pio_configure+0x62>
  40086c:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400870:	d021      	beq.n	4008b6 <pio_configure+0x62>
  400872:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400876:	d017      	beq.n	4008a8 <pio_configure+0x54>
		return 0;
  400878:	2000      	movs	r0, #0
  40087a:	e01a      	b.n	4008b2 <pio_configure+0x5e>
	switch (ul_type) {
  40087c:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400880:	d005      	beq.n	40088e <pio_configure+0x3a>
  400882:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400886:	d002      	beq.n	40088e <pio_configure+0x3a>
  400888:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  40088c:	d1f4      	bne.n	400878 <pio_configure+0x24>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  40088e:	4632      	mov	r2, r6
  400890:	4628      	mov	r0, r5
  400892:	4b11      	ldr	r3, [pc, #68]	; (4008d8 <pio_configure+0x84>)
  400894:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400896:	f014 0f01 	tst.w	r4, #1
  40089a:	d102      	bne.n	4008a2 <pio_configure+0x4e>
		p_pio->PIO_PUDR = ul_mask;
  40089c:	662e      	str	r6, [r5, #96]	; 0x60
	return 1;
  40089e:	2001      	movs	r0, #1
  4008a0:	e007      	b.n	4008b2 <pio_configure+0x5e>
		p_pio->PIO_PUER = ul_mask;
  4008a2:	666e      	str	r6, [r5, #100]	; 0x64
	return 1;
  4008a4:	2001      	movs	r0, #1
  4008a6:	e004      	b.n	4008b2 <pio_configure+0x5e>
		pio_set_input(p_pio, ul_mask, ul_attribute);
  4008a8:	461a      	mov	r2, r3
  4008aa:	4631      	mov	r1, r6
  4008ac:	4b0b      	ldr	r3, [pc, #44]	; (4008dc <pio_configure+0x88>)
  4008ae:	4798      	blx	r3
	return 1;
  4008b0:	2001      	movs	r0, #1
}
  4008b2:	b002      	add	sp, #8
  4008b4:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  4008b6:	f004 0301 	and.w	r3, r4, #1
  4008ba:	9300      	str	r3, [sp, #0]
  4008bc:	f3c4 0380 	ubfx	r3, r4, #2, #1
  4008c0:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  4008c4:	bf14      	ite	ne
  4008c6:	2200      	movne	r2, #0
  4008c8:	2201      	moveq	r2, #1
  4008ca:	4631      	mov	r1, r6
  4008cc:	4628      	mov	r0, r5
  4008ce:	4c04      	ldr	r4, [pc, #16]	; (4008e0 <pio_configure+0x8c>)
  4008d0:	47a0      	blx	r4
	return 1;
  4008d2:	2001      	movs	r0, #1
		break;
  4008d4:	e7ed      	b.n	4008b2 <pio_configure+0x5e>
  4008d6:	bf00      	nop
  4008d8:	00400763 	.word	0x00400763
  4008dc:	004007f5 	.word	0x004007f5
  4008e0:	0040082b 	.word	0x0040082b

004008e4 <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
  4008e4:	f012 0f10 	tst.w	r2, #16
  4008e8:	d012      	beq.n	400910 <pio_configure_interrupt+0x2c>
		p_pio->PIO_AIMER = ul_mask;
  4008ea:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
  4008ee:	f012 0f20 	tst.w	r2, #32
  4008f2:	d007      	beq.n	400904 <pio_configure_interrupt+0x20>
			p_pio->PIO_REHLSR = ul_mask;
  4008f4:	f8c0 10d4 	str.w	r1, [r0, #212]	; 0xd4
		if (ul_attr & PIO_IT_EDGE) {
  4008f8:	f012 0f40 	tst.w	r2, #64	; 0x40
  4008fc:	d005      	beq.n	40090a <pio_configure_interrupt+0x26>
			p_pio->PIO_ESR = ul_mask;
  4008fe:	f8c0 10c0 	str.w	r1, [r0, #192]	; 0xc0
  400902:	4770      	bx	lr
			p_pio->PIO_FELLSR = ul_mask;
  400904:	f8c0 10d0 	str.w	r1, [r0, #208]	; 0xd0
  400908:	e7f6      	b.n	4008f8 <pio_configure_interrupt+0x14>
			p_pio->PIO_LSR = ul_mask;
  40090a:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
  40090e:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
  400910:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  400914:	4770      	bx	lr

00400916 <pio_enable_interrupt>:
	p_pio->PIO_IER = ul_mask;
  400916:	6401      	str	r1, [r0, #64]	; 0x40
  400918:	4770      	bx	lr

0040091a <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  40091a:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  40091c:	4770      	bx	lr

0040091e <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  40091e:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400920:	4770      	bx	lr
	...

00400924 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400924:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400928:	4604      	mov	r4, r0
  40092a:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  40092c:	4b0e      	ldr	r3, [pc, #56]	; (400968 <pio_handler_process+0x44>)
  40092e:	4798      	blx	r3
  400930:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400932:	4620      	mov	r0, r4
  400934:	4b0d      	ldr	r3, [pc, #52]	; (40096c <pio_handler_process+0x48>)
  400936:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400938:	4005      	ands	r5, r0
  40093a:	d013      	beq.n	400964 <pio_handler_process+0x40>
  40093c:	4c0c      	ldr	r4, [pc, #48]	; (400970 <pio_handler_process+0x4c>)
  40093e:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400942:	e003      	b.n	40094c <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400944:	42b4      	cmp	r4, r6
  400946:	d00d      	beq.n	400964 <pio_handler_process+0x40>
  400948:	3410      	adds	r4, #16
		while (status != 0) {
  40094a:	b15d      	cbz	r5, 400964 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  40094c:	6820      	ldr	r0, [r4, #0]
  40094e:	4540      	cmp	r0, r8
  400950:	d1f8      	bne.n	400944 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400952:	6861      	ldr	r1, [r4, #4]
  400954:	4229      	tst	r1, r5
  400956:	d0f5      	beq.n	400944 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400958:	68e3      	ldr	r3, [r4, #12]
  40095a:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  40095c:	6863      	ldr	r3, [r4, #4]
  40095e:	ea25 0503 	bic.w	r5, r5, r3
  400962:	e7ef      	b.n	400944 <pio_handler_process+0x20>
  400964:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400968:	0040091b 	.word	0x0040091b
  40096c:	0040091f 	.word	0x0040091f
  400970:	204009dc 	.word	0x204009dc

00400974 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400974:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  400976:	4c18      	ldr	r4, [pc, #96]	; (4009d8 <pio_handler_set+0x64>)
  400978:	6826      	ldr	r6, [r4, #0]
  40097a:	2e06      	cmp	r6, #6
  40097c:	d82a      	bhi.n	4009d4 <pio_handler_set+0x60>
  40097e:	f04f 0c00 	mov.w	ip, #0
  400982:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400984:	4f15      	ldr	r7, [pc, #84]	; (4009dc <pio_handler_set+0x68>)
  400986:	e004      	b.n	400992 <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400988:	3401      	adds	r4, #1
  40098a:	b2e4      	uxtb	r4, r4
  40098c:	46a4      	mov	ip, r4
  40098e:	42a6      	cmp	r6, r4
  400990:	d309      	bcc.n	4009a6 <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
  400992:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400994:	0125      	lsls	r5, r4, #4
  400996:	597d      	ldr	r5, [r7, r5]
  400998:	428d      	cmp	r5, r1
  40099a:	d1f5      	bne.n	400988 <pio_handler_set+0x14>
  40099c:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  4009a0:	686d      	ldr	r5, [r5, #4]
  4009a2:	4295      	cmp	r5, r2
  4009a4:	d1f0      	bne.n	400988 <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  4009a6:	4d0d      	ldr	r5, [pc, #52]	; (4009dc <pio_handler_set+0x68>)
  4009a8:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  4009ac:	eb05 040e 	add.w	r4, r5, lr
  4009b0:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  4009b4:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  4009b6:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  4009b8:	9906      	ldr	r1, [sp, #24]
  4009ba:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  4009bc:	3601      	adds	r6, #1
  4009be:	4566      	cmp	r6, ip
  4009c0:	d005      	beq.n	4009ce <pio_handler_set+0x5a>
  4009c2:	4611      	mov	r1, r2
		gs_ul_nb_sources++;
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  4009c4:	461a      	mov	r2, r3
  4009c6:	4b06      	ldr	r3, [pc, #24]	; (4009e0 <pio_handler_set+0x6c>)
  4009c8:	4798      	blx	r3

	return 0;
  4009ca:	2000      	movs	r0, #0
  4009cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		gs_ul_nb_sources++;
  4009ce:	4902      	ldr	r1, [pc, #8]	; (4009d8 <pio_handler_set+0x64>)
  4009d0:	600e      	str	r6, [r1, #0]
  4009d2:	e7f6      	b.n	4009c2 <pio_handler_set+0x4e>
		return 1;
  4009d4:	2001      	movs	r0, #1
}
  4009d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4009d8:	20400a4c 	.word	0x20400a4c
  4009dc:	204009dc 	.word	0x204009dc
  4009e0:	004008e5 	.word	0x004008e5

004009e4 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  4009e4:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  4009e6:	210a      	movs	r1, #10
  4009e8:	4801      	ldr	r0, [pc, #4]	; (4009f0 <PIOA_Handler+0xc>)
  4009ea:	4b02      	ldr	r3, [pc, #8]	; (4009f4 <PIOA_Handler+0x10>)
  4009ec:	4798      	blx	r3
  4009ee:	bd08      	pop	{r3, pc}
  4009f0:	400e0e00 	.word	0x400e0e00
  4009f4:	00400925 	.word	0x00400925

004009f8 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4009f8:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  4009fa:	210b      	movs	r1, #11
  4009fc:	4801      	ldr	r0, [pc, #4]	; (400a04 <PIOB_Handler+0xc>)
  4009fe:	4b02      	ldr	r3, [pc, #8]	; (400a08 <PIOB_Handler+0x10>)
  400a00:	4798      	blx	r3
  400a02:	bd08      	pop	{r3, pc}
  400a04:	400e1000 	.word	0x400e1000
  400a08:	00400925 	.word	0x00400925

00400a0c <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400a0c:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400a0e:	210c      	movs	r1, #12
  400a10:	4801      	ldr	r0, [pc, #4]	; (400a18 <PIOC_Handler+0xc>)
  400a12:	4b02      	ldr	r3, [pc, #8]	; (400a1c <PIOC_Handler+0x10>)
  400a14:	4798      	blx	r3
  400a16:	bd08      	pop	{r3, pc}
  400a18:	400e1200 	.word	0x400e1200
  400a1c:	00400925 	.word	0x00400925

00400a20 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400a20:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  400a22:	2110      	movs	r1, #16
  400a24:	4801      	ldr	r0, [pc, #4]	; (400a2c <PIOD_Handler+0xc>)
  400a26:	4b02      	ldr	r3, [pc, #8]	; (400a30 <PIOD_Handler+0x10>)
  400a28:	4798      	blx	r3
  400a2a:	bd08      	pop	{r3, pc}
  400a2c:	400e1400 	.word	0x400e1400
  400a30:	00400925 	.word	0x00400925

00400a34 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400a34:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  400a36:	2111      	movs	r1, #17
  400a38:	4801      	ldr	r0, [pc, #4]	; (400a40 <PIOE_Handler+0xc>)
  400a3a:	4b02      	ldr	r3, [pc, #8]	; (400a44 <PIOE_Handler+0x10>)
  400a3c:	4798      	blx	r3
  400a3e:	bd08      	pop	{r3, pc}
  400a40:	400e1600 	.word	0x400e1600
  400a44:	00400925 	.word	0x00400925

00400a48 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  400a48:	2803      	cmp	r0, #3
  400a4a:	d011      	beq.n	400a70 <pmc_mck_set_division+0x28>
  400a4c:	2804      	cmp	r0, #4
  400a4e:	d012      	beq.n	400a76 <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400a50:	2802      	cmp	r0, #2
  400a52:	bf0c      	ite	eq
  400a54:	f44f 7180 	moveq.w	r1, #256	; 0x100
  400a58:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400a5a:	4a08      	ldr	r2, [pc, #32]	; (400a7c <pmc_mck_set_division+0x34>)
  400a5c:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400a5e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  400a62:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  400a64:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400a66:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400a68:	f013 0f08 	tst.w	r3, #8
  400a6c:	d0fb      	beq.n	400a66 <pmc_mck_set_division+0x1e>
}
  400a6e:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400a70:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  400a74:	e7f1      	b.n	400a5a <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400a76:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  400a7a:	e7ee      	b.n	400a5a <pmc_mck_set_division+0x12>
  400a7c:	400e0600 	.word	0x400e0600

00400a80 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400a80:	4a17      	ldr	r2, [pc, #92]	; (400ae0 <pmc_switch_mck_to_pllack+0x60>)
  400a82:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400a84:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400a88:	4318      	orrs	r0, r3
  400a8a:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400a8c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400a8e:	f013 0f08 	tst.w	r3, #8
  400a92:	d10a      	bne.n	400aaa <pmc_switch_mck_to_pllack+0x2a>
  400a94:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400a98:	4911      	ldr	r1, [pc, #68]	; (400ae0 <pmc_switch_mck_to_pllack+0x60>)
  400a9a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400a9c:	f012 0f08 	tst.w	r2, #8
  400aa0:	d103      	bne.n	400aaa <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400aa2:	3b01      	subs	r3, #1
  400aa4:	d1f9      	bne.n	400a9a <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  400aa6:	2001      	movs	r0, #1
  400aa8:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400aaa:	4a0d      	ldr	r2, [pc, #52]	; (400ae0 <pmc_switch_mck_to_pllack+0x60>)
  400aac:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400aae:	f023 0303 	bic.w	r3, r3, #3
  400ab2:	f043 0302 	orr.w	r3, r3, #2
  400ab6:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400ab8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400aba:	f013 0f08 	tst.w	r3, #8
  400abe:	d10a      	bne.n	400ad6 <pmc_switch_mck_to_pllack+0x56>
  400ac0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400ac4:	4906      	ldr	r1, [pc, #24]	; (400ae0 <pmc_switch_mck_to_pllack+0x60>)
  400ac6:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400ac8:	f012 0f08 	tst.w	r2, #8
  400acc:	d105      	bne.n	400ada <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400ace:	3b01      	subs	r3, #1
  400ad0:	d1f9      	bne.n	400ac6 <pmc_switch_mck_to_pllack+0x46>
			return 1;
  400ad2:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400ad4:	4770      	bx	lr
	return 0;
  400ad6:	2000      	movs	r0, #0
  400ad8:	4770      	bx	lr
  400ada:	2000      	movs	r0, #0
  400adc:	4770      	bx	lr
  400ade:	bf00      	nop
  400ae0:	400e0600 	.word	0x400e0600

00400ae4 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400ae4:	b9a0      	cbnz	r0, 400b10 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400ae6:	480e      	ldr	r0, [pc, #56]	; (400b20 <pmc_switch_mainck_to_xtal+0x3c>)
  400ae8:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400aea:	0209      	lsls	r1, r1, #8
  400aec:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400aee:	4a0d      	ldr	r2, [pc, #52]	; (400b24 <pmc_switch_mainck_to_xtal+0x40>)
  400af0:	401a      	ands	r2, r3
  400af2:	4b0d      	ldr	r3, [pc, #52]	; (400b28 <pmc_switch_mainck_to_xtal+0x44>)
  400af4:	4313      	orrs	r3, r2
  400af6:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400af8:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400afa:	4602      	mov	r2, r0
  400afc:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400afe:	f013 0f01 	tst.w	r3, #1
  400b02:	d0fb      	beq.n	400afc <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400b04:	4a06      	ldr	r2, [pc, #24]	; (400b20 <pmc_switch_mainck_to_xtal+0x3c>)
  400b06:	6a11      	ldr	r1, [r2, #32]
  400b08:	4b08      	ldr	r3, [pc, #32]	; (400b2c <pmc_switch_mainck_to_xtal+0x48>)
  400b0a:	430b      	orrs	r3, r1
  400b0c:	6213      	str	r3, [r2, #32]
  400b0e:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400b10:	4903      	ldr	r1, [pc, #12]	; (400b20 <pmc_switch_mainck_to_xtal+0x3c>)
  400b12:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400b14:	4a06      	ldr	r2, [pc, #24]	; (400b30 <pmc_switch_mainck_to_xtal+0x4c>)
  400b16:	401a      	ands	r2, r3
  400b18:	4b06      	ldr	r3, [pc, #24]	; (400b34 <pmc_switch_mainck_to_xtal+0x50>)
  400b1a:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400b1c:	620b      	str	r3, [r1, #32]
  400b1e:	4770      	bx	lr
  400b20:	400e0600 	.word	0x400e0600
  400b24:	ffc8fffc 	.word	0xffc8fffc
  400b28:	00370001 	.word	0x00370001
  400b2c:	01370000 	.word	0x01370000
  400b30:	fec8fffc 	.word	0xfec8fffc
  400b34:	01370002 	.word	0x01370002

00400b38 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400b38:	4b02      	ldr	r3, [pc, #8]	; (400b44 <pmc_osc_is_ready_mainck+0xc>)
  400b3a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400b3c:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400b40:	4770      	bx	lr
  400b42:	bf00      	nop
  400b44:	400e0600 	.word	0x400e0600

00400b48 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400b48:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400b4c:	4b01      	ldr	r3, [pc, #4]	; (400b54 <pmc_disable_pllack+0xc>)
  400b4e:	629a      	str	r2, [r3, #40]	; 0x28
  400b50:	4770      	bx	lr
  400b52:	bf00      	nop
  400b54:	400e0600 	.word	0x400e0600

00400b58 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400b58:	4b02      	ldr	r3, [pc, #8]	; (400b64 <pmc_is_locked_pllack+0xc>)
  400b5a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400b5c:	f000 0002 	and.w	r0, r0, #2
  400b60:	4770      	bx	lr
  400b62:	bf00      	nop
  400b64:	400e0600 	.word	0x400e0600

00400b68 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  400b68:	283f      	cmp	r0, #63	; 0x3f
  400b6a:	d81e      	bhi.n	400baa <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  400b6c:	281f      	cmp	r0, #31
  400b6e:	d80c      	bhi.n	400b8a <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400b70:	4b11      	ldr	r3, [pc, #68]	; (400bb8 <pmc_enable_periph_clk+0x50>)
  400b72:	699a      	ldr	r2, [r3, #24]
  400b74:	2301      	movs	r3, #1
  400b76:	4083      	lsls	r3, r0
  400b78:	4393      	bics	r3, r2
  400b7a:	d018      	beq.n	400bae <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  400b7c:	2301      	movs	r3, #1
  400b7e:	fa03 f000 	lsl.w	r0, r3, r0
  400b82:	4b0d      	ldr	r3, [pc, #52]	; (400bb8 <pmc_enable_periph_clk+0x50>)
  400b84:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400b86:	2000      	movs	r0, #0
  400b88:	4770      	bx	lr
		ul_id -= 32;
  400b8a:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400b8c:	4b0a      	ldr	r3, [pc, #40]	; (400bb8 <pmc_enable_periph_clk+0x50>)
  400b8e:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400b92:	2301      	movs	r3, #1
  400b94:	4083      	lsls	r3, r0
  400b96:	4393      	bics	r3, r2
  400b98:	d00b      	beq.n	400bb2 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  400b9a:	2301      	movs	r3, #1
  400b9c:	fa03 f000 	lsl.w	r0, r3, r0
  400ba0:	4b05      	ldr	r3, [pc, #20]	; (400bb8 <pmc_enable_periph_clk+0x50>)
  400ba2:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  400ba6:	2000      	movs	r0, #0
  400ba8:	4770      	bx	lr
		return 1;
  400baa:	2001      	movs	r0, #1
  400bac:	4770      	bx	lr
	return 0;
  400bae:	2000      	movs	r0, #0
  400bb0:	4770      	bx	lr
  400bb2:	2000      	movs	r0, #0
}
  400bb4:	4770      	bx	lr
  400bb6:	bf00      	nop
  400bb8:	400e0600 	.word	0x400e0600

00400bbc <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  400bbc:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400bbe:	0189      	lsls	r1, r1, #6
  400bc0:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  400bc2:	2402      	movs	r4, #2
  400bc4:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  400bc6:	f04f 31ff 	mov.w	r1, #4294967295
  400bca:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  400bcc:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  400bce:	605a      	str	r2, [r3, #4]
}
  400bd0:	f85d 4b04 	ldr.w	r4, [sp], #4
  400bd4:	4770      	bx	lr

00400bd6 <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  400bd6:	0189      	lsls	r1, r1, #6
  400bd8:	2305      	movs	r3, #5
  400bda:	5043      	str	r3, [r0, r1]
  400bdc:	4770      	bx	lr

00400bde <tc_read_cv>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	return p_tc->TC_CHANNEL[ul_channel].TC_CV;
  400bde:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  400be2:	6908      	ldr	r0, [r1, #16]
}
  400be4:	4770      	bx	lr

00400be6 <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  400be6:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  400bea:	61ca      	str	r2, [r1, #28]
  400bec:	4770      	bx	lr

00400bee <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400bee:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
  400bf2:	624a      	str	r2, [r1, #36]	; 0x24
  400bf4:	4770      	bx	lr

00400bf6 <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400bf6:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  400bfa:	6a08      	ldr	r0, [r1, #32]
}
  400bfc:	4770      	bx	lr

00400bfe <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  400bfe:	6943      	ldr	r3, [r0, #20]
  400c00:	f013 0f02 	tst.w	r3, #2
  400c04:	d002      	beq.n	400c0c <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  400c06:	61c1      	str	r1, [r0, #28]
	return 0;
  400c08:	2000      	movs	r0, #0
  400c0a:	4770      	bx	lr
		return 1;
  400c0c:	2001      	movs	r0, #1
}
  400c0e:	4770      	bx	lr

00400c10 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  400c10:	6943      	ldr	r3, [r0, #20]
  400c12:	f013 0f01 	tst.w	r3, #1
  400c16:	d003      	beq.n	400c20 <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  400c18:	6983      	ldr	r3, [r0, #24]
  400c1a:	700b      	strb	r3, [r1, #0]
	return 0;
  400c1c:	2000      	movs	r0, #0
  400c1e:	4770      	bx	lr
		return 1;
  400c20:	2001      	movs	r0, #1
}
  400c22:	4770      	bx	lr

00400c24 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  400c24:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  400c26:	010b      	lsls	r3, r1, #4
  400c28:	4293      	cmp	r3, r2
  400c2a:	d914      	bls.n	400c56 <usart_set_async_baudrate+0x32>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  400c2c:	00c9      	lsls	r1, r1, #3
  400c2e:	084b      	lsrs	r3, r1, #1
  400c30:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  400c34:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  400c38:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  400c3a:	1e5c      	subs	r4, r3, #1
  400c3c:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  400c40:	428c      	cmp	r4, r1
  400c42:	d901      	bls.n	400c48 <usart_set_async_baudrate+0x24>
		return 1;
  400c44:	2001      	movs	r0, #1
  400c46:	e017      	b.n	400c78 <usart_set_async_baudrate+0x54>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  400c48:	6841      	ldr	r1, [r0, #4]
  400c4a:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  400c4e:	6041      	str	r1, [r0, #4]
  400c50:	e00c      	b.n	400c6c <usart_set_async_baudrate+0x48>
		return 1;
  400c52:	2001      	movs	r0, #1
  400c54:	e010      	b.n	400c78 <usart_set_async_baudrate+0x54>
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  400c56:	0859      	lsrs	r1, r3, #1
  400c58:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
  400c5c:	fbb2 f2f3 	udiv	r2, r2, r3
	cd = cd_fp >> 3;
  400c60:	08d3      	lsrs	r3, r2, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  400c62:	1e5c      	subs	r4, r3, #1
  400c64:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  400c68:	428c      	cmp	r4, r1
  400c6a:	d8f2      	bhi.n	400c52 <usart_set_async_baudrate+0x2e>
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  400c6c:	0412      	lsls	r2, r2, #16
  400c6e:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  400c72:	431a      	orrs	r2, r3
  400c74:	6202      	str	r2, [r0, #32]

	return 0;
  400c76:	2000      	movs	r0, #0
}
  400c78:	f85d 4b04 	ldr.w	r4, [sp], #4
  400c7c:	4770      	bx	lr
	...

00400c80 <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  400c80:	4b08      	ldr	r3, [pc, #32]	; (400ca4 <usart_reset+0x24>)
  400c82:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
	p_usart->US_MR = 0;
  400c86:	2300      	movs	r3, #0
  400c88:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  400c8a:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  400c8c:	6283      	str	r3, [r0, #40]	; 0x28
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  400c8e:	2388      	movs	r3, #136	; 0x88
  400c90:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  400c92:	2324      	movs	r3, #36	; 0x24
  400c94:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTSTA;
  400c96:	f44f 7380 	mov.w	r3, #256	; 0x100
  400c9a:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RTSDIS;
  400c9c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  400ca0:	6003      	str	r3, [r0, #0]
  400ca2:	4770      	bx	lr
  400ca4:	55534100 	.word	0x55534100

00400ca8 <usart_init_rs232>:
{
  400ca8:	b570      	push	{r4, r5, r6, lr}
  400caa:	4605      	mov	r5, r0
  400cac:	460c      	mov	r4, r1
  400cae:	4616      	mov	r6, r2
	usart_reset(p_usart);
  400cb0:	4b0f      	ldr	r3, [pc, #60]	; (400cf0 <usart_init_rs232+0x48>)
  400cb2:	4798      	blx	r3
	ul_reg_val = 0;
  400cb4:	2200      	movs	r2, #0
  400cb6:	4b0f      	ldr	r3, [pc, #60]	; (400cf4 <usart_init_rs232+0x4c>)
  400cb8:	601a      	str	r2, [r3, #0]
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  400cba:	b1a4      	cbz	r4, 400ce6 <usart_init_rs232+0x3e>
  400cbc:	4632      	mov	r2, r6
  400cbe:	6821      	ldr	r1, [r4, #0]
  400cc0:	4628      	mov	r0, r5
  400cc2:	4b0d      	ldr	r3, [pc, #52]	; (400cf8 <usart_init_rs232+0x50>)
  400cc4:	4798      	blx	r3
  400cc6:	4602      	mov	r2, r0
  400cc8:	b978      	cbnz	r0, 400cea <usart_init_rs232+0x42>
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400cca:	6863      	ldr	r3, [r4, #4]
  400ccc:	68a1      	ldr	r1, [r4, #8]
  400cce:	430b      	orrs	r3, r1
  400cd0:	6921      	ldr	r1, [r4, #16]
  400cd2:	430b      	orrs	r3, r1
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  400cd4:	68e1      	ldr	r1, [r4, #12]
  400cd6:	430b      	orrs	r3, r1
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400cd8:	4906      	ldr	r1, [pc, #24]	; (400cf4 <usart_init_rs232+0x4c>)
  400cda:	600b      	str	r3, [r1, #0]
	p_usart->US_MR |= ul_reg_val;
  400cdc:	6869      	ldr	r1, [r5, #4]
  400cde:	430b      	orrs	r3, r1
  400ce0:	606b      	str	r3, [r5, #4]
}
  400ce2:	4610      	mov	r0, r2
  400ce4:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
  400ce6:	2201      	movs	r2, #1
  400ce8:	e7fb      	b.n	400ce2 <usart_init_rs232+0x3a>
  400cea:	2201      	movs	r2, #1
  400cec:	e7f9      	b.n	400ce2 <usart_init_rs232+0x3a>
  400cee:	bf00      	nop
  400cf0:	00400c81 	.word	0x00400c81
  400cf4:	20400a50 	.word	0x20400a50
  400cf8:	00400c25 	.word	0x00400c25

00400cfc <usart_enable_tx>:
	p_usart->US_CR = US_CR_TXEN;
  400cfc:	2340      	movs	r3, #64	; 0x40
  400cfe:	6003      	str	r3, [r0, #0]
  400d00:	4770      	bx	lr

00400d02 <usart_enable_rx>:
	p_usart->US_CR = US_CR_RXEN;
  400d02:	2310      	movs	r3, #16
  400d04:	6003      	str	r3, [r0, #0]
  400d06:	4770      	bx	lr

00400d08 <usart_write>:
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  400d08:	6943      	ldr	r3, [r0, #20]
  400d0a:	f013 0f02 	tst.w	r3, #2
  400d0e:	d004      	beq.n	400d1a <usart_write+0x12>
	p_usart->US_THR = US_THR_TXCHR(c);
  400d10:	f3c1 0108 	ubfx	r1, r1, #0, #9
  400d14:	61c1      	str	r1, [r0, #28]
	return 0;
  400d16:	2000      	movs	r0, #0
  400d18:	4770      	bx	lr
		return 1;
  400d1a:	2001      	movs	r0, #1
}
  400d1c:	4770      	bx	lr

00400d1e <usart_read>:
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  400d1e:	6943      	ldr	r3, [r0, #20]
  400d20:	f013 0f01 	tst.w	r3, #1
  400d24:	d005      	beq.n	400d32 <usart_read+0x14>
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  400d26:	6983      	ldr	r3, [r0, #24]
  400d28:	f3c3 0308 	ubfx	r3, r3, #0, #9
  400d2c:	600b      	str	r3, [r1, #0]
	return 0;
  400d2e:	2000      	movs	r0, #0
  400d30:	4770      	bx	lr
		return 1;
  400d32:	2001      	movs	r0, #1
}
  400d34:	4770      	bx	lr

00400d36 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  400d36:	e7fe      	b.n	400d36 <Dummy_Handler>

00400d38 <Reset_Handler>:
{
  400d38:	b500      	push	{lr}
  400d3a:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  400d3c:	4b25      	ldr	r3, [pc, #148]	; (400dd4 <Reset_Handler+0x9c>)
  400d3e:	4a26      	ldr	r2, [pc, #152]	; (400dd8 <Reset_Handler+0xa0>)
  400d40:	429a      	cmp	r2, r3
  400d42:	d010      	beq.n	400d66 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  400d44:	4b25      	ldr	r3, [pc, #148]	; (400ddc <Reset_Handler+0xa4>)
  400d46:	4a23      	ldr	r2, [pc, #140]	; (400dd4 <Reset_Handler+0x9c>)
  400d48:	429a      	cmp	r2, r3
  400d4a:	d20c      	bcs.n	400d66 <Reset_Handler+0x2e>
  400d4c:	3b01      	subs	r3, #1
  400d4e:	1a9b      	subs	r3, r3, r2
  400d50:	f023 0303 	bic.w	r3, r3, #3
  400d54:	3304      	adds	r3, #4
  400d56:	4413      	add	r3, r2
  400d58:	491f      	ldr	r1, [pc, #124]	; (400dd8 <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  400d5a:	f851 0b04 	ldr.w	r0, [r1], #4
  400d5e:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  400d62:	429a      	cmp	r2, r3
  400d64:	d1f9      	bne.n	400d5a <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  400d66:	4b1e      	ldr	r3, [pc, #120]	; (400de0 <Reset_Handler+0xa8>)
  400d68:	4a1e      	ldr	r2, [pc, #120]	; (400de4 <Reset_Handler+0xac>)
  400d6a:	429a      	cmp	r2, r3
  400d6c:	d20a      	bcs.n	400d84 <Reset_Handler+0x4c>
  400d6e:	3b01      	subs	r3, #1
  400d70:	1a9b      	subs	r3, r3, r2
  400d72:	f023 0303 	bic.w	r3, r3, #3
  400d76:	3304      	adds	r3, #4
  400d78:	4413      	add	r3, r2
                *pDest++ = 0;
  400d7a:	2100      	movs	r1, #0
  400d7c:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  400d80:	4293      	cmp	r3, r2
  400d82:	d1fb      	bne.n	400d7c <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  400d84:	4a18      	ldr	r2, [pc, #96]	; (400de8 <Reset_Handler+0xb0>)
  400d86:	4b19      	ldr	r3, [pc, #100]	; (400dec <Reset_Handler+0xb4>)
  400d88:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  400d8c:	6093      	str	r3, [r2, #8]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  400d8e:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400d92:	fab3 f383 	clz	r3, r3
  400d96:	095b      	lsrs	r3, r3, #5
  400d98:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  400d9a:	b672      	cpsid	i
  400d9c:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400da0:	2200      	movs	r2, #0
  400da2:	4b13      	ldr	r3, [pc, #76]	; (400df0 <Reset_Handler+0xb8>)
  400da4:	701a      	strb	r2, [r3, #0]
	return flags;
  400da6:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  400da8:	4a12      	ldr	r2, [pc, #72]	; (400df4 <Reset_Handler+0xbc>)
  400daa:	6813      	ldr	r3, [r2, #0]
  400dac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  400db0:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  400db2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400db6:	f3bf 8f6f 	isb	sy
	if (cpu_irq_is_enabled_flags(flags))
  400dba:	b129      	cbz	r1, 400dc8 <Reset_Handler+0x90>
		cpu_irq_enable();
  400dbc:	2201      	movs	r2, #1
  400dbe:	4b0c      	ldr	r3, [pc, #48]	; (400df0 <Reset_Handler+0xb8>)
  400dc0:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  400dc2:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  400dc6:	b662      	cpsie	i
        __libc_init_array();
  400dc8:	4b0b      	ldr	r3, [pc, #44]	; (400df8 <Reset_Handler+0xc0>)
  400dca:	4798      	blx	r3
        main();
  400dcc:	4b0b      	ldr	r3, [pc, #44]	; (400dfc <Reset_Handler+0xc4>)
  400dce:	4798      	blx	r3
  400dd0:	e7fe      	b.n	400dd0 <Reset_Handler+0x98>
  400dd2:	bf00      	nop
  400dd4:	20400000 	.word	0x20400000
  400dd8:	00406fe8 	.word	0x00406fe8
  400ddc:	204009c0 	.word	0x204009c0
  400de0:	20400cf0 	.word	0x20400cf0
  400de4:	204009c0 	.word	0x204009c0
  400de8:	e000ed00 	.word	0xe000ed00
  400dec:	00400000 	.word	0x00400000
  400df0:	2040000a 	.word	0x2040000a
  400df4:	e000ed88 	.word	0xe000ed88
  400df8:	00403e0d 	.word	0x00403e0d
  400dfc:	0040341d 	.word	0x0040341d

00400e00 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  400e00:	4b3b      	ldr	r3, [pc, #236]	; (400ef0 <SystemCoreClockUpdate+0xf0>)
  400e02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400e04:	f003 0303 	and.w	r3, r3, #3
  400e08:	2b01      	cmp	r3, #1
  400e0a:	d01d      	beq.n	400e48 <SystemCoreClockUpdate+0x48>
  400e0c:	b183      	cbz	r3, 400e30 <SystemCoreClockUpdate+0x30>
  400e0e:	2b02      	cmp	r3, #2
  400e10:	d036      	beq.n	400e80 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  400e12:	4b37      	ldr	r3, [pc, #220]	; (400ef0 <SystemCoreClockUpdate+0xf0>)
  400e14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400e16:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400e1a:	2b70      	cmp	r3, #112	; 0x70
  400e1c:	d05f      	beq.n	400ede <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  400e1e:	4b34      	ldr	r3, [pc, #208]	; (400ef0 <SystemCoreClockUpdate+0xf0>)
  400e20:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  400e22:	4934      	ldr	r1, [pc, #208]	; (400ef4 <SystemCoreClockUpdate+0xf4>)
  400e24:	f3c2 1202 	ubfx	r2, r2, #4, #3
  400e28:	680b      	ldr	r3, [r1, #0]
  400e2a:	40d3      	lsrs	r3, r2
  400e2c:	600b      	str	r3, [r1, #0]
  400e2e:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  400e30:	4b31      	ldr	r3, [pc, #196]	; (400ef8 <SystemCoreClockUpdate+0xf8>)
  400e32:	695b      	ldr	r3, [r3, #20]
  400e34:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  400e38:	bf14      	ite	ne
  400e3a:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  400e3e:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  400e42:	4b2c      	ldr	r3, [pc, #176]	; (400ef4 <SystemCoreClockUpdate+0xf4>)
  400e44:	601a      	str	r2, [r3, #0]
  400e46:	e7e4      	b.n	400e12 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  400e48:	4b29      	ldr	r3, [pc, #164]	; (400ef0 <SystemCoreClockUpdate+0xf0>)
  400e4a:	6a1b      	ldr	r3, [r3, #32]
  400e4c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400e50:	d003      	beq.n	400e5a <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  400e52:	4a2a      	ldr	r2, [pc, #168]	; (400efc <SystemCoreClockUpdate+0xfc>)
  400e54:	4b27      	ldr	r3, [pc, #156]	; (400ef4 <SystemCoreClockUpdate+0xf4>)
  400e56:	601a      	str	r2, [r3, #0]
  400e58:	e7db      	b.n	400e12 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400e5a:	4a29      	ldr	r2, [pc, #164]	; (400f00 <SystemCoreClockUpdate+0x100>)
  400e5c:	4b25      	ldr	r3, [pc, #148]	; (400ef4 <SystemCoreClockUpdate+0xf4>)
  400e5e:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  400e60:	4b23      	ldr	r3, [pc, #140]	; (400ef0 <SystemCoreClockUpdate+0xf0>)
  400e62:	6a1b      	ldr	r3, [r3, #32]
  400e64:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400e68:	2b10      	cmp	r3, #16
  400e6a:	d005      	beq.n	400e78 <SystemCoreClockUpdate+0x78>
  400e6c:	2b20      	cmp	r3, #32
  400e6e:	d1d0      	bne.n	400e12 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  400e70:	4a22      	ldr	r2, [pc, #136]	; (400efc <SystemCoreClockUpdate+0xfc>)
  400e72:	4b20      	ldr	r3, [pc, #128]	; (400ef4 <SystemCoreClockUpdate+0xf4>)
  400e74:	601a      	str	r2, [r3, #0]
          break;
  400e76:	e7cc      	b.n	400e12 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  400e78:	4a22      	ldr	r2, [pc, #136]	; (400f04 <SystemCoreClockUpdate+0x104>)
  400e7a:	4b1e      	ldr	r3, [pc, #120]	; (400ef4 <SystemCoreClockUpdate+0xf4>)
  400e7c:	601a      	str	r2, [r3, #0]
          break;
  400e7e:	e7c8      	b.n	400e12 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  400e80:	4b1b      	ldr	r3, [pc, #108]	; (400ef0 <SystemCoreClockUpdate+0xf0>)
  400e82:	6a1b      	ldr	r3, [r3, #32]
  400e84:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400e88:	d016      	beq.n	400eb8 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  400e8a:	4a1c      	ldr	r2, [pc, #112]	; (400efc <SystemCoreClockUpdate+0xfc>)
  400e8c:	4b19      	ldr	r3, [pc, #100]	; (400ef4 <SystemCoreClockUpdate+0xf4>)
  400e8e:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  400e90:	4b17      	ldr	r3, [pc, #92]	; (400ef0 <SystemCoreClockUpdate+0xf0>)
  400e92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400e94:	f003 0303 	and.w	r3, r3, #3
  400e98:	2b02      	cmp	r3, #2
  400e9a:	d1ba      	bne.n	400e12 <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  400e9c:	4a14      	ldr	r2, [pc, #80]	; (400ef0 <SystemCoreClockUpdate+0xf0>)
  400e9e:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  400ea0:	6a92      	ldr	r2, [r2, #40]	; 0x28
  400ea2:	4814      	ldr	r0, [pc, #80]	; (400ef4 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  400ea4:	f3c1 410a 	ubfx	r1, r1, #16, #11
  400ea8:	6803      	ldr	r3, [r0, #0]
  400eaa:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  400eae:	b2d2      	uxtb	r2, r2
  400eb0:	fbb3 f3f2 	udiv	r3, r3, r2
  400eb4:	6003      	str	r3, [r0, #0]
  400eb6:	e7ac      	b.n	400e12 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400eb8:	4a11      	ldr	r2, [pc, #68]	; (400f00 <SystemCoreClockUpdate+0x100>)
  400eba:	4b0e      	ldr	r3, [pc, #56]	; (400ef4 <SystemCoreClockUpdate+0xf4>)
  400ebc:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  400ebe:	4b0c      	ldr	r3, [pc, #48]	; (400ef0 <SystemCoreClockUpdate+0xf0>)
  400ec0:	6a1b      	ldr	r3, [r3, #32]
  400ec2:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400ec6:	2b10      	cmp	r3, #16
  400ec8:	d005      	beq.n	400ed6 <SystemCoreClockUpdate+0xd6>
  400eca:	2b20      	cmp	r3, #32
  400ecc:	d1e0      	bne.n	400e90 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  400ece:	4a0b      	ldr	r2, [pc, #44]	; (400efc <SystemCoreClockUpdate+0xfc>)
  400ed0:	4b08      	ldr	r3, [pc, #32]	; (400ef4 <SystemCoreClockUpdate+0xf4>)
  400ed2:	601a      	str	r2, [r3, #0]
          break;
  400ed4:	e7dc      	b.n	400e90 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  400ed6:	4a0b      	ldr	r2, [pc, #44]	; (400f04 <SystemCoreClockUpdate+0x104>)
  400ed8:	4b06      	ldr	r3, [pc, #24]	; (400ef4 <SystemCoreClockUpdate+0xf4>)
  400eda:	601a      	str	r2, [r3, #0]
          break;
  400edc:	e7d8      	b.n	400e90 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  400ede:	4a05      	ldr	r2, [pc, #20]	; (400ef4 <SystemCoreClockUpdate+0xf4>)
  400ee0:	6813      	ldr	r3, [r2, #0]
  400ee2:	4909      	ldr	r1, [pc, #36]	; (400f08 <SystemCoreClockUpdate+0x108>)
  400ee4:	fba1 1303 	umull	r1, r3, r1, r3
  400ee8:	085b      	lsrs	r3, r3, #1
  400eea:	6013      	str	r3, [r2, #0]
  400eec:	4770      	bx	lr
  400eee:	bf00      	nop
  400ef0:	400e0600 	.word	0x400e0600
  400ef4:	2040000c 	.word	0x2040000c
  400ef8:	400e1810 	.word	0x400e1810
  400efc:	00b71b00 	.word	0x00b71b00
  400f00:	003d0900 	.word	0x003d0900
  400f04:	007a1200 	.word	0x007a1200
  400f08:	aaaaaaab 	.word	0xaaaaaaab

00400f0c <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  400f0c:	4b16      	ldr	r3, [pc, #88]	; (400f68 <system_init_flash+0x5c>)
  400f0e:	4298      	cmp	r0, r3
  400f10:	d913      	bls.n	400f3a <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  400f12:	4b16      	ldr	r3, [pc, #88]	; (400f6c <system_init_flash+0x60>)
  400f14:	4298      	cmp	r0, r3
  400f16:	d915      	bls.n	400f44 <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  400f18:	4b15      	ldr	r3, [pc, #84]	; (400f70 <system_init_flash+0x64>)
  400f1a:	4298      	cmp	r0, r3
  400f1c:	d916      	bls.n	400f4c <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  400f1e:	4b15      	ldr	r3, [pc, #84]	; (400f74 <system_init_flash+0x68>)
  400f20:	4298      	cmp	r0, r3
  400f22:	d917      	bls.n	400f54 <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  400f24:	4b14      	ldr	r3, [pc, #80]	; (400f78 <system_init_flash+0x6c>)
  400f26:	4298      	cmp	r0, r3
  400f28:	d918      	bls.n	400f5c <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  400f2a:	4b14      	ldr	r3, [pc, #80]	; (400f7c <system_init_flash+0x70>)
  400f2c:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400f2e:	bf94      	ite	ls
  400f30:	4a13      	ldrls	r2, [pc, #76]	; (400f80 <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  400f32:	4a14      	ldrhi	r2, [pc, #80]	; (400f84 <system_init_flash+0x78>)
  400f34:	4b14      	ldr	r3, [pc, #80]	; (400f88 <system_init_flash+0x7c>)
  400f36:	601a      	str	r2, [r3, #0]
  400f38:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400f3a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  400f3e:	4b12      	ldr	r3, [pc, #72]	; (400f88 <system_init_flash+0x7c>)
  400f40:	601a      	str	r2, [r3, #0]
  400f42:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400f44:	4a11      	ldr	r2, [pc, #68]	; (400f8c <system_init_flash+0x80>)
  400f46:	4b10      	ldr	r3, [pc, #64]	; (400f88 <system_init_flash+0x7c>)
  400f48:	601a      	str	r2, [r3, #0]
  400f4a:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400f4c:	4a10      	ldr	r2, [pc, #64]	; (400f90 <system_init_flash+0x84>)
  400f4e:	4b0e      	ldr	r3, [pc, #56]	; (400f88 <system_init_flash+0x7c>)
  400f50:	601a      	str	r2, [r3, #0]
  400f52:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400f54:	4a0f      	ldr	r2, [pc, #60]	; (400f94 <system_init_flash+0x88>)
  400f56:	4b0c      	ldr	r3, [pc, #48]	; (400f88 <system_init_flash+0x7c>)
  400f58:	601a      	str	r2, [r3, #0]
  400f5a:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  400f5c:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  400f60:	4b09      	ldr	r3, [pc, #36]	; (400f88 <system_init_flash+0x7c>)
  400f62:	601a      	str	r2, [r3, #0]
  400f64:	4770      	bx	lr
  400f66:	bf00      	nop
  400f68:	015ef3bf 	.word	0x015ef3bf
  400f6c:	02bde77f 	.word	0x02bde77f
  400f70:	041cdb3f 	.word	0x041cdb3f
  400f74:	057bceff 	.word	0x057bceff
  400f78:	06dac2bf 	.word	0x06dac2bf
  400f7c:	0839b67f 	.word	0x0839b67f
  400f80:	04000500 	.word	0x04000500
  400f84:	04000600 	.word	0x04000600
  400f88:	400e0c00 	.word	0x400e0c00
  400f8c:	04000100 	.word	0x04000100
  400f90:	04000200 	.word	0x04000200
  400f94:	04000300 	.word	0x04000300

00400f98 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  400f98:	4b0a      	ldr	r3, [pc, #40]	; (400fc4 <_sbrk+0x2c>)
  400f9a:	681b      	ldr	r3, [r3, #0]
  400f9c:	b153      	cbz	r3, 400fb4 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  400f9e:	4b09      	ldr	r3, [pc, #36]	; (400fc4 <_sbrk+0x2c>)
  400fa0:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  400fa2:	181a      	adds	r2, r3, r0
  400fa4:	4908      	ldr	r1, [pc, #32]	; (400fc8 <_sbrk+0x30>)
  400fa6:	4291      	cmp	r1, r2
  400fa8:	db08      	blt.n	400fbc <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  400faa:	4610      	mov	r0, r2
  400fac:	4a05      	ldr	r2, [pc, #20]	; (400fc4 <_sbrk+0x2c>)
  400fae:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  400fb0:	4618      	mov	r0, r3
  400fb2:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  400fb4:	4a05      	ldr	r2, [pc, #20]	; (400fcc <_sbrk+0x34>)
  400fb6:	4b03      	ldr	r3, [pc, #12]	; (400fc4 <_sbrk+0x2c>)
  400fb8:	601a      	str	r2, [r3, #0]
  400fba:	e7f0      	b.n	400f9e <_sbrk+0x6>
		return (caddr_t) -1;	
  400fbc:	f04f 30ff 	mov.w	r0, #4294967295
}
  400fc0:	4770      	bx	lr
  400fc2:	bf00      	nop
  400fc4:	20400a54 	.word	0x20400a54
  400fc8:	2045fffc 	.word	0x2045fffc
  400fcc:	20402ef0 	.word	0x20402ef0

00400fd0 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  400fd0:	f04f 30ff 	mov.w	r0, #4294967295
  400fd4:	4770      	bx	lr

00400fd6 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  400fd6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  400fda:	604b      	str	r3, [r1, #4]

	return 0;
}
  400fdc:	2000      	movs	r0, #0
  400fde:	4770      	bx	lr

00400fe0 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  400fe0:	2001      	movs	r0, #1
  400fe2:	4770      	bx	lr

00400fe4 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  400fe4:	2000      	movs	r0, #0
  400fe6:	4770      	bx	lr

00400fe8 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  400fe8:	f100 0308 	add.w	r3, r0, #8
  400fec:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
  400fee:	f04f 32ff 	mov.w	r2, #4294967295
  400ff2:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  400ff4:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  400ff6:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
  400ff8:	2300      	movs	r3, #0
  400ffa:	6003      	str	r3, [r0, #0]
  400ffc:	4770      	bx	lr

00400ffe <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
  400ffe:	2300      	movs	r3, #0
  401000:	6103      	str	r3, [r0, #16]
  401002:	4770      	bx	lr

00401004 <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
  401004:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
  401006:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
  401008:	689a      	ldr	r2, [r3, #8]
  40100a:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
  40100c:	689a      	ldr	r2, [r3, #8]
  40100e:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
  401010:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  401012:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  401014:	6803      	ldr	r3, [r0, #0]
  401016:	3301      	adds	r3, #1
  401018:	6003      	str	r3, [r0, #0]
  40101a:	4770      	bx	lr

0040101c <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
  40101c:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
  40101e:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
  401020:	f1b5 3fff 	cmp.w	r5, #4294967295
  401024:	d002      	beq.n	40102c <vListInsert+0x10>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  401026:	f100 0208 	add.w	r2, r0, #8
  40102a:	e002      	b.n	401032 <vListInsert+0x16>
		pxIterator = pxList->xListEnd.pxPrevious;
  40102c:	6902      	ldr	r2, [r0, #16]
  40102e:	e004      	b.n	40103a <vListInsert+0x1e>
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  401030:	461a      	mov	r2, r3
  401032:	6853      	ldr	r3, [r2, #4]
  401034:	681c      	ldr	r4, [r3, #0]
  401036:	42a5      	cmp	r5, r4
  401038:	d2fa      	bcs.n	401030 <vListInsert+0x14>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
  40103a:	6853      	ldr	r3, [r2, #4]
  40103c:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
  40103e:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
  401040:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
  401042:	6051      	str	r1, [r2, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  401044:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  401046:	6803      	ldr	r3, [r0, #0]
  401048:	3301      	adds	r3, #1
  40104a:	6003      	str	r3, [r0, #0]
}
  40104c:	bc30      	pop	{r4, r5}
  40104e:	4770      	bx	lr

00401050 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
  401050:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
  401052:	6842      	ldr	r2, [r0, #4]
  401054:	6881      	ldr	r1, [r0, #8]
  401056:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
  401058:	6882      	ldr	r2, [r0, #8]
  40105a:	6841      	ldr	r1, [r0, #4]
  40105c:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
  40105e:	685a      	ldr	r2, [r3, #4]
  401060:	4290      	cmp	r0, r2
  401062:	d005      	beq.n	401070 <uxListRemove+0x20>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
  401064:	2200      	movs	r2, #0
  401066:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
  401068:	6818      	ldr	r0, [r3, #0]
  40106a:	3801      	subs	r0, #1
  40106c:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
  40106e:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
  401070:	6882      	ldr	r2, [r0, #8]
  401072:	605a      	str	r2, [r3, #4]
  401074:	e7f6      	b.n	401064 <uxListRemove+0x14>
	...

00401078 <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
  401078:	4b0d      	ldr	r3, [pc, #52]	; (4010b0 <prvTaskExitError+0x38>)
  40107a:	681b      	ldr	r3, [r3, #0]
  40107c:	f1b3 3fff 	cmp.w	r3, #4294967295
  401080:	d00a      	beq.n	401098 <prvTaskExitError+0x20>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
  401082:	f04f 0380 	mov.w	r3, #128	; 0x80
  401086:	b672      	cpsid	i
  401088:	f383 8811 	msr	BASEPRI, r3
  40108c:	f3bf 8f6f 	isb	sy
  401090:	f3bf 8f4f 	dsb	sy
  401094:	b662      	cpsie	i
  401096:	e7fe      	b.n	401096 <prvTaskExitError+0x1e>
  401098:	f04f 0380 	mov.w	r3, #128	; 0x80
  40109c:	b672      	cpsid	i
  40109e:	f383 8811 	msr	BASEPRI, r3
  4010a2:	f3bf 8f6f 	isb	sy
  4010a6:	f3bf 8f4f 	dsb	sy
  4010aa:	b662      	cpsie	i
  4010ac:	e7fe      	b.n	4010ac <prvTaskExitError+0x34>
  4010ae:	bf00      	nop
  4010b0:	20400010 	.word	0x20400010

004010b4 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
  4010b4:	4806      	ldr	r0, [pc, #24]	; (4010d0 <prvPortStartFirstTask+0x1c>)
  4010b6:	6800      	ldr	r0, [r0, #0]
  4010b8:	6800      	ldr	r0, [r0, #0]
  4010ba:	f380 8808 	msr	MSP, r0
  4010be:	b662      	cpsie	i
  4010c0:	b661      	cpsie	f
  4010c2:	f3bf 8f4f 	dsb	sy
  4010c6:	f3bf 8f6f 	isb	sy
  4010ca:	df00      	svc	0
  4010cc:	bf00      	nop
  4010ce:	0000      	.short	0x0000
  4010d0:	e000ed08 	.word	0xe000ed08

004010d4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
  4010d4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 4010e4 <vPortEnableVFP+0x10>
  4010d8:	6801      	ldr	r1, [r0, #0]
  4010da:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4010de:	6001      	str	r1, [r0, #0]
  4010e0:	4770      	bx	lr
  4010e2:	0000      	.short	0x0000
  4010e4:	e000ed88 	.word	0xe000ed88

004010e8 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
  4010e8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  4010ec:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
  4010f0:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
  4010f4:	4b05      	ldr	r3, [pc, #20]	; (40110c <pxPortInitialiseStack+0x24>)
  4010f6:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
  4010fa:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
  4010fe:	f06f 0302 	mvn.w	r3, #2
  401102:	f840 3c24 	str.w	r3, [r0, #-36]
}
  401106:	3844      	subs	r0, #68	; 0x44
  401108:	4770      	bx	lr
  40110a:	bf00      	nop
  40110c:	00401079 	.word	0x00401079

00401110 <SVC_Handler>:
	__asm volatile (
  401110:	4b06      	ldr	r3, [pc, #24]	; (40112c <pxCurrentTCBConst2>)
  401112:	6819      	ldr	r1, [r3, #0]
  401114:	6808      	ldr	r0, [r1, #0]
  401116:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40111a:	f380 8809 	msr	PSP, r0
  40111e:	f3bf 8f6f 	isb	sy
  401122:	f04f 0000 	mov.w	r0, #0
  401126:	f380 8811 	msr	BASEPRI, r0
  40112a:	4770      	bx	lr

0040112c <pxCurrentTCBConst2>:
  40112c:	20400a60 	.word	0x20400a60
  401130:	4770      	bx	lr
  401132:	bf00      	nop

00401134 <vPortEnterCritical>:
  401134:	f04f 0380 	mov.w	r3, #128	; 0x80
  401138:	b672      	cpsid	i
  40113a:	f383 8811 	msr	BASEPRI, r3
  40113e:	f3bf 8f6f 	isb	sy
  401142:	f3bf 8f4f 	dsb	sy
  401146:	b662      	cpsie	i
	uxCriticalNesting++;
  401148:	4a0b      	ldr	r2, [pc, #44]	; (401178 <vPortEnterCritical+0x44>)
  40114a:	6813      	ldr	r3, [r2, #0]
  40114c:	3301      	adds	r3, #1
  40114e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
  401150:	2b01      	cmp	r3, #1
  401152:	d10f      	bne.n	401174 <vPortEnterCritical+0x40>
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
  401154:	4b09      	ldr	r3, [pc, #36]	; (40117c <vPortEnterCritical+0x48>)
  401156:	681b      	ldr	r3, [r3, #0]
  401158:	f013 0fff 	tst.w	r3, #255	; 0xff
  40115c:	d00a      	beq.n	401174 <vPortEnterCritical+0x40>
  40115e:	f04f 0380 	mov.w	r3, #128	; 0x80
  401162:	b672      	cpsid	i
  401164:	f383 8811 	msr	BASEPRI, r3
  401168:	f3bf 8f6f 	isb	sy
  40116c:	f3bf 8f4f 	dsb	sy
  401170:	b662      	cpsie	i
  401172:	e7fe      	b.n	401172 <vPortEnterCritical+0x3e>
  401174:	4770      	bx	lr
  401176:	bf00      	nop
  401178:	20400010 	.word	0x20400010
  40117c:	e000ed04 	.word	0xe000ed04

00401180 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
  401180:	4b0a      	ldr	r3, [pc, #40]	; (4011ac <vPortExitCritical+0x2c>)
  401182:	681b      	ldr	r3, [r3, #0]
  401184:	b953      	cbnz	r3, 40119c <vPortExitCritical+0x1c>
  401186:	f04f 0380 	mov.w	r3, #128	; 0x80
  40118a:	b672      	cpsid	i
  40118c:	f383 8811 	msr	BASEPRI, r3
  401190:	f3bf 8f6f 	isb	sy
  401194:	f3bf 8f4f 	dsb	sy
  401198:	b662      	cpsie	i
  40119a:	e7fe      	b.n	40119a <vPortExitCritical+0x1a>
	uxCriticalNesting--;
  40119c:	3b01      	subs	r3, #1
  40119e:	4a03      	ldr	r2, [pc, #12]	; (4011ac <vPortExitCritical+0x2c>)
  4011a0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
  4011a2:	b90b      	cbnz	r3, 4011a8 <vPortExitCritical+0x28>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
  4011a4:	f383 8811 	msr	BASEPRI, r3
  4011a8:	4770      	bx	lr
  4011aa:	bf00      	nop
  4011ac:	20400010 	.word	0x20400010

004011b0 <PendSV_Handler>:
	__asm volatile
  4011b0:	f3ef 8009 	mrs	r0, PSP
  4011b4:	f3bf 8f6f 	isb	sy
  4011b8:	4b15      	ldr	r3, [pc, #84]	; (401210 <pxCurrentTCBConst>)
  4011ba:	681a      	ldr	r2, [r3, #0]
  4011bc:	f01e 0f10 	tst.w	lr, #16
  4011c0:	bf08      	it	eq
  4011c2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
  4011c6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4011ca:	6010      	str	r0, [r2, #0]
  4011cc:	f84d 3d04 	str.w	r3, [sp, #-4]!
  4011d0:	f04f 0080 	mov.w	r0, #128	; 0x80
  4011d4:	b672      	cpsid	i
  4011d6:	f380 8811 	msr	BASEPRI, r0
  4011da:	f3bf 8f4f 	dsb	sy
  4011de:	f3bf 8f6f 	isb	sy
  4011e2:	b662      	cpsie	i
  4011e4:	f001 f8fe 	bl	4023e4 <vTaskSwitchContext>
  4011e8:	f04f 0000 	mov.w	r0, #0
  4011ec:	f380 8811 	msr	BASEPRI, r0
  4011f0:	bc08      	pop	{r3}
  4011f2:	6819      	ldr	r1, [r3, #0]
  4011f4:	6808      	ldr	r0, [r1, #0]
  4011f6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4011fa:	f01e 0f10 	tst.w	lr, #16
  4011fe:	bf08      	it	eq
  401200:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
  401204:	f380 8809 	msr	PSP, r0
  401208:	f3bf 8f6f 	isb	sy
  40120c:	4770      	bx	lr
  40120e:	bf00      	nop

00401210 <pxCurrentTCBConst>:
  401210:	20400a60 	.word	0x20400a60
  401214:	4770      	bx	lr
  401216:	bf00      	nop

00401218 <SysTick_Handler>:
{
  401218:	b508      	push	{r3, lr}
	__asm volatile
  40121a:	f3ef 8311 	mrs	r3, BASEPRI
  40121e:	f04f 0280 	mov.w	r2, #128	; 0x80
  401222:	b672      	cpsid	i
  401224:	f382 8811 	msr	BASEPRI, r2
  401228:	f3bf 8f6f 	isb	sy
  40122c:	f3bf 8f4f 	dsb	sy
  401230:	b662      	cpsie	i
		if( xTaskIncrementTick() != pdFALSE )
  401232:	4b05      	ldr	r3, [pc, #20]	; (401248 <SysTick_Handler+0x30>)
  401234:	4798      	blx	r3
  401236:	b118      	cbz	r0, 401240 <SysTick_Handler+0x28>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  401238:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40123c:	4b03      	ldr	r3, [pc, #12]	; (40124c <SysTick_Handler+0x34>)
  40123e:	601a      	str	r2, [r3, #0]
	__asm volatile
  401240:	2300      	movs	r3, #0
  401242:	f383 8811 	msr	BASEPRI, r3
  401246:	bd08      	pop	{r3, pc}
  401248:	00402051 	.word	0x00402051
  40124c:	e000ed04 	.word	0xe000ed04

00401250 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
  401250:	4a03      	ldr	r2, [pc, #12]	; (401260 <vPortSetupTimerInterrupt+0x10>)
  401252:	4b04      	ldr	r3, [pc, #16]	; (401264 <vPortSetupTimerInterrupt+0x14>)
  401254:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
  401256:	2207      	movs	r2, #7
  401258:	3b04      	subs	r3, #4
  40125a:	601a      	str	r2, [r3, #0]
  40125c:	4770      	bx	lr
  40125e:	bf00      	nop
  401260:	000927bf 	.word	0x000927bf
  401264:	e000e014 	.word	0xe000e014

00401268 <xPortStartScheduler>:
{
  401268:	b500      	push	{lr}
  40126a:	b083      	sub	sp, #12
		ulOriginalPriority = *pucFirstUserPriorityRegister;
  40126c:	4b25      	ldr	r3, [pc, #148]	; (401304 <xPortStartScheduler+0x9c>)
  40126e:	781a      	ldrb	r2, [r3, #0]
  401270:	b2d2      	uxtb	r2, r2
  401272:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
  401274:	22ff      	movs	r2, #255	; 0xff
  401276:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
  401278:	781b      	ldrb	r3, [r3, #0]
  40127a:	b2db      	uxtb	r3, r3
  40127c:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
  401280:	f89d 3003 	ldrb.w	r3, [sp, #3]
  401284:	f003 0380 	and.w	r3, r3, #128	; 0x80
  401288:	4a1f      	ldr	r2, [pc, #124]	; (401308 <xPortStartScheduler+0xa0>)
  40128a:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
  40128c:	2207      	movs	r2, #7
  40128e:	4b1f      	ldr	r3, [pc, #124]	; (40130c <xPortStartScheduler+0xa4>)
  401290:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
  401292:	f89d 3003 	ldrb.w	r3, [sp, #3]
  401296:	f013 0f80 	tst.w	r3, #128	; 0x80
  40129a:	d010      	beq.n	4012be <xPortStartScheduler+0x56>
  40129c:	2206      	movs	r2, #6
  40129e:	e000      	b.n	4012a2 <xPortStartScheduler+0x3a>
  4012a0:	460a      	mov	r2, r1
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
  4012a2:	f89d 3003 	ldrb.w	r3, [sp, #3]
  4012a6:	005b      	lsls	r3, r3, #1
  4012a8:	b2db      	uxtb	r3, r3
  4012aa:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
  4012ae:	f89d 3003 	ldrb.w	r3, [sp, #3]
  4012b2:	1e51      	subs	r1, r2, #1
  4012b4:	f013 0f80 	tst.w	r3, #128	; 0x80
  4012b8:	d1f2      	bne.n	4012a0 <xPortStartScheduler+0x38>
  4012ba:	4b14      	ldr	r3, [pc, #80]	; (40130c <xPortStartScheduler+0xa4>)
  4012bc:	601a      	str	r2, [r3, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
  4012be:	4a13      	ldr	r2, [pc, #76]	; (40130c <xPortStartScheduler+0xa4>)
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
  4012c0:	6813      	ldr	r3, [r2, #0]
  4012c2:	021b      	lsls	r3, r3, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
  4012c4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  4012c8:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
  4012ca:	9b01      	ldr	r3, [sp, #4]
  4012cc:	b2db      	uxtb	r3, r3
  4012ce:	4a0d      	ldr	r2, [pc, #52]	; (401304 <xPortStartScheduler+0x9c>)
  4012d0:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
  4012d2:	4b0f      	ldr	r3, [pc, #60]	; (401310 <xPortStartScheduler+0xa8>)
  4012d4:	681a      	ldr	r2, [r3, #0]
  4012d6:	f442 0260 	orr.w	r2, r2, #14680064	; 0xe00000
  4012da:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
  4012dc:	681a      	ldr	r2, [r3, #0]
  4012de:	f042 4260 	orr.w	r2, r2, #3758096384	; 0xe0000000
  4012e2:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
  4012e4:	4b0b      	ldr	r3, [pc, #44]	; (401314 <xPortStartScheduler+0xac>)
  4012e6:	4798      	blx	r3
	uxCriticalNesting = 0;
  4012e8:	2200      	movs	r2, #0
  4012ea:	4b0b      	ldr	r3, [pc, #44]	; (401318 <xPortStartScheduler+0xb0>)
  4012ec:	601a      	str	r2, [r3, #0]
	vPortEnableVFP();
  4012ee:	4b0b      	ldr	r3, [pc, #44]	; (40131c <xPortStartScheduler+0xb4>)
  4012f0:	4798      	blx	r3
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
  4012f2:	4a0b      	ldr	r2, [pc, #44]	; (401320 <xPortStartScheduler+0xb8>)
  4012f4:	6813      	ldr	r3, [r2, #0]
  4012f6:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
  4012fa:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
  4012fc:	4b09      	ldr	r3, [pc, #36]	; (401324 <xPortStartScheduler+0xbc>)
  4012fe:	4798      	blx	r3
	prvTaskExitError();
  401300:	4b09      	ldr	r3, [pc, #36]	; (401328 <xPortStartScheduler+0xc0>)
  401302:	4798      	blx	r3
  401304:	e000e400 	.word	0xe000e400
  401308:	20400a58 	.word	0x20400a58
  40130c:	20400a5c 	.word	0x20400a5c
  401310:	e000ed20 	.word	0xe000ed20
  401314:	00401251 	.word	0x00401251
  401318:	20400010 	.word	0x20400010
  40131c:	004010d5 	.word	0x004010d5
  401320:	e000ef34 	.word	0xe000ef34
  401324:	004010b5 	.word	0x004010b5
  401328:	00401079 	.word	0x00401079

0040132c <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
  40132c:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
  401330:	2b0f      	cmp	r3, #15
  401332:	d911      	bls.n	401358 <vPortValidateInterruptPriority+0x2c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
  401334:	4a12      	ldr	r2, [pc, #72]	; (401380 <vPortValidateInterruptPriority+0x54>)
  401336:	5c9b      	ldrb	r3, [r3, r2]
  401338:	b2db      	uxtb	r3, r3
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
  40133a:	4a12      	ldr	r2, [pc, #72]	; (401384 <vPortValidateInterruptPriority+0x58>)
  40133c:	7812      	ldrb	r2, [r2, #0]
  40133e:	429a      	cmp	r2, r3
  401340:	d90a      	bls.n	401358 <vPortValidateInterruptPriority+0x2c>
	__asm volatile
  401342:	f04f 0380 	mov.w	r3, #128	; 0x80
  401346:	b672      	cpsid	i
  401348:	f383 8811 	msr	BASEPRI, r3
  40134c:	f3bf 8f6f 	isb	sy
  401350:	f3bf 8f4f 	dsb	sy
  401354:	b662      	cpsie	i
  401356:	e7fe      	b.n	401356 <vPortValidateInterruptPriority+0x2a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
  401358:	4b0b      	ldr	r3, [pc, #44]	; (401388 <vPortValidateInterruptPriority+0x5c>)
  40135a:	681b      	ldr	r3, [r3, #0]
  40135c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  401360:	4a0a      	ldr	r2, [pc, #40]	; (40138c <vPortValidateInterruptPriority+0x60>)
  401362:	6812      	ldr	r2, [r2, #0]
  401364:	4293      	cmp	r3, r2
  401366:	d90a      	bls.n	40137e <vPortValidateInterruptPriority+0x52>
  401368:	f04f 0380 	mov.w	r3, #128	; 0x80
  40136c:	b672      	cpsid	i
  40136e:	f383 8811 	msr	BASEPRI, r3
  401372:	f3bf 8f6f 	isb	sy
  401376:	f3bf 8f4f 	dsb	sy
  40137a:	b662      	cpsie	i
  40137c:	e7fe      	b.n	40137c <vPortValidateInterruptPriority+0x50>
  40137e:	4770      	bx	lr
  401380:	e000e3f0 	.word	0xe000e3f0
  401384:	20400a58 	.word	0x20400a58
  401388:	e000ed0c 	.word	0xe000ed0c
  40138c:	20400a5c 	.word	0x20400a5c

00401390 <pvPortMalloc>:
#undef MPU_WRAPPERS_INCLUDED_FROM_API_FILE

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
  401390:	b510      	push	{r4, lr}
  401392:	4604      	mov	r4, r0
void *pvReturn;

	vTaskSuspendAll();
  401394:	4b06      	ldr	r3, [pc, #24]	; (4013b0 <pvPortMalloc+0x20>)
  401396:	4798      	blx	r3
	{
		pvReturn = malloc( xWantedSize );
  401398:	4620      	mov	r0, r4
  40139a:	4b06      	ldr	r3, [pc, #24]	; (4013b4 <pvPortMalloc+0x24>)
  40139c:	4798      	blx	r3
  40139e:	4604      	mov	r4, r0
		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
  4013a0:	4b05      	ldr	r3, [pc, #20]	; (4013b8 <pvPortMalloc+0x28>)
  4013a2:	4798      	blx	r3

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
  4013a4:	b10c      	cbz	r4, 4013aa <pvPortMalloc+0x1a>
		}
	}
	#endif

	return pvReturn;
}
  4013a6:	4620      	mov	r0, r4
  4013a8:	bd10      	pop	{r4, pc}
			vApplicationMallocFailedHook();
  4013aa:	4b04      	ldr	r3, [pc, #16]	; (4013bc <pvPortMalloc+0x2c>)
  4013ac:	4798      	blx	r3
	return pvReturn;
  4013ae:	e7fa      	b.n	4013a6 <pvPortMalloc+0x16>
  4013b0:	00402035 	.word	0x00402035
  4013b4:	00403e85 	.word	0x00403e85
  4013b8:	0040219d 	.word	0x0040219d
  4013bc:	004030d3 	.word	0x004030d3

004013c0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
	if( pv )
  4013c0:	b148      	cbz	r0, 4013d6 <vPortFree+0x16>
{
  4013c2:	b510      	push	{r4, lr}
  4013c4:	4604      	mov	r4, r0
	{
		vTaskSuspendAll();
  4013c6:	4b04      	ldr	r3, [pc, #16]	; (4013d8 <vPortFree+0x18>)
  4013c8:	4798      	blx	r3
		{
			free( pv );
  4013ca:	4620      	mov	r0, r4
  4013cc:	4b03      	ldr	r3, [pc, #12]	; (4013dc <vPortFree+0x1c>)
  4013ce:	4798      	blx	r3
			traceFREE( pv, 0 );
		}
		( void ) xTaskResumeAll();
  4013d0:	4b03      	ldr	r3, [pc, #12]	; (4013e0 <vPortFree+0x20>)
  4013d2:	4798      	blx	r3
  4013d4:	bd10      	pop	{r4, pc}
  4013d6:	4770      	bx	lr
  4013d8:	00402035 	.word	0x00402035
  4013dc:	00403e95 	.word	0x00403e95
  4013e0:	0040219d 	.word	0x0040219d

004013e4 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
  4013e4:	b538      	push	{r3, r4, r5, lr}
  4013e6:	4604      	mov	r4, r0
  4013e8:	4615      	mov	r5, r2
BaseType_t xReturn = pdFALSE;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
  4013ea:	6c02      	ldr	r2, [r0, #64]	; 0x40
  4013ec:	b95a      	cbnz	r2, 401406 <prvCopyDataToQueue+0x22>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  4013ee:	6803      	ldr	r3, [r0, #0]
  4013f0:	2b00      	cmp	r3, #0
  4013f2:	d12e      	bne.n	401452 <prvCopyDataToQueue+0x6e>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
  4013f4:	6840      	ldr	r0, [r0, #4]
  4013f6:	4b1b      	ldr	r3, [pc, #108]	; (401464 <prvCopyDataToQueue+0x80>)
  4013f8:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
  4013fa:	2300      	movs	r3, #0
  4013fc:	6063      	str	r3, [r4, #4]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
  4013fe:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  401400:	3301      	adds	r3, #1
  401402:	63a3      	str	r3, [r4, #56]	; 0x38

	return xReturn;
}
  401404:	bd38      	pop	{r3, r4, r5, pc}
	else if( xPosition == queueSEND_TO_BACK )
  401406:	b96d      	cbnz	r5, 401424 <prvCopyDataToQueue+0x40>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
  401408:	6880      	ldr	r0, [r0, #8]
  40140a:	4b17      	ldr	r3, [pc, #92]	; (401468 <prvCopyDataToQueue+0x84>)
  40140c:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
  40140e:	68a3      	ldr	r3, [r4, #8]
  401410:	6c22      	ldr	r2, [r4, #64]	; 0x40
  401412:	4413      	add	r3, r2
  401414:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  401416:	6862      	ldr	r2, [r4, #4]
  401418:	4293      	cmp	r3, r2
  40141a:	d31c      	bcc.n	401456 <prvCopyDataToQueue+0x72>
			pxQueue->pcWriteTo = pxQueue->pcHead;
  40141c:	6823      	ldr	r3, [r4, #0]
  40141e:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
  401420:	2000      	movs	r0, #0
  401422:	e7ec      	b.n	4013fe <prvCopyDataToQueue+0x1a>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  401424:	68c0      	ldr	r0, [r0, #12]
  401426:	4b10      	ldr	r3, [pc, #64]	; (401468 <prvCopyDataToQueue+0x84>)
  401428:	4798      	blx	r3
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
  40142a:	6c23      	ldr	r3, [r4, #64]	; 0x40
  40142c:	425b      	negs	r3, r3
  40142e:	68e2      	ldr	r2, [r4, #12]
  401430:	441a      	add	r2, r3
  401432:	60e2      	str	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  401434:	6821      	ldr	r1, [r4, #0]
  401436:	428a      	cmp	r2, r1
  401438:	d202      	bcs.n	401440 <prvCopyDataToQueue+0x5c>
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
  40143a:	6862      	ldr	r2, [r4, #4]
  40143c:	4413      	add	r3, r2
  40143e:	60e3      	str	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
  401440:	2d02      	cmp	r5, #2
  401442:	d10a      	bne.n	40145a <prvCopyDataToQueue+0x76>
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
  401444:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  401446:	b153      	cbz	r3, 40145e <prvCopyDataToQueue+0x7a>
				--( pxQueue->uxMessagesWaiting );
  401448:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  40144a:	3b01      	subs	r3, #1
  40144c:	63a3      	str	r3, [r4, #56]	; 0x38
BaseType_t xReturn = pdFALSE;
  40144e:	2000      	movs	r0, #0
  401450:	e7d5      	b.n	4013fe <prvCopyDataToQueue+0x1a>
  401452:	2000      	movs	r0, #0
  401454:	e7d3      	b.n	4013fe <prvCopyDataToQueue+0x1a>
  401456:	2000      	movs	r0, #0
  401458:	e7d1      	b.n	4013fe <prvCopyDataToQueue+0x1a>
  40145a:	2000      	movs	r0, #0
  40145c:	e7cf      	b.n	4013fe <prvCopyDataToQueue+0x1a>
  40145e:	2000      	movs	r0, #0
  401460:	e7cd      	b.n	4013fe <prvCopyDataToQueue+0x1a>
  401462:	bf00      	nop
  401464:	004027e5 	.word	0x004027e5
  401468:	00404405 	.word	0x00404405

0040146c <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition )
	{
  40146c:	b530      	push	{r4, r5, lr}
  40146e:	b083      	sub	sp, #12
  401470:	9001      	str	r0, [sp, #4]
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
  401472:	6d44      	ldr	r4, [r0, #84]	; 0x54
	BaseType_t xReturn = pdFALSE;

		/* This function must be called form a critical section. */

		configASSERT( pxQueueSetContainer );
  401474:	b174      	cbz	r4, 401494 <prvNotifyQueueSetContainer+0x28>
		configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );
  401476:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  401478:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  40147a:	429a      	cmp	r2, r3
  40147c:	d315      	bcc.n	4014aa <prvNotifyQueueSetContainer+0x3e>
  40147e:	f04f 0380 	mov.w	r3, #128	; 0x80
  401482:	b672      	cpsid	i
  401484:	f383 8811 	msr	BASEPRI, r3
  401488:	f3bf 8f6f 	isb	sy
  40148c:	f3bf 8f4f 	dsb	sy
  401490:	b662      	cpsie	i
  401492:	e7fe      	b.n	401492 <prvNotifyQueueSetContainer+0x26>
  401494:	f04f 0380 	mov.w	r3, #128	; 0x80
  401498:	b672      	cpsid	i
  40149a:	f383 8811 	msr	BASEPRI, r3
  40149e:	f3bf 8f6f 	isb	sy
  4014a2:	f3bf 8f4f 	dsb	sy
  4014a6:	b662      	cpsie	i
  4014a8:	e7fe      	b.n	4014a8 <prvNotifyQueueSetContainer+0x3c>

		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
  4014aa:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  4014ac:	4293      	cmp	r3, r2
  4014ae:	d803      	bhi.n	4014b8 <prvNotifyQueueSetContainer+0x4c>
	BaseType_t xReturn = pdFALSE;
  4014b0:	2500      	movs	r5, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
  4014b2:	4628      	mov	r0, r5
  4014b4:	b003      	add	sp, #12
  4014b6:	bd30      	pop	{r4, r5, pc}
  4014b8:	460a      	mov	r2, r1
			xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, xCopyPosition );
  4014ba:	a901      	add	r1, sp, #4
  4014bc:	4620      	mov	r0, r4
  4014be:	4b0b      	ldr	r3, [pc, #44]	; (4014ec <prvNotifyQueueSetContainer+0x80>)
  4014c0:	4798      	blx	r3
  4014c2:	4605      	mov	r5, r0
			if( pxQueueSetContainer->xTxLock == queueUNLOCKED )
  4014c4:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4014c6:	f1b3 3fff 	cmp.w	r3, #4294967295
  4014ca:	d10a      	bne.n	4014e2 <prvNotifyQueueSetContainer+0x76>
				if( listLIST_IS_EMPTY( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) == pdFALSE )
  4014cc:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4014ce:	2b00      	cmp	r3, #0
  4014d0:	d0ef      	beq.n	4014b2 <prvNotifyQueueSetContainer+0x46>
					if( xTaskRemoveFromEventList( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) != pdFALSE )
  4014d2:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4014d6:	4b06      	ldr	r3, [pc, #24]	; (4014f0 <prvNotifyQueueSetContainer+0x84>)
  4014d8:	4798      	blx	r3
  4014da:	2800      	cmp	r0, #0
						xReturn = pdTRUE;
  4014dc:	bf18      	it	ne
  4014de:	2501      	movne	r5, #1
  4014e0:	e7e7      	b.n	4014b2 <prvNotifyQueueSetContainer+0x46>
				( pxQueueSetContainer->xTxLock )++;
  4014e2:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4014e4:	3301      	adds	r3, #1
  4014e6:	64a3      	str	r3, [r4, #72]	; 0x48
  4014e8:	e7e3      	b.n	4014b2 <prvNotifyQueueSetContainer+0x46>
  4014ea:	bf00      	nop
  4014ec:	004013e5 	.word	0x004013e5
  4014f0:	004025b9 	.word	0x004025b9

004014f4 <prvCopyDataFromQueue>:
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
  4014f4:	6c02      	ldr	r2, [r0, #64]	; 0x40
  4014f6:	b172      	cbz	r2, 401516 <prvCopyDataFromQueue+0x22>
{
  4014f8:	b510      	push	{r4, lr}
  4014fa:	4603      	mov	r3, r0
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
  4014fc:	68c4      	ldr	r4, [r0, #12]
  4014fe:	4414      	add	r4, r2
  401500:	60c4      	str	r4, [r0, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
  401502:	6840      	ldr	r0, [r0, #4]
  401504:	4284      	cmp	r4, r0
  401506:	d301      	bcc.n	40150c <prvCopyDataFromQueue+0x18>
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
  401508:	6818      	ldr	r0, [r3, #0]
  40150a:	60d8      	str	r0, [r3, #12]
  40150c:	4608      	mov	r0, r1
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
  40150e:	68d9      	ldr	r1, [r3, #12]
  401510:	4b01      	ldr	r3, [pc, #4]	; (401518 <prvCopyDataFromQueue+0x24>)
  401512:	4798      	blx	r3
  401514:	bd10      	pop	{r4, pc}
  401516:	4770      	bx	lr
  401518:	00404405 	.word	0x00404405

0040151c <prvUnlockQueue>:
{
  40151c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40151e:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
  401520:	4b22      	ldr	r3, [pc, #136]	; (4015ac <prvUnlockQueue+0x90>)
  401522:	4798      	blx	r3
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  401524:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401526:	2b00      	cmp	r3, #0
  401528:	dd1b      	ble.n	401562 <prvUnlockQueue+0x46>
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  40152a:	4d21      	ldr	r5, [pc, #132]	; (4015b0 <prvUnlockQueue+0x94>)
						vTaskMissedYield();
  40152c:	4f21      	ldr	r7, [pc, #132]	; (4015b4 <prvUnlockQueue+0x98>)
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  40152e:	4e22      	ldr	r6, [pc, #136]	; (4015b8 <prvUnlockQueue+0x9c>)
  401530:	e00b      	b.n	40154a <prvUnlockQueue+0x2e>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  401532:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401534:	b1ab      	cbz	r3, 401562 <prvUnlockQueue+0x46>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  401536:	f104 0024 	add.w	r0, r4, #36	; 0x24
  40153a:	47b0      	blx	r6
  40153c:	b978      	cbnz	r0, 40155e <prvUnlockQueue+0x42>
			--( pxQueue->xTxLock );
  40153e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401540:	3b01      	subs	r3, #1
  401542:	64a3      	str	r3, [r4, #72]	; 0x48
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  401544:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401546:	2b00      	cmp	r3, #0
  401548:	dd0b      	ble.n	401562 <prvUnlockQueue+0x46>
				if( pxQueue->pxQueueSetContainer != NULL )
  40154a:	6d63      	ldr	r3, [r4, #84]	; 0x54
  40154c:	2b00      	cmp	r3, #0
  40154e:	d0f0      	beq.n	401532 <prvUnlockQueue+0x16>
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  401550:	2100      	movs	r1, #0
  401552:	4620      	mov	r0, r4
  401554:	47a8      	blx	r5
  401556:	2801      	cmp	r0, #1
  401558:	d1f1      	bne.n	40153e <prvUnlockQueue+0x22>
						vTaskMissedYield();
  40155a:	47b8      	blx	r7
  40155c:	e7ef      	b.n	40153e <prvUnlockQueue+0x22>
							vTaskMissedYield();
  40155e:	47b8      	blx	r7
  401560:	e7ed      	b.n	40153e <prvUnlockQueue+0x22>
		pxQueue->xTxLock = queueUNLOCKED;
  401562:	f04f 33ff 	mov.w	r3, #4294967295
  401566:	64a3      	str	r3, [r4, #72]	; 0x48
	taskEXIT_CRITICAL();
  401568:	4b14      	ldr	r3, [pc, #80]	; (4015bc <prvUnlockQueue+0xa0>)
  40156a:	4798      	blx	r3
	taskENTER_CRITICAL();
  40156c:	4b0f      	ldr	r3, [pc, #60]	; (4015ac <prvUnlockQueue+0x90>)
  40156e:	4798      	blx	r3
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  401570:	6c63      	ldr	r3, [r4, #68]	; 0x44
  401572:	2b00      	cmp	r3, #0
  401574:	dd14      	ble.n	4015a0 <prvUnlockQueue+0x84>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  401576:	6923      	ldr	r3, [r4, #16]
  401578:	b193      	cbz	r3, 4015a0 <prvUnlockQueue+0x84>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  40157a:	f104 0610 	add.w	r6, r4, #16
  40157e:	4d0e      	ldr	r5, [pc, #56]	; (4015b8 <prvUnlockQueue+0x9c>)
					vTaskMissedYield();
  401580:	4f0c      	ldr	r7, [pc, #48]	; (4015b4 <prvUnlockQueue+0x98>)
  401582:	e007      	b.n	401594 <prvUnlockQueue+0x78>
				--( pxQueue->xRxLock );
  401584:	6c63      	ldr	r3, [r4, #68]	; 0x44
  401586:	3b01      	subs	r3, #1
  401588:	6463      	str	r3, [r4, #68]	; 0x44
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  40158a:	6c63      	ldr	r3, [r4, #68]	; 0x44
  40158c:	2b00      	cmp	r3, #0
  40158e:	dd07      	ble.n	4015a0 <prvUnlockQueue+0x84>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  401590:	6923      	ldr	r3, [r4, #16]
  401592:	b12b      	cbz	r3, 4015a0 <prvUnlockQueue+0x84>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  401594:	4630      	mov	r0, r6
  401596:	47a8      	blx	r5
  401598:	2800      	cmp	r0, #0
  40159a:	d0f3      	beq.n	401584 <prvUnlockQueue+0x68>
					vTaskMissedYield();
  40159c:	47b8      	blx	r7
  40159e:	e7f1      	b.n	401584 <prvUnlockQueue+0x68>
		pxQueue->xRxLock = queueUNLOCKED;
  4015a0:	f04f 33ff 	mov.w	r3, #4294967295
  4015a4:	6463      	str	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
  4015a6:	4b05      	ldr	r3, [pc, #20]	; (4015bc <prvUnlockQueue+0xa0>)
  4015a8:	4798      	blx	r3
  4015aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4015ac:	00401135 	.word	0x00401135
  4015b0:	0040146d 	.word	0x0040146d
  4015b4:	00402715 	.word	0x00402715
  4015b8:	004025b9 	.word	0x004025b9
  4015bc:	00401181 	.word	0x00401181

004015c0 <xQueueGenericReset>:
{
  4015c0:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
  4015c2:	b308      	cbz	r0, 401608 <xQueueGenericReset+0x48>
  4015c4:	4604      	mov	r4, r0
  4015c6:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
  4015c8:	4b1d      	ldr	r3, [pc, #116]	; (401640 <xQueueGenericReset+0x80>)
  4015ca:	4798      	blx	r3
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
  4015cc:	6822      	ldr	r2, [r4, #0]
  4015ce:	6c21      	ldr	r1, [r4, #64]	; 0x40
  4015d0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  4015d2:	fb03 f301 	mul.w	r3, r3, r1
  4015d6:	18d0      	adds	r0, r2, r3
  4015d8:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
  4015da:	2000      	movs	r0, #0
  4015dc:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
  4015de:	60a2      	str	r2, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
  4015e0:	1a5b      	subs	r3, r3, r1
  4015e2:	4413      	add	r3, r2
  4015e4:	60e3      	str	r3, [r4, #12]
		pxQueue->xRxLock = queueUNLOCKED;
  4015e6:	f04f 33ff 	mov.w	r3, #4294967295
  4015ea:	6463      	str	r3, [r4, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
  4015ec:	64a3      	str	r3, [r4, #72]	; 0x48
		if( xNewQueue == pdFALSE )
  4015ee:	b9fd      	cbnz	r5, 401630 <xQueueGenericReset+0x70>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  4015f0:	6923      	ldr	r3, [r4, #16]
  4015f2:	b12b      	cbz	r3, 401600 <xQueueGenericReset+0x40>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  4015f4:	f104 0010 	add.w	r0, r4, #16
  4015f8:	4b12      	ldr	r3, [pc, #72]	; (401644 <xQueueGenericReset+0x84>)
  4015fa:	4798      	blx	r3
  4015fc:	2801      	cmp	r0, #1
  4015fe:	d00e      	beq.n	40161e <xQueueGenericReset+0x5e>
	taskEXIT_CRITICAL();
  401600:	4b11      	ldr	r3, [pc, #68]	; (401648 <xQueueGenericReset+0x88>)
  401602:	4798      	blx	r3
}
  401604:	2001      	movs	r0, #1
  401606:	bd38      	pop	{r3, r4, r5, pc}
  401608:	f04f 0380 	mov.w	r3, #128	; 0x80
  40160c:	b672      	cpsid	i
  40160e:	f383 8811 	msr	BASEPRI, r3
  401612:	f3bf 8f6f 	isb	sy
  401616:	f3bf 8f4f 	dsb	sy
  40161a:	b662      	cpsie	i
  40161c:	e7fe      	b.n	40161c <xQueueGenericReset+0x5c>
					queueYIELD_IF_USING_PREEMPTION();
  40161e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401622:	4b0a      	ldr	r3, [pc, #40]	; (40164c <xQueueGenericReset+0x8c>)
  401624:	601a      	str	r2, [r3, #0]
  401626:	f3bf 8f4f 	dsb	sy
  40162a:	f3bf 8f6f 	isb	sy
  40162e:	e7e7      	b.n	401600 <xQueueGenericReset+0x40>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
  401630:	f104 0010 	add.w	r0, r4, #16
  401634:	4d06      	ldr	r5, [pc, #24]	; (401650 <xQueueGenericReset+0x90>)
  401636:	47a8      	blx	r5
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
  401638:	f104 0024 	add.w	r0, r4, #36	; 0x24
  40163c:	47a8      	blx	r5
  40163e:	e7df      	b.n	401600 <xQueueGenericReset+0x40>
  401640:	00401135 	.word	0x00401135
  401644:	004025b9 	.word	0x004025b9
  401648:	00401181 	.word	0x00401181
  40164c:	e000ed04 	.word	0xe000ed04
  401650:	00400fe9 	.word	0x00400fe9

00401654 <xQueueGenericCreate>:
{
  401654:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
  401656:	b950      	cbnz	r0, 40166e <xQueueGenericCreate+0x1a>
  401658:	f04f 0380 	mov.w	r3, #128	; 0x80
  40165c:	b672      	cpsid	i
  40165e:	f383 8811 	msr	BASEPRI, r3
  401662:	f3bf 8f6f 	isb	sy
  401666:	f3bf 8f4f 	dsb	sy
  40166a:	b662      	cpsie	i
  40166c:	e7fe      	b.n	40166c <xQueueGenericCreate+0x18>
  40166e:	4606      	mov	r6, r0
  401670:	4617      	mov	r7, r2
  401672:	460d      	mov	r5, r1
	if( uxItemSize == ( UBaseType_t ) 0 )
  401674:	b189      	cbz	r1, 40169a <xQueueGenericCreate+0x46>
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  401676:	fb01 f000 	mul.w	r0, r1, r0
	pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
  40167a:	3059      	adds	r0, #89	; 0x59
  40167c:	4b12      	ldr	r3, [pc, #72]	; (4016c8 <xQueueGenericCreate+0x74>)
  40167e:	4798      	blx	r3
	if( pxNewQueue != NULL )
  401680:	4604      	mov	r4, r0
  401682:	b9e8      	cbnz	r0, 4016c0 <xQueueGenericCreate+0x6c>
  401684:	f04f 0380 	mov.w	r3, #128	; 0x80
  401688:	b672      	cpsid	i
  40168a:	f383 8811 	msr	BASEPRI, r3
  40168e:	f3bf 8f6f 	isb	sy
  401692:	f3bf 8f4f 	dsb	sy
  401696:	b662      	cpsie	i
  401698:	e7fe      	b.n	401698 <xQueueGenericCreate+0x44>
	pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
  40169a:	2058      	movs	r0, #88	; 0x58
  40169c:	4b0a      	ldr	r3, [pc, #40]	; (4016c8 <xQueueGenericCreate+0x74>)
  40169e:	4798      	blx	r3
	if( pxNewQueue != NULL )
  4016a0:	4604      	mov	r4, r0
  4016a2:	2800      	cmp	r0, #0
  4016a4:	d0ee      	beq.n	401684 <xQueueGenericCreate+0x30>
			pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
  4016a6:	6020      	str	r0, [r4, #0]
		pxNewQueue->uxLength = uxQueueLength;
  4016a8:	63e6      	str	r6, [r4, #60]	; 0x3c
		pxNewQueue->uxItemSize = uxItemSize;
  4016aa:	6425      	str	r5, [r4, #64]	; 0x40
		( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
  4016ac:	2101      	movs	r1, #1
  4016ae:	4620      	mov	r0, r4
  4016b0:	4b06      	ldr	r3, [pc, #24]	; (4016cc <xQueueGenericCreate+0x78>)
  4016b2:	4798      	blx	r3
			pxNewQueue->ucQueueType = ucQueueType;
  4016b4:	f884 7050 	strb.w	r7, [r4, #80]	; 0x50
			pxNewQueue->pxQueueSetContainer = NULL;
  4016b8:	2300      	movs	r3, #0
  4016ba:	6563      	str	r3, [r4, #84]	; 0x54
}
  4016bc:	4620      	mov	r0, r4
  4016be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			pxNewQueue->pcHead = ( ( int8_t * ) pxNewQueue ) + sizeof( Queue_t );
  4016c0:	f100 0358 	add.w	r3, r0, #88	; 0x58
  4016c4:	6003      	str	r3, [r0, #0]
  4016c6:	e7ef      	b.n	4016a8 <xQueueGenericCreate+0x54>
  4016c8:	00401391 	.word	0x00401391
  4016cc:	004015c1 	.word	0x004015c1

004016d0 <xQueueGenericSend>:
{
  4016d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4016d4:	b085      	sub	sp, #20
  4016d6:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
  4016d8:	b1b8      	cbz	r0, 40170a <xQueueGenericSend+0x3a>
  4016da:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  4016dc:	b301      	cbz	r1, 401720 <xQueueGenericSend+0x50>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  4016de:	2b02      	cmp	r3, #2
  4016e0:	d02c      	beq.n	40173c <xQueueGenericSend+0x6c>
  4016e2:	461d      	mov	r5, r3
  4016e4:	4688      	mov	r8, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
  4016e6:	4b66      	ldr	r3, [pc, #408]	; (401880 <xQueueGenericSend+0x1b0>)
  4016e8:	4798      	blx	r3
  4016ea:	2800      	cmp	r0, #0
  4016ec:	d134      	bne.n	401758 <xQueueGenericSend+0x88>
  4016ee:	9b01      	ldr	r3, [sp, #4]
  4016f0:	2b00      	cmp	r3, #0
  4016f2:	d038      	beq.n	401766 <xQueueGenericSend+0x96>
  4016f4:	f04f 0380 	mov.w	r3, #128	; 0x80
  4016f8:	b672      	cpsid	i
  4016fa:	f383 8811 	msr	BASEPRI, r3
  4016fe:	f3bf 8f6f 	isb	sy
  401702:	f3bf 8f4f 	dsb	sy
  401706:	b662      	cpsie	i
  401708:	e7fe      	b.n	401708 <xQueueGenericSend+0x38>
  40170a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40170e:	b672      	cpsid	i
  401710:	f383 8811 	msr	BASEPRI, r3
  401714:	f3bf 8f6f 	isb	sy
  401718:	f3bf 8f4f 	dsb	sy
  40171c:	b662      	cpsie	i
  40171e:	e7fe      	b.n	40171e <xQueueGenericSend+0x4e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  401720:	6c02      	ldr	r2, [r0, #64]	; 0x40
  401722:	2a00      	cmp	r2, #0
  401724:	d0db      	beq.n	4016de <xQueueGenericSend+0xe>
  401726:	f04f 0380 	mov.w	r3, #128	; 0x80
  40172a:	b672      	cpsid	i
  40172c:	f383 8811 	msr	BASEPRI, r3
  401730:	f3bf 8f6f 	isb	sy
  401734:	f3bf 8f4f 	dsb	sy
  401738:	b662      	cpsie	i
  40173a:	e7fe      	b.n	40173a <xQueueGenericSend+0x6a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  40173c:	6be2      	ldr	r2, [r4, #60]	; 0x3c
  40173e:	2a01      	cmp	r2, #1
  401740:	d0cf      	beq.n	4016e2 <xQueueGenericSend+0x12>
  401742:	f04f 0380 	mov.w	r3, #128	; 0x80
  401746:	b672      	cpsid	i
  401748:	f383 8811 	msr	BASEPRI, r3
  40174c:	f3bf 8f6f 	isb	sy
  401750:	f3bf 8f4f 	dsb	sy
  401754:	b662      	cpsie	i
  401756:	e7fe      	b.n	401756 <xQueueGenericSend+0x86>
  401758:	2700      	movs	r7, #0
		taskENTER_CRITICAL();
  40175a:	4e4a      	ldr	r6, [pc, #296]	; (401884 <xQueueGenericSend+0x1b4>)
					vTaskSetTimeOutState( &xTimeOut );
  40175c:	f8df a150 	ldr.w	sl, [pc, #336]	; 4018b0 <xQueueGenericSend+0x1e0>
					portYIELD_WITHIN_API();
  401760:	f8df 912c 	ldr.w	r9, [pc, #300]	; 401890 <xQueueGenericSend+0x1c0>
  401764:	e042      	b.n	4017ec <xQueueGenericSend+0x11c>
  401766:	2700      	movs	r7, #0
  401768:	e7f7      	b.n	40175a <xQueueGenericSend+0x8a>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  40176a:	462a      	mov	r2, r5
  40176c:	4641      	mov	r1, r8
  40176e:	4620      	mov	r0, r4
  401770:	4b45      	ldr	r3, [pc, #276]	; (401888 <xQueueGenericSend+0x1b8>)
  401772:	4798      	blx	r3
					if( pxQueue->pxQueueSetContainer != NULL )
  401774:	6d63      	ldr	r3, [r4, #84]	; 0x54
  401776:	b19b      	cbz	r3, 4017a0 <xQueueGenericSend+0xd0>
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
  401778:	4629      	mov	r1, r5
  40177a:	4620      	mov	r0, r4
  40177c:	4b43      	ldr	r3, [pc, #268]	; (40188c <xQueueGenericSend+0x1bc>)
  40177e:	4798      	blx	r3
  401780:	2801      	cmp	r0, #1
  401782:	d107      	bne.n	401794 <xQueueGenericSend+0xc4>
							queueYIELD_IF_USING_PREEMPTION();
  401784:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401788:	4b41      	ldr	r3, [pc, #260]	; (401890 <xQueueGenericSend+0x1c0>)
  40178a:	601a      	str	r2, [r3, #0]
  40178c:	f3bf 8f4f 	dsb	sy
  401790:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
  401794:	4b3f      	ldr	r3, [pc, #252]	; (401894 <xQueueGenericSend+0x1c4>)
  401796:	4798      	blx	r3
				return pdPASS;
  401798:	2001      	movs	r0, #1
}
  40179a:	b005      	add	sp, #20
  40179c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  4017a0:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4017a2:	b173      	cbz	r3, 4017c2 <xQueueGenericSend+0xf2>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
  4017a4:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4017a8:	4b3b      	ldr	r3, [pc, #236]	; (401898 <xQueueGenericSend+0x1c8>)
  4017aa:	4798      	blx	r3
  4017ac:	2801      	cmp	r0, #1
  4017ae:	d1f1      	bne.n	401794 <xQueueGenericSend+0xc4>
								queueYIELD_IF_USING_PREEMPTION();
  4017b0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4017b4:	4b36      	ldr	r3, [pc, #216]	; (401890 <xQueueGenericSend+0x1c0>)
  4017b6:	601a      	str	r2, [r3, #0]
  4017b8:	f3bf 8f4f 	dsb	sy
  4017bc:	f3bf 8f6f 	isb	sy
  4017c0:	e7e8      	b.n	401794 <xQueueGenericSend+0xc4>
						else if( xYieldRequired != pdFALSE )
  4017c2:	2800      	cmp	r0, #0
  4017c4:	d0e6      	beq.n	401794 <xQueueGenericSend+0xc4>
							queueYIELD_IF_USING_PREEMPTION();
  4017c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4017ca:	4b31      	ldr	r3, [pc, #196]	; (401890 <xQueueGenericSend+0x1c0>)
  4017cc:	601a      	str	r2, [r3, #0]
  4017ce:	f3bf 8f4f 	dsb	sy
  4017d2:	f3bf 8f6f 	isb	sy
  4017d6:	e7dd      	b.n	401794 <xQueueGenericSend+0xc4>
					taskEXIT_CRITICAL();
  4017d8:	4b2e      	ldr	r3, [pc, #184]	; (401894 <xQueueGenericSend+0x1c4>)
  4017da:	4798      	blx	r3
					return errQUEUE_FULL;
  4017dc:	2000      	movs	r0, #0
  4017de:	e7dc      	b.n	40179a <xQueueGenericSend+0xca>
				prvUnlockQueue( pxQueue );
  4017e0:	4620      	mov	r0, r4
  4017e2:	4b2e      	ldr	r3, [pc, #184]	; (40189c <xQueueGenericSend+0x1cc>)
  4017e4:	4798      	blx	r3
				( void ) xTaskResumeAll();
  4017e6:	4b2e      	ldr	r3, [pc, #184]	; (4018a0 <xQueueGenericSend+0x1d0>)
  4017e8:	4798      	blx	r3
  4017ea:	2701      	movs	r7, #1
		taskENTER_CRITICAL();
  4017ec:	47b0      	blx	r6
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
  4017ee:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  4017f0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  4017f2:	429a      	cmp	r2, r3
  4017f4:	d3b9      	bcc.n	40176a <xQueueGenericSend+0x9a>
  4017f6:	2d02      	cmp	r5, #2
  4017f8:	d0b7      	beq.n	40176a <xQueueGenericSend+0x9a>
				if( xTicksToWait == ( TickType_t ) 0 )
  4017fa:	9b01      	ldr	r3, [sp, #4]
  4017fc:	2b00      	cmp	r3, #0
  4017fe:	d0eb      	beq.n	4017d8 <xQueueGenericSend+0x108>
				else if( xEntryTimeSet == pdFALSE )
  401800:	b90f      	cbnz	r7, 401806 <xQueueGenericSend+0x136>
					vTaskSetTimeOutState( &xTimeOut );
  401802:	a802      	add	r0, sp, #8
  401804:	47d0      	blx	sl
		taskEXIT_CRITICAL();
  401806:	4b23      	ldr	r3, [pc, #140]	; (401894 <xQueueGenericSend+0x1c4>)
  401808:	4798      	blx	r3
		vTaskSuspendAll();
  40180a:	4b26      	ldr	r3, [pc, #152]	; (4018a4 <xQueueGenericSend+0x1d4>)
  40180c:	4798      	blx	r3
		prvLockQueue( pxQueue );
  40180e:	47b0      	blx	r6
  401810:	6c63      	ldr	r3, [r4, #68]	; 0x44
  401812:	f1b3 3fff 	cmp.w	r3, #4294967295
  401816:	d101      	bne.n	40181c <xQueueGenericSend+0x14c>
  401818:	2300      	movs	r3, #0
  40181a:	6463      	str	r3, [r4, #68]	; 0x44
  40181c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  40181e:	f1b3 3fff 	cmp.w	r3, #4294967295
  401822:	d101      	bne.n	401828 <xQueueGenericSend+0x158>
  401824:	2300      	movs	r3, #0
  401826:	64a3      	str	r3, [r4, #72]	; 0x48
  401828:	4b1a      	ldr	r3, [pc, #104]	; (401894 <xQueueGenericSend+0x1c4>)
  40182a:	4798      	blx	r3
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  40182c:	a901      	add	r1, sp, #4
  40182e:	a802      	add	r0, sp, #8
  401830:	4b1d      	ldr	r3, [pc, #116]	; (4018a8 <xQueueGenericSend+0x1d8>)
  401832:	4798      	blx	r3
  401834:	b9e0      	cbnz	r0, 401870 <xQueueGenericSend+0x1a0>
	taskENTER_CRITICAL();
  401836:	47b0      	blx	r6
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
  401838:	f8d4 b038 	ldr.w	fp, [r4, #56]	; 0x38
  40183c:	6be7      	ldr	r7, [r4, #60]	; 0x3c
	taskEXIT_CRITICAL();
  40183e:	4b15      	ldr	r3, [pc, #84]	; (401894 <xQueueGenericSend+0x1c4>)
  401840:	4798      	blx	r3
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
  401842:	45bb      	cmp	fp, r7
  401844:	d1cc      	bne.n	4017e0 <xQueueGenericSend+0x110>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
  401846:	9901      	ldr	r1, [sp, #4]
  401848:	f104 0010 	add.w	r0, r4, #16
  40184c:	4b17      	ldr	r3, [pc, #92]	; (4018ac <xQueueGenericSend+0x1dc>)
  40184e:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  401850:	4620      	mov	r0, r4
  401852:	4b12      	ldr	r3, [pc, #72]	; (40189c <xQueueGenericSend+0x1cc>)
  401854:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  401856:	4b12      	ldr	r3, [pc, #72]	; (4018a0 <xQueueGenericSend+0x1d0>)
  401858:	4798      	blx	r3
  40185a:	2800      	cmp	r0, #0
  40185c:	d1c5      	bne.n	4017ea <xQueueGenericSend+0x11a>
					portYIELD_WITHIN_API();
  40185e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  401862:	f8c9 3000 	str.w	r3, [r9]
  401866:	f3bf 8f4f 	dsb	sy
  40186a:	f3bf 8f6f 	isb	sy
  40186e:	e7bc      	b.n	4017ea <xQueueGenericSend+0x11a>
			prvUnlockQueue( pxQueue );
  401870:	4620      	mov	r0, r4
  401872:	4b0a      	ldr	r3, [pc, #40]	; (40189c <xQueueGenericSend+0x1cc>)
  401874:	4798      	blx	r3
			( void ) xTaskResumeAll();
  401876:	4b0a      	ldr	r3, [pc, #40]	; (4018a0 <xQueueGenericSend+0x1d0>)
  401878:	4798      	blx	r3
			return errQUEUE_FULL;
  40187a:	2000      	movs	r0, #0
  40187c:	e78d      	b.n	40179a <xQueueGenericSend+0xca>
  40187e:	bf00      	nop
  401880:	00402721 	.word	0x00402721
  401884:	00401135 	.word	0x00401135
  401888:	004013e5 	.word	0x004013e5
  40188c:	0040146d 	.word	0x0040146d
  401890:	e000ed04 	.word	0xe000ed04
  401894:	00401181 	.word	0x00401181
  401898:	004025b9 	.word	0x004025b9
  40189c:	0040151d 	.word	0x0040151d
  4018a0:	0040219d 	.word	0x0040219d
  4018a4:	00402035 	.word	0x00402035
  4018a8:	00402681 	.word	0x00402681
  4018ac:	004024b5 	.word	0x004024b5
  4018b0:	00402651 	.word	0x00402651

004018b4 <xQueueGenericSendFromISR>:
	configASSERT( pxQueue );
  4018b4:	2800      	cmp	r0, #0
  4018b6:	d036      	beq.n	401926 <xQueueGenericSendFromISR+0x72>
{
  4018b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4018bc:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  4018be:	2900      	cmp	r1, #0
  4018c0:	d03c      	beq.n	40193c <xQueueGenericSendFromISR+0x88>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  4018c2:	2b02      	cmp	r3, #2
  4018c4:	d048      	beq.n	401958 <xQueueGenericSendFromISR+0xa4>
  4018c6:	461e      	mov	r6, r3
  4018c8:	4615      	mov	r5, r2
  4018ca:	4688      	mov	r8, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
  4018cc:	4b35      	ldr	r3, [pc, #212]	; (4019a4 <xQueueGenericSendFromISR+0xf0>)
  4018ce:	4798      	blx	r3
	__asm volatile
  4018d0:	f3ef 8711 	mrs	r7, BASEPRI
  4018d4:	f04f 0380 	mov.w	r3, #128	; 0x80
  4018d8:	b672      	cpsid	i
  4018da:	f383 8811 	msr	BASEPRI, r3
  4018de:	f3bf 8f6f 	isb	sy
  4018e2:	f3bf 8f4f 	dsb	sy
  4018e6:	b662      	cpsie	i
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
  4018e8:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  4018ea:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  4018ec:	429a      	cmp	r2, r3
  4018ee:	d301      	bcc.n	4018f4 <xQueueGenericSendFromISR+0x40>
  4018f0:	2e02      	cmp	r6, #2
  4018f2:	d14f      	bne.n	401994 <xQueueGenericSendFromISR+0xe0>
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  4018f4:	4632      	mov	r2, r6
  4018f6:	4641      	mov	r1, r8
  4018f8:	4620      	mov	r0, r4
  4018fa:	4b2b      	ldr	r3, [pc, #172]	; (4019a8 <xQueueGenericSendFromISR+0xf4>)
  4018fc:	4798      	blx	r3
			if( pxQueue->xTxLock == queueUNLOCKED )
  4018fe:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401900:	f1b3 3fff 	cmp.w	r3, #4294967295
  401904:	d141      	bne.n	40198a <xQueueGenericSendFromISR+0xd6>
					if( pxQueue->pxQueueSetContainer != NULL )
  401906:	6d63      	ldr	r3, [r4, #84]	; 0x54
  401908:	2b00      	cmp	r3, #0
  40190a:	d033      	beq.n	401974 <xQueueGenericSendFromISR+0xc0>
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
  40190c:	4631      	mov	r1, r6
  40190e:	4620      	mov	r0, r4
  401910:	4b26      	ldr	r3, [pc, #152]	; (4019ac <xQueueGenericSendFromISR+0xf8>)
  401912:	4798      	blx	r3
							if( pxHigherPriorityTaskWoken != NULL )
  401914:	2d00      	cmp	r5, #0
  401916:	d03f      	beq.n	401998 <xQueueGenericSendFromISR+0xe4>
  401918:	2801      	cmp	r0, #1
  40191a:	d13d      	bne.n	401998 <xQueueGenericSendFromISR+0xe4>
								*pxHigherPriorityTaskWoken = pdTRUE;
  40191c:	6028      	str	r0, [r5, #0]
	__asm volatile
  40191e:	f387 8811 	msr	BASEPRI, r7
}
  401922:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	__asm volatile
  401926:	f04f 0380 	mov.w	r3, #128	; 0x80
  40192a:	b672      	cpsid	i
  40192c:	f383 8811 	msr	BASEPRI, r3
  401930:	f3bf 8f6f 	isb	sy
  401934:	f3bf 8f4f 	dsb	sy
  401938:	b662      	cpsie	i
  40193a:	e7fe      	b.n	40193a <xQueueGenericSendFromISR+0x86>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  40193c:	6c00      	ldr	r0, [r0, #64]	; 0x40
  40193e:	2800      	cmp	r0, #0
  401940:	d0bf      	beq.n	4018c2 <xQueueGenericSendFromISR+0xe>
  401942:	f04f 0380 	mov.w	r3, #128	; 0x80
  401946:	b672      	cpsid	i
  401948:	f383 8811 	msr	BASEPRI, r3
  40194c:	f3bf 8f6f 	isb	sy
  401950:	f3bf 8f4f 	dsb	sy
  401954:	b662      	cpsie	i
  401956:	e7fe      	b.n	401956 <xQueueGenericSendFromISR+0xa2>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  401958:	6be0      	ldr	r0, [r4, #60]	; 0x3c
  40195a:	2801      	cmp	r0, #1
  40195c:	d0b3      	beq.n	4018c6 <xQueueGenericSendFromISR+0x12>
  40195e:	f04f 0380 	mov.w	r3, #128	; 0x80
  401962:	b672      	cpsid	i
  401964:	f383 8811 	msr	BASEPRI, r3
  401968:	f3bf 8f6f 	isb	sy
  40196c:	f3bf 8f4f 	dsb	sy
  401970:	b662      	cpsie	i
  401972:	e7fe      	b.n	401972 <xQueueGenericSendFromISR+0xbe>
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  401974:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401976:	b18b      	cbz	r3, 40199c <xQueueGenericSendFromISR+0xe8>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  401978:	f104 0024 	add.w	r0, r4, #36	; 0x24
  40197c:	4b0c      	ldr	r3, [pc, #48]	; (4019b0 <xQueueGenericSendFromISR+0xfc>)
  40197e:	4798      	blx	r3
								if( pxHigherPriorityTaskWoken != NULL )
  401980:	b175      	cbz	r5, 4019a0 <xQueueGenericSendFromISR+0xec>
  401982:	b168      	cbz	r0, 4019a0 <xQueueGenericSendFromISR+0xec>
									*pxHigherPriorityTaskWoken = pdTRUE;
  401984:	2001      	movs	r0, #1
  401986:	6028      	str	r0, [r5, #0]
  401988:	e7c9      	b.n	40191e <xQueueGenericSendFromISR+0x6a>
				++( pxQueue->xTxLock );
  40198a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  40198c:	3301      	adds	r3, #1
  40198e:	64a3      	str	r3, [r4, #72]	; 0x48
			xReturn = pdPASS;
  401990:	2001      	movs	r0, #1
  401992:	e7c4      	b.n	40191e <xQueueGenericSendFromISR+0x6a>
			xReturn = errQUEUE_FULL;
  401994:	2000      	movs	r0, #0
  401996:	e7c2      	b.n	40191e <xQueueGenericSendFromISR+0x6a>
			xReturn = pdPASS;
  401998:	2001      	movs	r0, #1
  40199a:	e7c0      	b.n	40191e <xQueueGenericSendFromISR+0x6a>
  40199c:	2001      	movs	r0, #1
  40199e:	e7be      	b.n	40191e <xQueueGenericSendFromISR+0x6a>
  4019a0:	2001      	movs	r0, #1
  4019a2:	e7bc      	b.n	40191e <xQueueGenericSendFromISR+0x6a>
  4019a4:	0040132d 	.word	0x0040132d
  4019a8:	004013e5 	.word	0x004013e5
  4019ac:	0040146d 	.word	0x0040146d
  4019b0:	004025b9 	.word	0x004025b9

004019b4 <xQueueGiveFromISR>:
	configASSERT( pxQueue );
  4019b4:	b170      	cbz	r0, 4019d4 <xQueueGiveFromISR+0x20>
{
  4019b6:	b570      	push	{r4, r5, r6, lr}
  4019b8:	4604      	mov	r4, r0
	configASSERT( pxQueue->uxItemSize == 0 );
  4019ba:	6c03      	ldr	r3, [r0, #64]	; 0x40
  4019bc:	b1ab      	cbz	r3, 4019ea <xQueueGiveFromISR+0x36>
  4019be:	f04f 0380 	mov.w	r3, #128	; 0x80
  4019c2:	b672      	cpsid	i
  4019c4:	f383 8811 	msr	BASEPRI, r3
  4019c8:	f3bf 8f6f 	isb	sy
  4019cc:	f3bf 8f4f 	dsb	sy
  4019d0:	b662      	cpsie	i
  4019d2:	e7fe      	b.n	4019d2 <xQueueGiveFromISR+0x1e>
  4019d4:	f04f 0380 	mov.w	r3, #128	; 0x80
  4019d8:	b672      	cpsid	i
  4019da:	f383 8811 	msr	BASEPRI, r3
  4019de:	f3bf 8f6f 	isb	sy
  4019e2:	f3bf 8f4f 	dsb	sy
  4019e6:	b662      	cpsie	i
  4019e8:	e7fe      	b.n	4019e8 <xQueueGiveFromISR+0x34>
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
  4019ea:	6803      	ldr	r3, [r0, #0]
  4019ec:	b333      	cbz	r3, 401a3c <xQueueGiveFromISR+0x88>
  4019ee:	460d      	mov	r5, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
  4019f0:	4b25      	ldr	r3, [pc, #148]	; (401a88 <xQueueGiveFromISR+0xd4>)
  4019f2:	4798      	blx	r3
	__asm volatile
  4019f4:	f3ef 8611 	mrs	r6, BASEPRI
  4019f8:	f04f 0380 	mov.w	r3, #128	; 0x80
  4019fc:	b672      	cpsid	i
  4019fe:	f383 8811 	msr	BASEPRI, r3
  401a02:	f3bf 8f6f 	isb	sy
  401a06:	f3bf 8f4f 	dsb	sy
  401a0a:	b662      	cpsie	i
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
  401a0c:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  401a0e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  401a10:	429a      	cmp	r2, r3
  401a12:	d231      	bcs.n	401a78 <xQueueGiveFromISR+0xc4>
			++( pxQueue->uxMessagesWaiting );
  401a14:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  401a16:	3301      	adds	r3, #1
  401a18:	63a3      	str	r3, [r4, #56]	; 0x38
			if( pxQueue->xTxLock == queueUNLOCKED )
  401a1a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401a1c:	f1b3 3fff 	cmp.w	r3, #4294967295
  401a20:	d125      	bne.n	401a6e <xQueueGiveFromISR+0xba>
					if( pxQueue->pxQueueSetContainer != NULL )
  401a22:	6d63      	ldr	r3, [r4, #84]	; 0x54
  401a24:	b1c3      	cbz	r3, 401a58 <xQueueGiveFromISR+0xa4>
						if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  401a26:	2100      	movs	r1, #0
  401a28:	4620      	mov	r0, r4
  401a2a:	4b18      	ldr	r3, [pc, #96]	; (401a8c <xQueueGiveFromISR+0xd8>)
  401a2c:	4798      	blx	r3
							if( pxHigherPriorityTaskWoken != NULL )
  401a2e:	b32d      	cbz	r5, 401a7c <xQueueGiveFromISR+0xc8>
  401a30:	2801      	cmp	r0, #1
  401a32:	d123      	bne.n	401a7c <xQueueGiveFromISR+0xc8>
								*pxHigherPriorityTaskWoken = pdTRUE;
  401a34:	6028      	str	r0, [r5, #0]
	__asm volatile
  401a36:	f386 8811 	msr	BASEPRI, r6
}
  401a3a:	bd70      	pop	{r4, r5, r6, pc}
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
  401a3c:	6843      	ldr	r3, [r0, #4]
  401a3e:	2b00      	cmp	r3, #0
  401a40:	d0d5      	beq.n	4019ee <xQueueGiveFromISR+0x3a>
	__asm volatile
  401a42:	f04f 0380 	mov.w	r3, #128	; 0x80
  401a46:	b672      	cpsid	i
  401a48:	f383 8811 	msr	BASEPRI, r3
  401a4c:	f3bf 8f6f 	isb	sy
  401a50:	f3bf 8f4f 	dsb	sy
  401a54:	b662      	cpsie	i
  401a56:	e7fe      	b.n	401a56 <xQueueGiveFromISR+0xa2>
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  401a58:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401a5a:	b18b      	cbz	r3, 401a80 <xQueueGiveFromISR+0xcc>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  401a5c:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401a60:	4b0b      	ldr	r3, [pc, #44]	; (401a90 <xQueueGiveFromISR+0xdc>)
  401a62:	4798      	blx	r3
								if( pxHigherPriorityTaskWoken != NULL )
  401a64:	b175      	cbz	r5, 401a84 <xQueueGiveFromISR+0xd0>
  401a66:	b168      	cbz	r0, 401a84 <xQueueGiveFromISR+0xd0>
									*pxHigherPriorityTaskWoken = pdTRUE;
  401a68:	2001      	movs	r0, #1
  401a6a:	6028      	str	r0, [r5, #0]
  401a6c:	e7e3      	b.n	401a36 <xQueueGiveFromISR+0x82>
				++( pxQueue->xTxLock );
  401a6e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401a70:	3301      	adds	r3, #1
  401a72:	64a3      	str	r3, [r4, #72]	; 0x48
			xReturn = pdPASS;
  401a74:	2001      	movs	r0, #1
  401a76:	e7de      	b.n	401a36 <xQueueGiveFromISR+0x82>
			xReturn = errQUEUE_FULL;
  401a78:	2000      	movs	r0, #0
  401a7a:	e7dc      	b.n	401a36 <xQueueGiveFromISR+0x82>
			xReturn = pdPASS;
  401a7c:	2001      	movs	r0, #1
  401a7e:	e7da      	b.n	401a36 <xQueueGiveFromISR+0x82>
  401a80:	2001      	movs	r0, #1
  401a82:	e7d8      	b.n	401a36 <xQueueGiveFromISR+0x82>
  401a84:	2001      	movs	r0, #1
  401a86:	e7d6      	b.n	401a36 <xQueueGiveFromISR+0x82>
  401a88:	0040132d 	.word	0x0040132d
  401a8c:	0040146d 	.word	0x0040146d
  401a90:	004025b9 	.word	0x004025b9

00401a94 <xQueueGenericReceive>:
{
  401a94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  401a98:	b084      	sub	sp, #16
  401a9a:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
  401a9c:	b198      	cbz	r0, 401ac6 <xQueueGenericReceive+0x32>
  401a9e:	4604      	mov	r4, r0
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  401aa0:	b1e1      	cbz	r1, 401adc <xQueueGenericReceive+0x48>
  401aa2:	4698      	mov	r8, r3
  401aa4:	460f      	mov	r7, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
  401aa6:	4b61      	ldr	r3, [pc, #388]	; (401c2c <xQueueGenericReceive+0x198>)
  401aa8:	4798      	blx	r3
  401aaa:	bb28      	cbnz	r0, 401af8 <xQueueGenericReceive+0x64>
  401aac:	9b01      	ldr	r3, [sp, #4]
  401aae:	b353      	cbz	r3, 401b06 <xQueueGenericReceive+0x72>
  401ab0:	f04f 0380 	mov.w	r3, #128	; 0x80
  401ab4:	b672      	cpsid	i
  401ab6:	f383 8811 	msr	BASEPRI, r3
  401aba:	f3bf 8f6f 	isb	sy
  401abe:	f3bf 8f4f 	dsb	sy
  401ac2:	b662      	cpsie	i
  401ac4:	e7fe      	b.n	401ac4 <xQueueGenericReceive+0x30>
  401ac6:	f04f 0380 	mov.w	r3, #128	; 0x80
  401aca:	b672      	cpsid	i
  401acc:	f383 8811 	msr	BASEPRI, r3
  401ad0:	f3bf 8f6f 	isb	sy
  401ad4:	f3bf 8f4f 	dsb	sy
  401ad8:	b662      	cpsie	i
  401ada:	e7fe      	b.n	401ada <xQueueGenericReceive+0x46>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  401adc:	6c02      	ldr	r2, [r0, #64]	; 0x40
  401ade:	2a00      	cmp	r2, #0
  401ae0:	d0df      	beq.n	401aa2 <xQueueGenericReceive+0xe>
  401ae2:	f04f 0380 	mov.w	r3, #128	; 0x80
  401ae6:	b672      	cpsid	i
  401ae8:	f383 8811 	msr	BASEPRI, r3
  401aec:	f3bf 8f6f 	isb	sy
  401af0:	f3bf 8f4f 	dsb	sy
  401af4:	b662      	cpsie	i
  401af6:	e7fe      	b.n	401af6 <xQueueGenericReceive+0x62>
  401af8:	2600      	movs	r6, #0
		taskENTER_CRITICAL();
  401afa:	4d4d      	ldr	r5, [pc, #308]	; (401c30 <xQueueGenericReceive+0x19c>)
					vTaskSetTimeOutState( &xTimeOut );
  401afc:	f8df a160 	ldr.w	sl, [pc, #352]	; 401c60 <xQueueGenericReceive+0x1cc>
					portYIELD_WITHIN_API();
  401b00:	f8df 913c 	ldr.w	r9, [pc, #316]	; 401c40 <xQueueGenericReceive+0x1ac>
  401b04:	e04b      	b.n	401b9e <xQueueGenericReceive+0x10a>
  401b06:	2600      	movs	r6, #0
  401b08:	e7f7      	b.n	401afa <xQueueGenericReceive+0x66>
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
  401b0a:	68e5      	ldr	r5, [r4, #12]
				prvCopyDataFromQueue( pxQueue, pvBuffer );
  401b0c:	4639      	mov	r1, r7
  401b0e:	4620      	mov	r0, r4
  401b10:	4b48      	ldr	r3, [pc, #288]	; (401c34 <xQueueGenericReceive+0x1a0>)
  401b12:	4798      	blx	r3
				if( xJustPeeking == pdFALSE )
  401b14:	f1b8 0f00 	cmp.w	r8, #0
  401b18:	d11d      	bne.n	401b56 <xQueueGenericReceive+0xc2>
					--( pxQueue->uxMessagesWaiting );
  401b1a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  401b1c:	3b01      	subs	r3, #1
  401b1e:	63a3      	str	r3, [r4, #56]	; 0x38
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  401b20:	6823      	ldr	r3, [r4, #0]
  401b22:	b913      	cbnz	r3, 401b2a <xQueueGenericReceive+0x96>
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
  401b24:	4b44      	ldr	r3, [pc, #272]	; (401c38 <xQueueGenericReceive+0x1a4>)
  401b26:	4798      	blx	r3
  401b28:	6060      	str	r0, [r4, #4]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  401b2a:	6923      	ldr	r3, [r4, #16]
  401b2c:	b16b      	cbz	r3, 401b4a <xQueueGenericReceive+0xb6>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  401b2e:	f104 0010 	add.w	r0, r4, #16
  401b32:	4b42      	ldr	r3, [pc, #264]	; (401c3c <xQueueGenericReceive+0x1a8>)
  401b34:	4798      	blx	r3
  401b36:	2801      	cmp	r0, #1
  401b38:	d107      	bne.n	401b4a <xQueueGenericReceive+0xb6>
							queueYIELD_IF_USING_PREEMPTION();
  401b3a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401b3e:	4b40      	ldr	r3, [pc, #256]	; (401c40 <xQueueGenericReceive+0x1ac>)
  401b40:	601a      	str	r2, [r3, #0]
  401b42:	f3bf 8f4f 	dsb	sy
  401b46:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
  401b4a:	4b3e      	ldr	r3, [pc, #248]	; (401c44 <xQueueGenericReceive+0x1b0>)
  401b4c:	4798      	blx	r3
				return pdPASS;
  401b4e:	2001      	movs	r0, #1
}
  401b50:	b004      	add	sp, #16
  401b52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
  401b56:	60e5      	str	r5, [r4, #12]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  401b58:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401b5a:	2b00      	cmp	r3, #0
  401b5c:	d0f5      	beq.n	401b4a <xQueueGenericReceive+0xb6>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  401b5e:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401b62:	4b36      	ldr	r3, [pc, #216]	; (401c3c <xQueueGenericReceive+0x1a8>)
  401b64:	4798      	blx	r3
  401b66:	2800      	cmp	r0, #0
  401b68:	d0ef      	beq.n	401b4a <xQueueGenericReceive+0xb6>
							queueYIELD_IF_USING_PREEMPTION();
  401b6a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401b6e:	4b34      	ldr	r3, [pc, #208]	; (401c40 <xQueueGenericReceive+0x1ac>)
  401b70:	601a      	str	r2, [r3, #0]
  401b72:	f3bf 8f4f 	dsb	sy
  401b76:	f3bf 8f6f 	isb	sy
  401b7a:	e7e6      	b.n	401b4a <xQueueGenericReceive+0xb6>
					taskEXIT_CRITICAL();
  401b7c:	4b31      	ldr	r3, [pc, #196]	; (401c44 <xQueueGenericReceive+0x1b0>)
  401b7e:	4798      	blx	r3
					return errQUEUE_EMPTY;
  401b80:	2000      	movs	r0, #0
  401b82:	e7e5      	b.n	401b50 <xQueueGenericReceive+0xbc>
						taskENTER_CRITICAL();
  401b84:	47a8      	blx	r5
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
  401b86:	6860      	ldr	r0, [r4, #4]
  401b88:	4b2f      	ldr	r3, [pc, #188]	; (401c48 <xQueueGenericReceive+0x1b4>)
  401b8a:	4798      	blx	r3
						taskEXIT_CRITICAL();
  401b8c:	4b2d      	ldr	r3, [pc, #180]	; (401c44 <xQueueGenericReceive+0x1b0>)
  401b8e:	4798      	blx	r3
  401b90:	e030      	b.n	401bf4 <xQueueGenericReceive+0x160>
				prvUnlockQueue( pxQueue );
  401b92:	4620      	mov	r0, r4
  401b94:	4b2d      	ldr	r3, [pc, #180]	; (401c4c <xQueueGenericReceive+0x1b8>)
  401b96:	4798      	blx	r3
				( void ) xTaskResumeAll();
  401b98:	4b2d      	ldr	r3, [pc, #180]	; (401c50 <xQueueGenericReceive+0x1bc>)
  401b9a:	4798      	blx	r3
  401b9c:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
  401b9e:	47a8      	blx	r5
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
  401ba0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  401ba2:	2b00      	cmp	r3, #0
  401ba4:	d1b1      	bne.n	401b0a <xQueueGenericReceive+0x76>
				if( xTicksToWait == ( TickType_t ) 0 )
  401ba6:	9b01      	ldr	r3, [sp, #4]
  401ba8:	2b00      	cmp	r3, #0
  401baa:	d0e7      	beq.n	401b7c <xQueueGenericReceive+0xe8>
				else if( xEntryTimeSet == pdFALSE )
  401bac:	b90e      	cbnz	r6, 401bb2 <xQueueGenericReceive+0x11e>
					vTaskSetTimeOutState( &xTimeOut );
  401bae:	a802      	add	r0, sp, #8
  401bb0:	47d0      	blx	sl
		taskEXIT_CRITICAL();
  401bb2:	4b24      	ldr	r3, [pc, #144]	; (401c44 <xQueueGenericReceive+0x1b0>)
  401bb4:	4798      	blx	r3
		vTaskSuspendAll();
  401bb6:	4b27      	ldr	r3, [pc, #156]	; (401c54 <xQueueGenericReceive+0x1c0>)
  401bb8:	4798      	blx	r3
		prvLockQueue( pxQueue );
  401bba:	47a8      	blx	r5
  401bbc:	6c63      	ldr	r3, [r4, #68]	; 0x44
  401bbe:	f1b3 3fff 	cmp.w	r3, #4294967295
  401bc2:	d101      	bne.n	401bc8 <xQueueGenericReceive+0x134>
  401bc4:	2300      	movs	r3, #0
  401bc6:	6463      	str	r3, [r4, #68]	; 0x44
  401bc8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401bca:	f1b3 3fff 	cmp.w	r3, #4294967295
  401bce:	d101      	bne.n	401bd4 <xQueueGenericReceive+0x140>
  401bd0:	2300      	movs	r3, #0
  401bd2:	64a3      	str	r3, [r4, #72]	; 0x48
  401bd4:	4b1b      	ldr	r3, [pc, #108]	; (401c44 <xQueueGenericReceive+0x1b0>)
  401bd6:	4798      	blx	r3
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  401bd8:	a901      	add	r1, sp, #4
  401bda:	a802      	add	r0, sp, #8
  401bdc:	4b1e      	ldr	r3, [pc, #120]	; (401c58 <xQueueGenericReceive+0x1c4>)
  401bde:	4798      	blx	r3
  401be0:	b9e8      	cbnz	r0, 401c1e <xQueueGenericReceive+0x18a>
	taskENTER_CRITICAL();
  401be2:	47a8      	blx	r5
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
  401be4:	6ba6      	ldr	r6, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
  401be6:	4b17      	ldr	r3, [pc, #92]	; (401c44 <xQueueGenericReceive+0x1b0>)
  401be8:	4798      	blx	r3
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
  401bea:	2e00      	cmp	r6, #0
  401bec:	d1d1      	bne.n	401b92 <xQueueGenericReceive+0xfe>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  401bee:	6823      	ldr	r3, [r4, #0]
  401bf0:	2b00      	cmp	r3, #0
  401bf2:	d0c7      	beq.n	401b84 <xQueueGenericReceive+0xf0>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  401bf4:	9901      	ldr	r1, [sp, #4]
  401bf6:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401bfa:	4b18      	ldr	r3, [pc, #96]	; (401c5c <xQueueGenericReceive+0x1c8>)
  401bfc:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  401bfe:	4620      	mov	r0, r4
  401c00:	4b12      	ldr	r3, [pc, #72]	; (401c4c <xQueueGenericReceive+0x1b8>)
  401c02:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  401c04:	4b12      	ldr	r3, [pc, #72]	; (401c50 <xQueueGenericReceive+0x1bc>)
  401c06:	4798      	blx	r3
  401c08:	2800      	cmp	r0, #0
  401c0a:	d1c7      	bne.n	401b9c <xQueueGenericReceive+0x108>
					portYIELD_WITHIN_API();
  401c0c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  401c10:	f8c9 3000 	str.w	r3, [r9]
  401c14:	f3bf 8f4f 	dsb	sy
  401c18:	f3bf 8f6f 	isb	sy
  401c1c:	e7be      	b.n	401b9c <xQueueGenericReceive+0x108>
			prvUnlockQueue( pxQueue );
  401c1e:	4620      	mov	r0, r4
  401c20:	4b0a      	ldr	r3, [pc, #40]	; (401c4c <xQueueGenericReceive+0x1b8>)
  401c22:	4798      	blx	r3
			( void ) xTaskResumeAll();
  401c24:	4b0a      	ldr	r3, [pc, #40]	; (401c50 <xQueueGenericReceive+0x1bc>)
  401c26:	4798      	blx	r3
			return errQUEUE_EMPTY;
  401c28:	2000      	movs	r0, #0
  401c2a:	e791      	b.n	401b50 <xQueueGenericReceive+0xbc>
  401c2c:	00402721 	.word	0x00402721
  401c30:	00401135 	.word	0x00401135
  401c34:	004014f5 	.word	0x004014f5
  401c38:	004028a1 	.word	0x004028a1
  401c3c:	004025b9 	.word	0x004025b9
  401c40:	e000ed04 	.word	0xe000ed04
  401c44:	00401181 	.word	0x00401181
  401c48:	00402741 	.word	0x00402741
  401c4c:	0040151d 	.word	0x0040151d
  401c50:	0040219d 	.word	0x0040219d
  401c54:	00402035 	.word	0x00402035
  401c58:	00402681 	.word	0x00402681
  401c5c:	004024b5 	.word	0x004024b5
  401c60:	00402651 	.word	0x00402651

00401c64 <vQueueAddToRegistry>:
	{
  401c64:	b410      	push	{r4}
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
  401c66:	4b0b      	ldr	r3, [pc, #44]	; (401c94 <vQueueAddToRegistry+0x30>)
  401c68:	681b      	ldr	r3, [r3, #0]
  401c6a:	b153      	cbz	r3, 401c82 <vQueueAddToRegistry+0x1e>
  401c6c:	2301      	movs	r3, #1
  401c6e:	4c09      	ldr	r4, [pc, #36]	; (401c94 <vQueueAddToRegistry+0x30>)
  401c70:	f854 2033 	ldr.w	r2, [r4, r3, lsl #3]
  401c74:	b132      	cbz	r2, 401c84 <vQueueAddToRegistry+0x20>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
  401c76:	3301      	adds	r3, #1
  401c78:	2b08      	cmp	r3, #8
  401c7a:	d1f9      	bne.n	401c70 <vQueueAddToRegistry+0xc>
	}
  401c7c:	f85d 4b04 	ldr.w	r4, [sp], #4
  401c80:	4770      	bx	lr
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
  401c82:	2300      	movs	r3, #0
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
  401c84:	4a03      	ldr	r2, [pc, #12]	; (401c94 <vQueueAddToRegistry+0x30>)
  401c86:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
  401c8a:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  401c8e:	6058      	str	r0, [r3, #4]
				break;
  401c90:	e7f4      	b.n	401c7c <vQueueAddToRegistry+0x18>
  401c92:	bf00      	nop
  401c94:	20400c68 	.word	0x20400c68

00401c98 <vQueueWaitForMessageRestricted>:
	{
  401c98:	b570      	push	{r4, r5, r6, lr}
  401c9a:	4604      	mov	r4, r0
  401c9c:	460d      	mov	r5, r1
  401c9e:	4616      	mov	r6, r2
		prvLockQueue( pxQueue );
  401ca0:	4b0f      	ldr	r3, [pc, #60]	; (401ce0 <vQueueWaitForMessageRestricted+0x48>)
  401ca2:	4798      	blx	r3
  401ca4:	6c63      	ldr	r3, [r4, #68]	; 0x44
  401ca6:	f1b3 3fff 	cmp.w	r3, #4294967295
  401caa:	d00b      	beq.n	401cc4 <vQueueWaitForMessageRestricted+0x2c>
  401cac:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401cae:	f1b3 3fff 	cmp.w	r3, #4294967295
  401cb2:	d00a      	beq.n	401cca <vQueueWaitForMessageRestricted+0x32>
  401cb4:	4b0b      	ldr	r3, [pc, #44]	; (401ce4 <vQueueWaitForMessageRestricted+0x4c>)
  401cb6:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
  401cb8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  401cba:	b14b      	cbz	r3, 401cd0 <vQueueWaitForMessageRestricted+0x38>
		prvUnlockQueue( pxQueue );
  401cbc:	4620      	mov	r0, r4
  401cbe:	4b0a      	ldr	r3, [pc, #40]	; (401ce8 <vQueueWaitForMessageRestricted+0x50>)
  401cc0:	4798      	blx	r3
  401cc2:	bd70      	pop	{r4, r5, r6, pc}
		prvLockQueue( pxQueue );
  401cc4:	2300      	movs	r3, #0
  401cc6:	6463      	str	r3, [r4, #68]	; 0x44
  401cc8:	e7f0      	b.n	401cac <vQueueWaitForMessageRestricted+0x14>
  401cca:	2300      	movs	r3, #0
  401ccc:	64a3      	str	r3, [r4, #72]	; 0x48
  401cce:	e7f1      	b.n	401cb4 <vQueueWaitForMessageRestricted+0x1c>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
  401cd0:	4632      	mov	r2, r6
  401cd2:	4629      	mov	r1, r5
  401cd4:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401cd8:	4b04      	ldr	r3, [pc, #16]	; (401cec <vQueueWaitForMessageRestricted+0x54>)
  401cda:	4798      	blx	r3
  401cdc:	e7ee      	b.n	401cbc <vQueueWaitForMessageRestricted+0x24>
  401cde:	bf00      	nop
  401ce0:	00401135 	.word	0x00401135
  401ce4:	00401181 	.word	0x00401181
  401ce8:	0040151d 	.word	0x0040151d
  401cec:	00402539 	.word	0x00402539

00401cf0 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  401cf0:	4b08      	ldr	r3, [pc, #32]	; (401d14 <prvResetNextTaskUnblockTime+0x24>)
  401cf2:	681b      	ldr	r3, [r3, #0]
  401cf4:	681b      	ldr	r3, [r3, #0]
  401cf6:	b13b      	cbz	r3, 401d08 <prvResetNextTaskUnblockTime+0x18>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  401cf8:	4b06      	ldr	r3, [pc, #24]	; (401d14 <prvResetNextTaskUnblockTime+0x24>)
  401cfa:	681b      	ldr	r3, [r3, #0]
  401cfc:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
  401cfe:	68db      	ldr	r3, [r3, #12]
  401d00:	685a      	ldr	r2, [r3, #4]
  401d02:	4b05      	ldr	r3, [pc, #20]	; (401d18 <prvResetNextTaskUnblockTime+0x28>)
  401d04:	601a      	str	r2, [r3, #0]
  401d06:	4770      	bx	lr
		xNextTaskUnblockTime = portMAX_DELAY;
  401d08:	f04f 32ff 	mov.w	r2, #4294967295
  401d0c:	4b02      	ldr	r3, [pc, #8]	; (401d18 <prvResetNextTaskUnblockTime+0x28>)
  401d0e:	601a      	str	r2, [r3, #0]
  401d10:	4770      	bx	lr
  401d12:	bf00      	nop
  401d14:	20400a64 	.word	0x20400a64
  401d18:	20400b10 	.word	0x20400b10

00401d1c <prvAddCurrentTaskToDelayedList>:
{
  401d1c:	b510      	push	{r4, lr}
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
  401d1e:	4b0f      	ldr	r3, [pc, #60]	; (401d5c <prvAddCurrentTaskToDelayedList+0x40>)
  401d20:	681b      	ldr	r3, [r3, #0]
  401d22:	6058      	str	r0, [r3, #4]
	if( xTimeToWake < xTickCount )
  401d24:	4b0e      	ldr	r3, [pc, #56]	; (401d60 <prvAddCurrentTaskToDelayedList+0x44>)
  401d26:	681b      	ldr	r3, [r3, #0]
  401d28:	4298      	cmp	r0, r3
  401d2a:	d30e      	bcc.n	401d4a <prvAddCurrentTaskToDelayedList+0x2e>
  401d2c:	4604      	mov	r4, r0
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  401d2e:	4b0d      	ldr	r3, [pc, #52]	; (401d64 <prvAddCurrentTaskToDelayedList+0x48>)
  401d30:	6818      	ldr	r0, [r3, #0]
  401d32:	4b0a      	ldr	r3, [pc, #40]	; (401d5c <prvAddCurrentTaskToDelayedList+0x40>)
  401d34:	6819      	ldr	r1, [r3, #0]
  401d36:	3104      	adds	r1, #4
  401d38:	4b0b      	ldr	r3, [pc, #44]	; (401d68 <prvAddCurrentTaskToDelayedList+0x4c>)
  401d3a:	4798      	blx	r3
		if( xTimeToWake < xNextTaskUnblockTime )
  401d3c:	4b0b      	ldr	r3, [pc, #44]	; (401d6c <prvAddCurrentTaskToDelayedList+0x50>)
  401d3e:	681b      	ldr	r3, [r3, #0]
  401d40:	429c      	cmp	r4, r3
  401d42:	d201      	bcs.n	401d48 <prvAddCurrentTaskToDelayedList+0x2c>
			xNextTaskUnblockTime = xTimeToWake;
  401d44:	4b09      	ldr	r3, [pc, #36]	; (401d6c <prvAddCurrentTaskToDelayedList+0x50>)
  401d46:	601c      	str	r4, [r3, #0]
  401d48:	bd10      	pop	{r4, pc}
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  401d4a:	4b09      	ldr	r3, [pc, #36]	; (401d70 <prvAddCurrentTaskToDelayedList+0x54>)
  401d4c:	6818      	ldr	r0, [r3, #0]
  401d4e:	4b03      	ldr	r3, [pc, #12]	; (401d5c <prvAddCurrentTaskToDelayedList+0x40>)
  401d50:	6819      	ldr	r1, [r3, #0]
  401d52:	3104      	adds	r1, #4
  401d54:	4b04      	ldr	r3, [pc, #16]	; (401d68 <prvAddCurrentTaskToDelayedList+0x4c>)
  401d56:	4798      	blx	r3
  401d58:	bd10      	pop	{r4, pc}
  401d5a:	bf00      	nop
  401d5c:	20400a60 	.word	0x20400a60
  401d60:	20400b58 	.word	0x20400b58
  401d64:	20400a64 	.word	0x20400a64
  401d68:	0040101d 	.word	0x0040101d
  401d6c:	20400b10 	.word	0x20400b10
  401d70:	20400a68 	.word	0x20400a68

00401d74 <xTaskGenericCreate>:
{
  401d74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401d78:	b083      	sub	sp, #12
  401d7a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  401d7c:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
  401d80:	9e0e      	ldr	r6, [sp, #56]	; 0x38
	configASSERT( pxTaskCode );
  401d82:	b160      	cbz	r0, 401d9e <xTaskGenericCreate+0x2a>
	configASSERT( ( ( uxPriority & ( UBaseType_t ) ( ~portPRIVILEGE_BIT ) ) < ( UBaseType_t ) configMAX_PRIORITIES ) );
  401d84:	2d04      	cmp	r5, #4
  401d86:	d915      	bls.n	401db4 <xTaskGenericCreate+0x40>
  401d88:	f04f 0380 	mov.w	r3, #128	; 0x80
  401d8c:	b672      	cpsid	i
  401d8e:	f383 8811 	msr	BASEPRI, r3
  401d92:	f3bf 8f6f 	isb	sy
  401d96:	f3bf 8f4f 	dsb	sy
  401d9a:	b662      	cpsie	i
  401d9c:	e7fe      	b.n	401d9c <xTaskGenericCreate+0x28>
  401d9e:	f04f 0380 	mov.w	r3, #128	; 0x80
  401da2:	b672      	cpsid	i
  401da4:	f383 8811 	msr	BASEPRI, r3
  401da8:	f3bf 8f6f 	isb	sy
  401dac:	f3bf 8f4f 	dsb	sy
  401db0:	b662      	cpsie	i
  401db2:	e7fe      	b.n	401db2 <xTaskGenericCreate+0x3e>
  401db4:	9001      	str	r0, [sp, #4]
  401db6:	4698      	mov	r8, r3
  401db8:	4691      	mov	r9, r2
  401dba:	460f      	mov	r7, r1
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  401dbc:	b936      	cbnz	r6, 401dcc <xTaskGenericCreate+0x58>
  401dbe:	0090      	lsls	r0, r2, #2
  401dc0:	4b62      	ldr	r3, [pc, #392]	; (401f4c <xTaskGenericCreate+0x1d8>)
  401dc2:	4798      	blx	r3
		if( pxStack != NULL )
  401dc4:	4606      	mov	r6, r0
  401dc6:	2800      	cmp	r0, #0
  401dc8:	f000 809e 	beq.w	401f08 <xTaskGenericCreate+0x194>
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
  401dcc:	2058      	movs	r0, #88	; 0x58
  401dce:	4b5f      	ldr	r3, [pc, #380]	; (401f4c <xTaskGenericCreate+0x1d8>)
  401dd0:	4798      	blx	r3
			if( pxNewTCB != NULL )
  401dd2:	4604      	mov	r4, r0
  401dd4:	2800      	cmp	r0, #0
  401dd6:	f000 8094 	beq.w	401f02 <xTaskGenericCreate+0x18e>
				pxNewTCB->pxStack = pxStack;
  401dda:	6306      	str	r6, [r0, #48]	; 0x30
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
  401ddc:	ea4f 0289 	mov.w	r2, r9, lsl #2
  401de0:	21a5      	movs	r1, #165	; 0xa5
  401de2:	4630      	mov	r0, r6
  401de4:	4b5a      	ldr	r3, [pc, #360]	; (401f50 <xTaskGenericCreate+0x1dc>)
  401de6:	4798      	blx	r3
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
  401de8:	f06f 4640 	mvn.w	r6, #3221225472	; 0xc0000000
  401dec:	444e      	add	r6, r9
  401dee:	6b23      	ldr	r3, [r4, #48]	; 0x30
  401df0:	eb03 0386 	add.w	r3, r3, r6, lsl #2
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
  401df4:	f023 0607 	bic.w	r6, r3, #7
		pxTCB->pcTaskName[ x ] = pcName[ x ];
  401df8:	783b      	ldrb	r3, [r7, #0]
  401dfa:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
		if( pcName[ x ] == 0x00 )
  401dfe:	783b      	ldrb	r3, [r7, #0]
  401e00:	2b00      	cmp	r3, #0
  401e02:	f040 8084 	bne.w	401f0e <xTaskGenericCreate+0x19a>
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
  401e06:	2700      	movs	r7, #0
  401e08:	f884 703d 	strb.w	r7, [r4, #61]	; 0x3d
	pxTCB->uxPriority = uxPriority;
  401e0c:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxTCB->uxBasePriority = uxPriority;
  401e0e:	64a5      	str	r5, [r4, #72]	; 0x48
		pxTCB->uxMutexesHeld = 0;
  401e10:	64e7      	str	r7, [r4, #76]	; 0x4c
	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
  401e12:	f104 0904 	add.w	r9, r4, #4
  401e16:	4648      	mov	r0, r9
  401e18:	f8df b184 	ldr.w	fp, [pc, #388]	; 401fa0 <xTaskGenericCreate+0x22c>
  401e1c:	47d8      	blx	fp
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
  401e1e:	f104 0018 	add.w	r0, r4, #24
  401e22:	47d8      	blx	fp
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
  401e24:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  401e26:	f1c5 0305 	rsb	r3, r5, #5
  401e2a:	61a3      	str	r3, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
  401e2c:	6264      	str	r4, [r4, #36]	; 0x24
		pxTCB->ulNotifiedValue = 0;
  401e2e:	6527      	str	r7, [r4, #80]	; 0x50
		pxTCB->eNotifyState = eNotWaitingNotification;
  401e30:	f884 7054 	strb.w	r7, [r4, #84]	; 0x54
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
  401e34:	4642      	mov	r2, r8
  401e36:	9901      	ldr	r1, [sp, #4]
  401e38:	4630      	mov	r0, r6
  401e3a:	4b46      	ldr	r3, [pc, #280]	; (401f54 <xTaskGenericCreate+0x1e0>)
  401e3c:	4798      	blx	r3
  401e3e:	6020      	str	r0, [r4, #0]
		if( ( void * ) pxCreatedTask != NULL )
  401e40:	f1ba 0f00 	cmp.w	sl, #0
  401e44:	d001      	beq.n	401e4a <xTaskGenericCreate+0xd6>
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
  401e46:	f8ca 4000 	str.w	r4, [sl]
		taskENTER_CRITICAL();
  401e4a:	4b43      	ldr	r3, [pc, #268]	; (401f58 <xTaskGenericCreate+0x1e4>)
  401e4c:	4798      	blx	r3
			uxCurrentNumberOfTasks++;
  401e4e:	4a43      	ldr	r2, [pc, #268]	; (401f5c <xTaskGenericCreate+0x1e8>)
  401e50:	6813      	ldr	r3, [r2, #0]
  401e52:	3301      	adds	r3, #1
  401e54:	6013      	str	r3, [r2, #0]
			if( pxCurrentTCB == NULL )
  401e56:	4b42      	ldr	r3, [pc, #264]	; (401f60 <xTaskGenericCreate+0x1ec>)
  401e58:	681b      	ldr	r3, [r3, #0]
  401e5a:	2b00      	cmp	r3, #0
  401e5c:	d166      	bne.n	401f2c <xTaskGenericCreate+0x1b8>
				pxCurrentTCB =  pxNewTCB;
  401e5e:	4b40      	ldr	r3, [pc, #256]	; (401f60 <xTaskGenericCreate+0x1ec>)
  401e60:	601c      	str	r4, [r3, #0]
				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
  401e62:	6813      	ldr	r3, [r2, #0]
  401e64:	2b01      	cmp	r3, #1
  401e66:	d121      	bne.n	401eac <xTaskGenericCreate+0x138>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
  401e68:	4f3e      	ldr	r7, [pc, #248]	; (401f64 <xTaskGenericCreate+0x1f0>)
  401e6a:	4638      	mov	r0, r7
  401e6c:	4e3e      	ldr	r6, [pc, #248]	; (401f68 <xTaskGenericCreate+0x1f4>)
  401e6e:	47b0      	blx	r6
  401e70:	f107 0014 	add.w	r0, r7, #20
  401e74:	47b0      	blx	r6
  401e76:	f107 0028 	add.w	r0, r7, #40	; 0x28
  401e7a:	47b0      	blx	r6
  401e7c:	f107 003c 	add.w	r0, r7, #60	; 0x3c
  401e80:	47b0      	blx	r6
  401e82:	f107 0050 	add.w	r0, r7, #80	; 0x50
  401e86:	47b0      	blx	r6
	vListInitialise( &xDelayedTaskList1 );
  401e88:	f8df 8118 	ldr.w	r8, [pc, #280]	; 401fa4 <xTaskGenericCreate+0x230>
  401e8c:	4640      	mov	r0, r8
  401e8e:	47b0      	blx	r6
	vListInitialise( &xDelayedTaskList2 );
  401e90:	4f36      	ldr	r7, [pc, #216]	; (401f6c <xTaskGenericCreate+0x1f8>)
  401e92:	4638      	mov	r0, r7
  401e94:	47b0      	blx	r6
	vListInitialise( &xPendingReadyList );
  401e96:	4836      	ldr	r0, [pc, #216]	; (401f70 <xTaskGenericCreate+0x1fc>)
  401e98:	47b0      	blx	r6
		vListInitialise( &xTasksWaitingTermination );
  401e9a:	4836      	ldr	r0, [pc, #216]	; (401f74 <xTaskGenericCreate+0x200>)
  401e9c:	47b0      	blx	r6
		vListInitialise( &xSuspendedTaskList );
  401e9e:	4836      	ldr	r0, [pc, #216]	; (401f78 <xTaskGenericCreate+0x204>)
  401ea0:	47b0      	blx	r6
	pxDelayedTaskList = &xDelayedTaskList1;
  401ea2:	4b36      	ldr	r3, [pc, #216]	; (401f7c <xTaskGenericCreate+0x208>)
  401ea4:	f8c3 8000 	str.w	r8, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
  401ea8:	4b35      	ldr	r3, [pc, #212]	; (401f80 <xTaskGenericCreate+0x20c>)
  401eaa:	601f      	str	r7, [r3, #0]
			uxTaskNumber++;
  401eac:	4a35      	ldr	r2, [pc, #212]	; (401f84 <xTaskGenericCreate+0x210>)
  401eae:	6813      	ldr	r3, [r2, #0]
  401eb0:	3301      	adds	r3, #1
  401eb2:	6013      	str	r3, [r2, #0]
				pxNewTCB->uxTCBNumber = uxTaskNumber;
  401eb4:	6423      	str	r3, [r4, #64]	; 0x40
			prvAddTaskToReadyList( pxNewTCB );
  401eb6:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  401eb8:	4a33      	ldr	r2, [pc, #204]	; (401f88 <xTaskGenericCreate+0x214>)
  401eba:	6811      	ldr	r1, [r2, #0]
  401ebc:	2301      	movs	r3, #1
  401ebe:	4083      	lsls	r3, r0
  401ec0:	430b      	orrs	r3, r1
  401ec2:	6013      	str	r3, [r2, #0]
  401ec4:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  401ec8:	4649      	mov	r1, r9
  401eca:	4b26      	ldr	r3, [pc, #152]	; (401f64 <xTaskGenericCreate+0x1f0>)
  401ecc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  401ed0:	4b2e      	ldr	r3, [pc, #184]	; (401f8c <xTaskGenericCreate+0x218>)
  401ed2:	4798      	blx	r3
		taskEXIT_CRITICAL();
  401ed4:	4b2e      	ldr	r3, [pc, #184]	; (401f90 <xTaskGenericCreate+0x21c>)
  401ed6:	4798      	blx	r3
		if( xSchedulerRunning != pdFALSE )
  401ed8:	4b2e      	ldr	r3, [pc, #184]	; (401f94 <xTaskGenericCreate+0x220>)
  401eda:	681b      	ldr	r3, [r3, #0]
  401edc:	2b00      	cmp	r3, #0
  401ede:	d031      	beq.n	401f44 <xTaskGenericCreate+0x1d0>
			if( pxCurrentTCB->uxPriority < uxPriority )
  401ee0:	4b1f      	ldr	r3, [pc, #124]	; (401f60 <xTaskGenericCreate+0x1ec>)
  401ee2:	681b      	ldr	r3, [r3, #0]
  401ee4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  401ee6:	429d      	cmp	r5, r3
  401ee8:	d92e      	bls.n	401f48 <xTaskGenericCreate+0x1d4>
				taskYIELD_IF_USING_PREEMPTION();
  401eea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401eee:	4b2a      	ldr	r3, [pc, #168]	; (401f98 <xTaskGenericCreate+0x224>)
  401ef0:	601a      	str	r2, [r3, #0]
  401ef2:	f3bf 8f4f 	dsb	sy
  401ef6:	f3bf 8f6f 	isb	sy
			xReturn = pdPASS;
  401efa:	2001      	movs	r0, #1
}
  401efc:	b003      	add	sp, #12
  401efe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				vPortFree( pxStack );
  401f02:	4630      	mov	r0, r6
  401f04:	4b25      	ldr	r3, [pc, #148]	; (401f9c <xTaskGenericCreate+0x228>)
  401f06:	4798      	blx	r3
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
  401f08:	f04f 30ff 	mov.w	r0, #4294967295
  401f0c:	e7f6      	b.n	401efc <xTaskGenericCreate+0x188>
  401f0e:	463b      	mov	r3, r7
  401f10:	f104 0234 	add.w	r2, r4, #52	; 0x34
  401f14:	3709      	adds	r7, #9
		pxTCB->pcTaskName[ x ] = pcName[ x ];
  401f16:	7859      	ldrb	r1, [r3, #1]
  401f18:	f802 1f01 	strb.w	r1, [r2, #1]!
		if( pcName[ x ] == 0x00 )
  401f1c:	f813 1f01 	ldrb.w	r1, [r3, #1]!
  401f20:	2900      	cmp	r1, #0
  401f22:	f43f af70 	beq.w	401e06 <xTaskGenericCreate+0x92>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
  401f26:	42bb      	cmp	r3, r7
  401f28:	d1f5      	bne.n	401f16 <xTaskGenericCreate+0x1a2>
  401f2a:	e76c      	b.n	401e06 <xTaskGenericCreate+0x92>
				if( xSchedulerRunning == pdFALSE )
  401f2c:	4b19      	ldr	r3, [pc, #100]	; (401f94 <xTaskGenericCreate+0x220>)
  401f2e:	681b      	ldr	r3, [r3, #0]
  401f30:	2b00      	cmp	r3, #0
  401f32:	d1bb      	bne.n	401eac <xTaskGenericCreate+0x138>
					if( pxCurrentTCB->uxPriority <= uxPriority )
  401f34:	4b0a      	ldr	r3, [pc, #40]	; (401f60 <xTaskGenericCreate+0x1ec>)
  401f36:	681b      	ldr	r3, [r3, #0]
  401f38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  401f3a:	429d      	cmp	r5, r3
  401f3c:	d3b6      	bcc.n	401eac <xTaskGenericCreate+0x138>
						pxCurrentTCB = pxNewTCB;
  401f3e:	4b08      	ldr	r3, [pc, #32]	; (401f60 <xTaskGenericCreate+0x1ec>)
  401f40:	601c      	str	r4, [r3, #0]
  401f42:	e7b3      	b.n	401eac <xTaskGenericCreate+0x138>
			xReturn = pdPASS;
  401f44:	2001      	movs	r0, #1
  401f46:	e7d9      	b.n	401efc <xTaskGenericCreate+0x188>
  401f48:	2001      	movs	r0, #1
	return xReturn;
  401f4a:	e7d7      	b.n	401efc <xTaskGenericCreate+0x188>
  401f4c:	00401391 	.word	0x00401391
  401f50:	00404539 	.word	0x00404539
  401f54:	004010e9 	.word	0x004010e9
  401f58:	00401135 	.word	0x00401135
  401f5c:	20400ad0 	.word	0x20400ad0
  401f60:	20400a60 	.word	0x20400a60
  401f64:	20400a6c 	.word	0x20400a6c
  401f68:	00400fe9 	.word	0x00400fe9
  401f6c:	20400afc 	.word	0x20400afc
  401f70:	20400b18 	.word	0x20400b18
  401f74:	20400b44 	.word	0x20400b44
  401f78:	20400b30 	.word	0x20400b30
  401f7c:	20400a64 	.word	0x20400a64
  401f80:	20400a68 	.word	0x20400a68
  401f84:	20400adc 	.word	0x20400adc
  401f88:	20400ae4 	.word	0x20400ae4
  401f8c:	00401005 	.word	0x00401005
  401f90:	00401181 	.word	0x00401181
  401f94:	20400b2c 	.word	0x20400b2c
  401f98:	e000ed04 	.word	0xe000ed04
  401f9c:	004013c1 	.word	0x004013c1
  401fa0:	00400fff 	.word	0x00400fff
  401fa4:	20400ae8 	.word	0x20400ae8

00401fa8 <vTaskStartScheduler>:
{
  401fa8:	b510      	push	{r4, lr}
  401faa:	b084      	sub	sp, #16
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
  401fac:	2300      	movs	r3, #0
  401fae:	9303      	str	r3, [sp, #12]
  401fb0:	9302      	str	r3, [sp, #8]
  401fb2:	9301      	str	r3, [sp, #4]
  401fb4:	9300      	str	r3, [sp, #0]
  401fb6:	2282      	movs	r2, #130	; 0x82
  401fb8:	4916      	ldr	r1, [pc, #88]	; (402014 <vTaskStartScheduler+0x6c>)
  401fba:	4817      	ldr	r0, [pc, #92]	; (402018 <vTaskStartScheduler+0x70>)
  401fbc:	4c17      	ldr	r4, [pc, #92]	; (40201c <vTaskStartScheduler+0x74>)
  401fbe:	47a0      	blx	r4
		if( xReturn == pdPASS )
  401fc0:	2801      	cmp	r0, #1
  401fc2:	d00b      	beq.n	401fdc <vTaskStartScheduler+0x34>
		configASSERT( xReturn );
  401fc4:	bb20      	cbnz	r0, 402010 <vTaskStartScheduler+0x68>
  401fc6:	f04f 0380 	mov.w	r3, #128	; 0x80
  401fca:	b672      	cpsid	i
  401fcc:	f383 8811 	msr	BASEPRI, r3
  401fd0:	f3bf 8f6f 	isb	sy
  401fd4:	f3bf 8f4f 	dsb	sy
  401fd8:	b662      	cpsie	i
  401fda:	e7fe      	b.n	401fda <vTaskStartScheduler+0x32>
			xReturn = xTimerCreateTimerTask();
  401fdc:	4b10      	ldr	r3, [pc, #64]	; (402020 <vTaskStartScheduler+0x78>)
  401fde:	4798      	blx	r3
	if( xReturn == pdPASS )
  401fe0:	2801      	cmp	r0, #1
  401fe2:	d1ef      	bne.n	401fc4 <vTaskStartScheduler+0x1c>
  401fe4:	f04f 0380 	mov.w	r3, #128	; 0x80
  401fe8:	b672      	cpsid	i
  401fea:	f383 8811 	msr	BASEPRI, r3
  401fee:	f3bf 8f6f 	isb	sy
  401ff2:	f3bf 8f4f 	dsb	sy
  401ff6:	b662      	cpsie	i
		xNextTaskUnblockTime = portMAX_DELAY;
  401ff8:	f04f 32ff 	mov.w	r2, #4294967295
  401ffc:	4b09      	ldr	r3, [pc, #36]	; (402024 <vTaskStartScheduler+0x7c>)
  401ffe:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
  402000:	2201      	movs	r2, #1
  402002:	4b09      	ldr	r3, [pc, #36]	; (402028 <vTaskStartScheduler+0x80>)
  402004:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
  402006:	2200      	movs	r2, #0
  402008:	4b08      	ldr	r3, [pc, #32]	; (40202c <vTaskStartScheduler+0x84>)
  40200a:	601a      	str	r2, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
  40200c:	4b08      	ldr	r3, [pc, #32]	; (402030 <vTaskStartScheduler+0x88>)
  40200e:	4798      	blx	r3
}
  402010:	b004      	add	sp, #16
  402012:	bd10      	pop	{r4, pc}
  402014:	00406d98 	.word	0x00406d98
  402018:	0040234d 	.word	0x0040234d
  40201c:	00401d75 	.word	0x00401d75
  402020:	0040298d 	.word	0x0040298d
  402024:	20400b10 	.word	0x20400b10
  402028:	20400b2c 	.word	0x20400b2c
  40202c:	20400b58 	.word	0x20400b58
  402030:	00401269 	.word	0x00401269

00402034 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
  402034:	4a02      	ldr	r2, [pc, #8]	; (402040 <vTaskSuspendAll+0xc>)
  402036:	6813      	ldr	r3, [r2, #0]
  402038:	3301      	adds	r3, #1
  40203a:	6013      	str	r3, [r2, #0]
  40203c:	4770      	bx	lr
  40203e:	bf00      	nop
  402040:	20400ad8 	.word	0x20400ad8

00402044 <xTaskGetTickCount>:
		xTicks = xTickCount;
  402044:	4b01      	ldr	r3, [pc, #4]	; (40204c <xTaskGetTickCount+0x8>)
  402046:	6818      	ldr	r0, [r3, #0]
}
  402048:	4770      	bx	lr
  40204a:	bf00      	nop
  40204c:	20400b58 	.word	0x20400b58

00402050 <xTaskIncrementTick>:
{
  402050:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  402054:	4b42      	ldr	r3, [pc, #264]	; (402160 <xTaskIncrementTick+0x110>)
  402056:	681b      	ldr	r3, [r3, #0]
  402058:	2b00      	cmp	r3, #0
  40205a:	d178      	bne.n	40214e <xTaskIncrementTick+0xfe>
		++xTickCount;
  40205c:	4b41      	ldr	r3, [pc, #260]	; (402164 <xTaskIncrementTick+0x114>)
  40205e:	681a      	ldr	r2, [r3, #0]
  402060:	3201      	adds	r2, #1
  402062:	601a      	str	r2, [r3, #0]
			const TickType_t xConstTickCount = xTickCount;
  402064:	681e      	ldr	r6, [r3, #0]
			if( xConstTickCount == ( TickType_t ) 0U )
  402066:	b9d6      	cbnz	r6, 40209e <xTaskIncrementTick+0x4e>
				taskSWITCH_DELAYED_LISTS();
  402068:	4b3f      	ldr	r3, [pc, #252]	; (402168 <xTaskIncrementTick+0x118>)
  40206a:	681b      	ldr	r3, [r3, #0]
  40206c:	681b      	ldr	r3, [r3, #0]
  40206e:	b153      	cbz	r3, 402086 <xTaskIncrementTick+0x36>
  402070:	f04f 0380 	mov.w	r3, #128	; 0x80
  402074:	b672      	cpsid	i
  402076:	f383 8811 	msr	BASEPRI, r3
  40207a:	f3bf 8f6f 	isb	sy
  40207e:	f3bf 8f4f 	dsb	sy
  402082:	b662      	cpsie	i
  402084:	e7fe      	b.n	402084 <xTaskIncrementTick+0x34>
  402086:	4a38      	ldr	r2, [pc, #224]	; (402168 <xTaskIncrementTick+0x118>)
  402088:	6811      	ldr	r1, [r2, #0]
  40208a:	4b38      	ldr	r3, [pc, #224]	; (40216c <xTaskIncrementTick+0x11c>)
  40208c:	6818      	ldr	r0, [r3, #0]
  40208e:	6010      	str	r0, [r2, #0]
  402090:	6019      	str	r1, [r3, #0]
  402092:	4a37      	ldr	r2, [pc, #220]	; (402170 <xTaskIncrementTick+0x120>)
  402094:	6813      	ldr	r3, [r2, #0]
  402096:	3301      	adds	r3, #1
  402098:	6013      	str	r3, [r2, #0]
  40209a:	4b36      	ldr	r3, [pc, #216]	; (402174 <xTaskIncrementTick+0x124>)
  40209c:	4798      	blx	r3
			if( xConstTickCount >= xNextTaskUnblockTime )
  40209e:	4b36      	ldr	r3, [pc, #216]	; (402178 <xTaskIncrementTick+0x128>)
  4020a0:	681b      	ldr	r3, [r3, #0]
  4020a2:	429e      	cmp	r6, r3
  4020a4:	d218      	bcs.n	4020d8 <xTaskIncrementTick+0x88>
BaseType_t xSwitchRequired = pdFALSE;
  4020a6:	2400      	movs	r4, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
  4020a8:	4b34      	ldr	r3, [pc, #208]	; (40217c <xTaskIncrementTick+0x12c>)
  4020aa:	681b      	ldr	r3, [r3, #0]
  4020ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4020ae:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  4020b2:	4a33      	ldr	r2, [pc, #204]	; (402180 <xTaskIncrementTick+0x130>)
  4020b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
				xSwitchRequired = pdTRUE;
  4020b8:	2b02      	cmp	r3, #2
  4020ba:	bf28      	it	cs
  4020bc:	2401      	movcs	r4, #1
			if( uxPendedTicks == ( UBaseType_t ) 0U )
  4020be:	4b31      	ldr	r3, [pc, #196]	; (402184 <xTaskIncrementTick+0x134>)
  4020c0:	681b      	ldr	r3, [r3, #0]
  4020c2:	b90b      	cbnz	r3, 4020c8 <xTaskIncrementTick+0x78>
				vApplicationTickHook();
  4020c4:	4b30      	ldr	r3, [pc, #192]	; (402188 <xTaskIncrementTick+0x138>)
  4020c6:	4798      	blx	r3
		if( xYieldPending != pdFALSE )
  4020c8:	4b30      	ldr	r3, [pc, #192]	; (40218c <xTaskIncrementTick+0x13c>)
  4020ca:	681b      	ldr	r3, [r3, #0]
			xSwitchRequired = pdTRUE;
  4020cc:	2b00      	cmp	r3, #0
}
  4020ce:	bf0c      	ite	eq
  4020d0:	4620      	moveq	r0, r4
  4020d2:	2001      	movne	r0, #1
  4020d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4020d8:	2400      	movs	r4, #0
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  4020da:	f8df 908c 	ldr.w	r9, [pc, #140]	; 402168 <xTaskIncrementTick+0x118>
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  4020de:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 402198 <xTaskIncrementTick+0x148>
						prvAddTaskToReadyList( pxTCB );
  4020e2:	4f2b      	ldr	r7, [pc, #172]	; (402190 <xTaskIncrementTick+0x140>)
  4020e4:	e01f      	b.n	402126 <xTaskIncrementTick+0xd6>
						xNextTaskUnblockTime = portMAX_DELAY;
  4020e6:	f04f 32ff 	mov.w	r2, #4294967295
  4020ea:	4b23      	ldr	r3, [pc, #140]	; (402178 <xTaskIncrementTick+0x128>)
  4020ec:	601a      	str	r2, [r3, #0]
						break;
  4020ee:	e7db      	b.n	4020a8 <xTaskIncrementTick+0x58>
							xNextTaskUnblockTime = xItemValue;
  4020f0:	4a21      	ldr	r2, [pc, #132]	; (402178 <xTaskIncrementTick+0x128>)
  4020f2:	6013      	str	r3, [r2, #0]
							break;
  4020f4:	e7d8      	b.n	4020a8 <xTaskIncrementTick+0x58>
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  4020f6:	f105 0018 	add.w	r0, r5, #24
  4020fa:	47c0      	blx	r8
						prvAddTaskToReadyList( pxTCB );
  4020fc:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
  4020fe:	683a      	ldr	r2, [r7, #0]
  402100:	2301      	movs	r3, #1
  402102:	4083      	lsls	r3, r0
  402104:	4313      	orrs	r3, r2
  402106:	603b      	str	r3, [r7, #0]
  402108:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  40210c:	4651      	mov	r1, sl
  40210e:	4b1c      	ldr	r3, [pc, #112]	; (402180 <xTaskIncrementTick+0x130>)
  402110:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  402114:	4b1f      	ldr	r3, [pc, #124]	; (402194 <xTaskIncrementTick+0x144>)
  402116:	4798      	blx	r3
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  402118:	4b18      	ldr	r3, [pc, #96]	; (40217c <xTaskIncrementTick+0x12c>)
  40211a:	681b      	ldr	r3, [r3, #0]
  40211c:	6aea      	ldr	r2, [r5, #44]	; 0x2c
  40211e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
								xSwitchRequired = pdTRUE;
  402120:	429a      	cmp	r2, r3
  402122:	bf28      	it	cs
  402124:	2401      	movcs	r4, #1
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  402126:	f8d9 3000 	ldr.w	r3, [r9]
  40212a:	681b      	ldr	r3, [r3, #0]
  40212c:	2b00      	cmp	r3, #0
  40212e:	d0da      	beq.n	4020e6 <xTaskIncrementTick+0x96>
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  402130:	f8d9 3000 	ldr.w	r3, [r9]
  402134:	68db      	ldr	r3, [r3, #12]
  402136:	68dd      	ldr	r5, [r3, #12]
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
  402138:	686b      	ldr	r3, [r5, #4]
						if( xConstTickCount < xItemValue )
  40213a:	429e      	cmp	r6, r3
  40213c:	d3d8      	bcc.n	4020f0 <xTaskIncrementTick+0xa0>
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  40213e:	f105 0a04 	add.w	sl, r5, #4
  402142:	4650      	mov	r0, sl
  402144:	47c0      	blx	r8
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
  402146:	6aab      	ldr	r3, [r5, #40]	; 0x28
  402148:	2b00      	cmp	r3, #0
  40214a:	d1d4      	bne.n	4020f6 <xTaskIncrementTick+0xa6>
  40214c:	e7d6      	b.n	4020fc <xTaskIncrementTick+0xac>
		++uxPendedTicks;
  40214e:	4a0d      	ldr	r2, [pc, #52]	; (402184 <xTaskIncrementTick+0x134>)
  402150:	6813      	ldr	r3, [r2, #0]
  402152:	3301      	adds	r3, #1
  402154:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
  402156:	4b0c      	ldr	r3, [pc, #48]	; (402188 <xTaskIncrementTick+0x138>)
  402158:	4798      	blx	r3
BaseType_t xSwitchRequired = pdFALSE;
  40215a:	2400      	movs	r4, #0
  40215c:	e7b4      	b.n	4020c8 <xTaskIncrementTick+0x78>
  40215e:	bf00      	nop
  402160:	20400ad8 	.word	0x20400ad8
  402164:	20400b58 	.word	0x20400b58
  402168:	20400a64 	.word	0x20400a64
  40216c:	20400a68 	.word	0x20400a68
  402170:	20400b14 	.word	0x20400b14
  402174:	00401cf1 	.word	0x00401cf1
  402178:	20400b10 	.word	0x20400b10
  40217c:	20400a60 	.word	0x20400a60
  402180:	20400a6c 	.word	0x20400a6c
  402184:	20400ad4 	.word	0x20400ad4
  402188:	004030d1 	.word	0x004030d1
  40218c:	20400b5c 	.word	0x20400b5c
  402190:	20400ae4 	.word	0x20400ae4
  402194:	00401005 	.word	0x00401005
  402198:	00401051 	.word	0x00401051

0040219c <xTaskResumeAll>:
{
  40219c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( uxSchedulerSuspended );
  4021a0:	4b38      	ldr	r3, [pc, #224]	; (402284 <xTaskResumeAll+0xe8>)
  4021a2:	681b      	ldr	r3, [r3, #0]
  4021a4:	b953      	cbnz	r3, 4021bc <xTaskResumeAll+0x20>
  4021a6:	f04f 0380 	mov.w	r3, #128	; 0x80
  4021aa:	b672      	cpsid	i
  4021ac:	f383 8811 	msr	BASEPRI, r3
  4021b0:	f3bf 8f6f 	isb	sy
  4021b4:	f3bf 8f4f 	dsb	sy
  4021b8:	b662      	cpsie	i
  4021ba:	e7fe      	b.n	4021ba <xTaskResumeAll+0x1e>
	taskENTER_CRITICAL();
  4021bc:	4b32      	ldr	r3, [pc, #200]	; (402288 <xTaskResumeAll+0xec>)
  4021be:	4798      	blx	r3
		--uxSchedulerSuspended;
  4021c0:	4b30      	ldr	r3, [pc, #192]	; (402284 <xTaskResumeAll+0xe8>)
  4021c2:	681a      	ldr	r2, [r3, #0]
  4021c4:	3a01      	subs	r2, #1
  4021c6:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  4021c8:	681b      	ldr	r3, [r3, #0]
  4021ca:	2b00      	cmp	r3, #0
  4021cc:	d155      	bne.n	40227a <xTaskResumeAll+0xde>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
  4021ce:	4b2f      	ldr	r3, [pc, #188]	; (40228c <xTaskResumeAll+0xf0>)
  4021d0:	681b      	ldr	r3, [r3, #0]
  4021d2:	2b00      	cmp	r3, #0
  4021d4:	d132      	bne.n	40223c <xTaskResumeAll+0xa0>
BaseType_t xAlreadyYielded = pdFALSE;
  4021d6:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
  4021d8:	4b2d      	ldr	r3, [pc, #180]	; (402290 <xTaskResumeAll+0xf4>)
  4021da:	4798      	blx	r3
}
  4021dc:	4620      	mov	r0, r4
  4021de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
  4021e2:	68fb      	ldr	r3, [r7, #12]
  4021e4:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  4021e6:	f104 0018 	add.w	r0, r4, #24
  4021ea:	47b0      	blx	r6
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  4021ec:	f104 0804 	add.w	r8, r4, #4
  4021f0:	4640      	mov	r0, r8
  4021f2:	47b0      	blx	r6
					prvAddTaskToReadyList( pxTCB );
  4021f4:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  4021f6:	682a      	ldr	r2, [r5, #0]
  4021f8:	2301      	movs	r3, #1
  4021fa:	4083      	lsls	r3, r0
  4021fc:	4313      	orrs	r3, r2
  4021fe:	602b      	str	r3, [r5, #0]
  402200:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  402204:	4641      	mov	r1, r8
  402206:	eb09 0080 	add.w	r0, r9, r0, lsl #2
  40220a:	4b22      	ldr	r3, [pc, #136]	; (402294 <xTaskResumeAll+0xf8>)
  40220c:	4798      	blx	r3
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  40220e:	4b22      	ldr	r3, [pc, #136]	; (402298 <xTaskResumeAll+0xfc>)
  402210:	681b      	ldr	r3, [r3, #0]
  402212:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  402214:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  402216:	429a      	cmp	r2, r3
  402218:	d20c      	bcs.n	402234 <xTaskResumeAll+0x98>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
  40221a:	683b      	ldr	r3, [r7, #0]
  40221c:	2b00      	cmp	r3, #0
  40221e:	d1e0      	bne.n	4021e2 <xTaskResumeAll+0x46>
				if( uxPendedTicks > ( UBaseType_t ) 0U )
  402220:	4b1e      	ldr	r3, [pc, #120]	; (40229c <xTaskResumeAll+0x100>)
  402222:	681b      	ldr	r3, [r3, #0]
  402224:	b1db      	cbz	r3, 40225e <xTaskResumeAll+0xc2>
					while( uxPendedTicks > ( UBaseType_t ) 0U )
  402226:	4b1d      	ldr	r3, [pc, #116]	; (40229c <xTaskResumeAll+0x100>)
  402228:	681b      	ldr	r3, [r3, #0]
  40222a:	b1c3      	cbz	r3, 40225e <xTaskResumeAll+0xc2>
						if( xTaskIncrementTick() != pdFALSE )
  40222c:	4e1c      	ldr	r6, [pc, #112]	; (4022a0 <xTaskResumeAll+0x104>)
							xYieldPending = pdTRUE;
  40222e:	4d1d      	ldr	r5, [pc, #116]	; (4022a4 <xTaskResumeAll+0x108>)
						--uxPendedTicks;
  402230:	4c1a      	ldr	r4, [pc, #104]	; (40229c <xTaskResumeAll+0x100>)
  402232:	e00e      	b.n	402252 <xTaskResumeAll+0xb6>
						xYieldPending = pdTRUE;
  402234:	2201      	movs	r2, #1
  402236:	4b1b      	ldr	r3, [pc, #108]	; (4022a4 <xTaskResumeAll+0x108>)
  402238:	601a      	str	r2, [r3, #0]
  40223a:	e7ee      	b.n	40221a <xTaskResumeAll+0x7e>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
  40223c:	4f1a      	ldr	r7, [pc, #104]	; (4022a8 <xTaskResumeAll+0x10c>)
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  40223e:	4e1b      	ldr	r6, [pc, #108]	; (4022ac <xTaskResumeAll+0x110>)
					prvAddTaskToReadyList( pxTCB );
  402240:	4d1b      	ldr	r5, [pc, #108]	; (4022b0 <xTaskResumeAll+0x114>)
  402242:	f8df 9074 	ldr.w	r9, [pc, #116]	; 4022b8 <xTaskResumeAll+0x11c>
  402246:	e7e8      	b.n	40221a <xTaskResumeAll+0x7e>
						--uxPendedTicks;
  402248:	6823      	ldr	r3, [r4, #0]
  40224a:	3b01      	subs	r3, #1
  40224c:	6023      	str	r3, [r4, #0]
					while( uxPendedTicks > ( UBaseType_t ) 0U )
  40224e:	6823      	ldr	r3, [r4, #0]
  402250:	b12b      	cbz	r3, 40225e <xTaskResumeAll+0xc2>
						if( xTaskIncrementTick() != pdFALSE )
  402252:	47b0      	blx	r6
  402254:	2800      	cmp	r0, #0
  402256:	d0f7      	beq.n	402248 <xTaskResumeAll+0xac>
							xYieldPending = pdTRUE;
  402258:	2301      	movs	r3, #1
  40225a:	602b      	str	r3, [r5, #0]
  40225c:	e7f4      	b.n	402248 <xTaskResumeAll+0xac>
				if( xYieldPending == pdTRUE )
  40225e:	4b11      	ldr	r3, [pc, #68]	; (4022a4 <xTaskResumeAll+0x108>)
  402260:	681b      	ldr	r3, [r3, #0]
  402262:	2b01      	cmp	r3, #1
  402264:	d10b      	bne.n	40227e <xTaskResumeAll+0xe2>
					taskYIELD_IF_USING_PREEMPTION();
  402266:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40226a:	4b12      	ldr	r3, [pc, #72]	; (4022b4 <xTaskResumeAll+0x118>)
  40226c:	601a      	str	r2, [r3, #0]
  40226e:	f3bf 8f4f 	dsb	sy
  402272:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
  402276:	2401      	movs	r4, #1
  402278:	e7ae      	b.n	4021d8 <xTaskResumeAll+0x3c>
BaseType_t xAlreadyYielded = pdFALSE;
  40227a:	2400      	movs	r4, #0
  40227c:	e7ac      	b.n	4021d8 <xTaskResumeAll+0x3c>
  40227e:	2400      	movs	r4, #0
  402280:	e7aa      	b.n	4021d8 <xTaskResumeAll+0x3c>
  402282:	bf00      	nop
  402284:	20400ad8 	.word	0x20400ad8
  402288:	00401135 	.word	0x00401135
  40228c:	20400ad0 	.word	0x20400ad0
  402290:	00401181 	.word	0x00401181
  402294:	00401005 	.word	0x00401005
  402298:	20400a60 	.word	0x20400a60
  40229c:	20400ad4 	.word	0x20400ad4
  4022a0:	00402051 	.word	0x00402051
  4022a4:	20400b5c 	.word	0x20400b5c
  4022a8:	20400b18 	.word	0x20400b18
  4022ac:	00401051 	.word	0x00401051
  4022b0:	20400ae4 	.word	0x20400ae4
  4022b4:	e000ed04 	.word	0xe000ed04
  4022b8:	20400a6c 	.word	0x20400a6c

004022bc <vTaskDelay>:
	{
  4022bc:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
  4022be:	2800      	cmp	r0, #0
  4022c0:	d029      	beq.n	402316 <vTaskDelay+0x5a>
  4022c2:	4604      	mov	r4, r0
			configASSERT( uxSchedulerSuspended == 0 );
  4022c4:	4b18      	ldr	r3, [pc, #96]	; (402328 <vTaskDelay+0x6c>)
  4022c6:	681b      	ldr	r3, [r3, #0]
  4022c8:	b153      	cbz	r3, 4022e0 <vTaskDelay+0x24>
  4022ca:	f04f 0380 	mov.w	r3, #128	; 0x80
  4022ce:	b672      	cpsid	i
  4022d0:	f383 8811 	msr	BASEPRI, r3
  4022d4:	f3bf 8f6f 	isb	sy
  4022d8:	f3bf 8f4f 	dsb	sy
  4022dc:	b662      	cpsie	i
  4022de:	e7fe      	b.n	4022de <vTaskDelay+0x22>
			vTaskSuspendAll();
  4022e0:	4b12      	ldr	r3, [pc, #72]	; (40232c <vTaskDelay+0x70>)
  4022e2:	4798      	blx	r3
				xTimeToWake = xTickCount + xTicksToDelay;
  4022e4:	4b12      	ldr	r3, [pc, #72]	; (402330 <vTaskDelay+0x74>)
  4022e6:	681b      	ldr	r3, [r3, #0]
  4022e8:	441c      	add	r4, r3
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  4022ea:	4b12      	ldr	r3, [pc, #72]	; (402334 <vTaskDelay+0x78>)
  4022ec:	6818      	ldr	r0, [r3, #0]
  4022ee:	3004      	adds	r0, #4
  4022f0:	4b11      	ldr	r3, [pc, #68]	; (402338 <vTaskDelay+0x7c>)
  4022f2:	4798      	blx	r3
  4022f4:	b948      	cbnz	r0, 40230a <vTaskDelay+0x4e>
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  4022f6:	4b0f      	ldr	r3, [pc, #60]	; (402334 <vTaskDelay+0x78>)
  4022f8:	681a      	ldr	r2, [r3, #0]
  4022fa:	4910      	ldr	r1, [pc, #64]	; (40233c <vTaskDelay+0x80>)
  4022fc:	680b      	ldr	r3, [r1, #0]
  4022fe:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  402300:	2201      	movs	r2, #1
  402302:	4082      	lsls	r2, r0
  402304:	ea23 0302 	bic.w	r3, r3, r2
  402308:	600b      	str	r3, [r1, #0]
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  40230a:	4620      	mov	r0, r4
  40230c:	4b0c      	ldr	r3, [pc, #48]	; (402340 <vTaskDelay+0x84>)
  40230e:	4798      	blx	r3
			xAlreadyYielded = xTaskResumeAll();
  402310:	4b0c      	ldr	r3, [pc, #48]	; (402344 <vTaskDelay+0x88>)
  402312:	4798      	blx	r3
		if( xAlreadyYielded == pdFALSE )
  402314:	b938      	cbnz	r0, 402326 <vTaskDelay+0x6a>
			portYIELD_WITHIN_API();
  402316:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40231a:	4b0b      	ldr	r3, [pc, #44]	; (402348 <vTaskDelay+0x8c>)
  40231c:	601a      	str	r2, [r3, #0]
  40231e:	f3bf 8f4f 	dsb	sy
  402322:	f3bf 8f6f 	isb	sy
  402326:	bd10      	pop	{r4, pc}
  402328:	20400ad8 	.word	0x20400ad8
  40232c:	00402035 	.word	0x00402035
  402330:	20400b58 	.word	0x20400b58
  402334:	20400a60 	.word	0x20400a60
  402338:	00401051 	.word	0x00401051
  40233c:	20400ae4 	.word	0x20400ae4
  402340:	00401d1d 	.word	0x00401d1d
  402344:	0040219d 	.word	0x0040219d
  402348:	e000ed04 	.word	0xe000ed04

0040234c <prvIdleTask>:
{
  40234c:	b580      	push	{r7, lr}
			vTaskSuspendAll();
  40234e:	f8df 8088 	ldr.w	r8, [pc, #136]	; 4023d8 <prvIdleTask+0x8c>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  402352:	4e19      	ldr	r6, [pc, #100]	; (4023b8 <prvIdleTask+0x6c>)
				taskYIELD();
  402354:	f8df 9084 	ldr.w	r9, [pc, #132]	; 4023dc <prvIdleTask+0x90>
  402358:	e02a      	b.n	4023b0 <prvIdleTask+0x64>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
  40235a:	4b18      	ldr	r3, [pc, #96]	; (4023bc <prvIdleTask+0x70>)
  40235c:	681b      	ldr	r3, [r3, #0]
  40235e:	2b01      	cmp	r3, #1
  402360:	d81e      	bhi.n	4023a0 <prvIdleTask+0x54>
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
  402362:	682b      	ldr	r3, [r5, #0]
  402364:	2b00      	cmp	r3, #0
  402366:	d0f8      	beq.n	40235a <prvIdleTask+0xe>
			vTaskSuspendAll();
  402368:	47c0      	blx	r8
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  40236a:	6834      	ldr	r4, [r6, #0]
			( void ) xTaskResumeAll();
  40236c:	47b8      	blx	r7
			if( xListIsEmpty == pdFALSE )
  40236e:	2c00      	cmp	r4, #0
  402370:	d0f7      	beq.n	402362 <prvIdleTask+0x16>
				taskENTER_CRITICAL();
  402372:	4b13      	ldr	r3, [pc, #76]	; (4023c0 <prvIdleTask+0x74>)
  402374:	4798      	blx	r3
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
  402376:	68f3      	ldr	r3, [r6, #12]
  402378:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  40237a:	1d20      	adds	r0, r4, #4
  40237c:	4b11      	ldr	r3, [pc, #68]	; (4023c4 <prvIdleTask+0x78>)
  40237e:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
  402380:	4a11      	ldr	r2, [pc, #68]	; (4023c8 <prvIdleTask+0x7c>)
  402382:	6813      	ldr	r3, [r2, #0]
  402384:	3b01      	subs	r3, #1
  402386:	6013      	str	r3, [r2, #0]
					--uxTasksDeleted;
  402388:	682b      	ldr	r3, [r5, #0]
  40238a:	3b01      	subs	r3, #1
  40238c:	602b      	str	r3, [r5, #0]
				taskEXIT_CRITICAL();
  40238e:	4b0f      	ldr	r3, [pc, #60]	; (4023cc <prvIdleTask+0x80>)
  402390:	4798      	blx	r3
			vPortFreeAligned( pxTCB->pxStack );
  402392:	6b20      	ldr	r0, [r4, #48]	; 0x30
  402394:	f8df a048 	ldr.w	sl, [pc, #72]	; 4023e0 <prvIdleTask+0x94>
  402398:	47d0      	blx	sl
		vPortFree( pxTCB );
  40239a:	4620      	mov	r0, r4
  40239c:	47d0      	blx	sl
  40239e:	e7e0      	b.n	402362 <prvIdleTask+0x16>
				taskYIELD();
  4023a0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  4023a4:	f8c9 3000 	str.w	r3, [r9]
  4023a8:	f3bf 8f4f 	dsb	sy
  4023ac:	f3bf 8f6f 	isb	sy
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
  4023b0:	4d07      	ldr	r5, [pc, #28]	; (4023d0 <prvIdleTask+0x84>)
			( void ) xTaskResumeAll();
  4023b2:	4f08      	ldr	r7, [pc, #32]	; (4023d4 <prvIdleTask+0x88>)
  4023b4:	e7d5      	b.n	402362 <prvIdleTask+0x16>
  4023b6:	bf00      	nop
  4023b8:	20400b44 	.word	0x20400b44
  4023bc:	20400a6c 	.word	0x20400a6c
  4023c0:	00401135 	.word	0x00401135
  4023c4:	00401051 	.word	0x00401051
  4023c8:	20400ad0 	.word	0x20400ad0
  4023cc:	00401181 	.word	0x00401181
  4023d0:	20400ae0 	.word	0x20400ae0
  4023d4:	0040219d 	.word	0x0040219d
  4023d8:	00402035 	.word	0x00402035
  4023dc:	e000ed04 	.word	0xe000ed04
  4023e0:	004013c1 	.word	0x004013c1

004023e4 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
  4023e4:	4b2d      	ldr	r3, [pc, #180]	; (40249c <vTaskSwitchContext+0xb8>)
  4023e6:	681b      	ldr	r3, [r3, #0]
  4023e8:	2b00      	cmp	r3, #0
  4023ea:	d12c      	bne.n	402446 <vTaskSwitchContext+0x62>
{
  4023ec:	b510      	push	{r4, lr}
		xYieldPending = pdFALSE;
  4023ee:	2200      	movs	r2, #0
  4023f0:	4b2b      	ldr	r3, [pc, #172]	; (4024a0 <vTaskSwitchContext+0xbc>)
  4023f2:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
  4023f4:	4b2b      	ldr	r3, [pc, #172]	; (4024a4 <vTaskSwitchContext+0xc0>)
  4023f6:	681b      	ldr	r3, [r3, #0]
  4023f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4023fa:	681a      	ldr	r2, [r3, #0]
  4023fc:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  402400:	d103      	bne.n	40240a <vTaskSwitchContext+0x26>
  402402:	685a      	ldr	r2, [r3, #4]
  402404:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  402408:	d021      	beq.n	40244e <vTaskSwitchContext+0x6a>
  40240a:	4b26      	ldr	r3, [pc, #152]	; (4024a4 <vTaskSwitchContext+0xc0>)
  40240c:	6818      	ldr	r0, [r3, #0]
  40240e:	6819      	ldr	r1, [r3, #0]
  402410:	3134      	adds	r1, #52	; 0x34
  402412:	4b25      	ldr	r3, [pc, #148]	; (4024a8 <vTaskSwitchContext+0xc4>)
  402414:	4798      	blx	r3
		taskSELECT_HIGHEST_PRIORITY_TASK();
  402416:	4b25      	ldr	r3, [pc, #148]	; (4024ac <vTaskSwitchContext+0xc8>)
  402418:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
  40241a:	fab3 f383 	clz	r3, r3
  40241e:	b2db      	uxtb	r3, r3
  402420:	f1c3 031f 	rsb	r3, r3, #31
  402424:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  402428:	4a21      	ldr	r2, [pc, #132]	; (4024b0 <vTaskSwitchContext+0xcc>)
  40242a:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  40242e:	b9ba      	cbnz	r2, 402460 <vTaskSwitchContext+0x7c>
	__asm volatile
  402430:	f04f 0380 	mov.w	r3, #128	; 0x80
  402434:	b672      	cpsid	i
  402436:	f383 8811 	msr	BASEPRI, r3
  40243a:	f3bf 8f6f 	isb	sy
  40243e:	f3bf 8f4f 	dsb	sy
  402442:	b662      	cpsie	i
  402444:	e7fe      	b.n	402444 <vTaskSwitchContext+0x60>
		xYieldPending = pdTRUE;
  402446:	2201      	movs	r2, #1
  402448:	4b15      	ldr	r3, [pc, #84]	; (4024a0 <vTaskSwitchContext+0xbc>)
  40244a:	601a      	str	r2, [r3, #0]
  40244c:	4770      	bx	lr
		taskCHECK_FOR_STACK_OVERFLOW();
  40244e:	689a      	ldr	r2, [r3, #8]
  402450:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  402454:	d1d9      	bne.n	40240a <vTaskSwitchContext+0x26>
  402456:	68db      	ldr	r3, [r3, #12]
  402458:	f1b3 3fa5 	cmp.w	r3, #2779096485	; 0xa5a5a5a5
  40245c:	d1d5      	bne.n	40240a <vTaskSwitchContext+0x26>
  40245e:	e7da      	b.n	402416 <vTaskSwitchContext+0x32>
		taskSELECT_HIGHEST_PRIORITY_TASK();
  402460:	4a13      	ldr	r2, [pc, #76]	; (4024b0 <vTaskSwitchContext+0xcc>)
  402462:	0099      	lsls	r1, r3, #2
  402464:	18c8      	adds	r0, r1, r3
  402466:	eb02 0080 	add.w	r0, r2, r0, lsl #2
  40246a:	6844      	ldr	r4, [r0, #4]
  40246c:	6864      	ldr	r4, [r4, #4]
  40246e:	6044      	str	r4, [r0, #4]
  402470:	4419      	add	r1, r3
  402472:	4602      	mov	r2, r0
  402474:	3208      	adds	r2, #8
  402476:	4294      	cmp	r4, r2
  402478:	d009      	beq.n	40248e <vTaskSwitchContext+0xaa>
  40247a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  40247e:	4a0c      	ldr	r2, [pc, #48]	; (4024b0 <vTaskSwitchContext+0xcc>)
  402480:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  402484:	685b      	ldr	r3, [r3, #4]
  402486:	68da      	ldr	r2, [r3, #12]
  402488:	4b06      	ldr	r3, [pc, #24]	; (4024a4 <vTaskSwitchContext+0xc0>)
  40248a:	601a      	str	r2, [r3, #0]
  40248c:	bd10      	pop	{r4, pc}
  40248e:	6860      	ldr	r0, [r4, #4]
  402490:	4a07      	ldr	r2, [pc, #28]	; (4024b0 <vTaskSwitchContext+0xcc>)
  402492:	eb02 0281 	add.w	r2, r2, r1, lsl #2
  402496:	6050      	str	r0, [r2, #4]
  402498:	e7ef      	b.n	40247a <vTaskSwitchContext+0x96>
  40249a:	bf00      	nop
  40249c:	20400ad8 	.word	0x20400ad8
  4024a0:	20400b5c 	.word	0x20400b5c
  4024a4:	20400a60 	.word	0x20400a60
  4024a8:	004030b9 	.word	0x004030b9
  4024ac:	20400ae4 	.word	0x20400ae4
  4024b0:	20400a6c 	.word	0x20400a6c

004024b4 <vTaskPlaceOnEventList>:
{
  4024b4:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxEventList );
  4024b6:	b1e0      	cbz	r0, 4024f2 <vTaskPlaceOnEventList+0x3e>
  4024b8:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
  4024ba:	4d17      	ldr	r5, [pc, #92]	; (402518 <vTaskPlaceOnEventList+0x64>)
  4024bc:	6829      	ldr	r1, [r5, #0]
  4024be:	3118      	adds	r1, #24
  4024c0:	4b16      	ldr	r3, [pc, #88]	; (40251c <vTaskPlaceOnEventList+0x68>)
  4024c2:	4798      	blx	r3
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  4024c4:	6828      	ldr	r0, [r5, #0]
  4024c6:	3004      	adds	r0, #4
  4024c8:	4b15      	ldr	r3, [pc, #84]	; (402520 <vTaskPlaceOnEventList+0x6c>)
  4024ca:	4798      	blx	r3
  4024cc:	b940      	cbnz	r0, 4024e0 <vTaskPlaceOnEventList+0x2c>
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  4024ce:	682a      	ldr	r2, [r5, #0]
  4024d0:	4914      	ldr	r1, [pc, #80]	; (402524 <vTaskPlaceOnEventList+0x70>)
  4024d2:	680b      	ldr	r3, [r1, #0]
  4024d4:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  4024d6:	2201      	movs	r2, #1
  4024d8:	4082      	lsls	r2, r0
  4024da:	ea23 0302 	bic.w	r3, r3, r2
  4024de:	600b      	str	r3, [r1, #0]
		if( xTicksToWait == portMAX_DELAY )
  4024e0:	f1b4 3fff 	cmp.w	r4, #4294967295
  4024e4:	d010      	beq.n	402508 <vTaskPlaceOnEventList+0x54>
			xTimeToWake = xTickCount + xTicksToWait;
  4024e6:	4b10      	ldr	r3, [pc, #64]	; (402528 <vTaskPlaceOnEventList+0x74>)
  4024e8:	6818      	ldr	r0, [r3, #0]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
  4024ea:	4420      	add	r0, r4
  4024ec:	4b0f      	ldr	r3, [pc, #60]	; (40252c <vTaskPlaceOnEventList+0x78>)
  4024ee:	4798      	blx	r3
  4024f0:	bd38      	pop	{r3, r4, r5, pc}
  4024f2:	f04f 0380 	mov.w	r3, #128	; 0x80
  4024f6:	b672      	cpsid	i
  4024f8:	f383 8811 	msr	BASEPRI, r3
  4024fc:	f3bf 8f6f 	isb	sy
  402500:	f3bf 8f4f 	dsb	sy
  402504:	b662      	cpsie	i
  402506:	e7fe      	b.n	402506 <vTaskPlaceOnEventList+0x52>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  402508:	4b03      	ldr	r3, [pc, #12]	; (402518 <vTaskPlaceOnEventList+0x64>)
  40250a:	6819      	ldr	r1, [r3, #0]
  40250c:	3104      	adds	r1, #4
  40250e:	4808      	ldr	r0, [pc, #32]	; (402530 <vTaskPlaceOnEventList+0x7c>)
  402510:	4b08      	ldr	r3, [pc, #32]	; (402534 <vTaskPlaceOnEventList+0x80>)
  402512:	4798      	blx	r3
  402514:	bd38      	pop	{r3, r4, r5, pc}
  402516:	bf00      	nop
  402518:	20400a60 	.word	0x20400a60
  40251c:	0040101d 	.word	0x0040101d
  402520:	00401051 	.word	0x00401051
  402524:	20400ae4 	.word	0x20400ae4
  402528:	20400b58 	.word	0x20400b58
  40252c:	00401d1d 	.word	0x00401d1d
  402530:	20400b30 	.word	0x20400b30
  402534:	00401005 	.word	0x00401005

00402538 <vTaskPlaceOnEventListRestricted>:
		configASSERT( pxEventList );
  402538:	b1e8      	cbz	r0, 402576 <vTaskPlaceOnEventListRestricted+0x3e>
	{
  40253a:	b570      	push	{r4, r5, r6, lr}
  40253c:	4615      	mov	r5, r2
  40253e:	460c      	mov	r4, r1
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
  402540:	4e16      	ldr	r6, [pc, #88]	; (40259c <vTaskPlaceOnEventListRestricted+0x64>)
  402542:	6831      	ldr	r1, [r6, #0]
  402544:	3118      	adds	r1, #24
  402546:	4b16      	ldr	r3, [pc, #88]	; (4025a0 <vTaskPlaceOnEventListRestricted+0x68>)
  402548:	4798      	blx	r3
		if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  40254a:	6830      	ldr	r0, [r6, #0]
  40254c:	3004      	adds	r0, #4
  40254e:	4b15      	ldr	r3, [pc, #84]	; (4025a4 <vTaskPlaceOnEventListRestricted+0x6c>)
  402550:	4798      	blx	r3
  402552:	b940      	cbnz	r0, 402566 <vTaskPlaceOnEventListRestricted+0x2e>
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  402554:	6832      	ldr	r2, [r6, #0]
  402556:	4914      	ldr	r1, [pc, #80]	; (4025a8 <vTaskPlaceOnEventListRestricted+0x70>)
  402558:	680b      	ldr	r3, [r1, #0]
  40255a:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  40255c:	2201      	movs	r2, #1
  40255e:	4082      	lsls	r2, r0
  402560:	ea23 0302 	bic.w	r3, r3, r2
  402564:	600b      	str	r3, [r1, #0]
			if( xWaitIndefinitely == pdTRUE )
  402566:	2d01      	cmp	r5, #1
  402568:	d010      	beq.n	40258c <vTaskPlaceOnEventListRestricted+0x54>
				xTimeToWake = xTickCount + xTicksToWait;
  40256a:	4b10      	ldr	r3, [pc, #64]	; (4025ac <vTaskPlaceOnEventListRestricted+0x74>)
  40256c:	6818      	ldr	r0, [r3, #0]
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  40256e:	4420      	add	r0, r4
  402570:	4b0f      	ldr	r3, [pc, #60]	; (4025b0 <vTaskPlaceOnEventListRestricted+0x78>)
  402572:	4798      	blx	r3
  402574:	bd70      	pop	{r4, r5, r6, pc}
  402576:	f04f 0380 	mov.w	r3, #128	; 0x80
  40257a:	b672      	cpsid	i
  40257c:	f383 8811 	msr	BASEPRI, r3
  402580:	f3bf 8f6f 	isb	sy
  402584:	f3bf 8f4f 	dsb	sy
  402588:	b662      	cpsie	i
  40258a:	e7fe      	b.n	40258a <vTaskPlaceOnEventListRestricted+0x52>
				vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  40258c:	4b03      	ldr	r3, [pc, #12]	; (40259c <vTaskPlaceOnEventListRestricted+0x64>)
  40258e:	6819      	ldr	r1, [r3, #0]
  402590:	3104      	adds	r1, #4
  402592:	4808      	ldr	r0, [pc, #32]	; (4025b4 <vTaskPlaceOnEventListRestricted+0x7c>)
  402594:	4b02      	ldr	r3, [pc, #8]	; (4025a0 <vTaskPlaceOnEventListRestricted+0x68>)
  402596:	4798      	blx	r3
  402598:	bd70      	pop	{r4, r5, r6, pc}
  40259a:	bf00      	nop
  40259c:	20400a60 	.word	0x20400a60
  4025a0:	00401005 	.word	0x00401005
  4025a4:	00401051 	.word	0x00401051
  4025a8:	20400ae4 	.word	0x20400ae4
  4025ac:	20400b58 	.word	0x20400b58
  4025b0:	00401d1d 	.word	0x00401d1d
  4025b4:	20400b30 	.word	0x20400b30

004025b8 <xTaskRemoveFromEventList>:
{
  4025b8:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
  4025ba:	68c3      	ldr	r3, [r0, #12]
  4025bc:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
  4025be:	b324      	cbz	r4, 40260a <xTaskRemoveFromEventList+0x52>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
  4025c0:	f104 0518 	add.w	r5, r4, #24
  4025c4:	4628      	mov	r0, r5
  4025c6:	4b1a      	ldr	r3, [pc, #104]	; (402630 <xTaskRemoveFromEventList+0x78>)
  4025c8:	4798      	blx	r3
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  4025ca:	4b1a      	ldr	r3, [pc, #104]	; (402634 <xTaskRemoveFromEventList+0x7c>)
  4025cc:	681b      	ldr	r3, [r3, #0]
  4025ce:	bb3b      	cbnz	r3, 402620 <xTaskRemoveFromEventList+0x68>
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
  4025d0:	1d25      	adds	r5, r4, #4
  4025d2:	4628      	mov	r0, r5
  4025d4:	4b16      	ldr	r3, [pc, #88]	; (402630 <xTaskRemoveFromEventList+0x78>)
  4025d6:	4798      	blx	r3
		prvAddTaskToReadyList( pxUnblockedTCB );
  4025d8:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  4025da:	4a17      	ldr	r2, [pc, #92]	; (402638 <xTaskRemoveFromEventList+0x80>)
  4025dc:	6811      	ldr	r1, [r2, #0]
  4025de:	2301      	movs	r3, #1
  4025e0:	4083      	lsls	r3, r0
  4025e2:	430b      	orrs	r3, r1
  4025e4:	6013      	str	r3, [r2, #0]
  4025e6:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4025ea:	4629      	mov	r1, r5
  4025ec:	4b13      	ldr	r3, [pc, #76]	; (40263c <xTaskRemoveFromEventList+0x84>)
  4025ee:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  4025f2:	4b13      	ldr	r3, [pc, #76]	; (402640 <xTaskRemoveFromEventList+0x88>)
  4025f4:	4798      	blx	r3
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
  4025f6:	4b13      	ldr	r3, [pc, #76]	; (402644 <xTaskRemoveFromEventList+0x8c>)
  4025f8:	681b      	ldr	r3, [r3, #0]
  4025fa:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  4025fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4025fe:	429a      	cmp	r2, r3
  402600:	d913      	bls.n	40262a <xTaskRemoveFromEventList+0x72>
		xYieldPending = pdTRUE;
  402602:	2001      	movs	r0, #1
  402604:	4b10      	ldr	r3, [pc, #64]	; (402648 <xTaskRemoveFromEventList+0x90>)
  402606:	6018      	str	r0, [r3, #0]
  402608:	bd38      	pop	{r3, r4, r5, pc}
  40260a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40260e:	b672      	cpsid	i
  402610:	f383 8811 	msr	BASEPRI, r3
  402614:	f3bf 8f6f 	isb	sy
  402618:	f3bf 8f4f 	dsb	sy
  40261c:	b662      	cpsie	i
  40261e:	e7fe      	b.n	40261e <xTaskRemoveFromEventList+0x66>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
  402620:	4629      	mov	r1, r5
  402622:	480a      	ldr	r0, [pc, #40]	; (40264c <xTaskRemoveFromEventList+0x94>)
  402624:	4b06      	ldr	r3, [pc, #24]	; (402640 <xTaskRemoveFromEventList+0x88>)
  402626:	4798      	blx	r3
  402628:	e7e5      	b.n	4025f6 <xTaskRemoveFromEventList+0x3e>
		xReturn = pdFALSE;
  40262a:	2000      	movs	r0, #0
}
  40262c:	bd38      	pop	{r3, r4, r5, pc}
  40262e:	bf00      	nop
  402630:	00401051 	.word	0x00401051
  402634:	20400ad8 	.word	0x20400ad8
  402638:	20400ae4 	.word	0x20400ae4
  40263c:	20400a6c 	.word	0x20400a6c
  402640:	00401005 	.word	0x00401005
  402644:	20400a60 	.word	0x20400a60
  402648:	20400b5c 	.word	0x20400b5c
  40264c:	20400b18 	.word	0x20400b18

00402650 <vTaskSetTimeOutState>:
	configASSERT( pxTimeOut );
  402650:	b130      	cbz	r0, 402660 <vTaskSetTimeOutState+0x10>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
  402652:	4a09      	ldr	r2, [pc, #36]	; (402678 <vTaskSetTimeOutState+0x28>)
  402654:	6812      	ldr	r2, [r2, #0]
  402656:	6002      	str	r2, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
  402658:	4a08      	ldr	r2, [pc, #32]	; (40267c <vTaskSetTimeOutState+0x2c>)
  40265a:	6812      	ldr	r2, [r2, #0]
  40265c:	6042      	str	r2, [r0, #4]
  40265e:	4770      	bx	lr
  402660:	f04f 0380 	mov.w	r3, #128	; 0x80
  402664:	b672      	cpsid	i
  402666:	f383 8811 	msr	BASEPRI, r3
  40266a:	f3bf 8f6f 	isb	sy
  40266e:	f3bf 8f4f 	dsb	sy
  402672:	b662      	cpsie	i
  402674:	e7fe      	b.n	402674 <vTaskSetTimeOutState+0x24>
  402676:	bf00      	nop
  402678:	20400b14 	.word	0x20400b14
  40267c:	20400b58 	.word	0x20400b58

00402680 <xTaskCheckForTimeOut>:
{
  402680:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxTimeOut );
  402682:	b1c0      	cbz	r0, 4026b6 <xTaskCheckForTimeOut+0x36>
  402684:	4604      	mov	r4, r0
	configASSERT( pxTicksToWait );
  402686:	b309      	cbz	r1, 4026cc <xTaskCheckForTimeOut+0x4c>
  402688:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
  40268a:	4b1d      	ldr	r3, [pc, #116]	; (402700 <xTaskCheckForTimeOut+0x80>)
  40268c:	4798      	blx	r3
		const TickType_t xConstTickCount = xTickCount;
  40268e:	4b1d      	ldr	r3, [pc, #116]	; (402704 <xTaskCheckForTimeOut+0x84>)
  402690:	681a      	ldr	r2, [r3, #0]
			if( *pxTicksToWait == portMAX_DELAY )
  402692:	682b      	ldr	r3, [r5, #0]
  402694:	f1b3 3fff 	cmp.w	r3, #4294967295
  402698:	d02e      	beq.n	4026f8 <xTaskCheckForTimeOut+0x78>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
  40269a:	491b      	ldr	r1, [pc, #108]	; (402708 <xTaskCheckForTimeOut+0x88>)
  40269c:	6809      	ldr	r1, [r1, #0]
  40269e:	6820      	ldr	r0, [r4, #0]
  4026a0:	4288      	cmp	r0, r1
  4026a2:	d002      	beq.n	4026aa <xTaskCheckForTimeOut+0x2a>
  4026a4:	6861      	ldr	r1, [r4, #4]
  4026a6:	428a      	cmp	r2, r1
  4026a8:	d228      	bcs.n	4026fc <xTaskCheckForTimeOut+0x7c>
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
  4026aa:	6861      	ldr	r1, [r4, #4]
  4026ac:	1a50      	subs	r0, r2, r1
  4026ae:	4283      	cmp	r3, r0
  4026b0:	d817      	bhi.n	4026e2 <xTaskCheckForTimeOut+0x62>
			xReturn = pdTRUE;
  4026b2:	2401      	movs	r4, #1
  4026b4:	e01c      	b.n	4026f0 <xTaskCheckForTimeOut+0x70>
  4026b6:	f04f 0380 	mov.w	r3, #128	; 0x80
  4026ba:	b672      	cpsid	i
  4026bc:	f383 8811 	msr	BASEPRI, r3
  4026c0:	f3bf 8f6f 	isb	sy
  4026c4:	f3bf 8f4f 	dsb	sy
  4026c8:	b662      	cpsie	i
  4026ca:	e7fe      	b.n	4026ca <xTaskCheckForTimeOut+0x4a>
  4026cc:	f04f 0380 	mov.w	r3, #128	; 0x80
  4026d0:	b672      	cpsid	i
  4026d2:	f383 8811 	msr	BASEPRI, r3
  4026d6:	f3bf 8f6f 	isb	sy
  4026da:	f3bf 8f4f 	dsb	sy
  4026de:	b662      	cpsie	i
  4026e0:	e7fe      	b.n	4026e0 <xTaskCheckForTimeOut+0x60>
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
  4026e2:	1a9b      	subs	r3, r3, r2
  4026e4:	440b      	add	r3, r1
  4026e6:	602b      	str	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
  4026e8:	4620      	mov	r0, r4
  4026ea:	4b08      	ldr	r3, [pc, #32]	; (40270c <xTaskCheckForTimeOut+0x8c>)
  4026ec:	4798      	blx	r3
			xReturn = pdFALSE;
  4026ee:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
  4026f0:	4b07      	ldr	r3, [pc, #28]	; (402710 <xTaskCheckForTimeOut+0x90>)
  4026f2:	4798      	blx	r3
}
  4026f4:	4620      	mov	r0, r4
  4026f6:	bd38      	pop	{r3, r4, r5, pc}
				xReturn = pdFALSE;
  4026f8:	2400      	movs	r4, #0
  4026fa:	e7f9      	b.n	4026f0 <xTaskCheckForTimeOut+0x70>
			xReturn = pdTRUE;
  4026fc:	2401      	movs	r4, #1
  4026fe:	e7f7      	b.n	4026f0 <xTaskCheckForTimeOut+0x70>
  402700:	00401135 	.word	0x00401135
  402704:	20400b58 	.word	0x20400b58
  402708:	20400b14 	.word	0x20400b14
  40270c:	00402651 	.word	0x00402651
  402710:	00401181 	.word	0x00401181

00402714 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
  402714:	2201      	movs	r2, #1
  402716:	4b01      	ldr	r3, [pc, #4]	; (40271c <vTaskMissedYield+0x8>)
  402718:	601a      	str	r2, [r3, #0]
  40271a:	4770      	bx	lr
  40271c:	20400b5c 	.word	0x20400b5c

00402720 <xTaskGetSchedulerState>:

	BaseType_t xTaskGetSchedulerState( void )
	{
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
  402720:	4b05      	ldr	r3, [pc, #20]	; (402738 <xTaskGetSchedulerState+0x18>)
  402722:	681b      	ldr	r3, [r3, #0]
  402724:	b133      	cbz	r3, 402734 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  402726:	4b05      	ldr	r3, [pc, #20]	; (40273c <xTaskGetSchedulerState+0x1c>)
  402728:	681b      	ldr	r3, [r3, #0]
			{
				xReturn = taskSCHEDULER_RUNNING;
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
  40272a:	2b00      	cmp	r3, #0
  40272c:	bf0c      	ite	eq
  40272e:	2002      	moveq	r0, #2
  402730:	2000      	movne	r0, #0
  402732:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
  402734:	2001      	movs	r0, #1
			}
		}

		return xReturn;
	}
  402736:	4770      	bx	lr
  402738:	20400b2c 	.word	0x20400b2c
  40273c:	20400ad8 	.word	0x20400ad8

00402740 <vTaskPriorityInherit>:
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
  402740:	2800      	cmp	r0, #0
  402742:	d044      	beq.n	4027ce <vTaskPriorityInherit+0x8e>
	{
  402744:	b538      	push	{r3, r4, r5, lr}
  402746:	4604      	mov	r4, r0
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
  402748:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  40274a:	4921      	ldr	r1, [pc, #132]	; (4027d0 <vTaskPriorityInherit+0x90>)
  40274c:	6809      	ldr	r1, [r1, #0]
  40274e:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  402750:	428a      	cmp	r2, r1
  402752:	d214      	bcs.n	40277e <vTaskPriorityInherit+0x3e>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
  402754:	6981      	ldr	r1, [r0, #24]
  402756:	2900      	cmp	r1, #0
  402758:	db05      	blt.n	402766 <vTaskPriorityInherit+0x26>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  40275a:	491d      	ldr	r1, [pc, #116]	; (4027d0 <vTaskPriorityInherit+0x90>)
  40275c:	6809      	ldr	r1, [r1, #0]
  40275e:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  402760:	f1c1 0105 	rsb	r1, r1, #5
  402764:	6181      	str	r1, [r0, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
  402766:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  40276a:	491a      	ldr	r1, [pc, #104]	; (4027d4 <vTaskPriorityInherit+0x94>)
  40276c:	eb01 0282 	add.w	r2, r1, r2, lsl #2
  402770:	6961      	ldr	r1, [r4, #20]
  402772:	4291      	cmp	r1, r2
  402774:	d004      	beq.n	402780 <vTaskPriorityInherit+0x40>
					prvAddTaskToReadyList( pxTCB );
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  402776:	4a16      	ldr	r2, [pc, #88]	; (4027d0 <vTaskPriorityInherit+0x90>)
  402778:	6812      	ldr	r2, [r2, #0]
  40277a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
  40277c:	62e2      	str	r2, [r4, #44]	; 0x2c
  40277e:	bd38      	pop	{r3, r4, r5, pc}
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  402780:	1d25      	adds	r5, r4, #4
  402782:	4628      	mov	r0, r5
  402784:	4b14      	ldr	r3, [pc, #80]	; (4027d8 <vTaskPriorityInherit+0x98>)
  402786:	4798      	blx	r3
  402788:	b970      	cbnz	r0, 4027a8 <vTaskPriorityInherit+0x68>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
  40278a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  40278c:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  402790:	4a10      	ldr	r2, [pc, #64]	; (4027d4 <vTaskPriorityInherit+0x94>)
  402792:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  402796:	b93a      	cbnz	r2, 4027a8 <vTaskPriorityInherit+0x68>
  402798:	4810      	ldr	r0, [pc, #64]	; (4027dc <vTaskPriorityInherit+0x9c>)
  40279a:	6802      	ldr	r2, [r0, #0]
  40279c:	2101      	movs	r1, #1
  40279e:	fa01 f303 	lsl.w	r3, r1, r3
  4027a2:	ea22 0303 	bic.w	r3, r2, r3
  4027a6:	6003      	str	r3, [r0, #0]
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  4027a8:	4b09      	ldr	r3, [pc, #36]	; (4027d0 <vTaskPriorityInherit+0x90>)
  4027aa:	681b      	ldr	r3, [r3, #0]
  4027ac:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
  4027ae:	62e0      	str	r0, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
  4027b0:	4a0a      	ldr	r2, [pc, #40]	; (4027dc <vTaskPriorityInherit+0x9c>)
  4027b2:	6811      	ldr	r1, [r2, #0]
  4027b4:	2301      	movs	r3, #1
  4027b6:	4083      	lsls	r3, r0
  4027b8:	430b      	orrs	r3, r1
  4027ba:	6013      	str	r3, [r2, #0]
  4027bc:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4027c0:	4629      	mov	r1, r5
  4027c2:	4b04      	ldr	r3, [pc, #16]	; (4027d4 <vTaskPriorityInherit+0x94>)
  4027c4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  4027c8:	4b05      	ldr	r3, [pc, #20]	; (4027e0 <vTaskPriorityInherit+0xa0>)
  4027ca:	4798      	blx	r3
  4027cc:	bd38      	pop	{r3, r4, r5, pc}
  4027ce:	4770      	bx	lr
  4027d0:	20400a60 	.word	0x20400a60
  4027d4:	20400a6c 	.word	0x20400a6c
  4027d8:	00401051 	.word	0x00401051
  4027dc:	20400ae4 	.word	0x20400ae4
  4027e0:	00401005 	.word	0x00401005

004027e4 <xTaskPriorityDisinherit>:
	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
	BaseType_t xReturn = pdFALSE;

		if( pxMutexHolder != NULL )
  4027e4:	2800      	cmp	r0, #0
  4027e6:	d04d      	beq.n	402884 <xTaskPriorityDisinherit+0xa0>
	{
  4027e8:	b538      	push	{r3, r4, r5, lr}
  4027ea:	4604      	mov	r4, r0
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
  4027ec:	4a27      	ldr	r2, [pc, #156]	; (40288c <xTaskPriorityDisinherit+0xa8>)
  4027ee:	6812      	ldr	r2, [r2, #0]
  4027f0:	4290      	cmp	r0, r2
  4027f2:	d00a      	beq.n	40280a <xTaskPriorityDisinherit+0x26>
  4027f4:	f04f 0380 	mov.w	r3, #128	; 0x80
  4027f8:	b672      	cpsid	i
  4027fa:	f383 8811 	msr	BASEPRI, r3
  4027fe:	f3bf 8f6f 	isb	sy
  402802:	f3bf 8f4f 	dsb	sy
  402806:	b662      	cpsie	i
  402808:	e7fe      	b.n	402808 <xTaskPriorityDisinherit+0x24>

			configASSERT( pxTCB->uxMutexesHeld );
  40280a:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
  40280c:	b952      	cbnz	r2, 402824 <xTaskPriorityDisinherit+0x40>
  40280e:	f04f 0380 	mov.w	r3, #128	; 0x80
  402812:	b672      	cpsid	i
  402814:	f383 8811 	msr	BASEPRI, r3
  402818:	f3bf 8f6f 	isb	sy
  40281c:	f3bf 8f4f 	dsb	sy
  402820:	b662      	cpsie	i
  402822:	e7fe      	b.n	402822 <xTaskPriorityDisinherit+0x3e>
			( pxTCB->uxMutexesHeld )--;
  402824:	3a01      	subs	r2, #1
  402826:	64c2      	str	r2, [r0, #76]	; 0x4c

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
  402828:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
  40282a:	6ca1      	ldr	r1, [r4, #72]	; 0x48
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
  40282c:	4288      	cmp	r0, r1
  40282e:	d02b      	beq.n	402888 <xTaskPriorityDisinherit+0xa4>
  402830:	bb52      	cbnz	r2, 402888 <xTaskPriorityDisinherit+0xa4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  402832:	1d25      	adds	r5, r4, #4
  402834:	4628      	mov	r0, r5
  402836:	4b16      	ldr	r3, [pc, #88]	; (402890 <xTaskPriorityDisinherit+0xac>)
  402838:	4798      	blx	r3
  40283a:	b968      	cbnz	r0, 402858 <xTaskPriorityDisinherit+0x74>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
  40283c:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  40283e:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  402842:	4b14      	ldr	r3, [pc, #80]	; (402894 <xTaskPriorityDisinherit+0xb0>)
  402844:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  402848:	b933      	cbnz	r3, 402858 <xTaskPriorityDisinherit+0x74>
  40284a:	4813      	ldr	r0, [pc, #76]	; (402898 <xTaskPriorityDisinherit+0xb4>)
  40284c:	6803      	ldr	r3, [r0, #0]
  40284e:	2201      	movs	r2, #1
  402850:	408a      	lsls	r2, r1
  402852:	ea23 0302 	bic.w	r3, r3, r2
  402856:	6003      	str	r3, [r0, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
  402858:	6ca0      	ldr	r0, [r4, #72]	; 0x48
  40285a:	62e0      	str	r0, [r4, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  40285c:	f1c0 0305 	rsb	r3, r0, #5
  402860:	61a3      	str	r3, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
  402862:	4a0d      	ldr	r2, [pc, #52]	; (402898 <xTaskPriorityDisinherit+0xb4>)
  402864:	6811      	ldr	r1, [r2, #0]
  402866:	2401      	movs	r4, #1
  402868:	fa04 f300 	lsl.w	r3, r4, r0
  40286c:	430b      	orrs	r3, r1
  40286e:	6013      	str	r3, [r2, #0]
  402870:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  402874:	4629      	mov	r1, r5
  402876:	4b07      	ldr	r3, [pc, #28]	; (402894 <xTaskPriorityDisinherit+0xb0>)
  402878:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  40287c:	4b07      	ldr	r3, [pc, #28]	; (40289c <xTaskPriorityDisinherit+0xb8>)
  40287e:	4798      	blx	r3
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
  402880:	4620      	mov	r0, r4
  402882:	bd38      	pop	{r3, r4, r5, pc}
	BaseType_t xReturn = pdFALSE;
  402884:	2000      	movs	r0, #0
  402886:	4770      	bx	lr
  402888:	2000      	movs	r0, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
  40288a:	bd38      	pop	{r3, r4, r5, pc}
  40288c:	20400a60 	.word	0x20400a60
  402890:	00401051 	.word	0x00401051
  402894:	20400a6c 	.word	0x20400a6c
  402898:	20400ae4 	.word	0x20400ae4
  40289c:	00401005 	.word	0x00401005

004028a0 <pvTaskIncrementMutexHeldCount>:

	void *pvTaskIncrementMutexHeldCount( void )
	{
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
  4028a0:	4b05      	ldr	r3, [pc, #20]	; (4028b8 <pvTaskIncrementMutexHeldCount+0x18>)
  4028a2:	681b      	ldr	r3, [r3, #0]
  4028a4:	b123      	cbz	r3, 4028b0 <pvTaskIncrementMutexHeldCount+0x10>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
  4028a6:	4b04      	ldr	r3, [pc, #16]	; (4028b8 <pvTaskIncrementMutexHeldCount+0x18>)
  4028a8:	681a      	ldr	r2, [r3, #0]
  4028aa:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
  4028ac:	3301      	adds	r3, #1
  4028ae:	64d3      	str	r3, [r2, #76]	; 0x4c
		}

		return pxCurrentTCB;
  4028b0:	4b01      	ldr	r3, [pc, #4]	; (4028b8 <pvTaskIncrementMutexHeldCount+0x18>)
  4028b2:	6818      	ldr	r0, [r3, #0]
	}
  4028b4:	4770      	bx	lr
  4028b6:	bf00      	nop
  4028b8:	20400a60 	.word	0x20400a60

004028bc <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
  4028bc:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
  4028be:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  4028c0:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
  4028c2:	4291      	cmp	r1, r2
  4028c4:	d80c      	bhi.n	4028e0 <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
  4028c6:	1ad2      	subs	r2, r2, r3
  4028c8:	6983      	ldr	r3, [r0, #24]
  4028ca:	429a      	cmp	r2, r3
  4028cc:	d301      	bcc.n	4028d2 <prvInsertTimerInActiveList+0x16>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
  4028ce:	2001      	movs	r0, #1
  4028d0:	bd08      	pop	{r3, pc}
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
  4028d2:	1d01      	adds	r1, r0, #4
  4028d4:	4b09      	ldr	r3, [pc, #36]	; (4028fc <prvInsertTimerInActiveList+0x40>)
  4028d6:	6818      	ldr	r0, [r3, #0]
  4028d8:	4b09      	ldr	r3, [pc, #36]	; (402900 <prvInsertTimerInActiveList+0x44>)
  4028da:	4798      	blx	r3
BaseType_t xProcessTimerNow = pdFALSE;
  4028dc:	2000      	movs	r0, #0
  4028de:	bd08      	pop	{r3, pc}
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
  4028e0:	429a      	cmp	r2, r3
  4028e2:	d203      	bcs.n	4028ec <prvInsertTimerInActiveList+0x30>
  4028e4:	4299      	cmp	r1, r3
  4028e6:	d301      	bcc.n	4028ec <prvInsertTimerInActiveList+0x30>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
  4028e8:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
  4028ea:	bd08      	pop	{r3, pc}
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  4028ec:	1d01      	adds	r1, r0, #4
  4028ee:	4b05      	ldr	r3, [pc, #20]	; (402904 <prvInsertTimerInActiveList+0x48>)
  4028f0:	6818      	ldr	r0, [r3, #0]
  4028f2:	4b03      	ldr	r3, [pc, #12]	; (402900 <prvInsertTimerInActiveList+0x44>)
  4028f4:	4798      	blx	r3
BaseType_t xProcessTimerNow = pdFALSE;
  4028f6:	2000      	movs	r0, #0
  4028f8:	bd08      	pop	{r3, pc}
  4028fa:	bf00      	nop
  4028fc:	20400b64 	.word	0x20400b64
  402900:	0040101d 	.word	0x0040101d
  402904:	20400b60 	.word	0x20400b60

00402908 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
  402908:	b570      	push	{r4, r5, r6, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
  40290a:	4b15      	ldr	r3, [pc, #84]	; (402960 <prvCheckForValidListAndQueue+0x58>)
  40290c:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
  40290e:	4b15      	ldr	r3, [pc, #84]	; (402964 <prvCheckForValidListAndQueue+0x5c>)
  402910:	681b      	ldr	r3, [r3, #0]
  402912:	b113      	cbz	r3, 40291a <prvCheckForValidListAndQueue+0x12>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
  402914:	4b14      	ldr	r3, [pc, #80]	; (402968 <prvCheckForValidListAndQueue+0x60>)
  402916:	4798      	blx	r3
  402918:	bd70      	pop	{r4, r5, r6, pc}
			vListInitialise( &xActiveTimerList1 );
  40291a:	4d14      	ldr	r5, [pc, #80]	; (40296c <prvCheckForValidListAndQueue+0x64>)
  40291c:	4628      	mov	r0, r5
  40291e:	4e14      	ldr	r6, [pc, #80]	; (402970 <prvCheckForValidListAndQueue+0x68>)
  402920:	47b0      	blx	r6
			vListInitialise( &xActiveTimerList2 );
  402922:	4c14      	ldr	r4, [pc, #80]	; (402974 <prvCheckForValidListAndQueue+0x6c>)
  402924:	4620      	mov	r0, r4
  402926:	47b0      	blx	r6
			pxCurrentTimerList = &xActiveTimerList1;
  402928:	4b13      	ldr	r3, [pc, #76]	; (402978 <prvCheckForValidListAndQueue+0x70>)
  40292a:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
  40292c:	4b13      	ldr	r3, [pc, #76]	; (40297c <prvCheckForValidListAndQueue+0x74>)
  40292e:	601c      	str	r4, [r3, #0]
			xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
  402930:	2200      	movs	r2, #0
  402932:	2110      	movs	r1, #16
  402934:	2005      	movs	r0, #5
  402936:	4b12      	ldr	r3, [pc, #72]	; (402980 <prvCheckForValidListAndQueue+0x78>)
  402938:	4798      	blx	r3
  40293a:	4b0a      	ldr	r3, [pc, #40]	; (402964 <prvCheckForValidListAndQueue+0x5c>)
  40293c:	6018      	str	r0, [r3, #0]
			configASSERT( xTimerQueue );
  40293e:	b118      	cbz	r0, 402948 <prvCheckForValidListAndQueue+0x40>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
  402940:	4910      	ldr	r1, [pc, #64]	; (402984 <prvCheckForValidListAndQueue+0x7c>)
  402942:	4b11      	ldr	r3, [pc, #68]	; (402988 <prvCheckForValidListAndQueue+0x80>)
  402944:	4798      	blx	r3
  402946:	e7e5      	b.n	402914 <prvCheckForValidListAndQueue+0xc>
  402948:	f04f 0380 	mov.w	r3, #128	; 0x80
  40294c:	b672      	cpsid	i
  40294e:	f383 8811 	msr	BASEPRI, r3
  402952:	f3bf 8f6f 	isb	sy
  402956:	f3bf 8f4f 	dsb	sy
  40295a:	b662      	cpsie	i
  40295c:	e7fe      	b.n	40295c <prvCheckForValidListAndQueue+0x54>
  40295e:	bf00      	nop
  402960:	00401135 	.word	0x00401135
  402964:	20400b94 	.word	0x20400b94
  402968:	00401181 	.word	0x00401181
  40296c:	20400b68 	.word	0x20400b68
  402970:	00400fe9 	.word	0x00400fe9
  402974:	20400b7c 	.word	0x20400b7c
  402978:	20400b60 	.word	0x20400b60
  40297c:	20400b64 	.word	0x20400b64
  402980:	00401655 	.word	0x00401655
  402984:	00406da0 	.word	0x00406da0
  402988:	00401c65 	.word	0x00401c65

0040298c <xTimerCreateTimerTask>:
{
  40298c:	b510      	push	{r4, lr}
  40298e:	b084      	sub	sp, #16
	prvCheckForValidListAndQueue();
  402990:	4b0f      	ldr	r3, [pc, #60]	; (4029d0 <xTimerCreateTimerTask+0x44>)
  402992:	4798      	blx	r3
	if( xTimerQueue != NULL )
  402994:	4b0f      	ldr	r3, [pc, #60]	; (4029d4 <xTimerCreateTimerTask+0x48>)
  402996:	681b      	ldr	r3, [r3, #0]
  402998:	b173      	cbz	r3, 4029b8 <xTimerCreateTimerTask+0x2c>
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
  40299a:	2300      	movs	r3, #0
  40299c:	9303      	str	r3, [sp, #12]
  40299e:	9302      	str	r3, [sp, #8]
  4029a0:	9301      	str	r3, [sp, #4]
  4029a2:	2204      	movs	r2, #4
  4029a4:	9200      	str	r2, [sp, #0]
  4029a6:	f44f 7282 	mov.w	r2, #260	; 0x104
  4029aa:	490b      	ldr	r1, [pc, #44]	; (4029d8 <xTimerCreateTimerTask+0x4c>)
  4029ac:	480b      	ldr	r0, [pc, #44]	; (4029dc <xTimerCreateTimerTask+0x50>)
  4029ae:	4c0c      	ldr	r4, [pc, #48]	; (4029e0 <xTimerCreateTimerTask+0x54>)
  4029b0:	47a0      	blx	r4
	configASSERT( xReturn );
  4029b2:	b108      	cbz	r0, 4029b8 <xTimerCreateTimerTask+0x2c>
}
  4029b4:	b004      	add	sp, #16
  4029b6:	bd10      	pop	{r4, pc}
  4029b8:	f04f 0380 	mov.w	r3, #128	; 0x80
  4029bc:	b672      	cpsid	i
  4029be:	f383 8811 	msr	BASEPRI, r3
  4029c2:	f3bf 8f6f 	isb	sy
  4029c6:	f3bf 8f4f 	dsb	sy
  4029ca:	b662      	cpsie	i
  4029cc:	e7fe      	b.n	4029cc <xTimerCreateTimerTask+0x40>
  4029ce:	bf00      	nop
  4029d0:	00402909 	.word	0x00402909
  4029d4:	20400b94 	.word	0x20400b94
  4029d8:	00406da8 	.word	0x00406da8
  4029dc:	00402b0d 	.word	0x00402b0d
  4029e0:	00401d75 	.word	0x00401d75

004029e4 <xTimerGenericCommand>:
	configASSERT( xTimer );
  4029e4:	b1d8      	cbz	r0, 402a1e <xTimerGenericCommand+0x3a>
{
  4029e6:	b530      	push	{r4, r5, lr}
  4029e8:	b085      	sub	sp, #20
  4029ea:	4615      	mov	r5, r2
  4029ec:	4604      	mov	r4, r0
	if( xTimerQueue != NULL )
  4029ee:	4a15      	ldr	r2, [pc, #84]	; (402a44 <xTimerGenericCommand+0x60>)
  4029f0:	6810      	ldr	r0, [r2, #0]
  4029f2:	b320      	cbz	r0, 402a3e <xTimerGenericCommand+0x5a>
  4029f4:	461a      	mov	r2, r3
		xMessage.xMessageID = xCommandID;
  4029f6:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
  4029f8:	9501      	str	r5, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
  4029fa:	9402      	str	r4, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
  4029fc:	2905      	cmp	r1, #5
  4029fe:	dc19      	bgt.n	402a34 <xTimerGenericCommand+0x50>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
  402a00:	4b11      	ldr	r3, [pc, #68]	; (402a48 <xTimerGenericCommand+0x64>)
  402a02:	4798      	blx	r3
  402a04:	2802      	cmp	r0, #2
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
  402a06:	f04f 0300 	mov.w	r3, #0
  402a0a:	bf0c      	ite	eq
  402a0c:	9a08      	ldreq	r2, [sp, #32]
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
  402a0e:	461a      	movne	r2, r3
  402a10:	4669      	mov	r1, sp
  402a12:	480c      	ldr	r0, [pc, #48]	; (402a44 <xTimerGenericCommand+0x60>)
  402a14:	6800      	ldr	r0, [r0, #0]
  402a16:	4c0d      	ldr	r4, [pc, #52]	; (402a4c <xTimerGenericCommand+0x68>)
  402a18:	47a0      	blx	r4
}
  402a1a:	b005      	add	sp, #20
  402a1c:	bd30      	pop	{r4, r5, pc}
  402a1e:	f04f 0380 	mov.w	r3, #128	; 0x80
  402a22:	b672      	cpsid	i
  402a24:	f383 8811 	msr	BASEPRI, r3
  402a28:	f3bf 8f6f 	isb	sy
  402a2c:	f3bf 8f4f 	dsb	sy
  402a30:	b662      	cpsie	i
  402a32:	e7fe      	b.n	402a32 <xTimerGenericCommand+0x4e>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
  402a34:	2300      	movs	r3, #0
  402a36:	4669      	mov	r1, sp
  402a38:	4c05      	ldr	r4, [pc, #20]	; (402a50 <xTimerGenericCommand+0x6c>)
  402a3a:	47a0      	blx	r4
  402a3c:	e7ed      	b.n	402a1a <xTimerGenericCommand+0x36>
BaseType_t xReturn = pdFAIL;
  402a3e:	2000      	movs	r0, #0
	return xReturn;
  402a40:	e7eb      	b.n	402a1a <xTimerGenericCommand+0x36>
  402a42:	bf00      	nop
  402a44:	20400b94 	.word	0x20400b94
  402a48:	00402721 	.word	0x00402721
  402a4c:	004016d1 	.word	0x004016d1
  402a50:	004018b5 	.word	0x004018b5

00402a54 <prvSampleTimeNow>:
{
  402a54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402a58:	b082      	sub	sp, #8
  402a5a:	4680      	mov	r8, r0
	xTimeNow = xTaskGetTickCount();
  402a5c:	4b24      	ldr	r3, [pc, #144]	; (402af0 <prvSampleTimeNow+0x9c>)
  402a5e:	4798      	blx	r3
  402a60:	4607      	mov	r7, r0
	if( xTimeNow < xLastTime )
  402a62:	4b24      	ldr	r3, [pc, #144]	; (402af4 <prvSampleTimeNow+0xa0>)
  402a64:	681b      	ldr	r3, [r3, #0]
  402a66:	4298      	cmp	r0, r3
  402a68:	d31b      	bcc.n	402aa2 <prvSampleTimeNow+0x4e>
		*pxTimerListsWereSwitched = pdFALSE;
  402a6a:	2300      	movs	r3, #0
  402a6c:	f8c8 3000 	str.w	r3, [r8]
	xLastTime = xTimeNow;
  402a70:	4b20      	ldr	r3, [pc, #128]	; (402af4 <prvSampleTimeNow+0xa0>)
  402a72:	601f      	str	r7, [r3, #0]
}
  402a74:	4638      	mov	r0, r7
  402a76:	b002      	add	sp, #8
  402a78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
  402a7c:	2100      	movs	r1, #0
  402a7e:	9100      	str	r1, [sp, #0]
  402a80:	460b      	mov	r3, r1
  402a82:	4652      	mov	r2, sl
  402a84:	4620      	mov	r0, r4
  402a86:	4c1c      	ldr	r4, [pc, #112]	; (402af8 <prvSampleTimeNow+0xa4>)
  402a88:	47a0      	blx	r4
				configASSERT( xResult );
  402a8a:	b960      	cbnz	r0, 402aa6 <prvSampleTimeNow+0x52>
  402a8c:	f04f 0380 	mov.w	r3, #128	; 0x80
  402a90:	b672      	cpsid	i
  402a92:	f383 8811 	msr	BASEPRI, r3
  402a96:	f3bf 8f6f 	isb	sy
  402a9a:	f3bf 8f4f 	dsb	sy
  402a9e:	b662      	cpsie	i
  402aa0:	e7fe      	b.n	402aa0 <prvSampleTimeNow+0x4c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  402aa2:	4d16      	ldr	r5, [pc, #88]	; (402afc <prvSampleTimeNow+0xa8>)
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  402aa4:	4e16      	ldr	r6, [pc, #88]	; (402b00 <prvSampleTimeNow+0xac>)
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  402aa6:	682b      	ldr	r3, [r5, #0]
  402aa8:	681a      	ldr	r2, [r3, #0]
  402aaa:	b1c2      	cbz	r2, 402ade <prvSampleTimeNow+0x8a>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  402aac:	68db      	ldr	r3, [r3, #12]
  402aae:	f8d3 a000 	ldr.w	sl, [r3]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  402ab2:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  402ab4:	f104 0904 	add.w	r9, r4, #4
  402ab8:	4648      	mov	r0, r9
  402aba:	47b0      	blx	r6
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  402abc:	6a63      	ldr	r3, [r4, #36]	; 0x24
  402abe:	4620      	mov	r0, r4
  402ac0:	4798      	blx	r3
		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  402ac2:	69e3      	ldr	r3, [r4, #28]
  402ac4:	2b01      	cmp	r3, #1
  402ac6:	d1ee      	bne.n	402aa6 <prvSampleTimeNow+0x52>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
  402ac8:	69a3      	ldr	r3, [r4, #24]
  402aca:	4453      	add	r3, sl
			if( xReloadTime > xNextExpireTime )
  402acc:	459a      	cmp	sl, r3
  402ace:	d2d5      	bcs.n	402a7c <prvSampleTimeNow+0x28>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
  402ad0:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  402ad2:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  402ad4:	4649      	mov	r1, r9
  402ad6:	6828      	ldr	r0, [r5, #0]
  402ad8:	4b0a      	ldr	r3, [pc, #40]	; (402b04 <prvSampleTimeNow+0xb0>)
  402ada:	4798      	blx	r3
  402adc:	e7e3      	b.n	402aa6 <prvSampleTimeNow+0x52>
	pxCurrentTimerList = pxOverflowTimerList;
  402ade:	4a0a      	ldr	r2, [pc, #40]	; (402b08 <prvSampleTimeNow+0xb4>)
  402ae0:	6810      	ldr	r0, [r2, #0]
  402ae2:	4906      	ldr	r1, [pc, #24]	; (402afc <prvSampleTimeNow+0xa8>)
  402ae4:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
  402ae6:	6013      	str	r3, [r2, #0]
		*pxTimerListsWereSwitched = pdTRUE;
  402ae8:	2301      	movs	r3, #1
  402aea:	f8c8 3000 	str.w	r3, [r8]
  402aee:	e7bf      	b.n	402a70 <prvSampleTimeNow+0x1c>
  402af0:	00402045 	.word	0x00402045
  402af4:	20400b90 	.word	0x20400b90
  402af8:	004029e5 	.word	0x004029e5
  402afc:	20400b60 	.word	0x20400b60
  402b00:	00401051 	.word	0x00401051
  402b04:	0040101d 	.word	0x0040101d
  402b08:	20400b64 	.word	0x20400b64

00402b0c <prvTimerTask>:
{
  402b0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402b10:	b088      	sub	sp, #32
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  402b12:	4e75      	ldr	r6, [pc, #468]	; (402ce8 <prvTimerTask+0x1dc>)
	vTaskSuspendAll();
  402b14:	4f75      	ldr	r7, [pc, #468]	; (402cec <prvTimerTask+0x1e0>)
					portYIELD_WITHIN_API();
  402b16:	f8df 91fc 	ldr.w	r9, [pc, #508]	; 402d14 <prvTimerTask+0x208>
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  402b1a:	f8df 81fc 	ldr.w	r8, [pc, #508]	; 402d18 <prvTimerTask+0x20c>
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  402b1e:	6833      	ldr	r3, [r6, #0]
	if( *pxListWasEmpty == pdFALSE )
  402b20:	681a      	ldr	r2, [r3, #0]
  402b22:	2a00      	cmp	r2, #0
  402b24:	f000 80ce 	beq.w	402cc4 <prvTimerTask+0x1b8>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  402b28:	68db      	ldr	r3, [r3, #12]
  402b2a:	681c      	ldr	r4, [r3, #0]
	vTaskSuspendAll();
  402b2c:	47b8      	blx	r7
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  402b2e:	a804      	add	r0, sp, #16
  402b30:	4b6f      	ldr	r3, [pc, #444]	; (402cf0 <prvTimerTask+0x1e4>)
  402b32:	4798      	blx	r3
  402b34:	4605      	mov	r5, r0
		if( xTimerListsWereSwitched == pdFALSE )
  402b36:	9b04      	ldr	r3, [sp, #16]
  402b38:	2b00      	cmp	r3, #0
  402b3a:	d144      	bne.n	402bc6 <prvTimerTask+0xba>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
  402b3c:	42a0      	cmp	r0, r4
  402b3e:	d212      	bcs.n	402b66 <prvTimerTask+0x5a>
  402b40:	2200      	movs	r2, #0
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
  402b42:	1b61      	subs	r1, r4, r5
  402b44:	4b6b      	ldr	r3, [pc, #428]	; (402cf4 <prvTimerTask+0x1e8>)
  402b46:	6818      	ldr	r0, [r3, #0]
  402b48:	4b6b      	ldr	r3, [pc, #428]	; (402cf8 <prvTimerTask+0x1ec>)
  402b4a:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  402b4c:	4b6b      	ldr	r3, [pc, #428]	; (402cfc <prvTimerTask+0x1f0>)
  402b4e:	4798      	blx	r3
  402b50:	2800      	cmp	r0, #0
  402b52:	d13a      	bne.n	402bca <prvTimerTask+0xbe>
					portYIELD_WITHIN_API();
  402b54:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  402b58:	f8c9 3000 	str.w	r3, [r9]
  402b5c:	f3bf 8f4f 	dsb	sy
  402b60:	f3bf 8f6f 	isb	sy
  402b64:	e031      	b.n	402bca <prvTimerTask+0xbe>
				( void ) xTaskResumeAll();
  402b66:	4b65      	ldr	r3, [pc, #404]	; (402cfc <prvTimerTask+0x1f0>)
  402b68:	4798      	blx	r3
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  402b6a:	6833      	ldr	r3, [r6, #0]
  402b6c:	68db      	ldr	r3, [r3, #12]
  402b6e:	f8d3 a00c 	ldr.w	sl, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  402b72:	f10a 0004 	add.w	r0, sl, #4
  402b76:	47c0      	blx	r8
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  402b78:	f8da 301c 	ldr.w	r3, [sl, #28]
  402b7c:	2b01      	cmp	r3, #1
  402b7e:	d004      	beq.n	402b8a <prvTimerTask+0x7e>
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  402b80:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
  402b84:	4650      	mov	r0, sl
  402b86:	4798      	blx	r3
  402b88:	e01f      	b.n	402bca <prvTimerTask+0xbe>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
  402b8a:	f8da 1018 	ldr.w	r1, [sl, #24]
  402b8e:	4623      	mov	r3, r4
  402b90:	462a      	mov	r2, r5
  402b92:	4421      	add	r1, r4
  402b94:	4650      	mov	r0, sl
  402b96:	4d5a      	ldr	r5, [pc, #360]	; (402d00 <prvTimerTask+0x1f4>)
  402b98:	47a8      	blx	r5
  402b9a:	2801      	cmp	r0, #1
  402b9c:	d1f0      	bne.n	402b80 <prvTimerTask+0x74>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
  402b9e:	2100      	movs	r1, #0
  402ba0:	9100      	str	r1, [sp, #0]
  402ba2:	460b      	mov	r3, r1
  402ba4:	4622      	mov	r2, r4
  402ba6:	4650      	mov	r0, sl
  402ba8:	4c56      	ldr	r4, [pc, #344]	; (402d04 <prvTimerTask+0x1f8>)
  402baa:	47a0      	blx	r4
			configASSERT( xResult );
  402bac:	2800      	cmp	r0, #0
  402bae:	d1e7      	bne.n	402b80 <prvTimerTask+0x74>
  402bb0:	f04f 0380 	mov.w	r3, #128	; 0x80
  402bb4:	b672      	cpsid	i
  402bb6:	f383 8811 	msr	BASEPRI, r3
  402bba:	f3bf 8f6f 	isb	sy
  402bbe:	f3bf 8f4f 	dsb	sy
  402bc2:	b662      	cpsie	i
  402bc4:	e7fe      	b.n	402bc4 <prvTimerTask+0xb8>
			( void ) xTaskResumeAll();
  402bc6:	4b4d      	ldr	r3, [pc, #308]	; (402cfc <prvTimerTask+0x1f0>)
  402bc8:	4798      	blx	r3
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
  402bca:	4d4a      	ldr	r5, [pc, #296]	; (402cf4 <prvTimerTask+0x1e8>)
  402bcc:	4c4e      	ldr	r4, [pc, #312]	; (402d08 <prvTimerTask+0x1fc>)
  402bce:	e006      	b.n	402bde <prvTimerTask+0xd2>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
  402bd0:	9907      	ldr	r1, [sp, #28]
  402bd2:	9806      	ldr	r0, [sp, #24]
  402bd4:	9b05      	ldr	r3, [sp, #20]
  402bd6:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
  402bd8:	9b04      	ldr	r3, [sp, #16]
  402bda:	2b00      	cmp	r3, #0
  402bdc:	da09      	bge.n	402bf2 <prvTimerTask+0xe6>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
  402bde:	2300      	movs	r3, #0
  402be0:	461a      	mov	r2, r3
  402be2:	a904      	add	r1, sp, #16
  402be4:	6828      	ldr	r0, [r5, #0]
  402be6:	47a0      	blx	r4
  402be8:	2800      	cmp	r0, #0
  402bea:	d098      	beq.n	402b1e <prvTimerTask+0x12>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
  402bec:	9b04      	ldr	r3, [sp, #16]
  402bee:	2b00      	cmp	r3, #0
  402bf0:	dbee      	blt.n	402bd0 <prvTimerTask+0xc4>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
  402bf2:	f8dd a018 	ldr.w	sl, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
  402bf6:	f8da 3014 	ldr.w	r3, [sl, #20]
  402bfa:	b113      	cbz	r3, 402c02 <prvTimerTask+0xf6>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  402bfc:	f10a 0004 	add.w	r0, sl, #4
  402c00:	47c0      	blx	r8
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  402c02:	a803      	add	r0, sp, #12
  402c04:	4b3a      	ldr	r3, [pc, #232]	; (402cf0 <prvTimerTask+0x1e4>)
  402c06:	4798      	blx	r3
			switch( xMessage.xMessageID )
  402c08:	9b04      	ldr	r3, [sp, #16]
  402c0a:	2b09      	cmp	r3, #9
  402c0c:	d8e7      	bhi.n	402bde <prvTimerTask+0xd2>
  402c0e:	a201      	add	r2, pc, #4	; (adr r2, 402c14 <prvTimerTask+0x108>)
  402c10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  402c14:	00402c3d 	.word	0x00402c3d
  402c18:	00402c3d 	.word	0x00402c3d
  402c1c:	00402c3d 	.word	0x00402c3d
  402c20:	00402bdf 	.word	0x00402bdf
  402c24:	00402c91 	.word	0x00402c91
  402c28:	00402cbd 	.word	0x00402cbd
  402c2c:	00402c3d 	.word	0x00402c3d
  402c30:	00402c3d 	.word	0x00402c3d
  402c34:	00402bdf 	.word	0x00402bdf
  402c38:	00402c91 	.word	0x00402c91
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) == pdTRUE )
  402c3c:	9c05      	ldr	r4, [sp, #20]
  402c3e:	f8da 1018 	ldr.w	r1, [sl, #24]
  402c42:	4623      	mov	r3, r4
  402c44:	4602      	mov	r2, r0
  402c46:	4421      	add	r1, r4
  402c48:	4650      	mov	r0, sl
  402c4a:	4c2d      	ldr	r4, [pc, #180]	; (402d00 <prvTimerTask+0x1f4>)
  402c4c:	47a0      	blx	r4
  402c4e:	2801      	cmp	r0, #1
  402c50:	d1bc      	bne.n	402bcc <prvTimerTask+0xc0>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  402c52:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
  402c56:	4650      	mov	r0, sl
  402c58:	4798      	blx	r3
						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  402c5a:	f8da 301c 	ldr.w	r3, [sl, #28]
  402c5e:	2b01      	cmp	r3, #1
  402c60:	d1b4      	bne.n	402bcc <prvTimerTask+0xc0>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
  402c62:	f8da 2018 	ldr.w	r2, [sl, #24]
  402c66:	2100      	movs	r1, #0
  402c68:	9100      	str	r1, [sp, #0]
  402c6a:	460b      	mov	r3, r1
  402c6c:	9805      	ldr	r0, [sp, #20]
  402c6e:	4402      	add	r2, r0
  402c70:	4650      	mov	r0, sl
  402c72:	4c24      	ldr	r4, [pc, #144]	; (402d04 <prvTimerTask+0x1f8>)
  402c74:	47a0      	blx	r4
							configASSERT( xResult );
  402c76:	2800      	cmp	r0, #0
  402c78:	d1a8      	bne.n	402bcc <prvTimerTask+0xc0>
  402c7a:	f04f 0380 	mov.w	r3, #128	; 0x80
  402c7e:	b672      	cpsid	i
  402c80:	f383 8811 	msr	BASEPRI, r3
  402c84:	f3bf 8f6f 	isb	sy
  402c88:	f3bf 8f4f 	dsb	sy
  402c8c:	b662      	cpsie	i
  402c8e:	e7fe      	b.n	402c8e <prvTimerTask+0x182>
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
  402c90:	9905      	ldr	r1, [sp, #20]
  402c92:	f8ca 1018 	str.w	r1, [sl, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
  402c96:	b131      	cbz	r1, 402ca6 <prvTimerTask+0x19a>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
  402c98:	4603      	mov	r3, r0
  402c9a:	4602      	mov	r2, r0
  402c9c:	4401      	add	r1, r0
  402c9e:	4650      	mov	r0, sl
  402ca0:	4c17      	ldr	r4, [pc, #92]	; (402d00 <prvTimerTask+0x1f4>)
  402ca2:	47a0      	blx	r4
  402ca4:	e792      	b.n	402bcc <prvTimerTask+0xc0>
  402ca6:	f04f 0380 	mov.w	r3, #128	; 0x80
  402caa:	b672      	cpsid	i
  402cac:	f383 8811 	msr	BASEPRI, r3
  402cb0:	f3bf 8f6f 	isb	sy
  402cb4:	f3bf 8f4f 	dsb	sy
  402cb8:	b662      	cpsie	i
  402cba:	e7fe      	b.n	402cba <prvTimerTask+0x1ae>
					vPortFree( pxTimer );
  402cbc:	4650      	mov	r0, sl
  402cbe:	4b13      	ldr	r3, [pc, #76]	; (402d0c <prvTimerTask+0x200>)
  402cc0:	4798      	blx	r3
  402cc2:	e783      	b.n	402bcc <prvTimerTask+0xc0>
	vTaskSuspendAll();
  402cc4:	47b8      	blx	r7
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  402cc6:	a804      	add	r0, sp, #16
  402cc8:	4b09      	ldr	r3, [pc, #36]	; (402cf0 <prvTimerTask+0x1e4>)
  402cca:	4798      	blx	r3
  402ccc:	4605      	mov	r5, r0
		if( xTimerListsWereSwitched == pdFALSE )
  402cce:	9b04      	ldr	r3, [sp, #16]
  402cd0:	2b00      	cmp	r3, #0
  402cd2:	f47f af78 	bne.w	402bc6 <prvTimerTask+0xba>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
  402cd6:	4b0e      	ldr	r3, [pc, #56]	; (402d10 <prvTimerTask+0x204>)
  402cd8:	681b      	ldr	r3, [r3, #0]
  402cda:	681a      	ldr	r2, [r3, #0]
  402cdc:	fab2 f282 	clz	r2, r2
  402ce0:	0952      	lsrs	r2, r2, #5
  402ce2:	2400      	movs	r4, #0
  402ce4:	e72d      	b.n	402b42 <prvTimerTask+0x36>
  402ce6:	bf00      	nop
  402ce8:	20400b60 	.word	0x20400b60
  402cec:	00402035 	.word	0x00402035
  402cf0:	00402a55 	.word	0x00402a55
  402cf4:	20400b94 	.word	0x20400b94
  402cf8:	00401c99 	.word	0x00401c99
  402cfc:	0040219d 	.word	0x0040219d
  402d00:	004028bd 	.word	0x004028bd
  402d04:	004029e5 	.word	0x004029e5
  402d08:	00401a95 	.word	0x00401a95
  402d0c:	004013c1 	.word	0x004013c1
  402d10:	20400b64 	.word	0x20400b64
  402d14:	e000ed04 	.word	0xe000ed04
  402d18:	00401051 	.word	0x00401051

00402d1c <EchoCallback>:

/************************************************************************/
/* handlers / callbacks                                                 */
/************************************************************************/

void EchoCallback(void){
  402d1c:	b510      	push	{r4, lr}
  402d1e:	b082      	sub	sp, #8
  if(pio_get(ECHO_PIO_A, PIO_INPUT, ECHO_IDX_MASK_A)){
  402d20:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  402d24:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  402d28:	480f      	ldr	r0, [pc, #60]	; (402d68 <EchoCallback+0x4c>)
  402d2a:	4b10      	ldr	r3, [pc, #64]	; (402d6c <EchoCallback+0x50>)
  402d2c:	4798      	blx	r3
  402d2e:	b9b0      	cbnz	r0, 402d5e <EchoCallback+0x42>
    tc_start(TIMER_A, TIMER_CHANNEL_A);
  }else{
    float ts = ((float) tc_read_cv(TIMER_A, TIMER_CHANNEL_A))/32000.0;
  402d30:	2101      	movs	r1, #1
  402d32:	480f      	ldr	r0, [pc, #60]	; (402d70 <EchoCallback+0x54>)
  402d34:	4b0f      	ldr	r3, [pc, #60]	; (402d74 <EchoCallback+0x58>)
  402d36:	4798      	blx	r3
  402d38:	ee07 0a90 	vmov	s15, r0
  402d3c:	eef8 6a67 	vcvt.f32.u32	s13, s15
  402d40:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 402d78 <EchoCallback+0x5c>
  402d44:	eec6 7a87 	vdiv.f32	s15, s13, s14
  402d48:	a902      	add	r1, sp, #8
  402d4a:	ed61 7a01 	vstmdb	r1!, {s15}
    xQueueSendToBackFromISR( hc04_A_EchoQueue, &ts, NULL );
  402d4e:	2300      	movs	r3, #0
  402d50:	461a      	mov	r2, r3
  402d52:	480a      	ldr	r0, [pc, #40]	; (402d7c <EchoCallback+0x60>)
  402d54:	6800      	ldr	r0, [r0, #0]
  402d56:	4c0a      	ldr	r4, [pc, #40]	; (402d80 <EchoCallback+0x64>)
  402d58:	47a0      	blx	r4
  }
}
  402d5a:	b002      	add	sp, #8
  402d5c:	bd10      	pop	{r4, pc}
    tc_start(TIMER_A, TIMER_CHANNEL_A);
  402d5e:	2101      	movs	r1, #1
  402d60:	4803      	ldr	r0, [pc, #12]	; (402d70 <EchoCallback+0x54>)
  402d62:	4b08      	ldr	r3, [pc, #32]	; (402d84 <EchoCallback+0x68>)
  402d64:	4798      	blx	r3
  402d66:	e7f8      	b.n	402d5a <EchoCallback+0x3e>
  402d68:	400e1200 	.word	0x400e1200
  402d6c:	00400749 	.word	0x00400749
  402d70:	4000c000 	.word	0x4000c000
  402d74:	00400bdf 	.word	0x00400bdf
  402d78:	46fa0000 	.word	0x46fa0000
  402d7c:	20400cb8 	.word	0x20400cb8
  402d80:	004018b5 	.word	0x004018b5
  402d84:	00400bd7 	.word	0x00400bd7

00402d88 <AFEC_callback>:
	flag_tc = true;
	//printf("AA      ");
}

static void AFEC_callback(void)
{
  402d88:	b510      	push	{r4, lr}
  402d8a:	b082      	sub	sp, #8
	afec->AFEC_CSELR = afec_ch;
  402d8c:	4b06      	ldr	r3, [pc, #24]	; (402da8 <AFEC_callback+0x20>)
  402d8e:	2200      	movs	r2, #0
  402d90:	665a      	str	r2, [r3, #100]	; 0x64
	return afec->AFEC_CDR;
  402d92:	6e9b      	ldr	r3, [r3, #104]	; 0x68
	int32_t ph_value;
	ph_value = afec_channel_get_value(AFEC0, AFEC_CHANNEL);
  402d94:	a902      	add	r1, sp, #8
  402d96:	f841 3d04 	str.w	r3, [r1, #-4]!
	xQueueSendFromISR( xQueueAfec, &ph_value, 0);
  402d9a:	4613      	mov	r3, r2
  402d9c:	4803      	ldr	r0, [pc, #12]	; (402dac <AFEC_callback+0x24>)
  402d9e:	6800      	ldr	r0, [r0, #0]
  402da0:	4c03      	ldr	r4, [pc, #12]	; (402db0 <AFEC_callback+0x28>)
  402da2:	47a0      	blx	r4
	
}
  402da4:	b002      	add	sp, #8
  402da6:	bd10      	pop	{r4, pc}
  402da8:	4003c000 	.word	0x4003c000
  402dac:	20400cc0 	.word	0x20400cc0
  402db0:	004018b5 	.word	0x004018b5

00402db4 <WaterCallback>:
void WaterCallback(void){
  402db4:	b508      	push	{r3, lr}
	spin_counter++;
  402db6:	4a05      	ldr	r2, [pc, #20]	; (402dcc <WaterCallback+0x18>)
  402db8:	6813      	ldr	r3, [r2, #0]
  402dba:	3301      	adds	r3, #1
  402dbc:	6013      	str	r3, [r2, #0]
	xSemaphoreGiveFromISR(xSemaphoreWater, NULL);
  402dbe:	2100      	movs	r1, #0
  402dc0:	4b03      	ldr	r3, [pc, #12]	; (402dd0 <WaterCallback+0x1c>)
  402dc2:	6818      	ldr	r0, [r3, #0]
  402dc4:	4b03      	ldr	r3, [pc, #12]	; (402dd4 <WaterCallback+0x20>)
  402dc6:	4798      	blx	r3
  402dc8:	bd08      	pop	{r3, pc}
  402dca:	bf00      	nop
  402dcc:	20400b9c 	.word	0x20400b9c
  402dd0:	20400cbc 	.word	0x20400cbc
  402dd4:	004019b5 	.word	0x004019b5

00402dd8 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  402dd8:	b570      	push	{r4, r5, r6, lr}
  402dda:	460c      	mov	r4, r1
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  402ddc:	4b2a      	ldr	r3, [pc, #168]	; (402e88 <usart_serial_putchar+0xb0>)
  402dde:	4298      	cmp	r0, r3
  402de0:	d013      	beq.n	402e0a <usart_serial_putchar+0x32>
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  402de2:	4b2a      	ldr	r3, [pc, #168]	; (402e8c <usart_serial_putchar+0xb4>)
  402de4:	4298      	cmp	r0, r3
  402de6:	d019      	beq.n	402e1c <usart_serial_putchar+0x44>
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  402de8:	4b29      	ldr	r3, [pc, #164]	; (402e90 <usart_serial_putchar+0xb8>)
  402dea:	4298      	cmp	r0, r3
  402dec:	d01f      	beq.n	402e2e <usart_serial_putchar+0x56>
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  402dee:	4b29      	ldr	r3, [pc, #164]	; (402e94 <usart_serial_putchar+0xbc>)
  402df0:	4298      	cmp	r0, r3
  402df2:	d025      	beq.n	402e40 <usart_serial_putchar+0x68>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  402df4:	4b28      	ldr	r3, [pc, #160]	; (402e98 <usart_serial_putchar+0xc0>)
  402df6:	4298      	cmp	r0, r3
  402df8:	d02b      	beq.n	402e52 <usart_serial_putchar+0x7a>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  402dfa:	4b28      	ldr	r3, [pc, #160]	; (402e9c <usart_serial_putchar+0xc4>)
  402dfc:	4298      	cmp	r0, r3
  402dfe:	d031      	beq.n	402e64 <usart_serial_putchar+0x8c>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  402e00:	4b27      	ldr	r3, [pc, #156]	; (402ea0 <usart_serial_putchar+0xc8>)
  402e02:	4298      	cmp	r0, r3
  402e04:	d037      	beq.n	402e76 <usart_serial_putchar+0x9e>
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  402e06:	2000      	movs	r0, #0
}
  402e08:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  402e0a:	461e      	mov	r6, r3
  402e0c:	4d25      	ldr	r5, [pc, #148]	; (402ea4 <usart_serial_putchar+0xcc>)
  402e0e:	4621      	mov	r1, r4
  402e10:	4630      	mov	r0, r6
  402e12:	47a8      	blx	r5
  402e14:	2800      	cmp	r0, #0
  402e16:	d1fa      	bne.n	402e0e <usart_serial_putchar+0x36>
		return 1;
  402e18:	2001      	movs	r0, #1
  402e1a:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  402e1c:	461e      	mov	r6, r3
  402e1e:	4d21      	ldr	r5, [pc, #132]	; (402ea4 <usart_serial_putchar+0xcc>)
  402e20:	4621      	mov	r1, r4
  402e22:	4630      	mov	r0, r6
  402e24:	47a8      	blx	r5
  402e26:	2800      	cmp	r0, #0
  402e28:	d1fa      	bne.n	402e20 <usart_serial_putchar+0x48>
		return 1;
  402e2a:	2001      	movs	r0, #1
  402e2c:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  402e2e:	461e      	mov	r6, r3
  402e30:	4d1c      	ldr	r5, [pc, #112]	; (402ea4 <usart_serial_putchar+0xcc>)
  402e32:	4621      	mov	r1, r4
  402e34:	4630      	mov	r0, r6
  402e36:	47a8      	blx	r5
  402e38:	2800      	cmp	r0, #0
  402e3a:	d1fa      	bne.n	402e32 <usart_serial_putchar+0x5a>
		return 1;
  402e3c:	2001      	movs	r0, #1
  402e3e:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  402e40:	461e      	mov	r6, r3
  402e42:	4d18      	ldr	r5, [pc, #96]	; (402ea4 <usart_serial_putchar+0xcc>)
  402e44:	4621      	mov	r1, r4
  402e46:	4630      	mov	r0, r6
  402e48:	47a8      	blx	r5
  402e4a:	2800      	cmp	r0, #0
  402e4c:	d1fa      	bne.n	402e44 <usart_serial_putchar+0x6c>
		return 1;
  402e4e:	2001      	movs	r0, #1
  402e50:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  402e52:	461e      	mov	r6, r3
  402e54:	4d14      	ldr	r5, [pc, #80]	; (402ea8 <usart_serial_putchar+0xd0>)
  402e56:	4621      	mov	r1, r4
  402e58:	4630      	mov	r0, r6
  402e5a:	47a8      	blx	r5
  402e5c:	2800      	cmp	r0, #0
  402e5e:	d1fa      	bne.n	402e56 <usart_serial_putchar+0x7e>
		return 1;
  402e60:	2001      	movs	r0, #1
  402e62:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  402e64:	461e      	mov	r6, r3
  402e66:	4d10      	ldr	r5, [pc, #64]	; (402ea8 <usart_serial_putchar+0xd0>)
  402e68:	4621      	mov	r1, r4
  402e6a:	4630      	mov	r0, r6
  402e6c:	47a8      	blx	r5
  402e6e:	2800      	cmp	r0, #0
  402e70:	d1fa      	bne.n	402e68 <usart_serial_putchar+0x90>
		return 1;
  402e72:	2001      	movs	r0, #1
  402e74:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  402e76:	461e      	mov	r6, r3
  402e78:	4d0b      	ldr	r5, [pc, #44]	; (402ea8 <usart_serial_putchar+0xd0>)
  402e7a:	4621      	mov	r1, r4
  402e7c:	4630      	mov	r0, r6
  402e7e:	47a8      	blx	r5
  402e80:	2800      	cmp	r0, #0
  402e82:	d1fa      	bne.n	402e7a <usart_serial_putchar+0xa2>
		return 1;
  402e84:	2001      	movs	r0, #1
  402e86:	bd70      	pop	{r4, r5, r6, pc}
  402e88:	400e0800 	.word	0x400e0800
  402e8c:	400e0a00 	.word	0x400e0a00
  402e90:	400e1a00 	.word	0x400e1a00
  402e94:	400e1c00 	.word	0x400e1c00
  402e98:	40024000 	.word	0x40024000
  402e9c:	40028000 	.word	0x40028000
  402ea0:	4002c000 	.word	0x4002c000
  402ea4:	00400bff 	.word	0x00400bff
  402ea8:	00400d09 	.word	0x00400d09

00402eac <task_afec>:
static void task_ihm(void *pvParameters){
  
  
}  

void task_afec(void){
  402eac:	b5f0      	push	{r4, r5, r6, r7, lr}
  402eae:	b08b      	sub	sp, #44	; 0x2c
	xQueueAfec = xQueueCreate( 10, sizeof( int32_t ) );
  402eb0:	2200      	movs	r2, #0
  402eb2:	2104      	movs	r1, #4
  402eb4:	200a      	movs	r0, #10
  402eb6:	4b2b      	ldr	r3, [pc, #172]	; (402f64 <task_afec+0xb8>)
  402eb8:	4798      	blx	r3
  402eba:	4b2b      	ldr	r3, [pc, #172]	; (402f68 <task_afec+0xbc>)
  402ebc:	6018      	str	r0, [r3, #0]
	afec_enable(AFEC0);
  402ebe:	4c2b      	ldr	r4, [pc, #172]	; (402f6c <task_afec+0xc0>)
  402ec0:	4620      	mov	r0, r4
  402ec2:	4b2b      	ldr	r3, [pc, #172]	; (402f70 <task_afec+0xc4>)
  402ec4:	4798      	blx	r3
	afec_get_config_defaults(&afec_cfg);
  402ec6:	a803      	add	r0, sp, #12
  402ec8:	4b2a      	ldr	r3, [pc, #168]	; (402f74 <task_afec+0xc8>)
  402eca:	4798      	blx	r3
	afec_init(AFEC0, &afec_cfg);
  402ecc:	a903      	add	r1, sp, #12
  402ece:	4620      	mov	r0, r4
  402ed0:	4b29      	ldr	r3, [pc, #164]	; (402f78 <task_afec+0xcc>)
  402ed2:	4798      	blx	r3
	reg = afec->AFEC_MR;
  402ed4:	6863      	ldr	r3, [r4, #4]
		reg &= ~(AFEC_MR_TRGSEL_Msk | AFEC_MR_TRGEN | AFEC_MR_FREERUN_ON);
  402ed6:	f023 038f 	bic.w	r3, r3, #143	; 0x8f
	afec->AFEC_MR = reg;
  402eda:	6063      	str	r3, [r4, #4]
	afec_set_callback(AFEC0, AFEC_INTERRUPT_EOC_0,	AFEC_callback, 5);
  402edc:	2305      	movs	r3, #5
  402ede:	4a27      	ldr	r2, [pc, #156]	; (402f7c <task_afec+0xd0>)
  402ee0:	2100      	movs	r1, #0
  402ee2:	4620      	mov	r0, r4
  402ee4:	4d26      	ldr	r5, [pc, #152]	; (402f80 <task_afec+0xd4>)
  402ee6:	47a8      	blx	r5
	afec_ch_get_config_defaults(&afec_ch_cfg);
  402ee8:	4668      	mov	r0, sp
  402eea:	4b26      	ldr	r3, [pc, #152]	; (402f84 <task_afec+0xd8>)
  402eec:	4798      	blx	r3
	afec_ch_cfg.gain = AFEC_GAINVALUE_0;
  402eee:	2500      	movs	r5, #0
  402ef0:	f88d 5001 	strb.w	r5, [sp, #1]
	afec_ch_set_config(AFEC0, AFEC_CHANNEL, &afec_ch_cfg);
  402ef4:	466a      	mov	r2, sp
  402ef6:	4629      	mov	r1, r5
  402ef8:	4620      	mov	r0, r4
  402efa:	4b23      	ldr	r3, [pc, #140]	; (402f88 <task_afec+0xdc>)
  402efc:	4798      	blx	r3
	afec->AFEC_CSELR = afec_ch;
  402efe:	6665      	str	r5, [r4, #100]	; 0x64
	afec->AFEC_COCR = (aoffset & AFEC_COCR_AOFF_Msk);
  402f00:	f44f 7300 	mov.w	r3, #512	; 0x200
  402f04:	66e3      	str	r3, [r4, #108]	; 0x6c
	afec_temp_sensor_get_config_defaults(&afec_temp_sensor_cfg);
  402f06:	a801      	add	r0, sp, #4
  402f08:	4b20      	ldr	r3, [pc, #128]	; (402f8c <task_afec+0xe0>)
  402f0a:	4798      	blx	r3
	afec_temp_sensor_set_config(AFEC0, &afec_temp_sensor_cfg);
  402f0c:	a901      	add	r1, sp, #4
  402f0e:	4620      	mov	r0, r4
  402f10:	4b1f      	ldr	r3, [pc, #124]	; (402f90 <task_afec+0xe4>)
  402f12:	4798      	blx	r3
	afec->AFEC_CHER = (afec_ch == AFEC_CHANNEL_ALL) ?
  402f14:	2301      	movs	r3, #1
  402f16:	6163      	str	r3, [r4, #20]
	afec->AFEC_CR = AFEC_CR_START;
  402f18:	2302      	movs	r3, #2
  402f1a:	6023      	str	r3, [r4, #0]
	
	int32_t adc_value;
	int32_t ph_value;

	while (true) {
		if (xQueueReceive( xQueueAfec, &(adc_value), ( TickType_t )  2000 / portTICK_PERIOD_MS)) {
  402f1c:	4f12      	ldr	r7, [pc, #72]	; (402f68 <task_afec+0xbc>)
  402f1e:	4e1d      	ldr	r6, [pc, #116]	; (402f94 <task_afec+0xe8>)
	vTaskDelay(1000 / portTICK_PERIOD_MS);
  402f20:	4d1d      	ldr	r5, [pc, #116]	; (402f98 <task_afec+0xec>)
  402f22:	e002      	b.n	402f2a <task_afec+0x7e>
			ph_value = convert_adc_to_ph(adc_value);
			afec_start_software_conversion(AFEC0);
			//xQueueSend( xQueuePh, &ph_value, 0);
			printf(" \n PH: %d \n", ph_value);
		}
		vTaskDelay(1000);
  402f24:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
  402f28:	47a8      	blx	r5
		if (xQueueReceive( xQueueAfec, &(adc_value), ( TickType_t )  2000 / portTICK_PERIOD_MS)) {
  402f2a:	2300      	movs	r3, #0
  402f2c:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
  402f30:	a909      	add	r1, sp, #36	; 0x24
  402f32:	6838      	ldr	r0, [r7, #0]
  402f34:	47b0      	blx	r6
  402f36:	2800      	cmp	r0, #0
  402f38:	d0f4      	beq.n	402f24 <task_afec+0x78>
	ul_vol = ADC_value * 100 / 4096;
  402f3a:	2164      	movs	r1, #100	; 0x64
  402f3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402f3e:	fb01 f103 	mul.w	r1, r1, r3
  402f42:	2900      	cmp	r1, #0
  402f44:	bfb8      	it	lt
  402f46:	f601 71ff 	addwlt	r1, r1, #4095	; 0xfff
  402f4a:	130c      	asrs	r4, r1, #12
	vTaskDelay(1000 / portTICK_PERIOD_MS);
  402f4c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
  402f50:	47a8      	blx	r5
  402f52:	2202      	movs	r2, #2
  402f54:	4b05      	ldr	r3, [pc, #20]	; (402f6c <task_afec+0xc0>)
  402f56:	601a      	str	r2, [r3, #0]
			printf(" \n PH: %d \n", ph_value);
  402f58:	4621      	mov	r1, r4
  402f5a:	4810      	ldr	r0, [pc, #64]	; (402f9c <task_afec+0xf0>)
  402f5c:	4b10      	ldr	r3, [pc, #64]	; (402fa0 <task_afec+0xf4>)
  402f5e:	4798      	blx	r3
  402f60:	e7e0      	b.n	402f24 <task_afec+0x78>
  402f62:	bf00      	nop
  402f64:	00401655 	.word	0x00401655
  402f68:	20400cc0 	.word	0x20400cc0
  402f6c:	4003c000 	.word	0x4003c000
  402f70:	004006dd 	.word	0x004006dd
  402f74:	0040050d 	.word	0x0040050d
  402f78:	0040055d 	.word	0x0040055d
  402f7c:	00402d89 	.word	0x00402d89
  402f80:	0040065d 	.word	0x0040065d
  402f84:	0040053d 	.word	0x0040053d
  402f88:	004004c9 	.word	0x004004c9
  402f8c:	00400547 	.word	0x00400547
  402f90:	004004f9 	.word	0x004004f9
  402f94:	00401a95 	.word	0x00401a95
  402f98:	004022bd 	.word	0x004022bd
  402f9c:	00406df0 	.word	0x00406df0
  402fa0:	00403e5d 	.word	0x00403e5d

00402fa4 <task_water_flow>:
static void task_water_flow(void *pvParameters){
  402fa4:	b508      	push	{r3, lr}
	xSemaphoreCounter = xSemaphoreCreateBinary();
  402fa6:	2203      	movs	r2, #3
  402fa8:	2100      	movs	r1, #0
  402faa:	2001      	movs	r0, #1
  402fac:	4b07      	ldr	r3, [pc, #28]	; (402fcc <task_water_flow+0x28>)
  402fae:	4798      	blx	r3
  402fb0:	4b07      	ldr	r3, [pc, #28]	; (402fd0 <task_water_flow+0x2c>)
  402fb2:	6018      	str	r0, [r3, #0]
		vTaskDelay(500 / portTICK_PERIOD_MS);
  402fb4:	4e07      	ldr	r6, [pc, #28]	; (402fd4 <task_water_flow+0x30>)
		xSemaphoreGive(xSemaphoreCounter);
  402fb6:	461d      	mov	r5, r3
  402fb8:	4c07      	ldr	r4, [pc, #28]	; (402fd8 <task_water_flow+0x34>)
		vTaskDelay(500 / portTICK_PERIOD_MS);
  402fba:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
  402fbe:	47b0      	blx	r6
		xSemaphoreGive(xSemaphoreCounter);
  402fc0:	2300      	movs	r3, #0
  402fc2:	461a      	mov	r2, r3
  402fc4:	4619      	mov	r1, r3
  402fc6:	6828      	ldr	r0, [r5, #0]
  402fc8:	47a0      	blx	r4
  402fca:	e7f6      	b.n	402fba <task_water_flow+0x16>
  402fcc:	00401655 	.word	0x00401655
  402fd0:	20400cac 	.word	0x20400cac
  402fd4:	004022bd 	.word	0x004022bd
  402fd8:	004016d1 	.word	0x004016d1

00402fdc <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  402fdc:	b5f0      	push	{r4, r5, r6, r7, lr}
  402fde:	b083      	sub	sp, #12
  402fe0:	4605      	mov	r5, r0
  402fe2:	460c      	mov	r4, r1
	uint32_t val = 0;
  402fe4:	2300      	movs	r3, #0
  402fe6:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  402fe8:	4b2a      	ldr	r3, [pc, #168]	; (403094 <usart_serial_getchar+0xb8>)
  402fea:	4298      	cmp	r0, r3
  402fec:	d013      	beq.n	403016 <usart_serial_getchar+0x3a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  402fee:	4b2a      	ldr	r3, [pc, #168]	; (403098 <usart_serial_getchar+0xbc>)
  402ff0:	4298      	cmp	r0, r3
  402ff2:	d018      	beq.n	403026 <usart_serial_getchar+0x4a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  402ff4:	4b29      	ldr	r3, [pc, #164]	; (40309c <usart_serial_getchar+0xc0>)
  402ff6:	4298      	cmp	r0, r3
  402ff8:	d01d      	beq.n	403036 <usart_serial_getchar+0x5a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  402ffa:	4b29      	ldr	r3, [pc, #164]	; (4030a0 <usart_serial_getchar+0xc4>)
  402ffc:	429d      	cmp	r5, r3
  402ffe:	d022      	beq.n	403046 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  403000:	4b28      	ldr	r3, [pc, #160]	; (4030a4 <usart_serial_getchar+0xc8>)
  403002:	429d      	cmp	r5, r3
  403004:	d027      	beq.n	403056 <usart_serial_getchar+0x7a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  403006:	4b28      	ldr	r3, [pc, #160]	; (4030a8 <usart_serial_getchar+0xcc>)
  403008:	429d      	cmp	r5, r3
  40300a:	d02e      	beq.n	40306a <usart_serial_getchar+0x8e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  40300c:	4b27      	ldr	r3, [pc, #156]	; (4030ac <usart_serial_getchar+0xd0>)
  40300e:	429d      	cmp	r5, r3
  403010:	d035      	beq.n	40307e <usart_serial_getchar+0xa2>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  403012:	b003      	add	sp, #12
  403014:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  403016:	461f      	mov	r7, r3
  403018:	4e25      	ldr	r6, [pc, #148]	; (4030b0 <usart_serial_getchar+0xd4>)
  40301a:	4621      	mov	r1, r4
  40301c:	4638      	mov	r0, r7
  40301e:	47b0      	blx	r6
  403020:	2800      	cmp	r0, #0
  403022:	d1fa      	bne.n	40301a <usart_serial_getchar+0x3e>
  403024:	e7e9      	b.n	402ffa <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  403026:	461f      	mov	r7, r3
  403028:	4e21      	ldr	r6, [pc, #132]	; (4030b0 <usart_serial_getchar+0xd4>)
  40302a:	4621      	mov	r1, r4
  40302c:	4638      	mov	r0, r7
  40302e:	47b0      	blx	r6
  403030:	2800      	cmp	r0, #0
  403032:	d1fa      	bne.n	40302a <usart_serial_getchar+0x4e>
  403034:	e7e4      	b.n	403000 <usart_serial_getchar+0x24>
		while (uart_read((Uart*)p_usart, data));
  403036:	461f      	mov	r7, r3
  403038:	4e1d      	ldr	r6, [pc, #116]	; (4030b0 <usart_serial_getchar+0xd4>)
  40303a:	4621      	mov	r1, r4
  40303c:	4638      	mov	r0, r7
  40303e:	47b0      	blx	r6
  403040:	2800      	cmp	r0, #0
  403042:	d1fa      	bne.n	40303a <usart_serial_getchar+0x5e>
  403044:	e7df      	b.n	403006 <usart_serial_getchar+0x2a>
		while (uart_read((Uart*)p_usart, data));
  403046:	461f      	mov	r7, r3
  403048:	4e19      	ldr	r6, [pc, #100]	; (4030b0 <usart_serial_getchar+0xd4>)
  40304a:	4621      	mov	r1, r4
  40304c:	4638      	mov	r0, r7
  40304e:	47b0      	blx	r6
  403050:	2800      	cmp	r0, #0
  403052:	d1fa      	bne.n	40304a <usart_serial_getchar+0x6e>
  403054:	e7da      	b.n	40300c <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
  403056:	461e      	mov	r6, r3
  403058:	4d16      	ldr	r5, [pc, #88]	; (4030b4 <usart_serial_getchar+0xd8>)
  40305a:	a901      	add	r1, sp, #4
  40305c:	4630      	mov	r0, r6
  40305e:	47a8      	blx	r5
  403060:	2800      	cmp	r0, #0
  403062:	d1fa      	bne.n	40305a <usart_serial_getchar+0x7e>
		*data = (uint8_t)(val & 0xFF);
  403064:	9b01      	ldr	r3, [sp, #4]
  403066:	7023      	strb	r3, [r4, #0]
  403068:	e7d3      	b.n	403012 <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  40306a:	461e      	mov	r6, r3
  40306c:	4d11      	ldr	r5, [pc, #68]	; (4030b4 <usart_serial_getchar+0xd8>)
  40306e:	a901      	add	r1, sp, #4
  403070:	4630      	mov	r0, r6
  403072:	47a8      	blx	r5
  403074:	2800      	cmp	r0, #0
  403076:	d1fa      	bne.n	40306e <usart_serial_getchar+0x92>
		*data = (uint8_t)(val & 0xFF);
  403078:	9b01      	ldr	r3, [sp, #4]
  40307a:	7023      	strb	r3, [r4, #0]
  40307c:	e7c9      	b.n	403012 <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  40307e:	461e      	mov	r6, r3
  403080:	4d0c      	ldr	r5, [pc, #48]	; (4030b4 <usart_serial_getchar+0xd8>)
  403082:	a901      	add	r1, sp, #4
  403084:	4630      	mov	r0, r6
  403086:	47a8      	blx	r5
  403088:	2800      	cmp	r0, #0
  40308a:	d1fa      	bne.n	403082 <usart_serial_getchar+0xa6>
		*data = (uint8_t)(val & 0xFF);
  40308c:	9b01      	ldr	r3, [sp, #4]
  40308e:	7023      	strb	r3, [r4, #0]
}
  403090:	e7bf      	b.n	403012 <usart_serial_getchar+0x36>
  403092:	bf00      	nop
  403094:	400e0800 	.word	0x400e0800
  403098:	400e0a00 	.word	0x400e0a00
  40309c:	400e1a00 	.word	0x400e1a00
  4030a0:	400e1c00 	.word	0x400e1c00
  4030a4:	40024000 	.word	0x40024000
  4030a8:	40028000 	.word	0x40028000
  4030ac:	4002c000 	.word	0x4002c000
  4030b0:	00400c11 	.word	0x00400c11
  4030b4:	00400d1f 	.word	0x00400d1f

004030b8 <vApplicationStackOverflowHook>:
{
  4030b8:	b508      	push	{r3, lr}
	printf("stack overflow %x %s\r\n", pxTask, (portCHAR *)pcTaskName);
  4030ba:	460a      	mov	r2, r1
  4030bc:	4601      	mov	r1, r0
  4030be:	4802      	ldr	r0, [pc, #8]	; (4030c8 <vApplicationStackOverflowHook+0x10>)
  4030c0:	4b02      	ldr	r3, [pc, #8]	; (4030cc <vApplicationStackOverflowHook+0x14>)
  4030c2:	4798      	blx	r3
  4030c4:	e7fe      	b.n	4030c4 <vApplicationStackOverflowHook+0xc>
  4030c6:	bf00      	nop
  4030c8:	00406e3c 	.word	0x00406e3c
  4030cc:	00403e5d 	.word	0x00403e5d

004030d0 <vApplicationTickHook>:
{
  4030d0:	4770      	bx	lr

004030d2 <vApplicationMallocFailedHook>:
  4030d2:	f04f 0380 	mov.w	r3, #128	; 0x80
  4030d6:	b672      	cpsid	i
  4030d8:	f383 8811 	msr	BASEPRI, r3
  4030dc:	f3bf 8f6f 	isb	sy
  4030e0:	f3bf 8f4f 	dsb	sy
  4030e4:	b662      	cpsie	i
  4030e6:	e7fe      	b.n	4030e6 <vApplicationMallocFailedHook+0x14>

004030e8 <TC0_Handler>:
void TC0_Handler(void){
  4030e8:	b500      	push	{lr}
  4030ea:	b083      	sub	sp, #12
	ul_dummy = tc_get_status(TC0, 1);
  4030ec:	2101      	movs	r1, #1
  4030ee:	4805      	ldr	r0, [pc, #20]	; (403104 <TC0_Handler+0x1c>)
  4030f0:	4b05      	ldr	r3, [pc, #20]	; (403108 <TC0_Handler+0x20>)
  4030f2:	4798      	blx	r3
  4030f4:	9001      	str	r0, [sp, #4]
	UNUSED(ul_dummy);
  4030f6:	9b01      	ldr	r3, [sp, #4]
	flag_tc = true;
  4030f8:	2201      	movs	r2, #1
  4030fa:	4b04      	ldr	r3, [pc, #16]	; (40310c <TC0_Handler+0x24>)
  4030fc:	601a      	str	r2, [r3, #0]
}
  4030fe:	b003      	add	sp, #12
  403100:	f85d fb04 	ldr.w	pc, [sp], #4
  403104:	4000c000 	.word	0x4000c000
  403108:	00400bf7 	.word	0x00400bf7
  40310c:	20400b98 	.word	0x20400b98

00403110 <TC_init0>:
void TC_init0(Tc * TC, int ID_TC, int TC_CHANNEL, int freq){
  403110:	b570      	push	{r4, r5, r6, lr}
  403112:	4605      	mov	r5, r0
  403114:	460c      	mov	r4, r1
  403116:	4616      	mov	r6, r2
	pmc_enable_periph_clk(ID_TC);
  403118:	4608      	mov	r0, r1
  40311a:	4b0f      	ldr	r3, [pc, #60]	; (403158 <TC_init0+0x48>)
  40311c:	4798      	blx	r3
	tc_init(TC, TC_CHANNEL, TC_CMR_TCCLKS_TIMER_CLOCK5 | TC_CMR_CPCTRG);
  40311e:	f244 0204 	movw	r2, #16388	; 0x4004
  403122:	4631      	mov	r1, r6
  403124:	4628      	mov	r0, r5
  403126:	4b0d      	ldr	r3, [pc, #52]	; (40315c <TC_init0+0x4c>)
  403128:	4798      	blx	r3
	tc_write_rc(TC, TC_CHANNEL, 65535);
  40312a:	f64f 72ff 	movw	r2, #65535	; 0xffff
  40312e:	4631      	mov	r1, r6
  403130:	4628      	mov	r0, r5
  403132:	4b0b      	ldr	r3, [pc, #44]	; (403160 <TC_init0+0x50>)
  403134:	4798      	blx	r3
  403136:	b263      	sxtb	r3, r4
  403138:	095b      	lsrs	r3, r3, #5
  40313a:	f004 041f 	and.w	r4, r4, #31
  40313e:	2201      	movs	r2, #1
  403140:	fa02 f404 	lsl.w	r4, r2, r4
  403144:	4a07      	ldr	r2, [pc, #28]	; (403164 <TC_init0+0x54>)
  403146:	f842 4023 	str.w	r4, [r2, r3, lsl #2]
	tc_enable_interrupt(TC, TC_CHANNEL, TC_IER_CPCS);
  40314a:	2210      	movs	r2, #16
  40314c:	4631      	mov	r1, r6
  40314e:	4628      	mov	r0, r5
  403150:	4b05      	ldr	r3, [pc, #20]	; (403168 <TC_init0+0x58>)
  403152:	4798      	blx	r3
  403154:	bd70      	pop	{r4, r5, r6, pc}
  403156:	bf00      	nop
  403158:	00400b69 	.word	0x00400b69
  40315c:	00400bbd 	.word	0x00400bbd
  403160:	00400be7 	.word	0x00400be7
  403164:	e000e100 	.word	0xe000e100
  403168:	00400bef 	.word	0x00400bef

0040316c <io_init>:
void io_init(void){
  40316c:	b570      	push	{r4, r5, r6, lr}
  40316e:	b082      	sub	sp, #8
	pmc_enable_periph_clk(TRIGGER_PIO_ID_A);
  403170:	2010      	movs	r0, #16
  403172:	4c24      	ldr	r4, [pc, #144]	; (403204 <io_init+0x98>)
  403174:	47a0      	blx	r4
	pio_configure(TRIGGER_PIO_A, PIO_OUTPUT_0, TRIGGER_IDX_MASK_A, PIO_DEFAULT);
  403176:	2300      	movs	r3, #0
  403178:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  40317c:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  403180:	4821      	ldr	r0, [pc, #132]	; (403208 <io_init+0x9c>)
  403182:	4e22      	ldr	r6, [pc, #136]	; (40320c <io_init+0xa0>)
  403184:	47b0      	blx	r6
	pmc_enable_periph_clk(ECHO_PIO_ID_A);
  403186:	200c      	movs	r0, #12
  403188:	47a0      	blx	r4
	pio_configure(ECHO_PIO_A, PIO_INPUT, ECHO_IDX_MASK_A, PIO_PULLUP);
  40318a:	4d21      	ldr	r5, [pc, #132]	; (403210 <io_init+0xa4>)
  40318c:	2301      	movs	r3, #1
  40318e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  403192:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  403196:	4628      	mov	r0, r5
  403198:	47b0      	blx	r6
	pmc_enable_periph_clk(WATER_PIO_ID_A);
  40319a:	200a      	movs	r0, #10
  40319c:	47a0      	blx	r4
	pio_configure(WATER_PIO_A, PIO_INPUT, WATER_IDX_MASK_A, PIO_PULLUP);
  40319e:	4c1d      	ldr	r4, [pc, #116]	; (403214 <io_init+0xa8>)
  4031a0:	2301      	movs	r3, #1
  4031a2:	2210      	movs	r2, #16
  4031a4:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4031a8:	4620      	mov	r0, r4
  4031aa:	47b0      	blx	r6
  pio_handler_set(ECHO_PIO_A,
  4031ac:	4b1a      	ldr	r3, [pc, #104]	; (403218 <io_init+0xac>)
  4031ae:	9300      	str	r3, [sp, #0]
  4031b0:	2340      	movs	r3, #64	; 0x40
  4031b2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  4031b6:	210c      	movs	r1, #12
  4031b8:	4628      	mov	r0, r5
  4031ba:	4e18      	ldr	r6, [pc, #96]	; (40321c <io_init+0xb0>)
  4031bc:	47b0      	blx	r6
  pio_handler_set(WATER_PIO_A,
  4031be:	4b18      	ldr	r3, [pc, #96]	; (403220 <io_init+0xb4>)
  4031c0:	9300      	str	r3, [sp, #0]
  4031c2:	2340      	movs	r3, #64	; 0x40
  4031c4:	2210      	movs	r2, #16
  4031c6:	210a      	movs	r1, #10
  4031c8:	4620      	mov	r0, r4
  4031ca:	47b0      	blx	r6
  4031cc:	4b15      	ldr	r3, [pc, #84]	; (403224 <io_init+0xb8>)
  4031ce:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  4031d2:	601a      	str	r2, [r3, #0]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4031d4:	22a0      	movs	r2, #160	; 0xa0
  4031d6:	f883 230c 	strb.w	r2, [r3, #780]	; 0x30c
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4031da:	f44f 6180 	mov.w	r1, #1024	; 0x400
  4031de:	6019      	str	r1, [r3, #0]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4031e0:	f883 230a 	strb.w	r2, [r3, #778]	; 0x30a
    pio_enable_interrupt(ECHO_PIO_A, ECHO_IDX_MASK_A);
  4031e4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  4031e8:	4628      	mov	r0, r5
  4031ea:	4e0f      	ldr	r6, [pc, #60]	; (403228 <io_init+0xbc>)
  4031ec:	47b0      	blx	r6
    pio_enable_interrupt(WATER_PIO_A, WATER_IDX_MASK_A);
  4031ee:	2110      	movs	r1, #16
  4031f0:	4620      	mov	r0, r4
  4031f2:	47b0      	blx	r6
    pio_get_interrupt_status(ECHO_PIO_A); // clear IRQ
  4031f4:	4628      	mov	r0, r5
  4031f6:	4d0d      	ldr	r5, [pc, #52]	; (40322c <io_init+0xc0>)
  4031f8:	47a8      	blx	r5
    pio_get_interrupt_status(WATER_PIO_A); // clear IRQ
  4031fa:	4620      	mov	r0, r4
  4031fc:	47a8      	blx	r5
}
  4031fe:	b002      	add	sp, #8
  403200:	bd70      	pop	{r4, r5, r6, pc}
  403202:	bf00      	nop
  403204:	00400b69 	.word	0x00400b69
  403208:	400e1400 	.word	0x400e1400
  40320c:	00400855 	.word	0x00400855
  403210:	400e1200 	.word	0x400e1200
  403214:	400e0e00 	.word	0x400e0e00
  403218:	00402d1d 	.word	0x00402d1d
  40321c:	00400975 	.word	0x00400975
  403220:	00402db5 	.word	0x00402db5
  403224:	e000e100 	.word	0xe000e100
  403228:	00400917 	.word	0x00400917
  40322c:	0040091b 	.word	0x0040091b

00403230 <task_water_cicles>:
static void task_water_cicles(void *pvParameters){
  403230:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	xSemaphoreWater = xSemaphoreCreateBinary();
  403234:	2203      	movs	r2, #3
  403236:	2100      	movs	r1, #0
  403238:	2001      	movs	r0, #1
  40323a:	4c27      	ldr	r4, [pc, #156]	; (4032d8 <task_water_cicles+0xa8>)
  40323c:	47a0      	blx	r4
  40323e:	4b27      	ldr	r3, [pc, #156]	; (4032dc <task_water_cicles+0xac>)
  403240:	6018      	str	r0, [r3, #0]
	xSemaphoreCounter = xSemaphoreCreateBinary();
  403242:	2203      	movs	r2, #3
  403244:	2100      	movs	r1, #0
  403246:	2001      	movs	r0, #1
  403248:	47a0      	blx	r4
  40324a:	4b25      	ldr	r3, [pc, #148]	; (4032e0 <task_water_cicles+0xb0>)
  40324c:	6018      	str	r0, [r3, #0]
	io_init();
  40324e:	4b25      	ldr	r3, [pc, #148]	; (4032e4 <task_water_cicles+0xb4>)
  403250:	4798      	blx	r3
		if( xSemaphoreTake(xSemaphoreWater, ( TickType_t ) 50) == pdTRUE)
  403252:	f8df 9088 	ldr.w	r9, [pc, #136]	; 4032dc <task_water_cicles+0xac>
  403256:	4d24      	ldr	r5, [pc, #144]	; (4032e8 <task_water_cicles+0xb8>)
		if( xSemaphoreTake(xSemaphoreCounter, ( TickType_t ) 5) == pdTRUE){
  403258:	f8df 8084 	ldr.w	r8, [pc, #132]	; 4032e0 <task_water_cicles+0xb0>
				water_flow = 7.2727 * cicles + 3.63636;
  40325c:	a71a      	add	r7, pc, #104	; (adr r7, 4032c8 <task_water_cicles+0x98>)
  40325e:	e9d7 6700 	ldrd	r6, r7, [r7]
  403262:	e006      	b.n	403272 <task_water_cicles+0x42>
				water_flow = 0;
  403264:	2100      	movs	r1, #0
			printf("\n Water flow = %d\t", water_flow);
  403266:	4821      	ldr	r0, [pc, #132]	; (4032ec <task_water_cicles+0xbc>)
  403268:	4c21      	ldr	r4, [pc, #132]	; (4032f0 <task_water_cicles+0xc0>)
  40326a:	47a0      	blx	r4
			printf("CICLOS = %d\t", cicles);
  40326c:	4651      	mov	r1, sl
  40326e:	4821      	ldr	r0, [pc, #132]	; (4032f4 <task_water_cicles+0xc4>)
  403270:	47a0      	blx	r4
static void task_water_cicles(void *pvParameters){
  403272:	f04f 0a00 	mov.w	sl, #0
		if( xSemaphoreTake(xSemaphoreWater, ( TickType_t ) 50) == pdTRUE)
  403276:	4654      	mov	r4, sl
  403278:	4623      	mov	r3, r4
  40327a:	2232      	movs	r2, #50	; 0x32
  40327c:	4621      	mov	r1, r4
  40327e:	f8d9 0000 	ldr.w	r0, [r9]
  403282:	47a8      	blx	r5
  403284:	2801      	cmp	r0, #1
			cicles = cicles + 1;
  403286:	bf08      	it	eq
  403288:	f10a 0a01 	addeq.w	sl, sl, #1
		if( xSemaphoreTake(xSemaphoreCounter, ( TickType_t ) 5) == pdTRUE){
  40328c:	4623      	mov	r3, r4
  40328e:	2205      	movs	r2, #5
  403290:	4621      	mov	r1, r4
  403292:	f8d8 0000 	ldr.w	r0, [r8]
  403296:	47a8      	blx	r5
  403298:	2801      	cmp	r0, #1
  40329a:	d1ed      	bne.n	403278 <task_water_cicles+0x48>
			if(cicles <= 16){
  40329c:	f1ba 0f10 	cmp.w	sl, #16
  4032a0:	dde0      	ble.n	403264 <task_water_cicles+0x34>
				water_flow = 7.2727 * cicles + 3.63636;
  4032a2:	4650      	mov	r0, sl
  4032a4:	4b14      	ldr	r3, [pc, #80]	; (4032f8 <task_water_cicles+0xc8>)
  4032a6:	4798      	blx	r3
  4032a8:	4632      	mov	r2, r6
  4032aa:	463b      	mov	r3, r7
  4032ac:	4c13      	ldr	r4, [pc, #76]	; (4032fc <task_water_cicles+0xcc>)
  4032ae:	47a0      	blx	r4
  4032b0:	a307      	add	r3, pc, #28	; (adr r3, 4032d0 <task_water_cicles+0xa0>)
  4032b2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4032b6:	4c12      	ldr	r4, [pc, #72]	; (403300 <task_water_cicles+0xd0>)
  4032b8:	47a0      	blx	r4
  4032ba:	4b12      	ldr	r3, [pc, #72]	; (403304 <task_water_cicles+0xd4>)
  4032bc:	4798      	blx	r3
  4032be:	4601      	mov	r1, r0
  4032c0:	e7d1      	b.n	403266 <task_water_cicles+0x36>
  4032c2:	bf00      	nop
  4032c4:	f3af 8000 	nop.w
  4032c8:	ab367a10 	.word	0xab367a10
  4032cc:	401d173e 	.word	0x401d173e
  4032d0:	e963dc48 	.word	0xe963dc48
  4032d4:	400d1743 	.word	0x400d1743
  4032d8:	00401655 	.word	0x00401655
  4032dc:	20400cbc 	.word	0x20400cbc
  4032e0:	20400cac 	.word	0x20400cac
  4032e4:	0040316d 	.word	0x0040316d
  4032e8:	00401a95 	.word	0x00401a95
  4032ec:	00406e18 	.word	0x00406e18
  4032f0:	00403e5d 	.word	0x00403e5d
  4032f4:	00406e2c 	.word	0x00406e2c
  4032f8:	0040382d 	.word	0x0040382d
  4032fc:	004038f9 	.word	0x004038f9
  403300:	00403595 	.word	0x00403595
  403304:	00403d1d 	.word	0x00403d1d

00403308 <signal_trigger>:
void signal_trigger(void){
  403308:	b510      	push	{r4, lr}
   pio_set(TRIGGER_PIO_A, TRIGGER_IDX_MASK_A);
  40330a:	4c08      	ldr	r4, [pc, #32]	; (40332c <signal_trigger+0x24>)
  40330c:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  403310:	4620      	mov	r0, r4
  403312:	4b07      	ldr	r3, [pc, #28]	; (403330 <signal_trigger+0x28>)
  403314:	4798      	blx	r3
   delay_us(10);
  403316:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  40331a:	4b06      	ldr	r3, [pc, #24]	; (403334 <signal_trigger+0x2c>)
  40331c:	4798      	blx	r3
   pio_clear(TRIGGER_PIO_A, TRIGGER_IDX_MASK_A);
  40331e:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  403322:	4620      	mov	r0, r4
  403324:	4b04      	ldr	r3, [pc, #16]	; (403338 <signal_trigger+0x30>)
  403326:	4798      	blx	r3
  403328:	bd10      	pop	{r4, pc}
  40332a:	bf00      	nop
  40332c:	400e1400 	.word	0x400e1400
  403330:	00400741 	.word	0x00400741
  403334:	20400001 	.word	0x20400001
  403338:	00400745 	.word	0x00400745

0040333c <task_hc04_A>:
static void task_hc04_A(void *pvParameters){
  40333c:	e92d 46d0 	stmdb	sp!, {r4, r6, r7, r9, sl, lr}
  403340:	ed2d 8b04 	vpush	{d8-d9}
  403344:	b082      	sub	sp, #8
xSemaphoreTC = xSemaphoreCreateBinary();
  403346:	2203      	movs	r2, #3
  403348:	2100      	movs	r1, #0
  40334a:	2001      	movs	r0, #1
  40334c:	4c21      	ldr	r4, [pc, #132]	; (4033d4 <task_hc04_A+0x98>)
  40334e:	47a0      	blx	r4
  403350:	4b21      	ldr	r3, [pc, #132]	; (4033d8 <task_hc04_A+0x9c>)
  403352:	6018      	str	r0, [r3, #0]
  hc04_A_EchoQueue = xQueueCreate( 1, sizeof( float ) );
  403354:	2200      	movs	r2, #0
  403356:	2104      	movs	r1, #4
  403358:	2001      	movs	r0, #1
  40335a:	47a0      	blx	r4
  40335c:	4b1f      	ldr	r3, [pc, #124]	; (4033dc <task_hc04_A+0xa0>)
  40335e:	6018      	str	r0, [r3, #0]
  TC_init0(TIMER_A, TIMER_ID_A, TIMER_CHANNEL_A, TIMER_FREQ_A);
  403360:	232a      	movs	r3, #42	; 0x2a
  403362:	2201      	movs	r2, #1
  403364:	2118      	movs	r1, #24
  403366:	481e      	ldr	r0, [pc, #120]	; (4033e0 <task_hc04_A+0xa4>)
  403368:	4c1e      	ldr	r4, [pc, #120]	; (4033e4 <task_hc04_A+0xa8>)
  40336a:	47a0      	blx	r4
    signal_trigger();
  40336c:	f8df a0a8 	ldr.w	sl, [pc, #168]	; 403418 <task_hc04_A+0xdc>
    if( xQueueReceive(hc04_A_EchoQueue, &ts, ( TickType_t ) 100 / portTICK_PERIOD_MS) == pdTRUE ){
  403370:	f8df 9068 	ldr.w	r9, [pc, #104]	; 4033dc <task_hc04_A+0xa0>
  return(ts * SOUND_SPEED_MS/2);
  403374:	2600      	movs	r6, #0
  403376:	4f1c      	ldr	r7, [pc, #112]	; (4033e8 <task_hc04_A+0xac>)
	  int water_level = (int) (224 - (dm*100));
  403378:	ed9f 9a1c 	vldr	s18, [pc, #112]	; 4033ec <task_hc04_A+0xb0>
  40337c:	eddf 8a1c 	vldr	s17, [pc, #112]	; 4033f0 <task_hc04_A+0xb4>
  403380:	e002      	b.n	403388 <task_hc04_A+0x4c>
    vTaskDelay(100 / portTICK_PERIOD_MS);
  403382:	2064      	movs	r0, #100	; 0x64
  403384:	4b1b      	ldr	r3, [pc, #108]	; (4033f4 <task_hc04_A+0xb8>)
  403386:	4798      	blx	r3
    signal_trigger();
  403388:	47d0      	blx	sl
    if( xQueueReceive(hc04_A_EchoQueue, &ts, ( TickType_t ) 100 / portTICK_PERIOD_MS) == pdTRUE ){
  40338a:	2300      	movs	r3, #0
  40338c:	2264      	movs	r2, #100	; 0x64
  40338e:	a901      	add	r1, sp, #4
  403390:	f8d9 0000 	ldr.w	r0, [r9]
  403394:	4c18      	ldr	r4, [pc, #96]	; (4033f8 <task_hc04_A+0xbc>)
  403396:	47a0      	blx	r4
  403398:	2801      	cmp	r0, #1
  40339a:	d1f2      	bne.n	403382 <task_hc04_A+0x46>
  return(ts * SOUND_SPEED_MS/2);
  40339c:	9801      	ldr	r0, [sp, #4]
  40339e:	4b17      	ldr	r3, [pc, #92]	; (4033fc <task_hc04_A+0xc0>)
  4033a0:	4798      	blx	r3
  4033a2:	4c17      	ldr	r4, [pc, #92]	; (403400 <task_hc04_A+0xc4>)
  4033a4:	4632      	mov	r2, r6
  4033a6:	463b      	mov	r3, r7
  4033a8:	47a0      	blx	r4
  4033aa:	2200      	movs	r2, #0
  4033ac:	4b15      	ldr	r3, [pc, #84]	; (403404 <task_hc04_A+0xc8>)
  4033ae:	47a0      	blx	r4
  4033b0:	4b15      	ldr	r3, [pc, #84]	; (403408 <task_hc04_A+0xcc>)
  4033b2:	4798      	blx	r3
	  int water_level = (int) (224 - (dm*100));
  4033b4:	ee07 0a90 	vmov	s15, r0
  4033b8:	ee27 8a89 	vmul.f32	s16, s15, s18
  4033bc:	ee38 8ac8 	vsub.f32	s16, s17, s16
  4033c0:	eebd 8ac8 	vcvt.s32.f32	s16, s16
	  printf("\n");
  4033c4:	4811      	ldr	r0, [pc, #68]	; (40340c <task_hc04_A+0xd0>)
  4033c6:	4c12      	ldr	r4, [pc, #72]	; (403410 <task_hc04_A+0xd4>)
  4033c8:	47a0      	blx	r4
	  printf("Nivel de agua = %d cm\n\n", (int) (224 - (dm*100)));
  4033ca:	ee18 1a10 	vmov	r1, s16
  4033ce:	4811      	ldr	r0, [pc, #68]	; (403414 <task_hc04_A+0xd8>)
  4033d0:	47a0      	blx	r4
  4033d2:	e7d6      	b.n	403382 <task_hc04_A+0x46>
  4033d4:	00401655 	.word	0x00401655
  4033d8:	20400cc4 	.word	0x20400cc4
  4033dc:	20400cb8 	.word	0x20400cb8
  4033e0:	4000c000 	.word	0x4000c000
  4033e4:	00403111 	.word	0x00403111
  4033e8:	40754000 	.word	0x40754000
  4033ec:	42c80000 	.word	0x42c80000
  4033f0:	43600000 	.word	0x43600000
  4033f4:	004022bd 	.word	0x004022bd
  4033f8:	00401a95 	.word	0x00401a95
  4033fc:	00403851 	.word	0x00403851
  403400:	004038f9 	.word	0x004038f9
  403404:	3fe00000 	.word	0x3fe00000
  403408:	00403d6d 	.word	0x00403d6d
  40340c:	00406dfc 	.word	0x00406dfc
  403410:	00403e5d 	.word	0x00403e5d
  403414:	00406e00 	.word	0x00406e00
  403418:	00403309 	.word	0x00403309

0040341c <main>:
/**
 *  \brief FreeRTOS Real Time Kernel example entry point.
 *
 *  \return Unused (ANSI-C compatibility).
 */
int main(void){
  40341c:	b500      	push	{lr}
  40341e:	b08b      	sub	sp, #44	; 0x2c
	/* Initialize the SAM system */
	sysclk_init();
  403420:	4b3d      	ldr	r3, [pc, #244]	; (403518 <main+0xfc>)
  403422:	4798      	blx	r3
	board_init();
  403424:	4b3d      	ldr	r3, [pc, #244]	; (40351c <main+0x100>)
  403426:	4798      	blx	r3
	
	WDT->WDT_MR = WDT_MR_WDDIS;
  403428:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40342c:	4b3c      	ldr	r3, [pc, #240]	; (403520 <main+0x104>)
  40342e:	605a      	str	r2, [r3, #4]
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  403430:	4d3c      	ldr	r5, [pc, #240]	; (403524 <main+0x108>)
  403432:	4b3d      	ldr	r3, [pc, #244]	; (403528 <main+0x10c>)
  403434:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  403436:	4a3d      	ldr	r2, [pc, #244]	; (40352c <main+0x110>)
  403438:	4b3d      	ldr	r3, [pc, #244]	; (403530 <main+0x114>)
  40343a:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  40343c:	4a3d      	ldr	r2, [pc, #244]	; (403534 <main+0x118>)
  40343e:	4b3e      	ldr	r3, [pc, #248]	; (403538 <main+0x11c>)
  403440:	601a      	str	r2, [r3, #0]
	usart_settings.baudrate = opt->baudrate;
  403442:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  403446:	9304      	str	r3, [sp, #16]
	usart_settings.char_length = opt->charlength;
  403448:	23c0      	movs	r3, #192	; 0xc0
  40344a:	9305      	str	r3, [sp, #20]
	usart_settings.parity_type = opt->paritytype;
  40344c:	f44f 6300 	mov.w	r3, #2048	; 0x800
  403450:	9306      	str	r3, [sp, #24]
	usart_settings.stop_bits= opt->stopbits;
  403452:	2400      	movs	r4, #0
  403454:	9407      	str	r4, [sp, #28]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  403456:	9408      	str	r4, [sp, #32]
  403458:	200e      	movs	r0, #14
  40345a:	4b38      	ldr	r3, [pc, #224]	; (40353c <main+0x120>)
  40345c:	4798      	blx	r3
		usart_init_rs232(p_usart, &usart_settings,
  40345e:	4a38      	ldr	r2, [pc, #224]	; (403540 <main+0x124>)
  403460:	a904      	add	r1, sp, #16
  403462:	4628      	mov	r0, r5
  403464:	4b37      	ldr	r3, [pc, #220]	; (403544 <main+0x128>)
  403466:	4798      	blx	r3
		usart_enable_tx(p_usart);
  403468:	4628      	mov	r0, r5
  40346a:	4b37      	ldr	r3, [pc, #220]	; (403548 <main+0x12c>)
  40346c:	4798      	blx	r3
		usart_enable_rx(p_usart);
  40346e:	4628      	mov	r0, r5
  403470:	4b36      	ldr	r3, [pc, #216]	; (40354c <main+0x130>)
  403472:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  403474:	4e36      	ldr	r6, [pc, #216]	; (403550 <main+0x134>)
  403476:	6833      	ldr	r3, [r6, #0]
  403478:	4621      	mov	r1, r4
  40347a:	6898      	ldr	r0, [r3, #8]
  40347c:	4d35      	ldr	r5, [pc, #212]	; (403554 <main+0x138>)
  40347e:	47a8      	blx	r5
	setbuf(stdin, NULL);
  403480:	6833      	ldr	r3, [r6, #0]
  403482:	4621      	mov	r1, r4
  403484:	6858      	ldr	r0, [r3, #4]
  403486:	47a8      	blx	r5
	setbuf(stdout, NULL);
  403488:	6833      	ldr	r3, [r6, #0]
  40348a:	4621      	mov	r1, r4
  40348c:	6898      	ldr	r0, [r3, #8]
  40348e:	47a8      	blx	r5

	/* Initialize the console uart */
	configure_console();
	
	/* Create task to run the hc04_A sensor*/
	if (xTaskCreate(task_hc04_A, "hc04_A", TASK_UARTTX_STACK_SIZE, NULL,
  403490:	9403      	str	r4, [sp, #12]
  403492:	9402      	str	r4, [sp, #8]
  403494:	9401      	str	r4, [sp, #4]
  403496:	9400      	str	r4, [sp, #0]
  403498:	4623      	mov	r3, r4
  40349a:	f44f 7200 	mov.w	r2, #512	; 0x200
  40349e:	492e      	ldr	r1, [pc, #184]	; (403558 <main+0x13c>)
  4034a0:	482e      	ldr	r0, [pc, #184]	; (40355c <main+0x140>)
  4034a2:	4c2f      	ldr	r4, [pc, #188]	; (403560 <main+0x144>)
  4034a4:	47a0      	blx	r4
  4034a6:	2801      	cmp	r0, #1
  4034a8:	d002      	beq.n	4034b0 <main+0x94>
					TASK_UARTTX_STACK_PRIORITY, NULL) != pdPASS) {
		printf("Failed to create UartTx task\r\n");
  4034aa:	482e      	ldr	r0, [pc, #184]	; (403564 <main+0x148>)
  4034ac:	4b2e      	ldr	r3, [pc, #184]	; (403568 <main+0x14c>)
  4034ae:	4798      	blx	r3
	}
	
	if (xTaskCreate(task_water_cicles, "cicles", TASK_UARTTX_STACK_SIZE, NULL,
  4034b0:	2300      	movs	r3, #0
  4034b2:	9303      	str	r3, [sp, #12]
  4034b4:	9302      	str	r3, [sp, #8]
  4034b6:	9301      	str	r3, [sp, #4]
  4034b8:	9300      	str	r3, [sp, #0]
  4034ba:	f44f 7200 	mov.w	r2, #512	; 0x200
  4034be:	492b      	ldr	r1, [pc, #172]	; (40356c <main+0x150>)
  4034c0:	482b      	ldr	r0, [pc, #172]	; (403570 <main+0x154>)
  4034c2:	4c27      	ldr	r4, [pc, #156]	; (403560 <main+0x144>)
  4034c4:	47a0      	blx	r4
  4034c6:	2801      	cmp	r0, #1
  4034c8:	d002      	beq.n	4034d0 <main+0xb4>
	TASK_UARTTX_STACK_PRIORITY, NULL) != pdPASS) {
		printf("Failed to create UartTx task\r\n");
  4034ca:	4826      	ldr	r0, [pc, #152]	; (403564 <main+0x148>)
  4034cc:	4b26      	ldr	r3, [pc, #152]	; (403568 <main+0x14c>)
  4034ce:	4798      	blx	r3
	}

	if (xTaskCreate(task_water_flow, "water", TASK_UARTTX_STACK_SIZE, NULL,
  4034d0:	2300      	movs	r3, #0
  4034d2:	9303      	str	r3, [sp, #12]
  4034d4:	9302      	str	r3, [sp, #8]
  4034d6:	9301      	str	r3, [sp, #4]
  4034d8:	9300      	str	r3, [sp, #0]
  4034da:	f44f 7200 	mov.w	r2, #512	; 0x200
  4034de:	4925      	ldr	r1, [pc, #148]	; (403574 <main+0x158>)
  4034e0:	4825      	ldr	r0, [pc, #148]	; (403578 <main+0x15c>)
  4034e2:	4c1f      	ldr	r4, [pc, #124]	; (403560 <main+0x144>)
  4034e4:	47a0      	blx	r4
  4034e6:	2801      	cmp	r0, #1
  4034e8:	d002      	beq.n	4034f0 <main+0xd4>
	TASK_UARTTX_STACK_PRIORITY, NULL) != pdPASS) {
		printf("Failed to create UartTx task\r\n");
  4034ea:	481e      	ldr	r0, [pc, #120]	; (403564 <main+0x148>)
  4034ec:	4b1e      	ldr	r3, [pc, #120]	; (403568 <main+0x14c>)
  4034ee:	4798      	blx	r3
	}

	if (xTaskCreate(task_afec, "afec", TASK_UARTTX_STACK_SIZE, NULL,
  4034f0:	2300      	movs	r3, #0
  4034f2:	9303      	str	r3, [sp, #12]
  4034f4:	9302      	str	r3, [sp, #8]
  4034f6:	9301      	str	r3, [sp, #4]
  4034f8:	9300      	str	r3, [sp, #0]
  4034fa:	f44f 7200 	mov.w	r2, #512	; 0x200
  4034fe:	491f      	ldr	r1, [pc, #124]	; (40357c <main+0x160>)
  403500:	481f      	ldr	r0, [pc, #124]	; (403580 <main+0x164>)
  403502:	4c17      	ldr	r4, [pc, #92]	; (403560 <main+0x144>)
  403504:	47a0      	blx	r4
  403506:	2801      	cmp	r0, #1
  403508:	d002      	beq.n	403510 <main+0xf4>
	TASK_UARTTX_STACK_PRIORITY, NULL) != pdPASS) {
		printf("Failed to create UartTx task\r\n");
  40350a:	4816      	ldr	r0, [pc, #88]	; (403564 <main+0x148>)
  40350c:	4b16      	ldr	r3, [pc, #88]	; (403568 <main+0x14c>)
  40350e:	4798      	blx	r3




	/* Start the scheduler. */
	vTaskStartScheduler();
  403510:	4b1c      	ldr	r3, [pc, #112]	; (403584 <main+0x168>)
  403512:	4798      	blx	r3
  403514:	e7fe      	b.n	403514 <main+0xf8>
  403516:	bf00      	nop
  403518:	004001ad 	.word	0x004001ad
  40351c:	004002a9 	.word	0x004002a9
  403520:	400e1850 	.word	0x400e1850
  403524:	40028000 	.word	0x40028000
  403528:	20400be4 	.word	0x20400be4
  40352c:	00402dd9 	.word	0x00402dd9
  403530:	20400be0 	.word	0x20400be0
  403534:	00402fdd 	.word	0x00402fdd
  403538:	20400bdc 	.word	0x20400bdc
  40353c:	00400b69 	.word	0x00400b69
  403540:	08f0d180 	.word	0x08f0d180
  403544:	00400ca9 	.word	0x00400ca9
  403548:	00400cfd 	.word	0x00400cfd
  40354c:	00400d03 	.word	0x00400d03
  403550:	20400014 	.word	0x20400014
  403554:	00404611 	.word	0x00404611
  403558:	00406db0 	.word	0x00406db0
  40355c:	0040333d 	.word	0x0040333d
  403560:	00401d75 	.word	0x00401d75
  403564:	00406db8 	.word	0x00406db8
  403568:	00403e5d 	.word	0x00403e5d
  40356c:	00406dd8 	.word	0x00406dd8
  403570:	00403231 	.word	0x00403231
  403574:	00406de0 	.word	0x00406de0
  403578:	00402fa5 	.word	0x00402fa5
  40357c:	00406de8 	.word	0x00406de8
  403580:	00402ead 	.word	0x00402ead
  403584:	00401fa9 	.word	0x00401fa9

00403588 <__aeabi_drsub>:
  403588:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  40358c:	e002      	b.n	403594 <__adddf3>
  40358e:	bf00      	nop

00403590 <__aeabi_dsub>:
  403590:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00403594 <__adddf3>:
  403594:	b530      	push	{r4, r5, lr}
  403596:	ea4f 0441 	mov.w	r4, r1, lsl #1
  40359a:	ea4f 0543 	mov.w	r5, r3, lsl #1
  40359e:	ea94 0f05 	teq	r4, r5
  4035a2:	bf08      	it	eq
  4035a4:	ea90 0f02 	teqeq	r0, r2
  4035a8:	bf1f      	itttt	ne
  4035aa:	ea54 0c00 	orrsne.w	ip, r4, r0
  4035ae:	ea55 0c02 	orrsne.w	ip, r5, r2
  4035b2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  4035b6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4035ba:	f000 80e2 	beq.w	403782 <__adddf3+0x1ee>
  4035be:	ea4f 5454 	mov.w	r4, r4, lsr #21
  4035c2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  4035c6:	bfb8      	it	lt
  4035c8:	426d      	neglt	r5, r5
  4035ca:	dd0c      	ble.n	4035e6 <__adddf3+0x52>
  4035cc:	442c      	add	r4, r5
  4035ce:	ea80 0202 	eor.w	r2, r0, r2
  4035d2:	ea81 0303 	eor.w	r3, r1, r3
  4035d6:	ea82 0000 	eor.w	r0, r2, r0
  4035da:	ea83 0101 	eor.w	r1, r3, r1
  4035de:	ea80 0202 	eor.w	r2, r0, r2
  4035e2:	ea81 0303 	eor.w	r3, r1, r3
  4035e6:	2d36      	cmp	r5, #54	; 0x36
  4035e8:	bf88      	it	hi
  4035ea:	bd30      	pophi	{r4, r5, pc}
  4035ec:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4035f0:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4035f4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  4035f8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  4035fc:	d002      	beq.n	403604 <__adddf3+0x70>
  4035fe:	4240      	negs	r0, r0
  403600:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  403604:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  403608:	ea4f 3303 	mov.w	r3, r3, lsl #12
  40360c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  403610:	d002      	beq.n	403618 <__adddf3+0x84>
  403612:	4252      	negs	r2, r2
  403614:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  403618:	ea94 0f05 	teq	r4, r5
  40361c:	f000 80a7 	beq.w	40376e <__adddf3+0x1da>
  403620:	f1a4 0401 	sub.w	r4, r4, #1
  403624:	f1d5 0e20 	rsbs	lr, r5, #32
  403628:	db0d      	blt.n	403646 <__adddf3+0xb2>
  40362a:	fa02 fc0e 	lsl.w	ip, r2, lr
  40362e:	fa22 f205 	lsr.w	r2, r2, r5
  403632:	1880      	adds	r0, r0, r2
  403634:	f141 0100 	adc.w	r1, r1, #0
  403638:	fa03 f20e 	lsl.w	r2, r3, lr
  40363c:	1880      	adds	r0, r0, r2
  40363e:	fa43 f305 	asr.w	r3, r3, r5
  403642:	4159      	adcs	r1, r3
  403644:	e00e      	b.n	403664 <__adddf3+0xd0>
  403646:	f1a5 0520 	sub.w	r5, r5, #32
  40364a:	f10e 0e20 	add.w	lr, lr, #32
  40364e:	2a01      	cmp	r2, #1
  403650:	fa03 fc0e 	lsl.w	ip, r3, lr
  403654:	bf28      	it	cs
  403656:	f04c 0c02 	orrcs.w	ip, ip, #2
  40365a:	fa43 f305 	asr.w	r3, r3, r5
  40365e:	18c0      	adds	r0, r0, r3
  403660:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  403664:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  403668:	d507      	bpl.n	40367a <__adddf3+0xe6>
  40366a:	f04f 0e00 	mov.w	lr, #0
  40366e:	f1dc 0c00 	rsbs	ip, ip, #0
  403672:	eb7e 0000 	sbcs.w	r0, lr, r0
  403676:	eb6e 0101 	sbc.w	r1, lr, r1
  40367a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  40367e:	d31b      	bcc.n	4036b8 <__adddf3+0x124>
  403680:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  403684:	d30c      	bcc.n	4036a0 <__adddf3+0x10c>
  403686:	0849      	lsrs	r1, r1, #1
  403688:	ea5f 0030 	movs.w	r0, r0, rrx
  40368c:	ea4f 0c3c 	mov.w	ip, ip, rrx
  403690:	f104 0401 	add.w	r4, r4, #1
  403694:	ea4f 5244 	mov.w	r2, r4, lsl #21
  403698:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  40369c:	f080 809a 	bcs.w	4037d4 <__adddf3+0x240>
  4036a0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  4036a4:	bf08      	it	eq
  4036a6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4036aa:	f150 0000 	adcs.w	r0, r0, #0
  4036ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4036b2:	ea41 0105 	orr.w	r1, r1, r5
  4036b6:	bd30      	pop	{r4, r5, pc}
  4036b8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  4036bc:	4140      	adcs	r0, r0
  4036be:	eb41 0101 	adc.w	r1, r1, r1
  4036c2:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4036c6:	f1a4 0401 	sub.w	r4, r4, #1
  4036ca:	d1e9      	bne.n	4036a0 <__adddf3+0x10c>
  4036cc:	f091 0f00 	teq	r1, #0
  4036d0:	bf04      	itt	eq
  4036d2:	4601      	moveq	r1, r0
  4036d4:	2000      	moveq	r0, #0
  4036d6:	fab1 f381 	clz	r3, r1
  4036da:	bf08      	it	eq
  4036dc:	3320      	addeq	r3, #32
  4036de:	f1a3 030b 	sub.w	r3, r3, #11
  4036e2:	f1b3 0220 	subs.w	r2, r3, #32
  4036e6:	da0c      	bge.n	403702 <__adddf3+0x16e>
  4036e8:	320c      	adds	r2, #12
  4036ea:	dd08      	ble.n	4036fe <__adddf3+0x16a>
  4036ec:	f102 0c14 	add.w	ip, r2, #20
  4036f0:	f1c2 020c 	rsb	r2, r2, #12
  4036f4:	fa01 f00c 	lsl.w	r0, r1, ip
  4036f8:	fa21 f102 	lsr.w	r1, r1, r2
  4036fc:	e00c      	b.n	403718 <__adddf3+0x184>
  4036fe:	f102 0214 	add.w	r2, r2, #20
  403702:	bfd8      	it	le
  403704:	f1c2 0c20 	rsble	ip, r2, #32
  403708:	fa01 f102 	lsl.w	r1, r1, r2
  40370c:	fa20 fc0c 	lsr.w	ip, r0, ip
  403710:	bfdc      	itt	le
  403712:	ea41 010c 	orrle.w	r1, r1, ip
  403716:	4090      	lslle	r0, r2
  403718:	1ae4      	subs	r4, r4, r3
  40371a:	bfa2      	ittt	ge
  40371c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  403720:	4329      	orrge	r1, r5
  403722:	bd30      	popge	{r4, r5, pc}
  403724:	ea6f 0404 	mvn.w	r4, r4
  403728:	3c1f      	subs	r4, #31
  40372a:	da1c      	bge.n	403766 <__adddf3+0x1d2>
  40372c:	340c      	adds	r4, #12
  40372e:	dc0e      	bgt.n	40374e <__adddf3+0x1ba>
  403730:	f104 0414 	add.w	r4, r4, #20
  403734:	f1c4 0220 	rsb	r2, r4, #32
  403738:	fa20 f004 	lsr.w	r0, r0, r4
  40373c:	fa01 f302 	lsl.w	r3, r1, r2
  403740:	ea40 0003 	orr.w	r0, r0, r3
  403744:	fa21 f304 	lsr.w	r3, r1, r4
  403748:	ea45 0103 	orr.w	r1, r5, r3
  40374c:	bd30      	pop	{r4, r5, pc}
  40374e:	f1c4 040c 	rsb	r4, r4, #12
  403752:	f1c4 0220 	rsb	r2, r4, #32
  403756:	fa20 f002 	lsr.w	r0, r0, r2
  40375a:	fa01 f304 	lsl.w	r3, r1, r4
  40375e:	ea40 0003 	orr.w	r0, r0, r3
  403762:	4629      	mov	r1, r5
  403764:	bd30      	pop	{r4, r5, pc}
  403766:	fa21 f004 	lsr.w	r0, r1, r4
  40376a:	4629      	mov	r1, r5
  40376c:	bd30      	pop	{r4, r5, pc}
  40376e:	f094 0f00 	teq	r4, #0
  403772:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  403776:	bf06      	itte	eq
  403778:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  40377c:	3401      	addeq	r4, #1
  40377e:	3d01      	subne	r5, #1
  403780:	e74e      	b.n	403620 <__adddf3+0x8c>
  403782:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  403786:	bf18      	it	ne
  403788:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40378c:	d029      	beq.n	4037e2 <__adddf3+0x24e>
  40378e:	ea94 0f05 	teq	r4, r5
  403792:	bf08      	it	eq
  403794:	ea90 0f02 	teqeq	r0, r2
  403798:	d005      	beq.n	4037a6 <__adddf3+0x212>
  40379a:	ea54 0c00 	orrs.w	ip, r4, r0
  40379e:	bf04      	itt	eq
  4037a0:	4619      	moveq	r1, r3
  4037a2:	4610      	moveq	r0, r2
  4037a4:	bd30      	pop	{r4, r5, pc}
  4037a6:	ea91 0f03 	teq	r1, r3
  4037aa:	bf1e      	ittt	ne
  4037ac:	2100      	movne	r1, #0
  4037ae:	2000      	movne	r0, #0
  4037b0:	bd30      	popne	{r4, r5, pc}
  4037b2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  4037b6:	d105      	bne.n	4037c4 <__adddf3+0x230>
  4037b8:	0040      	lsls	r0, r0, #1
  4037ba:	4149      	adcs	r1, r1
  4037bc:	bf28      	it	cs
  4037be:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  4037c2:	bd30      	pop	{r4, r5, pc}
  4037c4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  4037c8:	bf3c      	itt	cc
  4037ca:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  4037ce:	bd30      	popcc	{r4, r5, pc}
  4037d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4037d4:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  4037d8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4037dc:	f04f 0000 	mov.w	r0, #0
  4037e0:	bd30      	pop	{r4, r5, pc}
  4037e2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4037e6:	bf1a      	itte	ne
  4037e8:	4619      	movne	r1, r3
  4037ea:	4610      	movne	r0, r2
  4037ec:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  4037f0:	bf1c      	itt	ne
  4037f2:	460b      	movne	r3, r1
  4037f4:	4602      	movne	r2, r0
  4037f6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4037fa:	bf06      	itte	eq
  4037fc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  403800:	ea91 0f03 	teqeq	r1, r3
  403804:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  403808:	bd30      	pop	{r4, r5, pc}
  40380a:	bf00      	nop

0040380c <__aeabi_ui2d>:
  40380c:	f090 0f00 	teq	r0, #0
  403810:	bf04      	itt	eq
  403812:	2100      	moveq	r1, #0
  403814:	4770      	bxeq	lr
  403816:	b530      	push	{r4, r5, lr}
  403818:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40381c:	f104 0432 	add.w	r4, r4, #50	; 0x32
  403820:	f04f 0500 	mov.w	r5, #0
  403824:	f04f 0100 	mov.w	r1, #0
  403828:	e750      	b.n	4036cc <__adddf3+0x138>
  40382a:	bf00      	nop

0040382c <__aeabi_i2d>:
  40382c:	f090 0f00 	teq	r0, #0
  403830:	bf04      	itt	eq
  403832:	2100      	moveq	r1, #0
  403834:	4770      	bxeq	lr
  403836:	b530      	push	{r4, r5, lr}
  403838:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40383c:	f104 0432 	add.w	r4, r4, #50	; 0x32
  403840:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  403844:	bf48      	it	mi
  403846:	4240      	negmi	r0, r0
  403848:	f04f 0100 	mov.w	r1, #0
  40384c:	e73e      	b.n	4036cc <__adddf3+0x138>
  40384e:	bf00      	nop

00403850 <__aeabi_f2d>:
  403850:	0042      	lsls	r2, r0, #1
  403852:	ea4f 01e2 	mov.w	r1, r2, asr #3
  403856:	ea4f 0131 	mov.w	r1, r1, rrx
  40385a:	ea4f 7002 	mov.w	r0, r2, lsl #28
  40385e:	bf1f      	itttt	ne
  403860:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  403864:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  403868:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  40386c:	4770      	bxne	lr
  40386e:	f092 0f00 	teq	r2, #0
  403872:	bf14      	ite	ne
  403874:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  403878:	4770      	bxeq	lr
  40387a:	b530      	push	{r4, r5, lr}
  40387c:	f44f 7460 	mov.w	r4, #896	; 0x380
  403880:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  403884:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  403888:	e720      	b.n	4036cc <__adddf3+0x138>
  40388a:	bf00      	nop

0040388c <__aeabi_ul2d>:
  40388c:	ea50 0201 	orrs.w	r2, r0, r1
  403890:	bf08      	it	eq
  403892:	4770      	bxeq	lr
  403894:	b530      	push	{r4, r5, lr}
  403896:	f04f 0500 	mov.w	r5, #0
  40389a:	e00a      	b.n	4038b2 <__aeabi_l2d+0x16>

0040389c <__aeabi_l2d>:
  40389c:	ea50 0201 	orrs.w	r2, r0, r1
  4038a0:	bf08      	it	eq
  4038a2:	4770      	bxeq	lr
  4038a4:	b530      	push	{r4, r5, lr}
  4038a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  4038aa:	d502      	bpl.n	4038b2 <__aeabi_l2d+0x16>
  4038ac:	4240      	negs	r0, r0
  4038ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4038b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4038b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4038ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  4038be:	f43f aedc 	beq.w	40367a <__adddf3+0xe6>
  4038c2:	f04f 0203 	mov.w	r2, #3
  4038c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4038ca:	bf18      	it	ne
  4038cc:	3203      	addne	r2, #3
  4038ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4038d2:	bf18      	it	ne
  4038d4:	3203      	addne	r2, #3
  4038d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  4038da:	f1c2 0320 	rsb	r3, r2, #32
  4038de:	fa00 fc03 	lsl.w	ip, r0, r3
  4038e2:	fa20 f002 	lsr.w	r0, r0, r2
  4038e6:	fa01 fe03 	lsl.w	lr, r1, r3
  4038ea:	ea40 000e 	orr.w	r0, r0, lr
  4038ee:	fa21 f102 	lsr.w	r1, r1, r2
  4038f2:	4414      	add	r4, r2
  4038f4:	e6c1      	b.n	40367a <__adddf3+0xe6>
  4038f6:	bf00      	nop

004038f8 <__aeabi_dmul>:
  4038f8:	b570      	push	{r4, r5, r6, lr}
  4038fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4038fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  403902:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  403906:	bf1d      	ittte	ne
  403908:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40390c:	ea94 0f0c 	teqne	r4, ip
  403910:	ea95 0f0c 	teqne	r5, ip
  403914:	f000 f8de 	bleq	403ad4 <__aeabi_dmul+0x1dc>
  403918:	442c      	add	r4, r5
  40391a:	ea81 0603 	eor.w	r6, r1, r3
  40391e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  403922:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  403926:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  40392a:	bf18      	it	ne
  40392c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  403930:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  403934:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  403938:	d038      	beq.n	4039ac <__aeabi_dmul+0xb4>
  40393a:	fba0 ce02 	umull	ip, lr, r0, r2
  40393e:	f04f 0500 	mov.w	r5, #0
  403942:	fbe1 e502 	umlal	lr, r5, r1, r2
  403946:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  40394a:	fbe0 e503 	umlal	lr, r5, r0, r3
  40394e:	f04f 0600 	mov.w	r6, #0
  403952:	fbe1 5603 	umlal	r5, r6, r1, r3
  403956:	f09c 0f00 	teq	ip, #0
  40395a:	bf18      	it	ne
  40395c:	f04e 0e01 	orrne.w	lr, lr, #1
  403960:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  403964:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  403968:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  40396c:	d204      	bcs.n	403978 <__aeabi_dmul+0x80>
  40396e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  403972:	416d      	adcs	r5, r5
  403974:	eb46 0606 	adc.w	r6, r6, r6
  403978:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  40397c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  403980:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  403984:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  403988:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  40398c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  403990:	bf88      	it	hi
  403992:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  403996:	d81e      	bhi.n	4039d6 <__aeabi_dmul+0xde>
  403998:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  40399c:	bf08      	it	eq
  40399e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  4039a2:	f150 0000 	adcs.w	r0, r0, #0
  4039a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4039aa:	bd70      	pop	{r4, r5, r6, pc}
  4039ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  4039b0:	ea46 0101 	orr.w	r1, r6, r1
  4039b4:	ea40 0002 	orr.w	r0, r0, r2
  4039b8:	ea81 0103 	eor.w	r1, r1, r3
  4039bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  4039c0:	bfc2      	ittt	gt
  4039c2:	ebd4 050c 	rsbsgt	r5, r4, ip
  4039c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4039ca:	bd70      	popgt	{r4, r5, r6, pc}
  4039cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4039d0:	f04f 0e00 	mov.w	lr, #0
  4039d4:	3c01      	subs	r4, #1
  4039d6:	f300 80ab 	bgt.w	403b30 <__aeabi_dmul+0x238>
  4039da:	f114 0f36 	cmn.w	r4, #54	; 0x36
  4039de:	bfde      	ittt	le
  4039e0:	2000      	movle	r0, #0
  4039e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  4039e6:	bd70      	pople	{r4, r5, r6, pc}
  4039e8:	f1c4 0400 	rsb	r4, r4, #0
  4039ec:	3c20      	subs	r4, #32
  4039ee:	da35      	bge.n	403a5c <__aeabi_dmul+0x164>
  4039f0:	340c      	adds	r4, #12
  4039f2:	dc1b      	bgt.n	403a2c <__aeabi_dmul+0x134>
  4039f4:	f104 0414 	add.w	r4, r4, #20
  4039f8:	f1c4 0520 	rsb	r5, r4, #32
  4039fc:	fa00 f305 	lsl.w	r3, r0, r5
  403a00:	fa20 f004 	lsr.w	r0, r0, r4
  403a04:	fa01 f205 	lsl.w	r2, r1, r5
  403a08:	ea40 0002 	orr.w	r0, r0, r2
  403a0c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  403a10:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  403a14:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  403a18:	fa21 f604 	lsr.w	r6, r1, r4
  403a1c:	eb42 0106 	adc.w	r1, r2, r6
  403a20:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  403a24:	bf08      	it	eq
  403a26:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  403a2a:	bd70      	pop	{r4, r5, r6, pc}
  403a2c:	f1c4 040c 	rsb	r4, r4, #12
  403a30:	f1c4 0520 	rsb	r5, r4, #32
  403a34:	fa00 f304 	lsl.w	r3, r0, r4
  403a38:	fa20 f005 	lsr.w	r0, r0, r5
  403a3c:	fa01 f204 	lsl.w	r2, r1, r4
  403a40:	ea40 0002 	orr.w	r0, r0, r2
  403a44:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  403a48:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  403a4c:	f141 0100 	adc.w	r1, r1, #0
  403a50:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  403a54:	bf08      	it	eq
  403a56:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  403a5a:	bd70      	pop	{r4, r5, r6, pc}
  403a5c:	f1c4 0520 	rsb	r5, r4, #32
  403a60:	fa00 f205 	lsl.w	r2, r0, r5
  403a64:	ea4e 0e02 	orr.w	lr, lr, r2
  403a68:	fa20 f304 	lsr.w	r3, r0, r4
  403a6c:	fa01 f205 	lsl.w	r2, r1, r5
  403a70:	ea43 0302 	orr.w	r3, r3, r2
  403a74:	fa21 f004 	lsr.w	r0, r1, r4
  403a78:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  403a7c:	fa21 f204 	lsr.w	r2, r1, r4
  403a80:	ea20 0002 	bic.w	r0, r0, r2
  403a84:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  403a88:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  403a8c:	bf08      	it	eq
  403a8e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  403a92:	bd70      	pop	{r4, r5, r6, pc}
  403a94:	f094 0f00 	teq	r4, #0
  403a98:	d10f      	bne.n	403aba <__aeabi_dmul+0x1c2>
  403a9a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  403a9e:	0040      	lsls	r0, r0, #1
  403aa0:	eb41 0101 	adc.w	r1, r1, r1
  403aa4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  403aa8:	bf08      	it	eq
  403aaa:	3c01      	subeq	r4, #1
  403aac:	d0f7      	beq.n	403a9e <__aeabi_dmul+0x1a6>
  403aae:	ea41 0106 	orr.w	r1, r1, r6
  403ab2:	f095 0f00 	teq	r5, #0
  403ab6:	bf18      	it	ne
  403ab8:	4770      	bxne	lr
  403aba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  403abe:	0052      	lsls	r2, r2, #1
  403ac0:	eb43 0303 	adc.w	r3, r3, r3
  403ac4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  403ac8:	bf08      	it	eq
  403aca:	3d01      	subeq	r5, #1
  403acc:	d0f7      	beq.n	403abe <__aeabi_dmul+0x1c6>
  403ace:	ea43 0306 	orr.w	r3, r3, r6
  403ad2:	4770      	bx	lr
  403ad4:	ea94 0f0c 	teq	r4, ip
  403ad8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  403adc:	bf18      	it	ne
  403ade:	ea95 0f0c 	teqne	r5, ip
  403ae2:	d00c      	beq.n	403afe <__aeabi_dmul+0x206>
  403ae4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  403ae8:	bf18      	it	ne
  403aea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  403aee:	d1d1      	bne.n	403a94 <__aeabi_dmul+0x19c>
  403af0:	ea81 0103 	eor.w	r1, r1, r3
  403af4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  403af8:	f04f 0000 	mov.w	r0, #0
  403afc:	bd70      	pop	{r4, r5, r6, pc}
  403afe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  403b02:	bf06      	itte	eq
  403b04:	4610      	moveq	r0, r2
  403b06:	4619      	moveq	r1, r3
  403b08:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  403b0c:	d019      	beq.n	403b42 <__aeabi_dmul+0x24a>
  403b0e:	ea94 0f0c 	teq	r4, ip
  403b12:	d102      	bne.n	403b1a <__aeabi_dmul+0x222>
  403b14:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  403b18:	d113      	bne.n	403b42 <__aeabi_dmul+0x24a>
  403b1a:	ea95 0f0c 	teq	r5, ip
  403b1e:	d105      	bne.n	403b2c <__aeabi_dmul+0x234>
  403b20:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  403b24:	bf1c      	itt	ne
  403b26:	4610      	movne	r0, r2
  403b28:	4619      	movne	r1, r3
  403b2a:	d10a      	bne.n	403b42 <__aeabi_dmul+0x24a>
  403b2c:	ea81 0103 	eor.w	r1, r1, r3
  403b30:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  403b34:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  403b38:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  403b3c:	f04f 0000 	mov.w	r0, #0
  403b40:	bd70      	pop	{r4, r5, r6, pc}
  403b42:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  403b46:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  403b4a:	bd70      	pop	{r4, r5, r6, pc}

00403b4c <__aeabi_ddiv>:
  403b4c:	b570      	push	{r4, r5, r6, lr}
  403b4e:	f04f 0cff 	mov.w	ip, #255	; 0xff
  403b52:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  403b56:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  403b5a:	bf1d      	ittte	ne
  403b5c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  403b60:	ea94 0f0c 	teqne	r4, ip
  403b64:	ea95 0f0c 	teqne	r5, ip
  403b68:	f000 f8a7 	bleq	403cba <__aeabi_ddiv+0x16e>
  403b6c:	eba4 0405 	sub.w	r4, r4, r5
  403b70:	ea81 0e03 	eor.w	lr, r1, r3
  403b74:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  403b78:	ea4f 3101 	mov.w	r1, r1, lsl #12
  403b7c:	f000 8088 	beq.w	403c90 <__aeabi_ddiv+0x144>
  403b80:	ea4f 3303 	mov.w	r3, r3, lsl #12
  403b84:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  403b88:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  403b8c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  403b90:	ea4f 2202 	mov.w	r2, r2, lsl #8
  403b94:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  403b98:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  403b9c:	ea4f 2600 	mov.w	r6, r0, lsl #8
  403ba0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  403ba4:	429d      	cmp	r5, r3
  403ba6:	bf08      	it	eq
  403ba8:	4296      	cmpeq	r6, r2
  403baa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  403bae:	f504 7440 	add.w	r4, r4, #768	; 0x300
  403bb2:	d202      	bcs.n	403bba <__aeabi_ddiv+0x6e>
  403bb4:	085b      	lsrs	r3, r3, #1
  403bb6:	ea4f 0232 	mov.w	r2, r2, rrx
  403bba:	1ab6      	subs	r6, r6, r2
  403bbc:	eb65 0503 	sbc.w	r5, r5, r3
  403bc0:	085b      	lsrs	r3, r3, #1
  403bc2:	ea4f 0232 	mov.w	r2, r2, rrx
  403bc6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  403bca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  403bce:	ebb6 0e02 	subs.w	lr, r6, r2
  403bd2:	eb75 0e03 	sbcs.w	lr, r5, r3
  403bd6:	bf22      	ittt	cs
  403bd8:	1ab6      	subcs	r6, r6, r2
  403bda:	4675      	movcs	r5, lr
  403bdc:	ea40 000c 	orrcs.w	r0, r0, ip
  403be0:	085b      	lsrs	r3, r3, #1
  403be2:	ea4f 0232 	mov.w	r2, r2, rrx
  403be6:	ebb6 0e02 	subs.w	lr, r6, r2
  403bea:	eb75 0e03 	sbcs.w	lr, r5, r3
  403bee:	bf22      	ittt	cs
  403bf0:	1ab6      	subcs	r6, r6, r2
  403bf2:	4675      	movcs	r5, lr
  403bf4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  403bf8:	085b      	lsrs	r3, r3, #1
  403bfa:	ea4f 0232 	mov.w	r2, r2, rrx
  403bfe:	ebb6 0e02 	subs.w	lr, r6, r2
  403c02:	eb75 0e03 	sbcs.w	lr, r5, r3
  403c06:	bf22      	ittt	cs
  403c08:	1ab6      	subcs	r6, r6, r2
  403c0a:	4675      	movcs	r5, lr
  403c0c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  403c10:	085b      	lsrs	r3, r3, #1
  403c12:	ea4f 0232 	mov.w	r2, r2, rrx
  403c16:	ebb6 0e02 	subs.w	lr, r6, r2
  403c1a:	eb75 0e03 	sbcs.w	lr, r5, r3
  403c1e:	bf22      	ittt	cs
  403c20:	1ab6      	subcs	r6, r6, r2
  403c22:	4675      	movcs	r5, lr
  403c24:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  403c28:	ea55 0e06 	orrs.w	lr, r5, r6
  403c2c:	d018      	beq.n	403c60 <__aeabi_ddiv+0x114>
  403c2e:	ea4f 1505 	mov.w	r5, r5, lsl #4
  403c32:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  403c36:	ea4f 1606 	mov.w	r6, r6, lsl #4
  403c3a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  403c3e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  403c42:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  403c46:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  403c4a:	d1c0      	bne.n	403bce <__aeabi_ddiv+0x82>
  403c4c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  403c50:	d10b      	bne.n	403c6a <__aeabi_ddiv+0x11e>
  403c52:	ea41 0100 	orr.w	r1, r1, r0
  403c56:	f04f 0000 	mov.w	r0, #0
  403c5a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  403c5e:	e7b6      	b.n	403bce <__aeabi_ddiv+0x82>
  403c60:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  403c64:	bf04      	itt	eq
  403c66:	4301      	orreq	r1, r0
  403c68:	2000      	moveq	r0, #0
  403c6a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  403c6e:	bf88      	it	hi
  403c70:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  403c74:	f63f aeaf 	bhi.w	4039d6 <__aeabi_dmul+0xde>
  403c78:	ebb5 0c03 	subs.w	ip, r5, r3
  403c7c:	bf04      	itt	eq
  403c7e:	ebb6 0c02 	subseq.w	ip, r6, r2
  403c82:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  403c86:	f150 0000 	adcs.w	r0, r0, #0
  403c8a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  403c8e:	bd70      	pop	{r4, r5, r6, pc}
  403c90:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  403c94:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  403c98:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  403c9c:	bfc2      	ittt	gt
  403c9e:	ebd4 050c 	rsbsgt	r5, r4, ip
  403ca2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  403ca6:	bd70      	popgt	{r4, r5, r6, pc}
  403ca8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  403cac:	f04f 0e00 	mov.w	lr, #0
  403cb0:	3c01      	subs	r4, #1
  403cb2:	e690      	b.n	4039d6 <__aeabi_dmul+0xde>
  403cb4:	ea45 0e06 	orr.w	lr, r5, r6
  403cb8:	e68d      	b.n	4039d6 <__aeabi_dmul+0xde>
  403cba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  403cbe:	ea94 0f0c 	teq	r4, ip
  403cc2:	bf08      	it	eq
  403cc4:	ea95 0f0c 	teqeq	r5, ip
  403cc8:	f43f af3b 	beq.w	403b42 <__aeabi_dmul+0x24a>
  403ccc:	ea94 0f0c 	teq	r4, ip
  403cd0:	d10a      	bne.n	403ce8 <__aeabi_ddiv+0x19c>
  403cd2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  403cd6:	f47f af34 	bne.w	403b42 <__aeabi_dmul+0x24a>
  403cda:	ea95 0f0c 	teq	r5, ip
  403cde:	f47f af25 	bne.w	403b2c <__aeabi_dmul+0x234>
  403ce2:	4610      	mov	r0, r2
  403ce4:	4619      	mov	r1, r3
  403ce6:	e72c      	b.n	403b42 <__aeabi_dmul+0x24a>
  403ce8:	ea95 0f0c 	teq	r5, ip
  403cec:	d106      	bne.n	403cfc <__aeabi_ddiv+0x1b0>
  403cee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  403cf2:	f43f aefd 	beq.w	403af0 <__aeabi_dmul+0x1f8>
  403cf6:	4610      	mov	r0, r2
  403cf8:	4619      	mov	r1, r3
  403cfa:	e722      	b.n	403b42 <__aeabi_dmul+0x24a>
  403cfc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  403d00:	bf18      	it	ne
  403d02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  403d06:	f47f aec5 	bne.w	403a94 <__aeabi_dmul+0x19c>
  403d0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  403d0e:	f47f af0d 	bne.w	403b2c <__aeabi_dmul+0x234>
  403d12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  403d16:	f47f aeeb 	bne.w	403af0 <__aeabi_dmul+0x1f8>
  403d1a:	e712      	b.n	403b42 <__aeabi_dmul+0x24a>

00403d1c <__aeabi_d2iz>:
  403d1c:	ea4f 0241 	mov.w	r2, r1, lsl #1
  403d20:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  403d24:	d215      	bcs.n	403d52 <__aeabi_d2iz+0x36>
  403d26:	d511      	bpl.n	403d4c <__aeabi_d2iz+0x30>
  403d28:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  403d2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  403d30:	d912      	bls.n	403d58 <__aeabi_d2iz+0x3c>
  403d32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  403d36:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  403d3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  403d3e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  403d42:	fa23 f002 	lsr.w	r0, r3, r2
  403d46:	bf18      	it	ne
  403d48:	4240      	negne	r0, r0
  403d4a:	4770      	bx	lr
  403d4c:	f04f 0000 	mov.w	r0, #0
  403d50:	4770      	bx	lr
  403d52:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  403d56:	d105      	bne.n	403d64 <__aeabi_d2iz+0x48>
  403d58:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  403d5c:	bf08      	it	eq
  403d5e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  403d62:	4770      	bx	lr
  403d64:	f04f 0000 	mov.w	r0, #0
  403d68:	4770      	bx	lr
  403d6a:	bf00      	nop

00403d6c <__aeabi_d2f>:
  403d6c:	ea4f 0241 	mov.w	r2, r1, lsl #1
  403d70:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  403d74:	bf24      	itt	cs
  403d76:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  403d7a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  403d7e:	d90d      	bls.n	403d9c <__aeabi_d2f+0x30>
  403d80:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  403d84:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  403d88:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  403d8c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  403d90:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  403d94:	bf08      	it	eq
  403d96:	f020 0001 	biceq.w	r0, r0, #1
  403d9a:	4770      	bx	lr
  403d9c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  403da0:	d121      	bne.n	403de6 <__aeabi_d2f+0x7a>
  403da2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  403da6:	bfbc      	itt	lt
  403da8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  403dac:	4770      	bxlt	lr
  403dae:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  403db2:	ea4f 5252 	mov.w	r2, r2, lsr #21
  403db6:	f1c2 0218 	rsb	r2, r2, #24
  403dba:	f1c2 0c20 	rsb	ip, r2, #32
  403dbe:	fa10 f30c 	lsls.w	r3, r0, ip
  403dc2:	fa20 f002 	lsr.w	r0, r0, r2
  403dc6:	bf18      	it	ne
  403dc8:	f040 0001 	orrne.w	r0, r0, #1
  403dcc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  403dd0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  403dd4:	fa03 fc0c 	lsl.w	ip, r3, ip
  403dd8:	ea40 000c 	orr.w	r0, r0, ip
  403ddc:	fa23 f302 	lsr.w	r3, r3, r2
  403de0:	ea4f 0343 	mov.w	r3, r3, lsl #1
  403de4:	e7cc      	b.n	403d80 <__aeabi_d2f+0x14>
  403de6:	ea7f 5362 	mvns.w	r3, r2, asr #21
  403dea:	d107      	bne.n	403dfc <__aeabi_d2f+0x90>
  403dec:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  403df0:	bf1e      	ittt	ne
  403df2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  403df6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  403dfa:	4770      	bxne	lr
  403dfc:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  403e00:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  403e04:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  403e08:	4770      	bx	lr
  403e0a:	bf00      	nop

00403e0c <__libc_init_array>:
  403e0c:	b570      	push	{r4, r5, r6, lr}
  403e0e:	4e0f      	ldr	r6, [pc, #60]	; (403e4c <__libc_init_array+0x40>)
  403e10:	4d0f      	ldr	r5, [pc, #60]	; (403e50 <__libc_init_array+0x44>)
  403e12:	1b76      	subs	r6, r6, r5
  403e14:	10b6      	asrs	r6, r6, #2
  403e16:	bf18      	it	ne
  403e18:	2400      	movne	r4, #0
  403e1a:	d005      	beq.n	403e28 <__libc_init_array+0x1c>
  403e1c:	3401      	adds	r4, #1
  403e1e:	f855 3b04 	ldr.w	r3, [r5], #4
  403e22:	4798      	blx	r3
  403e24:	42a6      	cmp	r6, r4
  403e26:	d1f9      	bne.n	403e1c <__libc_init_array+0x10>
  403e28:	4e0a      	ldr	r6, [pc, #40]	; (403e54 <__libc_init_array+0x48>)
  403e2a:	4d0b      	ldr	r5, [pc, #44]	; (403e58 <__libc_init_array+0x4c>)
  403e2c:	1b76      	subs	r6, r6, r5
  403e2e:	f003 f8c5 	bl	406fbc <_init>
  403e32:	10b6      	asrs	r6, r6, #2
  403e34:	bf18      	it	ne
  403e36:	2400      	movne	r4, #0
  403e38:	d006      	beq.n	403e48 <__libc_init_array+0x3c>
  403e3a:	3401      	adds	r4, #1
  403e3c:	f855 3b04 	ldr.w	r3, [r5], #4
  403e40:	4798      	blx	r3
  403e42:	42a6      	cmp	r6, r4
  403e44:	d1f9      	bne.n	403e3a <__libc_init_array+0x2e>
  403e46:	bd70      	pop	{r4, r5, r6, pc}
  403e48:	bd70      	pop	{r4, r5, r6, pc}
  403e4a:	bf00      	nop
  403e4c:	00406fc8 	.word	0x00406fc8
  403e50:	00406fc8 	.word	0x00406fc8
  403e54:	00406fd0 	.word	0x00406fd0
  403e58:	00406fc8 	.word	0x00406fc8

00403e5c <iprintf>:
  403e5c:	b40f      	push	{r0, r1, r2, r3}
  403e5e:	b500      	push	{lr}
  403e60:	4907      	ldr	r1, [pc, #28]	; (403e80 <iprintf+0x24>)
  403e62:	b083      	sub	sp, #12
  403e64:	ab04      	add	r3, sp, #16
  403e66:	6808      	ldr	r0, [r1, #0]
  403e68:	f853 2b04 	ldr.w	r2, [r3], #4
  403e6c:	6881      	ldr	r1, [r0, #8]
  403e6e:	9301      	str	r3, [sp, #4]
  403e70:	f000 fd54 	bl	40491c <_vfiprintf_r>
  403e74:	b003      	add	sp, #12
  403e76:	f85d eb04 	ldr.w	lr, [sp], #4
  403e7a:	b004      	add	sp, #16
  403e7c:	4770      	bx	lr
  403e7e:	bf00      	nop
  403e80:	20400014 	.word	0x20400014

00403e84 <malloc>:
  403e84:	4b02      	ldr	r3, [pc, #8]	; (403e90 <malloc+0xc>)
  403e86:	4601      	mov	r1, r0
  403e88:	6818      	ldr	r0, [r3, #0]
  403e8a:	f000 b80b 	b.w	403ea4 <_malloc_r>
  403e8e:	bf00      	nop
  403e90:	20400014 	.word	0x20400014

00403e94 <free>:
  403e94:	4b02      	ldr	r3, [pc, #8]	; (403ea0 <free+0xc>)
  403e96:	4601      	mov	r1, r0
  403e98:	6818      	ldr	r0, [r3, #0]
  403e9a:	f001 be5b 	b.w	405b54 <_free_r>
  403e9e:	bf00      	nop
  403ea0:	20400014 	.word	0x20400014

00403ea4 <_malloc_r>:
  403ea4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403ea8:	f101 060b 	add.w	r6, r1, #11
  403eac:	2e16      	cmp	r6, #22
  403eae:	b083      	sub	sp, #12
  403eb0:	4605      	mov	r5, r0
  403eb2:	f240 809e 	bls.w	403ff2 <_malloc_r+0x14e>
  403eb6:	f036 0607 	bics.w	r6, r6, #7
  403eba:	f100 80bd 	bmi.w	404038 <_malloc_r+0x194>
  403ebe:	42b1      	cmp	r1, r6
  403ec0:	f200 80ba 	bhi.w	404038 <_malloc_r+0x194>
  403ec4:	f000 fb86 	bl	4045d4 <__malloc_lock>
  403ec8:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  403ecc:	f0c0 8293 	bcc.w	4043f6 <_malloc_r+0x552>
  403ed0:	0a73      	lsrs	r3, r6, #9
  403ed2:	f000 80b8 	beq.w	404046 <_malloc_r+0x1a2>
  403ed6:	2b04      	cmp	r3, #4
  403ed8:	f200 8179 	bhi.w	4041ce <_malloc_r+0x32a>
  403edc:	09b3      	lsrs	r3, r6, #6
  403ede:	f103 0039 	add.w	r0, r3, #57	; 0x39
  403ee2:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  403ee6:	00c3      	lsls	r3, r0, #3
  403ee8:	4fbf      	ldr	r7, [pc, #764]	; (4041e8 <_malloc_r+0x344>)
  403eea:	443b      	add	r3, r7
  403eec:	f1a3 0108 	sub.w	r1, r3, #8
  403ef0:	685c      	ldr	r4, [r3, #4]
  403ef2:	42a1      	cmp	r1, r4
  403ef4:	d106      	bne.n	403f04 <_malloc_r+0x60>
  403ef6:	e00c      	b.n	403f12 <_malloc_r+0x6e>
  403ef8:	2a00      	cmp	r2, #0
  403efa:	f280 80aa 	bge.w	404052 <_malloc_r+0x1ae>
  403efe:	68e4      	ldr	r4, [r4, #12]
  403f00:	42a1      	cmp	r1, r4
  403f02:	d006      	beq.n	403f12 <_malloc_r+0x6e>
  403f04:	6863      	ldr	r3, [r4, #4]
  403f06:	f023 0303 	bic.w	r3, r3, #3
  403f0a:	1b9a      	subs	r2, r3, r6
  403f0c:	2a0f      	cmp	r2, #15
  403f0e:	ddf3      	ble.n	403ef8 <_malloc_r+0x54>
  403f10:	4670      	mov	r0, lr
  403f12:	693c      	ldr	r4, [r7, #16]
  403f14:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 4041fc <_malloc_r+0x358>
  403f18:	4574      	cmp	r4, lr
  403f1a:	f000 81ab 	beq.w	404274 <_malloc_r+0x3d0>
  403f1e:	6863      	ldr	r3, [r4, #4]
  403f20:	f023 0303 	bic.w	r3, r3, #3
  403f24:	1b9a      	subs	r2, r3, r6
  403f26:	2a0f      	cmp	r2, #15
  403f28:	f300 8190 	bgt.w	40424c <_malloc_r+0x3a8>
  403f2c:	2a00      	cmp	r2, #0
  403f2e:	f8c7 e014 	str.w	lr, [r7, #20]
  403f32:	f8c7 e010 	str.w	lr, [r7, #16]
  403f36:	f280 809d 	bge.w	404074 <_malloc_r+0x1d0>
  403f3a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  403f3e:	f080 8161 	bcs.w	404204 <_malloc_r+0x360>
  403f42:	08db      	lsrs	r3, r3, #3
  403f44:	f103 0c01 	add.w	ip, r3, #1
  403f48:	1099      	asrs	r1, r3, #2
  403f4a:	687a      	ldr	r2, [r7, #4]
  403f4c:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  403f50:	f8c4 8008 	str.w	r8, [r4, #8]
  403f54:	2301      	movs	r3, #1
  403f56:	408b      	lsls	r3, r1
  403f58:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  403f5c:	4313      	orrs	r3, r2
  403f5e:	3908      	subs	r1, #8
  403f60:	60e1      	str	r1, [r4, #12]
  403f62:	607b      	str	r3, [r7, #4]
  403f64:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  403f68:	f8c8 400c 	str.w	r4, [r8, #12]
  403f6c:	1082      	asrs	r2, r0, #2
  403f6e:	2401      	movs	r4, #1
  403f70:	4094      	lsls	r4, r2
  403f72:	429c      	cmp	r4, r3
  403f74:	f200 808b 	bhi.w	40408e <_malloc_r+0x1ea>
  403f78:	421c      	tst	r4, r3
  403f7a:	d106      	bne.n	403f8a <_malloc_r+0xe6>
  403f7c:	f020 0003 	bic.w	r0, r0, #3
  403f80:	0064      	lsls	r4, r4, #1
  403f82:	421c      	tst	r4, r3
  403f84:	f100 0004 	add.w	r0, r0, #4
  403f88:	d0fa      	beq.n	403f80 <_malloc_r+0xdc>
  403f8a:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  403f8e:	46cc      	mov	ip, r9
  403f90:	4680      	mov	r8, r0
  403f92:	f8dc 300c 	ldr.w	r3, [ip, #12]
  403f96:	459c      	cmp	ip, r3
  403f98:	d107      	bne.n	403faa <_malloc_r+0x106>
  403f9a:	e16d      	b.n	404278 <_malloc_r+0x3d4>
  403f9c:	2a00      	cmp	r2, #0
  403f9e:	f280 817b 	bge.w	404298 <_malloc_r+0x3f4>
  403fa2:	68db      	ldr	r3, [r3, #12]
  403fa4:	459c      	cmp	ip, r3
  403fa6:	f000 8167 	beq.w	404278 <_malloc_r+0x3d4>
  403faa:	6859      	ldr	r1, [r3, #4]
  403fac:	f021 0103 	bic.w	r1, r1, #3
  403fb0:	1b8a      	subs	r2, r1, r6
  403fb2:	2a0f      	cmp	r2, #15
  403fb4:	ddf2      	ble.n	403f9c <_malloc_r+0xf8>
  403fb6:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  403fba:	f8d3 8008 	ldr.w	r8, [r3, #8]
  403fbe:	9300      	str	r3, [sp, #0]
  403fc0:	199c      	adds	r4, r3, r6
  403fc2:	4628      	mov	r0, r5
  403fc4:	f046 0601 	orr.w	r6, r6, #1
  403fc8:	f042 0501 	orr.w	r5, r2, #1
  403fcc:	605e      	str	r6, [r3, #4]
  403fce:	f8c8 c00c 	str.w	ip, [r8, #12]
  403fd2:	f8cc 8008 	str.w	r8, [ip, #8]
  403fd6:	617c      	str	r4, [r7, #20]
  403fd8:	613c      	str	r4, [r7, #16]
  403fda:	f8c4 e00c 	str.w	lr, [r4, #12]
  403fde:	f8c4 e008 	str.w	lr, [r4, #8]
  403fe2:	6065      	str	r5, [r4, #4]
  403fe4:	505a      	str	r2, [r3, r1]
  403fe6:	f000 fafb 	bl	4045e0 <__malloc_unlock>
  403fea:	9b00      	ldr	r3, [sp, #0]
  403fec:	f103 0408 	add.w	r4, r3, #8
  403ff0:	e01e      	b.n	404030 <_malloc_r+0x18c>
  403ff2:	2910      	cmp	r1, #16
  403ff4:	d820      	bhi.n	404038 <_malloc_r+0x194>
  403ff6:	f000 faed 	bl	4045d4 <__malloc_lock>
  403ffa:	2610      	movs	r6, #16
  403ffc:	2318      	movs	r3, #24
  403ffe:	2002      	movs	r0, #2
  404000:	4f79      	ldr	r7, [pc, #484]	; (4041e8 <_malloc_r+0x344>)
  404002:	443b      	add	r3, r7
  404004:	f1a3 0208 	sub.w	r2, r3, #8
  404008:	685c      	ldr	r4, [r3, #4]
  40400a:	4294      	cmp	r4, r2
  40400c:	f000 813d 	beq.w	40428a <_malloc_r+0x3e6>
  404010:	6863      	ldr	r3, [r4, #4]
  404012:	68e1      	ldr	r1, [r4, #12]
  404014:	68a6      	ldr	r6, [r4, #8]
  404016:	f023 0303 	bic.w	r3, r3, #3
  40401a:	4423      	add	r3, r4
  40401c:	4628      	mov	r0, r5
  40401e:	685a      	ldr	r2, [r3, #4]
  404020:	60f1      	str	r1, [r6, #12]
  404022:	f042 0201 	orr.w	r2, r2, #1
  404026:	608e      	str	r6, [r1, #8]
  404028:	605a      	str	r2, [r3, #4]
  40402a:	f000 fad9 	bl	4045e0 <__malloc_unlock>
  40402e:	3408      	adds	r4, #8
  404030:	4620      	mov	r0, r4
  404032:	b003      	add	sp, #12
  404034:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404038:	2400      	movs	r4, #0
  40403a:	230c      	movs	r3, #12
  40403c:	4620      	mov	r0, r4
  40403e:	602b      	str	r3, [r5, #0]
  404040:	b003      	add	sp, #12
  404042:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404046:	2040      	movs	r0, #64	; 0x40
  404048:	f44f 7300 	mov.w	r3, #512	; 0x200
  40404c:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  404050:	e74a      	b.n	403ee8 <_malloc_r+0x44>
  404052:	4423      	add	r3, r4
  404054:	68e1      	ldr	r1, [r4, #12]
  404056:	685a      	ldr	r2, [r3, #4]
  404058:	68a6      	ldr	r6, [r4, #8]
  40405a:	f042 0201 	orr.w	r2, r2, #1
  40405e:	60f1      	str	r1, [r6, #12]
  404060:	4628      	mov	r0, r5
  404062:	608e      	str	r6, [r1, #8]
  404064:	605a      	str	r2, [r3, #4]
  404066:	f000 fabb 	bl	4045e0 <__malloc_unlock>
  40406a:	3408      	adds	r4, #8
  40406c:	4620      	mov	r0, r4
  40406e:	b003      	add	sp, #12
  404070:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404074:	4423      	add	r3, r4
  404076:	4628      	mov	r0, r5
  404078:	685a      	ldr	r2, [r3, #4]
  40407a:	f042 0201 	orr.w	r2, r2, #1
  40407e:	605a      	str	r2, [r3, #4]
  404080:	f000 faae 	bl	4045e0 <__malloc_unlock>
  404084:	3408      	adds	r4, #8
  404086:	4620      	mov	r0, r4
  404088:	b003      	add	sp, #12
  40408a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40408e:	68bc      	ldr	r4, [r7, #8]
  404090:	6863      	ldr	r3, [r4, #4]
  404092:	f023 0803 	bic.w	r8, r3, #3
  404096:	45b0      	cmp	r8, r6
  404098:	d304      	bcc.n	4040a4 <_malloc_r+0x200>
  40409a:	eba8 0306 	sub.w	r3, r8, r6
  40409e:	2b0f      	cmp	r3, #15
  4040a0:	f300 8085 	bgt.w	4041ae <_malloc_r+0x30a>
  4040a4:	f8df 9158 	ldr.w	r9, [pc, #344]	; 404200 <_malloc_r+0x35c>
  4040a8:	4b50      	ldr	r3, [pc, #320]	; (4041ec <_malloc_r+0x348>)
  4040aa:	f8d9 2000 	ldr.w	r2, [r9]
  4040ae:	681b      	ldr	r3, [r3, #0]
  4040b0:	3201      	adds	r2, #1
  4040b2:	4433      	add	r3, r6
  4040b4:	eb04 0a08 	add.w	sl, r4, r8
  4040b8:	f000 8155 	beq.w	404366 <_malloc_r+0x4c2>
  4040bc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  4040c0:	330f      	adds	r3, #15
  4040c2:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  4040c6:	f02b 0b0f 	bic.w	fp, fp, #15
  4040ca:	4659      	mov	r1, fp
  4040cc:	4628      	mov	r0, r5
  4040ce:	f000 fa8d 	bl	4045ec <_sbrk_r>
  4040d2:	1c41      	adds	r1, r0, #1
  4040d4:	4602      	mov	r2, r0
  4040d6:	f000 80fc 	beq.w	4042d2 <_malloc_r+0x42e>
  4040da:	4582      	cmp	sl, r0
  4040dc:	f200 80f7 	bhi.w	4042ce <_malloc_r+0x42a>
  4040e0:	4b43      	ldr	r3, [pc, #268]	; (4041f0 <_malloc_r+0x34c>)
  4040e2:	6819      	ldr	r1, [r3, #0]
  4040e4:	4459      	add	r1, fp
  4040e6:	6019      	str	r1, [r3, #0]
  4040e8:	f000 814d 	beq.w	404386 <_malloc_r+0x4e2>
  4040ec:	f8d9 0000 	ldr.w	r0, [r9]
  4040f0:	3001      	adds	r0, #1
  4040f2:	bf1b      	ittet	ne
  4040f4:	eba2 0a0a 	subne.w	sl, r2, sl
  4040f8:	4451      	addne	r1, sl
  4040fa:	f8c9 2000 	streq.w	r2, [r9]
  4040fe:	6019      	strne	r1, [r3, #0]
  404100:	f012 0107 	ands.w	r1, r2, #7
  404104:	f000 8115 	beq.w	404332 <_malloc_r+0x48e>
  404108:	f1c1 0008 	rsb	r0, r1, #8
  40410c:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  404110:	4402      	add	r2, r0
  404112:	3108      	adds	r1, #8
  404114:	eb02 090b 	add.w	r9, r2, fp
  404118:	f3c9 090b 	ubfx	r9, r9, #0, #12
  40411c:	eba1 0909 	sub.w	r9, r1, r9
  404120:	4649      	mov	r1, r9
  404122:	4628      	mov	r0, r5
  404124:	9301      	str	r3, [sp, #4]
  404126:	9200      	str	r2, [sp, #0]
  404128:	f000 fa60 	bl	4045ec <_sbrk_r>
  40412c:	1c43      	adds	r3, r0, #1
  40412e:	e89d 000c 	ldmia.w	sp, {r2, r3}
  404132:	f000 8143 	beq.w	4043bc <_malloc_r+0x518>
  404136:	1a80      	subs	r0, r0, r2
  404138:	4448      	add	r0, r9
  40413a:	f040 0001 	orr.w	r0, r0, #1
  40413e:	6819      	ldr	r1, [r3, #0]
  404140:	60ba      	str	r2, [r7, #8]
  404142:	4449      	add	r1, r9
  404144:	42bc      	cmp	r4, r7
  404146:	6050      	str	r0, [r2, #4]
  404148:	6019      	str	r1, [r3, #0]
  40414a:	d017      	beq.n	40417c <_malloc_r+0x2d8>
  40414c:	f1b8 0f0f 	cmp.w	r8, #15
  404150:	f240 80fb 	bls.w	40434a <_malloc_r+0x4a6>
  404154:	6860      	ldr	r0, [r4, #4]
  404156:	f1a8 020c 	sub.w	r2, r8, #12
  40415a:	f022 0207 	bic.w	r2, r2, #7
  40415e:	eb04 0e02 	add.w	lr, r4, r2
  404162:	f000 0001 	and.w	r0, r0, #1
  404166:	f04f 0c05 	mov.w	ip, #5
  40416a:	4310      	orrs	r0, r2
  40416c:	2a0f      	cmp	r2, #15
  40416e:	6060      	str	r0, [r4, #4]
  404170:	f8ce c004 	str.w	ip, [lr, #4]
  404174:	f8ce c008 	str.w	ip, [lr, #8]
  404178:	f200 8117 	bhi.w	4043aa <_malloc_r+0x506>
  40417c:	4b1d      	ldr	r3, [pc, #116]	; (4041f4 <_malloc_r+0x350>)
  40417e:	68bc      	ldr	r4, [r7, #8]
  404180:	681a      	ldr	r2, [r3, #0]
  404182:	4291      	cmp	r1, r2
  404184:	bf88      	it	hi
  404186:	6019      	strhi	r1, [r3, #0]
  404188:	4b1b      	ldr	r3, [pc, #108]	; (4041f8 <_malloc_r+0x354>)
  40418a:	681a      	ldr	r2, [r3, #0]
  40418c:	4291      	cmp	r1, r2
  40418e:	6862      	ldr	r2, [r4, #4]
  404190:	bf88      	it	hi
  404192:	6019      	strhi	r1, [r3, #0]
  404194:	f022 0203 	bic.w	r2, r2, #3
  404198:	4296      	cmp	r6, r2
  40419a:	eba2 0306 	sub.w	r3, r2, r6
  40419e:	d801      	bhi.n	4041a4 <_malloc_r+0x300>
  4041a0:	2b0f      	cmp	r3, #15
  4041a2:	dc04      	bgt.n	4041ae <_malloc_r+0x30a>
  4041a4:	4628      	mov	r0, r5
  4041a6:	f000 fa1b 	bl	4045e0 <__malloc_unlock>
  4041aa:	2400      	movs	r4, #0
  4041ac:	e740      	b.n	404030 <_malloc_r+0x18c>
  4041ae:	19a2      	adds	r2, r4, r6
  4041b0:	f043 0301 	orr.w	r3, r3, #1
  4041b4:	f046 0601 	orr.w	r6, r6, #1
  4041b8:	6066      	str	r6, [r4, #4]
  4041ba:	4628      	mov	r0, r5
  4041bc:	60ba      	str	r2, [r7, #8]
  4041be:	6053      	str	r3, [r2, #4]
  4041c0:	f000 fa0e 	bl	4045e0 <__malloc_unlock>
  4041c4:	3408      	adds	r4, #8
  4041c6:	4620      	mov	r0, r4
  4041c8:	b003      	add	sp, #12
  4041ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4041ce:	2b14      	cmp	r3, #20
  4041d0:	d971      	bls.n	4042b6 <_malloc_r+0x412>
  4041d2:	2b54      	cmp	r3, #84	; 0x54
  4041d4:	f200 80a3 	bhi.w	40431e <_malloc_r+0x47a>
  4041d8:	0b33      	lsrs	r3, r6, #12
  4041da:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  4041de:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  4041e2:	00c3      	lsls	r3, r0, #3
  4041e4:	e680      	b.n	403ee8 <_malloc_r+0x44>
  4041e6:	bf00      	nop
  4041e8:	20400440 	.word	0x20400440
  4041ec:	20400bd0 	.word	0x20400bd0
  4041f0:	20400ba0 	.word	0x20400ba0
  4041f4:	20400bc8 	.word	0x20400bc8
  4041f8:	20400bcc 	.word	0x20400bcc
  4041fc:	20400448 	.word	0x20400448
  404200:	20400848 	.word	0x20400848
  404204:	0a5a      	lsrs	r2, r3, #9
  404206:	2a04      	cmp	r2, #4
  404208:	d95b      	bls.n	4042c2 <_malloc_r+0x41e>
  40420a:	2a14      	cmp	r2, #20
  40420c:	f200 80ae 	bhi.w	40436c <_malloc_r+0x4c8>
  404210:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  404214:	00c9      	lsls	r1, r1, #3
  404216:	325b      	adds	r2, #91	; 0x5b
  404218:	eb07 0c01 	add.w	ip, r7, r1
  40421c:	5879      	ldr	r1, [r7, r1]
  40421e:	f1ac 0c08 	sub.w	ip, ip, #8
  404222:	458c      	cmp	ip, r1
  404224:	f000 8088 	beq.w	404338 <_malloc_r+0x494>
  404228:	684a      	ldr	r2, [r1, #4]
  40422a:	f022 0203 	bic.w	r2, r2, #3
  40422e:	4293      	cmp	r3, r2
  404230:	d273      	bcs.n	40431a <_malloc_r+0x476>
  404232:	6889      	ldr	r1, [r1, #8]
  404234:	458c      	cmp	ip, r1
  404236:	d1f7      	bne.n	404228 <_malloc_r+0x384>
  404238:	f8dc 200c 	ldr.w	r2, [ip, #12]
  40423c:	687b      	ldr	r3, [r7, #4]
  40423e:	60e2      	str	r2, [r4, #12]
  404240:	f8c4 c008 	str.w	ip, [r4, #8]
  404244:	6094      	str	r4, [r2, #8]
  404246:	f8cc 400c 	str.w	r4, [ip, #12]
  40424a:	e68f      	b.n	403f6c <_malloc_r+0xc8>
  40424c:	19a1      	adds	r1, r4, r6
  40424e:	f046 0c01 	orr.w	ip, r6, #1
  404252:	f042 0601 	orr.w	r6, r2, #1
  404256:	f8c4 c004 	str.w	ip, [r4, #4]
  40425a:	4628      	mov	r0, r5
  40425c:	6179      	str	r1, [r7, #20]
  40425e:	6139      	str	r1, [r7, #16]
  404260:	f8c1 e00c 	str.w	lr, [r1, #12]
  404264:	f8c1 e008 	str.w	lr, [r1, #8]
  404268:	604e      	str	r6, [r1, #4]
  40426a:	50e2      	str	r2, [r4, r3]
  40426c:	f000 f9b8 	bl	4045e0 <__malloc_unlock>
  404270:	3408      	adds	r4, #8
  404272:	e6dd      	b.n	404030 <_malloc_r+0x18c>
  404274:	687b      	ldr	r3, [r7, #4]
  404276:	e679      	b.n	403f6c <_malloc_r+0xc8>
  404278:	f108 0801 	add.w	r8, r8, #1
  40427c:	f018 0f03 	tst.w	r8, #3
  404280:	f10c 0c08 	add.w	ip, ip, #8
  404284:	f47f ae85 	bne.w	403f92 <_malloc_r+0xee>
  404288:	e02d      	b.n	4042e6 <_malloc_r+0x442>
  40428a:	68dc      	ldr	r4, [r3, #12]
  40428c:	42a3      	cmp	r3, r4
  40428e:	bf08      	it	eq
  404290:	3002      	addeq	r0, #2
  404292:	f43f ae3e 	beq.w	403f12 <_malloc_r+0x6e>
  404296:	e6bb      	b.n	404010 <_malloc_r+0x16c>
  404298:	4419      	add	r1, r3
  40429a:	461c      	mov	r4, r3
  40429c:	684a      	ldr	r2, [r1, #4]
  40429e:	68db      	ldr	r3, [r3, #12]
  4042a0:	f854 6f08 	ldr.w	r6, [r4, #8]!
  4042a4:	f042 0201 	orr.w	r2, r2, #1
  4042a8:	604a      	str	r2, [r1, #4]
  4042aa:	4628      	mov	r0, r5
  4042ac:	60f3      	str	r3, [r6, #12]
  4042ae:	609e      	str	r6, [r3, #8]
  4042b0:	f000 f996 	bl	4045e0 <__malloc_unlock>
  4042b4:	e6bc      	b.n	404030 <_malloc_r+0x18c>
  4042b6:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  4042ba:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  4042be:	00c3      	lsls	r3, r0, #3
  4042c0:	e612      	b.n	403ee8 <_malloc_r+0x44>
  4042c2:	099a      	lsrs	r2, r3, #6
  4042c4:	f102 0139 	add.w	r1, r2, #57	; 0x39
  4042c8:	00c9      	lsls	r1, r1, #3
  4042ca:	3238      	adds	r2, #56	; 0x38
  4042cc:	e7a4      	b.n	404218 <_malloc_r+0x374>
  4042ce:	42bc      	cmp	r4, r7
  4042d0:	d054      	beq.n	40437c <_malloc_r+0x4d8>
  4042d2:	68bc      	ldr	r4, [r7, #8]
  4042d4:	6862      	ldr	r2, [r4, #4]
  4042d6:	f022 0203 	bic.w	r2, r2, #3
  4042da:	e75d      	b.n	404198 <_malloc_r+0x2f4>
  4042dc:	f859 3908 	ldr.w	r3, [r9], #-8
  4042e0:	4599      	cmp	r9, r3
  4042e2:	f040 8086 	bne.w	4043f2 <_malloc_r+0x54e>
  4042e6:	f010 0f03 	tst.w	r0, #3
  4042ea:	f100 30ff 	add.w	r0, r0, #4294967295
  4042ee:	d1f5      	bne.n	4042dc <_malloc_r+0x438>
  4042f0:	687b      	ldr	r3, [r7, #4]
  4042f2:	ea23 0304 	bic.w	r3, r3, r4
  4042f6:	607b      	str	r3, [r7, #4]
  4042f8:	0064      	lsls	r4, r4, #1
  4042fa:	429c      	cmp	r4, r3
  4042fc:	f63f aec7 	bhi.w	40408e <_malloc_r+0x1ea>
  404300:	2c00      	cmp	r4, #0
  404302:	f43f aec4 	beq.w	40408e <_malloc_r+0x1ea>
  404306:	421c      	tst	r4, r3
  404308:	4640      	mov	r0, r8
  40430a:	f47f ae3e 	bne.w	403f8a <_malloc_r+0xe6>
  40430e:	0064      	lsls	r4, r4, #1
  404310:	421c      	tst	r4, r3
  404312:	f100 0004 	add.w	r0, r0, #4
  404316:	d0fa      	beq.n	40430e <_malloc_r+0x46a>
  404318:	e637      	b.n	403f8a <_malloc_r+0xe6>
  40431a:	468c      	mov	ip, r1
  40431c:	e78c      	b.n	404238 <_malloc_r+0x394>
  40431e:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  404322:	d815      	bhi.n	404350 <_malloc_r+0x4ac>
  404324:	0bf3      	lsrs	r3, r6, #15
  404326:	f103 0078 	add.w	r0, r3, #120	; 0x78
  40432a:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  40432e:	00c3      	lsls	r3, r0, #3
  404330:	e5da      	b.n	403ee8 <_malloc_r+0x44>
  404332:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  404336:	e6ed      	b.n	404114 <_malloc_r+0x270>
  404338:	687b      	ldr	r3, [r7, #4]
  40433a:	1092      	asrs	r2, r2, #2
  40433c:	2101      	movs	r1, #1
  40433e:	fa01 f202 	lsl.w	r2, r1, r2
  404342:	4313      	orrs	r3, r2
  404344:	607b      	str	r3, [r7, #4]
  404346:	4662      	mov	r2, ip
  404348:	e779      	b.n	40423e <_malloc_r+0x39a>
  40434a:	2301      	movs	r3, #1
  40434c:	6053      	str	r3, [r2, #4]
  40434e:	e729      	b.n	4041a4 <_malloc_r+0x300>
  404350:	f240 5254 	movw	r2, #1364	; 0x554
  404354:	4293      	cmp	r3, r2
  404356:	d822      	bhi.n	40439e <_malloc_r+0x4fa>
  404358:	0cb3      	lsrs	r3, r6, #18
  40435a:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  40435e:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  404362:	00c3      	lsls	r3, r0, #3
  404364:	e5c0      	b.n	403ee8 <_malloc_r+0x44>
  404366:	f103 0b10 	add.w	fp, r3, #16
  40436a:	e6ae      	b.n	4040ca <_malloc_r+0x226>
  40436c:	2a54      	cmp	r2, #84	; 0x54
  40436e:	d829      	bhi.n	4043c4 <_malloc_r+0x520>
  404370:	0b1a      	lsrs	r2, r3, #12
  404372:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  404376:	00c9      	lsls	r1, r1, #3
  404378:	326e      	adds	r2, #110	; 0x6e
  40437a:	e74d      	b.n	404218 <_malloc_r+0x374>
  40437c:	4b20      	ldr	r3, [pc, #128]	; (404400 <_malloc_r+0x55c>)
  40437e:	6819      	ldr	r1, [r3, #0]
  404380:	4459      	add	r1, fp
  404382:	6019      	str	r1, [r3, #0]
  404384:	e6b2      	b.n	4040ec <_malloc_r+0x248>
  404386:	f3ca 000b 	ubfx	r0, sl, #0, #12
  40438a:	2800      	cmp	r0, #0
  40438c:	f47f aeae 	bne.w	4040ec <_malloc_r+0x248>
  404390:	eb08 030b 	add.w	r3, r8, fp
  404394:	68ba      	ldr	r2, [r7, #8]
  404396:	f043 0301 	orr.w	r3, r3, #1
  40439a:	6053      	str	r3, [r2, #4]
  40439c:	e6ee      	b.n	40417c <_malloc_r+0x2d8>
  40439e:	207f      	movs	r0, #127	; 0x7f
  4043a0:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  4043a4:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  4043a8:	e59e      	b.n	403ee8 <_malloc_r+0x44>
  4043aa:	f104 0108 	add.w	r1, r4, #8
  4043ae:	4628      	mov	r0, r5
  4043b0:	9300      	str	r3, [sp, #0]
  4043b2:	f001 fbcf 	bl	405b54 <_free_r>
  4043b6:	9b00      	ldr	r3, [sp, #0]
  4043b8:	6819      	ldr	r1, [r3, #0]
  4043ba:	e6df      	b.n	40417c <_malloc_r+0x2d8>
  4043bc:	2001      	movs	r0, #1
  4043be:	f04f 0900 	mov.w	r9, #0
  4043c2:	e6bc      	b.n	40413e <_malloc_r+0x29a>
  4043c4:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4043c8:	d805      	bhi.n	4043d6 <_malloc_r+0x532>
  4043ca:	0bda      	lsrs	r2, r3, #15
  4043cc:	f102 0178 	add.w	r1, r2, #120	; 0x78
  4043d0:	00c9      	lsls	r1, r1, #3
  4043d2:	3277      	adds	r2, #119	; 0x77
  4043d4:	e720      	b.n	404218 <_malloc_r+0x374>
  4043d6:	f240 5154 	movw	r1, #1364	; 0x554
  4043da:	428a      	cmp	r2, r1
  4043dc:	d805      	bhi.n	4043ea <_malloc_r+0x546>
  4043de:	0c9a      	lsrs	r2, r3, #18
  4043e0:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  4043e4:	00c9      	lsls	r1, r1, #3
  4043e6:	327c      	adds	r2, #124	; 0x7c
  4043e8:	e716      	b.n	404218 <_malloc_r+0x374>
  4043ea:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  4043ee:	227e      	movs	r2, #126	; 0x7e
  4043f0:	e712      	b.n	404218 <_malloc_r+0x374>
  4043f2:	687b      	ldr	r3, [r7, #4]
  4043f4:	e780      	b.n	4042f8 <_malloc_r+0x454>
  4043f6:	08f0      	lsrs	r0, r6, #3
  4043f8:	f106 0308 	add.w	r3, r6, #8
  4043fc:	e600      	b.n	404000 <_malloc_r+0x15c>
  4043fe:	bf00      	nop
  404400:	20400ba0 	.word	0x20400ba0

00404404 <memcpy>:
  404404:	4684      	mov	ip, r0
  404406:	ea41 0300 	orr.w	r3, r1, r0
  40440a:	f013 0303 	ands.w	r3, r3, #3
  40440e:	d16d      	bne.n	4044ec <memcpy+0xe8>
  404410:	3a40      	subs	r2, #64	; 0x40
  404412:	d341      	bcc.n	404498 <memcpy+0x94>
  404414:	f851 3b04 	ldr.w	r3, [r1], #4
  404418:	f840 3b04 	str.w	r3, [r0], #4
  40441c:	f851 3b04 	ldr.w	r3, [r1], #4
  404420:	f840 3b04 	str.w	r3, [r0], #4
  404424:	f851 3b04 	ldr.w	r3, [r1], #4
  404428:	f840 3b04 	str.w	r3, [r0], #4
  40442c:	f851 3b04 	ldr.w	r3, [r1], #4
  404430:	f840 3b04 	str.w	r3, [r0], #4
  404434:	f851 3b04 	ldr.w	r3, [r1], #4
  404438:	f840 3b04 	str.w	r3, [r0], #4
  40443c:	f851 3b04 	ldr.w	r3, [r1], #4
  404440:	f840 3b04 	str.w	r3, [r0], #4
  404444:	f851 3b04 	ldr.w	r3, [r1], #4
  404448:	f840 3b04 	str.w	r3, [r0], #4
  40444c:	f851 3b04 	ldr.w	r3, [r1], #4
  404450:	f840 3b04 	str.w	r3, [r0], #4
  404454:	f851 3b04 	ldr.w	r3, [r1], #4
  404458:	f840 3b04 	str.w	r3, [r0], #4
  40445c:	f851 3b04 	ldr.w	r3, [r1], #4
  404460:	f840 3b04 	str.w	r3, [r0], #4
  404464:	f851 3b04 	ldr.w	r3, [r1], #4
  404468:	f840 3b04 	str.w	r3, [r0], #4
  40446c:	f851 3b04 	ldr.w	r3, [r1], #4
  404470:	f840 3b04 	str.w	r3, [r0], #4
  404474:	f851 3b04 	ldr.w	r3, [r1], #4
  404478:	f840 3b04 	str.w	r3, [r0], #4
  40447c:	f851 3b04 	ldr.w	r3, [r1], #4
  404480:	f840 3b04 	str.w	r3, [r0], #4
  404484:	f851 3b04 	ldr.w	r3, [r1], #4
  404488:	f840 3b04 	str.w	r3, [r0], #4
  40448c:	f851 3b04 	ldr.w	r3, [r1], #4
  404490:	f840 3b04 	str.w	r3, [r0], #4
  404494:	3a40      	subs	r2, #64	; 0x40
  404496:	d2bd      	bcs.n	404414 <memcpy+0x10>
  404498:	3230      	adds	r2, #48	; 0x30
  40449a:	d311      	bcc.n	4044c0 <memcpy+0xbc>
  40449c:	f851 3b04 	ldr.w	r3, [r1], #4
  4044a0:	f840 3b04 	str.w	r3, [r0], #4
  4044a4:	f851 3b04 	ldr.w	r3, [r1], #4
  4044a8:	f840 3b04 	str.w	r3, [r0], #4
  4044ac:	f851 3b04 	ldr.w	r3, [r1], #4
  4044b0:	f840 3b04 	str.w	r3, [r0], #4
  4044b4:	f851 3b04 	ldr.w	r3, [r1], #4
  4044b8:	f840 3b04 	str.w	r3, [r0], #4
  4044bc:	3a10      	subs	r2, #16
  4044be:	d2ed      	bcs.n	40449c <memcpy+0x98>
  4044c0:	320c      	adds	r2, #12
  4044c2:	d305      	bcc.n	4044d0 <memcpy+0xcc>
  4044c4:	f851 3b04 	ldr.w	r3, [r1], #4
  4044c8:	f840 3b04 	str.w	r3, [r0], #4
  4044cc:	3a04      	subs	r2, #4
  4044ce:	d2f9      	bcs.n	4044c4 <memcpy+0xc0>
  4044d0:	3204      	adds	r2, #4
  4044d2:	d008      	beq.n	4044e6 <memcpy+0xe2>
  4044d4:	07d2      	lsls	r2, r2, #31
  4044d6:	bf1c      	itt	ne
  4044d8:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4044dc:	f800 3b01 	strbne.w	r3, [r0], #1
  4044e0:	d301      	bcc.n	4044e6 <memcpy+0xe2>
  4044e2:	880b      	ldrh	r3, [r1, #0]
  4044e4:	8003      	strh	r3, [r0, #0]
  4044e6:	4660      	mov	r0, ip
  4044e8:	4770      	bx	lr
  4044ea:	bf00      	nop
  4044ec:	2a08      	cmp	r2, #8
  4044ee:	d313      	bcc.n	404518 <memcpy+0x114>
  4044f0:	078b      	lsls	r3, r1, #30
  4044f2:	d08d      	beq.n	404410 <memcpy+0xc>
  4044f4:	f010 0303 	ands.w	r3, r0, #3
  4044f8:	d08a      	beq.n	404410 <memcpy+0xc>
  4044fa:	f1c3 0304 	rsb	r3, r3, #4
  4044fe:	1ad2      	subs	r2, r2, r3
  404500:	07db      	lsls	r3, r3, #31
  404502:	bf1c      	itt	ne
  404504:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404508:	f800 3b01 	strbne.w	r3, [r0], #1
  40450c:	d380      	bcc.n	404410 <memcpy+0xc>
  40450e:	f831 3b02 	ldrh.w	r3, [r1], #2
  404512:	f820 3b02 	strh.w	r3, [r0], #2
  404516:	e77b      	b.n	404410 <memcpy+0xc>
  404518:	3a04      	subs	r2, #4
  40451a:	d3d9      	bcc.n	4044d0 <memcpy+0xcc>
  40451c:	3a01      	subs	r2, #1
  40451e:	f811 3b01 	ldrb.w	r3, [r1], #1
  404522:	f800 3b01 	strb.w	r3, [r0], #1
  404526:	d2f9      	bcs.n	40451c <memcpy+0x118>
  404528:	780b      	ldrb	r3, [r1, #0]
  40452a:	7003      	strb	r3, [r0, #0]
  40452c:	784b      	ldrb	r3, [r1, #1]
  40452e:	7043      	strb	r3, [r0, #1]
  404530:	788b      	ldrb	r3, [r1, #2]
  404532:	7083      	strb	r3, [r0, #2]
  404534:	4660      	mov	r0, ip
  404536:	4770      	bx	lr

00404538 <memset>:
  404538:	b470      	push	{r4, r5, r6}
  40453a:	0786      	lsls	r6, r0, #30
  40453c:	d046      	beq.n	4045cc <memset+0x94>
  40453e:	1e54      	subs	r4, r2, #1
  404540:	2a00      	cmp	r2, #0
  404542:	d041      	beq.n	4045c8 <memset+0x90>
  404544:	b2ca      	uxtb	r2, r1
  404546:	4603      	mov	r3, r0
  404548:	e002      	b.n	404550 <memset+0x18>
  40454a:	f114 34ff 	adds.w	r4, r4, #4294967295
  40454e:	d33b      	bcc.n	4045c8 <memset+0x90>
  404550:	f803 2b01 	strb.w	r2, [r3], #1
  404554:	079d      	lsls	r5, r3, #30
  404556:	d1f8      	bne.n	40454a <memset+0x12>
  404558:	2c03      	cmp	r4, #3
  40455a:	d92e      	bls.n	4045ba <memset+0x82>
  40455c:	b2cd      	uxtb	r5, r1
  40455e:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  404562:	2c0f      	cmp	r4, #15
  404564:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  404568:	d919      	bls.n	40459e <memset+0x66>
  40456a:	f103 0210 	add.w	r2, r3, #16
  40456e:	4626      	mov	r6, r4
  404570:	3e10      	subs	r6, #16
  404572:	2e0f      	cmp	r6, #15
  404574:	f842 5c10 	str.w	r5, [r2, #-16]
  404578:	f842 5c0c 	str.w	r5, [r2, #-12]
  40457c:	f842 5c08 	str.w	r5, [r2, #-8]
  404580:	f842 5c04 	str.w	r5, [r2, #-4]
  404584:	f102 0210 	add.w	r2, r2, #16
  404588:	d8f2      	bhi.n	404570 <memset+0x38>
  40458a:	f1a4 0210 	sub.w	r2, r4, #16
  40458e:	f022 020f 	bic.w	r2, r2, #15
  404592:	f004 040f 	and.w	r4, r4, #15
  404596:	3210      	adds	r2, #16
  404598:	2c03      	cmp	r4, #3
  40459a:	4413      	add	r3, r2
  40459c:	d90d      	bls.n	4045ba <memset+0x82>
  40459e:	461e      	mov	r6, r3
  4045a0:	4622      	mov	r2, r4
  4045a2:	3a04      	subs	r2, #4
  4045a4:	2a03      	cmp	r2, #3
  4045a6:	f846 5b04 	str.w	r5, [r6], #4
  4045aa:	d8fa      	bhi.n	4045a2 <memset+0x6a>
  4045ac:	1f22      	subs	r2, r4, #4
  4045ae:	f022 0203 	bic.w	r2, r2, #3
  4045b2:	3204      	adds	r2, #4
  4045b4:	4413      	add	r3, r2
  4045b6:	f004 0403 	and.w	r4, r4, #3
  4045ba:	b12c      	cbz	r4, 4045c8 <memset+0x90>
  4045bc:	b2c9      	uxtb	r1, r1
  4045be:	441c      	add	r4, r3
  4045c0:	f803 1b01 	strb.w	r1, [r3], #1
  4045c4:	429c      	cmp	r4, r3
  4045c6:	d1fb      	bne.n	4045c0 <memset+0x88>
  4045c8:	bc70      	pop	{r4, r5, r6}
  4045ca:	4770      	bx	lr
  4045cc:	4614      	mov	r4, r2
  4045ce:	4603      	mov	r3, r0
  4045d0:	e7c2      	b.n	404558 <memset+0x20>
  4045d2:	bf00      	nop

004045d4 <__malloc_lock>:
  4045d4:	4801      	ldr	r0, [pc, #4]	; (4045dc <__malloc_lock+0x8>)
  4045d6:	f001 bd57 	b.w	406088 <__retarget_lock_acquire_recursive>
  4045da:	bf00      	nop
  4045dc:	20400cd8 	.word	0x20400cd8

004045e0 <__malloc_unlock>:
  4045e0:	4801      	ldr	r0, [pc, #4]	; (4045e8 <__malloc_unlock+0x8>)
  4045e2:	f001 bd53 	b.w	40608c <__retarget_lock_release_recursive>
  4045e6:	bf00      	nop
  4045e8:	20400cd8 	.word	0x20400cd8

004045ec <_sbrk_r>:
  4045ec:	b538      	push	{r3, r4, r5, lr}
  4045ee:	4c07      	ldr	r4, [pc, #28]	; (40460c <_sbrk_r+0x20>)
  4045f0:	2300      	movs	r3, #0
  4045f2:	4605      	mov	r5, r0
  4045f4:	4608      	mov	r0, r1
  4045f6:	6023      	str	r3, [r4, #0]
  4045f8:	f7fc fcce 	bl	400f98 <_sbrk>
  4045fc:	1c43      	adds	r3, r0, #1
  4045fe:	d000      	beq.n	404602 <_sbrk_r+0x16>
  404600:	bd38      	pop	{r3, r4, r5, pc}
  404602:	6823      	ldr	r3, [r4, #0]
  404604:	2b00      	cmp	r3, #0
  404606:	d0fb      	beq.n	404600 <_sbrk_r+0x14>
  404608:	602b      	str	r3, [r5, #0]
  40460a:	bd38      	pop	{r3, r4, r5, pc}
  40460c:	20400cec 	.word	0x20400cec

00404610 <setbuf>:
  404610:	2900      	cmp	r1, #0
  404612:	bf0c      	ite	eq
  404614:	2202      	moveq	r2, #2
  404616:	2200      	movne	r2, #0
  404618:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40461c:	f000 b800 	b.w	404620 <setvbuf>

00404620 <setvbuf>:
  404620:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  404624:	4c61      	ldr	r4, [pc, #388]	; (4047ac <setvbuf+0x18c>)
  404626:	6825      	ldr	r5, [r4, #0]
  404628:	b083      	sub	sp, #12
  40462a:	4604      	mov	r4, r0
  40462c:	460f      	mov	r7, r1
  40462e:	4690      	mov	r8, r2
  404630:	461e      	mov	r6, r3
  404632:	b115      	cbz	r5, 40463a <setvbuf+0x1a>
  404634:	6bab      	ldr	r3, [r5, #56]	; 0x38
  404636:	2b00      	cmp	r3, #0
  404638:	d064      	beq.n	404704 <setvbuf+0xe4>
  40463a:	f1b8 0f02 	cmp.w	r8, #2
  40463e:	d006      	beq.n	40464e <setvbuf+0x2e>
  404640:	f1b8 0f01 	cmp.w	r8, #1
  404644:	f200 809f 	bhi.w	404786 <setvbuf+0x166>
  404648:	2e00      	cmp	r6, #0
  40464a:	f2c0 809c 	blt.w	404786 <setvbuf+0x166>
  40464e:	6e63      	ldr	r3, [r4, #100]	; 0x64
  404650:	07d8      	lsls	r0, r3, #31
  404652:	d534      	bpl.n	4046be <setvbuf+0x9e>
  404654:	4621      	mov	r1, r4
  404656:	4628      	mov	r0, r5
  404658:	f001 f8fe 	bl	405858 <_fflush_r>
  40465c:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40465e:	b141      	cbz	r1, 404672 <setvbuf+0x52>
  404660:	f104 0340 	add.w	r3, r4, #64	; 0x40
  404664:	4299      	cmp	r1, r3
  404666:	d002      	beq.n	40466e <setvbuf+0x4e>
  404668:	4628      	mov	r0, r5
  40466a:	f001 fa73 	bl	405b54 <_free_r>
  40466e:	2300      	movs	r3, #0
  404670:	6323      	str	r3, [r4, #48]	; 0x30
  404672:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404676:	2200      	movs	r2, #0
  404678:	61a2      	str	r2, [r4, #24]
  40467a:	6062      	str	r2, [r4, #4]
  40467c:	061a      	lsls	r2, r3, #24
  40467e:	d43a      	bmi.n	4046f6 <setvbuf+0xd6>
  404680:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  404684:	f023 0303 	bic.w	r3, r3, #3
  404688:	f1b8 0f02 	cmp.w	r8, #2
  40468c:	81a3      	strh	r3, [r4, #12]
  40468e:	d01d      	beq.n	4046cc <setvbuf+0xac>
  404690:	ab01      	add	r3, sp, #4
  404692:	466a      	mov	r2, sp
  404694:	4621      	mov	r1, r4
  404696:	4628      	mov	r0, r5
  404698:	f001 fcfa 	bl	406090 <__swhatbuf_r>
  40469c:	89a3      	ldrh	r3, [r4, #12]
  40469e:	4318      	orrs	r0, r3
  4046a0:	81a0      	strh	r0, [r4, #12]
  4046a2:	2e00      	cmp	r6, #0
  4046a4:	d132      	bne.n	40470c <setvbuf+0xec>
  4046a6:	9e00      	ldr	r6, [sp, #0]
  4046a8:	4630      	mov	r0, r6
  4046aa:	f7ff fbeb 	bl	403e84 <malloc>
  4046ae:	4607      	mov	r7, r0
  4046b0:	2800      	cmp	r0, #0
  4046b2:	d06b      	beq.n	40478c <setvbuf+0x16c>
  4046b4:	89a3      	ldrh	r3, [r4, #12]
  4046b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4046ba:	81a3      	strh	r3, [r4, #12]
  4046bc:	e028      	b.n	404710 <setvbuf+0xf0>
  4046be:	89a3      	ldrh	r3, [r4, #12]
  4046c0:	0599      	lsls	r1, r3, #22
  4046c2:	d4c7      	bmi.n	404654 <setvbuf+0x34>
  4046c4:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4046c6:	f001 fcdf 	bl	406088 <__retarget_lock_acquire_recursive>
  4046ca:	e7c3      	b.n	404654 <setvbuf+0x34>
  4046cc:	2500      	movs	r5, #0
  4046ce:	6e61      	ldr	r1, [r4, #100]	; 0x64
  4046d0:	2600      	movs	r6, #0
  4046d2:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4046d6:	f043 0302 	orr.w	r3, r3, #2
  4046da:	2001      	movs	r0, #1
  4046dc:	60a6      	str	r6, [r4, #8]
  4046de:	07ce      	lsls	r6, r1, #31
  4046e0:	81a3      	strh	r3, [r4, #12]
  4046e2:	6022      	str	r2, [r4, #0]
  4046e4:	6122      	str	r2, [r4, #16]
  4046e6:	6160      	str	r0, [r4, #20]
  4046e8:	d401      	bmi.n	4046ee <setvbuf+0xce>
  4046ea:	0598      	lsls	r0, r3, #22
  4046ec:	d53e      	bpl.n	40476c <setvbuf+0x14c>
  4046ee:	4628      	mov	r0, r5
  4046f0:	b003      	add	sp, #12
  4046f2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4046f6:	6921      	ldr	r1, [r4, #16]
  4046f8:	4628      	mov	r0, r5
  4046fa:	f001 fa2b 	bl	405b54 <_free_r>
  4046fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404702:	e7bd      	b.n	404680 <setvbuf+0x60>
  404704:	4628      	mov	r0, r5
  404706:	f001 f8ff 	bl	405908 <__sinit>
  40470a:	e796      	b.n	40463a <setvbuf+0x1a>
  40470c:	2f00      	cmp	r7, #0
  40470e:	d0cb      	beq.n	4046a8 <setvbuf+0x88>
  404710:	6bab      	ldr	r3, [r5, #56]	; 0x38
  404712:	2b00      	cmp	r3, #0
  404714:	d033      	beq.n	40477e <setvbuf+0x15e>
  404716:	9b00      	ldr	r3, [sp, #0]
  404718:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40471c:	6027      	str	r7, [r4, #0]
  40471e:	429e      	cmp	r6, r3
  404720:	bf1c      	itt	ne
  404722:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  404726:	81a2      	strhne	r2, [r4, #12]
  404728:	f1b8 0f01 	cmp.w	r8, #1
  40472c:	bf04      	itt	eq
  40472e:	f042 0201 	orreq.w	r2, r2, #1
  404732:	81a2      	strheq	r2, [r4, #12]
  404734:	b292      	uxth	r2, r2
  404736:	f012 0308 	ands.w	r3, r2, #8
  40473a:	6127      	str	r7, [r4, #16]
  40473c:	6166      	str	r6, [r4, #20]
  40473e:	d00e      	beq.n	40475e <setvbuf+0x13e>
  404740:	07d1      	lsls	r1, r2, #31
  404742:	d51a      	bpl.n	40477a <setvbuf+0x15a>
  404744:	6e65      	ldr	r5, [r4, #100]	; 0x64
  404746:	4276      	negs	r6, r6
  404748:	2300      	movs	r3, #0
  40474a:	f015 0501 	ands.w	r5, r5, #1
  40474e:	61a6      	str	r6, [r4, #24]
  404750:	60a3      	str	r3, [r4, #8]
  404752:	d009      	beq.n	404768 <setvbuf+0x148>
  404754:	2500      	movs	r5, #0
  404756:	4628      	mov	r0, r5
  404758:	b003      	add	sp, #12
  40475a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40475e:	60a3      	str	r3, [r4, #8]
  404760:	6e65      	ldr	r5, [r4, #100]	; 0x64
  404762:	f015 0501 	ands.w	r5, r5, #1
  404766:	d1f5      	bne.n	404754 <setvbuf+0x134>
  404768:	0593      	lsls	r3, r2, #22
  40476a:	d4c0      	bmi.n	4046ee <setvbuf+0xce>
  40476c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40476e:	f001 fc8d 	bl	40608c <__retarget_lock_release_recursive>
  404772:	4628      	mov	r0, r5
  404774:	b003      	add	sp, #12
  404776:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40477a:	60a6      	str	r6, [r4, #8]
  40477c:	e7f0      	b.n	404760 <setvbuf+0x140>
  40477e:	4628      	mov	r0, r5
  404780:	f001 f8c2 	bl	405908 <__sinit>
  404784:	e7c7      	b.n	404716 <setvbuf+0xf6>
  404786:	f04f 35ff 	mov.w	r5, #4294967295
  40478a:	e7b0      	b.n	4046ee <setvbuf+0xce>
  40478c:	f8dd 9000 	ldr.w	r9, [sp]
  404790:	45b1      	cmp	r9, r6
  404792:	d004      	beq.n	40479e <setvbuf+0x17e>
  404794:	4648      	mov	r0, r9
  404796:	f7ff fb75 	bl	403e84 <malloc>
  40479a:	4607      	mov	r7, r0
  40479c:	b920      	cbnz	r0, 4047a8 <setvbuf+0x188>
  40479e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4047a2:	f04f 35ff 	mov.w	r5, #4294967295
  4047a6:	e792      	b.n	4046ce <setvbuf+0xae>
  4047a8:	464e      	mov	r6, r9
  4047aa:	e783      	b.n	4046b4 <setvbuf+0x94>
  4047ac:	20400014 	.word	0x20400014
	...

004047c0 <strlen>:
  4047c0:	f890 f000 	pld	[r0]
  4047c4:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  4047c8:	f020 0107 	bic.w	r1, r0, #7
  4047cc:	f06f 0c00 	mvn.w	ip, #0
  4047d0:	f010 0407 	ands.w	r4, r0, #7
  4047d4:	f891 f020 	pld	[r1, #32]
  4047d8:	f040 8049 	bne.w	40486e <strlen+0xae>
  4047dc:	f04f 0400 	mov.w	r4, #0
  4047e0:	f06f 0007 	mvn.w	r0, #7
  4047e4:	e9d1 2300 	ldrd	r2, r3, [r1]
  4047e8:	f891 f040 	pld	[r1, #64]	; 0x40
  4047ec:	f100 0008 	add.w	r0, r0, #8
  4047f0:	fa82 f24c 	uadd8	r2, r2, ip
  4047f4:	faa4 f28c 	sel	r2, r4, ip
  4047f8:	fa83 f34c 	uadd8	r3, r3, ip
  4047fc:	faa2 f38c 	sel	r3, r2, ip
  404800:	bb4b      	cbnz	r3, 404856 <strlen+0x96>
  404802:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  404806:	fa82 f24c 	uadd8	r2, r2, ip
  40480a:	f100 0008 	add.w	r0, r0, #8
  40480e:	faa4 f28c 	sel	r2, r4, ip
  404812:	fa83 f34c 	uadd8	r3, r3, ip
  404816:	faa2 f38c 	sel	r3, r2, ip
  40481a:	b9e3      	cbnz	r3, 404856 <strlen+0x96>
  40481c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  404820:	fa82 f24c 	uadd8	r2, r2, ip
  404824:	f100 0008 	add.w	r0, r0, #8
  404828:	faa4 f28c 	sel	r2, r4, ip
  40482c:	fa83 f34c 	uadd8	r3, r3, ip
  404830:	faa2 f38c 	sel	r3, r2, ip
  404834:	b97b      	cbnz	r3, 404856 <strlen+0x96>
  404836:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  40483a:	f101 0120 	add.w	r1, r1, #32
  40483e:	fa82 f24c 	uadd8	r2, r2, ip
  404842:	f100 0008 	add.w	r0, r0, #8
  404846:	faa4 f28c 	sel	r2, r4, ip
  40484a:	fa83 f34c 	uadd8	r3, r3, ip
  40484e:	faa2 f38c 	sel	r3, r2, ip
  404852:	2b00      	cmp	r3, #0
  404854:	d0c6      	beq.n	4047e4 <strlen+0x24>
  404856:	2a00      	cmp	r2, #0
  404858:	bf04      	itt	eq
  40485a:	3004      	addeq	r0, #4
  40485c:	461a      	moveq	r2, r3
  40485e:	ba12      	rev	r2, r2
  404860:	fab2 f282 	clz	r2, r2
  404864:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  404868:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40486c:	4770      	bx	lr
  40486e:	e9d1 2300 	ldrd	r2, r3, [r1]
  404872:	f004 0503 	and.w	r5, r4, #3
  404876:	f1c4 0000 	rsb	r0, r4, #0
  40487a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  40487e:	f014 0f04 	tst.w	r4, #4
  404882:	f891 f040 	pld	[r1, #64]	; 0x40
  404886:	fa0c f505 	lsl.w	r5, ip, r5
  40488a:	ea62 0205 	orn	r2, r2, r5
  40488e:	bf1c      	itt	ne
  404890:	ea63 0305 	ornne	r3, r3, r5
  404894:	4662      	movne	r2, ip
  404896:	f04f 0400 	mov.w	r4, #0
  40489a:	e7a9      	b.n	4047f0 <strlen+0x30>

0040489c <__sprint_r.part.0>:
  40489c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4048a0:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  4048a2:	049c      	lsls	r4, r3, #18
  4048a4:	4693      	mov	fp, r2
  4048a6:	d52f      	bpl.n	404908 <__sprint_r.part.0+0x6c>
  4048a8:	6893      	ldr	r3, [r2, #8]
  4048aa:	6812      	ldr	r2, [r2, #0]
  4048ac:	b353      	cbz	r3, 404904 <__sprint_r.part.0+0x68>
  4048ae:	460e      	mov	r6, r1
  4048b0:	4607      	mov	r7, r0
  4048b2:	f102 0908 	add.w	r9, r2, #8
  4048b6:	e919 0420 	ldmdb	r9, {r5, sl}
  4048ba:	ea5f 089a 	movs.w	r8, sl, lsr #2
  4048be:	d017      	beq.n	4048f0 <__sprint_r.part.0+0x54>
  4048c0:	3d04      	subs	r5, #4
  4048c2:	2400      	movs	r4, #0
  4048c4:	e001      	b.n	4048ca <__sprint_r.part.0+0x2e>
  4048c6:	45a0      	cmp	r8, r4
  4048c8:	d010      	beq.n	4048ec <__sprint_r.part.0+0x50>
  4048ca:	4632      	mov	r2, r6
  4048cc:	f855 1f04 	ldr.w	r1, [r5, #4]!
  4048d0:	4638      	mov	r0, r7
  4048d2:	f001 f8bb 	bl	405a4c <_fputwc_r>
  4048d6:	1c43      	adds	r3, r0, #1
  4048d8:	f104 0401 	add.w	r4, r4, #1
  4048dc:	d1f3      	bne.n	4048c6 <__sprint_r.part.0+0x2a>
  4048de:	2300      	movs	r3, #0
  4048e0:	f8cb 3008 	str.w	r3, [fp, #8]
  4048e4:	f8cb 3004 	str.w	r3, [fp, #4]
  4048e8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4048ec:	f8db 3008 	ldr.w	r3, [fp, #8]
  4048f0:	f02a 0a03 	bic.w	sl, sl, #3
  4048f4:	eba3 030a 	sub.w	r3, r3, sl
  4048f8:	f8cb 3008 	str.w	r3, [fp, #8]
  4048fc:	f109 0908 	add.w	r9, r9, #8
  404900:	2b00      	cmp	r3, #0
  404902:	d1d8      	bne.n	4048b6 <__sprint_r.part.0+0x1a>
  404904:	2000      	movs	r0, #0
  404906:	e7ea      	b.n	4048de <__sprint_r.part.0+0x42>
  404908:	f001 fa0a 	bl	405d20 <__sfvwrite_r>
  40490c:	2300      	movs	r3, #0
  40490e:	f8cb 3008 	str.w	r3, [fp, #8]
  404912:	f8cb 3004 	str.w	r3, [fp, #4]
  404916:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40491a:	bf00      	nop

0040491c <_vfiprintf_r>:
  40491c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404920:	b0ad      	sub	sp, #180	; 0xb4
  404922:	461d      	mov	r5, r3
  404924:	468b      	mov	fp, r1
  404926:	4690      	mov	r8, r2
  404928:	9307      	str	r3, [sp, #28]
  40492a:	9006      	str	r0, [sp, #24]
  40492c:	b118      	cbz	r0, 404936 <_vfiprintf_r+0x1a>
  40492e:	6b83      	ldr	r3, [r0, #56]	; 0x38
  404930:	2b00      	cmp	r3, #0
  404932:	f000 80f3 	beq.w	404b1c <_vfiprintf_r+0x200>
  404936:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  40493a:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  40493e:	07df      	lsls	r7, r3, #31
  404940:	b281      	uxth	r1, r0
  404942:	d402      	bmi.n	40494a <_vfiprintf_r+0x2e>
  404944:	058e      	lsls	r6, r1, #22
  404946:	f140 80fc 	bpl.w	404b42 <_vfiprintf_r+0x226>
  40494a:	048c      	lsls	r4, r1, #18
  40494c:	d40a      	bmi.n	404964 <_vfiprintf_r+0x48>
  40494e:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  404952:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  404956:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  40495a:	f8ab 100c 	strh.w	r1, [fp, #12]
  40495e:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
  404962:	b289      	uxth	r1, r1
  404964:	0708      	lsls	r0, r1, #28
  404966:	f140 80b3 	bpl.w	404ad0 <_vfiprintf_r+0x1b4>
  40496a:	f8db 3010 	ldr.w	r3, [fp, #16]
  40496e:	2b00      	cmp	r3, #0
  404970:	f000 80ae 	beq.w	404ad0 <_vfiprintf_r+0x1b4>
  404974:	f001 031a 	and.w	r3, r1, #26
  404978:	2b0a      	cmp	r3, #10
  40497a:	f000 80b5 	beq.w	404ae8 <_vfiprintf_r+0x1cc>
  40497e:	2300      	movs	r3, #0
  404980:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  404984:	930b      	str	r3, [sp, #44]	; 0x2c
  404986:	9311      	str	r3, [sp, #68]	; 0x44
  404988:	9310      	str	r3, [sp, #64]	; 0x40
  40498a:	9303      	str	r3, [sp, #12]
  40498c:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  404990:	46ca      	mov	sl, r9
  404992:	f8cd b010 	str.w	fp, [sp, #16]
  404996:	f898 3000 	ldrb.w	r3, [r8]
  40499a:	4644      	mov	r4, r8
  40499c:	b1fb      	cbz	r3, 4049de <_vfiprintf_r+0xc2>
  40499e:	2b25      	cmp	r3, #37	; 0x25
  4049a0:	d102      	bne.n	4049a8 <_vfiprintf_r+0x8c>
  4049a2:	e01c      	b.n	4049de <_vfiprintf_r+0xc2>
  4049a4:	2b25      	cmp	r3, #37	; 0x25
  4049a6:	d003      	beq.n	4049b0 <_vfiprintf_r+0x94>
  4049a8:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4049ac:	2b00      	cmp	r3, #0
  4049ae:	d1f9      	bne.n	4049a4 <_vfiprintf_r+0x88>
  4049b0:	eba4 0508 	sub.w	r5, r4, r8
  4049b4:	b19d      	cbz	r5, 4049de <_vfiprintf_r+0xc2>
  4049b6:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4049b8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4049ba:	f8ca 8000 	str.w	r8, [sl]
  4049be:	3301      	adds	r3, #1
  4049c0:	442a      	add	r2, r5
  4049c2:	2b07      	cmp	r3, #7
  4049c4:	f8ca 5004 	str.w	r5, [sl, #4]
  4049c8:	9211      	str	r2, [sp, #68]	; 0x44
  4049ca:	9310      	str	r3, [sp, #64]	; 0x40
  4049cc:	dd7a      	ble.n	404ac4 <_vfiprintf_r+0x1a8>
  4049ce:	2a00      	cmp	r2, #0
  4049d0:	f040 84b0 	bne.w	405334 <_vfiprintf_r+0xa18>
  4049d4:	9b03      	ldr	r3, [sp, #12]
  4049d6:	9210      	str	r2, [sp, #64]	; 0x40
  4049d8:	442b      	add	r3, r5
  4049da:	46ca      	mov	sl, r9
  4049dc:	9303      	str	r3, [sp, #12]
  4049de:	7823      	ldrb	r3, [r4, #0]
  4049e0:	2b00      	cmp	r3, #0
  4049e2:	f000 83e0 	beq.w	4051a6 <_vfiprintf_r+0x88a>
  4049e6:	2000      	movs	r0, #0
  4049e8:	f04f 0300 	mov.w	r3, #0
  4049ec:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  4049f0:	f104 0801 	add.w	r8, r4, #1
  4049f4:	7862      	ldrb	r2, [r4, #1]
  4049f6:	4605      	mov	r5, r0
  4049f8:	4606      	mov	r6, r0
  4049fa:	4603      	mov	r3, r0
  4049fc:	f04f 34ff 	mov.w	r4, #4294967295
  404a00:	f108 0801 	add.w	r8, r8, #1
  404a04:	f1a2 0120 	sub.w	r1, r2, #32
  404a08:	2958      	cmp	r1, #88	; 0x58
  404a0a:	f200 82de 	bhi.w	404fca <_vfiprintf_r+0x6ae>
  404a0e:	e8df f011 	tbh	[pc, r1, lsl #1]
  404a12:	0221      	.short	0x0221
  404a14:	02dc02dc 	.word	0x02dc02dc
  404a18:	02dc0229 	.word	0x02dc0229
  404a1c:	02dc02dc 	.word	0x02dc02dc
  404a20:	02dc02dc 	.word	0x02dc02dc
  404a24:	028902dc 	.word	0x028902dc
  404a28:	02dc0295 	.word	0x02dc0295
  404a2c:	02bd00a2 	.word	0x02bd00a2
  404a30:	019f02dc 	.word	0x019f02dc
  404a34:	01a401a4 	.word	0x01a401a4
  404a38:	01a401a4 	.word	0x01a401a4
  404a3c:	01a401a4 	.word	0x01a401a4
  404a40:	01a401a4 	.word	0x01a401a4
  404a44:	02dc01a4 	.word	0x02dc01a4
  404a48:	02dc02dc 	.word	0x02dc02dc
  404a4c:	02dc02dc 	.word	0x02dc02dc
  404a50:	02dc02dc 	.word	0x02dc02dc
  404a54:	02dc02dc 	.word	0x02dc02dc
  404a58:	01b202dc 	.word	0x01b202dc
  404a5c:	02dc02dc 	.word	0x02dc02dc
  404a60:	02dc02dc 	.word	0x02dc02dc
  404a64:	02dc02dc 	.word	0x02dc02dc
  404a68:	02dc02dc 	.word	0x02dc02dc
  404a6c:	02dc02dc 	.word	0x02dc02dc
  404a70:	02dc0197 	.word	0x02dc0197
  404a74:	02dc02dc 	.word	0x02dc02dc
  404a78:	02dc02dc 	.word	0x02dc02dc
  404a7c:	02dc019b 	.word	0x02dc019b
  404a80:	025302dc 	.word	0x025302dc
  404a84:	02dc02dc 	.word	0x02dc02dc
  404a88:	02dc02dc 	.word	0x02dc02dc
  404a8c:	02dc02dc 	.word	0x02dc02dc
  404a90:	02dc02dc 	.word	0x02dc02dc
  404a94:	02dc02dc 	.word	0x02dc02dc
  404a98:	021b025a 	.word	0x021b025a
  404a9c:	02dc02dc 	.word	0x02dc02dc
  404aa0:	026e02dc 	.word	0x026e02dc
  404aa4:	02dc021b 	.word	0x02dc021b
  404aa8:	027302dc 	.word	0x027302dc
  404aac:	01f502dc 	.word	0x01f502dc
  404ab0:	02090182 	.word	0x02090182
  404ab4:	02dc02d7 	.word	0x02dc02d7
  404ab8:	02dc029a 	.word	0x02dc029a
  404abc:	02dc00a7 	.word	0x02dc00a7
  404ac0:	022e02dc 	.word	0x022e02dc
  404ac4:	f10a 0a08 	add.w	sl, sl, #8
  404ac8:	9b03      	ldr	r3, [sp, #12]
  404aca:	442b      	add	r3, r5
  404acc:	9303      	str	r3, [sp, #12]
  404ace:	e786      	b.n	4049de <_vfiprintf_r+0xc2>
  404ad0:	4659      	mov	r1, fp
  404ad2:	9806      	ldr	r0, [sp, #24]
  404ad4:	f000 fdac 	bl	405630 <__swsetup_r>
  404ad8:	bb18      	cbnz	r0, 404b22 <_vfiprintf_r+0x206>
  404ada:	f8bb 100c 	ldrh.w	r1, [fp, #12]
  404ade:	f001 031a 	and.w	r3, r1, #26
  404ae2:	2b0a      	cmp	r3, #10
  404ae4:	f47f af4b 	bne.w	40497e <_vfiprintf_r+0x62>
  404ae8:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  404aec:	2b00      	cmp	r3, #0
  404aee:	f6ff af46 	blt.w	40497e <_vfiprintf_r+0x62>
  404af2:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  404af6:	07db      	lsls	r3, r3, #31
  404af8:	d405      	bmi.n	404b06 <_vfiprintf_r+0x1ea>
  404afa:	058f      	lsls	r7, r1, #22
  404afc:	d403      	bmi.n	404b06 <_vfiprintf_r+0x1ea>
  404afe:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  404b02:	f001 fac3 	bl	40608c <__retarget_lock_release_recursive>
  404b06:	462b      	mov	r3, r5
  404b08:	4642      	mov	r2, r8
  404b0a:	4659      	mov	r1, fp
  404b0c:	9806      	ldr	r0, [sp, #24]
  404b0e:	f000 fd4d 	bl	4055ac <__sbprintf>
  404b12:	9003      	str	r0, [sp, #12]
  404b14:	9803      	ldr	r0, [sp, #12]
  404b16:	b02d      	add	sp, #180	; 0xb4
  404b18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404b1c:	f000 fef4 	bl	405908 <__sinit>
  404b20:	e709      	b.n	404936 <_vfiprintf_r+0x1a>
  404b22:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  404b26:	07d9      	lsls	r1, r3, #31
  404b28:	d404      	bmi.n	404b34 <_vfiprintf_r+0x218>
  404b2a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  404b2e:	059a      	lsls	r2, r3, #22
  404b30:	f140 84aa 	bpl.w	405488 <_vfiprintf_r+0xb6c>
  404b34:	f04f 33ff 	mov.w	r3, #4294967295
  404b38:	9303      	str	r3, [sp, #12]
  404b3a:	9803      	ldr	r0, [sp, #12]
  404b3c:	b02d      	add	sp, #180	; 0xb4
  404b3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404b42:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  404b46:	f001 fa9f 	bl	406088 <__retarget_lock_acquire_recursive>
  404b4a:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  404b4e:	b281      	uxth	r1, r0
  404b50:	e6fb      	b.n	40494a <_vfiprintf_r+0x2e>
  404b52:	4276      	negs	r6, r6
  404b54:	9207      	str	r2, [sp, #28]
  404b56:	f043 0304 	orr.w	r3, r3, #4
  404b5a:	f898 2000 	ldrb.w	r2, [r8]
  404b5e:	e74f      	b.n	404a00 <_vfiprintf_r+0xe4>
  404b60:	9608      	str	r6, [sp, #32]
  404b62:	069e      	lsls	r6, r3, #26
  404b64:	f100 8450 	bmi.w	405408 <_vfiprintf_r+0xaec>
  404b68:	9907      	ldr	r1, [sp, #28]
  404b6a:	06dd      	lsls	r5, r3, #27
  404b6c:	460a      	mov	r2, r1
  404b6e:	f100 83ef 	bmi.w	405350 <_vfiprintf_r+0xa34>
  404b72:	0658      	lsls	r0, r3, #25
  404b74:	f140 83ec 	bpl.w	405350 <_vfiprintf_r+0xa34>
  404b78:	880e      	ldrh	r6, [r1, #0]
  404b7a:	3104      	adds	r1, #4
  404b7c:	2700      	movs	r7, #0
  404b7e:	2201      	movs	r2, #1
  404b80:	9107      	str	r1, [sp, #28]
  404b82:	f04f 0100 	mov.w	r1, #0
  404b86:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  404b8a:	2500      	movs	r5, #0
  404b8c:	1c61      	adds	r1, r4, #1
  404b8e:	f000 8116 	beq.w	404dbe <_vfiprintf_r+0x4a2>
  404b92:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  404b96:	9102      	str	r1, [sp, #8]
  404b98:	ea56 0107 	orrs.w	r1, r6, r7
  404b9c:	f040 8114 	bne.w	404dc8 <_vfiprintf_r+0x4ac>
  404ba0:	2c00      	cmp	r4, #0
  404ba2:	f040 835c 	bne.w	40525e <_vfiprintf_r+0x942>
  404ba6:	2a00      	cmp	r2, #0
  404ba8:	f040 83b7 	bne.w	40531a <_vfiprintf_r+0x9fe>
  404bac:	f013 0301 	ands.w	r3, r3, #1
  404bb0:	9305      	str	r3, [sp, #20]
  404bb2:	f000 8457 	beq.w	405464 <_vfiprintf_r+0xb48>
  404bb6:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  404bba:	2330      	movs	r3, #48	; 0x30
  404bbc:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  404bc0:	9b05      	ldr	r3, [sp, #20]
  404bc2:	42a3      	cmp	r3, r4
  404bc4:	bfb8      	it	lt
  404bc6:	4623      	movlt	r3, r4
  404bc8:	9301      	str	r3, [sp, #4]
  404bca:	b10d      	cbz	r5, 404bd0 <_vfiprintf_r+0x2b4>
  404bcc:	3301      	adds	r3, #1
  404bce:	9301      	str	r3, [sp, #4]
  404bd0:	9b02      	ldr	r3, [sp, #8]
  404bd2:	f013 0302 	ands.w	r3, r3, #2
  404bd6:	9309      	str	r3, [sp, #36]	; 0x24
  404bd8:	d002      	beq.n	404be0 <_vfiprintf_r+0x2c4>
  404bda:	9b01      	ldr	r3, [sp, #4]
  404bdc:	3302      	adds	r3, #2
  404bde:	9301      	str	r3, [sp, #4]
  404be0:	9b02      	ldr	r3, [sp, #8]
  404be2:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  404be6:	930a      	str	r3, [sp, #40]	; 0x28
  404be8:	f040 8217 	bne.w	40501a <_vfiprintf_r+0x6fe>
  404bec:	9b08      	ldr	r3, [sp, #32]
  404bee:	9a01      	ldr	r2, [sp, #4]
  404bf0:	1a9d      	subs	r5, r3, r2
  404bf2:	2d00      	cmp	r5, #0
  404bf4:	f340 8211 	ble.w	40501a <_vfiprintf_r+0x6fe>
  404bf8:	2d10      	cmp	r5, #16
  404bfa:	f340 8490 	ble.w	40551e <_vfiprintf_r+0xc02>
  404bfe:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404c00:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404c02:	4ec4      	ldr	r6, [pc, #784]	; (404f14 <_vfiprintf_r+0x5f8>)
  404c04:	46d6      	mov	lr, sl
  404c06:	2710      	movs	r7, #16
  404c08:	46a2      	mov	sl, r4
  404c0a:	4619      	mov	r1, r3
  404c0c:	9c06      	ldr	r4, [sp, #24]
  404c0e:	e007      	b.n	404c20 <_vfiprintf_r+0x304>
  404c10:	f101 0c02 	add.w	ip, r1, #2
  404c14:	f10e 0e08 	add.w	lr, lr, #8
  404c18:	4601      	mov	r1, r0
  404c1a:	3d10      	subs	r5, #16
  404c1c:	2d10      	cmp	r5, #16
  404c1e:	dd11      	ble.n	404c44 <_vfiprintf_r+0x328>
  404c20:	1c48      	adds	r0, r1, #1
  404c22:	3210      	adds	r2, #16
  404c24:	2807      	cmp	r0, #7
  404c26:	9211      	str	r2, [sp, #68]	; 0x44
  404c28:	e88e 00c0 	stmia.w	lr, {r6, r7}
  404c2c:	9010      	str	r0, [sp, #64]	; 0x40
  404c2e:	ddef      	ble.n	404c10 <_vfiprintf_r+0x2f4>
  404c30:	2a00      	cmp	r2, #0
  404c32:	f040 81e4 	bne.w	404ffe <_vfiprintf_r+0x6e2>
  404c36:	3d10      	subs	r5, #16
  404c38:	2d10      	cmp	r5, #16
  404c3a:	4611      	mov	r1, r2
  404c3c:	f04f 0c01 	mov.w	ip, #1
  404c40:	46ce      	mov	lr, r9
  404c42:	dced      	bgt.n	404c20 <_vfiprintf_r+0x304>
  404c44:	4654      	mov	r4, sl
  404c46:	4661      	mov	r1, ip
  404c48:	46f2      	mov	sl, lr
  404c4a:	442a      	add	r2, r5
  404c4c:	2907      	cmp	r1, #7
  404c4e:	9211      	str	r2, [sp, #68]	; 0x44
  404c50:	f8ca 6000 	str.w	r6, [sl]
  404c54:	f8ca 5004 	str.w	r5, [sl, #4]
  404c58:	9110      	str	r1, [sp, #64]	; 0x40
  404c5a:	f300 82ec 	bgt.w	405236 <_vfiprintf_r+0x91a>
  404c5e:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  404c62:	f10a 0a08 	add.w	sl, sl, #8
  404c66:	1c48      	adds	r0, r1, #1
  404c68:	2d00      	cmp	r5, #0
  404c6a:	f040 81de 	bne.w	40502a <_vfiprintf_r+0x70e>
  404c6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404c70:	2b00      	cmp	r3, #0
  404c72:	f000 81f8 	beq.w	405066 <_vfiprintf_r+0x74a>
  404c76:	3202      	adds	r2, #2
  404c78:	a90e      	add	r1, sp, #56	; 0x38
  404c7a:	2302      	movs	r3, #2
  404c7c:	2807      	cmp	r0, #7
  404c7e:	9211      	str	r2, [sp, #68]	; 0x44
  404c80:	9010      	str	r0, [sp, #64]	; 0x40
  404c82:	e88a 000a 	stmia.w	sl, {r1, r3}
  404c86:	f340 81ea 	ble.w	40505e <_vfiprintf_r+0x742>
  404c8a:	2a00      	cmp	r2, #0
  404c8c:	f040 838c 	bne.w	4053a8 <_vfiprintf_r+0xa8c>
  404c90:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404c92:	2b80      	cmp	r3, #128	; 0x80
  404c94:	f04f 0001 	mov.w	r0, #1
  404c98:	4611      	mov	r1, r2
  404c9a:	46ca      	mov	sl, r9
  404c9c:	f040 81e7 	bne.w	40506e <_vfiprintf_r+0x752>
  404ca0:	9b08      	ldr	r3, [sp, #32]
  404ca2:	9d01      	ldr	r5, [sp, #4]
  404ca4:	1b5e      	subs	r6, r3, r5
  404ca6:	2e00      	cmp	r6, #0
  404ca8:	f340 81e1 	ble.w	40506e <_vfiprintf_r+0x752>
  404cac:	2e10      	cmp	r6, #16
  404cae:	4d9a      	ldr	r5, [pc, #616]	; (404f18 <_vfiprintf_r+0x5fc>)
  404cb0:	f340 8450 	ble.w	405554 <_vfiprintf_r+0xc38>
  404cb4:	46d4      	mov	ip, sl
  404cb6:	2710      	movs	r7, #16
  404cb8:	46a2      	mov	sl, r4
  404cba:	9c06      	ldr	r4, [sp, #24]
  404cbc:	e007      	b.n	404cce <_vfiprintf_r+0x3b2>
  404cbe:	f101 0e02 	add.w	lr, r1, #2
  404cc2:	f10c 0c08 	add.w	ip, ip, #8
  404cc6:	4601      	mov	r1, r0
  404cc8:	3e10      	subs	r6, #16
  404cca:	2e10      	cmp	r6, #16
  404ccc:	dd11      	ble.n	404cf2 <_vfiprintf_r+0x3d6>
  404cce:	1c48      	adds	r0, r1, #1
  404cd0:	3210      	adds	r2, #16
  404cd2:	2807      	cmp	r0, #7
  404cd4:	9211      	str	r2, [sp, #68]	; 0x44
  404cd6:	e88c 00a0 	stmia.w	ip, {r5, r7}
  404cda:	9010      	str	r0, [sp, #64]	; 0x40
  404cdc:	ddef      	ble.n	404cbe <_vfiprintf_r+0x3a2>
  404cde:	2a00      	cmp	r2, #0
  404ce0:	f040 829d 	bne.w	40521e <_vfiprintf_r+0x902>
  404ce4:	3e10      	subs	r6, #16
  404ce6:	2e10      	cmp	r6, #16
  404ce8:	f04f 0e01 	mov.w	lr, #1
  404cec:	4611      	mov	r1, r2
  404cee:	46cc      	mov	ip, r9
  404cf0:	dced      	bgt.n	404cce <_vfiprintf_r+0x3b2>
  404cf2:	4654      	mov	r4, sl
  404cf4:	46e2      	mov	sl, ip
  404cf6:	4432      	add	r2, r6
  404cf8:	f1be 0f07 	cmp.w	lr, #7
  404cfc:	9211      	str	r2, [sp, #68]	; 0x44
  404cfe:	e88a 0060 	stmia.w	sl, {r5, r6}
  404d02:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  404d06:	f300 8369 	bgt.w	4053dc <_vfiprintf_r+0xac0>
  404d0a:	f10a 0a08 	add.w	sl, sl, #8
  404d0e:	f10e 0001 	add.w	r0, lr, #1
  404d12:	4671      	mov	r1, lr
  404d14:	e1ab      	b.n	40506e <_vfiprintf_r+0x752>
  404d16:	9608      	str	r6, [sp, #32]
  404d18:	f013 0220 	ands.w	r2, r3, #32
  404d1c:	f040 838c 	bne.w	405438 <_vfiprintf_r+0xb1c>
  404d20:	f013 0110 	ands.w	r1, r3, #16
  404d24:	f040 831a 	bne.w	40535c <_vfiprintf_r+0xa40>
  404d28:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  404d2c:	f000 8316 	beq.w	40535c <_vfiprintf_r+0xa40>
  404d30:	9807      	ldr	r0, [sp, #28]
  404d32:	460a      	mov	r2, r1
  404d34:	4601      	mov	r1, r0
  404d36:	3104      	adds	r1, #4
  404d38:	8806      	ldrh	r6, [r0, #0]
  404d3a:	9107      	str	r1, [sp, #28]
  404d3c:	2700      	movs	r7, #0
  404d3e:	e720      	b.n	404b82 <_vfiprintf_r+0x266>
  404d40:	9608      	str	r6, [sp, #32]
  404d42:	f043 0310 	orr.w	r3, r3, #16
  404d46:	e7e7      	b.n	404d18 <_vfiprintf_r+0x3fc>
  404d48:	9608      	str	r6, [sp, #32]
  404d4a:	f043 0310 	orr.w	r3, r3, #16
  404d4e:	e708      	b.n	404b62 <_vfiprintf_r+0x246>
  404d50:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  404d54:	f898 2000 	ldrb.w	r2, [r8]
  404d58:	e652      	b.n	404a00 <_vfiprintf_r+0xe4>
  404d5a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  404d5e:	2600      	movs	r6, #0
  404d60:	f818 2b01 	ldrb.w	r2, [r8], #1
  404d64:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  404d68:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  404d6c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  404d70:	2909      	cmp	r1, #9
  404d72:	d9f5      	bls.n	404d60 <_vfiprintf_r+0x444>
  404d74:	e646      	b.n	404a04 <_vfiprintf_r+0xe8>
  404d76:	9608      	str	r6, [sp, #32]
  404d78:	2800      	cmp	r0, #0
  404d7a:	f040 8408 	bne.w	40558e <_vfiprintf_r+0xc72>
  404d7e:	f043 0310 	orr.w	r3, r3, #16
  404d82:	069e      	lsls	r6, r3, #26
  404d84:	f100 834c 	bmi.w	405420 <_vfiprintf_r+0xb04>
  404d88:	06dd      	lsls	r5, r3, #27
  404d8a:	f100 82f3 	bmi.w	405374 <_vfiprintf_r+0xa58>
  404d8e:	0658      	lsls	r0, r3, #25
  404d90:	f140 82f0 	bpl.w	405374 <_vfiprintf_r+0xa58>
  404d94:	9d07      	ldr	r5, [sp, #28]
  404d96:	f9b5 6000 	ldrsh.w	r6, [r5]
  404d9a:	462a      	mov	r2, r5
  404d9c:	17f7      	asrs	r7, r6, #31
  404d9e:	3204      	adds	r2, #4
  404da0:	4630      	mov	r0, r6
  404da2:	4639      	mov	r1, r7
  404da4:	9207      	str	r2, [sp, #28]
  404da6:	2800      	cmp	r0, #0
  404da8:	f171 0200 	sbcs.w	r2, r1, #0
  404dac:	f2c0 835d 	blt.w	40546a <_vfiprintf_r+0xb4e>
  404db0:	1c61      	adds	r1, r4, #1
  404db2:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  404db6:	f04f 0201 	mov.w	r2, #1
  404dba:	f47f aeea 	bne.w	404b92 <_vfiprintf_r+0x276>
  404dbe:	ea56 0107 	orrs.w	r1, r6, r7
  404dc2:	f000 824d 	beq.w	405260 <_vfiprintf_r+0x944>
  404dc6:	9302      	str	r3, [sp, #8]
  404dc8:	2a01      	cmp	r2, #1
  404dca:	f000 828c 	beq.w	4052e6 <_vfiprintf_r+0x9ca>
  404dce:	2a02      	cmp	r2, #2
  404dd0:	f040 825c 	bne.w	40528c <_vfiprintf_r+0x970>
  404dd4:	980b      	ldr	r0, [sp, #44]	; 0x2c
  404dd6:	46cb      	mov	fp, r9
  404dd8:	0933      	lsrs	r3, r6, #4
  404dda:	f006 010f 	and.w	r1, r6, #15
  404dde:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  404de2:	093a      	lsrs	r2, r7, #4
  404de4:	461e      	mov	r6, r3
  404de6:	4617      	mov	r7, r2
  404de8:	5c43      	ldrb	r3, [r0, r1]
  404dea:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  404dee:	ea56 0307 	orrs.w	r3, r6, r7
  404df2:	d1f1      	bne.n	404dd8 <_vfiprintf_r+0x4bc>
  404df4:	eba9 030b 	sub.w	r3, r9, fp
  404df8:	9305      	str	r3, [sp, #20]
  404dfa:	e6e1      	b.n	404bc0 <_vfiprintf_r+0x2a4>
  404dfc:	2800      	cmp	r0, #0
  404dfe:	f040 83c0 	bne.w	405582 <_vfiprintf_r+0xc66>
  404e02:	0699      	lsls	r1, r3, #26
  404e04:	f100 8367 	bmi.w	4054d6 <_vfiprintf_r+0xbba>
  404e08:	06da      	lsls	r2, r3, #27
  404e0a:	f100 80f1 	bmi.w	404ff0 <_vfiprintf_r+0x6d4>
  404e0e:	065b      	lsls	r3, r3, #25
  404e10:	f140 80ee 	bpl.w	404ff0 <_vfiprintf_r+0x6d4>
  404e14:	9a07      	ldr	r2, [sp, #28]
  404e16:	6813      	ldr	r3, [r2, #0]
  404e18:	3204      	adds	r2, #4
  404e1a:	9207      	str	r2, [sp, #28]
  404e1c:	f8bd 200c 	ldrh.w	r2, [sp, #12]
  404e20:	801a      	strh	r2, [r3, #0]
  404e22:	e5b8      	b.n	404996 <_vfiprintf_r+0x7a>
  404e24:	9807      	ldr	r0, [sp, #28]
  404e26:	4a3d      	ldr	r2, [pc, #244]	; (404f1c <_vfiprintf_r+0x600>)
  404e28:	9608      	str	r6, [sp, #32]
  404e2a:	920b      	str	r2, [sp, #44]	; 0x2c
  404e2c:	6806      	ldr	r6, [r0, #0]
  404e2e:	2278      	movs	r2, #120	; 0x78
  404e30:	2130      	movs	r1, #48	; 0x30
  404e32:	3004      	adds	r0, #4
  404e34:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  404e38:	f043 0302 	orr.w	r3, r3, #2
  404e3c:	9007      	str	r0, [sp, #28]
  404e3e:	2700      	movs	r7, #0
  404e40:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  404e44:	2202      	movs	r2, #2
  404e46:	e69c      	b.n	404b82 <_vfiprintf_r+0x266>
  404e48:	9608      	str	r6, [sp, #32]
  404e4a:	2800      	cmp	r0, #0
  404e4c:	d099      	beq.n	404d82 <_vfiprintf_r+0x466>
  404e4e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  404e52:	e796      	b.n	404d82 <_vfiprintf_r+0x466>
  404e54:	f898 2000 	ldrb.w	r2, [r8]
  404e58:	2d00      	cmp	r5, #0
  404e5a:	f47f add1 	bne.w	404a00 <_vfiprintf_r+0xe4>
  404e5e:	2001      	movs	r0, #1
  404e60:	2520      	movs	r5, #32
  404e62:	e5cd      	b.n	404a00 <_vfiprintf_r+0xe4>
  404e64:	f043 0301 	orr.w	r3, r3, #1
  404e68:	f898 2000 	ldrb.w	r2, [r8]
  404e6c:	e5c8      	b.n	404a00 <_vfiprintf_r+0xe4>
  404e6e:	9608      	str	r6, [sp, #32]
  404e70:	2800      	cmp	r0, #0
  404e72:	f040 8393 	bne.w	40559c <_vfiprintf_r+0xc80>
  404e76:	4929      	ldr	r1, [pc, #164]	; (404f1c <_vfiprintf_r+0x600>)
  404e78:	910b      	str	r1, [sp, #44]	; 0x2c
  404e7a:	069f      	lsls	r7, r3, #26
  404e7c:	f100 82e8 	bmi.w	405450 <_vfiprintf_r+0xb34>
  404e80:	9807      	ldr	r0, [sp, #28]
  404e82:	06de      	lsls	r6, r3, #27
  404e84:	4601      	mov	r1, r0
  404e86:	f100 8270 	bmi.w	40536a <_vfiprintf_r+0xa4e>
  404e8a:	065d      	lsls	r5, r3, #25
  404e8c:	f140 826d 	bpl.w	40536a <_vfiprintf_r+0xa4e>
  404e90:	3104      	adds	r1, #4
  404e92:	8806      	ldrh	r6, [r0, #0]
  404e94:	9107      	str	r1, [sp, #28]
  404e96:	2700      	movs	r7, #0
  404e98:	07d8      	lsls	r0, r3, #31
  404e9a:	f140 8222 	bpl.w	4052e2 <_vfiprintf_r+0x9c6>
  404e9e:	ea56 0107 	orrs.w	r1, r6, r7
  404ea2:	f000 821e 	beq.w	4052e2 <_vfiprintf_r+0x9c6>
  404ea6:	2130      	movs	r1, #48	; 0x30
  404ea8:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  404eac:	f043 0302 	orr.w	r3, r3, #2
  404eb0:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  404eb4:	2202      	movs	r2, #2
  404eb6:	e664      	b.n	404b82 <_vfiprintf_r+0x266>
  404eb8:	9608      	str	r6, [sp, #32]
  404eba:	2800      	cmp	r0, #0
  404ebc:	f040 836b 	bne.w	405596 <_vfiprintf_r+0xc7a>
  404ec0:	4917      	ldr	r1, [pc, #92]	; (404f20 <_vfiprintf_r+0x604>)
  404ec2:	910b      	str	r1, [sp, #44]	; 0x2c
  404ec4:	e7d9      	b.n	404e7a <_vfiprintf_r+0x55e>
  404ec6:	9907      	ldr	r1, [sp, #28]
  404ec8:	9608      	str	r6, [sp, #32]
  404eca:	680a      	ldr	r2, [r1, #0]
  404ecc:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  404ed0:	f04f 0000 	mov.w	r0, #0
  404ed4:	460a      	mov	r2, r1
  404ed6:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  404eda:	3204      	adds	r2, #4
  404edc:	2001      	movs	r0, #1
  404ede:	9001      	str	r0, [sp, #4]
  404ee0:	9207      	str	r2, [sp, #28]
  404ee2:	9005      	str	r0, [sp, #20]
  404ee4:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  404ee8:	9302      	str	r3, [sp, #8]
  404eea:	2400      	movs	r4, #0
  404eec:	e670      	b.n	404bd0 <_vfiprintf_r+0x2b4>
  404eee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404ef2:	f898 2000 	ldrb.w	r2, [r8]
  404ef6:	e583      	b.n	404a00 <_vfiprintf_r+0xe4>
  404ef8:	f898 2000 	ldrb.w	r2, [r8]
  404efc:	2a6c      	cmp	r2, #108	; 0x6c
  404efe:	bf03      	ittte	eq
  404f00:	f898 2001 	ldrbeq.w	r2, [r8, #1]
  404f04:	f043 0320 	orreq.w	r3, r3, #32
  404f08:	f108 0801 	addeq.w	r8, r8, #1
  404f0c:	f043 0310 	orrne.w	r3, r3, #16
  404f10:	e576      	b.n	404a00 <_vfiprintf_r+0xe4>
  404f12:	bf00      	nop
  404f14:	00406e88 	.word	0x00406e88
  404f18:	00406e98 	.word	0x00406e98
  404f1c:	00406e6c 	.word	0x00406e6c
  404f20:	00406e58 	.word	0x00406e58
  404f24:	9907      	ldr	r1, [sp, #28]
  404f26:	680e      	ldr	r6, [r1, #0]
  404f28:	460a      	mov	r2, r1
  404f2a:	2e00      	cmp	r6, #0
  404f2c:	f102 0204 	add.w	r2, r2, #4
  404f30:	f6ff ae0f 	blt.w	404b52 <_vfiprintf_r+0x236>
  404f34:	9207      	str	r2, [sp, #28]
  404f36:	f898 2000 	ldrb.w	r2, [r8]
  404f3a:	e561      	b.n	404a00 <_vfiprintf_r+0xe4>
  404f3c:	f898 2000 	ldrb.w	r2, [r8]
  404f40:	2001      	movs	r0, #1
  404f42:	252b      	movs	r5, #43	; 0x2b
  404f44:	e55c      	b.n	404a00 <_vfiprintf_r+0xe4>
  404f46:	9907      	ldr	r1, [sp, #28]
  404f48:	9608      	str	r6, [sp, #32]
  404f4a:	f8d1 b000 	ldr.w	fp, [r1]
  404f4e:	f04f 0200 	mov.w	r2, #0
  404f52:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  404f56:	1d0e      	adds	r6, r1, #4
  404f58:	f1bb 0f00 	cmp.w	fp, #0
  404f5c:	f000 82e5 	beq.w	40552a <_vfiprintf_r+0xc0e>
  404f60:	1c67      	adds	r7, r4, #1
  404f62:	f000 82c4 	beq.w	4054ee <_vfiprintf_r+0xbd2>
  404f66:	4622      	mov	r2, r4
  404f68:	2100      	movs	r1, #0
  404f6a:	4658      	mov	r0, fp
  404f6c:	9301      	str	r3, [sp, #4]
  404f6e:	f001 f91f 	bl	4061b0 <memchr>
  404f72:	9b01      	ldr	r3, [sp, #4]
  404f74:	2800      	cmp	r0, #0
  404f76:	f000 82e5 	beq.w	405544 <_vfiprintf_r+0xc28>
  404f7a:	eba0 020b 	sub.w	r2, r0, fp
  404f7e:	9205      	str	r2, [sp, #20]
  404f80:	9607      	str	r6, [sp, #28]
  404f82:	9302      	str	r3, [sp, #8]
  404f84:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  404f88:	2400      	movs	r4, #0
  404f8a:	e619      	b.n	404bc0 <_vfiprintf_r+0x2a4>
  404f8c:	f898 2000 	ldrb.w	r2, [r8]
  404f90:	2a2a      	cmp	r2, #42	; 0x2a
  404f92:	f108 0701 	add.w	r7, r8, #1
  404f96:	f000 82e9 	beq.w	40556c <_vfiprintf_r+0xc50>
  404f9a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  404f9e:	2909      	cmp	r1, #9
  404fa0:	46b8      	mov	r8, r7
  404fa2:	f04f 0400 	mov.w	r4, #0
  404fa6:	f63f ad2d 	bhi.w	404a04 <_vfiprintf_r+0xe8>
  404faa:	f818 2b01 	ldrb.w	r2, [r8], #1
  404fae:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  404fb2:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  404fb6:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  404fba:	2909      	cmp	r1, #9
  404fbc:	d9f5      	bls.n	404faa <_vfiprintf_r+0x68e>
  404fbe:	e521      	b.n	404a04 <_vfiprintf_r+0xe8>
  404fc0:	f043 0320 	orr.w	r3, r3, #32
  404fc4:	f898 2000 	ldrb.w	r2, [r8]
  404fc8:	e51a      	b.n	404a00 <_vfiprintf_r+0xe4>
  404fca:	9608      	str	r6, [sp, #32]
  404fcc:	2800      	cmp	r0, #0
  404fce:	f040 82db 	bne.w	405588 <_vfiprintf_r+0xc6c>
  404fd2:	2a00      	cmp	r2, #0
  404fd4:	f000 80e7 	beq.w	4051a6 <_vfiprintf_r+0x88a>
  404fd8:	2101      	movs	r1, #1
  404fda:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  404fde:	f04f 0200 	mov.w	r2, #0
  404fe2:	9101      	str	r1, [sp, #4]
  404fe4:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  404fe8:	9105      	str	r1, [sp, #20]
  404fea:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  404fee:	e77b      	b.n	404ee8 <_vfiprintf_r+0x5cc>
  404ff0:	9a07      	ldr	r2, [sp, #28]
  404ff2:	6813      	ldr	r3, [r2, #0]
  404ff4:	3204      	adds	r2, #4
  404ff6:	9207      	str	r2, [sp, #28]
  404ff8:	9a03      	ldr	r2, [sp, #12]
  404ffa:	601a      	str	r2, [r3, #0]
  404ffc:	e4cb      	b.n	404996 <_vfiprintf_r+0x7a>
  404ffe:	aa0f      	add	r2, sp, #60	; 0x3c
  405000:	9904      	ldr	r1, [sp, #16]
  405002:	4620      	mov	r0, r4
  405004:	f7ff fc4a 	bl	40489c <__sprint_r.part.0>
  405008:	2800      	cmp	r0, #0
  40500a:	f040 8139 	bne.w	405280 <_vfiprintf_r+0x964>
  40500e:	9910      	ldr	r1, [sp, #64]	; 0x40
  405010:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405012:	f101 0c01 	add.w	ip, r1, #1
  405016:	46ce      	mov	lr, r9
  405018:	e5ff      	b.n	404c1a <_vfiprintf_r+0x2fe>
  40501a:	9910      	ldr	r1, [sp, #64]	; 0x40
  40501c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40501e:	1c48      	adds	r0, r1, #1
  405020:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  405024:	2d00      	cmp	r5, #0
  405026:	f43f ae22 	beq.w	404c6e <_vfiprintf_r+0x352>
  40502a:	3201      	adds	r2, #1
  40502c:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  405030:	2101      	movs	r1, #1
  405032:	2807      	cmp	r0, #7
  405034:	9211      	str	r2, [sp, #68]	; 0x44
  405036:	9010      	str	r0, [sp, #64]	; 0x40
  405038:	f8ca 5000 	str.w	r5, [sl]
  40503c:	f8ca 1004 	str.w	r1, [sl, #4]
  405040:	f340 8108 	ble.w	405254 <_vfiprintf_r+0x938>
  405044:	2a00      	cmp	r2, #0
  405046:	f040 81bc 	bne.w	4053c2 <_vfiprintf_r+0xaa6>
  40504a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40504c:	2b00      	cmp	r3, #0
  40504e:	f43f ae1f 	beq.w	404c90 <_vfiprintf_r+0x374>
  405052:	ab0e      	add	r3, sp, #56	; 0x38
  405054:	2202      	movs	r2, #2
  405056:	4608      	mov	r0, r1
  405058:	931c      	str	r3, [sp, #112]	; 0x70
  40505a:	921d      	str	r2, [sp, #116]	; 0x74
  40505c:	46ca      	mov	sl, r9
  40505e:	4601      	mov	r1, r0
  405060:	f10a 0a08 	add.w	sl, sl, #8
  405064:	3001      	adds	r0, #1
  405066:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405068:	2b80      	cmp	r3, #128	; 0x80
  40506a:	f43f ae19 	beq.w	404ca0 <_vfiprintf_r+0x384>
  40506e:	9b05      	ldr	r3, [sp, #20]
  405070:	1ae4      	subs	r4, r4, r3
  405072:	2c00      	cmp	r4, #0
  405074:	dd2e      	ble.n	4050d4 <_vfiprintf_r+0x7b8>
  405076:	2c10      	cmp	r4, #16
  405078:	4db3      	ldr	r5, [pc, #716]	; (405348 <_vfiprintf_r+0xa2c>)
  40507a:	dd1e      	ble.n	4050ba <_vfiprintf_r+0x79e>
  40507c:	46d6      	mov	lr, sl
  40507e:	2610      	movs	r6, #16
  405080:	9f06      	ldr	r7, [sp, #24]
  405082:	f8dd a010 	ldr.w	sl, [sp, #16]
  405086:	e006      	b.n	405096 <_vfiprintf_r+0x77a>
  405088:	1c88      	adds	r0, r1, #2
  40508a:	f10e 0e08 	add.w	lr, lr, #8
  40508e:	4619      	mov	r1, r3
  405090:	3c10      	subs	r4, #16
  405092:	2c10      	cmp	r4, #16
  405094:	dd10      	ble.n	4050b8 <_vfiprintf_r+0x79c>
  405096:	1c4b      	adds	r3, r1, #1
  405098:	3210      	adds	r2, #16
  40509a:	2b07      	cmp	r3, #7
  40509c:	9211      	str	r2, [sp, #68]	; 0x44
  40509e:	e88e 0060 	stmia.w	lr, {r5, r6}
  4050a2:	9310      	str	r3, [sp, #64]	; 0x40
  4050a4:	ddf0      	ble.n	405088 <_vfiprintf_r+0x76c>
  4050a6:	2a00      	cmp	r2, #0
  4050a8:	d165      	bne.n	405176 <_vfiprintf_r+0x85a>
  4050aa:	3c10      	subs	r4, #16
  4050ac:	2c10      	cmp	r4, #16
  4050ae:	f04f 0001 	mov.w	r0, #1
  4050b2:	4611      	mov	r1, r2
  4050b4:	46ce      	mov	lr, r9
  4050b6:	dcee      	bgt.n	405096 <_vfiprintf_r+0x77a>
  4050b8:	46f2      	mov	sl, lr
  4050ba:	4422      	add	r2, r4
  4050bc:	2807      	cmp	r0, #7
  4050be:	9211      	str	r2, [sp, #68]	; 0x44
  4050c0:	f8ca 5000 	str.w	r5, [sl]
  4050c4:	f8ca 4004 	str.w	r4, [sl, #4]
  4050c8:	9010      	str	r0, [sp, #64]	; 0x40
  4050ca:	f300 8085 	bgt.w	4051d8 <_vfiprintf_r+0x8bc>
  4050ce:	f10a 0a08 	add.w	sl, sl, #8
  4050d2:	3001      	adds	r0, #1
  4050d4:	9905      	ldr	r1, [sp, #20]
  4050d6:	f8ca b000 	str.w	fp, [sl]
  4050da:	440a      	add	r2, r1
  4050dc:	2807      	cmp	r0, #7
  4050de:	9211      	str	r2, [sp, #68]	; 0x44
  4050e0:	f8ca 1004 	str.w	r1, [sl, #4]
  4050e4:	9010      	str	r0, [sp, #64]	; 0x40
  4050e6:	f340 8082 	ble.w	4051ee <_vfiprintf_r+0x8d2>
  4050ea:	2a00      	cmp	r2, #0
  4050ec:	f040 8118 	bne.w	405320 <_vfiprintf_r+0xa04>
  4050f0:	9b02      	ldr	r3, [sp, #8]
  4050f2:	9210      	str	r2, [sp, #64]	; 0x40
  4050f4:	0758      	lsls	r0, r3, #29
  4050f6:	d535      	bpl.n	405164 <_vfiprintf_r+0x848>
  4050f8:	9b08      	ldr	r3, [sp, #32]
  4050fa:	9901      	ldr	r1, [sp, #4]
  4050fc:	1a5c      	subs	r4, r3, r1
  4050fe:	2c00      	cmp	r4, #0
  405100:	f340 80e7 	ble.w	4052d2 <_vfiprintf_r+0x9b6>
  405104:	46ca      	mov	sl, r9
  405106:	2c10      	cmp	r4, #16
  405108:	f340 8218 	ble.w	40553c <_vfiprintf_r+0xc20>
  40510c:	9910      	ldr	r1, [sp, #64]	; 0x40
  40510e:	4e8f      	ldr	r6, [pc, #572]	; (40534c <_vfiprintf_r+0xa30>)
  405110:	9f06      	ldr	r7, [sp, #24]
  405112:	f8dd b010 	ldr.w	fp, [sp, #16]
  405116:	2510      	movs	r5, #16
  405118:	e006      	b.n	405128 <_vfiprintf_r+0x80c>
  40511a:	1c88      	adds	r0, r1, #2
  40511c:	f10a 0a08 	add.w	sl, sl, #8
  405120:	4619      	mov	r1, r3
  405122:	3c10      	subs	r4, #16
  405124:	2c10      	cmp	r4, #16
  405126:	dd11      	ble.n	40514c <_vfiprintf_r+0x830>
  405128:	1c4b      	adds	r3, r1, #1
  40512a:	3210      	adds	r2, #16
  40512c:	2b07      	cmp	r3, #7
  40512e:	9211      	str	r2, [sp, #68]	; 0x44
  405130:	f8ca 6000 	str.w	r6, [sl]
  405134:	f8ca 5004 	str.w	r5, [sl, #4]
  405138:	9310      	str	r3, [sp, #64]	; 0x40
  40513a:	ddee      	ble.n	40511a <_vfiprintf_r+0x7fe>
  40513c:	bb42      	cbnz	r2, 405190 <_vfiprintf_r+0x874>
  40513e:	3c10      	subs	r4, #16
  405140:	2c10      	cmp	r4, #16
  405142:	f04f 0001 	mov.w	r0, #1
  405146:	4611      	mov	r1, r2
  405148:	46ca      	mov	sl, r9
  40514a:	dced      	bgt.n	405128 <_vfiprintf_r+0x80c>
  40514c:	4422      	add	r2, r4
  40514e:	2807      	cmp	r0, #7
  405150:	9211      	str	r2, [sp, #68]	; 0x44
  405152:	f8ca 6000 	str.w	r6, [sl]
  405156:	f8ca 4004 	str.w	r4, [sl, #4]
  40515a:	9010      	str	r0, [sp, #64]	; 0x40
  40515c:	dd51      	ble.n	405202 <_vfiprintf_r+0x8e6>
  40515e:	2a00      	cmp	r2, #0
  405160:	f040 819b 	bne.w	40549a <_vfiprintf_r+0xb7e>
  405164:	9b03      	ldr	r3, [sp, #12]
  405166:	9a08      	ldr	r2, [sp, #32]
  405168:	9901      	ldr	r1, [sp, #4]
  40516a:	428a      	cmp	r2, r1
  40516c:	bfac      	ite	ge
  40516e:	189b      	addge	r3, r3, r2
  405170:	185b      	addlt	r3, r3, r1
  405172:	9303      	str	r3, [sp, #12]
  405174:	e04e      	b.n	405214 <_vfiprintf_r+0x8f8>
  405176:	aa0f      	add	r2, sp, #60	; 0x3c
  405178:	4651      	mov	r1, sl
  40517a:	4638      	mov	r0, r7
  40517c:	f7ff fb8e 	bl	40489c <__sprint_r.part.0>
  405180:	2800      	cmp	r0, #0
  405182:	f040 813f 	bne.w	405404 <_vfiprintf_r+0xae8>
  405186:	9910      	ldr	r1, [sp, #64]	; 0x40
  405188:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40518a:	1c48      	adds	r0, r1, #1
  40518c:	46ce      	mov	lr, r9
  40518e:	e77f      	b.n	405090 <_vfiprintf_r+0x774>
  405190:	aa0f      	add	r2, sp, #60	; 0x3c
  405192:	4659      	mov	r1, fp
  405194:	4638      	mov	r0, r7
  405196:	f7ff fb81 	bl	40489c <__sprint_r.part.0>
  40519a:	b960      	cbnz	r0, 4051b6 <_vfiprintf_r+0x89a>
  40519c:	9910      	ldr	r1, [sp, #64]	; 0x40
  40519e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4051a0:	1c48      	adds	r0, r1, #1
  4051a2:	46ca      	mov	sl, r9
  4051a4:	e7bd      	b.n	405122 <_vfiprintf_r+0x806>
  4051a6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4051a8:	f8dd b010 	ldr.w	fp, [sp, #16]
  4051ac:	2b00      	cmp	r3, #0
  4051ae:	f040 81d4 	bne.w	40555a <_vfiprintf_r+0xc3e>
  4051b2:	2300      	movs	r3, #0
  4051b4:	9310      	str	r3, [sp, #64]	; 0x40
  4051b6:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4051ba:	f013 0f01 	tst.w	r3, #1
  4051be:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  4051c2:	d102      	bne.n	4051ca <_vfiprintf_r+0x8ae>
  4051c4:	059a      	lsls	r2, r3, #22
  4051c6:	f140 80de 	bpl.w	405386 <_vfiprintf_r+0xa6a>
  4051ca:	065b      	lsls	r3, r3, #25
  4051cc:	f53f acb2 	bmi.w	404b34 <_vfiprintf_r+0x218>
  4051d0:	9803      	ldr	r0, [sp, #12]
  4051d2:	b02d      	add	sp, #180	; 0xb4
  4051d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4051d8:	2a00      	cmp	r2, #0
  4051da:	f040 8106 	bne.w	4053ea <_vfiprintf_r+0xace>
  4051de:	9a05      	ldr	r2, [sp, #20]
  4051e0:	921d      	str	r2, [sp, #116]	; 0x74
  4051e2:	2301      	movs	r3, #1
  4051e4:	9211      	str	r2, [sp, #68]	; 0x44
  4051e6:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
  4051ea:	9310      	str	r3, [sp, #64]	; 0x40
  4051ec:	46ca      	mov	sl, r9
  4051ee:	f10a 0a08 	add.w	sl, sl, #8
  4051f2:	9b02      	ldr	r3, [sp, #8]
  4051f4:	0759      	lsls	r1, r3, #29
  4051f6:	d504      	bpl.n	405202 <_vfiprintf_r+0x8e6>
  4051f8:	9b08      	ldr	r3, [sp, #32]
  4051fa:	9901      	ldr	r1, [sp, #4]
  4051fc:	1a5c      	subs	r4, r3, r1
  4051fe:	2c00      	cmp	r4, #0
  405200:	dc81      	bgt.n	405106 <_vfiprintf_r+0x7ea>
  405202:	9b03      	ldr	r3, [sp, #12]
  405204:	9908      	ldr	r1, [sp, #32]
  405206:	9801      	ldr	r0, [sp, #4]
  405208:	4281      	cmp	r1, r0
  40520a:	bfac      	ite	ge
  40520c:	185b      	addge	r3, r3, r1
  40520e:	181b      	addlt	r3, r3, r0
  405210:	9303      	str	r3, [sp, #12]
  405212:	bb72      	cbnz	r2, 405272 <_vfiprintf_r+0x956>
  405214:	2300      	movs	r3, #0
  405216:	9310      	str	r3, [sp, #64]	; 0x40
  405218:	46ca      	mov	sl, r9
  40521a:	f7ff bbbc 	b.w	404996 <_vfiprintf_r+0x7a>
  40521e:	aa0f      	add	r2, sp, #60	; 0x3c
  405220:	9904      	ldr	r1, [sp, #16]
  405222:	4620      	mov	r0, r4
  405224:	f7ff fb3a 	bl	40489c <__sprint_r.part.0>
  405228:	bb50      	cbnz	r0, 405280 <_vfiprintf_r+0x964>
  40522a:	9910      	ldr	r1, [sp, #64]	; 0x40
  40522c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40522e:	f101 0e01 	add.w	lr, r1, #1
  405232:	46cc      	mov	ip, r9
  405234:	e548      	b.n	404cc8 <_vfiprintf_r+0x3ac>
  405236:	2a00      	cmp	r2, #0
  405238:	f040 8140 	bne.w	4054bc <_vfiprintf_r+0xba0>
  40523c:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  405240:	2900      	cmp	r1, #0
  405242:	f000 811b 	beq.w	40547c <_vfiprintf_r+0xb60>
  405246:	2201      	movs	r2, #1
  405248:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  40524c:	4610      	mov	r0, r2
  40524e:	921d      	str	r2, [sp, #116]	; 0x74
  405250:	911c      	str	r1, [sp, #112]	; 0x70
  405252:	46ca      	mov	sl, r9
  405254:	4601      	mov	r1, r0
  405256:	f10a 0a08 	add.w	sl, sl, #8
  40525a:	3001      	adds	r0, #1
  40525c:	e507      	b.n	404c6e <_vfiprintf_r+0x352>
  40525e:	9b02      	ldr	r3, [sp, #8]
  405260:	2a01      	cmp	r2, #1
  405262:	f000 8098 	beq.w	405396 <_vfiprintf_r+0xa7a>
  405266:	2a02      	cmp	r2, #2
  405268:	d10d      	bne.n	405286 <_vfiprintf_r+0x96a>
  40526a:	9302      	str	r3, [sp, #8]
  40526c:	2600      	movs	r6, #0
  40526e:	2700      	movs	r7, #0
  405270:	e5b0      	b.n	404dd4 <_vfiprintf_r+0x4b8>
  405272:	aa0f      	add	r2, sp, #60	; 0x3c
  405274:	9904      	ldr	r1, [sp, #16]
  405276:	9806      	ldr	r0, [sp, #24]
  405278:	f7ff fb10 	bl	40489c <__sprint_r.part.0>
  40527c:	2800      	cmp	r0, #0
  40527e:	d0c9      	beq.n	405214 <_vfiprintf_r+0x8f8>
  405280:	f8dd b010 	ldr.w	fp, [sp, #16]
  405284:	e797      	b.n	4051b6 <_vfiprintf_r+0x89a>
  405286:	9302      	str	r3, [sp, #8]
  405288:	2600      	movs	r6, #0
  40528a:	2700      	movs	r7, #0
  40528c:	4649      	mov	r1, r9
  40528e:	e000      	b.n	405292 <_vfiprintf_r+0x976>
  405290:	4659      	mov	r1, fp
  405292:	08f2      	lsrs	r2, r6, #3
  405294:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  405298:	08f8      	lsrs	r0, r7, #3
  40529a:	f006 0307 	and.w	r3, r6, #7
  40529e:	4607      	mov	r7, r0
  4052a0:	4616      	mov	r6, r2
  4052a2:	3330      	adds	r3, #48	; 0x30
  4052a4:	ea56 0207 	orrs.w	r2, r6, r7
  4052a8:	f801 3c01 	strb.w	r3, [r1, #-1]
  4052ac:	f101 3bff 	add.w	fp, r1, #4294967295
  4052b0:	d1ee      	bne.n	405290 <_vfiprintf_r+0x974>
  4052b2:	9a02      	ldr	r2, [sp, #8]
  4052b4:	07d6      	lsls	r6, r2, #31
  4052b6:	f57f ad9d 	bpl.w	404df4 <_vfiprintf_r+0x4d8>
  4052ba:	2b30      	cmp	r3, #48	; 0x30
  4052bc:	f43f ad9a 	beq.w	404df4 <_vfiprintf_r+0x4d8>
  4052c0:	3902      	subs	r1, #2
  4052c2:	2330      	movs	r3, #48	; 0x30
  4052c4:	f80b 3c01 	strb.w	r3, [fp, #-1]
  4052c8:	eba9 0301 	sub.w	r3, r9, r1
  4052cc:	9305      	str	r3, [sp, #20]
  4052ce:	468b      	mov	fp, r1
  4052d0:	e476      	b.n	404bc0 <_vfiprintf_r+0x2a4>
  4052d2:	9b03      	ldr	r3, [sp, #12]
  4052d4:	9a08      	ldr	r2, [sp, #32]
  4052d6:	428a      	cmp	r2, r1
  4052d8:	bfac      	ite	ge
  4052da:	189b      	addge	r3, r3, r2
  4052dc:	185b      	addlt	r3, r3, r1
  4052de:	9303      	str	r3, [sp, #12]
  4052e0:	e798      	b.n	405214 <_vfiprintf_r+0x8f8>
  4052e2:	2202      	movs	r2, #2
  4052e4:	e44d      	b.n	404b82 <_vfiprintf_r+0x266>
  4052e6:	2f00      	cmp	r7, #0
  4052e8:	bf08      	it	eq
  4052ea:	2e0a      	cmpeq	r6, #10
  4052ec:	d352      	bcc.n	405394 <_vfiprintf_r+0xa78>
  4052ee:	46cb      	mov	fp, r9
  4052f0:	4630      	mov	r0, r6
  4052f2:	4639      	mov	r1, r7
  4052f4:	220a      	movs	r2, #10
  4052f6:	2300      	movs	r3, #0
  4052f8:	f001 fbc6 	bl	406a88 <__aeabi_uldivmod>
  4052fc:	3230      	adds	r2, #48	; 0x30
  4052fe:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  405302:	4630      	mov	r0, r6
  405304:	4639      	mov	r1, r7
  405306:	2300      	movs	r3, #0
  405308:	220a      	movs	r2, #10
  40530a:	f001 fbbd 	bl	406a88 <__aeabi_uldivmod>
  40530e:	4606      	mov	r6, r0
  405310:	460f      	mov	r7, r1
  405312:	ea56 0307 	orrs.w	r3, r6, r7
  405316:	d1eb      	bne.n	4052f0 <_vfiprintf_r+0x9d4>
  405318:	e56c      	b.n	404df4 <_vfiprintf_r+0x4d8>
  40531a:	9405      	str	r4, [sp, #20]
  40531c:	46cb      	mov	fp, r9
  40531e:	e44f      	b.n	404bc0 <_vfiprintf_r+0x2a4>
  405320:	aa0f      	add	r2, sp, #60	; 0x3c
  405322:	9904      	ldr	r1, [sp, #16]
  405324:	9806      	ldr	r0, [sp, #24]
  405326:	f7ff fab9 	bl	40489c <__sprint_r.part.0>
  40532a:	2800      	cmp	r0, #0
  40532c:	d1a8      	bne.n	405280 <_vfiprintf_r+0x964>
  40532e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405330:	46ca      	mov	sl, r9
  405332:	e75e      	b.n	4051f2 <_vfiprintf_r+0x8d6>
  405334:	aa0f      	add	r2, sp, #60	; 0x3c
  405336:	9904      	ldr	r1, [sp, #16]
  405338:	9806      	ldr	r0, [sp, #24]
  40533a:	f7ff faaf 	bl	40489c <__sprint_r.part.0>
  40533e:	2800      	cmp	r0, #0
  405340:	d19e      	bne.n	405280 <_vfiprintf_r+0x964>
  405342:	46ca      	mov	sl, r9
  405344:	f7ff bbc0 	b.w	404ac8 <_vfiprintf_r+0x1ac>
  405348:	00406e98 	.word	0x00406e98
  40534c:	00406e88 	.word	0x00406e88
  405350:	3104      	adds	r1, #4
  405352:	6816      	ldr	r6, [r2, #0]
  405354:	9107      	str	r1, [sp, #28]
  405356:	2201      	movs	r2, #1
  405358:	2700      	movs	r7, #0
  40535a:	e412      	b.n	404b82 <_vfiprintf_r+0x266>
  40535c:	9807      	ldr	r0, [sp, #28]
  40535e:	4601      	mov	r1, r0
  405360:	3104      	adds	r1, #4
  405362:	6806      	ldr	r6, [r0, #0]
  405364:	9107      	str	r1, [sp, #28]
  405366:	2700      	movs	r7, #0
  405368:	e40b      	b.n	404b82 <_vfiprintf_r+0x266>
  40536a:	680e      	ldr	r6, [r1, #0]
  40536c:	3104      	adds	r1, #4
  40536e:	9107      	str	r1, [sp, #28]
  405370:	2700      	movs	r7, #0
  405372:	e591      	b.n	404e98 <_vfiprintf_r+0x57c>
  405374:	9907      	ldr	r1, [sp, #28]
  405376:	680e      	ldr	r6, [r1, #0]
  405378:	460a      	mov	r2, r1
  40537a:	17f7      	asrs	r7, r6, #31
  40537c:	3204      	adds	r2, #4
  40537e:	9207      	str	r2, [sp, #28]
  405380:	4630      	mov	r0, r6
  405382:	4639      	mov	r1, r7
  405384:	e50f      	b.n	404da6 <_vfiprintf_r+0x48a>
  405386:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  40538a:	f000 fe7f 	bl	40608c <__retarget_lock_release_recursive>
  40538e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  405392:	e71a      	b.n	4051ca <_vfiprintf_r+0x8ae>
  405394:	9b02      	ldr	r3, [sp, #8]
  405396:	9302      	str	r3, [sp, #8]
  405398:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  40539c:	3630      	adds	r6, #48	; 0x30
  40539e:	2301      	movs	r3, #1
  4053a0:	f80b 6d41 	strb.w	r6, [fp, #-65]!
  4053a4:	9305      	str	r3, [sp, #20]
  4053a6:	e40b      	b.n	404bc0 <_vfiprintf_r+0x2a4>
  4053a8:	aa0f      	add	r2, sp, #60	; 0x3c
  4053aa:	9904      	ldr	r1, [sp, #16]
  4053ac:	9806      	ldr	r0, [sp, #24]
  4053ae:	f7ff fa75 	bl	40489c <__sprint_r.part.0>
  4053b2:	2800      	cmp	r0, #0
  4053b4:	f47f af64 	bne.w	405280 <_vfiprintf_r+0x964>
  4053b8:	9910      	ldr	r1, [sp, #64]	; 0x40
  4053ba:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4053bc:	1c48      	adds	r0, r1, #1
  4053be:	46ca      	mov	sl, r9
  4053c0:	e651      	b.n	405066 <_vfiprintf_r+0x74a>
  4053c2:	aa0f      	add	r2, sp, #60	; 0x3c
  4053c4:	9904      	ldr	r1, [sp, #16]
  4053c6:	9806      	ldr	r0, [sp, #24]
  4053c8:	f7ff fa68 	bl	40489c <__sprint_r.part.0>
  4053cc:	2800      	cmp	r0, #0
  4053ce:	f47f af57 	bne.w	405280 <_vfiprintf_r+0x964>
  4053d2:	9910      	ldr	r1, [sp, #64]	; 0x40
  4053d4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4053d6:	1c48      	adds	r0, r1, #1
  4053d8:	46ca      	mov	sl, r9
  4053da:	e448      	b.n	404c6e <_vfiprintf_r+0x352>
  4053dc:	2a00      	cmp	r2, #0
  4053de:	f040 8091 	bne.w	405504 <_vfiprintf_r+0xbe8>
  4053e2:	2001      	movs	r0, #1
  4053e4:	4611      	mov	r1, r2
  4053e6:	46ca      	mov	sl, r9
  4053e8:	e641      	b.n	40506e <_vfiprintf_r+0x752>
  4053ea:	aa0f      	add	r2, sp, #60	; 0x3c
  4053ec:	9904      	ldr	r1, [sp, #16]
  4053ee:	9806      	ldr	r0, [sp, #24]
  4053f0:	f7ff fa54 	bl	40489c <__sprint_r.part.0>
  4053f4:	2800      	cmp	r0, #0
  4053f6:	f47f af43 	bne.w	405280 <_vfiprintf_r+0x964>
  4053fa:	9810      	ldr	r0, [sp, #64]	; 0x40
  4053fc:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4053fe:	3001      	adds	r0, #1
  405400:	46ca      	mov	sl, r9
  405402:	e667      	b.n	4050d4 <_vfiprintf_r+0x7b8>
  405404:	46d3      	mov	fp, sl
  405406:	e6d6      	b.n	4051b6 <_vfiprintf_r+0x89a>
  405408:	9e07      	ldr	r6, [sp, #28]
  40540a:	3607      	adds	r6, #7
  40540c:	f026 0207 	bic.w	r2, r6, #7
  405410:	f102 0108 	add.w	r1, r2, #8
  405414:	e9d2 6700 	ldrd	r6, r7, [r2]
  405418:	9107      	str	r1, [sp, #28]
  40541a:	2201      	movs	r2, #1
  40541c:	f7ff bbb1 	b.w	404b82 <_vfiprintf_r+0x266>
  405420:	9e07      	ldr	r6, [sp, #28]
  405422:	3607      	adds	r6, #7
  405424:	f026 0607 	bic.w	r6, r6, #7
  405428:	e9d6 0100 	ldrd	r0, r1, [r6]
  40542c:	f106 0208 	add.w	r2, r6, #8
  405430:	9207      	str	r2, [sp, #28]
  405432:	4606      	mov	r6, r0
  405434:	460f      	mov	r7, r1
  405436:	e4b6      	b.n	404da6 <_vfiprintf_r+0x48a>
  405438:	9e07      	ldr	r6, [sp, #28]
  40543a:	3607      	adds	r6, #7
  40543c:	f026 0207 	bic.w	r2, r6, #7
  405440:	f102 0108 	add.w	r1, r2, #8
  405444:	e9d2 6700 	ldrd	r6, r7, [r2]
  405448:	9107      	str	r1, [sp, #28]
  40544a:	2200      	movs	r2, #0
  40544c:	f7ff bb99 	b.w	404b82 <_vfiprintf_r+0x266>
  405450:	9e07      	ldr	r6, [sp, #28]
  405452:	3607      	adds	r6, #7
  405454:	f026 0107 	bic.w	r1, r6, #7
  405458:	f101 0008 	add.w	r0, r1, #8
  40545c:	9007      	str	r0, [sp, #28]
  40545e:	e9d1 6700 	ldrd	r6, r7, [r1]
  405462:	e519      	b.n	404e98 <_vfiprintf_r+0x57c>
  405464:	46cb      	mov	fp, r9
  405466:	f7ff bbab 	b.w	404bc0 <_vfiprintf_r+0x2a4>
  40546a:	252d      	movs	r5, #45	; 0x2d
  40546c:	4276      	negs	r6, r6
  40546e:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  405472:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405476:	2201      	movs	r2, #1
  405478:	f7ff bb88 	b.w	404b8c <_vfiprintf_r+0x270>
  40547c:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40547e:	b9b3      	cbnz	r3, 4054ae <_vfiprintf_r+0xb92>
  405480:	4611      	mov	r1, r2
  405482:	2001      	movs	r0, #1
  405484:	46ca      	mov	sl, r9
  405486:	e5f2      	b.n	40506e <_vfiprintf_r+0x752>
  405488:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  40548c:	f000 fdfe 	bl	40608c <__retarget_lock_release_recursive>
  405490:	f04f 33ff 	mov.w	r3, #4294967295
  405494:	9303      	str	r3, [sp, #12]
  405496:	f7ff bb50 	b.w	404b3a <_vfiprintf_r+0x21e>
  40549a:	aa0f      	add	r2, sp, #60	; 0x3c
  40549c:	9904      	ldr	r1, [sp, #16]
  40549e:	9806      	ldr	r0, [sp, #24]
  4054a0:	f7ff f9fc 	bl	40489c <__sprint_r.part.0>
  4054a4:	2800      	cmp	r0, #0
  4054a6:	f47f aeeb 	bne.w	405280 <_vfiprintf_r+0x964>
  4054aa:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4054ac:	e6a9      	b.n	405202 <_vfiprintf_r+0x8e6>
  4054ae:	ab0e      	add	r3, sp, #56	; 0x38
  4054b0:	2202      	movs	r2, #2
  4054b2:	931c      	str	r3, [sp, #112]	; 0x70
  4054b4:	921d      	str	r2, [sp, #116]	; 0x74
  4054b6:	2001      	movs	r0, #1
  4054b8:	46ca      	mov	sl, r9
  4054ba:	e5d0      	b.n	40505e <_vfiprintf_r+0x742>
  4054bc:	aa0f      	add	r2, sp, #60	; 0x3c
  4054be:	9904      	ldr	r1, [sp, #16]
  4054c0:	9806      	ldr	r0, [sp, #24]
  4054c2:	f7ff f9eb 	bl	40489c <__sprint_r.part.0>
  4054c6:	2800      	cmp	r0, #0
  4054c8:	f47f aeda 	bne.w	405280 <_vfiprintf_r+0x964>
  4054cc:	9910      	ldr	r1, [sp, #64]	; 0x40
  4054ce:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4054d0:	1c48      	adds	r0, r1, #1
  4054d2:	46ca      	mov	sl, r9
  4054d4:	e5a4      	b.n	405020 <_vfiprintf_r+0x704>
  4054d6:	9a07      	ldr	r2, [sp, #28]
  4054d8:	9903      	ldr	r1, [sp, #12]
  4054da:	6813      	ldr	r3, [r2, #0]
  4054dc:	17cd      	asrs	r5, r1, #31
  4054de:	4608      	mov	r0, r1
  4054e0:	3204      	adds	r2, #4
  4054e2:	4629      	mov	r1, r5
  4054e4:	9207      	str	r2, [sp, #28]
  4054e6:	e9c3 0100 	strd	r0, r1, [r3]
  4054ea:	f7ff ba54 	b.w	404996 <_vfiprintf_r+0x7a>
  4054ee:	4658      	mov	r0, fp
  4054f0:	9607      	str	r6, [sp, #28]
  4054f2:	9302      	str	r3, [sp, #8]
  4054f4:	f7ff f964 	bl	4047c0 <strlen>
  4054f8:	2400      	movs	r4, #0
  4054fa:	9005      	str	r0, [sp, #20]
  4054fc:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  405500:	f7ff bb5e 	b.w	404bc0 <_vfiprintf_r+0x2a4>
  405504:	aa0f      	add	r2, sp, #60	; 0x3c
  405506:	9904      	ldr	r1, [sp, #16]
  405508:	9806      	ldr	r0, [sp, #24]
  40550a:	f7ff f9c7 	bl	40489c <__sprint_r.part.0>
  40550e:	2800      	cmp	r0, #0
  405510:	f47f aeb6 	bne.w	405280 <_vfiprintf_r+0x964>
  405514:	9910      	ldr	r1, [sp, #64]	; 0x40
  405516:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405518:	1c48      	adds	r0, r1, #1
  40551a:	46ca      	mov	sl, r9
  40551c:	e5a7      	b.n	40506e <_vfiprintf_r+0x752>
  40551e:	9910      	ldr	r1, [sp, #64]	; 0x40
  405520:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405522:	4e20      	ldr	r6, [pc, #128]	; (4055a4 <_vfiprintf_r+0xc88>)
  405524:	3101      	adds	r1, #1
  405526:	f7ff bb90 	b.w	404c4a <_vfiprintf_r+0x32e>
  40552a:	2c06      	cmp	r4, #6
  40552c:	bf28      	it	cs
  40552e:	2406      	movcs	r4, #6
  405530:	9405      	str	r4, [sp, #20]
  405532:	9607      	str	r6, [sp, #28]
  405534:	9401      	str	r4, [sp, #4]
  405536:	f8df b070 	ldr.w	fp, [pc, #112]	; 4055a8 <_vfiprintf_r+0xc8c>
  40553a:	e4d5      	b.n	404ee8 <_vfiprintf_r+0x5cc>
  40553c:	9810      	ldr	r0, [sp, #64]	; 0x40
  40553e:	4e19      	ldr	r6, [pc, #100]	; (4055a4 <_vfiprintf_r+0xc88>)
  405540:	3001      	adds	r0, #1
  405542:	e603      	b.n	40514c <_vfiprintf_r+0x830>
  405544:	9405      	str	r4, [sp, #20]
  405546:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  40554a:	9607      	str	r6, [sp, #28]
  40554c:	9302      	str	r3, [sp, #8]
  40554e:	4604      	mov	r4, r0
  405550:	f7ff bb36 	b.w	404bc0 <_vfiprintf_r+0x2a4>
  405554:	4686      	mov	lr, r0
  405556:	f7ff bbce 	b.w	404cf6 <_vfiprintf_r+0x3da>
  40555a:	9806      	ldr	r0, [sp, #24]
  40555c:	aa0f      	add	r2, sp, #60	; 0x3c
  40555e:	4659      	mov	r1, fp
  405560:	f7ff f99c 	bl	40489c <__sprint_r.part.0>
  405564:	2800      	cmp	r0, #0
  405566:	f43f ae24 	beq.w	4051b2 <_vfiprintf_r+0x896>
  40556a:	e624      	b.n	4051b6 <_vfiprintf_r+0x89a>
  40556c:	9907      	ldr	r1, [sp, #28]
  40556e:	f898 2001 	ldrb.w	r2, [r8, #1]
  405572:	680c      	ldr	r4, [r1, #0]
  405574:	3104      	adds	r1, #4
  405576:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  40557a:	46b8      	mov	r8, r7
  40557c:	9107      	str	r1, [sp, #28]
  40557e:	f7ff ba3f 	b.w	404a00 <_vfiprintf_r+0xe4>
  405582:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405586:	e43c      	b.n	404e02 <_vfiprintf_r+0x4e6>
  405588:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40558c:	e521      	b.n	404fd2 <_vfiprintf_r+0x6b6>
  40558e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405592:	f7ff bbf4 	b.w	404d7e <_vfiprintf_r+0x462>
  405596:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40559a:	e491      	b.n	404ec0 <_vfiprintf_r+0x5a4>
  40559c:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4055a0:	e469      	b.n	404e76 <_vfiprintf_r+0x55a>
  4055a2:	bf00      	nop
  4055a4:	00406e88 	.word	0x00406e88
  4055a8:	00406e80 	.word	0x00406e80

004055ac <__sbprintf>:
  4055ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4055b0:	460c      	mov	r4, r1
  4055b2:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  4055b6:	8989      	ldrh	r1, [r1, #12]
  4055b8:	6e66      	ldr	r6, [r4, #100]	; 0x64
  4055ba:	89e5      	ldrh	r5, [r4, #14]
  4055bc:	9619      	str	r6, [sp, #100]	; 0x64
  4055be:	f021 0102 	bic.w	r1, r1, #2
  4055c2:	4606      	mov	r6, r0
  4055c4:	69e0      	ldr	r0, [r4, #28]
  4055c6:	f8ad 100c 	strh.w	r1, [sp, #12]
  4055ca:	4617      	mov	r7, r2
  4055cc:	f44f 6180 	mov.w	r1, #1024	; 0x400
  4055d0:	6a62      	ldr	r2, [r4, #36]	; 0x24
  4055d2:	f8ad 500e 	strh.w	r5, [sp, #14]
  4055d6:	4698      	mov	r8, r3
  4055d8:	ad1a      	add	r5, sp, #104	; 0x68
  4055da:	2300      	movs	r3, #0
  4055dc:	9007      	str	r0, [sp, #28]
  4055de:	a816      	add	r0, sp, #88	; 0x58
  4055e0:	9209      	str	r2, [sp, #36]	; 0x24
  4055e2:	9306      	str	r3, [sp, #24]
  4055e4:	9500      	str	r5, [sp, #0]
  4055e6:	9504      	str	r5, [sp, #16]
  4055e8:	9102      	str	r1, [sp, #8]
  4055ea:	9105      	str	r1, [sp, #20]
  4055ec:	f000 fd48 	bl	406080 <__retarget_lock_init_recursive>
  4055f0:	4643      	mov	r3, r8
  4055f2:	463a      	mov	r2, r7
  4055f4:	4669      	mov	r1, sp
  4055f6:	4630      	mov	r0, r6
  4055f8:	f7ff f990 	bl	40491c <_vfiprintf_r>
  4055fc:	1e05      	subs	r5, r0, #0
  4055fe:	db07      	blt.n	405610 <__sbprintf+0x64>
  405600:	4630      	mov	r0, r6
  405602:	4669      	mov	r1, sp
  405604:	f000 f928 	bl	405858 <_fflush_r>
  405608:	2800      	cmp	r0, #0
  40560a:	bf18      	it	ne
  40560c:	f04f 35ff 	movne.w	r5, #4294967295
  405610:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  405614:	065b      	lsls	r3, r3, #25
  405616:	d503      	bpl.n	405620 <__sbprintf+0x74>
  405618:	89a3      	ldrh	r3, [r4, #12]
  40561a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40561e:	81a3      	strh	r3, [r4, #12]
  405620:	9816      	ldr	r0, [sp, #88]	; 0x58
  405622:	f000 fd2f 	bl	406084 <__retarget_lock_close_recursive>
  405626:	4628      	mov	r0, r5
  405628:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  40562c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00405630 <__swsetup_r>:
  405630:	b538      	push	{r3, r4, r5, lr}
  405632:	4b30      	ldr	r3, [pc, #192]	; (4056f4 <__swsetup_r+0xc4>)
  405634:	681b      	ldr	r3, [r3, #0]
  405636:	4605      	mov	r5, r0
  405638:	460c      	mov	r4, r1
  40563a:	b113      	cbz	r3, 405642 <__swsetup_r+0x12>
  40563c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  40563e:	2a00      	cmp	r2, #0
  405640:	d038      	beq.n	4056b4 <__swsetup_r+0x84>
  405642:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  405646:	b293      	uxth	r3, r2
  405648:	0718      	lsls	r0, r3, #28
  40564a:	d50c      	bpl.n	405666 <__swsetup_r+0x36>
  40564c:	6920      	ldr	r0, [r4, #16]
  40564e:	b1a8      	cbz	r0, 40567c <__swsetup_r+0x4c>
  405650:	f013 0201 	ands.w	r2, r3, #1
  405654:	d01e      	beq.n	405694 <__swsetup_r+0x64>
  405656:	6963      	ldr	r3, [r4, #20]
  405658:	2200      	movs	r2, #0
  40565a:	425b      	negs	r3, r3
  40565c:	61a3      	str	r3, [r4, #24]
  40565e:	60a2      	str	r2, [r4, #8]
  405660:	b1f0      	cbz	r0, 4056a0 <__swsetup_r+0x70>
  405662:	2000      	movs	r0, #0
  405664:	bd38      	pop	{r3, r4, r5, pc}
  405666:	06d9      	lsls	r1, r3, #27
  405668:	d53c      	bpl.n	4056e4 <__swsetup_r+0xb4>
  40566a:	0758      	lsls	r0, r3, #29
  40566c:	d426      	bmi.n	4056bc <__swsetup_r+0x8c>
  40566e:	6920      	ldr	r0, [r4, #16]
  405670:	f042 0308 	orr.w	r3, r2, #8
  405674:	81a3      	strh	r3, [r4, #12]
  405676:	b29b      	uxth	r3, r3
  405678:	2800      	cmp	r0, #0
  40567a:	d1e9      	bne.n	405650 <__swsetup_r+0x20>
  40567c:	f403 7220 	and.w	r2, r3, #640	; 0x280
  405680:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  405684:	d0e4      	beq.n	405650 <__swsetup_r+0x20>
  405686:	4628      	mov	r0, r5
  405688:	4621      	mov	r1, r4
  40568a:	f000 fd2f 	bl	4060ec <__smakebuf_r>
  40568e:	89a3      	ldrh	r3, [r4, #12]
  405690:	6920      	ldr	r0, [r4, #16]
  405692:	e7dd      	b.n	405650 <__swsetup_r+0x20>
  405694:	0799      	lsls	r1, r3, #30
  405696:	bf58      	it	pl
  405698:	6962      	ldrpl	r2, [r4, #20]
  40569a:	60a2      	str	r2, [r4, #8]
  40569c:	2800      	cmp	r0, #0
  40569e:	d1e0      	bne.n	405662 <__swsetup_r+0x32>
  4056a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4056a4:	061a      	lsls	r2, r3, #24
  4056a6:	d5dd      	bpl.n	405664 <__swsetup_r+0x34>
  4056a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4056ac:	81a3      	strh	r3, [r4, #12]
  4056ae:	f04f 30ff 	mov.w	r0, #4294967295
  4056b2:	bd38      	pop	{r3, r4, r5, pc}
  4056b4:	4618      	mov	r0, r3
  4056b6:	f000 f927 	bl	405908 <__sinit>
  4056ba:	e7c2      	b.n	405642 <__swsetup_r+0x12>
  4056bc:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4056be:	b151      	cbz	r1, 4056d6 <__swsetup_r+0xa6>
  4056c0:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4056c4:	4299      	cmp	r1, r3
  4056c6:	d004      	beq.n	4056d2 <__swsetup_r+0xa2>
  4056c8:	4628      	mov	r0, r5
  4056ca:	f000 fa43 	bl	405b54 <_free_r>
  4056ce:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4056d2:	2300      	movs	r3, #0
  4056d4:	6323      	str	r3, [r4, #48]	; 0x30
  4056d6:	2300      	movs	r3, #0
  4056d8:	6920      	ldr	r0, [r4, #16]
  4056da:	6063      	str	r3, [r4, #4]
  4056dc:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  4056e0:	6020      	str	r0, [r4, #0]
  4056e2:	e7c5      	b.n	405670 <__swsetup_r+0x40>
  4056e4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  4056e8:	2309      	movs	r3, #9
  4056ea:	602b      	str	r3, [r5, #0]
  4056ec:	f04f 30ff 	mov.w	r0, #4294967295
  4056f0:	81a2      	strh	r2, [r4, #12]
  4056f2:	bd38      	pop	{r3, r4, r5, pc}
  4056f4:	20400014 	.word	0x20400014

004056f8 <register_fini>:
  4056f8:	4b02      	ldr	r3, [pc, #8]	; (405704 <register_fini+0xc>)
  4056fa:	b113      	cbz	r3, 405702 <register_fini+0xa>
  4056fc:	4802      	ldr	r0, [pc, #8]	; (405708 <register_fini+0x10>)
  4056fe:	f000 b805 	b.w	40570c <atexit>
  405702:	4770      	bx	lr
  405704:	00000000 	.word	0x00000000
  405708:	00405979 	.word	0x00405979

0040570c <atexit>:
  40570c:	2300      	movs	r3, #0
  40570e:	4601      	mov	r1, r0
  405710:	461a      	mov	r2, r3
  405712:	4618      	mov	r0, r3
  405714:	f001 b890 	b.w	406838 <__register_exitproc>

00405718 <__sflush_r>:
  405718:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  40571c:	b29a      	uxth	r2, r3
  40571e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405722:	460d      	mov	r5, r1
  405724:	0711      	lsls	r1, r2, #28
  405726:	4680      	mov	r8, r0
  405728:	d43a      	bmi.n	4057a0 <__sflush_r+0x88>
  40572a:	686a      	ldr	r2, [r5, #4]
  40572c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  405730:	2a00      	cmp	r2, #0
  405732:	81ab      	strh	r3, [r5, #12]
  405734:	dd6f      	ble.n	405816 <__sflush_r+0xfe>
  405736:	6aac      	ldr	r4, [r5, #40]	; 0x28
  405738:	2c00      	cmp	r4, #0
  40573a:	d049      	beq.n	4057d0 <__sflush_r+0xb8>
  40573c:	2200      	movs	r2, #0
  40573e:	b29b      	uxth	r3, r3
  405740:	f8d8 6000 	ldr.w	r6, [r8]
  405744:	f8c8 2000 	str.w	r2, [r8]
  405748:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  40574c:	d067      	beq.n	40581e <__sflush_r+0x106>
  40574e:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  405750:	075f      	lsls	r7, r3, #29
  405752:	d505      	bpl.n	405760 <__sflush_r+0x48>
  405754:	6869      	ldr	r1, [r5, #4]
  405756:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  405758:	1a52      	subs	r2, r2, r1
  40575a:	b10b      	cbz	r3, 405760 <__sflush_r+0x48>
  40575c:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  40575e:	1ad2      	subs	r2, r2, r3
  405760:	2300      	movs	r3, #0
  405762:	69e9      	ldr	r1, [r5, #28]
  405764:	4640      	mov	r0, r8
  405766:	47a0      	blx	r4
  405768:	1c44      	adds	r4, r0, #1
  40576a:	d03c      	beq.n	4057e6 <__sflush_r+0xce>
  40576c:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  405770:	692a      	ldr	r2, [r5, #16]
  405772:	602a      	str	r2, [r5, #0]
  405774:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  405778:	2200      	movs	r2, #0
  40577a:	81ab      	strh	r3, [r5, #12]
  40577c:	04db      	lsls	r3, r3, #19
  40577e:	606a      	str	r2, [r5, #4]
  405780:	d447      	bmi.n	405812 <__sflush_r+0xfa>
  405782:	6b29      	ldr	r1, [r5, #48]	; 0x30
  405784:	f8c8 6000 	str.w	r6, [r8]
  405788:	b311      	cbz	r1, 4057d0 <__sflush_r+0xb8>
  40578a:	f105 0340 	add.w	r3, r5, #64	; 0x40
  40578e:	4299      	cmp	r1, r3
  405790:	d002      	beq.n	405798 <__sflush_r+0x80>
  405792:	4640      	mov	r0, r8
  405794:	f000 f9de 	bl	405b54 <_free_r>
  405798:	2000      	movs	r0, #0
  40579a:	6328      	str	r0, [r5, #48]	; 0x30
  40579c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4057a0:	692e      	ldr	r6, [r5, #16]
  4057a2:	b1ae      	cbz	r6, 4057d0 <__sflush_r+0xb8>
  4057a4:	682c      	ldr	r4, [r5, #0]
  4057a6:	602e      	str	r6, [r5, #0]
  4057a8:	0791      	lsls	r1, r2, #30
  4057aa:	bf0c      	ite	eq
  4057ac:	696b      	ldreq	r3, [r5, #20]
  4057ae:	2300      	movne	r3, #0
  4057b0:	1ba4      	subs	r4, r4, r6
  4057b2:	60ab      	str	r3, [r5, #8]
  4057b4:	e00a      	b.n	4057cc <__sflush_r+0xb4>
  4057b6:	4623      	mov	r3, r4
  4057b8:	4632      	mov	r2, r6
  4057ba:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  4057bc:	69e9      	ldr	r1, [r5, #28]
  4057be:	4640      	mov	r0, r8
  4057c0:	47b8      	blx	r7
  4057c2:	2800      	cmp	r0, #0
  4057c4:	eba4 0400 	sub.w	r4, r4, r0
  4057c8:	4406      	add	r6, r0
  4057ca:	dd04      	ble.n	4057d6 <__sflush_r+0xbe>
  4057cc:	2c00      	cmp	r4, #0
  4057ce:	dcf2      	bgt.n	4057b6 <__sflush_r+0x9e>
  4057d0:	2000      	movs	r0, #0
  4057d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4057d6:	89ab      	ldrh	r3, [r5, #12]
  4057d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4057dc:	81ab      	strh	r3, [r5, #12]
  4057de:	f04f 30ff 	mov.w	r0, #4294967295
  4057e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4057e6:	f8d8 4000 	ldr.w	r4, [r8]
  4057ea:	2c1d      	cmp	r4, #29
  4057ec:	d8f3      	bhi.n	4057d6 <__sflush_r+0xbe>
  4057ee:	4b19      	ldr	r3, [pc, #100]	; (405854 <__sflush_r+0x13c>)
  4057f0:	40e3      	lsrs	r3, r4
  4057f2:	43db      	mvns	r3, r3
  4057f4:	f013 0301 	ands.w	r3, r3, #1
  4057f8:	d1ed      	bne.n	4057d6 <__sflush_r+0xbe>
  4057fa:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  4057fe:	606b      	str	r3, [r5, #4]
  405800:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  405804:	6929      	ldr	r1, [r5, #16]
  405806:	81ab      	strh	r3, [r5, #12]
  405808:	04da      	lsls	r2, r3, #19
  40580a:	6029      	str	r1, [r5, #0]
  40580c:	d5b9      	bpl.n	405782 <__sflush_r+0x6a>
  40580e:	2c00      	cmp	r4, #0
  405810:	d1b7      	bne.n	405782 <__sflush_r+0x6a>
  405812:	6528      	str	r0, [r5, #80]	; 0x50
  405814:	e7b5      	b.n	405782 <__sflush_r+0x6a>
  405816:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  405818:	2a00      	cmp	r2, #0
  40581a:	dc8c      	bgt.n	405736 <__sflush_r+0x1e>
  40581c:	e7d8      	b.n	4057d0 <__sflush_r+0xb8>
  40581e:	2301      	movs	r3, #1
  405820:	69e9      	ldr	r1, [r5, #28]
  405822:	4640      	mov	r0, r8
  405824:	47a0      	blx	r4
  405826:	1c43      	adds	r3, r0, #1
  405828:	4602      	mov	r2, r0
  40582a:	d002      	beq.n	405832 <__sflush_r+0x11a>
  40582c:	89ab      	ldrh	r3, [r5, #12]
  40582e:	6aac      	ldr	r4, [r5, #40]	; 0x28
  405830:	e78e      	b.n	405750 <__sflush_r+0x38>
  405832:	f8d8 3000 	ldr.w	r3, [r8]
  405836:	2b00      	cmp	r3, #0
  405838:	d0f8      	beq.n	40582c <__sflush_r+0x114>
  40583a:	2b1d      	cmp	r3, #29
  40583c:	d001      	beq.n	405842 <__sflush_r+0x12a>
  40583e:	2b16      	cmp	r3, #22
  405840:	d102      	bne.n	405848 <__sflush_r+0x130>
  405842:	f8c8 6000 	str.w	r6, [r8]
  405846:	e7c3      	b.n	4057d0 <__sflush_r+0xb8>
  405848:	89ab      	ldrh	r3, [r5, #12]
  40584a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40584e:	81ab      	strh	r3, [r5, #12]
  405850:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405854:	20400001 	.word	0x20400001

00405858 <_fflush_r>:
  405858:	b538      	push	{r3, r4, r5, lr}
  40585a:	460d      	mov	r5, r1
  40585c:	4604      	mov	r4, r0
  40585e:	b108      	cbz	r0, 405864 <_fflush_r+0xc>
  405860:	6b83      	ldr	r3, [r0, #56]	; 0x38
  405862:	b1bb      	cbz	r3, 405894 <_fflush_r+0x3c>
  405864:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  405868:	b188      	cbz	r0, 40588e <_fflush_r+0x36>
  40586a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  40586c:	07db      	lsls	r3, r3, #31
  40586e:	d401      	bmi.n	405874 <_fflush_r+0x1c>
  405870:	0581      	lsls	r1, r0, #22
  405872:	d517      	bpl.n	4058a4 <_fflush_r+0x4c>
  405874:	4620      	mov	r0, r4
  405876:	4629      	mov	r1, r5
  405878:	f7ff ff4e 	bl	405718 <__sflush_r>
  40587c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  40587e:	07da      	lsls	r2, r3, #31
  405880:	4604      	mov	r4, r0
  405882:	d402      	bmi.n	40588a <_fflush_r+0x32>
  405884:	89ab      	ldrh	r3, [r5, #12]
  405886:	059b      	lsls	r3, r3, #22
  405888:	d507      	bpl.n	40589a <_fflush_r+0x42>
  40588a:	4620      	mov	r0, r4
  40588c:	bd38      	pop	{r3, r4, r5, pc}
  40588e:	4604      	mov	r4, r0
  405890:	4620      	mov	r0, r4
  405892:	bd38      	pop	{r3, r4, r5, pc}
  405894:	f000 f838 	bl	405908 <__sinit>
  405898:	e7e4      	b.n	405864 <_fflush_r+0xc>
  40589a:	6da8      	ldr	r0, [r5, #88]	; 0x58
  40589c:	f000 fbf6 	bl	40608c <__retarget_lock_release_recursive>
  4058a0:	4620      	mov	r0, r4
  4058a2:	bd38      	pop	{r3, r4, r5, pc}
  4058a4:	6da8      	ldr	r0, [r5, #88]	; 0x58
  4058a6:	f000 fbef 	bl	406088 <__retarget_lock_acquire_recursive>
  4058aa:	e7e3      	b.n	405874 <_fflush_r+0x1c>

004058ac <_cleanup_r>:
  4058ac:	4901      	ldr	r1, [pc, #4]	; (4058b4 <_cleanup_r+0x8>)
  4058ae:	f000 bbaf 	b.w	406010 <_fwalk_reent>
  4058b2:	bf00      	nop
  4058b4:	00406921 	.word	0x00406921

004058b8 <std.isra.0>:
  4058b8:	b510      	push	{r4, lr}
  4058ba:	2300      	movs	r3, #0
  4058bc:	4604      	mov	r4, r0
  4058be:	8181      	strh	r1, [r0, #12]
  4058c0:	81c2      	strh	r2, [r0, #14]
  4058c2:	6003      	str	r3, [r0, #0]
  4058c4:	6043      	str	r3, [r0, #4]
  4058c6:	6083      	str	r3, [r0, #8]
  4058c8:	6643      	str	r3, [r0, #100]	; 0x64
  4058ca:	6103      	str	r3, [r0, #16]
  4058cc:	6143      	str	r3, [r0, #20]
  4058ce:	6183      	str	r3, [r0, #24]
  4058d0:	4619      	mov	r1, r3
  4058d2:	2208      	movs	r2, #8
  4058d4:	305c      	adds	r0, #92	; 0x5c
  4058d6:	f7fe fe2f 	bl	404538 <memset>
  4058da:	4807      	ldr	r0, [pc, #28]	; (4058f8 <std.isra.0+0x40>)
  4058dc:	4907      	ldr	r1, [pc, #28]	; (4058fc <std.isra.0+0x44>)
  4058de:	4a08      	ldr	r2, [pc, #32]	; (405900 <std.isra.0+0x48>)
  4058e0:	4b08      	ldr	r3, [pc, #32]	; (405904 <std.isra.0+0x4c>)
  4058e2:	6220      	str	r0, [r4, #32]
  4058e4:	61e4      	str	r4, [r4, #28]
  4058e6:	6261      	str	r1, [r4, #36]	; 0x24
  4058e8:	62a2      	str	r2, [r4, #40]	; 0x28
  4058ea:	62e3      	str	r3, [r4, #44]	; 0x2c
  4058ec:	f104 0058 	add.w	r0, r4, #88	; 0x58
  4058f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4058f4:	f000 bbc4 	b.w	406080 <__retarget_lock_init_recursive>
  4058f8:	00406665 	.word	0x00406665
  4058fc:	00406689 	.word	0x00406689
  405900:	004066c5 	.word	0x004066c5
  405904:	004066e5 	.word	0x004066e5

00405908 <__sinit>:
  405908:	b510      	push	{r4, lr}
  40590a:	4604      	mov	r4, r0
  40590c:	4812      	ldr	r0, [pc, #72]	; (405958 <__sinit+0x50>)
  40590e:	f000 fbbb 	bl	406088 <__retarget_lock_acquire_recursive>
  405912:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  405914:	b9d2      	cbnz	r2, 40594c <__sinit+0x44>
  405916:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  40591a:	4810      	ldr	r0, [pc, #64]	; (40595c <__sinit+0x54>)
  40591c:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  405920:	2103      	movs	r1, #3
  405922:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  405926:	63e0      	str	r0, [r4, #60]	; 0x3c
  405928:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  40592c:	6860      	ldr	r0, [r4, #4]
  40592e:	2104      	movs	r1, #4
  405930:	f7ff ffc2 	bl	4058b8 <std.isra.0>
  405934:	2201      	movs	r2, #1
  405936:	2109      	movs	r1, #9
  405938:	68a0      	ldr	r0, [r4, #8]
  40593a:	f7ff ffbd 	bl	4058b8 <std.isra.0>
  40593e:	2202      	movs	r2, #2
  405940:	2112      	movs	r1, #18
  405942:	68e0      	ldr	r0, [r4, #12]
  405944:	f7ff ffb8 	bl	4058b8 <std.isra.0>
  405948:	2301      	movs	r3, #1
  40594a:	63a3      	str	r3, [r4, #56]	; 0x38
  40594c:	4802      	ldr	r0, [pc, #8]	; (405958 <__sinit+0x50>)
  40594e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  405952:	f000 bb9b 	b.w	40608c <__retarget_lock_release_recursive>
  405956:	bf00      	nop
  405958:	20400cd4 	.word	0x20400cd4
  40595c:	004058ad 	.word	0x004058ad

00405960 <__sfp_lock_acquire>:
  405960:	4801      	ldr	r0, [pc, #4]	; (405968 <__sfp_lock_acquire+0x8>)
  405962:	f000 bb91 	b.w	406088 <__retarget_lock_acquire_recursive>
  405966:	bf00      	nop
  405968:	20400ce8 	.word	0x20400ce8

0040596c <__sfp_lock_release>:
  40596c:	4801      	ldr	r0, [pc, #4]	; (405974 <__sfp_lock_release+0x8>)
  40596e:	f000 bb8d 	b.w	40608c <__retarget_lock_release_recursive>
  405972:	bf00      	nop
  405974:	20400ce8 	.word	0x20400ce8

00405978 <__libc_fini_array>:
  405978:	b538      	push	{r3, r4, r5, lr}
  40597a:	4c0a      	ldr	r4, [pc, #40]	; (4059a4 <__libc_fini_array+0x2c>)
  40597c:	4d0a      	ldr	r5, [pc, #40]	; (4059a8 <__libc_fini_array+0x30>)
  40597e:	1b64      	subs	r4, r4, r5
  405980:	10a4      	asrs	r4, r4, #2
  405982:	d00a      	beq.n	40599a <__libc_fini_array+0x22>
  405984:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  405988:	3b01      	subs	r3, #1
  40598a:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  40598e:	3c01      	subs	r4, #1
  405990:	f855 3904 	ldr.w	r3, [r5], #-4
  405994:	4798      	blx	r3
  405996:	2c00      	cmp	r4, #0
  405998:	d1f9      	bne.n	40598e <__libc_fini_array+0x16>
  40599a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40599e:	f001 bb17 	b.w	406fd0 <_fini>
  4059a2:	bf00      	nop
  4059a4:	00406fe0 	.word	0x00406fe0
  4059a8:	00406fdc 	.word	0x00406fdc

004059ac <__fputwc>:
  4059ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4059b0:	b082      	sub	sp, #8
  4059b2:	4680      	mov	r8, r0
  4059b4:	4689      	mov	r9, r1
  4059b6:	4614      	mov	r4, r2
  4059b8:	f000 fb54 	bl	406064 <__locale_mb_cur_max>
  4059bc:	2801      	cmp	r0, #1
  4059be:	d036      	beq.n	405a2e <__fputwc+0x82>
  4059c0:	464a      	mov	r2, r9
  4059c2:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  4059c6:	a901      	add	r1, sp, #4
  4059c8:	4640      	mov	r0, r8
  4059ca:	f000 fee7 	bl	40679c <_wcrtomb_r>
  4059ce:	1c42      	adds	r2, r0, #1
  4059d0:	4606      	mov	r6, r0
  4059d2:	d025      	beq.n	405a20 <__fputwc+0x74>
  4059d4:	b3a8      	cbz	r0, 405a42 <__fputwc+0x96>
  4059d6:	f89d e004 	ldrb.w	lr, [sp, #4]
  4059da:	2500      	movs	r5, #0
  4059dc:	f10d 0a04 	add.w	sl, sp, #4
  4059e0:	e009      	b.n	4059f6 <__fputwc+0x4a>
  4059e2:	6823      	ldr	r3, [r4, #0]
  4059e4:	1c5a      	adds	r2, r3, #1
  4059e6:	6022      	str	r2, [r4, #0]
  4059e8:	f883 e000 	strb.w	lr, [r3]
  4059ec:	3501      	adds	r5, #1
  4059ee:	42b5      	cmp	r5, r6
  4059f0:	d227      	bcs.n	405a42 <__fputwc+0x96>
  4059f2:	f815 e00a 	ldrb.w	lr, [r5, sl]
  4059f6:	68a3      	ldr	r3, [r4, #8]
  4059f8:	3b01      	subs	r3, #1
  4059fa:	2b00      	cmp	r3, #0
  4059fc:	60a3      	str	r3, [r4, #8]
  4059fe:	daf0      	bge.n	4059e2 <__fputwc+0x36>
  405a00:	69a7      	ldr	r7, [r4, #24]
  405a02:	42bb      	cmp	r3, r7
  405a04:	4671      	mov	r1, lr
  405a06:	4622      	mov	r2, r4
  405a08:	4640      	mov	r0, r8
  405a0a:	db02      	blt.n	405a12 <__fputwc+0x66>
  405a0c:	f1be 0f0a 	cmp.w	lr, #10
  405a10:	d1e7      	bne.n	4059e2 <__fputwc+0x36>
  405a12:	f000 fe6b 	bl	4066ec <__swbuf_r>
  405a16:	1c43      	adds	r3, r0, #1
  405a18:	d1e8      	bne.n	4059ec <__fputwc+0x40>
  405a1a:	b002      	add	sp, #8
  405a1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405a20:	89a3      	ldrh	r3, [r4, #12]
  405a22:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405a26:	81a3      	strh	r3, [r4, #12]
  405a28:	b002      	add	sp, #8
  405a2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405a2e:	f109 33ff 	add.w	r3, r9, #4294967295
  405a32:	2bfe      	cmp	r3, #254	; 0xfe
  405a34:	d8c4      	bhi.n	4059c0 <__fputwc+0x14>
  405a36:	fa5f fe89 	uxtb.w	lr, r9
  405a3a:	4606      	mov	r6, r0
  405a3c:	f88d e004 	strb.w	lr, [sp, #4]
  405a40:	e7cb      	b.n	4059da <__fputwc+0x2e>
  405a42:	4648      	mov	r0, r9
  405a44:	b002      	add	sp, #8
  405a46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405a4a:	bf00      	nop

00405a4c <_fputwc_r>:
  405a4c:	b530      	push	{r4, r5, lr}
  405a4e:	6e53      	ldr	r3, [r2, #100]	; 0x64
  405a50:	f013 0f01 	tst.w	r3, #1
  405a54:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  405a58:	4614      	mov	r4, r2
  405a5a:	b083      	sub	sp, #12
  405a5c:	4605      	mov	r5, r0
  405a5e:	b29a      	uxth	r2, r3
  405a60:	d101      	bne.n	405a66 <_fputwc_r+0x1a>
  405a62:	0590      	lsls	r0, r2, #22
  405a64:	d51c      	bpl.n	405aa0 <_fputwc_r+0x54>
  405a66:	0490      	lsls	r0, r2, #18
  405a68:	d406      	bmi.n	405a78 <_fputwc_r+0x2c>
  405a6a:	6e62      	ldr	r2, [r4, #100]	; 0x64
  405a6c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  405a70:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  405a74:	81a3      	strh	r3, [r4, #12]
  405a76:	6662      	str	r2, [r4, #100]	; 0x64
  405a78:	4628      	mov	r0, r5
  405a7a:	4622      	mov	r2, r4
  405a7c:	f7ff ff96 	bl	4059ac <__fputwc>
  405a80:	6e63      	ldr	r3, [r4, #100]	; 0x64
  405a82:	07da      	lsls	r2, r3, #31
  405a84:	4605      	mov	r5, r0
  405a86:	d402      	bmi.n	405a8e <_fputwc_r+0x42>
  405a88:	89a3      	ldrh	r3, [r4, #12]
  405a8a:	059b      	lsls	r3, r3, #22
  405a8c:	d502      	bpl.n	405a94 <_fputwc_r+0x48>
  405a8e:	4628      	mov	r0, r5
  405a90:	b003      	add	sp, #12
  405a92:	bd30      	pop	{r4, r5, pc}
  405a94:	6da0      	ldr	r0, [r4, #88]	; 0x58
  405a96:	f000 faf9 	bl	40608c <__retarget_lock_release_recursive>
  405a9a:	4628      	mov	r0, r5
  405a9c:	b003      	add	sp, #12
  405a9e:	bd30      	pop	{r4, r5, pc}
  405aa0:	6da0      	ldr	r0, [r4, #88]	; 0x58
  405aa2:	9101      	str	r1, [sp, #4]
  405aa4:	f000 faf0 	bl	406088 <__retarget_lock_acquire_recursive>
  405aa8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405aac:	9901      	ldr	r1, [sp, #4]
  405aae:	b29a      	uxth	r2, r3
  405ab0:	e7d9      	b.n	405a66 <_fputwc_r+0x1a>
  405ab2:	bf00      	nop

00405ab4 <_malloc_trim_r>:
  405ab4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  405ab6:	4f24      	ldr	r7, [pc, #144]	; (405b48 <_malloc_trim_r+0x94>)
  405ab8:	460c      	mov	r4, r1
  405aba:	4606      	mov	r6, r0
  405abc:	f7fe fd8a 	bl	4045d4 <__malloc_lock>
  405ac0:	68bb      	ldr	r3, [r7, #8]
  405ac2:	685d      	ldr	r5, [r3, #4]
  405ac4:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  405ac8:	310f      	adds	r1, #15
  405aca:	f025 0503 	bic.w	r5, r5, #3
  405ace:	4429      	add	r1, r5
  405ad0:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  405ad4:	f021 010f 	bic.w	r1, r1, #15
  405ad8:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  405adc:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  405ae0:	db07      	blt.n	405af2 <_malloc_trim_r+0x3e>
  405ae2:	2100      	movs	r1, #0
  405ae4:	4630      	mov	r0, r6
  405ae6:	f7fe fd81 	bl	4045ec <_sbrk_r>
  405aea:	68bb      	ldr	r3, [r7, #8]
  405aec:	442b      	add	r3, r5
  405aee:	4298      	cmp	r0, r3
  405af0:	d004      	beq.n	405afc <_malloc_trim_r+0x48>
  405af2:	4630      	mov	r0, r6
  405af4:	f7fe fd74 	bl	4045e0 <__malloc_unlock>
  405af8:	2000      	movs	r0, #0
  405afa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405afc:	4261      	negs	r1, r4
  405afe:	4630      	mov	r0, r6
  405b00:	f7fe fd74 	bl	4045ec <_sbrk_r>
  405b04:	3001      	adds	r0, #1
  405b06:	d00d      	beq.n	405b24 <_malloc_trim_r+0x70>
  405b08:	4b10      	ldr	r3, [pc, #64]	; (405b4c <_malloc_trim_r+0x98>)
  405b0a:	68ba      	ldr	r2, [r7, #8]
  405b0c:	6819      	ldr	r1, [r3, #0]
  405b0e:	1b2d      	subs	r5, r5, r4
  405b10:	f045 0501 	orr.w	r5, r5, #1
  405b14:	4630      	mov	r0, r6
  405b16:	1b09      	subs	r1, r1, r4
  405b18:	6055      	str	r5, [r2, #4]
  405b1a:	6019      	str	r1, [r3, #0]
  405b1c:	f7fe fd60 	bl	4045e0 <__malloc_unlock>
  405b20:	2001      	movs	r0, #1
  405b22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405b24:	2100      	movs	r1, #0
  405b26:	4630      	mov	r0, r6
  405b28:	f7fe fd60 	bl	4045ec <_sbrk_r>
  405b2c:	68ba      	ldr	r2, [r7, #8]
  405b2e:	1a83      	subs	r3, r0, r2
  405b30:	2b0f      	cmp	r3, #15
  405b32:	ddde      	ble.n	405af2 <_malloc_trim_r+0x3e>
  405b34:	4c06      	ldr	r4, [pc, #24]	; (405b50 <_malloc_trim_r+0x9c>)
  405b36:	4905      	ldr	r1, [pc, #20]	; (405b4c <_malloc_trim_r+0x98>)
  405b38:	6824      	ldr	r4, [r4, #0]
  405b3a:	f043 0301 	orr.w	r3, r3, #1
  405b3e:	1b00      	subs	r0, r0, r4
  405b40:	6053      	str	r3, [r2, #4]
  405b42:	6008      	str	r0, [r1, #0]
  405b44:	e7d5      	b.n	405af2 <_malloc_trim_r+0x3e>
  405b46:	bf00      	nop
  405b48:	20400440 	.word	0x20400440
  405b4c:	20400ba0 	.word	0x20400ba0
  405b50:	20400848 	.word	0x20400848

00405b54 <_free_r>:
  405b54:	2900      	cmp	r1, #0
  405b56:	d044      	beq.n	405be2 <_free_r+0x8e>
  405b58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405b5c:	460d      	mov	r5, r1
  405b5e:	4680      	mov	r8, r0
  405b60:	f7fe fd38 	bl	4045d4 <__malloc_lock>
  405b64:	f855 7c04 	ldr.w	r7, [r5, #-4]
  405b68:	4969      	ldr	r1, [pc, #420]	; (405d10 <_free_r+0x1bc>)
  405b6a:	f027 0301 	bic.w	r3, r7, #1
  405b6e:	f1a5 0408 	sub.w	r4, r5, #8
  405b72:	18e2      	adds	r2, r4, r3
  405b74:	688e      	ldr	r6, [r1, #8]
  405b76:	6850      	ldr	r0, [r2, #4]
  405b78:	42b2      	cmp	r2, r6
  405b7a:	f020 0003 	bic.w	r0, r0, #3
  405b7e:	d05e      	beq.n	405c3e <_free_r+0xea>
  405b80:	07fe      	lsls	r6, r7, #31
  405b82:	6050      	str	r0, [r2, #4]
  405b84:	d40b      	bmi.n	405b9e <_free_r+0x4a>
  405b86:	f855 7c08 	ldr.w	r7, [r5, #-8]
  405b8a:	1be4      	subs	r4, r4, r7
  405b8c:	f101 0e08 	add.w	lr, r1, #8
  405b90:	68a5      	ldr	r5, [r4, #8]
  405b92:	4575      	cmp	r5, lr
  405b94:	443b      	add	r3, r7
  405b96:	d06d      	beq.n	405c74 <_free_r+0x120>
  405b98:	68e7      	ldr	r7, [r4, #12]
  405b9a:	60ef      	str	r7, [r5, #12]
  405b9c:	60bd      	str	r5, [r7, #8]
  405b9e:	1815      	adds	r5, r2, r0
  405ba0:	686d      	ldr	r5, [r5, #4]
  405ba2:	07ed      	lsls	r5, r5, #31
  405ba4:	d53e      	bpl.n	405c24 <_free_r+0xd0>
  405ba6:	f043 0201 	orr.w	r2, r3, #1
  405baa:	6062      	str	r2, [r4, #4]
  405bac:	50e3      	str	r3, [r4, r3]
  405bae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  405bb2:	d217      	bcs.n	405be4 <_free_r+0x90>
  405bb4:	08db      	lsrs	r3, r3, #3
  405bb6:	1c58      	adds	r0, r3, #1
  405bb8:	109a      	asrs	r2, r3, #2
  405bba:	684d      	ldr	r5, [r1, #4]
  405bbc:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  405bc0:	60a7      	str	r7, [r4, #8]
  405bc2:	2301      	movs	r3, #1
  405bc4:	4093      	lsls	r3, r2
  405bc6:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  405bca:	432b      	orrs	r3, r5
  405bcc:	3a08      	subs	r2, #8
  405bce:	60e2      	str	r2, [r4, #12]
  405bd0:	604b      	str	r3, [r1, #4]
  405bd2:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  405bd6:	60fc      	str	r4, [r7, #12]
  405bd8:	4640      	mov	r0, r8
  405bda:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  405bde:	f7fe bcff 	b.w	4045e0 <__malloc_unlock>
  405be2:	4770      	bx	lr
  405be4:	0a5a      	lsrs	r2, r3, #9
  405be6:	2a04      	cmp	r2, #4
  405be8:	d852      	bhi.n	405c90 <_free_r+0x13c>
  405bea:	099a      	lsrs	r2, r3, #6
  405bec:	f102 0739 	add.w	r7, r2, #57	; 0x39
  405bf0:	00ff      	lsls	r7, r7, #3
  405bf2:	f102 0538 	add.w	r5, r2, #56	; 0x38
  405bf6:	19c8      	adds	r0, r1, r7
  405bf8:	59ca      	ldr	r2, [r1, r7]
  405bfa:	3808      	subs	r0, #8
  405bfc:	4290      	cmp	r0, r2
  405bfe:	d04f      	beq.n	405ca0 <_free_r+0x14c>
  405c00:	6851      	ldr	r1, [r2, #4]
  405c02:	f021 0103 	bic.w	r1, r1, #3
  405c06:	428b      	cmp	r3, r1
  405c08:	d232      	bcs.n	405c70 <_free_r+0x11c>
  405c0a:	6892      	ldr	r2, [r2, #8]
  405c0c:	4290      	cmp	r0, r2
  405c0e:	d1f7      	bne.n	405c00 <_free_r+0xac>
  405c10:	68c3      	ldr	r3, [r0, #12]
  405c12:	60a0      	str	r0, [r4, #8]
  405c14:	60e3      	str	r3, [r4, #12]
  405c16:	609c      	str	r4, [r3, #8]
  405c18:	60c4      	str	r4, [r0, #12]
  405c1a:	4640      	mov	r0, r8
  405c1c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  405c20:	f7fe bcde 	b.w	4045e0 <__malloc_unlock>
  405c24:	6895      	ldr	r5, [r2, #8]
  405c26:	4f3b      	ldr	r7, [pc, #236]	; (405d14 <_free_r+0x1c0>)
  405c28:	42bd      	cmp	r5, r7
  405c2a:	4403      	add	r3, r0
  405c2c:	d040      	beq.n	405cb0 <_free_r+0x15c>
  405c2e:	68d0      	ldr	r0, [r2, #12]
  405c30:	60e8      	str	r0, [r5, #12]
  405c32:	f043 0201 	orr.w	r2, r3, #1
  405c36:	6085      	str	r5, [r0, #8]
  405c38:	6062      	str	r2, [r4, #4]
  405c3a:	50e3      	str	r3, [r4, r3]
  405c3c:	e7b7      	b.n	405bae <_free_r+0x5a>
  405c3e:	07ff      	lsls	r7, r7, #31
  405c40:	4403      	add	r3, r0
  405c42:	d407      	bmi.n	405c54 <_free_r+0x100>
  405c44:	f855 2c08 	ldr.w	r2, [r5, #-8]
  405c48:	1aa4      	subs	r4, r4, r2
  405c4a:	4413      	add	r3, r2
  405c4c:	68a0      	ldr	r0, [r4, #8]
  405c4e:	68e2      	ldr	r2, [r4, #12]
  405c50:	60c2      	str	r2, [r0, #12]
  405c52:	6090      	str	r0, [r2, #8]
  405c54:	4a30      	ldr	r2, [pc, #192]	; (405d18 <_free_r+0x1c4>)
  405c56:	6812      	ldr	r2, [r2, #0]
  405c58:	f043 0001 	orr.w	r0, r3, #1
  405c5c:	4293      	cmp	r3, r2
  405c5e:	6060      	str	r0, [r4, #4]
  405c60:	608c      	str	r4, [r1, #8]
  405c62:	d3b9      	bcc.n	405bd8 <_free_r+0x84>
  405c64:	4b2d      	ldr	r3, [pc, #180]	; (405d1c <_free_r+0x1c8>)
  405c66:	4640      	mov	r0, r8
  405c68:	6819      	ldr	r1, [r3, #0]
  405c6a:	f7ff ff23 	bl	405ab4 <_malloc_trim_r>
  405c6e:	e7b3      	b.n	405bd8 <_free_r+0x84>
  405c70:	4610      	mov	r0, r2
  405c72:	e7cd      	b.n	405c10 <_free_r+0xbc>
  405c74:	1811      	adds	r1, r2, r0
  405c76:	6849      	ldr	r1, [r1, #4]
  405c78:	07c9      	lsls	r1, r1, #31
  405c7a:	d444      	bmi.n	405d06 <_free_r+0x1b2>
  405c7c:	6891      	ldr	r1, [r2, #8]
  405c7e:	68d2      	ldr	r2, [r2, #12]
  405c80:	60ca      	str	r2, [r1, #12]
  405c82:	4403      	add	r3, r0
  405c84:	f043 0001 	orr.w	r0, r3, #1
  405c88:	6091      	str	r1, [r2, #8]
  405c8a:	6060      	str	r0, [r4, #4]
  405c8c:	50e3      	str	r3, [r4, r3]
  405c8e:	e7a3      	b.n	405bd8 <_free_r+0x84>
  405c90:	2a14      	cmp	r2, #20
  405c92:	d816      	bhi.n	405cc2 <_free_r+0x16e>
  405c94:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  405c98:	00ff      	lsls	r7, r7, #3
  405c9a:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  405c9e:	e7aa      	b.n	405bf6 <_free_r+0xa2>
  405ca0:	10aa      	asrs	r2, r5, #2
  405ca2:	2301      	movs	r3, #1
  405ca4:	684d      	ldr	r5, [r1, #4]
  405ca6:	4093      	lsls	r3, r2
  405ca8:	432b      	orrs	r3, r5
  405caa:	604b      	str	r3, [r1, #4]
  405cac:	4603      	mov	r3, r0
  405cae:	e7b0      	b.n	405c12 <_free_r+0xbe>
  405cb0:	f043 0201 	orr.w	r2, r3, #1
  405cb4:	614c      	str	r4, [r1, #20]
  405cb6:	610c      	str	r4, [r1, #16]
  405cb8:	60e5      	str	r5, [r4, #12]
  405cba:	60a5      	str	r5, [r4, #8]
  405cbc:	6062      	str	r2, [r4, #4]
  405cbe:	50e3      	str	r3, [r4, r3]
  405cc0:	e78a      	b.n	405bd8 <_free_r+0x84>
  405cc2:	2a54      	cmp	r2, #84	; 0x54
  405cc4:	d806      	bhi.n	405cd4 <_free_r+0x180>
  405cc6:	0b1a      	lsrs	r2, r3, #12
  405cc8:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  405ccc:	00ff      	lsls	r7, r7, #3
  405cce:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  405cd2:	e790      	b.n	405bf6 <_free_r+0xa2>
  405cd4:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  405cd8:	d806      	bhi.n	405ce8 <_free_r+0x194>
  405cda:	0bda      	lsrs	r2, r3, #15
  405cdc:	f102 0778 	add.w	r7, r2, #120	; 0x78
  405ce0:	00ff      	lsls	r7, r7, #3
  405ce2:	f102 0577 	add.w	r5, r2, #119	; 0x77
  405ce6:	e786      	b.n	405bf6 <_free_r+0xa2>
  405ce8:	f240 5054 	movw	r0, #1364	; 0x554
  405cec:	4282      	cmp	r2, r0
  405cee:	d806      	bhi.n	405cfe <_free_r+0x1aa>
  405cf0:	0c9a      	lsrs	r2, r3, #18
  405cf2:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  405cf6:	00ff      	lsls	r7, r7, #3
  405cf8:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  405cfc:	e77b      	b.n	405bf6 <_free_r+0xa2>
  405cfe:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  405d02:	257e      	movs	r5, #126	; 0x7e
  405d04:	e777      	b.n	405bf6 <_free_r+0xa2>
  405d06:	f043 0101 	orr.w	r1, r3, #1
  405d0a:	6061      	str	r1, [r4, #4]
  405d0c:	6013      	str	r3, [r2, #0]
  405d0e:	e763      	b.n	405bd8 <_free_r+0x84>
  405d10:	20400440 	.word	0x20400440
  405d14:	20400448 	.word	0x20400448
  405d18:	2040084c 	.word	0x2040084c
  405d1c:	20400bd0 	.word	0x20400bd0

00405d20 <__sfvwrite_r>:
  405d20:	6893      	ldr	r3, [r2, #8]
  405d22:	2b00      	cmp	r3, #0
  405d24:	d073      	beq.n	405e0e <__sfvwrite_r+0xee>
  405d26:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405d2a:	898b      	ldrh	r3, [r1, #12]
  405d2c:	b083      	sub	sp, #12
  405d2e:	460c      	mov	r4, r1
  405d30:	0719      	lsls	r1, r3, #28
  405d32:	9000      	str	r0, [sp, #0]
  405d34:	4616      	mov	r6, r2
  405d36:	d526      	bpl.n	405d86 <__sfvwrite_r+0x66>
  405d38:	6922      	ldr	r2, [r4, #16]
  405d3a:	b322      	cbz	r2, 405d86 <__sfvwrite_r+0x66>
  405d3c:	f013 0002 	ands.w	r0, r3, #2
  405d40:	6835      	ldr	r5, [r6, #0]
  405d42:	d02c      	beq.n	405d9e <__sfvwrite_r+0x7e>
  405d44:	f04f 0900 	mov.w	r9, #0
  405d48:	4fb0      	ldr	r7, [pc, #704]	; (40600c <__sfvwrite_r+0x2ec>)
  405d4a:	46c8      	mov	r8, r9
  405d4c:	46b2      	mov	sl, r6
  405d4e:	45b8      	cmp	r8, r7
  405d50:	4643      	mov	r3, r8
  405d52:	464a      	mov	r2, r9
  405d54:	bf28      	it	cs
  405d56:	463b      	movcs	r3, r7
  405d58:	9800      	ldr	r0, [sp, #0]
  405d5a:	f1b8 0f00 	cmp.w	r8, #0
  405d5e:	d050      	beq.n	405e02 <__sfvwrite_r+0xe2>
  405d60:	69e1      	ldr	r1, [r4, #28]
  405d62:	6a66      	ldr	r6, [r4, #36]	; 0x24
  405d64:	47b0      	blx	r6
  405d66:	2800      	cmp	r0, #0
  405d68:	dd58      	ble.n	405e1c <__sfvwrite_r+0xfc>
  405d6a:	f8da 3008 	ldr.w	r3, [sl, #8]
  405d6e:	1a1b      	subs	r3, r3, r0
  405d70:	4481      	add	r9, r0
  405d72:	eba8 0800 	sub.w	r8, r8, r0
  405d76:	f8ca 3008 	str.w	r3, [sl, #8]
  405d7a:	2b00      	cmp	r3, #0
  405d7c:	d1e7      	bne.n	405d4e <__sfvwrite_r+0x2e>
  405d7e:	2000      	movs	r0, #0
  405d80:	b003      	add	sp, #12
  405d82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405d86:	4621      	mov	r1, r4
  405d88:	9800      	ldr	r0, [sp, #0]
  405d8a:	f7ff fc51 	bl	405630 <__swsetup_r>
  405d8e:	2800      	cmp	r0, #0
  405d90:	f040 8133 	bne.w	405ffa <__sfvwrite_r+0x2da>
  405d94:	89a3      	ldrh	r3, [r4, #12]
  405d96:	6835      	ldr	r5, [r6, #0]
  405d98:	f013 0002 	ands.w	r0, r3, #2
  405d9c:	d1d2      	bne.n	405d44 <__sfvwrite_r+0x24>
  405d9e:	f013 0901 	ands.w	r9, r3, #1
  405da2:	d145      	bne.n	405e30 <__sfvwrite_r+0x110>
  405da4:	464f      	mov	r7, r9
  405da6:	9601      	str	r6, [sp, #4]
  405da8:	b337      	cbz	r7, 405df8 <__sfvwrite_r+0xd8>
  405daa:	059a      	lsls	r2, r3, #22
  405dac:	f8d4 8008 	ldr.w	r8, [r4, #8]
  405db0:	f140 8083 	bpl.w	405eba <__sfvwrite_r+0x19a>
  405db4:	4547      	cmp	r7, r8
  405db6:	46c3      	mov	fp, r8
  405db8:	f0c0 80ab 	bcc.w	405f12 <__sfvwrite_r+0x1f2>
  405dbc:	f413 6f90 	tst.w	r3, #1152	; 0x480
  405dc0:	f040 80ac 	bne.w	405f1c <__sfvwrite_r+0x1fc>
  405dc4:	6820      	ldr	r0, [r4, #0]
  405dc6:	46ba      	mov	sl, r7
  405dc8:	465a      	mov	r2, fp
  405dca:	4649      	mov	r1, r9
  405dcc:	f000 fa40 	bl	406250 <memmove>
  405dd0:	68a2      	ldr	r2, [r4, #8]
  405dd2:	6823      	ldr	r3, [r4, #0]
  405dd4:	eba2 0208 	sub.w	r2, r2, r8
  405dd8:	445b      	add	r3, fp
  405dda:	60a2      	str	r2, [r4, #8]
  405ddc:	6023      	str	r3, [r4, #0]
  405dde:	9a01      	ldr	r2, [sp, #4]
  405de0:	6893      	ldr	r3, [r2, #8]
  405de2:	eba3 030a 	sub.w	r3, r3, sl
  405de6:	44d1      	add	r9, sl
  405de8:	eba7 070a 	sub.w	r7, r7, sl
  405dec:	6093      	str	r3, [r2, #8]
  405dee:	2b00      	cmp	r3, #0
  405df0:	d0c5      	beq.n	405d7e <__sfvwrite_r+0x5e>
  405df2:	89a3      	ldrh	r3, [r4, #12]
  405df4:	2f00      	cmp	r7, #0
  405df6:	d1d8      	bne.n	405daa <__sfvwrite_r+0x8a>
  405df8:	f8d5 9000 	ldr.w	r9, [r5]
  405dfc:	686f      	ldr	r7, [r5, #4]
  405dfe:	3508      	adds	r5, #8
  405e00:	e7d2      	b.n	405da8 <__sfvwrite_r+0x88>
  405e02:	f8d5 9000 	ldr.w	r9, [r5]
  405e06:	f8d5 8004 	ldr.w	r8, [r5, #4]
  405e0a:	3508      	adds	r5, #8
  405e0c:	e79f      	b.n	405d4e <__sfvwrite_r+0x2e>
  405e0e:	2000      	movs	r0, #0
  405e10:	4770      	bx	lr
  405e12:	4621      	mov	r1, r4
  405e14:	9800      	ldr	r0, [sp, #0]
  405e16:	f7ff fd1f 	bl	405858 <_fflush_r>
  405e1a:	b370      	cbz	r0, 405e7a <__sfvwrite_r+0x15a>
  405e1c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405e20:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405e24:	f04f 30ff 	mov.w	r0, #4294967295
  405e28:	81a3      	strh	r3, [r4, #12]
  405e2a:	b003      	add	sp, #12
  405e2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405e30:	4681      	mov	r9, r0
  405e32:	4633      	mov	r3, r6
  405e34:	464e      	mov	r6, r9
  405e36:	46a8      	mov	r8, r5
  405e38:	469a      	mov	sl, r3
  405e3a:	464d      	mov	r5, r9
  405e3c:	b34e      	cbz	r6, 405e92 <__sfvwrite_r+0x172>
  405e3e:	b380      	cbz	r0, 405ea2 <__sfvwrite_r+0x182>
  405e40:	6820      	ldr	r0, [r4, #0]
  405e42:	6923      	ldr	r3, [r4, #16]
  405e44:	6962      	ldr	r2, [r4, #20]
  405e46:	45b1      	cmp	r9, r6
  405e48:	46cb      	mov	fp, r9
  405e4a:	bf28      	it	cs
  405e4c:	46b3      	movcs	fp, r6
  405e4e:	4298      	cmp	r0, r3
  405e50:	465f      	mov	r7, fp
  405e52:	d904      	bls.n	405e5e <__sfvwrite_r+0x13e>
  405e54:	68a3      	ldr	r3, [r4, #8]
  405e56:	4413      	add	r3, r2
  405e58:	459b      	cmp	fp, r3
  405e5a:	f300 80a6 	bgt.w	405faa <__sfvwrite_r+0x28a>
  405e5e:	4593      	cmp	fp, r2
  405e60:	db4b      	blt.n	405efa <__sfvwrite_r+0x1da>
  405e62:	4613      	mov	r3, r2
  405e64:	6a67      	ldr	r7, [r4, #36]	; 0x24
  405e66:	69e1      	ldr	r1, [r4, #28]
  405e68:	9800      	ldr	r0, [sp, #0]
  405e6a:	462a      	mov	r2, r5
  405e6c:	47b8      	blx	r7
  405e6e:	1e07      	subs	r7, r0, #0
  405e70:	ddd4      	ble.n	405e1c <__sfvwrite_r+0xfc>
  405e72:	ebb9 0907 	subs.w	r9, r9, r7
  405e76:	d0cc      	beq.n	405e12 <__sfvwrite_r+0xf2>
  405e78:	2001      	movs	r0, #1
  405e7a:	f8da 3008 	ldr.w	r3, [sl, #8]
  405e7e:	1bdb      	subs	r3, r3, r7
  405e80:	443d      	add	r5, r7
  405e82:	1bf6      	subs	r6, r6, r7
  405e84:	f8ca 3008 	str.w	r3, [sl, #8]
  405e88:	2b00      	cmp	r3, #0
  405e8a:	f43f af78 	beq.w	405d7e <__sfvwrite_r+0x5e>
  405e8e:	2e00      	cmp	r6, #0
  405e90:	d1d5      	bne.n	405e3e <__sfvwrite_r+0x11e>
  405e92:	f108 0308 	add.w	r3, r8, #8
  405e96:	e913 0060 	ldmdb	r3, {r5, r6}
  405e9a:	4698      	mov	r8, r3
  405e9c:	3308      	adds	r3, #8
  405e9e:	2e00      	cmp	r6, #0
  405ea0:	d0f9      	beq.n	405e96 <__sfvwrite_r+0x176>
  405ea2:	4632      	mov	r2, r6
  405ea4:	210a      	movs	r1, #10
  405ea6:	4628      	mov	r0, r5
  405ea8:	f000 f982 	bl	4061b0 <memchr>
  405eac:	2800      	cmp	r0, #0
  405eae:	f000 80a1 	beq.w	405ff4 <__sfvwrite_r+0x2d4>
  405eb2:	3001      	adds	r0, #1
  405eb4:	eba0 0905 	sub.w	r9, r0, r5
  405eb8:	e7c2      	b.n	405e40 <__sfvwrite_r+0x120>
  405eba:	6820      	ldr	r0, [r4, #0]
  405ebc:	6923      	ldr	r3, [r4, #16]
  405ebe:	4298      	cmp	r0, r3
  405ec0:	d802      	bhi.n	405ec8 <__sfvwrite_r+0x1a8>
  405ec2:	6963      	ldr	r3, [r4, #20]
  405ec4:	429f      	cmp	r7, r3
  405ec6:	d25d      	bcs.n	405f84 <__sfvwrite_r+0x264>
  405ec8:	45b8      	cmp	r8, r7
  405eca:	bf28      	it	cs
  405ecc:	46b8      	movcs	r8, r7
  405ece:	4642      	mov	r2, r8
  405ed0:	4649      	mov	r1, r9
  405ed2:	f000 f9bd 	bl	406250 <memmove>
  405ed6:	68a3      	ldr	r3, [r4, #8]
  405ed8:	6822      	ldr	r2, [r4, #0]
  405eda:	eba3 0308 	sub.w	r3, r3, r8
  405ede:	4442      	add	r2, r8
  405ee0:	60a3      	str	r3, [r4, #8]
  405ee2:	6022      	str	r2, [r4, #0]
  405ee4:	b10b      	cbz	r3, 405eea <__sfvwrite_r+0x1ca>
  405ee6:	46c2      	mov	sl, r8
  405ee8:	e779      	b.n	405dde <__sfvwrite_r+0xbe>
  405eea:	4621      	mov	r1, r4
  405eec:	9800      	ldr	r0, [sp, #0]
  405eee:	f7ff fcb3 	bl	405858 <_fflush_r>
  405ef2:	2800      	cmp	r0, #0
  405ef4:	d192      	bne.n	405e1c <__sfvwrite_r+0xfc>
  405ef6:	46c2      	mov	sl, r8
  405ef8:	e771      	b.n	405dde <__sfvwrite_r+0xbe>
  405efa:	465a      	mov	r2, fp
  405efc:	4629      	mov	r1, r5
  405efe:	f000 f9a7 	bl	406250 <memmove>
  405f02:	68a2      	ldr	r2, [r4, #8]
  405f04:	6823      	ldr	r3, [r4, #0]
  405f06:	eba2 020b 	sub.w	r2, r2, fp
  405f0a:	445b      	add	r3, fp
  405f0c:	60a2      	str	r2, [r4, #8]
  405f0e:	6023      	str	r3, [r4, #0]
  405f10:	e7af      	b.n	405e72 <__sfvwrite_r+0x152>
  405f12:	6820      	ldr	r0, [r4, #0]
  405f14:	46b8      	mov	r8, r7
  405f16:	46ba      	mov	sl, r7
  405f18:	46bb      	mov	fp, r7
  405f1a:	e755      	b.n	405dc8 <__sfvwrite_r+0xa8>
  405f1c:	6962      	ldr	r2, [r4, #20]
  405f1e:	6820      	ldr	r0, [r4, #0]
  405f20:	6921      	ldr	r1, [r4, #16]
  405f22:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  405f26:	eba0 0a01 	sub.w	sl, r0, r1
  405f2a:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  405f2e:	f10a 0001 	add.w	r0, sl, #1
  405f32:	ea4f 0868 	mov.w	r8, r8, asr #1
  405f36:	4438      	add	r0, r7
  405f38:	4540      	cmp	r0, r8
  405f3a:	4642      	mov	r2, r8
  405f3c:	bf84      	itt	hi
  405f3e:	4680      	movhi	r8, r0
  405f40:	4642      	movhi	r2, r8
  405f42:	055b      	lsls	r3, r3, #21
  405f44:	d544      	bpl.n	405fd0 <__sfvwrite_r+0x2b0>
  405f46:	4611      	mov	r1, r2
  405f48:	9800      	ldr	r0, [sp, #0]
  405f4a:	f7fd ffab 	bl	403ea4 <_malloc_r>
  405f4e:	4683      	mov	fp, r0
  405f50:	2800      	cmp	r0, #0
  405f52:	d055      	beq.n	406000 <__sfvwrite_r+0x2e0>
  405f54:	4652      	mov	r2, sl
  405f56:	6921      	ldr	r1, [r4, #16]
  405f58:	f7fe fa54 	bl	404404 <memcpy>
  405f5c:	89a3      	ldrh	r3, [r4, #12]
  405f5e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  405f62:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  405f66:	81a3      	strh	r3, [r4, #12]
  405f68:	eb0b 000a 	add.w	r0, fp, sl
  405f6c:	eba8 030a 	sub.w	r3, r8, sl
  405f70:	f8c4 b010 	str.w	fp, [r4, #16]
  405f74:	f8c4 8014 	str.w	r8, [r4, #20]
  405f78:	6020      	str	r0, [r4, #0]
  405f7a:	60a3      	str	r3, [r4, #8]
  405f7c:	46b8      	mov	r8, r7
  405f7e:	46ba      	mov	sl, r7
  405f80:	46bb      	mov	fp, r7
  405f82:	e721      	b.n	405dc8 <__sfvwrite_r+0xa8>
  405f84:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  405f88:	42b9      	cmp	r1, r7
  405f8a:	bf28      	it	cs
  405f8c:	4639      	movcs	r1, r7
  405f8e:	464a      	mov	r2, r9
  405f90:	fb91 f1f3 	sdiv	r1, r1, r3
  405f94:	9800      	ldr	r0, [sp, #0]
  405f96:	6a66      	ldr	r6, [r4, #36]	; 0x24
  405f98:	fb03 f301 	mul.w	r3, r3, r1
  405f9c:	69e1      	ldr	r1, [r4, #28]
  405f9e:	47b0      	blx	r6
  405fa0:	f1b0 0a00 	subs.w	sl, r0, #0
  405fa4:	f73f af1b 	bgt.w	405dde <__sfvwrite_r+0xbe>
  405fa8:	e738      	b.n	405e1c <__sfvwrite_r+0xfc>
  405faa:	461a      	mov	r2, r3
  405fac:	4629      	mov	r1, r5
  405fae:	9301      	str	r3, [sp, #4]
  405fb0:	f000 f94e 	bl	406250 <memmove>
  405fb4:	6822      	ldr	r2, [r4, #0]
  405fb6:	9b01      	ldr	r3, [sp, #4]
  405fb8:	9800      	ldr	r0, [sp, #0]
  405fba:	441a      	add	r2, r3
  405fbc:	6022      	str	r2, [r4, #0]
  405fbe:	4621      	mov	r1, r4
  405fc0:	f7ff fc4a 	bl	405858 <_fflush_r>
  405fc4:	9b01      	ldr	r3, [sp, #4]
  405fc6:	2800      	cmp	r0, #0
  405fc8:	f47f af28 	bne.w	405e1c <__sfvwrite_r+0xfc>
  405fcc:	461f      	mov	r7, r3
  405fce:	e750      	b.n	405e72 <__sfvwrite_r+0x152>
  405fd0:	9800      	ldr	r0, [sp, #0]
  405fd2:	f000 f9a1 	bl	406318 <_realloc_r>
  405fd6:	4683      	mov	fp, r0
  405fd8:	2800      	cmp	r0, #0
  405fda:	d1c5      	bne.n	405f68 <__sfvwrite_r+0x248>
  405fdc:	9d00      	ldr	r5, [sp, #0]
  405fde:	6921      	ldr	r1, [r4, #16]
  405fe0:	4628      	mov	r0, r5
  405fe2:	f7ff fdb7 	bl	405b54 <_free_r>
  405fe6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405fea:	220c      	movs	r2, #12
  405fec:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  405ff0:	602a      	str	r2, [r5, #0]
  405ff2:	e715      	b.n	405e20 <__sfvwrite_r+0x100>
  405ff4:	f106 0901 	add.w	r9, r6, #1
  405ff8:	e722      	b.n	405e40 <__sfvwrite_r+0x120>
  405ffa:	f04f 30ff 	mov.w	r0, #4294967295
  405ffe:	e6bf      	b.n	405d80 <__sfvwrite_r+0x60>
  406000:	9a00      	ldr	r2, [sp, #0]
  406002:	230c      	movs	r3, #12
  406004:	6013      	str	r3, [r2, #0]
  406006:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40600a:	e709      	b.n	405e20 <__sfvwrite_r+0x100>
  40600c:	7ffffc00 	.word	0x7ffffc00

00406010 <_fwalk_reent>:
  406010:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  406014:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  406018:	d01f      	beq.n	40605a <_fwalk_reent+0x4a>
  40601a:	4688      	mov	r8, r1
  40601c:	4606      	mov	r6, r0
  40601e:	f04f 0900 	mov.w	r9, #0
  406022:	687d      	ldr	r5, [r7, #4]
  406024:	68bc      	ldr	r4, [r7, #8]
  406026:	3d01      	subs	r5, #1
  406028:	d411      	bmi.n	40604e <_fwalk_reent+0x3e>
  40602a:	89a3      	ldrh	r3, [r4, #12]
  40602c:	2b01      	cmp	r3, #1
  40602e:	f105 35ff 	add.w	r5, r5, #4294967295
  406032:	d908      	bls.n	406046 <_fwalk_reent+0x36>
  406034:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  406038:	3301      	adds	r3, #1
  40603a:	4621      	mov	r1, r4
  40603c:	4630      	mov	r0, r6
  40603e:	d002      	beq.n	406046 <_fwalk_reent+0x36>
  406040:	47c0      	blx	r8
  406042:	ea49 0900 	orr.w	r9, r9, r0
  406046:	1c6b      	adds	r3, r5, #1
  406048:	f104 0468 	add.w	r4, r4, #104	; 0x68
  40604c:	d1ed      	bne.n	40602a <_fwalk_reent+0x1a>
  40604e:	683f      	ldr	r7, [r7, #0]
  406050:	2f00      	cmp	r7, #0
  406052:	d1e6      	bne.n	406022 <_fwalk_reent+0x12>
  406054:	4648      	mov	r0, r9
  406056:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40605a:	46b9      	mov	r9, r7
  40605c:	4648      	mov	r0, r9
  40605e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406062:	bf00      	nop

00406064 <__locale_mb_cur_max>:
  406064:	4b04      	ldr	r3, [pc, #16]	; (406078 <__locale_mb_cur_max+0x14>)
  406066:	4a05      	ldr	r2, [pc, #20]	; (40607c <__locale_mb_cur_max+0x18>)
  406068:	681b      	ldr	r3, [r3, #0]
  40606a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  40606c:	2b00      	cmp	r3, #0
  40606e:	bf08      	it	eq
  406070:	4613      	moveq	r3, r2
  406072:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  406076:	4770      	bx	lr
  406078:	20400014 	.word	0x20400014
  40607c:	20400854 	.word	0x20400854

00406080 <__retarget_lock_init_recursive>:
  406080:	4770      	bx	lr
  406082:	bf00      	nop

00406084 <__retarget_lock_close_recursive>:
  406084:	4770      	bx	lr
  406086:	bf00      	nop

00406088 <__retarget_lock_acquire_recursive>:
  406088:	4770      	bx	lr
  40608a:	bf00      	nop

0040608c <__retarget_lock_release_recursive>:
  40608c:	4770      	bx	lr
  40608e:	bf00      	nop

00406090 <__swhatbuf_r>:
  406090:	b570      	push	{r4, r5, r6, lr}
  406092:	460c      	mov	r4, r1
  406094:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406098:	2900      	cmp	r1, #0
  40609a:	b090      	sub	sp, #64	; 0x40
  40609c:	4615      	mov	r5, r2
  40609e:	461e      	mov	r6, r3
  4060a0:	db14      	blt.n	4060cc <__swhatbuf_r+0x3c>
  4060a2:	aa01      	add	r2, sp, #4
  4060a4:	f000 fc9e 	bl	4069e4 <_fstat_r>
  4060a8:	2800      	cmp	r0, #0
  4060aa:	db0f      	blt.n	4060cc <__swhatbuf_r+0x3c>
  4060ac:	9a02      	ldr	r2, [sp, #8]
  4060ae:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  4060b2:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  4060b6:	fab2 f282 	clz	r2, r2
  4060ba:	0952      	lsrs	r2, r2, #5
  4060bc:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4060c0:	f44f 6000 	mov.w	r0, #2048	; 0x800
  4060c4:	6032      	str	r2, [r6, #0]
  4060c6:	602b      	str	r3, [r5, #0]
  4060c8:	b010      	add	sp, #64	; 0x40
  4060ca:	bd70      	pop	{r4, r5, r6, pc}
  4060cc:	89a2      	ldrh	r2, [r4, #12]
  4060ce:	2300      	movs	r3, #0
  4060d0:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  4060d4:	6033      	str	r3, [r6, #0]
  4060d6:	d004      	beq.n	4060e2 <__swhatbuf_r+0x52>
  4060d8:	2240      	movs	r2, #64	; 0x40
  4060da:	4618      	mov	r0, r3
  4060dc:	602a      	str	r2, [r5, #0]
  4060de:	b010      	add	sp, #64	; 0x40
  4060e0:	bd70      	pop	{r4, r5, r6, pc}
  4060e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4060e6:	602b      	str	r3, [r5, #0]
  4060e8:	b010      	add	sp, #64	; 0x40
  4060ea:	bd70      	pop	{r4, r5, r6, pc}

004060ec <__smakebuf_r>:
  4060ec:	898a      	ldrh	r2, [r1, #12]
  4060ee:	0792      	lsls	r2, r2, #30
  4060f0:	460b      	mov	r3, r1
  4060f2:	d506      	bpl.n	406102 <__smakebuf_r+0x16>
  4060f4:	f101 0243 	add.w	r2, r1, #67	; 0x43
  4060f8:	2101      	movs	r1, #1
  4060fa:	601a      	str	r2, [r3, #0]
  4060fc:	611a      	str	r2, [r3, #16]
  4060fe:	6159      	str	r1, [r3, #20]
  406100:	4770      	bx	lr
  406102:	b5f0      	push	{r4, r5, r6, r7, lr}
  406104:	b083      	sub	sp, #12
  406106:	ab01      	add	r3, sp, #4
  406108:	466a      	mov	r2, sp
  40610a:	460c      	mov	r4, r1
  40610c:	4606      	mov	r6, r0
  40610e:	f7ff ffbf 	bl	406090 <__swhatbuf_r>
  406112:	9900      	ldr	r1, [sp, #0]
  406114:	4605      	mov	r5, r0
  406116:	4630      	mov	r0, r6
  406118:	f7fd fec4 	bl	403ea4 <_malloc_r>
  40611c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406120:	b1d8      	cbz	r0, 40615a <__smakebuf_r+0x6e>
  406122:	9a01      	ldr	r2, [sp, #4]
  406124:	4f15      	ldr	r7, [pc, #84]	; (40617c <__smakebuf_r+0x90>)
  406126:	9900      	ldr	r1, [sp, #0]
  406128:	63f7      	str	r7, [r6, #60]	; 0x3c
  40612a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40612e:	81a3      	strh	r3, [r4, #12]
  406130:	6020      	str	r0, [r4, #0]
  406132:	6120      	str	r0, [r4, #16]
  406134:	6161      	str	r1, [r4, #20]
  406136:	b91a      	cbnz	r2, 406140 <__smakebuf_r+0x54>
  406138:	432b      	orrs	r3, r5
  40613a:	81a3      	strh	r3, [r4, #12]
  40613c:	b003      	add	sp, #12
  40613e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406140:	4630      	mov	r0, r6
  406142:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  406146:	f000 fc61 	bl	406a0c <_isatty_r>
  40614a:	b1a0      	cbz	r0, 406176 <__smakebuf_r+0x8a>
  40614c:	89a3      	ldrh	r3, [r4, #12]
  40614e:	f023 0303 	bic.w	r3, r3, #3
  406152:	f043 0301 	orr.w	r3, r3, #1
  406156:	b21b      	sxth	r3, r3
  406158:	e7ee      	b.n	406138 <__smakebuf_r+0x4c>
  40615a:	059a      	lsls	r2, r3, #22
  40615c:	d4ee      	bmi.n	40613c <__smakebuf_r+0x50>
  40615e:	f023 0303 	bic.w	r3, r3, #3
  406162:	f104 0243 	add.w	r2, r4, #67	; 0x43
  406166:	f043 0302 	orr.w	r3, r3, #2
  40616a:	2101      	movs	r1, #1
  40616c:	81a3      	strh	r3, [r4, #12]
  40616e:	6022      	str	r2, [r4, #0]
  406170:	6122      	str	r2, [r4, #16]
  406172:	6161      	str	r1, [r4, #20]
  406174:	e7e2      	b.n	40613c <__smakebuf_r+0x50>
  406176:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40617a:	e7dd      	b.n	406138 <__smakebuf_r+0x4c>
  40617c:	004058ad 	.word	0x004058ad

00406180 <__ascii_mbtowc>:
  406180:	b082      	sub	sp, #8
  406182:	b149      	cbz	r1, 406198 <__ascii_mbtowc+0x18>
  406184:	b15a      	cbz	r2, 40619e <__ascii_mbtowc+0x1e>
  406186:	b16b      	cbz	r3, 4061a4 <__ascii_mbtowc+0x24>
  406188:	7813      	ldrb	r3, [r2, #0]
  40618a:	600b      	str	r3, [r1, #0]
  40618c:	7812      	ldrb	r2, [r2, #0]
  40618e:	1c10      	adds	r0, r2, #0
  406190:	bf18      	it	ne
  406192:	2001      	movne	r0, #1
  406194:	b002      	add	sp, #8
  406196:	4770      	bx	lr
  406198:	a901      	add	r1, sp, #4
  40619a:	2a00      	cmp	r2, #0
  40619c:	d1f3      	bne.n	406186 <__ascii_mbtowc+0x6>
  40619e:	4610      	mov	r0, r2
  4061a0:	b002      	add	sp, #8
  4061a2:	4770      	bx	lr
  4061a4:	f06f 0001 	mvn.w	r0, #1
  4061a8:	e7f4      	b.n	406194 <__ascii_mbtowc+0x14>
  4061aa:	bf00      	nop
  4061ac:	0000      	movs	r0, r0
	...

004061b0 <memchr>:
  4061b0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4061b4:	2a10      	cmp	r2, #16
  4061b6:	db2b      	blt.n	406210 <memchr+0x60>
  4061b8:	f010 0f07 	tst.w	r0, #7
  4061bc:	d008      	beq.n	4061d0 <memchr+0x20>
  4061be:	f810 3b01 	ldrb.w	r3, [r0], #1
  4061c2:	3a01      	subs	r2, #1
  4061c4:	428b      	cmp	r3, r1
  4061c6:	d02d      	beq.n	406224 <memchr+0x74>
  4061c8:	f010 0f07 	tst.w	r0, #7
  4061cc:	b342      	cbz	r2, 406220 <memchr+0x70>
  4061ce:	d1f6      	bne.n	4061be <memchr+0xe>
  4061d0:	b4f0      	push	{r4, r5, r6, r7}
  4061d2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  4061d6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  4061da:	f022 0407 	bic.w	r4, r2, #7
  4061de:	f07f 0700 	mvns.w	r7, #0
  4061e2:	2300      	movs	r3, #0
  4061e4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  4061e8:	3c08      	subs	r4, #8
  4061ea:	ea85 0501 	eor.w	r5, r5, r1
  4061ee:	ea86 0601 	eor.w	r6, r6, r1
  4061f2:	fa85 f547 	uadd8	r5, r5, r7
  4061f6:	faa3 f587 	sel	r5, r3, r7
  4061fa:	fa86 f647 	uadd8	r6, r6, r7
  4061fe:	faa5 f687 	sel	r6, r5, r7
  406202:	b98e      	cbnz	r6, 406228 <memchr+0x78>
  406204:	d1ee      	bne.n	4061e4 <memchr+0x34>
  406206:	bcf0      	pop	{r4, r5, r6, r7}
  406208:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40620c:	f002 0207 	and.w	r2, r2, #7
  406210:	b132      	cbz	r2, 406220 <memchr+0x70>
  406212:	f810 3b01 	ldrb.w	r3, [r0], #1
  406216:	3a01      	subs	r2, #1
  406218:	ea83 0301 	eor.w	r3, r3, r1
  40621c:	b113      	cbz	r3, 406224 <memchr+0x74>
  40621e:	d1f8      	bne.n	406212 <memchr+0x62>
  406220:	2000      	movs	r0, #0
  406222:	4770      	bx	lr
  406224:	3801      	subs	r0, #1
  406226:	4770      	bx	lr
  406228:	2d00      	cmp	r5, #0
  40622a:	bf06      	itte	eq
  40622c:	4635      	moveq	r5, r6
  40622e:	3803      	subeq	r0, #3
  406230:	3807      	subne	r0, #7
  406232:	f015 0f01 	tst.w	r5, #1
  406236:	d107      	bne.n	406248 <memchr+0x98>
  406238:	3001      	adds	r0, #1
  40623a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40623e:	bf02      	ittt	eq
  406240:	3001      	addeq	r0, #1
  406242:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  406246:	3001      	addeq	r0, #1
  406248:	bcf0      	pop	{r4, r5, r6, r7}
  40624a:	3801      	subs	r0, #1
  40624c:	4770      	bx	lr
  40624e:	bf00      	nop

00406250 <memmove>:
  406250:	4288      	cmp	r0, r1
  406252:	b5f0      	push	{r4, r5, r6, r7, lr}
  406254:	d90d      	bls.n	406272 <memmove+0x22>
  406256:	188b      	adds	r3, r1, r2
  406258:	4298      	cmp	r0, r3
  40625a:	d20a      	bcs.n	406272 <memmove+0x22>
  40625c:	1884      	adds	r4, r0, r2
  40625e:	2a00      	cmp	r2, #0
  406260:	d051      	beq.n	406306 <memmove+0xb6>
  406262:	4622      	mov	r2, r4
  406264:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  406268:	f802 4d01 	strb.w	r4, [r2, #-1]!
  40626c:	4299      	cmp	r1, r3
  40626e:	d1f9      	bne.n	406264 <memmove+0x14>
  406270:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406272:	2a0f      	cmp	r2, #15
  406274:	d948      	bls.n	406308 <memmove+0xb8>
  406276:	ea41 0300 	orr.w	r3, r1, r0
  40627a:	079b      	lsls	r3, r3, #30
  40627c:	d146      	bne.n	40630c <memmove+0xbc>
  40627e:	f100 0410 	add.w	r4, r0, #16
  406282:	f101 0310 	add.w	r3, r1, #16
  406286:	4615      	mov	r5, r2
  406288:	f853 6c10 	ldr.w	r6, [r3, #-16]
  40628c:	f844 6c10 	str.w	r6, [r4, #-16]
  406290:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  406294:	f844 6c0c 	str.w	r6, [r4, #-12]
  406298:	f853 6c08 	ldr.w	r6, [r3, #-8]
  40629c:	f844 6c08 	str.w	r6, [r4, #-8]
  4062a0:	3d10      	subs	r5, #16
  4062a2:	f853 6c04 	ldr.w	r6, [r3, #-4]
  4062a6:	f844 6c04 	str.w	r6, [r4, #-4]
  4062aa:	2d0f      	cmp	r5, #15
  4062ac:	f103 0310 	add.w	r3, r3, #16
  4062b0:	f104 0410 	add.w	r4, r4, #16
  4062b4:	d8e8      	bhi.n	406288 <memmove+0x38>
  4062b6:	f1a2 0310 	sub.w	r3, r2, #16
  4062ba:	f023 030f 	bic.w	r3, r3, #15
  4062be:	f002 0e0f 	and.w	lr, r2, #15
  4062c2:	3310      	adds	r3, #16
  4062c4:	f1be 0f03 	cmp.w	lr, #3
  4062c8:	4419      	add	r1, r3
  4062ca:	4403      	add	r3, r0
  4062cc:	d921      	bls.n	406312 <memmove+0xc2>
  4062ce:	1f1e      	subs	r6, r3, #4
  4062d0:	460d      	mov	r5, r1
  4062d2:	4674      	mov	r4, lr
  4062d4:	3c04      	subs	r4, #4
  4062d6:	f855 7b04 	ldr.w	r7, [r5], #4
  4062da:	f846 7f04 	str.w	r7, [r6, #4]!
  4062de:	2c03      	cmp	r4, #3
  4062e0:	d8f8      	bhi.n	4062d4 <memmove+0x84>
  4062e2:	f1ae 0404 	sub.w	r4, lr, #4
  4062e6:	f024 0403 	bic.w	r4, r4, #3
  4062ea:	3404      	adds	r4, #4
  4062ec:	4421      	add	r1, r4
  4062ee:	4423      	add	r3, r4
  4062f0:	f002 0203 	and.w	r2, r2, #3
  4062f4:	b162      	cbz	r2, 406310 <memmove+0xc0>
  4062f6:	3b01      	subs	r3, #1
  4062f8:	440a      	add	r2, r1
  4062fa:	f811 4b01 	ldrb.w	r4, [r1], #1
  4062fe:	f803 4f01 	strb.w	r4, [r3, #1]!
  406302:	428a      	cmp	r2, r1
  406304:	d1f9      	bne.n	4062fa <memmove+0xaa>
  406306:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406308:	4603      	mov	r3, r0
  40630a:	e7f3      	b.n	4062f4 <memmove+0xa4>
  40630c:	4603      	mov	r3, r0
  40630e:	e7f2      	b.n	4062f6 <memmove+0xa6>
  406310:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406312:	4672      	mov	r2, lr
  406314:	e7ee      	b.n	4062f4 <memmove+0xa4>
  406316:	bf00      	nop

00406318 <_realloc_r>:
  406318:	2900      	cmp	r1, #0
  40631a:	f000 8095 	beq.w	406448 <_realloc_r+0x130>
  40631e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406322:	460d      	mov	r5, r1
  406324:	4616      	mov	r6, r2
  406326:	b083      	sub	sp, #12
  406328:	4680      	mov	r8, r0
  40632a:	f106 070b 	add.w	r7, r6, #11
  40632e:	f7fe f951 	bl	4045d4 <__malloc_lock>
  406332:	f855 ec04 	ldr.w	lr, [r5, #-4]
  406336:	2f16      	cmp	r7, #22
  406338:	f02e 0403 	bic.w	r4, lr, #3
  40633c:	f1a5 0908 	sub.w	r9, r5, #8
  406340:	d83c      	bhi.n	4063bc <_realloc_r+0xa4>
  406342:	2210      	movs	r2, #16
  406344:	4617      	mov	r7, r2
  406346:	42be      	cmp	r6, r7
  406348:	d83d      	bhi.n	4063c6 <_realloc_r+0xae>
  40634a:	4294      	cmp	r4, r2
  40634c:	da43      	bge.n	4063d6 <_realloc_r+0xbe>
  40634e:	4bc4      	ldr	r3, [pc, #784]	; (406660 <_realloc_r+0x348>)
  406350:	6899      	ldr	r1, [r3, #8]
  406352:	eb09 0004 	add.w	r0, r9, r4
  406356:	4288      	cmp	r0, r1
  406358:	f000 80b4 	beq.w	4064c4 <_realloc_r+0x1ac>
  40635c:	6843      	ldr	r3, [r0, #4]
  40635e:	f023 0101 	bic.w	r1, r3, #1
  406362:	4401      	add	r1, r0
  406364:	6849      	ldr	r1, [r1, #4]
  406366:	07c9      	lsls	r1, r1, #31
  406368:	d54c      	bpl.n	406404 <_realloc_r+0xec>
  40636a:	f01e 0f01 	tst.w	lr, #1
  40636e:	f000 809b 	beq.w	4064a8 <_realloc_r+0x190>
  406372:	4631      	mov	r1, r6
  406374:	4640      	mov	r0, r8
  406376:	f7fd fd95 	bl	403ea4 <_malloc_r>
  40637a:	4606      	mov	r6, r0
  40637c:	2800      	cmp	r0, #0
  40637e:	d03a      	beq.n	4063f6 <_realloc_r+0xde>
  406380:	f855 3c04 	ldr.w	r3, [r5, #-4]
  406384:	f023 0301 	bic.w	r3, r3, #1
  406388:	444b      	add	r3, r9
  40638a:	f1a0 0208 	sub.w	r2, r0, #8
  40638e:	429a      	cmp	r2, r3
  406390:	f000 8121 	beq.w	4065d6 <_realloc_r+0x2be>
  406394:	1f22      	subs	r2, r4, #4
  406396:	2a24      	cmp	r2, #36	; 0x24
  406398:	f200 8107 	bhi.w	4065aa <_realloc_r+0x292>
  40639c:	2a13      	cmp	r2, #19
  40639e:	f200 80db 	bhi.w	406558 <_realloc_r+0x240>
  4063a2:	4603      	mov	r3, r0
  4063a4:	462a      	mov	r2, r5
  4063a6:	6811      	ldr	r1, [r2, #0]
  4063a8:	6019      	str	r1, [r3, #0]
  4063aa:	6851      	ldr	r1, [r2, #4]
  4063ac:	6059      	str	r1, [r3, #4]
  4063ae:	6892      	ldr	r2, [r2, #8]
  4063b0:	609a      	str	r2, [r3, #8]
  4063b2:	4629      	mov	r1, r5
  4063b4:	4640      	mov	r0, r8
  4063b6:	f7ff fbcd 	bl	405b54 <_free_r>
  4063ba:	e01c      	b.n	4063f6 <_realloc_r+0xde>
  4063bc:	f027 0707 	bic.w	r7, r7, #7
  4063c0:	2f00      	cmp	r7, #0
  4063c2:	463a      	mov	r2, r7
  4063c4:	dabf      	bge.n	406346 <_realloc_r+0x2e>
  4063c6:	2600      	movs	r6, #0
  4063c8:	230c      	movs	r3, #12
  4063ca:	4630      	mov	r0, r6
  4063cc:	f8c8 3000 	str.w	r3, [r8]
  4063d0:	b003      	add	sp, #12
  4063d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4063d6:	462e      	mov	r6, r5
  4063d8:	1be3      	subs	r3, r4, r7
  4063da:	2b0f      	cmp	r3, #15
  4063dc:	d81e      	bhi.n	40641c <_realloc_r+0x104>
  4063de:	f8d9 3004 	ldr.w	r3, [r9, #4]
  4063e2:	f003 0301 	and.w	r3, r3, #1
  4063e6:	4323      	orrs	r3, r4
  4063e8:	444c      	add	r4, r9
  4063ea:	f8c9 3004 	str.w	r3, [r9, #4]
  4063ee:	6863      	ldr	r3, [r4, #4]
  4063f0:	f043 0301 	orr.w	r3, r3, #1
  4063f4:	6063      	str	r3, [r4, #4]
  4063f6:	4640      	mov	r0, r8
  4063f8:	f7fe f8f2 	bl	4045e0 <__malloc_unlock>
  4063fc:	4630      	mov	r0, r6
  4063fe:	b003      	add	sp, #12
  406400:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406404:	f023 0303 	bic.w	r3, r3, #3
  406408:	18e1      	adds	r1, r4, r3
  40640a:	4291      	cmp	r1, r2
  40640c:	db1f      	blt.n	40644e <_realloc_r+0x136>
  40640e:	68c3      	ldr	r3, [r0, #12]
  406410:	6882      	ldr	r2, [r0, #8]
  406412:	462e      	mov	r6, r5
  406414:	60d3      	str	r3, [r2, #12]
  406416:	460c      	mov	r4, r1
  406418:	609a      	str	r2, [r3, #8]
  40641a:	e7dd      	b.n	4063d8 <_realloc_r+0xc0>
  40641c:	f8d9 2004 	ldr.w	r2, [r9, #4]
  406420:	eb09 0107 	add.w	r1, r9, r7
  406424:	f002 0201 	and.w	r2, r2, #1
  406428:	444c      	add	r4, r9
  40642a:	f043 0301 	orr.w	r3, r3, #1
  40642e:	4317      	orrs	r7, r2
  406430:	f8c9 7004 	str.w	r7, [r9, #4]
  406434:	604b      	str	r3, [r1, #4]
  406436:	6863      	ldr	r3, [r4, #4]
  406438:	f043 0301 	orr.w	r3, r3, #1
  40643c:	3108      	adds	r1, #8
  40643e:	6063      	str	r3, [r4, #4]
  406440:	4640      	mov	r0, r8
  406442:	f7ff fb87 	bl	405b54 <_free_r>
  406446:	e7d6      	b.n	4063f6 <_realloc_r+0xde>
  406448:	4611      	mov	r1, r2
  40644a:	f7fd bd2b 	b.w	403ea4 <_malloc_r>
  40644e:	f01e 0f01 	tst.w	lr, #1
  406452:	d18e      	bne.n	406372 <_realloc_r+0x5a>
  406454:	f855 1c08 	ldr.w	r1, [r5, #-8]
  406458:	eba9 0a01 	sub.w	sl, r9, r1
  40645c:	f8da 1004 	ldr.w	r1, [sl, #4]
  406460:	f021 0103 	bic.w	r1, r1, #3
  406464:	440b      	add	r3, r1
  406466:	4423      	add	r3, r4
  406468:	4293      	cmp	r3, r2
  40646a:	db25      	blt.n	4064b8 <_realloc_r+0x1a0>
  40646c:	68c2      	ldr	r2, [r0, #12]
  40646e:	6881      	ldr	r1, [r0, #8]
  406470:	4656      	mov	r6, sl
  406472:	60ca      	str	r2, [r1, #12]
  406474:	6091      	str	r1, [r2, #8]
  406476:	f8da 100c 	ldr.w	r1, [sl, #12]
  40647a:	f856 0f08 	ldr.w	r0, [r6, #8]!
  40647e:	1f22      	subs	r2, r4, #4
  406480:	2a24      	cmp	r2, #36	; 0x24
  406482:	60c1      	str	r1, [r0, #12]
  406484:	6088      	str	r0, [r1, #8]
  406486:	f200 8094 	bhi.w	4065b2 <_realloc_r+0x29a>
  40648a:	2a13      	cmp	r2, #19
  40648c:	d96f      	bls.n	40656e <_realloc_r+0x256>
  40648e:	6829      	ldr	r1, [r5, #0]
  406490:	f8ca 1008 	str.w	r1, [sl, #8]
  406494:	6869      	ldr	r1, [r5, #4]
  406496:	f8ca 100c 	str.w	r1, [sl, #12]
  40649a:	2a1b      	cmp	r2, #27
  40649c:	f200 80a2 	bhi.w	4065e4 <_realloc_r+0x2cc>
  4064a0:	3508      	adds	r5, #8
  4064a2:	f10a 0210 	add.w	r2, sl, #16
  4064a6:	e063      	b.n	406570 <_realloc_r+0x258>
  4064a8:	f855 3c08 	ldr.w	r3, [r5, #-8]
  4064ac:	eba9 0a03 	sub.w	sl, r9, r3
  4064b0:	f8da 1004 	ldr.w	r1, [sl, #4]
  4064b4:	f021 0103 	bic.w	r1, r1, #3
  4064b8:	1863      	adds	r3, r4, r1
  4064ba:	4293      	cmp	r3, r2
  4064bc:	f6ff af59 	blt.w	406372 <_realloc_r+0x5a>
  4064c0:	4656      	mov	r6, sl
  4064c2:	e7d8      	b.n	406476 <_realloc_r+0x15e>
  4064c4:	6841      	ldr	r1, [r0, #4]
  4064c6:	f021 0b03 	bic.w	fp, r1, #3
  4064ca:	44a3      	add	fp, r4
  4064cc:	f107 0010 	add.w	r0, r7, #16
  4064d0:	4583      	cmp	fp, r0
  4064d2:	da56      	bge.n	406582 <_realloc_r+0x26a>
  4064d4:	f01e 0f01 	tst.w	lr, #1
  4064d8:	f47f af4b 	bne.w	406372 <_realloc_r+0x5a>
  4064dc:	f855 1c08 	ldr.w	r1, [r5, #-8]
  4064e0:	eba9 0a01 	sub.w	sl, r9, r1
  4064e4:	f8da 1004 	ldr.w	r1, [sl, #4]
  4064e8:	f021 0103 	bic.w	r1, r1, #3
  4064ec:	448b      	add	fp, r1
  4064ee:	4558      	cmp	r0, fp
  4064f0:	dce2      	bgt.n	4064b8 <_realloc_r+0x1a0>
  4064f2:	4656      	mov	r6, sl
  4064f4:	f8da 100c 	ldr.w	r1, [sl, #12]
  4064f8:	f856 0f08 	ldr.w	r0, [r6, #8]!
  4064fc:	1f22      	subs	r2, r4, #4
  4064fe:	2a24      	cmp	r2, #36	; 0x24
  406500:	60c1      	str	r1, [r0, #12]
  406502:	6088      	str	r0, [r1, #8]
  406504:	f200 808f 	bhi.w	406626 <_realloc_r+0x30e>
  406508:	2a13      	cmp	r2, #19
  40650a:	f240 808a 	bls.w	406622 <_realloc_r+0x30a>
  40650e:	6829      	ldr	r1, [r5, #0]
  406510:	f8ca 1008 	str.w	r1, [sl, #8]
  406514:	6869      	ldr	r1, [r5, #4]
  406516:	f8ca 100c 	str.w	r1, [sl, #12]
  40651a:	2a1b      	cmp	r2, #27
  40651c:	f200 808a 	bhi.w	406634 <_realloc_r+0x31c>
  406520:	3508      	adds	r5, #8
  406522:	f10a 0210 	add.w	r2, sl, #16
  406526:	6829      	ldr	r1, [r5, #0]
  406528:	6011      	str	r1, [r2, #0]
  40652a:	6869      	ldr	r1, [r5, #4]
  40652c:	6051      	str	r1, [r2, #4]
  40652e:	68a9      	ldr	r1, [r5, #8]
  406530:	6091      	str	r1, [r2, #8]
  406532:	eb0a 0107 	add.w	r1, sl, r7
  406536:	ebab 0207 	sub.w	r2, fp, r7
  40653a:	f042 0201 	orr.w	r2, r2, #1
  40653e:	6099      	str	r1, [r3, #8]
  406540:	604a      	str	r2, [r1, #4]
  406542:	f8da 3004 	ldr.w	r3, [sl, #4]
  406546:	f003 0301 	and.w	r3, r3, #1
  40654a:	431f      	orrs	r7, r3
  40654c:	4640      	mov	r0, r8
  40654e:	f8ca 7004 	str.w	r7, [sl, #4]
  406552:	f7fe f845 	bl	4045e0 <__malloc_unlock>
  406556:	e751      	b.n	4063fc <_realloc_r+0xe4>
  406558:	682b      	ldr	r3, [r5, #0]
  40655a:	6003      	str	r3, [r0, #0]
  40655c:	686b      	ldr	r3, [r5, #4]
  40655e:	6043      	str	r3, [r0, #4]
  406560:	2a1b      	cmp	r2, #27
  406562:	d82d      	bhi.n	4065c0 <_realloc_r+0x2a8>
  406564:	f100 0308 	add.w	r3, r0, #8
  406568:	f105 0208 	add.w	r2, r5, #8
  40656c:	e71b      	b.n	4063a6 <_realloc_r+0x8e>
  40656e:	4632      	mov	r2, r6
  406570:	6829      	ldr	r1, [r5, #0]
  406572:	6011      	str	r1, [r2, #0]
  406574:	6869      	ldr	r1, [r5, #4]
  406576:	6051      	str	r1, [r2, #4]
  406578:	68a9      	ldr	r1, [r5, #8]
  40657a:	6091      	str	r1, [r2, #8]
  40657c:	461c      	mov	r4, r3
  40657e:	46d1      	mov	r9, sl
  406580:	e72a      	b.n	4063d8 <_realloc_r+0xc0>
  406582:	eb09 0107 	add.w	r1, r9, r7
  406586:	ebab 0b07 	sub.w	fp, fp, r7
  40658a:	f04b 0201 	orr.w	r2, fp, #1
  40658e:	6099      	str	r1, [r3, #8]
  406590:	604a      	str	r2, [r1, #4]
  406592:	f855 3c04 	ldr.w	r3, [r5, #-4]
  406596:	f003 0301 	and.w	r3, r3, #1
  40659a:	431f      	orrs	r7, r3
  40659c:	4640      	mov	r0, r8
  40659e:	f845 7c04 	str.w	r7, [r5, #-4]
  4065a2:	f7fe f81d 	bl	4045e0 <__malloc_unlock>
  4065a6:	462e      	mov	r6, r5
  4065a8:	e728      	b.n	4063fc <_realloc_r+0xe4>
  4065aa:	4629      	mov	r1, r5
  4065ac:	f7ff fe50 	bl	406250 <memmove>
  4065b0:	e6ff      	b.n	4063b2 <_realloc_r+0x9a>
  4065b2:	4629      	mov	r1, r5
  4065b4:	4630      	mov	r0, r6
  4065b6:	461c      	mov	r4, r3
  4065b8:	46d1      	mov	r9, sl
  4065ba:	f7ff fe49 	bl	406250 <memmove>
  4065be:	e70b      	b.n	4063d8 <_realloc_r+0xc0>
  4065c0:	68ab      	ldr	r3, [r5, #8]
  4065c2:	6083      	str	r3, [r0, #8]
  4065c4:	68eb      	ldr	r3, [r5, #12]
  4065c6:	60c3      	str	r3, [r0, #12]
  4065c8:	2a24      	cmp	r2, #36	; 0x24
  4065ca:	d017      	beq.n	4065fc <_realloc_r+0x2e4>
  4065cc:	f100 0310 	add.w	r3, r0, #16
  4065d0:	f105 0210 	add.w	r2, r5, #16
  4065d4:	e6e7      	b.n	4063a6 <_realloc_r+0x8e>
  4065d6:	f850 3c04 	ldr.w	r3, [r0, #-4]
  4065da:	f023 0303 	bic.w	r3, r3, #3
  4065de:	441c      	add	r4, r3
  4065e0:	462e      	mov	r6, r5
  4065e2:	e6f9      	b.n	4063d8 <_realloc_r+0xc0>
  4065e4:	68a9      	ldr	r1, [r5, #8]
  4065e6:	f8ca 1010 	str.w	r1, [sl, #16]
  4065ea:	68e9      	ldr	r1, [r5, #12]
  4065ec:	f8ca 1014 	str.w	r1, [sl, #20]
  4065f0:	2a24      	cmp	r2, #36	; 0x24
  4065f2:	d00c      	beq.n	40660e <_realloc_r+0x2f6>
  4065f4:	3510      	adds	r5, #16
  4065f6:	f10a 0218 	add.w	r2, sl, #24
  4065fa:	e7b9      	b.n	406570 <_realloc_r+0x258>
  4065fc:	692b      	ldr	r3, [r5, #16]
  4065fe:	6103      	str	r3, [r0, #16]
  406600:	696b      	ldr	r3, [r5, #20]
  406602:	6143      	str	r3, [r0, #20]
  406604:	f105 0218 	add.w	r2, r5, #24
  406608:	f100 0318 	add.w	r3, r0, #24
  40660c:	e6cb      	b.n	4063a6 <_realloc_r+0x8e>
  40660e:	692a      	ldr	r2, [r5, #16]
  406610:	f8ca 2018 	str.w	r2, [sl, #24]
  406614:	696a      	ldr	r2, [r5, #20]
  406616:	f8ca 201c 	str.w	r2, [sl, #28]
  40661a:	3518      	adds	r5, #24
  40661c:	f10a 0220 	add.w	r2, sl, #32
  406620:	e7a6      	b.n	406570 <_realloc_r+0x258>
  406622:	4632      	mov	r2, r6
  406624:	e77f      	b.n	406526 <_realloc_r+0x20e>
  406626:	4629      	mov	r1, r5
  406628:	4630      	mov	r0, r6
  40662a:	9301      	str	r3, [sp, #4]
  40662c:	f7ff fe10 	bl	406250 <memmove>
  406630:	9b01      	ldr	r3, [sp, #4]
  406632:	e77e      	b.n	406532 <_realloc_r+0x21a>
  406634:	68a9      	ldr	r1, [r5, #8]
  406636:	f8ca 1010 	str.w	r1, [sl, #16]
  40663a:	68e9      	ldr	r1, [r5, #12]
  40663c:	f8ca 1014 	str.w	r1, [sl, #20]
  406640:	2a24      	cmp	r2, #36	; 0x24
  406642:	d003      	beq.n	40664c <_realloc_r+0x334>
  406644:	3510      	adds	r5, #16
  406646:	f10a 0218 	add.w	r2, sl, #24
  40664a:	e76c      	b.n	406526 <_realloc_r+0x20e>
  40664c:	692a      	ldr	r2, [r5, #16]
  40664e:	f8ca 2018 	str.w	r2, [sl, #24]
  406652:	696a      	ldr	r2, [r5, #20]
  406654:	f8ca 201c 	str.w	r2, [sl, #28]
  406658:	3518      	adds	r5, #24
  40665a:	f10a 0220 	add.w	r2, sl, #32
  40665e:	e762      	b.n	406526 <_realloc_r+0x20e>
  406660:	20400440 	.word	0x20400440

00406664 <__sread>:
  406664:	b510      	push	{r4, lr}
  406666:	460c      	mov	r4, r1
  406668:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40666c:	f000 f9f6 	bl	406a5c <_read_r>
  406670:	2800      	cmp	r0, #0
  406672:	db03      	blt.n	40667c <__sread+0x18>
  406674:	6d23      	ldr	r3, [r4, #80]	; 0x50
  406676:	4403      	add	r3, r0
  406678:	6523      	str	r3, [r4, #80]	; 0x50
  40667a:	bd10      	pop	{r4, pc}
  40667c:	89a3      	ldrh	r3, [r4, #12]
  40667e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  406682:	81a3      	strh	r3, [r4, #12]
  406684:	bd10      	pop	{r4, pc}
  406686:	bf00      	nop

00406688 <__swrite>:
  406688:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40668c:	4616      	mov	r6, r2
  40668e:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  406692:	461f      	mov	r7, r3
  406694:	05d3      	lsls	r3, r2, #23
  406696:	460c      	mov	r4, r1
  406698:	4605      	mov	r5, r0
  40669a:	d507      	bpl.n	4066ac <__swrite+0x24>
  40669c:	2200      	movs	r2, #0
  40669e:	2302      	movs	r3, #2
  4066a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4066a4:	f000 f9c4 	bl	406a30 <_lseek_r>
  4066a8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4066ac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4066b0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  4066b4:	81a2      	strh	r2, [r4, #12]
  4066b6:	463b      	mov	r3, r7
  4066b8:	4632      	mov	r2, r6
  4066ba:	4628      	mov	r0, r5
  4066bc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4066c0:	f000 b8a4 	b.w	40680c <_write_r>

004066c4 <__sseek>:
  4066c4:	b510      	push	{r4, lr}
  4066c6:	460c      	mov	r4, r1
  4066c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4066cc:	f000 f9b0 	bl	406a30 <_lseek_r>
  4066d0:	89a3      	ldrh	r3, [r4, #12]
  4066d2:	1c42      	adds	r2, r0, #1
  4066d4:	bf0e      	itee	eq
  4066d6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  4066da:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  4066de:	6520      	strne	r0, [r4, #80]	; 0x50
  4066e0:	81a3      	strh	r3, [r4, #12]
  4066e2:	bd10      	pop	{r4, pc}

004066e4 <__sclose>:
  4066e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4066e8:	f000 b908 	b.w	4068fc <_close_r>

004066ec <__swbuf_r>:
  4066ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4066ee:	460d      	mov	r5, r1
  4066f0:	4614      	mov	r4, r2
  4066f2:	4606      	mov	r6, r0
  4066f4:	b110      	cbz	r0, 4066fc <__swbuf_r+0x10>
  4066f6:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4066f8:	2b00      	cmp	r3, #0
  4066fa:	d04b      	beq.n	406794 <__swbuf_r+0xa8>
  4066fc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  406700:	69a3      	ldr	r3, [r4, #24]
  406702:	60a3      	str	r3, [r4, #8]
  406704:	b291      	uxth	r1, r2
  406706:	0708      	lsls	r0, r1, #28
  406708:	d539      	bpl.n	40677e <__swbuf_r+0x92>
  40670a:	6923      	ldr	r3, [r4, #16]
  40670c:	2b00      	cmp	r3, #0
  40670e:	d036      	beq.n	40677e <__swbuf_r+0x92>
  406710:	b2ed      	uxtb	r5, r5
  406712:	0489      	lsls	r1, r1, #18
  406714:	462f      	mov	r7, r5
  406716:	d515      	bpl.n	406744 <__swbuf_r+0x58>
  406718:	6822      	ldr	r2, [r4, #0]
  40671a:	6961      	ldr	r1, [r4, #20]
  40671c:	1ad3      	subs	r3, r2, r3
  40671e:	428b      	cmp	r3, r1
  406720:	da1c      	bge.n	40675c <__swbuf_r+0x70>
  406722:	3301      	adds	r3, #1
  406724:	68a1      	ldr	r1, [r4, #8]
  406726:	1c50      	adds	r0, r2, #1
  406728:	3901      	subs	r1, #1
  40672a:	60a1      	str	r1, [r4, #8]
  40672c:	6020      	str	r0, [r4, #0]
  40672e:	7015      	strb	r5, [r2, #0]
  406730:	6962      	ldr	r2, [r4, #20]
  406732:	429a      	cmp	r2, r3
  406734:	d01a      	beq.n	40676c <__swbuf_r+0x80>
  406736:	89a3      	ldrh	r3, [r4, #12]
  406738:	07db      	lsls	r3, r3, #31
  40673a:	d501      	bpl.n	406740 <__swbuf_r+0x54>
  40673c:	2d0a      	cmp	r5, #10
  40673e:	d015      	beq.n	40676c <__swbuf_r+0x80>
  406740:	4638      	mov	r0, r7
  406742:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406744:	6e61      	ldr	r1, [r4, #100]	; 0x64
  406746:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  40674a:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  40674e:	81a2      	strh	r2, [r4, #12]
  406750:	6822      	ldr	r2, [r4, #0]
  406752:	6661      	str	r1, [r4, #100]	; 0x64
  406754:	6961      	ldr	r1, [r4, #20]
  406756:	1ad3      	subs	r3, r2, r3
  406758:	428b      	cmp	r3, r1
  40675a:	dbe2      	blt.n	406722 <__swbuf_r+0x36>
  40675c:	4621      	mov	r1, r4
  40675e:	4630      	mov	r0, r6
  406760:	f7ff f87a 	bl	405858 <_fflush_r>
  406764:	b940      	cbnz	r0, 406778 <__swbuf_r+0x8c>
  406766:	6822      	ldr	r2, [r4, #0]
  406768:	2301      	movs	r3, #1
  40676a:	e7db      	b.n	406724 <__swbuf_r+0x38>
  40676c:	4621      	mov	r1, r4
  40676e:	4630      	mov	r0, r6
  406770:	f7ff f872 	bl	405858 <_fflush_r>
  406774:	2800      	cmp	r0, #0
  406776:	d0e3      	beq.n	406740 <__swbuf_r+0x54>
  406778:	f04f 37ff 	mov.w	r7, #4294967295
  40677c:	e7e0      	b.n	406740 <__swbuf_r+0x54>
  40677e:	4621      	mov	r1, r4
  406780:	4630      	mov	r0, r6
  406782:	f7fe ff55 	bl	405630 <__swsetup_r>
  406786:	2800      	cmp	r0, #0
  406788:	d1f6      	bne.n	406778 <__swbuf_r+0x8c>
  40678a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40678e:	6923      	ldr	r3, [r4, #16]
  406790:	b291      	uxth	r1, r2
  406792:	e7bd      	b.n	406710 <__swbuf_r+0x24>
  406794:	f7ff f8b8 	bl	405908 <__sinit>
  406798:	e7b0      	b.n	4066fc <__swbuf_r+0x10>
  40679a:	bf00      	nop

0040679c <_wcrtomb_r>:
  40679c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40679e:	4606      	mov	r6, r0
  4067a0:	b085      	sub	sp, #20
  4067a2:	461f      	mov	r7, r3
  4067a4:	b189      	cbz	r1, 4067ca <_wcrtomb_r+0x2e>
  4067a6:	4c10      	ldr	r4, [pc, #64]	; (4067e8 <_wcrtomb_r+0x4c>)
  4067a8:	4d10      	ldr	r5, [pc, #64]	; (4067ec <_wcrtomb_r+0x50>)
  4067aa:	6824      	ldr	r4, [r4, #0]
  4067ac:	6b64      	ldr	r4, [r4, #52]	; 0x34
  4067ae:	2c00      	cmp	r4, #0
  4067b0:	bf08      	it	eq
  4067b2:	462c      	moveq	r4, r5
  4067b4:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  4067b8:	47a0      	blx	r4
  4067ba:	1c43      	adds	r3, r0, #1
  4067bc:	d103      	bne.n	4067c6 <_wcrtomb_r+0x2a>
  4067be:	2200      	movs	r2, #0
  4067c0:	238a      	movs	r3, #138	; 0x8a
  4067c2:	603a      	str	r2, [r7, #0]
  4067c4:	6033      	str	r3, [r6, #0]
  4067c6:	b005      	add	sp, #20
  4067c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4067ca:	460c      	mov	r4, r1
  4067cc:	4906      	ldr	r1, [pc, #24]	; (4067e8 <_wcrtomb_r+0x4c>)
  4067ce:	4a07      	ldr	r2, [pc, #28]	; (4067ec <_wcrtomb_r+0x50>)
  4067d0:	6809      	ldr	r1, [r1, #0]
  4067d2:	6b49      	ldr	r1, [r1, #52]	; 0x34
  4067d4:	2900      	cmp	r1, #0
  4067d6:	bf08      	it	eq
  4067d8:	4611      	moveq	r1, r2
  4067da:	4622      	mov	r2, r4
  4067dc:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  4067e0:	a901      	add	r1, sp, #4
  4067e2:	47a0      	blx	r4
  4067e4:	e7e9      	b.n	4067ba <_wcrtomb_r+0x1e>
  4067e6:	bf00      	nop
  4067e8:	20400014 	.word	0x20400014
  4067ec:	20400854 	.word	0x20400854

004067f0 <__ascii_wctomb>:
  4067f0:	b121      	cbz	r1, 4067fc <__ascii_wctomb+0xc>
  4067f2:	2aff      	cmp	r2, #255	; 0xff
  4067f4:	d804      	bhi.n	406800 <__ascii_wctomb+0x10>
  4067f6:	700a      	strb	r2, [r1, #0]
  4067f8:	2001      	movs	r0, #1
  4067fa:	4770      	bx	lr
  4067fc:	4608      	mov	r0, r1
  4067fe:	4770      	bx	lr
  406800:	238a      	movs	r3, #138	; 0x8a
  406802:	6003      	str	r3, [r0, #0]
  406804:	f04f 30ff 	mov.w	r0, #4294967295
  406808:	4770      	bx	lr
  40680a:	bf00      	nop

0040680c <_write_r>:
  40680c:	b570      	push	{r4, r5, r6, lr}
  40680e:	460d      	mov	r5, r1
  406810:	4c08      	ldr	r4, [pc, #32]	; (406834 <_write_r+0x28>)
  406812:	4611      	mov	r1, r2
  406814:	4606      	mov	r6, r0
  406816:	461a      	mov	r2, r3
  406818:	4628      	mov	r0, r5
  40681a:	2300      	movs	r3, #0
  40681c:	6023      	str	r3, [r4, #0]
  40681e:	f7f9 fd1b 	bl	400258 <_write>
  406822:	1c43      	adds	r3, r0, #1
  406824:	d000      	beq.n	406828 <_write_r+0x1c>
  406826:	bd70      	pop	{r4, r5, r6, pc}
  406828:	6823      	ldr	r3, [r4, #0]
  40682a:	2b00      	cmp	r3, #0
  40682c:	d0fb      	beq.n	406826 <_write_r+0x1a>
  40682e:	6033      	str	r3, [r6, #0]
  406830:	bd70      	pop	{r4, r5, r6, pc}
  406832:	bf00      	nop
  406834:	20400cec 	.word	0x20400cec

00406838 <__register_exitproc>:
  406838:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40683c:	4d2c      	ldr	r5, [pc, #176]	; (4068f0 <__register_exitproc+0xb8>)
  40683e:	4606      	mov	r6, r0
  406840:	6828      	ldr	r0, [r5, #0]
  406842:	4698      	mov	r8, r3
  406844:	460f      	mov	r7, r1
  406846:	4691      	mov	r9, r2
  406848:	f7ff fc1e 	bl	406088 <__retarget_lock_acquire_recursive>
  40684c:	4b29      	ldr	r3, [pc, #164]	; (4068f4 <__register_exitproc+0xbc>)
  40684e:	681c      	ldr	r4, [r3, #0]
  406850:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  406854:	2b00      	cmp	r3, #0
  406856:	d03e      	beq.n	4068d6 <__register_exitproc+0x9e>
  406858:	685a      	ldr	r2, [r3, #4]
  40685a:	2a1f      	cmp	r2, #31
  40685c:	dc1c      	bgt.n	406898 <__register_exitproc+0x60>
  40685e:	f102 0e01 	add.w	lr, r2, #1
  406862:	b176      	cbz	r6, 406882 <__register_exitproc+0x4a>
  406864:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  406868:	2401      	movs	r4, #1
  40686a:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  40686e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  406872:	4094      	lsls	r4, r2
  406874:	4320      	orrs	r0, r4
  406876:	2e02      	cmp	r6, #2
  406878:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  40687c:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  406880:	d023      	beq.n	4068ca <__register_exitproc+0x92>
  406882:	3202      	adds	r2, #2
  406884:	f8c3 e004 	str.w	lr, [r3, #4]
  406888:	6828      	ldr	r0, [r5, #0]
  40688a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  40688e:	f7ff fbfd 	bl	40608c <__retarget_lock_release_recursive>
  406892:	2000      	movs	r0, #0
  406894:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406898:	4b17      	ldr	r3, [pc, #92]	; (4068f8 <__register_exitproc+0xc0>)
  40689a:	b30b      	cbz	r3, 4068e0 <__register_exitproc+0xa8>
  40689c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  4068a0:	f7fd faf0 	bl	403e84 <malloc>
  4068a4:	4603      	mov	r3, r0
  4068a6:	b1d8      	cbz	r0, 4068e0 <__register_exitproc+0xa8>
  4068a8:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  4068ac:	6002      	str	r2, [r0, #0]
  4068ae:	2100      	movs	r1, #0
  4068b0:	6041      	str	r1, [r0, #4]
  4068b2:	460a      	mov	r2, r1
  4068b4:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  4068b8:	f04f 0e01 	mov.w	lr, #1
  4068bc:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  4068c0:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  4068c4:	2e00      	cmp	r6, #0
  4068c6:	d0dc      	beq.n	406882 <__register_exitproc+0x4a>
  4068c8:	e7cc      	b.n	406864 <__register_exitproc+0x2c>
  4068ca:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  4068ce:	430c      	orrs	r4, r1
  4068d0:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  4068d4:	e7d5      	b.n	406882 <__register_exitproc+0x4a>
  4068d6:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  4068da:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  4068de:	e7bb      	b.n	406858 <__register_exitproc+0x20>
  4068e0:	6828      	ldr	r0, [r5, #0]
  4068e2:	f7ff fbd3 	bl	40608c <__retarget_lock_release_recursive>
  4068e6:	f04f 30ff 	mov.w	r0, #4294967295
  4068ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4068ee:	bf00      	nop
  4068f0:	20400850 	.word	0x20400850
  4068f4:	00406e54 	.word	0x00406e54
  4068f8:	00403e85 	.word	0x00403e85

004068fc <_close_r>:
  4068fc:	b538      	push	{r3, r4, r5, lr}
  4068fe:	4c07      	ldr	r4, [pc, #28]	; (40691c <_close_r+0x20>)
  406900:	2300      	movs	r3, #0
  406902:	4605      	mov	r5, r0
  406904:	4608      	mov	r0, r1
  406906:	6023      	str	r3, [r4, #0]
  406908:	f7fa fb62 	bl	400fd0 <_close>
  40690c:	1c43      	adds	r3, r0, #1
  40690e:	d000      	beq.n	406912 <_close_r+0x16>
  406910:	bd38      	pop	{r3, r4, r5, pc}
  406912:	6823      	ldr	r3, [r4, #0]
  406914:	2b00      	cmp	r3, #0
  406916:	d0fb      	beq.n	406910 <_close_r+0x14>
  406918:	602b      	str	r3, [r5, #0]
  40691a:	bd38      	pop	{r3, r4, r5, pc}
  40691c:	20400cec 	.word	0x20400cec

00406920 <_fclose_r>:
  406920:	b570      	push	{r4, r5, r6, lr}
  406922:	b159      	cbz	r1, 40693c <_fclose_r+0x1c>
  406924:	4605      	mov	r5, r0
  406926:	460c      	mov	r4, r1
  406928:	b110      	cbz	r0, 406930 <_fclose_r+0x10>
  40692a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40692c:	2b00      	cmp	r3, #0
  40692e:	d03c      	beq.n	4069aa <_fclose_r+0x8a>
  406930:	6e63      	ldr	r3, [r4, #100]	; 0x64
  406932:	07d8      	lsls	r0, r3, #31
  406934:	d505      	bpl.n	406942 <_fclose_r+0x22>
  406936:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40693a:	b92b      	cbnz	r3, 406948 <_fclose_r+0x28>
  40693c:	2600      	movs	r6, #0
  40693e:	4630      	mov	r0, r6
  406940:	bd70      	pop	{r4, r5, r6, pc}
  406942:	89a3      	ldrh	r3, [r4, #12]
  406944:	0599      	lsls	r1, r3, #22
  406946:	d53c      	bpl.n	4069c2 <_fclose_r+0xa2>
  406948:	4621      	mov	r1, r4
  40694a:	4628      	mov	r0, r5
  40694c:	f7fe fee4 	bl	405718 <__sflush_r>
  406950:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  406952:	4606      	mov	r6, r0
  406954:	b133      	cbz	r3, 406964 <_fclose_r+0x44>
  406956:	69e1      	ldr	r1, [r4, #28]
  406958:	4628      	mov	r0, r5
  40695a:	4798      	blx	r3
  40695c:	2800      	cmp	r0, #0
  40695e:	bfb8      	it	lt
  406960:	f04f 36ff 	movlt.w	r6, #4294967295
  406964:	89a3      	ldrh	r3, [r4, #12]
  406966:	061a      	lsls	r2, r3, #24
  406968:	d422      	bmi.n	4069b0 <_fclose_r+0x90>
  40696a:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40696c:	b141      	cbz	r1, 406980 <_fclose_r+0x60>
  40696e:	f104 0340 	add.w	r3, r4, #64	; 0x40
  406972:	4299      	cmp	r1, r3
  406974:	d002      	beq.n	40697c <_fclose_r+0x5c>
  406976:	4628      	mov	r0, r5
  406978:	f7ff f8ec 	bl	405b54 <_free_r>
  40697c:	2300      	movs	r3, #0
  40697e:	6323      	str	r3, [r4, #48]	; 0x30
  406980:	6c61      	ldr	r1, [r4, #68]	; 0x44
  406982:	b121      	cbz	r1, 40698e <_fclose_r+0x6e>
  406984:	4628      	mov	r0, r5
  406986:	f7ff f8e5 	bl	405b54 <_free_r>
  40698a:	2300      	movs	r3, #0
  40698c:	6463      	str	r3, [r4, #68]	; 0x44
  40698e:	f7fe ffe7 	bl	405960 <__sfp_lock_acquire>
  406992:	6e63      	ldr	r3, [r4, #100]	; 0x64
  406994:	2200      	movs	r2, #0
  406996:	07db      	lsls	r3, r3, #31
  406998:	81a2      	strh	r2, [r4, #12]
  40699a:	d50e      	bpl.n	4069ba <_fclose_r+0x9a>
  40699c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40699e:	f7ff fb71 	bl	406084 <__retarget_lock_close_recursive>
  4069a2:	f7fe ffe3 	bl	40596c <__sfp_lock_release>
  4069a6:	4630      	mov	r0, r6
  4069a8:	bd70      	pop	{r4, r5, r6, pc}
  4069aa:	f7fe ffad 	bl	405908 <__sinit>
  4069ae:	e7bf      	b.n	406930 <_fclose_r+0x10>
  4069b0:	6921      	ldr	r1, [r4, #16]
  4069b2:	4628      	mov	r0, r5
  4069b4:	f7ff f8ce 	bl	405b54 <_free_r>
  4069b8:	e7d7      	b.n	40696a <_fclose_r+0x4a>
  4069ba:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4069bc:	f7ff fb66 	bl	40608c <__retarget_lock_release_recursive>
  4069c0:	e7ec      	b.n	40699c <_fclose_r+0x7c>
  4069c2:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4069c4:	f7ff fb60 	bl	406088 <__retarget_lock_acquire_recursive>
  4069c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4069cc:	2b00      	cmp	r3, #0
  4069ce:	d1bb      	bne.n	406948 <_fclose_r+0x28>
  4069d0:	6e66      	ldr	r6, [r4, #100]	; 0x64
  4069d2:	f016 0601 	ands.w	r6, r6, #1
  4069d6:	d1b1      	bne.n	40693c <_fclose_r+0x1c>
  4069d8:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4069da:	f7ff fb57 	bl	40608c <__retarget_lock_release_recursive>
  4069de:	4630      	mov	r0, r6
  4069e0:	bd70      	pop	{r4, r5, r6, pc}
  4069e2:	bf00      	nop

004069e4 <_fstat_r>:
  4069e4:	b538      	push	{r3, r4, r5, lr}
  4069e6:	460b      	mov	r3, r1
  4069e8:	4c07      	ldr	r4, [pc, #28]	; (406a08 <_fstat_r+0x24>)
  4069ea:	4605      	mov	r5, r0
  4069ec:	4611      	mov	r1, r2
  4069ee:	4618      	mov	r0, r3
  4069f0:	2300      	movs	r3, #0
  4069f2:	6023      	str	r3, [r4, #0]
  4069f4:	f7fa faef 	bl	400fd6 <_fstat>
  4069f8:	1c43      	adds	r3, r0, #1
  4069fa:	d000      	beq.n	4069fe <_fstat_r+0x1a>
  4069fc:	bd38      	pop	{r3, r4, r5, pc}
  4069fe:	6823      	ldr	r3, [r4, #0]
  406a00:	2b00      	cmp	r3, #0
  406a02:	d0fb      	beq.n	4069fc <_fstat_r+0x18>
  406a04:	602b      	str	r3, [r5, #0]
  406a06:	bd38      	pop	{r3, r4, r5, pc}
  406a08:	20400cec 	.word	0x20400cec

00406a0c <_isatty_r>:
  406a0c:	b538      	push	{r3, r4, r5, lr}
  406a0e:	4c07      	ldr	r4, [pc, #28]	; (406a2c <_isatty_r+0x20>)
  406a10:	2300      	movs	r3, #0
  406a12:	4605      	mov	r5, r0
  406a14:	4608      	mov	r0, r1
  406a16:	6023      	str	r3, [r4, #0]
  406a18:	f7fa fae2 	bl	400fe0 <_isatty>
  406a1c:	1c43      	adds	r3, r0, #1
  406a1e:	d000      	beq.n	406a22 <_isatty_r+0x16>
  406a20:	bd38      	pop	{r3, r4, r5, pc}
  406a22:	6823      	ldr	r3, [r4, #0]
  406a24:	2b00      	cmp	r3, #0
  406a26:	d0fb      	beq.n	406a20 <_isatty_r+0x14>
  406a28:	602b      	str	r3, [r5, #0]
  406a2a:	bd38      	pop	{r3, r4, r5, pc}
  406a2c:	20400cec 	.word	0x20400cec

00406a30 <_lseek_r>:
  406a30:	b570      	push	{r4, r5, r6, lr}
  406a32:	460d      	mov	r5, r1
  406a34:	4c08      	ldr	r4, [pc, #32]	; (406a58 <_lseek_r+0x28>)
  406a36:	4611      	mov	r1, r2
  406a38:	4606      	mov	r6, r0
  406a3a:	461a      	mov	r2, r3
  406a3c:	4628      	mov	r0, r5
  406a3e:	2300      	movs	r3, #0
  406a40:	6023      	str	r3, [r4, #0]
  406a42:	f7fa facf 	bl	400fe4 <_lseek>
  406a46:	1c43      	adds	r3, r0, #1
  406a48:	d000      	beq.n	406a4c <_lseek_r+0x1c>
  406a4a:	bd70      	pop	{r4, r5, r6, pc}
  406a4c:	6823      	ldr	r3, [r4, #0]
  406a4e:	2b00      	cmp	r3, #0
  406a50:	d0fb      	beq.n	406a4a <_lseek_r+0x1a>
  406a52:	6033      	str	r3, [r6, #0]
  406a54:	bd70      	pop	{r4, r5, r6, pc}
  406a56:	bf00      	nop
  406a58:	20400cec 	.word	0x20400cec

00406a5c <_read_r>:
  406a5c:	b570      	push	{r4, r5, r6, lr}
  406a5e:	460d      	mov	r5, r1
  406a60:	4c08      	ldr	r4, [pc, #32]	; (406a84 <_read_r+0x28>)
  406a62:	4611      	mov	r1, r2
  406a64:	4606      	mov	r6, r0
  406a66:	461a      	mov	r2, r3
  406a68:	4628      	mov	r0, r5
  406a6a:	2300      	movs	r3, #0
  406a6c:	6023      	str	r3, [r4, #0]
  406a6e:	f7f9 fbd5 	bl	40021c <_read>
  406a72:	1c43      	adds	r3, r0, #1
  406a74:	d000      	beq.n	406a78 <_read_r+0x1c>
  406a76:	bd70      	pop	{r4, r5, r6, pc}
  406a78:	6823      	ldr	r3, [r4, #0]
  406a7a:	2b00      	cmp	r3, #0
  406a7c:	d0fb      	beq.n	406a76 <_read_r+0x1a>
  406a7e:	6033      	str	r3, [r6, #0]
  406a80:	bd70      	pop	{r4, r5, r6, pc}
  406a82:	bf00      	nop
  406a84:	20400cec 	.word	0x20400cec

00406a88 <__aeabi_uldivmod>:
  406a88:	b953      	cbnz	r3, 406aa0 <__aeabi_uldivmod+0x18>
  406a8a:	b94a      	cbnz	r2, 406aa0 <__aeabi_uldivmod+0x18>
  406a8c:	2900      	cmp	r1, #0
  406a8e:	bf08      	it	eq
  406a90:	2800      	cmpeq	r0, #0
  406a92:	bf1c      	itt	ne
  406a94:	f04f 31ff 	movne.w	r1, #4294967295
  406a98:	f04f 30ff 	movne.w	r0, #4294967295
  406a9c:	f000 b97a 	b.w	406d94 <__aeabi_idiv0>
  406aa0:	f1ad 0c08 	sub.w	ip, sp, #8
  406aa4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  406aa8:	f000 f806 	bl	406ab8 <__udivmoddi4>
  406aac:	f8dd e004 	ldr.w	lr, [sp, #4]
  406ab0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  406ab4:	b004      	add	sp, #16
  406ab6:	4770      	bx	lr

00406ab8 <__udivmoddi4>:
  406ab8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  406abc:	468c      	mov	ip, r1
  406abe:	460d      	mov	r5, r1
  406ac0:	4604      	mov	r4, r0
  406ac2:	9e08      	ldr	r6, [sp, #32]
  406ac4:	2b00      	cmp	r3, #0
  406ac6:	d151      	bne.n	406b6c <__udivmoddi4+0xb4>
  406ac8:	428a      	cmp	r2, r1
  406aca:	4617      	mov	r7, r2
  406acc:	d96d      	bls.n	406baa <__udivmoddi4+0xf2>
  406ace:	fab2 fe82 	clz	lr, r2
  406ad2:	f1be 0f00 	cmp.w	lr, #0
  406ad6:	d00b      	beq.n	406af0 <__udivmoddi4+0x38>
  406ad8:	f1ce 0c20 	rsb	ip, lr, #32
  406adc:	fa01 f50e 	lsl.w	r5, r1, lr
  406ae0:	fa20 fc0c 	lsr.w	ip, r0, ip
  406ae4:	fa02 f70e 	lsl.w	r7, r2, lr
  406ae8:	ea4c 0c05 	orr.w	ip, ip, r5
  406aec:	fa00 f40e 	lsl.w	r4, r0, lr
  406af0:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  406af4:	0c25      	lsrs	r5, r4, #16
  406af6:	fbbc f8fa 	udiv	r8, ip, sl
  406afa:	fa1f f987 	uxth.w	r9, r7
  406afe:	fb0a cc18 	mls	ip, sl, r8, ip
  406b02:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  406b06:	fb08 f309 	mul.w	r3, r8, r9
  406b0a:	42ab      	cmp	r3, r5
  406b0c:	d90a      	bls.n	406b24 <__udivmoddi4+0x6c>
  406b0e:	19ed      	adds	r5, r5, r7
  406b10:	f108 32ff 	add.w	r2, r8, #4294967295
  406b14:	f080 8123 	bcs.w	406d5e <__udivmoddi4+0x2a6>
  406b18:	42ab      	cmp	r3, r5
  406b1a:	f240 8120 	bls.w	406d5e <__udivmoddi4+0x2a6>
  406b1e:	f1a8 0802 	sub.w	r8, r8, #2
  406b22:	443d      	add	r5, r7
  406b24:	1aed      	subs	r5, r5, r3
  406b26:	b2a4      	uxth	r4, r4
  406b28:	fbb5 f0fa 	udiv	r0, r5, sl
  406b2c:	fb0a 5510 	mls	r5, sl, r0, r5
  406b30:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  406b34:	fb00 f909 	mul.w	r9, r0, r9
  406b38:	45a1      	cmp	r9, r4
  406b3a:	d909      	bls.n	406b50 <__udivmoddi4+0x98>
  406b3c:	19e4      	adds	r4, r4, r7
  406b3e:	f100 33ff 	add.w	r3, r0, #4294967295
  406b42:	f080 810a 	bcs.w	406d5a <__udivmoddi4+0x2a2>
  406b46:	45a1      	cmp	r9, r4
  406b48:	f240 8107 	bls.w	406d5a <__udivmoddi4+0x2a2>
  406b4c:	3802      	subs	r0, #2
  406b4e:	443c      	add	r4, r7
  406b50:	eba4 0409 	sub.w	r4, r4, r9
  406b54:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  406b58:	2100      	movs	r1, #0
  406b5a:	2e00      	cmp	r6, #0
  406b5c:	d061      	beq.n	406c22 <__udivmoddi4+0x16a>
  406b5e:	fa24 f40e 	lsr.w	r4, r4, lr
  406b62:	2300      	movs	r3, #0
  406b64:	6034      	str	r4, [r6, #0]
  406b66:	6073      	str	r3, [r6, #4]
  406b68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406b6c:	428b      	cmp	r3, r1
  406b6e:	d907      	bls.n	406b80 <__udivmoddi4+0xc8>
  406b70:	2e00      	cmp	r6, #0
  406b72:	d054      	beq.n	406c1e <__udivmoddi4+0x166>
  406b74:	2100      	movs	r1, #0
  406b76:	e886 0021 	stmia.w	r6, {r0, r5}
  406b7a:	4608      	mov	r0, r1
  406b7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406b80:	fab3 f183 	clz	r1, r3
  406b84:	2900      	cmp	r1, #0
  406b86:	f040 808e 	bne.w	406ca6 <__udivmoddi4+0x1ee>
  406b8a:	42ab      	cmp	r3, r5
  406b8c:	d302      	bcc.n	406b94 <__udivmoddi4+0xdc>
  406b8e:	4282      	cmp	r2, r0
  406b90:	f200 80fa 	bhi.w	406d88 <__udivmoddi4+0x2d0>
  406b94:	1a84      	subs	r4, r0, r2
  406b96:	eb65 0503 	sbc.w	r5, r5, r3
  406b9a:	2001      	movs	r0, #1
  406b9c:	46ac      	mov	ip, r5
  406b9e:	2e00      	cmp	r6, #0
  406ba0:	d03f      	beq.n	406c22 <__udivmoddi4+0x16a>
  406ba2:	e886 1010 	stmia.w	r6, {r4, ip}
  406ba6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406baa:	b912      	cbnz	r2, 406bb2 <__udivmoddi4+0xfa>
  406bac:	2701      	movs	r7, #1
  406bae:	fbb7 f7f2 	udiv	r7, r7, r2
  406bb2:	fab7 fe87 	clz	lr, r7
  406bb6:	f1be 0f00 	cmp.w	lr, #0
  406bba:	d134      	bne.n	406c26 <__udivmoddi4+0x16e>
  406bbc:	1beb      	subs	r3, r5, r7
  406bbe:	0c3a      	lsrs	r2, r7, #16
  406bc0:	fa1f fc87 	uxth.w	ip, r7
  406bc4:	2101      	movs	r1, #1
  406bc6:	fbb3 f8f2 	udiv	r8, r3, r2
  406bca:	0c25      	lsrs	r5, r4, #16
  406bcc:	fb02 3318 	mls	r3, r2, r8, r3
  406bd0:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  406bd4:	fb0c f308 	mul.w	r3, ip, r8
  406bd8:	42ab      	cmp	r3, r5
  406bda:	d907      	bls.n	406bec <__udivmoddi4+0x134>
  406bdc:	19ed      	adds	r5, r5, r7
  406bde:	f108 30ff 	add.w	r0, r8, #4294967295
  406be2:	d202      	bcs.n	406bea <__udivmoddi4+0x132>
  406be4:	42ab      	cmp	r3, r5
  406be6:	f200 80d1 	bhi.w	406d8c <__udivmoddi4+0x2d4>
  406bea:	4680      	mov	r8, r0
  406bec:	1aed      	subs	r5, r5, r3
  406bee:	b2a3      	uxth	r3, r4
  406bf0:	fbb5 f0f2 	udiv	r0, r5, r2
  406bf4:	fb02 5510 	mls	r5, r2, r0, r5
  406bf8:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  406bfc:	fb0c fc00 	mul.w	ip, ip, r0
  406c00:	45a4      	cmp	ip, r4
  406c02:	d907      	bls.n	406c14 <__udivmoddi4+0x15c>
  406c04:	19e4      	adds	r4, r4, r7
  406c06:	f100 33ff 	add.w	r3, r0, #4294967295
  406c0a:	d202      	bcs.n	406c12 <__udivmoddi4+0x15a>
  406c0c:	45a4      	cmp	ip, r4
  406c0e:	f200 80b8 	bhi.w	406d82 <__udivmoddi4+0x2ca>
  406c12:	4618      	mov	r0, r3
  406c14:	eba4 040c 	sub.w	r4, r4, ip
  406c18:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  406c1c:	e79d      	b.n	406b5a <__udivmoddi4+0xa2>
  406c1e:	4631      	mov	r1, r6
  406c20:	4630      	mov	r0, r6
  406c22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406c26:	f1ce 0420 	rsb	r4, lr, #32
  406c2a:	fa05 f30e 	lsl.w	r3, r5, lr
  406c2e:	fa07 f70e 	lsl.w	r7, r7, lr
  406c32:	fa20 f804 	lsr.w	r8, r0, r4
  406c36:	0c3a      	lsrs	r2, r7, #16
  406c38:	fa25 f404 	lsr.w	r4, r5, r4
  406c3c:	ea48 0803 	orr.w	r8, r8, r3
  406c40:	fbb4 f1f2 	udiv	r1, r4, r2
  406c44:	ea4f 4518 	mov.w	r5, r8, lsr #16
  406c48:	fb02 4411 	mls	r4, r2, r1, r4
  406c4c:	fa1f fc87 	uxth.w	ip, r7
  406c50:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  406c54:	fb01 f30c 	mul.w	r3, r1, ip
  406c58:	42ab      	cmp	r3, r5
  406c5a:	fa00 f40e 	lsl.w	r4, r0, lr
  406c5e:	d909      	bls.n	406c74 <__udivmoddi4+0x1bc>
  406c60:	19ed      	adds	r5, r5, r7
  406c62:	f101 30ff 	add.w	r0, r1, #4294967295
  406c66:	f080 808a 	bcs.w	406d7e <__udivmoddi4+0x2c6>
  406c6a:	42ab      	cmp	r3, r5
  406c6c:	f240 8087 	bls.w	406d7e <__udivmoddi4+0x2c6>
  406c70:	3902      	subs	r1, #2
  406c72:	443d      	add	r5, r7
  406c74:	1aeb      	subs	r3, r5, r3
  406c76:	fa1f f588 	uxth.w	r5, r8
  406c7a:	fbb3 f0f2 	udiv	r0, r3, r2
  406c7e:	fb02 3310 	mls	r3, r2, r0, r3
  406c82:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  406c86:	fb00 f30c 	mul.w	r3, r0, ip
  406c8a:	42ab      	cmp	r3, r5
  406c8c:	d907      	bls.n	406c9e <__udivmoddi4+0x1e6>
  406c8e:	19ed      	adds	r5, r5, r7
  406c90:	f100 38ff 	add.w	r8, r0, #4294967295
  406c94:	d26f      	bcs.n	406d76 <__udivmoddi4+0x2be>
  406c96:	42ab      	cmp	r3, r5
  406c98:	d96d      	bls.n	406d76 <__udivmoddi4+0x2be>
  406c9a:	3802      	subs	r0, #2
  406c9c:	443d      	add	r5, r7
  406c9e:	1aeb      	subs	r3, r5, r3
  406ca0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  406ca4:	e78f      	b.n	406bc6 <__udivmoddi4+0x10e>
  406ca6:	f1c1 0720 	rsb	r7, r1, #32
  406caa:	fa22 f807 	lsr.w	r8, r2, r7
  406cae:	408b      	lsls	r3, r1
  406cb0:	fa05 f401 	lsl.w	r4, r5, r1
  406cb4:	ea48 0303 	orr.w	r3, r8, r3
  406cb8:	fa20 fe07 	lsr.w	lr, r0, r7
  406cbc:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  406cc0:	40fd      	lsrs	r5, r7
  406cc2:	ea4e 0e04 	orr.w	lr, lr, r4
  406cc6:	fbb5 f9fc 	udiv	r9, r5, ip
  406cca:	ea4f 441e 	mov.w	r4, lr, lsr #16
  406cce:	fb0c 5519 	mls	r5, ip, r9, r5
  406cd2:	fa1f f883 	uxth.w	r8, r3
  406cd6:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  406cda:	fb09 f408 	mul.w	r4, r9, r8
  406cde:	42ac      	cmp	r4, r5
  406ce0:	fa02 f201 	lsl.w	r2, r2, r1
  406ce4:	fa00 fa01 	lsl.w	sl, r0, r1
  406ce8:	d908      	bls.n	406cfc <__udivmoddi4+0x244>
  406cea:	18ed      	adds	r5, r5, r3
  406cec:	f109 30ff 	add.w	r0, r9, #4294967295
  406cf0:	d243      	bcs.n	406d7a <__udivmoddi4+0x2c2>
  406cf2:	42ac      	cmp	r4, r5
  406cf4:	d941      	bls.n	406d7a <__udivmoddi4+0x2c2>
  406cf6:	f1a9 0902 	sub.w	r9, r9, #2
  406cfa:	441d      	add	r5, r3
  406cfc:	1b2d      	subs	r5, r5, r4
  406cfe:	fa1f fe8e 	uxth.w	lr, lr
  406d02:	fbb5 f0fc 	udiv	r0, r5, ip
  406d06:	fb0c 5510 	mls	r5, ip, r0, r5
  406d0a:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  406d0e:	fb00 f808 	mul.w	r8, r0, r8
  406d12:	45a0      	cmp	r8, r4
  406d14:	d907      	bls.n	406d26 <__udivmoddi4+0x26e>
  406d16:	18e4      	adds	r4, r4, r3
  406d18:	f100 35ff 	add.w	r5, r0, #4294967295
  406d1c:	d229      	bcs.n	406d72 <__udivmoddi4+0x2ba>
  406d1e:	45a0      	cmp	r8, r4
  406d20:	d927      	bls.n	406d72 <__udivmoddi4+0x2ba>
  406d22:	3802      	subs	r0, #2
  406d24:	441c      	add	r4, r3
  406d26:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  406d2a:	eba4 0408 	sub.w	r4, r4, r8
  406d2e:	fba0 8902 	umull	r8, r9, r0, r2
  406d32:	454c      	cmp	r4, r9
  406d34:	46c6      	mov	lr, r8
  406d36:	464d      	mov	r5, r9
  406d38:	d315      	bcc.n	406d66 <__udivmoddi4+0x2ae>
  406d3a:	d012      	beq.n	406d62 <__udivmoddi4+0x2aa>
  406d3c:	b156      	cbz	r6, 406d54 <__udivmoddi4+0x29c>
  406d3e:	ebba 030e 	subs.w	r3, sl, lr
  406d42:	eb64 0405 	sbc.w	r4, r4, r5
  406d46:	fa04 f707 	lsl.w	r7, r4, r7
  406d4a:	40cb      	lsrs	r3, r1
  406d4c:	431f      	orrs	r7, r3
  406d4e:	40cc      	lsrs	r4, r1
  406d50:	6037      	str	r7, [r6, #0]
  406d52:	6074      	str	r4, [r6, #4]
  406d54:	2100      	movs	r1, #0
  406d56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406d5a:	4618      	mov	r0, r3
  406d5c:	e6f8      	b.n	406b50 <__udivmoddi4+0x98>
  406d5e:	4690      	mov	r8, r2
  406d60:	e6e0      	b.n	406b24 <__udivmoddi4+0x6c>
  406d62:	45c2      	cmp	sl, r8
  406d64:	d2ea      	bcs.n	406d3c <__udivmoddi4+0x284>
  406d66:	ebb8 0e02 	subs.w	lr, r8, r2
  406d6a:	eb69 0503 	sbc.w	r5, r9, r3
  406d6e:	3801      	subs	r0, #1
  406d70:	e7e4      	b.n	406d3c <__udivmoddi4+0x284>
  406d72:	4628      	mov	r0, r5
  406d74:	e7d7      	b.n	406d26 <__udivmoddi4+0x26e>
  406d76:	4640      	mov	r0, r8
  406d78:	e791      	b.n	406c9e <__udivmoddi4+0x1e6>
  406d7a:	4681      	mov	r9, r0
  406d7c:	e7be      	b.n	406cfc <__udivmoddi4+0x244>
  406d7e:	4601      	mov	r1, r0
  406d80:	e778      	b.n	406c74 <__udivmoddi4+0x1bc>
  406d82:	3802      	subs	r0, #2
  406d84:	443c      	add	r4, r7
  406d86:	e745      	b.n	406c14 <__udivmoddi4+0x15c>
  406d88:	4608      	mov	r0, r1
  406d8a:	e708      	b.n	406b9e <__udivmoddi4+0xe6>
  406d8c:	f1a8 0802 	sub.w	r8, r8, #2
  406d90:	443d      	add	r5, r7
  406d92:	e72b      	b.n	406bec <__udivmoddi4+0x134>

00406d94 <__aeabi_idiv0>:
  406d94:	4770      	bx	lr
  406d96:	bf00      	nop
  406d98:	454c4449 	.word	0x454c4449
  406d9c:	00000000 	.word	0x00000000
  406da0:	51726d54 	.word	0x51726d54
  406da4:	00000000 	.word	0x00000000
  406da8:	20726d54 	.word	0x20726d54
  406dac:	00637653 	.word	0x00637653
  406db0:	34306368 	.word	0x34306368
  406db4:	0000415f 	.word	0x0000415f
  406db8:	6c696146 	.word	0x6c696146
  406dbc:	74206465 	.word	0x74206465
  406dc0:	7263206f 	.word	0x7263206f
  406dc4:	65746165 	.word	0x65746165
  406dc8:	72615520 	.word	0x72615520
  406dcc:	20785474 	.word	0x20785474
  406dd0:	6b736174 	.word	0x6b736174
  406dd4:	00000a0d 	.word	0x00000a0d
  406dd8:	6c636963 	.word	0x6c636963
  406ddc:	00007365 	.word	0x00007365
  406de0:	65746177 	.word	0x65746177
  406de4:	00000072 	.word	0x00000072
  406de8:	63656661 	.word	0x63656661
  406dec:	00000000 	.word	0x00000000
  406df0:	50200a20 	.word	0x50200a20
  406df4:	25203a48 	.word	0x25203a48
  406df8:	000a2064 	.word	0x000a2064
  406dfc:	0000000a 	.word	0x0000000a
  406e00:	6576694e 	.word	0x6576694e
  406e04:	6564206c 	.word	0x6564206c
  406e08:	75676120 	.word	0x75676120
  406e0c:	203d2061 	.word	0x203d2061
  406e10:	63206425 	.word	0x63206425
  406e14:	000a0a6d 	.word	0x000a0a6d
  406e18:	6157200a 	.word	0x6157200a
  406e1c:	20726574 	.word	0x20726574
  406e20:	776f6c66 	.word	0x776f6c66
  406e24:	25203d20 	.word	0x25203d20
  406e28:	00000964 	.word	0x00000964
  406e2c:	4c434943 	.word	0x4c434943
  406e30:	3d20534f 	.word	0x3d20534f
  406e34:	09642520 	.word	0x09642520
  406e38:	00000000 	.word	0x00000000
  406e3c:	63617473 	.word	0x63617473
  406e40:	766f206b 	.word	0x766f206b
  406e44:	6c667265 	.word	0x6c667265
  406e48:	2520776f 	.word	0x2520776f
  406e4c:	73252078 	.word	0x73252078
  406e50:	00000a0d 	.word	0x00000a0d

00406e54 <_global_impure_ptr>:
  406e54:	20400018 33323130 37363534 42413938     ..@ 0123456789AB
  406e64:	46454443 00000000 33323130 37363534     CDEF....01234567
  406e74:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
  406e84:	0000296c                                l)..

00406e88 <blanks.7217>:
  406e88:	20202020 20202020 20202020 20202020                     

00406e98 <zeroes.7218>:
  406e98:	30303030 30303030 30303030 30303030     0000000000000000
  406ea8:	00000043 49534f50 00000058 0000002e     C...POSIX.......

00406eb8 <_ctype_>:
  406eb8:	20202000 20202020 28282020 20282828     .         ((((( 
  406ec8:	20202020 20202020 20202020 20202020                     
  406ed8:	10108820 10101010 10101010 10101010      ...............
  406ee8:	04040410 04040404 10040404 10101010     ................
  406ef8:	41411010 41414141 01010101 01010101     ..AAAAAA........
  406f08:	01010101 01010101 01010101 10101010     ................
  406f18:	42421010 42424242 02020202 02020202     ..BBBBBB........
  406f28:	02020202 02020202 02020202 10101010     ................
  406f38:	00000020 00000000 00000000 00000000      ...............
	...

00406fbc <_init>:
  406fbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406fbe:	bf00      	nop
  406fc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  406fc2:	bc08      	pop	{r3}
  406fc4:	469e      	mov	lr, r3
  406fc6:	4770      	bx	lr

00406fc8 <__init_array_start>:
  406fc8:	004056f9 	.word	0x004056f9

00406fcc <__frame_dummy_init_array_entry>:
  406fcc:	00400165                                e.@.

00406fd0 <_fini>:
  406fd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406fd2:	bf00      	nop
  406fd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  406fd6:	bc08      	pop	{r3}
  406fd8:	469e      	mov	lr, r3
  406fda:	4770      	bx	lr

00406fdc <__fini_array_start>:
  406fdc:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr

2040000a <g_interrupt_enabled>:
2040000a:	0001                                        ..

2040000c <SystemCoreClock>:
2040000c:	0900 003d                                   ..=.

20400010 <uxCriticalNesting>:
20400010:	aaaa aaaa                                   ....

20400014 <_impure_ptr>:
20400014:	0018 2040                                   ..@ 

20400018 <impure_data>:
20400018:	0000 0000 0304 2040 036c 2040 03d4 2040     ......@ l.@ ..@ 
	...
204000c0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000d0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400440 <__malloc_av_>:
	...
20400448:	0440 2040 0440 2040 0448 2040 0448 2040     @.@ @.@ H.@ H.@ 
20400458:	0450 2040 0450 2040 0458 2040 0458 2040     P.@ P.@ X.@ X.@ 
20400468:	0460 2040 0460 2040 0468 2040 0468 2040     `.@ `.@ h.@ h.@ 
20400478:	0470 2040 0470 2040 0478 2040 0478 2040     p.@ p.@ x.@ x.@ 
20400488:	0480 2040 0480 2040 0488 2040 0488 2040     ..@ ..@ ..@ ..@ 
20400498:	0490 2040 0490 2040 0498 2040 0498 2040     ..@ ..@ ..@ ..@ 
204004a8:	04a0 2040 04a0 2040 04a8 2040 04a8 2040     ..@ ..@ ..@ ..@ 
204004b8:	04b0 2040 04b0 2040 04b8 2040 04b8 2040     ..@ ..@ ..@ ..@ 
204004c8:	04c0 2040 04c0 2040 04c8 2040 04c8 2040     ..@ ..@ ..@ ..@ 
204004d8:	04d0 2040 04d0 2040 04d8 2040 04d8 2040     ..@ ..@ ..@ ..@ 
204004e8:	04e0 2040 04e0 2040 04e8 2040 04e8 2040     ..@ ..@ ..@ ..@ 
204004f8:	04f0 2040 04f0 2040 04f8 2040 04f8 2040     ..@ ..@ ..@ ..@ 
20400508:	0500 2040 0500 2040 0508 2040 0508 2040     ..@ ..@ ..@ ..@ 
20400518:	0510 2040 0510 2040 0518 2040 0518 2040     ..@ ..@ ..@ ..@ 
20400528:	0520 2040 0520 2040 0528 2040 0528 2040      .@  .@ (.@ (.@ 
20400538:	0530 2040 0530 2040 0538 2040 0538 2040     0.@ 0.@ 8.@ 8.@ 
20400548:	0540 2040 0540 2040 0548 2040 0548 2040     @.@ @.@ H.@ H.@ 
20400558:	0550 2040 0550 2040 0558 2040 0558 2040     P.@ P.@ X.@ X.@ 
20400568:	0560 2040 0560 2040 0568 2040 0568 2040     `.@ `.@ h.@ h.@ 
20400578:	0570 2040 0570 2040 0578 2040 0578 2040     p.@ p.@ x.@ x.@ 
20400588:	0580 2040 0580 2040 0588 2040 0588 2040     ..@ ..@ ..@ ..@ 
20400598:	0590 2040 0590 2040 0598 2040 0598 2040     ..@ ..@ ..@ ..@ 
204005a8:	05a0 2040 05a0 2040 05a8 2040 05a8 2040     ..@ ..@ ..@ ..@ 
204005b8:	05b0 2040 05b0 2040 05b8 2040 05b8 2040     ..@ ..@ ..@ ..@ 
204005c8:	05c0 2040 05c0 2040 05c8 2040 05c8 2040     ..@ ..@ ..@ ..@ 
204005d8:	05d0 2040 05d0 2040 05d8 2040 05d8 2040     ..@ ..@ ..@ ..@ 
204005e8:	05e0 2040 05e0 2040 05e8 2040 05e8 2040     ..@ ..@ ..@ ..@ 
204005f8:	05f0 2040 05f0 2040 05f8 2040 05f8 2040     ..@ ..@ ..@ ..@ 
20400608:	0600 2040 0600 2040 0608 2040 0608 2040     ..@ ..@ ..@ ..@ 
20400618:	0610 2040 0610 2040 0618 2040 0618 2040     ..@ ..@ ..@ ..@ 
20400628:	0620 2040 0620 2040 0628 2040 0628 2040      .@  .@ (.@ (.@ 
20400638:	0630 2040 0630 2040 0638 2040 0638 2040     0.@ 0.@ 8.@ 8.@ 
20400648:	0640 2040 0640 2040 0648 2040 0648 2040     @.@ @.@ H.@ H.@ 
20400658:	0650 2040 0650 2040 0658 2040 0658 2040     P.@ P.@ X.@ X.@ 
20400668:	0660 2040 0660 2040 0668 2040 0668 2040     `.@ `.@ h.@ h.@ 
20400678:	0670 2040 0670 2040 0678 2040 0678 2040     p.@ p.@ x.@ x.@ 
20400688:	0680 2040 0680 2040 0688 2040 0688 2040     ..@ ..@ ..@ ..@ 
20400698:	0690 2040 0690 2040 0698 2040 0698 2040     ..@ ..@ ..@ ..@ 
204006a8:	06a0 2040 06a0 2040 06a8 2040 06a8 2040     ..@ ..@ ..@ ..@ 
204006b8:	06b0 2040 06b0 2040 06b8 2040 06b8 2040     ..@ ..@ ..@ ..@ 
204006c8:	06c0 2040 06c0 2040 06c8 2040 06c8 2040     ..@ ..@ ..@ ..@ 
204006d8:	06d0 2040 06d0 2040 06d8 2040 06d8 2040     ..@ ..@ ..@ ..@ 
204006e8:	06e0 2040 06e0 2040 06e8 2040 06e8 2040     ..@ ..@ ..@ ..@ 
204006f8:	06f0 2040 06f0 2040 06f8 2040 06f8 2040     ..@ ..@ ..@ ..@ 
20400708:	0700 2040 0700 2040 0708 2040 0708 2040     ..@ ..@ ..@ ..@ 
20400718:	0710 2040 0710 2040 0718 2040 0718 2040     ..@ ..@ ..@ ..@ 
20400728:	0720 2040 0720 2040 0728 2040 0728 2040      .@  .@ (.@ (.@ 
20400738:	0730 2040 0730 2040 0738 2040 0738 2040     0.@ 0.@ 8.@ 8.@ 
20400748:	0740 2040 0740 2040 0748 2040 0748 2040     @.@ @.@ H.@ H.@ 
20400758:	0750 2040 0750 2040 0758 2040 0758 2040     P.@ P.@ X.@ X.@ 
20400768:	0760 2040 0760 2040 0768 2040 0768 2040     `.@ `.@ h.@ h.@ 
20400778:	0770 2040 0770 2040 0778 2040 0778 2040     p.@ p.@ x.@ x.@ 
20400788:	0780 2040 0780 2040 0788 2040 0788 2040     ..@ ..@ ..@ ..@ 
20400798:	0790 2040 0790 2040 0798 2040 0798 2040     ..@ ..@ ..@ ..@ 
204007a8:	07a0 2040 07a0 2040 07a8 2040 07a8 2040     ..@ ..@ ..@ ..@ 
204007b8:	07b0 2040 07b0 2040 07b8 2040 07b8 2040     ..@ ..@ ..@ ..@ 
204007c8:	07c0 2040 07c0 2040 07c8 2040 07c8 2040     ..@ ..@ ..@ ..@ 
204007d8:	07d0 2040 07d0 2040 07d8 2040 07d8 2040     ..@ ..@ ..@ ..@ 
204007e8:	07e0 2040 07e0 2040 07e8 2040 07e8 2040     ..@ ..@ ..@ ..@ 
204007f8:	07f0 2040 07f0 2040 07f8 2040 07f8 2040     ..@ ..@ ..@ ..@ 
20400808:	0800 2040 0800 2040 0808 2040 0808 2040     ..@ ..@ ..@ ..@ 
20400818:	0810 2040 0810 2040 0818 2040 0818 2040     ..@ ..@ ..@ ..@ 
20400828:	0820 2040 0820 2040 0828 2040 0828 2040      .@  .@ (.@ (.@ 
20400838:	0830 2040 0830 2040 0838 2040 0838 2040     0.@ 0.@ 8.@ 8.@ 

20400848 <__malloc_sbrk_base>:
20400848:	ffff ffff                                   ....

2040084c <__malloc_trim_threshold>:
2040084c:	0000 0002                                   ....

20400850 <__atexit_recursive_mutex>:
20400850:	0cc8 2040                                   ..@ 

20400854 <__global_locale>:
20400854:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400874:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400894:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008b4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008d4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008f4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400914:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400934:	67f1 0040 6181 0040 0000 0000 6eb8 0040     .g@..a@......n@.
20400944:	6eb4 0040 6e38 0040 6e38 0040 6e38 0040     .n@.8n@.8n@.8n@.
20400954:	6e38 0040 6e38 0040 6e38 0040 6e38 0040     8n@.8n@.8n@.8n@.
20400964:	6e38 0040 6e38 0040 ffff ffff ffff ffff     8n@.8n@.........
20400974:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
2040099c:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
