(self.webpackChunk_N_E=self.webpackChunk_N_E||[]).push([[669],{8707:function(e,t,r){(window.__NEXT_P=window.__NEXT_P||[]).push(["/power-system",function(){return r(8274)}])},8274:function(e,t,r){"use strict";r.r(t),r.d(t,{default:function(){return u},useTOC:function(){return h}});var i=r(5893),n=r(7812),a=r(8619),d=r(8925),s={src:"/scum-v-bringup/_next/static/media/2023-08-18T04-39-38-412Z.7d47eb62.png",height:1437,width:1465,blurDataURL:"data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAAICAIAAABLbSncAAAAoUlEQVR42jXM7QqCMBiGYc//4KQIgiynmznd1H07cct3uaDn1wMX3EVKaRSuvjddhckgUD9XmANA8QlHg6Xi0yaVM5Kz4dX2e4jF5uOTCIGQIcR7O08ckSHDmWLS0bKcb1e/Ws4YwnQPIUNH1ThMznvHu6a+PDoKkDKQUVf1u6e8p2NLSIUZpB/s8VB2E9ouQi/CaLOmEwAg/RelOJzND+ALZ46zbfIaFwIAAAAASUVORK5CYII=",blurWidth:8,blurHeight:8},c={src:"/scum-v-bringup/_next/static/media/2023-08-18T05-11-42-302Z.94d65dec.png",height:726,width:1083,blurDataURL:"data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAAFCAIAAAD38zoCAAAAVklEQVR42hWLCw6AMAxC14+ru/9ptbQVCYQE8qQzq5sGIGs9+Z5zRxxFt5hde4M3UordM+NMFYFfJGYJCkCquyfALyLcTNYUqMene5t51ajOfbiKolU+kvZLzoxzO8EAAAAASUVORK5CYII=",blurWidth:8,blurHeight:5},l={src:"/scum-v-bringup/_next/static/media/2023-08-18T16-16-56-451Z.135b463a.png",height:1059,width:2613,blurDataURL:"data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAADCAIAAAAhqtkfAAAANklEQVR42h3HQQ7AQAhCUe9/3TpRPjapnQcLiFkewDab13/H0d1Cu4CqVoMwjvsrz9H1rEzbH09eRhxa3qEIAAAAAElFTkSuQmCC",blurWidth:8,blurHeight:3},o={src:"/scum-v-bringup/_next/static/media/2023-08-18T16-31-54-728Z.daaabd05.png",height:231,width:437,blurDataURL:"data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAgAAAAECAIAAAA8r+mnAAAASklEQVR42hXKSQ7AIAxDUe5/2RI7Q8FFavjyzm/QpqS3bnutzNDe6T4ykwwze54JwAyke/iQWuyKcOeqIvFJ1cc5p8G1AEn0OuIH/qVb88OtEmoAAAAASUVORK5CYII=",blurWidth:8,blurHeight:4};function h(e){return[{value:"Switched Capacitor Converter",id:"switched-capacitor-converter",depth:2},{value:"Low Dropout (LDO) Voltage Regulators",id:"low-dropout-ldo-voltage-regulators",depth:2},{value:"Current Reference",id:"current-reference",depth:2},{value:"Bandgap Reference",id:"bandgap-reference",depth:2},{value:"Core BGR Circuit",id:"core-bgr-circuit",depth:3},{value:"2-Stage Op-Amp",id:"2-stage-op-amp",depth:3},{value:"Utility Current DAC",id:"utility-current-dac",depth:2}]}var u=(0,n.c)(function(e){let{toc:t=h(e)}=e,r={h1:"h1",h2:"h2",h3:"h3",img:"img",li:"li",ol:"ol",p:"p",strong:"strong",table:"table",tbody:"tbody",td:"td",th:"th",thead:"thead",tr:"tr",ul:"ul",...(0,d.a)(),...e.components};return(0,i.jsxs)(i.Fragment,{children:[(0,i.jsx)(r.h1,{children:"Power System"}),"\n",(0,i.jsx)(r.p,{children:(0,i.jsx)(r.img,{alt:"Power System Block Diagram",placeholder:"blur",src:s})}),"\n",(0,i.jsx)(r.p,{children:"SCuM-V24B has 3 power domains:"}),"\n",(0,i.jsxs)(r.ol,{children:["\n",(0,i.jsx)(r.li,{children:"VDD_A - 1V, 5mA expected"}),"\n",(0,i.jsx)(r.li,{children:"VDD_RF - 1V, 15mA expected"}),"\n",(0,i.jsx)(r.li,{children:"VDD_D - 0.85V, 15mA expected"}),"\n"]}),"\n",(0,i.jsx)(r.h2,{id:t[0].id,children:t[0].value}),"\n",(0,i.jsx)(r.p,{children:"Ladder 3:1 Topology"}),"\n",(0,i.jsxs)(r.ul,{children:["\n",(0,i.jsx)(r.li,{children:"All capacitors & switches are rated at Vout."}),"\n",(0,i.jsx)(r.li,{children:"Externally Reconfigurable for 3:1, 2:1, 3:2 for exploiting full battery voltage range."}),"\n"]}),"\n",(0,i.jsxs)(r.p,{children:[(0,i.jsx)(r.strong,{children:"Switched capacitor converter schematic:"}),"\n",(0,i.jsx)(r.img,{alt:"Switched Capacitor Converter Schematic",placeholder:"blur",src:c})]}),"\n",(0,i.jsx)(r.p,{children:"Simulated Efficiency Variation with Load"}),"\n",(0,i.jsxs)(r.p,{children:[(0,i.jsx)(r.strong,{children:"(Left) Efficiency Variation with Load. (Right) Vout Variation with Load:"}),"\n",(0,i.jsx)(r.img,{alt:"Efficiency and Output Variation",placeholder:"blur",src:l})]}),"\n",(0,i.jsx)(r.p,{children:(0,i.jsx)(r.strong,{children:"Simulated performance"})}),"\n",(0,i.jsxs)(r.table,{children:[(0,i.jsx)(r.thead,{children:(0,i.jsxs)(r.tr,{children:[(0,i.jsx)(r.th,{children:"Simulated Performance Parameters"}),(0,i.jsx)(r.th,{children:"Details"})]})}),(0,i.jsxs)(r.tbody,{children:[(0,i.jsxs)(r.tr,{children:[(0,i.jsx)(r.td,{children:"Clock Frequency"}),(0,i.jsx)(r.td,{children:"85MHz-120MHz"})]}),(0,i.jsxs)(r.tr,{children:[(0,i.jsx)(r.td,{children:"Peak Power Efficiency"}),(0,i.jsx)(r.td,{children:"75% (Pre-layout)"})]}),(0,i.jsxs)(r.tr,{children:[(0,i.jsx)(r.td,{children:"Full-load Efficiency"}),(0,i.jsx)(r.td,{children:"68% (Pre-layout) and <50% (Post-layout)"})]}),(0,i.jsxs)(r.tr,{children:[(0,i.jsx)(r.td,{children:"Max Vout_ripple (pk-pk)"}),(0,i.jsx)(r.td,{children:"50 mVpp"})]}),(0,i.jsxs)(r.tr,{children:[(0,i.jsx)(r.td,{children:"Power Density at full-load"}),(0,i.jsx)(r.td,{children:"65mW/mm\xb2 @100MHz"})]})]})]}),"\n",(0,i.jsx)(r.p,{children:(0,i.jsx)(r.strong,{children:"Overview of High-Level Power Converter Design"})}),"\n",(0,i.jsxs)(r.table,{children:[(0,i.jsx)(r.thead,{children:(0,i.jsxs)(r.tr,{children:[(0,i.jsx)(r.th,{children:"Parameters"}),(0,i.jsx)(r.th,{children:"Details"})]})}),(0,i.jsxs)(r.tbody,{children:[(0,i.jsxs)(r.tr,{children:[(0,i.jsx)(r.td,{children:"Total Capacitance"}),(0,i.jsx)(r.td,{children:"6.5nF"})]}),(0,i.jsxs)(r.tr,{children:[(0,i.jsx)(r.td,{children:"Capacitor Type"}),(0,i.jsx)(r.td,{children:"MOM+MOS"})]}),(0,i.jsxs)(r.tr,{children:[(0,i.jsx)(r.td,{children:"Vin Range"}),(0,i.jsx)(r.td,{children:"4.2 V-3V"})]}),(0,i.jsxs)(r.tr,{children:[(0,i.jsx)(r.td,{children:"Vout Range"}),(0,i.jsx)(r.td,{children:"1.8V-1.1V"})]}),(0,i.jsxs)(r.tr,{children:[(0,i.jsx)(r.td,{children:"Conversion Ratios"}),(0,i.jsx)(r.td,{children:"3:1, 2:1"})]}),(0,i.jsxs)(r.tr,{children:[(0,i.jsx)(r.td,{children:"Load Range"}),(0,i.jsx)(r.td,{children:"5mA to 30mA"})]}),(0,i.jsxs)(r.tr,{children:[(0,i.jsx)(r.td,{children:"Switched-Capacitor Area"}),(0,i.jsx)(r.td,{children:"450,000 um\xb2 (75% of Power Block)"})]}),(0,i.jsxs)(r.tr,{children:[(0,i.jsx)(r.td,{children:"Max Output Power"}),(0,i.jsx)(r.td,{children:"30 mW"})]})]})]}),"\n",(0,i.jsx)(r.h2,{id:t[1].id,children:t[1].value}),"\n",(0,i.jsx)(r.p,{children:"The design of the LDO is a 2-stage amplifier where the output of the differential amplifier drives the gate of the PMOS at the second stage and the output of the drain of this PMOS is the regulated voltage. This voltage is then passed through a resistor-feedback network to get the desired regulated voltage for different power domains. An additional capacitor is attached at the output voltage as well to stabilize the LDO. Since each domain requires different voltages, the resistors values were chosen to such that the feedback yielded the desired voltage for different domains (1V for the RF analog, and 0.85V for Digital)."}),"\n",(0,i.jsx)(r.p,{children:(0,i.jsx)(r.strong,{children:"Simulated performance"})}),"\n",(0,i.jsxs)(r.table,{children:[(0,i.jsx)(r.thead,{children:(0,i.jsxs)(r.tr,{children:[(0,i.jsx)(r.th,{children:"Parameter"}),(0,i.jsx)(r.th,{children:"LDO_RF (1 V)"}),(0,i.jsx)(r.th,{children:"LDO_Digital (0.85 V)"}),(0,i.jsx)(r.th,{children:"LDO_Analog (1 V)"})]})}),(0,i.jsxs)(r.tbody,{children:[(0,i.jsxs)(r.tr,{children:[(0,i.jsx)(r.td,{children:"Vin"}),(0,i.jsx)(r.td,{children:"1.8 V - 1.2 V"}),(0,i.jsx)(r.td,{children:"1.8 V - 1.2 V"}),(0,i.jsx)(r.td,{children:"1.8 V - 1.2 V"})]}),(0,i.jsxs)(r.tr,{children:[(0,i.jsx)(r.td,{children:"Vout range (at full load)"}),(0,i.jsx)(r.td,{children:"1.08 V - 0.81 V"}),(0,i.jsx)(r.td,{children:"0.83 V - 0.73 V"}),(0,i.jsx)(r.td,{children:"1.19 V - 0.978 V"})]}),(0,i.jsxs)(r.tr,{children:[(0,i.jsx)(r.td,{children:"Max Output Power"}),(0,i.jsx)(r.td,{children:"15 mW"}),(0,i.jsx)(r.td,{children:"15 mW"}),(0,i.jsx)(r.td,{children:"5 mW"})]})]})]}),"\n",(0,i.jsx)(r.h2,{id:t[2].id,children:t[2].value}),"\n",(0,i.jsx)(r.p,{children:"Distributes 2 uA current reference to other blocks, includes a start-up circuit."}),"\n",(0,i.jsx)(r.p,{children:"Parasitic extraction results:"}),"\n",(0,i.jsxs)(r.ul,{children:["\n",(0,i.jsx)(r.li,{children:"Typical conditions yields reference current ranging from 1.98 uA to 2.4 uA (~20% variation)"}),"\n",(0,i.jsx)(r.li,{children:"Large variation with corners"}),"\n",(0,i.jsx)(r.li,{children:"Worst case: ff_hot at 3.04 uA"}),"\n"]}),"\n",(0,i.jsx)(r.h2,{id:t[3].id,children:t[3].value}),"\n",(0,i.jsx)(r.p,{children:"The Bandgap Reference Circuit (BGR) can be splitted into 3 parts: startup circuit, 2-stage op-amp, and the core BGR circuit. There are 2 included RDACs for the temperature coefficient and output voltage (Vref) adjustment."}),"\n",(0,i.jsx)(r.p,{children:(0,i.jsx)(r.strong,{children:"Key parameters and simulated performance"})}),"\n",(0,i.jsxs)(r.table,{children:[(0,i.jsx)(r.thead,{children:(0,i.jsxs)(r.tr,{children:[(0,i.jsx)(r.th,{children:"Parameter"}),(0,i.jsx)(r.th,{children:"Spec"})]})}),(0,i.jsxs)(r.tbody,{children:[(0,i.jsxs)(r.tr,{children:[(0,i.jsx)(r.td,{children:"Output, VBAT=1.6V"}),(0,i.jsx)(r.td,{children:"~650 mV"})]}),(0,i.jsxs)(r.tr,{children:[(0,i.jsx)(r.td,{children:"Power Consumption, T=27C"}),(0,i.jsx)(r.td,{children:"~1.8 mW"})]}),(0,i.jsxs)(r.tr,{children:[(0,i.jsx)(r.td,{children:"PSRR, f=1 MHz"}),(0,i.jsx)(r.td,{children:"~58 dB"})]}),(0,i.jsxs)(r.tr,{children:[(0,i.jsx)(r.td,{children:"Layout Area"}),(0,i.jsx)(r.td,{children:"~ 7,500 um\xb2"})]})]})]}),"\n",(0,i.jsx)(r.h3,{id:t[4].id,children:t[4].value}),"\n",(0,i.jsx)(r.p,{children:"The temperature compensation coefficient is determined by the ratio of R3/R2, while the output voltage level is determined by the ratio of R4/R2, assuming R1=R2. R3 and R4 are eventually implemented as RDACS to enable tuning of temperature coefficient and output voltage shifting for LDO Vref supply."}),"\n",(0,i.jsx)(r.h3,{id:t[5].id,children:t[5].value}),"\n",(0,i.jsx)(r.p,{children:"A two stage opamp with Miller compensation and pole cancellation was used."}),"\n",(0,i.jsx)(r.h2,{id:t[6].id,children:t[6].value}),"\n",(0,i.jsxs)(r.p,{children:[(0,i.jsx)(r.strong,{children:"Utility Current DAC schematic:"}),"\n",(0,i.jsx)(r.img,{alt:"Utility Current DAC Schematic",placeholder:"blur",src:o})]}),"\n",(0,i.jsx)(r.p,{children:(0,i.jsx)(r.strong,{children:"Key parameters and simulated performance"})}),"\n",(0,i.jsxs)(r.table,{children:[(0,i.jsx)(r.thead,{children:(0,i.jsxs)(r.tr,{children:[(0,i.jsx)(r.th,{children:"Parameter"}),(0,i.jsx)(r.th,{children:"Spec"})]})}),(0,i.jsxs)(r.tbody,{children:[(0,i.jsxs)(r.tr,{children:[(0,i.jsx)(r.td,{children:"Output @ 1.6 V"}),(0,i.jsx)(r.td,{children:"Up to 63 * IREF"})]}),(0,i.jsxs)(r.tr,{children:[(0,i.jsx)(r.td,{children:"Power @ 126 uA"}),(0,i.jsx)(r.td,{children:"~50 uW"})]}),(0,i.jsxs)(r.tr,{children:[(0,i.jsx)(r.td,{children:"Input Current Range"}),(0,i.jsx)(r.td,{children:"[0.1 uA, 20 uA]"})]}),(0,i.jsxs)(r.tr,{children:[(0,i.jsx)(r.td,{children:"Load Voltage"}),(0,i.jsx)(r.td,{children:"~ 150 mV"})]}),(0,i.jsxs)(r.tr,{children:[(0,i.jsx)(r.td,{children:"Average DNL Error"}),(0,i.jsx)(r.td,{children:"1.73%"})]}),(0,i.jsxs)(r.tr,{children:[(0,i.jsx)(r.td,{children:"Overall INL Error"}),(0,i.jsx)(r.td,{children:"~2 uA"})]}),(0,i.jsxs)(r.tr,{children:[(0,i.jsx)(r.td,{children:"Estimated Area"}),(0,i.jsx)(r.td,{children:"800 um\xb2"})]})]})]}),"\n",(0,i.jsxs)(r.ul,{children:["\n",(0,i.jsx)(r.li,{children:"6-bit binary weighted current mirror scaling"}),"\n",(0,i.jsx)(r.li,{children:"Uses IREF input as LSB"}),"\n"]})]})},"/power-system",{filePath:"pages/power-system.mdx",timestamp:175573941e4,pageMap:a.v,frontMatter:{title:"Power System",description:"Power management system including switched capacitor converter, LDOs, and reference circuits for SCuM-V24B"},title:"Power System"},"undefined"==typeof RemoteContent?h:RemoteContent.useTOC)},8619:function(e,t,r){"use strict";r.d(t,{v:function(){return i}});let i=[{data:{index:"Home","-- 1":{type:"separator",title:"Bringup"},"hardware-setup":"Hardware Setup","fpga-setup":"FPGA Programming","bootloading-guide":"Bootloading Guide","firmware-development":"Firmware Development","api-reference":"API Reference","-- 2":{type:"separator",title:"SCuM-V24B Chip Specification"},overview:"Overview","digital-core":"Digital Core",oscillators:"Oscillators",radio:"Radio",radar:"Radar","digital-baseband":"Digital Baseband","power-system":"Power System","uv-adc":"\xb5V-Precision ADC","-- 3":{type:"separator",title:"Archive"},archive:"Archive"}},{name:"api-reference",route:"/api-reference",frontMatter:{sidebarTitle:"API Reference"}},{name:"archive",route:"/archive",children:[{data:{"scum-v23":{title:"SCuM-V23",type:"folder"}}},{name:"scum-v23",route:"/archive/scum-v23",children:[{data:{index:{title:"Overview",display:"hidden"},overview:"Overview","digital-core":"Digital Core","encryption-modules":"Encryption",oscillators:"Oscillators",radio:"Radio",radar:"Radar"}},{name:"digital-core",route:"/archive/scum-v23/digital-core",frontMatter:{title:"Digital Core",description:"Digital Core architecture and specifications for SCuM-V23"}},{name:"encryption-modules",route:"/archive/scum-v23/encryption-modules",frontMatter:{title:"Encryption Modules",description:"Cryptographic acceleration modules including ECC, AES, and SHA-256"}},{name:"index",route:"/archive/scum-v23",frontMatter:{title:"SCuM-V23 Specification",description:"Complete specification for the SCuM-V23 system-on-chip"}},{name:"oscillators",route:"/archive/scum-v23/oscillators",frontMatter:{title:"Oscillators",description:"Clock generation and oscillator systems in SCuM-V23"}},{name:"overview",route:"/archive/scum-v23/overview",frontMatter:{title:"Overview",description:"Overview of the SCuM-V23 System-on-Chip"}},{name:"radar",route:"/archive/scum-v23/radar",frontMatter:{title:"94 GHz FMCW Radar Transmitter",description:"Frequency-modulated continuous wave radar transmitter operating at 94 GHz"}},{name:"radio",route:"/archive/scum-v23/radio",frontMatter:{title:"2.4 GHz Transceiver",description:"2.4 GHz radio transceiver architecture and specifications"}}]}]},{name:"bootloading-guide",route:"/bootloading-guide",frontMatter:{sidebarTitle:"Bootloading Guide"}},{name:"digital-baseband",route:"/digital-baseband",frontMatter:{title:"Digital Baseband-Modem",description:"Dual-Mode Baseband-Modem for Bluetooth LE and IEEE 802.15.4 for SCuM-V24B"}},{name:"digital-core",route:"/digital-core",frontMatter:{title:"Digital Core",description:"Digital Core architecture and specifications for SCuM-V24B"}},{name:"firmware-development",route:"/firmware-development",frontMatter:{sidebarTitle:"Firmware Development"}},{name:"fpga-setup",route:"/fpga-setup",frontMatter:{sidebarTitle:"Fpga Setup"}},{name:"hardware-setup",route:"/hardware-setup",frontMatter:{sidebarTitle:"Hardware Setup"}},{name:"index",route:"/",frontMatter:{title:"SCuM-V Bringup & Development",description:"Complete toolkit for bringing up and developing with the Single-Chip Micro Mote V"}},{name:"oscillators",route:"/oscillators",frontMatter:{title:"Oscillators",description:"Clock generation and oscillator systems in SCuM-V24B"}},{name:"overview",route:"/overview",frontMatter:{title:"Overview",description:"Overview of the SCuM-V24B System-on-Chip"}},{name:"power-system",route:"/power-system",frontMatter:{title:"Power System",description:"Power management system including switched capacitor converter, LDOs, and reference circuits for SCuM-V24B"}},{name:"radar",route:"/radar",frontMatter:{title:"94 GHz FMCW Radar Transmitter",description:"Frequency-modulated continuous wave radar transmitter operating at 94 GHz"}},{name:"radio",route:"/radio",frontMatter:{title:"2.4 GHz Transceiver",description:"2.4 GHz radio transceiver architecture and specifications"}},{name:"uv-adc",route:"/uv-adc",frontMatter:{title:"UV-Precision Delta-Sigma ADC",description:"High-precision delta-sigma ADC designed for EEG front-end applications for SCuM-V24B"}}]}},function(e){e.O(0,[812,888,774,179],function(){return e(e.s=8707)}),_N_E=e.O()}]);