{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1582412255556 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1582412255556 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 23 01:57:33 2020 " "Processing started: Sun Feb 23 01:57:33 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1582412255556 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1582412255556 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off qlab3 -c qlab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off qlab3 -c qlab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1582412255557 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1582412256253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "struct_l6.sv 2 2 " "Found 2 design units, including 2 entities, in source file struct_l6.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sh_reg " "Found entity 1: sh_reg" {  } { { "struct_l6.sv" "" { Text "E:/study/Labs/Verify/qlab3/struct_l6.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1582412256294 ""} { "Info" "ISGN_ENTITY_NAME" "2 shifter " "Found entity 2: shifter" {  } { { "struct_l6.sv" "" { Text "E:/study/Labs/Verify/qlab3/struct_l6.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1582412256294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1582412256294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ind.sv 1 1 " "Found 1 design units, including 1 entities, in source file ind.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Ind " "Found entity 1: Ind" {  } { { "Ind.sv" "" { Text "E:/study/Labs/Verify/qlab3/Ind.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1582412256297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1582412256297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.sv 1 1 " "Found 1 design units, including 1 entities, in source file control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control.sv" "" { Text "E:/study/Labs/Verify/qlab3/control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1582412256299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1582412256299 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "components.v(33) " "Verilog HDL information at components.v(33): always construct contains both blocking and non-blocking assignments" {  } { { "components.v" "" { Text "E:/study/Labs/Verify/qlab3/components.v" 33 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1582412256300 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "components.v(76) " "Verilog HDL information at components.v(76): always construct contains both blocking and non-blocking assignments" {  } { { "components.v" "" { Text "E:/study/Labs/Verify/qlab3/components.v" 76 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1582412256300 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "latch " "Entity \"latch\" will be ignored because it conflicts with Quartus II primitive name" {  } { { "components.v" "" { Text "E:/study/Labs/Verify/qlab3/components.v" 143 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus II primitive name" 0 0 "" 0 -1 1582412256301 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux components.v " "Entity \"mux\" obtained from \"components.v\" instead of from Quartus II megafunction library" {  } { { "components.v" "" { Text "E:/study/Labs/Verify/qlab3/components.v" 175 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1 1582412256302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components.v 6 6 " "Found 6 design units, including 6 entities, in source file components.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "components.v" "" { Text "E:/study/Labs/Verify/qlab3/components.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1582412256302 ""} { "Info" "ISGN_ENTITY_NAME" "2 shift_register " "Found entity 2: shift_register" {  } { { "components.v" "" { Text "E:/study/Labs/Verify/qlab3/components.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1582412256302 ""} { "Info" "ISGN_ENTITY_NAME" "3 acc_sm " "Found entity 3: acc_sm" {  } { { "components.v" "" { Text "E:/study/Labs/Verify/qlab3/components.v" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1582412256302 ""} { "Info" "ISGN_ENTITY_NAME" "4 decod " "Found entity 4: decod" {  } { { "components.v" "" { Text "E:/study/Labs/Verify/qlab3/components.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1582412256302 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux " "Found entity 5: mux" {  } { { "components.v" "" { Text "E:/study/Labs/Verify/qlab3/components.v" 175 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1582412256302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1582412256302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qlab3.sv 1 1 " "Found 1 design units, including 1 entities, in source file qlab3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qlab3 " "Found entity 1: qlab3" {  } { { "qlab3.sv" "" { Text "E:/study/Labs/Verify/qlab3/qlab3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1582412256303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1582412256303 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "result packed components.v(18) " "Verilog HDL Port Declaration warning at components.v(18): data type declaration for \"result\" declares packed dimensions but the port declaration declaration does not" {  } { { "components.v" "" { Text "E:/study/Labs/Verify/qlab3/components.v" 18 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1 1582412256304 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "result components.v(16) " "HDL info at components.v(16): see declaration for object \"result\"" {  } { { "components.v" "" { Text "E:/study/Labs/Verify/qlab3/components.v" 16 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1 1582412256304 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "c_sh packed control.sv(10) " "Verilog HDL Port Declaration warning at control.sv(10): data type declaration for \"c_sh\" declares packed dimensions but the port declaration declaration does not" {  } { { "control.sv" "" { Text "E:/study/Labs/Verify/qlab3/control.sv" 10 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1 1582412256304 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "c_sh control.sv(3) " "HDL info at control.sv(3): see declaration for object \"c_sh\"" {  } { { "control.sv" "" { Text "E:/study/Labs/Verify/qlab3/control.sv" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1 1582412256304 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "c_acc packed control.sv(10) " "Verilog HDL Port Declaration warning at control.sv(10): data type declaration for \"c_acc\" declares packed dimensions but the port declaration declaration does not" {  } { { "control.sv" "" { Text "E:/study/Labs/Verify/qlab3/control.sv" 10 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1 1582412256304 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "c_acc control.sv(3) " "HDL info at control.sv(3): see declaration for object \"c_acc\"" {  } { { "control.sv" "" { Text "E:/study/Labs/Verify/qlab3/control.sv" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1 1582412256305 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "s packed components.v(69) " "Verilog HDL Port Declaration warning at components.v(69): data type declaration for \"s\" declares packed dimensions but the port declaration declaration does not" {  } { { "components.v" "" { Text "E:/study/Labs/Verify/qlab3/components.v" 69 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1 1582412256305 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "s components.v(65) " "HDL info at components.v(65): see declaration for object \"s\"" {  } { { "components.v" "" { Text "E:/study/Labs/Verify/qlab3/components.v" 65 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1 1582412256305 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "par_inp packed components.v(70) " "Verilog HDL Port Declaration warning at components.v(70): data type declaration for \"par_inp\" declares packed dimensions but the port declaration declaration does not" {  } { { "components.v" "" { Text "E:/study/Labs/Verify/qlab3/components.v" 70 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1 1582412256305 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "par_inp components.v(65) " "HDL info at components.v(65): see declaration for object \"par_inp\"" {  } { { "components.v" "" { Text "E:/study/Labs/Verify/qlab3/components.v" 65 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1 1582412256305 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "result packed components.v(67) " "Verilog HDL Port Declaration warning at components.v(67): data type declaration for \"result\" declares packed dimensions but the port declaration declaration does not" {  } { { "components.v" "" { Text "E:/study/Labs/Verify/qlab3/components.v" 67 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1 1582412256305 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "result components.v(66) " "HDL info at components.v(66): see declaration for object \"result\"" {  } { { "components.v" "" { Text "E:/study/Labs/Verify/qlab3/components.v" 66 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1 1582412256306 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "d packed components.v(130) " "Verilog HDL Port Declaration warning at components.v(130): data type declaration for \"d\" declares packed dimensions but the port declaration declaration does not" {  } { { "components.v" "" { Text "E:/study/Labs/Verify/qlab3/components.v" 130 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1 1582412256306 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "d components.v(128) " "HDL info at components.v(128): see declaration for object \"d\"" {  } { { "components.v" "" { Text "E:/study/Labs/Verify/qlab3/components.v" 128 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1 1582412256306 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "q packed components.v(133) " "Verilog HDL Port Declaration warning at components.v(133): data type declaration for \"q\" declares packed dimensions but the port declaration declaration does not" {  } { { "components.v" "" { Text "E:/study/Labs/Verify/qlab3/components.v" 133 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1 1582412256306 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "q components.v(129) " "HDL info at components.v(129): see declaration for object \"q\"" {  } { { "components.v" "" { Text "E:/study/Labs/Verify/qlab3/components.v" 129 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1 1582412256306 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "s packed components.v(132) " "Verilog HDL Port Declaration warning at components.v(132): data type declaration for \"s\" declares packed dimensions but the port declaration declaration does not" {  } { { "components.v" "" { Text "E:/study/Labs/Verify/qlab3/components.v" 132 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1 1582412256306 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "s components.v(128) " "HDL info at components.v(128): see declaration for object \"s\"" {  } { { "components.v" "" { Text "E:/study/Labs/Verify/qlab3/components.v" 128 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1 1582412256307 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "d packed components.v(147) " "Verilog HDL Port Declaration warning at components.v(147): data type declaration for \"d\" declares packed dimensions but the port declaration declaration does not" {  } { { "components.v" "" { Text "E:/study/Labs/Verify/qlab3/components.v" 147 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1 1582412256307 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "d components.v(145) " "HDL info at components.v(145): see declaration for object \"d\"" {  } { { "components.v" "" { Text "E:/study/Labs/Verify/qlab3/components.v" 145 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1 1582412256307 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "y packed components.v(149) " "Verilog HDL Port Declaration warning at components.v(149): data type declaration for \"y\" declares packed dimensions but the port declaration declaration does not" {  } { { "components.v" "" { Text "E:/study/Labs/Verify/qlab3/components.v" 149 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1 1582412256307 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "y components.v(146) " "HDL info at components.v(146): see declaration for object \"y\"" {  } { { "components.v" "" { Text "E:/study/Labs/Verify/qlab3/components.v" 146 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1 1582412256307 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "x_in packed components.v(162) " "Verilog HDL Port Declaration warning at components.v(162): data type declaration for \"x_in\" declares packed dimensions but the port declaration declaration does not" {  } { { "components.v" "" { Text "E:/study/Labs/Verify/qlab3/components.v" 162 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1 1582412256307 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "x_in components.v(160) " "HDL info at components.v(160): see declaration for object \"x_in\"" {  } { { "components.v" "" { Text "E:/study/Labs/Verify/qlab3/components.v" 160 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1 1582412256307 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "y_out packed components.v(163) " "Verilog HDL Port Declaration warning at components.v(163): data type declaration for \"y_out\" declares packed dimensions but the port declaration declaration does not" {  } { { "components.v" "" { Text "E:/study/Labs/Verify/qlab3/components.v" 163 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1 1582412256308 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "y_out components.v(161) " "HDL info at components.v(161): see declaration for object \"y_out\"" {  } { { "components.v" "" { Text "E:/study/Labs/Verify/qlab3/components.v" 161 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1 1582412256308 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "d_in packed components.v(181) " "Verilog HDL Port Declaration warning at components.v(181): data type declaration for \"d_in\" declares packed dimensions but the port declaration declaration does not" {  } { { "components.v" "" { Text "E:/study/Labs/Verify/qlab3/components.v" 181 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1 1582412256308 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "d_in components.v(179) " "HDL info at components.v(179): see declaration for object \"d_in\"" {  } { { "components.v" "" { Text "E:/study/Labs/Verify/qlab3/components.v" 179 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1 1582412256308 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "addr packed components.v(182) " "Verilog HDL Port Declaration warning at components.v(182): data type declaration for \"addr\" declares packed dimensions but the port declaration declaration does not" {  } { { "components.v" "" { Text "E:/study/Labs/Verify/qlab3/components.v" 182 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1 1582412256308 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "addr components.v(179) " "HDL info at components.v(179): see declaration for object \"addr\"" {  } { { "components.v" "" { Text "E:/study/Labs/Verify/qlab3/components.v" 179 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1 1582412256308 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "qlab3 " "Elaborating entity \"qlab3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1582412256340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:my_shifter " "Elaborating entity \"shifter\" for hierarchy \"shifter:my_shifter\"" {  } { { "qlab3.sv" "my_shifter" { Text "E:/study/Labs/Verify/qlab3/qlab3.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1582412256350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter shifter:my_shifter\|counter:mycounter " "Elaborating entity \"counter\" for hierarchy \"shifter:my_shifter\|counter:mycounter\"" {  } { { "struct_l6.sv" "mycounter" { Text "E:/study/Labs/Verify/qlab3/struct_l6.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1582412256352 ""}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "result components.v(22) " "Verilog HDL Event Control warning at components.v(22): posedge or negedge of vector \"result\" depends solely on its least-significant bit" {  } { { "components.v" "" { Text "E:/study/Labs/Verify/qlab3/components.v" 22 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "" 0 -1 1582412256353 "|qlab3|shifter:my_shifter|counter:mycounter"}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "dir components.v(22) " "Verilog HDL Event Control warning at components.v(22): posedge or negedge of vector \"dir\" depends solely on its least-significant bit" {  } { { "components.v" "" { Text "E:/study/Labs/Verify/qlab3/components.v" 22 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "" 0 -1 1582412256353 "|qlab3|shifter:my_shifter|counter:mycounter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 components.v(24) " "Verilog HDL assignment warning at components.v(24): truncated value with size 32 to match size of target (1)" {  } { { "components.v" "" { Text "E:/study/Labs/Verify/qlab3/components.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1582412256353 "|qlab3|shifter:my_shifter|counter:mycounter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sh_reg shifter:my_shifter\|sh_reg:myshiftreg " "Elaborating entity \"sh_reg\" for hierarchy \"shifter:my_shifter\|sh_reg:myshiftreg\"" {  } { { "struct_l6.sv" "myshiftreg" { Text "E:/study/Labs/Verify/qlab3/struct_l6.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1582412256355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit shifter:my_shifter\|control_unit:ctrl " "Elaborating entity \"control_unit\" for hierarchy \"shifter:my_shifter\|control_unit:ctrl\"" {  } { { "struct_l6.sv" "ctrl" { Text "E:/study/Labs/Verify/qlab3/struct_l6.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1582412256356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ind Ind:indicator " "Elaborating entity \"Ind\" for hierarchy \"Ind:indicator\"" {  } { { "qlab3.sv" "indicator" { Text "E:/study/Labs/Verify/qlab3/qlab3.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1582412256359 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "Ind:indicator\|WideOr1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Ind:indicator\|WideOr1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1582412256585 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1582412256585 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1582412256585 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1582412256585 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1582412256585 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1582412256585 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE qlab3.qlab30.rtl.mif " "Parameter INIT_FILE set to qlab3.qlab30.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1582412256585 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "" 0 -1 1582412256585 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1 1582412256585 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Ind:indicator\|altsyncram:WideOr1_rtl_0 " "Elaborated megafunction instantiation \"Ind:indicator\|altsyncram:WideOr1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1582412256650 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Ind:indicator\|altsyncram:WideOr1_rtl_0 " "Instantiated megafunction \"Ind:indicator\|altsyncram:WideOr1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1582412256651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1582412256651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1582412256651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1582412256651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1582412256651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1582412256651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE qlab3.qlab30.rtl.mif " "Parameter \"INIT_FILE\" = \"qlab3.qlab30.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1582412256651 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1582412256651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tu " "Found entity 1: altsyncram_9tu" {  } { { "db/altsyncram_9tu.tdf" "" { Text "E:/study/Labs/Verify/qlab3/db/altsyncram_9tu.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1582412256711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1582412256711 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1582412256898 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "control.sv" "" { Text "E:/study/Labs/Verify/qlab3/control.sv" 3 -1 0 } } { "control.sv" "" { Text "E:/study/Labs/Verify/qlab3/control.sv" 16 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1582412256929 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1582412256929 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/study/Labs/Verify/qlab3/output_files/qlab3.map.smsg " "Generated suppressed messages file E:/study/Labs/Verify/qlab3/output_files/qlab3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1582412257067 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1582412257145 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1582412257145 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "54 " "Implemented 54 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1582412257171 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1582412257171 ""} { "Info" "ICUT_CUT_TM_LCELLS" "28 " "Implemented 28 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1582412257171 ""} { "Info" "ICUT_CUT_TM_RAMS" "6 " "Implemented 6 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1582412257171 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1582412257171 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "461 " "Peak virtual memory: 461 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1582412257192 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 23 01:57:37 2020 " "Processing ended: Sun Feb 23 01:57:37 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1582412257192 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1582412257192 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1582412257192 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1582412257192 ""}
