/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [17:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_15z;
  wire [6:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [6:0] celloutsig_1_13z;
  wire [8:0] celloutsig_1_16z;
  wire [3:0] celloutsig_1_17z;
  wire [6:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [22:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_11z = ~(_00_ & celloutsig_1_6z);
  assign celloutsig_0_2z = ~((celloutsig_0_1z[6] | celloutsig_0_0z) & celloutsig_0_1z[0]);
  reg [6:0] _04_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _04_ <= 7'h00;
    else _04_ <= { celloutsig_0_1z[5:0], celloutsig_0_2z };
  assign out_data[38:32] = _04_;
  reg [17:0] _05_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _05_ <= 18'h00000;
    else _05_ <= in_data[130:113];
  assign { _01_[17:2], _00_, _01_[0] } = _05_;
  assign celloutsig_1_1z = in_data[164:159] / { 1'h1, _01_[5:2], _00_ };
  assign celloutsig_0_1z = in_data[43:37] / { 1'h1, in_data[69:66], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_13z = { celloutsig_1_1z[4:3], celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_12z } / { 1'h1, celloutsig_1_5z[3:1], celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_6z };
  assign celloutsig_1_4z = in_data[161:154] >= _01_[17:10];
  assign celloutsig_1_2z = in_data[119:114] && in_data[110:105];
  assign celloutsig_1_19z = { celloutsig_1_8z[3:2], celloutsig_1_10z } < { celloutsig_1_6z, celloutsig_1_17z };
  assign celloutsig_1_3z = celloutsig_1_1z[1] & ~(celloutsig_1_2z);
  assign celloutsig_1_9z = celloutsig_1_5z[16] & ~(in_data[151]);
  assign celloutsig_1_8z = _01_[15:11] % { 1'h1, celloutsig_1_5z[8:7], celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_10z = _01_[13:11] % { 1'h1, in_data[177], celloutsig_1_9z };
  assign celloutsig_1_5z = in_data[160:138] * { in_data[190:172], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_1_7z = { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z } != celloutsig_1_1z[5:2];
  assign celloutsig_1_18z = ~ { in_data[108:103], celloutsig_1_4z };
  assign celloutsig_0_15z = in_data[95] & celloutsig_0_6z;
  assign celloutsig_0_6z = | in_data[8:5];
  assign celloutsig_1_17z = _01_[7:4] >> celloutsig_1_16z[8:5];
  assign celloutsig_1_16z = { celloutsig_1_1z[5:2], celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_10z } >> { in_data[154:153], celloutsig_1_13z };
  assign celloutsig_1_6z = ~((celloutsig_1_2z & celloutsig_1_4z) | celloutsig_1_2z);
  assign celloutsig_1_12z = ~((celloutsig_1_7z & celloutsig_1_9z) | celloutsig_1_6z);
  assign celloutsig_0_0z = ~((in_data[72] & in_data[13]) | (in_data[58] & in_data[62]));
  assign _01_[1] = _00_;
  assign { out_data[134:128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_15z };
endmodule
