{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1672341009389 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1672341009397 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 30 03:10:09 2022 " "Processing started: Fri Dec 30 03:10:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1672341009397 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672341009397 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project -c project " "Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672341009397 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1672341009757 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1672341009757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project.v 1 1 " "Found 1 design units, including 1 entities, in source file project.v" { { "Info" "ISGN_ENTITY_NAME" "1 project " "Found entity 1: project" {  } { { "project.v" "" { Text "C:/Users/Midas/Desktop/quartus/project/project.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672341018020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672341018020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/Midas/Desktop/quartus/project/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672341018020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672341018020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dot_display.v 1 1 " "Found 1 design units, including 1 entities, in source file dot_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 dot_display " "Found entity 1: dot_display" {  } { { "dot_display.v" "" { Text "C:/Users/Midas/Desktop/quartus/project/dot_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672341018020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672341018020 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "check.v " "Can't analyze file -- file check.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1672341018035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "down_move.v 1 1 " "Found 1 design units, including 1 entities, in source file down_move.v" { { "Info" "ISGN_ENTITY_NAME" "1 down_move " "Found entity 1: down_move" {  } { { "down_move.v" "" { Text "C:/Users/Midas/Desktop/quartus/project/down_move.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672341018035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672341018035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter2.v 1 1 " "Found 1 design units, including 1 entities, in source file counter2.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter2 " "Found entity 1: counter2" {  } { { "counter2.v" "" { Text "C:/Users/Midas/Desktop/quartus/project/counter2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672341018035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672341018035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "board_display.v 1 1 " "Found 1 design units, including 1 entities, in source file board_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 board_display " "Found entity 1: board_display" {  } { { "board_display.v" "" { Text "C:/Users/Midas/Desktop/quartus/project/board_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672341018035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672341018035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generate_block.v 1 1 " "Found 1 design units, including 1 entities, in source file generate_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 generate_block " "Found entity 1: generate_block" {  } { { "generate_block.v" "" { Text "C:/Users/Midas/Desktop/quartus/project/generate_block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672341018035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672341018035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "change_position.v 1 1 " "Found 1 design units, including 1 entities, in source file change_position.v" { { "Info" "ISGN_ENTITY_NAME" "1 change_position " "Found entity 1: change_position" {  } { { "change_position.v" "" { Text "C:/Users/Midas/Desktop/quartus/project/change_position.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672341018035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672341018035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.v" "" { Text "C:/Users/Midas/Desktop/quartus/project/debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672341018035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672341018035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "left_right_move.v 1 1 " "Found 1 design units, including 1 entities, in source file left_right_move.v" { { "Info" "ISGN_ENTITY_NAME" "1 left_right_move " "Found entity 1: left_right_move" {  } { { "left_right_move.v" "" { Text "C:/Users/Midas/Desktop/quartus/project/left_right_move.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672341018051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672341018051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oneshot.v 1 1 " "Found 1 design units, including 1 entities, in source file oneshot.v" { { "Info" "ISGN_ENTITY_NAME" "1 oneshot " "Found entity 1: oneshot" {  } { { "oneshot.v" "" { Text "C:/Users/Midas/Desktop/quartus/project/oneshot.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672341018051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672341018051 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dis project.v(25) " "Verilog HDL Implicit Net warning at project.v(25): created implicit net for \"dis\"" {  } { { "project.v" "" { Text "C:/Users/Midas/Desktop/quartus/project/project.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672341018064 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "project.v(34) " "Verilog HDL Instantiation warning at project.v(34): instance has no name" {  } { { "project.v" "" { Text "C:/Users/Midas/Desktop/quartus/project/project.v" 34 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1672341018067 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "project.v(37) " "Verilog HDL Instantiation warning at project.v(37): instance has no name" {  } { { "project.v" "" { Text "C:/Users/Midas/Desktop/quartus/project/project.v" 37 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1672341018067 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "project.v(40) " "Verilog HDL Instantiation warning at project.v(40): instance has no name" {  } { { "project.v" "" { Text "C:/Users/Midas/Desktop/quartus/project/project.v" 40 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1672341018067 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "project " "Elaborating entity \"project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1672341018114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:c " "Elaborating entity \"counter\" for hierarchy \"counter:c\"" {  } { { "project.v" "c" { Text "C:/Users/Midas/Desktop/quartus/project/project.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672341018160 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 counter.v(10) " "Verilog HDL assignment warning at counter.v(10): truncated value with size 32 to match size of target (1)" {  } { { "counter.v" "" { Text "C:/Users/Midas/Desktop/quartus/project/counter.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672341018176 "|project|counter:c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter2 counter2:c2 " "Elaborating entity \"counter2\" for hierarchy \"counter2:c2\"" {  } { { "project.v" "c2" { Text "C:/Users/Midas/Desktop/quartus/project/project.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672341018176 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 counter2.v(10) " "Verilog HDL assignment warning at counter2.v(10): truncated value with size 32 to match size of target (1)" {  } { { "counter2.v" "" { Text "C:/Users/Midas/Desktop/quartus/project/counter2.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672341018191 "|project|counter2:c2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dot_display dot_display:dd " "Elaborating entity \"dot_display\" for hierarchy \"dot_display:dd\"" {  } { { "project.v" "dd" { Text "C:/Users/Midas/Desktop/quartus/project/project.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672341018191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneshot oneshot:debouncer_right_button " "Elaborating entity \"oneshot\" for hierarchy \"oneshot:debouncer_right_button\"" {  } { { "project.v" "debouncer_right_button" { Text "C:/Users/Midas/Desktop/quartus/project/project.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672341018195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generate_block generate_block:comb_3 " "Elaborating entity \"generate_block\" for hierarchy \"generate_block:comb_3\"" {  } { { "project.v" "comb_3" { Text "C:/Users/Midas/Desktop/quartus/project/project.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672341018220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "left_right_move left_right_move:comb_4 " "Elaborating entity \"left_right_move\" for hierarchy \"left_right_move:comb_4\"" {  } { { "project.v" "comb_4" { Text "C:/Users/Midas/Desktop/quartus/project/project.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672341018229 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 left_right_move.v(90) " "Verilog HDL assignment warning at left_right_move.v(90): truncated value with size 32 to match size of target (3)" {  } { { "left_right_move.v" "" { Text "C:/Users/Midas/Desktop/quartus/project/left_right_move.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672341018229 "|project|left_right_move:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 left_right_move.v(91) " "Verilog HDL assignment warning at left_right_move.v(91): truncated value with size 32 to match size of target (3)" {  } { { "left_right_move.v" "" { Text "C:/Users/Midas/Desktop/quartus/project/left_right_move.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672341018229 "|project|left_right_move:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 left_right_move.v(92) " "Verilog HDL assignment warning at left_right_move.v(92): truncated value with size 32 to match size of target (3)" {  } { { "left_right_move.v" "" { Text "C:/Users/Midas/Desktop/quartus/project/left_right_move.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672341018229 "|project|left_right_move:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 left_right_move.v(93) " "Verilog HDL assignment warning at left_right_move.v(93): truncated value with size 32 to match size of target (3)" {  } { { "left_right_move.v" "" { Text "C:/Users/Midas/Desktop/quartus/project/left_right_move.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672341018229 "|project|left_right_move:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 left_right_move.v(114) " "Verilog HDL assignment warning at left_right_move.v(114): truncated value with size 32 to match size of target (3)" {  } { { "left_right_move.v" "" { Text "C:/Users/Midas/Desktop/quartus/project/left_right_move.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672341018229 "|project|left_right_move:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 left_right_move.v(115) " "Verilog HDL assignment warning at left_right_move.v(115): truncated value with size 32 to match size of target (3)" {  } { { "left_right_move.v" "" { Text "C:/Users/Midas/Desktop/quartus/project/left_right_move.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672341018229 "|project|left_right_move:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 left_right_move.v(116) " "Verilog HDL assignment warning at left_right_move.v(116): truncated value with size 32 to match size of target (3)" {  } { { "left_right_move.v" "" { Text "C:/Users/Midas/Desktop/quartus/project/left_right_move.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672341018229 "|project|left_right_move:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 left_right_move.v(117) " "Verilog HDL assignment warning at left_right_move.v(117): truncated value with size 32 to match size of target (3)" {  } { { "left_right_move.v" "" { Text "C:/Users/Midas/Desktop/quartus/project/left_right_move.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672341018229 "|project|left_right_move:comb_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "change_position change_position:comb_5 " "Elaborating entity \"change_position\" for hierarchy \"change_position:comb_5\"" {  } { { "project.v" "comb_5" { Text "C:/Users/Midas/Desktop/quartus/project/project.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672341018245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "down_move down_move:dm " "Elaborating entity \"down_move\" for hierarchy \"down_move:dm\"" {  } { { "project.v" "dm" { Text "C:/Users/Midas/Desktop/quartus/project/project.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672341018261 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 down_move.v(38) " "Verilog HDL assignment warning at down_move.v(38): truncated value with size 32 to match size of target (10)" {  } { { "down_move.v" "" { Text "C:/Users/Midas/Desktop/quartus/project/down_move.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672341018261 "|project|down_move:dm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 down_move.v(47) " "Verilog HDL assignment warning at down_move.v(47): truncated value with size 32 to match size of target (10)" {  } { { "down_move.v" "" { Text "C:/Users/Midas/Desktop/quartus/project/down_move.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672341018261 "|project|down_move:dm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 down_move.v(56) " "Verilog HDL assignment warning at down_move.v(56): truncated value with size 32 to match size of target (10)" {  } { { "down_move.v" "" { Text "C:/Users/Midas/Desktop/quartus/project/down_move.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672341018261 "|project|down_move:dm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 down_move.v(65) " "Verilog HDL assignment warning at down_move.v(65): truncated value with size 32 to match size of target (10)" {  } { { "down_move.v" "" { Text "C:/Users/Midas/Desktop/quartus/project/down_move.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672341018261 "|project|down_move:dm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 down_move.v(74) " "Verilog HDL assignment warning at down_move.v(74): truncated value with size 32 to match size of target (10)" {  } { { "down_move.v" "" { Text "C:/Users/Midas/Desktop/quartus/project/down_move.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672341018261 "|project|down_move:dm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 down_move.v(83) " "Verilog HDL assignment warning at down_move.v(83): truncated value with size 32 to match size of target (10)" {  } { { "down_move.v" "" { Text "C:/Users/Midas/Desktop/quartus/project/down_move.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672341018261 "|project|down_move:dm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 down_move.v(92) " "Verilog HDL assignment warning at down_move.v(92): truncated value with size 32 to match size of target (10)" {  } { { "down_move.v" "" { Text "C:/Users/Midas/Desktop/quartus/project/down_move.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672341018261 "|project|down_move:dm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 down_move.v(101) " "Verilog HDL assignment warning at down_move.v(101): truncated value with size 32 to match size of target (10)" {  } { { "down_move.v" "" { Text "C:/Users/Midas/Desktop/quartus/project/down_move.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672341018261 "|project|down_move:dm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 down_move.v(110) " "Verilog HDL assignment warning at down_move.v(110): truncated value with size 32 to match size of target (10)" {  } { { "down_move.v" "" { Text "C:/Users/Midas/Desktop/quartus/project/down_move.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672341018276 "|project|down_move:dm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 down_move.v(119) " "Verilog HDL assignment warning at down_move.v(119): truncated value with size 32 to match size of target (10)" {  } { { "down_move.v" "" { Text "C:/Users/Midas/Desktop/quartus/project/down_move.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672341018276 "|project|down_move:dm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 down_move.v(128) " "Verilog HDL assignment warning at down_move.v(128): truncated value with size 32 to match size of target (10)" {  } { { "down_move.v" "" { Text "C:/Users/Midas/Desktop/quartus/project/down_move.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672341018276 "|project|down_move:dm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 down_move.v(137) " "Verilog HDL assignment warning at down_move.v(137): truncated value with size 32 to match size of target (10)" {  } { { "down_move.v" "" { Text "C:/Users/Midas/Desktop/quartus/project/down_move.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672341018276 "|project|down_move:dm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 down_move.v(146) " "Verilog HDL assignment warning at down_move.v(146): truncated value with size 32 to match size of target (10)" {  } { { "down_move.v" "" { Text "C:/Users/Midas/Desktop/quartus/project/down_move.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672341018276 "|project|down_move:dm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 down_move.v(155) " "Verilog HDL assignment warning at down_move.v(155): truncated value with size 32 to match size of target (10)" {  } { { "down_move.v" "" { Text "C:/Users/Midas/Desktop/quartus/project/down_move.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672341018276 "|project|down_move:dm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 down_move.v(164) " "Verilog HDL assignment warning at down_move.v(164): truncated value with size 32 to match size of target (10)" {  } { { "down_move.v" "" { Text "C:/Users/Midas/Desktop/quartus/project/down_move.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672341018276 "|project|down_move:dm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 down_move.v(173) " "Verilog HDL assignment warning at down_move.v(173): truncated value with size 32 to match size of target (10)" {  } { { "down_move.v" "" { Text "C:/Users/Midas/Desktop/quartus/project/down_move.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672341018276 "|project|down_move:dm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "board_display board_display:bd " "Elaborating entity \"board_display\" for hierarchy \"board_display:bd\"" {  } { { "project.v" "bd" { Text "C:/Users/Midas/Desktop/quartus/project/project.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672341018367 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 board_display.v(13) " "Verilog HDL assignment warning at board_display.v(13): truncated value with size 32 to match size of target (4)" {  } { { "board_display.v" "" { Text "C:/Users/Midas/Desktop/quartus/project/board_display.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672341018367 "|project|board_display:bd"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1672341020875 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1672341026106 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672341026106 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1807 " "Implemented 1807 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1672341026332 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1672341026332 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1765 " "Implemented 1765 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1672341026332 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1672341026332 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4899 " "Peak virtual memory: 4899 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1672341026339 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 30 03:10:26 2022 " "Processing ended: Fri Dec 30 03:10:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1672341026339 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1672341026339 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1672341026339 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1672341026339 ""}
